
ethernet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019840  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  08019a40  08019a40  0001aa40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019e8c  08019e8c  0001b300  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08019e8c  08019e8c  0001ae8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019e94  08019e94  0001b300  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019e94  08019e94  0001ae94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08019e98  08019e98  0001ae98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08019e9c  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000007c  08019f18  0001b07c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  2000011c  08019fb8  0001b11c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .TxDescripSection 000000a0  200001c0  0801a058  0001b1c0  2**3
                  CONTENTS, ALLOC, LOAD, DATA
 12 .RxDescripSection 000000a0  20000260  0801a0f8  0001b260  2**3
                  CONTENTS, ALLOC, LOAD, DATA
 13 .bss          0000a89c  20000300  0801a198  0001b300  2**2
                  ALLOC
 14 ._user_heap_stack 00000604  2000ab9c  0801a198  0001bb9c  2**0
                  ALLOC
 15 .ARM.attributes 0000002e  00000000  00000000  0001b300  2**0
                  CONTENTS, READONLY
 16 .debug_info   0005e614  00000000  00000000  0001b32e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 0000c675  00000000  00000000  00079942  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 00003208  00000000  00000000  00085fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 000026f5  00000000  00000000  000891c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0003e129  00000000  00000000  0008b8b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line   000526e0  00000000  00000000  000c99de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_str    0012131f  00000000  00000000  0011c0be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000043  00000000  00000000  0023d3dd  2**0
                  CONTENTS, READONLY
 24 .debug_frame  0000d854  00000000  00000000  0023d420  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_line_str 0000004a  00000000  00000000  0024ac74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000300 	.word	0x20000300
 800021c:	00000000 	.word	0x00000000
 8000220:	08019a28 	.word	0x08019a28

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000304 	.word	0x20000304
 800023c:	08019a28 	.word	0x08019a28

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8000642:	4b26      	ldr	r3, [pc, #152]	@ (80006dc <_DoInit+0xa0>)
 8000644:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8000646:	22a8      	movs	r2, #168	@ 0xa8
 8000648:	2100      	movs	r1, #0
 800064a:	6838      	ldr	r0, [r7, #0]
 800064c:	f018 f9ea 	bl	8018a24 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	2203      	movs	r2, #3
 8000654:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8000656:	683b      	ldr	r3, [r7, #0]
 8000658:	2203      	movs	r2, #3
 800065a:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	4a20      	ldr	r2, [pc, #128]	@ (80006e0 <_DoInit+0xa4>)
 8000660:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	4a1f      	ldr	r2, [pc, #124]	@ (80006e4 <_DoInit+0xa8>)
 8000666:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8000668:	683b      	ldr	r3, [r7, #0]
 800066a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800066e:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	2200      	movs	r2, #0
 8000674:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	2200      	movs	r2, #0
 800067a:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	2200      	movs	r2, #0
 8000680:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8000682:	683b      	ldr	r3, [r7, #0]
 8000684:	4a16      	ldr	r2, [pc, #88]	@ (80006e0 <_DoInit+0xa4>)
 8000686:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8000688:	683b      	ldr	r3, [r7, #0]
 800068a:	4a17      	ldr	r2, [pc, #92]	@ (80006e8 <_DoInit+0xac>)
 800068c:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	2210      	movs	r2, #16
 8000692:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	2200      	movs	r2, #0
 8000698:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	2200      	movs	r2, #0
 800069e:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	2200      	movs	r2, #0
 80006a4:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80006a6:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80006aa:	2300      	movs	r3, #0
 80006ac:	607b      	str	r3, [r7, #4]
 80006ae:	e00c      	b.n	80006ca <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	f1c3 030f 	rsb	r3, r3, #15
 80006b6:	4a0d      	ldr	r2, [pc, #52]	@ (80006ec <_DoInit+0xb0>)
 80006b8:	5cd1      	ldrb	r1, [r2, r3]
 80006ba:	683a      	ldr	r2, [r7, #0]
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	4413      	add	r3, r2
 80006c0:	460a      	mov	r2, r1
 80006c2:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	3301      	adds	r3, #1
 80006c8:	607b      	str	r3, [r7, #4]
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	2b0f      	cmp	r3, #15
 80006ce:	d9ef      	bls.n	80006b0 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80006d0:	f3bf 8f5f 	dmb	sy
}
 80006d4:	bf00      	nop
 80006d6:	3708      	adds	r7, #8
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	2000031c 	.word	0x2000031c
 80006e0:	08019a40 	.word	0x08019a40
 80006e4:	200003c4 	.word	0x200003c4
 80006e8:	200007c4 	.word	0x200007c4
 80006ec:	08019c88 	.word	0x08019c88

080006f0 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b08a      	sub	sp, #40	@ 0x28
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	60f8      	str	r0, [r7, #12]
 80006f8:	60b9      	str	r1, [r7, #8]
 80006fa:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 80006fc:	2300      	movs	r3, #0
 80006fe:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	68db      	ldr	r3, [r3, #12]
 8000704:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	691b      	ldr	r3, [r3, #16]
 800070a:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 800070c:	69ba      	ldr	r2, [r7, #24]
 800070e:	69fb      	ldr	r3, [r7, #28]
 8000710:	429a      	cmp	r2, r3
 8000712:	d905      	bls.n	8000720 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8000714:	69ba      	ldr	r2, [r7, #24]
 8000716:	69fb      	ldr	r3, [r7, #28]
 8000718:	1ad3      	subs	r3, r2, r3
 800071a:	3b01      	subs	r3, #1
 800071c:	627b      	str	r3, [r7, #36]	@ 0x24
 800071e:	e007      	b.n	8000730 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	689a      	ldr	r2, [r3, #8]
 8000724:	69b9      	ldr	r1, [r7, #24]
 8000726:	69fb      	ldr	r3, [r7, #28]
 8000728:	1acb      	subs	r3, r1, r3
 800072a:	4413      	add	r3, r2
 800072c:	3b01      	subs	r3, #1
 800072e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	689a      	ldr	r2, [r3, #8]
 8000734:	69fb      	ldr	r3, [r7, #28]
 8000736:	1ad3      	subs	r3, r2, r3
 8000738:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800073a:	4293      	cmp	r3, r2
 800073c:	bf28      	it	cs
 800073e:	4613      	movcs	r3, r2
 8000740:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8000742:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	4293      	cmp	r3, r2
 8000748:	bf28      	it	cs
 800074a:	4613      	movcs	r3, r2
 800074c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	685a      	ldr	r2, [r3, #4]
 8000752:	69fb      	ldr	r3, [r7, #28]
 8000754:	4413      	add	r3, r2
 8000756:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8000758:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800075a:	68b9      	ldr	r1, [r7, #8]
 800075c:	6978      	ldr	r0, [r7, #20]
 800075e:	f018 fa3c 	bl	8018bda <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8000762:	6a3a      	ldr	r2, [r7, #32]
 8000764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000766:	4413      	add	r3, r2
 8000768:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 800076a:	68ba      	ldr	r2, [r7, #8]
 800076c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800076e:	4413      	add	r3, r2
 8000770:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000776:	1ad3      	subs	r3, r2, r3
 8000778:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 800077a:	69fa      	ldr	r2, [r7, #28]
 800077c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800077e:	4413      	add	r3, r2
 8000780:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	689b      	ldr	r3, [r3, #8]
 8000786:	69fa      	ldr	r2, [r7, #28]
 8000788:	429a      	cmp	r2, r3
 800078a:	d101      	bne.n	8000790 <_WriteBlocking+0xa0>
      WrOff = 0u;
 800078c:	2300      	movs	r3, #0
 800078e:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8000790:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	69fa      	ldr	r2, [r7, #28]
 8000798:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	2b00      	cmp	r3, #0
 800079e:	d1b2      	bne.n	8000706 <_WriteBlocking+0x16>
  return NumBytesWritten;
 80007a0:	6a3b      	ldr	r3, [r7, #32]
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3728      	adds	r7, #40	@ 0x28
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}

080007aa <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80007aa:	b580      	push	{r7, lr}
 80007ac:	b088      	sub	sp, #32
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	60f8      	str	r0, [r7, #12]
 80007b2:	60b9      	str	r1, [r7, #8]
 80007b4:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	68db      	ldr	r3, [r3, #12]
 80007ba:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	689a      	ldr	r2, [r3, #8]
 80007c0:	69fb      	ldr	r3, [r7, #28]
 80007c2:	1ad3      	subs	r3, r2, r3
 80007c4:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80007c6:	69ba      	ldr	r2, [r7, #24]
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	429a      	cmp	r2, r3
 80007cc:	d911      	bls.n	80007f2 <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	685a      	ldr	r2, [r3, #4]
 80007d2:	69fb      	ldr	r3, [r7, #28]
 80007d4:	4413      	add	r3, r2
 80007d6:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 80007d8:	687a      	ldr	r2, [r7, #4]
 80007da:	68b9      	ldr	r1, [r7, #8]
 80007dc:	6938      	ldr	r0, [r7, #16]
 80007de:	f018 f9fc 	bl	8018bda <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80007e2:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 80007e6:	69fa      	ldr	r2, [r7, #28]
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	441a      	add	r2, r3
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 80007f0:	e01f      	b.n	8000832 <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 80007f2:	69bb      	ldr	r3, [r7, #24]
 80007f4:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	685a      	ldr	r2, [r3, #4]
 80007fa:	69fb      	ldr	r3, [r7, #28]
 80007fc:	4413      	add	r3, r2
 80007fe:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8000800:	697a      	ldr	r2, [r7, #20]
 8000802:	68b9      	ldr	r1, [r7, #8]
 8000804:	6938      	ldr	r0, [r7, #16]
 8000806:	f018 f9e8 	bl	8018bda <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 800080a:	687a      	ldr	r2, [r7, #4]
 800080c:	69bb      	ldr	r3, [r7, #24]
 800080e:	1ad3      	subs	r3, r2, r3
 8000810:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	685b      	ldr	r3, [r3, #4]
 8000816:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8000818:	68ba      	ldr	r2, [r7, #8]
 800081a:	69bb      	ldr	r3, [r7, #24]
 800081c:	4413      	add	r3, r2
 800081e:	697a      	ldr	r2, [r7, #20]
 8000820:	4619      	mov	r1, r3
 8000822:	6938      	ldr	r0, [r7, #16]
 8000824:	f018 f9d9 	bl	8018bda <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8000828:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	697a      	ldr	r2, [r7, #20]
 8000830:	60da      	str	r2, [r3, #12]
}
 8000832:	bf00      	nop
 8000834:	3720      	adds	r7, #32
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}

0800083a <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 800083a:	b480      	push	{r7}
 800083c:	b087      	sub	sp, #28
 800083e:	af00      	add	r7, sp, #0
 8000840:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	691b      	ldr	r3, [r3, #16]
 8000846:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	68db      	ldr	r3, [r3, #12]
 800084c:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800084e:	693a      	ldr	r2, [r7, #16]
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	429a      	cmp	r2, r3
 8000854:	d808      	bhi.n	8000868 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	689a      	ldr	r2, [r3, #8]
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	1ad2      	subs	r2, r2, r3
 800085e:	693b      	ldr	r3, [r7, #16]
 8000860:	4413      	add	r3, r2
 8000862:	3b01      	subs	r3, #1
 8000864:	617b      	str	r3, [r7, #20]
 8000866:	e004      	b.n	8000872 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8000868:	693a      	ldr	r2, [r7, #16]
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	1ad3      	subs	r3, r2, r3
 800086e:	3b01      	subs	r3, #1
 8000870:	617b      	str	r3, [r7, #20]
  }
  return r;
 8000872:	697b      	ldr	r3, [r7, #20]
}
 8000874:	4618      	mov	r0, r3
 8000876:	371c      	adds	r7, #28
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr

08000880 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8000880:	b580      	push	{r7, lr}
 8000882:	b088      	sub	sp, #32
 8000884:	af00      	add	r7, sp, #0
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	60b9      	str	r1, [r7, #8]
 800088a:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	1c5a      	adds	r2, r3, #1
 8000894:	4613      	mov	r3, r2
 8000896:	005b      	lsls	r3, r3, #1
 8000898:	4413      	add	r3, r2
 800089a:	00db      	lsls	r3, r3, #3
 800089c:	4a1f      	ldr	r2, [pc, #124]	@ (800091c <SEGGER_RTT_WriteNoLock+0x9c>)
 800089e:	4413      	add	r3, r2
 80008a0:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80008a2:	697b      	ldr	r3, [r7, #20]
 80008a4:	695b      	ldr	r3, [r3, #20]
 80008a6:	2b02      	cmp	r3, #2
 80008a8:	d029      	beq.n	80008fe <SEGGER_RTT_WriteNoLock+0x7e>
 80008aa:	2b02      	cmp	r3, #2
 80008ac:	d82e      	bhi.n	800090c <SEGGER_RTT_WriteNoLock+0x8c>
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d002      	beq.n	80008b8 <SEGGER_RTT_WriteNoLock+0x38>
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	d013      	beq.n	80008de <SEGGER_RTT_WriteNoLock+0x5e>
 80008b6:	e029      	b.n	800090c <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80008b8:	6978      	ldr	r0, [r7, #20]
 80008ba:	f7ff ffbe 	bl	800083a <_GetAvailWriteSpace>
 80008be:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80008c0:	693a      	ldr	r2, [r7, #16]
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	429a      	cmp	r2, r3
 80008c6:	d202      	bcs.n	80008ce <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 80008c8:	2300      	movs	r3, #0
 80008ca:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80008cc:	e021      	b.n	8000912 <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80008d2:	687a      	ldr	r2, [r7, #4]
 80008d4:	69b9      	ldr	r1, [r7, #24]
 80008d6:	6978      	ldr	r0, [r7, #20]
 80008d8:	f7ff ff67 	bl	80007aa <_WriteNoCheck>
    break;
 80008dc:	e019      	b.n	8000912 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80008de:	6978      	ldr	r0, [r7, #20]
 80008e0:	f7ff ffab 	bl	800083a <_GetAvailWriteSpace>
 80008e4:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80008e6:	687a      	ldr	r2, [r7, #4]
 80008e8:	693b      	ldr	r3, [r7, #16]
 80008ea:	4293      	cmp	r3, r2
 80008ec:	bf28      	it	cs
 80008ee:	4613      	movcs	r3, r2
 80008f0:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 80008f2:	69fa      	ldr	r2, [r7, #28]
 80008f4:	69b9      	ldr	r1, [r7, #24]
 80008f6:	6978      	ldr	r0, [r7, #20]
 80008f8:	f7ff ff57 	bl	80007aa <_WriteNoCheck>
    break;
 80008fc:	e009      	b.n	8000912 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80008fe:	687a      	ldr	r2, [r7, #4]
 8000900:	69b9      	ldr	r1, [r7, #24]
 8000902:	6978      	ldr	r0, [r7, #20]
 8000904:	f7ff fef4 	bl	80006f0 <_WriteBlocking>
 8000908:	61f8      	str	r0, [r7, #28]
    break;
 800090a:	e002      	b.n	8000912 <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 800090c:	2300      	movs	r3, #0
 800090e:	61fb      	str	r3, [r7, #28]
    break;
 8000910:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8000912:	69fb      	ldr	r3, [r7, #28]
}
 8000914:	4618      	mov	r0, r3
 8000916:	3720      	adds	r7, #32
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	2000031c 	.word	0x2000031c

08000920 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8000920:	b580      	push	{r7, lr}
 8000922:	b088      	sub	sp, #32
 8000924:	af00      	add	r7, sp, #0
 8000926:	60f8      	str	r0, [r7, #12]
 8000928:	60b9      	str	r1, [r7, #8]
 800092a:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 800092c:	4b0e      	ldr	r3, [pc, #56]	@ (8000968 <SEGGER_RTT_Write+0x48>)
 800092e:	61fb      	str	r3, [r7, #28]
 8000930:	69fb      	ldr	r3, [r7, #28]
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	b2db      	uxtb	r3, r3
 8000936:	2b53      	cmp	r3, #83	@ 0x53
 8000938:	d001      	beq.n	800093e <SEGGER_RTT_Write+0x1e>
 800093a:	f7ff fe7f 	bl	800063c <_DoInit>
  SEGGER_RTT_LOCK();
 800093e:	f3ef 8311 	mrs	r3, BASEPRI
 8000942:	f04f 0120 	mov.w	r1, #32
 8000946:	f381 8811 	msr	BASEPRI, r1
 800094a:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 800094c:	687a      	ldr	r2, [r7, #4]
 800094e:	68b9      	ldr	r1, [r7, #8]
 8000950:	68f8      	ldr	r0, [r7, #12]
 8000952:	f7ff ff95 	bl	8000880 <SEGGER_RTT_WriteNoLock>
 8000956:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8000958:	69bb      	ldr	r3, [r7, #24]
 800095a:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800095e:	697b      	ldr	r3, [r7, #20]
}
 8000960:	4618      	mov	r0, r3
 8000962:	3720      	adds	r7, #32
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	2000031c 	.word	0x2000031c

0800096c <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0
 8000972:	60f8      	str	r0, [r7, #12]
 8000974:	60b9      	str	r1, [r7, #8]
 8000976:	607a      	str	r2, [r7, #4]
 8000978:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 800097a:	683a      	ldr	r2, [r7, #0]
 800097c:	6879      	ldr	r1, [r7, #4]
 800097e:	2000      	movs	r0, #0
 8000980:	f7ff ffce 	bl	8000920 <SEGGER_RTT_Write>
  return len;
 8000984:	683b      	ldr	r3, [r7, #0]
}
 8000986:	4618      	mov	r0, r3
 8000988:	3710      	adds	r7, #16
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <_StoreChar>:
*/
/*********************************************************************
*
*       _StoreChar
*/
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
 800098e:	b580      	push	{r7, lr}
 8000990:	b084      	sub	sp, #16
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
 8000996:	460b      	mov	r3, r1
 8000998:	70fb      	strb	r3, [r7, #3]
  unsigned Cnt;

  Cnt = p->Cnt;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	689b      	ldr	r3, [r3, #8]
 800099e:	60fb      	str	r3, [r7, #12]
  if ((Cnt + 1u) <= p->BufferSize) {
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	1c5a      	adds	r2, r3, #1
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	685b      	ldr	r3, [r3, #4]
 80009a8:	429a      	cmp	r2, r3
 80009aa:	d80e      	bhi.n	80009ca <_StoreChar+0x3c>
    *(p->pBuffer + Cnt) = c;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	4413      	add	r3, r2
 80009b4:	78fa      	ldrb	r2, [r7, #3]
 80009b6:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	1c5a      	adds	r2, r3, #1
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	609a      	str	r2, [r3, #8]
    p->ReturnValue++;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	68db      	ldr	r3, [r3, #12]
 80009c4:	1c5a      	adds	r2, r3, #1
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	60da      	str	r2, [r3, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	689a      	ldr	r2, [r3, #8]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	685b      	ldr	r3, [r3, #4]
 80009d2:	429a      	cmp	r2, r3
 80009d4:	d115      	bne.n	8000a02 <_StoreChar+0x74>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	6918      	ldr	r0, [r3, #16]
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	6819      	ldr	r1, [r3, #0]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	689b      	ldr	r3, [r3, #8]
 80009e2:	461a      	mov	r2, r3
 80009e4:	f7ff ff9c 	bl	8000920 <SEGGER_RTT_Write>
 80009e8:	4602      	mov	r2, r0
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	689b      	ldr	r3, [r3, #8]
 80009ee:	429a      	cmp	r2, r3
 80009f0:	d004      	beq.n	80009fc <_StoreChar+0x6e>
      p->ReturnValue = -1;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	f04f 32ff 	mov.w	r2, #4294967295
 80009f8:	60da      	str	r2, [r3, #12]
    } else {
      p->Cnt = 0u;
    }
  }
}
 80009fa:	e002      	b.n	8000a02 <_StoreChar+0x74>
      p->Cnt = 0u;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]
}
 8000a02:	bf00      	nop
 8000a04:	3710      	adds	r7, #16
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
	...

08000a0c <_PrintUnsigned>:

/*********************************************************************
*
*       _PrintUnsigned
*/
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b08a      	sub	sp, #40	@ 0x28
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	60f8      	str	r0, [r7, #12]
 8000a14:	60b9      	str	r1, [r7, #8]
 8000a16:	607a      	str	r2, [r7, #4]
 8000a18:	603b      	str	r3, [r7, #0]
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
 8000a1a:	68bb      	ldr	r3, [r7, #8]
 8000a1c:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8000a22:	2301      	movs	r3, #1
 8000a24:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8000a26:	e007      	b.n	8000a38 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8000a28:	6a3a      	ldr	r2, [r7, #32]
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a30:	623b      	str	r3, [r7, #32]
    Width++;
 8000a32:	69fb      	ldr	r3, [r7, #28]
 8000a34:	3301      	adds	r3, #1
 8000a36:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8000a38:	6a3a      	ldr	r2, [r7, #32]
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d2f3      	bcs.n	8000a28 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8000a40:	683a      	ldr	r2, [r7, #0]
 8000a42:	69fb      	ldr	r3, [r7, #28]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d901      	bls.n	8000a4c <_PrintUnsigned+0x40>
    Width = NumDigits;
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8000a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a4e:	f003 0301 	and.w	r3, r3, #1
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d125      	bne.n	8000aa2 <_PrintUnsigned+0x96>
    if (FieldWidth != 0u) {
 8000a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d022      	beq.n	8000aa2 <_PrintUnsigned+0x96>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8000a5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a5e:	f003 0302 	and.w	r3, r3, #2
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d005      	beq.n	8000a72 <_PrintUnsigned+0x66>
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d102      	bne.n	8000a72 <_PrintUnsigned+0x66>
        c = '0';
 8000a6c:	2330      	movs	r3, #48	@ 0x30
 8000a6e:	76fb      	strb	r3, [r7, #27]
 8000a70:	e001      	b.n	8000a76 <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 8000a72:	2320      	movs	r3, #32
 8000a74:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000a76:	e00b      	b.n	8000a90 <_PrintUnsigned+0x84>
        FieldWidth--;
 8000a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a7a:	3b01      	subs	r3, #1
 8000a7c:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 8000a7e:	7efb      	ldrb	r3, [r7, #27]
 8000a80:	4619      	mov	r1, r3
 8000a82:	68f8      	ldr	r0, [r7, #12]
 8000a84:	f7ff ff83 	bl	800098e <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	68db      	ldr	r3, [r3, #12]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	db07      	blt.n	8000aa0 <_PrintUnsigned+0x94>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d005      	beq.n	8000aa2 <_PrintUnsigned+0x96>
 8000a96:	69fa      	ldr	r2, [r7, #28]
 8000a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a9a:	429a      	cmp	r2, r3
 8000a9c:	d3ec      	bcc.n	8000a78 <_PrintUnsigned+0x6c>
 8000a9e:	e000      	b.n	8000aa2 <_PrintUnsigned+0x96>
          break;
 8000aa0:	bf00      	nop
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	68db      	ldr	r3, [r3, #12]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	db55      	blt.n	8000b56 <_PrintUnsigned+0x14a>
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	2b01      	cmp	r3, #1
 8000aae:	d903      	bls.n	8000ab8 <_PrintUnsigned+0xac>
        NumDigits--;
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	3b01      	subs	r3, #1
 8000ab4:	603b      	str	r3, [r7, #0]
 8000ab6:	e009      	b.n	8000acc <_PrintUnsigned+0xc0>
      } else {
        Div = v / Digit;
 8000ab8:	68ba      	ldr	r2, [r7, #8]
 8000aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ac0:	617b      	str	r3, [r7, #20]
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8000ac2:	697a      	ldr	r2, [r7, #20]
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	d200      	bcs.n	8000acc <_PrintUnsigned+0xc0>
          break;
 8000aca:	e005      	b.n	8000ad8 <_PrintUnsigned+0xcc>
        }
      }
      Digit *= Base;
 8000acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	fb02 f303 	mul.w	r3, r2, r3
 8000ad4:	627b      	str	r3, [r7, #36]	@ 0x24
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8000ad6:	e7e8      	b.n	8000aaa <_PrintUnsigned+0x9e>
    }
    //
    // Output digits
    //
    do {
      Div = v / Digit;
 8000ad8:	68ba      	ldr	r2, [r7, #8]
 8000ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ae0:	617b      	str	r3, [r7, #20]
      v -= Div * Digit;
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ae6:	fb02 f303 	mul.w	r3, r2, r3
 8000aea:	68ba      	ldr	r2, [r7, #8]
 8000aec:	1ad3      	subs	r3, r2, r3
 8000aee:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, _aV2C[Div]);
 8000af0:	4a1b      	ldr	r2, [pc, #108]	@ (8000b60 <_PrintUnsigned+0x154>)
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	4413      	add	r3, r2
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	4619      	mov	r1, r3
 8000afa:	68f8      	ldr	r0, [r7, #12]
 8000afc:	f7ff ff47 	bl	800098e <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	db08      	blt.n	8000b1a <_PrintUnsigned+0x10e>
        break;
      }
      Digit /= Base;
 8000b08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b10:	627b      	str	r3, [r7, #36]	@ 0x24
    } while (Digit);
 8000b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d1df      	bne.n	8000ad8 <_PrintUnsigned+0xcc>
 8000b18:	e000      	b.n	8000b1c <_PrintUnsigned+0x110>
        break;
 8000b1a:	bf00      	nop
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8000b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d017      	beq.n	8000b56 <_PrintUnsigned+0x14a>
      if (FieldWidth != 0u) {
 8000b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d014      	beq.n	8000b56 <_PrintUnsigned+0x14a>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000b2c:	e00a      	b.n	8000b44 <_PrintUnsigned+0x138>
          FieldWidth--;
 8000b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b30:	3b01      	subs	r3, #1
 8000b32:	633b      	str	r3, [r7, #48]	@ 0x30
          _StoreChar(pBufferDesc, ' ');
 8000b34:	2120      	movs	r1, #32
 8000b36:	68f8      	ldr	r0, [r7, #12]
 8000b38:	f7ff ff29 	bl	800098e <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	68db      	ldr	r3, [r3, #12]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	db07      	blt.n	8000b54 <_PrintUnsigned+0x148>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d005      	beq.n	8000b56 <_PrintUnsigned+0x14a>
 8000b4a:	69fa      	ldr	r2, [r7, #28]
 8000b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b4e:	429a      	cmp	r2, r3
 8000b50:	d3ed      	bcc.n	8000b2e <_PrintUnsigned+0x122>
          }
        }
      }
    }
  }
}
 8000b52:	e000      	b.n	8000b56 <_PrintUnsigned+0x14a>
            break;
 8000b54:	bf00      	nop
}
 8000b56:	bf00      	nop
 8000b58:	3728      	adds	r7, #40	@ 0x28
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	08019c9c 	.word	0x08019c9c

08000b64 <_PrintInt>:

/*********************************************************************
*
*       _PrintInt
*/
static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b088      	sub	sp, #32
 8000b68:	af02      	add	r7, sp, #8
 8000b6a:	60f8      	str	r0, [r7, #12]
 8000b6c:	60b9      	str	r1, [r7, #8]
 8000b6e:	607a      	str	r2, [r7, #4]
 8000b70:	603b      	str	r3, [r7, #0]
  unsigned Width;
  int Number;

  Number = (v < 0) ? -v : v;
 8000b72:	68bb      	ldr	r3, [r7, #8]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	bfb8      	it	lt
 8000b78:	425b      	neglt	r3, r3
 8000b7a:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8000b80:	e007      	b.n	8000b92 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	693a      	ldr	r2, [r7, #16]
 8000b86:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b8a:	613b      	str	r3, [r7, #16]
    Width++;
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	693a      	ldr	r2, [r7, #16]
 8000b96:	429a      	cmp	r2, r3
 8000b98:	daf3      	bge.n	8000b82 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8000b9a:	683a      	ldr	r2, [r7, #0]
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	d901      	bls.n	8000ba6 <_PrintInt+0x42>
    Width = NumDigits;
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8000ba6:	6a3b      	ldr	r3, [r7, #32]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d00a      	beq.n	8000bc2 <_PrintInt+0x5e>
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	db04      	blt.n	8000bbc <_PrintInt+0x58>
 8000bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bb4:	f003 0304 	and.w	r3, r3, #4
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d002      	beq.n	8000bc2 <_PrintInt+0x5e>
    FieldWidth--;
 8000bbc:	6a3b      	ldr	r3, [r7, #32]
 8000bbe:	3b01      	subs	r3, #1
 8000bc0:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8000bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bc4:	f003 0302 	and.w	r3, r3, #2
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d002      	beq.n	8000bd2 <_PrintInt+0x6e>
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d01c      	beq.n	8000c0c <_PrintInt+0xa8>
 8000bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bd4:	f003 0301 	and.w	r3, r3, #1
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d117      	bne.n	8000c0c <_PrintInt+0xa8>
    if (FieldWidth != 0u) {
 8000bdc:	6a3b      	ldr	r3, [r7, #32]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d014      	beq.n	8000c0c <_PrintInt+0xa8>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000be2:	e00a      	b.n	8000bfa <_PrintInt+0x96>
        FieldWidth--;
 8000be4:	6a3b      	ldr	r3, [r7, #32]
 8000be6:	3b01      	subs	r3, #1
 8000be8:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8000bea:	2120      	movs	r1, #32
 8000bec:	68f8      	ldr	r0, [r7, #12]
 8000bee:	f7ff fece 	bl	800098e <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	68db      	ldr	r3, [r3, #12]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	db07      	blt.n	8000c0a <_PrintInt+0xa6>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000bfa:	6a3b      	ldr	r3, [r7, #32]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d005      	beq.n	8000c0c <_PrintInt+0xa8>
 8000c00:	697a      	ldr	r2, [r7, #20]
 8000c02:	6a3b      	ldr	r3, [r7, #32]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d3ed      	bcc.n	8000be4 <_PrintInt+0x80>
 8000c08:	e000      	b.n	8000c0c <_PrintInt+0xa8>
          break;
 8000c0a:	bf00      	nop
    }
  }
  //
  // Print sign if necessary
  //
  if (pBufferDesc->ReturnValue >= 0) {
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	68db      	ldr	r3, [r3, #12]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	db4a      	blt.n	8000caa <_PrintInt+0x146>
    if (v < 0) {
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	da07      	bge.n	8000c2a <_PrintInt+0xc6>
      v = -v;
 8000c1a:	68bb      	ldr	r3, [r7, #8]
 8000c1c:	425b      	negs	r3, r3
 8000c1e:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, '-');
 8000c20:	212d      	movs	r1, #45	@ 0x2d
 8000c22:	68f8      	ldr	r0, [r7, #12]
 8000c24:	f7ff feb3 	bl	800098e <_StoreChar>
 8000c28:	e008      	b.n	8000c3c <_PrintInt+0xd8>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8000c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c2c:	f003 0304 	and.w	r3, r3, #4
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d003      	beq.n	8000c3c <_PrintInt+0xd8>
      _StoreChar(pBufferDesc, '+');
 8000c34:	212b      	movs	r1, #43	@ 0x2b
 8000c36:	68f8      	ldr	r0, [r7, #12]
 8000c38:	f7ff fea9 	bl	800098e <_StoreChar>
    } else {

    }
    if (pBufferDesc->ReturnValue >= 0) {
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	68db      	ldr	r3, [r3, #12]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	db32      	blt.n	8000caa <_PrintInt+0x146>
      //
      // Print leading zeros if necessary
      //
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8000c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c46:	f003 0302 	and.w	r3, r3, #2
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d01f      	beq.n	8000c8e <_PrintInt+0x12a>
 8000c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c50:	f003 0301 	and.w	r3, r3, #1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d11a      	bne.n	8000c8e <_PrintInt+0x12a>
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d117      	bne.n	8000c8e <_PrintInt+0x12a>
        if (FieldWidth != 0u) {
 8000c5e:	6a3b      	ldr	r3, [r7, #32]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d014      	beq.n	8000c8e <_PrintInt+0x12a>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000c64:	e00a      	b.n	8000c7c <_PrintInt+0x118>
            FieldWidth--;
 8000c66:	6a3b      	ldr	r3, [r7, #32]
 8000c68:	3b01      	subs	r3, #1
 8000c6a:	623b      	str	r3, [r7, #32]
            _StoreChar(pBufferDesc, '0');
 8000c6c:	2130      	movs	r1, #48	@ 0x30
 8000c6e:	68f8      	ldr	r0, [r7, #12]
 8000c70:	f7ff fe8d 	bl	800098e <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	68db      	ldr	r3, [r3, #12]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	db07      	blt.n	8000c8c <_PrintInt+0x128>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000c7c:	6a3b      	ldr	r3, [r7, #32]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d005      	beq.n	8000c8e <_PrintInt+0x12a>
 8000c82:	697a      	ldr	r2, [r7, #20]
 8000c84:	6a3b      	ldr	r3, [r7, #32]
 8000c86:	429a      	cmp	r2, r3
 8000c88:	d3ed      	bcc.n	8000c66 <_PrintInt+0x102>
 8000c8a:	e000      	b.n	8000c8e <_PrintInt+0x12a>
              break;
 8000c8c:	bf00      	nop
            }
          }
        }
      }
      if (pBufferDesc->ReturnValue >= 0) {
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	68db      	ldr	r3, [r3, #12]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	db09      	blt.n	8000caa <_PrintInt+0x146>
        //
        // Print number without sign
        //
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 8000c96:	68b9      	ldr	r1, [r7, #8]
 8000c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c9a:	9301      	str	r3, [sp, #4]
 8000c9c:	6a3b      	ldr	r3, [r7, #32]
 8000c9e:	9300      	str	r3, [sp, #0]
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	687a      	ldr	r2, [r7, #4]
 8000ca4:	68f8      	ldr	r0, [r7, #12]
 8000ca6:	f7ff feb1 	bl	8000a0c <_PrintUnsigned>
      }
    }
  }
}
 8000caa:	bf00      	nop
 8000cac:	3718      	adds	r7, #24
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
	...

08000cb4 <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b0a4      	sub	sp, #144	@ 0x90
 8000cb8:	af02      	add	r7, sp, #8
 8000cba:	60f8      	str	r0, [r7, #12]
 8000cbc:	60b9      	str	r1, [r7, #8]
 8000cbe:	607a      	str	r2, [r7, #4]
  unsigned Precision;
  unsigned FormatFlags;
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
 8000cc0:	f107 0314 	add.w	r3, r7, #20
 8000cc4:	657b      	str	r3, [r7, #84]	@ 0x54
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 8000cc6:	2340      	movs	r3, #64	@ 0x40
 8000cc8:	65bb      	str	r3, [r7, #88]	@ 0x58
  BufferDesc.Cnt            = 0u;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  BufferDesc.RTTBufferIndex = BufferIndex;
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	667b      	str	r3, [r7, #100]	@ 0x64
  BufferDesc.ReturnValue    = 0;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	663b      	str	r3, [r7, #96]	@ 0x60

  do {
    c = *sFormat;
 8000cd6:	68bb      	ldr	r3, [r7, #8]
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    sFormat++;
 8000cde:	68bb      	ldr	r3, [r7, #8]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	60bb      	str	r3, [r7, #8]
    if (c == 0u) {
 8000ce4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	f000 81d9 	beq.w	80010a0 <SEGGER_RTT_vprintf+0x3ec>
      break;
    }
    if (c == '%') {
 8000cee:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000cf2:	2b25      	cmp	r3, #37	@ 0x25
 8000cf4:	f040 81c7 	bne.w	8001086 <SEGGER_RTT_vprintf+0x3d2>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	677b      	str	r3, [r7, #116]	@ 0x74
      v = 1;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      do {
        c = *sFormat;
 8000d02:	68bb      	ldr	r3, [r7, #8]
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        switch (c) {
 8000d0a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000d0e:	3b23      	subs	r3, #35	@ 0x23
 8000d10:	2b0d      	cmp	r3, #13
 8000d12:	d83f      	bhi.n	8000d94 <SEGGER_RTT_vprintf+0xe0>
 8000d14:	a201      	add	r2, pc, #4	@ (adr r2, 8000d1c <SEGGER_RTT_vprintf+0x68>)
 8000d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d1a:	bf00      	nop
 8000d1c:	08000d85 	.word	0x08000d85
 8000d20:	08000d95 	.word	0x08000d95
 8000d24:	08000d95 	.word	0x08000d95
 8000d28:	08000d95 	.word	0x08000d95
 8000d2c:	08000d95 	.word	0x08000d95
 8000d30:	08000d95 	.word	0x08000d95
 8000d34:	08000d95 	.word	0x08000d95
 8000d38:	08000d95 	.word	0x08000d95
 8000d3c:	08000d75 	.word	0x08000d75
 8000d40:	08000d95 	.word	0x08000d95
 8000d44:	08000d55 	.word	0x08000d55
 8000d48:	08000d95 	.word	0x08000d95
 8000d4c:	08000d95 	.word	0x08000d95
 8000d50:	08000d65 	.word	0x08000d65
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8000d54:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d56:	f043 0301 	orr.w	r3, r3, #1
 8000d5a:	677b      	str	r3, [r7, #116]	@ 0x74
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	60bb      	str	r3, [r7, #8]
 8000d62:	e01b      	b.n	8000d9c <SEGGER_RTT_vprintf+0xe8>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8000d64:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d66:	f043 0302 	orr.w	r3, r3, #2
 8000d6a:	677b      	str	r3, [r7, #116]	@ 0x74
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	60bb      	str	r3, [r7, #8]
 8000d72:	e013      	b.n	8000d9c <SEGGER_RTT_vprintf+0xe8>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8000d74:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d76:	f043 0304 	orr.w	r3, r3, #4
 8000d7a:	677b      	str	r3, [r7, #116]	@ 0x74
 8000d7c:	68bb      	ldr	r3, [r7, #8]
 8000d7e:	3301      	adds	r3, #1
 8000d80:	60bb      	str	r3, [r7, #8]
 8000d82:	e00b      	b.n	8000d9c <SEGGER_RTT_vprintf+0xe8>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8000d84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d86:	f043 0308 	orr.w	r3, r3, #8
 8000d8a:	677b      	str	r3, [r7, #116]	@ 0x74
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	60bb      	str	r3, [r7, #8]
 8000d92:	e003      	b.n	8000d9c <SEGGER_RTT_vprintf+0xe8>
        default:  v = 0; break;
 8000d94:	2300      	movs	r3, #0
 8000d96:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8000d9a:	bf00      	nop
        }
      } while (v);
 8000d9c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d1ae      	bne.n	8000d02 <SEGGER_RTT_vprintf+0x4e>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8000da4:	2300      	movs	r3, #0
 8000da6:	673b      	str	r3, [r7, #112]	@ 0x70
      do {
        c = *sFormat;
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c < '0') || (c > '9')) {
 8000db0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000db4:	2b2f      	cmp	r3, #47	@ 0x2f
 8000db6:	d912      	bls.n	8000dde <SEGGER_RTT_vprintf+0x12a>
 8000db8:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000dbc:	2b39      	cmp	r3, #57	@ 0x39
 8000dbe:	d80e      	bhi.n	8000dde <SEGGER_RTT_vprintf+0x12a>
          break;
        }
        sFormat++;
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	60bb      	str	r3, [r7, #8]
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 8000dc6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8000dc8:	4613      	mov	r3, r2
 8000dca:	009b      	lsls	r3, r3, #2
 8000dcc:	4413      	add	r3, r2
 8000dce:	005b      	lsls	r3, r3, #1
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000dd6:	4413      	add	r3, r2
 8000dd8:	3b30      	subs	r3, #48	@ 0x30
 8000dda:	673b      	str	r3, [r7, #112]	@ 0x70
        c = *sFormat;
 8000ddc:	e7e4      	b.n	8000da8 <SEGGER_RTT_vprintf+0xf4>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      PrecisionSet = 0;
 8000dde:	2300      	movs	r3, #0
 8000de0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
      Precision = 0u;
 8000de4:	2300      	movs	r3, #0
 8000de6:	67bb      	str	r3, [r7, #120]	@ 0x78
      c = *sFormat;
 8000de8:	68bb      	ldr	r3, [r7, #8]
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      if (c == '.') {
 8000df0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000df4:	2b2e      	cmp	r3, #46	@ 0x2e
 8000df6:	d132      	bne.n	8000e5e <SEGGER_RTT_vprintf+0x1aa>
        sFormat++;
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	60bb      	str	r3, [r7, #8]
        if (*sFormat == '*') {
 8000dfe:	68bb      	ldr	r3, [r7, #8]
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	2b2a      	cmp	r3, #42	@ 0x2a
 8000e04:	d10d      	bne.n	8000e22 <SEGGER_RTT_vprintf+0x16e>
          sFormat++;
 8000e06:	68bb      	ldr	r3, [r7, #8]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	60bb      	str	r3, [r7, #8]
          PrecisionSet = 1;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          Precision = va_arg(*pParamList, int);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	1d19      	adds	r1, r3, #4
 8000e18:	687a      	ldr	r2, [r7, #4]
 8000e1a:	6011      	str	r1, [r2, #0]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000e20:	e01d      	b.n	8000e5e <SEGGER_RTT_vprintf+0x1aa>
        } else {
          do {
            c = *sFormat;
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            if ((c < '0') || (c > '9')) {
 8000e2a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000e2e:	2b2f      	cmp	r3, #47	@ 0x2f
 8000e30:	d915      	bls.n	8000e5e <SEGGER_RTT_vprintf+0x1aa>
 8000e32:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000e36:	2b39      	cmp	r3, #57	@ 0x39
 8000e38:	d811      	bhi.n	8000e5e <SEGGER_RTT_vprintf+0x1aa>
              break;
            }
            PrecisionSet = 1;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
            sFormat++;
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	3301      	adds	r3, #1
 8000e44:	60bb      	str	r3, [r7, #8]
            Precision = Precision * 10u + ((unsigned)c - '0');
 8000e46:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8000e48:	4613      	mov	r3, r2
 8000e4a:	009b      	lsls	r3, r3, #2
 8000e4c:	4413      	add	r3, r2
 8000e4e:	005b      	lsls	r3, r3, #1
 8000e50:	461a      	mov	r2, r3
 8000e52:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000e56:	4413      	add	r3, r2
 8000e58:	3b30      	subs	r3, #48	@ 0x30
 8000e5a:	67bb      	str	r3, [r7, #120]	@ 0x78
            c = *sFormat;
 8000e5c:	e7e1      	b.n	8000e22 <SEGGER_RTT_vprintf+0x16e>
        }
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      do {
        if ((c == 'l') || (c == 'h')) {
 8000e66:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000e6a:	2b6c      	cmp	r3, #108	@ 0x6c
 8000e6c:	d003      	beq.n	8000e76 <SEGGER_RTT_vprintf+0x1c2>
 8000e6e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000e72:	2b68      	cmp	r3, #104	@ 0x68
 8000e74:	d107      	bne.n	8000e86 <SEGGER_RTT_vprintf+0x1d2>
          sFormat++;
 8000e76:	68bb      	ldr	r3, [r7, #8]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	60bb      	str	r3, [r7, #8]
          c = *sFormat;
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c == 'l') || (c == 'h')) {
 8000e84:	e7ef      	b.n	8000e66 <SEGGER_RTT_vprintf+0x1b2>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8000e86:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000e8a:	2b25      	cmp	r3, #37	@ 0x25
 8000e8c:	f000 80ef 	beq.w	800106e <SEGGER_RTT_vprintf+0x3ba>
 8000e90:	2b25      	cmp	r3, #37	@ 0x25
 8000e92:	f2c0 80f3 	blt.w	800107c <SEGGER_RTT_vprintf+0x3c8>
 8000e96:	2b78      	cmp	r3, #120	@ 0x78
 8000e98:	f300 80f0 	bgt.w	800107c <SEGGER_RTT_vprintf+0x3c8>
 8000e9c:	2b58      	cmp	r3, #88	@ 0x58
 8000e9e:	f2c0 80ed 	blt.w	800107c <SEGGER_RTT_vprintf+0x3c8>
 8000ea2:	3b58      	subs	r3, #88	@ 0x58
 8000ea4:	2b20      	cmp	r3, #32
 8000ea6:	f200 80e9 	bhi.w	800107c <SEGGER_RTT_vprintf+0x3c8>
 8000eaa:	a201      	add	r2, pc, #4	@ (adr r2, 8000eb0 <SEGGER_RTT_vprintf+0x1fc>)
 8000eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eb0:	08000fb3 	.word	0x08000fb3
 8000eb4:	0800107d 	.word	0x0800107d
 8000eb8:	0800107d 	.word	0x0800107d
 8000ebc:	0800107d 	.word	0x0800107d
 8000ec0:	0800107d 	.word	0x0800107d
 8000ec4:	0800107d 	.word	0x0800107d
 8000ec8:	0800107d 	.word	0x0800107d
 8000ecc:	0800107d 	.word	0x0800107d
 8000ed0:	0800107d 	.word	0x0800107d
 8000ed4:	0800107d 	.word	0x0800107d
 8000ed8:	0800107d 	.word	0x0800107d
 8000edc:	08000f35 	.word	0x08000f35
 8000ee0:	08000f5f 	.word	0x08000f5f
 8000ee4:	0800107d 	.word	0x0800107d
 8000ee8:	0800107d 	.word	0x0800107d
 8000eec:	0800107d 	.word	0x0800107d
 8000ef0:	0800107d 	.word	0x0800107d
 8000ef4:	0800107d 	.word	0x0800107d
 8000ef8:	0800107d 	.word	0x0800107d
 8000efc:	0800107d 	.word	0x0800107d
 8000f00:	0800107d 	.word	0x0800107d
 8000f04:	0800107d 	.word	0x0800107d
 8000f08:	0800107d 	.word	0x0800107d
 8000f0c:	0800107d 	.word	0x0800107d
 8000f10:	08001045 	.word	0x08001045
 8000f14:	0800107d 	.word	0x0800107d
 8000f18:	0800107d 	.word	0x0800107d
 8000f1c:	08000fdd 	.word	0x08000fdd
 8000f20:	0800107d 	.word	0x0800107d
 8000f24:	08000f89 	.word	0x08000f89
 8000f28:	0800107d 	.word	0x0800107d
 8000f2c:	0800107d 	.word	0x0800107d
 8000f30:	08000fb3 	.word	0x08000fb3
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	1d19      	adds	r1, r3, #4
 8000f3a:	687a      	ldr	r2, [r7, #4]
 8000f3c:	6011      	str	r1, [r2, #0]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        c0 = (char)v;
 8000f44:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000f48:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
        _StoreChar(&BufferDesc, c0);
 8000f4c:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000f50:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f54:	4611      	mov	r1, r2
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff fd19 	bl	800098e <_StoreChar>
        break;
 8000f5c:	e08f      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	1d19      	adds	r1, r3, #4
 8000f64:	687a      	ldr	r2, [r7, #4]
 8000f66:	6011      	str	r1, [r2, #0]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintInt(&BufferDesc, v, 10u, Precision, FieldWidth, FormatFlags);
 8000f6e:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8000f72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000f74:	9301      	str	r3, [sp, #4]
 8000f76:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000f78:	9300      	str	r3, [sp, #0]
 8000f7a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000f7c:	220a      	movs	r2, #10
 8000f7e:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8000f82:	f7ff fdef 	bl	8000b64 <_PrintInt>
        break;
 8000f86:	e07a      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      case 'u':
        v = va_arg(*pParamList, int);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	1d19      	adds	r1, r3, #4
 8000f8e:	687a      	ldr	r2, [r7, #4]
 8000f90:	6011      	str	r1, [r2, #0]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, Precision, FieldWidth, FormatFlags);
 8000f98:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8000f9c:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8000fa0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000fa2:	9301      	str	r3, [sp, #4]
 8000fa4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000fa6:	9300      	str	r3, [sp, #0]
 8000fa8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000faa:	220a      	movs	r2, #10
 8000fac:	f7ff fd2e 	bl	8000a0c <_PrintUnsigned>
        break;
 8000fb0:	e065      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	1d19      	adds	r1, r3, #4
 8000fb8:	687a      	ldr	r2, [r7, #4]
 8000fba:	6011      	str	r1, [r2, #0]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, Precision, FieldWidth, FormatFlags);
 8000fc2:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8000fc6:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8000fca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000fcc:	9301      	str	r3, [sp, #4]
 8000fce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000fd4:	2210      	movs	r2, #16
 8000fd6:	f7ff fd19 	bl	8000a0c <_PrintUnsigned>
        break;
 8000fda:	e050      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      case 's':
        {
          const char * s = va_arg(*pParamList, const char *);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	1d19      	adds	r1, r3, #4
 8000fe2:	687a      	ldr	r2, [r7, #4]
 8000fe4:	6011      	str	r1, [r2, #0]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	66fb      	str	r3, [r7, #108]	@ 0x6c
          if (s == NULL) {
 8000fea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d104      	bne.n	8000ffa <SEGGER_RTT_vprintf+0x346>
            s = "(NULL)";     // Print (NULL) instead of crashing or breaking, as it is more informative to the user.
 8000ff0:	4b37      	ldr	r3, [pc, #220]	@ (80010d0 <SEGGER_RTT_vprintf+0x41c>)
 8000ff2:	66fb      	str	r3, [r7, #108]	@ 0x6c
            PrecisionSet = 0; // Make sure (NULL) is printed, even when precision was set.
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          }
          do {
            c = *s;
 8000ffa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            s++;
 8001002:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001004:	3301      	adds	r3, #1
 8001006:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if (c == '\0') {
 8001008:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800100c:	2b00      	cmp	r3, #0
 800100e:	d015      	beq.n	800103c <SEGGER_RTT_vprintf+0x388>
              break;
            }
            if ((PrecisionSet != 0) && (Precision == 0)) {
 8001010:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8001014:	2b00      	cmp	r3, #0
 8001016:	d002      	beq.n	800101e <SEGGER_RTT_vprintf+0x36a>
 8001018:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800101a:	2b00      	cmp	r3, #0
 800101c:	d010      	beq.n	8001040 <SEGGER_RTT_vprintf+0x38c>
              break;
            }
            _StoreChar(&BufferDesc, c);
 800101e:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8001022:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001026:	4611      	mov	r1, r2
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff fcb0 	bl	800098e <_StoreChar>
            Precision--;
 800102e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001030:	3b01      	subs	r3, #1
 8001032:	67bb      	str	r3, [r7, #120]	@ 0x78
          } while (BufferDesc.ReturnValue >= 0);
 8001034:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001036:	2b00      	cmp	r3, #0
 8001038:	dadf      	bge.n	8000ffa <SEGGER_RTT_vprintf+0x346>
        }
        break;
 800103a:	e020      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
              break;
 800103c:	bf00      	nop
 800103e:	e01e      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
              break;
 8001040:	bf00      	nop
        break;
 8001042:	e01c      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      case 'p':
        v = va_arg(*pParamList, int);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	1d19      	adds	r1, r3, #4
 800104a:	687a      	ldr	r2, [r7, #4]
 800104c:	6011      	str	r1, [r2, #0]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 8001054:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8001058:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800105c:	2300      	movs	r3, #0
 800105e:	9301      	str	r3, [sp, #4]
 8001060:	2308      	movs	r3, #8
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	2308      	movs	r3, #8
 8001066:	2210      	movs	r2, #16
 8001068:	f7ff fcd0 	bl	8000a0c <_PrintUnsigned>
        break;
 800106c:	e007      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      case '%':
        _StoreChar(&BufferDesc, '%');
 800106e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001072:	2125      	movs	r1, #37	@ 0x25
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff fc8a 	bl	800098e <_StoreChar>
        break;
 800107a:	e000      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      default:
        break;
 800107c:	bf00      	nop
      }
      sFormat++;
 800107e:	68bb      	ldr	r3, [r7, #8]
 8001080:	3301      	adds	r3, #1
 8001082:	60bb      	str	r3, [r7, #8]
 8001084:	e007      	b.n	8001096 <SEGGER_RTT_vprintf+0x3e2>
    } else {
      _StoreChar(&BufferDesc, c);
 8001086:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800108a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800108e:	4611      	mov	r1, r2
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff fc7c 	bl	800098e <_StoreChar>
    }
  } while (BufferDesc.ReturnValue >= 0);
 8001096:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001098:	2b00      	cmp	r3, #0
 800109a:	f6bf ae1c 	bge.w	8000cd6 <SEGGER_RTT_vprintf+0x22>
 800109e:	e000      	b.n	80010a2 <SEGGER_RTT_vprintf+0x3ee>
      break;
 80010a0:	bf00      	nop

  if (BufferDesc.ReturnValue > 0) {
 80010a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	dd0d      	ble.n	80010c4 <SEGGER_RTT_vprintf+0x410>
    //
    // Write remaining data, if any
    //
    if (BufferDesc.Cnt != 0u) {
 80010a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d006      	beq.n	80010bc <SEGGER_RTT_vprintf+0x408>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 80010ae:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	4619      	mov	r1, r3
 80010b6:	68f8      	ldr	r0, [r7, #12]
 80010b8:	f7ff fc32 	bl	8000920 <SEGGER_RTT_Write>
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 80010bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80010be:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80010c0:	4413      	add	r3, r2
 80010c2:	663b      	str	r3, [r7, #96]	@ 0x60
  }
  return BufferDesc.ReturnValue;
 80010c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3788      	adds	r7, #136	@ 0x88
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	08019a4c 	.word	0x08019a4c

080010d4 <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 80010d4:	b40e      	push	{r1, r2, r3}
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b085      	sub	sp, #20
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
 80010de:	f107 0320 	add.w	r3, r7, #32
 80010e2:	60bb      	str	r3, [r7, #8]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 80010e4:	f107 0308 	add.w	r3, r7, #8
 80010e8:	461a      	mov	r2, r3
 80010ea:	69f9      	ldr	r1, [r7, #28]
 80010ec:	6878      	ldr	r0, [r7, #4]
 80010ee:	f7ff fde1 	bl	8000cb4 <SEGGER_RTT_vprintf>
 80010f2:	60f8      	str	r0, [r7, #12]
  va_end(ParamList);
  return r;
 80010f4:	68fb      	ldr	r3, [r7, #12]
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3714      	adds	r7, #20
 80010fa:	46bd      	mov	sp, r7
 80010fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001100:	b003      	add	sp, #12
 8001102:	4770      	bx	lr

08001104 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001108:	4b1f      	ldr	r3, [pc, #124]	@ (8001188 <MX_ETH_Init+0x84>)
 800110a:	4a20      	ldr	r2, [pc, #128]	@ (800118c <MX_ETH_Init+0x88>)
 800110c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x02;
 800110e:	4b20      	ldr	r3, [pc, #128]	@ (8001190 <MX_ETH_Init+0x8c>)
 8001110:	2202      	movs	r2, #2
 8001112:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x00;
 8001114:	4b1e      	ldr	r3, [pc, #120]	@ (8001190 <MX_ETH_Init+0x8c>)
 8001116:	2200      	movs	r2, #0
 8001118:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0x00;
 800111a:	4b1d      	ldr	r3, [pc, #116]	@ (8001190 <MX_ETH_Init+0x8c>)
 800111c:	2200      	movs	r2, #0
 800111e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0xFA;
 8001120:	4b1b      	ldr	r3, [pc, #108]	@ (8001190 <MX_ETH_Init+0x8c>)
 8001122:	22fa      	movs	r2, #250	@ 0xfa
 8001124:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x15;
 8001126:	4b1a      	ldr	r3, [pc, #104]	@ (8001190 <MX_ETH_Init+0x8c>)
 8001128:	2215      	movs	r2, #21
 800112a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x47;
 800112c:	4b18      	ldr	r3, [pc, #96]	@ (8001190 <MX_ETH_Init+0x8c>)
 800112e:	2247      	movs	r2, #71	@ 0x47
 8001130:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001132:	4b15      	ldr	r3, [pc, #84]	@ (8001188 <MX_ETH_Init+0x84>)
 8001134:	4a16      	ldr	r2, [pc, #88]	@ (8001190 <MX_ETH_Init+0x8c>)
 8001136:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001138:	4b13      	ldr	r3, [pc, #76]	@ (8001188 <MX_ETH_Init+0x84>)
 800113a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800113e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001140:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <MX_ETH_Init+0x84>)
 8001142:	4a14      	ldr	r2, [pc, #80]	@ (8001194 <MX_ETH_Init+0x90>)
 8001144:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001146:	4b10      	ldr	r3, [pc, #64]	@ (8001188 <MX_ETH_Init+0x84>)
 8001148:	4a13      	ldr	r2, [pc, #76]	@ (8001198 <MX_ETH_Init+0x94>)
 800114a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800114c:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <MX_ETH_Init+0x84>)
 800114e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8001152:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001154:	480c      	ldr	r0, [pc, #48]	@ (8001188 <MX_ETH_Init+0x84>)
 8001156:	f001 f9eb 	bl	8002530 <HAL_ETH_Init>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001160:	f000 fa8e 	bl	8001680 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001164:	2238      	movs	r2, #56	@ 0x38
 8001166:	2100      	movs	r1, #0
 8001168:	480c      	ldr	r0, [pc, #48]	@ (800119c <MX_ETH_Init+0x98>)
 800116a:	f017 fc5b 	bl	8018a24 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800116e:	4b0b      	ldr	r3, [pc, #44]	@ (800119c <MX_ETH_Init+0x98>)
 8001170:	2221      	movs	r2, #33	@ 0x21
 8001172:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001174:	4b09      	ldr	r3, [pc, #36]	@ (800119c <MX_ETH_Init+0x98>)
 8001176:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800117a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800117c:	4b07      	ldr	r3, [pc, #28]	@ (800119c <MX_ETH_Init+0x98>)
 800117e:	2200      	movs	r2, #0
 8001180:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	2000080c 	.word	0x2000080c
 800118c:	40028000 	.word	0x40028000
 8001190:	200008bc 	.word	0x200008bc
 8001194:	2000011c 	.word	0x2000011c
 8001198:	2000007c 	.word	0x2000007c
 800119c:	200007d4 	.word	0x200007d4

080011a0 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08e      	sub	sp, #56	@ 0x38
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a4e      	ldr	r2, [pc, #312]	@ (80012f8 <HAL_ETH_MspInit+0x158>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	f040 8096 	bne.w	80012f0 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80011c4:	4b4d      	ldr	r3, [pc, #308]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c8:	4a4c      	ldr	r2, [pc, #304]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011ca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80011ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d0:	4b4a      	ldr	r3, [pc, #296]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011d8:	623b      	str	r3, [r7, #32]
 80011da:	6a3b      	ldr	r3, [r7, #32]
 80011dc:	4b47      	ldr	r3, [pc, #284]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e0:	4a46      	ldr	r2, [pc, #280]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80011e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e8:	4b44      	ldr	r3, [pc, #272]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80011f0:	61fb      	str	r3, [r7, #28]
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	4b41      	ldr	r3, [pc, #260]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f8:	4a40      	ldr	r2, [pc, #256]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011fa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80011fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001200:	4b3e      	ldr	r3, [pc, #248]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001204:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001208:	61bb      	str	r3, [r7, #24]
 800120a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800120c:	4b3b      	ldr	r3, [pc, #236]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 800120e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001210:	4a3a      	ldr	r2, [pc, #232]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001212:	f043 0304 	orr.w	r3, r3, #4
 8001216:	6313      	str	r3, [r2, #48]	@ 0x30
 8001218:	4b38      	ldr	r3, [pc, #224]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 800121a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121c:	f003 0304 	and.w	r3, r3, #4
 8001220:	617b      	str	r3, [r7, #20]
 8001222:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001224:	4b35      	ldr	r3, [pc, #212]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001228:	4a34      	ldr	r2, [pc, #208]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 800122a:	f043 0301 	orr.w	r3, r3, #1
 800122e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001230:	4b32      	ldr	r3, [pc, #200]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001234:	f003 0301 	and.w	r3, r3, #1
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800123c:	4b2f      	ldr	r3, [pc, #188]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 800123e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001240:	4a2e      	ldr	r2, [pc, #184]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001242:	f043 0302 	orr.w	r3, r3, #2
 8001246:	6313      	str	r3, [r2, #48]	@ 0x30
 8001248:	4b2c      	ldr	r3, [pc, #176]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 800124a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124c:	f003 0302 	and.w	r3, r3, #2
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001254:	4b29      	ldr	r3, [pc, #164]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001258:	4a28      	ldr	r2, [pc, #160]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 800125a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800125e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001260:	4b26      	ldr	r3, [pc, #152]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001268:	60bb      	str	r3, [r7, #8]
 800126a:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> ETH_RXD2
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|GPIO_PIN_3|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800126c:	233a      	movs	r3, #58	@ 0x3a
 800126e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001270:	2302      	movs	r3, #2
 8001272:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001278:	2303      	movs	r3, #3
 800127a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800127c:	230b      	movs	r3, #11
 800127e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001280:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001284:	4619      	mov	r1, r3
 8001286:	481e      	ldr	r0, [pc, #120]	@ (8001300 <HAL_ETH_MspInit+0x160>)
 8001288:	f002 fdd2 	bl	8003e30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|RMII_MDIO_Pin|GPIO_PIN_3|GPIO_PIN_7;
 800128c:	238e      	movs	r3, #142	@ 0x8e
 800128e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001290:	2302      	movs	r3, #2
 8001292:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001294:	2300      	movs	r3, #0
 8001296:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001298:	2303      	movs	r3, #3
 800129a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800129c:	230b      	movs	r3, #11
 800129e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012a4:	4619      	mov	r1, r3
 80012a6:	4817      	ldr	r0, [pc, #92]	@ (8001304 <HAL_ETH_MspInit+0x164>)
 80012a8:	f002 fdc2 	bl	8003e30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13;
 80012ac:	f242 0301 	movw	r3, #8193	@ 0x2001
 80012b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b2:	2302      	movs	r3, #2
 80012b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ba:	2303      	movs	r3, #3
 80012bc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012be:	230b      	movs	r3, #11
 80012c0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012c6:	4619      	mov	r1, r3
 80012c8:	480f      	ldr	r0, [pc, #60]	@ (8001308 <HAL_ETH_MspInit+0x168>)
 80012ca:	f002 fdb1 	bl	8003e30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80012ce:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80012d2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d4:	2302      	movs	r3, #2
 80012d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012dc:	2303      	movs	r3, #3
 80012de:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012e0:	230b      	movs	r3, #11
 80012e2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012e8:	4619      	mov	r1, r3
 80012ea:	4808      	ldr	r0, [pc, #32]	@ (800130c <HAL_ETH_MspInit+0x16c>)
 80012ec:	f002 fda0 	bl	8003e30 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80012f0:	bf00      	nop
 80012f2:	3738      	adds	r7, #56	@ 0x38
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	40028000 	.word	0x40028000
 80012fc:	40023800 	.word	0x40023800
 8001300:	40020800 	.word	0x40020800
 8001304:	40020000 	.word	0x40020000
 8001308:	40020400 	.word	0x40020400
 800130c:	40021800 	.word	0x40021800

08001310 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001314:	4a04      	ldr	r2, [pc, #16]	@ (8001328 <MX_FREERTOS_Init+0x18>)
 8001316:	2100      	movs	r1, #0
 8001318:	4804      	ldr	r0, [pc, #16]	@ (800132c <MX_FREERTOS_Init+0x1c>)
 800131a:	f013 fa9d 	bl	8014858 <osThreadNew>
 800131e:	4603      	mov	r3, r0
 8001320:	4a03      	ldr	r2, [pc, #12]	@ (8001330 <MX_FREERTOS_Init+0x20>)
 8001322:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	08019cac 	.word	0x08019cac
 800132c:	08001335 	.word	0x08001335
 8001330:	200008c4 	.word	0x200008c4

08001334 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	 AppMain();
 800133c:	f000 fe00 	bl	8001f40 <AppMain>
    osDelay(1);
 8001340:	2001      	movs	r0, #1
 8001342:	f013 fb2f 	bl	80149a4 <osDelay>
	 AppMain();
 8001346:	bf00      	nop
 8001348:	e7f8      	b.n	800133c <StartDefaultTask+0x8>
	...

0800134c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08c      	sub	sp, #48	@ 0x30
 8001350:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001352:	f107 031c 	add.w	r3, r7, #28
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
 800135c:	609a      	str	r2, [r3, #8]
 800135e:	60da      	str	r2, [r3, #12]
 8001360:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001362:	4b5a      	ldr	r3, [pc, #360]	@ (80014cc <MX_GPIO_Init+0x180>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001366:	4a59      	ldr	r2, [pc, #356]	@ (80014cc <MX_GPIO_Init+0x180>)
 8001368:	f043 0304 	orr.w	r3, r3, #4
 800136c:	6313      	str	r3, [r2, #48]	@ 0x30
 800136e:	4b57      	ldr	r3, [pc, #348]	@ (80014cc <MX_GPIO_Init+0x180>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001372:	f003 0304 	and.w	r3, r3, #4
 8001376:	61bb      	str	r3, [r7, #24]
 8001378:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800137a:	4b54      	ldr	r3, [pc, #336]	@ (80014cc <MX_GPIO_Init+0x180>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137e:	4a53      	ldr	r2, [pc, #332]	@ (80014cc <MX_GPIO_Init+0x180>)
 8001380:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001384:	6313      	str	r3, [r2, #48]	@ 0x30
 8001386:	4b51      	ldr	r3, [pc, #324]	@ (80014cc <MX_GPIO_Init+0x180>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800138e:	617b      	str	r3, [r7, #20]
 8001390:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001392:	4b4e      	ldr	r3, [pc, #312]	@ (80014cc <MX_GPIO_Init+0x180>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001396:	4a4d      	ldr	r2, [pc, #308]	@ (80014cc <MX_GPIO_Init+0x180>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	6313      	str	r3, [r2, #48]	@ 0x30
 800139e:	4b4b      	ldr	r3, [pc, #300]	@ (80014cc <MX_GPIO_Init+0x180>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	613b      	str	r3, [r7, #16]
 80013a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013aa:	4b48      	ldr	r3, [pc, #288]	@ (80014cc <MX_GPIO_Init+0x180>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ae:	4a47      	ldr	r2, [pc, #284]	@ (80014cc <MX_GPIO_Init+0x180>)
 80013b0:	f043 0302 	orr.w	r3, r3, #2
 80013b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b6:	4b45      	ldr	r3, [pc, #276]	@ (80014cc <MX_GPIO_Init+0x180>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013c2:	4b42      	ldr	r3, [pc, #264]	@ (80014cc <MX_GPIO_Init+0x180>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c6:	4a41      	ldr	r2, [pc, #260]	@ (80014cc <MX_GPIO_Init+0x180>)
 80013c8:	f043 0308 	orr.w	r3, r3, #8
 80013cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ce:	4b3f      	ldr	r3, [pc, #252]	@ (80014cc <MX_GPIO_Init+0x180>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d2:	f003 0308 	and.w	r3, r3, #8
 80013d6:	60bb      	str	r3, [r7, #8]
 80013d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013da:	4b3c      	ldr	r3, [pc, #240]	@ (80014cc <MX_GPIO_Init+0x180>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013de:	4a3b      	ldr	r2, [pc, #236]	@ (80014cc <MX_GPIO_Init+0x180>)
 80013e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013e6:	4b39      	ldr	r3, [pc, #228]	@ (80014cc <MX_GPIO_Init+0x180>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80013f2:	2200      	movs	r2, #0
 80013f4:	2101      	movs	r1, #1
 80013f6:	4836      	ldr	r0, [pc, #216]	@ (80014d0 <MX_GPIO_Init+0x184>)
 80013f8:	f002 fec6 	bl	8004188 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80013fc:	2200      	movs	r2, #0
 80013fe:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8001402:	4834      	ldr	r0, [pc, #208]	@ (80014d4 <MX_GPIO_Init+0x188>)
 8001404:	f002 fec0 	bl	8004188 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8001408:	2200      	movs	r2, #0
 800140a:	2140      	movs	r1, #64	@ 0x40
 800140c:	4832      	ldr	r0, [pc, #200]	@ (80014d8 <MX_GPIO_Init+0x18c>)
 800140e:	f002 febb 	bl	8004188 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001412:	2200      	movs	r2, #0
 8001414:	21c0      	movs	r1, #192	@ 0xc0
 8001416:	4831      	ldr	r0, [pc, #196]	@ (80014dc <MX_GPIO_Init+0x190>)
 8001418:	f002 feb6 	bl	8004188 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800141c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001420:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001422:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001426:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001428:	2300      	movs	r3, #0
 800142a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800142c:	f107 031c 	add.w	r3, r7, #28
 8001430:	4619      	mov	r1, r3
 8001432:	4827      	ldr	r0, [pc, #156]	@ (80014d0 <MX_GPIO_Init+0x184>)
 8001434:	f002 fcfc 	bl	8003e30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001438:	2301      	movs	r3, #1
 800143a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800143c:	2301      	movs	r3, #1
 800143e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001444:	2303      	movs	r3, #3
 8001446:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001448:	f107 031c 	add.w	r3, r7, #28
 800144c:	4619      	mov	r1, r3
 800144e:	4820      	ldr	r0, [pc, #128]	@ (80014d0 <MX_GPIO_Init+0x184>)
 8001450:	f002 fcee 	bl	8003e30 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8001454:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8001458:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800145a:	2301      	movs	r3, #1
 800145c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145e:	2300      	movs	r3, #0
 8001460:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001462:	2300      	movs	r3, #0
 8001464:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001466:	f107 031c 	add.w	r3, r7, #28
 800146a:	4619      	mov	r1, r3
 800146c:	4819      	ldr	r0, [pc, #100]	@ (80014d4 <MX_GPIO_Init+0x188>)
 800146e:	f002 fcdf 	bl	8003e30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001472:	2340      	movs	r3, #64	@ 0x40
 8001474:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001476:	2301      	movs	r3, #1
 8001478:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147e:	2300      	movs	r3, #0
 8001480:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001482:	f107 031c 	add.w	r3, r7, #28
 8001486:	4619      	mov	r1, r3
 8001488:	4813      	ldr	r0, [pc, #76]	@ (80014d8 <MX_GPIO_Init+0x18c>)
 800148a:	f002 fcd1 	bl	8003e30 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800148e:	2380      	movs	r3, #128	@ 0x80
 8001490:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001492:	2300      	movs	r3, #0
 8001494:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001496:	2300      	movs	r3, #0
 8001498:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800149a:	f107 031c 	add.w	r3, r7, #28
 800149e:	4619      	mov	r1, r3
 80014a0:	480d      	ldr	r0, [pc, #52]	@ (80014d8 <MX_GPIO_Init+0x18c>)
 80014a2:	f002 fcc5 	bl	8003e30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014a6:	23c0      	movs	r3, #192	@ 0xc0
 80014a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014aa:	2301      	movs	r3, #1
 80014ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b2:	2303      	movs	r3, #3
 80014b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014b6:	f107 031c 	add.w	r3, r7, #28
 80014ba:	4619      	mov	r1, r3
 80014bc:	4807      	ldr	r0, [pc, #28]	@ (80014dc <MX_GPIO_Init+0x190>)
 80014be:	f002 fcb7 	bl	8003e30 <HAL_GPIO_Init>

}
 80014c2:	bf00      	nop
 80014c4:	3730      	adds	r7, #48	@ 0x30
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40023800 	.word	0x40023800
 80014d0:	40020800 	.word	0x40020800
 80014d4:	40020400 	.word	0x40020400
 80014d8:	40021800 	.word	0x40021800
 80014dc:	40020c00 	.word	0x40020c00

080014e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80014e4:	f000 f88c 	bl	8001600 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014e8:	f000 fe68 	bl	80021bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014ec:	f000 f816 	bl	800151c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014f0:	f7ff ff2c 	bl	800134c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80014f4:	f000 fb18 	bl	8001b28 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80014f8:	f000 fba6 	bl	8001c48 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI2_Init();
 80014fc:	f000 f90e 	bl	800171c <MX_SPI2_Init>
  MX_ETH_Init();
 8001500:	f7ff fe00 	bl	8001104 <MX_ETH_Init>
  MX_RNG_Init();
 8001504:	f000 f8c2 	bl	800168c <MX_RNG_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001508:	f013 f93c 	bl	8014784 <osKernelInitialize>
  MX_FREERTOS_Init();
 800150c:	f7ff ff00 	bl	8001310 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001510:	f013 f96c 	bl	80147ec <osKernelStart>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  AppMain();
 8001514:	f000 fd14 	bl	8001f40 <AppMain>
 8001518:	e7fc      	b.n	8001514 <main+0x34>
	...

0800151c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b094      	sub	sp, #80	@ 0x50
 8001520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001522:	f107 031c 	add.w	r3, r7, #28
 8001526:	2234      	movs	r2, #52	@ 0x34
 8001528:	2100      	movs	r1, #0
 800152a:	4618      	mov	r0, r3
 800152c:	f017 fa7a 	bl	8018a24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001530:	f107 0308 	add.w	r3, r7, #8
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	60da      	str	r2, [r3, #12]
 800153e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001540:	f002 ff76 	bl	8004430 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001544:	4b2c      	ldr	r3, [pc, #176]	@ (80015f8 <SystemClock_Config+0xdc>)
 8001546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001548:	4a2b      	ldr	r2, [pc, #172]	@ (80015f8 <SystemClock_Config+0xdc>)
 800154a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800154e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001550:	4b29      	ldr	r3, [pc, #164]	@ (80015f8 <SystemClock_Config+0xdc>)
 8001552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001558:	607b      	str	r3, [r7, #4]
 800155a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800155c:	4b27      	ldr	r3, [pc, #156]	@ (80015fc <SystemClock_Config+0xe0>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001564:	4a25      	ldr	r2, [pc, #148]	@ (80015fc <SystemClock_Config+0xe0>)
 8001566:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800156a:	6013      	str	r3, [r2, #0]
 800156c:	4b23      	ldr	r3, [pc, #140]	@ (80015fc <SystemClock_Config+0xe0>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001574:	603b      	str	r3, [r7, #0]
 8001576:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001578:	2301      	movs	r3, #1
 800157a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800157c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001580:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001582:	2302      	movs	r3, #2
 8001584:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001586:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800158a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800158c:	2304      	movs	r3, #4
 800158e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001590:	2360      	movs	r3, #96	@ 0x60
 8001592:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001594:	2302      	movs	r3, #2
 8001596:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001598:	2304      	movs	r3, #4
 800159a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800159c:	2302      	movs	r3, #2
 800159e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015a0:	f107 031c 	add.w	r3, r7, #28
 80015a4:	4618      	mov	r0, r3
 80015a6:	f002 ffa3 	bl	80044f0 <HAL_RCC_OscConfig>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80015b0:	f000 f866 	bl	8001680 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80015b4:	f002 ff4c 	bl	8004450 <HAL_PWREx_EnableOverDrive>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80015be:	f000 f85f 	bl	8001680 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015c2:	230f      	movs	r3, #15
 80015c4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015c6:	2302      	movs	r3, #2
 80015c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015ca:	2300      	movs	r3, #0
 80015cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80015d8:	f107 0308 	add.w	r3, r7, #8
 80015dc:	2103      	movs	r1, #3
 80015de:	4618      	mov	r0, r3
 80015e0:	f003 fa34 	bl	8004a4c <HAL_RCC_ClockConfig>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80015ea:	f000 f849 	bl	8001680 <Error_Handler>
  }
}
 80015ee:	bf00      	nop
 80015f0:	3750      	adds	r7, #80	@ 0x50
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40023800 	.word	0x40023800
 80015fc:	40007000 	.word	0x40007000

08001600 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001606:	463b      	mov	r3, r7
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001612:	f000 ff15 	bl	8002440 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001616:	2301      	movs	r3, #1
 8001618:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800161a:	2300      	movs	r3, #0
 800161c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x2007c000;
 800161e:	4b0e      	ldr	r3, [pc, #56]	@ (8001658 <MPU_Config+0x58>)
 8001620:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 8001622:	230d      	movs	r3, #13
 8001624:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8001626:	2300      	movs	r3, #0
 8001628:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 800162a:	2301      	movs	r3, #1
 800162c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800162e:	2303      	movs	r3, #3
 8001630:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001632:	2301      	movs	r3, #1
 8001634:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001636:	2301      	movs	r3, #1
 8001638:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800163a:	2300      	movs	r3, #0
 800163c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800163e:	2300      	movs	r3, #0
 8001640:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001642:	463b      	mov	r3, r7
 8001644:	4618      	mov	r0, r3
 8001646:	f000 ff33 	bl	80024b0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_HFNMI_PRIVDEF);
 800164a:	2006      	movs	r0, #6
 800164c:	f000 ff10 	bl	8002470 <HAL_MPU_Enable>

}
 8001650:	bf00      	nop
 8001652:	3710      	adds	r7, #16
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	2007c000 	.word	0x2007c000

0800165c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a04      	ldr	r2, [pc, #16]	@ (800167c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d101      	bne.n	8001672 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800166e:	f000 fdc1 	bl	80021f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001672:	bf00      	nop
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40001000 	.word	0x40001000

08001680 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001684:	b672      	cpsid	i
}
 8001686:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001688:	bf00      	nop
 800168a:	e7fd      	b.n	8001688 <Error_Handler+0x8>

0800168c <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001690:	4b06      	ldr	r3, [pc, #24]	@ (80016ac <MX_RNG_Init+0x20>)
 8001692:	4a07      	ldr	r2, [pc, #28]	@ (80016b0 <MX_RNG_Init+0x24>)
 8001694:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001696:	4805      	ldr	r0, [pc, #20]	@ (80016ac <MX_RNG_Init+0x20>)
 8001698:	f004 f858 	bl	800574c <HAL_RNG_Init>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 80016a2:	f7ff ffed 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 80016a6:	bf00      	nop
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	200008c8 	.word	0x200008c8
 80016b0:	50060800 	.word	0x50060800

080016b4 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b0a8      	sub	sp, #160	@ 0xa0
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016bc:	f107 0310 	add.w	r3, r7, #16
 80016c0:	2290      	movs	r2, #144	@ 0x90
 80016c2:	2100      	movs	r1, #0
 80016c4:	4618      	mov	r0, r3
 80016c6:	f017 f9ad 	bl	8018a24 <memset>
  if(rngHandle->Instance==RNG)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a11      	ldr	r2, [pc, #68]	@ (8001714 <HAL_RNG_MspInit+0x60>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d11b      	bne.n	800170c <HAL_RNG_MspInit+0x58>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80016d4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80016d8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80016da:	2300      	movs	r3, #0
 80016dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016e0:	f107 0310 	add.w	r3, r7, #16
 80016e4:	4618      	mov	r0, r3
 80016e6:	f003 fc09 	bl	8004efc <HAL_RCCEx_PeriphCLKConfig>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 80016f0:	f7ff ffc6 	bl	8001680 <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80016f4:	4b08      	ldr	r3, [pc, #32]	@ (8001718 <HAL_RNG_MspInit+0x64>)
 80016f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016f8:	4a07      	ldr	r2, [pc, #28]	@ (8001718 <HAL_RNG_MspInit+0x64>)
 80016fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016fe:	6353      	str	r3, [r2, #52]	@ 0x34
 8001700:	4b05      	ldr	r3, [pc, #20]	@ (8001718 <HAL_RNG_MspInit+0x64>)
 8001702:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001704:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001708:	60fb      	str	r3, [r7, #12]
 800170a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 800170c:	bf00      	nop
 800170e:	37a0      	adds	r7, #160	@ 0xa0
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	50060800 	.word	0x50060800
 8001718:	40023800 	.word	0x40023800

0800171c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001720:	4b1b      	ldr	r3, [pc, #108]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001722:	4a1c      	ldr	r2, [pc, #112]	@ (8001794 <MX_SPI2_Init+0x78>)
 8001724:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001726:	4b1a      	ldr	r3, [pc, #104]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001728:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800172c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800172e:	4b18      	ldr	r3, [pc, #96]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001730:	2200      	movs	r2, #0
 8001732:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001734:	4b16      	ldr	r3, [pc, #88]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001736:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800173a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800173c:	4b14      	ldr	r3, [pc, #80]	@ (8001790 <MX_SPI2_Init+0x74>)
 800173e:	2202      	movs	r2, #2
 8001740:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001742:	4b13      	ldr	r3, [pc, #76]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001744:	2200      	movs	r2, #0
 8001746:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001748:	4b11      	ldr	r3, [pc, #68]	@ (8001790 <MX_SPI2_Init+0x74>)
 800174a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800174e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001750:	4b0f      	ldr	r3, [pc, #60]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001752:	2238      	movs	r2, #56	@ 0x38
 8001754:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001756:	4b0e      	ldr	r3, [pc, #56]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001758:	2200      	movs	r2, #0
 800175a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800175c:	4b0c      	ldr	r3, [pc, #48]	@ (8001790 <MX_SPI2_Init+0x74>)
 800175e:	2200      	movs	r2, #0
 8001760:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001762:	4b0b      	ldr	r3, [pc, #44]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001764:	2200      	movs	r2, #0
 8001766:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001768:	4b09      	ldr	r3, [pc, #36]	@ (8001790 <MX_SPI2_Init+0x74>)
 800176a:	2207      	movs	r2, #7
 800176c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800176e:	4b08      	ldr	r3, [pc, #32]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001770:	2200      	movs	r2, #0
 8001772:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001774:	4b06      	ldr	r3, [pc, #24]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001776:	2200      	movs	r2, #0
 8001778:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800177a:	4805      	ldr	r0, [pc, #20]	@ (8001790 <MX_SPI2_Init+0x74>)
 800177c:	f004 f866 	bl	800584c <HAL_SPI_Init>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001786:	f7ff ff7b 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	200008d8 	.word	0x200008d8
 8001794:	40003800 	.word	0x40003800

08001798 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08a      	sub	sp, #40	@ 0x28
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
 80017ae:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a17      	ldr	r2, [pc, #92]	@ (8001814 <HAL_SPI_MspInit+0x7c>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d128      	bne.n	800180c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80017ba:	4b17      	ldr	r3, [pc, #92]	@ (8001818 <HAL_SPI_MspInit+0x80>)
 80017bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017be:	4a16      	ldr	r2, [pc, #88]	@ (8001818 <HAL_SPI_MspInit+0x80>)
 80017c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80017c6:	4b14      	ldr	r3, [pc, #80]	@ (8001818 <HAL_SPI_MspInit+0x80>)
 80017c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d2:	4b11      	ldr	r3, [pc, #68]	@ (8001818 <HAL_SPI_MspInit+0x80>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	4a10      	ldr	r2, [pc, #64]	@ (8001818 <HAL_SPI_MspInit+0x80>)
 80017d8:	f043 0302 	orr.w	r3, r3, #2
 80017dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017de:	4b0e      	ldr	r3, [pc, #56]	@ (8001818 <HAL_SPI_MspInit+0x80>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 80017ea:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 80017ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f0:	2302      	movs	r3, #2
 80017f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017f8:	2303      	movs	r3, #3
 80017fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80017fc:	2305      	movs	r3, #5
 80017fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001800:	f107 0314 	add.w	r3, r7, #20
 8001804:	4619      	mov	r1, r3
 8001806:	4805      	ldr	r0, [pc, #20]	@ (800181c <HAL_SPI_MspInit+0x84>)
 8001808:	f002 fb12 	bl	8003e30 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800180c:	bf00      	nop
 800180e:	3728      	adds	r7, #40	@ 0x28
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40003800 	.word	0x40003800
 8001818:	40023800 	.word	0x40023800
 800181c:	40020400 	.word	0x40020400

08001820 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001826:	4b11      	ldr	r3, [pc, #68]	@ (800186c <HAL_MspInit+0x4c>)
 8001828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800182a:	4a10      	ldr	r2, [pc, #64]	@ (800186c <HAL_MspInit+0x4c>)
 800182c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001830:	6413      	str	r3, [r2, #64]	@ 0x40
 8001832:	4b0e      	ldr	r3, [pc, #56]	@ (800186c <HAL_MspInit+0x4c>)
 8001834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800183a:	607b      	str	r3, [r7, #4]
 800183c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800183e:	4b0b      	ldr	r3, [pc, #44]	@ (800186c <HAL_MspInit+0x4c>)
 8001840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001842:	4a0a      	ldr	r2, [pc, #40]	@ (800186c <HAL_MspInit+0x4c>)
 8001844:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001848:	6453      	str	r3, [r2, #68]	@ 0x44
 800184a:	4b08      	ldr	r3, [pc, #32]	@ (800186c <HAL_MspInit+0x4c>)
 800184c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800184e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001852:	603b      	str	r3, [r7, #0]
 8001854:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001856:	2200      	movs	r2, #0
 8001858:	210f      	movs	r1, #15
 800185a:	f06f 0001 	mvn.w	r0, #1
 800185e:	f000 fdc5 	bl	80023ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40023800 	.word	0x40023800

08001870 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b08e      	sub	sp, #56	@ 0x38
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001878:	2300      	movs	r3, #0
 800187a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800187c:	2300      	movs	r3, #0
 800187e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001880:	4b33      	ldr	r3, [pc, #204]	@ (8001950 <HAL_InitTick+0xe0>)
 8001882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001884:	4a32      	ldr	r2, [pc, #200]	@ (8001950 <HAL_InitTick+0xe0>)
 8001886:	f043 0310 	orr.w	r3, r3, #16
 800188a:	6413      	str	r3, [r2, #64]	@ 0x40
 800188c:	4b30      	ldr	r3, [pc, #192]	@ (8001950 <HAL_InitTick+0xe0>)
 800188e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001890:	f003 0310 	and.w	r3, r3, #16
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001898:	f107 0210 	add.w	r2, r7, #16
 800189c:	f107 0314 	add.w	r3, r7, #20
 80018a0:	4611      	mov	r1, r2
 80018a2:	4618      	mov	r0, r3
 80018a4:	f003 faf8 	bl	8004e98 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80018a8:	6a3b      	ldr	r3, [r7, #32]
 80018aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80018ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d103      	bne.n	80018ba <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80018b2:	f003 fac9 	bl	8004e48 <HAL_RCC_GetPCLK1Freq>
 80018b6:	6378      	str	r0, [r7, #52]	@ 0x34
 80018b8:	e004      	b.n	80018c4 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80018ba:	f003 fac5 	bl	8004e48 <HAL_RCC_GetPCLK1Freq>
 80018be:	4603      	mov	r3, r0
 80018c0:	005b      	lsls	r3, r3, #1
 80018c2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80018c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018c6:	4a23      	ldr	r2, [pc, #140]	@ (8001954 <HAL_InitTick+0xe4>)
 80018c8:	fba2 2303 	umull	r2, r3, r2, r3
 80018cc:	0c9b      	lsrs	r3, r3, #18
 80018ce:	3b01      	subs	r3, #1
 80018d0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80018d2:	4b21      	ldr	r3, [pc, #132]	@ (8001958 <HAL_InitTick+0xe8>)
 80018d4:	4a21      	ldr	r2, [pc, #132]	@ (800195c <HAL_InitTick+0xec>)
 80018d6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80018d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001958 <HAL_InitTick+0xe8>)
 80018da:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018de:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80018e0:	4a1d      	ldr	r2, [pc, #116]	@ (8001958 <HAL_InitTick+0xe8>)
 80018e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018e4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80018e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001958 <HAL_InitTick+0xe8>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001958 <HAL_InitTick+0xe8>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018f2:	4b19      	ldr	r3, [pc, #100]	@ (8001958 <HAL_InitTick+0xe8>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80018f8:	4817      	ldr	r0, [pc, #92]	@ (8001958 <HAL_InitTick+0xe8>)
 80018fa:	f004 fb51 	bl	8005fa0 <HAL_TIM_Base_Init>
 80018fe:	4603      	mov	r3, r0
 8001900:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001904:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001908:	2b00      	cmp	r3, #0
 800190a:	d11b      	bne.n	8001944 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800190c:	4812      	ldr	r0, [pc, #72]	@ (8001958 <HAL_InitTick+0xe8>)
 800190e:	f004 fba9 	bl	8006064 <HAL_TIM_Base_Start_IT>
 8001912:	4603      	mov	r3, r0
 8001914:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001918:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800191c:	2b00      	cmp	r3, #0
 800191e:	d111      	bne.n	8001944 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001920:	2036      	movs	r0, #54	@ 0x36
 8001922:	f000 fd7f 	bl	8002424 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2b0f      	cmp	r3, #15
 800192a:	d808      	bhi.n	800193e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800192c:	2200      	movs	r2, #0
 800192e:	6879      	ldr	r1, [r7, #4]
 8001930:	2036      	movs	r0, #54	@ 0x36
 8001932:	f000 fd5b 	bl	80023ec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001936:	4a0a      	ldr	r2, [pc, #40]	@ (8001960 <HAL_InitTick+0xf0>)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6013      	str	r3, [r2, #0]
 800193c:	e002      	b.n	8001944 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001944:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001948:	4618      	mov	r0, r3
 800194a:	3738      	adds	r7, #56	@ 0x38
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40023800 	.word	0x40023800
 8001954:	431bde83 	.word	0x431bde83
 8001958:	2000093c 	.word	0x2000093c
 800195c:	40001000 	.word	0x40001000
 8001960:	20000004 	.word	0x20000004

08001964 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001968:	bf00      	nop
 800196a:	e7fd      	b.n	8001968 <NMI_Handler+0x4>

0800196c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001970:	bf00      	nop
 8001972:	e7fd      	b.n	8001970 <HardFault_Handler+0x4>

08001974 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001978:	bf00      	nop
 800197a:	e7fd      	b.n	8001978 <MemManage_Handler+0x4>

0800197c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001980:	bf00      	nop
 8001982:	e7fd      	b.n	8001980 <BusFault_Handler+0x4>

08001984 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001988:	bf00      	nop
 800198a:	e7fd      	b.n	8001988 <UsageFault_Handler+0x4>

0800198c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
	...

0800199c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80019a0:	4802      	ldr	r0, [pc, #8]	@ (80019ac <TIM6_DAC_IRQHandler+0x10>)
 80019a2:	f004 fbd7 	bl	8006154 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	2000093c 	.word	0x2000093c

080019b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  return 1;
 80019b4:	2301      	movs	r3, #1
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <_kill>:

int _kill(int pid, int sig)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019ca:	f017 f8d9 	bl	8018b80 <__errno>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2216      	movs	r2, #22
 80019d2:	601a      	str	r2, [r3, #0]
  return -1;
 80019d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <_exit>:

void _exit (int status)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019e8:	f04f 31ff 	mov.w	r1, #4294967295
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f7ff ffe7 	bl	80019c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019f2:	bf00      	nop
 80019f4:	e7fd      	b.n	80019f2 <_exit+0x12>

080019f6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019f6:	b580      	push	{r7, lr}
 80019f8:	b086      	sub	sp, #24
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	60f8      	str	r0, [r7, #12]
 80019fe:	60b9      	str	r1, [r7, #8]
 8001a00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a02:	2300      	movs	r3, #0
 8001a04:	617b      	str	r3, [r7, #20]
 8001a06:	e00a      	b.n	8001a1e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a08:	f3af 8000 	nop.w
 8001a0c:	4601      	mov	r1, r0
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	1c5a      	adds	r2, r3, #1
 8001a12:	60ba      	str	r2, [r7, #8]
 8001a14:	b2ca      	uxtb	r2, r1
 8001a16:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	617b      	str	r3, [r7, #20]
 8001a1e:	697a      	ldr	r2, [r7, #20]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	dbf0      	blt.n	8001a08 <_read+0x12>
  }

  return len;
 8001a26:	687b      	ldr	r3, [r7, #4]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3718      	adds	r7, #24
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a58:	605a      	str	r2, [r3, #4]
  return 0;
 8001a5a:	2300      	movs	r3, #0
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <_isatty>:

int _isatty(int file)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a70:	2301      	movs	r3, #1
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr

08001a7e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	b085      	sub	sp, #20
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	60f8      	str	r0, [r7, #12]
 8001a86:	60b9      	str	r1, [r7, #8]
 8001a88:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a8a:	2300      	movs	r3, #0
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3714      	adds	r7, #20
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001aa0:	4a14      	ldr	r2, [pc, #80]	@ (8001af4 <_sbrk+0x5c>)
 8001aa2:	4b15      	ldr	r3, [pc, #84]	@ (8001af8 <_sbrk+0x60>)
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001aac:	4b13      	ldr	r3, [pc, #76]	@ (8001afc <_sbrk+0x64>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d102      	bne.n	8001aba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ab4:	4b11      	ldr	r3, [pc, #68]	@ (8001afc <_sbrk+0x64>)
 8001ab6:	4a12      	ldr	r2, [pc, #72]	@ (8001b00 <_sbrk+0x68>)
 8001ab8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aba:	4b10      	ldr	r3, [pc, #64]	@ (8001afc <_sbrk+0x64>)
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4413      	add	r3, r2
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d207      	bcs.n	8001ad8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ac8:	f017 f85a 	bl	8018b80 <__errno>
 8001acc:	4603      	mov	r3, r0
 8001ace:	220c      	movs	r2, #12
 8001ad0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad6:	e009      	b.n	8001aec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ad8:	4b08      	ldr	r3, [pc, #32]	@ (8001afc <_sbrk+0x64>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ade:	4b07      	ldr	r3, [pc, #28]	@ (8001afc <_sbrk+0x64>)
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	4a05      	ldr	r2, [pc, #20]	@ (8001afc <_sbrk+0x64>)
 8001ae8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001aea:	68fb      	ldr	r3, [r7, #12]
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3718      	adds	r7, #24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	2007c000 	.word	0x2007c000
 8001af8:	00000400 	.word	0x00000400
 8001afc:	20000988 	.word	0x20000988
 8001b00:	2000aba0 	.word	0x2000aba0

08001b04 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b08:	4b06      	ldr	r3, [pc, #24]	@ (8001b24 <SystemInit+0x20>)
 8001b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b0e:	4a05      	ldr	r2, [pc, #20]	@ (8001b24 <SystemInit+0x20>)
 8001b10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b18:	bf00      	nop
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
 8001b22:	bf00      	nop
 8001b24:	e000ed00 	.word	0xe000ed00

08001b28 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b2c:	4b14      	ldr	r3, [pc, #80]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b2e:	4a15      	ldr	r2, [pc, #84]	@ (8001b84 <MX_USART3_UART_Init+0x5c>)
 8001b30:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001b32:	4b13      	ldr	r3, [pc, #76]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b34:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b38:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b3a:	4b11      	ldr	r3, [pc, #68]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b40:	4b0f      	ldr	r3, [pc, #60]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b46:	4b0e      	ldr	r3, [pc, #56]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b4e:	220c      	movs	r2, #12
 8001b50:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b52:	4b0b      	ldr	r3, [pc, #44]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b58:	4b09      	ldr	r3, [pc, #36]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b5e:	4b08      	ldr	r3, [pc, #32]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b64:	4b06      	ldr	r3, [pc, #24]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001b6a:	4805      	ldr	r0, [pc, #20]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b6c:	f004 fce6 	bl	800653c <HAL_UART_Init>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001b76:	f7ff fd83 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	2000098c 	.word	0x2000098c
 8001b84:	40004800 	.word	0x40004800

08001b88 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b0ae      	sub	sp, #184	@ 0xb8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b90:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	605a      	str	r2, [r3, #4]
 8001b9a:	609a      	str	r2, [r3, #8]
 8001b9c:	60da      	str	r2, [r3, #12]
 8001b9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ba0:	f107 0314 	add.w	r3, r7, #20
 8001ba4:	2290      	movs	r2, #144	@ 0x90
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f016 ff3b 	bl	8018a24 <memset>
  if(uartHandle->Instance==USART3)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a22      	ldr	r2, [pc, #136]	@ (8001c3c <HAL_UART_MspInit+0xb4>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d13c      	bne.n	8001c32 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001bb8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bbc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bc2:	f107 0314 	add.w	r3, r7, #20
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f003 f998 	bl	8004efc <HAL_RCCEx_PeriphCLKConfig>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001bd2:	f7ff fd55 	bl	8001680 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001bd6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c40 <HAL_UART_MspInit+0xb8>)
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bda:	4a19      	ldr	r2, [pc, #100]	@ (8001c40 <HAL_UART_MspInit+0xb8>)
 8001bdc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001be0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001be2:	4b17      	ldr	r3, [pc, #92]	@ (8001c40 <HAL_UART_MspInit+0xb8>)
 8001be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001bea:	613b      	str	r3, [r7, #16]
 8001bec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bee:	4b14      	ldr	r3, [pc, #80]	@ (8001c40 <HAL_UART_MspInit+0xb8>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf2:	4a13      	ldr	r2, [pc, #76]	@ (8001c40 <HAL_UART_MspInit+0xb8>)
 8001bf4:	f043 0308 	orr.w	r3, r3, #8
 8001bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bfa:	4b11      	ldr	r3, [pc, #68]	@ (8001c40 <HAL_UART_MspInit+0xb8>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfe:	f003 0308 	and.w	r3, r3, #8
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001c06:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c14:	2300      	movs	r3, #0
 8001c16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c20:	2307      	movs	r3, #7
 8001c22:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c26:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4805      	ldr	r0, [pc, #20]	@ (8001c44 <HAL_UART_MspInit+0xbc>)
 8001c2e:	f002 f8ff 	bl	8003e30 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001c32:	bf00      	nop
 8001c34:	37b8      	adds	r7, #184	@ 0xb8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40004800 	.word	0x40004800
 8001c40:	40023800 	.word	0x40023800
 8001c44:	40020c00 	.word	0x40020c00

08001c48 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001c4c:	4b14      	ldr	r3, [pc, #80]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c4e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001c52:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001c54:	4b12      	ldr	r3, [pc, #72]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c56:	2206      	movs	r2, #6
 8001c58:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001c5a:	4b11      	ldr	r3, [pc, #68]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c5c:	2202      	movs	r2, #2
 8001c5e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001c60:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001c66:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c68:	2202      	movs	r2, #2
 8001c6a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c6e:	2201      	movs	r2, #1
 8001c70:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001c72:	4b0b      	ldr	r3, [pc, #44]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001c78:	4b09      	ldr	r3, [pc, #36]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001c7e:	4b08      	ldr	r3, [pc, #32]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c80:	2201      	movs	r2, #1
 8001c82:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001c84:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001c8a:	4805      	ldr	r0, [pc, #20]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c8c:	f002 fa95 	bl	80041ba <HAL_PCD_Init>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001c96:	f7ff fcf3 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001c9a:	bf00      	nop
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	20000a14 	.word	0x20000a14

08001ca4 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b0ae      	sub	sp, #184	@ 0xb8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cac:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	605a      	str	r2, [r3, #4]
 8001cb6:	609a      	str	r2, [r3, #8]
 8001cb8:	60da      	str	r2, [r3, #12]
 8001cba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001cbc:	f107 0314 	add.w	r3, r7, #20
 8001cc0:	2290      	movs	r2, #144	@ 0x90
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f016 fead 	bl	8018a24 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001cd2:	d159      	bne.n	8001d88 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001cd4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001cd8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ce0:	f107 0314 	add.w	r3, r7, #20
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f003 f909 	bl	8004efc <HAL_RCCEx_PeriphCLKConfig>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001cf0:	f7ff fcc6 	bl	8001680 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf4:	4b26      	ldr	r3, [pc, #152]	@ (8001d90 <HAL_PCD_MspInit+0xec>)
 8001cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf8:	4a25      	ldr	r2, [pc, #148]	@ (8001d90 <HAL_PCD_MspInit+0xec>)
 8001cfa:	f043 0301 	orr.w	r3, r3, #1
 8001cfe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d00:	4b23      	ldr	r3, [pc, #140]	@ (8001d90 <HAL_PCD_MspInit+0xec>)
 8001d02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d04:	f003 0301 	and.w	r3, r3, #1
 8001d08:	613b      	str	r3, [r7, #16]
 8001d0a:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001d0c:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001d10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d14:	2302      	movs	r3, #2
 8001d16:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d20:	2303      	movs	r3, #3
 8001d22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001d26:	230a      	movs	r3, #10
 8001d28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d2c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001d30:	4619      	mov	r1, r3
 8001d32:	4818      	ldr	r0, [pc, #96]	@ (8001d94 <HAL_PCD_MspInit+0xf0>)
 8001d34:	f002 f87c 	bl	8003e30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001d38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d3c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d40:	2300      	movs	r3, #0
 8001d42:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d46:	2300      	movs	r3, #0
 8001d48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001d4c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001d50:	4619      	mov	r1, r3
 8001d52:	4810      	ldr	r0, [pc, #64]	@ (8001d94 <HAL_PCD_MspInit+0xf0>)
 8001d54:	f002 f86c 	bl	8003e30 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001d58:	4b0d      	ldr	r3, [pc, #52]	@ (8001d90 <HAL_PCD_MspInit+0xec>)
 8001d5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d5c:	4a0c      	ldr	r2, [pc, #48]	@ (8001d90 <HAL_PCD_MspInit+0xec>)
 8001d5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d62:	6353      	str	r3, [r2, #52]	@ 0x34
 8001d64:	4b0a      	ldr	r3, [pc, #40]	@ (8001d90 <HAL_PCD_MspInit+0xec>)
 8001d66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	4b07      	ldr	r3, [pc, #28]	@ (8001d90 <HAL_PCD_MspInit+0xec>)
 8001d72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d74:	4a06      	ldr	r2, [pc, #24]	@ (8001d90 <HAL_PCD_MspInit+0xec>)
 8001d76:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d7a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d7c:	4b04      	ldr	r3, [pc, #16]	@ (8001d90 <HAL_PCD_MspInit+0xec>)
 8001d7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d84:	60bb      	str	r3, [r7, #8]
 8001d86:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001d88:	bf00      	nop
 8001d8a:	37b8      	adds	r7, #184	@ 0xb8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	40023800 	.word	0x40023800
 8001d94:	40020000 	.word	0x40020000

08001d98 <initializeNetworkInterface>:

//saved in MCU RAM
static NetworkInterface_t xEthernetInterface;

//create a network interface, telling the stack what hardware is available
NetworkInterface_t* initializeNetworkInterface(void){
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b08c      	sub	sp, #48	@ 0x30
 8001d9c:	af04      	add	r7, sp, #16
	//ptr to interface
	NetworkInterface_t *pxInterface;

	//set EMAC idx to the first 0, and pass in ptr
	pxInterface = pxSTM32_FillInterfaceDescriptor(0, &xEthernetInterface);
 8001d9e:	491d      	ldr	r1, [pc, #116]	@ (8001e14 <initializeNetworkInterface+0x7c>)
 8001da0:	2000      	movs	r0, #0
 8001da2:	f012 fcab 	bl	80146fc <pxSTM32_FillInterfaceDescriptor>
 8001da6:	4603      	mov	r3, r0
 8001da8:	61fb      	str	r3, [r7, #28]
		//allocate space for the endpoint
		static NetworkEndPoint_t *xLocalEndPoint;

	//use IPV4 because it's for less code and less RAM
		//actual IPV4 address
		uint8_t ipAddress[4] = {10, 114, 20, 200};
 8001daa:	4b1b      	ldr	r3, [pc, #108]	@ (8001e18 <initializeNetworkInterface+0x80>)
 8001dac:	617b      	str	r3, [r7, #20]
		uint8_t netMask[4] = {255, 255, 252, 0};
 8001dae:	4b1b      	ldr	r3, [pc, #108]	@ (8001e1c <initializeNetworkInterface+0x84>)
 8001db0:	613b      	str	r3, [r7, #16]
		uint8_t gatewayAddress[4] = {10, 114, 20, 1};
 8001db2:	4b1b      	ldr	r3, [pc, #108]	@ (8001e20 <initializeNetworkInterface+0x88>)
 8001db4:	60fb      	str	r3, [r7, #12]
		uint8_t dnsAddress[4] = {104,222,16,6};
 8001db6:	4b1b      	ldr	r3, [pc, #108]	@ (8001e24 <initializeNetworkInterface+0x8c>)
 8001db8:	60bb      	str	r3, [r7, #8]


	//MAC address -> physical hardware identifier, interface card
		uint8_t macAddress[6];
		memcpy(macAddress, heth.Init.MACAddr, 6); // get MAC from config file
 8001dba:	4b1b      	ldr	r3, [pc, #108]	@ (8001e28 <initializeNetworkInterface+0x90>)
 8001dbc:	685a      	ldr	r2, [r3, #4]
 8001dbe:	463b      	mov	r3, r7
 8001dc0:	6810      	ldr	r0, [r2, #0]
 8001dc2:	6018      	str	r0, [r3, #0]
 8001dc4:	8892      	ldrh	r2, [r2, #4]
 8001dc6:	809a      	strh	r2, [r3, #4]

	//Add network interface and endpoint to FreeRTOS
		FreeRTOS_FillEndPoint(pxInterface,xLocalEndPoint,ipAddress,netMask,gatewayAddress,dnsAddress, macAddress);
 8001dc8:	4b18      	ldr	r3, [pc, #96]	@ (8001e2c <initializeNetworkInterface+0x94>)
 8001dca:	6819      	ldr	r1, [r3, #0]
 8001dcc:	f107 0010 	add.w	r0, r7, #16
 8001dd0:	f107 0214 	add.w	r2, r7, #20
 8001dd4:	463b      	mov	r3, r7
 8001dd6:	9302      	str	r3, [sp, #8]
 8001dd8:	f107 0308 	add.w	r3, r7, #8
 8001ddc:	9301      	str	r3, [sp, #4]
 8001dde:	f107 030c 	add.w	r3, r7, #12
 8001de2:	9300      	str	r3, [sp, #0]
 8001de4:	4603      	mov	r3, r0
 8001de6:	69f8      	ldr	r0, [r7, #28]
 8001de8:	f00a f8e6 	bl	800bfb8 <FreeRTOS_FillEndPoint>

	BaseType_t xResult = FreeRTOS_IPInit_Multi();
 8001dec:	f008 fb48 	bl	800a480 <FreeRTOS_IPInit_Multi>
 8001df0:	61b8      	str	r0, [r7, #24]
	if (xResult == pdPASS) {
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d104      	bne.n	8001e02 <initializeNetworkInterface+0x6a>
		SEGGER_RTT_printf(0,"Network stack initialized successfully\n");
 8001df8:	490d      	ldr	r1, [pc, #52]	@ (8001e30 <initializeNetworkInterface+0x98>)
 8001dfa:	2000      	movs	r0, #0
 8001dfc:	f7ff f96a 	bl	80010d4 <SEGGER_RTT_printf>
 8001e00:	e003      	b.n	8001e0a <initializeNetworkInterface+0x72>
	} else {
		SEGGER_RTT_printf(0,"Network initialization failed\n");
 8001e02:	490c      	ldr	r1, [pc, #48]	@ (8001e34 <initializeNetworkInterface+0x9c>)
 8001e04:	2000      	movs	r0, #0
 8001e06:	f7ff f965 	bl	80010d4 <SEGGER_RTT_printf>
	}

	return &xEthernetInterface;
 8001e0a:	4b02      	ldr	r3, [pc, #8]	@ (8001e14 <initializeNetworkInterface+0x7c>)
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3720      	adds	r7, #32
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	20000ef4 	.word	0x20000ef4
 8001e18:	c814720a 	.word	0xc814720a
 8001e1c:	00fcffff 	.word	0x00fcffff
 8001e20:	0114720a 	.word	0x0114720a
 8001e24:	0610de68 	.word	0x0610de68
 8001e28:	2000080c 	.word	0x2000080c
 8001e2c:	20000f1c 	.word	0x20000f1c
 8001e30:	08019a60 	.word	0x08019a60
 8001e34:	08019a88 	.word	0x08019a88

08001e38 <ConfigTCPClientSocket>:

//tasks to create/config socket -> create socket, set timeout for Rx and Tx and bind socket to port #
Socket_t ConfigTCPClientSocket(void){
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af02      	add	r7, sp, #8
	Socket_t xClientSocket;
	socklen_t xSize = sizeof( struct freertos_sockaddr );
 8001e3e:	2318      	movs	r3, #24
 8001e40:	60bb      	str	r3, [r7, #8]
	static const TickType_t xTimeOut = pdMS_TO_TICKS( 2000 );

    xClientSocket = FreeRTOS_socket(FREERTOS_AF_INET, //ipv4 family
 8001e42:	2206      	movs	r2, #6
 8001e44:	2101      	movs	r1, #1
 8001e46:	2002      	movs	r0, #2
 8001e48:	f00a fb86 	bl	800c558 <FreeRTOS_socket>
 8001e4c:	6078      	str	r0, [r7, #4]
    								FREERTOS_SOCK_STREAM,  /* SOCK_STREAM for TCP. */

									 FREERTOS_IPPROTO_TCP  ); //TCP protocol

    /* Check the socket was created. */
    if( xClientSocket != FREERTOS_INVALID_SOCKET )
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e54:	d034      	beq.n	8001ec0 <ConfigTCPClientSocket+0x88>
    {
        printf("ERROR: Socket creation failed!\n");
 8001e56:	482f      	ldr	r0, [pc, #188]	@ (8001f14 <ConfigTCPClientSocket+0xdc>)
 8001e58:	f016 fca4 	bl	80187a4 <puts>

        // Check network status
        printf("Network up: %s\n", FreeRTOS_IsNetworkUp() ? "YES" : "NO");
 8001e5c:	f008 ff14 	bl	800ac88 <FreeRTOS_IsNetworkUp>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <ConfigTCPClientSocket+0x32>
 8001e66:	4b2c      	ldr	r3, [pc, #176]	@ (8001f18 <ConfigTCPClientSocket+0xe0>)
 8001e68:	e000      	b.n	8001e6c <ConfigTCPClientSocket+0x34>
 8001e6a:	4b2c      	ldr	r3, [pc, #176]	@ (8001f1c <ConfigTCPClientSocket+0xe4>)
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	482c      	ldr	r0, [pc, #176]	@ (8001f20 <ConfigTCPClientSocket+0xe8>)
 8001e70:	f016 fc30 	bl	80186d4 <iprintf>

        // Check heap memory
        printf("Free heap: %u bytes\n", xPortGetFreeHeapSize());
 8001e74:	f016 fa66 	bl	8018344 <xPortGetFreeHeapSize>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4829      	ldr	r0, [pc, #164]	@ (8001f24 <ConfigTCPClientSocket+0xec>)
 8001e7e:	f016 fc29 	bl	80186d4 <iprintf>

        // Check if we have an IP address

        // Add longer wait for DHCP
        printf("Waiting for DHCP...\n");
 8001e82:	4829      	ldr	r0, [pc, #164]	@ (8001f28 <ConfigTCPClientSocket+0xf0>)
 8001e84:	f016 fc8e 	bl	80187a4 <puts>
        int attempts = 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	60fb      	str	r3, [r7, #12]
        while(FreeRTOS_GetIPAddress() == 0 && attempts < 30) {
 8001e8c:	e00e      	b.n	8001eac <ConfigTCPClientSocket+0x74>
            vTaskDelay(pdMS_TO_TICKS(1000));
 8001e8e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001e92:	f014 f9d3 	bl	801623c <vTaskDelay>
            attempts++;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	3301      	adds	r3, #1
 8001e9a:	60fb      	str	r3, [r7, #12]
            printf("DHCP attempt %d, IP: %lu\n", attempts, FreeRTOS_GetIPAddress());
 8001e9c:	f008 fecb 	bl	800ac36 <FreeRTOS_GetIPAddress>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	68f9      	ldr	r1, [r7, #12]
 8001ea6:	4821      	ldr	r0, [pc, #132]	@ (8001f2c <ConfigTCPClientSocket+0xf4>)
 8001ea8:	f016 fc14 	bl	80186d4 <iprintf>
        while(FreeRTOS_GetIPAddress() == 0 && attempts < 30) {
 8001eac:	f008 fec3 	bl	800ac36 <FreeRTOS_GetIPAddress>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d103      	bne.n	8001ebe <ConfigTCPClientSocket+0x86>
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	2b1d      	cmp	r3, #29
 8001eba:	dde8      	ble.n	8001e8e <ConfigTCPClientSocket+0x56>
 8001ebc:	e7ff      	b.n	8001ebe <ConfigTCPClientSocket+0x86>
        }

        // Stop here for debugging
        while(1);
 8001ebe:	e7fe      	b.n	8001ebe <ConfigTCPClientSocket+0x86>
    }
    else
    {
        printf("Socket created successfully!\n");
 8001ec0:	481b      	ldr	r0, [pc, #108]	@ (8001f30 <ConfigTCPClientSocket+0xf8>)
 8001ec2:	f016 fc6f 	bl	80187a4 <puts>

    //set socket options for the given socket
        /* Set send and receive time outs. */

        //set timeout for receiving data
        FreeRTOS_setsockopt( xClientSocket,
 8001ec6:	2304      	movs	r3, #4
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	4b1a      	ldr	r3, [pc, #104]	@ (8001f34 <ConfigTCPClientSocket+0xfc>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	2100      	movs	r1, #0
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	f00b fa1d 	bl	800d310 <FreeRTOS_setsockopt>
                             FREERTOS_SO_RCVTIMEO,
                             &xTimeOut,
                             sizeof( xTimeOut ) );

        //set timeout for sending data out of socket
        FreeRTOS_setsockopt( xClientSocket,
 8001ed6:	2304      	movs	r3, #4
 8001ed8:	9300      	str	r3, [sp, #0]
 8001eda:	4b16      	ldr	r3, [pc, #88]	@ (8001f34 <ConfigTCPClientSocket+0xfc>)
 8001edc:	2201      	movs	r2, #1
 8001ede:	2100      	movs	r1, #0
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f00b fa15 	bl	800d310 <FreeRTOS_setsockopt>
                             FREERTOS_SO_SNDTIMEO,
                             &xTimeOut,
                             sizeof( xTimeOut ) );

        //bind socket to port num, NULL means FreeRTOS choose port #
        FreeRTOS_bind( xClientSocket, NULL, xSize );
 8001ee6:	68ba      	ldr	r2, [r7, #8]
 8001ee8:	2100      	movs	r1, #0
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f00a fdf6 	bl	800cadc <FreeRTOS_bind>

        if (xClientSocket == FREERTOS_INVALID_SOCKET) {
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef6:	d104      	bne.n	8001f02 <ConfigTCPClientSocket+0xca>
        	SEGGER_RTT_printf(0,"Client socket is invalid!\n");
 8001ef8:	490f      	ldr	r1, [pc, #60]	@ (8001f38 <ConfigTCPClientSocket+0x100>)
 8001efa:	2000      	movs	r0, #0
 8001efc:	f7ff f8ea 	bl	80010d4 <SEGGER_RTT_printf>
 8001f00:	e003      	b.n	8001f0a <ConfigTCPClientSocket+0xd2>
        } else {

        	SEGGER_RTT_printf(0,"Client socket is valid\n");
 8001f02:	490e      	ldr	r1, [pc, #56]	@ (8001f3c <ConfigTCPClientSocket+0x104>)
 8001f04:	2000      	movs	r0, #0
 8001f06:	f7ff f8e5 	bl	80010d4 <SEGGER_RTT_printf>
        }

        return xClientSocket;
 8001f0a:	687b      	ldr	r3, [r7, #4]

}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3710      	adds	r7, #16
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	08019aa8 	.word	0x08019aa8
 8001f18:	08019ac8 	.word	0x08019ac8
 8001f1c:	08019acc 	.word	0x08019acc
 8001f20:	08019ad0 	.word	0x08019ad0
 8001f24:	08019ae0 	.word	0x08019ae0
 8001f28:	08019af8 	.word	0x08019af8
 8001f2c:	08019b0c 	.word	0x08019b0c
 8001f30:	08019b28 	.word	0x08019b28
 8001f34:	08019ce8 	.word	0x08019ce8
 8001f38:	08019b48 	.word	0x08019b48
 8001f3c:	08019b64 	.word	0x08019b64

08001f40 <AppMain>:
#include "SEGGER_RTT.h"
#include "TCP_IP.h"
#include "proj_tasks.h"


void AppMain(void){
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af02      	add	r7, sp, #8

	//Task to create network interface and socket
	xTaskCreate(vInterfaceSocketTask, "Task Initialize Interface & Socket",
 8001f46:	2300      	movs	r3, #0
 8001f48:	9301      	str	r3, [sp, #4]
 8001f4a:	2328      	movs	r3, #40	@ 0x28
 8001f4c:	9300      	str	r3, [sp, #0]
 8001f4e:	2300      	movs	r3, #0
 8001f50:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001f54:	490b      	ldr	r1, [pc, #44]	@ (8001f84 <AppMain+0x44>)
 8001f56:	480c      	ldr	r0, [pc, #48]	@ (8001f88 <AppMain+0x48>)
 8001f58:	f014 f810 	bl	8015f7c <xTaskCreate>
			NULL,
			40,
			NULL );

	//test LCD
	lcd_4SPI_init();
 8001f5c:	f000 f8da 	bl	8002114 <lcd_4SPI_init>
	setPageaddressing();
 8001f60:	f000 f864 	bl	800202c <setPageaddressing>

	//THIS WORKS, COLUMN SEEMS TO NOT
	lcd_setpage_address(1);
 8001f64:	2001      	movs	r0, #1
 8001f66:	f000 f877 	bl	8002058 <lcd_setpage_address>
	lcd_setcolumn_address(32);
 8001f6a:	2020      	movs	r0, #32
 8001f6c:	f000 f88e 	bl	800208c <lcd_setcolumn_address>

	while(1){
		SEGGER_RTT_printf(0,"HELLO WORLD!\r\n");
 8001f70:	4906      	ldr	r1, [pc, #24]	@ (8001f8c <AppMain+0x4c>)
 8001f72:	2000      	movs	r0, #0
 8001f74:	f7ff f8ae 	bl	80010d4 <SEGGER_RTT_printf>
		HAL_Delay(5000);
 8001f78:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001f7c:	f000 f95a 	bl	8002234 <HAL_Delay>
		SEGGER_RTT_printf(0,"HELLO WORLD!\r\n");
 8001f80:	bf00      	nop
 8001f82:	e7f5      	b.n	8001f70 <AppMain+0x30>
 8001f84:	08019b7c 	.word	0x08019b7c
 8001f88:	08002149 	.word	0x08002149
 8001f8c:	08019ba0 	.word	0x08019ba0

08001f90 <lcd_transfer>:

#include <lcd.h>
#include "main.h"
#include "stm32f7xx_hal.h"

HAL_StatusTypeDef lcd_transfer(uint8_t data){
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	71fb      	strb	r3, [r7, #7]
	//pull CS low
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_RESET);
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2140      	movs	r1, #64	@ 0x40
 8001f9e:	480b      	ldr	r0, [pc, #44]	@ (8001fcc <lcd_transfer+0x3c>)
 8001fa0:	f002 f8f2 	bl	8004188 <HAL_GPIO_WritePin>

	//transmit the data

	HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi2, &data, 1, 1000);
 8001fa4:	1df9      	adds	r1, r7, #7
 8001fa6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001faa:	2201      	movs	r2, #1
 8001fac:	4808      	ldr	r0, [pc, #32]	@ (8001fd0 <lcd_transfer+0x40>)
 8001fae:	f003 fcf8 	bl	80059a2 <HAL_SPI_Transmit>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	73fb      	strb	r3, [r7, #15]
	if (status == HAL_OK){

	}
	//pull CS high
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_SET);
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	2140      	movs	r1, #64	@ 0x40
 8001fba:	4804      	ldr	r0, [pc, #16]	@ (8001fcc <lcd_transfer+0x3c>)
 8001fbc:	f002 f8e4 	bl	8004188 <HAL_GPIO_WritePin>

	return HAL_OK;
 8001fc0:	2300      	movs	r3, #0

}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3710      	adds	r7, #16
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	40020c00 	.word	0x40020c00
 8001fd0:	200008d8 	.word	0x200008d8

08001fd4 <onLCD>:

	return HAL_OK;
}

//turn LCD on to match RAM data
HAL_StatusTypeDef  onLCD(void){
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0

	//lcd on data
	uint8_t data = 0xAF;
 8001fda:	23af      	movs	r3, #175	@ 0xaf
 8001fdc:	71fb      	strb	r3, [r7, #7]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8001fde:	2200      	movs	r2, #0
 8001fe0:	2180      	movs	r1, #128	@ 0x80
 8001fe2:	4806      	ldr	r0, [pc, #24]	@ (8001ffc <onLCD+0x28>)
 8001fe4:	f002 f8d0 	bl	8004188 <HAL_GPIO_WritePin>


	return lcd_transfer(data);
 8001fe8:	79fb      	ldrb	r3, [r7, #7]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7ff ffd0 	bl	8001f90 <lcd_transfer>
 8001ff0:	4603      	mov	r3, r0

}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40020c00 	.word	0x40020c00

08002000 <offLCD>:
	return lcd_transfer(data);
}


//turn lcd OFF
HAL_StatusTypeDef  offLCD(void){
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0

	//lcd off data
	uint8_t data = 0xAE;
 8002006:	23ae      	movs	r3, #174	@ 0xae
 8002008:	71fb      	strb	r3, [r7, #7]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 800200a:	2200      	movs	r2, #0
 800200c:	2180      	movs	r1, #128	@ 0x80
 800200e:	4806      	ldr	r0, [pc, #24]	@ (8002028 <offLCD+0x28>)
 8002010:	f002 f8ba 	bl	8004188 <HAL_GPIO_WritePin>

	return lcd_transfer(data);
 8002014:	79fb      	ldrb	r3, [r7, #7]
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff ffba 	bl	8001f90 <lcd_transfer>
 800201c:	4603      	mov	r3, r0
}
 800201e:	4618      	mov	r0, r3
 8002020:	3708      	adds	r7, #8
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	40020c00 	.word	0x40020c00

0800202c <setPageaddressing>:




//set page(horizontal) addressing after R/W a byte of SPI data
HAL_StatusTypeDef setPageaddressing(){
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
	uint8_t data = 0x20;
 8002032:	2320      	movs	r3, #32
 8002034:	71fb      	strb	r3, [r7, #7]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8002036:	2200      	movs	r2, #0
 8002038:	2180      	movs	r1, #128	@ 0x80
 800203a:	4806      	ldr	r0, [pc, #24]	@ (8002054 <setPageaddressing+0x28>)
 800203c:	f002 f8a4 	bl	8004188 <HAL_GPIO_WritePin>

	return lcd_transfer(data);
 8002040:	79fb      	ldrb	r3, [r7, #7]
 8002042:	4618      	mov	r0, r3
 8002044:	f7ff ffa4 	bl	8001f90 <lcd_transfer>
 8002048:	4603      	mov	r3, r0
}
 800204a:	4618      	mov	r0, r3
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	40020c00 	.word	0x40020c00

08002058 <lcd_setpage_address>:
}


//set the page address for writing pixels
//page number must be between 0-15
HAL_StatusTypeDef  lcd_setpage_address(int page_num){
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]

	//convert int to uint8
	uint8_t pg_num = page_num;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	73fb      	strb	r3, [r7, #15]
	//data byte for page address
	uint8_t data = 0xB0 | pg_num;
 8002064:	7bfb      	ldrb	r3, [r7, #15]
 8002066:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 800206a:	73bb      	strb	r3, [r7, #14]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 800206c:	2200      	movs	r2, #0
 800206e:	2180      	movs	r1, #128	@ 0x80
 8002070:	4805      	ldr	r0, [pc, #20]	@ (8002088 <lcd_setpage_address+0x30>)
 8002072:	f002 f889 	bl	8004188 <HAL_GPIO_WritePin>

	return lcd_transfer(data);
 8002076:	7bbb      	ldrb	r3, [r7, #14]
 8002078:	4618      	mov	r0, r3
 800207a:	f7ff ff89 	bl	8001f90 <lcd_transfer>
 800207e:	4603      	mov	r3, r0
}
 8002080:	4618      	mov	r0, r3
 8002082:	3710      	adds	r7, #16
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	40020c00 	.word	0x40020c00

0800208c <lcd_setcolumn_address>:

//set the column address for writing pixels
// must be between 0 and 127, there are 128 columns
HAL_StatusTypeDef  lcd_setcolumn_address(int column_num){
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]

	if(column_num >= 128 || column_num < 0){
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2b7f      	cmp	r3, #127	@ 0x7f
 8002098:	dc02      	bgt.n	80020a0 <lcd_setcolumn_address+0x14>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2b00      	cmp	r3, #0
 800209e:	da01      	bge.n	80020a4 <lcd_setcolumn_address+0x18>
		return HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	e030      	b.n	8002106 <lcd_setcolumn_address+0x7a>
	}

	uint8_t num_conv = (uint8_t) column_num;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	73fb      	strb	r3, [r7, #15]

	uint8_t high_address = 0b00010000;
 80020a8:	2310      	movs	r3, #16
 80020aa:	73bb      	strb	r3, [r7, #14]
	uint8_t low_address = 0x00;
 80020ac:	2300      	movs	r3, #0
 80020ae:	737b      	strb	r3, [r7, #13]

	high_address = high_address | ((num_conv >> 4) & 0x0F);
 80020b0:	7bfb      	ldrb	r3, [r7, #15]
 80020b2:	091b      	lsrs	r3, r3, #4
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	b25a      	sxtb	r2, r3
 80020b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80020bc:	4313      	orrs	r3, r2
 80020be:	b25b      	sxtb	r3, r3
 80020c0:	73bb      	strb	r3, [r7, #14]
	low_address = low_address | (num_conv & 0x0F);
 80020c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020c6:	f003 030f 	and.w	r3, r3, #15
 80020ca:	b25a      	sxtb	r2, r3
 80020cc:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80020d0:	4313      	orrs	r3, r2
 80020d2:	b25b      	sxtb	r3, r3
 80020d4:	737b      	strb	r3, [r7, #13]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 80020d6:	2200      	movs	r2, #0
 80020d8:	2180      	movs	r1, #128	@ 0x80
 80020da:	480d      	ldr	r0, [pc, #52]	@ (8002110 <lcd_setcolumn_address+0x84>)
 80020dc:	f002 f854 	bl	8004188 <HAL_GPIO_WritePin>

	if(lcd_transfer(high_address) != HAL_OK){
 80020e0:	7bbb      	ldrb	r3, [r7, #14]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7ff ff54 	bl	8001f90 <lcd_transfer>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <lcd_setcolumn_address+0x66>
		return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e009      	b.n	8002106 <lcd_setcolumn_address+0x7a>
	}
	if(lcd_transfer(low_address) != HAL_OK){
 80020f2:	7b7b      	ldrb	r3, [r7, #13]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7ff ff4b 	bl	8001f90 <lcd_transfer>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <lcd_setcolumn_address+0x78>
		return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e000      	b.n	8002106 <lcd_setcolumn_address+0x7a>
	}

	return HAL_OK;
 8002104:	2300      	movs	r3, #0
}
 8002106:	4618      	mov	r0, r3
 8002108:	3710      	adds	r7, #16
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	40020c00 	.word	0x40020c00

08002114 <lcd_4SPI_init>:
}

//initialize SPI protocol with 4 wire setup
//includes SCL,SI,A0, and /CS
//Pins: PB10 -> SCK, PC3 -> SI(MOSI), RES -> PC0, A0(D/C) -> PD7, CS -> PD6
HAL_StatusTypeDef lcd_4SPI_init(){
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
	//pull CS high
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_SET);
 8002118:	2201      	movs	r2, #1
 800211a:	2140      	movs	r1, #64	@ 0x40
 800211c:	4808      	ldr	r0, [pc, #32]	@ (8002140 <lcd_4SPI_init+0x2c>)
 800211e:	f002 f833 	bl	8004188 <HAL_GPIO_WritePin>

	//pull RES pin up
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8002122:	2201      	movs	r2, #1
 8002124:	2101      	movs	r1, #1
 8002126:	4807      	ldr	r0, [pc, #28]	@ (8002144 <lcd_4SPI_init+0x30>)
 8002128:	f002 f82e 	bl	8004188 <HAL_GPIO_WritePin>

	//dummy transmission for SPI

	onLCD();
 800212c:	f7ff ff52 	bl	8001fd4 <onLCD>
	offLCD();
 8002130:	f7ff ff66 	bl	8002000 <offLCD>

	//this is the column where the lcd starts
	lcd_setcolumn_address(32);
 8002134:	2020      	movs	r0, #32
 8002136:	f7ff ffa9 	bl	800208c <lcd_setcolumn_address>

	return HAL_OK;
 800213a:	2300      	movs	r3, #0

}
 800213c:	4618      	mov	r0, r3
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40020c00 	.word	0x40020c00
 8002144:	40020800 	.word	0x40020800

08002148 <vInterfaceSocketTask>:
#include "FreeRTOS.h"
#include "FreeRTOS_Sockets.h"
#include "FreeRTOS_IP.h"
#include "TCP_IP.h"

void vInterfaceSocketTask(void * argument) {
 8002148:	b580      	push	{r7, lr}
 800214a:	b084      	sub	sp, #16
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
//Initialize networkInterface
	NetworkInterface_t* ethInterace = initializeNetworkInterface();
 8002150:	f7ff fe22 	bl	8001d98 <initializeNetworkInterface>
 8002154:	60f8      	str	r0, [r7, #12]

	//Initialize Socket
	Socket_t clientSocket = ConfigTCPClientSocket();
 8002156:	f7ff fe6f 	bl	8001e38 <ConfigTCPClientSocket>
 800215a:	60b8      	str	r0, [r7, #8]

    for(;;) {
        vTaskDelay(1000);
 800215c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002160:	f014 f86c 	bl	801623c <vTaskDelay>
 8002164:	e7fa      	b.n	800215c <vInterfaceSocketTask+0x14>
	...

08002168 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002168:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021a0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800216c:	f7ff fcca 	bl	8001b04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002170:	480c      	ldr	r0, [pc, #48]	@ (80021a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002172:	490d      	ldr	r1, [pc, #52]	@ (80021a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002174:	4a0d      	ldr	r2, [pc, #52]	@ (80021ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002176:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002178:	e002      	b.n	8002180 <LoopCopyDataInit>

0800217a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800217a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800217c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800217e:	3304      	adds	r3, #4

08002180 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002180:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002182:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002184:	d3f9      	bcc.n	800217a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002186:	4a0a      	ldr	r2, [pc, #40]	@ (80021b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002188:	4c0a      	ldr	r4, [pc, #40]	@ (80021b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800218a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800218c:	e001      	b.n	8002192 <LoopFillZerobss>

0800218e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800218e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002190:	3204      	adds	r2, #4

08002192 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002192:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002194:	d3fb      	bcc.n	800218e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002196:	f016 fcf9 	bl	8018b8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800219a:	f7ff f9a1 	bl	80014e0 <main>
  bx  lr    
 800219e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80021a0:	2007c000 	.word	0x2007c000
  ldr r0, =_sdata
 80021a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021a8:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80021ac:	08019e9c 	.word	0x08019e9c
  ldr r2, =_sbss
 80021b0:	20000300 	.word	0x20000300
  ldr r4, =_ebss
 80021b4:	2000ab9c 	.word	0x2000ab9c

080021b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021b8:	e7fe      	b.n	80021b8 <ADC_IRQHandler>
	...

080021bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCELERATOR_ENABLE != 0)
  __HAL_FLASH_ART_ENABLE();
 80021c0:	4b0b      	ldr	r3, [pc, #44]	@ (80021f0 <HAL_Init+0x34>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a0a      	ldr	r2, [pc, #40]	@ (80021f0 <HAL_Init+0x34>)
 80021c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021ca:	6013      	str	r3, [r2, #0]
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021cc:	4b08      	ldr	r3, [pc, #32]	@ (80021f0 <HAL_Init+0x34>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a07      	ldr	r2, [pc, #28]	@ (80021f0 <HAL_Init+0x34>)
 80021d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021d8:	2003      	movs	r0, #3
 80021da:	f000 f8fc 	bl	80023d6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021de:	200f      	movs	r0, #15
 80021e0:	f7ff fb46 	bl	8001870 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021e4:	f7ff fb1c 	bl	8001820 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	40023c00 	.word	0x40023c00

080021f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021f8:	4b06      	ldr	r3, [pc, #24]	@ (8002214 <HAL_IncTick+0x20>)
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	461a      	mov	r2, r3
 80021fe:	4b06      	ldr	r3, [pc, #24]	@ (8002218 <HAL_IncTick+0x24>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4413      	add	r3, r2
 8002204:	4a04      	ldr	r2, [pc, #16]	@ (8002218 <HAL_IncTick+0x24>)
 8002206:	6013      	str	r3, [r2, #0]
}
 8002208:	bf00      	nop
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	20000008 	.word	0x20000008
 8002218:	20000f20 	.word	0x20000f20

0800221c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  return uwTick;
 8002220:	4b03      	ldr	r3, [pc, #12]	@ (8002230 <HAL_GetTick+0x14>)
 8002222:	681b      	ldr	r3, [r3, #0]
}
 8002224:	4618      	mov	r0, r3
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	20000f20 	.word	0x20000f20

08002234 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800223c:	f7ff ffee 	bl	800221c <HAL_GetTick>
 8002240:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800224c:	d005      	beq.n	800225a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800224e:	4b0a      	ldr	r3, [pc, #40]	@ (8002278 <HAL_Delay+0x44>)
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	461a      	mov	r2, r3
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	4413      	add	r3, r2
 8002258:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800225a:	bf00      	nop
 800225c:	f7ff ffde 	bl	800221c <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	68fa      	ldr	r2, [r7, #12]
 8002268:	429a      	cmp	r2, r3
 800226a:	d8f7      	bhi.n	800225c <HAL_Delay+0x28>
  {
  }
}
 800226c:	bf00      	nop
 800226e:	bf00      	nop
 8002270:	3710      	adds	r7, #16
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000008 	.word	0x20000008

0800227c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f003 0307 	and.w	r3, r3, #7
 800228a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800228c:	4b0b      	ldr	r3, [pc, #44]	@ (80022bc <__NVIC_SetPriorityGrouping+0x40>)
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002292:	68ba      	ldr	r2, [r7, #8]
 8002294:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002298:	4013      	ands	r3, r2
 800229a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80022a4:	4b06      	ldr	r3, [pc, #24]	@ (80022c0 <__NVIC_SetPriorityGrouping+0x44>)
 80022a6:	4313      	orrs	r3, r2
 80022a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022aa:	4a04      	ldr	r2, [pc, #16]	@ (80022bc <__NVIC_SetPriorityGrouping+0x40>)
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	60d3      	str	r3, [r2, #12]
}
 80022b0:	bf00      	nop
 80022b2:	3714      	adds	r7, #20
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr
 80022bc:	e000ed00 	.word	0xe000ed00
 80022c0:	05fa0000 	.word	0x05fa0000

080022c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022c8:	4b04      	ldr	r3, [pc, #16]	@ (80022dc <__NVIC_GetPriorityGrouping+0x18>)
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	0a1b      	lsrs	r3, r3, #8
 80022ce:	f003 0307 	and.w	r3, r3, #7
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr
 80022dc:	e000ed00 	.word	0xe000ed00

080022e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	4603      	mov	r3, r0
 80022e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	db0b      	blt.n	800230a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022f2:	79fb      	ldrb	r3, [r7, #7]
 80022f4:	f003 021f 	and.w	r2, r3, #31
 80022f8:	4907      	ldr	r1, [pc, #28]	@ (8002318 <__NVIC_EnableIRQ+0x38>)
 80022fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fe:	095b      	lsrs	r3, r3, #5
 8002300:	2001      	movs	r0, #1
 8002302:	fa00 f202 	lsl.w	r2, r0, r2
 8002306:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800230a:	bf00      	nop
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	e000e100 	.word	0xe000e100

0800231c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	6039      	str	r1, [r7, #0]
 8002326:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002328:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232c:	2b00      	cmp	r3, #0
 800232e:	db0a      	blt.n	8002346 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	b2da      	uxtb	r2, r3
 8002334:	490c      	ldr	r1, [pc, #48]	@ (8002368 <__NVIC_SetPriority+0x4c>)
 8002336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800233a:	0112      	lsls	r2, r2, #4
 800233c:	b2d2      	uxtb	r2, r2
 800233e:	440b      	add	r3, r1
 8002340:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002344:	e00a      	b.n	800235c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	b2da      	uxtb	r2, r3
 800234a:	4908      	ldr	r1, [pc, #32]	@ (800236c <__NVIC_SetPriority+0x50>)
 800234c:	79fb      	ldrb	r3, [r7, #7]
 800234e:	f003 030f 	and.w	r3, r3, #15
 8002352:	3b04      	subs	r3, #4
 8002354:	0112      	lsls	r2, r2, #4
 8002356:	b2d2      	uxtb	r2, r2
 8002358:	440b      	add	r3, r1
 800235a:	761a      	strb	r2, [r3, #24]
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr
 8002368:	e000e100 	.word	0xe000e100
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002370:	b480      	push	{r7}
 8002372:	b089      	sub	sp, #36	@ 0x24
 8002374:	af00      	add	r7, sp, #0
 8002376:	60f8      	str	r0, [r7, #12]
 8002378:	60b9      	str	r1, [r7, #8]
 800237a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f003 0307 	and.w	r3, r3, #7
 8002382:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	f1c3 0307 	rsb	r3, r3, #7
 800238a:	2b04      	cmp	r3, #4
 800238c:	bf28      	it	cs
 800238e:	2304      	movcs	r3, #4
 8002390:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	3304      	adds	r3, #4
 8002396:	2b06      	cmp	r3, #6
 8002398:	d902      	bls.n	80023a0 <NVIC_EncodePriority+0x30>
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	3b03      	subs	r3, #3
 800239e:	e000      	b.n	80023a2 <NVIC_EncodePriority+0x32>
 80023a0:	2300      	movs	r3, #0
 80023a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023a4:	f04f 32ff 	mov.w	r2, #4294967295
 80023a8:	69bb      	ldr	r3, [r7, #24]
 80023aa:	fa02 f303 	lsl.w	r3, r2, r3
 80023ae:	43da      	mvns	r2, r3
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	401a      	ands	r2, r3
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023b8:	f04f 31ff 	mov.w	r1, #4294967295
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	fa01 f303 	lsl.w	r3, r1, r3
 80023c2:	43d9      	mvns	r1, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c8:	4313      	orrs	r3, r2
         );
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3724      	adds	r7, #36	@ 0x24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr

080023d6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023d6:	b580      	push	{r7, lr}
 80023d8:	b082      	sub	sp, #8
 80023da:	af00      	add	r7, sp, #0
 80023dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f7ff ff4c 	bl	800227c <__NVIC_SetPriorityGrouping>
}
 80023e4:	bf00      	nop
 80023e6:	3708      	adds	r7, #8
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}

080023ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	60b9      	str	r1, [r7, #8]
 80023f6:	607a      	str	r2, [r7, #4]
 80023f8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80023fa:	2300      	movs	r3, #0
 80023fc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023fe:	f7ff ff61 	bl	80022c4 <__NVIC_GetPriorityGrouping>
 8002402:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	68b9      	ldr	r1, [r7, #8]
 8002408:	6978      	ldr	r0, [r7, #20]
 800240a:	f7ff ffb1 	bl	8002370 <NVIC_EncodePriority>
 800240e:	4602      	mov	r2, r0
 8002410:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002414:	4611      	mov	r1, r2
 8002416:	4618      	mov	r0, r3
 8002418:	f7ff ff80 	bl	800231c <__NVIC_SetPriority>
}
 800241c:	bf00      	nop
 800241e:	3718      	adds	r7, #24
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800242e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002432:	4618      	mov	r0, r3
 8002434:	f7ff ff54 	bl	80022e0 <__NVIC_EnableIRQ>
}
 8002438:	bf00      	nop
 800243a:	3708      	adds	r7, #8
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}

08002440 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002444:	f3bf 8f5f 	dmb	sy
}
 8002448:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800244a:	4b07      	ldr	r3, [pc, #28]	@ (8002468 <HAL_MPU_Disable+0x28>)
 800244c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800244e:	4a06      	ldr	r2, [pc, #24]	@ (8002468 <HAL_MPU_Disable+0x28>)
 8002450:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002454:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002456:	4b05      	ldr	r3, [pc, #20]	@ (800246c <HAL_MPU_Disable+0x2c>)
 8002458:	2200      	movs	r2, #0
 800245a:	605a      	str	r2, [r3, #4]
}
 800245c:	bf00      	nop
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	e000ed00 	.word	0xe000ed00
 800246c:	e000ed90 	.word	0xe000ed90

08002470 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002478:	4a0b      	ldr	r2, [pc, #44]	@ (80024a8 <HAL_MPU_Enable+0x38>)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	f043 0301 	orr.w	r3, r3, #1
 8002480:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002482:	4b0a      	ldr	r3, [pc, #40]	@ (80024ac <HAL_MPU_Enable+0x3c>)
 8002484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002486:	4a09      	ldr	r2, [pc, #36]	@ (80024ac <HAL_MPU_Enable+0x3c>)
 8002488:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800248c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800248e:	f3bf 8f4f 	dsb	sy
}
 8002492:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002494:	f3bf 8f6f 	isb	sy
}
 8002498:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800249a:	bf00      	nop
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	e000ed90 	.word	0xe000ed90
 80024ac:	e000ed00 	.word	0xe000ed00

080024b0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	785a      	ldrb	r2, [r3, #1]
 80024bc:	4b1b      	ldr	r3, [pc, #108]	@ (800252c <HAL_MPU_ConfigRegion+0x7c>)
 80024be:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80024c0:	4b1a      	ldr	r3, [pc, #104]	@ (800252c <HAL_MPU_ConfigRegion+0x7c>)
 80024c2:	691b      	ldr	r3, [r3, #16]
 80024c4:	4a19      	ldr	r2, [pc, #100]	@ (800252c <HAL_MPU_ConfigRegion+0x7c>)
 80024c6:	f023 0301 	bic.w	r3, r3, #1
 80024ca:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80024cc:	4a17      	ldr	r2, [pc, #92]	@ (800252c <HAL_MPU_ConfigRegion+0x7c>)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	7b1b      	ldrb	r3, [r3, #12]
 80024d8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	7adb      	ldrb	r3, [r3, #11]
 80024de:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80024e0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	7a9b      	ldrb	r3, [r3, #10]
 80024e6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80024e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	7b5b      	ldrb	r3, [r3, #13]
 80024ee:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80024f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	7b9b      	ldrb	r3, [r3, #14]
 80024f6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80024f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	7bdb      	ldrb	r3, [r3, #15]
 80024fe:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002500:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	7a5b      	ldrb	r3, [r3, #9]
 8002506:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002508:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	7a1b      	ldrb	r3, [r3, #8]
 800250e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002510:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	7812      	ldrb	r2, [r2, #0]
 8002516:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002518:	4a04      	ldr	r2, [pc, #16]	@ (800252c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800251a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800251c:	6113      	str	r3, [r2, #16]
}
 800251e:	bf00      	nop
 8002520:	370c      	adds	r7, #12
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr
 800252a:	bf00      	nop
 800252c:	e000ed90 	.word	0xe000ed90

08002530 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d101      	bne.n	8002542 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e086      	b.n	8002650 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002548:	2b00      	cmp	r3, #0
 800254a:	d106      	bne.n	800255a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2220      	movs	r2, #32
 8002550:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f7fe fe23 	bl	80011a0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800255a:	4b3f      	ldr	r3, [pc, #252]	@ (8002658 <HAL_ETH_Init+0x128>)
 800255c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255e:	4a3e      	ldr	r2, [pc, #248]	@ (8002658 <HAL_ETH_Init+0x128>)
 8002560:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002564:	6453      	str	r3, [r2, #68]	@ 0x44
 8002566:	4b3c      	ldr	r3, [pc, #240]	@ (8002658 <HAL_ETH_Init+0x128>)
 8002568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800256a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800256e:	60bb      	str	r3, [r7, #8]
 8002570:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002572:	4b3a      	ldr	r3, [pc, #232]	@ (800265c <HAL_ETH_Init+0x12c>)
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	4a39      	ldr	r2, [pc, #228]	@ (800265c <HAL_ETH_Init+0x12c>)
 8002578:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800257c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800257e:	4b37      	ldr	r3, [pc, #220]	@ (800265c <HAL_ETH_Init+0x12c>)
 8002580:	685a      	ldr	r2, [r3, #4]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	4935      	ldr	r1, [pc, #212]	@ (800265c <HAL_ETH_Init+0x12c>)
 8002588:	4313      	orrs	r3, r2
 800258a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800258c:	4b33      	ldr	r3, [pc, #204]	@ (800265c <HAL_ETH_Init+0x12c>)
 800258e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	6812      	ldr	r2, [r2, #0]
 800259e:	f043 0301 	orr.w	r3, r3, #1
 80025a2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80025a6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025a8:	f7ff fe38 	bl	800221c <HAL_GetTick>
 80025ac:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80025ae:	e011      	b.n	80025d4 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80025b0:	f7ff fe34 	bl	800221c <HAL_GetTick>
 80025b4:	4602      	mov	r2, r0
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80025be:	d909      	bls.n	80025d4 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2204      	movs	r2, #4
 80025c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	22e0      	movs	r2, #224	@ 0xe0
 80025cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e03d      	b.n	8002650 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 0301 	and.w	r3, r3, #1
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d1e4      	bne.n	80025b0 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f001 f966 	bl	80038b8 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f001 fa11 	bl	8003a14 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f001 fa67 	bl	8003ac6 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	461a      	mov	r2, r3
 80025fe:	2100      	movs	r1, #0
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f001 f9cf 	bl	80039a4 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002614:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	4b0f      	ldr	r3, [pc, #60]	@ (8002660 <HAL_ETH_Init+0x130>)
 8002624:	430b      	orrs	r3, r1
 8002626:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800263a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2210      	movs	r2, #16
 800264a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800264e:	2300      	movs	r3, #0
}
 8002650:	4618      	mov	r0, r3
 8002652:	3710      	adds	r7, #16
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	40023800 	.word	0x40023800
 800265c:	40013800 	.word	0x40013800
 8002660:	00020060 	.word	0x00020060

08002664 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002672:	2b10      	cmp	r3, #16
 8002674:	d15f      	bne.n	8002736 <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2220      	movs	r2, #32
 800267a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2201      	movs	r2, #1
 8002682:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2204      	movs	r2, #4
 8002688:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f000 f9f6 	bl	8002a7c <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002698:	2001      	movs	r0, #1
 800269a:	f7ff fdcb 	bl	8002234 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	68fa      	ldr	r2, [r7, #12]
 80026a4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80026ae:	699b      	ldr	r3, [r3, #24]
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	6812      	ldr	r2, [r2, #0]
 80026b4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80026b8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80026bc:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80026c6:	699b      	ldr	r3, [r3, #24]
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	6812      	ldr	r2, [r2, #0]
 80026cc:	f043 0302 	orr.w	r3, r3, #2
 80026d0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80026d4:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f000 ff8a 	bl	80035f0 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f042 0208 	orr.w	r2, r2, #8
 80026ea:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80026f4:	2001      	movs	r0, #1
 80026f6:	f7ff fd9d 	bl	8002234 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	68fa      	ldr	r2, [r7, #12]
 8002700:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f042 0204 	orr.w	r2, r2, #4
 8002710:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800271a:	69d9      	ldr	r1, [r3, #28]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	4b07      	ldr	r3, [pc, #28]	@ (8002740 <HAL_ETH_Start_IT+0xdc>)
 8002722:	430b      	orrs	r3, r1
 8002724:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002728:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2240      	movs	r2, #64	@ 0x40
 800272e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8002732:	2300      	movs	r3, #0
 8002734:	e000      	b.n	8002738 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
  }
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	0001a0c1 	.word	0x0001a0c1

08002744 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b086      	sub	sp, #24
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002752:	2b40      	cmp	r3, #64	@ 0x40
 8002754:	d16e      	bne.n	8002834 <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2220      	movs	r2, #32
 800275a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002766:	69d9      	ldr	r1, [r3, #28]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	4b34      	ldr	r3, [pc, #208]	@ (8002840 <HAL_ETH_Stop_IT+0xfc>)
 800276e:	400b      	ands	r3, r1
 8002770:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002774:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800277e:	699b      	ldr	r3, [r3, #24]
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	6812      	ldr	r2, [r2, #0]
 8002784:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002788:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800278c:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002796:	699b      	ldr	r3, [r3, #24]
 8002798:	687a      	ldr	r2, [r7, #4]
 800279a:	6812      	ldr	r2, [r2, #0]
 800279c:	f023 0302 	bic.w	r3, r3, #2
 80027a0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80027a4:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f022 0204 	bic.w	r2, r2, #4
 80027b4:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80027be:	2001      	movs	r0, #1
 80027c0:	f7ff fd38 	bl	8002234 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	693a      	ldr	r2, [r7, #16]
 80027ca:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f000 ff0f 	bl	80035f0 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f022 0208 	bic.w	r2, r2, #8
 80027e0:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80027ea:	2001      	movs	r0, #1
 80027ec:	f7ff fd22 	bl	8002234 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80027f8:	2300      	movs	r3, #0
 80027fa:	617b      	str	r3, [r7, #20]
 80027fc:	e00e      	b.n	800281c <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	3212      	adds	r2, #18
 8002804:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002808:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	3301      	adds	r3, #1
 800281a:	617b      	str	r3, [r7, #20]
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	2b03      	cmp	r3, #3
 8002820:	d9ed      	bls.n	80027fe <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2200      	movs	r2, #0
 8002826:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2210      	movs	r2, #16
 800282c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8002830:	2300      	movs	r3, #0
 8002832:	e000      	b.n	8002836 <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
  }
}
 8002836:	4618      	mov	r0, r3
 8002838:	3718      	adds	r7, #24
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	fffe5f3e 	.word	0xfffe5f3e

08002844 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d109      	bne.n	8002868 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800285a:	f043 0201 	orr.w	r2, r3, #1
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e045      	b.n	80028f4 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800286e:	2b40      	cmp	r3, #64	@ 0x40
 8002870:	d13f      	bne.n	80028f2 <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 800287a:	2201      	movs	r2, #1
 800287c:	6839      	ldr	r1, [r7, #0]
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f001 f990 	bl	8003ba4 <ETH_Prepare_Tx_Descriptors>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d009      	beq.n	800289e <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002890:	f043 0202 	orr.w	r2, r3, #2
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e02a      	b.n	80028f4 <HAL_ETH_Transmit_IT+0xb0>
  __ASM volatile ("dsb 0xF":::"memory");
 800289e:	f3bf 8f4f 	dsb	sy
}
 80028a2:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a8:	1c5a      	adds	r2, r3, #1
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	629a      	str	r2, [r3, #40]	@ 0x28
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b2:	2b03      	cmp	r3, #3
 80028b4:	d904      	bls.n	80028c0 <HAL_ETH_Transmit_IT+0x7c>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ba:	1f1a      	subs	r2, r3, #4
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	f003 0304 	and.w	r3, r3, #4
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d00d      	beq.n	80028ee <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028da:	461a      	mov	r2, r3
 80028dc:	2304      	movs	r3, #4
 80028de:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028e8:	461a      	mov	r2, r3
 80028ea:	2300      	movs	r3, #0
 80028ec:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 80028ee:	2300      	movs	r3, #0
 80028f0:	e000      	b.n	80028f4 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
  }
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3708      	adds	r7, #8
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}

080028fc <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b088      	sub	sp, #32
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8002906:	2300      	movs	r3, #0
 8002908:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 800290a:	2300      	movs	r3, #0
 800290c:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d109      	bne.n	8002928 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800291a:	f043 0201 	orr.w	r2, r3, #1
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e0a4      	b.n	8002a72 <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800292e:	2b40      	cmp	r3, #64	@ 0x40
 8002930:	d001      	beq.n	8002936 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e09d      	b.n	8002a72 <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800293a:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	69fa      	ldr	r2, [r7, #28]
 8002940:	3212      	adds	r2, #18
 8002942:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002946:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800294c:	f1c3 0304 	rsb	r3, r3, #4
 8002950:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002952:	e066      	b.n	8002a22 <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800295c:	2b00      	cmp	r3, #0
 800295e:	d007      	beq.n	8002970 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	69da      	ldr	r2, [r3, #28]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	699a      	ldr	r2, [r3, #24]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8002970:	69bb      	ldr	r3, [r7, #24]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002978:	2b00      	cmp	r3, #0
 800297a:	d103      	bne.n	8002984 <HAL_ETH_ReadData+0x88>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002980:	2b00      	cmp	r3, #0
 8002982:	d03c      	beq.n	80029fe <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8002984:	69bb      	ldr	r3, [r7, #24]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800298c:	2b00      	cmp	r3, #0
 800298e:	d005      	beq.n	800299c <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 800299c:	69bb      	ldr	r3, [r7, #24]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	0c1b      	lsrs	r3, r3, #16
 80029a2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80029a6:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d005      	beq.n	80029c0 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 80029b4:	69bb      	ldr	r3, [r7, #24]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 80029bc:	2301      	movs	r3, #1
 80029be:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 80029c0:	69bb      	ldr	r3, [r7, #24]
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 80029d4:	69bb      	ldr	r3, [r7, #24]
 80029d6:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80029d8:	461a      	mov	r2, r3
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	b29b      	uxth	r3, r3
 80029de:	f011 fe38 	bl	8014652 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029e6:	1c5a      	adds	r2, r3, #1
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	441a      	add	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	2200      	movs	r2, #0
 80029fc:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	3301      	adds	r3, #1
 8002a02:	61fb      	str	r3, [r7, #28]
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	2b03      	cmp	r3, #3
 8002a08:	d902      	bls.n	8002a10 <HAL_ETH_ReadData+0x114>
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	3b04      	subs	r3, #4
 8002a0e:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	69fa      	ldr	r2, [r7, #28]
 8002a14:	3212      	adds	r2, #18
 8002a16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a1a:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	3301      	adds	r3, #1
 8002a20:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	db06      	blt.n	8002a38 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002a2a:	697a      	ldr	r2, [r7, #20]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d202      	bcs.n	8002a38 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8002a32:	7cfb      	ldrb	r3, [r7, #19]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d08d      	beq.n	8002954 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	441a      	add	r2, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d002      	beq.n	8002a52 <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f000 f815 	bl	8002a7c <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	69fa      	ldr	r2, [r7, #28]
 8002a56:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8002a58:	7cfb      	ldrb	r3, [r7, #19]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d108      	bne.n	8002a70 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	e000      	b.n	8002a72 <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3720      	adds	r7, #32
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
	...

08002a7c <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b088      	sub	sp, #32
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8002a84:	2300      	movs	r3, #0
 8002a86:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a90:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	69fa      	ldr	r2, [r7, #28]
 8002a96:	3212      	adds	r2, #18
 8002a98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a9c:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002aa2:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8002aa4:	e042      	b.n	8002b2c <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	6a1b      	ldr	r3, [r3, #32]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d112      	bne.n	8002ad4 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8002aae:	f107 0308 	add.w	r3, r7, #8
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f011 fdb8 	bl	8014628 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d102      	bne.n	8002ac4 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	74fb      	strb	r3, [r7, #19]
 8002ac2:	e007      	b.n	8002ad4 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	461a      	mov	r2, r3
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8002ad4:	7cfb      	ldrb	r3, [r7, #19]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d028      	beq.n	8002b2c <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d106      	bne.n	8002af0 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	695a      	ldr	r2, [r3, #20]
 8002ae6:	4b26      	ldr	r3, [pc, #152]	@ (8002b80 <ETH_UpdateDescriptor+0x104>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	697a      	ldr	r2, [r7, #20]
 8002aec:	6053      	str	r3, [r2, #4]
 8002aee:	e005      	b.n	8002afc <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	695b      	ldr	r3, [r3, #20]
 8002af4:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	61fb      	str	r3, [r7, #28]
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	2b03      	cmp	r3, #3
 8002b12:	d902      	bls.n	8002b1a <ETH_UpdateDescriptor+0x9e>
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	3b04      	subs	r3, #4
 8002b18:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	69fa      	ldr	r2, [r7, #28]
 8002b1e:	3212      	adds	r2, #18
 8002b20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b24:	617b      	str	r3, [r7, #20]
      desccount--;
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	3b01      	subs	r3, #1
 8002b2a:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d002      	beq.n	8002b38 <ETH_UpdateDescriptor+0xbc>
 8002b32:	7cfb      	ldrb	r3, [r7, #19]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d1b6      	bne.n	8002aa6 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b3c:	69ba      	ldr	r2, [r7, #24]
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d01a      	beq.n	8002b78 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	3303      	adds	r3, #3
 8002b46:	f003 0303 	and.w	r3, r3, #3
 8002b4a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8002b4c:	f3bf 8f5f 	dmb	sy
}
 8002b50:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6919      	ldr	r1, [r3, #16]
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	4613      	mov	r3, r2
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	4413      	add	r3, r2
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	18ca      	adds	r2, r1, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b6a:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	69fa      	ldr	r2, [r7, #28]
 8002b70:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	69ba      	ldr	r2, [r7, #24]
 8002b76:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8002b78:	bf00      	nop
 8002b7a:	3720      	adds	r7, #32
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	80004000 	.word	0x80004000

08002b84 <HAL_ETH_GetRxDataErrorCode>:
  *         the configuration information for ETHERNET module
  * @param  pErrorCode: pointer to uint32_t to hold the error code
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataErrorCode(const ETH_HandleTypeDef *heth, uint32_t *pErrorCode)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	6039      	str	r1, [r7, #0]
  /* Get error bits. */
  *pErrorCode = READ_BIT(heth->RxDescList.pRxLastRxDesc, ETH_DMARXDESC_ERRORS_MASK);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b92:	f644 03de 	movw	r3, #18654	@ 0x48de
 8002b96:	4013      	ands	r3, r2
 8002b98:	683a      	ldr	r2, [r7, #0]
 8002b9a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr

08002baa <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b086      	sub	sp, #24
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	3318      	adds	r3, #24
 8002bb6:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bbc:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc2:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8002bc8:	e047      	b.n	8002c5a <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	3b01      	subs	r3, #1
 8002bd2:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8002bd4:	68ba      	ldr	r2, [r7, #8]
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	3304      	adds	r3, #4
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	4413      	add	r3, r2
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d10a      	bne.n	8002bfa <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	3301      	adds	r3, #1
 8002be8:	613b      	str	r3, [r7, #16]
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	2b03      	cmp	r3, #3
 8002bee:	d902      	bls.n	8002bf6 <HAL_ETH_ReleaseTxPacket+0x4c>
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	3b04      	subs	r3, #4
 8002bf4:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8002bfa:	7bbb      	ldrb	r3, [r7, #14]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d02c      	beq.n	8002c5a <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	68d9      	ldr	r1, [r3, #12]
 8002c04:	693a      	ldr	r2, [r7, #16]
 8002c06:	4613      	mov	r3, r2
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	4413      	add	r3, r2
 8002c0c:	00db      	lsls	r3, r3, #3
 8002c0e:	440b      	add	r3, r1
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	db1f      	blt.n	8002c56 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8002c16:	68ba      	ldr	r2, [r7, #8]
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	3304      	adds	r3, #4
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	4413      	add	r3, r2
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	4618      	mov	r0, r3
 8002c24:	f011 fd54 	bl	80146d0 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8002c28:	68ba      	ldr	r2, [r7, #8]
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	3304      	adds	r3, #4
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	4413      	add	r3, r2
 8002c32:	2200      	movs	r2, #0
 8002c34:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	613b      	str	r3, [r7, #16]
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	2b03      	cmp	r3, #3
 8002c40:	d902      	bls.n	8002c48 <HAL_ETH_ReleaseTxPacket+0x9e>
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	3b04      	subs	r3, #4
 8002c46:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	697a      	ldr	r2, [r7, #20]
 8002c4c:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	693a      	ldr	r2, [r7, #16]
 8002c52:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002c54:	e001      	b.n	8002c5a <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8002c56:	2300      	movs	r3, #0
 8002c58:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d002      	beq.n	8002c66 <HAL_ETH_ReleaseTxPacket+0xbc>
 8002c60:	7bfb      	ldrb	r3, [r7, #15]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d1b1      	bne.n	8002bca <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8002c66:	2300      	movs	r3, #0
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3718      	adds	r7, #24
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c7e:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c88:	695b      	ldr	r3, [r3, #20]
 8002c8a:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c94:	69db      	ldr	r3, [r3, #28]
 8002c96:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8002c98:	4b4b      	ldr	r3, [pc, #300]	@ (8002dc8 <HAL_ETH_IRQHandler+0x158>)
 8002c9a:	695b      	ldr	r3, [r3, #20]
 8002c9c:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d00e      	beq.n	8002cc6 <HAL_ETH_IRQHandler+0x56>
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d009      	beq.n	8002cc6 <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cba:	461a      	mov	r2, r3
 8002cbc:	4b43      	ldr	r3, [pc, #268]	@ (8002dcc <HAL_ETH_IRQHandler+0x15c>)
 8002cbe:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f011 fc51 	bl	8014568 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	f003 0301 	and.w	r3, r3, #1
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d00f      	beq.n	8002cf0 <HAL_ETH_IRQHandler+0x80>
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f003 0301 	and.w	r3, r3, #1
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d00a      	beq.n	8002cf0 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8002ce8:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f011 fc6c 	bl	80145c8 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d042      	beq.n	8002d80 <HAL_ETH_IRQHandler+0x110>
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d03d      	beq.n	8002d80 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d0a:	f043 0208 	orr.w	r2, r3, #8
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d01a      	beq.n	8002d54 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d26:	695a      	ldr	r2, [r3, #20]
 8002d28:	4b29      	ldr	r3, [pc, #164]	@ (8002dd0 <HAL_ETH_IRQHandler+0x160>)
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d3a:	69db      	ldr	r3, [r3, #28]
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	6812      	ldr	r2, [r2, #0]
 8002d40:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8002d44:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002d48:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	22e0      	movs	r2, #224	@ 0xe0
 8002d4e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8002d52:	e012      	b.n	8002d7a <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d5c:	695a      	ldr	r2, [r3, #20]
 8002d5e:	f248 6380 	movw	r3, #34432	@ 0x8680
 8002d62:	4013      	ands	r3, r2
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d72:	461a      	mov	r2, r3
 8002d74:	f248 6380 	movw	r3, #34432	@ 0x8680
 8002d78:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f011 fb98 	bl	80144b0 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	f003 0308 	and.w	r3, r3, #8
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d00e      	beq.n	8002da8 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d90:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f000 f81a 	bl	8002dd4 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d006      	beq.n	8002dc0 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8002db2:	4b05      	ldr	r3, [pc, #20]	@ (8002dc8 <HAL_ETH_IRQHandler+0x158>)
 8002db4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002db8:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f000 f814 	bl	8002de8 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8002dc0:	bf00      	nop
 8002dc2:	3718      	adds	r7, #24
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	40013c00 	.word	0x40013c00
 8002dcc:	00010040 	.word	0x00010040
 8002dd0:	007e2000 	.word	0x007e2000

08002dd4 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8002ddc:	bf00      	nop
 8002dde:	370c      	adds	r7, #12
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr

08002de8 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr

08002dfc <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b086      	sub	sp, #24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	60b9      	str	r1, [r7, #8]
 8002e06:	607a      	str	r2, [r7, #4]
 8002e08:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	691b      	ldr	r3, [r3, #16]
 8002e10:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	f003 031c 	and.w	r3, r3, #28
 8002e18:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	02db      	lsls	r3, r3, #11
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	697a      	ldr	r2, [r7, #20]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	019b      	lsls	r3, r3, #6
 8002e2a:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8002e2e:	697a      	ldr	r2, [r7, #20]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	f023 0302 	bic.w	r3, r3, #2
 8002e3a:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	f043 0301 	orr.w	r3, r3, #1
 8002e42:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	697a      	ldr	r2, [r7, #20]
 8002e4a:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8002e4c:	f7ff f9e6 	bl	800221c <HAL_GetTick>
 8002e50:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002e52:	e00d      	b.n	8002e70 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8002e54:	f7ff f9e2 	bl	800221c <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e62:	d301      	bcc.n	8002e68 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e010      	b.n	8002e8a <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	691b      	ldr	r3, [r3, #16]
 8002e6e:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	f003 0301 	and.w	r3, r3, #1
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d1ec      	bne.n	8002e54 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	695b      	ldr	r3, [r3, #20]
 8002e80:	b29b      	uxth	r3, r3
 8002e82:	461a      	mov	r2, r3
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3718      	adds	r7, #24
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8002e92:	b580      	push	{r7, lr}
 8002e94:	b086      	sub	sp, #24
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	60f8      	str	r0, [r7, #12]
 8002e9a:	60b9      	str	r1, [r7, #8]
 8002e9c:	607a      	str	r2, [r7, #4]
 8002e9e:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	691b      	ldr	r3, [r3, #16]
 8002ea6:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	f003 031c 	and.w	r3, r3, #28
 8002eae:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	02db      	lsls	r3, r3, #11
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	697a      	ldr	r2, [r7, #20]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	019b      	lsls	r3, r3, #6
 8002ec0:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8002ec4:	697a      	ldr	r2, [r7, #20]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	f043 0302 	orr.w	r3, r3, #2
 8002ed0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	f043 0301 	orr.w	r3, r3, #1
 8002ed8:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	b29a      	uxth	r2, r3
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	697a      	ldr	r2, [r7, #20]
 8002eea:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002eec:	f7ff f996 	bl	800221c <HAL_GetTick>
 8002ef0:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002ef2:	e00d      	b.n	8002f10 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8002ef4:	f7ff f992 	bl	800221c <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f02:	d301      	bcc.n	8002f08 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e009      	b.n	8002f1c <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	691b      	ldr	r3, [r3, #16]
 8002f0e:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d1ec      	bne.n	8002ef4 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3718      	adds	r7, #24
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e0e6      	b.n	8003106 <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0310 	and.w	r3, r3, #16
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	bf14      	ite	ne
 8002f46:	2301      	movne	r3, #1
 8002f48:	2300      	moveq	r3, #0
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	bf0c      	ite	eq
 8002f70:	2301      	moveq	r3, #1
 8002f72:	2300      	movne	r3, #0
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	461a      	mov	r2, r3
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	bf14      	ite	ne
 8002f8c:	2301      	movne	r3, #1
 8002f8e:	2300      	moveq	r3, #0
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	bf0c      	ite	eq
 8002fa6:	2301      	moveq	r3, #1
 8002fa8:	2300      	movne	r3, #0
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	461a      	mov	r2, r3
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	bf14      	ite	ne
 8002fc0:	2301      	movne	r3, #1
 8002fc2:	2300      	moveq	r3, #0
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	bf0c      	ite	eq
 8002ff6:	2301      	moveq	r3, #1
 8002ff8:	2300      	movne	r3, #0
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800300c:	2b00      	cmp	r3, #0
 800300e:	bf0c      	ite	eq
 8003010:	2301      	moveq	r3, #1
 8003012:	2300      	movne	r3, #0
 8003014:	b2db      	uxtb	r3, r3
 8003016:	461a      	mov	r2, r3
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003026:	2b00      	cmp	r3, #0
 8003028:	bf14      	ite	ne
 800302a:	2301      	movne	r3, #1
 800302c:	2300      	moveq	r3, #0
 800302e:	b2db      	uxtb	r3, r3
 8003030:	461a      	mov	r2, r3
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800304e:	2b00      	cmp	r3, #0
 8003050:	bf14      	ite	ne
 8003052:	2301      	movne	r3, #1
 8003054:	2300      	moveq	r3, #0
 8003056:	b2db      	uxtb	r3, r3
 8003058:	461a      	mov	r2, r3
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003068:	2b00      	cmp	r3, #0
 800306a:	bf14      	ite	ne
 800306c:	2301      	movne	r3, #1
 800306e:	2300      	moveq	r3, #0
 8003070:	b2db      	uxtb	r3, r3
 8003072:	461a      	mov	r2, r3
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	699b      	ldr	r3, [r3, #24]
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b00      	cmp	r3, #0
 8003084:	bf14      	ite	ne
 8003086:	2301      	movne	r3, #1
 8003088:	2300      	moveq	r3, #0
 800308a:	b2db      	uxtb	r3, r3
 800308c:	461a      	mov	r2, r3
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800309e:	2b00      	cmp	r3, #0
 80030a0:	bf0c      	ite	eq
 80030a2:	2301      	moveq	r3, #1
 80030a4:	2300      	movne	r3, #0
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	461a      	mov	r2, r3
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	699b      	ldr	r3, [r3, #24]
 80030b6:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	699b      	ldr	r3, [r3, #24]
 80030c4:	0c1b      	lsrs	r3, r3, #16
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	f003 0304 	and.w	r3, r3, #4
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	bf14      	ite	ne
 80030da:	2301      	movne	r3, #1
 80030dc:	2300      	moveq	r3, #0
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	461a      	mov	r2, r3
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	bf14      	ite	ne
 80030f6:	2301      	movne	r3, #1
 80030f8:	2300      	moveq	r3, #0
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8003104:	2300      	movs	r3, #0
}
 8003106:	4618      	mov	r0, r3
 8003108:	370c      	adds	r7, #12
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr
	...

08003114 <HAL_ETH_GetDMAConfig>:
  * @param  dmaconf: pointer to a ETH_DMAConfigTypeDef structure that will hold
  *         the configuration of the ETH DMA.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetDMAConfig(const ETH_HandleTypeDef *heth, ETH_DMAConfigTypeDef *dmaconf)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
  if (dmaconf == NULL)
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d101      	bne.n	8003128 <HAL_ETH_GetDMAConfig+0x14>
  {
    return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e0ca      	b.n	80032be <HAL_ETH_GetDMAConfig+0x1aa>
  }

  dmaconf->DMAArbitration = READ_BIT(heth->Instance->DMABMR,
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	f24c 0302 	movw	r3, #49154	@ 0xc002
 8003136:	4013      	ands	r3, r2
 8003138:	683a      	ldr	r2, [r7, #0]
 800313a:	6013      	str	r3, [r2, #0]
                                     (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1));
  dmaconf->AddressAlignedBeats = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_AAB) >> 25U) > 0U) ? ENABLE : DISABLE;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800314a:	2b00      	cmp	r3, #0
 800314c:	bf14      	ite	ne
 800314e:	2301      	movne	r3, #1
 8003150:	2300      	moveq	r3, #0
 8003152:	b2db      	uxtb	r3, r3
 8003154:	461a      	mov	r2, r3
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	711a      	strb	r2, [r3, #4]
  dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	4b59      	ldr	r3, [pc, #356]	@ (80032cc <HAL_ETH_GetDMAConfig+0x1b8>)
 8003166:	4013      	ands	r3, r2
 8003168:	683a      	ldr	r2, [r7, #0]
 800316a:	6093      	str	r3, [r2, #8]
  dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f403 02fc 	and.w	r2, r3, #8257536	@ 0x7e0000
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	619a      	str	r2, [r3, #24]
  dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 527c 	and.w	r2, r3, #16128	@ 0x3f00
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	611a      	str	r2, [r3, #16]
  dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U) ? ENABLE : DISABLE;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800319e:	2b00      	cmp	r3, #0
 80031a0:	bf14      	ite	ne
 80031a2:	2301      	movne	r3, #1
 80031a4:	2300      	moveq	r3, #0
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	461a      	mov	r2, r3
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	089b      	lsrs	r3, r3, #2
 80031bc:	f003 021f 	and.w	r2, r3, #31
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	629a      	str	r2, [r3, #40]	@ 0x28

  dmaconf->DropTCPIPChecksumErrorFrame = ((READ_BIT(heth->Instance->DMAOMR,
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031cc:	699b      	ldr	r3, [r3, #24]
                                                    ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENABLE;
 80031ce:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	bf0c      	ite	eq
 80031d6:	2301      	moveq	r3, #1
 80031d8:	2300      	movne	r3, #0
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	461a      	mov	r2, r3
  dmaconf->DropTCPIPChecksumErrorFrame = ((READ_BIT(heth->Instance->DMAOMR,
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	731a      	strb	r2, [r3, #12]
  dmaconf->ReceiveStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RSF) >> 25) > 0U) ? ENABLE : DISABLE;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031ea:	699b      	ldr	r3, [r3, #24]
 80031ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	bf14      	ite	ne
 80031f4:	2301      	movne	r3, #1
 80031f6:	2300      	moveq	r3, #0
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	461a      	mov	r2, r3
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	735a      	strb	r2, [r3, #13]
  dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABLE : ENABLE;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003208:	699b      	ldr	r3, [r3, #24]
 800320a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800320e:	2b00      	cmp	r3, #0
 8003210:	bf0c      	ite	eq
 8003212:	2301      	moveq	r3, #1
 8003214:	2300      	movne	r3, #0
 8003216:	b2db      	uxtb	r3, r3
 8003218:	461a      	mov	r2, r3
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	775a      	strb	r2, [r3, #29]
  dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ? ENABLE : DISABLE;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003226:	699b      	ldr	r3, [r3, #24]
 8003228:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800322c:	2b00      	cmp	r3, #0
 800322e:	bf14      	ite	ne
 8003230:	2301      	movne	r3, #1
 8003232:	2300      	moveq	r3, #0
 8003234:	b2db      	uxtb	r3, r3
 8003236:	461a      	mov	r2, r3
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	739a      	strb	r2, [r3, #14]
  dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003244:	699b      	ldr	r3, [r3, #24]
 8003246:	f403 32e0 	and.w	r2, r3, #114688	@ 0x1c000
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	615a      	str	r2, [r3, #20]
  dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? ENABLE : DISABLE;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003256:	699b      	ldr	r3, [r3, #24]
 8003258:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800325c:	2b00      	cmp	r3, #0
 800325e:	bf14      	ite	ne
 8003260:	2301      	movne	r3, #1
 8003262:	2300      	moveq	r3, #0
 8003264:	b2db      	uxtb	r3, r3
 8003266:	461a      	mov	r2, r3
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	771a      	strb	r2, [r3, #28]
  dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003274:	699b      	ldr	r3, [r3, #24]
                                                    ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE;
 8003276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800327a:	2b00      	cmp	r3, #0
 800327c:	bf14      	ite	ne
 800327e:	2301      	movne	r3, #1
 8003280:	2300      	moveq	r3, #0
 8003282:	b2db      	uxtb	r3, r3
 8003284:	461a      	mov	r2, r3
  dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	779a      	strb	r2, [r3, #30]
  dmaconf->ReceiveThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RTC);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003292:	699b      	ldr	r3, [r3, #24]
 8003294:	f003 0218 	and.w	r2, r3, #24
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	621a      	str	r2, [r3, #32]
  dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? ENABLE : DISABLE;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032a4:	699b      	ldr	r3, [r3, #24]
 80032a6:	f003 0304 	and.w	r3, r3, #4
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	bf14      	ite	ne
 80032ae:	2301      	movne	r3, #1
 80032b0:	2300      	moveq	r3, #0
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	461a      	mov	r2, r3
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	370c      	adds	r7, #12
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	04010000 	.word	0x04010000

080032d0 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d101      	bne.n	80032e4 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e00b      	b.n	80032fc <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80032ea:	2b10      	cmp	r3, #16
 80032ec:	d105      	bne.n	80032fa <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 80032ee:	6839      	ldr	r1, [r7, #0]
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f000 f9a3 	bl	800363c <ETH_SetMACConfig>

    return HAL_OK;
 80032f6:	2300      	movs	r3, #0
 80032f8:	e000      	b.n	80032fc <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
  }
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3708      	adds	r7, #8
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <HAL_ETH_SetDMAConfig>:
  * @param  dmaconf: pointer to a ETH_DMAConfigTypeDef structure that will hold
  *         the configuration of the ETH DMA.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
  if (dmaconf == NULL)
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d101      	bne.n	8003318 <HAL_ETH_SetDMAConfig+0x14>
  {
    return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e00b      	b.n	8003330 <HAL_ETH_SetDMAConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800331e:	2b10      	cmp	r3, #16
 8003320:	d105      	bne.n	800332e <HAL_ETH_SetDMAConfig+0x2a>
  {
    ETH_SetDMAConfig(heth, dmaconf);
 8003322:	6839      	ldr	r1, [r7, #0]
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f000 fa3d 	bl	80037a4 <ETH_SetDMAConfig>

    return HAL_OK;
 800332a:	2300      	movs	r3, #0
 800332c:	e000      	b.n	8003330 <HAL_ETH_SetDMAConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
  }
}
 8003330:	4618      	mov	r0, r3
 8003332:	3708      	adds	r7, #8
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f023 031c 	bic.w	r3, r3, #28
 800334e:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003350:	f001 fd6e 	bl	8004e30 <HAL_RCC_GetHCLKFreq>
 8003354:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	4a14      	ldr	r2, [pc, #80]	@ (80033ac <HAL_ETH_SetMDIOClockRange+0x74>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d804      	bhi.n	8003368 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f043 0308 	orr.w	r3, r3, #8
 8003364:	60fb      	str	r3, [r7, #12]
 8003366:	e019      	b.n	800339c <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	4a11      	ldr	r2, [pc, #68]	@ (80033b0 <HAL_ETH_SetMDIOClockRange+0x78>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d204      	bcs.n	800337a <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f043 030c 	orr.w	r3, r3, #12
 8003376:	60fb      	str	r3, [r7, #12]
 8003378:	e010      	b.n	800339c <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	4a0d      	ldr	r2, [pc, #52]	@ (80033b4 <HAL_ETH_SetMDIOClockRange+0x7c>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d90c      	bls.n	800339c <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	4a0c      	ldr	r2, [pc, #48]	@ (80033b8 <HAL_ETH_SetMDIOClockRange+0x80>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d804      	bhi.n	8003394 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	f043 0304 	orr.w	r3, r3, #4
 8003390:	60fb      	str	r3, [r7, #12]
 8003392:	e003      	b.n	800339c <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f043 0310 	orr.w	r3, r3, #16
 800339a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	68fa      	ldr	r2, [r7, #12]
 80033a2:	611a      	str	r2, [r3, #16]
}
 80033a4:	bf00      	nop
 80033a6:	3710      	adds	r7, #16
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	02160ebf 	.word	0x02160ebf
 80033b0:	03938700 	.word	0x03938700
 80033b4:	05f5e0ff 	.word	0x05f5e0ff
 80033b8:	08f0d17f 	.word	0x08f0d17f

080033bc <HAL_ETH_SetMACFilterConfig>:
  * @param  pFilterConfig: pointer to a ETH_MACFilterConfigTypeDef structure that contains
  *         the configuration of the ETH MAC filters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACFilterConfig(ETH_HandleTypeDef *heth, const ETH_MACFilterConfigTypeDef *pFilterConfig)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
 80033c4:	6039      	str	r1, [r7, #0]
  uint32_t filterconfig;
  uint32_t tmpreg1;

  if (pFilterConfig == NULL)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d101      	bne.n	80033d0 <HAL_ETH_SetMACFilterConfig+0x14>
  {
    return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e044      	b.n	800345a <HAL_ETH_SetMACFilterConfig+0x9e>
  }

  filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	461a      	mov	r2, r3
                  ((uint32_t)pFilterConfig->HashUnicast << 1) |
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	78db      	ldrb	r3, [r3, #3]
 80033da:	005b      	lsls	r3, r3, #1
  filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
 80033dc:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->HashMulticast << 2)  |
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	791b      	ldrb	r3, [r3, #4]
 80033e2:	009b      	lsls	r3, r3, #2
                  ((uint32_t)pFilterConfig->HashUnicast << 1) |
 80033e4:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	7a1b      	ldrb	r3, [r3, #8]
 80033ea:	00db      	lsls	r3, r3, #3
                  ((uint32_t)pFilterConfig->HashMulticast << 2)  |
 80033ec:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	795b      	ldrb	r3, [r3, #5]
 80033f2:	011b      	lsls	r3, r3, #4
                  ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
 80033f4:	4313      	orrs	r3, r2
                  ((uint32_t)((pFilterConfig->BroadcastFilter == ENABLE) ? 1U : 0U) << 5) |
 80033f6:	683a      	ldr	r2, [r7, #0]
 80033f8:	7a52      	ldrb	r2, [r2, #9]
 80033fa:	2a01      	cmp	r2, #1
 80033fc:	d101      	bne.n	8003402 <HAL_ETH_SetMACFilterConfig+0x46>
 80033fe:	2220      	movs	r2, #32
 8003400:	e000      	b.n	8003404 <HAL_ETH_SetMACFilterConfig+0x48>
 8003402:	2200      	movs	r2, #0
                  ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
 8003404:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	79db      	ldrb	r3, [r3, #7]
 800340a:	021b      	lsls	r3, r3, #8
                  ((uint32_t)((pFilterConfig->BroadcastFilter == ENABLE) ? 1U : 0U) << 5) |
 800340c:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	799b      	ldrb	r3, [r3, #6]
 8003412:	025b      	lsls	r3, r3, #9
                  ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 8003414:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	789b      	ldrb	r3, [r3, #2]
 800341a:	029b      	lsls	r3, r3, #10
                  ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
 800341c:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->ReceiveAllMode << 31) |
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	785b      	ldrb	r3, [r3, #1]
 8003422:	07db      	lsls	r3, r3, #31
                  ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
 8003424:	431a      	orrs	r2, r3
                  pFilterConfig->ControlPacketsFilter);
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	68db      	ldr	r3, [r3, #12]
  filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
 800342a:	4313      	orrs	r3, r2
 800342c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->MACFFR, ETH_MACFFR_MASK, filterconfig);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	4b0b      	ldr	r3, [pc, #44]	@ (8003464 <HAL_ETH_SetMACFilterConfig+0xa8>)
 8003436:	4013      	ands	r3, r2
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	6812      	ldr	r2, [r2, #0]
 800343c:	68f9      	ldr	r1, [r7, #12]
 800343e:	430b      	orrs	r3, r1
 8003440:	6053      	str	r3, [r2, #4]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	60bb      	str	r3, [r7, #8]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800344a:	2001      	movs	r0, #1
 800344c:	f7fe fef2 	bl	8002234 <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68ba      	ldr	r2, [r7, #8]
 8003456:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3710      	adds	r7, #16
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	7ffff800 	.word	0x7ffff800

08003468 <HAL_ETH_GetMACFilterConfig>:
  * @param  pFilterConfig: pointer to a ETH_MACFilterConfigTypeDef structure that will hold
  *         the configuration of the ETH MAC filters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetMACFilterConfig(const ETH_HandleTypeDef *heth, ETH_MACFilterConfigTypeDef *pFilterConfig)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	6039      	str	r1, [r7, #0]
  if (pFilterConfig == NULL)
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d101      	bne.n	800347c <HAL_ETH_GetMACFilterConfig+0x14>
  {
    return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e084      	b.n	8003586 <HAL_ETH_GetMACFilterConfig+0x11e>
  }

  pFilterConfig->PromiscuousMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PM)) > 0U) ? ENABLE : DISABLE;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	f003 0301 	and.w	r3, r3, #1
 8003486:	2b00      	cmp	r3, #0
 8003488:	bf14      	ite	ne
 800348a:	2301      	movne	r3, #1
 800348c:	2300      	moveq	r3, #0
 800348e:	b2db      	uxtb	r3, r3
 8003490:	461a      	mov	r2, r3
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	701a      	strb	r2, [r3, #0]
  pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENABLE : DISABLE;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f003 0302 	and.w	r3, r3, #2
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	bf14      	ite	ne
 80034a4:	2301      	movne	r3, #1
 80034a6:	2300      	moveq	r3, #0
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	461a      	mov	r2, r3
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	70da      	strb	r2, [r3, #3]
  pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? ENABLE : DISABLE;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f003 0304 	and.w	r3, r3, #4
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	bf14      	ite	ne
 80034be:	2301      	movne	r3, #1
 80034c0:	2300      	moveq	r3, #0
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	461a      	mov	r2, r3
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	711a      	strb	r2, [r3, #4]
  pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	685b      	ldr	r3, [r3, #4]
                                                       ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISABLE;
 80034d0:	f003 0308 	and.w	r3, r3, #8
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	bf14      	ite	ne
 80034d8:	2301      	movne	r3, #1
 80034da:	2300      	moveq	r3, #0
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	461a      	mov	r2, r3
  pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	721a      	strb	r2, [r3, #8]
  pFilterConfig->PassAllMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PAM) >> 4) > 0U) ? ENABLE : DISABLE;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f003 0310 	and.w	r3, r3, #16
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	bf14      	ite	ne
 80034f2:	2301      	movne	r3, #1
 80034f4:	2300      	moveq	r3, #0
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	461a      	mov	r2, r3
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	715a      	strb	r2, [r3, #5]
  pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) > 0U) ? ENABLE : DISABLE;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f003 0320 	and.w	r3, r3, #32
 8003508:	2b00      	cmp	r3, #0
 800350a:	bf14      	ite	ne
 800350c:	2301      	movne	r3, #1
 800350e:	2300      	moveq	r3, #0
 8003510:	b2db      	uxtb	r3, r3
 8003512:	461a      	mov	r2, r3
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	725a      	strb	r2, [r3, #9]
  pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	60da      	str	r2, [r3, #12]
  pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
                                                      ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISABLE;
 800352c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003530:	2b00      	cmp	r3, #0
 8003532:	bf14      	ite	ne
 8003534:	2301      	movne	r3, #1
 8003536:	2300      	moveq	r3, #0
 8003538:	b2db      	uxtb	r3, r3
 800353a:	461a      	mov	r2, r3
  pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	71da      	strb	r2, [r3, #7]
  pFilterConfig->SrcAddrFiltering = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_SAF) >> 9) > 0U) ? ENABLE : DISABLE;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800354a:	2b00      	cmp	r3, #0
 800354c:	bf14      	ite	ne
 800354e:	2301      	movne	r3, #1
 8003550:	2300      	moveq	r3, #0
 8003552:	b2db      	uxtb	r3, r3
 8003554:	461a      	mov	r2, r3
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	719a      	strb	r2, [r3, #6]
  pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 0U)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
                                       ? ENABLE : DISABLE;
 8003564:	2b00      	cmp	r3, #0
 8003566:	bf14      	ite	ne
 8003568:	2301      	movne	r3, #1
 800356a:	2300      	moveq	r3, #0
 800356c:	b2db      	uxtb	r3, r3
 800356e:	461a      	mov	r2, r3
  pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 0U)
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	709a      	strb	r2, [r3, #2]
  pFilterConfig->ReceiveAllMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_RA) >> 31) > 0U) ? ENABLE : DISABLE;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	0fdb      	lsrs	r3, r3, #31
 800357c:	b2db      	uxtb	r3, r3
 800357e:	461a      	mov	r2, r3
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	705a      	strb	r2, [r3, #1]

  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr

08003592 <HAL_ETH_SetHashTable>:
  * @param  pHashTable: pointer to a table of two 32 bit values, that contains
  *         the 64 bits of the hash table.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetHashTable(ETH_HandleTypeDef *heth, uint32_t *pHashTable)
{
 8003592:	b580      	push	{r7, lr}
 8003594:	b084      	sub	sp, #16
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
 800359a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;
  if (pHashTable == NULL)
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d101      	bne.n	80035a6 <HAL_ETH_SetHashTable+0x14>
  {
    return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e020      	b.n	80035e8 <HAL_ETH_SetHashTable+0x56>
  }

  heth->Instance->MACHTHR = pHashTable[0];
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	683a      	ldr	r2, [r7, #0]
 80035ac:	6812      	ldr	r2, [r2, #0]
 80035ae:	609a      	str	r2, [r3, #8]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACHTHR;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80035b8:	2001      	movs	r0, #1
 80035ba:	f7fe fe3b 	bl	8002234 <HAL_Delay>
  (heth->Instance)->MACHTHR = tmpreg1;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	609a      	str	r2, [r3, #8]

  heth->Instance->MACHTLR = pHashTable[1];
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	683a      	ldr	r2, [r7, #0]
 80035cc:	6852      	ldr	r2, [r2, #4]
 80035ce:	60da      	str	r2, [r3, #12]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACHTLR;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80035d8:	2001      	movs	r0, #1
 80035da:	f7fe fe2b 	bl	8002234 <HAL_Delay>
  (heth->Instance)->MACHTLR = tmpreg1;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80035e6:	2300      	movs	r3, #0
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3710      	adds	r7, #16
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80035f8:	2300      	movs	r3, #0
 80035fa:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003604:	699b      	ldr	r3, [r3, #24]
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	6812      	ldr	r2, [r2, #0]
 800360a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800360e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003612:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800361c:	699b      	ldr	r3, [r3, #24]
 800361e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003620:	2001      	movs	r0, #1
 8003622:	f7fe fe07 	bl	8002234 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003630:	6193      	str	r3, [r2, #24]
}
 8003632:	bf00      	nop
 8003634:	3710      	adds	r7, #16
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
	...

0800363c <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800364e:	68fa      	ldr	r2, [r7, #12]
 8003650:	4b53      	ldr	r3, [pc, #332]	@ (80037a0 <ETH_SetMACConfig+0x164>)
 8003652:	4013      	ands	r3, r2
 8003654:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	7b9b      	ldrb	r3, [r3, #14]
 800365a:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800365c:	683a      	ldr	r2, [r7, #0]
 800365e:	7c12      	ldrb	r2, [r2, #16]
 8003660:	2a00      	cmp	r2, #0
 8003662:	d102      	bne.n	800366a <ETH_SetMACConfig+0x2e>
 8003664:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003668:	e000      	b.n	800366c <ETH_SetMACConfig+0x30>
 800366a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800366c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800366e:	683a      	ldr	r2, [r7, #0]
 8003670:	7c52      	ldrb	r2, [r2, #17]
 8003672:	2a00      	cmp	r2, #0
 8003674:	d102      	bne.n	800367c <ETH_SetMACConfig+0x40>
 8003676:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800367a:	e000      	b.n	800367e <ETH_SetMACConfig+0x42>
 800367c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800367e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003684:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	7fdb      	ldrb	r3, [r3, #31]
 800368a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 800368c:	431a      	orrs	r2, r3
                        macconf->Speed |
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003692:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003694:	683a      	ldr	r2, [r7, #0]
 8003696:	7f92      	ldrb	r2, [r2, #30]
 8003698:	2a00      	cmp	r2, #0
 800369a:	d102      	bne.n	80036a2 <ETH_SetMACConfig+0x66>
 800369c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80036a0:	e000      	b.n	80036a4 <ETH_SetMACConfig+0x68>
 80036a2:	2200      	movs	r2, #0
                        macconf->Speed |
 80036a4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	7f1b      	ldrb	r3, [r3, #28]
 80036aa:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80036ac:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80036b2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	791b      	ldrb	r3, [r3, #4]
 80036b8:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80036ba:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80036bc:	683a      	ldr	r2, [r7, #0]
 80036be:	f892 2020 	ldrb.w	r2, [r2, #32]
 80036c2:	2a00      	cmp	r2, #0
 80036c4:	d102      	bne.n	80036cc <ETH_SetMACConfig+0x90>
 80036c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036ca:	e000      	b.n	80036ce <ETH_SetMACConfig+0x92>
 80036cc:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80036ce:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	7bdb      	ldrb	r3, [r3, #15]
 80036d4:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80036d6:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80036dc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80036e4:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80036e6:	4313      	orrs	r3, r2
 80036e8:	68fa      	ldr	r2, [r7, #12]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	68fa      	ldr	r2, [r7, #12]
 80036f4:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80036fe:	2001      	movs	r0, #1
 8003700:	f7fe fd98 	bl	8002234 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	68fa      	ldr	r2, [r7, #12]
 800370a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	699b      	ldr	r3, [r3, #24]
 8003712:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003714:	68fa      	ldr	r2, [r7, #12]
 8003716:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800371a:	4013      	ands	r3, r2
 800371c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003722:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003724:	683a      	ldr	r2, [r7, #0]
 8003726:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800372a:	2a00      	cmp	r2, #0
 800372c:	d101      	bne.n	8003732 <ETH_SetMACConfig+0xf6>
 800372e:	2280      	movs	r2, #128	@ 0x80
 8003730:	e000      	b.n	8003734 <ETH_SetMACConfig+0xf8>
 8003732:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003734:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800373a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800373c:	683a      	ldr	r2, [r7, #0]
 800373e:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8003742:	2a01      	cmp	r2, #1
 8003744:	d101      	bne.n	800374a <ETH_SetMACConfig+0x10e>
 8003746:	2208      	movs	r2, #8
 8003748:	e000      	b.n	800374c <ETH_SetMACConfig+0x110>
 800374a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 800374c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800374e:	683a      	ldr	r2, [r7, #0]
 8003750:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003754:	2a01      	cmp	r2, #1
 8003756:	d101      	bne.n	800375c <ETH_SetMACConfig+0x120>
 8003758:	2204      	movs	r2, #4
 800375a:	e000      	b.n	800375e <ETH_SetMACConfig+0x122>
 800375c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800375e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003760:	683a      	ldr	r2, [r7, #0]
 8003762:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8003766:	2a01      	cmp	r2, #1
 8003768:	d101      	bne.n	800376e <ETH_SetMACConfig+0x132>
 800376a:	2202      	movs	r2, #2
 800376c:	e000      	b.n	8003770 <ETH_SetMACConfig+0x134>
 800376e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003770:	4313      	orrs	r3, r2
 8003772:	68fa      	ldr	r2, [r7, #12]
 8003774:	4313      	orrs	r3, r2
 8003776:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	68fa      	ldr	r2, [r7, #12]
 800377e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	699b      	ldr	r3, [r3, #24]
 8003786:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003788:	2001      	movs	r0, #1
 800378a:	f7fe fd53 	bl	8002234 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	68fa      	ldr	r2, [r7, #12]
 8003794:	619a      	str	r2, [r3, #24]
}
 8003796:	bf00      	nop
 8003798:	3710      	adds	r7, #16
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	fd20810f 	.word	0xfd20810f

080037a4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b084      	sub	sp, #16
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037b6:	699b      	ldr	r3, [r3, #24]
 80037b8:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80037ba:	68fa      	ldr	r2, [r7, #12]
 80037bc:	4b3d      	ldr	r3, [pc, #244]	@ (80038b4 <ETH_SetDMAConfig+0x110>)
 80037be:	4013      	ands	r3, r2
 80037c0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	7b1b      	ldrb	r3, [r3, #12]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d102      	bne.n	80037d0 <ETH_SetDMAConfig+0x2c>
 80037ca:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80037ce:	e000      	b.n	80037d2 <ETH_SetDMAConfig+0x2e>
 80037d0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	7b5b      	ldrb	r3, [r3, #13]
 80037d6:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80037d8:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80037da:	683a      	ldr	r2, [r7, #0]
 80037dc:	7f52      	ldrb	r2, [r2, #29]
 80037de:	2a00      	cmp	r2, #0
 80037e0:	d102      	bne.n	80037e8 <ETH_SetDMAConfig+0x44>
 80037e2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80037e6:	e000      	b.n	80037ea <ETH_SetDMAConfig+0x46>
 80037e8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80037ea:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	7b9b      	ldrb	r3, [r3, #14]
 80037f0:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80037f2:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80037f8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	7f1b      	ldrb	r3, [r3, #28]
 80037fe:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003800:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	7f9b      	ldrb	r3, [r3, #30]
 8003806:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003808:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800380e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003816:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003818:	4313      	orrs	r3, r2
 800381a:	68fa      	ldr	r2, [r7, #12]
 800381c:	4313      	orrs	r3, r2
 800381e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003828:	461a      	mov	r2, r3
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003836:	699b      	ldr	r3, [r3, #24]
 8003838:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800383a:	2001      	movs	r0, #1
 800383c:	f7fe fcfa 	bl	8002234 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003848:	461a      	mov	r2, r3
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	791b      	ldrb	r3, [r3, #4]
 8003852:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003858:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800385e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003864:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800386c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800386e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003874:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003876:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800387c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	6812      	ldr	r2, [r2, #0]
 8003882:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003886:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800388a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003898:	2001      	movs	r0, #1
 800389a:	f7fe fccb 	bl	8002234 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038a6:	461a      	mov	r2, r3
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6013      	str	r3, [r2, #0]
}
 80038ac:	bf00      	nop
 80038ae:	3710      	adds	r7, #16
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	f8de3f23 	.word	0xf8de3f23

080038b8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b0a6      	sub	sp, #152	@ 0x98
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80038c0:	2301      	movs	r3, #1
 80038c2:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80038c6:	2301      	movs	r3, #1
 80038c8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80038cc:	2300      	movs	r3, #0
 80038ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80038d0:	2300      	movs	r3, #0
 80038d2:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80038d6:	2301      	movs	r3, #1
 80038d8:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80038dc:	2300      	movs	r3, #0
 80038de:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80038e2:	2301      	movs	r3, #1
 80038e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80038e8:	2301      	movs	r3, #1
 80038ea:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80038ee:	2300      	movs	r3, #0
 80038f0:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80038f4:	2300      	movs	r3, #0
 80038f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80038fa:	2300      	movs	r3, #0
 80038fc:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80038fe:	2300      	movs	r3, #0
 8003900:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003904:	2300      	movs	r3, #0
 8003906:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003908:	2300      	movs	r3, #0
 800390a:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800390e:	2300      	movs	r3, #0
 8003910:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003914:	2300      	movs	r3, #0
 8003916:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800391a:	2300      	movs	r3, #0
 800391c:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003920:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003924:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003926:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800392a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800392c:	2300      	movs	r3, #0
 800392e:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003932:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003936:	4619      	mov	r1, r3
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	f7ff fe7f 	bl	800363c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800393e:	2301      	movs	r3, #1
 8003940:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003942:	2301      	movs	r3, #1
 8003944:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003946:	2301      	movs	r3, #1
 8003948:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800394c:	2301      	movs	r3, #1
 800394e:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003950:	2300      	movs	r3, #0
 8003952:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003954:	2300      	movs	r3, #0
 8003956:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800395a:	2300      	movs	r3, #0
 800395c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003960:	2300      	movs	r3, #0
 8003962:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003964:	2301      	movs	r3, #1
 8003966:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800396a:	2301      	movs	r3, #1
 800396c:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800396e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003972:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003974:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003978:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800397a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800397e:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003980:	2301      	movs	r3, #1
 8003982:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003986:	2300      	movs	r3, #0
 8003988:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800398a:	2300      	movs	r3, #0
 800398c:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800398e:	f107 0308 	add.w	r3, r7, #8
 8003992:	4619      	mov	r1, r3
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	f7ff ff05 	bl	80037a4 <ETH_SetDMAConfig>
}
 800399a:	bf00      	nop
 800399c:	3798      	adds	r7, #152	@ 0x98
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
	...

080039a4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b087      	sub	sp, #28
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	3305      	adds	r3, #5
 80039b4:	781b      	ldrb	r3, [r3, #0]
 80039b6:	021b      	lsls	r3, r3, #8
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	3204      	adds	r2, #4
 80039bc:	7812      	ldrb	r2, [r2, #0]
 80039be:	4313      	orrs	r3, r2
 80039c0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80039c2:	68ba      	ldr	r2, [r7, #8]
 80039c4:	4b11      	ldr	r3, [pc, #68]	@ (8003a0c <ETH_MACAddressConfig+0x68>)
 80039c6:	4413      	add	r3, r2
 80039c8:	461a      	mov	r2, r3
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	3303      	adds	r3, #3
 80039d2:	781b      	ldrb	r3, [r3, #0]
 80039d4:	061a      	lsls	r2, r3, #24
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	3302      	adds	r3, #2
 80039da:	781b      	ldrb	r3, [r3, #0]
 80039dc:	041b      	lsls	r3, r3, #16
 80039de:	431a      	orrs	r2, r3
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	3301      	adds	r3, #1
 80039e4:	781b      	ldrb	r3, [r3, #0]
 80039e6:	021b      	lsls	r3, r3, #8
 80039e8:	4313      	orrs	r3, r2
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	7812      	ldrb	r2, [r2, #0]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80039f2:	68ba      	ldr	r2, [r7, #8]
 80039f4:	4b06      	ldr	r3, [pc, #24]	@ (8003a10 <ETH_MACAddressConfig+0x6c>)
 80039f6:	4413      	add	r3, r2
 80039f8:	461a      	mov	r2, r3
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	6013      	str	r3, [r2, #0]
}
 80039fe:	bf00      	nop
 8003a00:	371c      	adds	r7, #28
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	40028040 	.word	0x40028040
 8003a10:	40028044 	.word	0x40028044

08003a14 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b085      	sub	sp, #20
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	60fb      	str	r3, [r7, #12]
 8003a20:	e03e      	b.n	8003aa0 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	68d9      	ldr	r1, [r3, #12]
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	4613      	mov	r3, r2
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	4413      	add	r3, r2
 8003a2e:	00db      	lsls	r3, r3, #3
 8003a30:	440b      	add	r3, r1
 8003a32:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	2200      	movs	r2, #0
 8003a38:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	2200      	movs	r2, #0
 8003a44:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003a4c:	68b9      	ldr	r1, [r7, #8]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	68fa      	ldr	r2, [r7, #12]
 8003a52:	3206      	adds	r2, #6
 8003a54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d80c      	bhi.n	8003a84 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	68d9      	ldr	r1, [r3, #12]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	1c5a      	adds	r2, r3, #1
 8003a72:	4613      	mov	r3, r2
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	4413      	add	r3, r2
 8003a78:	00db      	lsls	r3, r3, #3
 8003a7a:	440b      	add	r3, r1
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	60da      	str	r2, [r3, #12]
 8003a82:	e004      	b.n	8003a8e <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	461a      	mov	r2, r3
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	60fb      	str	r3, [r7, #12]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2b03      	cmp	r3, #3
 8003aa4:	d9bd      	bls.n	8003a22 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	68da      	ldr	r2, [r3, #12]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ab8:	611a      	str	r2, [r3, #16]
}
 8003aba:	bf00      	nop
 8003abc:	3714      	adds	r7, #20
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr

08003ac6 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003ac6:	b480      	push	{r7}
 8003ac8:	b085      	sub	sp, #20
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003ace:	2300      	movs	r3, #0
 8003ad0:	60fb      	str	r3, [r7, #12]
 8003ad2:	e048      	b.n	8003b66 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6919      	ldr	r1, [r3, #16]
 8003ad8:	68fa      	ldr	r2, [r7, #12]
 8003ada:	4613      	mov	r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	4413      	add	r3, r2
 8003ae0:	00db      	lsls	r3, r3, #3
 8003ae2:	440b      	add	r3, r1
 8003ae4:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	2200      	movs	r2, #0
 8003af0:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	2200      	movs	r2, #0
 8003af6:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	2200      	movs	r2, #0
 8003afc:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	2200      	movs	r2, #0
 8003b02:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	2200      	movs	r2, #0
 8003b08:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003b10:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003b2a:	68b9      	ldr	r1, [r7, #8]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	3212      	adds	r2, #18
 8003b32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2b02      	cmp	r3, #2
 8003b3a:	d80c      	bhi.n	8003b56 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6919      	ldr	r1, [r3, #16]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	1c5a      	adds	r2, r3, #1
 8003b44:	4613      	mov	r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	4413      	add	r3, r2
 8003b4a:	00db      	lsls	r3, r3, #3
 8003b4c:	440b      	add	r3, r1
 8003b4e:	461a      	mov	r2, r3
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	60da      	str	r2, [r3, #12]
 8003b54:	e004      	b.n	8003b60 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	691b      	ldr	r3, [r3, #16]
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	3301      	adds	r3, #1
 8003b64:	60fb      	str	r3, [r7, #12]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2b03      	cmp	r3, #3
 8003b6a:	d9b3      	bls.n	8003ad4 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	691a      	ldr	r2, [r3, #16]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b96:	60da      	str	r2, [r3, #12]
}
 8003b98:	bf00      	nop
 8003b9a:	3714      	adds	r7, #20
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr

08003ba4 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b091      	sub	sp, #68	@ 0x44
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	60f8      	str	r0, [r7, #12]
 8003bac:	60b9      	str	r1, [r7, #8]
 8003bae:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	3318      	adds	r3, #24
 8003bb4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8003bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8003bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bbe:	691b      	ldr	r3, [r3, #16]
 8003bc0:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bc8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003bca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bce:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003be2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003be6:	d007      	beq.n	8003bf8 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003be8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bec:	3304      	adds	r3, #4
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	4413      	add	r3, r2
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d001      	beq.n	8003bfc <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8003bf8:	2302      	movs	r3, #2
 8003bfa:	e111      	b.n	8003e20 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 8003bfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bfe:	3301      	adds	r3, #1
 8003c00:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	461a      	mov	r2, r3
 8003c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c0a:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c0e:	685a      	ldr	r2, [r3, #4]
 8003c10:	4b86      	ldr	r3, [pc, #536]	@ (8003e2c <ETH_Prepare_Tx_Descriptors+0x288>)
 8003c12:	4013      	ands	r3, r2
 8003c14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c16:	6852      	ldr	r2, [r2, #4]
 8003c18:	431a      	orrs	r2, r3
 8003c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c1c:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0301 	and.w	r3, r3, #1
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d008      	beq.n	8003c3c <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8003c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	695b      	ldr	r3, [r3, #20]
 8003c36:	431a      	orrs	r2, r3
 8003c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c3a:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 0320 	and.w	r3, r3, #32
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d008      	beq.n	8003c5a <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8003c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	691b      	ldr	r3, [r3, #16]
 8003c54:	431a      	orrs	r2, r3
 8003c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c58:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f003 0304 	and.w	r3, r3, #4
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d005      	beq.n	8003c72 <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8003c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c70:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c7c:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8003c7e:	e082      	b.n	8003d86 <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c8a:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d006      	beq.n	8003ca0 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c9c:	601a      	str	r2, [r3, #0]
 8003c9e:	e005      	b.n	8003cac <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003caa:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8003cac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cae:	3301      	adds	r3, #1
 8003cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003cb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cb4:	2b03      	cmp	r3, #3
 8003cb6:	d902      	bls.n	8003cbe <ETH_Prepare_Tx_Descriptors+0x11a>
 8003cb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cba:	3b04      	subs	r3, #4
 8003cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003cc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cc6:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003cd0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003cd4:	d007      	beq.n	8003ce6 <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003cd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cda:	3304      	adds	r3, #4
 8003cdc:	009b      	lsls	r3, r3, #2
 8003cde:	4413      	add	r3, r2
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d029      	beq.n	8003d3a <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 8003ce6:	6a3b      	ldr	r3, [r7, #32]
 8003ce8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003cee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cf2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003cf8:	e019      	b.n	8003d2e <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 8003cfa:	f3bf 8f5f 	dmb	sy
}
 8003cfe:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d0a:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8003d0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d0e:	3301      	adds	r3, #1
 8003d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d14:	2b03      	cmp	r3, #3
 8003d16:	d902      	bls.n	8003d1e <ETH_Prepare_Tx_Descriptors+0x17a>
 8003d18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d1a:	3b04      	subs	r3, #4
 8003d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d20:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003d22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d26:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8003d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d2e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d3e1      	bcc.n	8003cfa <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 8003d36:	2302      	movs	r3, #2
 8003d38:	e072      	b.n	8003e20 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d44:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8003d46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d48:	3301      	adds	r3, #1
 8003d4a:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8003d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003d52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	461a      	mov	r2, r3
 8003d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d5a:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d5e:	685a      	ldr	r2, [r3, #4]
 8003d60:	4b32      	ldr	r3, [pc, #200]	@ (8003e2c <ETH_Prepare_Tx_Descriptors+0x288>)
 8003d62:	4013      	ands	r3, r2
 8003d64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d66:	6852      	ldr	r2, [r2, #4]
 8003d68:	431a      	orrs	r2, r3
 8003d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d6c:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8003d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d70:	3301      	adds	r3, #1
 8003d72:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8003d74:	f3bf 8f5f 	dmb	sy
}
 8003d78:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d84:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8003d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	f47f af78 	bne.w	8003c80 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d006      	beq.n	8003da4 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	e005      	b.n	8003db0 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dae:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dba:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8003dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dbe:	6a3a      	ldr	r2, [r7, #32]
 8003dc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003dc4:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8003dc6:	f3bf 8f5f 	dmb	sy
}
 8003dca:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd6:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8003dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dda:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ddc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003dde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003de0:	3304      	adds	r3, #4
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	440b      	add	r3, r1
 8003de6:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8003de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003dec:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dee:	f3ef 8310 	mrs	r3, PRIMASK
 8003df2:	613b      	str	r3, [r7, #16]
  return(result);
 8003df4:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8003df6:	61fb      	str	r3, [r7, #28]
 8003df8:	2301      	movs	r3, #1
 8003dfa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	f383 8810 	msr	PRIMASK, r3
}
 8003e02:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8003e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e06:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e0a:	4413      	add	r3, r2
 8003e0c:	1c5a      	adds	r2, r3, #1
 8003e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e10:	629a      	str	r2, [r3, #40]	@ 0x28
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	f383 8810 	msr	PRIMASK, r3
}
 8003e1c:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8003e1e:	2300      	movs	r3, #0
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3744      	adds	r7, #68	@ 0x44
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr
 8003e2c:	ffffe000 	.word	0xffffe000

08003e30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b089      	sub	sp, #36	@ 0x24
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003e42:	2300      	movs	r3, #0
 8003e44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003e46:	2300      	movs	r3, #0
 8003e48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	61fb      	str	r3, [r7, #28]
 8003e4e:	e175      	b.n	800413c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003e50:	2201      	movs	r2, #1
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	fa02 f303 	lsl.w	r3, r2, r3
 8003e58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	697a      	ldr	r2, [r7, #20]
 8003e60:	4013      	ands	r3, r2
 8003e62:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003e64:	693a      	ldr	r2, [r7, #16]
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	f040 8164 	bne.w	8004136 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f003 0303 	and.w	r3, r3, #3
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d005      	beq.n	8003e86 <HAL_GPIO_Init+0x56>
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	f003 0303 	and.w	r3, r3, #3
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d130      	bne.n	8003ee8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	005b      	lsls	r3, r3, #1
 8003e90:	2203      	movs	r2, #3
 8003e92:	fa02 f303 	lsl.w	r3, r2, r3
 8003e96:	43db      	mvns	r3, r3
 8003e98:	69ba      	ldr	r2, [r7, #24]
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	68da      	ldr	r2, [r3, #12]
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	005b      	lsls	r3, r3, #1
 8003ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eaa:	69ba      	ldr	r2, [r7, #24]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	69ba      	ldr	r2, [r7, #24]
 8003eb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec4:	43db      	mvns	r3, r3
 8003ec6:	69ba      	ldr	r2, [r7, #24]
 8003ec8:	4013      	ands	r3, r2
 8003eca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	091b      	lsrs	r3, r3, #4
 8003ed2:	f003 0201 	and.w	r2, r3, #1
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8003edc:	69ba      	ldr	r2, [r7, #24]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f003 0303 	and.w	r3, r3, #3
 8003ef0:	2b03      	cmp	r3, #3
 8003ef2:	d017      	beq.n	8003f24 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003efa:	69fb      	ldr	r3, [r7, #28]
 8003efc:	005b      	lsls	r3, r3, #1
 8003efe:	2203      	movs	r2, #3
 8003f00:	fa02 f303 	lsl.w	r3, r2, r3
 8003f04:	43db      	mvns	r3, r3
 8003f06:	69ba      	ldr	r2, [r7, #24]
 8003f08:	4013      	ands	r3, r2
 8003f0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	689a      	ldr	r2, [r3, #8]
 8003f10:	69fb      	ldr	r3, [r7, #28]
 8003f12:	005b      	lsls	r3, r3, #1
 8003f14:	fa02 f303 	lsl.w	r3, r2, r3
 8003f18:	69ba      	ldr	r2, [r7, #24]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	69ba      	ldr	r2, [r7, #24]
 8003f22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f003 0303 	and.w	r3, r3, #3
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d123      	bne.n	8003f78 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003f30:	69fb      	ldr	r3, [r7, #28]
 8003f32:	08da      	lsrs	r2, r3, #3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	3208      	adds	r2, #8
 8003f38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	f003 0307 	and.w	r3, r3, #7
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	220f      	movs	r2, #15
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	43db      	mvns	r3, r3
 8003f4e:	69ba      	ldr	r2, [r7, #24]
 8003f50:	4013      	ands	r3, r2
 8003f52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	691a      	ldr	r2, [r3, #16]
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	f003 0307 	and.w	r3, r3, #7
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	fa02 f303 	lsl.w	r3, r2, r3
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	08da      	lsrs	r2, r3, #3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	3208      	adds	r2, #8
 8003f72:	69b9      	ldr	r1, [r7, #24]
 8003f74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	005b      	lsls	r3, r3, #1
 8003f82:	2203      	movs	r2, #3
 8003f84:	fa02 f303 	lsl.w	r3, r2, r3
 8003f88:	43db      	mvns	r3, r3
 8003f8a:	69ba      	ldr	r2, [r7, #24]
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f003 0203 	and.w	r2, r3, #3
 8003f98:	69fb      	ldr	r3, [r7, #28]
 8003f9a:	005b      	lsls	r3, r3, #1
 8003f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa0:	69ba      	ldr	r2, [r7, #24]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	69ba      	ldr	r2, [r7, #24]
 8003faa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	f000 80be 	beq.w	8004136 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fba:	4b66      	ldr	r3, [pc, #408]	@ (8004154 <HAL_GPIO_Init+0x324>)
 8003fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fbe:	4a65      	ldr	r2, [pc, #404]	@ (8004154 <HAL_GPIO_Init+0x324>)
 8003fc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003fc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003fc6:	4b63      	ldr	r3, [pc, #396]	@ (8004154 <HAL_GPIO_Init+0x324>)
 8003fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fce:	60fb      	str	r3, [r7, #12]
 8003fd0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003fd2:	4a61      	ldr	r2, [pc, #388]	@ (8004158 <HAL_GPIO_Init+0x328>)
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	089b      	lsrs	r3, r3, #2
 8003fd8:	3302      	adds	r3, #2
 8003fda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fde:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	f003 0303 	and.w	r3, r3, #3
 8003fe6:	009b      	lsls	r3, r3, #2
 8003fe8:	220f      	movs	r2, #15
 8003fea:	fa02 f303 	lsl.w	r3, r2, r3
 8003fee:	43db      	mvns	r3, r3
 8003ff0:	69ba      	ldr	r2, [r7, #24]
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a58      	ldr	r2, [pc, #352]	@ (800415c <HAL_GPIO_Init+0x32c>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d037      	beq.n	800406e <HAL_GPIO_Init+0x23e>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a57      	ldr	r2, [pc, #348]	@ (8004160 <HAL_GPIO_Init+0x330>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d031      	beq.n	800406a <HAL_GPIO_Init+0x23a>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a56      	ldr	r2, [pc, #344]	@ (8004164 <HAL_GPIO_Init+0x334>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d02b      	beq.n	8004066 <HAL_GPIO_Init+0x236>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a55      	ldr	r2, [pc, #340]	@ (8004168 <HAL_GPIO_Init+0x338>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d025      	beq.n	8004062 <HAL_GPIO_Init+0x232>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a54      	ldr	r2, [pc, #336]	@ (800416c <HAL_GPIO_Init+0x33c>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d01f      	beq.n	800405e <HAL_GPIO_Init+0x22e>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a53      	ldr	r2, [pc, #332]	@ (8004170 <HAL_GPIO_Init+0x340>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d019      	beq.n	800405a <HAL_GPIO_Init+0x22a>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a52      	ldr	r2, [pc, #328]	@ (8004174 <HAL_GPIO_Init+0x344>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d013      	beq.n	8004056 <HAL_GPIO_Init+0x226>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4a51      	ldr	r2, [pc, #324]	@ (8004178 <HAL_GPIO_Init+0x348>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d00d      	beq.n	8004052 <HAL_GPIO_Init+0x222>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4a50      	ldr	r2, [pc, #320]	@ (800417c <HAL_GPIO_Init+0x34c>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d007      	beq.n	800404e <HAL_GPIO_Init+0x21e>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a4f      	ldr	r2, [pc, #316]	@ (8004180 <HAL_GPIO_Init+0x350>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d101      	bne.n	800404a <HAL_GPIO_Init+0x21a>
 8004046:	2309      	movs	r3, #9
 8004048:	e012      	b.n	8004070 <HAL_GPIO_Init+0x240>
 800404a:	230a      	movs	r3, #10
 800404c:	e010      	b.n	8004070 <HAL_GPIO_Init+0x240>
 800404e:	2308      	movs	r3, #8
 8004050:	e00e      	b.n	8004070 <HAL_GPIO_Init+0x240>
 8004052:	2307      	movs	r3, #7
 8004054:	e00c      	b.n	8004070 <HAL_GPIO_Init+0x240>
 8004056:	2306      	movs	r3, #6
 8004058:	e00a      	b.n	8004070 <HAL_GPIO_Init+0x240>
 800405a:	2305      	movs	r3, #5
 800405c:	e008      	b.n	8004070 <HAL_GPIO_Init+0x240>
 800405e:	2304      	movs	r3, #4
 8004060:	e006      	b.n	8004070 <HAL_GPIO_Init+0x240>
 8004062:	2303      	movs	r3, #3
 8004064:	e004      	b.n	8004070 <HAL_GPIO_Init+0x240>
 8004066:	2302      	movs	r3, #2
 8004068:	e002      	b.n	8004070 <HAL_GPIO_Init+0x240>
 800406a:	2301      	movs	r3, #1
 800406c:	e000      	b.n	8004070 <HAL_GPIO_Init+0x240>
 800406e:	2300      	movs	r3, #0
 8004070:	69fa      	ldr	r2, [r7, #28]
 8004072:	f002 0203 	and.w	r2, r2, #3
 8004076:	0092      	lsls	r2, r2, #2
 8004078:	4093      	lsls	r3, r2
 800407a:	69ba      	ldr	r2, [r7, #24]
 800407c:	4313      	orrs	r3, r2
 800407e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004080:	4935      	ldr	r1, [pc, #212]	@ (8004158 <HAL_GPIO_Init+0x328>)
 8004082:	69fb      	ldr	r3, [r7, #28]
 8004084:	089b      	lsrs	r3, r3, #2
 8004086:	3302      	adds	r3, #2
 8004088:	69ba      	ldr	r2, [r7, #24]
 800408a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800408e:	4b3d      	ldr	r3, [pc, #244]	@ (8004184 <HAL_GPIO_Init+0x354>)
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	43db      	mvns	r3, r3
 8004098:	69ba      	ldr	r2, [r7, #24]
 800409a:	4013      	ands	r3, r2
 800409c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80040aa:	69ba      	ldr	r2, [r7, #24]
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80040b2:	4a34      	ldr	r2, [pc, #208]	@ (8004184 <HAL_GPIO_Init+0x354>)
 80040b4:	69bb      	ldr	r3, [r7, #24]
 80040b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040b8:	4b32      	ldr	r3, [pc, #200]	@ (8004184 <HAL_GPIO_Init+0x354>)
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	43db      	mvns	r3, r3
 80040c2:	69ba      	ldr	r2, [r7, #24]
 80040c4:	4013      	ands	r3, r2
 80040c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d003      	beq.n	80040dc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80040d4:	69ba      	ldr	r2, [r7, #24]
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	4313      	orrs	r3, r2
 80040da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80040dc:	4a29      	ldr	r2, [pc, #164]	@ (8004184 <HAL_GPIO_Init+0x354>)
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80040e2:	4b28      	ldr	r3, [pc, #160]	@ (8004184 <HAL_GPIO_Init+0x354>)
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	43db      	mvns	r3, r3
 80040ec:	69ba      	ldr	r2, [r7, #24]
 80040ee:	4013      	ands	r3, r2
 80040f0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d003      	beq.n	8004106 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80040fe:	69ba      	ldr	r2, [r7, #24]
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	4313      	orrs	r3, r2
 8004104:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004106:	4a1f      	ldr	r2, [pc, #124]	@ (8004184 <HAL_GPIO_Init+0x354>)
 8004108:	69bb      	ldr	r3, [r7, #24]
 800410a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800410c:	4b1d      	ldr	r3, [pc, #116]	@ (8004184 <HAL_GPIO_Init+0x354>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	43db      	mvns	r3, r3
 8004116:	69ba      	ldr	r2, [r7, #24]
 8004118:	4013      	ands	r3, r2
 800411a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004124:	2b00      	cmp	r3, #0
 8004126:	d003      	beq.n	8004130 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004128:	69ba      	ldr	r2, [r7, #24]
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	4313      	orrs	r3, r2
 800412e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004130:	4a14      	ldr	r2, [pc, #80]	@ (8004184 <HAL_GPIO_Init+0x354>)
 8004132:	69bb      	ldr	r3, [r7, #24]
 8004134:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8004136:	69fb      	ldr	r3, [r7, #28]
 8004138:	3301      	adds	r3, #1
 800413a:	61fb      	str	r3, [r7, #28]
 800413c:	69fb      	ldr	r3, [r7, #28]
 800413e:	2b0f      	cmp	r3, #15
 8004140:	f67f ae86 	bls.w	8003e50 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004144:	bf00      	nop
 8004146:	bf00      	nop
 8004148:	3724      	adds	r7, #36	@ 0x24
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	40023800 	.word	0x40023800
 8004158:	40013800 	.word	0x40013800
 800415c:	40020000 	.word	0x40020000
 8004160:	40020400 	.word	0x40020400
 8004164:	40020800 	.word	0x40020800
 8004168:	40020c00 	.word	0x40020c00
 800416c:	40021000 	.word	0x40021000
 8004170:	40021400 	.word	0x40021400
 8004174:	40021800 	.word	0x40021800
 8004178:	40021c00 	.word	0x40021c00
 800417c:	40022000 	.word	0x40022000
 8004180:	40022400 	.word	0x40022400
 8004184:	40013c00 	.word	0x40013c00

08004188 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	460b      	mov	r3, r1
 8004192:	807b      	strh	r3, [r7, #2]
 8004194:	4613      	mov	r3, r2
 8004196:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004198:	787b      	ldrb	r3, [r7, #1]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d003      	beq.n	80041a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800419e:	887a      	ldrh	r2, [r7, #2]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80041a4:	e003      	b.n	80041ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80041a6:	887b      	ldrh	r3, [r7, #2]
 80041a8:	041a      	lsls	r2, r3, #16
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	619a      	str	r2, [r3, #24]
}
 80041ae:	bf00      	nop
 80041b0:	370c      	adds	r7, #12
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr

080041ba <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80041ba:	b580      	push	{r7, lr}
 80041bc:	b086      	sub	sp, #24
 80041be:	af02      	add	r7, sp, #8
 80041c0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d101      	bne.n	80041cc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e108      	b.n	80043de <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d106      	bne.n	80041ec <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2200      	movs	r2, #0
 80041e2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f7fd fd5c 	bl	8001ca4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2203      	movs	r2, #3
 80041f0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041fa:	d102      	bne.n	8004202 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2200      	movs	r2, #0
 8004200:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4618      	mov	r0, r3
 8004208:	f002 fec0 	bl	8006f8c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6818      	ldr	r0, [r3, #0]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	7c1a      	ldrb	r2, [r3, #16]
 8004214:	f88d 2000 	strb.w	r2, [sp]
 8004218:	3304      	adds	r3, #4
 800421a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800421c:	f002 fe5c 	bl	8006ed8 <USB_CoreInit>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d005      	beq.n	8004232 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2202      	movs	r2, #2
 800422a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e0d5      	b.n	80043de <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	2100      	movs	r1, #0
 8004238:	4618      	mov	r0, r3
 800423a:	f002 feb8 	bl	8006fae <USB_SetCurrentMode>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d005      	beq.n	8004250 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2202      	movs	r2, #2
 8004248:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e0c6      	b.n	80043de <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004250:	2300      	movs	r3, #0
 8004252:	73fb      	strb	r3, [r7, #15]
 8004254:	e04a      	b.n	80042ec <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004256:	7bfa      	ldrb	r2, [r7, #15]
 8004258:	6879      	ldr	r1, [r7, #4]
 800425a:	4613      	mov	r3, r2
 800425c:	00db      	lsls	r3, r3, #3
 800425e:	4413      	add	r3, r2
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	440b      	add	r3, r1
 8004264:	3315      	adds	r3, #21
 8004266:	2201      	movs	r2, #1
 8004268:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800426a:	7bfa      	ldrb	r2, [r7, #15]
 800426c:	6879      	ldr	r1, [r7, #4]
 800426e:	4613      	mov	r3, r2
 8004270:	00db      	lsls	r3, r3, #3
 8004272:	4413      	add	r3, r2
 8004274:	009b      	lsls	r3, r3, #2
 8004276:	440b      	add	r3, r1
 8004278:	3314      	adds	r3, #20
 800427a:	7bfa      	ldrb	r2, [r7, #15]
 800427c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800427e:	7bfa      	ldrb	r2, [r7, #15]
 8004280:	7bfb      	ldrb	r3, [r7, #15]
 8004282:	b298      	uxth	r0, r3
 8004284:	6879      	ldr	r1, [r7, #4]
 8004286:	4613      	mov	r3, r2
 8004288:	00db      	lsls	r3, r3, #3
 800428a:	4413      	add	r3, r2
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	440b      	add	r3, r1
 8004290:	332e      	adds	r3, #46	@ 0x2e
 8004292:	4602      	mov	r2, r0
 8004294:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004296:	7bfa      	ldrb	r2, [r7, #15]
 8004298:	6879      	ldr	r1, [r7, #4]
 800429a:	4613      	mov	r3, r2
 800429c:	00db      	lsls	r3, r3, #3
 800429e:	4413      	add	r3, r2
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	440b      	add	r3, r1
 80042a4:	3318      	adds	r3, #24
 80042a6:	2200      	movs	r2, #0
 80042a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80042aa:	7bfa      	ldrb	r2, [r7, #15]
 80042ac:	6879      	ldr	r1, [r7, #4]
 80042ae:	4613      	mov	r3, r2
 80042b0:	00db      	lsls	r3, r3, #3
 80042b2:	4413      	add	r3, r2
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	440b      	add	r3, r1
 80042b8:	331c      	adds	r3, #28
 80042ba:	2200      	movs	r2, #0
 80042bc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80042be:	7bfa      	ldrb	r2, [r7, #15]
 80042c0:	6879      	ldr	r1, [r7, #4]
 80042c2:	4613      	mov	r3, r2
 80042c4:	00db      	lsls	r3, r3, #3
 80042c6:	4413      	add	r3, r2
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	440b      	add	r3, r1
 80042cc:	3320      	adds	r3, #32
 80042ce:	2200      	movs	r2, #0
 80042d0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80042d2:	7bfa      	ldrb	r2, [r7, #15]
 80042d4:	6879      	ldr	r1, [r7, #4]
 80042d6:	4613      	mov	r3, r2
 80042d8:	00db      	lsls	r3, r3, #3
 80042da:	4413      	add	r3, r2
 80042dc:	009b      	lsls	r3, r3, #2
 80042de:	440b      	add	r3, r1
 80042e0:	3324      	adds	r3, #36	@ 0x24
 80042e2:	2200      	movs	r2, #0
 80042e4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042e6:	7bfb      	ldrb	r3, [r7, #15]
 80042e8:	3301      	adds	r3, #1
 80042ea:	73fb      	strb	r3, [r7, #15]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	791b      	ldrb	r3, [r3, #4]
 80042f0:	7bfa      	ldrb	r2, [r7, #15]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d3af      	bcc.n	8004256 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042f6:	2300      	movs	r3, #0
 80042f8:	73fb      	strb	r3, [r7, #15]
 80042fa:	e044      	b.n	8004386 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80042fc:	7bfa      	ldrb	r2, [r7, #15]
 80042fe:	6879      	ldr	r1, [r7, #4]
 8004300:	4613      	mov	r3, r2
 8004302:	00db      	lsls	r3, r3, #3
 8004304:	4413      	add	r3, r2
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	440b      	add	r3, r1
 800430a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800430e:	2200      	movs	r2, #0
 8004310:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004312:	7bfa      	ldrb	r2, [r7, #15]
 8004314:	6879      	ldr	r1, [r7, #4]
 8004316:	4613      	mov	r3, r2
 8004318:	00db      	lsls	r3, r3, #3
 800431a:	4413      	add	r3, r2
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	440b      	add	r3, r1
 8004320:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004324:	7bfa      	ldrb	r2, [r7, #15]
 8004326:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004328:	7bfa      	ldrb	r2, [r7, #15]
 800432a:	6879      	ldr	r1, [r7, #4]
 800432c:	4613      	mov	r3, r2
 800432e:	00db      	lsls	r3, r3, #3
 8004330:	4413      	add	r3, r2
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	440b      	add	r3, r1
 8004336:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800433a:	2200      	movs	r2, #0
 800433c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800433e:	7bfa      	ldrb	r2, [r7, #15]
 8004340:	6879      	ldr	r1, [r7, #4]
 8004342:	4613      	mov	r3, r2
 8004344:	00db      	lsls	r3, r3, #3
 8004346:	4413      	add	r3, r2
 8004348:	009b      	lsls	r3, r3, #2
 800434a:	440b      	add	r3, r1
 800434c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004350:	2200      	movs	r2, #0
 8004352:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004354:	7bfa      	ldrb	r2, [r7, #15]
 8004356:	6879      	ldr	r1, [r7, #4]
 8004358:	4613      	mov	r3, r2
 800435a:	00db      	lsls	r3, r3, #3
 800435c:	4413      	add	r3, r2
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	440b      	add	r3, r1
 8004362:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004366:	2200      	movs	r2, #0
 8004368:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800436a:	7bfa      	ldrb	r2, [r7, #15]
 800436c:	6879      	ldr	r1, [r7, #4]
 800436e:	4613      	mov	r3, r2
 8004370:	00db      	lsls	r3, r3, #3
 8004372:	4413      	add	r3, r2
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	440b      	add	r3, r1
 8004378:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800437c:	2200      	movs	r2, #0
 800437e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004380:	7bfb      	ldrb	r3, [r7, #15]
 8004382:	3301      	adds	r3, #1
 8004384:	73fb      	strb	r3, [r7, #15]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	791b      	ldrb	r3, [r3, #4]
 800438a:	7bfa      	ldrb	r2, [r7, #15]
 800438c:	429a      	cmp	r2, r3
 800438e:	d3b5      	bcc.n	80042fc <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6818      	ldr	r0, [r3, #0]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	7c1a      	ldrb	r2, [r3, #16]
 8004398:	f88d 2000 	strb.w	r2, [sp]
 800439c:	3304      	adds	r3, #4
 800439e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80043a0:	f002 fe52 	bl	8007048 <USB_DevInit>
 80043a4:	4603      	mov	r3, r0
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d005      	beq.n	80043b6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2202      	movs	r2, #2
 80043ae:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e013      	b.n	80043de <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	7b1b      	ldrb	r3, [r3, #12]
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d102      	bne.n	80043d2 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f000 f80b 	bl	80043e8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f003 f80d 	bl	80073f6 <USB_DevDisconnect>

  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3710      	adds	r7, #16
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
	...

080043e8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b085      	sub	sp, #20
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	699b      	ldr	r3, [r3, #24]
 800440a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004416:	4b05      	ldr	r3, [pc, #20]	@ (800442c <HAL_PCDEx_ActivateLPM+0x44>)
 8004418:	4313      	orrs	r3, r2
 800441a:	68fa      	ldr	r2, [r7, #12]
 800441c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	3714      	adds	r7, #20
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr
 800442c:	10000003 	.word	0x10000003

08004430 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004430:	b480      	push	{r7}
 8004432:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004434:	4b05      	ldr	r3, [pc, #20]	@ (800444c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a04      	ldr	r2, [pc, #16]	@ (800444c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800443a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800443e:	6013      	str	r3, [r2, #0]
}
 8004440:	bf00      	nop
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr
 800444a:	bf00      	nop
 800444c:	40007000 	.word	0x40007000

08004450 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004456:	2300      	movs	r3, #0
 8004458:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800445a:	4b23      	ldr	r3, [pc, #140]	@ (80044e8 <HAL_PWREx_EnableOverDrive+0x98>)
 800445c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800445e:	4a22      	ldr	r2, [pc, #136]	@ (80044e8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004460:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004464:	6413      	str	r3, [r2, #64]	@ 0x40
 8004466:	4b20      	ldr	r3, [pc, #128]	@ (80044e8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800446e:	603b      	str	r3, [r7, #0]
 8004470:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004472:	4b1e      	ldr	r3, [pc, #120]	@ (80044ec <HAL_PWREx_EnableOverDrive+0x9c>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a1d      	ldr	r2, [pc, #116]	@ (80044ec <HAL_PWREx_EnableOverDrive+0x9c>)
 8004478:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800447c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800447e:	f7fd fecd 	bl	800221c <HAL_GetTick>
 8004482:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004484:	e009      	b.n	800449a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004486:	f7fd fec9 	bl	800221c <HAL_GetTick>
 800448a:	4602      	mov	r2, r0
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004494:	d901      	bls.n	800449a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004496:	2303      	movs	r3, #3
 8004498:	e022      	b.n	80044e0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800449a:	4b14      	ldr	r3, [pc, #80]	@ (80044ec <HAL_PWREx_EnableOverDrive+0x9c>)
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044a6:	d1ee      	bne.n	8004486 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80044a8:	4b10      	ldr	r3, [pc, #64]	@ (80044ec <HAL_PWREx_EnableOverDrive+0x9c>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a0f      	ldr	r2, [pc, #60]	@ (80044ec <HAL_PWREx_EnableOverDrive+0x9c>)
 80044ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044b2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80044b4:	f7fd feb2 	bl	800221c <HAL_GetTick>
 80044b8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80044ba:	e009      	b.n	80044d0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80044bc:	f7fd feae 	bl	800221c <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80044ca:	d901      	bls.n	80044d0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	e007      	b.n	80044e0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80044d0:	4b06      	ldr	r3, [pc, #24]	@ (80044ec <HAL_PWREx_EnableOverDrive+0x9c>)
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044dc:	d1ee      	bne.n	80044bc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80044de:	2300      	movs	r3, #0
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	3708      	adds	r7, #8
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}
 80044e8:	40023800 	.word	0x40023800
 80044ec:	40007000 	.word	0x40007000

080044f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b086      	sub	sp, #24
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80044f8:	2300      	movs	r3, #0
 80044fa:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d101      	bne.n	8004506 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e29b      	b.n	8004a3e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 0301 	and.w	r3, r3, #1
 800450e:	2b00      	cmp	r3, #0
 8004510:	f000 8087 	beq.w	8004622 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004514:	4b96      	ldr	r3, [pc, #600]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	f003 030c 	and.w	r3, r3, #12
 800451c:	2b04      	cmp	r3, #4
 800451e:	d00c      	beq.n	800453a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004520:	4b93      	ldr	r3, [pc, #588]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	f003 030c 	and.w	r3, r3, #12
 8004528:	2b08      	cmp	r3, #8
 800452a:	d112      	bne.n	8004552 <HAL_RCC_OscConfig+0x62>
 800452c:	4b90      	ldr	r3, [pc, #576]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004534:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004538:	d10b      	bne.n	8004552 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800453a:	4b8d      	ldr	r3, [pc, #564]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d06c      	beq.n	8004620 <HAL_RCC_OscConfig+0x130>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d168      	bne.n	8004620 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e275      	b.n	8004a3e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800455a:	d106      	bne.n	800456a <HAL_RCC_OscConfig+0x7a>
 800455c:	4b84      	ldr	r3, [pc, #528]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a83      	ldr	r2, [pc, #524]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 8004562:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004566:	6013      	str	r3, [r2, #0]
 8004568:	e02e      	b.n	80045c8 <HAL_RCC_OscConfig+0xd8>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d10c      	bne.n	800458c <HAL_RCC_OscConfig+0x9c>
 8004572:	4b7f      	ldr	r3, [pc, #508]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a7e      	ldr	r2, [pc, #504]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 8004578:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800457c:	6013      	str	r3, [r2, #0]
 800457e:	4b7c      	ldr	r3, [pc, #496]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a7b      	ldr	r2, [pc, #492]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 8004584:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004588:	6013      	str	r3, [r2, #0]
 800458a:	e01d      	b.n	80045c8 <HAL_RCC_OscConfig+0xd8>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004594:	d10c      	bne.n	80045b0 <HAL_RCC_OscConfig+0xc0>
 8004596:	4b76      	ldr	r3, [pc, #472]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a75      	ldr	r2, [pc, #468]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 800459c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80045a0:	6013      	str	r3, [r2, #0]
 80045a2:	4b73      	ldr	r3, [pc, #460]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a72      	ldr	r2, [pc, #456]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 80045a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045ac:	6013      	str	r3, [r2, #0]
 80045ae:	e00b      	b.n	80045c8 <HAL_RCC_OscConfig+0xd8>
 80045b0:	4b6f      	ldr	r3, [pc, #444]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a6e      	ldr	r2, [pc, #440]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 80045b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045ba:	6013      	str	r3, [r2, #0]
 80045bc:	4b6c      	ldr	r3, [pc, #432]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a6b      	ldr	r2, [pc, #428]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 80045c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d013      	beq.n	80045f8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d0:	f7fd fe24 	bl	800221c <HAL_GetTick>
 80045d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045d6:	e008      	b.n	80045ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045d8:	f7fd fe20 	bl	800221c <HAL_GetTick>
 80045dc:	4602      	mov	r2, r0
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	2b64      	cmp	r3, #100	@ 0x64
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e229      	b.n	8004a3e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ea:	4b61      	ldr	r3, [pc, #388]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d0f0      	beq.n	80045d8 <HAL_RCC_OscConfig+0xe8>
 80045f6:	e014      	b.n	8004622 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f8:	f7fd fe10 	bl	800221c <HAL_GetTick>
 80045fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045fe:	e008      	b.n	8004612 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004600:	f7fd fe0c 	bl	800221c <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	2b64      	cmp	r3, #100	@ 0x64
 800460c:	d901      	bls.n	8004612 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	e215      	b.n	8004a3e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004612:	4b57      	ldr	r3, [pc, #348]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d1f0      	bne.n	8004600 <HAL_RCC_OscConfig+0x110>
 800461e:	e000      	b.n	8004622 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004620:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b00      	cmp	r3, #0
 800462c:	d069      	beq.n	8004702 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800462e:	4b50      	ldr	r3, [pc, #320]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	f003 030c 	and.w	r3, r3, #12
 8004636:	2b00      	cmp	r3, #0
 8004638:	d00b      	beq.n	8004652 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800463a:	4b4d      	ldr	r3, [pc, #308]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	f003 030c 	and.w	r3, r3, #12
 8004642:	2b08      	cmp	r3, #8
 8004644:	d11c      	bne.n	8004680 <HAL_RCC_OscConfig+0x190>
 8004646:	4b4a      	ldr	r3, [pc, #296]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d116      	bne.n	8004680 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004652:	4b47      	ldr	r3, [pc, #284]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 0302 	and.w	r3, r3, #2
 800465a:	2b00      	cmp	r3, #0
 800465c:	d005      	beq.n	800466a <HAL_RCC_OscConfig+0x17a>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	2b01      	cmp	r3, #1
 8004664:	d001      	beq.n	800466a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e1e9      	b.n	8004a3e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800466a:	4b41      	ldr	r3, [pc, #260]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	00db      	lsls	r3, r3, #3
 8004678:	493d      	ldr	r1, [pc, #244]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 800467a:	4313      	orrs	r3, r2
 800467c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800467e:	e040      	b.n	8004702 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d023      	beq.n	80046d0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004688:	4b39      	ldr	r3, [pc, #228]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a38      	ldr	r2, [pc, #224]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 800468e:	f043 0301 	orr.w	r3, r3, #1
 8004692:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004694:	f7fd fdc2 	bl	800221c <HAL_GetTick>
 8004698:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800469a:	e008      	b.n	80046ae <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800469c:	f7fd fdbe 	bl	800221c <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d901      	bls.n	80046ae <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80046aa:	2303      	movs	r3, #3
 80046ac:	e1c7      	b.n	8004a3e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046ae:	4b30      	ldr	r3, [pc, #192]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 0302 	and.w	r3, r3, #2
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d0f0      	beq.n	800469c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046ba:	4b2d      	ldr	r3, [pc, #180]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	691b      	ldr	r3, [r3, #16]
 80046c6:	00db      	lsls	r3, r3, #3
 80046c8:	4929      	ldr	r1, [pc, #164]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 80046ca:	4313      	orrs	r3, r2
 80046cc:	600b      	str	r3, [r1, #0]
 80046ce:	e018      	b.n	8004702 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046d0:	4b27      	ldr	r3, [pc, #156]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a26      	ldr	r2, [pc, #152]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 80046d6:	f023 0301 	bic.w	r3, r3, #1
 80046da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046dc:	f7fd fd9e 	bl	800221c <HAL_GetTick>
 80046e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046e2:	e008      	b.n	80046f6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046e4:	f7fd fd9a 	bl	800221c <HAL_GetTick>
 80046e8:	4602      	mov	r2, r0
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d901      	bls.n	80046f6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	e1a3      	b.n	8004a3e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046f6:	4b1e      	ldr	r3, [pc, #120]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 0302 	and.w	r3, r3, #2
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d1f0      	bne.n	80046e4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f003 0308 	and.w	r3, r3, #8
 800470a:	2b00      	cmp	r3, #0
 800470c:	d038      	beq.n	8004780 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	695b      	ldr	r3, [r3, #20]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d019      	beq.n	800474a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004716:	4b16      	ldr	r3, [pc, #88]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 8004718:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800471a:	4a15      	ldr	r2, [pc, #84]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 800471c:	f043 0301 	orr.w	r3, r3, #1
 8004720:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004722:	f7fd fd7b 	bl	800221c <HAL_GetTick>
 8004726:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004728:	e008      	b.n	800473c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800472a:	f7fd fd77 	bl	800221c <HAL_GetTick>
 800472e:	4602      	mov	r2, r0
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	2b02      	cmp	r3, #2
 8004736:	d901      	bls.n	800473c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004738:	2303      	movs	r3, #3
 800473a:	e180      	b.n	8004a3e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800473c:	4b0c      	ldr	r3, [pc, #48]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 800473e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004740:	f003 0302 	and.w	r3, r3, #2
 8004744:	2b00      	cmp	r3, #0
 8004746:	d0f0      	beq.n	800472a <HAL_RCC_OscConfig+0x23a>
 8004748:	e01a      	b.n	8004780 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800474a:	4b09      	ldr	r3, [pc, #36]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 800474c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800474e:	4a08      	ldr	r2, [pc, #32]	@ (8004770 <HAL_RCC_OscConfig+0x280>)
 8004750:	f023 0301 	bic.w	r3, r3, #1
 8004754:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004756:	f7fd fd61 	bl	800221c <HAL_GetTick>
 800475a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800475c:	e00a      	b.n	8004774 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800475e:	f7fd fd5d 	bl	800221c <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	2b02      	cmp	r3, #2
 800476a:	d903      	bls.n	8004774 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800476c:	2303      	movs	r3, #3
 800476e:	e166      	b.n	8004a3e <HAL_RCC_OscConfig+0x54e>
 8004770:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004774:	4b92      	ldr	r3, [pc, #584]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 8004776:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004778:	f003 0302 	and.w	r3, r3, #2
 800477c:	2b00      	cmp	r3, #0
 800477e:	d1ee      	bne.n	800475e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 0304 	and.w	r3, r3, #4
 8004788:	2b00      	cmp	r3, #0
 800478a:	f000 80a4 	beq.w	80048d6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800478e:	4b8c      	ldr	r3, [pc, #560]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 8004790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004792:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004796:	2b00      	cmp	r3, #0
 8004798:	d10d      	bne.n	80047b6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800479a:	4b89      	ldr	r3, [pc, #548]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 800479c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800479e:	4a88      	ldr	r2, [pc, #544]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 80047a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80047a6:	4b86      	ldr	r3, [pc, #536]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 80047a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047ae:	60bb      	str	r3, [r7, #8]
 80047b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047b2:	2301      	movs	r3, #1
 80047b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047b6:	4b83      	ldr	r3, [pc, #524]	@ (80049c4 <HAL_RCC_OscConfig+0x4d4>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d118      	bne.n	80047f4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80047c2:	4b80      	ldr	r3, [pc, #512]	@ (80049c4 <HAL_RCC_OscConfig+0x4d4>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a7f      	ldr	r2, [pc, #508]	@ (80049c4 <HAL_RCC_OscConfig+0x4d4>)
 80047c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047ce:	f7fd fd25 	bl	800221c <HAL_GetTick>
 80047d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047d4:	e008      	b.n	80047e8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047d6:	f7fd fd21 	bl	800221c <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	2b64      	cmp	r3, #100	@ 0x64
 80047e2:	d901      	bls.n	80047e8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	e12a      	b.n	8004a3e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047e8:	4b76      	ldr	r3, [pc, #472]	@ (80049c4 <HAL_RCC_OscConfig+0x4d4>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d0f0      	beq.n	80047d6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d106      	bne.n	800480a <HAL_RCC_OscConfig+0x31a>
 80047fc:	4b70      	ldr	r3, [pc, #448]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 80047fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004800:	4a6f      	ldr	r2, [pc, #444]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 8004802:	f043 0301 	orr.w	r3, r3, #1
 8004806:	6713      	str	r3, [r2, #112]	@ 0x70
 8004808:	e02d      	b.n	8004866 <HAL_RCC_OscConfig+0x376>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d10c      	bne.n	800482c <HAL_RCC_OscConfig+0x33c>
 8004812:	4b6b      	ldr	r3, [pc, #428]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 8004814:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004816:	4a6a      	ldr	r2, [pc, #424]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 8004818:	f023 0301 	bic.w	r3, r3, #1
 800481c:	6713      	str	r3, [r2, #112]	@ 0x70
 800481e:	4b68      	ldr	r3, [pc, #416]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 8004820:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004822:	4a67      	ldr	r2, [pc, #412]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 8004824:	f023 0304 	bic.w	r3, r3, #4
 8004828:	6713      	str	r3, [r2, #112]	@ 0x70
 800482a:	e01c      	b.n	8004866 <HAL_RCC_OscConfig+0x376>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	2b05      	cmp	r3, #5
 8004832:	d10c      	bne.n	800484e <HAL_RCC_OscConfig+0x35e>
 8004834:	4b62      	ldr	r3, [pc, #392]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 8004836:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004838:	4a61      	ldr	r2, [pc, #388]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 800483a:	f043 0304 	orr.w	r3, r3, #4
 800483e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004840:	4b5f      	ldr	r3, [pc, #380]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 8004842:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004844:	4a5e      	ldr	r2, [pc, #376]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 8004846:	f043 0301 	orr.w	r3, r3, #1
 800484a:	6713      	str	r3, [r2, #112]	@ 0x70
 800484c:	e00b      	b.n	8004866 <HAL_RCC_OscConfig+0x376>
 800484e:	4b5c      	ldr	r3, [pc, #368]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 8004850:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004852:	4a5b      	ldr	r2, [pc, #364]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 8004854:	f023 0301 	bic.w	r3, r3, #1
 8004858:	6713      	str	r3, [r2, #112]	@ 0x70
 800485a:	4b59      	ldr	r3, [pc, #356]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 800485c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800485e:	4a58      	ldr	r2, [pc, #352]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 8004860:	f023 0304 	bic.w	r3, r3, #4
 8004864:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d015      	beq.n	800489a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800486e:	f7fd fcd5 	bl	800221c <HAL_GetTick>
 8004872:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004874:	e00a      	b.n	800488c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004876:	f7fd fcd1 	bl	800221c <HAL_GetTick>
 800487a:	4602      	mov	r2, r0
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	1ad3      	subs	r3, r2, r3
 8004880:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004884:	4293      	cmp	r3, r2
 8004886:	d901      	bls.n	800488c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004888:	2303      	movs	r3, #3
 800488a:	e0d8      	b.n	8004a3e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800488c:	4b4c      	ldr	r3, [pc, #304]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 800488e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004890:	f003 0302 	and.w	r3, r3, #2
 8004894:	2b00      	cmp	r3, #0
 8004896:	d0ee      	beq.n	8004876 <HAL_RCC_OscConfig+0x386>
 8004898:	e014      	b.n	80048c4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800489a:	f7fd fcbf 	bl	800221c <HAL_GetTick>
 800489e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048a0:	e00a      	b.n	80048b8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048a2:	f7fd fcbb 	bl	800221c <HAL_GetTick>
 80048a6:	4602      	mov	r2, r0
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d901      	bls.n	80048b8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80048b4:	2303      	movs	r3, #3
 80048b6:	e0c2      	b.n	8004a3e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048b8:	4b41      	ldr	r3, [pc, #260]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 80048ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048bc:	f003 0302 	and.w	r3, r3, #2
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d1ee      	bne.n	80048a2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80048c4:	7dfb      	ldrb	r3, [r7, #23]
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d105      	bne.n	80048d6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048ca:	4b3d      	ldr	r3, [pc, #244]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 80048cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ce:	4a3c      	ldr	r2, [pc, #240]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 80048d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048d4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	699b      	ldr	r3, [r3, #24]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	f000 80ae 	beq.w	8004a3c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048e0:	4b37      	ldr	r3, [pc, #220]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	f003 030c 	and.w	r3, r3, #12
 80048e8:	2b08      	cmp	r3, #8
 80048ea:	d06d      	beq.n	80049c8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	699b      	ldr	r3, [r3, #24]
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	d14b      	bne.n	800498c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048f4:	4b32      	ldr	r3, [pc, #200]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a31      	ldr	r2, [pc, #196]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 80048fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004900:	f7fd fc8c 	bl	800221c <HAL_GetTick>
 8004904:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004906:	e008      	b.n	800491a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004908:	f7fd fc88 	bl	800221c <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b02      	cmp	r3, #2
 8004914:	d901      	bls.n	800491a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e091      	b.n	8004a3e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800491a:	4b29      	ldr	r3, [pc, #164]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004922:	2b00      	cmp	r3, #0
 8004924:	d1f0      	bne.n	8004908 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	69da      	ldr	r2, [r3, #28]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a1b      	ldr	r3, [r3, #32]
 800492e:	431a      	orrs	r2, r3
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004934:	019b      	lsls	r3, r3, #6
 8004936:	431a      	orrs	r2, r3
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800493c:	085b      	lsrs	r3, r3, #1
 800493e:	3b01      	subs	r3, #1
 8004940:	041b      	lsls	r3, r3, #16
 8004942:	431a      	orrs	r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004948:	061b      	lsls	r3, r3, #24
 800494a:	431a      	orrs	r2, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004950:	071b      	lsls	r3, r3, #28
 8004952:	491b      	ldr	r1, [pc, #108]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 8004954:	4313      	orrs	r3, r2
 8004956:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004958:	4b19      	ldr	r3, [pc, #100]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a18      	ldr	r2, [pc, #96]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 800495e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004962:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004964:	f7fd fc5a 	bl	800221c <HAL_GetTick>
 8004968:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800496a:	e008      	b.n	800497e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800496c:	f7fd fc56 	bl	800221c <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	2b02      	cmp	r3, #2
 8004978:	d901      	bls.n	800497e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e05f      	b.n	8004a3e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800497e:	4b10      	ldr	r3, [pc, #64]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d0f0      	beq.n	800496c <HAL_RCC_OscConfig+0x47c>
 800498a:	e057      	b.n	8004a3c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800498c:	4b0c      	ldr	r3, [pc, #48]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a0b      	ldr	r2, [pc, #44]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 8004992:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004996:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004998:	f7fd fc40 	bl	800221c <HAL_GetTick>
 800499c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800499e:	e008      	b.n	80049b2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049a0:	f7fd fc3c 	bl	800221c <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	d901      	bls.n	80049b2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e045      	b.n	8004a3e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049b2:	4b03      	ldr	r3, [pc, #12]	@ (80049c0 <HAL_RCC_OscConfig+0x4d0>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d1f0      	bne.n	80049a0 <HAL_RCC_OscConfig+0x4b0>
 80049be:	e03d      	b.n	8004a3c <HAL_RCC_OscConfig+0x54c>
 80049c0:	40023800 	.word	0x40023800
 80049c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80049c8:	4b1f      	ldr	r3, [pc, #124]	@ (8004a48 <HAL_RCC_OscConfig+0x558>)
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	699b      	ldr	r3, [r3, #24]
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d030      	beq.n	8004a38 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d129      	bne.n	8004a38 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d122      	bne.n	8004a38 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80049f2:	68fa      	ldr	r2, [r7, #12]
 80049f4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80049f8:	4013      	ands	r3, r2
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80049fe:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d119      	bne.n	8004a38 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a0e:	085b      	lsrs	r3, r3, #1
 8004a10:	3b01      	subs	r3, #1
 8004a12:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d10f      	bne.n	8004a38 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a22:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d107      	bne.n	8004a38 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a32:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d001      	beq.n	8004a3c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e000      	b.n	8004a3e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3718      	adds	r7, #24
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	bf00      	nop
 8004a48:	40023800 	.word	0x40023800

08004a4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004a56:	2300      	movs	r3, #0
 8004a58:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d101      	bne.n	8004a64 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e0d0      	b.n	8004c06 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a64:	4b6a      	ldr	r3, [pc, #424]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 030f 	and.w	r3, r3, #15
 8004a6c:	683a      	ldr	r2, [r7, #0]
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d910      	bls.n	8004a94 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a72:	4b67      	ldr	r3, [pc, #412]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f023 020f 	bic.w	r2, r3, #15
 8004a7a:	4965      	ldr	r1, [pc, #404]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a82:	4b63      	ldr	r3, [pc, #396]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 030f 	and.w	r3, r3, #15
 8004a8a:	683a      	ldr	r2, [r7, #0]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d001      	beq.n	8004a94 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e0b8      	b.n	8004c06 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0302 	and.w	r3, r3, #2
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d020      	beq.n	8004ae2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0304 	and.w	r3, r3, #4
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d005      	beq.n	8004ab8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004aac:	4b59      	ldr	r3, [pc, #356]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	4a58      	ldr	r2, [pc, #352]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004ab2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004ab6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0308 	and.w	r3, r3, #8
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d005      	beq.n	8004ad0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ac4:	4b53      	ldr	r3, [pc, #332]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	4a52      	ldr	r2, [pc, #328]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004aca:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004ace:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ad0:	4b50      	ldr	r3, [pc, #320]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	494d      	ldr	r1, [pc, #308]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 0301 	and.w	r3, r3, #1
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d040      	beq.n	8004b70 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d107      	bne.n	8004b06 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004af6:	4b47      	ldr	r3, [pc, #284]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d115      	bne.n	8004b2e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e07f      	b.n	8004c06 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	2b02      	cmp	r3, #2
 8004b0c:	d107      	bne.n	8004b1e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b0e:	4b41      	ldr	r3, [pc, #260]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d109      	bne.n	8004b2e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e073      	b.n	8004c06 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b1e:	4b3d      	ldr	r3, [pc, #244]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 0302 	and.w	r3, r3, #2
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d101      	bne.n	8004b2e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e06b      	b.n	8004c06 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b2e:	4b39      	ldr	r3, [pc, #228]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	f023 0203 	bic.w	r2, r3, #3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	4936      	ldr	r1, [pc, #216]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b40:	f7fd fb6c 	bl	800221c <HAL_GetTick>
 8004b44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b46:	e00a      	b.n	8004b5e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b48:	f7fd fb68 	bl	800221c <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d901      	bls.n	8004b5e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e053      	b.n	8004c06 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b5e:	4b2d      	ldr	r3, [pc, #180]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	f003 020c 	and.w	r2, r3, #12
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d1eb      	bne.n	8004b48 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b70:	4b27      	ldr	r3, [pc, #156]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 030f 	and.w	r3, r3, #15
 8004b78:	683a      	ldr	r2, [r7, #0]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d210      	bcs.n	8004ba0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b7e:	4b24      	ldr	r3, [pc, #144]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f023 020f 	bic.w	r2, r3, #15
 8004b86:	4922      	ldr	r1, [pc, #136]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b8e:	4b20      	ldr	r3, [pc, #128]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 030f 	and.w	r3, r3, #15
 8004b96:	683a      	ldr	r2, [r7, #0]
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d001      	beq.n	8004ba0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e032      	b.n	8004c06 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0304 	and.w	r3, r3, #4
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d008      	beq.n	8004bbe <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bac:	4b19      	ldr	r3, [pc, #100]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	4916      	ldr	r1, [pc, #88]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 0308 	and.w	r3, r3, #8
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d009      	beq.n	8004bde <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004bca:	4b12      	ldr	r3, [pc, #72]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	00db      	lsls	r3, r3, #3
 8004bd8:	490e      	ldr	r1, [pc, #56]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004bde:	f000 f821 	bl	8004c24 <HAL_RCC_GetSysClockFreq>
 8004be2:	4602      	mov	r2, r0
 8004be4:	4b0b      	ldr	r3, [pc, #44]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	091b      	lsrs	r3, r3, #4
 8004bea:	f003 030f 	and.w	r3, r3, #15
 8004bee:	490a      	ldr	r1, [pc, #40]	@ (8004c18 <HAL_RCC_ClockConfig+0x1cc>)
 8004bf0:	5ccb      	ldrb	r3, [r1, r3]
 8004bf2:	fa22 f303 	lsr.w	r3, r2, r3
 8004bf6:	4a09      	ldr	r2, [pc, #36]	@ (8004c1c <HAL_RCC_ClockConfig+0x1d0>)
 8004bf8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004bfa:	4b09      	ldr	r3, [pc, #36]	@ (8004c20 <HAL_RCC_ClockConfig+0x1d4>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f7fc fe36 	bl	8001870 <HAL_InitTick>

  return HAL_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3710      	adds	r7, #16
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	40023c00 	.word	0x40023c00
 8004c14:	40023800 	.word	0x40023800
 8004c18:	08019cd0 	.word	0x08019cd0
 8004c1c:	20000000 	.word	0x20000000
 8004c20:	20000004 	.word	0x20000004

08004c24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c28:	b094      	sub	sp, #80	@ 0x50
 8004c2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c30:	2300      	movs	r3, #0
 8004c32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c34:	2300      	movs	r3, #0
 8004c36:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c3c:	4b79      	ldr	r3, [pc, #484]	@ (8004e24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	f003 030c 	and.w	r3, r3, #12
 8004c44:	2b08      	cmp	r3, #8
 8004c46:	d00d      	beq.n	8004c64 <HAL_RCC_GetSysClockFreq+0x40>
 8004c48:	2b08      	cmp	r3, #8
 8004c4a:	f200 80e1 	bhi.w	8004e10 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d002      	beq.n	8004c58 <HAL_RCC_GetSysClockFreq+0x34>
 8004c52:	2b04      	cmp	r3, #4
 8004c54:	d003      	beq.n	8004c5e <HAL_RCC_GetSysClockFreq+0x3a>
 8004c56:	e0db      	b.n	8004e10 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c58:	4b73      	ldr	r3, [pc, #460]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c5a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c5c:	e0db      	b.n	8004e16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c5e:	4b73      	ldr	r3, [pc, #460]	@ (8004e2c <HAL_RCC_GetSysClockFreq+0x208>)
 8004c60:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c62:	e0d8      	b.n	8004e16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c64:	4b6f      	ldr	r3, [pc, #444]	@ (8004e24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c6c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004c6e:	4b6d      	ldr	r3, [pc, #436]	@ (8004e24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d063      	beq.n	8004d42 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c7a:	4b6a      	ldr	r3, [pc, #424]	@ (8004e24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	099b      	lsrs	r3, r3, #6
 8004c80:	2200      	movs	r2, #0
 8004c82:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c84:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c8e:	2300      	movs	r3, #0
 8004c90:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c92:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004c96:	4622      	mov	r2, r4
 8004c98:	462b      	mov	r3, r5
 8004c9a:	f04f 0000 	mov.w	r0, #0
 8004c9e:	f04f 0100 	mov.w	r1, #0
 8004ca2:	0159      	lsls	r1, r3, #5
 8004ca4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ca8:	0150      	lsls	r0, r2, #5
 8004caa:	4602      	mov	r2, r0
 8004cac:	460b      	mov	r3, r1
 8004cae:	4621      	mov	r1, r4
 8004cb0:	1a51      	subs	r1, r2, r1
 8004cb2:	6139      	str	r1, [r7, #16]
 8004cb4:	4629      	mov	r1, r5
 8004cb6:	eb63 0301 	sbc.w	r3, r3, r1
 8004cba:	617b      	str	r3, [r7, #20]
 8004cbc:	f04f 0200 	mov.w	r2, #0
 8004cc0:	f04f 0300 	mov.w	r3, #0
 8004cc4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004cc8:	4659      	mov	r1, fp
 8004cca:	018b      	lsls	r3, r1, #6
 8004ccc:	4651      	mov	r1, sl
 8004cce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004cd2:	4651      	mov	r1, sl
 8004cd4:	018a      	lsls	r2, r1, #6
 8004cd6:	4651      	mov	r1, sl
 8004cd8:	ebb2 0801 	subs.w	r8, r2, r1
 8004cdc:	4659      	mov	r1, fp
 8004cde:	eb63 0901 	sbc.w	r9, r3, r1
 8004ce2:	f04f 0200 	mov.w	r2, #0
 8004ce6:	f04f 0300 	mov.w	r3, #0
 8004cea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004cee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004cf2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004cf6:	4690      	mov	r8, r2
 8004cf8:	4699      	mov	r9, r3
 8004cfa:	4623      	mov	r3, r4
 8004cfc:	eb18 0303 	adds.w	r3, r8, r3
 8004d00:	60bb      	str	r3, [r7, #8]
 8004d02:	462b      	mov	r3, r5
 8004d04:	eb49 0303 	adc.w	r3, r9, r3
 8004d08:	60fb      	str	r3, [r7, #12]
 8004d0a:	f04f 0200 	mov.w	r2, #0
 8004d0e:	f04f 0300 	mov.w	r3, #0
 8004d12:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004d16:	4629      	mov	r1, r5
 8004d18:	024b      	lsls	r3, r1, #9
 8004d1a:	4621      	mov	r1, r4
 8004d1c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004d20:	4621      	mov	r1, r4
 8004d22:	024a      	lsls	r2, r1, #9
 8004d24:	4610      	mov	r0, r2
 8004d26:	4619      	mov	r1, r3
 8004d28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d30:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004d34:	f7fb faec 	bl	8000310 <__aeabi_uldivmod>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	460b      	mov	r3, r1
 8004d3c:	4613      	mov	r3, r2
 8004d3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d40:	e058      	b.n	8004df4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d42:	4b38      	ldr	r3, [pc, #224]	@ (8004e24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	099b      	lsrs	r3, r3, #6
 8004d48:	2200      	movs	r2, #0
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	4611      	mov	r1, r2
 8004d4e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004d52:	623b      	str	r3, [r7, #32]
 8004d54:	2300      	movs	r3, #0
 8004d56:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d58:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004d5c:	4642      	mov	r2, r8
 8004d5e:	464b      	mov	r3, r9
 8004d60:	f04f 0000 	mov.w	r0, #0
 8004d64:	f04f 0100 	mov.w	r1, #0
 8004d68:	0159      	lsls	r1, r3, #5
 8004d6a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d6e:	0150      	lsls	r0, r2, #5
 8004d70:	4602      	mov	r2, r0
 8004d72:	460b      	mov	r3, r1
 8004d74:	4641      	mov	r1, r8
 8004d76:	ebb2 0a01 	subs.w	sl, r2, r1
 8004d7a:	4649      	mov	r1, r9
 8004d7c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d80:	f04f 0200 	mov.w	r2, #0
 8004d84:	f04f 0300 	mov.w	r3, #0
 8004d88:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004d8c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004d90:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004d94:	ebb2 040a 	subs.w	r4, r2, sl
 8004d98:	eb63 050b 	sbc.w	r5, r3, fp
 8004d9c:	f04f 0200 	mov.w	r2, #0
 8004da0:	f04f 0300 	mov.w	r3, #0
 8004da4:	00eb      	lsls	r3, r5, #3
 8004da6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004daa:	00e2      	lsls	r2, r4, #3
 8004dac:	4614      	mov	r4, r2
 8004dae:	461d      	mov	r5, r3
 8004db0:	4643      	mov	r3, r8
 8004db2:	18e3      	adds	r3, r4, r3
 8004db4:	603b      	str	r3, [r7, #0]
 8004db6:	464b      	mov	r3, r9
 8004db8:	eb45 0303 	adc.w	r3, r5, r3
 8004dbc:	607b      	str	r3, [r7, #4]
 8004dbe:	f04f 0200 	mov.w	r2, #0
 8004dc2:	f04f 0300 	mov.w	r3, #0
 8004dc6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004dca:	4629      	mov	r1, r5
 8004dcc:	028b      	lsls	r3, r1, #10
 8004dce:	4621      	mov	r1, r4
 8004dd0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004dd4:	4621      	mov	r1, r4
 8004dd6:	028a      	lsls	r2, r1, #10
 8004dd8:	4610      	mov	r0, r2
 8004dda:	4619      	mov	r1, r3
 8004ddc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dde:	2200      	movs	r2, #0
 8004de0:	61bb      	str	r3, [r7, #24]
 8004de2:	61fa      	str	r2, [r7, #28]
 8004de4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004de8:	f7fb fa92 	bl	8000310 <__aeabi_uldivmod>
 8004dec:	4602      	mov	r2, r0
 8004dee:	460b      	mov	r3, r1
 8004df0:	4613      	mov	r3, r2
 8004df2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004df4:	4b0b      	ldr	r3, [pc, #44]	@ (8004e24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	0c1b      	lsrs	r3, r3, #16
 8004dfa:	f003 0303 	and.w	r3, r3, #3
 8004dfe:	3301      	adds	r3, #1
 8004e00:	005b      	lsls	r3, r3, #1
 8004e02:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004e04:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e0c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e0e:	e002      	b.n	8004e16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e10:	4b05      	ldr	r3, [pc, #20]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e12:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	3750      	adds	r7, #80	@ 0x50
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e22:	bf00      	nop
 8004e24:	40023800 	.word	0x40023800
 8004e28:	00f42400 	.word	0x00f42400
 8004e2c:	007a1200 	.word	0x007a1200

08004e30 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e30:	b480      	push	{r7}
 8004e32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e34:	4b03      	ldr	r3, [pc, #12]	@ (8004e44 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e36:	681b      	ldr	r3, [r3, #0]
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	20000000 	.word	0x20000000

08004e48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e4c:	f7ff fff0 	bl	8004e30 <HAL_RCC_GetHCLKFreq>
 8004e50:	4602      	mov	r2, r0
 8004e52:	4b05      	ldr	r3, [pc, #20]	@ (8004e68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	0a9b      	lsrs	r3, r3, #10
 8004e58:	f003 0307 	and.w	r3, r3, #7
 8004e5c:	4903      	ldr	r1, [pc, #12]	@ (8004e6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e5e:	5ccb      	ldrb	r3, [r1, r3]
 8004e60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	40023800 	.word	0x40023800
 8004e6c:	08019ce0 	.word	0x08019ce0

08004e70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004e74:	f7ff ffdc 	bl	8004e30 <HAL_RCC_GetHCLKFreq>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	4b05      	ldr	r3, [pc, #20]	@ (8004e90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	0b5b      	lsrs	r3, r3, #13
 8004e80:	f003 0307 	and.w	r3, r3, #7
 8004e84:	4903      	ldr	r1, [pc, #12]	@ (8004e94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e86:	5ccb      	ldrb	r3, [r1, r3]
 8004e88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	bd80      	pop	{r7, pc}
 8004e90:	40023800 	.word	0x40023800
 8004e94:	08019ce0 	.word	0x08019ce0

08004e98 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	220f      	movs	r2, #15
 8004ea6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004ea8:	4b12      	ldr	r3, [pc, #72]	@ (8004ef4 <HAL_RCC_GetClockConfig+0x5c>)
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	f003 0203 	and.w	r2, r3, #3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004eb4:	4b0f      	ldr	r3, [pc, #60]	@ (8004ef4 <HAL_RCC_GetClockConfig+0x5c>)
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8004ef4 <HAL_RCC_GetClockConfig+0x5c>)
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004ecc:	4b09      	ldr	r3, [pc, #36]	@ (8004ef4 <HAL_RCC_GetClockConfig+0x5c>)
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	08db      	lsrs	r3, r3, #3
 8004ed2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004eda:	4b07      	ldr	r3, [pc, #28]	@ (8004ef8 <HAL_RCC_GetClockConfig+0x60>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 020f 	and.w	r2, r3, #15
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	601a      	str	r2, [r3, #0]
}
 8004ee6:	bf00      	nop
 8004ee8:	370c      	adds	r7, #12
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr
 8004ef2:	bf00      	nop
 8004ef4:	40023800 	.word	0x40023800
 8004ef8:	40023c00 	.word	0x40023c00

08004efc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b088      	sub	sp, #32
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004f04:	2300      	movs	r3, #0
 8004f06:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004f10:	2300      	movs	r3, #0
 8004f12:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004f14:	2300      	movs	r3, #0
 8004f16:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 0301 	and.w	r3, r3, #1
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d012      	beq.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004f24:	4b69      	ldr	r3, [pc, #420]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	4a68      	ldr	r2, [pc, #416]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f2a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004f2e:	6093      	str	r3, [r2, #8]
 8004f30:	4b66      	ldr	r3, [pc, #408]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f32:	689a      	ldr	r2, [r3, #8]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f38:	4964      	ldr	r1, [pc, #400]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d101      	bne.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004f46:	2301      	movs	r3, #1
 8004f48:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d017      	beq.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f56:	4b5d      	ldr	r3, [pc, #372]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f5c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f64:	4959      	ldr	r1, [pc, #356]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f66:	4313      	orrs	r3, r2
 8004f68:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f74:	d101      	bne.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004f76:	2301      	movs	r3, #1
 8004f78:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d101      	bne.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004f82:	2301      	movs	r3, #1
 8004f84:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d017      	beq.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004f92:	4b4e      	ldr	r3, [pc, #312]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f98:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fa0:	494a      	ldr	r1, [pc, #296]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fb0:	d101      	bne.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d101      	bne.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d001      	beq.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 0320 	and.w	r3, r3, #32
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	f000 808b 	beq.w	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004fe0:	4b3a      	ldr	r3, [pc, #232]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe4:	4a39      	ldr	r2, [pc, #228]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fe6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fea:	6413      	str	r3, [r2, #64]	@ 0x40
 8004fec:	4b37      	ldr	r3, [pc, #220]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ff4:	60bb      	str	r3, [r7, #8]
 8004ff6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004ff8:	4b35      	ldr	r3, [pc, #212]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a34      	ldr	r2, [pc, #208]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ffe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005002:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005004:	f7fd f90a 	bl	800221c <HAL_GetTick>
 8005008:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800500a:	e008      	b.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800500c:	f7fd f906 	bl	800221c <HAL_GetTick>
 8005010:	4602      	mov	r2, r0
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	2b64      	cmp	r3, #100	@ 0x64
 8005018:	d901      	bls.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e38f      	b.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800501e:	4b2c      	ldr	r3, [pc, #176]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005026:	2b00      	cmp	r3, #0
 8005028:	d0f0      	beq.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800502a:	4b28      	ldr	r3, [pc, #160]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800502c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800502e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005032:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d035      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800503e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005042:	693a      	ldr	r2, [r7, #16]
 8005044:	429a      	cmp	r2, r3
 8005046:	d02e      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005048:	4b20      	ldr	r3, [pc, #128]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800504a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800504c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005050:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005052:	4b1e      	ldr	r3, [pc, #120]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005056:	4a1d      	ldr	r2, [pc, #116]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005058:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800505c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800505e:	4b1b      	ldr	r3, [pc, #108]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005062:	4a1a      	ldr	r2, [pc, #104]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005064:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005068:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800506a:	4a18      	ldr	r2, [pc, #96]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005070:	4b16      	ldr	r3, [pc, #88]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005072:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005074:	f003 0301 	and.w	r3, r3, #1
 8005078:	2b01      	cmp	r3, #1
 800507a:	d114      	bne.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800507c:	f7fd f8ce 	bl	800221c <HAL_GetTick>
 8005080:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005082:	e00a      	b.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005084:	f7fd f8ca 	bl	800221c <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005092:	4293      	cmp	r3, r2
 8005094:	d901      	bls.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005096:	2303      	movs	r3, #3
 8005098:	e351      	b.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800509a:	4b0c      	ldr	r3, [pc, #48]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800509c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800509e:	f003 0302 	and.w	r3, r3, #2
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d0ee      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050b2:	d111      	bne.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80050b4:	4b05      	ldr	r3, [pc, #20]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80050c0:	4b04      	ldr	r3, [pc, #16]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80050c2:	400b      	ands	r3, r1
 80050c4:	4901      	ldr	r1, [pc, #4]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050c6:	4313      	orrs	r3, r2
 80050c8:	608b      	str	r3, [r1, #8]
 80050ca:	e00b      	b.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80050cc:	40023800 	.word	0x40023800
 80050d0:	40007000 	.word	0x40007000
 80050d4:	0ffffcff 	.word	0x0ffffcff
 80050d8:	4bac      	ldr	r3, [pc, #688]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	4aab      	ldr	r2, [pc, #684]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050de:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80050e2:	6093      	str	r3, [r2, #8]
 80050e4:	4ba9      	ldr	r3, [pc, #676]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050e6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050f0:	49a6      	ldr	r1, [pc, #664]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050f2:	4313      	orrs	r3, r2
 80050f4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 0310 	and.w	r3, r3, #16
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d010      	beq.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005102:	4ba2      	ldr	r3, [pc, #648]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005104:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005108:	4aa0      	ldr	r2, [pc, #640]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800510a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800510e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005112:	4b9e      	ldr	r3, [pc, #632]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005114:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800511c:	499b      	ldr	r1, [pc, #620]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800511e:	4313      	orrs	r3, r2
 8005120:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800512c:	2b00      	cmp	r3, #0
 800512e:	d00a      	beq.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005130:	4b96      	ldr	r3, [pc, #600]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005132:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005136:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800513e:	4993      	ldr	r1, [pc, #588]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005140:	4313      	orrs	r3, r2
 8005142:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800514e:	2b00      	cmp	r3, #0
 8005150:	d00a      	beq.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005152:	4b8e      	ldr	r3, [pc, #568]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005154:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005158:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005160:	498a      	ldr	r1, [pc, #552]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005162:	4313      	orrs	r3, r2
 8005164:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005170:	2b00      	cmp	r3, #0
 8005172:	d00a      	beq.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005174:	4b85      	ldr	r3, [pc, #532]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005176:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800517a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005182:	4982      	ldr	r1, [pc, #520]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005184:	4313      	orrs	r3, r2
 8005186:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005192:	2b00      	cmp	r3, #0
 8005194:	d00a      	beq.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005196:	4b7d      	ldr	r3, [pc, #500]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005198:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800519c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051a4:	4979      	ldr	r1, [pc, #484]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051a6:	4313      	orrs	r3, r2
 80051a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d00a      	beq.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80051b8:	4b74      	ldr	r3, [pc, #464]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051be:	f023 0203 	bic.w	r2, r3, #3
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051c6:	4971      	ldr	r1, [pc, #452]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051c8:	4313      	orrs	r3, r2
 80051ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d00a      	beq.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80051da:	4b6c      	ldr	r3, [pc, #432]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051e0:	f023 020c 	bic.w	r2, r3, #12
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051e8:	4968      	ldr	r1, [pc, #416]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051ea:	4313      	orrs	r3, r2
 80051ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d00a      	beq.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80051fc:	4b63      	ldr	r3, [pc, #396]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005202:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800520a:	4960      	ldr	r1, [pc, #384]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800520c:	4313      	orrs	r3, r2
 800520e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800521a:	2b00      	cmp	r3, #0
 800521c:	d00a      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800521e:	4b5b      	ldr	r3, [pc, #364]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005220:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005224:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800522c:	4957      	ldr	r1, [pc, #348]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800522e:	4313      	orrs	r3, r2
 8005230:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800523c:	2b00      	cmp	r3, #0
 800523e:	d00a      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005240:	4b52      	ldr	r3, [pc, #328]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005242:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005246:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800524e:	494f      	ldr	r1, [pc, #316]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005250:	4313      	orrs	r3, r2
 8005252:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800525e:	2b00      	cmp	r3, #0
 8005260:	d00a      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005262:	4b4a      	ldr	r3, [pc, #296]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005264:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005268:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005270:	4946      	ldr	r1, [pc, #280]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005272:	4313      	orrs	r3, r2
 8005274:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00a      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005284:	4b41      	ldr	r3, [pc, #260]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800528a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005292:	493e      	ldr	r1, [pc, #248]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005294:	4313      	orrs	r3, r2
 8005296:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00a      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80052a6:	4b39      	ldr	r3, [pc, #228]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ac:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052b4:	4935      	ldr	r1, [pc, #212]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052b6:	4313      	orrs	r3, r2
 80052b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d00a      	beq.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80052c8:	4b30      	ldr	r3, [pc, #192]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ce:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80052d6:	492d      	ldr	r1, [pc, #180]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052d8:	4313      	orrs	r3, r2
 80052da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d011      	beq.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80052ea:	4b28      	ldr	r3, [pc, #160]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052f0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80052f8:	4924      	ldr	r1, [pc, #144]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052fa:	4313      	orrs	r3, r2
 80052fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005304:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005308:	d101      	bne.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800530a:	2301      	movs	r3, #1
 800530c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 0308 	and.w	r3, r3, #8
 8005316:	2b00      	cmp	r3, #0
 8005318:	d001      	beq.n	800531e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800531a:	2301      	movs	r3, #1
 800531c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00a      	beq.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800532a:	4b18      	ldr	r3, [pc, #96]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800532c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005330:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005338:	4914      	ldr	r1, [pc, #80]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800533a:	4313      	orrs	r3, r2
 800533c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005348:	2b00      	cmp	r3, #0
 800534a:	d00b      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800534c:	4b0f      	ldr	r3, [pc, #60]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800534e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005352:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800535c:	490b      	ldr	r1, [pc, #44]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800535e:	4313      	orrs	r3, r2
 8005360:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800536c:	2b00      	cmp	r3, #0
 800536e:	d00f      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005370:	4b06      	ldr	r3, [pc, #24]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005376:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005380:	4902      	ldr	r1, [pc, #8]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005382:	4313      	orrs	r3, r2
 8005384:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005388:	e002      	b.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800538a:	bf00      	nop
 800538c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005398:	2b00      	cmp	r3, #0
 800539a:	d00b      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800539c:	4b8a      	ldr	r3, [pc, #552]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800539e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80053a2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ac:	4986      	ldr	r1, [pc, #536]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053ae:	4313      	orrs	r3, r2
 80053b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d00b      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80053c0:	4b81      	ldr	r3, [pc, #516]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80053c6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80053d0:	497d      	ldr	r1, [pc, #500]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053d2:	4313      	orrs	r3, r2
 80053d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d006      	beq.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	f000 80d6 	beq.w	8005598 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80053ec:	4b76      	ldr	r3, [pc, #472]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a75      	ldr	r2, [pc, #468]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80053f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053f8:	f7fc ff10 	bl	800221c <HAL_GetTick>
 80053fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80053fe:	e008      	b.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005400:	f7fc ff0c 	bl	800221c <HAL_GetTick>
 8005404:	4602      	mov	r2, r0
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	2b64      	cmp	r3, #100	@ 0x64
 800540c:	d901      	bls.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800540e:	2303      	movs	r3, #3
 8005410:	e195      	b.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005412:	4b6d      	ldr	r3, [pc, #436]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800541a:	2b00      	cmp	r3, #0
 800541c:	d1f0      	bne.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 0301 	and.w	r3, r3, #1
 8005426:	2b00      	cmp	r3, #0
 8005428:	d021      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x572>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800542e:	2b00      	cmp	r3, #0
 8005430:	d11d      	bne.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005432:	4b65      	ldr	r3, [pc, #404]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005434:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005438:	0c1b      	lsrs	r3, r3, #16
 800543a:	f003 0303 	and.w	r3, r3, #3
 800543e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005440:	4b61      	ldr	r3, [pc, #388]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005442:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005446:	0e1b      	lsrs	r3, r3, #24
 8005448:	f003 030f 	and.w	r3, r3, #15
 800544c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	019a      	lsls	r2, r3, #6
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	041b      	lsls	r3, r3, #16
 8005458:	431a      	orrs	r2, r3
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	061b      	lsls	r3, r3, #24
 800545e:	431a      	orrs	r2, r3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	071b      	lsls	r3, r3, #28
 8005466:	4958      	ldr	r1, [pc, #352]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005468:	4313      	orrs	r3, r2
 800546a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005476:	2b00      	cmp	r3, #0
 8005478:	d004      	beq.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800547e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005482:	d00a      	beq.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800548c:	2b00      	cmp	r3, #0
 800548e:	d02e      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005494:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005498:	d129      	bne.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800549a:	4b4b      	ldr	r3, [pc, #300]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800549c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054a0:	0c1b      	lsrs	r3, r3, #16
 80054a2:	f003 0303 	and.w	r3, r3, #3
 80054a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80054a8:	4b47      	ldr	r3, [pc, #284]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054ae:	0f1b      	lsrs	r3, r3, #28
 80054b0:	f003 0307 	and.w	r3, r3, #7
 80054b4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	019a      	lsls	r2, r3, #6
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	041b      	lsls	r3, r3, #16
 80054c0:	431a      	orrs	r2, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	68db      	ldr	r3, [r3, #12]
 80054c6:	061b      	lsls	r3, r3, #24
 80054c8:	431a      	orrs	r2, r3
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	071b      	lsls	r3, r3, #28
 80054ce:	493e      	ldr	r1, [pc, #248]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054d0:	4313      	orrs	r3, r2
 80054d2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80054d6:	4b3c      	ldr	r3, [pc, #240]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80054dc:	f023 021f 	bic.w	r2, r3, #31
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054e4:	3b01      	subs	r3, #1
 80054e6:	4938      	ldr	r1, [pc, #224]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054e8:	4313      	orrs	r3, r2
 80054ea:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d01d      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80054fa:	4b33      	ldr	r3, [pc, #204]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005500:	0e1b      	lsrs	r3, r3, #24
 8005502:	f003 030f 	and.w	r3, r3, #15
 8005506:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005508:	4b2f      	ldr	r3, [pc, #188]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800550a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800550e:	0f1b      	lsrs	r3, r3, #28
 8005510:	f003 0307 	and.w	r3, r3, #7
 8005514:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	019a      	lsls	r2, r3, #6
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	691b      	ldr	r3, [r3, #16]
 8005520:	041b      	lsls	r3, r3, #16
 8005522:	431a      	orrs	r2, r3
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	061b      	lsls	r3, r3, #24
 8005528:	431a      	orrs	r2, r3
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	071b      	lsls	r3, r3, #28
 800552e:	4926      	ldr	r1, [pc, #152]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005530:	4313      	orrs	r3, r2
 8005532:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800553e:	2b00      	cmp	r3, #0
 8005540:	d011      	beq.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	019a      	lsls	r2, r3, #6
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	691b      	ldr	r3, [r3, #16]
 800554c:	041b      	lsls	r3, r3, #16
 800554e:	431a      	orrs	r2, r3
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	061b      	lsls	r3, r3, #24
 8005556:	431a      	orrs	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	071b      	lsls	r3, r3, #28
 800555e:	491a      	ldr	r1, [pc, #104]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005560:	4313      	orrs	r3, r2
 8005562:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005566:	4b18      	ldr	r3, [pc, #96]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a17      	ldr	r2, [pc, #92]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800556c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005570:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005572:	f7fc fe53 	bl	800221c <HAL_GetTick>
 8005576:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005578:	e008      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800557a:	f7fc fe4f 	bl	800221c <HAL_GetTick>
 800557e:	4602      	mov	r2, r0
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	1ad3      	subs	r3, r2, r3
 8005584:	2b64      	cmp	r3, #100	@ 0x64
 8005586:	d901      	bls.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005588:	2303      	movs	r3, #3
 800558a:	e0d8      	b.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800558c:	4b0e      	ldr	r3, [pc, #56]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005594:	2b00      	cmp	r3, #0
 8005596:	d0f0      	beq.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005598:	69bb      	ldr	r3, [r7, #24]
 800559a:	2b01      	cmp	r3, #1
 800559c:	f040 80ce 	bne.w	800573c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80055a0:	4b09      	ldr	r3, [pc, #36]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a08      	ldr	r2, [pc, #32]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80055a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055ac:	f7fc fe36 	bl	800221c <HAL_GetTick>
 80055b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80055b2:	e00b      	b.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80055b4:	f7fc fe32 	bl	800221c <HAL_GetTick>
 80055b8:	4602      	mov	r2, r0
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	1ad3      	subs	r3, r2, r3
 80055be:	2b64      	cmp	r3, #100	@ 0x64
 80055c0:	d904      	bls.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e0bb      	b.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x842>
 80055c6:	bf00      	nop
 80055c8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80055cc:	4b5e      	ldr	r3, [pc, #376]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80055d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80055d8:	d0ec      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d003      	beq.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d009      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d02e      	beq.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d12a      	bne.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005602:	4b51      	ldr	r3, [pc, #324]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005604:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005608:	0c1b      	lsrs	r3, r3, #16
 800560a:	f003 0303 	and.w	r3, r3, #3
 800560e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005610:	4b4d      	ldr	r3, [pc, #308]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005616:	0f1b      	lsrs	r3, r3, #28
 8005618:	f003 0307 	and.w	r3, r3, #7
 800561c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	695b      	ldr	r3, [r3, #20]
 8005622:	019a      	lsls	r2, r3, #6
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	041b      	lsls	r3, r3, #16
 8005628:	431a      	orrs	r2, r3
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	699b      	ldr	r3, [r3, #24]
 800562e:	061b      	lsls	r3, r3, #24
 8005630:	431a      	orrs	r2, r3
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	071b      	lsls	r3, r3, #28
 8005636:	4944      	ldr	r1, [pc, #272]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005638:	4313      	orrs	r3, r2
 800563a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800563e:	4b42      	ldr	r3, [pc, #264]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005640:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005644:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800564c:	3b01      	subs	r3, #1
 800564e:	021b      	lsls	r3, r3, #8
 8005650:	493d      	ldr	r1, [pc, #244]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005652:	4313      	orrs	r3, r2
 8005654:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005660:	2b00      	cmp	r3, #0
 8005662:	d022      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005668:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800566c:	d11d      	bne.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800566e:	4b36      	ldr	r3, [pc, #216]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005670:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005674:	0e1b      	lsrs	r3, r3, #24
 8005676:	f003 030f 	and.w	r3, r3, #15
 800567a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800567c:	4b32      	ldr	r3, [pc, #200]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800567e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005682:	0f1b      	lsrs	r3, r3, #28
 8005684:	f003 0307 	and.w	r3, r3, #7
 8005688:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	695b      	ldr	r3, [r3, #20]
 800568e:	019a      	lsls	r2, r3, #6
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6a1b      	ldr	r3, [r3, #32]
 8005694:	041b      	lsls	r3, r3, #16
 8005696:	431a      	orrs	r2, r3
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	061b      	lsls	r3, r3, #24
 800569c:	431a      	orrs	r2, r3
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	071b      	lsls	r3, r3, #28
 80056a2:	4929      	ldr	r1, [pc, #164]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056a4:	4313      	orrs	r3, r2
 80056a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 0308 	and.w	r3, r3, #8
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d028      	beq.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80056b6:	4b24      	ldr	r3, [pc, #144]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056bc:	0e1b      	lsrs	r3, r3, #24
 80056be:	f003 030f 	and.w	r3, r3, #15
 80056c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80056c4:	4b20      	ldr	r3, [pc, #128]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056ca:	0c1b      	lsrs	r3, r3, #16
 80056cc:	f003 0303 	and.w	r3, r3, #3
 80056d0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	695b      	ldr	r3, [r3, #20]
 80056d6:	019a      	lsls	r2, r3, #6
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	041b      	lsls	r3, r3, #16
 80056dc:	431a      	orrs	r2, r3
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	061b      	lsls	r3, r3, #24
 80056e2:	431a      	orrs	r2, r3
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	69db      	ldr	r3, [r3, #28]
 80056e8:	071b      	lsls	r3, r3, #28
 80056ea:	4917      	ldr	r1, [pc, #92]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056ec:	4313      	orrs	r3, r2
 80056ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80056f2:	4b15      	ldr	r3, [pc, #84]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80056f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005700:	4911      	ldr	r1, [pc, #68]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005702:	4313      	orrs	r3, r2
 8005704:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005708:	4b0f      	ldr	r3, [pc, #60]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a0e      	ldr	r2, [pc, #56]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800570e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005712:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005714:	f7fc fd82 	bl	800221c <HAL_GetTick>
 8005718:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800571a:	e008      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800571c:	f7fc fd7e 	bl	800221c <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	2b64      	cmp	r3, #100	@ 0x64
 8005728:	d901      	bls.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800572a:	2303      	movs	r3, #3
 800572c:	e007      	b.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800572e:	4b06      	ldr	r3, [pc, #24]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005736:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800573a:	d1ef      	bne.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800573c:	2300      	movs	r3, #0
}
 800573e:	4618      	mov	r0, r3
 8005740:	3720      	adds	r7, #32
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop
 8005748:	40023800 	.word	0x40023800

0800574c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b082      	sub	sp, #8
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d101      	bne.n	800575e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e01c      	b.n	8005798 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	795b      	ldrb	r3, [r3, #5]
 8005762:	b2db      	uxtb	r3, r3
 8005764:	2b00      	cmp	r3, #0
 8005766:	d105      	bne.n	8005774 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f7fb ffa0 	bl	80016b4 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2202      	movs	r2, #2
 8005778:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f042 0204 	orr.w	r2, r2, #4
 8005788:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2201      	movs	r2, #1
 800578e:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8005796:	2300      	movs	r3, #0
}
 8005798:	4618      	mov	r0, r3
 800579a:	3708      	adds	r7, #8
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}

080057a0 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b084      	sub	sp, #16
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80057aa:	2300      	movs	r3, #0
 80057ac:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	791b      	ldrb	r3, [r3, #4]
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d101      	bne.n	80057ba <HAL_RNG_GenerateRandomNumber+0x1a>
 80057b6:	2302      	movs	r3, #2
 80057b8:	e044      	b.n	8005844 <HAL_RNG_GenerateRandomNumber+0xa4>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2201      	movs	r2, #1
 80057be:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	795b      	ldrb	r3, [r3, #5]
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d133      	bne.n	8005832 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2202      	movs	r2, #2
 80057ce:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 80057d0:	f7fc fd24 	bl	800221c <HAL_GetTick>
 80057d4:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80057d6:	e018      	b.n	800580a <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80057d8:	f7fc fd20 	bl	800221c <HAL_GetTick>
 80057dc:	4602      	mov	r2, r0
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	1ad3      	subs	r3, r2, r3
 80057e2:	2b02      	cmp	r3, #2
 80057e4:	d911      	bls.n	800580a <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	f003 0301 	and.w	r3, r3, #1
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d00a      	beq.n	800580a <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2201      	movs	r2, #1
 80057f8:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2202      	movs	r2, #2
 80057fe:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2200      	movs	r2, #0
 8005804:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e01c      	b.n	8005844 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	f003 0301 	and.w	r3, r3, #1
 8005814:	2b01      	cmp	r3, #1
 8005816:	d1df      	bne.n	80057d8 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	689a      	ldr	r2, [r3, #8]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	68da      	ldr	r2, [r3, #12]
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2201      	movs	r2, #1
 800582e:	715a      	strb	r2, [r3, #5]
 8005830:	e004      	b.n	800583c <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2204      	movs	r2, #4
 8005836:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2200      	movs	r2, #0
 8005840:	711a      	strb	r2, [r3, #4]

  return status;
 8005842:	7bfb      	ldrb	r3, [r7, #15]
}
 8005844:	4618      	mov	r0, r3
 8005846:	3710      	adds	r7, #16
 8005848:	46bd      	mov	sp, r7
 800584a:	bd80      	pop	{r7, pc}

0800584c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b084      	sub	sp, #16
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d101      	bne.n	800585e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e09d      	b.n	800599a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005862:	2b00      	cmp	r3, #0
 8005864:	d108      	bne.n	8005878 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800586e:	d009      	beq.n	8005884 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2200      	movs	r2, #0
 8005874:	61da      	str	r2, [r3, #28]
 8005876:	e005      	b.n	8005884 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005890:	b2db      	uxtb	r3, r3
 8005892:	2b00      	cmp	r3, #0
 8005894:	d106      	bne.n	80058a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2200      	movs	r2, #0
 800589a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f7fb ff7a 	bl	8001798 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2202      	movs	r2, #2
 80058a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	681a      	ldr	r2, [r3, #0]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058ba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	68db      	ldr	r3, [r3, #12]
 80058c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80058c4:	d902      	bls.n	80058cc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80058c6:	2300      	movs	r3, #0
 80058c8:	60fb      	str	r3, [r7, #12]
 80058ca:	e002      	b.n	80058d2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80058cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80058d0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	68db      	ldr	r3, [r3, #12]
 80058d6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80058da:	d007      	beq.n	80058ec <HAL_SPI_Init+0xa0>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80058e4:	d002      	beq.n	80058ec <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2200      	movs	r2, #0
 80058ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80058fc:	431a      	orrs	r2, r3
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	691b      	ldr	r3, [r3, #16]
 8005902:	f003 0302 	and.w	r3, r3, #2
 8005906:	431a      	orrs	r2, r3
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	695b      	ldr	r3, [r3, #20]
 800590c:	f003 0301 	and.w	r3, r3, #1
 8005910:	431a      	orrs	r2, r3
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	699b      	ldr	r3, [r3, #24]
 8005916:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800591a:	431a      	orrs	r2, r3
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	69db      	ldr	r3, [r3, #28]
 8005920:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005924:	431a      	orrs	r2, r3
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a1b      	ldr	r3, [r3, #32]
 800592a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800592e:	ea42 0103 	orr.w	r1, r2, r3
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005936:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	430a      	orrs	r2, r1
 8005940:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	699b      	ldr	r3, [r3, #24]
 8005946:	0c1b      	lsrs	r3, r3, #16
 8005948:	f003 0204 	and.w	r2, r3, #4
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005950:	f003 0310 	and.w	r3, r3, #16
 8005954:	431a      	orrs	r2, r3
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800595a:	f003 0308 	and.w	r3, r3, #8
 800595e:	431a      	orrs	r2, r3
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005968:	ea42 0103 	orr.w	r1, r2, r3
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	430a      	orrs	r2, r1
 8005978:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	69da      	ldr	r2, [r3, #28]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005988:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2201      	movs	r2, #1
 8005994:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005998:	2300      	movs	r3, #0
}
 800599a:	4618      	mov	r0, r3
 800599c:	3710      	adds	r7, #16
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}

080059a2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059a2:	b580      	push	{r7, lr}
 80059a4:	b088      	sub	sp, #32
 80059a6:	af00      	add	r7, sp, #0
 80059a8:	60f8      	str	r0, [r7, #12]
 80059aa:	60b9      	str	r1, [r7, #8]
 80059ac:	603b      	str	r3, [r7, #0]
 80059ae:	4613      	mov	r3, r2
 80059b0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059b2:	f7fc fc33 	bl	800221c <HAL_GetTick>
 80059b6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80059b8:	88fb      	ldrh	r3, [r7, #6]
 80059ba:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d001      	beq.n	80059cc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80059c8:	2302      	movs	r3, #2
 80059ca:	e15c      	b.n	8005c86 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d002      	beq.n	80059d8 <HAL_SPI_Transmit+0x36>
 80059d2:	88fb      	ldrh	r3, [r7, #6]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d101      	bne.n	80059dc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	e154      	b.n	8005c86 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d101      	bne.n	80059ea <HAL_SPI_Transmit+0x48>
 80059e6:	2302      	movs	r3, #2
 80059e8:	e14d      	b.n	8005c86 <HAL_SPI_Transmit+0x2e4>
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2201      	movs	r2, #1
 80059ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2203      	movs	r2, #3
 80059f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2200      	movs	r2, #0
 80059fe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	68ba      	ldr	r2, [r7, #8]
 8005a04:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	88fa      	ldrh	r2, [r7, #6]
 8005a0a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	88fa      	ldrh	r2, [r7, #6]
 8005a10:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2200      	movs	r2, #0
 8005a16:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2200      	movs	r2, #0
 8005a24:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a3c:	d10f      	bne.n	8005a5e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	681a      	ldr	r2, [r3, #0]
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a4c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a5c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a68:	2b40      	cmp	r3, #64	@ 0x40
 8005a6a:	d007      	beq.n	8005a7c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681a      	ldr	r2, [r3, #0]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a7a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	68db      	ldr	r3, [r3, #12]
 8005a80:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005a84:	d952      	bls.n	8005b2c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d002      	beq.n	8005a94 <HAL_SPI_Transmit+0xf2>
 8005a8e:	8b7b      	ldrh	r3, [r7, #26]
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d145      	bne.n	8005b20 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a98:	881a      	ldrh	r2, [r3, #0]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aa4:	1c9a      	adds	r2, r3, #2
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	3b01      	subs	r3, #1
 8005ab2:	b29a      	uxth	r2, r3
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005ab8:	e032      	b.n	8005b20 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f003 0302 	and.w	r3, r3, #2
 8005ac4:	2b02      	cmp	r3, #2
 8005ac6:	d112      	bne.n	8005aee <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005acc:	881a      	ldrh	r2, [r3, #0]
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ad8:	1c9a      	adds	r2, r3, #2
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ae2:	b29b      	uxth	r3, r3
 8005ae4:	3b01      	subs	r3, #1
 8005ae6:	b29a      	uxth	r2, r3
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005aec:	e018      	b.n	8005b20 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005aee:	f7fc fb95 	bl	800221c <HAL_GetTick>
 8005af2:	4602      	mov	r2, r0
 8005af4:	69fb      	ldr	r3, [r7, #28]
 8005af6:	1ad3      	subs	r3, r2, r3
 8005af8:	683a      	ldr	r2, [r7, #0]
 8005afa:	429a      	cmp	r2, r3
 8005afc:	d803      	bhi.n	8005b06 <HAL_SPI_Transmit+0x164>
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b04:	d102      	bne.n	8005b0c <HAL_SPI_Transmit+0x16a>
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d109      	bne.n	8005b20 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	e0b2      	b.n	8005c86 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d1c7      	bne.n	8005aba <HAL_SPI_Transmit+0x118>
 8005b2a:	e083      	b.n	8005c34 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d002      	beq.n	8005b3a <HAL_SPI_Transmit+0x198>
 8005b34:	8b7b      	ldrh	r3, [r7, #26]
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d177      	bne.n	8005c2a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b3e:	b29b      	uxth	r3, r3
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d912      	bls.n	8005b6a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b48:	881a      	ldrh	r2, [r3, #0]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b54:	1c9a      	adds	r2, r3, #2
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	3b02      	subs	r3, #2
 8005b62:	b29a      	uxth	r2, r3
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005b68:	e05f      	b.n	8005c2a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	330c      	adds	r3, #12
 8005b74:	7812      	ldrb	r2, [r2, #0]
 8005b76:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b7c:	1c5a      	adds	r2, r3, #1
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	3b01      	subs	r3, #1
 8005b8a:	b29a      	uxth	r2, r3
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005b90:	e04b      	b.n	8005c2a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	f003 0302 	and.w	r3, r3, #2
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	d12b      	bne.n	8005bf8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d912      	bls.n	8005bd0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bae:	881a      	ldrh	r2, [r3, #0]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bba:	1c9a      	adds	r2, r3, #2
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	3b02      	subs	r3, #2
 8005bc8:	b29a      	uxth	r2, r3
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005bce:	e02c      	b.n	8005c2a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	330c      	adds	r3, #12
 8005bda:	7812      	ldrb	r2, [r2, #0]
 8005bdc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be2:	1c5a      	adds	r2, r3, #1
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	3b01      	subs	r3, #1
 8005bf0:	b29a      	uxth	r2, r3
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005bf6:	e018      	b.n	8005c2a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005bf8:	f7fc fb10 	bl	800221c <HAL_GetTick>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	69fb      	ldr	r3, [r7, #28]
 8005c00:	1ad3      	subs	r3, r2, r3
 8005c02:	683a      	ldr	r2, [r7, #0]
 8005c04:	429a      	cmp	r2, r3
 8005c06:	d803      	bhi.n	8005c10 <HAL_SPI_Transmit+0x26e>
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c0e:	d102      	bne.n	8005c16 <HAL_SPI_Transmit+0x274>
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d109      	bne.n	8005c2a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2201      	movs	r2, #1
 8005c1a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2200      	movs	r2, #0
 8005c22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005c26:	2303      	movs	r3, #3
 8005c28:	e02d      	b.n	8005c86 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d1ae      	bne.n	8005b92 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c34:	69fa      	ldr	r2, [r7, #28]
 8005c36:	6839      	ldr	r1, [r7, #0]
 8005c38:	68f8      	ldr	r0, [r7, #12]
 8005c3a:	f000 f947 	bl	8005ecc <SPI_EndRxTxTransaction>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d002      	beq.n	8005c4a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2220      	movs	r2, #32
 8005c48:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d10a      	bne.n	8005c68 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c52:	2300      	movs	r3, #0
 8005c54:	617b      	str	r3, [r7, #20]
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	617b      	str	r3, [r7, #20]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	617b      	str	r3, [r7, #20]
 8005c66:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2200      	movs	r2, #0
 8005c74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d001      	beq.n	8005c84 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005c80:	2301      	movs	r3, #1
 8005c82:	e000      	b.n	8005c86 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005c84:	2300      	movs	r3, #0
  }
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3720      	adds	r7, #32
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}
	...

08005c90 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b088      	sub	sp, #32
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	60f8      	str	r0, [r7, #12]
 8005c98:	60b9      	str	r1, [r7, #8]
 8005c9a:	603b      	str	r3, [r7, #0]
 8005c9c:	4613      	mov	r3, r2
 8005c9e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ca0:	f7fc fabc 	bl	800221c <HAL_GetTick>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ca8:	1a9b      	subs	r3, r3, r2
 8005caa:	683a      	ldr	r2, [r7, #0]
 8005cac:	4413      	add	r3, r2
 8005cae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005cb0:	f7fc fab4 	bl	800221c <HAL_GetTick>
 8005cb4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005cb6:	4b39      	ldr	r3, [pc, #228]	@ (8005d9c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	015b      	lsls	r3, r3, #5
 8005cbc:	0d1b      	lsrs	r3, r3, #20
 8005cbe:	69fa      	ldr	r2, [r7, #28]
 8005cc0:	fb02 f303 	mul.w	r3, r2, r3
 8005cc4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005cc6:	e055      	b.n	8005d74 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cce:	d051      	beq.n	8005d74 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005cd0:	f7fc faa4 	bl	800221c <HAL_GetTick>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	69bb      	ldr	r3, [r7, #24]
 8005cd8:	1ad3      	subs	r3, r2, r3
 8005cda:	69fa      	ldr	r2, [r7, #28]
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d902      	bls.n	8005ce6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d13d      	bne.n	8005d62 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	685a      	ldr	r2, [r3, #4]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005cf4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cfe:	d111      	bne.n	8005d24 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d08:	d004      	beq.n	8005d14 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d12:	d107      	bne.n	8005d24 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d22:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d2c:	d10f      	bne.n	8005d4e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d3c:	601a      	str	r2, [r3, #0]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d4c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2201      	movs	r2, #1
 8005d52:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005d5e:	2303      	movs	r3, #3
 8005d60:	e018      	b.n	8005d94 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d102      	bne.n	8005d6e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	61fb      	str	r3, [r7, #28]
 8005d6c:	e002      	b.n	8005d74 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	3b01      	subs	r3, #1
 8005d72:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	689a      	ldr	r2, [r3, #8]
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	68ba      	ldr	r2, [r7, #8]
 8005d80:	429a      	cmp	r2, r3
 8005d82:	bf0c      	ite	eq
 8005d84:	2301      	moveq	r3, #1
 8005d86:	2300      	movne	r3, #0
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	79fb      	ldrb	r3, [r7, #7]
 8005d8e:	429a      	cmp	r2, r3
 8005d90:	d19a      	bne.n	8005cc8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005d92:	2300      	movs	r3, #0
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3720      	adds	r7, #32
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	20000000 	.word	0x20000000

08005da0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b08a      	sub	sp, #40	@ 0x28
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	60f8      	str	r0, [r7, #12]
 8005da8:	60b9      	str	r1, [r7, #8]
 8005daa:	607a      	str	r2, [r7, #4]
 8005dac:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005dae:	2300      	movs	r3, #0
 8005db0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005db2:	f7fc fa33 	bl	800221c <HAL_GetTick>
 8005db6:	4602      	mov	r2, r0
 8005db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dba:	1a9b      	subs	r3, r3, r2
 8005dbc:	683a      	ldr	r2, [r7, #0]
 8005dbe:	4413      	add	r3, r2
 8005dc0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005dc2:	f7fc fa2b 	bl	800221c <HAL_GetTick>
 8005dc6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	330c      	adds	r3, #12
 8005dce:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005dd0:	4b3d      	ldr	r3, [pc, #244]	@ (8005ec8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	4613      	mov	r3, r2
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	4413      	add	r3, r2
 8005dda:	00da      	lsls	r2, r3, #3
 8005ddc:	1ad3      	subs	r3, r2, r3
 8005dde:	0d1b      	lsrs	r3, r3, #20
 8005de0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005de2:	fb02 f303 	mul.w	r3, r2, r3
 8005de6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005de8:	e061      	b.n	8005eae <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005df0:	d107      	bne.n	8005e02 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d104      	bne.n	8005e02 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005df8:	69fb      	ldr	r3, [r7, #28]
 8005dfa:	781b      	ldrb	r3, [r3, #0]
 8005dfc:	b2db      	uxtb	r3, r3
 8005dfe:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005e00:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e08:	d051      	beq.n	8005eae <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e0a:	f7fc fa07 	bl	800221c <HAL_GetTick>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	6a3b      	ldr	r3, [r7, #32]
 8005e12:	1ad3      	subs	r3, r2, r3
 8005e14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d902      	bls.n	8005e20 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d13d      	bne.n	8005e9c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	685a      	ldr	r2, [r3, #4]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005e2e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e38:	d111      	bne.n	8005e5e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e42:	d004      	beq.n	8005e4e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e4c:	d107      	bne.n	8005e5e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e5c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e66:	d10f      	bne.n	8005e88 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005e76:	601a      	str	r2, [r3, #0]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005e86:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005e98:	2303      	movs	r3, #3
 8005e9a:	e011      	b.n	8005ec0 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005e9c:	69bb      	ldr	r3, [r7, #24]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d102      	bne.n	8005ea8 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ea6:	e002      	b.n	8005eae <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	3b01      	subs	r3, #1
 8005eac:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	689a      	ldr	r2, [r3, #8]
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	4013      	ands	r3, r2
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d195      	bne.n	8005dea <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8005ebe:	2300      	movs	r3, #0
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3728      	adds	r7, #40	@ 0x28
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	20000000 	.word	0x20000000

08005ecc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b088      	sub	sp, #32
 8005ed0:	af02      	add	r7, sp, #8
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	9300      	str	r3, [sp, #0]
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005ee4:	68f8      	ldr	r0, [r7, #12]
 8005ee6:	f7ff ff5b 	bl	8005da0 <SPI_WaitFifoStateUntilTimeout>
 8005eea:	4603      	mov	r3, r0
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d007      	beq.n	8005f00 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ef4:	f043 0220 	orr.w	r2, r3, #32
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005efc:	2303      	movs	r3, #3
 8005efe:	e046      	b.n	8005f8e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005f00:	4b25      	ldr	r3, [pc, #148]	@ (8005f98 <SPI_EndRxTxTransaction+0xcc>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a25      	ldr	r2, [pc, #148]	@ (8005f9c <SPI_EndRxTxTransaction+0xd0>)
 8005f06:	fba2 2303 	umull	r2, r3, r2, r3
 8005f0a:	0d5b      	lsrs	r3, r3, #21
 8005f0c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005f10:	fb02 f303 	mul.w	r3, r2, r3
 8005f14:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f1e:	d112      	bne.n	8005f46 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	9300      	str	r3, [sp, #0]
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	2200      	movs	r2, #0
 8005f28:	2180      	movs	r1, #128	@ 0x80
 8005f2a:	68f8      	ldr	r0, [r7, #12]
 8005f2c:	f7ff feb0 	bl	8005c90 <SPI_WaitFlagStateUntilTimeout>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d016      	beq.n	8005f64 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f3a:	f043 0220 	orr.w	r2, r3, #32
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005f42:	2303      	movs	r3, #3
 8005f44:	e023      	b.n	8005f8e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d00a      	beq.n	8005f62 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	3b01      	subs	r3, #1
 8005f50:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f5c:	2b80      	cmp	r3, #128	@ 0x80
 8005f5e:	d0f2      	beq.n	8005f46 <SPI_EndRxTxTransaction+0x7a>
 8005f60:	e000      	b.n	8005f64 <SPI_EndRxTxTransaction+0x98>
        break;
 8005f62:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	9300      	str	r3, [sp, #0]
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005f70:	68f8      	ldr	r0, [r7, #12]
 8005f72:	f7ff ff15 	bl	8005da0 <SPI_WaitFifoStateUntilTimeout>
 8005f76:	4603      	mov	r3, r0
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d007      	beq.n	8005f8c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f80:	f043 0220 	orr.w	r2, r3, #32
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005f88:	2303      	movs	r3, #3
 8005f8a:	e000      	b.n	8005f8e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005f8c:	2300      	movs	r3, #0
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3718      	adds	r7, #24
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	20000000 	.word	0x20000000
 8005f9c:	165e9f81 	.word	0x165e9f81

08005fa0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b082      	sub	sp, #8
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d101      	bne.n	8005fb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e049      	b.n	8006046 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fb8:	b2db      	uxtb	r3, r3
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d106      	bne.n	8005fcc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f000 f841 	bl	800604e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2202      	movs	r2, #2
 8005fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	3304      	adds	r3, #4
 8005fdc:	4619      	mov	r1, r3
 8005fde:	4610      	mov	r0, r2
 8005fe0:	f000 f9e8 	bl	80063b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2201      	movs	r2, #1
 8006038:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2201      	movs	r2, #1
 8006040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006044:	2300      	movs	r3, #0
}
 8006046:	4618      	mov	r0, r3
 8006048:	3708      	adds	r7, #8
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}

0800604e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800604e:	b480      	push	{r7}
 8006050:	b083      	sub	sp, #12
 8006052:	af00      	add	r7, sp, #0
 8006054:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006056:	bf00      	nop
 8006058:	370c      	adds	r7, #12
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr
	...

08006064 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006064:	b480      	push	{r7}
 8006066:	b085      	sub	sp, #20
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006072:	b2db      	uxtb	r3, r3
 8006074:	2b01      	cmp	r3, #1
 8006076:	d001      	beq.n	800607c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006078:	2301      	movs	r3, #1
 800607a:	e054      	b.n	8006126 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2202      	movs	r2, #2
 8006080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68da      	ldr	r2, [r3, #12]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f042 0201 	orr.w	r2, r2, #1
 8006092:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a26      	ldr	r2, [pc, #152]	@ (8006134 <HAL_TIM_Base_Start_IT+0xd0>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d022      	beq.n	80060e4 <HAL_TIM_Base_Start_IT+0x80>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060a6:	d01d      	beq.n	80060e4 <HAL_TIM_Base_Start_IT+0x80>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a22      	ldr	r2, [pc, #136]	@ (8006138 <HAL_TIM_Base_Start_IT+0xd4>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d018      	beq.n	80060e4 <HAL_TIM_Base_Start_IT+0x80>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a21      	ldr	r2, [pc, #132]	@ (800613c <HAL_TIM_Base_Start_IT+0xd8>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d013      	beq.n	80060e4 <HAL_TIM_Base_Start_IT+0x80>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a1f      	ldr	r2, [pc, #124]	@ (8006140 <HAL_TIM_Base_Start_IT+0xdc>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d00e      	beq.n	80060e4 <HAL_TIM_Base_Start_IT+0x80>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a1e      	ldr	r2, [pc, #120]	@ (8006144 <HAL_TIM_Base_Start_IT+0xe0>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d009      	beq.n	80060e4 <HAL_TIM_Base_Start_IT+0x80>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a1c      	ldr	r2, [pc, #112]	@ (8006148 <HAL_TIM_Base_Start_IT+0xe4>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d004      	beq.n	80060e4 <HAL_TIM_Base_Start_IT+0x80>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a1b      	ldr	r2, [pc, #108]	@ (800614c <HAL_TIM_Base_Start_IT+0xe8>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d115      	bne.n	8006110 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	689a      	ldr	r2, [r3, #8]
 80060ea:	4b19      	ldr	r3, [pc, #100]	@ (8006150 <HAL_TIM_Base_Start_IT+0xec>)
 80060ec:	4013      	ands	r3, r2
 80060ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2b06      	cmp	r3, #6
 80060f4:	d015      	beq.n	8006122 <HAL_TIM_Base_Start_IT+0xbe>
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060fc:	d011      	beq.n	8006122 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f042 0201 	orr.w	r2, r2, #1
 800610c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800610e:	e008      	b.n	8006122 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f042 0201 	orr.w	r2, r2, #1
 800611e:	601a      	str	r2, [r3, #0]
 8006120:	e000      	b.n	8006124 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006122:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006124:	2300      	movs	r3, #0
}
 8006126:	4618      	mov	r0, r3
 8006128:	3714      	adds	r7, #20
 800612a:	46bd      	mov	sp, r7
 800612c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006130:	4770      	bx	lr
 8006132:	bf00      	nop
 8006134:	40010000 	.word	0x40010000
 8006138:	40000400 	.word	0x40000400
 800613c:	40000800 	.word	0x40000800
 8006140:	40000c00 	.word	0x40000c00
 8006144:	40010400 	.word	0x40010400
 8006148:	40014000 	.word	0x40014000
 800614c:	40001800 	.word	0x40001800
 8006150:	00010007 	.word	0x00010007

08006154 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b084      	sub	sp, #16
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	691b      	ldr	r3, [r3, #16]
 800616a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	f003 0302 	and.w	r3, r3, #2
 8006172:	2b00      	cmp	r3, #0
 8006174:	d020      	beq.n	80061b8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	f003 0302 	and.w	r3, r3, #2
 800617c:	2b00      	cmp	r3, #0
 800617e:	d01b      	beq.n	80061b8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f06f 0202 	mvn.w	r2, #2
 8006188:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2201      	movs	r2, #1
 800618e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	699b      	ldr	r3, [r3, #24]
 8006196:	f003 0303 	and.w	r3, r3, #3
 800619a:	2b00      	cmp	r3, #0
 800619c:	d003      	beq.n	80061a6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 f8e9 	bl	8006376 <HAL_TIM_IC_CaptureCallback>
 80061a4:	e005      	b.n	80061b2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f000 f8db 	bl	8006362 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f000 f8ec 	bl	800638a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2200      	movs	r2, #0
 80061b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	f003 0304 	and.w	r3, r3, #4
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d020      	beq.n	8006204 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f003 0304 	and.w	r3, r3, #4
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d01b      	beq.n	8006204 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f06f 0204 	mvn.w	r2, #4
 80061d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2202      	movs	r2, #2
 80061da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	699b      	ldr	r3, [r3, #24]
 80061e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d003      	beq.n	80061f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f000 f8c3 	bl	8006376 <HAL_TIM_IC_CaptureCallback>
 80061f0:	e005      	b.n	80061fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 f8b5 	bl	8006362 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f000 f8c6 	bl	800638a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	f003 0308 	and.w	r3, r3, #8
 800620a:	2b00      	cmp	r3, #0
 800620c:	d020      	beq.n	8006250 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	f003 0308 	and.w	r3, r3, #8
 8006214:	2b00      	cmp	r3, #0
 8006216:	d01b      	beq.n	8006250 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f06f 0208 	mvn.w	r2, #8
 8006220:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2204      	movs	r2, #4
 8006226:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	69db      	ldr	r3, [r3, #28]
 800622e:	f003 0303 	and.w	r3, r3, #3
 8006232:	2b00      	cmp	r3, #0
 8006234:	d003      	beq.n	800623e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f000 f89d 	bl	8006376 <HAL_TIM_IC_CaptureCallback>
 800623c:	e005      	b.n	800624a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f000 f88f 	bl	8006362 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	f000 f8a0 	bl	800638a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2200      	movs	r2, #0
 800624e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	f003 0310 	and.w	r3, r3, #16
 8006256:	2b00      	cmp	r3, #0
 8006258:	d020      	beq.n	800629c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f003 0310 	and.w	r3, r3, #16
 8006260:	2b00      	cmp	r3, #0
 8006262:	d01b      	beq.n	800629c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f06f 0210 	mvn.w	r2, #16
 800626c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2208      	movs	r2, #8
 8006272:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	69db      	ldr	r3, [r3, #28]
 800627a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800627e:	2b00      	cmp	r3, #0
 8006280:	d003      	beq.n	800628a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f000 f877 	bl	8006376 <HAL_TIM_IC_CaptureCallback>
 8006288:	e005      	b.n	8006296 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f000 f869 	bl	8006362 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f000 f87a 	bl	800638a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	f003 0301 	and.w	r3, r3, #1
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00c      	beq.n	80062c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	f003 0301 	and.w	r3, r3, #1
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d007      	beq.n	80062c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f06f 0201 	mvn.w	r2, #1
 80062b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f7fb f9ce 	bl	800165c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d104      	bne.n	80062d4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d00c      	beq.n	80062ee <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d007      	beq.n	80062ee <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80062e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 f913 	bl	8006514 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00c      	beq.n	8006312 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d007      	beq.n	8006312 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800630a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	f000 f90b 	bl	8006528 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006318:	2b00      	cmp	r3, #0
 800631a:	d00c      	beq.n	8006336 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006322:	2b00      	cmp	r3, #0
 8006324:	d007      	beq.n	8006336 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800632e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f000 f834 	bl	800639e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	f003 0320 	and.w	r3, r3, #32
 800633c:	2b00      	cmp	r3, #0
 800633e:	d00c      	beq.n	800635a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f003 0320 	and.w	r3, r3, #32
 8006346:	2b00      	cmp	r3, #0
 8006348:	d007      	beq.n	800635a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f06f 0220 	mvn.w	r2, #32
 8006352:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f000 f8d3 	bl	8006500 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800635a:	bf00      	nop
 800635c:	3710      	adds	r7, #16
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}

08006362 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006362:	b480      	push	{r7}
 8006364:	b083      	sub	sp, #12
 8006366:	af00      	add	r7, sp, #0
 8006368:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800636a:	bf00      	nop
 800636c:	370c      	adds	r7, #12
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr

08006376 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006376:	b480      	push	{r7}
 8006378:	b083      	sub	sp, #12
 800637a:	af00      	add	r7, sp, #0
 800637c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800637e:	bf00      	nop
 8006380:	370c      	adds	r7, #12
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr

0800638a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800638a:	b480      	push	{r7}
 800638c:	b083      	sub	sp, #12
 800638e:	af00      	add	r7, sp, #0
 8006390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006392:	bf00      	nop
 8006394:	370c      	adds	r7, #12
 8006396:	46bd      	mov	sp, r7
 8006398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639c:	4770      	bx	lr

0800639e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800639e:	b480      	push	{r7}
 80063a0:	b083      	sub	sp, #12
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80063a6:	bf00      	nop
 80063a8:	370c      	adds	r7, #12
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr
	...

080063b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b085      	sub	sp, #20
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
 80063bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	4a43      	ldr	r2, [pc, #268]	@ (80064d4 <TIM_Base_SetConfig+0x120>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d013      	beq.n	80063f4 <TIM_Base_SetConfig+0x40>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063d2:	d00f      	beq.n	80063f4 <TIM_Base_SetConfig+0x40>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	4a40      	ldr	r2, [pc, #256]	@ (80064d8 <TIM_Base_SetConfig+0x124>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d00b      	beq.n	80063f4 <TIM_Base_SetConfig+0x40>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a3f      	ldr	r2, [pc, #252]	@ (80064dc <TIM_Base_SetConfig+0x128>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d007      	beq.n	80063f4 <TIM_Base_SetConfig+0x40>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4a3e      	ldr	r2, [pc, #248]	@ (80064e0 <TIM_Base_SetConfig+0x12c>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d003      	beq.n	80063f4 <TIM_Base_SetConfig+0x40>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	4a3d      	ldr	r2, [pc, #244]	@ (80064e4 <TIM_Base_SetConfig+0x130>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d108      	bne.n	8006406 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	68fa      	ldr	r2, [r7, #12]
 8006402:	4313      	orrs	r3, r2
 8006404:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a32      	ldr	r2, [pc, #200]	@ (80064d4 <TIM_Base_SetConfig+0x120>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d02b      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006414:	d027      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4a2f      	ldr	r2, [pc, #188]	@ (80064d8 <TIM_Base_SetConfig+0x124>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d023      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	4a2e      	ldr	r2, [pc, #184]	@ (80064dc <TIM_Base_SetConfig+0x128>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d01f      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a2d      	ldr	r2, [pc, #180]	@ (80064e0 <TIM_Base_SetConfig+0x12c>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d01b      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	4a2c      	ldr	r2, [pc, #176]	@ (80064e4 <TIM_Base_SetConfig+0x130>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d017      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	4a2b      	ldr	r2, [pc, #172]	@ (80064e8 <TIM_Base_SetConfig+0x134>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d013      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	4a2a      	ldr	r2, [pc, #168]	@ (80064ec <TIM_Base_SetConfig+0x138>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d00f      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	4a29      	ldr	r2, [pc, #164]	@ (80064f0 <TIM_Base_SetConfig+0x13c>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d00b      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	4a28      	ldr	r2, [pc, #160]	@ (80064f4 <TIM_Base_SetConfig+0x140>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d007      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	4a27      	ldr	r2, [pc, #156]	@ (80064f8 <TIM_Base_SetConfig+0x144>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d003      	beq.n	8006466 <TIM_Base_SetConfig+0xb2>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	4a26      	ldr	r2, [pc, #152]	@ (80064fc <TIM_Base_SetConfig+0x148>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d108      	bne.n	8006478 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800646c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	68db      	ldr	r3, [r3, #12]
 8006472:	68fa      	ldr	r2, [r7, #12]
 8006474:	4313      	orrs	r3, r2
 8006476:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	695b      	ldr	r3, [r3, #20]
 8006482:	4313      	orrs	r3, r2
 8006484:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	689a      	ldr	r2, [r3, #8]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	681a      	ldr	r2, [r3, #0]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	4a0e      	ldr	r2, [pc, #56]	@ (80064d4 <TIM_Base_SetConfig+0x120>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d003      	beq.n	80064a6 <TIM_Base_SetConfig+0xf2>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	4a10      	ldr	r2, [pc, #64]	@ (80064e4 <TIM_Base_SetConfig+0x130>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d103      	bne.n	80064ae <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	691a      	ldr	r2, [r3, #16]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f043 0204 	orr.w	r2, r3, #4
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2201      	movs	r2, #1
 80064be:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	68fa      	ldr	r2, [r7, #12]
 80064c4:	601a      	str	r2, [r3, #0]
}
 80064c6:	bf00      	nop
 80064c8:	3714      	adds	r7, #20
 80064ca:	46bd      	mov	sp, r7
 80064cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d0:	4770      	bx	lr
 80064d2:	bf00      	nop
 80064d4:	40010000 	.word	0x40010000
 80064d8:	40000400 	.word	0x40000400
 80064dc:	40000800 	.word	0x40000800
 80064e0:	40000c00 	.word	0x40000c00
 80064e4:	40010400 	.word	0x40010400
 80064e8:	40014000 	.word	0x40014000
 80064ec:	40014400 	.word	0x40014400
 80064f0:	40014800 	.word	0x40014800
 80064f4:	40001800 	.word	0x40001800
 80064f8:	40001c00 	.word	0x40001c00
 80064fc:	40002000 	.word	0x40002000

08006500 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006500:	b480      	push	{r7}
 8006502:	b083      	sub	sp, #12
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006508:	bf00      	nop
 800650a:	370c      	adds	r7, #12
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr

08006514 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800651c:	bf00      	nop
 800651e:	370c      	adds	r7, #12
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr

08006528 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006528:	b480      	push	{r7}
 800652a:	b083      	sub	sp, #12
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006530:	bf00      	nop
 8006532:	370c      	adds	r7, #12
 8006534:	46bd      	mov	sp, r7
 8006536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653a:	4770      	bx	lr

0800653c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b082      	sub	sp, #8
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d101      	bne.n	800654e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800654a:	2301      	movs	r3, #1
 800654c:	e040      	b.n	80065d0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006552:	2b00      	cmp	r3, #0
 8006554:	d106      	bne.n	8006564 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2200      	movs	r2, #0
 800655a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f7fb fb12 	bl	8001b88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2224      	movs	r2, #36	@ 0x24
 8006568:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f022 0201 	bic.w	r2, r2, #1
 8006578:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800657e:	2b00      	cmp	r3, #0
 8006580:	d002      	beq.n	8006588 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 fa8c 	bl	8006aa0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	f000 f825 	bl	80065d8 <UART_SetConfig>
 800658e:	4603      	mov	r3, r0
 8006590:	2b01      	cmp	r3, #1
 8006592:	d101      	bne.n	8006598 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006594:	2301      	movs	r3, #1
 8006596:	e01b      	b.n	80065d0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	685a      	ldr	r2, [r3, #4]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80065a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	689a      	ldr	r2, [r3, #8]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80065b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	681a      	ldr	r2, [r3, #0]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f042 0201 	orr.w	r2, r2, #1
 80065c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f000 fb0b 	bl	8006be4 <UART_CheckIdleState>
 80065ce:	4603      	mov	r3, r0
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3708      	adds	r7, #8
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}

080065d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b088      	sub	sp, #32
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80065e0:	2300      	movs	r3, #0
 80065e2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	689a      	ldr	r2, [r3, #8]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	691b      	ldr	r3, [r3, #16]
 80065ec:	431a      	orrs	r2, r3
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	695b      	ldr	r3, [r3, #20]
 80065f2:	431a      	orrs	r2, r3
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	69db      	ldr	r3, [r3, #28]
 80065f8:	4313      	orrs	r3, r2
 80065fa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	4ba6      	ldr	r3, [pc, #664]	@ (800689c <UART_SetConfig+0x2c4>)
 8006604:	4013      	ands	r3, r2
 8006606:	687a      	ldr	r2, [r7, #4]
 8006608:	6812      	ldr	r2, [r2, #0]
 800660a:	6979      	ldr	r1, [r7, #20]
 800660c:	430b      	orrs	r3, r1
 800660e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	68da      	ldr	r2, [r3, #12]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	430a      	orrs	r2, r1
 8006624:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	699b      	ldr	r3, [r3, #24]
 800662a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a1b      	ldr	r3, [r3, #32]
 8006630:	697a      	ldr	r2, [r7, #20]
 8006632:	4313      	orrs	r3, r2
 8006634:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	697a      	ldr	r2, [r7, #20]
 8006646:	430a      	orrs	r2, r1
 8006648:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a94      	ldr	r2, [pc, #592]	@ (80068a0 <UART_SetConfig+0x2c8>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d120      	bne.n	8006696 <UART_SetConfig+0xbe>
 8006654:	4b93      	ldr	r3, [pc, #588]	@ (80068a4 <UART_SetConfig+0x2cc>)
 8006656:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800665a:	f003 0303 	and.w	r3, r3, #3
 800665e:	2b03      	cmp	r3, #3
 8006660:	d816      	bhi.n	8006690 <UART_SetConfig+0xb8>
 8006662:	a201      	add	r2, pc, #4	@ (adr r2, 8006668 <UART_SetConfig+0x90>)
 8006664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006668:	08006679 	.word	0x08006679
 800666c:	08006685 	.word	0x08006685
 8006670:	0800667f 	.word	0x0800667f
 8006674:	0800668b 	.word	0x0800668b
 8006678:	2301      	movs	r3, #1
 800667a:	77fb      	strb	r3, [r7, #31]
 800667c:	e150      	b.n	8006920 <UART_SetConfig+0x348>
 800667e:	2302      	movs	r3, #2
 8006680:	77fb      	strb	r3, [r7, #31]
 8006682:	e14d      	b.n	8006920 <UART_SetConfig+0x348>
 8006684:	2304      	movs	r3, #4
 8006686:	77fb      	strb	r3, [r7, #31]
 8006688:	e14a      	b.n	8006920 <UART_SetConfig+0x348>
 800668a:	2308      	movs	r3, #8
 800668c:	77fb      	strb	r3, [r7, #31]
 800668e:	e147      	b.n	8006920 <UART_SetConfig+0x348>
 8006690:	2310      	movs	r3, #16
 8006692:	77fb      	strb	r3, [r7, #31]
 8006694:	e144      	b.n	8006920 <UART_SetConfig+0x348>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a83      	ldr	r2, [pc, #524]	@ (80068a8 <UART_SetConfig+0x2d0>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d132      	bne.n	8006706 <UART_SetConfig+0x12e>
 80066a0:	4b80      	ldr	r3, [pc, #512]	@ (80068a4 <UART_SetConfig+0x2cc>)
 80066a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066a6:	f003 030c 	and.w	r3, r3, #12
 80066aa:	2b0c      	cmp	r3, #12
 80066ac:	d828      	bhi.n	8006700 <UART_SetConfig+0x128>
 80066ae:	a201      	add	r2, pc, #4	@ (adr r2, 80066b4 <UART_SetConfig+0xdc>)
 80066b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066b4:	080066e9 	.word	0x080066e9
 80066b8:	08006701 	.word	0x08006701
 80066bc:	08006701 	.word	0x08006701
 80066c0:	08006701 	.word	0x08006701
 80066c4:	080066f5 	.word	0x080066f5
 80066c8:	08006701 	.word	0x08006701
 80066cc:	08006701 	.word	0x08006701
 80066d0:	08006701 	.word	0x08006701
 80066d4:	080066ef 	.word	0x080066ef
 80066d8:	08006701 	.word	0x08006701
 80066dc:	08006701 	.word	0x08006701
 80066e0:	08006701 	.word	0x08006701
 80066e4:	080066fb 	.word	0x080066fb
 80066e8:	2300      	movs	r3, #0
 80066ea:	77fb      	strb	r3, [r7, #31]
 80066ec:	e118      	b.n	8006920 <UART_SetConfig+0x348>
 80066ee:	2302      	movs	r3, #2
 80066f0:	77fb      	strb	r3, [r7, #31]
 80066f2:	e115      	b.n	8006920 <UART_SetConfig+0x348>
 80066f4:	2304      	movs	r3, #4
 80066f6:	77fb      	strb	r3, [r7, #31]
 80066f8:	e112      	b.n	8006920 <UART_SetConfig+0x348>
 80066fa:	2308      	movs	r3, #8
 80066fc:	77fb      	strb	r3, [r7, #31]
 80066fe:	e10f      	b.n	8006920 <UART_SetConfig+0x348>
 8006700:	2310      	movs	r3, #16
 8006702:	77fb      	strb	r3, [r7, #31]
 8006704:	e10c      	b.n	8006920 <UART_SetConfig+0x348>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a68      	ldr	r2, [pc, #416]	@ (80068ac <UART_SetConfig+0x2d4>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d120      	bne.n	8006752 <UART_SetConfig+0x17a>
 8006710:	4b64      	ldr	r3, [pc, #400]	@ (80068a4 <UART_SetConfig+0x2cc>)
 8006712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006716:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800671a:	2b30      	cmp	r3, #48	@ 0x30
 800671c:	d013      	beq.n	8006746 <UART_SetConfig+0x16e>
 800671e:	2b30      	cmp	r3, #48	@ 0x30
 8006720:	d814      	bhi.n	800674c <UART_SetConfig+0x174>
 8006722:	2b20      	cmp	r3, #32
 8006724:	d009      	beq.n	800673a <UART_SetConfig+0x162>
 8006726:	2b20      	cmp	r3, #32
 8006728:	d810      	bhi.n	800674c <UART_SetConfig+0x174>
 800672a:	2b00      	cmp	r3, #0
 800672c:	d002      	beq.n	8006734 <UART_SetConfig+0x15c>
 800672e:	2b10      	cmp	r3, #16
 8006730:	d006      	beq.n	8006740 <UART_SetConfig+0x168>
 8006732:	e00b      	b.n	800674c <UART_SetConfig+0x174>
 8006734:	2300      	movs	r3, #0
 8006736:	77fb      	strb	r3, [r7, #31]
 8006738:	e0f2      	b.n	8006920 <UART_SetConfig+0x348>
 800673a:	2302      	movs	r3, #2
 800673c:	77fb      	strb	r3, [r7, #31]
 800673e:	e0ef      	b.n	8006920 <UART_SetConfig+0x348>
 8006740:	2304      	movs	r3, #4
 8006742:	77fb      	strb	r3, [r7, #31]
 8006744:	e0ec      	b.n	8006920 <UART_SetConfig+0x348>
 8006746:	2308      	movs	r3, #8
 8006748:	77fb      	strb	r3, [r7, #31]
 800674a:	e0e9      	b.n	8006920 <UART_SetConfig+0x348>
 800674c:	2310      	movs	r3, #16
 800674e:	77fb      	strb	r3, [r7, #31]
 8006750:	e0e6      	b.n	8006920 <UART_SetConfig+0x348>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a56      	ldr	r2, [pc, #344]	@ (80068b0 <UART_SetConfig+0x2d8>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d120      	bne.n	800679e <UART_SetConfig+0x1c6>
 800675c:	4b51      	ldr	r3, [pc, #324]	@ (80068a4 <UART_SetConfig+0x2cc>)
 800675e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006762:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006766:	2bc0      	cmp	r3, #192	@ 0xc0
 8006768:	d013      	beq.n	8006792 <UART_SetConfig+0x1ba>
 800676a:	2bc0      	cmp	r3, #192	@ 0xc0
 800676c:	d814      	bhi.n	8006798 <UART_SetConfig+0x1c0>
 800676e:	2b80      	cmp	r3, #128	@ 0x80
 8006770:	d009      	beq.n	8006786 <UART_SetConfig+0x1ae>
 8006772:	2b80      	cmp	r3, #128	@ 0x80
 8006774:	d810      	bhi.n	8006798 <UART_SetConfig+0x1c0>
 8006776:	2b00      	cmp	r3, #0
 8006778:	d002      	beq.n	8006780 <UART_SetConfig+0x1a8>
 800677a:	2b40      	cmp	r3, #64	@ 0x40
 800677c:	d006      	beq.n	800678c <UART_SetConfig+0x1b4>
 800677e:	e00b      	b.n	8006798 <UART_SetConfig+0x1c0>
 8006780:	2300      	movs	r3, #0
 8006782:	77fb      	strb	r3, [r7, #31]
 8006784:	e0cc      	b.n	8006920 <UART_SetConfig+0x348>
 8006786:	2302      	movs	r3, #2
 8006788:	77fb      	strb	r3, [r7, #31]
 800678a:	e0c9      	b.n	8006920 <UART_SetConfig+0x348>
 800678c:	2304      	movs	r3, #4
 800678e:	77fb      	strb	r3, [r7, #31]
 8006790:	e0c6      	b.n	8006920 <UART_SetConfig+0x348>
 8006792:	2308      	movs	r3, #8
 8006794:	77fb      	strb	r3, [r7, #31]
 8006796:	e0c3      	b.n	8006920 <UART_SetConfig+0x348>
 8006798:	2310      	movs	r3, #16
 800679a:	77fb      	strb	r3, [r7, #31]
 800679c:	e0c0      	b.n	8006920 <UART_SetConfig+0x348>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a44      	ldr	r2, [pc, #272]	@ (80068b4 <UART_SetConfig+0x2dc>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d125      	bne.n	80067f4 <UART_SetConfig+0x21c>
 80067a8:	4b3e      	ldr	r3, [pc, #248]	@ (80068a4 <UART_SetConfig+0x2cc>)
 80067aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067b6:	d017      	beq.n	80067e8 <UART_SetConfig+0x210>
 80067b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067bc:	d817      	bhi.n	80067ee <UART_SetConfig+0x216>
 80067be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067c2:	d00b      	beq.n	80067dc <UART_SetConfig+0x204>
 80067c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067c8:	d811      	bhi.n	80067ee <UART_SetConfig+0x216>
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d003      	beq.n	80067d6 <UART_SetConfig+0x1fe>
 80067ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067d2:	d006      	beq.n	80067e2 <UART_SetConfig+0x20a>
 80067d4:	e00b      	b.n	80067ee <UART_SetConfig+0x216>
 80067d6:	2300      	movs	r3, #0
 80067d8:	77fb      	strb	r3, [r7, #31]
 80067da:	e0a1      	b.n	8006920 <UART_SetConfig+0x348>
 80067dc:	2302      	movs	r3, #2
 80067de:	77fb      	strb	r3, [r7, #31]
 80067e0:	e09e      	b.n	8006920 <UART_SetConfig+0x348>
 80067e2:	2304      	movs	r3, #4
 80067e4:	77fb      	strb	r3, [r7, #31]
 80067e6:	e09b      	b.n	8006920 <UART_SetConfig+0x348>
 80067e8:	2308      	movs	r3, #8
 80067ea:	77fb      	strb	r3, [r7, #31]
 80067ec:	e098      	b.n	8006920 <UART_SetConfig+0x348>
 80067ee:	2310      	movs	r3, #16
 80067f0:	77fb      	strb	r3, [r7, #31]
 80067f2:	e095      	b.n	8006920 <UART_SetConfig+0x348>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a2f      	ldr	r2, [pc, #188]	@ (80068b8 <UART_SetConfig+0x2e0>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d125      	bne.n	800684a <UART_SetConfig+0x272>
 80067fe:	4b29      	ldr	r3, [pc, #164]	@ (80068a4 <UART_SetConfig+0x2cc>)
 8006800:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006804:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006808:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800680c:	d017      	beq.n	800683e <UART_SetConfig+0x266>
 800680e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006812:	d817      	bhi.n	8006844 <UART_SetConfig+0x26c>
 8006814:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006818:	d00b      	beq.n	8006832 <UART_SetConfig+0x25a>
 800681a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800681e:	d811      	bhi.n	8006844 <UART_SetConfig+0x26c>
 8006820:	2b00      	cmp	r3, #0
 8006822:	d003      	beq.n	800682c <UART_SetConfig+0x254>
 8006824:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006828:	d006      	beq.n	8006838 <UART_SetConfig+0x260>
 800682a:	e00b      	b.n	8006844 <UART_SetConfig+0x26c>
 800682c:	2301      	movs	r3, #1
 800682e:	77fb      	strb	r3, [r7, #31]
 8006830:	e076      	b.n	8006920 <UART_SetConfig+0x348>
 8006832:	2302      	movs	r3, #2
 8006834:	77fb      	strb	r3, [r7, #31]
 8006836:	e073      	b.n	8006920 <UART_SetConfig+0x348>
 8006838:	2304      	movs	r3, #4
 800683a:	77fb      	strb	r3, [r7, #31]
 800683c:	e070      	b.n	8006920 <UART_SetConfig+0x348>
 800683e:	2308      	movs	r3, #8
 8006840:	77fb      	strb	r3, [r7, #31]
 8006842:	e06d      	b.n	8006920 <UART_SetConfig+0x348>
 8006844:	2310      	movs	r3, #16
 8006846:	77fb      	strb	r3, [r7, #31]
 8006848:	e06a      	b.n	8006920 <UART_SetConfig+0x348>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a1b      	ldr	r2, [pc, #108]	@ (80068bc <UART_SetConfig+0x2e4>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d138      	bne.n	80068c6 <UART_SetConfig+0x2ee>
 8006854:	4b13      	ldr	r3, [pc, #76]	@ (80068a4 <UART_SetConfig+0x2cc>)
 8006856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800685a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800685e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006862:	d017      	beq.n	8006894 <UART_SetConfig+0x2bc>
 8006864:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006868:	d82a      	bhi.n	80068c0 <UART_SetConfig+0x2e8>
 800686a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800686e:	d00b      	beq.n	8006888 <UART_SetConfig+0x2b0>
 8006870:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006874:	d824      	bhi.n	80068c0 <UART_SetConfig+0x2e8>
 8006876:	2b00      	cmp	r3, #0
 8006878:	d003      	beq.n	8006882 <UART_SetConfig+0x2aa>
 800687a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800687e:	d006      	beq.n	800688e <UART_SetConfig+0x2b6>
 8006880:	e01e      	b.n	80068c0 <UART_SetConfig+0x2e8>
 8006882:	2300      	movs	r3, #0
 8006884:	77fb      	strb	r3, [r7, #31]
 8006886:	e04b      	b.n	8006920 <UART_SetConfig+0x348>
 8006888:	2302      	movs	r3, #2
 800688a:	77fb      	strb	r3, [r7, #31]
 800688c:	e048      	b.n	8006920 <UART_SetConfig+0x348>
 800688e:	2304      	movs	r3, #4
 8006890:	77fb      	strb	r3, [r7, #31]
 8006892:	e045      	b.n	8006920 <UART_SetConfig+0x348>
 8006894:	2308      	movs	r3, #8
 8006896:	77fb      	strb	r3, [r7, #31]
 8006898:	e042      	b.n	8006920 <UART_SetConfig+0x348>
 800689a:	bf00      	nop
 800689c:	efff69f3 	.word	0xefff69f3
 80068a0:	40011000 	.word	0x40011000
 80068a4:	40023800 	.word	0x40023800
 80068a8:	40004400 	.word	0x40004400
 80068ac:	40004800 	.word	0x40004800
 80068b0:	40004c00 	.word	0x40004c00
 80068b4:	40005000 	.word	0x40005000
 80068b8:	40011400 	.word	0x40011400
 80068bc:	40007800 	.word	0x40007800
 80068c0:	2310      	movs	r3, #16
 80068c2:	77fb      	strb	r3, [r7, #31]
 80068c4:	e02c      	b.n	8006920 <UART_SetConfig+0x348>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a72      	ldr	r2, [pc, #456]	@ (8006a94 <UART_SetConfig+0x4bc>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d125      	bne.n	800691c <UART_SetConfig+0x344>
 80068d0:	4b71      	ldr	r3, [pc, #452]	@ (8006a98 <UART_SetConfig+0x4c0>)
 80068d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068d6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80068da:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80068de:	d017      	beq.n	8006910 <UART_SetConfig+0x338>
 80068e0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80068e4:	d817      	bhi.n	8006916 <UART_SetConfig+0x33e>
 80068e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068ea:	d00b      	beq.n	8006904 <UART_SetConfig+0x32c>
 80068ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068f0:	d811      	bhi.n	8006916 <UART_SetConfig+0x33e>
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d003      	beq.n	80068fe <UART_SetConfig+0x326>
 80068f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80068fa:	d006      	beq.n	800690a <UART_SetConfig+0x332>
 80068fc:	e00b      	b.n	8006916 <UART_SetConfig+0x33e>
 80068fe:	2300      	movs	r3, #0
 8006900:	77fb      	strb	r3, [r7, #31]
 8006902:	e00d      	b.n	8006920 <UART_SetConfig+0x348>
 8006904:	2302      	movs	r3, #2
 8006906:	77fb      	strb	r3, [r7, #31]
 8006908:	e00a      	b.n	8006920 <UART_SetConfig+0x348>
 800690a:	2304      	movs	r3, #4
 800690c:	77fb      	strb	r3, [r7, #31]
 800690e:	e007      	b.n	8006920 <UART_SetConfig+0x348>
 8006910:	2308      	movs	r3, #8
 8006912:	77fb      	strb	r3, [r7, #31]
 8006914:	e004      	b.n	8006920 <UART_SetConfig+0x348>
 8006916:	2310      	movs	r3, #16
 8006918:	77fb      	strb	r3, [r7, #31]
 800691a:	e001      	b.n	8006920 <UART_SetConfig+0x348>
 800691c:	2310      	movs	r3, #16
 800691e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	69db      	ldr	r3, [r3, #28]
 8006924:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006928:	d15b      	bne.n	80069e2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800692a:	7ffb      	ldrb	r3, [r7, #31]
 800692c:	2b08      	cmp	r3, #8
 800692e:	d828      	bhi.n	8006982 <UART_SetConfig+0x3aa>
 8006930:	a201      	add	r2, pc, #4	@ (adr r2, 8006938 <UART_SetConfig+0x360>)
 8006932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006936:	bf00      	nop
 8006938:	0800695d 	.word	0x0800695d
 800693c:	08006965 	.word	0x08006965
 8006940:	0800696d 	.word	0x0800696d
 8006944:	08006983 	.word	0x08006983
 8006948:	08006973 	.word	0x08006973
 800694c:	08006983 	.word	0x08006983
 8006950:	08006983 	.word	0x08006983
 8006954:	08006983 	.word	0x08006983
 8006958:	0800697b 	.word	0x0800697b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800695c:	f7fe fa74 	bl	8004e48 <HAL_RCC_GetPCLK1Freq>
 8006960:	61b8      	str	r0, [r7, #24]
        break;
 8006962:	e013      	b.n	800698c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006964:	f7fe fa84 	bl	8004e70 <HAL_RCC_GetPCLK2Freq>
 8006968:	61b8      	str	r0, [r7, #24]
        break;
 800696a:	e00f      	b.n	800698c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800696c:	4b4b      	ldr	r3, [pc, #300]	@ (8006a9c <UART_SetConfig+0x4c4>)
 800696e:	61bb      	str	r3, [r7, #24]
        break;
 8006970:	e00c      	b.n	800698c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006972:	f7fe f957 	bl	8004c24 <HAL_RCC_GetSysClockFreq>
 8006976:	61b8      	str	r0, [r7, #24]
        break;
 8006978:	e008      	b.n	800698c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800697a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800697e:	61bb      	str	r3, [r7, #24]
        break;
 8006980:	e004      	b.n	800698c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006982:	2300      	movs	r3, #0
 8006984:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006986:	2301      	movs	r3, #1
 8006988:	77bb      	strb	r3, [r7, #30]
        break;
 800698a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800698c:	69bb      	ldr	r3, [r7, #24]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d074      	beq.n	8006a7c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006992:	69bb      	ldr	r3, [r7, #24]
 8006994:	005a      	lsls	r2, r3, #1
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	085b      	lsrs	r3, r3, #1
 800699c:	441a      	add	r2, r3
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80069a6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	2b0f      	cmp	r3, #15
 80069ac:	d916      	bls.n	80069dc <UART_SetConfig+0x404>
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069b4:	d212      	bcs.n	80069dc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	f023 030f 	bic.w	r3, r3, #15
 80069be:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	085b      	lsrs	r3, r3, #1
 80069c4:	b29b      	uxth	r3, r3
 80069c6:	f003 0307 	and.w	r3, r3, #7
 80069ca:	b29a      	uxth	r2, r3
 80069cc:	89fb      	ldrh	r3, [r7, #14]
 80069ce:	4313      	orrs	r3, r2
 80069d0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	89fa      	ldrh	r2, [r7, #14]
 80069d8:	60da      	str	r2, [r3, #12]
 80069da:	e04f      	b.n	8006a7c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	77bb      	strb	r3, [r7, #30]
 80069e0:	e04c      	b.n	8006a7c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80069e2:	7ffb      	ldrb	r3, [r7, #31]
 80069e4:	2b08      	cmp	r3, #8
 80069e6:	d828      	bhi.n	8006a3a <UART_SetConfig+0x462>
 80069e8:	a201      	add	r2, pc, #4	@ (adr r2, 80069f0 <UART_SetConfig+0x418>)
 80069ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ee:	bf00      	nop
 80069f0:	08006a15 	.word	0x08006a15
 80069f4:	08006a1d 	.word	0x08006a1d
 80069f8:	08006a25 	.word	0x08006a25
 80069fc:	08006a3b 	.word	0x08006a3b
 8006a00:	08006a2b 	.word	0x08006a2b
 8006a04:	08006a3b 	.word	0x08006a3b
 8006a08:	08006a3b 	.word	0x08006a3b
 8006a0c:	08006a3b 	.word	0x08006a3b
 8006a10:	08006a33 	.word	0x08006a33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a14:	f7fe fa18 	bl	8004e48 <HAL_RCC_GetPCLK1Freq>
 8006a18:	61b8      	str	r0, [r7, #24]
        break;
 8006a1a:	e013      	b.n	8006a44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a1c:	f7fe fa28 	bl	8004e70 <HAL_RCC_GetPCLK2Freq>
 8006a20:	61b8      	str	r0, [r7, #24]
        break;
 8006a22:	e00f      	b.n	8006a44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a24:	4b1d      	ldr	r3, [pc, #116]	@ (8006a9c <UART_SetConfig+0x4c4>)
 8006a26:	61bb      	str	r3, [r7, #24]
        break;
 8006a28:	e00c      	b.n	8006a44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a2a:	f7fe f8fb 	bl	8004c24 <HAL_RCC_GetSysClockFreq>
 8006a2e:	61b8      	str	r0, [r7, #24]
        break;
 8006a30:	e008      	b.n	8006a44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a36:	61bb      	str	r3, [r7, #24]
        break;
 8006a38:	e004      	b.n	8006a44 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	77bb      	strb	r3, [r7, #30]
        break;
 8006a42:	bf00      	nop
    }

    if (pclk != 0U)
 8006a44:	69bb      	ldr	r3, [r7, #24]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d018      	beq.n	8006a7c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	085a      	lsrs	r2, r3, #1
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	441a      	add	r2, r3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a5c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	2b0f      	cmp	r3, #15
 8006a62:	d909      	bls.n	8006a78 <UART_SetConfig+0x4a0>
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a6a:	d205      	bcs.n	8006a78 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	b29a      	uxth	r2, r3
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	60da      	str	r2, [r3, #12]
 8006a76:	e001      	b.n	8006a7c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2200      	movs	r2, #0
 8006a86:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006a88:	7fbb      	ldrb	r3, [r7, #30]
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	3720      	adds	r7, #32
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bd80      	pop	{r7, pc}
 8006a92:	bf00      	nop
 8006a94:	40007c00 	.word	0x40007c00
 8006a98:	40023800 	.word	0x40023800
 8006a9c:	00f42400 	.word	0x00f42400

08006aa0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b083      	sub	sp, #12
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aac:	f003 0308 	and.w	r3, r3, #8
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00a      	beq.n	8006aca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	430a      	orrs	r2, r1
 8006ac8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ace:	f003 0301 	and.w	r3, r3, #1
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d00a      	beq.n	8006aec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	430a      	orrs	r2, r1
 8006aea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af0:	f003 0302 	and.w	r3, r3, #2
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d00a      	beq.n	8006b0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	430a      	orrs	r2, r1
 8006b0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b12:	f003 0304 	and.w	r3, r3, #4
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d00a      	beq.n	8006b30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	430a      	orrs	r2, r1
 8006b2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b34:	f003 0310 	and.w	r3, r3, #16
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d00a      	beq.n	8006b52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	430a      	orrs	r2, r1
 8006b50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b56:	f003 0320 	and.w	r3, r3, #32
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d00a      	beq.n	8006b74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	430a      	orrs	r2, r1
 8006b72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d01a      	beq.n	8006bb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	430a      	orrs	r2, r1
 8006b94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b9e:	d10a      	bne.n	8006bb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	430a      	orrs	r2, r1
 8006bb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d00a      	beq.n	8006bd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	430a      	orrs	r2, r1
 8006bd6:	605a      	str	r2, [r3, #4]
  }
}
 8006bd8:	bf00      	nop
 8006bda:	370c      	adds	r7, #12
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr

08006be4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b098      	sub	sp, #96	@ 0x60
 8006be8:	af02      	add	r7, sp, #8
 8006bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006bf4:	f7fb fb12 	bl	800221c <HAL_GetTick>
 8006bf8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 0308 	and.w	r3, r3, #8
 8006c04:	2b08      	cmp	r3, #8
 8006c06:	d12e      	bne.n	8006c66 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c0c:	9300      	str	r3, [sp, #0]
 8006c0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c10:	2200      	movs	r2, #0
 8006c12:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 f88c 	bl	8006d34 <UART_WaitOnFlagUntilTimeout>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d021      	beq.n	8006c66 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c2a:	e853 3f00 	ldrex	r3, [r3]
 8006c2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c36:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c40:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c42:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c48:	e841 2300 	strex	r3, r2, [r1]
 8006c4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d1e6      	bne.n	8006c22 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2220      	movs	r2, #32
 8006c58:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c62:	2303      	movs	r3, #3
 8006c64:	e062      	b.n	8006d2c <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0304 	and.w	r3, r3, #4
 8006c70:	2b04      	cmp	r3, #4
 8006c72:	d149      	bne.n	8006d08 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c74:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c78:	9300      	str	r3, [sp, #0]
 8006c7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f000 f856 	bl	8006d34 <UART_WaitOnFlagUntilTimeout>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d03c      	beq.n	8006d08 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c96:	e853 3f00 	ldrex	r3, [r3]
 8006c9a:	623b      	str	r3, [r7, #32]
   return(result);
 8006c9c:	6a3b      	ldr	r3, [r7, #32]
 8006c9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ca2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	461a      	mov	r2, r3
 8006caa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cac:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006cb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cb4:	e841 2300 	strex	r3, r2, [r1]
 8006cb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d1e6      	bne.n	8006c8e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	3308      	adds	r3, #8
 8006cc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	e853 3f00 	ldrex	r3, [r3]
 8006cce:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	f023 0301 	bic.w	r3, r3, #1
 8006cd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	3308      	adds	r3, #8
 8006cde:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ce0:	61fa      	str	r2, [r7, #28]
 8006ce2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce4:	69b9      	ldr	r1, [r7, #24]
 8006ce6:	69fa      	ldr	r2, [r7, #28]
 8006ce8:	e841 2300 	strex	r3, r2, [r1]
 8006cec:	617b      	str	r3, [r7, #20]
   return(result);
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d1e5      	bne.n	8006cc0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2220      	movs	r2, #32
 8006cf8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d04:	2303      	movs	r3, #3
 8006d06:	e011      	b.n	8006d2c <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2220      	movs	r2, #32
 8006d0c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2220      	movs	r2, #32
 8006d12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2200      	movs	r2, #0
 8006d26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006d2a:	2300      	movs	r3, #0
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3758      	adds	r7, #88	@ 0x58
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b084      	sub	sp, #16
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	60f8      	str	r0, [r7, #12]
 8006d3c:	60b9      	str	r1, [r7, #8]
 8006d3e:	603b      	str	r3, [r7, #0]
 8006d40:	4613      	mov	r3, r2
 8006d42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d44:	e04f      	b.n	8006de6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d46:	69bb      	ldr	r3, [r7, #24]
 8006d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d4c:	d04b      	beq.n	8006de6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d4e:	f7fb fa65 	bl	800221c <HAL_GetTick>
 8006d52:	4602      	mov	r2, r0
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	1ad3      	subs	r3, r2, r3
 8006d58:	69ba      	ldr	r2, [r7, #24]
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d302      	bcc.n	8006d64 <UART_WaitOnFlagUntilTimeout+0x30>
 8006d5e:	69bb      	ldr	r3, [r7, #24]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d101      	bne.n	8006d68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006d64:	2303      	movs	r3, #3
 8006d66:	e04e      	b.n	8006e06 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f003 0304 	and.w	r3, r3, #4
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d037      	beq.n	8006de6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	2b80      	cmp	r3, #128	@ 0x80
 8006d7a:	d034      	beq.n	8006de6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	2b40      	cmp	r3, #64	@ 0x40
 8006d80:	d031      	beq.n	8006de6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	69db      	ldr	r3, [r3, #28]
 8006d88:	f003 0308 	and.w	r3, r3, #8
 8006d8c:	2b08      	cmp	r3, #8
 8006d8e:	d110      	bne.n	8006db2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	2208      	movs	r2, #8
 8006d96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d98:	68f8      	ldr	r0, [r7, #12]
 8006d9a:	f000 f838 	bl	8006e0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2208      	movs	r2, #8
 8006da2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2200      	movs	r2, #0
 8006daa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	e029      	b.n	8006e06 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	69db      	ldr	r3, [r3, #28]
 8006db8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006dbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006dc0:	d111      	bne.n	8006de6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006dca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006dcc:	68f8      	ldr	r0, [r7, #12]
 8006dce:	f000 f81e 	bl	8006e0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2220      	movs	r2, #32
 8006dd6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006de2:	2303      	movs	r3, #3
 8006de4:	e00f      	b.n	8006e06 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	69da      	ldr	r2, [r3, #28]
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	4013      	ands	r3, r2
 8006df0:	68ba      	ldr	r2, [r7, #8]
 8006df2:	429a      	cmp	r2, r3
 8006df4:	bf0c      	ite	eq
 8006df6:	2301      	moveq	r3, #1
 8006df8:	2300      	movne	r3, #0
 8006dfa:	b2db      	uxtb	r3, r3
 8006dfc:	461a      	mov	r2, r3
 8006dfe:	79fb      	ldrb	r3, [r7, #7]
 8006e00:	429a      	cmp	r2, r3
 8006e02:	d0a0      	beq.n	8006d46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e04:	2300      	movs	r3, #0
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3710      	adds	r7, #16
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}

08006e0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e0e:	b480      	push	{r7}
 8006e10:	b095      	sub	sp, #84	@ 0x54
 8006e12:	af00      	add	r7, sp, #0
 8006e14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e1e:	e853 3f00 	ldrex	r3, [r3]
 8006e22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	461a      	mov	r2, r3
 8006e32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e34:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e36:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006e3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e3c:	e841 2300 	strex	r3, r2, [r1]
 8006e40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d1e6      	bne.n	8006e16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	3308      	adds	r3, #8
 8006e4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e50:	6a3b      	ldr	r3, [r7, #32]
 8006e52:	e853 3f00 	ldrex	r3, [r3]
 8006e56:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e58:	69fb      	ldr	r3, [r7, #28]
 8006e5a:	f023 0301 	bic.w	r3, r3, #1
 8006e5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	3308      	adds	r3, #8
 8006e66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e70:	e841 2300 	strex	r3, r2, [r1]
 8006e74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d1e5      	bne.n	8006e48 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d118      	bne.n	8006eb6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	e853 3f00 	ldrex	r3, [r3]
 8006e90:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	f023 0310 	bic.w	r3, r3, #16
 8006e98:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	461a      	mov	r2, r3
 8006ea0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ea2:	61bb      	str	r3, [r7, #24]
 8006ea4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea6:	6979      	ldr	r1, [r7, #20]
 8006ea8:	69ba      	ldr	r2, [r7, #24]
 8006eaa:	e841 2300 	strex	r3, r2, [r1]
 8006eae:	613b      	str	r3, [r7, #16]
   return(result);
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d1e6      	bne.n	8006e84 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2220      	movs	r2, #32
 8006eba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006eca:	bf00      	nop
 8006ecc:	3754      	adds	r7, #84	@ 0x54
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr
	...

08006ed8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006ed8:	b084      	sub	sp, #16
 8006eda:	b580      	push	{r7, lr}
 8006edc:	b084      	sub	sp, #16
 8006ede:	af00      	add	r7, sp, #0
 8006ee0:	6078      	str	r0, [r7, #4]
 8006ee2:	f107 001c 	add.w	r0, r7, #28
 8006ee6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006eea:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006eee:	2b01      	cmp	r3, #1
 8006ef0:	d121      	bne.n	8006f36 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ef6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	68da      	ldr	r2, [r3, #12]
 8006f02:	4b21      	ldr	r3, [pc, #132]	@ (8006f88 <USB_CoreInit+0xb0>)
 8006f04:	4013      	ands	r3, r2
 8006f06:	687a      	ldr	r2, [r7, #4]
 8006f08:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	68db      	ldr	r3, [r3, #12]
 8006f0e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006f16:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006f1a:	2b01      	cmp	r3, #1
 8006f1c:	d105      	bne.n	8006f2a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	68db      	ldr	r3, [r3, #12]
 8006f22:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f000 fa92 	bl	8007454 <USB_CoreReset>
 8006f30:	4603      	mov	r3, r0
 8006f32:	73fb      	strb	r3, [r7, #15]
 8006f34:	e010      	b.n	8006f58 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	68db      	ldr	r3, [r3, #12]
 8006f3a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f000 fa86 	bl	8007454 <USB_CoreReset>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f50:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8006f58:	7fbb      	ldrb	r3, [r7, #30]
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d10b      	bne.n	8006f76 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	689b      	ldr	r3, [r3, #8]
 8006f62:	f043 0206 	orr.w	r2, r3, #6
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	f043 0220 	orr.w	r2, r3, #32
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	3710      	adds	r7, #16
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006f82:	b004      	add	sp, #16
 8006f84:	4770      	bx	lr
 8006f86:	bf00      	nop
 8006f88:	ffbdffbf 	.word	0xffbdffbf

08006f8c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b083      	sub	sp, #12
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	689b      	ldr	r3, [r3, #8]
 8006f98:	f023 0201 	bic.w	r2, r3, #1
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006fa0:	2300      	movs	r3, #0
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	370c      	adds	r7, #12
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fac:	4770      	bx	lr

08006fae <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006fae:	b580      	push	{r7, lr}
 8006fb0:	b084      	sub	sp, #16
 8006fb2:	af00      	add	r7, sp, #0
 8006fb4:	6078      	str	r0, [r7, #4]
 8006fb6:	460b      	mov	r3, r1
 8006fb8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	68db      	ldr	r3, [r3, #12]
 8006fc2:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006fca:	78fb      	ldrb	r3, [r7, #3]
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d115      	bne.n	8006ffc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	68db      	ldr	r3, [r3, #12]
 8006fd4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006fdc:	200a      	movs	r0, #10
 8006fde:	f7fb f929 	bl	8002234 <HAL_Delay>
      ms += 10U;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	330a      	adds	r3, #10
 8006fe6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	f000 fa25 	bl	8007438 <USB_GetMode>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d01e      	beq.n	8007032 <USB_SetCurrentMode+0x84>
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2bc7      	cmp	r3, #199	@ 0xc7
 8006ff8:	d9f0      	bls.n	8006fdc <USB_SetCurrentMode+0x2e>
 8006ffa:	e01a      	b.n	8007032 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006ffc:	78fb      	ldrb	r3, [r7, #3]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d115      	bne.n	800702e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	68db      	ldr	r3, [r3, #12]
 8007006:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800700e:	200a      	movs	r0, #10
 8007010:	f7fb f910 	bl	8002234 <HAL_Delay>
      ms += 10U;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	330a      	adds	r3, #10
 8007018:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f000 fa0c 	bl	8007438 <USB_GetMode>
 8007020:	4603      	mov	r3, r0
 8007022:	2b00      	cmp	r3, #0
 8007024:	d005      	beq.n	8007032 <USB_SetCurrentMode+0x84>
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2bc7      	cmp	r3, #199	@ 0xc7
 800702a:	d9f0      	bls.n	800700e <USB_SetCurrentMode+0x60>
 800702c:	e001      	b.n	8007032 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800702e:	2301      	movs	r3, #1
 8007030:	e005      	b.n	800703e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2bc8      	cmp	r3, #200	@ 0xc8
 8007036:	d101      	bne.n	800703c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007038:	2301      	movs	r3, #1
 800703a:	e000      	b.n	800703e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800703c:	2300      	movs	r3, #0
}
 800703e:	4618      	mov	r0, r3
 8007040:	3710      	adds	r7, #16
 8007042:	46bd      	mov	sp, r7
 8007044:	bd80      	pop	{r7, pc}
	...

08007048 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007048:	b084      	sub	sp, #16
 800704a:	b580      	push	{r7, lr}
 800704c:	b086      	sub	sp, #24
 800704e:	af00      	add	r7, sp, #0
 8007050:	6078      	str	r0, [r7, #4]
 8007052:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007056:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800705a:	2300      	movs	r3, #0
 800705c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007062:	2300      	movs	r3, #0
 8007064:	613b      	str	r3, [r7, #16]
 8007066:	e009      	b.n	800707c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007068:	687a      	ldr	r2, [r7, #4]
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	3340      	adds	r3, #64	@ 0x40
 800706e:	009b      	lsls	r3, r3, #2
 8007070:	4413      	add	r3, r2
 8007072:	2200      	movs	r2, #0
 8007074:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	3301      	adds	r3, #1
 800707a:	613b      	str	r3, [r7, #16]
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	2b0e      	cmp	r3, #14
 8007080:	d9f2      	bls.n	8007068 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007082:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007086:	2b00      	cmp	r3, #0
 8007088:	d11c      	bne.n	80070c4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	68fa      	ldr	r2, [r7, #12]
 8007094:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007098:	f043 0302 	orr.w	r3, r3, #2
 800709c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070a2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	601a      	str	r2, [r3, #0]
 80070c2:	e005      	b.n	80070d0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070c8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80070d6:	461a      	mov	r2, r3
 80070d8:	2300      	movs	r3, #0
 80070da:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80070dc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80070e0:	2b01      	cmp	r3, #1
 80070e2:	d10d      	bne.n	8007100 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80070e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d104      	bne.n	80070f6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80070ec:	2100      	movs	r1, #0
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f000 f968 	bl	80073c4 <USB_SetDevSpeed>
 80070f4:	e008      	b.n	8007108 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80070f6:	2101      	movs	r1, #1
 80070f8:	6878      	ldr	r0, [r7, #4]
 80070fa:	f000 f963 	bl	80073c4 <USB_SetDevSpeed>
 80070fe:	e003      	b.n	8007108 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007100:	2103      	movs	r1, #3
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	f000 f95e 	bl	80073c4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007108:	2110      	movs	r1, #16
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f000 f8fa 	bl	8007304 <USB_FlushTxFifo>
 8007110:	4603      	mov	r3, r0
 8007112:	2b00      	cmp	r3, #0
 8007114:	d001      	beq.n	800711a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8007116:	2301      	movs	r3, #1
 8007118:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 f924 	bl	8007368 <USB_FlushRxFifo>
 8007120:	4603      	mov	r3, r0
 8007122:	2b00      	cmp	r3, #0
 8007124:	d001      	beq.n	800712a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007130:	461a      	mov	r2, r3
 8007132:	2300      	movs	r3, #0
 8007134:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800713c:	461a      	mov	r2, r3
 800713e:	2300      	movs	r3, #0
 8007140:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007148:	461a      	mov	r2, r3
 800714a:	2300      	movs	r3, #0
 800714c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800714e:	2300      	movs	r3, #0
 8007150:	613b      	str	r3, [r7, #16]
 8007152:	e043      	b.n	80071dc <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007154:	693b      	ldr	r3, [r7, #16]
 8007156:	015a      	lsls	r2, r3, #5
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	4413      	add	r3, r2
 800715c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007166:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800716a:	d118      	bne.n	800719e <USB_DevInit+0x156>
    {
      if (i == 0U)
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d10a      	bne.n	8007188 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007172:	693b      	ldr	r3, [r7, #16]
 8007174:	015a      	lsls	r2, r3, #5
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	4413      	add	r3, r2
 800717a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800717e:	461a      	mov	r2, r3
 8007180:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007184:	6013      	str	r3, [r2, #0]
 8007186:	e013      	b.n	80071b0 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	015a      	lsls	r2, r3, #5
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	4413      	add	r3, r2
 8007190:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007194:	461a      	mov	r2, r3
 8007196:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800719a:	6013      	str	r3, [r2, #0]
 800719c:	e008      	b.n	80071b0 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	015a      	lsls	r2, r3, #5
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	4413      	add	r3, r2
 80071a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071aa:	461a      	mov	r2, r3
 80071ac:	2300      	movs	r3, #0
 80071ae:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	015a      	lsls	r2, r3, #5
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	4413      	add	r3, r2
 80071b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071bc:	461a      	mov	r2, r3
 80071be:	2300      	movs	r3, #0
 80071c0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	015a      	lsls	r2, r3, #5
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	4413      	add	r3, r2
 80071ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071ce:	461a      	mov	r2, r3
 80071d0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80071d4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	3301      	adds	r3, #1
 80071da:	613b      	str	r3, [r7, #16]
 80071dc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80071e0:	461a      	mov	r2, r3
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d3b5      	bcc.n	8007154 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80071e8:	2300      	movs	r3, #0
 80071ea:	613b      	str	r3, [r7, #16]
 80071ec:	e043      	b.n	8007276 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	015a      	lsls	r2, r3, #5
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	4413      	add	r3, r2
 80071f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007200:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007204:	d118      	bne.n	8007238 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d10a      	bne.n	8007222 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	015a      	lsls	r2, r3, #5
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	4413      	add	r3, r2
 8007214:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007218:	461a      	mov	r2, r3
 800721a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800721e:	6013      	str	r3, [r2, #0]
 8007220:	e013      	b.n	800724a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	015a      	lsls	r2, r3, #5
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	4413      	add	r3, r2
 800722a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800722e:	461a      	mov	r2, r3
 8007230:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007234:	6013      	str	r3, [r2, #0]
 8007236:	e008      	b.n	800724a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007238:	693b      	ldr	r3, [r7, #16]
 800723a:	015a      	lsls	r2, r3, #5
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	4413      	add	r3, r2
 8007240:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007244:	461a      	mov	r2, r3
 8007246:	2300      	movs	r3, #0
 8007248:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	015a      	lsls	r2, r3, #5
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	4413      	add	r3, r2
 8007252:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007256:	461a      	mov	r2, r3
 8007258:	2300      	movs	r3, #0
 800725a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	015a      	lsls	r2, r3, #5
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	4413      	add	r3, r2
 8007264:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007268:	461a      	mov	r2, r3
 800726a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800726e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	3301      	adds	r3, #1
 8007274:	613b      	str	r3, [r7, #16]
 8007276:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800727a:	461a      	mov	r2, r3
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	4293      	cmp	r3, r2
 8007280:	d3b5      	bcc.n	80071ee <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007288:	691b      	ldr	r3, [r3, #16]
 800728a:	68fa      	ldr	r2, [r7, #12]
 800728c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007290:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007294:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2200      	movs	r2, #0
 800729a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80072a2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80072a4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d105      	bne.n	80072b8 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	699b      	ldr	r3, [r3, #24]
 80072b0:	f043 0210 	orr.w	r2, r3, #16
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	699a      	ldr	r2, [r3, #24]
 80072bc:	4b0f      	ldr	r3, [pc, #60]	@ (80072fc <USB_DevInit+0x2b4>)
 80072be:	4313      	orrs	r3, r2
 80072c0:	687a      	ldr	r2, [r7, #4]
 80072c2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80072c4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d005      	beq.n	80072d8 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	699b      	ldr	r3, [r3, #24]
 80072d0:	f043 0208 	orr.w	r2, r3, #8
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80072d8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d105      	bne.n	80072ec <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	699a      	ldr	r2, [r3, #24]
 80072e4:	4b06      	ldr	r3, [pc, #24]	@ (8007300 <USB_DevInit+0x2b8>)
 80072e6:	4313      	orrs	r3, r2
 80072e8:	687a      	ldr	r2, [r7, #4]
 80072ea:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80072ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80072ee:	4618      	mov	r0, r3
 80072f0:	3718      	adds	r7, #24
 80072f2:	46bd      	mov	sp, r7
 80072f4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80072f8:	b004      	add	sp, #16
 80072fa:	4770      	bx	lr
 80072fc:	803c3800 	.word	0x803c3800
 8007300:	40000004 	.word	0x40000004

08007304 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
 800730c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800730e:	2300      	movs	r3, #0
 8007310:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	3301      	adds	r3, #1
 8007316:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800731e:	d901      	bls.n	8007324 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007320:	2303      	movs	r3, #3
 8007322:	e01b      	b.n	800735c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	691b      	ldr	r3, [r3, #16]
 8007328:	2b00      	cmp	r3, #0
 800732a:	daf2      	bge.n	8007312 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800732c:	2300      	movs	r3, #0
 800732e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	019b      	lsls	r3, r3, #6
 8007334:	f043 0220 	orr.w	r2, r3, #32
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	3301      	adds	r3, #1
 8007340:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007348:	d901      	bls.n	800734e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800734a:	2303      	movs	r3, #3
 800734c:	e006      	b.n	800735c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	691b      	ldr	r3, [r3, #16]
 8007352:	f003 0320 	and.w	r3, r3, #32
 8007356:	2b20      	cmp	r3, #32
 8007358:	d0f0      	beq.n	800733c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800735a:	2300      	movs	r3, #0
}
 800735c:	4618      	mov	r0, r3
 800735e:	3714      	adds	r7, #20
 8007360:	46bd      	mov	sp, r7
 8007362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007366:	4770      	bx	lr

08007368 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007368:	b480      	push	{r7}
 800736a:	b085      	sub	sp, #20
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007370:	2300      	movs	r3, #0
 8007372:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	3301      	adds	r3, #1
 8007378:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007380:	d901      	bls.n	8007386 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007382:	2303      	movs	r3, #3
 8007384:	e018      	b.n	80073b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	691b      	ldr	r3, [r3, #16]
 800738a:	2b00      	cmp	r3, #0
 800738c:	daf2      	bge.n	8007374 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800738e:	2300      	movs	r3, #0
 8007390:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2210      	movs	r2, #16
 8007396:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	3301      	adds	r3, #1
 800739c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80073a4:	d901      	bls.n	80073aa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80073a6:	2303      	movs	r3, #3
 80073a8:	e006      	b.n	80073b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	691b      	ldr	r3, [r3, #16]
 80073ae:	f003 0310 	and.w	r3, r3, #16
 80073b2:	2b10      	cmp	r3, #16
 80073b4:	d0f0      	beq.n	8007398 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80073b6:	2300      	movs	r3, #0
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	3714      	adds	r7, #20
 80073bc:	46bd      	mov	sp, r7
 80073be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c2:	4770      	bx	lr

080073c4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80073c4:	b480      	push	{r7}
 80073c6:	b085      	sub	sp, #20
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
 80073cc:	460b      	mov	r3, r1
 80073ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073da:	681a      	ldr	r2, [r3, #0]
 80073dc:	78fb      	ldrb	r3, [r7, #3]
 80073de:	68f9      	ldr	r1, [r7, #12]
 80073e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073e4:	4313      	orrs	r3, r2
 80073e6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80073e8:	2300      	movs	r3, #0
}
 80073ea:	4618      	mov	r0, r3
 80073ec:	3714      	adds	r7, #20
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr

080073f6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80073f6:	b480      	push	{r7}
 80073f8:	b085      	sub	sp, #20
 80073fa:	af00      	add	r7, sp, #0
 80073fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	68fa      	ldr	r2, [r7, #12]
 800740c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007410:	f023 0303 	bic.w	r3, r3, #3
 8007414:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	68fa      	ldr	r2, [r7, #12]
 8007420:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007424:	f043 0302 	orr.w	r3, r3, #2
 8007428:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800742a:	2300      	movs	r3, #0
}
 800742c:	4618      	mov	r0, r3
 800742e:	3714      	adds	r7, #20
 8007430:	46bd      	mov	sp, r7
 8007432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007436:	4770      	bx	lr

08007438 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007438:	b480      	push	{r7}
 800743a:	b083      	sub	sp, #12
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	695b      	ldr	r3, [r3, #20]
 8007444:	f003 0301 	and.w	r3, r3, #1
}
 8007448:	4618      	mov	r0, r3
 800744a:	370c      	adds	r7, #12
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr

08007454 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007454:	b480      	push	{r7}
 8007456:	b085      	sub	sp, #20
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800745c:	2300      	movs	r3, #0
 800745e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	3301      	adds	r3, #1
 8007464:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800746c:	d901      	bls.n	8007472 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800746e:	2303      	movs	r3, #3
 8007470:	e022      	b.n	80074b8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	691b      	ldr	r3, [r3, #16]
 8007476:	2b00      	cmp	r3, #0
 8007478:	daf2      	bge.n	8007460 <USB_CoreReset+0xc>

  count = 10U;
 800747a:	230a      	movs	r3, #10
 800747c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800747e:	e002      	b.n	8007486 <USB_CoreReset+0x32>
  {
    count--;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	3b01      	subs	r3, #1
 8007484:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d1f9      	bne.n	8007480 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	691b      	ldr	r3, [r3, #16]
 8007490:	f043 0201 	orr.w	r2, r3, #1
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	3301      	adds	r3, #1
 800749c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074a4:	d901      	bls.n	80074aa <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80074a6:	2303      	movs	r3, #3
 80074a8:	e006      	b.n	80074b8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	691b      	ldr	r3, [r3, #16]
 80074ae:	f003 0301 	and.w	r3, r3, #1
 80074b2:	2b01      	cmp	r3, #1
 80074b4:	d0f0      	beq.n	8007498 <USB_CoreReset+0x44>

  return HAL_OK;
 80074b6:	2300      	movs	r3, #0
}
 80074b8:	4618      	mov	r0, r3
 80074ba:	3714      	adds	r7, #20
 80074bc:	46bd      	mov	sp, r7
 80074be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c2:	4770      	bx	lr

080074c4 <eARPProcessPacket>:
 * @param[in] pxNetworkBuffer The network buffer with the packet to be processed.
 *
 * @return An enum which says whether to return the frame or to release it.
 */
    eFrameProcessingResult_t eARPProcessPacket( const NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b090      	sub	sp, #64	@ 0x40
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ARPPacket_t * pxARPFrame = ( ( ARPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074d0:	63bb      	str	r3, [r7, #56]	@ 0x38
        eFrameProcessingResult_t eReturn = eReleaseBuffer;
 80074d2:	2300      	movs	r3, #0
 80074d4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        uint32_t ulTargetProtocolAddress, ulSenderProtocolAddress;

        /* memcpy() helper variables for MISRA Rule 21.15 compliance*/
        const void * pvCopySource;
        void * pvCopyDest;
        NetworkEndPoint_t * pxTargetEndPoint = pxNetworkBuffer->pxEndPoint;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074dc:	637b      	str	r3, [r7, #52]	@ 0x34
         * period. */
        static UBaseType_t uxARPClashCounter = 0U;
        /* The time at which the last ARP clash was sent. */
        static TimeOut_t xARPClashTimeOut;

        pxARPHeader = &( pxARPFrame->xARPHeader );
 80074de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074e0:	330e      	adds	r3, #14
 80074e2:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Only Ethernet hardware type is supported.
         * Only IPv4 address can be present in the ARP packet.
         * The hardware length (the MAC address) must be 6 bytes. And,
         * The Protocol address length must be 4 bytes as it is IPv4. */
        if( ( pxARPHeader->usHardwareType == ipARP_HARDWARE_TYPE_ETHERNET ) &&
 80074e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e6:	881b      	ldrh	r3, [r3, #0]
 80074e8:	b29b      	uxth	r3, r3
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	f040 8109 	bne.w	8007702 <eARPProcessPacket+0x23e>
            ( pxARPHeader->usProtocolType == ipARP_PROTOCOL_TYPE ) &&
 80074f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f2:	885b      	ldrh	r3, [r3, #2]
 80074f4:	b29b      	uxth	r3, r3
        if( ( pxARPHeader->usHardwareType == ipARP_HARDWARE_TYPE_ETHERNET ) &&
 80074f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074fa:	f040 8102 	bne.w	8007702 <eARPProcessPacket+0x23e>
            ( pxARPHeader->ucHardwareAddressLength == ipMAC_ADDRESS_LENGTH_BYTES ) &&
 80074fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007500:	791b      	ldrb	r3, [r3, #4]
            ( pxARPHeader->usProtocolType == ipARP_PROTOCOL_TYPE ) &&
 8007502:	2b06      	cmp	r3, #6
 8007504:	f040 80fd 	bne.w	8007702 <eARPProcessPacket+0x23e>
            ( pxARPHeader->ucProtocolAddressLength == ipIP_ADDRESS_LENGTH_BYTES ) )
 8007508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750a:	795b      	ldrb	r3, [r3, #5]
            ( pxARPHeader->ucHardwareAddressLength == ipMAC_ADDRESS_LENGTH_BYTES ) &&
 800750c:	2b04      	cmp	r3, #4
 800750e:	f040 80f8 	bne.w	8007702 <eARPProcessPacket+0x23e>
            /*
             * Use helper variables for memcpy() to remain
             * compliant with MISRA Rule 21.15.  These should be
             * optimized away.
             */
            pvCopySource = pxARPHeader->ucSenderProtocolAddress;
 8007512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007514:	330e      	adds	r3, #14
 8007516:	62fb      	str	r3, [r7, #44]	@ 0x2c
            pvCopyDest = &ulSenderProtocolAddress;
 8007518:	f107 031c 	add.w	r3, r7, #28
 800751c:	62bb      	str	r3, [r7, #40]	@ 0x28
            ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( ulSenderProtocolAddress ) );
 800751e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	461a      	mov	r2, r3
 8007524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007526:	601a      	str	r2, [r3, #0]
            /* The field ulTargetProtocolAddress is well-aligned, a 32-bits copy. */
            ulTargetProtocolAddress = pxARPHeader->ulTargetProtocolAddress;
 8007528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800752a:	699b      	ldr	r3, [r3, #24]
 800752c:	627b      	str	r3, [r7, #36]	@ 0x24

            if( uxARPClashCounter != 0U )
 800752e:	4b78      	ldr	r3, [pc, #480]	@ (8007710 <eARPProcessPacket+0x24c>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d009      	beq.n	800754a <eARPProcessPacket+0x86>
            {
                /* Has the timeout been reached? */
                if( xTaskCheckForTimeOut( &xARPClashTimeOut, &uxARPClashTimeoutPeriod ) == pdTRUE )
 8007536:	4977      	ldr	r1, [pc, #476]	@ (8007714 <eARPProcessPacket+0x250>)
 8007538:	4877      	ldr	r0, [pc, #476]	@ (8007718 <eARPProcessPacket+0x254>)
 800753a:	f00f fab3 	bl	8016aa4 <xTaskCheckForTimeOut>
 800753e:	4603      	mov	r3, r0
 8007540:	2b01      	cmp	r3, #1
 8007542:	d102      	bne.n	800754a <eARPProcessPacket+0x86>
                {
                    /* We have waited long enough, reset the counter. */
                    uxARPClashCounter = 0;
 8007544:	4b72      	ldr	r3, [pc, #456]	@ (8007710 <eARPProcessPacket+0x24c>)
 8007546:	2200      	movs	r2, #0
 8007548:	601a      	str	r2, [r3, #0]
                }
            }

            /* Check whether the lowest bit of the highest byte is 1 to check for
             * multicast address or even a broadcast address (FF:FF:FF:FF:FF:FF). */
            if( ( pxARPHeader->xSenderHardwareAddress.ucBytes[ 0 ] & 0x01U ) == 0x01U )
 800754a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800754c:	7a1b      	ldrb	r3, [r3, #8]
 800754e:	f003 0301 	and.w	r3, r3, #1
 8007552:	2b00      	cmp	r3, #0
 8007554:	f040 80d5 	bne.w	8007702 <eARPProcessPacket+0x23e>
                /* Senders address is a multicast OR broadcast address which is not
                 * allowed for an ARP packet. Drop the packet. See RFC 1812 section
                 * 3.3.2. */
                iptraceDROPPED_INVALID_ARP_PACKET( pxARPHeader );
            }
            else if( ( ipFIRST_LOOPBACK_IPv4 <= ( FreeRTOS_ntohl( ulSenderProtocolAddress ) ) ) &&
 8007558:	69fb      	ldr	r3, [r7, #28]
 800755a:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800755e:	d303      	bcc.n	8007568 <eARPProcessPacket+0xa4>
                     ( ( FreeRTOS_ntohl( ulSenderProtocolAddress ) ) < ipLAST_LOOPBACK_IPv4 ) )
 8007560:	69fb      	ldr	r3, [r7, #28]
            else if( ( ipFIRST_LOOPBACK_IPv4 <= ( FreeRTOS_ntohl( ulSenderProtocolAddress ) ) ) &&
 8007562:	2b00      	cmp	r3, #0
 8007564:	f280 80cd 	bge.w	8007702 <eARPProcessPacket+0x23e>
                /* The local loopback addresses must never appear outside a host. See RFC 1122
                 * section 3.2.1.3. */
                iptraceDROPPED_INVALID_ARP_PACKET( pxARPHeader );
            }
            /* Check whether there is a clash with another device for this IP address. */
            else if( ( pxTargetEndPoint != NULL ) && ( ulSenderProtocolAddress == pxTargetEndPoint->ipv4_settings.ulIPAddress ) )
 8007568:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800756a:	2b00      	cmp	r3, #0
 800756c:	d03a      	beq.n	80075e4 <eARPProcessPacket+0x120>
 800756e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007570:	681a      	ldr	r2, [r3, #0]
 8007572:	69fb      	ldr	r3, [r7, #28]
 8007574:	429a      	cmp	r2, r3
 8007576:	d135      	bne.n	80075e4 <eARPProcessPacket+0x120>
            {
                if( uxARPClashCounter < arpIP_CLASH_MAX_RETRIES )
 8007578:	4b65      	ldr	r3, [pc, #404]	@ (8007710 <eARPProcessPacket+0x24c>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d116      	bne.n	80075ae <eARPProcessPacket+0xea>
                {
                    /* Increment the counter. */
                    uxARPClashCounter++;
 8007580:	4b63      	ldr	r3, [pc, #396]	@ (8007710 <eARPProcessPacket+0x24c>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	3301      	adds	r3, #1
 8007586:	4a62      	ldr	r2, [pc, #392]	@ (8007710 <eARPProcessPacket+0x24c>)
 8007588:	6013      	str	r3, [r2, #0]

                    /* Send out a defensive ARP request. */
                    FreeRTOS_OutputARPRequest_Multi( pxTargetEndPoint, pxTargetEndPoint->ipv4_settings.ulIPAddress );
 800758a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4619      	mov	r1, r3
 8007590:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007592:	f000 fd03 	bl	8007f9c <FreeRTOS_OutputARPRequest_Multi>

                    /* Since an ARP Request for this IP was just sent, do not send a gratuitous
                     * ARP for arpGRATUITOUS_ARP_PERIOD. */
                    xLastGratuitousARPTime = xTaskGetTickCount();
 8007596:	f00e ffab 	bl	80164f0 <xTaskGetTickCount>
 800759a:	4603      	mov	r3, r0
 800759c:	4a5f      	ldr	r2, [pc, #380]	@ (800771c <eARPProcessPacket+0x258>)
 800759e:	6013      	str	r3, [r2, #0]

                    /* Note the time at which this request was sent. */
                    vTaskSetTimeOutState( &xARPClashTimeOut );
 80075a0:	485d      	ldr	r0, [pc, #372]	@ (8007718 <eARPProcessPacket+0x254>)
 80075a2:	f00f fa3f 	bl	8016a24 <vTaskSetTimeOutState>

                    /* Reset the time-out period to the given value. */
                    uxARPClashTimeoutPeriod = pdMS_TO_TICKS( arpIP_CLASH_RESET_TIMEOUT_MS );
 80075a6:	4b5b      	ldr	r3, [pc, #364]	@ (8007714 <eARPProcessPacket+0x250>)
 80075a8:	f242 7210 	movw	r2, #10000	@ 0x2710
 80075ac:	601a      	str	r2, [r3, #0]
                }

                /* Process received ARP frame to see if there is a clash. */
                #if ( ipconfigARP_USE_CLASH_DETECTION != 0 )
                {
                    NetworkEndPoint_t * pxSourceEndPoint = FreeRTOS_FindEndPointOnIP_IPv4( ulSenderProtocolAddress );
 80075ae:	69fb      	ldr	r3, [r7, #28]
 80075b0:	4618      	mov	r0, r3
 80075b2:	f004 fdd7 	bl	800c164 <FreeRTOS_FindEndPointOnIP_IPv4>
 80075b6:	6238      	str	r0, [r7, #32]

                    if( ( pxSourceEndPoint != NULL ) && ( pxSourceEndPoint->ipv4_settings.ulIPAddress == ulSenderProtocolAddress ) )
 80075b8:	6a3b      	ldr	r3, [r7, #32]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	f000 809e 	beq.w	80076fc <eARPProcessPacket+0x238>
 80075c0:	6a3b      	ldr	r3, [r7, #32]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	69fb      	ldr	r3, [r7, #28]
 80075c6:	429a      	cmp	r2, r3
 80075c8:	f040 8098 	bne.w	80076fc <eARPProcessPacket+0x238>
                    {
                        xARPHadIPClash = pdTRUE;
 80075cc:	4b54      	ldr	r3, [pc, #336]	@ (8007720 <eARPProcessPacket+0x25c>)
 80075ce:	2201      	movs	r2, #1
 80075d0:	601a      	str	r2, [r3, #0]
                        /* Remember the MAC-address of the other device which has the same IP-address. */
                        ( void ) memcpy( xARPClashMacAddress.ucBytes, pxARPHeader->xSenderHardwareAddress.ucBytes, sizeof( xARPClashMacAddress.ucBytes ) );
 80075d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d4:	f103 0208 	add.w	r2, r3, #8
 80075d8:	4b52      	ldr	r3, [pc, #328]	@ (8007724 <eARPProcessPacket+0x260>)
 80075da:	6810      	ldr	r0, [r2, #0]
 80075dc:	6018      	str	r0, [r3, #0]
 80075de:	8892      	ldrh	r2, [r2, #4]
 80075e0:	809a      	strh	r2, [r3, #4]
                {
 80075e2:	e08b      	b.n	80076fc <eARPProcessPacket+0x238>
            {
                iptraceARP_PACKET_RECEIVED();

                /* Some extra logging while still testing. */
                #if ( ipconfigHAS_DEBUG_PRINTF != 0 )
                    if( pxARPHeader->usOperation == ( uint16_t ) ipARP_REPLY )
 80075e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075e6:	88db      	ldrh	r3, [r3, #6]
                                                 ( unsigned ) FreeRTOS_ntohl( ( pxTargetEndPoint != NULL ) ? pxTargetEndPoint->ipv4_settings.ulIPAddress : 0U ) ) );
                    }
                #endif /* ( ipconfigHAS_DEBUG_PRINTF != 0 ) */

                #if ( ipconfigHAS_DEBUG_PRINTF != 0 )
                    if( ( pxARPHeader->usOperation == ( uint16_t ) ipARP_REQUEST ) &&
 80075e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ea:	88db      	ldrh	r3, [r3, #6]
 80075ec:	b29b      	uxth	r3, r3
 80075ee:	2b01      	cmp	r3, #1
                /* ulTargetProtocolAddress won't be used unless logging is enabled. */
                ( void ) ulTargetProtocolAddress;

                /* Don't do anything if the local IP address is zero because
                 * that means a DHCP request has not completed. */
                if( ( pxTargetEndPoint != NULL ) && ( pxTargetEndPoint->bits.bEndPointUp != pdFALSE_UNSIGNED ) )
 80075f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	f000 8085 	beq.w	8007702 <eARPProcessPacket+0x23e>
 80075f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80075fe:	f003 0320 	and.w	r3, r3, #32
 8007602:	b2db      	uxtb	r3, r3
 8007604:	2b00      	cmp	r3, #0
 8007606:	d07c      	beq.n	8007702 <eARPProcessPacket+0x23e>
                {
                    switch( pxARPHeader->usOperation )
 8007608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800760a:	88db      	ldrh	r3, [r3, #6]
 800760c:	b29b      	uxth	r3, r3
 800760e:	2b01      	cmp	r3, #1
 8007610:	d002      	beq.n	8007618 <eARPProcessPacket+0x154>
 8007612:	2b02      	cmp	r3, #2
 8007614:	d06b      	beq.n	80076ee <eARPProcessPacket+0x22a>
                            vARPProcessPacketReply( pxARPFrame, pxTargetEndPoint, ulSenderProtocolAddress );
                            break;

                        default:
                            /* Invalid. */
                            break;
 8007616:	e074      	b.n	8007702 <eARPProcessPacket+0x23e>
                            if( ulTargetProtocolAddress == pxTargetEndPoint->ipv4_settings.ulIPAddress )
 8007618:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800761e:	429a      	cmp	r2, r3
 8007620:	d115      	bne.n	800764e <eARPProcessPacket+0x18a>
                                if( memcmp( pxTargetEndPoint->xMACAddress.ucBytes,
 8007622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007624:	f103 0038 	add.w	r0, r3, #56	@ 0x38
                                            pxARPHeader->xSenderHardwareAddress.ucBytes,
 8007628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800762a:	3308      	adds	r3, #8
                                if( memcmp( pxTargetEndPoint->xMACAddress.ucBytes,
 800762c:	2206      	movs	r2, #6
 800762e:	4619      	mov	r1, r3
 8007630:	f011 f9ce 	bl	80189d0 <memcmp>
 8007634:	4603      	mov	r3, r0
 8007636:	2b00      	cmp	r3, #0
 8007638:	d062      	beq.n	8007700 <eARPProcessPacket+0x23c>
                                    vARPProcessPacketRequest( pxARPFrame, pxTargetEndPoint, ulSenderProtocolAddress );
 800763a:	69fb      	ldr	r3, [r7, #28]
 800763c:	461a      	mov	r2, r3
 800763e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007640:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007642:	f000 f875 	bl	8007730 <vARPProcessPacketRequest>
                                    eReturn = eReturnEthernetFrame;
 8007646:	2302      	movs	r3, #2
 8007648:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                            break;
 800764c:	e058      	b.n	8007700 <eARPProcessPacket+0x23c>
                            else if( ( ulSenderProtocolAddress == ulTargetProtocolAddress ) &&
 800764e:	69fb      	ldr	r3, [r7, #28]
 8007650:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007652:	429a      	cmp	r2, r3
 8007654:	d154      	bne.n	8007700 <eARPProcessPacket+0x23c>
                                     ( ( ulSenderProtocolAddress & pxTargetEndPoint->ipv4_settings.ulNetMask ) == ( pxTargetEndPoint->ipv4_settings.ulNetMask & pxTargetEndPoint->ipv4_settings.ulIPAddress ) ) )
 8007656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007658:	681a      	ldr	r2, [r3, #0]
 800765a:	69fb      	ldr	r3, [r7, #28]
 800765c:	405a      	eors	r2, r3
 800765e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	4013      	ands	r3, r2
                            else if( ( ulSenderProtocolAddress == ulTargetProtocolAddress ) &&
 8007664:	2b00      	cmp	r3, #0
 8007666:	d14b      	bne.n	8007700 <eARPProcessPacket+0x23c>
                                const MACAddress_t xGARPTargetAddress = { { 0, 0, 0, 0, 0, 0 } };
 8007668:	4a2f      	ldr	r2, [pc, #188]	@ (8007728 <eARPProcessPacket+0x264>)
 800766a:	f107 0314 	add.w	r3, r7, #20
 800766e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007672:	6018      	str	r0, [r3, #0]
 8007674:	3304      	adds	r3, #4
 8007676:	8019      	strh	r1, [r3, #0]
                                if( ( ( memcmp( pxARPHeader->xTargetHardwareAddress.ucBytes, xBroadcastMACAddress.ucBytes, ipMAC_ADDRESS_LENGTH_BYTES ) == 0 ) ||
 8007678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800767a:	3312      	adds	r3, #18
 800767c:	2206      	movs	r2, #6
 800767e:	492b      	ldr	r1, [pc, #172]	@ (800772c <eARPProcessPacket+0x268>)
 8007680:	4618      	mov	r0, r3
 8007682:	f011 f9a5 	bl	80189d0 <memcmp>
 8007686:	4603      	mov	r3, r0
 8007688:	2b00      	cmp	r3, #0
 800768a:	d00a      	beq.n	80076a2 <eARPProcessPacket+0x1de>
                                      ( ( memcmp( pxARPHeader->xTargetHardwareAddress.ucBytes, xGARPTargetAddress.ucBytes, ipMAC_ADDRESS_LENGTH_BYTES ) == 0 ) ) ) &&
 800768c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800768e:	3312      	adds	r3, #18
 8007690:	f107 0114 	add.w	r1, r7, #20
 8007694:	2206      	movs	r2, #6
 8007696:	4618      	mov	r0, r3
 8007698:	f011 f99a 	bl	80189d0 <memcmp>
 800769c:	4603      	mov	r3, r0
                                if( ( ( memcmp( pxARPHeader->xTargetHardwareAddress.ucBytes, xBroadcastMACAddress.ucBytes, ipMAC_ADDRESS_LENGTH_BYTES ) == 0 ) ||
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d12e      	bne.n	8007700 <eARPProcessPacket+0x23c>
                                    ( memcmp( pxTargetEndPoint->xMACAddress.ucBytes, pxARPHeader->xSenderHardwareAddress.ucBytes, ipMAC_ADDRESS_LENGTH_BYTES ) != 0 ) )
 80076a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076a4:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 80076a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076aa:	3308      	adds	r3, #8
 80076ac:	2206      	movs	r2, #6
 80076ae:	4619      	mov	r1, r3
 80076b0:	f011 f98e 	bl	80189d0 <memcmp>
 80076b4:	4603      	mov	r3, r0
                                      ( ( memcmp( pxARPHeader->xTargetHardwareAddress.ucBytes, xGARPTargetAddress.ucBytes, ipMAC_ADDRESS_LENGTH_BYTES ) == 0 ) ) ) &&
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d022      	beq.n	8007700 <eARPProcessPacket+0x23c>
                                    pxCachedEndPoint = NULL;
 80076ba:	2300      	movs	r3, #0
 80076bc:	60bb      	str	r3, [r7, #8]
                                    if( eARPGetCacheEntry( &( ulSenderProtocolAddress ), &( xHardwareAddress ), &( pxCachedEndPoint ) ) == eResolutionCacheHit )
 80076be:	f107 0208 	add.w	r2, r7, #8
 80076c2:	f107 010c 	add.w	r1, r7, #12
 80076c6:	f107 031c 	add.w	r3, r7, #28
 80076ca:	4618      	mov	r0, r3
 80076cc:	f000 fa8e 	bl	8007bec <eARPGetCacheEntry>
 80076d0:	4603      	mov	r3, r0
 80076d2:	2b01      	cmp	r3, #1
 80076d4:	d114      	bne.n	8007700 <eARPProcessPacket+0x23c>
                                        if( pxCachedEndPoint == pxTargetEndPoint )
 80076d6:	68bb      	ldr	r3, [r7, #8]
 80076d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80076da:	429a      	cmp	r2, r3
 80076dc:	d110      	bne.n	8007700 <eARPProcessPacket+0x23c>
                                            vARPRefreshCacheEntry( &( pxARPHeader->xSenderHardwareAddress ), ulSenderProtocolAddress, pxTargetEndPoint );
 80076de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e0:	3308      	adds	r3, #8
 80076e2:	69f9      	ldr	r1, [r7, #28]
 80076e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80076e6:	4618      	mov	r0, r3
 80076e8:	f000 f96e 	bl	80079c8 <vARPRefreshCacheEntry>
                            break;
 80076ec:	e008      	b.n	8007700 <eARPProcessPacket+0x23c>
                            vARPProcessPacketReply( pxARPFrame, pxTargetEndPoint, ulSenderProtocolAddress );
 80076ee:	69fb      	ldr	r3, [r7, #28]
 80076f0:	461a      	mov	r2, r3
 80076f2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80076f4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80076f6:	f000 f859 	bl	80077ac <vARPProcessPacketReply>
                            break;
 80076fa:	e002      	b.n	8007702 <eARPProcessPacket+0x23e>
                {
 80076fc:	bf00      	nop
 80076fe:	e000      	b.n	8007702 <eARPProcessPacket+0x23e>
                            break;
 8007700:	bf00      	nop
        else
        {
            iptraceDROPPED_INVALID_ARP_PACKET( pxARPHeader );
        }

        return eReturn;
 8007702:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
    }
 8007706:	4618      	mov	r0, r3
 8007708:	3740      	adds	r7, #64	@ 0x40
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}
 800770e:	bf00      	nop
 8007710:	20000fd4 	.word	0x20000fd4
 8007714:	2000000c 	.word	0x2000000c
 8007718:	20000fd8 	.word	0x20000fd8
 800771c:	20000fd0 	.word	0x20000fd0
 8007720:	20000fc4 	.word	0x20000fc4
 8007724:	20000fc8 	.word	0x20000fc8
 8007728:	08019bb0 	.word	0x08019bb0
 800772c:	08019d68 	.word	0x08019d68

08007730 <vARPProcessPacketRequest>:
 *
 */
    static void vARPProcessPacketRequest( ARPPacket_t * pxARPFrame,
                                          NetworkEndPoint_t * pxTargetEndPoint,
                                          uint32_t ulSenderProtocolAddress )
    {
 8007730:	b580      	push	{r7, lr}
 8007732:	b088      	sub	sp, #32
 8007734:	af00      	add	r7, sp, #0
 8007736:	60f8      	str	r0, [r7, #12]
 8007738:	60b9      	str	r1, [r7, #8]
 800773a:	607a      	str	r2, [r7, #4]
        ARPHeader_t * pxARPHeader = &( pxARPFrame->xARPHeader );
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	330e      	adds	r3, #14
 8007740:	61fb      	str	r3, [r7, #28]
        iptraceSENDING_ARP_REPLY( ulSenderProtocolAddress );

        /* The request is for the address of this node.  Add the
         * entry into the ARP cache, or refresh the entry if it
         * already exists. */
        vARPRefreshCacheEntry( &( pxARPHeader->xSenderHardwareAddress ), ulSenderProtocolAddress, pxTargetEndPoint );
 8007742:	69fb      	ldr	r3, [r7, #28]
 8007744:	3308      	adds	r3, #8
 8007746:	68ba      	ldr	r2, [r7, #8]
 8007748:	6879      	ldr	r1, [r7, #4]
 800774a:	4618      	mov	r0, r3
 800774c:	f000 f93c 	bl	80079c8 <vARPRefreshCacheEntry>

        /* Generate a reply payload in the same buffer. */
        pxARPHeader->usOperation = ( uint16_t ) ipARP_REPLY;
 8007750:	69fb      	ldr	r3, [r7, #28]
 8007752:	2200      	movs	r2, #0
 8007754:	f042 0202 	orr.w	r2, r2, #2
 8007758:	719a      	strb	r2, [r3, #6]
 800775a:	2200      	movs	r2, #0
 800775c:	71da      	strb	r2, [r3, #7]
        /*
         * Use helper variables for memcpy() to remain
         * compliant with MISRA Rule 21.15.  These should be
         * optimized away.
         */
        pvCopySource = pxARPHeader->xSenderHardwareAddress.ucBytes;
 800775e:	69fb      	ldr	r3, [r7, #28]
 8007760:	3308      	adds	r3, #8
 8007762:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPHeader->xTargetHardwareAddress.ucBytes;
 8007764:	69fb      	ldr	r3, [r7, #28]
 8007766:	3312      	adds	r3, #18
 8007768:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( MACAddress_t ) );
 800776a:	2206      	movs	r2, #6
 800776c:	69b9      	ldr	r1, [r7, #24]
 800776e:	6978      	ldr	r0, [r7, #20]
 8007770:	f011 fa33 	bl	8018bda <memcpy>
        pxARPHeader->ulTargetProtocolAddress = ulSenderProtocolAddress;
 8007774:	69fb      	ldr	r3, [r7, #28]
 8007776:	687a      	ldr	r2, [r7, #4]
 8007778:	619a      	str	r2, [r3, #24]
        /*
         * Use helper variables for memcpy() to remain
         * compliant with MISRA Rule 21.15.  These should be
         * optimized away.
         */
        pvCopySource = pxTargetEndPoint->xMACAddress.ucBytes;
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	3338      	adds	r3, #56	@ 0x38
 800777e:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPHeader->xSenderHardwareAddress.ucBytes;
 8007780:	69fb      	ldr	r3, [r7, #28]
 8007782:	3308      	adds	r3, #8
 8007784:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( MACAddress_t ) );
 8007786:	2206      	movs	r2, #6
 8007788:	69b9      	ldr	r1, [r7, #24]
 800778a:	6978      	ldr	r0, [r7, #20]
 800778c:	f011 fa25 	bl	8018bda <memcpy>
        pvCopySource = &( pxTargetEndPoint->ipv4_settings.ulIPAddress );
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPHeader->ucSenderProtocolAddress;
 8007794:	69fb      	ldr	r3, [r7, #28]
 8007796:	330e      	adds	r3, #14
 8007798:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( pxARPHeader->ucSenderProtocolAddress ) );
 800779a:	69bb      	ldr	r3, [r7, #24]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	461a      	mov	r2, r3
 80077a0:	697b      	ldr	r3, [r7, #20]
 80077a2:	601a      	str	r2, [r3, #0]
    }
 80077a4:	bf00      	nop
 80077a6:	3720      	adds	r7, #32
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}

080077ac <vARPProcessPacketReply>:
 * @param[in] ulSenderProtocolAddress The IPv4 address involved.
 */
    static void vARPProcessPacketReply( const ARPPacket_t * pxARPFrame,
                                        NetworkEndPoint_t * pxTargetEndPoint,
                                        uint32_t ulSenderProtocolAddress )
    {
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b08c      	sub	sp, #48	@ 0x30
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	60b9      	str	r1, [r7, #8]
 80077b6:	607a      	str	r2, [r7, #4]
        const ARPHeader_t * pxARPHeader = &( pxARPFrame->xARPHeader );
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	330e      	adds	r3, #14
 80077bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint32_t ulTargetProtocolAddress = pxARPHeader->ulTargetProtocolAddress;
 80077be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077c0:	699b      	ldr	r3, [r3, #24]
 80077c2:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* If the packet is meant for this device or if the entry already exists. */
        if( ( ulTargetProtocolAddress == pxTargetEndPoint->ipv4_settings.ulIPAddress ) ||
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80077ca:	429a      	cmp	r2, r3
 80077cc:	d005      	beq.n	80077da <vARPProcessPacketReply+0x2e>
            ( xIsIPInARPCache( ulSenderProtocolAddress ) == pdTRUE ) )
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f000 f844 	bl	800785c <xIsIPInARPCache>
 80077d4:	4603      	mov	r3, r0
        if( ( ulTargetProtocolAddress == pxTargetEndPoint->ipv4_settings.ulIPAddress ) ||
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d106      	bne.n	80077e8 <vARPProcessPacketReply+0x3c>
        {
            iptracePROCESSING_RECEIVED_ARP_REPLY( ulTargetProtocolAddress );
            vARPRefreshCacheEntry( &( pxARPHeader->xSenderHardwareAddress ), ulSenderProtocolAddress, pxTargetEndPoint );
 80077da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077dc:	3308      	adds	r3, #8
 80077de:	68ba      	ldr	r2, [r7, #8]
 80077e0:	6879      	ldr	r1, [r7, #4]
 80077e2:	4618      	mov	r0, r3
 80077e4:	f000 f8f0 	bl	80079c8 <vARPRefreshCacheEntry>
        }

        if( ( pxARPWaitingNetworkBuffer != NULL ) &&
 80077e8:	4b1b      	ldr	r3, [pc, #108]	@ (8007858 <vARPProcessPacketReply+0xac>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d02e      	beq.n	800784e <vARPProcessPacketReply+0xa2>
            ( uxIPHeaderSizePacket( pxARPWaitingNetworkBuffer ) == ipSIZE_OF_IPv4_HEADER ) )
 80077f0:	4b19      	ldr	r3, [pc, #100]	@ (8007858 <vARPProcessPacketReply+0xac>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4618      	mov	r0, r3
 80077f6:	f003 fa95 	bl	800ad24 <uxIPHeaderSizePacket>
 80077fa:	4603      	mov	r3, r0
        if( ( pxARPWaitingNetworkBuffer != NULL ) &&
 80077fc:	2b14      	cmp	r3, #20
 80077fe:	d126      	bne.n	800784e <vARPProcessPacketReply+0xa2>
        {
            /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const IPPacket_t * pxARPWaitingIPPacket = ( ( IPPacket_t * ) pxARPWaitingNetworkBuffer->pucEthernetBuffer );
 8007800:	4b15      	ldr	r3, [pc, #84]	@ (8007858 <vARPProcessPacketReply+0xac>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007806:	627b      	str	r3, [r7, #36]	@ 0x24
            const IPHeader_t * pxARPWaitingIPHeader = &( pxARPWaitingIPPacket->xIPHeader );
 8007808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800780a:	330e      	adds	r3, #14
 800780c:	623b      	str	r3, [r7, #32]

            if( ulSenderProtocolAddress == pxARPWaitingIPHeader->ulSourceIPAddress )
 800780e:	6a3b      	ldr	r3, [r7, #32]
 8007810:	68db      	ldr	r3, [r3, #12]
 8007812:	687a      	ldr	r2, [r7, #4]
 8007814:	429a      	cmp	r2, r3
 8007816:	d11a      	bne.n	800784e <vARPProcessPacketReply+0xa2>
            {
                IPStackEvent_t xEventMessage;
                const TickType_t xDontBlock = ( TickType_t ) 0;
 8007818:	2300      	movs	r3, #0
 800781a:	61fb      	str	r3, [r7, #28]

                xEventMessage.eEventType = eNetworkRxEvent;
 800781c:	2301      	movs	r3, #1
 800781e:	753b      	strb	r3, [r7, #20]
                xEventMessage.pvData = ( void * ) pxARPWaitingNetworkBuffer;
 8007820:	4b0d      	ldr	r3, [pc, #52]	@ (8007858 <vARPProcessPacketReply+0xac>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	61bb      	str	r3, [r7, #24]

                if( xSendEventStructToIPTask( &xEventMessage, xDontBlock ) != pdPASS )
 8007826:	f107 0314 	add.w	r3, r7, #20
 800782a:	69f9      	ldr	r1, [r7, #28]
 800782c:	4618      	mov	r0, r3
 800782e:	f002 fec9 	bl	800a5c4 <xSendEventStructToIPTask>
 8007832:	4603      	mov	r3, r0
 8007834:	2b01      	cmp	r3, #1
 8007836:	d004      	beq.n	8007842 <vARPProcessPacketReply+0x96>
                {
                    /* Failed to send the message, so release the network buffer. */
                    vReleaseNetworkBufferAndDescriptor( pxARPWaitingNetworkBuffer );
 8007838:	4b07      	ldr	r3, [pc, #28]	@ (8007858 <vARPProcessPacketReply+0xac>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4618      	mov	r0, r3
 800783e:	f00b f8b5 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
                }

                /* Clear the buffer. */
                pxARPWaitingNetworkBuffer = NULL;
 8007842:	4b05      	ldr	r3, [pc, #20]	@ (8007858 <vARPProcessPacketReply+0xac>)
 8007844:	2200      	movs	r2, #0
 8007846:	601a      	str	r2, [r3, #0]

                /* Found an ARP resolution, disable ARP resolution timer. */
                vIPSetARPResolutionTimerEnableState( pdFALSE );
 8007848:	2000      	movs	r0, #0
 800784a:	f003 fce1 	bl	800b210 <vIPSetARPResolutionTimerEnableState>

                iptrace_DELAYED_ARP_REQUEST_REPLIED();
            }
        }
    }
 800784e:	bf00      	nop
 8007850:	3730      	adds	r7, #48	@ 0x30
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}
 8007856:	bf00      	nop
 8007858:	20001258 	.word	0x20001258

0800785c <xIsIPInARPCache>:
 *                    check for.
 *
 * @return When the IP-address is found: pdTRUE, else pdFALSE.
 */
    BaseType_t xIsIPInARPCache( uint32_t ulAddressToLookup )
    {
 800785c:	b480      	push	{r7}
 800785e:	b085      	sub	sp, #20
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
        BaseType_t x, xReturn = pdFALSE;
 8007864:	2300      	movs	r3, #0
 8007866:	60bb      	str	r3, [r7, #8]

        /* Loop through each entry in the ARP cache. */
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007868:	2300      	movs	r3, #0
 800786a:	60fb      	str	r3, [r7, #12]
 800786c:	e017      	b.n	800789e <xIsIPInARPCache+0x42>
        {
            /* Does this row in the ARP cache table hold an entry for the IP address
             * being queried? */
            if( xARPCache[ x ].ulIPAddress == ulAddressToLookup )
 800786e:	4a12      	ldr	r2, [pc, #72]	@ (80078b8 <xIsIPInARPCache+0x5c>)
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	011b      	lsls	r3, r3, #4
 8007874:	4413      	add	r3, r2
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	687a      	ldr	r2, [r7, #4]
 800787a:	429a      	cmp	r2, r3
 800787c:	d10c      	bne.n	8007898 <xIsIPInARPCache+0x3c>
            {
                xReturn = pdTRUE;
 800787e:	2301      	movs	r3, #1
 8007880:	60bb      	str	r3, [r7, #8]

                /* A matching valid entry was found. */
                if( xARPCache[ x ].ucValid == ( uint8_t ) pdFALSE )
 8007882:	4a0d      	ldr	r2, [pc, #52]	@ (80078b8 <xIsIPInARPCache+0x5c>)
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	011b      	lsls	r3, r3, #4
 8007888:	4413      	add	r3, r2
 800788a:	330b      	adds	r3, #11
 800788c:	781b      	ldrb	r3, [r3, #0]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d109      	bne.n	80078a6 <xIsIPInARPCache+0x4a>
                {
                    /* This entry is waiting an ARP reply, so is not valid. */
                    xReturn = pdFALSE;
 8007892:	2300      	movs	r3, #0
 8007894:	60bb      	str	r3, [r7, #8]
                }

                break;
 8007896:	e006      	b.n	80078a6 <xIsIPInARPCache+0x4a>
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	3301      	adds	r3, #1
 800789c:	60fb      	str	r3, [r7, #12]
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	2b09      	cmp	r3, #9
 80078a2:	dde4      	ble.n	800786e <xIsIPInARPCache+0x12>
 80078a4:	e000      	b.n	80078a8 <xIsIPInARPCache+0x4c>
                break;
 80078a6:	bf00      	nop
            }
        }

        return xReturn;
 80078a8:	68bb      	ldr	r3, [r7, #8]
    }
 80078aa:	4618      	mov	r0, r3
 80078ac:	3714      	adds	r7, #20
 80078ae:	46bd      	mov	sp, r7
 80078b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b4:	4770      	bx	lr
 80078b6:	bf00      	nop
 80078b8:	20000f24 	.word	0x20000f24

080078bc <xCheckRequiresARPResolution>:
 * @param[in] pxNetworkBuffer The network buffer with the packet to be checked.
 *
 * @return pdTRUE if the packet needs ARP resolution, pdFALSE otherwise.
 */
    BaseType_t xCheckRequiresARPResolution( const NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 80078bc:	b580      	push	{r7, lr}
 80078be:	b088      	sub	sp, #32
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
        BaseType_t xNeedsARPResolution = pdFALSE;
 80078c4:	2300      	movs	r3, #0
 80078c6:	61fb      	str	r3, [r7, #28]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const IPPacket_t * pxIPPacket = ( ( const IPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078cc:	61bb      	str	r3, [r7, #24]
        const IPHeader_t * pxIPHeader = &( pxIPPacket->xIPHeader );
 80078ce:	69bb      	ldr	r3, [r7, #24]
 80078d0:	330e      	adds	r3, #14
 80078d2:	617b      	str	r3, [r7, #20]
        const IPV4Parameters_t * pxIPv4Settings = &( pxNetworkBuffer->pxEndPoint->ipv4_settings );
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078d8:	613b      	str	r3, [r7, #16]

        configASSERT( ( pxIPPacket->xEthernetHeader.usFrameType == ipIPv4_FRAME_TYPE ) || ( pxIPPacket->xEthernetHeader.usFrameType == ipARP_FRAME_TYPE ) );
 80078da:	69bb      	ldr	r3, [r7, #24]
 80078dc:	899b      	ldrh	r3, [r3, #12]
 80078de:	b29b      	uxth	r3, r3
 80078e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078e4:	d006      	beq.n	80078f4 <xCheckRequiresARPResolution+0x38>
 80078e6:	69bb      	ldr	r3, [r7, #24]
 80078e8:	899b      	ldrh	r3, [r3, #12]
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	f640 0206 	movw	r2, #2054	@ 0x806
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d101      	bne.n	80078f8 <xCheckRequiresARPResolution+0x3c>
 80078f4:	2301      	movs	r3, #1
 80078f6:	e000      	b.n	80078fa <xCheckRequiresARPResolution+0x3e>
 80078f8:	2300      	movs	r3, #0
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d10d      	bne.n	800791a <xCheckRequiresARPResolution+0x5e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80078fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007902:	b672      	cpsid	i
 8007904:	f383 8811 	msr	BASEPRI, r3
 8007908:	f3bf 8f6f 	isb	sy
 800790c:	f3bf 8f4f 	dsb	sy
 8007910:	b662      	cpsie	i
 8007912:	60fb      	str	r3, [r7, #12]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007914:	bf00      	nop
 8007916:	bf00      	nop
 8007918:	e7fd      	b.n	8007916 <xCheckRequiresARPResolution+0x5a>

        if( ( pxIPHeader->ulSourceIPAddress & pxIPv4Settings->ulNetMask ) == ( pxIPv4Settings->ulIPAddress & pxIPv4Settings->ulNetMask ) )
 800791a:	697b      	ldr	r3, [r7, #20]
 800791c:	68da      	ldr	r2, [r3, #12]
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	405a      	eors	r2, r3
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	4013      	ands	r3, r2
 800792a:	2b00      	cmp	r3, #0
 800792c:	d111      	bne.n	8007952 <xCheckRequiresARPResolution+0x96>
        {
            /* If the IP is on the same subnet and we do not have an ARP entry already,
             * then we should send out ARP for finding the MAC address. */
            if( xIsIPInARPCache( pxIPHeader->ulSourceIPAddress ) == pdFALSE )
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	68db      	ldr	r3, [r3, #12]
 8007932:	4618      	mov	r0, r3
 8007934:	f7ff ff92 	bl	800785c <xIsIPInARPCache>
 8007938:	4603      	mov	r3, r0
 800793a:	2b00      	cmp	r3, #0
 800793c:	d109      	bne.n	8007952 <xCheckRequiresARPResolution+0x96>
            {
                FreeRTOS_OutputARPRequest_Multi( pxNetworkBuffer->pxEndPoint, pxIPHeader->ulSourceIPAddress );
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	68db      	ldr	r3, [r3, #12]
 8007946:	4619      	mov	r1, r3
 8007948:	4610      	mov	r0, r2
 800794a:	f000 fb27 	bl	8007f9c <FreeRTOS_OutputARPRequest_Multi>

                /* This packet needs resolution since this is on the same subnet
                 * but not in the ARP cache. */
                xNeedsARPResolution = pdTRUE;
 800794e:	2301      	movs	r3, #1
 8007950:	61fb      	str	r3, [r7, #28]
            }
        }

        return xNeedsARPResolution;
 8007952:	69fb      	ldr	r3, [r7, #28]
    }
 8007954:	4618      	mov	r0, r3
 8007956:	3720      	adds	r7, #32
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <vARPRefreshCacheEntryAge>:
 * @param[in] pxMACAddress Pointer to the MAC address whose entry needs to be updated.
 * @param[in] ulIPAddress the IP address whose corresponding entry needs to be updated.
 */
    void vARPRefreshCacheEntryAge( const MACAddress_t * pxMACAddress,
                                   const uint32_t ulIPAddress )
    {
 800795c:	b580      	push	{r7, lr}
 800795e:	b084      	sub	sp, #16
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
 8007964:	6039      	str	r1, [r7, #0]
        BaseType_t x;

        if( pxMACAddress != NULL )
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d026      	beq.n	80079ba <vARPRefreshCacheEntryAge+0x5e>
        {
            /* Loop through each entry in the ARP cache. */
            for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 800796c:	2300      	movs	r3, #0
 800796e:	60fb      	str	r3, [r7, #12]
 8007970:	e020      	b.n	80079b4 <vARPRefreshCacheEntryAge+0x58>
            {
                /* Does this line in the cache table hold an entry for the IP
                 * address being queried? */
                if( xARPCache[ x ].ulIPAddress == ulIPAddress )
 8007972:	4a14      	ldr	r2, [pc, #80]	@ (80079c4 <vARPRefreshCacheEntryAge+0x68>)
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	011b      	lsls	r3, r3, #4
 8007978:	4413      	add	r3, r2
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	683a      	ldr	r2, [r7, #0]
 800797e:	429a      	cmp	r2, r3
 8007980:	d115      	bne.n	80079ae <vARPRefreshCacheEntryAge+0x52>
                {
                    /* Does this cache entry have the same MAC address? */
                    if( memcmp( xARPCache[ x ].xMACAddress.ucBytes, pxMACAddress->ucBytes, sizeof( pxMACAddress->ucBytes ) ) == 0 )
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	011b      	lsls	r3, r3, #4
 8007986:	4a0f      	ldr	r2, [pc, #60]	@ (80079c4 <vARPRefreshCacheEntryAge+0x68>)
 8007988:	4413      	add	r3, r2
 800798a:	3304      	adds	r3, #4
 800798c:	6879      	ldr	r1, [r7, #4]
 800798e:	2206      	movs	r2, #6
 8007990:	4618      	mov	r0, r3
 8007992:	f011 f81d 	bl	80189d0 <memcmp>
 8007996:	4603      	mov	r3, r0
 8007998:	2b00      	cmp	r3, #0
 800799a:	d108      	bne.n	80079ae <vARPRefreshCacheEntryAge+0x52>
                    {
                        /* The IP address and the MAC matched, update this entry age. */
                        xARPCache[ x ].ucAge = ( uint8_t ) ipconfigMAX_ARP_AGE;
 800799c:	4a09      	ldr	r2, [pc, #36]	@ (80079c4 <vARPRefreshCacheEntryAge+0x68>)
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	011b      	lsls	r3, r3, #4
 80079a2:	4413      	add	r3, r2
 80079a4:	330a      	adds	r3, #10
 80079a6:	2296      	movs	r2, #150	@ 0x96
 80079a8:	701a      	strb	r2, [r3, #0]
                        break;
 80079aa:	bf00      	nop
                    }
                }
            }
        }
    }
 80079ac:	e005      	b.n	80079ba <vARPRefreshCacheEntryAge+0x5e>
            for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	3301      	adds	r3, #1
 80079b2:	60fb      	str	r3, [r7, #12]
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2b09      	cmp	r3, #9
 80079b8:	dddb      	ble.n	8007972 <vARPRefreshCacheEntryAge+0x16>
    }
 80079ba:	bf00      	nop
 80079bc:	3710      	adds	r7, #16
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}
 80079c2:	bf00      	nop
 80079c4:	20000f24 	.word	0x20000f24

080079c8 <vARPRefreshCacheEntry>:
 * @param[in] pxEndPoint The end-point stored in the table.
 */
    void vARPRefreshCacheEntry( const MACAddress_t * pxMACAddress,
                                const uint32_t ulIPAddress,
                                struct xNetworkEndPoint * pxEndPoint )
    {
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b088      	sub	sp, #32
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	60f8      	str	r0, [r7, #12]
 80079d0:	60b9      	str	r1, [r7, #8]
 80079d2:	607a      	str	r2, [r7, #4]
        #endif
        {
            CacheLocation_t xLocation;
            BaseType_t xReady;

            xReady = prvFindCacheEntry( pxMACAddress, ulIPAddress, pxEndPoint, &( xLocation ) );
 80079d4:	f107 0310 	add.w	r3, r7, #16
 80079d8:	687a      	ldr	r2, [r7, #4]
 80079da:	68b9      	ldr	r1, [r7, #8]
 80079dc:	68f8      	ldr	r0, [r7, #12]
 80079de:	f000 f85b 	bl	8007a98 <prvFindCacheEntry>
 80079e2:	61f8      	str	r0, [r7, #28]

            if( xReady == pdFALSE )
 80079e4:	69fb      	ldr	r3, [r7, #28]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d150      	bne.n	8007a8c <vARPRefreshCacheEntry+0xc4>
            {
                if( xLocation.xMacEntry >= 0 )
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	db0e      	blt.n	8007a0e <vARPRefreshCacheEntry+0x46>
                {
                    xLocation.xUseEntry = xLocation.xMacEntry;
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	61bb      	str	r3, [r7, #24]

                    if( xLocation.xIpEntry >= 0 )
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	db0e      	blt.n	8007a18 <vARPRefreshCacheEntry+0x50>
                    {
                        /* Both the MAC address as well as the IP address were found in
                         * different locations: clear the entry which matches the
                         * IP-address */
                        ( void ) memset( &( xARPCache[ xLocation.xIpEntry ] ), 0, sizeof( ARPCacheRow_t ) );
 80079fa:	693b      	ldr	r3, [r7, #16]
 80079fc:	011b      	lsls	r3, r3, #4
 80079fe:	4a25      	ldr	r2, [pc, #148]	@ (8007a94 <vARPRefreshCacheEntry+0xcc>)
 8007a00:	4413      	add	r3, r2
 8007a02:	2210      	movs	r2, #16
 8007a04:	2100      	movs	r1, #0
 8007a06:	4618      	mov	r0, r3
 8007a08:	f011 f80c 	bl	8018a24 <memset>
 8007a0c:	e004      	b.n	8007a18 <vARPRefreshCacheEntry+0x50>
                    }
                }
                else if( xLocation.xIpEntry >= 0 )
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	db01      	blt.n	8007a18 <vARPRefreshCacheEntry+0x50>
                {
                    /* An entry containing the IP-address was found, but it had a different MAC address */
                    xLocation.xUseEntry = xLocation.xIpEntry;
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	61bb      	str	r3, [r7, #24]
                {
                    /* No matching entry found. */
                }

                /* If the entry was not found, we use the oldest entry and set the IPaddress */
                xARPCache[ xLocation.xUseEntry ].ulIPAddress = ulIPAddress;
 8007a18:	69bb      	ldr	r3, [r7, #24]
 8007a1a:	4a1e      	ldr	r2, [pc, #120]	@ (8007a94 <vARPRefreshCacheEntry+0xcc>)
 8007a1c:	011b      	lsls	r3, r3, #4
 8007a1e:	4413      	add	r3, r2
 8007a20:	68ba      	ldr	r2, [r7, #8]
 8007a22:	601a      	str	r2, [r3, #0]

                if( pxMACAddress != NULL )
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d01f      	beq.n	8007a6a <vARPRefreshCacheEntry+0xa2>
                {
                    ( void ) memcpy( xARPCache[ xLocation.xUseEntry ].xMACAddress.ucBytes, pxMACAddress->ucBytes, sizeof( pxMACAddress->ucBytes ) );
 8007a2a:	69bb      	ldr	r3, [r7, #24]
 8007a2c:	011b      	lsls	r3, r3, #4
 8007a2e:	4a19      	ldr	r2, [pc, #100]	@ (8007a94 <vARPRefreshCacheEntry+0xcc>)
 8007a30:	4413      	add	r3, r2
 8007a32:	3304      	adds	r3, #4
 8007a34:	68f9      	ldr	r1, [r7, #12]
 8007a36:	2206      	movs	r2, #6
 8007a38:	4618      	mov	r0, r3
 8007a3a:	f011 f8ce 	bl	8018bda <memcpy>

                    iptraceARP_TABLE_ENTRY_CREATED( ulIPAddress, ( *pxMACAddress ) );
                    /* And this entry does not need immediate attention */
                    xARPCache[ xLocation.xUseEntry ].ucAge = ( uint8_t ) ipconfigMAX_ARP_AGE;
 8007a3e:	69bb      	ldr	r3, [r7, #24]
 8007a40:	4a14      	ldr	r2, [pc, #80]	@ (8007a94 <vARPRefreshCacheEntry+0xcc>)
 8007a42:	011b      	lsls	r3, r3, #4
 8007a44:	4413      	add	r3, r2
 8007a46:	330a      	adds	r3, #10
 8007a48:	2296      	movs	r2, #150	@ 0x96
 8007a4a:	701a      	strb	r2, [r3, #0]
                    xARPCache[ xLocation.xUseEntry ].ucValid = ( uint8_t ) pdTRUE;
 8007a4c:	69bb      	ldr	r3, [r7, #24]
 8007a4e:	4a11      	ldr	r2, [pc, #68]	@ (8007a94 <vARPRefreshCacheEntry+0xcc>)
 8007a50:	011b      	lsls	r3, r3, #4
 8007a52:	4413      	add	r3, r2
 8007a54:	330b      	adds	r3, #11
 8007a56:	2201      	movs	r2, #1
 8007a58:	701a      	strb	r2, [r3, #0]
                    xARPCache[ xLocation.xUseEntry ].pxEndPoint = pxEndPoint;
 8007a5a:	69bb      	ldr	r3, [r7, #24]
 8007a5c:	4a0d      	ldr	r2, [pc, #52]	@ (8007a94 <vARPRefreshCacheEntry+0xcc>)
 8007a5e:	011b      	lsls	r3, r3, #4
 8007a60:	4413      	add	r3, r2
 8007a62:	330c      	adds	r3, #12
 8007a64:	687a      	ldr	r2, [r7, #4]
 8007a66:	601a      	str	r2, [r3, #0]
                {
                    /* Nothing will be stored. */
                }
            }
        }
    }
 8007a68:	e010      	b.n	8007a8c <vARPRefreshCacheEntry+0xc4>
                else if( xLocation.xIpEntry < 0 )
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	da0d      	bge.n	8007a8c <vARPRefreshCacheEntry+0xc4>
                    xARPCache[ xLocation.xUseEntry ].ucAge = ( uint8_t ) ipconfigMAX_ARP_RETRANSMISSIONS;
 8007a70:	69bb      	ldr	r3, [r7, #24]
 8007a72:	4a08      	ldr	r2, [pc, #32]	@ (8007a94 <vARPRefreshCacheEntry+0xcc>)
 8007a74:	011b      	lsls	r3, r3, #4
 8007a76:	4413      	add	r3, r2
 8007a78:	330a      	adds	r3, #10
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	701a      	strb	r2, [r3, #0]
                    xARPCache[ xLocation.xUseEntry ].ucValid = ( uint8_t ) pdFALSE;
 8007a7e:	69bb      	ldr	r3, [r7, #24]
 8007a80:	4a04      	ldr	r2, [pc, #16]	@ (8007a94 <vARPRefreshCacheEntry+0xcc>)
 8007a82:	011b      	lsls	r3, r3, #4
 8007a84:	4413      	add	r3, r2
 8007a86:	330b      	adds	r3, #11
 8007a88:	2200      	movs	r2, #0
 8007a8a:	701a      	strb	r2, [r3, #0]
    }
 8007a8c:	bf00      	nop
 8007a8e:	3720      	adds	r7, #32
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}
 8007a94:	20000f24 	.word	0x20000f24

08007a98 <prvFindCacheEntry>:
 */
    static BaseType_t prvFindCacheEntry( const MACAddress_t * pxMACAddress,
                                         const uint32_t ulIPAddress,
                                         struct xNetworkEndPoint * pxEndPoint,
                                         CacheLocation_t * pxLocation )
    {
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b08a      	sub	sp, #40	@ 0x28
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	60f8      	str	r0, [r7, #12]
 8007aa0:	60b9      	str	r1, [r7, #8]
 8007aa2:	607a      	str	r2, [r7, #4]
 8007aa4:	603b      	str	r3, [r7, #0]
        BaseType_t x = 0;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	627b      	str	r3, [r7, #36]	@ 0x24
        uint8_t ucMinAgeFound = 0U;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        BaseType_t xReturn = pdFALSE;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	61fb      	str	r3, [r7, #28]

        #if ( ipconfigARP_STORES_REMOTE_ADDRESSES != 0 )
            BaseType_t xAddressIsLocal = ( FreeRTOS_FindEndPointOnNetMask( ulIPAddress ) != NULL ) ? 1 : 0; /* ARP remote address. */
 8007ab4:	68b8      	ldr	r0, [r7, #8]
 8007ab6:	f004 fb91 	bl	800c1dc <FreeRTOS_FindEndPointOnNetMask>
 8007aba:	4603      	mov	r3, r0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	bf14      	ite	ne
 8007ac0:	2301      	movne	r3, #1
 8007ac2:	2300      	moveq	r3, #0
 8007ac4:	b2db      	uxtb	r3, r3
 8007ac6:	617b      	str	r3, [r7, #20]
        #endif

        /* Start with the maximum possible number. */
        ucMinAgeFound--;
 8007ac8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007acc:	3b01      	subs	r3, #1
 8007ace:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

        pxLocation->xIpEntry = -1;
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8007ad8:	601a      	str	r2, [r3, #0]
        pxLocation->xMacEntry = -1;
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	f04f 32ff 	mov.w	r2, #4294967295
 8007ae0:	605a      	str	r2, [r3, #4]
        pxLocation->xUseEntry = 0;
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	609a      	str	r2, [r3, #8]

        /* For each entry in the ARP cache table. */
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007ae8:	2300      	movs	r3, #0
 8007aea:	627b      	str	r3, [r7, #36]	@ 0x24
 8007aec:	e073      	b.n	8007bd6 <prvFindCacheEntry+0x13e>
        {
            BaseType_t xMatchingMAC = pdFALSE;
 8007aee:	2300      	movs	r3, #0
 8007af0:	61bb      	str	r3, [r7, #24]

            if( pxMACAddress != NULL )
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d00e      	beq.n	8007b16 <prvFindCacheEntry+0x7e>
            {
                if( memcmp( xARPCache[ x ].xMACAddress.ucBytes, pxMACAddress->ucBytes, sizeof( pxMACAddress->ucBytes ) ) == 0 )
 8007af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007afa:	011b      	lsls	r3, r3, #4
 8007afc:	4a3a      	ldr	r2, [pc, #232]	@ (8007be8 <prvFindCacheEntry+0x150>)
 8007afe:	4413      	add	r3, r2
 8007b00:	3304      	adds	r3, #4
 8007b02:	68f9      	ldr	r1, [r7, #12]
 8007b04:	2206      	movs	r2, #6
 8007b06:	4618      	mov	r0, r3
 8007b08:	f010 ff62 	bl	80189d0 <memcmp>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d101      	bne.n	8007b16 <prvFindCacheEntry+0x7e>
                {
                    xMatchingMAC = pdTRUE;
 8007b12:	2301      	movs	r3, #1
 8007b14:	61bb      	str	r3, [r7, #24]
                }
            }

            /* Does this line in the cache table hold an entry for the IP
             * address being queried? */
            if( xARPCache[ x ].ulIPAddress == ulIPAddress )
 8007b16:	4a34      	ldr	r2, [pc, #208]	@ (8007be8 <prvFindCacheEntry+0x150>)
 8007b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b1a:	011b      	lsls	r3, r3, #4
 8007b1c:	4413      	add	r3, r2
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	68ba      	ldr	r2, [r7, #8]
 8007b22:	429a      	cmp	r2, r3
 8007b24:	d125      	bne.n	8007b72 <prvFindCacheEntry+0xda>
            {
                if( pxMACAddress == NULL )
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d103      	bne.n	8007b34 <prvFindCacheEntry+0x9c>
                {
                    /* In case the parameter pxMACAddress is NULL, an entry will be reserved to
                     * indicate that there is an outstanding ARP request, This entry will have
                     * "ucValid == pdFALSE". */
                    pxLocation->xIpEntry = x;
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b30:	601a      	str	r2, [r3, #0]
                    break;
 8007b32:	e053      	b.n	8007bdc <prvFindCacheEntry+0x144>
                }

                /* See if the MAC-address also matches. */
                if( xMatchingMAC != pdFALSE )
 8007b34:	69bb      	ldr	r3, [r7, #24]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d017      	beq.n	8007b6a <prvFindCacheEntry+0xd2>
                {
                    /* This function will be called for each received packet
                     * This is by far the most common path. */
                    xARPCache[ x ].ucAge = ( uint8_t ) ipconfigMAX_ARP_AGE;
 8007b3a:	4a2b      	ldr	r2, [pc, #172]	@ (8007be8 <prvFindCacheEntry+0x150>)
 8007b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b3e:	011b      	lsls	r3, r3, #4
 8007b40:	4413      	add	r3, r2
 8007b42:	330a      	adds	r3, #10
 8007b44:	2296      	movs	r2, #150	@ 0x96
 8007b46:	701a      	strb	r2, [r3, #0]
                    xARPCache[ x ].ucValid = ( uint8_t ) pdTRUE;
 8007b48:	4a27      	ldr	r2, [pc, #156]	@ (8007be8 <prvFindCacheEntry+0x150>)
 8007b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b4c:	011b      	lsls	r3, r3, #4
 8007b4e:	4413      	add	r3, r2
 8007b50:	330b      	adds	r3, #11
 8007b52:	2201      	movs	r2, #1
 8007b54:	701a      	strb	r2, [r3, #0]
                    xARPCache[ x ].pxEndPoint = pxEndPoint;
 8007b56:	4a24      	ldr	r2, [pc, #144]	@ (8007be8 <prvFindCacheEntry+0x150>)
 8007b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b5a:	011b      	lsls	r3, r3, #4
 8007b5c:	4413      	add	r3, r2
 8007b5e:	330c      	adds	r3, #12
 8007b60:	687a      	ldr	r2, [r7, #4]
 8007b62:	601a      	str	r2, [r3, #0]
                    /* Indicate to the caller that the entry is updated. */
                    xReturn = pdTRUE;
 8007b64:	2301      	movs	r3, #1
 8007b66:	61fb      	str	r3, [r7, #28]
                    break;
 8007b68:	e038      	b.n	8007bdc <prvFindCacheEntry+0x144>
                /* Found an entry containing ulIPAddress, but the MAC address
                 * doesn't match.  Might be an entry with ucValid=pdFALSE, waiting
                 * for an ARP reply.  Still want to see if there is match with the
                 * given MAC address.ucBytes.  If found, either of the two entries
                 * must be cleared. */
                pxLocation->xIpEntry = x;
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b6e:	601a      	str	r2, [r3, #0]
 8007b70:	e02e      	b.n	8007bd0 <prvFindCacheEntry+0x138>
            }
            else if( xMatchingMAC != pdFALSE )
 8007b72:	69bb      	ldr	r3, [r7, #24]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d016      	beq.n	8007ba6 <prvFindCacheEntry+0x10e>
                #if ( ipconfigARP_STORES_REMOTE_ADDRESSES != 0 )
                {
                    /* If ARP stores the MAC address of IP addresses outside the
                     * network, than the MAC address of the gateway should not be
                     * overwritten. */
                    BaseType_t xOtherIsLocal = ( FreeRTOS_FindEndPointOnNetMask( xARPCache[ x ].ulIPAddress ) != NULL ) ? 1 : 0; /* ARP remote address. */
 8007b78:	4a1b      	ldr	r2, [pc, #108]	@ (8007be8 <prvFindCacheEntry+0x150>)
 8007b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b7c:	011b      	lsls	r3, r3, #4
 8007b7e:	4413      	add	r3, r2
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4618      	mov	r0, r3
 8007b84:	f004 fb2a 	bl	800c1dc <FreeRTOS_FindEndPointOnNetMask>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	bf14      	ite	ne
 8007b8e:	2301      	movne	r3, #1
 8007b90:	2300      	moveq	r3, #0
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	613b      	str	r3, [r7, #16]

                    if( xAddressIsLocal == xOtherIsLocal )
 8007b96:	697a      	ldr	r2, [r7, #20]
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d118      	bne.n	8007bd0 <prvFindCacheEntry+0x138>
                    {
                        pxLocation->xMacEntry = x;
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ba2:	605a      	str	r2, [r3, #4]
 8007ba4:	e014      	b.n	8007bd0 <prvFindCacheEntry+0x138>
                #endif /* if ( ipconfigARP_STORES_REMOTE_ADDRESSES != 0 ) */
            }

            /* _HT_
             * Shouldn't we test for xARPCache[ x ].ucValid == pdFALSE here ? */
            else if( xARPCache[ x ].ucAge < ucMinAgeFound )
 8007ba6:	4a10      	ldr	r2, [pc, #64]	@ (8007be8 <prvFindCacheEntry+0x150>)
 8007ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007baa:	011b      	lsls	r3, r3, #4
 8007bac:	4413      	add	r3, r2
 8007bae:	330a      	adds	r3, #10
 8007bb0:	781b      	ldrb	r3, [r3, #0]
 8007bb2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d90a      	bls.n	8007bd0 <prvFindCacheEntry+0x138>
            {
                /* As the table is traversed, remember the table row that
                 * contains the oldest entry (the lowest age count, as ages are
                 * decremented to zero) so the row can be re-used if this function
                 * needs to add an entry that does not already exist. */
                ucMinAgeFound = xARPCache[ x ].ucAge;
 8007bba:	4a0b      	ldr	r2, [pc, #44]	@ (8007be8 <prvFindCacheEntry+0x150>)
 8007bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bbe:	011b      	lsls	r3, r3, #4
 8007bc0:	4413      	add	r3, r2
 8007bc2:	330a      	adds	r3, #10
 8007bc4:	781b      	ldrb	r3, [r3, #0]
 8007bc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                pxLocation->xUseEntry = x;
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bce:	609a      	str	r2, [r3, #8]
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bd2:	3301      	adds	r3, #1
 8007bd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8007bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bd8:	2b09      	cmp	r3, #9
 8007bda:	dd88      	ble.n	8007aee <prvFindCacheEntry+0x56>
            {
                /* Nothing happens to this cache entry for now. */
            }
        } /* for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ ) */

        return xReturn;
 8007bdc:	69fb      	ldr	r3, [r7, #28]
    }
 8007bde:	4618      	mov	r0, r3
 8007be0:	3728      	adds	r7, #40	@ 0x28
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}
 8007be6:	bf00      	nop
 8007be8:	20000f24 	.word	0x20000f24

08007bec <eARPGetCacheEntry>:
 *         eResolutionFailed.
 */
    eResolutionLookupResult_t eARPGetCacheEntry( uint32_t * pulIPAddress,
                                                 MACAddress_t * const pxMACAddress,
                                                 struct xNetworkEndPoint ** ppxEndPoint )
    {
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b08a      	sub	sp, #40	@ 0x28
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	60f8      	str	r0, [r7, #12]
 8007bf4:	60b9      	str	r1, [r7, #8]
 8007bf6:	607a      	str	r2, [r7, #4]
        eResolutionLookupResult_t eReturn = eResolutionFailed;
 8007bf8:	2302      	movs	r3, #2
 8007bfa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        uint32_t ulAddressToLookup;
        NetworkEndPoint_t * pxEndPoint = NULL;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	623b      	str	r3, [r7, #32]

        configASSERT( pxMACAddress != NULL );
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d10d      	bne.n	8007c24 <eARPGetCacheEntry+0x38>
	__asm volatile
 8007c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c0c:	b672      	cpsid	i
 8007c0e:	f383 8811 	msr	BASEPRI, r3
 8007c12:	f3bf 8f6f 	isb	sy
 8007c16:	f3bf 8f4f 	dsb	sy
 8007c1a:	b662      	cpsie	i
 8007c1c:	61bb      	str	r3, [r7, #24]
}
 8007c1e:	bf00      	nop
 8007c20:	bf00      	nop
 8007c22:	e7fd      	b.n	8007c20 <eARPGetCacheEntry+0x34>
        configASSERT( pulIPAddress != NULL );
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d10d      	bne.n	8007c46 <eARPGetCacheEntry+0x5a>
	__asm volatile
 8007c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c2e:	b672      	cpsid	i
 8007c30:	f383 8811 	msr	BASEPRI, r3
 8007c34:	f3bf 8f6f 	isb	sy
 8007c38:	f3bf 8f4f 	dsb	sy
 8007c3c:	b662      	cpsie	i
 8007c3e:	617b      	str	r3, [r7, #20]
}
 8007c40:	bf00      	nop
 8007c42:	bf00      	nop
 8007c44:	e7fd      	b.n	8007c42 <eARPGetCacheEntry+0x56>
        configASSERT( ppxEndPoint != NULL );
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d10d      	bne.n	8007c68 <eARPGetCacheEntry+0x7c>
	__asm volatile
 8007c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c50:	b672      	cpsid	i
 8007c52:	f383 8811 	msr	BASEPRI, r3
 8007c56:	f3bf 8f6f 	isb	sy
 8007c5a:	f3bf 8f4f 	dsb	sy
 8007c5e:	b662      	cpsie	i
 8007c60:	613b      	str	r3, [r7, #16]
}
 8007c62:	bf00      	nop
 8007c64:	bf00      	nop
 8007c66:	e7fd      	b.n	8007c64 <eARPGetCacheEntry+0x78>

        *( ppxEndPoint ) = NULL;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	601a      	str	r2, [r3, #0]
        ulAddressToLookup = *pulIPAddress;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	61fb      	str	r3, [r7, #28]

        if( xIsIPv4Loopback( ulAddressToLookup ) != 0 )
 8007c74:	69f8      	ldr	r0, [r7, #28]
 8007c76:	f003 ffd9 	bl	800bc2c <xIsIPv4Loopback>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d014      	beq.n	8007caa <eARPGetCacheEntry+0xbe>
        {
            pxEndPoint = FreeRTOS_FindEndPointOnIP_IPv4( ulAddressToLookup );
 8007c80:	69f8      	ldr	r0, [r7, #28]
 8007c82:	f004 fa6f 	bl	800c164 <FreeRTOS_FindEndPointOnIP_IPv4>
 8007c86:	6238      	str	r0, [r7, #32]

            if( pxEndPoint != NULL )
 8007c88:	6a3b      	ldr	r3, [r7, #32]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d04d      	beq.n	8007d2a <eARPGetCacheEntry+0x13e>
            {
                /* For multi-cast, use the first IPv4 end-point. */
                ( void ) memcpy( pxMACAddress->ucBytes, pxEndPoint->xMACAddress.ucBytes, sizeof( pxMACAddress->ucBytes ) );
 8007c8e:	68b8      	ldr	r0, [r7, #8]
 8007c90:	6a3b      	ldr	r3, [r7, #32]
 8007c92:	3338      	adds	r3, #56	@ 0x38
 8007c94:	2206      	movs	r2, #6
 8007c96:	4619      	mov	r1, r3
 8007c98:	f010 ff9f 	bl	8018bda <memcpy>
                *( ppxEndPoint ) = pxEndPoint;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6a3a      	ldr	r2, [r7, #32]
 8007ca0:	601a      	str	r2, [r3, #0]
                eReturn = eResolutionCacheHit;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007ca8:	e03f      	b.n	8007d2a <eARPGetCacheEntry+0x13e>
            }
        }
        else if( xIsIPv4Multicast( ulAddressToLookup ) != 0 )
 8007caa:	69f8      	ldr	r0, [r7, #28]
 8007cac:	f003 ff46 	bl	800bb3c <xIsIPv4Multicast>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d020      	beq.n	8007cf8 <eARPGetCacheEntry+0x10c>
        {
            /* Get the lowest 23 bits of the IP-address. */
            vSetMultiCastIPv4MacAddress( ulAddressToLookup, pxMACAddress );
 8007cb6:	68b9      	ldr	r1, [r7, #8]
 8007cb8:	69f8      	ldr	r0, [r7, #28]
 8007cba:	f004 f956 	bl	800bf6a <vSetMultiCastIPv4MacAddress>

            pxEndPoint = FreeRTOS_FirstEndPoint( NULL );
 8007cbe:	2000      	movs	r0, #0
 8007cc0:	f004 fab6 	bl	800c230 <FreeRTOS_FirstEndPoint>
 8007cc4:	6238      	str	r0, [r7, #32]

            for( ;
 8007cc6:	e013      	b.n	8007cf0 <eARPGetCacheEntry+0x104>
                 pxEndPoint != NULL;
                 pxEndPoint = FreeRTOS_NextEndPoint( NULL, pxEndPoint ) )
            {
                if( pxEndPoint->bits.bIPv6 == 0U ) /*NULL End Point is checked in the for loop, no need for an extra check */
 8007cc8:	6a3b      	ldr	r3, [r7, #32]
 8007cca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007cce:	f003 0308 	and.w	r3, r3, #8
 8007cd2:	b2db      	uxtb	r3, r3
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d106      	bne.n	8007ce6 <eARPGetCacheEntry+0xfa>
                {
                    /* For multi-cast, use the first IPv4 end-point. */
                    *( ppxEndPoint ) = pxEndPoint;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6a3a      	ldr	r2, [r7, #32]
 8007cdc:	601a      	str	r2, [r3, #0]
                    eReturn = eResolutionCacheHit;
 8007cde:	2301      	movs	r3, #1
 8007ce0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    break;
 8007ce4:	e021      	b.n	8007d2a <eARPGetCacheEntry+0x13e>
                 pxEndPoint = FreeRTOS_NextEndPoint( NULL, pxEndPoint ) )
 8007ce6:	6a39      	ldr	r1, [r7, #32]
 8007ce8:	2000      	movs	r0, #0
 8007cea:	f004 fae9 	bl	800c2c0 <FreeRTOS_NextEndPoint>
 8007cee:	6238      	str	r0, [r7, #32]
                 pxEndPoint != NULL;
 8007cf0:	6a3b      	ldr	r3, [r7, #32]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d1e8      	bne.n	8007cc8 <eARPGetCacheEntry+0xdc>
 8007cf6:	e018      	b.n	8007d2a <eARPGetCacheEntry+0x13e>
                }
            }
        }
        else if( xIsIPv4Broadcast( ulAddressToLookup, ppxEndPoint ) == pdTRUE )
 8007cf8:	6879      	ldr	r1, [r7, #4]
 8007cfa:	69f8      	ldr	r0, [r7, #28]
 8007cfc:	f003 ff38 	bl	800bb70 <xIsIPv4Broadcast>
 8007d00:	4603      	mov	r3, r0
 8007d02:	2b01      	cmp	r3, #1
 8007d04:	d109      	bne.n	8007d1a <eARPGetCacheEntry+0x12e>
        {
            /* This is a broadcast so it uses the broadcast MAC address. */
            ( void ) memcpy( pxMACAddress->ucBytes, xBroadcastMACAddress.ucBytes, sizeof( MACAddress_t ) );
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	4a0b      	ldr	r2, [pc, #44]	@ (8007d38 <eARPGetCacheEntry+0x14c>)
 8007d0a:	6811      	ldr	r1, [r2, #0]
 8007d0c:	6019      	str	r1, [r3, #0]
 8007d0e:	8892      	ldrh	r2, [r2, #4]
 8007d10:	809a      	strh	r2, [r3, #4]
            /* Note that xIsIPv4Broadcast() already filled in ppxEndPoint with the corresponding endpoint
             * or the first IPv4 endpoint in case ulAddressToLookup was FREERTOS_INADDR_BROADCAST.
             * It is also safe to call xIsIPv4Broadcast() with a null pointer so no need to use
             * the intermediary pxEndPoint */

            eReturn = eResolutionCacheHit;
 8007d12:	2301      	movs	r3, #1
 8007d14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007d18:	e007      	b.n	8007d2a <eARPGetCacheEntry+0x13e>
        }
        else
        {
            eReturn = eARPGetCacheEntryGateWay( pulIPAddress, pxMACAddress, ppxEndPoint );
 8007d1a:	687a      	ldr	r2, [r7, #4]
 8007d1c:	68b9      	ldr	r1, [r7, #8]
 8007d1e:	68f8      	ldr	r0, [r7, #12]
 8007d20:	f000 f80c 	bl	8007d3c <eARPGetCacheEntryGateWay>
 8007d24:	4603      	mov	r3, r0
 8007d26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        return eReturn;
 8007d2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
    }
 8007d2e:	4618      	mov	r0, r3
 8007d30:	3728      	adds	r7, #40	@ 0x28
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}
 8007d36:	bf00      	nop
 8007d38:	08019d68 	.word	0x08019d68

08007d3c <eARPGetCacheEntryGateWay>:
 * @param[out] ppxEndPoint The end-point of the gateway will be copy to the pointee.
 */
    static eResolutionLookupResult_t eARPGetCacheEntryGateWay( uint32_t * pulIPAddress,
                                                               MACAddress_t * const pxMACAddress,
                                                               struct xNetworkEndPoint ** ppxEndPoint )
    {
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b088      	sub	sp, #32
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	60f8      	str	r0, [r7, #12]
 8007d44:	60b9      	str	r1, [r7, #8]
 8007d46:	607a      	str	r2, [r7, #4]
        eResolutionLookupResult_t eReturn = eResolutionCacheMiss;
 8007d48:	2300      	movs	r3, #0
 8007d4a:	77fb      	strb	r3, [r7, #31]
        uint32_t ulAddressToLookup = *( pulIPAddress );
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	61bb      	str	r3, [r7, #24]
        NetworkEndPoint_t * pxEndPoint;
        uint32_t ulOriginal = *pulIPAddress;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	617b      	str	r3, [r7, #20]

        /* It is assumed that devices with the same netmask are on the same
         * LAN and don't need a gateway. */
        pxEndPoint = FreeRTOS_FindEndPointOnNetMask( ulAddressToLookup );
 8007d58:	69b8      	ldr	r0, [r7, #24]
 8007d5a:	f004 fa3f 	bl	800c1dc <FreeRTOS_FindEndPointOnNetMask>
 8007d5e:	6138      	str	r0, [r7, #16]

        if( pxEndPoint == NULL )
 8007d60:	693b      	ldr	r3, [r7, #16]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d11b      	bne.n	8007d9e <eARPGetCacheEntryGateWay+0x62>
        {
            /* No matching end-point is found, look for a gateway. */
            #if ( ipconfigARP_STORES_REMOTE_ADDRESSES == 1 )
                eReturn = prvCacheLookup( ulAddressToLookup, pxMACAddress, ppxEndPoint );
 8007d66:	687a      	ldr	r2, [r7, #4]
 8007d68:	68b9      	ldr	r1, [r7, #8]
 8007d6a:	69b8      	ldr	r0, [r7, #24]
 8007d6c:	f000 f836 	bl	8007ddc <prvCacheLookup>
 8007d70:	4603      	mov	r3, r0
 8007d72:	77fb      	strb	r3, [r7, #31]

                if( eReturn == eResolutionCacheHit )
 8007d74:	7ffb      	ldrb	r3, [r7, #31]
 8007d76:	2b01      	cmp	r3, #1
 8007d78:	d017      	beq.n	8007daa <eARPGetCacheEntryGateWay+0x6e>
                else
            #endif
            {
                /* The IP address is off the local network, so look up the
                 * hardware address of the router, if any. */
                *( ppxEndPoint ) = FreeRTOS_FindGateWay( ( BaseType_t ) ipTYPE_IPv4 );
 8007d7a:	2040      	movs	r0, #64	@ 0x40
 8007d7c:	f004 fa3c 	bl	800c1f8 <FreeRTOS_FindGateWay>
 8007d80:	4602      	mov	r2, r0
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	601a      	str	r2, [r3, #0]

                if( *( ppxEndPoint ) != NULL )
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d004      	beq.n	8007d98 <eARPGetCacheEntryGateWay+0x5c>
                {
                    /* 'ipv4_settings' can be accessed safely, because 'ipTYPE_IPv4' was provided. */
                    ulAddressToLookup = ( *ppxEndPoint )->ipv4_settings.ulGatewayAddress;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	61bb      	str	r3, [r7, #24]
 8007d96:	e008      	b.n	8007daa <eARPGetCacheEntryGateWay+0x6e>
                }
                else
                {
                    ulAddressToLookup = 0U;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	61bb      	str	r3, [r7, #24]
 8007d9c:	e005      	b.n	8007daa <eARPGetCacheEntryGateWay+0x6e>
        }
        else
        {
            /* The IP address is on the local network, so lookup the requested
             * IP address directly. */
            ulAddressToLookup = *pulIPAddress;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	61bb      	str	r3, [r7, #24]
            *ppxEndPoint = pxEndPoint;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	693a      	ldr	r2, [r7, #16]
 8007da8:	601a      	str	r2, [r3, #0]
        }

        #if ( ipconfigARP_STORES_REMOTE_ADDRESSES == 1 )
            if( eReturn == eResolutionCacheMiss )
 8007daa:	7ffb      	ldrb	r3, [r7, #31]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d10f      	bne.n	8007dd0 <eARPGetCacheEntryGateWay+0x94>
        #endif
        {
            if( ulAddressToLookup == 0U )
 8007db0:	69bb      	ldr	r3, [r7, #24]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d102      	bne.n	8007dbc <eARPGetCacheEntryGateWay+0x80>
            {
                /* The address is not on the local network, and there is not a
                 * router. */
                eReturn = eResolutionFailed;
 8007db6:	2302      	movs	r3, #2
 8007db8:	77fb      	strb	r3, [r7, #31]
 8007dba:	e009      	b.n	8007dd0 <eARPGetCacheEntryGateWay+0x94>
            }
            else
            {
                eReturn = prvCacheLookup( ulAddressToLookup, pxMACAddress, ppxEndPoint );
 8007dbc:	687a      	ldr	r2, [r7, #4]
 8007dbe:	68b9      	ldr	r1, [r7, #8]
 8007dc0:	69b8      	ldr	r0, [r7, #24]
 8007dc2:	f000 f80b 	bl	8007ddc <prvCacheLookup>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	77fb      	strb	r3, [r7, #31]
                                             ( eReturn == eResolutionCacheHit ) ? "hit" : "miss",
                                             ( unsigned ) FreeRTOS_ntohl( ulAddressToLookup ) ) );
                }

                /* It might be that the ARP has to go to the gateway. */
                *pulIPAddress = ulAddressToLookup;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	69ba      	ldr	r2, [r7, #24]
 8007dce:	601a      	str	r2, [r3, #0]
            }
        }

        return eReturn;
 8007dd0:	7ffb      	ldrb	r3, [r7, #31]
    }
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3720      	adds	r7, #32
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}
	...

08007ddc <prvCacheLookup>:
 *         and when waiting for a ARP reply: eResolutionFailed.
 */
    static eResolutionLookupResult_t prvCacheLookup( uint32_t ulAddressToLookup,
                                                     MACAddress_t * const pxMACAddress,
                                                     NetworkEndPoint_t ** ppxEndPoint )
    {
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b086      	sub	sp, #24
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	60f8      	str	r0, [r7, #12]
 8007de4:	60b9      	str	r1, [r7, #8]
 8007de6:	607a      	str	r2, [r7, #4]
        BaseType_t x;
        eResolutionLookupResult_t eReturn = eResolutionCacheMiss;
 8007de8:	2300      	movs	r3, #0
 8007dea:	74fb      	strb	r3, [r7, #19]

        /* Loop through each entry in the ARP cache. */
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007dec:	2300      	movs	r3, #0
 8007dee:	617b      	str	r3, [r7, #20]
 8007df0:	e02a      	b.n	8007e48 <prvCacheLookup+0x6c>
        {
            /* Does this row in the ARP cache table hold an entry for the IP address
             * being queried? */
            if( xARPCache[ x ].ulIPAddress == ulAddressToLookup )
 8007df2:	4a19      	ldr	r2, [pc, #100]	@ (8007e58 <prvCacheLookup+0x7c>)
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	011b      	lsls	r3, r3, #4
 8007df8:	4413      	add	r3, r2
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	68fa      	ldr	r2, [r7, #12]
 8007dfe:	429a      	cmp	r2, r3
 8007e00:	d11f      	bne.n	8007e42 <prvCacheLookup+0x66>
            {
                /* A matching valid entry was found. */
                if( xARPCache[ x ].ucValid == ( uint8_t ) pdFALSE )
 8007e02:	4a15      	ldr	r2, [pc, #84]	@ (8007e58 <prvCacheLookup+0x7c>)
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	011b      	lsls	r3, r3, #4
 8007e08:	4413      	add	r3, r2
 8007e0a:	330b      	adds	r3, #11
 8007e0c:	781b      	ldrb	r3, [r3, #0]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d102      	bne.n	8007e18 <prvCacheLookup+0x3c>
                {
                    /* This entry is waiting an ARP reply, so is not valid. */
                    eReturn = eResolutionFailed;
 8007e12:	2302      	movs	r3, #2
 8007e14:	74fb      	strb	r3, [r7, #19]
                    /* ppxEndPoint != NULL was tested in the only caller eARPGetCacheEntry(). */
                    *( ppxEndPoint ) = xARPCache[ x ].pxEndPoint;
                    eReturn = eResolutionCacheHit;
                }

                break;
 8007e16:	e01a      	b.n	8007e4e <prvCacheLookup+0x72>
                    ( void ) memcpy( pxMACAddress->ucBytes, xARPCache[ x ].xMACAddress.ucBytes, sizeof( MACAddress_t ) );
 8007e18:	68b8      	ldr	r0, [r7, #8]
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	011b      	lsls	r3, r3, #4
 8007e1e:	4a0e      	ldr	r2, [pc, #56]	@ (8007e58 <prvCacheLookup+0x7c>)
 8007e20:	4413      	add	r3, r2
 8007e22:	3304      	adds	r3, #4
 8007e24:	2206      	movs	r2, #6
 8007e26:	4619      	mov	r1, r3
 8007e28:	f010 fed7 	bl	8018bda <memcpy>
                    *( ppxEndPoint ) = xARPCache[ x ].pxEndPoint;
 8007e2c:	4a0a      	ldr	r2, [pc, #40]	@ (8007e58 <prvCacheLookup+0x7c>)
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	011b      	lsls	r3, r3, #4
 8007e32:	4413      	add	r3, r2
 8007e34:	330c      	adds	r3, #12
 8007e36:	681a      	ldr	r2, [r3, #0]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	601a      	str	r2, [r3, #0]
                    eReturn = eResolutionCacheHit;
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	74fb      	strb	r3, [r7, #19]
                break;
 8007e40:	e005      	b.n	8007e4e <prvCacheLookup+0x72>
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	3301      	adds	r3, #1
 8007e46:	617b      	str	r3, [r7, #20]
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	2b09      	cmp	r3, #9
 8007e4c:	ddd1      	ble.n	8007df2 <prvCacheLookup+0x16>
            }
        }

        return eReturn;
 8007e4e:	7cfb      	ldrb	r3, [r7, #19]
    }
 8007e50:	4618      	mov	r0, r3
 8007e52:	3718      	adds	r7, #24
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bd80      	pop	{r7, pc}
 8007e58:	20000f24 	.word	0x20000f24

08007e5c <vARPAgeCache>:
 *        reply - if we are, then an ARP request will be re-sent.
 *        In case an ARP entry has 'Aged' to 0, it will be removed from the ARP
 *        cache.
 */
    void vARPAgeCache( void )
    {
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b084      	sub	sp, #16
 8007e60:	af00      	add	r7, sp, #0
        BaseType_t x;
        TickType_t xTimeNow;

        /* Loop through each entry in the ARP cache. */
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007e62:	2300      	movs	r3, #0
 8007e64:	60fb      	str	r3, [r7, #12]
 8007e66:	e048      	b.n	8007efa <vARPAgeCache+0x9e>
        {
            /* If the entry is valid (its age is greater than zero). */
            if( xARPCache[ x ].ucAge > 0U )
 8007e68:	4a43      	ldr	r2, [pc, #268]	@ (8007f78 <vARPAgeCache+0x11c>)
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	011b      	lsls	r3, r3, #4
 8007e6e:	4413      	add	r3, r2
 8007e70:	330a      	adds	r3, #10
 8007e72:	781b      	ldrb	r3, [r3, #0]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d03d      	beq.n	8007ef4 <vARPAgeCache+0x98>
            {
                /* Decrement the age value of the entry in this ARP cache table row.
                 * When the age reaches zero it is no longer considered valid. */
                ( xARPCache[ x ].ucAge )--;
 8007e78:	4a3f      	ldr	r2, [pc, #252]	@ (8007f78 <vARPAgeCache+0x11c>)
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	011b      	lsls	r3, r3, #4
 8007e7e:	4413      	add	r3, r2
 8007e80:	330a      	adds	r3, #10
 8007e82:	781b      	ldrb	r3, [r3, #0]
 8007e84:	3b01      	subs	r3, #1
 8007e86:	b2d9      	uxtb	r1, r3
 8007e88:	4a3b      	ldr	r2, [pc, #236]	@ (8007f78 <vARPAgeCache+0x11c>)
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	011b      	lsls	r3, r3, #4
 8007e8e:	4413      	add	r3, r2
 8007e90:	330a      	adds	r3, #10
 8007e92:	460a      	mov	r2, r1
 8007e94:	701a      	strb	r2, [r3, #0]

                /* If the entry is not yet valid, then it is waiting an ARP
                 * reply, and the ARP request should be retransmitted. */
                if( xARPCache[ x ].ucValid == ( uint8_t ) pdFALSE )
 8007e96:	4a38      	ldr	r2, [pc, #224]	@ (8007f78 <vARPAgeCache+0x11c>)
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	011b      	lsls	r3, r3, #4
 8007e9c:	4413      	add	r3, r2
 8007e9e:	330b      	adds	r3, #11
 8007ea0:	781b      	ldrb	r3, [r3, #0]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d108      	bne.n	8007eb8 <vARPAgeCache+0x5c>
                {
                    FreeRTOS_OutputARPRequest( xARPCache[ x ].ulIPAddress );
 8007ea6:	4a34      	ldr	r2, [pc, #208]	@ (8007f78 <vARPAgeCache+0x11c>)
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	011b      	lsls	r3, r3, #4
 8007eac:	4413      	add	r3, r2
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	f000 f8db 	bl	800806c <FreeRTOS_OutputARPRequest>
 8007eb6:	e00f      	b.n	8007ed8 <vARPAgeCache+0x7c>
                }
                else if( xARPCache[ x ].ucAge <= ( uint8_t ) arpMAX_ARP_AGE_BEFORE_NEW_ARP_REQUEST )
 8007eb8:	4a2f      	ldr	r2, [pc, #188]	@ (8007f78 <vARPAgeCache+0x11c>)
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	011b      	lsls	r3, r3, #4
 8007ebe:	4413      	add	r3, r2
 8007ec0:	330a      	adds	r3, #10
 8007ec2:	781b      	ldrb	r3, [r3, #0]
 8007ec4:	2b03      	cmp	r3, #3
 8007ec6:	d807      	bhi.n	8007ed8 <vARPAgeCache+0x7c>
                {
                    /* This entry will get removed soon.  See if the MAC address is
                     * still valid to prevent this happening. */
                    iptraceARP_TABLE_ENTRY_WILL_EXPIRE( xARPCache[ x ].ulIPAddress );
                    FreeRTOS_OutputARPRequest( xARPCache[ x ].ulIPAddress );
 8007ec8:	4a2b      	ldr	r2, [pc, #172]	@ (8007f78 <vARPAgeCache+0x11c>)
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	011b      	lsls	r3, r3, #4
 8007ece:	4413      	add	r3, r2
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f000 f8ca 	bl	800806c <FreeRTOS_OutputARPRequest>
                else
                {
                    /* The age has just ticked down, with nothing to do. */
                }

                if( xARPCache[ x ].ucAge == 0U )
 8007ed8:	4a27      	ldr	r2, [pc, #156]	@ (8007f78 <vARPAgeCache+0x11c>)
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	011b      	lsls	r3, r3, #4
 8007ede:	4413      	add	r3, r2
 8007ee0:	330a      	adds	r3, #10
 8007ee2:	781b      	ldrb	r3, [r3, #0]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d105      	bne.n	8007ef4 <vARPAgeCache+0x98>
                {
                    /* The entry is no longer valid.  Wipe it out. */
                    iptraceARP_TABLE_ENTRY_EXPIRED( xARPCache[ x ].ulIPAddress );
                    xARPCache[ x ].ulIPAddress = 0U;
 8007ee8:	4a23      	ldr	r2, [pc, #140]	@ (8007f78 <vARPAgeCache+0x11c>)
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	011b      	lsls	r3, r3, #4
 8007eee:	4413      	add	r3, r2
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	601a      	str	r2, [r3, #0]
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	60fb      	str	r3, [r7, #12]
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	2b09      	cmp	r3, #9
 8007efe:	ddb3      	ble.n	8007e68 <vARPAgeCache+0xc>
                }
            }
        }

        xTimeNow = xTaskGetTickCount();
 8007f00:	f00e faf6 	bl	80164f0 <xTaskGetTickCount>
 8007f04:	6078      	str	r0, [r7, #4]

        if( ( xLastGratuitousARPTime == ( TickType_t ) 0 ) || ( ( xTimeNow - xLastGratuitousARPTime ) > ( TickType_t ) arpGRATUITOUS_ARP_PERIOD ) )
 8007f06:	4b1d      	ldr	r3, [pc, #116]	@ (8007f7c <vARPAgeCache+0x120>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d007      	beq.n	8007f1e <vARPAgeCache+0xc2>
 8007f0e:	4b1b      	ldr	r3, [pc, #108]	@ (8007f7c <vARPAgeCache+0x120>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	687a      	ldr	r2, [r7, #4]
 8007f14:	1ad3      	subs	r3, r2, r3
 8007f16:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d927      	bls.n	8007f6e <vARPAgeCache+0x112>
        {
            NetworkEndPoint_t * pxEndPoint = pxNetworkEndPoints;
 8007f1e:	4b18      	ldr	r3, [pc, #96]	@ (8007f80 <vARPAgeCache+0x124>)
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	60bb      	str	r3, [r7, #8]

            while( pxEndPoint != NULL )
 8007f24:	e01d      	b.n	8007f62 <vARPAgeCache+0x106>
            {
                if( ( pxEndPoint->bits.bEndPointUp != pdFALSE_UNSIGNED ) && ( pxEndPoint->ipv4_settings.ulIPAddress != 0U ) )
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007f2c:	f003 0320 	and.w	r3, r3, #32
 8007f30:	b2db      	uxtb	r3, r3
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d011      	beq.n	8007f5a <vARPAgeCache+0xfe>
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d00d      	beq.n	8007f5a <vARPAgeCache+0xfe>
                {
                    if( pxEndPoint->bits.bIPv6 == pdFALSE_UNSIGNED ) /* LCOV_EXCL_BR_LINE */
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007f44:	f003 0308 	and.w	r3, r3, #8
 8007f48:	b2db      	uxtb	r3, r3
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d105      	bne.n	8007f5a <vARPAgeCache+0xfe>
                    {
                        FreeRTOS_OutputARPRequest_Multi( pxEndPoint, pxEndPoint->ipv4_settings.ulIPAddress );
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4619      	mov	r1, r3
 8007f54:	68b8      	ldr	r0, [r7, #8]
 8007f56:	f000 f821 	bl	8007f9c <FreeRTOS_OutputARPRequest_Multi>
                    }
                }

                pxEndPoint = pxEndPoint->pxNext;
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007f60:	60bb      	str	r3, [r7, #8]
            while( pxEndPoint != NULL )
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d1de      	bne.n	8007f26 <vARPAgeCache+0xca>
            }

            xLastGratuitousARPTime = xTimeNow;
 8007f68:	4a04      	ldr	r2, [pc, #16]	@ (8007f7c <vARPAgeCache+0x120>)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6013      	str	r3, [r2, #0]
        }
    }
 8007f6e:	bf00      	nop
 8007f70:	3710      	adds	r7, #16
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}
 8007f76:	bf00      	nop
 8007f78:	20000f24 	.word	0x20000f24
 8007f7c:	20000fd0 	.word	0x20000fd0
 8007f80:	200025d8 	.word	0x200025d8

08007f84 <vARPSendGratuitous>:
/**
 * @brief Send a Gratuitous ARP packet to allow this node to announce the IP-MAC
 *        mapping to the entire network.
 */
    void vARPSendGratuitous( void )
    {
 8007f84:	b580      	push	{r7, lr}
 8007f86:	af00      	add	r7, sp, #0
        /* Setting xLastGratuitousARPTime to 0 will force a gratuitous ARP the next
         * time vARPAgeCache() is called. */
        xLastGratuitousARPTime = ( TickType_t ) 0;
 8007f88:	4b03      	ldr	r3, [pc, #12]	@ (8007f98 <vARPSendGratuitous+0x14>)
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	601a      	str	r2, [r3, #0]

        /* Let the IP-task call vARPAgeCache(). */
        ( void ) xSendEventToIPTask( eARPTimerEvent );
 8007f8e:	2003      	movs	r0, #3
 8007f90:	f002 fb02 	bl	800a598 <xSendEventToIPTask>
    }
 8007f94:	bf00      	nop
 8007f96:	bd80      	pop	{r7, pc}
 8007f98:	20000fd0 	.word	0x20000fd0

08007f9c <FreeRTOS_OutputARPRequest_Multi>:
 * @param[in] ulIPAddress A 32-bit representation of the IP-address whose
 *                         physical (MAC) address is required.
 */
    void FreeRTOS_OutputARPRequest_Multi( NetworkEndPoint_t * pxEndPoint,
                                          uint32_t ulIPAddress )
    {
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b086      	sub	sp, #24
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	6039      	str	r1, [r7, #0]
        NetworkBufferDescriptor_t * pxNetworkBuffer;

        if( ( pxEndPoint->bits.bIPv6 == pdFALSE_UNSIGNED ) &&
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007fac:	f003 0308 	and.w	r3, r3, #8
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d156      	bne.n	8008064 <FreeRTOS_OutputARPRequest_Multi+0xc8>
            ( pxEndPoint->ipv4_settings.ulIPAddress != 0U ) )
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
        if( ( pxEndPoint->bits.bIPv6 == pdFALSE_UNSIGNED ) &&
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d052      	beq.n	8008064 <FreeRTOS_OutputARPRequest_Multi+0xc8>
        {
            /* This is called from the context of the IP event task, so a block time
             * must not be used. */
            pxNetworkBuffer = pxGetNetworkBufferWithDescriptor( sizeof( ARPPacket_t ), ( TickType_t ) 0U );
 8007fbe:	2100      	movs	r1, #0
 8007fc0:	202a      	movs	r0, #42	@ 0x2a
 8007fc2:	f00a fc47 	bl	8012854 <pxGetNetworkBufferWithDescriptor>
 8007fc6:	6138      	str	r0, [r7, #16]

            if( pxNetworkBuffer != NULL )
 8007fc8:	693b      	ldr	r3, [r7, #16]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d04a      	beq.n	8008064 <FreeRTOS_OutputARPRequest_Multi+0xc8>
            {
                pxNetworkBuffer->xIPAddress.ulIP_IPv4 = ulIPAddress;
 8007fce:	693b      	ldr	r3, [r7, #16]
 8007fd0:	683a      	ldr	r2, [r7, #0]
 8007fd2:	615a      	str	r2, [r3, #20]
                pxNetworkBuffer->pxEndPoint = pxEndPoint;
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	687a      	ldr	r2, [r7, #4]
 8007fd8:	631a      	str	r2, [r3, #48]	@ 0x30
                pxNetworkBuffer->pxInterface = pxEndPoint->pxNetworkInterface;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	62da      	str	r2, [r3, #44]	@ 0x2c
                vARPGenerateRequestPacket( pxNetworkBuffer );
 8007fe4:	6938      	ldr	r0, [r7, #16]
 8007fe6:	f000 f855 	bl	8008094 <vARPGenerateRequestPacket>

                #if ( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 )
                {
                    if( pxNetworkBuffer->xDataLength < ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES )
 8007fea:	693b      	ldr	r3, [r7, #16]
 8007fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fee:	2b3b      	cmp	r3, #59	@ 0x3b
 8007ff0:	d812      	bhi.n	8008018 <FreeRTOS_OutputARPRequest_Multi+0x7c>
                    {
                        BaseType_t xIndex;

                        for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ff6:	617b      	str	r3, [r7, #20]
 8007ff8:	e008      	b.n	800800c <FreeRTOS_OutputARPRequest_Multi+0x70>
                        {
                            pxNetworkBuffer->pucEthernetBuffer[ xIndex ] = 0U;
 8007ffa:	693b      	ldr	r3, [r7, #16]
 8007ffc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007ffe:	697b      	ldr	r3, [r7, #20]
 8008000:	4413      	add	r3, r2
 8008002:	2200      	movs	r2, #0
 8008004:	701a      	strb	r2, [r3, #0]
                        for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	3301      	adds	r3, #1
 800800a:	617b      	str	r3, [r7, #20]
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	2b3b      	cmp	r3, #59	@ 0x3b
 8008010:	ddf3      	ble.n	8007ffa <FreeRTOS_OutputARPRequest_Multi+0x5e>
                        }

                        pxNetworkBuffer->xDataLength = ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES;
 8008012:	693b      	ldr	r3, [r7, #16]
 8008014:	223c      	movs	r2, #60	@ 0x3c
 8008016:	629a      	str	r2, [r3, #40]	@ 0x28
                    }
                }
                #endif /* if( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 ) */

                if( xIsCallingFromIPTask() != pdFALSE )
 8008018:	f003 fa49 	bl	800b4ae <xIsCallingFromIPTask>
 800801c:	4603      	mov	r3, r0
 800801e:	2b00      	cmp	r3, #0
 8008020:	d00f      	beq.n	8008042 <FreeRTOS_OutputARPRequest_Multi+0xa6>
                {
                    iptraceNETWORK_INTERFACE_OUTPUT( pxNetworkBuffer->xDataLength, pxNetworkBuffer->pucEthernetBuffer );

                    /* Only the IP-task is allowed to call this function directly. */
                    if( pxEndPoint->pxNetworkInterface != NULL )
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008028:	2b00      	cmp	r3, #0
 800802a:	d01b      	beq.n	8008064 <FreeRTOS_OutputARPRequest_Multi+0xc8>
                    {
                        ( void ) pxEndPoint->pxNetworkInterface->pfOutput( pxEndPoint->pxNetworkInterface, pxNetworkBuffer, pdTRUE );
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008032:	68db      	ldr	r3, [r3, #12]
 8008034:	687a      	ldr	r2, [r7, #4]
 8008036:	f8d2 00a4 	ldr.w	r0, [r2, #164]	@ 0xa4
 800803a:	2201      	movs	r2, #1
 800803c:	6939      	ldr	r1, [r7, #16]
 800803e:	4798      	blx	r3
                        vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
                    }
                }
            }
        }
    }
 8008040:	e010      	b.n	8008064 <FreeRTOS_OutputARPRequest_Multi+0xc8>
                    xSendEvent.eEventType = eNetworkTxEvent;
 8008042:	2302      	movs	r3, #2
 8008044:	723b      	strb	r3, [r7, #8]
                    xSendEvent.pvData = pxNetworkBuffer;
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	60fb      	str	r3, [r7, #12]
                    if( xSendEventStructToIPTask( &xSendEvent, ( TickType_t ) portMAX_DELAY ) == pdFAIL )
 800804a:	f107 0308 	add.w	r3, r7, #8
 800804e:	f04f 31ff 	mov.w	r1, #4294967295
 8008052:	4618      	mov	r0, r3
 8008054:	f002 fab6 	bl	800a5c4 <xSendEventStructToIPTask>
 8008058:	4603      	mov	r3, r0
 800805a:	2b00      	cmp	r3, #0
 800805c:	d102      	bne.n	8008064 <FreeRTOS_OutputARPRequest_Multi+0xc8>
                        vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800805e:	6938      	ldr	r0, [r7, #16]
 8008060:	f00a fca4 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
    }
 8008064:	bf00      	nop
 8008066:	3718      	adds	r7, #24
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}

0800806c <FreeRTOS_OutputARPRequest>:
 *
 * @param[in] ulIPAddress A 32-bit representation of the IP-address whose
 *                         physical (MAC) address is required.
 */
    void FreeRTOS_OutputARPRequest( uint32_t ulIPAddress )
    {
 800806c:	b580      	push	{r7, lr}
 800806e:	b084      	sub	sp, #16
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
        /* Its assumed that IPv4 endpoints belonging to different physical interface
         * in the system will have a different subnet, but endpoints on same interface
         * may have it. */
        NetworkEndPoint_t * pxEndPoint = FreeRTOS_FindEndPointOnNetMask( ulIPAddress );
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	f004 f8b1 	bl	800c1dc <FreeRTOS_FindEndPointOnNetMask>
 800807a:	60f8      	str	r0, [r7, #12]

        if( pxEndPoint != NULL )
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d003      	beq.n	800808a <FreeRTOS_OutputARPRequest+0x1e>
        {
            FreeRTOS_OutputARPRequest_Multi( pxEndPoint, ulIPAddress );
 8008082:	6879      	ldr	r1, [r7, #4]
 8008084:	68f8      	ldr	r0, [r7, #12]
 8008086:	f7ff ff89 	bl	8007f9c <FreeRTOS_OutputARPRequest_Multi>
        }
    }
 800808a:	bf00      	nop
 800808c:	3710      	adds	r7, #16
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
	...

08008094 <vARPGenerateRequestPacket>:
 *
 * @param[in,out] pxNetworkBuffer Pointer to the buffer which has to be filled with
 *                             the ARP request packet details.
 */
    void vARPGenerateRequestPacket( NetworkBufferDescriptor_t * const pxNetworkBuffer )
    {
 8008094:	b580      	push	{r7, lr}
 8008096:	b088      	sub	sp, #32
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
        void * pvCopyDest;

        /* Buffer allocation ensures that buffers always have space
         * for an ARP packet. See buffer allocation implementations 1
         * and 2 under portable/BufferManagement. */
        configASSERT( pxNetworkBuffer != NULL );
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d10d      	bne.n	80080be <vARPGenerateRequestPacket+0x2a>
	__asm volatile
 80080a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080a6:	b672      	cpsid	i
 80080a8:	f383 8811 	msr	BASEPRI, r3
 80080ac:	f3bf 8f6f 	isb	sy
 80080b0:	f3bf 8f4f 	dsb	sy
 80080b4:	b662      	cpsie	i
 80080b6:	613b      	str	r3, [r7, #16]
}
 80080b8:	bf00      	nop
 80080ba:	bf00      	nop
 80080bc:	e7fd      	b.n	80080ba <vARPGenerateRequestPacket+0x26>
        configASSERT( pxNetworkBuffer->xDataLength >= sizeof( ARPPacket_t ) );
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080c2:	2b29      	cmp	r3, #41	@ 0x29
 80080c4:	d80d      	bhi.n	80080e2 <vARPGenerateRequestPacket+0x4e>
	__asm volatile
 80080c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ca:	b672      	cpsid	i
 80080cc:	f383 8811 	msr	BASEPRI, r3
 80080d0:	f3bf 8f6f 	isb	sy
 80080d4:	f3bf 8f4f 	dsb	sy
 80080d8:	b662      	cpsie	i
 80080da:	60fb      	str	r3, [r7, #12]
}
 80080dc:	bf00      	nop
 80080de:	bf00      	nop
 80080e0:	e7fd      	b.n	80080de <vARPGenerateRequestPacket+0x4a>
        configASSERT( pxNetworkBuffer->pxEndPoint != NULL );
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d10d      	bne.n	8008106 <vARPGenerateRequestPacket+0x72>
	__asm volatile
 80080ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ee:	b672      	cpsid	i
 80080f0:	f383 8811 	msr	BASEPRI, r3
 80080f4:	f3bf 8f6f 	isb	sy
 80080f8:	f3bf 8f4f 	dsb	sy
 80080fc:	b662      	cpsie	i
 80080fe:	60bb      	str	r3, [r7, #8]
}
 8008100:	bf00      	nop
 8008102:	bf00      	nop
 8008104:	e7fd      	b.n	8008102 <vARPGenerateRequestPacket+0x6e>

        /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxARPPacket = ( ( ARPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800810a:	61fb      	str	r3, [r7, #28]
        /*
         * Use helper variables for memcpy() to remain
         * compliant with MISRA Rule 21.15.  These should be
         * optimized away.
         */
        pvCopySource = xDefaultPartARPPacketHeader;
 800810c:	4b1b      	ldr	r3, [pc, #108]	@ (800817c <vARPGenerateRequestPacket+0xe8>)
 800810e:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPPacket;
 8008110:	69fb      	ldr	r3, [r7, #28]
 8008112:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( xDefaultPartARPPacketHeader ) );
 8008114:	2226      	movs	r2, #38	@ 0x26
 8008116:	69b9      	ldr	r1, [r7, #24]
 8008118:	6978      	ldr	r0, [r7, #20]
 800811a:	f010 fd5e 	bl	8018bda <memcpy>

        pvCopySource = pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008122:	3338      	adds	r3, #56	@ 0x38
 8008124:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPPacket->xEthernetHeader.xSourceAddress.ucBytes;
 8008126:	69fb      	ldr	r3, [r7, #28]
 8008128:	3306      	adds	r3, #6
 800812a:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, ipMAC_ADDRESS_LENGTH_BYTES );
 800812c:	2206      	movs	r2, #6
 800812e:	69b9      	ldr	r1, [r7, #24]
 8008130:	6978      	ldr	r0, [r7, #20]
 8008132:	f010 fd52 	bl	8018bda <memcpy>

        pvCopySource = pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800813a:	3338      	adds	r3, #56	@ 0x38
 800813c:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPPacket->xARPHeader.xSenderHardwareAddress.ucBytes;
 800813e:	69fb      	ldr	r3, [r7, #28]
 8008140:	3316      	adds	r3, #22
 8008142:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, ipMAC_ADDRESS_LENGTH_BYTES );
 8008144:	2206      	movs	r2, #6
 8008146:	69b9      	ldr	r1, [r7, #24]
 8008148:	6978      	ldr	r0, [r7, #20]
 800814a:	f010 fd46 	bl	8018bda <memcpy>

        pvCopySource = &( pxNetworkBuffer->pxEndPoint->ipv4_settings.ulIPAddress );
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008152:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPPacket->xARPHeader.ucSenderProtocolAddress;
 8008154:	69fb      	ldr	r3, [r7, #28]
 8008156:	331c      	adds	r3, #28
 8008158:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( pxARPPacket->xARPHeader.ucSenderProtocolAddress ) );
 800815a:	69bb      	ldr	r3, [r7, #24]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	461a      	mov	r2, r3
 8008160:	697b      	ldr	r3, [r7, #20]
 8008162:	601a      	str	r2, [r3, #0]
        pxARPPacket->xARPHeader.ulTargetProtocolAddress = pxNetworkBuffer->xIPAddress.ulIP_IPv4;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	695a      	ldr	r2, [r3, #20]
 8008168:	69fb      	ldr	r3, [r7, #28]
 800816a:	f8c3 2026 	str.w	r2, [r3, #38]	@ 0x26

        pxNetworkBuffer->xDataLength = sizeof( ARPPacket_t );
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	222a      	movs	r2, #42	@ 0x2a
 8008172:	629a      	str	r2, [r3, #40]	@ 0x28

        iptraceCREATING_ARP_REQUEST( pxNetworkBuffer->xIPAddress.ulIP_IPv4 );
    }
 8008174:	bf00      	nop
 8008176:	3720      	adds	r7, #32
 8008178:	46bd      	mov	sp, r7
 800817a:	bd80      	pop	{r7, pc}
 800817c:	08019cec 	.word	0x08019cec

08008180 <FreeRTOS_ClearARP>:
 * @brief A call to this function will clear the ARP cache.
 * @param[in] pxEndPoint only clean entries with this end-point, or when NULL,
 *                        clear the entire ARP cache.
 */
    void FreeRTOS_ClearARP( const struct xNetworkEndPoint * pxEndPoint )
    {
 8008180:	b580      	push	{r7, lr}
 8008182:	b084      	sub	sp, #16
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
        if( pxEndPoint != NULL )
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d01b      	beq.n	80081c6 <FreeRTOS_ClearARP+0x46>
        {
            BaseType_t x;

            for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 800818e:	2300      	movs	r3, #0
 8008190:	60fb      	str	r3, [r7, #12]
 8008192:	e014      	b.n	80081be <FreeRTOS_ClearARP+0x3e>
            {
                if( xARPCache[ x ].pxEndPoint == pxEndPoint )
 8008194:	4a10      	ldr	r2, [pc, #64]	@ (80081d8 <FreeRTOS_ClearARP+0x58>)
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	011b      	lsls	r3, r3, #4
 800819a:	4413      	add	r3, r2
 800819c:	330c      	adds	r3, #12
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	687a      	ldr	r2, [r7, #4]
 80081a2:	429a      	cmp	r2, r3
 80081a4:	d108      	bne.n	80081b8 <FreeRTOS_ClearARP+0x38>
                {
                    ( void ) memset( &( xARPCache[ x ] ), 0, sizeof( ARPCacheRow_t ) );
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	011b      	lsls	r3, r3, #4
 80081aa:	4a0b      	ldr	r2, [pc, #44]	@ (80081d8 <FreeRTOS_ClearARP+0x58>)
 80081ac:	4413      	add	r3, r2
 80081ae:	2210      	movs	r2, #16
 80081b0:	2100      	movs	r1, #0
 80081b2:	4618      	mov	r0, r3
 80081b4:	f010 fc36 	bl	8018a24 <memset>
            for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	3301      	adds	r3, #1
 80081bc:	60fb      	str	r3, [r7, #12]
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	2b09      	cmp	r3, #9
 80081c2:	dde7      	ble.n	8008194 <FreeRTOS_ClearARP+0x14>
        }
        else
        {
            ( void ) memset( xARPCache, 0, sizeof( xARPCache ) );
        }
    }
 80081c4:	e004      	b.n	80081d0 <FreeRTOS_ClearARP+0x50>
            ( void ) memset( xARPCache, 0, sizeof( xARPCache ) );
 80081c6:	22a0      	movs	r2, #160	@ 0xa0
 80081c8:	2100      	movs	r1, #0
 80081ca:	4803      	ldr	r0, [pc, #12]	@ (80081d8 <FreeRTOS_ClearARP+0x58>)
 80081cc:	f010 fc2a 	bl	8018a24 <memset>
    }
 80081d0:	bf00      	nop
 80081d2:	3710      	adds	r7, #16
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bd80      	pop	{r7, pc}
 80081d8:	20000f24 	.word	0x20000f24

080081dc <xApplicationGetRandomNumber>:

/*-----------------------------------------------------------*/

    //USER FUNCTIONS
    BaseType_t xApplicationGetRandomNumber(uint32_t *pulValue)
    {
 80081dc:	b580      	push	{r7, lr}
 80081de:	b082      	sub	sp, #8
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
        if (HAL_RNG_GenerateRandomNumber(&hrng, pulValue) == HAL_OK)
 80081e4:	6879      	ldr	r1, [r7, #4]
 80081e6:	4806      	ldr	r0, [pc, #24]	@ (8008200 <xApplicationGetRandomNumber+0x24>)
 80081e8:	f7fd fada 	bl	80057a0 <HAL_RNG_GenerateRandomNumber>
 80081ec:	4603      	mov	r3, r0
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d101      	bne.n	80081f6 <xApplicationGetRandomNumber+0x1a>
            return pdTRUE;
 80081f2:	2301      	movs	r3, #1
 80081f4:	e000      	b.n	80081f8 <xApplicationGetRandomNumber+0x1c>
        else
            return pdFALSE;
 80081f6:	2300      	movs	r3, #0
    }
 80081f8:	4618      	mov	r0, r3
 80081fa:	3708      	adds	r7, #8
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}
 8008200:	200008c8 	.word	0x200008c8

08008204 <xIsDHCPSocket>:
 *
 * @return If the socket given as parameter is the DHCP socket - return
 *         pdTRUE, else pdFALSE.
 */
    BaseType_t xIsDHCPSocket( const ConstSocket_t xSocket )
    {
 8008204:	b480      	push	{r7}
 8008206:	b085      	sub	sp, #20
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn;

        if( xDHCPv4Socket == xSocket )
 800820c:	4b08      	ldr	r3, [pc, #32]	@ (8008230 <xIsDHCPSocket+0x2c>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	687a      	ldr	r2, [r7, #4]
 8008212:	429a      	cmp	r2, r3
 8008214:	d102      	bne.n	800821c <xIsDHCPSocket+0x18>
        {
            xReturn = pdTRUE;
 8008216:	2301      	movs	r3, #1
 8008218:	60fb      	str	r3, [r7, #12]
 800821a:	e001      	b.n	8008220 <xIsDHCPSocket+0x1c>
        }
        else
        {
            xReturn = pdFALSE;
 800821c:	2300      	movs	r3, #0
 800821e:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 8008220:	68fb      	ldr	r3, [r7, #12]
    }
 8008222:	4618      	mov	r0, r3
 8008224:	3714      	adds	r7, #20
 8008226:	46bd      	mov	sp, r7
 8008228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822c:	4770      	bx	lr
 800822e:	bf00      	nop
 8008230:	20000fe0 	.word	0x20000fe0

08008234 <vDHCPProcess>:
 * @param[in] pxEndPoint The end-point for which the DHCP state machine should
 *                        make one cycle.
 */
    void vDHCPProcess( BaseType_t xReset,
                       struct xNetworkEndPoint * pxEndPoint )
    {
 8008234:	b580      	push	{r7, lr}
 8008236:	b08c      	sub	sp, #48	@ 0x30
 8008238:	af02      	add	r7, sp, #8
 800823a:	6078      	str	r0, [r7, #4]
 800823c:	6039      	str	r1, [r7, #0]
        BaseType_t xDoProcess = pdTRUE;
 800823e:	2301      	movs	r3, #1
 8008240:	627b      	str	r3, [r7, #36]	@ 0x24

        /* The function is called by the IP-task, so pxEndPoint
         * should be non-NULL. */
        configASSERT( pxEndPoint != NULL );
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d10d      	bne.n	8008264 <vDHCPProcess+0x30>
	__asm volatile
 8008248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800824c:	b672      	cpsid	i
 800824e:	f383 8811 	msr	BASEPRI, r3
 8008252:	f3bf 8f6f 	isb	sy
 8008256:	f3bf 8f4f 	dsb	sy
 800825a:	b662      	cpsie	i
 800825c:	613b      	str	r3, [r7, #16]
}
 800825e:	bf00      	nop
 8008260:	bf00      	nop
 8008262:	e7fd      	b.n	8008260 <vDHCPProcess+0x2c>
        configASSERT( pxEndPoint->bits.bIPv6 == 0 );
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800826a:	f003 0308 	and.w	r3, r3, #8
 800826e:	b2db      	uxtb	r3, r3
 8008270:	2b00      	cmp	r3, #0
 8008272:	d00d      	beq.n	8008290 <vDHCPProcess+0x5c>
	__asm volatile
 8008274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008278:	b672      	cpsid	i
 800827a:	f383 8811 	msr	BASEPRI, r3
 800827e:	f3bf 8f6f 	isb	sy
 8008282:	f3bf 8f4f 	dsb	sy
 8008286:	b662      	cpsie	i
 8008288:	60fb      	str	r3, [r7, #12]
}
 800828a:	bf00      	nop
 800828c:	bf00      	nop
 800828e:	e7fd      	b.n	800828c <vDHCPProcess+0x58>

        /* Is DHCP starting over? */
        if( xReset != pdFALSE )
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d003      	beq.n	800829e <vDHCPProcess+0x6a>
        {
            EP_DHCPData.eDHCPState = eInitialWait;
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	2200      	movs	r2, #0
 800829a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        }

        if( ( EP_DHCPData.eDHCPState != EP_DHCPData.eExpectedState ) && ( xReset == pdFALSE ) )
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80082aa:	429a      	cmp	r2, r3
 80082ac:	d003      	beq.n	80082b6 <vDHCPProcess+0x82>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	f000 8090 	beq.w	80083d6 <vDHCPProcess+0x1a2>
            /* When the DHCP event was generated, the DHCP client was
            * in a different state.  Therefore, ignore this event. */
            FreeRTOS_debug_printf( ( "DHCP wrong state: expect: %d got: %d : ignore\n",
                                     EP_DHCPData.eExpectedState, EP_DHCPData.eDHCPState ) );
        }
        else if( EP_DHCPData.xDHCPSocket != NULL ) /* If there is a socket, check for incoming messages first. */
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082bc:	2b00      	cmp	r3, #0
 80082be:	f000 808a 	beq.w	80083d6 <vDHCPProcess+0x1a2>
        {
            /* No need to initialise 'pucUDPPayload', it just looks nicer. */
            uint8_t * pucUDPPayload = NULL;
 80082c2:	2300      	movs	r3, #0
 80082c4:	60bb      	str	r3, [r7, #8]
            const DHCPMessage_IPv4_t * pxDHCPMessage;
            int32_t lBytes;

            while( EP_DHCPData.xDHCPSocket != NULL )
 80082c6:	e07e      	b.n	80083c6 <vDHCPProcess+0x192>
            {
                BaseType_t xRecvFlags = FREERTOS_ZERO_COPY + FREERTOS_MSG_PEEK;
 80082c8:	2305      	movs	r3, #5
 80082ca:	61fb      	str	r3, [r7, #28]
                NetworkEndPoint_t * pxIterator = NULL;
 80082cc:	2300      	movs	r3, #0
 80082ce:	623b      	str	r3, [r7, #32]

                /* Peek the next UDP message. */
                lBytes = FreeRTOS_recvfrom( EP_DHCPData.xDHCPSocket, &( pucUDPPayload ), 0, xRecvFlags, NULL, NULL );
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80082d6:	f107 0108 	add.w	r1, r7, #8
 80082da:	2300      	movs	r3, #0
 80082dc:	9301      	str	r3, [sp, #4]
 80082de:	2300      	movs	r3, #0
 80082e0:	9300      	str	r3, [sp, #0]
 80082e2:	69fb      	ldr	r3, [r7, #28]
 80082e4:	2200      	movs	r2, #0
 80082e6:	f004 fa64 	bl	800c7b2 <FreeRTOS_recvfrom>
 80082ea:	61b8      	str	r0, [r7, #24]

                if( lBytes < ( ( int32_t ) sizeof( DHCPMessage_IPv4_t ) ) )
 80082ec:	69bb      	ldr	r3, [r7, #24]
 80082ee:	2bef      	cmp	r3, #239	@ 0xef
 80082f0:	dc11      	bgt.n	8008316 <vDHCPProcess+0xe2>
                {
                    if( ( lBytes < 0 ) && ( lBytes != -pdFREERTOS_ERRNO_EAGAIN ) )
 80082f2:	69bb      	ldr	r3, [r7, #24]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	da03      	bge.n	8008300 <vDHCPProcess+0xcc>
 80082f8:	69bb      	ldr	r3, [r7, #24]
 80082fa:	f113 0f0b 	cmn.w	r3, #11
 80082fe:	d109      	bne.n	8008314 <vDHCPProcess+0xe0>
                    {
                        FreeRTOS_printf( ( "vDHCPProcess: FreeRTOS_recvfrom returns %d\n", ( int ) lBytes ) );
                    }
                    else if( lBytes >= 0 )
 8008300:	69bb      	ldr	r3, [r7, #24]
 8008302:	2b00      	cmp	r3, #0
 8008304:	db66      	blt.n	80083d4 <vDHCPProcess+0x1a0>
                    {
                        vReleaseSinglePacketFromUDPSocket( EP_DHCPData.xDHCPSocket );
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800830c:	4618      	mov	r0, r3
 800830e:	f003 fb3f 	bl	800b990 <vReleaseSinglePacketFromUDPSocket>
                    else
                    {
                        /* do nothing, coverity happy */
                    }

                    break;
 8008312:	e05f      	b.n	80083d4 <vDHCPProcess+0x1a0>
 8008314:	e05e      	b.n	80083d4 <vDHCPProcess+0x1a0>

                /* Map a DHCP structure onto the received data. */
                /* MISRA Ref 11.3.1 [Misaligned access] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                /* coverity[misra_c_2012_rule_11_3_violation] */
                pxDHCPMessage = ( ( const DHCPMessage_IPv4_t * ) pucUDPPayload );
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	617b      	str	r3, [r7, #20]

                /* Sanity check. */
                if( ( pxDHCPMessage->ulDHCPCookie == dhcpCOOKIE ) && ( pxDHCPMessage->ucOpcode == dhcpREPLY_OPCODE ) )
 800831a:	697b      	ldr	r3, [r7, #20]
 800831c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8008320:	4a33      	ldr	r2, [pc, #204]	@ (80083f0 <vDHCPProcess+0x1bc>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d116      	bne.n	8008354 <vDHCPProcess+0x120>
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	781b      	ldrb	r3, [r3, #0]
 800832a:	2b02      	cmp	r3, #2
 800832c:	d112      	bne.n	8008354 <vDHCPProcess+0x120>
                {
                    pxIterator = pxNetworkEndPoints;
 800832e:	4b31      	ldr	r3, [pc, #196]	@ (80083f4 <vDHCPProcess+0x1c0>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	623b      	str	r3, [r7, #32]

                    /* Find the end-point with given transaction ID. */
                    while( pxIterator != NULL )
 8008334:	e009      	b.n	800834a <vDHCPProcess+0x116>
                    {
                        if( pxDHCPMessage->ulTransactionID == FreeRTOS_htonl( pxIterator->xDHCPData.ulTransactionId ) )
 8008336:	697b      	ldr	r3, [r7, #20]
 8008338:	685a      	ldr	r2, [r3, #4]
 800833a:	6a3b      	ldr	r3, [r7, #32]
 800833c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800833e:	429a      	cmp	r2, r3
 8008340:	d007      	beq.n	8008352 <vDHCPProcess+0x11e>
                        {
                            break;
                        }

                        pxIterator = pxIterator->pxNext;
 8008342:	6a3b      	ldr	r3, [r7, #32]
 8008344:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008348:	623b      	str	r3, [r7, #32]
                    while( pxIterator != NULL )
 800834a:	6a3b      	ldr	r3, [r7, #32]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d1f2      	bne.n	8008336 <vDHCPProcess+0x102>
 8008350:	e000      	b.n	8008354 <vDHCPProcess+0x120>
                            break;
 8008352:	bf00      	nop
                    }
                }

                if( ( pxIterator != NULL ) && ( pxIterator->xDHCPData.eDHCPState == eLeasedAddress ) )
 8008354:	6a3b      	ldr	r3, [r7, #32]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d006      	beq.n	8008368 <vDHCPProcess+0x134>
 800835a:	6a3b      	ldr	r3, [r7, #32]
 800835c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8008360:	2b06      	cmp	r3, #6
 8008362:	d101      	bne.n	8008368 <vDHCPProcess+0x134>
                {
                    /* No DHCP messages are expected while in eLeasedAddress state. */
                    pxIterator = NULL;
 8008364:	2300      	movs	r3, #0
 8008366:	623b      	str	r3, [r7, #32]
                }

                if( ( pxIterator != NULL ) && ( pxIterator->xDHCPData.eDHCPState == pxIterator->xDHCPData.eExpectedState ) )
 8008368:	6a3b      	ldr	r3, [r7, #32]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d013      	beq.n	8008396 <vDHCPProcess+0x162>
 800836e:	6a3b      	ldr	r3, [r7, #32]
 8008370:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 8008374:	6a3b      	ldr	r3, [r7, #32]
 8008376:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800837a:	429a      	cmp	r2, r3
 800837c:	d10b      	bne.n	8008396 <vDHCPProcess+0x162>
                {
                    /* The second parameter pdTRUE tells to check for a UDP message. */
                    vDHCPProcessEndPoint( pdFALSE, pdTRUE, pxIterator );
 800837e:	6a3a      	ldr	r2, [r7, #32]
 8008380:	2101      	movs	r1, #1
 8008382:	2000      	movs	r0, #0
 8008384:	f000 f990 	bl	80086a8 <vDHCPProcessEndPoint>

                    if( pxEndPoint == pxIterator )
 8008388:	683a      	ldr	r2, [r7, #0]
 800838a:	6a3b      	ldr	r3, [r7, #32]
 800838c:	429a      	cmp	r2, r3
 800838e:	d11a      	bne.n	80083c6 <vDHCPProcess+0x192>
                    {
                        xDoProcess = pdFALSE;
 8008390:	2300      	movs	r3, #0
 8008392:	627b      	str	r3, [r7, #36]	@ 0x24
                    if( pxEndPoint == pxIterator )
 8008394:	e017      	b.n	80083c6 <vDHCPProcess+0x192>
                }
                else
                {
                    /* Target not found or there is a state mismatch, fetch the message and delete it. */
                    /* PAss the address of a pointer pucUDPPayload, because zero-copy is used. */
                    lBytes = FreeRTOS_recvfrom( EP_DHCPData.xDHCPSocket, &( pucUDPPayload ), 0, FREERTOS_ZERO_COPY, NULL, NULL );
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800839c:	f107 0108 	add.w	r1, r7, #8
 80083a0:	2300      	movs	r3, #0
 80083a2:	9301      	str	r3, [sp, #4]
 80083a4:	2300      	movs	r3, #0
 80083a6:	9300      	str	r3, [sp, #0]
 80083a8:	2301      	movs	r3, #1
 80083aa:	2200      	movs	r2, #0
 80083ac:	f004 fa01 	bl	800c7b2 <FreeRTOS_recvfrom>
 80083b0:	61b8      	str	r0, [r7, #24]

                    if( ( lBytes > 0 ) && ( pucUDPPayload != NULL ) )
 80083b2:	69bb      	ldr	r3, [r7, #24]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	dd06      	ble.n	80083c6 <vDHCPProcess+0x192>
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d003      	beq.n	80083c6 <vDHCPProcess+0x192>
                    {
                        /* Remove it now, destination not found. */
                        FreeRTOS_ReleaseUDPPayloadBuffer( pucUDPPayload );
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	4618      	mov	r0, r3
 80083c2:	f002 f8c9 	bl	800a558 <FreeRTOS_ReleaseUDPPayloadBuffer>
            while( EP_DHCPData.xDHCPSocket != NULL )
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	f47f af7b 	bne.w	80082c8 <vDHCPProcess+0x94>
 80083d2:	e000      	b.n	80083d6 <vDHCPProcess+0x1a2>
                    break;
 80083d4:	bf00      	nop
        else
        {
            /* do nothing, coverity happy */
        }

        if( xDoProcess != pdFALSE )
 80083d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d004      	beq.n	80083e6 <vDHCPProcess+0x1b2>
        {
            /* Process the end-point, but do not expect incoming packets. */
            vDHCPProcessEndPoint( xReset, pdFALSE, pxEndPoint );
 80083dc:	683a      	ldr	r2, [r7, #0]
 80083de:	2100      	movs	r1, #0
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f000 f961 	bl	80086a8 <vDHCPProcessEndPoint>
        }
    }
 80083e6:	bf00      	nop
 80083e8:	3728      	adds	r7, #40	@ 0x28
 80083ea:	46bd      	mov	sp, r7
 80083ec:	bd80      	pop	{r7, pc}
 80083ee:	bf00      	nop
 80083f0:	63825363 	.word	0x63825363
 80083f4:	200025d8 	.word	0x200025d8

080083f8 <vDHCPStop>:
 * @brief Stop the DHCP process. Close the DHCP socket when it's no longer used by any end-point.
 *
 * @param[in] pxEndPoint The end-point for which we want to stop the DHCP process.
 */
    void vDHCPStop( struct xNetworkEndPoint * pxEndPoint )
    {
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b082      	sub	sp, #8
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
        /* Disable the DHCP timer. */
        vIPSetDHCP_RATimerEnableState( pxEndPoint, pdFALSE );
 8008400:	2100      	movs	r1, #0
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f002 ff1e 	bl	800b244 <vIPSetDHCP_RATimerEnableState>

        /* Close socket to ensure packets don't queue on it. */
        prvCloseDHCPSocket( pxEndPoint );
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f000 fa25 	bl	8008858 <prvCloseDHCPSocket>
    }
 800840e:	bf00      	nop
 8008410:	3708      	adds	r7, #8
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}

08008416 <xHandleWaitingOffer>:
 * @param[in] xDoCheck When true, the function must handle any replies.
 * @return It returns pdTRUE in case the DHCP process must be given up.
 */
    static BaseType_t xHandleWaitingOffer( NetworkEndPoint_t * pxEndPoint,
                                           BaseType_t xDoCheck )
    {
 8008416:	b580      	push	{r7, lr}
 8008418:	b084      	sub	sp, #16
 800841a:	af00      	add	r7, sp, #0
 800841c:	6078      	str	r0, [r7, #4]
 800841e:	6039      	str	r1, [r7, #0]
        BaseType_t xGivingUp = pdFALSE;
 8008420:	2300      	movs	r3, #0
 8008422:	60fb      	str	r3, [r7, #12]
                IP_Address_t xIPAddress;
            #endif
        #endif

        /* Look for offers coming in. */
        if( xDoCheck != pdFALSE )
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d01f      	beq.n	800846a <xHandleWaitingOffer+0x54>
        {
            if( prvProcessDHCPReplies( dhcpMESSAGE_TYPE_OFFER, pxEndPoint ) == pdPASS )
 800842a:	6879      	ldr	r1, [r7, #4]
 800842c:	2002      	movs	r0, #2
 800842e:	f000 fc83 	bl	8008d38 <prvProcessDHCPReplies>
 8008432:	4603      	mov	r3, r0
 8008434:	2b01      	cmp	r3, #1
 8008436:	d155      	bne.n	80084e4 <xHandleWaitingOffer+0xce>
                    if( eAnswer == eDHCPContinue )
                #endif /* ipconfigUSE_DHCP_HOOK */
                {
                    /* An offer has been made, the user wants to continue,
                     * generate the request. */
                    if( prvSendDHCPRequest( pxEndPoint ) == pdPASS )
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f000 fd89 	bl	8008f50 <prvSendDHCPRequest>
 800843e:	4603      	mov	r3, r0
 8008440:	2b01      	cmp	r3, #1
 8008442:	d10d      	bne.n	8008460 <xHandleWaitingOffer+0x4a>
                    {
                        EP_DHCPData.xDHCPTxTime = xTaskGetTickCount();
 8008444:	f00e f854 	bl	80164f0 <xTaskGetTickCount>
 8008448:	4602      	mov	r2, r0
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	671a      	str	r2, [r3, #112]	@ 0x70
                        EP_DHCPData.xDHCPTxPeriod = dhcpINITIAL_DHCP_TX_PERIOD;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008454:	675a      	str	r2, [r3, #116]	@ 0x74
                        EP_DHCPData.eDHCPState = eWaitingAcknowledge;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2203      	movs	r2, #3
 800845a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 800845e:	e041      	b.n	80084e4 <xHandleWaitingOffer+0xce>
                    else
                    {
                        /* Either the creation of a message buffer failed, or sendto().
                         * Try again in the next cycle. */
                        FreeRTOS_debug_printf( ( "Send failed during eWaitingOffer/1.\n" ) );
                        EP_DHCPData.eDHCPState = eSendDHCPRequest;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2204      	movs	r2, #4
 8008464:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 8008468:	e03c      	b.n	80084e4 <xHandleWaitingOffer+0xce>
                #endif /* ipconfigUSE_DHCP_HOOK */
            }
        }

        /* Is it time to send another Discover? */
        else if( ( xTaskGetTickCount() - EP_DHCPData.xDHCPTxTime ) > EP_DHCPData.xDHCPTxPeriod )
 800846a:	f00e f841 	bl	80164f0 <xTaskGetTickCount>
 800846e:	4602      	mov	r2, r0
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008474:	1ad2      	subs	r2, r2, r3
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800847a:	429a      	cmp	r2, r3
 800847c:	d932      	bls.n	80084e4 <xHandleWaitingOffer+0xce>
        {
            /* It is time to send another Discover.  Increase the time
             * period, and if it has not got to the point of giving up - send
             * another discovery. */
            EP_DHCPData.xDHCPTxPeriod <<= 1;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008482:	005a      	lsls	r2, r3, #1
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	675a      	str	r2, [r3, #116]	@ 0x74

            if( EP_DHCPData.xDHCPTxPeriod <= ( ( TickType_t ) ipconfigMAXIMUM_DISCOVER_TX_PERIOD ) )
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800848c:	2b01      	cmp	r3, #1
 800848e:	d822      	bhi.n	80084d6 <xHandleWaitingOffer+0xc0>
            {
                if( xApplicationGetRandomNumber( &( EP_DHCPData.ulTransactionId ) ) != pdFALSE )
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	335c      	adds	r3, #92	@ 0x5c
 8008494:	4618      	mov	r0, r3
 8008496:	f7ff fea1 	bl	80081dc <xApplicationGetRandomNumber>
 800849a:	4603      	mov	r3, r0
 800849c:	2b00      	cmp	r3, #0
 800849e:	d021      	beq.n	80084e4 <xHandleWaitingOffer+0xce>
                {
                    EP_DHCPData.xDHCPTxTime = xTaskGetTickCount();
 80084a0:	f00e f826 	bl	80164f0 <xTaskGetTickCount>
 80084a4:	4602      	mov	r2, r0
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	671a      	str	r2, [r3, #112]	@ 0x70

                    if( EP_DHCPData.xUseBroadcast != pdFALSE )
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d003      	beq.n	80084ba <xHandleWaitingOffer+0xa4>
                    {
                        EP_DHCPData.xUseBroadcast = pdFALSE;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2200      	movs	r2, #0
 80084b6:	679a      	str	r2, [r3, #120]	@ 0x78
 80084b8:	e002      	b.n	80084c0 <xHandleWaitingOffer+0xaa>
                    }
                    else
                    {
                        EP_DHCPData.xUseBroadcast = pdTRUE;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2201      	movs	r2, #1
 80084be:	679a      	str	r2, [r3, #120]	@ 0x78
                    }

                    if( prvSendDHCPDiscover( pxEndPoint ) == pdPASS )
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f000 fda7 	bl	8009014 <prvSendDHCPDiscover>
 80084c6:	4603      	mov	r3, r0
 80084c8:	2b01      	cmp	r3, #1
 80084ca:	d00b      	beq.n	80084e4 <xHandleWaitingOffer+0xce>
                    else
                    {
                        /* Either the creation of a message buffer failed, or sendto().
                         * Try again in the next cycle. */
                        FreeRTOS_debug_printf( ( "Send failed during eWaitingOffer/2.\n" ) );
                        EP_DHCPData.eDHCPState = eInitialWait;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2200      	movs	r2, #0
 80084d0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 80084d4:	e006      	b.n	80084e4 <xHandleWaitingOffer+0xce>
                {
                    /* Only use a fake Ack if the default IP address == 0x00
                     * and the link local addressing is used.  Start searching
                     * a free LinkLayer IP-address.  Next state will be
                     * 'eGetLinkLayerAddress'. */
                    prvPrepareLinkLayerIPLookUp( pxEndPoint );
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 fe1a 	bl	8009110 <prvPrepareLinkLayerIPLookUp>

                    /* Setting an IP address manually so set to not using
                     * leased address mode. */
                    EP_DHCPData.eDHCPState = eGetLinkLayerAddress;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2205      	movs	r2, #5
 80084e0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        else
        {
            /* There was no DHCP reply, there was no time-out, just keep on waiting. */
        }

        return xGivingUp;
 80084e4:	68fb      	ldr	r3, [r7, #12]
    }
 80084e6:	4618      	mov	r0, r3
 80084e8:	3710      	adds	r7, #16
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}
	...

080084f0 <vHandleWaitingAcknowledge>:
 * @param[in] pxEndPoint The end-point that is getting an IP-address from a DHCP server
 * @param[in] xDoCheck When true, the function must handle any replies.
 */
    static void vHandleWaitingAcknowledge( NetworkEndPoint_t * pxEndPoint,
                                           BaseType_t xDoCheck )
    {
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b082      	sub	sp, #8
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
 80084f8:	6039      	str	r1, [r7, #0]
        if( xDoCheck == pdFALSE )
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d12b      	bne.n	8008558 <vHandleWaitingAcknowledge+0x68>
        {
            /* Is it time to send another Discover? */
            if( ( xTaskGetTickCount() - EP_DHCPData.xDHCPTxTime ) > EP_DHCPData.xDHCPTxPeriod )
 8008500:	f00d fff6 	bl	80164f0 <xTaskGetTickCount>
 8008504:	4602      	mov	r2, r0
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800850a:	1ad2      	subs	r2, r2, r3
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008510:	429a      	cmp	r2, r3
 8008512:	d958      	bls.n	80085c6 <vHandleWaitingAcknowledge+0xd6>
            {
                /* Increase the time period, and if it has not got to the
                 * point of giving up - send another request. */
                EP_DHCPData.xDHCPTxPeriod <<= 1;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008518:	005a      	lsls	r2, r3, #1
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	675a      	str	r2, [r3, #116]	@ 0x74

                if( EP_DHCPData.xDHCPTxPeriod <= ( TickType_t ) ipconfigMAXIMUM_DISCOVER_TX_PERIOD )
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008522:	2b01      	cmp	r3, #1
 8008524:	d80f      	bhi.n	8008546 <vHandleWaitingAcknowledge+0x56>
                {
                    EP_DHCPData.xDHCPTxTime = xTaskGetTickCount();
 8008526:	f00d ffe3 	bl	80164f0 <xTaskGetTickCount>
 800852a:	4602      	mov	r2, r0
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	671a      	str	r2, [r3, #112]	@ 0x70

                    if( prvSendDHCPRequest( pxEndPoint ) == pdPASS )
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f000 fd0d 	bl	8008f50 <prvSendDHCPRequest>
 8008536:	4603      	mov	r3, r0
 8008538:	2b01      	cmp	r3, #1
 800853a:	d044      	beq.n	80085c6 <vHandleWaitingAcknowledge+0xd6>
                    else
                    {
                        /* Either the creation of a message buffer failed, or sendto().
                         * Try again in the next cycle. */
                        FreeRTOS_debug_printf( ( "Send failed during eWaitingAcknowledge.\n" ) );
                        EP_DHCPData.eDHCPState = eSendDHCPRequest;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2204      	movs	r2, #4
 8008540:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        }
        else
        {
            /* There are no replies yet. */
        }
    }
 8008544:	e03f      	b.n	80085c6 <vHandleWaitingAcknowledge+0xd6>
                    EP_DHCPData.eDHCPState = eInitialWait;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2200      	movs	r2, #0
 800854a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                    EP_DHCPData.eExpectedState = eInitialWait;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2200      	movs	r2, #0
 8008552:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    }
 8008556:	e036      	b.n	80085c6 <vHandleWaitingAcknowledge+0xd6>
        else if( prvProcessDHCPReplies( dhcpMESSAGE_TYPE_ACK, pxEndPoint ) == pdPASS )
 8008558:	6879      	ldr	r1, [r7, #4]
 800855a:	2005      	movs	r0, #5
 800855c:	f000 fbec 	bl	8008d38 <prvProcessDHCPReplies>
 8008560:	4603      	mov	r3, r0
 8008562:	2b01      	cmp	r3, #1
 8008564:	d12f      	bne.n	80085c6 <vHandleWaitingAcknowledge+0xd6>
            EP_IPv4_SETTINGS.ulIPAddress = EP_DHCPData.ulOfferedIPAddress;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	601a      	str	r2, [r3, #0]
            EP_IPv4_SETTINGS.ulBroadcastAddress = EP_DHCPData.ulOfferedIPAddress | ~( EP_IPv4_SETTINGS.ulNetMask );
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	685b      	ldr	r3, [r3, #4]
 8008576:	43db      	mvns	r3, r3
 8008578:	431a      	orrs	r2, r3
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	615a      	str	r2, [r3, #20]
            EP_DHCPData.eDHCPState = eLeasedAddress;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2206      	movs	r2, #6
 8008582:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            vIPNetworkUpCalls( pxEndPoint );
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f001 ff0c 	bl	800a3a4 <vIPNetworkUpCalls>
            prvCloseDHCPSocket( pxEndPoint );
 800858c:	6878      	ldr	r0, [r7, #4]
 800858e:	f000 f963 	bl	8008858 <prvCloseDHCPSocket>
            if( EP_DHCPData.ulLeaseTime == 0U )
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008596:	2b00      	cmp	r3, #0
 8008598:	d103      	bne.n	80085a2 <vHandleWaitingAcknowledge+0xb2>
                EP_DHCPData.ulLeaseTime = dhcpDEFAULT_LEASE_TIME;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	4a0c      	ldr	r2, [pc, #48]	@ (80085d0 <vHandleWaitingAcknowledge+0xe0>)
 800859e:	66da      	str	r2, [r3, #108]	@ 0x6c
 80085a0:	e009      	b.n	80085b6 <vHandleWaitingAcknowledge+0xc6>
            else if( EP_DHCPData.ulLeaseTime < dhcpMINIMUM_LEASE_TIME )
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085a6:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d803      	bhi.n	80085b6 <vHandleWaitingAcknowledge+0xc6>
                EP_DHCPData.ulLeaseTime = dhcpMINIMUM_LEASE_TIME;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f64e 2260 	movw	r2, #60000	@ 0xea60
 80085b4:	66da      	str	r2, [r3, #108]	@ 0x6c
            vARPSendGratuitous();
 80085b6:	f7ff fce5 	bl	8007f84 <vARPSendGratuitous>
            vDHCP_RATimerReload( ( struct xNetworkEndPoint * ) pxEndPoint, EP_DHCPData.ulLeaseTime );
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085be:	4619      	mov	r1, r3
 80085c0:	6878      	ldr	r0, [r7, #4]
 80085c2:	f002 fd91 	bl	800b0e8 <vDHCP_RATimerReload>
    }
 80085c6:	bf00      	nop
 80085c8:	3708      	adds	r7, #8
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}
 80085ce:	bf00      	nop
 80085d0:	0a4cb800 	.word	0x0a4cb800

080085d4 <xHandleWaitingFirstDiscover>:
 *        If will send a DISCOVER message to a DHCP server, and move to the next status 'eWaitingOffer'.
 * @param[in] pxEndPoint The end-point that is getting an IP-address from a DHCP server
 * @return xGivingUp: when pdTRUE, there was a fatal error and the process can not continue;
 */
    static BaseType_t xHandleWaitingFirstDiscover( NetworkEndPoint_t * pxEndPoint )
    {
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b084      	sub	sp, #16
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
        BaseType_t xGivingUp = pdFALSE;
 80085dc:	2300      	movs	r3, #0
 80085de:	60fb      	str	r3, [r7, #12]

            if( eAnswer == eDHCPContinue )
        #endif /* ipconfigUSE_DHCP_HOOK */
        {
            /* See if prvInitialiseDHCP() has creates a socket. */
            if( EP_DHCPData.xDHCPSocket == NULL )
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d102      	bne.n	80085f0 <xHandleWaitingFirstDiscover+0x1c>
            {
                xGivingUp = pdTRUE;
 80085ea:	2301      	movs	r3, #1
 80085ec:	60fb      	str	r3, [r7, #12]
 80085ee:	e011      	b.n	8008614 <xHandleWaitingFirstDiscover+0x40>
            }
            else
            {
                /* Put 'ulIPAddress' to zero to indicate that the end-point is down. */
                EP_IPv4_SETTINGS.ulIPAddress = 0U;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2200      	movs	r2, #0
 80085f4:	601a      	str	r2, [r3, #0]

                /* Send the first discover request. */
                EP_DHCPData.xDHCPTxTime = xTaskGetTickCount();
 80085f6:	f00d ff7b 	bl	80164f0 <xTaskGetTickCount>
 80085fa:	4602      	mov	r2, r0
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	671a      	str	r2, [r3, #112]	@ 0x70

                if( prvSendDHCPDiscover( pxEndPoint ) == pdPASS )
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	f000 fd07 	bl	8009014 <prvSendDHCPDiscover>
 8008606:	4603      	mov	r3, r0
 8008608:	2b01      	cmp	r3, #1
 800860a:	d103      	bne.n	8008614 <xHandleWaitingFirstDiscover+0x40>
                {
                    EP_DHCPData.eDHCPState = eWaitingOffer;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2202      	movs	r2, #2
 8008610:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                /* The user indicates that the DHCP process does not continue. */
                xGivingUp = pdTRUE;
            }
        #endif /* ipconfigUSE_DHCP_HOOK */

        return xGivingUp;
 8008614:	68fb      	ldr	r3, [r7, #12]
    }
 8008616:	4618      	mov	r0, r3
 8008618:	3710      	adds	r7, #16
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}

0800861e <prvHandleWaitingeLeasedAddress>:
 * @brief Called by vDHCPProcessEndPoint(), this function handles the state 'eLeasedAddress'.
 *        If waits until the lease must be renewed, and then send a new request.
 * @param[in] pxEndPoint The end-point that is getting an IP-address from a DHCP server
 */
    static void prvHandleWaitingeLeasedAddress( NetworkEndPoint_t * pxEndPoint )
    {
 800861e:	b580      	push	{r7, lr}
 8008620:	b084      	sub	sp, #16
 8008622:	af00      	add	r7, sp, #0
 8008624:	6078      	str	r0, [r7, #4]
        if( FreeRTOS_IsEndPointUp( pxEndPoint ) != 0 )
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f002 fb36 	bl	800ac98 <FreeRTOS_IsEndPointUp>
 800862c:	4603      	mov	r3, r0
 800862e:	2b00      	cmp	r3, #0
 8008630:	d031      	beq.n	8008696 <prvHandleWaitingeLeasedAddress+0x78>
        {
            /* Resend the request at the appropriate time to renew the lease. */
            prvCreateDHCPSocket( pxEndPoint );
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f000 f942 	bl	80088bc <prvCreateDHCPSocket>

            if( EP_DHCPData.xDHCPSocket != NULL )
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800863e:	2b00      	cmp	r3, #0
 8008640:	d02e      	beq.n	80086a0 <prvHandleWaitingeLeasedAddress+0x82>
            {
                uint32_t ulID = 0U;
 8008642:	2300      	movs	r3, #0
 8008644:	60fb      	str	r3, [r7, #12]

                if( xApplicationGetRandomNumber( &( ulID ) ) != pdFALSE )
 8008646:	f107 030c 	add.w	r3, r7, #12
 800864a:	4618      	mov	r0, r3
 800864c:	f7ff fdc6 	bl	80081dc <xApplicationGetRandomNumber>
 8008650:	4603      	mov	r3, r0
 8008652:	2b00      	cmp	r3, #0
 8008654:	d002      	beq.n	800865c <prvHandleWaitingeLeasedAddress+0x3e>
                {
                    EP_DHCPData.ulTransactionId = ulID;
 8008656:	68fa      	ldr	r2, [r7, #12]
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	65da      	str	r2, [r3, #92]	@ 0x5c
                }

                EP_DHCPData.xDHCPTxTime = xTaskGetTickCount();
 800865c:	f00d ff48 	bl	80164f0 <xTaskGetTickCount>
 8008660:	4602      	mov	r2, r0
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	671a      	str	r2, [r3, #112]	@ 0x70
                EP_DHCPData.xDHCPTxPeriod = dhcpINITIAL_DHCP_TX_PERIOD;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f241 3288 	movw	r2, #5000	@ 0x1388
 800866c:	675a      	str	r2, [r3, #116]	@ 0x74

                if( prvSendDHCPRequest( pxEndPoint ) == pdPASS )
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f000 fc6e 	bl	8008f50 <prvSendDHCPRequest>
 8008674:	4603      	mov	r3, r0
 8008676:	2b01      	cmp	r3, #1
 8008678:	d104      	bne.n	8008684 <prvHandleWaitingeLeasedAddress+0x66>
                {
                    /* The packet was sent successfully, wait for an acknowledgement. */
                    EP_DHCPData.eDHCPState = eWaitingAcknowledge;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2203      	movs	r2, #3
 800867e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 8008682:	e003      	b.n	800868c <prvHandleWaitingeLeasedAddress+0x6e>
                }
                else
                {
                    /* The packet was not sent, try sending it later. */
                    EP_DHCPData.eDHCPState = eSendDHCPRequest;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2204      	movs	r2, #4
 8008688:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                    FreeRTOS_debug_printf( ( "Send failed eLeasedAddress.\n" ) );
                }

                /* From now on, we should be called more often */
                vDHCP_RATimerReload( pxEndPoint, dhcpINITIAL_TIMER_PERIOD );
 800868c:	21fa      	movs	r1, #250	@ 0xfa
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f002 fd2a 	bl	800b0e8 <vDHCP_RATimerReload>
        {
            /* See PR #53 on github/freertos/freertos */
            FreeRTOS_printf( ( "DHCP: lease time finished but network is down\n" ) );
            vDHCP_RATimerReload( ( struct xNetworkEndPoint * ) pxEndPoint, pdMS_TO_TICKS( 5000U ) );
        }
    }
 8008694:	e004      	b.n	80086a0 <prvHandleWaitingeLeasedAddress+0x82>
            vDHCP_RATimerReload( ( struct xNetworkEndPoint * ) pxEndPoint, pdMS_TO_TICKS( 5000U ) );
 8008696:	f241 3188 	movw	r1, #5000	@ 0x1388
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f002 fd24 	bl	800b0e8 <vDHCP_RATimerReload>
    }
 80086a0:	bf00      	nop
 80086a2:	3710      	adds	r7, #16
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bd80      	pop	{r7, pc}

080086a8 <vDHCPProcessEndPoint>:
 *                        make one cycle.
 */
    static void vDHCPProcessEndPoint( BaseType_t xReset,
                                      BaseType_t xDoCheck,
                                      NetworkEndPoint_t * pxEndPoint )
    {
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b086      	sub	sp, #24
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	60f8      	str	r0, [r7, #12]
 80086b0:	60b9      	str	r1, [r7, #8]
 80086b2:	607a      	str	r2, [r7, #4]
        BaseType_t xGivingUp = pdFALSE;
 80086b4:	2300      	movs	r3, #0
 80086b6:	617b      	str	r3, [r7, #20]

        configASSERT( pxEndPoint != NULL );
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d10d      	bne.n	80086da <vDHCPProcessEndPoint+0x32>
	__asm volatile
 80086be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086c2:	b672      	cpsid	i
 80086c4:	f383 8811 	msr	BASEPRI, r3
 80086c8:	f3bf 8f6f 	isb	sy
 80086cc:	f3bf 8f4f 	dsb	sy
 80086d0:	b662      	cpsie	i
 80086d2:	613b      	str	r3, [r7, #16]
}
 80086d4:	bf00      	nop
 80086d6:	bf00      	nop
 80086d8:	e7fd      	b.n	80086d6 <vDHCPProcessEndPoint+0x2e>

        /* Is DHCP starting over? */
        if( xReset != pdFALSE )
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d003      	beq.n	80086e8 <vDHCPProcessEndPoint+0x40>
        {
            EP_DHCPData.eDHCPState = eInitialWait;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2200      	movs	r2, #0
 80086e4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        }

        if( ( EP_DHCPData.eDHCPState != EP_DHCPData.eExpectedState ) && ( xReset == pdFALSE ) )
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80086f4:	429a      	cmp	r2, r3
 80086f6:	d003      	beq.n	8008700 <vDHCPProcessEndPoint+0x58>
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	f000 80a2 	beq.w	8008844 <vDHCPProcessEndPoint+0x19c>
        else
        {
            {
                static eDHCPState_t eLastState = eNotUsingLeasedAddress;

                if( eLastState != EP_DHCPData.eDHCPState )
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 8008706:	4b51      	ldr	r3, [pc, #324]	@ (800884c <vDHCPProcessEndPoint+0x1a4>)
 8008708:	781b      	ldrb	r3, [r3, #0]
 800870a:	429a      	cmp	r2, r3
 800870c:	d004      	beq.n	8008718 <vDHCPProcessEndPoint+0x70>
                {
                    eLastState = EP_DHCPData.eDHCPState;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 8008714:	4b4d      	ldr	r3, [pc, #308]	@ (800884c <vDHCPProcessEndPoint+0x1a4>)
 8008716:	701a      	strb	r2, [r3, #0]
                    FreeRTOS_debug_printf( ( "vDHCPProcessEndPoint: enter %d\n", EP_DHCPData.eDHCPState ) );
                }
            }

            switch( EP_DHCPData.eDHCPState )
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800871e:	2b07      	cmp	r3, #7
 8008720:	d865      	bhi.n	80087ee <vDHCPProcessEndPoint+0x146>
 8008722:	a201      	add	r2, pc, #4	@ (adr r2, 8008728 <vDHCPProcessEndPoint+0x80>)
 8008724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008728:	08008749 	.word	0x08008749
 800872c:	08008759 	.word	0x08008759
 8008730:	0800878b 	.word	0x0800878b
 8008734:	08008797 	.word	0x08008797
 8008738:	08008763 	.word	0x08008763
 800873c:	080087a1 	.word	0x080087a1
 8008740:	080087dd 	.word	0x080087dd
 8008744:	080087e5 	.word	0x080087e5
                    /* Initial state.  Create the DHCP socket, timer, etc. if they
                     * have not already been created. */

                    /* Initial state.  Create the DHCP socket, timer, etc. if they
                     * have not already been created. */
                    prvInitialiseDHCP( pxEndPoint );
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f000 f947 	bl	80089dc <prvInitialiseDHCP>
                    EP_DHCPData.eDHCPState = eWaitingSendFirstDiscover;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2201      	movs	r2, #1
 8008752:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                    break;
 8008756:	e04f      	b.n	80087f8 <vDHCPProcessEndPoint+0x150>

                case eWaitingSendFirstDiscover:
                    xGivingUp = xHandleWaitingFirstDiscover( pxEndPoint );
 8008758:	6878      	ldr	r0, [r7, #4]
 800875a:	f7ff ff3b 	bl	80085d4 <xHandleWaitingFirstDiscover>
 800875e:	6178      	str	r0, [r7, #20]
                    break;
 8008760:	e04a      	b.n	80087f8 <vDHCPProcessEndPoint+0x150>

                case eSendDHCPRequest:

                    if( prvSendDHCPRequest( pxEndPoint ) == pdPASS )
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	f000 fbf4 	bl	8008f50 <prvSendDHCPRequest>
 8008768:	4603      	mov	r3, r0
 800876a:	2b01      	cmp	r3, #1
 800876c:	d141      	bne.n	80087f2 <vDHCPProcessEndPoint+0x14a>
                    {
                        /* Send succeeded, go to state 'eWaitingAcknowledge'. */
                        EP_DHCPData.xDHCPTxTime = xTaskGetTickCount();
 800876e:	f00d febf 	bl	80164f0 <xTaskGetTickCount>
 8008772:	4602      	mov	r2, r0
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	671a      	str	r2, [r3, #112]	@ 0x70
                        EP_DHCPData.xDHCPTxPeriod = dhcpINITIAL_DHCP_TX_PERIOD;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800877e:	675a      	str	r2, [r3, #116]	@ 0x74
                        EP_DHCPData.eDHCPState = eWaitingAcknowledge;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2203      	movs	r2, #3
 8008784:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                        /* Either the creation of a message buffer failed, or sendto().
                         * Try again in the next cycle. */
                        FreeRTOS_debug_printf( ( "Send failed during eSendDHCPRequest.\n" ) );
                    }

                    break;
 8008788:	e033      	b.n	80087f2 <vDHCPProcessEndPoint+0x14a>

                case eWaitingOffer:
                    xGivingUp = xHandleWaitingOffer( pxEndPoint, xDoCheck );
 800878a:	68b9      	ldr	r1, [r7, #8]
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f7ff fe42 	bl	8008416 <xHandleWaitingOffer>
 8008792:	6178      	str	r0, [r7, #20]
                    break;
 8008794:	e030      	b.n	80087f8 <vDHCPProcessEndPoint+0x150>

                case eWaitingAcknowledge:
                    vHandleWaitingAcknowledge( pxEndPoint, xDoCheck );
 8008796:	68b9      	ldr	r1, [r7, #8]
 8008798:	6878      	ldr	r0, [r7, #4]
 800879a:	f7ff fea9 	bl	80084f0 <vHandleWaitingAcknowledge>
                    break;
 800879e:	e02b      	b.n	80087f8 <vDHCPProcessEndPoint+0x150>

                    #if ( ipconfigDHCP_FALL_BACK_AUTO_IP != 0 )
                        case eGetLinkLayerAddress:

                            if( ( xTaskGetTickCount() - EP_DHCPData.xDHCPTxTime ) > EP_DHCPData.xDHCPTxPeriod )
 80087a0:	f00d fea6 	bl	80164f0 <xTaskGetTickCount>
 80087a4:	4602      	mov	r2, r0
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087aa:	1ad2      	subs	r2, r2, r3
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d920      	bls.n	80087f6 <vDHCPProcessEndPoint+0x14e>
                            {
                                if( xARPHadIPClash == pdFALSE )
 80087b4:	4b26      	ldr	r3, [pc, #152]	@ (8008850 <vDHCPProcessEndPoint+0x1a8>)
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d107      	bne.n	80087cc <vDHCPProcessEndPoint+0x124>
                                    iptraceDHCP_SUCCEEDED( EP_DHCPData.ulOfferedIPAddress );

                                    /* Auto-IP succeeded, the default configured IP-address will
                                     * be used.  Now call vIPNetworkUpCalls() to send the
                                     * network-up event and start the ARP timer. */
                                    vIPNetworkUpCalls( pxEndPoint );
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f001 fdf1 	bl	800a3a4 <vIPNetworkUpCalls>

                                    EP_DHCPData.eDHCPState = eNotUsingLeasedAddress;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2207      	movs	r2, #7
 80087c6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                                    /* Setting an IP address manually so set to not using leased
                                     * address mode. */
                                    EP_DHCPData.eDHCPState = eGetLinkLayerAddress;
                                }
                            }
                            break;
 80087ca:	e014      	b.n	80087f6 <vDHCPProcessEndPoint+0x14e>
                                    prvPrepareLinkLayerIPLookUp( pxEndPoint );
 80087cc:	6878      	ldr	r0, [r7, #4]
 80087ce:	f000 fc9f 	bl	8009110 <prvPrepareLinkLayerIPLookUp>
                                    EP_DHCPData.eDHCPState = eGetLinkLayerAddress;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2205      	movs	r2, #5
 80087d6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                            break;
 80087da:	e00c      	b.n	80087f6 <vDHCPProcessEndPoint+0x14e>
                    #endif /* ipconfigDHCP_FALL_BACK_AUTO_IP */

                case eLeasedAddress:
                    prvHandleWaitingeLeasedAddress( pxEndPoint );
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	f7ff ff1e 	bl	800861e <prvHandleWaitingeLeasedAddress>
                    break;
 80087e2:	e009      	b.n	80087f8 <vDHCPProcessEndPoint+0x150>

                case eNotUsingLeasedAddress:

                    vIPSetDHCP_RATimerEnableState( pxEndPoint, pdFALSE );
 80087e4:	2100      	movs	r1, #0
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f002 fd2c 	bl	800b244 <vIPSetDHCP_RATimerEnableState>
                    break;
 80087ec:	e004      	b.n	80087f8 <vDHCPProcessEndPoint+0x150>

                default:
                    /* Lint: all options are included. */
                    break;
 80087ee:	bf00      	nop
 80087f0:	e002      	b.n	80087f8 <vDHCPProcessEndPoint+0x150>
                    break;
 80087f2:	bf00      	nop
 80087f4:	e000      	b.n	80087f8 <vDHCPProcessEndPoint+0x150>
                            break;
 80087f6:	bf00      	nop
            }

            {
                static eDHCPState_t eLastState = eNotUsingLeasedAddress;

                if( eLastState != EP_DHCPData.eDHCPState )
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 80087fe:	4b15      	ldr	r3, [pc, #84]	@ (8008854 <vDHCPProcessEndPoint+0x1ac>)
 8008800:	781b      	ldrb	r3, [r3, #0]
 8008802:	429a      	cmp	r2, r3
 8008804:	d004      	beq.n	8008810 <vDHCPProcessEndPoint+0x168>
                {
                    eLastState = EP_DHCPData.eDHCPState;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 800880c:	4b11      	ldr	r3, [pc, #68]	@ (8008854 <vDHCPProcessEndPoint+0x1ac>)
 800880e:	701a      	strb	r2, [r3, #0]
                    FreeRTOS_debug_printf( ( "vDHCPProcessEndPoint: exit %d\n", EP_DHCPData.eDHCPState ) );
                }
            }

            if( xGivingUp != pdFALSE )
 8008810:	697b      	ldr	r3, [r7, #20]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d016      	beq.n	8008844 <vDHCPProcessEndPoint+0x19c>
                /* xGivingUp became true either because of a time-out, or because
                 * xApplicationDHCPHook() returned another value than 'eDHCPContinue',
                 * meaning that the conversion is cancelled from here. */

                /* Revert to static IP address. */
                taskENTER_CRITICAL();
 8008816:	f00f fb39 	bl	8017e8c <vPortEnterCritical>
                {
                    EP_IPv4_SETTINGS.ulIPAddress = pxEndPoint->ipv4_defaults.ulIPAddress;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	69da      	ldr	r2, [r3, #28]
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	601a      	str	r2, [r3, #0]
                    iptraceDHCP_REQUESTS_FAILED_USING_DEFAULT_IP_ADDRESS( pxEndPoint->ipv4_defaults.ulIPAddress );
                }
                taskEXIT_CRITICAL();
 8008822:	f00f fb69 	bl	8017ef8 <vPortExitCritical>

                EP_DHCPData.eDHCPState = eNotUsingLeasedAddress;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2207      	movs	r2, #7
 800882a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                vIPSetDHCP_RATimerEnableState( pxEndPoint, pdFALSE );
 800882e:	2100      	movs	r1, #0
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	f002 fd07 	bl	800b244 <vIPSetDHCP_RATimerEnableState>

                /* DHCP failed, the default configured IP-address will be used. Now
                 * call vIPNetworkUpCalls() to send the network-up event and start the ARP
                 * timer. */
                vIPNetworkUpCalls( pxEndPoint );
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f001 fdb4 	bl	800a3a4 <vIPNetworkUpCalls>

                /* Close socket to ensure packets don't queue on it. */
                prvCloseDHCPSocket( pxEndPoint );
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f000 f80b 	bl	8008858 <prvCloseDHCPSocket>
            }
        }
    }
 8008842:	e7ff      	b.n	8008844 <vDHCPProcessEndPoint+0x19c>
 8008844:	bf00      	nop
 8008846:	3718      	adds	r7, #24
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}
 800884c:	20000010 	.word	0x20000010
 8008850:	20000fc4 	.word	0x20000fc4
 8008854:	20000011 	.word	0x20000011

08008858 <prvCloseDHCPSocket>:
 * @brief Close the DHCP socket, but only when there are no other end-points
 *        using it.
 * @param[in] pxEndPoint The end-point that stops using the socket.
 */
    static void prvCloseDHCPSocket( NetworkEndPoint_t * pxEndPoint )
    {
 8008858:	b580      	push	{r7, lr}
 800885a:	b082      	sub	sp, #8
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
        if( ( EP_DHCPData.xDHCPSocket == NULL ) || ( EP_DHCPData.xDHCPSocket != xDHCPv4Socket ) )
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008866:	2b00      	cmp	r3, #0
 8008868:	d01f      	beq.n	80088aa <prvCloseDHCPSocket+0x52>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8008870:	4b10      	ldr	r3, [pc, #64]	@ (80088b4 <prvCloseDHCPSocket+0x5c>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	429a      	cmp	r2, r3
 8008876:	d118      	bne.n	80088aa <prvCloseDHCPSocket+0x52>
        {
            /* the socket can not be closed. */
        }
        else if( xDHCPSocketUserCount > 0 )
 8008878:	4b0f      	ldr	r3, [pc, #60]	@ (80088b8 <prvCloseDHCPSocket+0x60>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	2b00      	cmp	r3, #0
 800887e:	dd14      	ble.n	80088aa <prvCloseDHCPSocket+0x52>
        {
            xDHCPSocketUserCount--;
 8008880:	4b0d      	ldr	r3, [pc, #52]	@ (80088b8 <prvCloseDHCPSocket+0x60>)
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	3b01      	subs	r3, #1
 8008886:	4a0c      	ldr	r2, [pc, #48]	@ (80088b8 <prvCloseDHCPSocket+0x60>)
 8008888:	6013      	str	r3, [r2, #0]

            if( xDHCPSocketUserCount == 0 )
 800888a:	4b0b      	ldr	r3, [pc, #44]	@ (80088b8 <prvCloseDHCPSocket+0x60>)
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d107      	bne.n	80088a2 <prvCloseDHCPSocket+0x4a>
            {
                /* This modules runs from the IP-task. Use the internal
                 * function 'vSocketClose()` to close the socket. */
                ( void ) vSocketClose( xDHCPv4Socket );
 8008892:	4b08      	ldr	r3, [pc, #32]	@ (80088b4 <prvCloseDHCPSocket+0x5c>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	4618      	mov	r0, r3
 8008898:	f004 fa62 	bl	800cd60 <vSocketClose>
                xDHCPv4Socket = NULL;
 800889c:	4b05      	ldr	r3, [pc, #20]	@ (80088b4 <prvCloseDHCPSocket+0x5c>)
 800889e:	2200      	movs	r2, #0
 80088a0:	601a      	str	r2, [r3, #0]
            }

            EP_DHCPData.xDHCPSocket = NULL;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2200      	movs	r2, #0
 80088a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        FreeRTOS_printf( ( "prvCloseDHCPSocket[%02x-%02x]: %s, user count %d\n",
                           pxEndPoint->xMACAddress.ucBytes[ 4 ],
                           pxEndPoint->xMACAddress.ucBytes[ 5 ],
                           ( xDHCPv4Socket != NULL ) ? "open" : "closed",
                           ( int ) xDHCPSocketUserCount ) );
    }
 80088aa:	bf00      	nop
 80088ac:	3708      	adds	r7, #8
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	20000fe0 	.word	0x20000fe0
 80088b8:	20000fe4 	.word	0x20000fe4

080088bc <prvCreateDHCPSocket>:
/**
 * @brief Create a DHCP socket with the defined timeouts. The same socket
 *        will be shared among all end-points that need DHCP.
 */
    _static void prvCreateDHCPSocket( NetworkEndPoint_t * pxEndPoint )
    {
 80088bc:	b580      	push	{r7, lr}
 80088be:	b08e      	sub	sp, #56	@ 0x38
 80088c0:	af02      	add	r7, sp, #8
 80088c2:	6078      	str	r0, [r7, #4]
        struct freertos_sockaddr xAddress;
        BaseType_t xReturn;
        TickType_t xTimeoutTime = ( TickType_t ) 0;
 80088c4:	2300      	movs	r3, #0
 80088c6:	60fb      	str	r3, [r7, #12]

        if( ( xDHCPv4Socket != NULL ) && ( EP_DHCPData.xDHCPSocket == xDHCPv4Socket ) )
 80088c8:	4b42      	ldr	r3, [pc, #264]	@ (80089d4 <prvCreateDHCPSocket+0x118>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d006      	beq.n	80088de <prvCreateDHCPSocket+0x22>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80088d6:	4b3f      	ldr	r3, [pc, #252]	@ (80089d4 <prvCreateDHCPSocket+0x118>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	429a      	cmp	r2, r3
 80088dc:	d075      	beq.n	80089ca <prvCreateDHCPSocket+0x10e>
        {
            /* the socket is still valid. */
        }
        else if( xDHCPv4Socket == NULL ) /* Create the socket, if it has not already been created. */
 80088de:	4b3d      	ldr	r3, [pc, #244]	@ (80089d4 <prvCreateDHCPSocket+0x118>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d166      	bne.n	80089b4 <prvCreateDHCPSocket+0xf8>
        {
            xDHCPv4Socket = FreeRTOS_socket( FREERTOS_AF_INET, FREERTOS_SOCK_DGRAM, FREERTOS_IPPROTO_UDP );
 80088e6:	2211      	movs	r2, #17
 80088e8:	2102      	movs	r1, #2
 80088ea:	2002      	movs	r0, #2
 80088ec:	f003 fe34 	bl	800c558 <FreeRTOS_socket>
 80088f0:	4603      	mov	r3, r0
 80088f2:	4a38      	ldr	r2, [pc, #224]	@ (80089d4 <prvCreateDHCPSocket+0x118>)
 80088f4:	6013      	str	r3, [r2, #0]
            configASSERT( xSocketValid( xDHCPv4Socket ) == pdTRUE );
 80088f6:	4b37      	ldr	r3, [pc, #220]	@ (80089d4 <prvCreateDHCPSocket+0x118>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	4618      	mov	r0, r3
 80088fc:	f005 fa98 	bl	800de30 <xSocketValid>
 8008900:	4603      	mov	r3, r0
 8008902:	2b01      	cmp	r3, #1
 8008904:	d00d      	beq.n	8008922 <prvCreateDHCPSocket+0x66>
	__asm volatile
 8008906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800890a:	b672      	cpsid	i
 800890c:	f383 8811 	msr	BASEPRI, r3
 8008910:	f3bf 8f6f 	isb	sy
 8008914:	f3bf 8f4f 	dsb	sy
 8008918:	b662      	cpsie	i
 800891a:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800891c:	bf00      	nop
 800891e:	bf00      	nop
 8008920:	e7fd      	b.n	800891e <prvCreateDHCPSocket+0x62>

            /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
            /* coverity[misra_c_2012_rule_11_4_violation] */
            if( xSocketValid( xDHCPv4Socket ) == pdTRUE )
 8008922:	4b2c      	ldr	r3, [pc, #176]	@ (80089d4 <prvCreateDHCPSocket+0x118>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4618      	mov	r0, r3
 8008928:	f005 fa82 	bl	800de30 <xSocketValid>
 800892c:	4603      	mov	r3, r0
 800892e:	2b01      	cmp	r3, #1
 8008930:	d138      	bne.n	80089a4 <prvCreateDHCPSocket+0xe8>
            {
                /* Ensure the Rx and Tx timeouts are zero as the DHCP executes in the
                 * context of the IP task. */
                ( void ) FreeRTOS_setsockopt( xDHCPv4Socket, 0, FREERTOS_SO_RCVTIMEO, &( xTimeoutTime ), sizeof( TickType_t ) );
 8008932:	4b28      	ldr	r3, [pc, #160]	@ (80089d4 <prvCreateDHCPSocket+0x118>)
 8008934:	6818      	ldr	r0, [r3, #0]
 8008936:	f107 030c 	add.w	r3, r7, #12
 800893a:	2204      	movs	r2, #4
 800893c:	9200      	str	r2, [sp, #0]
 800893e:	2200      	movs	r2, #0
 8008940:	2100      	movs	r1, #0
 8008942:	f004 fce5 	bl	800d310 <FreeRTOS_setsockopt>
                ( void ) FreeRTOS_setsockopt( xDHCPv4Socket, 0, FREERTOS_SO_SNDTIMEO, &( xTimeoutTime ), sizeof( TickType_t ) );
 8008946:	4b23      	ldr	r3, [pc, #140]	@ (80089d4 <prvCreateDHCPSocket+0x118>)
 8008948:	6818      	ldr	r0, [r3, #0]
 800894a:	f107 030c 	add.w	r3, r7, #12
 800894e:	2204      	movs	r2, #4
 8008950:	9200      	str	r2, [sp, #0]
 8008952:	2201      	movs	r2, #1
 8008954:	2100      	movs	r1, #0
 8008956:	f004 fcdb 	bl	800d310 <FreeRTOS_setsockopt>

                ( void ) memset( &xAddress, 0, sizeof( xAddress ) );
 800895a:	f107 0310 	add.w	r3, r7, #16
 800895e:	2218      	movs	r2, #24
 8008960:	2100      	movs	r1, #0
 8008962:	4618      	mov	r0, r3
 8008964:	f010 f85e 	bl	8018a24 <memset>
                xAddress.sin_family = FREERTOS_AF_INET4;
 8008968:	2302      	movs	r3, #2
 800896a:	747b      	strb	r3, [r7, #17]
                xAddress.sin_len = ( uint8_t ) sizeof( xAddress );
 800896c:	2318      	movs	r3, #24
 800896e:	743b      	strb	r3, [r7, #16]
                /* Bind to the standard DHCP client port. */
                xAddress.sin_port = ( uint16_t ) dhcpCLIENT_PORT_IPv4;
 8008970:	2344      	movs	r3, #68	@ 0x44
 8008972:	827b      	strh	r3, [r7, #18]
                xReturn = vSocketBind( xDHCPv4Socket, &xAddress, sizeof( xAddress ), pdFALSE );
 8008974:	4b17      	ldr	r3, [pc, #92]	@ (80089d4 <prvCreateDHCPSocket+0x118>)
 8008976:	6818      	ldr	r0, [r3, #0]
 8008978:	f107 0110 	add.w	r1, r7, #16
 800897c:	2300      	movs	r3, #0
 800897e:	2218      	movs	r2, #24
 8008980:	f004 f974 	bl	800cc6c <vSocketBind>
 8008984:	62f8      	str	r0, [r7, #44]	@ 0x2c
                xDHCPSocketUserCount = 1;
 8008986:	4b14      	ldr	r3, [pc, #80]	@ (80089d8 <prvCreateDHCPSocket+0x11c>)
 8008988:	2201      	movs	r2, #1
 800898a:	601a      	str	r2, [r3, #0]
                EP_DHCPData.xDHCPSocket = xDHCPv4Socket;
 800898c:	4b11      	ldr	r3, [pc, #68]	@ (80089d4 <prvCreateDHCPSocket+0x118>)
 800898e:	681a      	ldr	r2, [r3, #0]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                FreeRTOS_printf( ( "DHCP-socket[%02x-%02x]: DHCP Socket Create\n",
                                   pxEndPoint->xMACAddress.ucBytes[ 4 ],
                                   pxEndPoint->xMACAddress.ucBytes[ 5 ] ) );

                if( xReturn != 0 )
 8008996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008998:	2b00      	cmp	r3, #0
 800899a:	d016      	beq.n	80089ca <prvCreateDHCPSocket+0x10e>
                {
                    /* Binding failed, close the socket again. */
                    prvCloseDHCPSocket( pxEndPoint );
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f7ff ff5b 	bl	8008858 <prvCloseDHCPSocket>
        FreeRTOS_printf( ( "prvCreateDHCPSocket[%02x-%02x]: %s, user count %d\n",
                           pxEndPoint->xMACAddress.ucBytes[ 4 ],
                           pxEndPoint->xMACAddress.ucBytes[ 5 ],
                           ( xDHCPv4Socket != NULL ) ? "open" : "closed",
                           ( int ) xDHCPSocketUserCount ) );
    }
 80089a2:	e012      	b.n	80089ca <prvCreateDHCPSocket+0x10e>
                xDHCPv4Socket = NULL;
 80089a4:	4b0b      	ldr	r3, [pc, #44]	@ (80089d4 <prvCreateDHCPSocket+0x118>)
 80089a6:	2200      	movs	r2, #0
 80089a8:	601a      	str	r2, [r3, #0]
                EP_DHCPData.xDHCPSocket = NULL;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2200      	movs	r2, #0
 80089ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
 80089b2:	e00a      	b.n	80089ca <prvCreateDHCPSocket+0x10e>
            xDHCPSocketUserCount++;
 80089b4:	4b08      	ldr	r3, [pc, #32]	@ (80089d8 <prvCreateDHCPSocket+0x11c>)
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	3301      	adds	r3, #1
 80089ba:	4a07      	ldr	r2, [pc, #28]	@ (80089d8 <prvCreateDHCPSocket+0x11c>)
 80089bc:	6013      	str	r3, [r2, #0]
            EP_DHCPData.xDHCPSocket = xDHCPv4Socket;
 80089be:	4b05      	ldr	r3, [pc, #20]	@ (80089d4 <prvCreateDHCPSocket+0x118>)
 80089c0:	681a      	ldr	r2, [r3, #0]
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
 80089c8:	e7ff      	b.n	80089ca <prvCreateDHCPSocket+0x10e>
 80089ca:	bf00      	nop
 80089cc:	3730      	adds	r7, #48	@ 0x30
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bd80      	pop	{r7, pc}
 80089d2:	bf00      	nop
 80089d4:	20000fe0 	.word	0x20000fe0
 80089d8:	20000fe4 	.word	0x20000fe4

080089dc <prvInitialiseDHCP>:
 *        begin the transaction.
 *
 * @param[in] pxEndPoint The end-point that needs DHCP.
 */
    static void prvInitialiseDHCP( NetworkEndPoint_t * pxEndPoint )
    {
 80089dc:	b580      	push	{r7, lr}
 80089de:	b082      	sub	sp, #8
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
        /* Initialise the parameters that will be set by the DHCP process. Per
         * https://www.ietf.org/rfc/rfc2131.txt Transaction ID should be a random
         * value chosen by the client. */

        /* Check for random number generator API failure. */
        if( xApplicationGetRandomNumber( &( EP_DHCPData.ulTransactionId ) ) != pdFALSE )
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	335c      	adds	r3, #92	@ 0x5c
 80089e8:	4618      	mov	r0, r3
 80089ea:	f7ff fbf7 	bl	80081dc <xApplicationGetRandomNumber>
 80089ee:	4603      	mov	r3, r0
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d013      	beq.n	8008a1c <prvInitialiseDHCP+0x40>
        {
            EP_DHCPData.xUseBroadcast = 0;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2200      	movs	r2, #0
 80089f8:	679a      	str	r2, [r3, #120]	@ 0x78
            EP_DHCPData.ulOfferedIPAddress = 0U;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2200      	movs	r2, #0
 80089fe:	661a      	str	r2, [r3, #96]	@ 0x60
            EP_DHCPData.ulDHCPServerAddress = 0U;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2200      	movs	r2, #0
 8008a04:	669a      	str	r2, [r3, #104]	@ 0x68
            EP_DHCPData.xDHCPTxPeriod = dhcpINITIAL_DHCP_TX_PERIOD;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008a0c:	675a      	str	r2, [r3, #116]	@ 0x74

            /* Create the DHCP socket if it has not already been created. */
            prvCreateDHCPSocket( pxEndPoint );
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f7ff ff54 	bl	80088bc <prvCreateDHCPSocket>
            FreeRTOS_debug_printf( ( "prvInitialiseDHCP: start after %lu ticks\n", ( unsigned long ) dhcpINITIAL_TIMER_PERIOD ) );
            vDHCP_RATimerReload( pxEndPoint, dhcpINITIAL_TIMER_PERIOD );
 8008a14:	21fa      	movs	r1, #250	@ 0xfa
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f002 fb66 	bl	800b0e8 <vDHCP_RATimerReload>
        }
        else
        {
            FreeRTOS_debug_printf( ( "prvInitialiseDHCP: failed to generate a random Transaction ID\n" ) );
        }
    }
 8008a1c:	bf00      	nop
 8008a1e:	3708      	adds	r7, #8
 8008a20:	46bd      	mov	sp, r7
 8008a22:	bd80      	pop	{r7, pc}

08008a24 <vProcessHandleOption>:
 *                                  dhcpIPv4_MESSAGE_TYPE_OPTION_CODE option.
 */
    static void vProcessHandleOption( NetworkEndPoint_t * pxEndPoint,
                                      ProcessSet_t * pxSet,
                                      BaseType_t xExpectedMessageType )
    {
 8008a24:	b480      	push	{r7}
 8008a26:	b08b      	sub	sp, #44	@ 0x2c
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	60f8      	str	r0, [r7, #12]
 8008a2c:	60b9      	str	r1, [r7, #8]
 8008a2e:	607a      	str	r2, [r7, #4]
        /* Option-specific handling. */

        switch( pxSet->ucOptionCode )
 8008a30:	68bb      	ldr	r3, [r7, #8]
 8008a32:	781b      	ldrb	r3, [r3, #0]
 8008a34:	2b36      	cmp	r3, #54	@ 0x36
 8008a36:	f000 80a6 	beq.w	8008b86 <vProcessHandleOption+0x162>
 8008a3a:	2b36      	cmp	r3, #54	@ 0x36
 8008a3c:	f300 80d6 	bgt.w	8008bec <vProcessHandleOption+0x1c8>
 8008a40:	2b35      	cmp	r3, #53	@ 0x35
 8008a42:	d012      	beq.n	8008a6a <vProcessHandleOption+0x46>
 8008a44:	2b35      	cmp	r3, #53	@ 0x35
 8008a46:	f300 80d1 	bgt.w	8008bec <vProcessHandleOption+0x1c8>
 8008a4a:	2b33      	cmp	r3, #51	@ 0x33
 8008a4c:	f000 80b8 	beq.w	8008bc0 <vProcessHandleOption+0x19c>
 8008a50:	2b33      	cmp	r3, #51	@ 0x33
 8008a52:	f300 80cb 	bgt.w	8008bec <vProcessHandleOption+0x1c8>
 8008a56:	2b06      	cmp	r3, #6
 8008a58:	d042      	beq.n	8008ae0 <vProcessHandleOption+0xbc>
 8008a5a:	2b06      	cmp	r3, #6
 8008a5c:	f300 80c6 	bgt.w	8008bec <vProcessHandleOption+0x1c8>
 8008a60:	2b01      	cmp	r3, #1
 8008a62:	d029      	beq.n	8008ab8 <vProcessHandleOption+0x94>
 8008a64:	2b03      	cmp	r3, #3
 8008a66:	d031      	beq.n	8008acc <vProcessHandleOption+0xa8>

            default:

                /* Not interested in this field. */

                break;
 8008a68:	e0c0      	b.n	8008bec <vProcessHandleOption+0x1c8>
                if( pxSet->pucByte[ pxSet->uxIndex ] == ( uint8_t ) xExpectedMessageType )
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	699a      	ldr	r2, [r3, #24]
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	685b      	ldr	r3, [r3, #4]
 8008a72:	4413      	add	r3, r2
 8008a74:	781a      	ldrb	r2, [r3, #0]
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	b2db      	uxtb	r3, r3
 8008a7a:	429a      	cmp	r2, r3
 8008a7c:	d105      	bne.n	8008a8a <vProcessHandleOption+0x66>
                    pxSet->ulProcessed++;
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	695b      	ldr	r3, [r3, #20]
 8008a82:	1c5a      	adds	r2, r3, #1
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	615a      	str	r2, [r3, #20]
                break;
 8008a88:	e0bb      	b.n	8008c02 <vProcessHandleOption+0x1de>
                    if( pxSet->pucByte[ pxSet->uxIndex ] == ( uint8_t ) dhcpMESSAGE_TYPE_NACK )
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	699a      	ldr	r2, [r3, #24]
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	4413      	add	r3, r2
 8008a94:	781b      	ldrb	r3, [r3, #0]
 8008a96:	2b06      	cmp	r3, #6
 8008a98:	d10a      	bne.n	8008ab0 <vProcessHandleOption+0x8c>
                        if( xExpectedMessageType == ( BaseType_t ) dhcpMESSAGE_TYPE_ACK )
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2b05      	cmp	r3, #5
 8008a9e:	d107      	bne.n	8008ab0 <vProcessHandleOption+0x8c>
                            EP_DHCPData.eDHCPState = eInitialWait;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                            EP_DHCPData.eExpectedState = eInitialWait;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	2200      	movs	r2, #0
 8008aac:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
                    pxSet->uxLength = 0;
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	60da      	str	r2, [r3, #12]
                break;
 8008ab6:	e0a4      	b.n	8008c02 <vProcessHandleOption+0x1de>
                if( pxSet->uxLength == sizeof( uint32_t ) )
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	68db      	ldr	r3, [r3, #12]
 8008abc:	2b04      	cmp	r3, #4
 8008abe:	f040 8097 	bne.w	8008bf0 <vProcessHandleOption+0x1cc>
                    EP_IPv4_SETTINGS.ulNetMask = pxSet->ulParameter;
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	691a      	ldr	r2, [r3, #16]
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	605a      	str	r2, [r3, #4]
                break;
 8008aca:	e091      	b.n	8008bf0 <vProcessHandleOption+0x1cc>
                if( pxSet->uxLength >= sizeof( uint32_t ) )
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	68db      	ldr	r3, [r3, #12]
 8008ad0:	2b03      	cmp	r3, #3
 8008ad2:	f240 808f 	bls.w	8008bf4 <vProcessHandleOption+0x1d0>
                    EP_IPv4_SETTINGS.ulGatewayAddress = pxSet->ulParameter;
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	691a      	ldr	r2, [r3, #16]
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	609a      	str	r2, [r3, #8]
                break;
 8008ade:	e089      	b.n	8008bf4 <vProcessHandleOption+0x1d0>
                if( pxSet->uxLength >= sizeof( uint32_t ) )
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	68db      	ldr	r3, [r3, #12]
 8008ae4:	2b03      	cmp	r3, #3
 8008ae6:	f240 8087 	bls.w	8008bf8 <vProcessHandleOption+0x1d4>
                    size_t uxTargetIndex = 0;
 8008aea:	2300      	movs	r3, #0
 8008aec:	623b      	str	r3, [r7, #32]
                    size_t uxDNSCount = pxSet->uxLength / sizeof( uint32_t );
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	68db      	ldr	r3, [r3, #12]
 8008af2:	089b      	lsrs	r3, r3, #2
 8008af4:	61fb      	str	r3, [r7, #28]
                    size_t uxByteIndex = pxSet->uxIndex;
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	685b      	ldr	r3, [r3, #4]
 8008afa:	61bb      	str	r3, [r7, #24]
                    void * pvCopyDest = &( pxSet->ulParameter );
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	3310      	adds	r3, #16
 8008b00:	617b      	str	r3, [r7, #20]
                    if( uxDNSCount > ipconfigENDPOINT_DNS_ADDRESS_COUNT )
 8008b02:	69fb      	ldr	r3, [r7, #28]
 8008b04:	2b02      	cmp	r3, #2
 8008b06:	d901      	bls.n	8008b0c <vProcessHandleOption+0xe8>
                        uxDNSCount = ipconfigENDPOINT_DNS_ADDRESS_COUNT;
 8008b08:	2302      	movs	r3, #2
 8008b0a:	61fb      	str	r3, [r7, #28]
                    for( uxSourceIndex = 0U; uxSourceIndex < uxDNSCount; uxSourceIndex++ )
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b10:	e023      	b.n	8008b5a <vProcessHandleOption+0x136>
                        const void * pvCopySource = &( pxSet->pucByte[ uxByteIndex ] );
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	699a      	ldr	r2, [r3, #24]
 8008b16:	69bb      	ldr	r3, [r7, #24]
 8008b18:	4413      	add	r3, r2
 8008b1a:	613b      	str	r3, [r7, #16]
                        ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( pxSet->ulParameter ) );
 8008b1c:	693b      	ldr	r3, [r7, #16]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	461a      	mov	r2, r3
 8008b22:	697b      	ldr	r3, [r7, #20]
 8008b24:	601a      	str	r2, [r3, #0]
                        if( ( pxSet->ulParameter != FREERTOS_INADDR_ANY ) && ( pxSet->ulParameter != FREERTOS_INADDR_BROADCAST ) )
 8008b26:	68bb      	ldr	r3, [r7, #8]
 8008b28:	691b      	ldr	r3, [r3, #16]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d00f      	beq.n	8008b4e <vProcessHandleOption+0x12a>
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	691b      	ldr	r3, [r3, #16]
 8008b32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b36:	d00a      	beq.n	8008b4e <vProcessHandleOption+0x12a>
                            EP_IPv4_SETTINGS.ulDNSServerAddresses[ uxTargetIndex ] = pxSet->ulParameter;
 8008b38:	68bb      	ldr	r3, [r7, #8]
 8008b3a:	691a      	ldr	r2, [r3, #16]
 8008b3c:	68f9      	ldr	r1, [r7, #12]
 8008b3e:	6a3b      	ldr	r3, [r7, #32]
 8008b40:	3302      	adds	r3, #2
 8008b42:	009b      	lsls	r3, r3, #2
 8008b44:	440b      	add	r3, r1
 8008b46:	605a      	str	r2, [r3, #4]
                            uxTargetIndex++;
 8008b48:	6a3b      	ldr	r3, [r7, #32]
 8008b4a:	3301      	adds	r3, #1
 8008b4c:	623b      	str	r3, [r7, #32]
                        uxByteIndex += sizeof( uint32_t );
 8008b4e:	69bb      	ldr	r3, [r7, #24]
 8008b50:	3304      	adds	r3, #4
 8008b52:	61bb      	str	r3, [r7, #24]
                    for( uxSourceIndex = 0U; uxSourceIndex < uxDNSCount; uxSourceIndex++ )
 8008b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b56:	3301      	adds	r3, #1
 8008b58:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b5c:	69fb      	ldr	r3, [r7, #28]
 8008b5e:	429a      	cmp	r2, r3
 8008b60:	d3d7      	bcc.n	8008b12 <vProcessHandleOption+0xee>
                    while( uxTargetIndex < ipconfigENDPOINT_DNS_ADDRESS_COUNT )
 8008b62:	e009      	b.n	8008b78 <vProcessHandleOption+0x154>
                        EP_IPv4_SETTINGS.ulDNSServerAddresses[ uxTargetIndex ] = 0U;
 8008b64:	68fa      	ldr	r2, [r7, #12]
 8008b66:	6a3b      	ldr	r3, [r7, #32]
 8008b68:	3302      	adds	r3, #2
 8008b6a:	009b      	lsls	r3, r3, #2
 8008b6c:	4413      	add	r3, r2
 8008b6e:	2200      	movs	r2, #0
 8008b70:	605a      	str	r2, [r3, #4]
                        uxTargetIndex++;
 8008b72:	6a3b      	ldr	r3, [r7, #32]
 8008b74:	3301      	adds	r3, #1
 8008b76:	623b      	str	r3, [r7, #32]
                    while( uxTargetIndex < ipconfigENDPOINT_DNS_ADDRESS_COUNT )
 8008b78:	6a3b      	ldr	r3, [r7, #32]
 8008b7a:	2b01      	cmp	r3, #1
 8008b7c:	d9f2      	bls.n	8008b64 <vProcessHandleOption+0x140>
                    EP_IPv4_SETTINGS.ucDNSIndex = 0U;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2200      	movs	r2, #0
 8008b82:	761a      	strb	r2, [r3, #24]
                break;
 8008b84:	e038      	b.n	8008bf8 <vProcessHandleOption+0x1d4>
                if( pxSet->uxLength == sizeof( uint32_t ) )
 8008b86:	68bb      	ldr	r3, [r7, #8]
 8008b88:	68db      	ldr	r3, [r3, #12]
 8008b8a:	2b04      	cmp	r3, #4
 8008b8c:	d136      	bne.n	8008bfc <vProcessHandleOption+0x1d8>
                    if( xExpectedMessageType == ( BaseType_t ) dhcpMESSAGE_TYPE_OFFER )
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2b02      	cmp	r3, #2
 8008b92:	d109      	bne.n	8008ba8 <vProcessHandleOption+0x184>
                        pxSet->ulProcessed++;
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	695b      	ldr	r3, [r3, #20]
 8008b98:	1c5a      	adds	r2, r3, #1
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	615a      	str	r2, [r3, #20]
                        EP_DHCPData.ulDHCPServerAddress = pxSet->ulParameter;
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	691a      	ldr	r2, [r3, #16]
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	669a      	str	r2, [r3, #104]	@ 0x68
                break;
 8008ba6:	e029      	b.n	8008bfc <vProcessHandleOption+0x1d8>
                        if( EP_DHCPData.ulDHCPServerAddress == pxSet->ulParameter )
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	691b      	ldr	r3, [r3, #16]
 8008bb0:	429a      	cmp	r2, r3
 8008bb2:	d123      	bne.n	8008bfc <vProcessHandleOption+0x1d8>
                            pxSet->ulProcessed++;
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	695b      	ldr	r3, [r3, #20]
 8008bb8:	1c5a      	adds	r2, r3, #1
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	615a      	str	r2, [r3, #20]
                break;
 8008bbe:	e01d      	b.n	8008bfc <vProcessHandleOption+0x1d8>
                if( pxSet->uxLength == sizeof( EP_DHCPData.ulLeaseTime ) )
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	68db      	ldr	r3, [r3, #12]
 8008bc4:	2b04      	cmp	r3, #4
 8008bc6:	d11b      	bne.n	8008c00 <vProcessHandleOption+0x1dc>
                    EP_DHCPData.ulLeaseTime = FreeRTOS_ntohl( pxSet->ulParameter );
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	691a      	ldr	r2, [r3, #16]
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	66da      	str	r2, [r3, #108]	@ 0x6c
                    EP_DHCPData.ulLeaseTime >>= 1U;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bd4:	085a      	lsrs	r2, r3, #1
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	66da      	str	r2, [r3, #108]	@ 0x6c
                    EP_DHCPData.ulLeaseTime = ( uint32_t ) configTICK_RATE_HZ * ( uint32_t ) EP_DHCPData.ulLeaseTime;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bde:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008be2:	fb03 f202 	mul.w	r2, r3, r2
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	66da      	str	r2, [r3, #108]	@ 0x6c
                break;
 8008bea:	e009      	b.n	8008c00 <vProcessHandleOption+0x1dc>
                break;
 8008bec:	bf00      	nop
 8008bee:	e008      	b.n	8008c02 <vProcessHandleOption+0x1de>
                break;
 8008bf0:	bf00      	nop
 8008bf2:	e006      	b.n	8008c02 <vProcessHandleOption+0x1de>
                break;
 8008bf4:	bf00      	nop
 8008bf6:	e004      	b.n	8008c02 <vProcessHandleOption+0x1de>
                break;
 8008bf8:	bf00      	nop
 8008bfa:	e002      	b.n	8008c02 <vProcessHandleOption+0x1de>
                break;
 8008bfc:	bf00      	nop
 8008bfe:	e000      	b.n	8008c02 <vProcessHandleOption+0x1de>
                break;
 8008c00:	bf00      	nop
        }
    }
 8008c02:	bf00      	nop
 8008c04:	372c      	adds	r7, #44	@ 0x2c
 8008c06:	46bd      	mov	sp, r7
 8008c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0c:	4770      	bx	lr
	...

08008c10 <prvIsValidDHCPResponse>:
 * @param[in] pxDHCPMessage  The DHCP message.
 *
 * @return pdPASS if the DHCP response has correct parameters; pdFAIL otherwise.
 */
    static BaseType_t prvIsValidDHCPResponse( const DHCPMessage_IPv4_t * pxDHCPMessage )
    {
 8008c10:	b480      	push	{r7}
 8008c12:	b085      	sub	sp, #20
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdPASS;
 8008c18:	2301      	movs	r3, #1
 8008c1a:	60fb      	str	r3, [r7, #12]

        if( ( pxDHCPMessage->ulDHCPCookie != ( uint32_t ) dhcpCOOKIE ) ||
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8008c22:	4a12      	ldr	r2, [pc, #72]	@ (8008c6c <prvIsValidDHCPResponse+0x5c>)
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d117      	bne.n	8008c58 <prvIsValidDHCPResponse+0x48>
            ( pxDHCPMessage->ucOpcode != ( uint8_t ) dhcpREPLY_OPCODE ) ||
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	781b      	ldrb	r3, [r3, #0]
        if( ( pxDHCPMessage->ulDHCPCookie != ( uint32_t ) dhcpCOOKIE ) ||
 8008c2c:	2b02      	cmp	r3, #2
 8008c2e:	d113      	bne.n	8008c58 <prvIsValidDHCPResponse+0x48>
            ( pxDHCPMessage->ucAddressType != ( uint8_t ) dhcpADDRESS_TYPE_ETHERNET ) ||
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	785b      	ldrb	r3, [r3, #1]
            ( pxDHCPMessage->ucOpcode != ( uint8_t ) dhcpREPLY_OPCODE ) ||
 8008c34:	2b01      	cmp	r3, #1
 8008c36:	d10f      	bne.n	8008c58 <prvIsValidDHCPResponse+0x48>
            ( pxDHCPMessage->ucAddressLength != ( uint8_t ) dhcpETHERNET_ADDRESS_LENGTH ) ||
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	789b      	ldrb	r3, [r3, #2]
            ( pxDHCPMessage->ucAddressType != ( uint8_t ) dhcpADDRESS_TYPE_ETHERNET ) ||
 8008c3c:	2b06      	cmp	r3, #6
 8008c3e:	d10b      	bne.n	8008c58 <prvIsValidDHCPResponse+0x48>
            ( ( FreeRTOS_ntohl( pxDHCPMessage->ulYourIPAddress_yiaddr ) & 0xFFU ) == 0xFFU ) ||
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	691b      	ldr	r3, [r3, #16]
 8008c44:	b2db      	uxtb	r3, r3
            ( pxDHCPMessage->ucAddressLength != ( uint8_t ) dhcpETHERNET_ADDRESS_LENGTH ) ||
 8008c46:	2bff      	cmp	r3, #255	@ 0xff
 8008c48:	d006      	beq.n	8008c58 <prvIsValidDHCPResponse+0x48>
            ( ( ( pxDHCPMessage->ulYourIPAddress_yiaddr & 0x7FU ) ^ 0x7FU ) == 0x00U ) )
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	691b      	ldr	r3, [r3, #16]
 8008c4e:	43db      	mvns	r3, r3
 8008c50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
            ( ( FreeRTOS_ntohl( pxDHCPMessage->ulYourIPAddress_yiaddr ) & 0xFFU ) == 0xFFU ) ||
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d101      	bne.n	8008c5c <prvIsValidDHCPResponse+0x4c>
             * Unexpected opcode OR
             * Incorrect address type OR
             * Incorrect address length OR
             * The DHCP server is trying to assign a broadcast address to the device OR
             * The DHCP server is trying to assign a localhost address to the device. */
            xReturn = pdFAIL;
 8008c58:	2300      	movs	r3, #0
 8008c5a:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
    }
 8008c5e:	4618      	mov	r0, r3
 8008c60:	3714      	adds	r7, #20
 8008c62:	46bd      	mov	sp, r7
 8008c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c68:	4770      	bx	lr
 8008c6a:	bf00      	nop
 8008c6c:	63825363 	.word	0x63825363

08008c70 <xProcessCheckOption>:
 *
 * @return pdPASS: 1 when the option must be analysed, 0 when the option
 *                 must be skipped, and -1 when parsing must stop.
 */
    static BaseType_t xProcessCheckOption( ProcessSet_t * pxSet )
    {
 8008c70:	b480      	push	{r7}
 8008c72:	b087      	sub	sp, #28
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
        BaseType_t xResult = -1;
 8008c78:	f04f 33ff 	mov.w	r3, #4294967295
 8008c7c:	617b      	str	r3, [r7, #20]

        do
        {
            if( pxSet->ucOptionCode == ( uint8_t ) dhcpOPTION_END_BYTE )
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	781b      	ldrb	r3, [r3, #0]
 8008c82:	2bff      	cmp	r3, #255	@ 0xff
 8008c84:	d04a      	beq.n	8008d1c <xProcessCheckOption+0xac>
                /* Ready, the last byte has been seen.
                 * Return -1 so that the parsing will stop. */
                break;
            }

            if( pxSet->ucOptionCode == ( uint8_t ) dhcpIPv4_ZERO_PAD_OPTION_CODE )
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	781b      	ldrb	r3, [r3, #0]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d107      	bne.n	8008c9e <xProcessCheckOption+0x2e>
            {
                /* The value zero is used as a pad byte,
                 * it is not followed by a length byte. */
                pxSet->uxIndex++;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	685b      	ldr	r3, [r3, #4]
 8008c92:	1c5a      	adds	r2, r3, #1
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	605a      	str	r2, [r3, #4]
                /* Return zero to skip this option. */
                xResult = 0;
 8008c98:	2300      	movs	r3, #0
 8008c9a:	617b      	str	r3, [r7, #20]
                break;
 8008c9c:	e045      	b.n	8008d2a <xProcessCheckOption+0xba>
            }

            /* Stop if the response is malformed. */
            if( ( pxSet->uxIndex + 1U ) >= pxSet->uxPayloadDataLength )
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	685b      	ldr	r3, [r3, #4]
 8008ca2:	1c5a      	adds	r2, r3, #1
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	689b      	ldr	r3, [r3, #8]
 8008ca8:	429a      	cmp	r2, r3
 8008caa:	d239      	bcs.n	8008d20 <xProcessCheckOption+0xb0>
                /* The length byte is missing, stop parsing. */
                break;
            }

            /* Fetch the length byte. */
            pxSet->uxLength = ( size_t ) pxSet->pucByte[ pxSet->uxIndex + 1U ];
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	699a      	ldr	r2, [r3, #24]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	3301      	adds	r3, #1
 8008cb6:	4413      	add	r3, r2
 8008cb8:	781b      	ldrb	r3, [r3, #0]
 8008cba:	461a      	mov	r2, r3
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	60da      	str	r2, [r3, #12]
            pxSet->uxIndex = pxSet->uxIndex + 2U;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	685b      	ldr	r3, [r3, #4]
 8008cc4:	1c9a      	adds	r2, r3, #2
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	605a      	str	r2, [r3, #4]

            if( !( ( ( pxSet->uxIndex + pxSet->uxLength ) - 1U ) < pxSet->uxPayloadDataLength ) )
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	685a      	ldr	r2, [r3, #4]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	68db      	ldr	r3, [r3, #12]
 8008cd2:	4413      	add	r3, r2
 8008cd4:	1e5a      	subs	r2, r3, #1
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	689b      	ldr	r3, [r3, #8]
 8008cda:	429a      	cmp	r2, r3
 8008cdc:	d222      	bcs.n	8008d24 <xProcessCheckOption+0xb4>
                break;
            }

            /* In most cases, a 4-byte network-endian parameter follows,
             * just get it once here and use later. */
            if( pxSet->uxLength >= sizeof( pxSet->ulParameter ) )
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	68db      	ldr	r3, [r3, #12]
 8008ce2:	2b03      	cmp	r3, #3
 8008ce4:	d90e      	bls.n	8008d04 <xProcessCheckOption+0x94>
                /*
                 * Use helper variables for memcpy() to remain
                 * compliant with MISRA Rule 21.15.  These should be
                 * optimized away.
                 */
                const void * pvCopySource = &( pxSet->pucByte[ pxSet->uxIndex ] );
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	699a      	ldr	r2, [r3, #24]
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	4413      	add	r3, r2
 8008cf0:	613b      	str	r3, [r7, #16]
                void * pvCopyDest = &( pxSet->ulParameter );
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	3310      	adds	r3, #16
 8008cf6:	60fb      	str	r3, [r7, #12]
                ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( pxSet->ulParameter ) );
 8008cf8:	693b      	ldr	r3, [r7, #16]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	461a      	mov	r2, r3
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	601a      	str	r2, [r3, #0]
 8008d02:	e002      	b.n	8008d0a <xProcessCheckOption+0x9a>
                /* 'uxIndex' will be increased at the end of this loop. */
            }
            else
            {
                pxSet->ulParameter = 0;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2200      	movs	r2, #0
 8008d08:	611a      	str	r2, [r3, #16]
            }

            /* Confirm uxIndex is still a valid index after adjustments to uxIndex above */
            if( !( pxSet->uxIndex < pxSet->uxPayloadDataLength ) )
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	685a      	ldr	r2, [r3, #4]
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	689b      	ldr	r3, [r3, #8]
 8008d12:	429a      	cmp	r2, r3
 8008d14:	d208      	bcs.n	8008d28 <xProcessCheckOption+0xb8>
            {
                break;
            }

            /* Return 1 so that the option will be processed. */
            xResult = 1;
 8008d16:	2301      	movs	r3, #1
 8008d18:	617b      	str	r3, [r7, #20]
            /* Try to please CBMC with a break statement here. */
            break;
 8008d1a:	e006      	b.n	8008d2a <xProcessCheckOption+0xba>
                break;
 8008d1c:	bf00      	nop
 8008d1e:	e004      	b.n	8008d2a <xProcessCheckOption+0xba>
                break;
 8008d20:	bf00      	nop
 8008d22:	e002      	b.n	8008d2a <xProcessCheckOption+0xba>
                break;
 8008d24:	bf00      	nop
 8008d26:	e000      	b.n	8008d2a <xProcessCheckOption+0xba>
                break;
 8008d28:	bf00      	nop
        } while( ipFALSE_BOOL );

        return xResult;
 8008d2a:	697b      	ldr	r3, [r7, #20]
    }
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	371c      	adds	r7, #28
 8008d30:	46bd      	mov	sp, r7
 8008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d36:	4770      	bx	lr

08008d38 <prvProcessDHCPReplies>:
 *
 * @return pdPASS: if DHCP options are received correctly; pdFAIL: Otherwise.
 */
    static BaseType_t prvProcessDHCPReplies( BaseType_t xExpectedMessageType,
                                             NetworkEndPoint_t * pxEndPoint )
    {
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b092      	sub	sp, #72	@ 0x48
 8008d3c:	af02      	add	r7, sp, #8
 8008d3e:	6078      	str	r0, [r7, #4]
 8008d40:	6039      	str	r1, [r7, #0]
        uint8_t * pucUDPPayload;
        int32_t lBytes;
        const DHCPMessage_IPv4_t * pxDHCPMessage;
        BaseType_t xReturn = pdFALSE;
 8008d42:	2300      	movs	r3, #0
 8008d44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        const uint32_t ulMandatoryOptions = 2U; /* DHCP server address, and the correct DHCP message type must be present in the options. */
 8008d46:	2302      	movs	r3, #2
 8008d48:	63bb      	str	r3, [r7, #56]	@ 0x38
        ProcessSet_t xSet;

        ( void ) memset( &( xSet ), 0, sizeof( xSet ) );
 8008d4a:	f107 030c 	add.w	r3, r7, #12
 8008d4e:	221c      	movs	r2, #28
 8008d50:	2100      	movs	r1, #0
 8008d52:	4618      	mov	r0, r3
 8008d54:	f00f fe66 	bl	8018a24 <memset>

        /* Passing the address of a pointer (pucUDPPayload) because FREERTOS_ZERO_COPY is used. */
        lBytes = FreeRTOS_recvfrom( EP_DHCPData.xDHCPSocket, &pucUDPPayload, 0U, FREERTOS_ZERO_COPY, NULL, NULL );
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8008d5e:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8008d62:	2300      	movs	r3, #0
 8008d64:	9301      	str	r3, [sp, #4]
 8008d66:	2300      	movs	r3, #0
 8008d68:	9300      	str	r3, [sp, #0]
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	f003 fd20 	bl	800c7b2 <FreeRTOS_recvfrom>
 8008d72:	6378      	str	r0, [r7, #52]	@ 0x34

        if( lBytes > 0 )
 8008d74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	dd5e      	ble.n	8008e38 <prvProcessDHCPReplies+0x100>
            /* Map a DHCP structure onto the received data. */

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxDHCPMessage = ( ( DHCPMessage_IPv4_t * ) pucUDPPayload );
 8008d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d7c:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Sanity check. */
            if( lBytes < ( int32_t ) sizeof( DHCPMessage_IPv4_t ) )
 8008d7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d80:	2bef      	cmp	r3, #239	@ 0xef
 8008d82:	dd52      	ble.n	8008e2a <prvProcessDHCPReplies+0xf2>
            {
                /* Not enough bytes. */
            }
            else if( prvIsValidDHCPResponse( pxDHCPMessage ) == pdFAIL )
 8008d84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008d86:	f7ff ff43 	bl	8008c10 <prvIsValidDHCPResponse>
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d04c      	beq.n	8008e2a <prvProcessDHCPReplies+0xf2>
            {
                /* Invalid values in DHCP response. */
            }
            else if( ( pxDHCPMessage->ulTransactionID != FreeRTOS_htonl( EP_DHCPData.ulTransactionId ) ) )
 8008d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d92:	685a      	ldr	r2, [r3, #4]
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d98:	429a      	cmp	r2, r3
 8008d9a:	d146      	bne.n	8008e2a <prvProcessDHCPReplies+0xf2>
            {
                /* Transaction ID does not match. */
            }
            else /* Looks like a valid DHCP response, with the same transaction ID. */
            {
                if( memcmp( pxDHCPMessage->ucClientHardwareAddress,
 8008d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d9e:	f103 001c 	add.w	r0, r3, #28
                            pxEndPoint->xMACAddress.ucBytes,
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	3338      	adds	r3, #56	@ 0x38
                if( memcmp( pxDHCPMessage->ucClientHardwareAddress,
 8008da6:	2206      	movs	r2, #6
 8008da8:	4619      	mov	r1, r3
 8008daa:	f00f fe11 	bl	80189d0 <memcmp>
 8008dae:	4603      	mov	r3, r0
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d13a      	bne.n	8008e2a <prvProcessDHCPReplies+0xf2>
                    /* Target MAC address doesn't match. */
                }
                else
                {
                    /* None of the essential options have been processed yet. */
                    xSet.ulProcessed = 0U;
 8008db4:	2300      	movs	r3, #0
 8008db6:	623b      	str	r3, [r7, #32]

                    /* Walk through the options until the dhcpOPTION_END_BYTE byte
                     * is found, taking care not to walk off the end of the options. */
                    xSet.pucByte = &( pucUDPPayload[ sizeof( DHCPMessage_IPv4_t ) ] );
 8008db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dba:	33f0      	adds	r3, #240	@ 0xf0
 8008dbc:	627b      	str	r3, [r7, #36]	@ 0x24
                    xSet.uxIndex = 0;
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	613b      	str	r3, [r7, #16]
                    xSet.uxPayloadDataLength = ( ( size_t ) lBytes ) - sizeof( DHCPMessage_IPv4_t );
 8008dc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dc4:	3bf0      	subs	r3, #240	@ 0xf0
 8008dc6:	617b      	str	r3, [r7, #20]

                    while( xSet.uxIndex < xSet.uxPayloadDataLength )
 8008dc8:	e021      	b.n	8008e0e <prvProcessDHCPReplies+0xd6>
                    {
                        BaseType_t xResult;
                        xSet.ucOptionCode = xSet.pucByte[ xSet.uxIndex ];
 8008dca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	4413      	add	r3, r2
 8008dd0:	781b      	ldrb	r3, [r3, #0]
 8008dd2:	733b      	strb	r3, [r7, #12]

                        xResult = xProcessCheckOption( &( xSet ) );
 8008dd4:	f107 030c 	add.w	r3, r7, #12
 8008dd8:	4618      	mov	r0, r3
 8008dda:	f7ff ff49 	bl	8008c70 <xProcessCheckOption>
 8008dde:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        if( xResult > 0 )
 8008de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	dd06      	ble.n	8008df4 <prvProcessDHCPReplies+0xbc>
                        {
                            vProcessHandleOption( pxEndPoint, &( xSet ), xExpectedMessageType );
 8008de6:	f107 030c 	add.w	r3, r7, #12
 8008dea:	687a      	ldr	r2, [r7, #4]
 8008dec:	4619      	mov	r1, r3
 8008dee:	6838      	ldr	r0, [r7, #0]
 8008df0:	f7ff fe18 	bl	8008a24 <vProcessHandleOption>
                        }

                        if( xResult != 0 )
 8008df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d009      	beq.n	8008e0e <prvProcessDHCPReplies+0xd6>
                        {
                            if( ( xSet.uxLength == 0U ) || ( xResult < 0 ) )
 8008dfa:	69bb      	ldr	r3, [r7, #24]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d00a      	beq.n	8008e16 <prvProcessDHCPReplies+0xde>
 8008e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	db07      	blt.n	8008e16 <prvProcessDHCPReplies+0xde>
                            {
                                break;
                            }

                            xSet.uxIndex += xSet.uxLength;
 8008e06:	693a      	ldr	r2, [r7, #16]
 8008e08:	69bb      	ldr	r3, [r7, #24]
 8008e0a:	4413      	add	r3, r2
 8008e0c:	613b      	str	r3, [r7, #16]
                    while( xSet.uxIndex < xSet.uxPayloadDataLength )
 8008e0e:	693a      	ldr	r2, [r7, #16]
 8008e10:	697b      	ldr	r3, [r7, #20]
 8008e12:	429a      	cmp	r2, r3
 8008e14:	d3d9      	bcc.n	8008dca <prvProcessDHCPReplies+0x92>
                        }
                    }

                    /* Were all the mandatory options received? */
                    if( xSet.ulProcessed >= ulMandatoryOptions )
 8008e16:	6a3b      	ldr	r3, [r7, #32]
 8008e18:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	d805      	bhi.n	8008e2a <prvProcessDHCPReplies+0xf2>
                    {
                        /* HT:endian: used to be network order */
                        EP_DHCPData.ulOfferedIPAddress = pxDHCPMessage->ulYourIPAddress_yiaddr;
 8008e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e20:	691a      	ldr	r2, [r3, #16]
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	661a      	str	r2, [r3, #96]	@ 0x60
                        FreeRTOS_printf( ( "vDHCPProcess: offer %xip for MAC address %02x-%02x\n",
                                           ( unsigned ) FreeRTOS_ntohl( EP_DHCPData.ulOfferedIPAddress ),
                                           pxEndPoint->xMACAddress.ucBytes[ 4 ],
                                           pxEndPoint->xMACAddress.ucBytes[ 5 ] ) );
                        xReturn = pdPASS;
 8008e26:	2301      	movs	r3, #1
 8008e28:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    }
                }
            }

            if( pucUDPPayload != NULL )
 8008e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d003      	beq.n	8008e38 <prvProcessDHCPReplies+0x100>
            {
                FreeRTOS_ReleaseUDPPayloadBuffer( pucUDPPayload );
 8008e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e32:	4618      	mov	r0, r3
 8008e34:	f001 fb90 	bl	800a558 <FreeRTOS_ReleaseUDPPayloadBuffer>
            }
        } /* if( lBytes > 0 ) */

        return xReturn;
 8008e38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    }
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3740      	adds	r7, #64	@ 0x40
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}

08008e42 <prvCreatePartDHCPMessage>:
    static uint8_t * prvCreatePartDHCPMessage( struct freertos_sockaddr * pxAddress,
                                               BaseType_t xOpcode,
                                               const uint8_t * const pucOptionsArray,
                                               size_t * pxOptionsArraySize,
                                               const NetworkEndPoint_t * pxEndPoint )
    {
 8008e42:	b580      	push	{r7, lr}
 8008e44:	b08a      	sub	sp, #40	@ 0x28
 8008e46:	af00      	add	r7, sp, #0
 8008e48:	60f8      	str	r0, [r7, #12]
 8008e4a:	60b9      	str	r1, [r7, #8]
 8008e4c:	607a      	str	r2, [r7, #4]
 8008e4e:	603b      	str	r3, [r7, #0]
        DHCPMessage_IPv4_t * pxDHCPMessage;
        size_t uxRequiredBufferSize = sizeof( DHCPMessage_IPv4_t ) + *pxOptionsArraySize;
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	33f0      	adds	r3, #240	@ 0xf0
 8008e56:	623b      	str	r3, [r7, #32]
        const NetworkBufferDescriptor_t * pxNetworkBuffer;
        uint8_t * pucUDPPayloadBuffer = NULL;
 8008e58:	2300      	movs	r3, #0
 8008e5a:	627b      	str	r3, [r7, #36]	@ 0x24
            uxRequiredBufferSize += ( 2U + uxNameLength );
        #endif /* if ( ipconfigDHCP_REGISTER_HOSTNAME == 1 ) */

        /* Obtain a network buffer with the required amount of storage.  It doesn't make much sense
         * to use a time-out here, because that would cause the IP-task to wait for itself. */
        pxNetworkBuffer = pxGetNetworkBufferWithDescriptor( sizeof( UDPPacket_t ) + uxRequiredBufferSize, 0U );
 8008e5c:	6a3b      	ldr	r3, [r7, #32]
 8008e5e:	332a      	adds	r3, #42	@ 0x2a
 8008e60:	2100      	movs	r1, #0
 8008e62:	4618      	mov	r0, r3
 8008e64:	f009 fcf6 	bl	8012854 <pxGetNetworkBufferWithDescriptor>
 8008e68:	61f8      	str	r0, [r7, #28]

        if( pxNetworkBuffer != NULL )
 8008e6a:	69fb      	ldr	r3, [r7, #28]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d069      	beq.n	8008f44 <prvCreatePartDHCPMessage+0x102>
        {
            uint8_t * pucIPType;

            /* Leave space for the UDP header. */
            pucUDPPayloadBuffer = &( pxNetworkBuffer->pucEthernetBuffer[ ipUDP_PAYLOAD_OFFSET_IPv4 ] );
 8008e70:	69fb      	ldr	r3, [r7, #28]
 8008e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e74:	332a      	adds	r3, #42	@ 0x2a
 8008e76:	627b      	str	r3, [r7, #36]	@ 0x24

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxDHCPMessage = ( ( DHCPMessage_IPv4_t * ) pucUDPPayloadBuffer );
 8008e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e7a:	61bb      	str	r3, [r7, #24]
             */

            /* MISRA Ref 18.4.1 [Usage of +, -, += and -= operators on expression of pointer type]. */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-184. */
            /* coverity[misra_c_2012_rule_18_4_violation] */
            pucIPType = pucUDPPayloadBuffer - ipUDP_PAYLOAD_IP_TYPE_OFFSET;
 8008e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e7e:	3b30      	subs	r3, #48	@ 0x30
 8008e80:	617b      	str	r3, [r7, #20]
            *pucIPType = ipTYPE_IPv4;
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	2240      	movs	r2, #64	@ 0x40
 8008e86:	701a      	strb	r2, [r3, #0]

            /* Most fields need to be zero. */
            ( void ) memset( pxDHCPMessage, 0x00, sizeof( DHCPMessage_IPv4_t ) );
 8008e88:	22f0      	movs	r2, #240	@ 0xf0
 8008e8a:	2100      	movs	r1, #0
 8008e8c:	69b8      	ldr	r0, [r7, #24]
 8008e8e:	f00f fdc9 	bl	8018a24 <memset>

            /* Create the message. */
            pxDHCPMessage->ucOpcode = ( uint8_t ) xOpcode;
 8008e92:	68bb      	ldr	r3, [r7, #8]
 8008e94:	b2da      	uxtb	r2, r3
 8008e96:	69bb      	ldr	r3, [r7, #24]
 8008e98:	701a      	strb	r2, [r3, #0]
            pxDHCPMessage->ucAddressType = ( uint8_t ) dhcpADDRESS_TYPE_ETHERNET;
 8008e9a:	69bb      	ldr	r3, [r7, #24]
 8008e9c:	2201      	movs	r2, #1
 8008e9e:	705a      	strb	r2, [r3, #1]
            pxDHCPMessage->ucAddressLength = ( uint8_t ) dhcpETHERNET_ADDRESS_LENGTH;
 8008ea0:	69bb      	ldr	r3, [r7, #24]
 8008ea2:	2206      	movs	r2, #6
 8008ea4:	709a      	strb	r2, [r3, #2]
            pxDHCPMessage->ulTransactionID = FreeRTOS_htonl( EP_DHCPData.ulTransactionId );
 8008ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008eaa:	69bb      	ldr	r3, [r7, #24]
 8008eac:	605a      	str	r2, [r3, #4]
            pxDHCPMessage->ulDHCPCookie = ( uint32_t ) dhcpCOOKIE;
 8008eae:	69bb      	ldr	r3, [r7, #24]
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	f042 0263 	orr.w	r2, r2, #99	@ 0x63
 8008eb6:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
 8008eba:	2200      	movs	r2, #0
 8008ebc:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 8008ec0:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	f062 027d 	orn	r2, r2, #125	@ 0x7d
 8008eca:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
 8008ece:	2200      	movs	r2, #0
 8008ed0:	f042 0263 	orr.w	r2, r2, #99	@ 0x63
 8008ed4:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef

            if( EP_DHCPData.xUseBroadcast != pdFALSE )
 8008ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eda:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d007      	beq.n	8008ef0 <prvCreatePartDHCPMessage+0xae>
            {
                pxDHCPMessage->usFlags = ( uint16_t ) dhcpBROADCAST;
 8008ee0:	69bb      	ldr	r3, [r7, #24]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	729a      	strb	r2, [r3, #10]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008eec:	72da      	strb	r2, [r3, #11]
 8008eee:	e004      	b.n	8008efa <prvCreatePartDHCPMessage+0xb8>
            }
            else
            {
                pxDHCPMessage->usFlags = 0U;
 8008ef0:	69bb      	ldr	r3, [r7, #24]
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	729a      	strb	r2, [r3, #10]
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	72da      	strb	r2, [r3, #11]
            }

            ( void ) memcpy( &( pxDHCPMessage->ucClientHardwareAddress[ 0 ] ), pxEndPoint->xMACAddress.ucBytes, sizeof( MACAddress_t ) );
 8008efa:	69bb      	ldr	r3, [r7, #24]
 8008efc:	f103 001c 	add.w	r0, r3, #28
 8008f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f02:	3338      	adds	r3, #56	@ 0x38
 8008f04:	2206      	movs	r2, #6
 8008f06:	4619      	mov	r1, r3
 8008f08:	f00f fe67 	bl	8018bda <memcpy>

            /* Copy in the const part of the options options. */
            ( void ) memcpy( &( pucUDPPayloadBuffer[ dhcpFIRST_OPTION_BYTE_OFFSET ] ), pucOptionsArray, *pxOptionsArraySize );
 8008f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f0e:	f103 00f0 	add.w	r0, r3, #240	@ 0xf0
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	461a      	mov	r2, r3
 8008f18:	6879      	ldr	r1, [r7, #4]
 8008f1a:	f00f fe5e 	bl	8018bda <memcpy>
                *pxOptionsArraySize += ( size_t ) ( 2U + uxNameLength );
            }
            #endif /* if ( ipconfigDHCP_REGISTER_HOSTNAME == 1 ) */

            /* Map in the client identifier. */
            ( void ) memcpy( &( pucUDPPayloadBuffer[ dhcpFIRST_OPTION_BYTE_OFFSET + dhcpCLIENT_IDENTIFIER_OFFSET ] ),
 8008f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f20:	f103 00f6 	add.w	r0, r3, #246	@ 0xf6
                             pxEndPoint->xMACAddress.ucBytes, sizeof( MACAddress_t ) );
 8008f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f26:	3338      	adds	r3, #56	@ 0x38
            ( void ) memcpy( &( pucUDPPayloadBuffer[ dhcpFIRST_OPTION_BYTE_OFFSET + dhcpCLIENT_IDENTIFIER_OFFSET ] ),
 8008f28:	2206      	movs	r2, #6
 8008f2a:	4619      	mov	r1, r3
 8008f2c:	f00f fe55 	bl	8018bda <memcpy>

            /* Set the addressing. */
            pxAddress->sin_address.ulIP_IPv4 = FREERTOS_INADDR_BROADCAST;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f04f 32ff 	mov.w	r2, #4294967295
 8008f36:	609a      	str	r2, [r3, #8]
            pxAddress->sin_port = ( uint16_t ) dhcpSERVER_PORT_IPv4;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	2243      	movs	r2, #67	@ 0x43
 8008f3c:	805a      	strh	r2, [r3, #2]
            pxAddress->sin_family = FREERTOS_AF_INET4;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	2202      	movs	r2, #2
 8008f42:	705a      	strb	r2, [r3, #1]
        }

        return pucUDPPayloadBuffer;
 8008f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8008f46:	4618      	mov	r0, r3
 8008f48:	3728      	adds	r7, #40	@ 0x28
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	bd80      	pop	{r7, pc}
	...

08008f50 <prvSendDHCPRequest>:
 * @brief Create and send a DHCP request message through the DHCP socket.
 *
 * @param[in] pxEndPoint The end-point for which the request will be sent.
 */
    static BaseType_t prvSendDHCPRequest( NetworkEndPoint_t * pxEndPoint )
    {
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b090      	sub	sp, #64	@ 0x40
 8008f54:	af02      	add	r7, sp, #8
 8008f56:	6078      	str	r0, [r7, #4]
        BaseType_t xResult = pdFAIL;
 8008f58:	2300      	movs	r3, #0
 8008f5a:	637b      	str	r3, [r7, #52]	@ 0x34
            dhcpIPv4_CLIENT_IDENTIFIER_OPTION_CODE,  7, 1, 0, 0, 0, 0, 0, 0,      /* Client identifier. */
            dhcpIPv4_REQUEST_IP_ADDRESS_OPTION_CODE, 4, 0, 0, 0, 0,               /* The IP address being requested. */
            dhcpIPv4_SERVER_IP_ADDRESS_OPTION_CODE,  4, 0, 0, 0, 0,               /* The IP address of the DHCP server. */
            dhcpOPTION_END_BYTE
        };
        size_t uxOptionsLength = sizeof( ucDHCPRequestOptions );
 8008f5c:	2319      	movs	r3, #25
 8008f5e:	60fb      	str	r3, [r7, #12]
        /* memcpy() helper variables for MISRA Rule 21.15 compliance*/
        const void * pvCopySource;
        void * pvCopyDest;

        /* MISRA doesn't like uninitialised structs. */
        ( void ) memset( &( xAddress ), 0, sizeof( xAddress ) );
 8008f60:	f107 0310 	add.w	r3, r7, #16
 8008f64:	2218      	movs	r2, #24
 8008f66:	2100      	movs	r1, #0
 8008f68:	4618      	mov	r0, r3
 8008f6a:	f00f fd5b 	bl	8018a24 <memset>
        pucUDPPayloadBuffer = prvCreatePartDHCPMessage( &xAddress,
 8008f6e:	f107 020c 	add.w	r2, r7, #12
 8008f72:	f107 0010 	add.w	r0, r7, #16
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	9300      	str	r3, [sp, #0]
 8008f7a:	4613      	mov	r3, r2
 8008f7c:	4a24      	ldr	r2, [pc, #144]	@ (8009010 <prvSendDHCPRequest+0xc0>)
 8008f7e:	2101      	movs	r1, #1
 8008f80:	f7ff ff5f 	bl	8008e42 <prvCreatePartDHCPMessage>
 8008f84:	6338      	str	r0, [r7, #48]	@ 0x30
                                                        ( BaseType_t ) dhcpREQUEST_OPCODE,
                                                        ucDHCPRequestOptions,
                                                        &( uxOptionsLength ),
                                                        pxEndPoint );

        if( ( xSocketValid( EP_DHCPData.xDHCPSocket ) == pdTRUE ) && ( pucUDPPayloadBuffer != NULL ) )
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f004 ff4f 	bl	800de30 <xSocketValid>
 8008f92:	4603      	mov	r3, r0
 8008f94:	2b01      	cmp	r3, #1
 8008f96:	d136      	bne.n	8009006 <prvSendDHCPRequest+0xb6>
 8008f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d033      	beq.n	8009006 <prvSendDHCPRequest+0xb6>
            /*
             * Use helper variables for memcpy() source & dest to remain
             * compliant with MISRA Rule 21.15.  These should be
             * optimized away.
             */
            pvCopySource = &EP_DHCPData.ulOfferedIPAddress;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	3360      	adds	r3, #96	@ 0x60
 8008fa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            pvCopyDest = &pucUDPPayloadBuffer[ dhcpFIRST_OPTION_BYTE_OFFSET + dhcpREQUESTED_IP_ADDRESS_OFFSET ];
 8008fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa6:	33fe      	adds	r3, #254	@ 0xfe
 8008fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
            ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( EP_DHCPData.ulOfferedIPAddress ) );
 8008faa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	461a      	mov	r2, r3
 8008fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fb2:	601a      	str	r2, [r3, #0]

            /* Copy in the address of the DHCP server being used. */
            pvCopySource = &EP_DHCPData.ulDHCPServerAddress;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	3368      	adds	r3, #104	@ 0x68
 8008fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            pvCopyDest = &pucUDPPayloadBuffer[ dhcpFIRST_OPTION_BYTE_OFFSET + dhcpDHCP_SERVER_IP_ADDRESS_OFFSET ];
 8008fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fbc:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8008fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
            ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( EP_DHCPData.ulDHCPServerAddress ) );
 8008fc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	461a      	mov	r2, r3
 8008fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fca:	601a      	str	r2, [r3, #0]

            FreeRTOS_debug_printf( ( "vDHCPProcess: reply %xip\n", ( unsigned ) FreeRTOS_ntohl( EP_DHCPData.ulOfferedIPAddress ) ) );
            iptraceSENDING_DHCP_REQUEST();

            EP_DHCPData.xDHCPSocket->pxEndPoint = pxEndPoint;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008fd2:	687a      	ldr	r2, [r7, #4]
 8008fd4:	651a      	str	r2, [r3, #80]	@ 0x50

            if( FreeRTOS_sendto( EP_DHCPData.xDHCPSocket, pucUDPPayloadBuffer, sizeof( DHCPMessage_IPv4_t ) + uxOptionsLength, FREERTOS_ZERO_COPY, &xAddress, ( socklen_t ) sizeof( xAddress ) ) == 0 )
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	f103 02f0 	add.w	r2, r3, #240	@ 0xf0
 8008fe2:	2318      	movs	r3, #24
 8008fe4:	9301      	str	r3, [sp, #4]
 8008fe6:	f107 0310 	add.w	r3, r7, #16
 8008fea:	9300      	str	r3, [sp, #0]
 8008fec:	2301      	movs	r3, #1
 8008fee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008ff0:	f003 fd18 	bl	800ca24 <FreeRTOS_sendto>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d103      	bne.n	8009002 <prvSendDHCPRequest+0xb2>
            {
                /* The packet was not successfully queued for sending and must be
                 * returned to the stack. */
                FreeRTOS_ReleaseUDPPayloadBuffer( pucUDPPayloadBuffer );
 8008ffa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ffc:	f001 faac 	bl	800a558 <FreeRTOS_ReleaseUDPPayloadBuffer>
 8009000:	e001      	b.n	8009006 <prvSendDHCPRequest+0xb6>
            }
            else
            {
                xResult = pdPASS;
 8009002:	2301      	movs	r3, #1
 8009004:	637b      	str	r3, [r7, #52]	@ 0x34
            }
        }

        return xResult;
 8009006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    }
 8009008:	4618      	mov	r0, r3
 800900a:	3738      	adds	r7, #56	@ 0x38
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}
 8009010:	08019d14 	.word	0x08019d14

08009014 <prvSendDHCPDiscover>:
 * @param[in] pxEndPoint the end-point for which the discover message will be sent.
 *
 * @return: pdPASS if the DHCP discover message was sent successfully, pdFAIL otherwise.
 */
    static BaseType_t prvSendDHCPDiscover( NetworkEndPoint_t * pxEndPoint )
    {
 8009014:	b580      	push	{r7, lr}
 8009016:	b092      	sub	sp, #72	@ 0x48
 8009018:	af02      	add	r7, sp, #8
 800901a:	6078      	str	r0, [r7, #4]
        BaseType_t xResult = pdFAIL;
 800901c:	2300      	movs	r3, #0
 800901e:	63fb      	str	r3, [r7, #60]	@ 0x3c
            dhcpIPv4_CLIENT_IDENTIFIER_OPTION_CODE,  7, 1,                                0,                            0, 0, 0, 0, 0,                    /* Client identifier. */
            dhcpIPv4_REQUEST_IP_ADDRESS_OPTION_CODE, 4, 0,                                0,                            0, 0,                             /* The IP address being requested. */
            dhcpIPv4_PARAMETER_REQUEST_OPTION_CODE,  3, dhcpIPv4_SUBNET_MASK_OPTION_CODE, dhcpIPv4_GATEWAY_OPTION_CODE, dhcpIPv4_DNS_SERVER_OPTIONS_CODE, /* Parameter request option. */
            dhcpOPTION_END_BYTE
        };
        size_t uxOptionsLength = sizeof( ucDHCPDiscoverOptions );
 8009020:	2318      	movs	r3, #24
 8009022:	60fb      	str	r3, [r7, #12]

        ( void ) memset( &( xAddress ), 0, sizeof( xAddress ) );
 8009024:	f107 0310 	add.w	r3, r7, #16
 8009028:	2218      	movs	r2, #24
 800902a:	2100      	movs	r1, #0
 800902c:	4618      	mov	r0, r3
 800902e:	f00f fcf9 	bl	8018a24 <memset>
        pucUDPPayloadBuffer = prvCreatePartDHCPMessage( &xAddress,
 8009032:	f107 020c 	add.w	r2, r7, #12
 8009036:	f107 0010 	add.w	r0, r7, #16
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	9300      	str	r3, [sp, #0]
 800903e:	4613      	mov	r3, r2
 8009040:	4a32      	ldr	r2, [pc, #200]	@ (800910c <prvSendDHCPDiscover+0xf8>)
 8009042:	2101      	movs	r1, #1
 8009044:	f7ff fefd 	bl	8008e42 <prvCreatePartDHCPMessage>
 8009048:	63b8      	str	r0, [r7, #56]	@ 0x38
                                                        pxEndPoint );

        /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
        /* coverity[misra_c_2012_rule_11_4_violation] */
        if( ( xSocketValid( EP_DHCPData.xDHCPSocket ) == pdTRUE ) && ( pucUDPPayloadBuffer != NULL ) )
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009050:	4618      	mov	r0, r3
 8009052:	f004 feed 	bl	800de30 <xSocketValid>
 8009056:	4603      	mov	r3, r0
 8009058:	2b01      	cmp	r3, #1
 800905a:	d152      	bne.n	8009102 <prvSendDHCPDiscover+0xee>
 800905c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800905e:	2b00      	cmp	r3, #0
 8009060:	d04f      	beq.n	8009102 <prvSendDHCPDiscover+0xee>
            void * pvCopyDest;

            FreeRTOS_debug_printf( ( "vDHCPProcess: discover\n" ) );
            iptraceSENDING_DHCP_DISCOVER();

            if( pxEndPoint->xDHCPData.ulPreferredIPAddress != 0U )
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009066:	2b00      	cmp	r3, #0
 8009068:	d00b      	beq.n	8009082 <prvSendDHCPDiscover+0x6e>
            {
                /* Fill in the IPv4 address. */
                pvCopySource = &( pxEndPoint->xDHCPData.ulPreferredIPAddress );
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	3364      	adds	r3, #100	@ 0x64
 800906e:	633b      	str	r3, [r7, #48]	@ 0x30
                pvCopyDest = &( pucUDPPayloadBuffer[ dhcpFIRST_OPTION_BYTE_OFFSET + dhcpREQUESTED_IP_ADDRESS_OFFSET ] );
 8009070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009072:	33fe      	adds	r3, #254	@ 0xfe
 8009074:	62fb      	str	r3, [r7, #44]	@ 0x2c
                ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( EP_DHCPData.ulPreferredIPAddress ) );
 8009076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	461a      	mov	r2, r3
 800907c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800907e:	601a      	str	r2, [r3, #0]
 8009080:	e022      	b.n	80090c8 <prvSendDHCPDiscover+0xb4>
            else
            {
                /* Remove option-50 from the list because it is not used. */
                size_t uxCopyLength;
                /* Exclude this line from branch coverage as the not-taken condition will never happen unless the code is modified */
                configASSERT( uxOptionsLength > ( dhcpOPTION_50_OFFSET + dhcpOPTION_50_SIZE ) ); /* LCOV_EXCL_BR_LINE */
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	2b12      	cmp	r3, #18
 8009086:	d80d      	bhi.n	80090a4 <prvSendDHCPDiscover+0x90>
	__asm volatile
 8009088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800908c:	b672      	cpsid	i
 800908e:	f383 8811 	msr	BASEPRI, r3
 8009092:	f3bf 8f6f 	isb	sy
 8009096:	f3bf 8f4f 	dsb	sy
 800909a:	b662      	cpsie	i
 800909c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800909e:	bf00      	nop
 80090a0:	bf00      	nop
 80090a2:	e7fd      	b.n	80090a0 <prvSendDHCPDiscover+0x8c>
                uxCopyLength = uxOptionsLength - ( dhcpOPTION_50_OFFSET + dhcpOPTION_50_SIZE );
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	3b12      	subs	r3, #18
 80090a8:	637b      	str	r3, [r7, #52]	@ 0x34
                pvCopySource = &( pucUDPPayloadBuffer[ dhcpFIRST_OPTION_BYTE_OFFSET + dhcpOPTION_50_OFFSET + dhcpOPTION_50_SIZE ] );
 80090aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090ac:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 80090b0:	633b      	str	r3, [r7, #48]	@ 0x30
                pvCopyDest = &( pucUDPPayloadBuffer[ dhcpFIRST_OPTION_BYTE_OFFSET + dhcpOPTION_50_OFFSET ] );
 80090b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090b4:	33fc      	adds	r3, #252	@ 0xfc
 80090b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                ( void ) memmove( pvCopyDest, pvCopySource, uxCopyLength );
 80090b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80090ba:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80090bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80090be:	f00f fc97 	bl	80189f0 <memmove>
                /* Send 6 bytes less than foreseen. */
                uxOptionsLength -= dhcpOPTION_50_SIZE;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	3b06      	subs	r3, #6
 80090c6:	60fb      	str	r3, [r7, #12]
            }

            EP_DHCPData.xDHCPSocket->pxEndPoint = pxEndPoint;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80090ce:	687a      	ldr	r2, [r7, #4]
 80090d0:	651a      	str	r2, [r3, #80]	@ 0x50

            if( FreeRTOS_sendto( EP_DHCPData.xDHCPSocket,
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	f103 02f0 	add.w	r2, r3, #240	@ 0xf0
 80090de:	2318      	movs	r3, #24
 80090e0:	9301      	str	r3, [sp, #4]
 80090e2:	f107 0310 	add.w	r3, r7, #16
 80090e6:	9300      	str	r3, [sp, #0]
 80090e8:	2301      	movs	r3, #1
 80090ea:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80090ec:	f003 fc9a 	bl	800ca24 <FreeRTOS_sendto>
 80090f0:	4603      	mov	r3, r0
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d103      	bne.n	80090fe <prvSendDHCPDiscover+0xea>
                                 &( xAddress ),
                                 ( socklen_t ) sizeof( xAddress ) ) == 0 )
            {
                /* The packet was not successfully queued for sending and must be
                 * returned to the stack. */
                FreeRTOS_ReleaseUDPPayloadBuffer( pucUDPPayloadBuffer );
 80090f6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80090f8:	f001 fa2e 	bl	800a558 <FreeRTOS_ReleaseUDPPayloadBuffer>
 80090fc:	e001      	b.n	8009102 <prvSendDHCPDiscover+0xee>
            }
            else
            {
                xResult = pdTRUE;
 80090fe:	2301      	movs	r3, #1
 8009100:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }

        return xResult;
 8009102:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    }
 8009104:	4618      	mov	r0, r3
 8009106:	3740      	adds	r7, #64	@ 0x40
 8009108:	46bd      	mov	sp, r7
 800910a:	bd80      	pop	{r7, pc}
 800910c:	08019d30 	.word	0x08019d30

08009110 <prvPrepareLinkLayerIPLookUp>:
 *        another device already uses the IP-address.
 *
 * param[in] pxEndPoint The end-point that wants to obtain a link-layer address.
 */
        void prvPrepareLinkLayerIPLookUp( NetworkEndPoint_t * pxEndPoint )
        {
 8009110:	b580      	push	{r7, lr}
 8009112:	b086      	sub	sp, #24
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
            uint8_t ucLinkLayerIPAddress[ 2 ];
            uint32_t ulNumbers[ 2 ];

            /* After DHCP has failed to answer, prepare everything to start
             * trying-out LinkLayer IP-addresses, using the random method. */
            EP_DHCPData.xDHCPTxTime = xTaskGetTickCount();
 8009118:	f00d f9ea 	bl	80164f0 <xTaskGetTickCount>
 800911c:	4602      	mov	r2, r0
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	671a      	str	r2, [r3, #112]	@ 0x70

            ( void ) xApplicationGetRandomNumber( &( ulNumbers[ 0 ] ) );
 8009122:	f107 030c 	add.w	r3, r7, #12
 8009126:	4618      	mov	r0, r3
 8009128:	f7ff f858 	bl	80081dc <xApplicationGetRandomNumber>
            ( void ) xApplicationGetRandomNumber( &( ulNumbers[ 1 ] ) );
 800912c:	f107 030c 	add.w	r3, r7, #12
 8009130:	3304      	adds	r3, #4
 8009132:	4618      	mov	r0, r3
 8009134:	f7ff f852 	bl	80081dc <xApplicationGetRandomNumber>
            ucLinkLayerIPAddress[ 0 ] = ( uint8_t ) ( 1 + ( ulNumbers[ 0 ] % 0xFDU ) ); /* get value 1..254 for IP-address 3rd byte of IP address to try. */
 8009138:	68f9      	ldr	r1, [r7, #12]
 800913a:	4b2d      	ldr	r3, [pc, #180]	@ (80091f0 <prvPrepareLinkLayerIPLookUp+0xe0>)
 800913c:	fba3 2301 	umull	r2, r3, r3, r1
 8009140:	09da      	lsrs	r2, r3, #7
 8009142:	4613      	mov	r3, r2
 8009144:	019b      	lsls	r3, r3, #6
 8009146:	1a9b      	subs	r3, r3, r2
 8009148:	009b      	lsls	r3, r3, #2
 800914a:	4413      	add	r3, r2
 800914c:	1aca      	subs	r2, r1, r3
 800914e:	b2d3      	uxtb	r3, r2
 8009150:	3301      	adds	r3, #1
 8009152:	b2db      	uxtb	r3, r3
 8009154:	753b      	strb	r3, [r7, #20]
            ucLinkLayerIPAddress[ 1 ] = ( uint8_t ) ( 1 + ( ulNumbers[ 1 ] % 0xFDU ) ); /* get value 1..254 for IP-address 4th byte of IP address to try. */
 8009156:	6939      	ldr	r1, [r7, #16]
 8009158:	4b25      	ldr	r3, [pc, #148]	@ (80091f0 <prvPrepareLinkLayerIPLookUp+0xe0>)
 800915a:	fba3 2301 	umull	r2, r3, r3, r1
 800915e:	09da      	lsrs	r2, r3, #7
 8009160:	4613      	mov	r3, r2
 8009162:	019b      	lsls	r3, r3, #6
 8009164:	1a9b      	subs	r3, r3, r2
 8009166:	009b      	lsls	r3, r3, #2
 8009168:	4413      	add	r3, r2
 800916a:	1aca      	subs	r2, r1, r3
 800916c:	b2d3      	uxtb	r3, r2
 800916e:	3301      	adds	r3, #1
 8009170:	b2db      	uxtb	r3, r3
 8009172:	757b      	strb	r3, [r7, #21]

            EP_IPv4_SETTINGS.ulGatewayAddress = 0U;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2200      	movs	r2, #0
 8009178:	609a      	str	r2, [r3, #8]

            /* prepare xDHCPData with data to test. */
            EP_DHCPData.ulOfferedIPAddress =
                FreeRTOS_inet_addr_quick( LINK_LAYER_ADDRESS_0, LINK_LAYER_ADDRESS_1, ucLinkLayerIPAddress[ 0 ], ucLinkLayerIPAddress[ 1 ] );
 800917a:	7d3b      	ldrb	r3, [r7, #20]
 800917c:	021b      	lsls	r3, r3, #8
 800917e:	7d7a      	ldrb	r2, [r7, #21]
 8009180:	431a      	orrs	r2, r3
 8009182:	4b1c      	ldr	r3, [pc, #112]	@ (80091f4 <prvPrepareLinkLayerIPLookUp+0xe4>)
 8009184:	4313      	orrs	r3, r2
            EP_DHCPData.ulOfferedIPAddress =
 8009186:	687a      	ldr	r2, [r7, #4]
 8009188:	6613      	str	r3, [r2, #96]	@ 0x60

            EP_DHCPData.ulLeaseTime = dhcpDEFAULT_LEASE_TIME; /*  don't care about lease time. just put anything. */
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	4a1a      	ldr	r2, [pc, #104]	@ (80091f8 <prvPrepareLinkLayerIPLookUp+0xe8>)
 800918e:	66da      	str	r2, [r3, #108]	@ 0x6c

            EP_IPv4_SETTINGS.ulNetMask =
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	4a1a      	ldr	r2, [pc, #104]	@ (80091fc <prvPrepareLinkLayerIPLookUp+0xec>)
 8009194:	605a      	str	r2, [r3, #4]
                FreeRTOS_inet_addr_quick( LINK_LAYER_NETMASK_0, LINK_LAYER_NETMASK_1, LINK_LAYER_NETMASK_2, LINK_LAYER_NETMASK_3 );

            /* DHCP completed.  The IP address can now be used, and the
             * timer set to the lease timeout time. */
            EP_IPv4_SETTINGS.ulIPAddress = EP_DHCPData.ulOfferedIPAddress;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	601a      	str	r2, [r3, #0]

            /* Setting the 'local' broadcast address, something like 192.168.1.255' */
            EP_IPv4_SETTINGS.ulBroadcastAddress = ( EP_DHCPData.ulOfferedIPAddress | ( ~EP_IPv4_SETTINGS.ulNetMask ) );
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	685b      	ldr	r3, [r3, #4]
 80091a6:	43db      	mvns	r3, r3
 80091a8:	431a      	orrs	r2, r3
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	615a      	str	r2, [r3, #20]

            /* Close socket to ensure packets don't queue on it. not needed anymore as DHCP failed. but still need timer for ARP testing. */
            prvCloseDHCPSocket( pxEndPoint );
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	f7ff fb52 	bl	8008858 <prvCloseDHCPSocket>

            xApplicationGetRandomNumber( &( ulNumbers[ 0 ] ) );
 80091b4:	f107 030c 	add.w	r3, r7, #12
 80091b8:	4618      	mov	r0, r3
 80091ba:	f7ff f80f 	bl	80081dc <xApplicationGetRandomNumber>
            EP_DHCPData.xDHCPTxPeriod = pdMS_TO_TICKS( 3000U + ( ulNumbers[ 0 ] & 0x3ffU ) ); /*  do ARP test every (3 + 0-1024mS) seconds. */
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80091c4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80091c8:	fb03 f202 	mul.w	r2, r3, r2
 80091cc:	4b0c      	ldr	r3, [pc, #48]	@ (8009200 <prvPrepareLinkLayerIPLookUp+0xf0>)
 80091ce:	4413      	add	r3, r2
 80091d0:	4a0c      	ldr	r2, [pc, #48]	@ (8009204 <prvPrepareLinkLayerIPLookUp+0xf4>)
 80091d2:	fba2 2303 	umull	r2, r3, r2, r3
 80091d6:	099a      	lsrs	r2, r3, #6
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	675a      	str	r2, [r3, #116]	@ 0x74

            xARPHadIPClash = pdFALSE;                                                         /* reset flag that shows if have ARP clash. */
 80091dc:	4b0a      	ldr	r3, [pc, #40]	@ (8009208 <prvPrepareLinkLayerIPLookUp+0xf8>)
 80091de:	2200      	movs	r2, #0
 80091e0:	601a      	str	r2, [r3, #0]
            vARPSendGratuitous();
 80091e2:	f7fe fecf 	bl	8007f84 <vARPSendGratuitous>
        }
 80091e6:	bf00      	nop
 80091e8:	3718      	adds	r7, #24
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}
 80091ee:	bf00      	nop
 80091f0:	81848da9 	.word	0x81848da9
 80091f4:	a9fe0000 	.word	0xa9fe0000
 80091f8:	0a4cb800 	.word	0x0a4cb800
 80091fc:	ffff0000 	.word	0xffff0000
 8009200:	002dc6c0 	.word	0x002dc6c0
 8009204:	10624dd3 	.word	0x10624dd3
 8009208:	20000fc4 	.word	0x20000fc4

0800920c <vDNSInitialise>:
    #if ( ipconfigDNS_USE_CALLBACKS == 1 )

/** @brief Initialise the list of call-back structures.
 */
        void vDNSInitialise( void )
        {
 800920c:	b580      	push	{r7, lr}
 800920e:	af00      	add	r7, sp, #0
            vDNSCallbackInitialise();
 8009210:	f000 fb84 	bl	800991c <vDNSCallbackInitialise>
        }
 8009214:	bf00      	nop
 8009216:	bd80      	pop	{r7, pc}

08009218 <pxNew_AddrInfo>:
 * @return A pointer to the newly allocated struct, or NULL in case malloc failed..
 */
    struct freertos_addrinfo * pxNew_AddrInfo( const char * pcName,
                                               BaseType_t xFamily,
                                               const uint8_t * pucAddress )
    {
 8009218:	b580      	push	{r7, lr}
 800921a:	b088      	sub	sp, #32
 800921c:	af00      	add	r7, sp, #0
 800921e:	60f8      	str	r0, [r7, #12]
 8009220:	60b9      	str	r1, [r7, #8]
 8009222:	607a      	str	r2, [r7, #4]
        struct freertos_addrinfo * pxAddrInfo = NULL;
 8009224:	2300      	movs	r3, #0
 8009226:	61fb      	str	r3, [r7, #28]
        /* 'xFamily' might not be used when IPv6 is disabled. */
        ( void ) xFamily;
        /* 'pcName' might not be used when DNS cache is disabled. */
        ( void ) pcName;

        pvBuffer = pvPortMalloc( sizeof( *pxAddrInfo ) );
 8009228:	2058      	movs	r0, #88	@ 0x58
 800922a:	f00e ff5d 	bl	80180e8 <pvPortMalloc>
 800922e:	61b8      	str	r0, [r7, #24]

        if( pvBuffer != NULL )
 8009230:	69bb      	ldr	r3, [r7, #24]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d033      	beq.n	800929e <pxNew_AddrInfo+0x86>
        {
            pxAddrInfo = ( struct freertos_addrinfo * ) pvBuffer;
 8009236:	69bb      	ldr	r3, [r7, #24]
 8009238:	61fb      	str	r3, [r7, #28]

            ( void ) memset( pxAddrInfo, 0, sizeof( *pxAddrInfo ) );
 800923a:	2258      	movs	r2, #88	@ 0x58
 800923c:	2100      	movs	r1, #0
 800923e:	69f8      	ldr	r0, [r7, #28]
 8009240:	f00f fbf0 	bl	8018a24 <memset>
            #if ( ipconfigUSE_DNS_CACHE != 0 )
                pxAddrInfo->ai_canonname = pxAddrInfo->xPrivateStorage.ucName;
 8009244:	69fb      	ldr	r3, [r7, #28]
 8009246:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800924a:	69fb      	ldr	r3, [r7, #28]
 800924c:	619a      	str	r2, [r3, #24]
                ( void ) strncpy( pxAddrInfo->xPrivateStorage.ucName, pcName, sizeof( pxAddrInfo->xPrivateStorage.ucName ) - 1U );
 800924e:	69fb      	ldr	r3, [r7, #28]
 8009250:	3338      	adds	r3, #56	@ 0x38
 8009252:	221d      	movs	r2, #29
 8009254:	68f9      	ldr	r1, [r7, #12]
 8009256:	4618      	mov	r0, r3
 8009258:	f00f fbec 	bl	8018a34 <strncpy>
                pxAddrInfo->xPrivateStorage.ucName[ sizeof( pxAddrInfo->xPrivateStorage.ucName ) - 1U ] = '\0';
 800925c:	69fb      	ldr	r3, [r7, #28]
 800925e:	2200      	movs	r2, #0
 8009260:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
            #endif /* (ipconfigUSE_DNS_CACHE != 0 ) */

            pxAddrInfo->ai_addr = ( ( struct freertos_sockaddr * ) &( pxAddrInfo->xPrivateStorage.sockaddr ) );
 8009264:	69fb      	ldr	r3, [r7, #28]
 8009266:	f103 0220 	add.w	r2, r3, #32
 800926a:	69fb      	ldr	r3, [r7, #28]
 800926c:	615a      	str	r2, [r3, #20]

            switch( xFamily )
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	2b02      	cmp	r3, #2
 8009272:	d10e      	bne.n	8009292 <pxNew_AddrInfo+0x7a>
            {
                #if ( ipconfigUSE_IPv4 != 0 )
                    case FREERTOS_AF_INET4:
                       {
                           /* ulChar2u32 reads from big-endian to host-endian. */
                           uint32_t ulIPAddress = ulChar2u32( pucAddress );
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	f002 fba8 	bl	800b9ca <ulChar2u32>
 800927a:	6178      	str	r0, [r7, #20]
                           /* Translate to network-endian. */
                           pxAddrInfo->ai_addr->sin_address.ulIP_IPv4 = FreeRTOS_htonl( ulIPAddress );
 800927c:	69fb      	ldr	r3, [r7, #28]
 800927e:	695b      	ldr	r3, [r3, #20]
 8009280:	697a      	ldr	r2, [r7, #20]
 8009282:	609a      	str	r2, [r3, #8]
                           pxAddrInfo->ai_family = FREERTOS_AF_INET4;
 8009284:	69fb      	ldr	r3, [r7, #28]
 8009286:	2202      	movs	r2, #2
 8009288:	605a      	str	r2, [r3, #4]
                           pxAddrInfo->ai_addrlen = ipSIZE_OF_IPv4_ADDRESS;
 800928a:	69fb      	ldr	r3, [r7, #28]
 800928c:	2204      	movs	r2, #4
 800928e:	611a      	str	r2, [r3, #16]
                       }
                       break;
 8009290:	e005      	b.n	800929e <pxNew_AddrInfo+0x86>

                default:
                    /* MISRA 16.4 Compliance */
                    FreeRTOS_debug_printf( ( "pxNew_AddrInfo: Undefined xFamily Type \n" ) );

                    vPortFree( pvBuffer );
 8009292:	69b8      	ldr	r0, [r7, #24]
 8009294:	f00e fff6 	bl	8018284 <vPortFree>
                    pxAddrInfo = NULL;
 8009298:	2300      	movs	r3, #0
 800929a:	61fb      	str	r3, [r7, #28]

                    break;
 800929c:	bf00      	nop
            }
        }

        return pxAddrInfo;
 800929e:	69fb      	ldr	r3, [r7, #28]
    }
 80092a0:	4618      	mov	r0, r3
 80092a2:	3720      	adds	r7, #32
 80092a4:	46bd      	mov	sp, r7
 80092a6:	bd80      	pop	{r7, pc}

080092a8 <FreeRTOS_freeaddrinfo>:
/**
 * @brief Free a chain of structs of type 'freertos_addrinfo'.
 * @param[in] pxInfo The first find result.
 */
    void FreeRTOS_freeaddrinfo( struct freertos_addrinfo * pxInfo )
    {
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b084      	sub	sp, #16
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
        struct freertos_addrinfo * pxNext;
        struct freertos_addrinfo * pxIterator = pxInfo;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	60fb      	str	r3, [r7, #12]

        if( pxInfo != NULL )
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d00b      	beq.n	80092d2 <FreeRTOS_freeaddrinfo+0x2a>
        {
            while( pxIterator != NULL )
 80092ba:	e007      	b.n	80092cc <FreeRTOS_freeaddrinfo+0x24>
            {
                pxNext = pxIterator->ai_next;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	69db      	ldr	r3, [r3, #28]
 80092c0:	60bb      	str	r3, [r7, #8]
                vPortFree( pxIterator );
 80092c2:	68f8      	ldr	r0, [r7, #12]
 80092c4:	f00e ffde 	bl	8018284 <vPortFree>
                pxIterator = pxNext;
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	60fb      	str	r3, [r7, #12]
            while( pxIterator != NULL )
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d1f4      	bne.n	80092bc <FreeRTOS_freeaddrinfo+0x14>
            }
        }
    }
 80092d2:	bf00      	nop
 80092d4:	3710      	adds	r7, #16
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}

080092da <ulDNSHandlePacket>:
 * @param[in] pxNetworkBuffer The network buffer to be parsed.
 * @return Always pdFAIL to indicate that the packet was not consumed and must
 *         be released by the caller.
 */
    uint32_t ulDNSHandlePacket( const NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 80092da:	b580      	push	{r7, lr}
 80092dc:	b088      	sub	sp, #32
 80092de:	af02      	add	r7, sp, #8
 80092e0:	6078      	str	r0, [r7, #4]
        uint8_t * pucPayLoadBuffer;
        size_t uxPayloadSize;
        size_t uxUDPPacketSize = ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer ) + ipSIZE_OF_UDP_HEADER;
 80092e2:	6878      	ldr	r0, [r7, #4]
 80092e4:	f001 fd1e 	bl	800ad24 <uxIPHeaderSizePacket>
 80092e8:	4603      	mov	r3, r0
 80092ea:	3316      	adds	r3, #22
 80092ec:	617b      	str	r3, [r7, #20]

        /* Only proceed if the payload length indicated in the header
         * appears to be valid. */
        if( pxNetworkBuffer->xDataLength >= uxUDPPacketSize )
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092f2:	697a      	ldr	r2, [r7, #20]
 80092f4:	429a      	cmp	r2, r3
 80092f6:	d81f      	bhi.n	8009338 <ulDNSHandlePacket+0x5e>
        {
            uxPayloadSize = pxNetworkBuffer->xDataLength - uxUDPPacketSize;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	1ad3      	subs	r3, r2, r3
 8009300:	613b      	str	r3, [r7, #16]

            if( uxPayloadSize >= sizeof( DNSMessage_t ) )
 8009302:	693b      	ldr	r3, [r7, #16]
 8009304:	2b0b      	cmp	r3, #11
 8009306:	d917      	bls.n	8009338 <ulDNSHandlePacket+0x5e>
            {
                struct freertos_addrinfo * pxAddressInfo = NULL;
 8009308:	2300      	movs	r3, #0
 800930a:	60bb      	str	r3, [r7, #8]
                pucPayLoadBuffer = &( pxNetworkBuffer->pucEthernetBuffer[ uxUDPPacketSize ] );
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009310:	697b      	ldr	r3, [r7, #20]
 8009312:	4413      	add	r3, r2
 8009314:	60fb      	str	r3, [r7, #12]
                /* The parameter pdFALSE indicates that the reply was not expected. */
                ( void ) DNS_ParseDNSReply( pucPayLoadBuffer,
                                            uxPayloadSize,
                                            &( pxAddressInfo ),
                                            pdFALSE,
                                            FreeRTOS_ntohs( pxNetworkBuffer->usPort ) );
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
                ( void ) DNS_ParseDNSReply( pucPayLoadBuffer,
 800931a:	f107 0208 	add.w	r2, r7, #8
 800931e:	9300      	str	r3, [sp, #0]
 8009320:	2300      	movs	r3, #0
 8009322:	6939      	ldr	r1, [r7, #16]
 8009324:	68f8      	ldr	r0, [r7, #12]
 8009326:	f000 fbdf 	bl	8009ae8 <DNS_ParseDNSReply>

                if( pxAddressInfo != NULL )
 800932a:	68bb      	ldr	r3, [r7, #8]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d003      	beq.n	8009338 <ulDNSHandlePacket+0x5e>
                {
                    FreeRTOS_freeaddrinfo( pxAddressInfo );
 8009330:	68bb      	ldr	r3, [r7, #8]
 8009332:	4618      	mov	r0, r3
 8009334:	f7ff ffb8 	bl	80092a8 <FreeRTOS_freeaddrinfo>
                }
            }
        }

        /* The packet was not consumed. */
        return pdFAIL;
 8009338:	2300      	movs	r3, #0
    }
 800933a:	4618      	mov	r0, r3
 800933c:	3718      	adds	r7, #24
 800933e:	46bd      	mov	sp, r7
 8009340:	bd80      	pop	{r7, pc}

08009342 <FreeRTOS_dns_update>:
    BaseType_t FreeRTOS_dns_update( const char * pcName,
                                    IPv46_Address_t * pxIP,
                                    uint32_t ulTTL,
                                    BaseType_t xLookUp,
                                    struct freertos_addrinfo ** ppxAddressInfo )
    {
 8009342:	b580      	push	{r7, lr}
 8009344:	b086      	sub	sp, #24
 8009346:	af02      	add	r7, sp, #8
 8009348:	60f8      	str	r0, [r7, #12]
 800934a:	60b9      	str	r1, [r7, #8]
 800934c:	607a      	str	r2, [r7, #4]
 800934e:	603b      	str	r3, [r7, #0]
        /* _HT_ we can as well remove the parameter 'xLookUp'. */
        ( void ) xLookUp;
        ( void ) FreeRTOS_ProcessDNSCache( pcName,
 8009350:	69bb      	ldr	r3, [r7, #24]
 8009352:	9300      	str	r3, [sp, #0]
 8009354:	2300      	movs	r3, #0
 8009356:	687a      	ldr	r2, [r7, #4]
 8009358:	68b9      	ldr	r1, [r7, #8]
 800935a:	68f8      	ldr	r0, [r7, #12]
 800935c:	f000 f818 	bl	8009390 <FreeRTOS_ProcessDNSCache>
                                           pxIP,
                                           ulTTL,
                                           pdFALSE,
                                           ppxAddressInfo );
        return pdTRUE;
 8009360:	2301      	movs	r3, #1
    }
 8009362:	4618      	mov	r0, r3
 8009364:	3710      	adds	r7, #16
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}
	...

0800936c <FreeRTOS_dnsclear>:
/**
 * @brief perform a dns clear in the local cache
 * @post the global structure \a xDNSCache is modified
 */
    void FreeRTOS_dnsclear( void )
    {
 800936c:	b580      	push	{r7, lr}
 800936e:	af00      	add	r7, sp, #0
        ( void ) memset( xDNSCache, 0x0, sizeof( xDNSCache ) );
 8009370:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8009374:	2100      	movs	r1, #0
 8009376:	4804      	ldr	r0, [pc, #16]	@ (8009388 <FreeRTOS_dnsclear+0x1c>)
 8009378:	f00f fb54 	bl	8018a24 <memset>
        uxFreeEntry = 0U;
 800937c:	4b03      	ldr	r3, [pc, #12]	@ (800938c <FreeRTOS_dnsclear+0x20>)
 800937e:	2200      	movs	r2, #0
 8009380:	601a      	str	r2, [r3, #0]
    }
 8009382:	bf00      	nop
 8009384:	bd80      	pop	{r7, pc}
 8009386:	bf00      	nop
 8009388:	20000fe8 	.word	0x20000fe8
 800938c:	20001240 	.word	0x20001240

08009390 <FreeRTOS_ProcessDNSCache>:
    BaseType_t FreeRTOS_ProcessDNSCache( const char * pcName,
                                         IPv46_Address_t * pxIP,
                                         uint32_t ulTTL,
                                         BaseType_t xLookUp,
                                         struct freertos_addrinfo ** ppxAddressInfo )
    {
 8009390:	b580      	push	{r7, lr}
 8009392:	b098      	sub	sp, #96	@ 0x60
 8009394:	af00      	add	r7, sp, #0
 8009396:	60f8      	str	r0, [r7, #12]
 8009398:	60b9      	str	r1, [r7, #8]
 800939a:	607a      	str	r2, [r7, #4]
 800939c:	603b      	str	r3, [r7, #0]
        UBaseType_t uxIndex;
        BaseType_t xResult;
        /* Get the current time in clock-ticks. */
        TickType_t xCurrentTickCount = xTaskGetTickCount();
 800939e:	f00d f8a7 	bl	80164f0 <xTaskGetTickCount>
 80093a2:	65f8      	str	r0, [r7, #92]	@ 0x5c
        /* In milliseconds. */
        uint32_t ulCurrentTimeSeconds;

        configASSERT( ( pcName != NULL ) );
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d10d      	bne.n	80093c6 <FreeRTOS_ProcessDNSCache+0x36>
	__asm volatile
 80093aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093ae:	b672      	cpsid	i
 80093b0:	f383 8811 	msr	BASEPRI, r3
 80093b4:	f3bf 8f6f 	isb	sy
 80093b8:	f3bf 8f4f 	dsb	sy
 80093bc:	b662      	cpsie	i
 80093be:	64fb      	str	r3, [r7, #76]	@ 0x4c
}
 80093c0:	bf00      	nop
 80093c2:	bf00      	nop
 80093c4:	e7fd      	b.n	80093c2 <FreeRTOS_ProcessDNSCache+0x32>

        if( xLookUp != pdFALSE )
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d002      	beq.n	80093d2 <FreeRTOS_ProcessDNSCache+0x42>
        {
            pxIP->xIPAddress.ulIP_IPv4 = 0U;
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	2200      	movs	r2, #0
 80093d0:	601a      	str	r2, [r3, #0]
        }

        ulCurrentTimeSeconds = ( uint32_t ) ( ( xCurrentTickCount / configTICK_RATE_HZ ) );
 80093d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80093d4:	4a26      	ldr	r2, [pc, #152]	@ (8009470 <FreeRTOS_ProcessDNSCache+0xe0>)
 80093d6:	fba2 2303 	umull	r2, r3, r2, r3
 80093da:	099b      	lsrs	r3, r3, #6
 80093dc:	65bb      	str	r3, [r7, #88]	@ 0x58
        xResult = prvFindEntryIndex( pcName, pxIP, &uxIndex );
 80093de:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80093e2:	461a      	mov	r2, r3
 80093e4:	68b9      	ldr	r1, [r7, #8]
 80093e6:	68f8      	ldr	r0, [r7, #12]
 80093e8:	f000 f844 	bl	8009474 <prvFindEntryIndex>
 80093ec:	6578      	str	r0, [r7, #84]	@ 0x54

        if( xResult == pdTRUE )
 80093ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80093f0:	2b01      	cmp	r3, #1
 80093f2:	d110      	bne.n	8009416 <FreeRTOS_ProcessDNSCache+0x86>
        { /* Element found */
            /* Is this function called for a lookup or to add/update an IP address? */
            if( xLookUp == pdTRUE )
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	2b01      	cmp	r3, #1
 80093f8:	d106      	bne.n	8009408 <FreeRTOS_ProcessDNSCache+0x78>
            {
                /* This statement can only be reached when xResult is true; which
                 * implies that the entry is present and a 'get' operation will result
                 * in success. Therefore, it is safe to ignore the return value of the
                 * below function. */
                ( void ) prvGetCacheIPEntry( uxIndex,
 80093fa:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80093fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80093fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009400:	68b9      	ldr	r1, [r7, #8]
 8009402:	f000 f87f 	bl	8009504 <prvGetCacheIPEntry>
 8009406:	e013      	b.n	8009430 <FreeRTOS_ProcessDNSCache+0xa0>
                                             ulCurrentTimeSeconds,
                                             ppxAddressInfo );
            }
            else
            {
                prvUpdateCacheEntry( uxIndex,
 8009408:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800940a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800940c:	68ba      	ldr	r2, [r7, #8]
 800940e:	6879      	ldr	r1, [r7, #4]
 8009410:	f000 f8ca 	bl	80095a8 <prvUpdateCacheEntry>
 8009414:	e00c      	b.n	8009430 <FreeRTOS_ProcessDNSCache+0xa0>
                                     ulCurrentTimeSeconds );
            }
        }
        else /* Element not Found xResult = pdFALSE */
        {
            if( xLookUp == pdTRUE )
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	2b01      	cmp	r3, #1
 800941a:	d103      	bne.n	8009424 <FreeRTOS_ProcessDNSCache+0x94>
            {
                pxIP->xIPAddress.ulIP_IPv4 = 0U;
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	2200      	movs	r2, #0
 8009420:	601a      	str	r2, [r3, #0]
 8009422:	e005      	b.n	8009430 <FreeRTOS_ProcessDNSCache+0xa0>
            }
            else
            {
                prvInsertCacheEntry( pcName,
 8009424:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009426:	68ba      	ldr	r2, [r7, #8]
 8009428:	6879      	ldr	r1, [r7, #4]
 800942a:	68f8      	ldr	r0, [r7, #12]
 800942c:	f000 f8f2 	bl	8009614 <prvInsertCacheEntry>
                                     ulCurrentTimeSeconds );
            }
        }

        #if ( ipconfigHAS_DEBUG_PRINTF != 0 )
            if( ( xLookUp == pdFALSE ) || ( pxIP->xIPAddress.ulIP_IPv4 != 0U ) )
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d003      	beq.n	800943e <FreeRTOS_ProcessDNSCache+0xae>
 8009436:	68bb      	ldr	r3, [r7, #8]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d012      	beq.n	8009464 <FreeRTOS_ProcessDNSCache+0xd4>
            {
                char pcAddress[ 40 ];
                IP_Address_t xAddress;
                BaseType_t xFamily = FREERTOS_AF_INET;
 800943e:	2302      	movs	r3, #2
 8009440:	653b      	str	r3, [r7, #80]	@ 0x50

                switch( pxIP->xIs_IPv6 )
 8009442:	68bb      	ldr	r3, [r7, #8]
 8009444:	691b      	ldr	r3, [r3, #16]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d103      	bne.n	8009452 <FreeRTOS_ProcessDNSCache+0xc2>
                            break;
                    #endif /* if ( ipconfigUSE_IPv6 != 0 ) */

                    #if ( ipconfigUSE_IPv4 != 0 )
                        case pdFALSE:
                            xAddress.ulIP_IPv4 = pxIP->xIPAddress.ulIP_IPv4;
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	63bb      	str	r3, [r7, #56]	@ 0x38
                            break;
 8009450:	e000      	b.n	8009454 <FreeRTOS_ProcessDNSCache+0xc4>
                    #endif /* if ( ipconfigUSE_IPv4 != 0 ) */

                    default:
                        /* MISRA 16.4 Compliance */
                        FreeRTOS_debug_printf( ( "FreeRTOS_ProcessDNSCache: Undefined IP Type \n" ) );
                        break;
 8009452:	bf00      	nop
                }

                ( void ) FreeRTOS_inet_ntop( xFamily,
 8009454:	f107 0210 	add.w	r2, r7, #16
 8009458:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 800945c:	2328      	movs	r3, #40	@ 0x28
 800945e:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8009460:	f004 f930 	bl	800d6c4 <FreeRTOS_inet_ntop>
                                         pcAddress,
                                         ( unsigned ) FreeRTOS_ntohl( ulTTL ) ) );
            }
        #endif /* ( ipconfigHAS_DEBUG_PRINTF != 0 ) */

        return xResult;
 8009464:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
    }
 8009466:	4618      	mov	r0, r3
 8009468:	3760      	adds	r7, #96	@ 0x60
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}
 800946e:	bf00      	nop
 8009470:	10624dd3 	.word	0x10624dd3

08009474 <prvFindEntryIndex>:
 * @returns res pdTRUE if index in found else pdFALSE
 */
    static BaseType_t prvFindEntryIndex( const char * pcName,
                                         const IPv46_Address_t * pxIP,
                                         UBaseType_t * uxResult )
    {
 8009474:	b580      	push	{r7, lr}
 8009476:	b086      	sub	sp, #24
 8009478:	af00      	add	r7, sp, #0
 800947a:	60f8      	str	r0, [r7, #12]
 800947c:	60b9      	str	r1, [r7, #8]
 800947e:	607a      	str	r2, [r7, #4]
        BaseType_t xReturn = pdFALSE;
 8009480:	2300      	movs	r3, #0
 8009482:	617b      	str	r3, [r7, #20]
        UBaseType_t uxIndex;

        /* For each entry in the DNS cache table. */
        for( uxIndex = 0; uxIndex < ipconfigDNS_CACHE_ENTRIES; uxIndex++ )
 8009484:	2300      	movs	r3, #0
 8009486:	613b      	str	r3, [r7, #16]
 8009488:	e031      	b.n	80094ee <prvFindEntryIndex+0x7a>
        {
            if( xDNSCache[ uxIndex ].pcName[ 0 ] == ( char ) 0 )
 800948a:	491d      	ldr	r1, [pc, #116]	@ (8009500 <prvFindEntryIndex+0x8c>)
 800948c:	693a      	ldr	r2, [r7, #16]
 800948e:	4613      	mov	r3, r2
 8009490:	011b      	lsls	r3, r3, #4
 8009492:	1a9b      	subs	r3, r3, r2
 8009494:	009b      	lsls	r3, r3, #2
 8009496:	440b      	add	r3, r1
 8009498:	3314      	adds	r3, #20
 800949a:	781b      	ldrb	r3, [r3, #0]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d022      	beq.n	80094e6 <prvFindEntryIndex+0x72>
            { /* empty slot */
                continue;
            }

            if( strcmp( xDNSCache[ uxIndex ].pcName, pcName ) == 0 )
 80094a0:	693a      	ldr	r2, [r7, #16]
 80094a2:	4613      	mov	r3, r2
 80094a4:	011b      	lsls	r3, r3, #4
 80094a6:	1a9b      	subs	r3, r3, r2
 80094a8:	009b      	lsls	r3, r3, #2
 80094aa:	3310      	adds	r3, #16
 80094ac:	4a14      	ldr	r2, [pc, #80]	@ (8009500 <prvFindEntryIndex+0x8c>)
 80094ae:	4413      	add	r3, r2
 80094b0:	3304      	adds	r3, #4
 80094b2:	68f9      	ldr	r1, [r7, #12]
 80094b4:	4618      	mov	r0, r3
 80094b6:	f7f6 fec3 	bl	8000240 <strcmp>
 80094ba:	4603      	mov	r3, r0
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d113      	bne.n	80094e8 <prvFindEntryIndex+0x74>
            { /* hostname found */
                /* IPv6 is enabled, See if the cache entry has the correct type. */
                if( pxIP->xIs_IPv6 == xDNSCache[ uxIndex ].xAddresses[ 0 ].xIs_IPv6 )
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	6919      	ldr	r1, [r3, #16]
 80094c4:	480e      	ldr	r0, [pc, #56]	@ (8009500 <prvFindEntryIndex+0x8c>)
 80094c6:	693a      	ldr	r2, [r7, #16]
 80094c8:	4613      	mov	r3, r2
 80094ca:	011b      	lsls	r3, r3, #4
 80094cc:	1a9b      	subs	r3, r3, r2
 80094ce:	009b      	lsls	r3, r3, #2
 80094d0:	4403      	add	r3, r0
 80094d2:	3310      	adds	r3, #16
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	4299      	cmp	r1, r3
 80094d8:	d106      	bne.n	80094e8 <prvFindEntryIndex+0x74>
                {
                    xReturn = pdTRUE;
 80094da:	2301      	movs	r3, #1
 80094dc:	617b      	str	r3, [r7, #20]
                    *uxResult = uxIndex;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	693a      	ldr	r2, [r7, #16]
 80094e2:	601a      	str	r2, [r3, #0]
                    break;
 80094e4:	e006      	b.n	80094f4 <prvFindEntryIndex+0x80>
                continue;
 80094e6:	bf00      	nop
        for( uxIndex = 0; uxIndex < ipconfigDNS_CACHE_ENTRIES; uxIndex++ )
 80094e8:	693b      	ldr	r3, [r7, #16]
 80094ea:	3301      	adds	r3, #1
 80094ec:	613b      	str	r3, [r7, #16]
 80094ee:	693b      	ldr	r3, [r7, #16]
 80094f0:	2b09      	cmp	r3, #9
 80094f2:	d9ca      	bls.n	800948a <prvFindEntryIndex+0x16>
                }
            }
        }

        return xReturn;
 80094f4:	697b      	ldr	r3, [r7, #20]
    }
 80094f6:	4618      	mov	r0, r3
 80094f8:	3718      	adds	r7, #24
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bd80      	pop	{r7, pc}
 80094fe:	bf00      	nop
 8009500:	20000fe8 	.word	0x20000fe8

08009504 <prvGetCacheIPEntry>:

    static BaseType_t prvGetCacheIPEntry( UBaseType_t uxIndex,
                                          IPv46_Address_t * pxIP,
                                          uint32_t ulCurrentTimeSeconds,
                                          struct freertos_addrinfo ** ppxAddressInfo )
    {
 8009504:	b580      	push	{r7, lr}
 8009506:	b088      	sub	sp, #32
 8009508:	af00      	add	r7, sp, #0
 800950a:	60f8      	str	r0, [r7, #12]
 800950c:	60b9      	str	r1, [r7, #8]
 800950e:	607a      	str	r2, [r7, #4]
 8009510:	603b      	str	r3, [r7, #0]
        BaseType_t isRead;
        uint32_t ulIPAddressIndex = 0;
 8009512:	2300      	movs	r3, #0
 8009514:	61bb      	str	r3, [r7, #24]
        uint32_t ulAge = ulCurrentTimeSeconds - xDNSCache[ uxIndex ].ulTimeWhenAddedInSeconds;
 8009516:	4923      	ldr	r1, [pc, #140]	@ (80095a4 <prvGetCacheIPEntry+0xa0>)
 8009518:	68fa      	ldr	r2, [r7, #12]
 800951a:	4613      	mov	r3, r2
 800951c:	011b      	lsls	r3, r3, #4
 800951e:	1a9b      	subs	r3, r3, r2
 8009520:	009b      	lsls	r3, r3, #2
 8009522:	440b      	add	r3, r1
 8009524:	3338      	adds	r3, #56	@ 0x38
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	687a      	ldr	r2, [r7, #4]
 800952a:	1ad3      	subs	r3, r2, r3
 800952c:	617b      	str	r3, [r7, #20]

        /* Confirm that the record is still fresh.
         * The field ulTTL was stored as network-endian. */
        if( ulAge < FreeRTOS_ntohl( xDNSCache[ uxIndex ].ulTTL ) )
 800952e:	491d      	ldr	r1, [pc, #116]	@ (80095a4 <prvGetCacheIPEntry+0xa0>)
 8009530:	68fa      	ldr	r2, [r7, #12]
 8009532:	4613      	mov	r3, r2
 8009534:	011b      	lsls	r3, r3, #4
 8009536:	1a9b      	subs	r3, r3, r2
 8009538:	009b      	lsls	r3, r3, #2
 800953a:	440b      	add	r3, r1
 800953c:	3334      	adds	r3, #52	@ 0x34
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	697a      	ldr	r2, [r7, #20]
 8009542:	429a      	cmp	r2, r3
 8009544:	d21d      	bcs.n	8009582 <prvGetCacheIPEntry+0x7e>
                ulIPAddressIndex = ucIndex;

                xDNSCache[ uxIndex ].ucCurrentIPAddress++;
            #endif /* if ( ipconfigDNS_CACHE_ADDRESSES_PER_ENTRY > 1 ) */

            ( void ) memcpy( pxIP, &( xDNSCache[ uxIndex ].xAddresses[ ulIPAddressIndex ] ), sizeof( *pxIP ) );
 8009546:	69bb      	ldr	r3, [r7, #24]
 8009548:	461a      	mov	r2, r3
 800954a:	0092      	lsls	r2, r2, #2
 800954c:	441a      	add	r2, r3
 800954e:	0093      	lsls	r3, r2, #2
 8009550:	461a      	mov	r2, r3
 8009552:	68f9      	ldr	r1, [r7, #12]
 8009554:	460b      	mov	r3, r1
 8009556:	011b      	lsls	r3, r3, #4
 8009558:	1a5b      	subs	r3, r3, r1
 800955a:	009b      	lsls	r3, r3, #2
 800955c:	4413      	add	r3, r2
 800955e:	4a11      	ldr	r2, [pc, #68]	@ (80095a4 <prvGetCacheIPEntry+0xa0>)
 8009560:	4413      	add	r3, r2
 8009562:	2214      	movs	r2, #20
 8009564:	4619      	mov	r1, r3
 8009566:	68b8      	ldr	r0, [r7, #8]
 8009568:	f00f fb37 	bl	8018bda <memcpy>
            isRead = pdTRUE;
 800956c:	2301      	movs	r3, #1
 800956e:	61fb      	str	r3, [r7, #28]

            if( ppxAddressInfo != NULL )
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d011      	beq.n	800959a <prvGetCacheIPEntry+0x96>
            {
                /* Copy all entries from position 'uxIndex' to a linked struct addrinfo. */
                prvReadDNSCache( ( BaseType_t ) uxIndex, ppxAddressInfo );
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	6839      	ldr	r1, [r7, #0]
 800957a:	4618      	mov	r0, r3
 800957c:	f000 f89e 	bl	80096bc <prvReadDNSCache>
 8009580:	e00b      	b.n	800959a <prvGetCacheIPEntry+0x96>
            }
        }
        else
        {
            /* Age out the old cached record. */
            xDNSCache[ uxIndex ].pcName[ 0 ] = ( char ) 0;
 8009582:	4908      	ldr	r1, [pc, #32]	@ (80095a4 <prvGetCacheIPEntry+0xa0>)
 8009584:	68fa      	ldr	r2, [r7, #12]
 8009586:	4613      	mov	r3, r2
 8009588:	011b      	lsls	r3, r3, #4
 800958a:	1a9b      	subs	r3, r3, r2
 800958c:	009b      	lsls	r3, r3, #2
 800958e:	440b      	add	r3, r1
 8009590:	3314      	adds	r3, #20
 8009592:	2200      	movs	r2, #0
 8009594:	701a      	strb	r2, [r3, #0]
            isRead = pdFALSE;
 8009596:	2300      	movs	r3, #0
 8009598:	61fb      	str	r3, [r7, #28]
        }

        return isRead;
 800959a:	69fb      	ldr	r3, [r7, #28]
    }
 800959c:	4618      	mov	r0, r3
 800959e:	3720      	adds	r7, #32
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd80      	pop	{r7, pc}
 80095a4:	20000fe8 	.word	0x20000fe8

080095a8 <prvUpdateCacheEntry>:
 */
    static void prvUpdateCacheEntry( UBaseType_t uxIndex,
                                     uint32_t ulTTL,
                                     const IPv46_Address_t * pxIP,
                                     uint32_t ulCurrentTimeSeconds )
    {
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b086      	sub	sp, #24
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	60f8      	str	r0, [r7, #12]
 80095b0:	60b9      	str	r1, [r7, #8]
 80095b2:	607a      	str	r2, [r7, #4]
 80095b4:	603b      	str	r3, [r7, #0]
        uint32_t ulIPAddressIndex = 0;
 80095b6:	2300      	movs	r3, #0
 80095b8:	617b      	str	r3, [r7, #20]
                 * slots they will overwrite entry 0 */
                ulIPAddressIndex = xDNSCache[ uxIndex ].ucNumIPAddresses;
                xDNSCache[ uxIndex ].ucNumIPAddresses++;
            }
        #endif
        ( void ) memcpy( &( xDNSCache[ uxIndex ].xAddresses[ ulIPAddressIndex ] ), pxIP, sizeof( *pxIP ) );
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	461a      	mov	r2, r3
 80095be:	0092      	lsls	r2, r2, #2
 80095c0:	441a      	add	r2, r3
 80095c2:	0093      	lsls	r3, r2, #2
 80095c4:	461a      	mov	r2, r3
 80095c6:	68f9      	ldr	r1, [r7, #12]
 80095c8:	460b      	mov	r3, r1
 80095ca:	011b      	lsls	r3, r3, #4
 80095cc:	1a5b      	subs	r3, r3, r1
 80095ce:	009b      	lsls	r3, r3, #2
 80095d0:	4413      	add	r3, r2
 80095d2:	4a0f      	ldr	r2, [pc, #60]	@ (8009610 <prvUpdateCacheEntry+0x68>)
 80095d4:	4413      	add	r3, r2
 80095d6:	2214      	movs	r2, #20
 80095d8:	6879      	ldr	r1, [r7, #4]
 80095da:	4618      	mov	r0, r3
 80095dc:	f00f fafd 	bl	8018bda <memcpy>
        xDNSCache[ uxIndex ].ulTTL = ulTTL;
 80095e0:	490b      	ldr	r1, [pc, #44]	@ (8009610 <prvUpdateCacheEntry+0x68>)
 80095e2:	68fa      	ldr	r2, [r7, #12]
 80095e4:	4613      	mov	r3, r2
 80095e6:	011b      	lsls	r3, r3, #4
 80095e8:	1a9b      	subs	r3, r3, r2
 80095ea:	009b      	lsls	r3, r3, #2
 80095ec:	440b      	add	r3, r1
 80095ee:	3334      	adds	r3, #52	@ 0x34
 80095f0:	68ba      	ldr	r2, [r7, #8]
 80095f2:	601a      	str	r2, [r3, #0]
        xDNSCache[ uxIndex ].ulTimeWhenAddedInSeconds = ulCurrentTimeSeconds;
 80095f4:	4906      	ldr	r1, [pc, #24]	@ (8009610 <prvUpdateCacheEntry+0x68>)
 80095f6:	68fa      	ldr	r2, [r7, #12]
 80095f8:	4613      	mov	r3, r2
 80095fa:	011b      	lsls	r3, r3, #4
 80095fc:	1a9b      	subs	r3, r3, r2
 80095fe:	009b      	lsls	r3, r3, #2
 8009600:	440b      	add	r3, r1
 8009602:	3338      	adds	r3, #56	@ 0x38
 8009604:	683a      	ldr	r2, [r7, #0]
 8009606:	601a      	str	r2, [r3, #0]
    }
 8009608:	bf00      	nop
 800960a:	3718      	adds	r7, #24
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}
 8009610:	20000fe8 	.word	0x20000fe8

08009614 <prvInsertCacheEntry>:
 */
    static void prvInsertCacheEntry( const char * pcName,
                                     uint32_t ulTTL,
                                     const IPv46_Address_t * pxIP,
                                     uint32_t ulCurrentTimeSeconds )
    {
 8009614:	b580      	push	{r7, lr}
 8009616:	b084      	sub	sp, #16
 8009618:	af00      	add	r7, sp, #0
 800961a:	60f8      	str	r0, [r7, #12]
 800961c:	60b9      	str	r1, [r7, #8]
 800961e:	607a      	str	r2, [r7, #4]
 8009620:	603b      	str	r3, [r7, #0]
        /* Add or update the item. */
        if( strlen( pcName ) < ( size_t ) ipconfigDNS_CACHE_NAME_LENGTH )
 8009622:	68f8      	ldr	r0, [r7, #12]
 8009624:	f7f6 fe16 	bl	8000254 <strlen>
 8009628:	4603      	mov	r3, r0
 800962a:	2b1d      	cmp	r3, #29
 800962c:	d83d      	bhi.n	80096aa <prvInsertCacheEntry+0x96>
        {
            ( void ) strncpy( xDNSCache[ uxFreeEntry ].pcName, pcName, ipconfigDNS_CACHE_NAME_LENGTH );
 800962e:	4b21      	ldr	r3, [pc, #132]	@ (80096b4 <prvInsertCacheEntry+0xa0>)
 8009630:	681a      	ldr	r2, [r3, #0]
 8009632:	4613      	mov	r3, r2
 8009634:	011b      	lsls	r3, r3, #4
 8009636:	1a9b      	subs	r3, r3, r2
 8009638:	009b      	lsls	r3, r3, #2
 800963a:	3310      	adds	r3, #16
 800963c:	4a1e      	ldr	r2, [pc, #120]	@ (80096b8 <prvInsertCacheEntry+0xa4>)
 800963e:	4413      	add	r3, r2
 8009640:	3304      	adds	r3, #4
 8009642:	221e      	movs	r2, #30
 8009644:	68f9      	ldr	r1, [r7, #12]
 8009646:	4618      	mov	r0, r3
 8009648:	f00f f9f4 	bl	8018a34 <strncpy>
            ( void ) memcpy( &( xDNSCache[ uxFreeEntry ].xAddresses[ 0 ] ), pxIP, sizeof( *pxIP ) );
 800964c:	4b19      	ldr	r3, [pc, #100]	@ (80096b4 <prvInsertCacheEntry+0xa0>)
 800964e:	681a      	ldr	r2, [r3, #0]
 8009650:	4613      	mov	r3, r2
 8009652:	011b      	lsls	r3, r3, #4
 8009654:	1a9b      	subs	r3, r3, r2
 8009656:	009b      	lsls	r3, r3, #2
 8009658:	4a17      	ldr	r2, [pc, #92]	@ (80096b8 <prvInsertCacheEntry+0xa4>)
 800965a:	4413      	add	r3, r2
 800965c:	2214      	movs	r2, #20
 800965e:	6879      	ldr	r1, [r7, #4]
 8009660:	4618      	mov	r0, r3
 8009662:	f00f faba 	bl	8018bda <memcpy>

            xDNSCache[ uxFreeEntry ].ulTTL = ulTTL;
 8009666:	4b13      	ldr	r3, [pc, #76]	@ (80096b4 <prvInsertCacheEntry+0xa0>)
 8009668:	681a      	ldr	r2, [r3, #0]
 800966a:	4913      	ldr	r1, [pc, #76]	@ (80096b8 <prvInsertCacheEntry+0xa4>)
 800966c:	4613      	mov	r3, r2
 800966e:	011b      	lsls	r3, r3, #4
 8009670:	1a9b      	subs	r3, r3, r2
 8009672:	009b      	lsls	r3, r3, #2
 8009674:	440b      	add	r3, r1
 8009676:	3334      	adds	r3, #52	@ 0x34
 8009678:	68ba      	ldr	r2, [r7, #8]
 800967a:	601a      	str	r2, [r3, #0]
            xDNSCache[ uxFreeEntry ].ulTimeWhenAddedInSeconds = ulCurrentTimeSeconds;
 800967c:	4b0d      	ldr	r3, [pc, #52]	@ (80096b4 <prvInsertCacheEntry+0xa0>)
 800967e:	681a      	ldr	r2, [r3, #0]
 8009680:	490d      	ldr	r1, [pc, #52]	@ (80096b8 <prvInsertCacheEntry+0xa4>)
 8009682:	4613      	mov	r3, r2
 8009684:	011b      	lsls	r3, r3, #4
 8009686:	1a9b      	subs	r3, r3, r2
 8009688:	009b      	lsls	r3, r3, #2
 800968a:	440b      	add	r3, r1
 800968c:	3338      	adds	r3, #56	@ 0x38
 800968e:	683a      	ldr	r2, [r7, #0]
 8009690:	601a      	str	r2, [r3, #0]
                ( void ) memset( &xDNSCache[ uxFreeEntry ].xAddresses[ 1 ],
                                 0,
                                 sizeof( xDNSCache[ uxFreeEntry ].xAddresses[ 1 ] ) *
                                 ( ( uint32_t ) ipconfigDNS_CACHE_ADDRESSES_PER_ENTRY - 1U ) );
            #endif
            uxFreeEntry++;
 8009692:	4b08      	ldr	r3, [pc, #32]	@ (80096b4 <prvInsertCacheEntry+0xa0>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	3301      	adds	r3, #1
 8009698:	4a06      	ldr	r2, [pc, #24]	@ (80096b4 <prvInsertCacheEntry+0xa0>)
 800969a:	6013      	str	r3, [r2, #0]

            if( uxFreeEntry == ipconfigDNS_CACHE_ENTRIES )
 800969c:	4b05      	ldr	r3, [pc, #20]	@ (80096b4 <prvInsertCacheEntry+0xa0>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	2b0a      	cmp	r3, #10
 80096a2:	d102      	bne.n	80096aa <prvInsertCacheEntry+0x96>
            {
                uxFreeEntry = 0;
 80096a4:	4b03      	ldr	r3, [pc, #12]	@ (80096b4 <prvInsertCacheEntry+0xa0>)
 80096a6:	2200      	movs	r2, #0
 80096a8:	601a      	str	r2, [r3, #0]
            }
        }
    }
 80096aa:	bf00      	nop
 80096ac:	3710      	adds	r7, #16
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}
 80096b2:	bf00      	nop
 80096b4:	20001240 	.word	0x20001240
 80096b8:	20000fe8 	.word	0x20000fe8

080096bc <prvReadDNSCache>:
 * @param[in] uxIndex The index from where entries must be copied.
 * @param[out] ppxAddressInfo Target to store the DNS entries.
 */
    static void prvReadDNSCache( BaseType_t uxIndex,
                                 struct freertos_addrinfo ** ppxAddressInfo )
    {
 80096bc:	b580      	push	{r7, lr}
 80096be:	b088      	sub	sp, #32
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
 80096c4:	6039      	str	r1, [r7, #0]
        size_t uxIPAddressIndex;
        size_t uxNumIPAddresses = 1U;
 80096c6:	2301      	movs	r3, #1
 80096c8:	613b      	str	r3, [r7, #16]
        const IPv46_Address_t * pxAddresses;
        struct freertos_addrinfo * pxNewAddress = NULL;
 80096ca:	2300      	movs	r3, #0
 80096cc:	61bb      	str	r3, [r7, #24]
        struct freertos_addrinfo ** ppxLastAddress = ppxAddressInfo;
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	617b      	str	r3, [r7, #20]
                /* Make this a configASSERT()? */
                uxNumIPAddresses = ipconfigDNS_CACHE_ADDRESSES_PER_ENTRY;
            }
        #endif /* ( ipconfigDNS_CACHE_ADDRESSES_PER_ENTRY > 1 ) */

        for( uxIPAddressIndex = 0; uxIPAddressIndex < uxNumIPAddresses; uxIPAddressIndex++ )
 80096d2:	2300      	movs	r3, #0
 80096d4:	61fb      	str	r3, [r7, #28]
 80096d6:	e031      	b.n	800973c <prvReadDNSCache+0x80>
        {
            pxAddresses = &( xDNSCache[ uxIndex ].xAddresses[ uxIPAddressIndex ] );
 80096d8:	69fb      	ldr	r3, [r7, #28]
 80096da:	461a      	mov	r2, r3
 80096dc:	0092      	lsls	r2, r2, #2
 80096de:	441a      	add	r2, r3
 80096e0:	0093      	lsls	r3, r2, #2
 80096e2:	461a      	mov	r2, r3
 80096e4:	6879      	ldr	r1, [r7, #4]
 80096e6:	460b      	mov	r3, r1
 80096e8:	011b      	lsls	r3, r3, #4
 80096ea:	1a5b      	subs	r3, r3, r1
 80096ec:	009b      	lsls	r3, r3, #2
 80096ee:	4413      	add	r3, r2
 80096f0:	4a17      	ldr	r2, [pc, #92]	@ (8009750 <prvReadDNSCache+0x94>)
 80096f2:	4413      	add	r3, r2
 80096f4:	60fb      	str	r3, [r7, #12]

            switch( pxAddresses->xIs_IPv6 ) /* LCOV_EXCL_BR_LINE - xIs_IPv6 is always either pdFALSE or pdTRUE. */
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	691b      	ldr	r3, [r3, #16]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d111      	bne.n	8009722 <prvReadDNSCache+0x66>
            {
                #if ( ipconfigUSE_IPv4 != 0 )
                    case pdFALSE:
                       {
                           const uint8_t * ucBytes = ( const uint8_t * ) &( pxAddresses->xIPAddress.ulIP_IPv4 );
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	60bb      	str	r3, [r7, #8]
                           pxNewAddress = pxNew_AddrInfo( xDNSCache[ uxIndex ].pcName, FREERTOS_AF_INET4, ucBytes );
 8009702:	687a      	ldr	r2, [r7, #4]
 8009704:	4613      	mov	r3, r2
 8009706:	011b      	lsls	r3, r3, #4
 8009708:	1a9b      	subs	r3, r3, r2
 800970a:	009b      	lsls	r3, r3, #2
 800970c:	3310      	adds	r3, #16
 800970e:	4a10      	ldr	r2, [pc, #64]	@ (8009750 <prvReadDNSCache+0x94>)
 8009710:	4413      	add	r3, r2
 8009712:	3304      	adds	r3, #4
 8009714:	68ba      	ldr	r2, [r7, #8]
 8009716:	2102      	movs	r1, #2
 8009718:	4618      	mov	r0, r3
 800971a:	f7ff fd7d 	bl	8009218 <pxNew_AddrInfo>
 800971e:	61b8      	str	r0, [r7, #24]
                       }
                       break;
 8009720:	e000      	b.n	8009724 <prvReadDNSCache+0x68>
                #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                default: /* LCOV_EXCL_LINE - xIs_IPv6 is always either pdFALSE or FREERTOS_AF_INET6. */
                    /* MISRA 16.4 Compliance */
                    FreeRTOS_debug_printf( ( "prvReadDNSCache: Undefined IP Type \n" ) );
                    break; /* LCOV_EXCL_LINE - xIs_IPv6 is always either pdFALSE or FREERTOS_AF_INET6. */
 8009722:	bf00      	nop
            }

            if( pxNewAddress == NULL )
 8009724:	69bb      	ldr	r3, [r7, #24]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d00d      	beq.n	8009746 <prvReadDNSCache+0x8a>
                /* Malloc must has failed. */
                break;
            }

            /* Set either 'ppxAddressInfo' or 'pxNewAddress->ai_next'. */
            *( ppxLastAddress ) = pxNewAddress;
 800972a:	697b      	ldr	r3, [r7, #20]
 800972c:	69ba      	ldr	r2, [r7, #24]
 800972e:	601a      	str	r2, [r3, #0]

            ppxLastAddress = &( pxNewAddress->ai_next );
 8009730:	69bb      	ldr	r3, [r7, #24]
 8009732:	331c      	adds	r3, #28
 8009734:	617b      	str	r3, [r7, #20]
        for( uxIPAddressIndex = 0; uxIPAddressIndex < uxNumIPAddresses; uxIPAddressIndex++ )
 8009736:	69fb      	ldr	r3, [r7, #28]
 8009738:	3301      	adds	r3, #1
 800973a:	61fb      	str	r3, [r7, #28]
 800973c:	69fa      	ldr	r2, [r7, #28]
 800973e:	693b      	ldr	r3, [r7, #16]
 8009740:	429a      	cmp	r2, r3
 8009742:	d3c9      	bcc.n	80096d8 <prvReadDNSCache+0x1c>
        }
    }
 8009744:	e000      	b.n	8009748 <prvReadDNSCache+0x8c>
                break;
 8009746:	bf00      	nop
    }
 8009748:	bf00      	nop
 800974a:	3720      	adds	r7, #32
 800974c:	46bd      	mov	sp, r7
 800974e:	bd80      	pop	{r7, pc}
 8009750:	20000fe8 	.word	0x20000fe8

08009754 <xDNSDoCallback>:
 *
 * @return Returns pdTRUE if uxIdentifier was recognized.
 */
    BaseType_t xDNSDoCallback( ParseSet_t * pxSet,
                               struct freertos_addrinfo * pxAddress )
    {
 8009754:	b580      	push	{r7, lr}
 8009756:	b08a      	sub	sp, #40	@ 0x28
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
 800975c:	6039      	str	r1, [r7, #0]
        BaseType_t xResult = pdFALSE;
 800975e:	2300      	movs	r3, #0
 8009760:	627b      	str	r3, [r7, #36]	@ 0x24
        const ListItem_t * pxIterator;
        const ListItem_t * pxEnd = listGET_END_MARKER( &xCallbackList );
 8009762:	4b28      	ldr	r3, [pc, #160]	@ (8009804 <xDNSDoCallback+0xb0>)
 8009764:	617b      	str	r3, [r7, #20]
        TickType_t uxIdentifier = ( TickType_t ) pxSet->pxDNSMessageHeader->usIdentifier;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	881b      	ldrh	r3, [r3, #0]
 800976c:	b29b      	uxth	r3, r3
 800976e:	613b      	str	r3, [r7, #16]

        /* While iterating through the list, the scheduler is suspended.
         * Remember which function shall be called once the scheduler is
         * running again. */
        FOnDNSEvent pCallbackFunction = NULL;
 8009770:	2300      	movs	r3, #0
 8009772:	61fb      	str	r3, [r7, #28]
        void * pvSearchID = NULL;
 8009774:	2300      	movs	r3, #0
 8009776:	61bb      	str	r3, [r7, #24]

        vTaskSuspendAll();
 8009778:	f00c fe0c 	bl	8016394 <vTaskSuspendAll>
        {
            for( pxIterator = ( const ListItem_t * ) listGET_HEAD_ENTRY( &xCallbackList );
 800977c:	4b22      	ldr	r3, [pc, #136]	@ (8009808 <xDNSDoCallback+0xb4>)
 800977e:	68db      	ldr	r3, [r3, #12]
 8009780:	623b      	str	r3, [r7, #32]
 8009782:	e029      	b.n	80097d8 <xDNSDoCallback+0x84>
                 pxIterator != ( const ListItem_t * ) pxEnd;
                 pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
            {
                BaseType_t xMatching;
                DNSCallback_t * pxCallback = ( ( DNSCallback_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 8009784:	6a3b      	ldr	r3, [r7, #32]
 8009786:	68db      	ldr	r3, [r3, #12]
 8009788:	60fb      	str	r3, [r7, #12]
                        xMatching = ( strcasecmp( pxCallback->pcName, pxSet->pcName ) == 0 ) ? pdTRUE : pdFALSE;
                    }
                    else
                #endif /* if ( ipconfigUSE_MDNS == 1 ) */
                {
                    xMatching = ( listGET_LIST_ITEM_VALUE( pxIterator ) == uxIdentifier ) ? pdTRUE : pdFALSE;
 800978a:	6a3b      	ldr	r3, [r7, #32]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	693a      	ldr	r2, [r7, #16]
 8009790:	429a      	cmp	r2, r3
 8009792:	d101      	bne.n	8009798 <xDNSDoCallback+0x44>
 8009794:	2301      	movs	r3, #1
 8009796:	e000      	b.n	800979a <xDNSDoCallback+0x46>
 8009798:	2300      	movs	r3, #0
 800979a:	60bb      	str	r3, [r7, #8]
                }

                if( xMatching == pdTRUE )
 800979c:	68bb      	ldr	r3, [r7, #8]
 800979e:	2b01      	cmp	r3, #1
 80097a0:	d117      	bne.n	80097d2 <xDNSDoCallback+0x7e>
                {
                    pvSearchID = pxCallback->pvSearchID;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	691b      	ldr	r3, [r3, #16]
 80097a6:	61bb      	str	r3, [r7, #24]
                    pCallbackFunction = pxCallback->pCallbackFunction;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	685b      	ldr	r3, [r3, #4]
 80097ac:	61fb      	str	r3, [r7, #28]
                    ( void ) uxListRemove( &pxCallback->xListItem );
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	3314      	adds	r3, #20
 80097b2:	4618      	mov	r0, r3
 80097b4:	f00b fbfd 	bl	8014fb2 <uxListRemove>
                    vPortFree( pxCallback );
 80097b8:	68f8      	ldr	r0, [r7, #12]
 80097ba:	f00e fd63 	bl	8018284 <vPortFree>

                    if( listLIST_IS_EMPTY( &xCallbackList ) != pdFALSE )
 80097be:	4b12      	ldr	r3, [pc, #72]	@ (8009808 <xDNSDoCallback+0xb4>)
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d102      	bne.n	80097cc <xDNSDoCallback+0x78>
                    {
                        /* The list of outstanding requests is empty. No need for periodic polling. */
                        vIPSetDNSTimerEnableState( pdFALSE );
 80097c6:	2000      	movs	r0, #0
 80097c8:	f001 fd5a 	bl	800b280 <vIPSetDNSTimerEnableState>
                    }

                    xResult = pdTRUE;
 80097cc:	2301      	movs	r3, #1
 80097ce:	627b      	str	r3, [r7, #36]	@ 0x24
                    break;
 80097d0:	e006      	b.n	80097e0 <xDNSDoCallback+0x8c>
                 pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
 80097d2:	6a3b      	ldr	r3, [r7, #32]
 80097d4:	685b      	ldr	r3, [r3, #4]
 80097d6:	623b      	str	r3, [r7, #32]
                 pxIterator != ( const ListItem_t * ) pxEnd;
 80097d8:	6a3a      	ldr	r2, [r7, #32]
 80097da:	697b      	ldr	r3, [r7, #20]
 80097dc:	429a      	cmp	r2, r3
 80097de:	d1d1      	bne.n	8009784 <xDNSDoCallback+0x30>
                }
            }
        }
        ( void ) xTaskResumeAll();
 80097e0:	f00c fde6 	bl	80163b0 <xTaskResumeAll>

        if( pCallbackFunction != NULL )
 80097e4:	69fb      	ldr	r3, [r7, #28]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d006      	beq.n	80097f8 <xDNSDoCallback+0xa4>
        {
            pCallbackFunction( pxSet->pcName, pvSearchID, pxAddress );
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	f103 002c 	add.w	r0, r3, #44	@ 0x2c
 80097f0:	69fb      	ldr	r3, [r7, #28]
 80097f2:	683a      	ldr	r2, [r7, #0]
 80097f4:	69b9      	ldr	r1, [r7, #24]
 80097f6:	4798      	blx	r3
        }

        return xResult;
 80097f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 80097fa:	4618      	mov	r0, r3
 80097fc:	3728      	adds	r7, #40	@ 0x28
 80097fe:	46bd      	mov	sp, r7
 8009800:	bd80      	pop	{r7, pc}
 8009802:	bf00      	nop
 8009804:	2000124c 	.word	0x2000124c
 8009808:	20001244 	.word	0x20001244

0800980c <vDNSCheckCallBack>:
 * @param[in] pvSearchID The search ID of callback function whose associated
 *                 DNS request is being cancelled. If non-ID specific checking of
 *                 all requests is required, then this field should be kept as NULL.
 */
    void vDNSCheckCallBack( void * pvSearchID )
    {
 800980c:	b580      	push	{r7, lr}
 800980e:	b08c      	sub	sp, #48	@ 0x30
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
        const ListItem_t * pxIterator;
        const ListItem_t * pxEnd = listGET_END_MARKER( &xCallbackList );
 8009814:	4b3f      	ldr	r3, [pc, #252]	@ (8009914 <vDNSCheckCallBack+0x108>)
 8009816:	62bb      	str	r3, [r7, #40]	@ 0x28
         * be called. Store theses item in a temporary list.
         * Only when the scheduler is running, user functions
         * shall be called. */
        List_t xTempList;

        vListInitialise( &xTempList );
 8009818:	f107 030c 	add.w	r3, r7, #12
 800981c:	4618      	mov	r0, r3
 800981e:	f00b fb3e 	bl	8014e9e <vListInitialise>

        vTaskSuspendAll();
 8009822:	f00c fdb7 	bl	8016394 <vTaskSuspendAll>
        {
            for( pxIterator = ( const ListItem_t * ) listGET_HEAD_ENTRY( &xCallbackList );
 8009826:	4b3c      	ldr	r3, [pc, #240]	@ (8009918 <vDNSCheckCallBack+0x10c>)
 8009828:	68db      	ldr	r3, [r3, #12]
 800982a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800982c:	e02e      	b.n	800988c <vDNSCheckCallBack+0x80>
                 pxIterator != pxEnd; )
            {
                DNSCallback_t * pxCallback = ( ( DNSCallback_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800982e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009830:	68db      	ldr	r3, [r3, #12]
 8009832:	623b      	str	r3, [r7, #32]
                /* Move to the next item because we might remove this item */
                pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator );
 8009834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009836:	685b      	ldr	r3, [r3, #4]
 8009838:	62fb      	str	r3, [r7, #44]	@ 0x2c

                if( ( pvSearchID != NULL ) && ( pvSearchID == pxCallback->pvSearchID ) )
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d00d      	beq.n	800985c <vDNSCheckCallBack+0x50>
 8009840:	6a3b      	ldr	r3, [r7, #32]
 8009842:	691b      	ldr	r3, [r3, #16]
 8009844:	687a      	ldr	r2, [r7, #4]
 8009846:	429a      	cmp	r2, r3
 8009848:	d108      	bne.n	800985c <vDNSCheckCallBack+0x50>
                {
                    ( void ) uxListRemove( &( pxCallback->xListItem ) );
 800984a:	6a3b      	ldr	r3, [r7, #32]
 800984c:	3314      	adds	r3, #20
 800984e:	4618      	mov	r0, r3
 8009850:	f00b fbaf 	bl	8014fb2 <uxListRemove>
                    vPortFree( pxCallback );
 8009854:	6a38      	ldr	r0, [r7, #32]
 8009856:	f00e fd15 	bl	8018284 <vPortFree>
 800985a:	e017      	b.n	800988c <vDNSCheckCallBack+0x80>
                }
                else if( xTaskCheckForTimeOut( &pxCallback->uxTimeoutState, &( pxCallback->uxRemainingTime ) ) != pdFALSE )
 800985c:	6a3b      	ldr	r3, [r7, #32]
 800985e:	3308      	adds	r3, #8
 8009860:	6a3a      	ldr	r2, [r7, #32]
 8009862:	4611      	mov	r1, r2
 8009864:	4618      	mov	r0, r3
 8009866:	f00d f91d 	bl	8016aa4 <xTaskCheckForTimeOut>
 800986a:	4603      	mov	r3, r0
 800986c:	2b00      	cmp	r3, #0
 800986e:	d00d      	beq.n	800988c <vDNSCheckCallBack+0x80>
                {
                    /* A time-out occurred in the asynchronous search.
                     * Remove it from xCallbackList. */
                    ( void ) uxListRemove( &( pxCallback->xListItem ) );
 8009870:	6a3b      	ldr	r3, [r7, #32]
 8009872:	3314      	adds	r3, #20
 8009874:	4618      	mov	r0, r3
 8009876:	f00b fb9c 	bl	8014fb2 <uxListRemove>

                    /* Insert it in a temporary list. The function will be called
                     * once the scheduler is resumed. */
                    vListInsertEnd( &( xTempList ), &pxCallback->xListItem );
 800987a:	6a3b      	ldr	r3, [r7, #32]
 800987c:	f103 0214 	add.w	r2, r3, #20
 8009880:	f107 030c 	add.w	r3, r7, #12
 8009884:	4611      	mov	r1, r2
 8009886:	4618      	mov	r0, r3
 8009888:	f00b fb36 	bl	8014ef8 <vListInsertEnd>
                 pxIterator != pxEnd; )
 800988c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800988e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009890:	429a      	cmp	r2, r3
 8009892:	d1cc      	bne.n	800982e <vDNSCheckCallBack+0x22>
                {
                    /* This call-back is still waiting for a reply or a time-out. */
                }
            }
        }
        ( void ) xTaskResumeAll();
 8009894:	f00c fd8c 	bl	80163b0 <xTaskResumeAll>

        if( listLIST_IS_EMPTY( &xTempList ) == pdFALSE )
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d02f      	beq.n	80098fe <vDNSCheckCallBack+0xf2>
        {
            /* There is at least one item in xTempList which must be removed and deleted. */
            pxEnd = listGET_END_MARKER( &xTempList );
 800989e:	f107 030c 	add.w	r3, r7, #12
 80098a2:	3308      	adds	r3, #8
 80098a4:	62bb      	str	r3, [r7, #40]	@ 0x28

            for( pxIterator = ( const ListItem_t * ) listGET_HEAD_ENTRY( &xTempList );
 80098a6:	69bb      	ldr	r3, [r7, #24]
 80098a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80098aa:	e024      	b.n	80098f6 <vDNSCheckCallBack+0xea>
                 pxIterator != pxEnd;
                 )
            {
                DNSCallback_t * pxCallback = ( ( DNSCallback_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 80098ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098ae:	68db      	ldr	r3, [r3, #12]
 80098b0:	627b      	str	r3, [r7, #36]	@ 0x24
                /* Move to the next item because we might remove this item */
                pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator );
 80098b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098b4:	685b      	ldr	r3, [r3, #4]
 80098b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* A time-out occurred in the asynchronous search.
                 * Call the application hook with the proper information. */
                if( pxCallback->xIsIPv6 != 0 )
 80098b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d009      	beq.n	80098d4 <vDNSCheckCallBack+0xc8>
                {
                    pxCallback->pCallbackFunction( pxCallback->pcName, pxCallback->pvSearchID, NULL );
 80098c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098c2:	685b      	ldr	r3, [r3, #4]
 80098c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098c6:	f102 002c 	add.w	r0, r2, #44	@ 0x2c
 80098ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098cc:	6911      	ldr	r1, [r2, #16]
 80098ce:	2200      	movs	r2, #0
 80098d0:	4798      	blx	r3
 80098d2:	e008      	b.n	80098e6 <vDNSCheckCallBack+0xda>
                }
                else
                {
                    pxCallback->pCallbackFunction( pxCallback->pcName, pxCallback->pvSearchID, 0U );
 80098d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098d6:	685b      	ldr	r3, [r3, #4]
 80098d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098da:	f102 002c 	add.w	r0, r2, #44	@ 0x2c
 80098de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098e0:	6911      	ldr	r1, [r2, #16]
 80098e2:	2200      	movs	r2, #0
 80098e4:	4798      	blx	r3
                }

                /* Remove it from 'xTempList' and free the memory. */
                ( void ) uxListRemove( &( pxCallback->xListItem ) );
 80098e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098e8:	3314      	adds	r3, #20
 80098ea:	4618      	mov	r0, r3
 80098ec:	f00b fb61 	bl	8014fb2 <uxListRemove>
                vPortFree( pxCallback );
 80098f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80098f2:	f00e fcc7 	bl	8018284 <vPortFree>
                 pxIterator != pxEnd;
 80098f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80098f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098fa:	429a      	cmp	r2, r3
 80098fc:	d1d6      	bne.n	80098ac <vDNSCheckCallBack+0xa0>
            }
        }

        if( listLIST_IS_EMPTY( &xCallbackList ) != pdFALSE )
 80098fe:	4b06      	ldr	r3, [pc, #24]	@ (8009918 <vDNSCheckCallBack+0x10c>)
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d102      	bne.n	800990c <vDNSCheckCallBack+0x100>
        {
            vIPSetDNSTimerEnableState( pdFALSE );
 8009906:	2000      	movs	r0, #0
 8009908:	f001 fcba 	bl	800b280 <vIPSetDNSTimerEnableState>
        }
    }
 800990c:	bf00      	nop
 800990e:	3730      	adds	r7, #48	@ 0x30
 8009910:	46bd      	mov	sp, r7
 8009912:	bd80      	pop	{r7, pc}
 8009914:	2000124c 	.word	0x2000124c
 8009918:	20001244 	.word	0x20001244

0800991c <vDNSCallbackInitialise>:
/**
 * @brief initialize the cache
 * @post will modify global list xCallbackList
 */
    void vDNSCallbackInitialise()
    {
 800991c:	b580      	push	{r7, lr}
 800991e:	af00      	add	r7, sp, #0
        vListInitialise( &xCallbackList );
 8009920:	4802      	ldr	r0, [pc, #8]	@ (800992c <vDNSCallbackInitialise+0x10>)
 8009922:	f00b fabc 	bl	8014e9e <vListInitialise>
    }
 8009926:	bf00      	nop
 8009928:	bd80      	pop	{r7, pc}
 800992a:	bf00      	nop
 800992c:	20001244 	.word	0x20001244

08009930 <DNS_ReadNameField>:
 *
 * @return If a fully formed name was found, then return the number of bytes processed in pucByte.
 */
        size_t DNS_ReadNameField( ParseSet_t * pxSet,
                                  size_t uxDestLen )
        {
 8009930:	b480      	push	{r7}
 8009932:	b089      	sub	sp, #36	@ 0x24
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
 8009938:	6039      	str	r1, [r7, #0]
            size_t uxNameLen = 0U;
 800993a:	2300      	movs	r3, #0
 800993c:	61fb      	str	r3, [r7, #28]
            size_t uxIndex = 0U;
 800993e:	2300      	movs	r3, #0
 8009940:	61bb      	str	r3, [r7, #24]
            size_t uxSourceLen = pxSet->uxSourceBytesRemaining;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	695b      	ldr	r3, [r3, #20]
 8009946:	613b      	str	r3, [r7, #16]
            const uint8_t * pucByte = pxSet->pucByte;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	68db      	ldr	r3, [r3, #12]
 800994c:	60fb      	str	r3, [r7, #12]

            /* uxCount gets the values from pucByte and counts down to 0.
             * No need to have a different type than that of pucByte */
            size_t uxCount;

            if( uxSourceLen == ( size_t ) 0U )
 800994e:	693b      	ldr	r3, [r7, #16]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d102      	bne.n	800995a <DNS_ReadNameField+0x2a>
            {
                /* Return 0 value in case of error. */
                uxIndex = 0U;
 8009954:	2300      	movs	r3, #0
 8009956:	61bb      	str	r3, [r7, #24]
 8009958:	e069      	b.n	8009a2e <DNS_ReadNameField+0xfe>
            }

            /* Determine if the name is the fully coded name, or an offset to the name
             * elsewhere in the message. */
            else if( ( pucByte[ uxIndex ] & dnsNAME_IS_OFFSET ) == dnsNAME_IS_OFFSET )
 800995a:	68fa      	ldr	r2, [r7, #12]
 800995c:	69bb      	ldr	r3, [r7, #24]
 800995e:	4413      	add	r3, r2
 8009960:	781b      	ldrb	r3, [r3, #0]
 8009962:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009966:	2bc0      	cmp	r3, #192	@ 0xc0
 8009968:	d144      	bne.n	80099f4 <DNS_ReadNameField+0xc4>
            {
                /* Jump over the two byte offset. */
                if( uxSourceLen > sizeof( uint16_t ) )
 800996a:	693b      	ldr	r3, [r7, #16]
 800996c:	2b02      	cmp	r3, #2
 800996e:	d903      	bls.n	8009978 <DNS_ReadNameField+0x48>
                {
                    uxIndex += sizeof( uint16_t );
 8009970:	69bb      	ldr	r3, [r7, #24]
 8009972:	3302      	adds	r3, #2
 8009974:	61bb      	str	r3, [r7, #24]
 8009976:	e05a      	b.n	8009a2e <DNS_ReadNameField+0xfe>
                }
                else
                {
                    uxIndex = 0U;
 8009978:	2300      	movs	r3, #0
 800997a:	61bb      	str	r3, [r7, #24]
 800997c:	e057      	b.n	8009a2e <DNS_ReadNameField+0xfe>
                /* 'uxIndex' points to the full name. Walk over the string. */
                while( ( uxIndex < uxSourceLen ) && ( pucByte[ uxIndex ] != ( uint8_t ) 0x00U ) )
                {
                    /* If this is not the first time through the loop, then add a
                     * separator in the output. */
                    if( ( uxNameLen > 0U ) )
 800997e:	69fb      	ldr	r3, [r7, #28]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d008      	beq.n	8009996 <DNS_ReadNameField+0x66>
                    {
                        /*
                         * uxNameLen can never be greater than uxDestLen, since there are checks
                         * outside this condition, so the check is removed.
                         */
                        pxSet->pcName[ uxNameLen ] = '.';
 8009984:	687a      	ldr	r2, [r7, #4]
 8009986:	69fb      	ldr	r3, [r7, #28]
 8009988:	4413      	add	r3, r2
 800998a:	332c      	adds	r3, #44	@ 0x2c
 800998c:	222e      	movs	r2, #46	@ 0x2e
 800998e:	701a      	strb	r2, [r3, #0]
                        uxNameLen++;
 8009990:	69fb      	ldr	r3, [r7, #28]
 8009992:	3301      	adds	r3, #1
 8009994:	61fb      	str	r3, [r7, #28]
                    }

                    /* Process the first/next sub-string. */
                    uxCount = ( size_t ) pucByte[ uxIndex ];
 8009996:	68fa      	ldr	r2, [r7, #12]
 8009998:	69bb      	ldr	r3, [r7, #24]
 800999a:	4413      	add	r3, r2
 800999c:	781b      	ldrb	r3, [r3, #0]
 800999e:	617b      	str	r3, [r7, #20]

                    /* uxIndex should point to the first character now, unless uxCount
                     * is an offset field. */
                    uxIndex++;
 80099a0:	69bb      	ldr	r3, [r7, #24]
 80099a2:	3301      	adds	r3, #1
 80099a4:	61bb      	str	r3, [r7, #24]

                    if( ( uxIndex + uxCount ) > uxSourceLen )
 80099a6:	69ba      	ldr	r2, [r7, #24]
 80099a8:	697b      	ldr	r3, [r7, #20]
 80099aa:	4413      	add	r3, r2
 80099ac:	693a      	ldr	r2, [r7, #16]
 80099ae:	429a      	cmp	r2, r3
 80099b0:	d202      	bcs.n	80099b8 <DNS_ReadNameField+0x88>
                    {
                        uxIndex = 0U;
 80099b2:	2300      	movs	r3, #0
 80099b4:	61bb      	str	r3, [r7, #24]
                        break;
 80099b6:	e027      	b.n	8009a08 <DNS_ReadNameField+0xd8>
                    }

                    if( ( uxNameLen + uxCount ) >= uxDestLen )
 80099b8:	69fa      	ldr	r2, [r7, #28]
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	4413      	add	r3, r2
 80099be:	683a      	ldr	r2, [r7, #0]
 80099c0:	429a      	cmp	r2, r3
 80099c2:	d812      	bhi.n	80099ea <DNS_ReadNameField+0xba>
                    {
                        uxIndex = 0U;
 80099c4:	2300      	movs	r3, #0
 80099c6:	61bb      	str	r3, [r7, #24]
                        break;
 80099c8:	e01e      	b.n	8009a08 <DNS_ReadNameField+0xd8>
                    {
                        /*
                         * uxNameLen can never be greater than uxDestLen, since there are checks
                         * outside this condition, so the check is removed.
                         */
                        pxSet->pcName[ uxNameLen ] = ( char ) pucByte[ uxIndex ];
 80099ca:	68fa      	ldr	r2, [r7, #12]
 80099cc:	69bb      	ldr	r3, [r7, #24]
 80099ce:	4413      	add	r3, r2
 80099d0:	7819      	ldrb	r1, [r3, #0]
 80099d2:	687a      	ldr	r2, [r7, #4]
 80099d4:	69fb      	ldr	r3, [r7, #28]
 80099d6:	4413      	add	r3, r2
 80099d8:	332c      	adds	r3, #44	@ 0x2c
 80099da:	460a      	mov	r2, r1
 80099dc:	701a      	strb	r2, [r3, #0]
                        uxNameLen++;
 80099de:	69fb      	ldr	r3, [r7, #28]
 80099e0:	3301      	adds	r3, #1
 80099e2:	61fb      	str	r3, [r7, #28]
                        uxIndex++;
 80099e4:	69bb      	ldr	r3, [r7, #24]
 80099e6:	3301      	adds	r3, #1
 80099e8:	61bb      	str	r3, [r7, #24]
                    while( uxCount-- != 0U )
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	1e5a      	subs	r2, r3, #1
 80099ee:	617a      	str	r2, [r7, #20]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d1ea      	bne.n	80099ca <DNS_ReadNameField+0x9a>
                while( ( uxIndex < uxSourceLen ) && ( pucByte[ uxIndex ] != ( uint8_t ) 0x00U ) )
 80099f4:	69ba      	ldr	r2, [r7, #24]
 80099f6:	693b      	ldr	r3, [r7, #16]
 80099f8:	429a      	cmp	r2, r3
 80099fa:	d205      	bcs.n	8009a08 <DNS_ReadNameField+0xd8>
 80099fc:	68fa      	ldr	r2, [r7, #12]
 80099fe:	69bb      	ldr	r3, [r7, #24]
 8009a00:	4413      	add	r3, r2
 8009a02:	781b      	ldrb	r3, [r3, #0]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d1ba      	bne.n	800997e <DNS_ReadNameField+0x4e>
                    }
                }

                /* Confirm that a fully formed name was found. */
                if( uxIndex > 0U )
 8009a08:	69bb      	ldr	r3, [r7, #24]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d00f      	beq.n	8009a2e <DNS_ReadNameField+0xfe>
                     * failing above check. Whenever we exit the loop otherwise, either
                     * pucByte[ uxIndex ] == 0 (which makes the check here unnecessary) or
                     * uxIndex >= uxSourceLen (which makes sure that we do not go in the 'if'
                     * case).
                     */
                    if( uxIndex < uxSourceLen )
 8009a0e:	69ba      	ldr	r2, [r7, #24]
 8009a10:	693b      	ldr	r3, [r7, #16]
 8009a12:	429a      	cmp	r2, r3
 8009a14:	d209      	bcs.n	8009a2a <DNS_ReadNameField+0xfa>
                    {
                        pxSet->pcName[ uxNameLen ] = '\0';
 8009a16:	687a      	ldr	r2, [r7, #4]
 8009a18:	69fb      	ldr	r3, [r7, #28]
 8009a1a:	4413      	add	r3, r2
 8009a1c:	332c      	adds	r3, #44	@ 0x2c
 8009a1e:	2200      	movs	r2, #0
 8009a20:	701a      	strb	r2, [r3, #0]
                        uxIndex++;
 8009a22:	69bb      	ldr	r3, [r7, #24]
 8009a24:	3301      	adds	r3, #1
 8009a26:	61bb      	str	r3, [r7, #24]
 8009a28:	e001      	b.n	8009a2e <DNS_ReadNameField+0xfe>
                    }
                    else
                    {
                        uxIndex = 0U;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	61bb      	str	r3, [r7, #24]
                    }
                }
            }

            return uxIndex;
 8009a2e:	69bb      	ldr	r3, [r7, #24]
        }
 8009a30:	4618      	mov	r0, r3
 8009a32:	3724      	adds	r7, #36	@ 0x24
 8009a34:	46bd      	mov	sp, r7
 8009a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3a:	4770      	bx	lr

08009a3c <DNS_SkipNameField>:
 *
 * @return It returns the number of bytes read, or zero when an error has occurred.
 */
    size_t DNS_SkipNameField( const uint8_t * pucByte,
                              size_t uxLength )
    {
 8009a3c:	b480      	push	{r7}
 8009a3e:	b087      	sub	sp, #28
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
 8009a44:	6039      	str	r1, [r7, #0]
        size_t uxChunkLength;
        size_t uxSourceLenCpy = uxLength;
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	617b      	str	r3, [r7, #20]
        size_t uxIndex = 0U;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	613b      	str	r3, [r7, #16]

        if( uxSourceLenCpy == 0U )
 8009a4e:	697b      	ldr	r3, [r7, #20]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d102      	bne.n	8009a5a <DNS_SkipNameField+0x1e>
        {
            uxIndex = 0U;
 8009a54:	2300      	movs	r3, #0
 8009a56:	613b      	str	r3, [r7, #16]
 8009a58:	e03f      	b.n	8009ada <DNS_SkipNameField+0x9e>
        }

        /* Determine if the name is the fully coded name, or an offset to the name
         * elsewhere in the message. */
        else if( ( pucByte[ uxIndex ] & dnsNAME_IS_OFFSET ) == dnsNAME_IS_OFFSET )
 8009a5a:	687a      	ldr	r2, [r7, #4]
 8009a5c:	693b      	ldr	r3, [r7, #16]
 8009a5e:	4413      	add	r3, r2
 8009a60:	781b      	ldrb	r3, [r3, #0]
 8009a62:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009a66:	2bc0      	cmp	r3, #192	@ 0xc0
 8009a68:	d11f      	bne.n	8009aaa <DNS_SkipNameField+0x6e>
        {
            /* Jump over the two byte offset. */
            if( uxSourceLenCpy > sizeof( uint16_t ) )
 8009a6a:	697b      	ldr	r3, [r7, #20]
 8009a6c:	2b02      	cmp	r3, #2
 8009a6e:	d903      	bls.n	8009a78 <DNS_SkipNameField+0x3c>
            {
                uxIndex += sizeof( uint16_t );
 8009a70:	693b      	ldr	r3, [r7, #16]
 8009a72:	3302      	adds	r3, #2
 8009a74:	613b      	str	r3, [r7, #16]
 8009a76:	e030      	b.n	8009ada <DNS_SkipNameField+0x9e>
            }
            else
            {
                uxIndex = 0U;
 8009a78:	2300      	movs	r3, #0
 8009a7a:	613b      	str	r3, [r7, #16]
 8009a7c:	e02d      	b.n	8009ada <DNS_SkipNameField+0x9e>
            /* pucByte points to the full name. Walk over the string. */
            while( ( pucByte[ uxIndex ] != 0U ) && ( uxSourceLenCpy > 1U ) )
            {
                /* Conversion to size_t causes addition to be done
                 * in size_t */
                uxChunkLength = ( ( size_t ) pucByte[ uxIndex ] ) + 1U;
 8009a7e:	687a      	ldr	r2, [r7, #4]
 8009a80:	693b      	ldr	r3, [r7, #16]
 8009a82:	4413      	add	r3, r2
 8009a84:	781b      	ldrb	r3, [r3, #0]
 8009a86:	3301      	adds	r3, #1
 8009a88:	60fb      	str	r3, [r7, #12]

                if( uxSourceLenCpy > uxChunkLength )
 8009a8a:	697a      	ldr	r2, [r7, #20]
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	429a      	cmp	r2, r3
 8009a90:	d908      	bls.n	8009aa4 <DNS_SkipNameField+0x68>
                {
                    uxSourceLenCpy -= uxChunkLength;
 8009a92:	697a      	ldr	r2, [r7, #20]
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	1ad3      	subs	r3, r2, r3
 8009a98:	617b      	str	r3, [r7, #20]
                    uxIndex += uxChunkLength;
 8009a9a:	693a      	ldr	r2, [r7, #16]
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	4413      	add	r3, r2
 8009aa0:	613b      	str	r3, [r7, #16]
 8009aa2:	e002      	b.n	8009aaa <DNS_SkipNameField+0x6e>
                }
                else
                {
                    uxIndex = 0U;
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	613b      	str	r3, [r7, #16]
                    break;
 8009aa8:	e008      	b.n	8009abc <DNS_SkipNameField+0x80>
            while( ( pucByte[ uxIndex ] != 0U ) && ( uxSourceLenCpy > 1U ) )
 8009aaa:	687a      	ldr	r2, [r7, #4]
 8009aac:	693b      	ldr	r3, [r7, #16]
 8009aae:	4413      	add	r3, r2
 8009ab0:	781b      	ldrb	r3, [r3, #0]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d002      	beq.n	8009abc <DNS_SkipNameField+0x80>
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	2b01      	cmp	r3, #1
 8009aba:	d8e0      	bhi.n	8009a7e <DNS_SkipNameField+0x42>
                }
            }

            /* Confirm that a fully formed name was found. */
            if( uxIndex > 0U )
 8009abc:	693b      	ldr	r3, [r7, #16]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d00b      	beq.n	8009ada <DNS_SkipNameField+0x9e>
            {
                if( pucByte[ uxIndex ] == 0U )
 8009ac2:	687a      	ldr	r2, [r7, #4]
 8009ac4:	693b      	ldr	r3, [r7, #16]
 8009ac6:	4413      	add	r3, r2
 8009ac8:	781b      	ldrb	r3, [r3, #0]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d103      	bne.n	8009ad6 <DNS_SkipNameField+0x9a>
                {
                    uxIndex++;
 8009ace:	693b      	ldr	r3, [r7, #16]
 8009ad0:	3301      	adds	r3, #1
 8009ad2:	613b      	str	r3, [r7, #16]
 8009ad4:	e001      	b.n	8009ada <DNS_SkipNameField+0x9e>
                }
                else
                {
                    uxIndex = 0U;
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	613b      	str	r3, [r7, #16]
                }
            }
        }

        return uxIndex;
 8009ada:	693b      	ldr	r3, [r7, #16]
    }
 8009adc:	4618      	mov	r0, r3
 8009ade:	371c      	adds	r7, #28
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae6:	4770      	bx	lr

08009ae8 <DNS_ParseDNSReply>:
    uint32_t DNS_ParseDNSReply( uint8_t * pucUDPPayloadBuffer,
                                size_t uxBufferLength,
                                struct freertos_addrinfo ** ppxAddressInfo,
                                BaseType_t xExpected,
                                uint16_t usPort )
    {
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b0a0      	sub	sp, #128	@ 0x80
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	60f8      	str	r0, [r7, #12]
 8009af0:	60b9      	str	r1, [r7, #8]
 8009af2:	607a      	str	r2, [r7, #4]
 8009af4:	603b      	str	r3, [r7, #0]
        ParseSet_t xSet;
        uint16_t x;
        BaseType_t xReturn = pdTRUE;
 8009af6:	2301      	movs	r3, #1
 8009af8:	67bb      	str	r3, [r7, #120]	@ 0x78
        uint32_t ulIPAddress = 0U;
 8009afa:	2300      	movs	r3, #0
 8009afc:	677b      	str	r3, [r7, #116]	@ 0x74
        BaseType_t xDNSHookReturn;

        ( void ) memset( &( xSet ), 0, sizeof( xSet ) );
 8009afe:	f107 0318 	add.w	r3, r7, #24
 8009b02:	2254      	movs	r2, #84	@ 0x54
 8009b04:	2100      	movs	r1, #0
 8009b06:	4618      	mov	r0, r3
 8009b08:	f00e ff8c 	bl	8018a24 <memset>
        xSet.usPortNumber = usPort;
 8009b0c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8009b10:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        xSet.ppxLastAddress = &( xSet.pxLastAddress );
 8009b12:	f107 0318 	add.w	r3, r7, #24
 8009b16:	334c      	adds	r3, #76	@ 0x4c
 8009b18:	66bb      	str	r3, [r7, #104]	@ 0x68

        #if ( ipconfigUSE_DNS_CACHE == 1 ) || ( ipconfigDNS_USE_CALLBACKS == 1 )
            xSet.xDoStore = xExpected;
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	643b      	str	r3, [r7, #64]	@ 0x40
        #endif

        /* Ensure that the buffer is of at least minimal DNS message length. */
        if( uxBufferLength < sizeof( DNSMessage_t ) )
 8009b1e:	68bb      	ldr	r3, [r7, #8]
 8009b20:	2b0b      	cmp	r3, #11
 8009b22:	d802      	bhi.n	8009b2a <DNS_ParseDNSReply+0x42>
        {
            ( void ) xDNSHookReturn;
            xReturn = pdFALSE;
 8009b24:	2300      	movs	r3, #0
 8009b26:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009b28:	e08d      	b.n	8009c46 <DNS_ParseDNSReply+0x15e>
        }
        else
        {
            xSet.uxBufferLength = uxBufferLength;
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
            xSet.uxSourceBytesRemaining = uxBufferLength;
 8009b2e:	68bb      	ldr	r3, [r7, #8]
 8009b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
             * for easier access. */

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            xSet.pxDNSMessageHeader = ( ( DNSMessage_t * )
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	61bb      	str	r3, [r7, #24]
                                        pucUDPPayloadBuffer );

            /* Introduce a do {} while (0) to allow the use of breaks. */
            do
            {
                size_t uxBytesRead = 0U;
 8009b36:	2300      	movs	r3, #0
 8009b38:	617b      	str	r3, [r7, #20]
                size_t uxResult;
                BaseType_t xIsResponse = pdFALSE;
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	66fb      	str	r3, [r7, #108]	@ 0x6c

                /* Start at the first byte after the header. */
                xSet.pucUDPPayloadBuffer = pucUDPPayloadBuffer;
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	623b      	str	r3, [r7, #32]
                /* Skip 12-byte header. */
                xSet.pucByte = &( pucUDPPayloadBuffer[ sizeof( DNSMessage_t ) ] );
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	330c      	adds	r3, #12
 8009b46:	627b      	str	r3, [r7, #36]	@ 0x24
                xSet.uxSourceBytesRemaining -= sizeof( DNSMessage_t );
 8009b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b4a:	3b0c      	subs	r3, #12
 8009b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* The number of questions supplied. */
                xSet.usQuestions = FreeRTOS_ntohs( xSet.pxDNSMessageHeader->usQuestions );
 8009b4e:	69bb      	ldr	r3, [r7, #24]
 8009b50:	889b      	ldrh	r3, [r3, #4]
 8009b52:	b29b      	uxth	r3, r3
 8009b54:	83bb      	strh	r3, [r7, #28]
                /* The number of answer records. */
                xSet.usAnswers = FreeRTOS_ntohs( xSet.pxDNSMessageHeader->usAnswers );
 8009b56:	69bb      	ldr	r3, [r7, #24]
 8009b58:	88db      	ldrh	r3, [r3, #6]
 8009b5a:	b29b      	uxth	r3, r3
 8009b5c:	83fb      	strh	r3, [r7, #30]

                if( ( xSet.pxDNSMessageHeader->usFlags & dnsRX_FLAGS_MASK ) == dnsEXPECTED_RX_FLAGS )
 8009b5e:	69bb      	ldr	r3, [r7, #24]
 8009b60:	885b      	ldrh	r3, [r3, #2]
 8009b62:	b29b      	uxth	r3, r3
 8009b64:	461a      	mov	r2, r3
 8009b66:	f248 030f 	movw	r3, #32783	@ 0x800f
 8009b6a:	4013      	ands	r3, r2
 8009b6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b70:	d112      	bne.n	8009b98 <DNS_ParseDNSReply+0xb0>
                {
                    xIsResponse = pdTRUE;
 8009b72:	2301      	movs	r3, #1
 8009b74:	66fb      	str	r3, [r7, #108]	@ 0x6c

                    if( xSet.usAnswers == 0U )
 8009b76:	8bfb      	ldrh	r3, [r7, #30]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d102      	bne.n	8009b82 <DNS_ParseDNSReply+0x9a>
                    {
                        /* This is a response that does not include answers. */
                        xReturn = pdFALSE;
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	67bb      	str	r3, [r7, #120]	@ 0x78
                        break;
 8009b80:	e061      	b.n	8009c46 <DNS_ParseDNSReply+0x15e>
                    }

                    if( xSet.usQuestions == 0U )
 8009b82:	8bbb      	ldrh	r3, [r7, #28]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d10d      	bne.n	8009ba4 <DNS_ParseDNSReply+0xbc>
                            xSet.pcRequestedName = ( char * ) xSet.pucByte;
                        }
                        #endif

                        #if ( ipconfigUSE_DNS_CACHE == 1 ) || ( ipconfigDNS_USE_CALLBACKS == 1 )
                            uxResult = DNS_ReadNameField( &xSet,
 8009b88:	f107 0318 	add.w	r3, r7, #24
 8009b8c:	211e      	movs	r1, #30
 8009b8e:	4618      	mov	r0, r3
 8009b90:	f7ff fece 	bl	8009930 <DNS_ReadNameField>
 8009b94:	6738      	str	r0, [r7, #112]	@ 0x70
 8009b96:	e005      	b.n	8009ba4 <DNS_ParseDNSReply+0xbc>
                        #endif
                    }
                }
                else
                {
                    if( xSet.usQuestions == 0U )
 8009b98:	8bbb      	ldrh	r3, [r7, #28]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d102      	bne.n	8009ba4 <DNS_ParseDNSReply+0xbc>
                    {
                        /* This is a query that does not include any question. */
                        xReturn = pdFALSE;
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	67bb      	str	r3, [r7, #120]	@ 0x78
                        break;
 8009ba2:	e050      	b.n	8009c46 <DNS_ParseDNSReply+0x15e>
                    }
                }

                for( x = 0U; x < xSet.usQuestions; x++ )
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 8009baa:	e036      	b.n	8009c1a <DNS_ParseDNSReply+0x132>
                        }
                    }
                    #endif

                    #if ( ( ipconfigUSE_DNS_CACHE != 0 ) || ( ipconfigDNS_USE_CALLBACKS != 0 ) || ( ipconfigUSE_MDNS != 0 ) || ( ipconfigUSE_LLMNR != 0 ) )
                        if( x == 0U )
 8009bac:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d107      	bne.n	8009bc4 <DNS_ParseDNSReply+0xdc>
                        {
                            uxResult = DNS_ReadNameField( &xSet,
 8009bb4:	f107 0318 	add.w	r3, r7, #24
 8009bb8:	211e      	movs	r1, #30
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f7ff feb8 	bl	8009930 <DNS_ReadNameField>
 8009bc0:	6738      	str	r0, [r7, #112]	@ 0x70
 8009bc2:	e006      	b.n	8009bd2 <DNS_ParseDNSReply+0xea>
                        }
                        else
                    #endif /* ipconfigUSE_DNS_CACHE || ipconfigDNS_USE_CALLBACKS || ipconfigUSE_MDNS || ipconfigUSE_LLMNR */
                    {
                        /* Skip the variable length pcName field. */
                        uxResult = DNS_SkipNameField( xSet.pucByte,
 8009bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009bc8:	4611      	mov	r1, r2
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f7ff ff36 	bl	8009a3c <DNS_SkipNameField>
 8009bd0:	6738      	str	r0, [r7, #112]	@ 0x70
                                                      xSet.uxSourceBytesRemaining );
                    }

                    /* Check for a malformed response. */
                    if( uxResult == 0U )
 8009bd2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d102      	bne.n	8009bde <DNS_ParseDNSReply+0xf6>
                    {
                        xReturn = pdFALSE;
 8009bd8:	2300      	movs	r3, #0
 8009bda:	67bb      	str	r3, [r7, #120]	@ 0x78
                        break;
 8009bdc:	e022      	b.n	8009c24 <DNS_ParseDNSReply+0x13c>
                    }

                    uxBytesRead += uxResult;
 8009bde:	697a      	ldr	r2, [r7, #20]
 8009be0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009be2:	4413      	add	r3, r2
 8009be4:	617b      	str	r3, [r7, #20]
                    xSet.pucByte = &( xSet.pucByte[ uxResult ] );
 8009be6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009be8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009bea:	4413      	add	r3, r2
 8009bec:	627b      	str	r3, [r7, #36]	@ 0x24
                    xSet.uxSourceBytesRemaining -= uxResult;
 8009bee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009bf0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009bf2:	1ad3      	subs	r3, r2, r3
 8009bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    /* Check the remaining buffer size. */
                    if( xSet.uxSourceBytesRemaining >= sizeof( uint32_t ) )
 8009bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bf8:	2b03      	cmp	r3, #3
 8009bfa:	d906      	bls.n	8009c0a <DNS_ParseDNSReply+0x122>
                            xSet.usClass = usChar2u16( &( xSet.pucByte[ 2 ] ) );
                        }
                        #endif /* ipconfigUSE_LLMNR */

                        /* Skip the type and class fields. */
                        xSet.pucByte = &( xSet.pucByte[ sizeof( uint32_t ) ] );
 8009bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bfe:	3304      	adds	r3, #4
 8009c00:	627b      	str	r3, [r7, #36]	@ 0x24
                        xSet.uxSourceBytesRemaining -= sizeof( uint32_t );
 8009c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c04:	3b04      	subs	r3, #4
 8009c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009c08:	e002      	b.n	8009c10 <DNS_ParseDNSReply+0x128>
                    }
                    else
                    {
                        xReturn = pdFALSE;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	67bb      	str	r3, [r7, #120]	@ 0x78
                        break;
 8009c0e:	e009      	b.n	8009c24 <DNS_ParseDNSReply+0x13c>
                for( x = 0U; x < xSet.usQuestions; x++ )
 8009c10:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8009c14:	3301      	adds	r3, #1
 8009c16:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 8009c1a:	8bbb      	ldrh	r3, [r7, #28]
 8009c1c:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8009c20:	429a      	cmp	r2, r3
 8009c22:	d3c3      	bcc.n	8009bac <DNS_ParseDNSReply+0xc4>
                    }
                } /* for( x = 0U; x < xSet.usQuestions; x++ ) */

                if( xReturn == pdFALSE )
 8009c24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d00c      	beq.n	8009c44 <DNS_ParseDNSReply+0x15c>
                {
                    /* No need to proceed. Break out of the do-while loop. */
                    break;
                }

                if( xIsResponse == pdTRUE )
 8009c2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c2c:	2b01      	cmp	r3, #1
 8009c2e:	d10a      	bne.n	8009c46 <DNS_ParseDNSReply+0x15e>
                {
                    /* Search through the answer records. */
                    ulIPAddress = parseDNSAnswer( &( xSet ), ppxAddressInfo, &uxBytesRead );
 8009c30:	f107 0214 	add.w	r2, r7, #20
 8009c34:	f107 0318 	add.w	r3, r7, #24
 8009c38:	6879      	ldr	r1, [r7, #4]
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	f000 f813 	bl	8009c66 <parseDNSAnswer>
 8009c40:	6778      	str	r0, [r7, #116]	@ 0x74
 8009c42:	e000      	b.n	8009c46 <DNS_ParseDNSReply+0x15e>
                    break;
 8009c44:	bf00      	nop
                #endif /* ipconfigUSE_LLMNR == 1 */
                ( void ) uxBytesRead;
            } while( ipFALSE_BOOL );
        }

        if( xReturn == pdFALSE )
 8009c46:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d102      	bne.n	8009c52 <DNS_ParseDNSReply+0x16a>
        {
            /* There was an error while parsing the DNS response. Return error code. */
            ulIPAddress = ( uint32_t ) dnsPARSE_ERROR;
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	677b      	str	r3, [r7, #116]	@ 0x74
 8009c50:	e004      	b.n	8009c5c <DNS_ParseDNSReply+0x174>
        }
        else if( xExpected == pdFALSE )
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d101      	bne.n	8009c5c <DNS_ParseDNSReply+0x174>
        {
            /* Do not return a valid IP-address in case the reply was not expected. */
            ulIPAddress = 0U;
 8009c58:	2300      	movs	r3, #0
 8009c5a:	677b      	str	r3, [r7, #116]	@ 0x74
        else
        {
            /* The IP-address found will be returned. */
        }

        return ulIPAddress;
 8009c5c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
    }
 8009c5e:	4618      	mov	r0, r3
 8009c60:	3780      	adds	r7, #128	@ 0x80
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd80      	pop	{r7, pc}

08009c66 <parseDNSAnswer>:
 * @return pdTRUE when successful, otherwise pdFALSE.
 */
    uint32_t parseDNSAnswer( ParseSet_t * pxSet,
                             struct freertos_addrinfo ** ppxAddressInfo,
                             size_t * uxBytesRead )
    {
 8009c66:	b590      	push	{r4, r7, lr}
 8009c68:	b0a7      	sub	sp, #156	@ 0x9c
 8009c6a:	af02      	add	r7, sp, #8
 8009c6c:	60f8      	str	r0, [r7, #12]
 8009c6e:	60b9      	str	r1, [r7, #8]
 8009c70:	607a      	str	r2, [r7, #4]
        uint16_t x;
        size_t uxResult;
        uint32_t ulReturnIPAddress = 0U;
 8009c72:	2300      	movs	r3, #0
 8009c74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        const uint16_t usCount = ( uint16_t ) ipconfigDNS_CACHE_ADDRESSES_PER_ENTRY;
 8009c78:	2301      	movs	r3, #1
 8009c7a:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
        BaseType_t xReturn = pdTRUE;
 8009c7e:	2301      	movs	r3, #1
 8009c80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        const DNSAnswerRecord_t * pxDNSAnswerRecord;
        IPv46_Address_t xIP_Address;

        struct freertos_addrinfo * pxNewAddress = NULL;
 8009c84:	2300      	movs	r3, #0
 8009c86:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

        for( x = 0U; x < pxSet->usAnswers; x++ )
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8009c90:	e16b      	b.n	8009f6a <parseDNSAnswer+0x304>
        {
            BaseType_t xDoAccept = pdFALSE;
 8009c92:	2300      	movs	r3, #0
 8009c94:	67fb      	str	r3, [r7, #124]	@ 0x7c

            if( pxSet->usNumARecordsStored >= usCount )
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009c9a:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 8009c9e:	429a      	cmp	r2, r3
 8009ca0:	f240 816b 	bls.w	8009f7a <parseDNSAnswer+0x314>
            {
                /* Only count ipconfigDNS_CACHE_ADDRESSES_PER_ENTRY number of records. */
                break;
            }

            uxResult = DNS_SkipNameField( pxSet->pucByte,
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	68da      	ldr	r2, [r3, #12]
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	695b      	ldr	r3, [r3, #20]
 8009cac:	4619      	mov	r1, r3
 8009cae:	4610      	mov	r0, r2
 8009cb0:	f7ff fec4 	bl	8009a3c <DNS_SkipNameField>
 8009cb4:	6778      	str	r0, [r7, #116]	@ 0x74
                                          pxSet->uxSourceBytesRemaining );

            /* Check for a malformed response. */
            if( uxResult == 0U )
 8009cb6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d103      	bne.n	8009cc4 <parseDNSAnswer+0x5e>
            {
                xReturn = pdFALSE;
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                break;
 8009cc2:	e15b      	b.n	8009f7c <parseDNSAnswer+0x316>
            }

            if( uxBytesRead != NULL )
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d005      	beq.n	8009cd6 <parseDNSAnswer+0x70>
            {
                *uxBytesRead += uxResult;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681a      	ldr	r2, [r3, #0]
 8009cce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009cd0:	441a      	add	r2, r3
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	601a      	str	r2, [r3, #0]
            }

            pxSet->pucByte = &( pxSet->pucByte[ uxResult ] );
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	68da      	ldr	r2, [r3, #12]
 8009cda:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009cdc:	441a      	add	r2, r3
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	60da      	str	r2, [r3, #12]
            pxSet->uxSourceBytesRemaining -= uxResult;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	695a      	ldr	r2, [r3, #20]
 8009ce6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009ce8:	1ad2      	subs	r2, r2, r3
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	615a      	str	r2, [r3, #20]

            /* Is there enough data for an IPv4 A record answer and, if so,
             * is this an A record? */
            if( pxSet->uxSourceBytesRemaining < sizeof( uint16_t ) )
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	695b      	ldr	r3, [r3, #20]
 8009cf2:	2b01      	cmp	r3, #1
 8009cf4:	d803      	bhi.n	8009cfe <parseDNSAnswer+0x98>
            {
                xReturn = pdFALSE;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                break;
 8009cfc:	e13e      	b.n	8009f7c <parseDNSAnswer+0x316>
            }

            pxSet->usType = usChar2u16( pxSet->pucByte );
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	68db      	ldr	r3, [r3, #12]
 8009d02:	4618      	mov	r0, r3
 8009d04:	f001 fe7c 	bl	800ba00 <usChar2u16>
 8009d08:	4603      	mov	r3, r0
 8009d0a:	461a      	mov	r2, r3
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	831a      	strh	r2, [r3, #24]

            if( pxSet->usType == ( uint16_t ) dnsTYPE_AAAA_HOST )
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	8b1b      	ldrh	r3, [r3, #24]
 8009d14:	2b1c      	cmp	r3, #28
 8009d16:	d10c      	bne.n	8009d32 <parseDNSAnswer+0xcc>
            {
                pxSet->uxAddressLength = ipSIZE_OF_IPv6_ADDRESS;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	2210      	movs	r2, #16
 8009d1c:	621a      	str	r2, [r3, #32]

                if( pxSet->uxSourceBytesRemaining >= ( sizeof( DNSAnswerRecord_t ) + pxSet->uxAddressLength ) )
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	695a      	ldr	r2, [r3, #20]
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	6a1b      	ldr	r3, [r3, #32]
 8009d26:	330a      	adds	r3, #10
 8009d28:	429a      	cmp	r2, r3
 8009d2a:	d323      	bcc.n	8009d74 <parseDNSAnswer+0x10e>
                {
                    xDoAccept = pdTRUE;
 8009d2c:	2301      	movs	r3, #1
 8009d2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009d30:	e020      	b.n	8009d74 <parseDNSAnswer+0x10e>
                }
            }
            else if( pxSet->usType == ( uint16_t ) dnsTYPE_A_HOST )
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	8b1b      	ldrh	r3, [r3, #24]
 8009d36:	2b01      	cmp	r3, #1
 8009d38:	d11c      	bne.n	8009d74 <parseDNSAnswer+0x10e>
            {
                pxSet->uxAddressLength = ipSIZE_OF_IPv4_ADDRESS;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	2204      	movs	r2, #4
 8009d3e:	621a      	str	r2, [r3, #32]

                if( pxSet->uxSourceBytesRemaining >= ( sizeof( DNSAnswerRecord_t ) + pxSet->uxAddressLength ) )
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	695a      	ldr	r2, [r3, #20]
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	6a1b      	ldr	r3, [r3, #32]
 8009d48:	330a      	adds	r3, #10
 8009d4a:	429a      	cmp	r2, r3
 8009d4c:	d312      	bcc.n	8009d74 <parseDNSAnswer+0x10e>
                     * invoke the user callback and also store this invalid address in our cache. */
                    void * pvCopyDest;
                    const void * pvCopySource;
                    uint32_t ulTestAddress;

                    pvCopySource = &( pxSet->pucByte[ sizeof( DNSAnswerRecord_t ) ] );
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	68db      	ldr	r3, [r3, #12]
 8009d52:	330a      	adds	r3, #10
 8009d54:	673b      	str	r3, [r7, #112]	@ 0x70
                    pvCopyDest = &( ulTestAddress );
 8009d56:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8009d5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    ( void ) memcpy( pvCopyDest, pvCopySource, pxSet->uxAddressLength );
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	6a1b      	ldr	r3, [r3, #32]
 8009d60:	461a      	mov	r2, r3
 8009d62:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8009d64:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009d66:	f00e ff38 	bl	8018bda <memcpy>

                    if( ulTestAddress != 0U )
 8009d6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d001      	beq.n	8009d74 <parseDNSAnswer+0x10e>
                    {
                        xDoAccept = pdTRUE;
 8009d70:	2301      	movs	r3, #1
 8009d72:	67fb      	str	r3, [r7, #124]	@ 0x7c
            {
                /* Unknown host type, AAAA nor A.
                 * 'xDoAccept' was already initialised as pdFALSE. */
            }

            if( xDoAccept != pdFALSE )
 8009d74:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	f000 80bf 	beq.w	8009efa <parseDNSAnswer+0x294>
                 * fields of the structure. */

                /* MISRA Ref 11.3.1 [Misaligned access] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                /* coverity[misra_c_2012_rule_11_3_violation] */
                pxDNSAnswerRecord = ( ( DNSAnswerRecord_t * ) pxSet->pucByte );
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	68db      	ldr	r3, [r3, #12]
 8009d80:	66bb      	str	r3, [r7, #104]	@ 0x68

                /* Sanity check the data length of an IPv4 answer. */
                if( FreeRTOS_ntohs( pxDNSAnswerRecord->usDataLength ) ==
 8009d82:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009d84:	891b      	ldrh	r3, [r3, #8]
 8009d86:	b29a      	uxth	r2, r3
                    ( uint16_t ) pxSet->uxAddressLength )
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	6a1b      	ldr	r3, [r3, #32]
                if( FreeRTOS_ntohs( pxDNSAnswerRecord->usDataLength ) ==
 8009d8c:	b29b      	uxth	r3, r3
 8009d8e:	429a      	cmp	r2, r3
 8009d90:	f040 80a1 	bne.w	8009ed6 <parseDNSAnswer+0x270>
                {
                    if( pxSet->uxAddressLength == ipSIZE_OF_IPv6_ADDRESS ) /*No check needed for pxSet->usType as uxAddressLength is set based on usType*/
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	6a1b      	ldr	r3, [r3, #32]
 8009d98:	2b10      	cmp	r3, #16
 8009d9a:	d11c      	bne.n	8009dd6 <parseDNSAnswer+0x170>
                    {
                        ( void ) memcpy( xIP_Address.xIPAddress.xIP_IPv6.ucBytes,
                                         &( pxSet->pucByte[ sizeof( DNSAnswerRecord_t ) ] ),
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	68db      	ldr	r3, [r3, #12]
 8009da0:	330a      	adds	r3, #10
                        ( void ) memcpy( xIP_Address.xIPAddress.xIP_IPv6.ucBytes,
 8009da2:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8009da6:	6818      	ldr	r0, [r3, #0]
 8009da8:	6859      	ldr	r1, [r3, #4]
 8009daa:	689a      	ldr	r2, [r3, #8]
 8009dac:	68db      	ldr	r3, [r3, #12]
 8009dae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
                                         ipSIZE_OF_IPv6_ADDRESS );

                        #if ( ( ipconfigUSE_DNS_CACHE != 0 ) || ( ipconfigDNS_USE_CALLBACKS != 0 ) || ( ipconfigUSE_MDNS != 0 ) || ( ipconfigUSE_LLMNR != 0 ) )
                            if( ppxAddressInfo != NULL )
 8009db0:	68bb      	ldr	r3, [r7, #8]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d009      	beq.n	8009dca <parseDNSAnswer+0x164>
                            {
                                pxNewAddress = pxNew_AddrInfo( pxSet->pcName, FREERTOS_AF_INET6, xIP_Address.xIPAddress.xIP_IPv6.ucBytes );
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	332c      	adds	r3, #44	@ 0x2c
 8009dba:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8009dbe:	210a      	movs	r1, #10
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	f7ff fa29 	bl	8009218 <pxNew_AddrInfo>
 8009dc6:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
                            }
                        #endif

                        xIP_Address.xIs_IPv6 = pdTRUE;
 8009dca:	2301      	movs	r3, #1
 8009dcc:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Return non-zero to inform the caller that a valid
                         * IPv6 address was found. */
                        pxSet->ulIPAddress = 1U;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	2201      	movs	r2, #1
 8009dd2:	61da      	str	r2, [r3, #28]
 8009dd4:	e021      	b.n	8009e1a <parseDNSAnswer+0x1b4>
                        /*
                         * Use helper variables for memcpy() to remain
                         * compliant with MISRA Rule 21.15.  These should be
                         * optimized away.
                         */
                        pvCopySource = &( pxSet->pucByte[ sizeof( DNSAnswerRecord_t ) ] );
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	68db      	ldr	r3, [r3, #12]
 8009dda:	330a      	adds	r3, #10
 8009ddc:	663b      	str	r3, [r7, #96]	@ 0x60
                        pvCopyDest = &( pxSet->ulIPAddress );
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	331c      	adds	r3, #28
 8009de2:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        ( void ) memcpy( pvCopyDest, pvCopySource, pxSet->uxAddressLength );
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	6a1b      	ldr	r3, [r3, #32]
 8009de8:	461a      	mov	r2, r3
 8009dea:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8009dec:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8009dee:	f00e fef4 	bl	8018bda <memcpy>

                        #if ( ( ipconfigUSE_DNS_CACHE != 0 ) || ( ipconfigDNS_USE_CALLBACKS != 0 ) || ( ipconfigUSE_MDNS != 0 ) || ( ipconfigUSE_LLMNR != 0 ) )
                            if( ppxAddressInfo != NULL )
 8009df2:	68bb      	ldr	r3, [r7, #8]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d00b      	beq.n	8009e10 <parseDNSAnswer+0x1aa>
                            {
                                const uint8_t * ucBytes = ( uint8_t * ) &( pxSet->ulIPAddress );
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	331c      	adds	r3, #28
 8009dfc:	65bb      	str	r3, [r7, #88]	@ 0x58

                                pxNewAddress = pxNew_AddrInfo( pxSet->pcName, FREERTOS_AF_INET4, ucBytes );
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	332c      	adds	r3, #44	@ 0x2c
 8009e02:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009e04:	2102      	movs	r1, #2
 8009e06:	4618      	mov	r0, r3
 8009e08:	f7ff fa06 	bl	8009218 <pxNew_AddrInfo>
 8009e0c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
                            }
                        #endif

                        xIP_Address.xIPAddress.ulIP_IPv4 = pxSet->ulIPAddress;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	69db      	ldr	r3, [r3, #28]
 8009e14:	643b      	str	r3, [r7, #64]	@ 0x40
                        xIP_Address.xIs_IPv6 = pdFALSE;
 8009e16:	2300      	movs	r3, #0
 8009e18:	653b      	str	r3, [r7, #80]	@ 0x50
                    }

                    if( pxNewAddress != NULL )
 8009e1a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d013      	beq.n	8009e4a <parseDNSAnswer+0x1e4>
                    {
                        if( *( ppxAddressInfo ) == NULL )
 8009e22:	68bb      	ldr	r3, [r7, #8]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d104      	bne.n	8009e34 <parseDNSAnswer+0x1ce>
                        {
                            /* For the first address found. */
                            *( ppxAddressInfo ) = pxNewAddress;
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009e30:	601a      	str	r2, [r3, #0]
 8009e32:	e004      	b.n	8009e3e <parseDNSAnswer+0x1d8>
                        }
                        else
                        {
                            /* For the next address found. */
                            *( pxSet->ppxLastAddress ) = pxNewAddress;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e38:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009e3c:	601a      	str	r2, [r3, #0]
                        }

                        pxSet->ppxLastAddress = &( pxNewAddress->ai_next );
 8009e3e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009e42:	f103 021c 	add.w	r2, r3, #28
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	651a      	str	r2, [r3, #80]	@ 0x50

                    #if ( ipconfigDNS_USE_CALLBACKS == 1 )
                    {
                        BaseType_t xCallbackResult;

                        xCallbackResult = xDNSDoCallback( pxSet, ( ppxAddressInfo != NULL ) ? *( ppxAddressInfo ) : NULL );
 8009e4a:	68bb      	ldr	r3, [r7, #8]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d002      	beq.n	8009e56 <parseDNSAnswer+0x1f0>
 8009e50:	68bb      	ldr	r3, [r7, #8]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	e000      	b.n	8009e58 <parseDNSAnswer+0x1f2>
 8009e56:	2300      	movs	r3, #0
 8009e58:	4619      	mov	r1, r3
 8009e5a:	68f8      	ldr	r0, [r7, #12]
 8009e5c:	f7ff fc7a 	bl	8009754 <xDNSDoCallback>
 8009e60:	6578      	str	r0, [r7, #84]	@ 0x54

                        /* See if any asynchronous call was made to FreeRTOS_gethostbyname_a() */
                        if( xCallbackResult != pdFALSE )
 8009e62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d002      	beq.n	8009e6e <parseDNSAnswer+0x208>
                        {
                            /* This device has requested this DNS look-up.
                             * The result may be stored in the DNS cache. */
                            pxSet->xDoStore = pdTRUE;
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	2201      	movs	r2, #1
 8009e6c:	629a      	str	r2, [r3, #40]	@ 0x28
                    {
                        char cBuffer[ 40 ];

                        /* The reply will only be stored in the DNS cache when the
                         * request was issued by this device. */
                        if( pxSet->xDoStore != pdFALSE )
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d011      	beq.n	8009e9a <parseDNSAnswer+0x234>
                        {
                            ( void ) FreeRTOS_dns_update(
                                pxSet->pcName,
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	f103 002c 	add.w	r0, r3, #44	@ 0x2c
                                &xIP_Address,
                                pxDNSAnswerRecord->ulTTL,
 8009e7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009e7e:	685a      	ldr	r2, [r3, #4]
                            ( void ) FreeRTOS_dns_update(
 8009e80:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8009e84:	2300      	movs	r3, #0
 8009e86:	9300      	str	r3, [sp, #0]
 8009e88:	2300      	movs	r3, #0
 8009e8a:	f7ff fa5a 	bl	8009342 <FreeRTOS_dns_update>
                                pdFALSE,
                                NULL );
                            pxSet->usNumARecordsStored++; /* Track # of A records stored */
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009e92:	3301      	adds	r3, #1
 8009e94:	b29a      	uxth	r2, r3
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	849a      	strh	r2, [r3, #36]	@ 0x24
                        }

                        if( pxSet->usType == ( uint16_t ) dnsTYPE_AAAA_HOST )
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	8b1b      	ldrh	r3, [r3, #24]
 8009e9e:	2b1c      	cmp	r3, #28
 8009ea0:	d108      	bne.n	8009eb4 <parseDNSAnswer+0x24e>
                        {
                            ( void ) FreeRTOS_inet_ntop( FREERTOS_AF_INET6, ( const void * ) xIP_Address.xIPAddress.xIP_IPv6.ucBytes, cBuffer, sizeof( cBuffer ) );
 8009ea2:	f107 0214 	add.w	r2, r7, #20
 8009ea6:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8009eaa:	2328      	movs	r3, #40	@ 0x28
 8009eac:	200a      	movs	r0, #10
 8009eae:	f003 fc09 	bl	800d6c4 <FreeRTOS_inet_ntop>
 8009eb2:	e008      	b.n	8009ec6 <parseDNSAnswer+0x260>
                                               ( pxSet->xDoStore != 0 ) ? "" : " NOT" ) );
                        }
                        else
                        {
                            ( void ) FreeRTOS_inet_ntop( FREERTOS_AF_INET,
                                                         ( const void * ) &( pxSet->ulIPAddress ),
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	f103 011c 	add.w	r1, r3, #28
                            ( void ) FreeRTOS_inet_ntop( FREERTOS_AF_INET,
 8009eba:	f107 0214 	add.w	r2, r7, #20
 8009ebe:	2328      	movs	r3, #40	@ 0x28
 8009ec0:	2002      	movs	r0, #2
 8009ec2:	f003 fbff 	bl	800d6c4 <FreeRTOS_inet_ntop>
                                               ( pxSet->xDoStore != 0 ) ? "" : " NOT" ) );
                        }
                    }
                    #endif /* ipconfigUSE_DNS_CACHE */

                    if( ulReturnIPAddress == 0U )
 8009ec6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d103      	bne.n	8009ed6 <parseDNSAnswer+0x270>
                    {
                        /* Here pxSet->ulIPAddress should be not equal tp 0 since pxSet->ulIPAddress is copied from
                         * pxSet->pucByte[ sizeof( DNSAnswerRecord_t ) ] and os verified to be non zero above. */
                        /* Remember the first IP-address that is found. */
                        ulReturnIPAddress = pxSet->ulIPAddress;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	69db      	ldr	r3, [r3, #28]
 8009ed2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                    FreeRTOS_printf( ( "DNS sanity check failed: %u != %u\n",
                                       FreeRTOS_ntohs( pxDNSAnswerRecord->usDataLength ),
                                       ( unsigned ) pxSet->uxAddressLength ) );
                }

                pxSet->pucByte = &( pxSet->pucByte[ sizeof( DNSAnswerRecord_t ) + pxSet->uxAddressLength ] );
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	68da      	ldr	r2, [r3, #12]
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	6a1b      	ldr	r3, [r3, #32]
 8009ede:	330a      	adds	r3, #10
 8009ee0:	441a      	add	r2, r3
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	60da      	str	r2, [r3, #12]
                pxSet->uxSourceBytesRemaining -= ( sizeof( DNSAnswerRecord_t ) + pxSet->uxAddressLength );
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	695a      	ldr	r2, [r3, #20]
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	6a1b      	ldr	r3, [r3, #32]
 8009eee:	1ad3      	subs	r3, r2, r3
 8009ef0:	f1a3 020a 	sub.w	r2, r3, #10
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	615a      	str	r2, [r3, #20]
 8009ef8:	e032      	b.n	8009f60 <parseDNSAnswer+0x2fa>
            }
            else if( pxSet->uxSourceBytesRemaining >= sizeof( DNSAnswerRecord_t ) )
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	695b      	ldr	r3, [r3, #20]
 8009efe:	2b09      	cmp	r3, #9
 8009f00:	d92e      	bls.n	8009f60 <parseDNSAnswer+0x2fa>
                /* Cast the response to DNSAnswerRecord for easy access to fields of the DNS response. */

                /* MISRA Ref 11.3.1 [Misaligned access] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                /* coverity[misra_c_2012_rule_11_3_violation] */
                pxDNSAnswerRecord = ( ( DNSAnswerRecord_t * ) pxSet->pucByte );
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	68db      	ldr	r3, [r3, #12]
 8009f06:	66bb      	str	r3, [r7, #104]	@ 0x68

                pxSet->pucByte = &( pxSet->pucByte[ sizeof( DNSAnswerRecord_t ) ] );
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	68db      	ldr	r3, [r3, #12]
 8009f0c:	f103 020a 	add.w	r2, r3, #10
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	60da      	str	r2, [r3, #12]
                pxSet->uxSourceBytesRemaining -= sizeof( DNSAnswerRecord_t );
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	695b      	ldr	r3, [r3, #20]
 8009f18:	f1a3 020a 	sub.w	r2, r3, #10
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	615a      	str	r2, [r3, #20]

                /* Determine the length of the answer data from the header. */
                usDataLength = FreeRTOS_ntohs( pxDNSAnswerRecord->usDataLength );
 8009f20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009f22:	7a1a      	ldrb	r2, [r3, #8]
 8009f24:	7a5b      	ldrb	r3, [r3, #9]
 8009f26:	021b      	lsls	r3, r3, #8
 8009f28:	4313      	orrs	r3, r2
 8009f2a:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66

                /* Jump over the answer. */
                if( pxSet->uxSourceBytesRemaining >= usDataLength )
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	695a      	ldr	r2, [r3, #20]
 8009f32:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8009f36:	429a      	cmp	r2, r3
 8009f38:	d30e      	bcc.n	8009f58 <parseDNSAnswer+0x2f2>
                {
                    pxSet->pucByte = &( pxSet->pucByte[ usDataLength ] );
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	68da      	ldr	r2, [r3, #12]
 8009f3e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8009f42:	441a      	add	r2, r3
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	60da      	str	r2, [r3, #12]
                    pxSet->uxSourceBytesRemaining -= usDataLength;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	695a      	ldr	r2, [r3, #20]
 8009f4c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8009f50:	1ad2      	subs	r2, r2, r3
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	615a      	str	r2, [r3, #20]
 8009f56:	e003      	b.n	8009f60 <parseDNSAnswer+0x2fa>
                }
                else
                {
                    /* Malformed response. */
                    xReturn = pdFALSE;
 8009f58:	2300      	movs	r3, #0
 8009f5a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                    break;
 8009f5e:	e00d      	b.n	8009f7c <parseDNSAnswer+0x316>
        for( x = 0U; x < pxSet->usAnswers; x++ )
 8009f60:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009f64:	3301      	adds	r3, #1
 8009f66:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	88db      	ldrh	r3, [r3, #6]
 8009f6e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009f72:	429a      	cmp	r2, r3
 8009f74:	f4ff ae8d 	bcc.w	8009c92 <parseDNSAnswer+0x2c>
 8009f78:	e000      	b.n	8009f7c <parseDNSAnswer+0x316>
                break;
 8009f7a:	bf00      	nop
            {
                /* Do nothing */
            }
        }

        return ( xReturn != 0 ) ? ulReturnIPAddress : 0U;
 8009f7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d002      	beq.n	8009f8a <parseDNSAnswer+0x324>
 8009f84:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009f88:	e000      	b.n	8009f8c <parseDNSAnswer+0x326>
 8009f8a:	2300      	movs	r3, #0
    }
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3794      	adds	r7, #148	@ 0x94
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd90      	pop	{r4, r7, pc}

08009f94 <ProcessICMPPacket>:
 *
 * @return eReleaseBuffer when the message buffer should be released, or eReturnEthernetFrame
 *                        when the packet should be returned.
 */
    eFrameProcessingResult_t ProcessICMPPacket( const NetworkBufferDescriptor_t * const pxNetworkBuffer )
    {
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b086      	sub	sp, #24
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
        eFrameProcessingResult_t eReturn = eReleaseBuffer;
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	75fb      	strb	r3, [r7, #23]

        iptraceICMP_PACKET_RECEIVED();

        configASSERT( pxNetworkBuffer->xDataLength >= sizeof( ICMPPacket_t ) );
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fa4:	2b29      	cmp	r3, #41	@ 0x29
 8009fa6:	d80d      	bhi.n	8009fc4 <ProcessICMPPacket+0x30>
	__asm volatile
 8009fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fac:	b672      	cpsid	i
 8009fae:	f383 8811 	msr	BASEPRI, r3
 8009fb2:	f3bf 8f6f 	isb	sy
 8009fb6:	f3bf 8f4f 	dsb	sy
 8009fba:	b662      	cpsie	i
 8009fbc:	60fb      	str	r3, [r7, #12]
}
 8009fbe:	bf00      	nop
 8009fc0:	bf00      	nop
 8009fc2:	e7fd      	b.n	8009fc0 <ProcessICMPPacket+0x2c>

        if( pxNetworkBuffer->xDataLength >= sizeof( ICMPPacket_t ) )
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fc8:	2b29      	cmp	r3, #41	@ 0x29
 8009fca:	d915      	bls.n	8009ff8 <ProcessICMPPacket+0x64>
             * fields of ICMP packet. */

            /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            ICMPPacket_t * pxICMPPacket = ( ( ICMPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fd0:	613b      	str	r3, [r7, #16]

            switch( pxICMPPacket->xICMPHeader.ucTypeOfMessage )
 8009fd2:	693b      	ldr	r3, [r7, #16]
 8009fd4:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d008      	beq.n	8009fee <ProcessICMPPacket+0x5a>
 8009fdc:	2b08      	cmp	r3, #8
 8009fde:	d10a      	bne.n	8009ff6 <ProcessICMPPacket+0x62>
            {
                case ipICMP_ECHO_REQUEST:
                    #if ( ipconfigREPLY_TO_INCOMING_PINGS == 1 )
                    {
                        eReturn = prvProcessICMPEchoRequest( pxICMPPacket, pxNetworkBuffer );
 8009fe0:	6879      	ldr	r1, [r7, #4]
 8009fe2:	6938      	ldr	r0, [r7, #16]
 8009fe4:	f000 f80d 	bl	800a002 <prvProcessICMPEchoRequest>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	75fb      	strb	r3, [r7, #23]
                    }
                    #endif /* ( ipconfigREPLY_TO_INCOMING_PINGS == 1 ) */
                    break;
 8009fec:	e004      	b.n	8009ff8 <ProcessICMPPacket+0x64>

                case ipICMP_ECHO_REPLY:
                    #if ( ipconfigSUPPORT_OUTGOING_PINGS == 1 )
                    {
                        prvProcessICMPEchoReply( pxICMPPacket );
 8009fee:	6938      	ldr	r0, [r7, #16]
 8009ff0:	f000 f833 	bl	800a05a <prvProcessICMPEchoReply>
                    }
                    #endif /* ipconfigSUPPORT_OUTGOING_PINGS */
                    break;
 8009ff4:	e000      	b.n	8009ff8 <ProcessICMPPacket+0x64>

                default:
                    /* Only ICMP echo packets are handled. */
                    break;
 8009ff6:	bf00      	nop
            }
        }

        return eReturn;
 8009ff8:	7dfb      	ldrb	r3, [r7, #23]
    }
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3718      	adds	r7, #24
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}

0800a002 <prvProcessICMPEchoRequest>:
 * @param pxNetworkBuffer Pointer to the network buffer containing the ICMP packet.
 * @returns Function returns eReturnEthernetFrame.
 */
    static eFrameProcessingResult_t prvProcessICMPEchoRequest( ICMPPacket_t * const pxICMPPacket,
                                                               const NetworkBufferDescriptor_t * const pxNetworkBuffer )
    {
 800a002:	b480      	push	{r7}
 800a004:	b087      	sub	sp, #28
 800a006:	af00      	add	r7, sp, #0
 800a008:	6078      	str	r0, [r7, #4]
 800a00a:	6039      	str	r1, [r7, #0]
        ICMPHeader_t * pxICMPHeader;
        IPHeader_t * pxIPHeader;
        uint32_t ulIPAddress;

        pxICMPHeader = &( pxICMPPacket->xICMPHeader );
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	3322      	adds	r3, #34	@ 0x22
 800a010:	617b      	str	r3, [r7, #20]
        pxIPHeader = &( pxICMPPacket->xIPHeader );
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	330e      	adds	r3, #14
 800a016:	613b      	str	r3, [r7, #16]

        /* The checksum can be checked here - but a ping reply should be
         * returned even if the checksum is incorrect so the other end can
         * tell that the ping was received - even if the ping reply contains
         * invalid data. */
        pxICMPHeader->ucTypeOfMessage = ( uint8_t ) ipICMP_ECHO_REPLY;
 800a018:	697b      	ldr	r3, [r7, #20]
 800a01a:	2200      	movs	r2, #0
 800a01c:	701a      	strb	r2, [r3, #0]
        ulIPAddress = pxIPHeader->ulDestinationIPAddress;
 800a01e:	693b      	ldr	r3, [r7, #16]
 800a020:	691b      	ldr	r3, [r3, #16]
 800a022:	60fb      	str	r3, [r7, #12]
        pxIPHeader->ulDestinationIPAddress = pxIPHeader->ulSourceIPAddress;
 800a024:	693b      	ldr	r3, [r7, #16]
 800a026:	68da      	ldr	r2, [r3, #12]
 800a028:	693b      	ldr	r3, [r7, #16]
 800a02a:	611a      	str	r2, [r3, #16]
        pxIPHeader->ulSourceIPAddress = ulIPAddress;
 800a02c:	693b      	ldr	r3, [r7, #16]
 800a02e:	68fa      	ldr	r2, [r7, #12]
 800a030:	60da      	str	r2, [r3, #12]
        /* Update the TTL field. */
        pxIPHeader->ucTimeToLive = ipconfigICMP_TIME_TO_LIVE;
 800a032:	693b      	ldr	r3, [r7, #16]
 800a034:	2240      	movs	r2, #64	@ 0x40
 800a036:	721a      	strb	r2, [r3, #8]
         * The header was never memset to zero, so set both the fragment offset and fragmentation flags in one go.
         */
        #if ( ipconfigFORCE_IP_DONT_FRAGMENT != 0 )
            pxIPHeader->usFragmentOffset = ipFRAGMENT_FLAGS_DONT_FRAGMENT;
        #else
            pxIPHeader->usFragmentOffset = 0U;
 800a038:	693b      	ldr	r3, [r7, #16]
 800a03a:	2200      	movs	r2, #0
 800a03c:	719a      	strb	r2, [r3, #6]
 800a03e:	2200      	movs	r2, #0
 800a040:	71da      	strb	r2, [r3, #7]
            /* Just to prevent compiler warnings about unused parameters. */
            ( void ) pxNetworkBuffer;

            /* Many EMAC peripherals will only calculate the ICMP checksum
             * correctly if the field is nulled beforehand. */
            pxICMPHeader->usChecksum = 0U;
 800a042:	697b      	ldr	r3, [r7, #20]
 800a044:	2200      	movs	r2, #0
 800a046:	709a      	strb	r2, [r3, #2]
 800a048:	2200      	movs	r2, #0
 800a04a:	70da      	strb	r2, [r3, #3]
        }
        #endif /* if ( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM == 0 ) */

        return eReturnEthernetFrame;
 800a04c:	2302      	movs	r3, #2
    }
 800a04e:	4618      	mov	r0, r3
 800a050:	371c      	adds	r7, #28
 800a052:	46bd      	mov	sp, r7
 800a054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a058:	4770      	bx	lr

0800a05a <prvProcessICMPEchoReply>:
 * @brief Process an ICMP echo reply.
 *
 * @param[in] pxICMPPacket The IP packet that contains the ICMP message.
 */
    static void prvProcessICMPEchoReply( ICMPPacket_t * const pxICMPPacket )
    {
 800a05a:	b580      	push	{r7, lr}
 800a05c:	b086      	sub	sp, #24
 800a05e:	af00      	add	r7, sp, #0
 800a060:	6078      	str	r0, [r7, #4]
        ePingReplyStatus_t eStatus = eSuccess;
 800a062:	2300      	movs	r3, #0
 800a064:	75fb      	strb	r3, [r7, #23]
        uint16_t usDataLength, usCount;
        uint8_t * pucByte;

        /* Find the total length of the IP packet. */
        usDataLength = pxICMPPacket->xIPHeader.usLength;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	7c1a      	ldrb	r2, [r3, #16]
 800a06a:	7c5b      	ldrb	r3, [r3, #17]
 800a06c:	021b      	lsls	r3, r3, #8
 800a06e:	4313      	orrs	r3, r2
 800a070:	81fb      	strh	r3, [r7, #14]
        usDataLength = FreeRTOS_ntohs( usDataLength );

        /* Remove the length of the IP headers to obtain the length of the ICMP
         * message itself. */
        usDataLength = ( uint16_t ) ( ( ( uint32_t ) usDataLength ) - ipSIZE_OF_IPv4_HEADER );
 800a072:	89fb      	ldrh	r3, [r7, #14]
 800a074:	3b14      	subs	r3, #20
 800a076:	81fb      	strh	r3, [r7, #14]

        /* Remove the length of the ICMP header, to obtain the length of
         * data contained in the ping. */
        usDataLength = ( uint16_t ) ( ( ( uint32_t ) usDataLength ) - ipSIZE_OF_ICMPv4_HEADER );
 800a078:	89fb      	ldrh	r3, [r7, #14]
 800a07a:	3b08      	subs	r3, #8
 800a07c:	81fb      	strh	r3, [r7, #14]

        /* Checksum has already been checked before in prvProcessIPPacket */

        /* Find the first byte of the data within the ICMP packet. */
        pucByte = ( uint8_t * ) pxICMPPacket;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	613b      	str	r3, [r7, #16]
        pucByte = &( pucByte[ sizeof( ICMPPacket_t ) ] );
 800a082:	693b      	ldr	r3, [r7, #16]
 800a084:	332a      	adds	r3, #42	@ 0x2a
 800a086:	613b      	str	r3, [r7, #16]

        /* Check each byte. */
        for( usCount = 0; usCount < usDataLength; usCount++ )
 800a088:	2300      	movs	r3, #0
 800a08a:	82bb      	strh	r3, [r7, #20]
 800a08c:	e00c      	b.n	800a0a8 <prvProcessICMPEchoReply+0x4e>
        {
            if( *pucByte != ( uint8_t ) ipECHO_DATA_FILL_BYTE )
 800a08e:	693b      	ldr	r3, [r7, #16]
 800a090:	781b      	ldrb	r3, [r3, #0]
 800a092:	2b78      	cmp	r3, #120	@ 0x78
 800a094:	d002      	beq.n	800a09c <prvProcessICMPEchoReply+0x42>
            {
                eStatus = eInvalidData;
 800a096:	2302      	movs	r3, #2
 800a098:	75fb      	strb	r3, [r7, #23]
                break;
 800a09a:	e009      	b.n	800a0b0 <prvProcessICMPEchoReply+0x56>
            }

            pucByte++;
 800a09c:	693b      	ldr	r3, [r7, #16]
 800a09e:	3301      	adds	r3, #1
 800a0a0:	613b      	str	r3, [r7, #16]
        for( usCount = 0; usCount < usDataLength; usCount++ )
 800a0a2:	8abb      	ldrh	r3, [r7, #20]
 800a0a4:	3301      	adds	r3, #1
 800a0a6:	82bb      	strh	r3, [r7, #20]
 800a0a8:	8aba      	ldrh	r2, [r7, #20]
 800a0aa:	89fb      	ldrh	r3, [r7, #14]
 800a0ac:	429a      	cmp	r2, r3
 800a0ae:	d3ee      	bcc.n	800a08e <prvProcessICMPEchoReply+0x34>
        }

        /* Call back into the application to pass it the result. */
        vApplicationPingReplyHook( eStatus, pxICMPPacket->xICMPHeader.usIdentifier );
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a0b4:	b29a      	uxth	r2, r3
 800a0b6:	7dfb      	ldrb	r3, [r7, #23]
 800a0b8:	4611      	mov	r1, r2
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	f000 fe66 	bl	800ad8c <vApplicationPingReplyHook>
    }
 800a0c0:	bf00      	nop
 800a0c2:	3718      	adds	r7, #24
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}

0800a0c8 <prvIPTask>:

/* MISRA Ref 8.13.1 [Not decorating a pointer to const parameter with const] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-813 */
/* coverity[misra_c_2012_rule_8_13_violation] */
static void prvIPTask( void * pvParameters )
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b082      	sub	sp, #8
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
    /* Just to prevent compiler warnings about unused parameters. */
    ( void ) pvParameters;

    prvIPTask_Initialise();
 800a0d0:	f000 f8e4 	bl	800a29c <prvIPTask_Initialise>
    FreeRTOS_debug_printf( ( "prvIPTask started\n" ) );

    /* Loop, processing IP events. */
    while( ipFOREVER() == pdTRUE )
    {
        prvProcessIPEventsAndTimers();
 800a0d4:	f000 f802 	bl	800a0dc <prvProcessIPEventsAndTimers>
 800a0d8:	e7fc      	b.n	800a0d4 <prvIPTask+0xc>
	...

0800a0dc <prvProcessIPEventsAndTimers>:

/**
 * @brief Process the events sent to the IP task and process the timers.
 */
static void prvProcessIPEventsAndTimers( void )
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b08e      	sub	sp, #56	@ 0x38
 800a0e0:	af00      	add	r7, sp, #0

    ipconfigWATCHDOG_TIMER();

    /* Check the Resolution, DHCP and TCP timers to see if there is any periodic
     * or timeout processing to perform. */
    vCheckNetworkTimers();
 800a0e2:	f000 fef7 	bl	800aed4 <vCheckNetworkTimers>

    /* Calculate the acceptable maximum sleep time. */
    xNextIPSleep = xCalculateSleepTime();
 800a0e6:	f000 fe97 	bl	800ae18 <xCalculateSleepTime>
 800a0ea:	6378      	str	r0, [r7, #52]	@ 0x34

    /* Wait until there is something to do. If the following call exits
     * due to a time out rather than a message being received, set a
     * 'NoEvent' value. */
    if( xQueueReceive( xNetworkEventQueue, ( void * ) &xReceivedEvent, xNextIPSleep ) == pdFALSE )
 800a0ec:	4b69      	ldr	r3, [pc, #420]	@ (800a294 <prvProcessIPEventsAndTimers+0x1b8>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f107 011c 	add.w	r1, r7, #28
 800a0f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	f00b fabc 	bl	8015674 <xQueueReceive>
 800a0fc:	4603      	mov	r3, r0
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d101      	bne.n	800a106 <prvProcessIPEventsAndTimers+0x2a>
    {
        xReceivedEvent.eEventType = eNoEvent;
 800a102:	23ff      	movs	r3, #255	@ 0xff
 800a104:	773b      	strb	r3, [r7, #28]
    }

    #if ( ipconfigCHECK_IP_QUEUE_SPACE != 0 )
    {
        if( xReceivedEvent.eEventType != eNoEvent )
 800a106:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800a10a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a10e:	d00d      	beq.n	800a12c <prvProcessIPEventsAndTimers+0x50>
        {
            UBaseType_t uxCount;

            uxCount = uxQueueSpacesAvailable( xNetworkEventQueue );
 800a110:	4b60      	ldr	r3, [pc, #384]	@ (800a294 <prvProcessIPEventsAndTimers+0x1b8>)
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	4618      	mov	r0, r3
 800a116:	f00b fcce 	bl	8015ab6 <uxQueueSpacesAvailable>
 800a11a:	6338      	str	r0, [r7, #48]	@ 0x30

            if( uxQueueMinimumSpace > uxCount )
 800a11c:	4b5e      	ldr	r3, [pc, #376]	@ (800a298 <prvProcessIPEventsAndTimers+0x1bc>)
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a122:	429a      	cmp	r2, r3
 800a124:	d202      	bcs.n	800a12c <prvProcessIPEventsAndTimers+0x50>
            {
                uxQueueMinimumSpace = uxCount;
 800a126:	4a5c      	ldr	r2, [pc, #368]	@ (800a298 <prvProcessIPEventsAndTimers+0x1bc>)
 800a128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a12a:	6013      	str	r3, [r2, #0]
    }
    #endif /* ipconfigCHECK_IP_QUEUE_SPACE */

    iptraceNETWORK_EVENT_RECEIVED( xReceivedEvent.eEventType );

    switch( xReceivedEvent.eEventType )
 800a12c:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800a130:	3301      	adds	r3, #1
 800a132:	2b0f      	cmp	r3, #15
 800a134:	f200 80a4 	bhi.w	800a280 <prvProcessIPEventsAndTimers+0x1a4>
 800a138:	a201      	add	r2, pc, #4	@ (adr r2, 800a140 <prvProcessIPEventsAndTimers+0x64>)
 800a13a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a13e:	bf00      	nop
 800a140:	0800a281 	.word	0x0800a281
 800a144:	0800a181 	.word	0x0800a181
 800a148:	0800a18b 	.word	0x0800a18b
 800a14c:	0800a195 	.word	0x0800a195
 800a150:	0800a1a1 	.word	0x0800a1a1
 800a154:	0800a281 	.word	0x0800a281
 800a158:	0800a207 	.word	0x0800a207
 800a15c:	0800a211 	.word	0x0800a211
 800a160:	0800a239 	.word	0x0800a239
 800a164:	0800a241 	.word	0x0800a241
 800a168:	0800a265 	.word	0x0800a265
 800a16c:	0800a1a7 	.word	0x0800a1a7
 800a170:	0800a1fd 	.word	0x0800a1fd
 800a174:	0800a21b 	.word	0x0800a21b
 800a178:	0800a281 	.word	0x0800a281
 800a17c:	0800a26b 	.word	0x0800a26b
    {
        case eNetworkDownEvent:
            /* Attempt to establish a connection. */
            prvProcessNetworkDownEvent( ( ( NetworkInterface_t * ) xReceivedEvent.pvData ) );
 800a180:	6a3b      	ldr	r3, [r7, #32]
 800a182:	4618      	mov	r0, r3
 800a184:	f001 f9aa 	bl	800b4dc <prvProcessNetworkDownEvent>
            break;
 800a188:	e07d      	b.n	800a286 <prvProcessIPEventsAndTimers+0x1aa>
        case eNetworkRxEvent:

            /* The network hardware driver has received a new packet.  A
             * pointer to the received buffer is located in the pvData member
             * of the received event structure. */
            prvHandleEthernetPacket( ( NetworkBufferDescriptor_t * ) xReceivedEvent.pvData );
 800a18a:	6a3b      	ldr	r3, [r7, #32]
 800a18c:	4618      	mov	r0, r3
 800a18e:	f000 f928 	bl	800a3e2 <prvHandleEthernetPacket>
            break;
 800a192:	e078      	b.n	800a286 <prvProcessIPEventsAndTimers+0x1aa>

        case eNetworkTxEvent:

            /* Send a network packet. The ownership will  be transferred to
             * the driver, which will release it after delivery. */
            prvForwardTxPacket( ( ( NetworkBufferDescriptor_t * ) xReceivedEvent.pvData ), pdTRUE );
 800a194:	6a3b      	ldr	r3, [r7, #32]
 800a196:	2101      	movs	r1, #1
 800a198:	4618      	mov	r0, r3
 800a19a:	f000 f930 	bl	800a3fe <prvForwardTxPacket>
            break;
 800a19e:	e072      	b.n	800a286 <prvProcessIPEventsAndTimers+0x1aa>

        case eARPTimerEvent:
            /* The ARP Resolution timer has expired, process the cache. */
            #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
                vARPAgeCache();
 800a1a0:	f7fd fe5c 	bl	8007e5c <vARPAgeCache>
            #endif /* ( ipconfigUSE_IPv4 != 0 ) */
            break;
 800a1a4:	e06f      	b.n	800a286 <prvProcessIPEventsAndTimers+0x1aa>
            /* FreeRTOS_bind (a user API) wants the IP-task to bind a socket
             * to a port. The port number is communicated in the socket field
             * usLocalPort. vSocketBind() will actually bind the socket and the
             * API will unblock as soon as the eSOCKET_BOUND event is
             * triggered. */
            pxSocket = ( ( FreeRTOS_Socket_t * ) xReceivedEvent.pvData );
 800a1a6:	6a3b      	ldr	r3, [r7, #32]
 800a1a8:	627b      	str	r3, [r7, #36]	@ 0x24
            xAddress.sin_len = ( uint8_t ) sizeof( xAddress );
 800a1aa:	2318      	movs	r3, #24
 800a1ac:	713b      	strb	r3, [r7, #4]

            switch( pxSocket->bits.bIsIPv6 ) /* LCOV_EXCL_BR_LINE */
 800a1ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1b0:	7a1b      	ldrb	r3, [r3, #8]
 800a1b2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a1b6:	b2db      	uxtb	r3, r3
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d108      	bne.n	800a1ce <prvProcessIPEventsAndTimers+0xf2>
            {
                #if ( ipconfigUSE_IPv4 != 0 )
                    case pdFALSE_UNSIGNED:
                        xAddress.sin_family = FREERTOS_AF_INET;
 800a1bc:	2302      	movs	r3, #2
 800a1be:	717b      	strb	r3, [r7, #5]
                        xAddress.sin_address.ulIP_IPv4 = FreeRTOS_htonl( pxSocket->xLocalAddress.ulIP_IPv4 );
 800a1c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1c4:	60fb      	str	r3, [r7, #12]
                        /* 'ulLocalAddress' will be set again by vSocketBind(). */
                        pxSocket->xLocalAddress.ulIP_IPv4 = 0;
 800a1c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	629a      	str	r2, [r3, #40]	@ 0x28
                        break;
 800a1cc:	e000      	b.n	800a1d0 <prvProcessIPEventsAndTimers+0xf4>
                        break;
                #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                default:
                    /* MISRA 16.4 Compliance */
                    break;
 800a1ce:	bf00      	nop
            }

            xAddress.sin_port = FreeRTOS_ntohs( pxSocket->usLocalPort );
 800a1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1d2:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800a1d4:	80fb      	strh	r3, [r7, #6]
            /* 'usLocalPort' will be set again by vSocketBind(). */
            pxSocket->usLocalPort = 0U;
 800a1d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1d8:	2200      	movs	r2, #0
 800a1da:	871a      	strh	r2, [r3, #56]	@ 0x38
            ( void ) vSocketBind( pxSocket, &xAddress, sizeof( xAddress ), pdFALSE );
 800a1dc:	1d39      	adds	r1, r7, #4
 800a1de:	2300      	movs	r3, #0
 800a1e0:	2218      	movs	r2, #24
 800a1e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a1e4:	f002 fd42 	bl	800cc6c <vSocketBind>

            /* Before 'eSocketBindEvent' was sent it was tested that
             * ( xEventGroup != NULL ) so it can be used now to wake up the
             * user. */
            pxSocket->xEventBits |= ( EventBits_t ) eSOCKET_BOUND;
 800a1e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	f043 0210 	orr.w	r2, r3, #16
 800a1f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1f2:	601a      	str	r2, [r3, #0]
            vSocketWakeUpUser( pxSocket );
 800a1f4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a1f6:	f003 faa3 	bl	800d740 <vSocketWakeUpUser>
            break;
 800a1fa:	e044      	b.n	800a286 <prvProcessIPEventsAndTimers+0x1aa>

            /* The user API FreeRTOS_closesocket() has sent a message to the
             * IP-task to actually close a socket. This is handled in
             * vSocketClose().  As the socket gets closed, there is no way to
             * report back to the API, so the API won't wait for the result */
            ( void ) vSocketClose( ( ( FreeRTOS_Socket_t * ) xReceivedEvent.pvData ) );
 800a1fc:	6a3b      	ldr	r3, [r7, #32]
 800a1fe:	4618      	mov	r0, r3
 800a200:	f002 fdae 	bl	800cd60 <vSocketClose>
            break;
 800a204:	e03f      	b.n	800a286 <prvProcessIPEventsAndTimers+0x1aa>
        case eStackTxEvent:

            /* The network stack has generated a packet to send.  A
             * pointer to the generated buffer is located in the pvData
             * member of the received event structure. */
            vProcessGeneratedUDPPacket( ( NetworkBufferDescriptor_t * ) xReceivedEvent.pvData );
 800a206:	6a3b      	ldr	r3, [r7, #32]
 800a208:	4618      	mov	r0, r3
 800a20a:	f008 f841 	bl	8012290 <vProcessGeneratedUDPPacket>
            break;
 800a20e:	e03a      	b.n	800a286 <prvProcessIPEventsAndTimers+0x1aa>

        case eDHCPEvent:
            prvCallDHCP_RA_Handler( ( ( NetworkEndPoint_t * ) xReceivedEvent.pvData ) );
 800a210:	6a3b      	ldr	r3, [r7, #32]
 800a212:	4618      	mov	r0, r3
 800a214:	f000 f896 	bl	800a344 <prvCallDHCP_RA_Handler>
            break;
 800a218:	e035      	b.n	800a286 <prvProcessIPEventsAndTimers+0x1aa>
             * vSocketSelect() will check which sockets actually have an event
             * and update the socket field xSocketBits. */
            #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
            #if ( ipconfigSELECT_USES_NOTIFY != 0 )
                {
                    SocketSelectMessage_t * pxMessage = ( ( SocketSelectMessage_t * ) xReceivedEvent.pvData );
 800a21a:	6a3b      	ldr	r3, [r7, #32]
 800a21c:	62bb      	str	r3, [r7, #40]	@ 0x28
                    vSocketSelect( pxMessage->pxSocketSet );
 800a21e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a220:	685b      	ldr	r3, [r3, #4]
 800a222:	4618      	mov	r0, r3
 800a224:	f003 ff7a 	bl	800e11c <vSocketSelect>
                    ( void ) xTaskNotifyGive( pxMessage->xTaskhandle );
 800a228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a22a:	6818      	ldr	r0, [r3, #0]
 800a22c:	2300      	movs	r3, #0
 800a22e:	2202      	movs	r2, #2
 800a230:	2100      	movs	r1, #0
 800a232:	f00c ffa7 	bl	8017184 <xTaskGenericNotify>
                {
                    vSocketSelect( ( ( SocketSelect_t * ) xReceivedEvent.pvData ) );
                }
            #endif /* ( ipconfigSELECT_USES_NOTIFY != 0 ) */
            #endif /* ipconfigSUPPORT_SELECT_FUNCTION == 1 */
            break;
 800a236:	e026      	b.n	800a286 <prvProcessIPEventsAndTimers+0x1aa>
        case eTCPTimerEvent:
            #if ( ipconfigUSE_TCP == 1 )

                /* Simply mark the TCP timer as expired so it gets processed
                 * the next time prvCheckNetworkTimers() is called. */
                vIPSetTCPTimerExpiredState( pdTRUE );
 800a238:	2001      	movs	r0, #1
 800a23a:	f000 ffaf 	bl	800b19c <vIPSetTCPTimerExpiredState>
            #endif /* ipconfigUSE_TCP */
            break;
 800a23e:	e022      	b.n	800a286 <prvProcessIPEventsAndTimers+0x1aa>

            /* The API FreeRTOS_accept() was called, the IP-task will now
             * check if the listening socket (communicated in pvData) actually
             * received a new connection. */
            #if ( ipconfigUSE_TCP == 1 )
                pxSocket = ( ( FreeRTOS_Socket_t * ) xReceivedEvent.pvData );
 800a240:	6a3b      	ldr	r3, [r7, #32]
 800a242:	627b      	str	r3, [r7, #36]	@ 0x24

                if( xTCPCheckNewClient( pxSocket ) != pdFALSE )
 800a244:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a246:	f004 fea3 	bl	800ef90 <xTCPCheckNewClient>
 800a24a:	4603      	mov	r3, r0
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d019      	beq.n	800a284 <prvProcessIPEventsAndTimers+0x1a8>
                {
                    pxSocket->xEventBits |= ( EventBits_t ) eSOCKET_ACCEPT;
 800a250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f043 0204 	orr.w	r2, r3, #4
 800a258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a25a:	601a      	str	r2, [r3, #0]
                    vSocketWakeUpUser( pxSocket );
 800a25c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a25e:	f003 fa6f 	bl	800d740 <vSocketWakeUpUser>
                }
            #endif /* ipconfigUSE_TCP */
            break;
 800a262:	e00f      	b.n	800a284 <prvProcessIPEventsAndTimers+0x1a8>
        case eTCPNetStat:

            /* FreeRTOS_netstat() was called to have the IP-task print an
             * overview of all sockets and their connections */
            #if ( ( ipconfigUSE_TCP == 1 ) && ( ipconfigHAS_PRINTF == 1 ) )
                vTCPNetStat();
 800a264:	f003 fe68 	bl	800df38 <vTCPNetStat>
            #endif /* ipconfigUSE_TCP */
            break;
 800a268:	e00d      	b.n	800a286 <prvProcessIPEventsAndTimers+0x1aa>

        case eSocketSetDeleteEvent:
            #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
            {
                SocketSelect_t * pxSocketSet = ( SocketSelect_t * ) ( xReceivedEvent.pvData );
 800a26a:	6a3b      	ldr	r3, [r7, #32]
 800a26c:	62fb      	str	r3, [r7, #44]	@ 0x2c

                iptraceMEM_STATS_DELETE( pxSocketSet );
                vEventGroupDelete( pxSocketSet->xSelectGroup );
 800a26e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	4618      	mov	r0, r3
 800a274:	f00a fdb9 	bl	8014dea <vEventGroupDelete>
                vPortFree( ( void * ) pxSocketSet );
 800a278:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a27a:	f00e f803 	bl	8018284 <vPortFree>
            }
            #endif /* ipconfigSUPPORT_SELECT_FUNCTION == 1 */
            break;
 800a27e:	e002      	b.n	800a286 <prvProcessIPEventsAndTimers+0x1aa>
            /* xQueueReceive() returned because of a normal time-out. */
            break;

        default:
            /* Should not get here. */
            break;
 800a280:	bf00      	nop
 800a282:	e000      	b.n	800a286 <prvProcessIPEventsAndTimers+0x1aa>
            break;
 800a284:	bf00      	nop
    }

    prvIPTask_CheckPendingEvents();
 800a286:	f000 f833 	bl	800a2f0 <prvIPTask_CheckPendingEvents>
}
 800a28a:	bf00      	nop
 800a28c:	3738      	adds	r7, #56	@ 0x38
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}
 800a292:	bf00      	nop
 800a294:	2000125c 	.word	0x2000125c
 800a298:	20000014 	.word	0x20000014

0800a29c <prvIPTask_Initialise>:
/**
 * @brief Helper function for prvIPTask, it does the first initializations
 *        at start-up. No parameters, no return type.
 */
static void prvIPTask_Initialise( void )
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b082      	sub	sp, #8
 800a2a0:	af00      	add	r7, sp, #0
    /* Generate a dummy message to say that the network connection has gone
     * down.  This will cause this task to initialise the network interface.  After
     * this it is the responsibility of the network interface hardware driver to
     * send this message if a previously connected network is disconnected. */

    vNetworkTimerReload( pdMS_TO_TICKS( ipINITIALISATION_RETRY_DELAY ) );
 800a2a2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800a2a6:	f000 ff2f 	bl	800b108 <vNetworkTimerReload>

    for( pxInterface = pxNetworkInterfaces; pxInterface != NULL; pxInterface = pxInterface->pxNext )
 800a2aa:	4b0f      	ldr	r3, [pc, #60]	@ (800a2e8 <prvIPTask_Initialise+0x4c>)
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	607b      	str	r3, [r7, #4]
 800a2b0:	e005      	b.n	800a2be <prvIPTask_Initialise+0x22>
    {
        /* Post a 'eNetworkDownEvent' for every interface. */
        FreeRTOS_NetworkDown( pxInterface );
 800a2b2:	6878      	ldr	r0, [r7, #4]
 800a2b4:	f000 f8b8 	bl	800a428 <FreeRTOS_NetworkDown>
    for( pxInterface = pxNetworkInterfaces; pxInterface != NULL; pxInterface = pxInterface->pxNext )
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2bc:	607b      	str	r3, [r7, #4]
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d1f6      	bne.n	800a2b2 <prvIPTask_Initialise+0x16>
    }

    #if ( ipconfigUSE_TCP == 1 )
    {
        /* Initialise the TCP timer. */
        vTCPTimerReload( pdMS_TO_TICKS( ipTCP_TIMER_PERIOD_MS ) );
 800a2c4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800a2c8:	f000 fef2 	bl	800b0b0 <vTCPTimerReload>
    }
    #endif

    #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
        /* Mark the ARP timer as inactive since we are not waiting on any resolution as of now. */
        vIPSetARPResolutionTimerEnableState( pdFALSE );
 800a2cc:	2000      	movs	r0, #0
 800a2ce:	f000 ff9f 	bl	800b210 <vIPSetARPResolutionTimerEnableState>

    #if ( ( ipconfigDNS_USE_CALLBACKS != 0 ) && ( ipconfigUSE_DNS != 0 ) )
    {
        /* The following function is declared in FreeRTOS_DNS.c and 'private' to
         * this library */
        vDNSInitialise();
 800a2d2:	f7fe ff9b 	bl	800920c <vDNSInitialise>
    #endif /* ( ipconfigDNS_USE_CALLBACKS != 0 ) && ( ipconfigUSE_DNS != 0 ) */

    #if ( ( ipconfigUSE_DNS_CACHE != 0 ) && ( ipconfigUSE_DNS != 0 ) )
    {
        /* Clear the DNS cache once only. */
        FreeRTOS_dnsclear();
 800a2d6:	f7ff f849 	bl	800936c <FreeRTOS_dnsclear>
    }
    #endif /* ( ( ipconfigUSE_DNS_CACHE != 0 ) && ( ipconfigUSE_DNS != 0 ) ) */

    /* Initialisation is complete and events can now be processed. */
    xIPTaskInitialised = pdTRUE;
 800a2da:	4b04      	ldr	r3, [pc, #16]	@ (800a2ec <prvIPTask_Initialise+0x50>)
 800a2dc:	2201      	movs	r2, #1
 800a2de:	601a      	str	r2, [r3, #0]
}
 800a2e0:	bf00      	nop
 800a2e2:	3708      	adds	r7, #8
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	bd80      	pop	{r7, pc}
 800a2e8:	200025dc 	.word	0x200025dc
 800a2ec:	2000126c 	.word	0x2000126c

0800a2f0 <prvIPTask_CheckPendingEvents>:
/**
 * @brief Check the value of 'xNetworkDownEventPending'. When non-zero, pending
 *        network-down events will be handled.
 */
static void prvIPTask_CheckPendingEvents( void )
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b082      	sub	sp, #8
 800a2f4:	af00      	add	r7, sp, #0
    NetworkInterface_t * pxInterface;

    if( xNetworkDownEventPending != pdFALSE )
 800a2f6:	4b12      	ldr	r3, [pc, #72]	@ (800a340 <prvIPTask_CheckPendingEvents+0x50>)
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d01c      	beq.n	800a338 <prvIPTask_CheckPendingEvents+0x48>
    {
        /* A network down event could not be posted to the network event
         * queue because the queue was full.
         * As this code runs in the IP-task, it can be done directly by
         * calling prvProcessNetworkDownEvent(). */
        xNetworkDownEventPending = pdFALSE;
 800a2fe:	4b10      	ldr	r3, [pc, #64]	@ (800a340 <prvIPTask_CheckPendingEvents+0x50>)
 800a300:	2200      	movs	r2, #0
 800a302:	601a      	str	r2, [r3, #0]

        for( pxInterface = FreeRTOS_FirstNetworkInterface();
 800a304:	f001 ffa2 	bl	800c24c <FreeRTOS_FirstNetworkInterface>
 800a308:	6078      	str	r0, [r7, #4]
 800a30a:	e012      	b.n	800a332 <prvIPTask_CheckPendingEvents+0x42>
             pxInterface != NULL;
             pxInterface = FreeRTOS_NextNetworkInterface( pxInterface ) )
        {
            if( pxInterface->bits.bCallDownEvent != pdFALSE_UNSIGNED )
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	7f1b      	ldrb	r3, [r3, #28]
 800a310:	f003 0302 	and.w	r3, r3, #2
 800a314:	b2db      	uxtb	r3, r3
 800a316:	2b00      	cmp	r3, #0
 800a318:	d007      	beq.n	800a32a <prvIPTask_CheckPendingEvents+0x3a>
            {
                prvProcessNetworkDownEvent( pxInterface );
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f001 f8de 	bl	800b4dc <prvProcessNetworkDownEvent>
                pxInterface->bits.bCallDownEvent = pdFALSE_UNSIGNED;
 800a320:	687a      	ldr	r2, [r7, #4]
 800a322:	7f13      	ldrb	r3, [r2, #28]
 800a324:	f023 0302 	bic.w	r3, r3, #2
 800a328:	7713      	strb	r3, [r2, #28]
             pxInterface = FreeRTOS_NextNetworkInterface( pxInterface ) )
 800a32a:	6878      	ldr	r0, [r7, #4]
 800a32c:	f001 ffd4 	bl	800c2d8 <FreeRTOS_NextNetworkInterface>
 800a330:	6078      	str	r0, [r7, #4]
             pxInterface != NULL;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d1e9      	bne.n	800a30c <prvIPTask_CheckPendingEvents+0x1c>
            }
        }
    }
}
 800a338:	bf00      	nop
 800a33a:	3708      	adds	r7, #8
 800a33c:	46bd      	mov	sp, r7
 800a33e:	bd80      	pop	{r7, pc}
 800a340:	20001264 	.word	0x20001264

0800a344 <prvCallDHCP_RA_Handler>:
 * @brief Call the state machine of either DHCP, DHCPv6, or RA, whichever is activated.
 *
 * @param[in] pxEndPoint The end-point for which the state-machine will be called.
 */
static void prvCallDHCP_RA_Handler( NetworkEndPoint_t * pxEndPoint )
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b084      	sub	sp, #16
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
    BaseType_t xIsIPv6 = pdFALSE;
 800a34c:	2300      	movs	r3, #0
 800a34e:	60fb      	str	r3, [r7, #12]

    #if ( ( ipconfigUSE_DHCP == 1 ) || ( ipconfigUSE_DHCPv6 == 1 ) || ( ipconfigUSE_RA == 1 ) )
        if( pxEndPoint->bits.bIPv6 != pdFALSE_UNSIGNED )
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a356:	f003 0308 	and.w	r3, r3, #8
 800a35a:	b2db      	uxtb	r3, r3
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d001      	beq.n	800a364 <prvCallDHCP_RA_Handler+0x20>
        {
            xIsIPv6 = pdTRUE;
 800a360:	2301      	movs	r3, #1
 800a362:	60fb      	str	r3, [r7, #12]
        }
    #endif
    /* The DHCP state machine needs processing. */
    #if ( ipconfigUSE_DHCP == 1 )
    {
        if( ( pxEndPoint->bits.bWantDHCP != pdFALSE_UNSIGNED ) && ( xIsIPv6 == pdFALSE ) )
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a36a:	f003 0302 	and.w	r3, r3, #2
 800a36e:	b2db      	uxtb	r3, r3
 800a370:	2b00      	cmp	r3, #0
 800a372:	d006      	beq.n	800a382 <prvCallDHCP_RA_Handler+0x3e>
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d103      	bne.n	800a382 <prvCallDHCP_RA_Handler+0x3e>
        {
            /* Process DHCP messages for a given end-point. */
            vDHCPProcess( pdFALSE, pxEndPoint );
 800a37a:	6879      	ldr	r1, [r7, #4]
 800a37c:	2000      	movs	r0, #0
 800a37e:	f7fd ff59 	bl	8008234 <vDHCPProcess>
    #endif /* ( ( ipconfigUSE_RA == 1 ) && ( ipconfigUSE_IPv6 != 0 ) ) */

    /* Mention pxEndPoint and xIsIPv6 in case they have not been used. */
    ( void ) pxEndPoint;
    ( void ) xIsIPv6;
}
 800a382:	bf00      	nop
 800a384:	3710      	adds	r7, #16
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}
	...

0800a38c <FreeRTOS_GetIPTaskHandle>:
 *        gives read-only access to it.
 *
 * @return The handle of the IP-task.
 */
TaskHandle_t FreeRTOS_GetIPTaskHandle( void )
{
 800a38c:	b480      	push	{r7}
 800a38e:	af00      	add	r7, sp, #0
    return xIPTaskHandle;
 800a390:	4b03      	ldr	r3, [pc, #12]	@ (800a3a0 <FreeRTOS_GetIPTaskHandle+0x14>)
 800a392:	681b      	ldr	r3, [r3, #0]
}
 800a394:	4618      	mov	r0, r3
 800a396:	46bd      	mov	sp, r7
 800a398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39c:	4770      	bx	lr
 800a39e:	bf00      	nop
 800a3a0:	20001268 	.word	0x20001268

0800a3a4 <vIPNetworkUpCalls>:
 * @brief Perform all the required tasks when the network gets connected.
 *
 * @param pxEndPoint The end-point which goes up.
 */
void vIPNetworkUpCalls( struct xNetworkEndPoint * pxEndPoint )
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b082      	sub	sp, #8
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
        #if ( ipconfigIS_ENABLED( ipconfigUSE_IPv6 ) )
            vManageSolicitedNodeAddress( pxEndPoint, pdTRUE );
        #endif
    }

    pxEndPoint->bits.bEndPointUp = pdTRUE_UNSIGNED;
 800a3ac:	687a      	ldr	r2, [r7, #4]
 800a3ae:	f892 3040 	ldrb.w	r3, [r2, #64]	@ 0x40
 800a3b2:	f043 0320 	orr.w	r3, r3, #32
 800a3b6:	f882 3040 	strb.w	r3, [r2, #64]	@ 0x40
        {
            vApplicationIPNetworkEventHook( eNetworkUp );
        }
    #else
        {
            vApplicationIPNetworkEventHook_Multi( eNetworkUp, pxEndPoint );
 800a3ba:	6879      	ldr	r1, [r7, #4]
 800a3bc:	2000      	movs	r0, #0
 800a3be:	f000 fcf3 	bl	800ada8 <vApplicationIPNetworkEventHook_Multi>
        }
    #endif
    #endif /* ipconfigUSE_NETWORK_EVENT_HOOK */

    /* Set remaining time to 0 so it will become active immediately. */
    if( pxEndPoint->bits.bIPv6 == pdTRUE_UNSIGNED )
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a3c8:	f003 0308 	and.w	r3, r3, #8
 800a3cc:	b2db      	uxtb	r3, r3
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d103      	bne.n	800a3da <vIPNetworkUpCalls+0x36>
        #endif
    }
    else
    {
        #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
            vARPTimerReload( pdMS_TO_TICKS( ipARP_TIMER_PERIOD_MS ) );
 800a3d2:	f242 7010 	movw	r0, #10000	@ 0x2710
 800a3d6:	f000 fe79 	bl	800b0cc <vARPTimerReload>
        #endif
    }
}
 800a3da:	bf00      	nop
 800a3dc:	3708      	adds	r7, #8
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	bd80      	pop	{r7, pc}

0800a3e2 <prvHandleEthernetPacket>:
 *
 * @param[in] pxBuffer Linked/un-linked network buffer descriptor(s)
 *                      to be processed.
 */
static void prvHandleEthernetPacket( NetworkBufferDescriptor_t * pxBuffer )
{
 800a3e2:	b580      	push	{r7, lr}
 800a3e4:	b082      	sub	sp, #8
 800a3e6:	af00      	add	r7, sp, #0
 800a3e8:	6078      	str	r0, [r7, #4]
    #if ( ipconfigUSE_LINKED_RX_MESSAGES == 0 )
    {
        /* When ipconfigUSE_LINKED_RX_MESSAGES is set to 0 then only one
         * buffer will be sent at a time.  This is the default way for +TCP to pass
         * messages from the MAC to the TCP/IP stack. */
        if( pxBuffer != NULL )
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d002      	beq.n	800a3f6 <prvHandleEthernetPacket+0x14>
        {
            prvProcessEthernetPacket( pxBuffer );
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	f000 f9bf 	bl	800a774 <prvProcessEthernetPacket>
            prvProcessEthernetPacket( pxBuffer );
            pxBuffer = pxNextBuffer;
        }
    }
    #endif /* ipconfigUSE_LINKED_RX_MESSAGES */
}
 800a3f6:	bf00      	nop
 800a3f8:	3708      	adds	r7, #8
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bd80      	pop	{r7, pc}

0800a3fe <prvForwardTxPacket>:
 * @param[in] pxNetworkBuffer The message buffer.
 * @param[in] xReleaseAfterSend When true, the network interface will own the buffer and is responsible for it's release.
 */
static void prvForwardTxPacket( NetworkBufferDescriptor_t * pxNetworkBuffer,
                                BaseType_t xReleaseAfterSend )
{
 800a3fe:	b580      	push	{r7, lr}
 800a400:	b082      	sub	sp, #8
 800a402:	af00      	add	r7, sp, #0
 800a404:	6078      	str	r0, [r7, #4]
 800a406:	6039      	str	r1, [r7, #0]
    iptraceNETWORK_INTERFACE_OUTPUT( pxNetworkBuffer->xDataLength, pxNetworkBuffer->pucEthernetBuffer );

    if( pxNetworkBuffer->pxInterface != NULL )
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d007      	beq.n	800a420 <prvForwardTxPacket+0x22>
    {
        ( void ) pxNetworkBuffer->pxInterface->pfOutput( pxNetworkBuffer->pxInterface, pxNetworkBuffer, xReleaseAfterSend );
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a414:	68db      	ldr	r3, [r3, #12]
 800a416:	687a      	ldr	r2, [r7, #4]
 800a418:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
 800a41a:	683a      	ldr	r2, [r7, #0]
 800a41c:	6879      	ldr	r1, [r7, #4]
 800a41e:	4798      	blx	r3
    }
}
 800a420:	bf00      	nop
 800a422:	3708      	adds	r7, #8
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}

0800a428 <FreeRTOS_NetworkDown>:
 *         and later on a 'network-down' event, it will be executed.
 *
 * @param[in] pxNetworkInterface The interface that goes down.
 */
void FreeRTOS_NetworkDown( struct xNetworkInterface * pxNetworkInterface )
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b086      	sub	sp, #24
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
    IPStackEvent_t xNetworkDownEvent;
    const TickType_t xDontBlock = ( TickType_t ) 0;
 800a430:	2300      	movs	r3, #0
 800a432:	617b      	str	r3, [r7, #20]

    pxNetworkInterface->bits.bInterfaceUp = pdFALSE_UNSIGNED;
 800a434:	687a      	ldr	r2, [r7, #4]
 800a436:	7f13      	ldrb	r3, [r2, #28]
 800a438:	f023 0301 	bic.w	r3, r3, #1
 800a43c:	7713      	strb	r3, [r2, #28]
    xNetworkDownEvent.eEventType = eNetworkDownEvent;
 800a43e:	2300      	movs	r3, #0
 800a440:	733b      	strb	r3, [r7, #12]
    xNetworkDownEvent.pvData = pxNetworkInterface;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	613b      	str	r3, [r7, #16]

    /* Simply send the network task the appropriate event. */
    if( xSendEventStructToIPTask( &xNetworkDownEvent, xDontBlock ) != pdPASS )
 800a446:	f107 030c 	add.w	r3, r7, #12
 800a44a:	6979      	ldr	r1, [r7, #20]
 800a44c:	4618      	mov	r0, r3
 800a44e:	f000 f8b9 	bl	800a5c4 <xSendEventStructToIPTask>
 800a452:	4603      	mov	r3, r0
 800a454:	2b01      	cmp	r3, #1
 800a456:	d008      	beq.n	800a46a <FreeRTOS_NetworkDown+0x42>
    {
        /* Could not send the message, so it is still pending. */
        pxNetworkInterface->bits.bCallDownEvent = pdTRUE;
 800a458:	687a      	ldr	r2, [r7, #4]
 800a45a:	7f13      	ldrb	r3, [r2, #28]
 800a45c:	f043 0302 	orr.w	r3, r3, #2
 800a460:	7713      	strb	r3, [r2, #28]
        xNetworkDownEventPending = pdTRUE;
 800a462:	4b06      	ldr	r3, [pc, #24]	@ (800a47c <FreeRTOS_NetworkDown+0x54>)
 800a464:	2201      	movs	r2, #1
 800a466:	601a      	str	r2, [r3, #0]
        /* Message was sent so it is not pending. */
        pxNetworkInterface->bits.bCallDownEvent = pdFALSE;
    }

    iptraceNETWORK_DOWN();
}
 800a468:	e004      	b.n	800a474 <FreeRTOS_NetworkDown+0x4c>
        pxNetworkInterface->bits.bCallDownEvent = pdFALSE;
 800a46a:	687a      	ldr	r2, [r7, #4]
 800a46c:	7f13      	ldrb	r3, [r2, #28]
 800a46e:	f023 0302 	bic.w	r3, r3, #2
 800a472:	7713      	strb	r3, [r2, #28]
}
 800a474:	bf00      	nop
 800a476:	3718      	adds	r7, #24
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}
 800a47c:	20001264 	.word	0x20001264

0800a480 <FreeRTOS_IPInit_Multi>:
 * @brief Initialise the FreeRTOS-Plus-TCP network stack and initialise the IP-task.
 *        Before calling this function, at least 1 interface and 1 end-point must
 *        have been set-up.
 */
BaseType_t FreeRTOS_IPInit_Multi( void )
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b086      	sub	sp, #24
 800a484:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdFALSE;
 800a486:	2300      	movs	r3, #0
 800a488:	607b      	str	r3, [r7, #4]

    /* There must be at least one interface and one end-point. */
    configASSERT( FreeRTOS_FirstNetworkInterface() != NULL );
 800a48a:	f001 fedf 	bl	800c24c <FreeRTOS_FirstNetworkInterface>
 800a48e:	4603      	mov	r3, r0
 800a490:	2b00      	cmp	r3, #0
 800a492:	d10d      	bne.n	800a4b0 <FreeRTOS_IPInit_Multi+0x30>
	__asm volatile
 800a494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a498:	b672      	cpsid	i
 800a49a:	f383 8811 	msr	BASEPRI, r3
 800a49e:	f3bf 8f6f 	isb	sy
 800a4a2:	f3bf 8f4f 	dsb	sy
 800a4a6:	b662      	cpsie	i
 800a4a8:	603b      	str	r3, [r7, #0]
}
 800a4aa:	bf00      	nop
 800a4ac:	bf00      	nop
 800a4ae:	e7fd      	b.n	800a4ac <FreeRTOS_IPInit_Multi+0x2c>

    /* Check that the configuration values are correct and that the IP-task has not
     * already been initialized. */
    vPreCheckConfigs();
 800a4b0:	f001 f8b6 	bl	800b620 <vPreCheckConfigs>
    /* Attempt to create the queue used to communicate with the IP task. */
    #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    {
        static StaticQueue_t xNetworkEventStaticQueue;
        static uint8_t ucNetworkEventQueueStorageArea[ ipconfigEVENT_QUEUE_LENGTH * sizeof( IPStackEvent_t ) ];
        xNetworkEventQueue = xQueueCreateStatic( ipconfigEVENT_QUEUE_LENGTH,
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	9300      	str	r3, [sp, #0]
 800a4b8:	4b1e      	ldr	r3, [pc, #120]	@ (800a534 <FreeRTOS_IPInit_Multi+0xb4>)
 800a4ba:	4a1f      	ldr	r2, [pc, #124]	@ (800a538 <FreeRTOS_IPInit_Multi+0xb8>)
 800a4bc:	2108      	movs	r1, #8
 800a4be:	2041      	movs	r0, #65	@ 0x41
 800a4c0:	f00a fe0e 	bl	80150e0 <xQueueGenericCreateStatic>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	4a1d      	ldr	r2, [pc, #116]	@ (800a53c <FreeRTOS_IPInit_Multi+0xbc>)
 800a4c8:	6013      	str	r3, [r2, #0]
        xNetworkEventQueue = xQueueCreate( ipconfigEVENT_QUEUE_LENGTH, sizeof( IPStackEvent_t ) );
        configASSERT( xNetworkEventQueue != NULL );
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    if( xNetworkEventQueue != NULL )
 800a4ca:	4b1c      	ldr	r3, [pc, #112]	@ (800a53c <FreeRTOS_IPInit_Multi+0xbc>)
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d02b      	beq.n	800a52a <FreeRTOS_IPInit_Multi+0xaa>
        #if ( configQUEUE_REGISTRY_SIZE > 0 )
        {
            /* A queue registry is normally used to assist a kernel aware
             * debugger.  If one is in use then it will be helpful for the debugger
             * to show information about the network event queue. */
            vQueueAddToRegistry( xNetworkEventQueue, "NetEvnt" );
 800a4d2:	4b1a      	ldr	r3, [pc, #104]	@ (800a53c <FreeRTOS_IPInit_Multi+0xbc>)
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	491a      	ldr	r1, [pc, #104]	@ (800a540 <FreeRTOS_IPInit_Multi+0xc0>)
 800a4d8:	4618      	mov	r0, r3
 800a4da:	f00b fc61 	bl	8015da0 <vQueueAddToRegistry>
        }
        #endif /* configQUEUE_REGISTRY_SIZE */

        if( xNetworkBuffersInitialise() == pdPASS )
 800a4de:	f008 f921 	bl	8012724 <xNetworkBuffersInitialise>
 800a4e2:	4603      	mov	r3, r0
 800a4e4:	2b01      	cmp	r3, #1
 800a4e6:	d118      	bne.n	800a51a <FreeRTOS_IPInit_Multi+0x9a>
        {
            /* Prepare the sockets interface. */
            vNetworkSocketsInit();
 800a4e8:	f001 ff42 	bl	800c370 <vNetworkSocketsInit>
            /* Create the task that processes Ethernet and stack events. */
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
            {
                static StaticTask_t xIPTaskBuffer;
                static StackType_t xIPTaskStack[ ipconfigIP_TASK_STACK_SIZE_WORDS ];
                xIPTaskHandle = xTaskCreateStatic( &prvIPTask,
 800a4ec:	4b15      	ldr	r3, [pc, #84]	@ (800a544 <FreeRTOS_IPInit_Multi+0xc4>)
 800a4ee:	9302      	str	r3, [sp, #8]
 800a4f0:	4b15      	ldr	r3, [pc, #84]	@ (800a548 <FreeRTOS_IPInit_Multi+0xc8>)
 800a4f2:	9301      	str	r3, [sp, #4]
 800a4f4:	2336      	movs	r3, #54	@ 0x36
 800a4f6:	9300      	str	r3, [sp, #0]
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a4fe:	4913      	ldr	r1, [pc, #76]	@ (800a54c <FreeRTOS_IPInit_Multi+0xcc>)
 800a500:	4813      	ldr	r0, [pc, #76]	@ (800a550 <FreeRTOS_IPInit_Multi+0xd0>)
 800a502:	f00b fcd5 	bl	8015eb0 <xTaskCreateStatic>
 800a506:	4603      	mov	r3, r0
 800a508:	4a12      	ldr	r2, [pc, #72]	@ (800a554 <FreeRTOS_IPInit_Multi+0xd4>)
 800a50a:	6013      	str	r3, [r2, #0]
                                                   NULL,
                                                   ipconfigIP_TASK_PRIORITY,
                                                   xIPTaskStack,
                                                   &xIPTaskBuffer );

                if( xIPTaskHandle != NULL )
 800a50c:	4b11      	ldr	r3, [pc, #68]	@ (800a554 <FreeRTOS_IPInit_Multi+0xd4>)
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d00a      	beq.n	800a52a <FreeRTOS_IPInit_Multi+0xaa>
                {
                    xReturn = pdTRUE;
 800a514:	2301      	movs	r3, #1
 800a516:	607b      	str	r3, [r7, #4]
 800a518:	e007      	b.n	800a52a <FreeRTOS_IPInit_Multi+0xaa>
        else
        {
            FreeRTOS_debug_printf( ( "FreeRTOS_IPInit_Multi: xNetworkBuffersInitialise() failed\n" ) );

            /* Clean up. */
            vQueueDelete( xNetworkEventQueue );
 800a51a:	4b08      	ldr	r3, [pc, #32]	@ (800a53c <FreeRTOS_IPInit_Multi+0xbc>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	4618      	mov	r0, r3
 800a520:	f00b faef 	bl	8015b02 <vQueueDelete>
            xNetworkEventQueue = NULL;
 800a524:	4b05      	ldr	r3, [pc, #20]	@ (800a53c <FreeRTOS_IPInit_Multi+0xbc>)
 800a526:	2200      	movs	r2, #0
 800a528:	601a      	str	r2, [r3, #0]
    else
    {
        FreeRTOS_debug_printf( ( "FreeRTOS_IPInit_Multi: Network event queue could not be created\n" ) );
    }

    return xReturn;
 800a52a:	687b      	ldr	r3, [r7, #4]
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	3708      	adds	r7, #8
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}
 800a534:	20001478 	.word	0x20001478
 800a538:	20001270 	.word	0x20001270
 800a53c:	2000125c 	.word	0x2000125c
 800a540:	08019bb8 	.word	0x08019bb8
 800a544:	200024c8 	.word	0x200024c8
 800a548:	200014c8 	.word	0x200014c8
 800a54c:	08019bc0 	.word	0x08019bc0
 800a550:	0800a0c9 	.word	0x0800a0c9
 800a554:	20001268 	.word	0x20001268

0800a558 <FreeRTOS_ReleaseUDPPayloadBuffer>:
 * @brief Release the UDP payload buffer.
 *
 * @param[in] pvBuffer Pointer to the UDP buffer that is to be released.
 */
void FreeRTOS_ReleaseUDPPayloadBuffer( void const * pvBuffer )
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b084      	sub	sp, #16
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
    NetworkBufferDescriptor_t * pxBuffer;

    pxBuffer = pxUDPPayloadBuffer_to_NetworkBuffer( pvBuffer );
 800a560:	6878      	ldr	r0, [r7, #4]
 800a562:	f000 ff60 	bl	800b426 <pxUDPPayloadBuffer_to_NetworkBuffer>
 800a566:	60f8      	str	r0, [r7, #12]
    configASSERT( pxBuffer != NULL );
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d10d      	bne.n	800a58a <FreeRTOS_ReleaseUDPPayloadBuffer+0x32>
	__asm volatile
 800a56e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a572:	b672      	cpsid	i
 800a574:	f383 8811 	msr	BASEPRI, r3
 800a578:	f3bf 8f6f 	isb	sy
 800a57c:	f3bf 8f4f 	dsb	sy
 800a580:	b662      	cpsie	i
 800a582:	60bb      	str	r3, [r7, #8]
}
 800a584:	bf00      	nop
 800a586:	bf00      	nop
 800a588:	e7fd      	b.n	800a586 <FreeRTOS_ReleaseUDPPayloadBuffer+0x2e>
    vReleaseNetworkBufferAndDescriptor( pxBuffer );
 800a58a:	68f8      	ldr	r0, [r7, #12]
 800a58c:	f008 fa0e 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
}
 800a590:	bf00      	nop
 800a592:	3710      	adds	r7, #16
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}

0800a598 <xSendEventToIPTask>:
 * @param[in] eEvent The event to be sent.
 *
 * @return pdPASS if the event was sent (or the desired effect was achieved). Else, pdFAIL.
 */
BaseType_t xSendEventToIPTask( eIPEvent_t eEvent )
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b086      	sub	sp, #24
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	4603      	mov	r3, r0
 800a5a0:	71fb      	strb	r3, [r7, #7]
    IPStackEvent_t xEventMessage;
    const TickType_t xDontBlock = ( TickType_t ) 0;
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	617b      	str	r3, [r7, #20]

    xEventMessage.eEventType = eEvent;
 800a5a6:	79fb      	ldrb	r3, [r7, #7]
 800a5a8:	733b      	strb	r3, [r7, #12]
    xEventMessage.pvData = ( void * ) NULL;
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	613b      	str	r3, [r7, #16]

    return xSendEventStructToIPTask( &xEventMessage, xDontBlock );
 800a5ae:	f107 030c 	add.w	r3, r7, #12
 800a5b2:	6979      	ldr	r1, [r7, #20]
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	f000 f805 	bl	800a5c4 <xSendEventStructToIPTask>
 800a5ba:	4603      	mov	r3, r0
}
 800a5bc:	4618      	mov	r0, r3
 800a5be:	3718      	adds	r7, #24
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	bd80      	pop	{r7, pc}

0800a5c4 <xSendEventStructToIPTask>:
 *
 * @return pdPASS if the event was sent (or the desired effect was achieved). Else, pdFAIL.
 */
BaseType_t xSendEventStructToIPTask( const IPStackEvent_t * pxEvent,
                                     TickType_t uxTimeout )
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b086      	sub	sp, #24
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
 800a5cc:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn, xSendMessage;
    TickType_t uxUseTimeout = uxTimeout;
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	60fb      	str	r3, [r7, #12]

    if( ( xIPIsNetworkTaskReady() == pdFALSE ) && ( pxEvent->eEventType != eNetworkDownEvent ) )
 800a5d2:	f000 fb4d 	bl	800ac70 <xIPIsNetworkTaskReady>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d107      	bne.n	800a5ec <xSendEventStructToIPTask+0x28>
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	f993 3000 	ldrsb.w	r3, [r3]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d002      	beq.n	800a5ec <xSendEventStructToIPTask+0x28>
    {
        /* Only allow eNetworkDownEvent events if the IP task is not ready
         * yet.  Not going to attempt to send the message so the send failed. */
        xReturn = pdFAIL;
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	617b      	str	r3, [r7, #20]
 800a5ea:	e02b      	b.n	800a644 <xSendEventStructToIPTask+0x80>
    }
    else
    {
        xSendMessage = pdTRUE;
 800a5ec:	2301      	movs	r3, #1
 800a5ee:	613b      	str	r3, [r7, #16]

        #if ( ipconfigUSE_TCP == 1 )
        {
            if( pxEvent->eEventType == eTCPTimerEvent )
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	f993 3000 	ldrsb.w	r3, [r3]
 800a5f6:	2b07      	cmp	r3, #7
 800a5f8:	d10c      	bne.n	800a614 <xSendEventStructToIPTask+0x50>
            {
                /* TCP timer events are sent to wake the timer task when
                 * xTCPTimer has expired, but there is no point sending them if the
                 * IP task is already awake processing other message. */
                vIPSetTCPTimerExpiredState( pdTRUE );
 800a5fa:	2001      	movs	r0, #1
 800a5fc:	f000 fdce 	bl	800b19c <vIPSetTCPTimerExpiredState>

                if( uxQueueMessagesWaiting( xNetworkEventQueue ) != 0U )
 800a600:	4b13      	ldr	r3, [pc, #76]	@ (800a650 <xSendEventStructToIPTask+0x8c>)
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	4618      	mov	r0, r3
 800a606:	f00b fa35 	bl	8015a74 <uxQueueMessagesWaiting>
 800a60a:	4603      	mov	r3, r0
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d001      	beq.n	800a614 <xSendEventStructToIPTask+0x50>
                {
                    /* Not actually going to send the message but this is not a
                     * failure as the message didn't need to be sent. */
                    xSendMessage = pdFALSE;
 800a610:	2300      	movs	r3, #0
 800a612:	613b      	str	r3, [r7, #16]
                }
            }
        }
        #endif /* ipconfigUSE_TCP */

        if( xSendMessage != pdFALSE )
 800a614:	693b      	ldr	r3, [r7, #16]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d012      	beq.n	800a640 <xSendEventStructToIPTask+0x7c>
        {
            /* The IP task cannot block itself while waiting for itself to
             * respond. */
            if( ( xIsCallingFromIPTask() == pdTRUE ) && ( uxUseTimeout > ( TickType_t ) 0U ) )
 800a61a:	f000 ff48 	bl	800b4ae <xIsCallingFromIPTask>
 800a61e:	4603      	mov	r3, r0
 800a620:	2b01      	cmp	r3, #1
 800a622:	d104      	bne.n	800a62e <xSendEventStructToIPTask+0x6a>
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d001      	beq.n	800a62e <xSendEventStructToIPTask+0x6a>
            {
                uxUseTimeout = ( TickType_t ) 0;
 800a62a:	2300      	movs	r3, #0
 800a62c:	60fb      	str	r3, [r7, #12]
            }

            xReturn = xQueueSendToBack( xNetworkEventQueue, pxEvent, uxUseTimeout );
 800a62e:	4b08      	ldr	r3, [pc, #32]	@ (800a650 <xSendEventStructToIPTask+0x8c>)
 800a630:	6818      	ldr	r0, [r3, #0]
 800a632:	2300      	movs	r3, #0
 800a634:	68fa      	ldr	r2, [r7, #12]
 800a636:	6879      	ldr	r1, [r7, #4]
 800a638:	f00a fe6e 	bl	8015318 <xQueueGenericSend>
 800a63c:	6178      	str	r0, [r7, #20]
 800a63e:	e001      	b.n	800a644 <xSendEventStructToIPTask+0x80>
        }
        else
        {
            /* It was not necessary to send the message to process the event so
             * even though the message was not sent the call was successful. */
            xReturn = pdPASS;
 800a640:	2301      	movs	r3, #1
 800a642:	617b      	str	r3, [r7, #20]
        }
    }

    return xReturn;
 800a644:	697b      	ldr	r3, [r7, #20]
}
 800a646:	4618      	mov	r0, r3
 800a648:	3718      	adds	r7, #24
 800a64a:	46bd      	mov	sp, r7
 800a64c:	bd80      	pop	{r7, pc}
 800a64e:	bf00      	nop
 800a650:	2000125c 	.word	0x2000125c

0800a654 <eConsiderFrameForProcessing>:
 * @param[in] pucEthernetBuffer The ethernet packet under consideration.
 *
 * @return Enum saying whether to release or to process the packet.
 */
eFrameProcessingResult_t eConsiderFrameForProcessing( const uint8_t * const pucEthernetBuffer )
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b086      	sub	sp, #24
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
    eFrameProcessingResult_t eReturn = eReleaseBuffer;
 800a65c:	2300      	movs	r3, #0
 800a65e:	75fb      	strb	r3, [r7, #23]

    do
    {
        const EthernetHeader_t * pxEthernetHeader = NULL;
 800a660:	2300      	movs	r3, #0
 800a662:	613b      	str	r3, [r7, #16]
        const NetworkEndPoint_t * pxEndPoint = NULL;
 800a664:	2300      	movs	r3, #0
 800a666:	60fb      	str	r3, [r7, #12]
        uint16_t usFrameType;

        /* First, check the packet buffer is non-null. */
        if( pucEthernetBuffer == NULL )
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d067      	beq.n	800a73e <eConsiderFrameForProcessing+0xea>

        /* Map the buffer onto Ethernet Header struct for easy access to fields. */
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxEthernetHeader = ( ( const EthernetHeader_t * ) pucEthernetBuffer );
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	613b      	str	r3, [r7, #16]
        usFrameType = pxEthernetHeader->usFrameType;
 800a672:	693b      	ldr	r3, [r7, #16]
 800a674:	7b1a      	ldrb	r2, [r3, #12]
 800a676:	7b5b      	ldrb	r3, [r3, #13]
 800a678:	021b      	lsls	r3, r3, #8
 800a67a:	4313      	orrs	r3, r2
 800a67c:	817b      	strh	r3, [r7, #10]

        /* Second, filter based on ethernet frame type. */
        /* The frame type field in the Ethernet header must have a value greater than 0x0600. */
        if( ipIS_ETHERNET_FRAME_TYPE_INVALID( FreeRTOS_ntohs( usFrameType ) ) )
 800a67e:	897b      	ldrh	r3, [r7, #10]
 800a680:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a684:	d95d      	bls.n	800a742 <eConsiderFrameForProcessing+0xee>
                break;
            #else
                /* filtering is disabled - continue filter checks. */
            #endif
        }
        else if( usFrameType == ipARP_FRAME_TYPE )
 800a686:	897b      	ldrh	r3, [r7, #10]
 800a688:	f640 0206 	movw	r2, #2054	@ 0x806
 800a68c:	4293      	cmp	r3, r2
 800a68e:	d008      	beq.n	800a6a2 <eConsiderFrameForProcessing+0x4e>
                break;
            #else
                /*  IPv4 is enabled - Continue filter checks. */
            #endif
        }
        else if( usFrameType == ipIPv4_FRAME_TYPE )
 800a690:	897b      	ldrh	r3, [r7, #10]
 800a692:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a696:	d004      	beq.n	800a6a2 <eConsiderFrameForProcessing+0x4e>
                break;
            #else
                /* IPv4 is enabled - Continue filter checks. */
            #endif
        }
        else if( usFrameType == ipIPv6_FRAME_TYPE )
 800a698:	897b      	ldrh	r3, [r7, #10]
 800a69a:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 800a69e:	4293      	cmp	r3, r2

                /* Processing custom Ethernet frames is enabled. No need for any further testing.
                 * Accept the frame whether it's a unicast, multicast, or broadcast. */
                eReturn = eProcessBuffer;
            #endif
            break;
 800a6a0:	e058      	b.n	800a754 <eConsiderFrameForProcessing+0x100>
        }

        /* Third, filter based on destination mac address. */
        pxEndPoint = FreeRTOS_FindEndPointOnMAC( &( pxEthernetHeader->xDestinationAddress ), NULL );
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	2100      	movs	r1, #0
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	f001 fd78 	bl	800c19c <FreeRTOS_FindEndPointOnMAC>
 800a6ac:	60f8      	str	r0, [r7, #12]

        if( pxEndPoint != NULL )
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d141      	bne.n	800a738 <eConsiderFrameForProcessing+0xe4>
        {
            /* A destination endpoint was found - Continue filter checks. */
        }
        else if( memcmp( xBroadcastMACAddress.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, sizeof( MACAddress_t ) ) == 0 )
 800a6b4:	693b      	ldr	r3, [r7, #16]
 800a6b6:	2206      	movs	r2, #6
 800a6b8:	4619      	mov	r1, r3
 800a6ba:	4829      	ldr	r0, [pc, #164]	@ (800a760 <eConsiderFrameForProcessing+0x10c>)
 800a6bc:	f00e f988 	bl	80189d0 <memcmp>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d038      	beq.n	800a738 <eConsiderFrameForProcessing+0xe4>
        {
            /* The packet was a broadcast - Continue filter checks. */
        }
        else if( memcmp( xLLMNR_MacAddress.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, sizeof( MACAddress_t ) ) == 0 )
 800a6c6:	693b      	ldr	r3, [r7, #16]
 800a6c8:	2206      	movs	r2, #6
 800a6ca:	4619      	mov	r1, r3
 800a6cc:	4825      	ldr	r0, [pc, #148]	@ (800a764 <eConsiderFrameForProcessing+0x110>)
 800a6ce:	f00e f97f 	bl	80189d0 <memcmp>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d036      	beq.n	800a746 <eConsiderFrameForProcessing+0xf2>
                break;
            #else
                /* DNS, LLMNR, and IPv4 are enabled - Continue filter checks. */
            #endif
        }
        else if( memcmp( xLLMNR_MacAddressIPv6.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, sizeof( MACAddress_t ) ) == 0 )
 800a6d8:	693b      	ldr	r3, [r7, #16]
 800a6da:	2206      	movs	r2, #6
 800a6dc:	4619      	mov	r1, r3
 800a6de:	4822      	ldr	r0, [pc, #136]	@ (800a768 <eConsiderFrameForProcessing+0x114>)
 800a6e0:	f00e f976 	bl	80189d0 <memcmp>
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d02f      	beq.n	800a74a <eConsiderFrameForProcessing+0xf6>
                break;
            #else
                /* DNS, LLMNR, and IPv6 are enabled - Continue filter checks. */
            #endif
        }
        else if( memcmp( xMDNS_MacAddress.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, sizeof( MACAddress_t ) ) == 0 )
 800a6ea:	693b      	ldr	r3, [r7, #16]
 800a6ec:	2206      	movs	r2, #6
 800a6ee:	4619      	mov	r1, r3
 800a6f0:	481e      	ldr	r0, [pc, #120]	@ (800a76c <eConsiderFrameForProcessing+0x118>)
 800a6f2:	f00e f96d 	bl	80189d0 <memcmp>
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d028      	beq.n	800a74e <eConsiderFrameForProcessing+0xfa>
                break;
            #else
                /* DNS, MDNS, and IPv4 are enabled - Continue filter checks. */
            #endif
        }
        else if( memcmp( xMDNS_MacAddressIPv6.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, sizeof( MACAddress_t ) ) == 0 )
 800a6fc:	693b      	ldr	r3, [r7, #16]
 800a6fe:	2206      	movs	r2, #6
 800a700:	4619      	mov	r1, r3
 800a702:	481b      	ldr	r0, [pc, #108]	@ (800a770 <eConsiderFrameForProcessing+0x11c>)
 800a704:	f00e f964 	bl	80189d0 <memcmp>
 800a708:	4603      	mov	r3, r0
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d021      	beq.n	800a752 <eConsiderFrameForProcessing+0xfe>
                break;
            #else
                /* DNS, MDNS, and IPv6 are enabled - Continue filter checks. */
            #endif
        }
        else if( ( pxEthernetHeader->xDestinationAddress.ucBytes[ 0 ] == ipMULTICAST_MAC_ADDRESS_IPv4_0 ) &&
 800a70e:	693b      	ldr	r3, [r7, #16]
 800a710:	781b      	ldrb	r3, [r3, #0]
 800a712:	2b01      	cmp	r3, #1
 800a714:	d10c      	bne.n	800a730 <eConsiderFrameForProcessing+0xdc>
                 ( pxEthernetHeader->xDestinationAddress.ucBytes[ 1 ] == ipMULTICAST_MAC_ADDRESS_IPv4_1 ) &&
 800a716:	693b      	ldr	r3, [r7, #16]
 800a718:	785b      	ldrb	r3, [r3, #1]
        else if( ( pxEthernetHeader->xDestinationAddress.ucBytes[ 0 ] == ipMULTICAST_MAC_ADDRESS_IPv4_0 ) &&
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d108      	bne.n	800a730 <eConsiderFrameForProcessing+0xdc>
                 ( pxEthernetHeader->xDestinationAddress.ucBytes[ 2 ] == ipMULTICAST_MAC_ADDRESS_IPv4_2 ) &&
 800a71e:	693b      	ldr	r3, [r7, #16]
 800a720:	789b      	ldrb	r3, [r3, #2]
                 ( pxEthernetHeader->xDestinationAddress.ucBytes[ 1 ] == ipMULTICAST_MAC_ADDRESS_IPv4_1 ) &&
 800a722:	2b5e      	cmp	r3, #94	@ 0x5e
 800a724:	d104      	bne.n	800a730 <eConsiderFrameForProcessing+0xdc>
                 ( pxEthernetHeader->xDestinationAddress.ucBytes[ 3 ] <= 0x7fU ) )
 800a726:	693b      	ldr	r3, [r7, #16]
 800a728:	78db      	ldrb	r3, [r3, #3]
 800a72a:	b25b      	sxtb	r3, r3
                 ( pxEthernetHeader->xDestinationAddress.ucBytes[ 2 ] == ipMULTICAST_MAC_ADDRESS_IPv4_2 ) &&
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	da03      	bge.n	800a738 <eConsiderFrameForProcessing+0xe4>
                break;
            #else
                /* IPv4 is enabled - Continue filter checks. */
            #endif
        }
        else if( ( pxEthernetHeader->xDestinationAddress.ucBytes[ 0 ] == ipMULTICAST_MAC_ADDRESS_IPv6_0 ) &&
 800a730:	693b      	ldr	r3, [r7, #16]
 800a732:	781b      	ldrb	r3, [r3, #0]
 800a734:	2b33      	cmp	r3, #51	@ 0x33
 800a736:	e00d      	b.n	800a754 <eConsiderFrameForProcessing+0x100>
            /* The packet was not a broadcast, or for this node - release it */
            break;
        }

        /* All checks have been passed, process the packet. */
        eReturn = eProcessBuffer;
 800a738:	2301      	movs	r3, #1
 800a73a:	75fb      	strb	r3, [r7, #23]
 800a73c:	e00a      	b.n	800a754 <eConsiderFrameForProcessing+0x100>
            break;
 800a73e:	bf00      	nop
 800a740:	e008      	b.n	800a754 <eConsiderFrameForProcessing+0x100>
                break;
 800a742:	bf00      	nop
 800a744:	e006      	b.n	800a754 <eConsiderFrameForProcessing+0x100>
                break;
 800a746:	bf00      	nop
 800a748:	e004      	b.n	800a754 <eConsiderFrameForProcessing+0x100>
                break;
 800a74a:	bf00      	nop
 800a74c:	e002      	b.n	800a754 <eConsiderFrameForProcessing+0x100>
                break;
 800a74e:	bf00      	nop
 800a750:	e000      	b.n	800a754 <eConsiderFrameForProcessing+0x100>
                break;
 800a752:	bf00      	nop
    } while( ipFALSE_BOOL );

    return eReturn;
 800a754:	7dfb      	ldrb	r3, [r7, #23]
}
 800a756:	4618      	mov	r0, r3
 800a758:	3718      	adds	r7, #24
 800a75a:	46bd      	mov	sp, r7
 800a75c:	bd80      	pop	{r7, pc}
 800a75e:	bf00      	nop
 800a760:	08019d68 	.word	0x08019d68
 800a764:	08019d48 	.word	0x08019d48
 800a768:	08019d50 	.word	0x08019d50
 800a76c:	08019d58 	.word	0x08019d58
 800a770:	08019d60 	.word	0x08019d60

0800a774 <prvProcessEthernetPacket>:
 *
 * @param[in,out] pxNetworkBuffer the network buffer containing the ethernet packet. If the
 *                                 buffer is large enough, it may be reused to send a reply.
 */
static void prvProcessEthernetPacket( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b084      	sub	sp, #16
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
    const EthernetHeader_t * pxEthernetHeader;
    eFrameProcessingResult_t eReturned = eReleaseBuffer;
 800a77c:	2300      	movs	r3, #0
 800a77e:	72fb      	strb	r3, [r7, #11]
    {
        /* prvHandleEthernetPacket() already checked for ( pxNetworkBuffer != NULL ) so
         * it is safe to break out of the do{}while() and let the second half of this
         * function handle the releasing of pxNetworkBuffer */

        if( ( pxNetworkBuffer->pxInterface == NULL ) || ( pxNetworkBuffer->pxEndPoint == NULL ) )
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a784:	2b00      	cmp	r3, #0
 800a786:	d03d      	beq.n	800a804 <prvProcessEthernetPacket+0x90>
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d039      	beq.n	800a804 <prvProcessEthernetPacket+0x90>
         * None of the above need to be checked again in code that handles incoming packets. */

        iptraceNETWORK_INTERFACE_INPUT( pxNetworkBuffer->xDataLength, pxNetworkBuffer->pucEthernetBuffer );

        /* Interpret the Ethernet frame. */
        if( pxNetworkBuffer->xDataLength < sizeof( EthernetHeader_t ) )
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a794:	2b0d      	cmp	r3, #13
 800a796:	d934      	bls.n	800a802 <prvProcessEthernetPacket+0x8e>
        /* Map the buffer onto the Ethernet Header struct for easy access to the fields. */

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxEthernetHeader = ( ( const EthernetHeader_t * ) pxNetworkBuffer->pucEthernetBuffer );
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a79c:	60fb      	str	r3, [r7, #12]
        #if ( ipconfigETHERNET_DRIVER_FILTERS_FRAME_TYPES == 0 )
            if( eConsiderFrameForProcessing( pxNetworkBuffer->pucEthernetBuffer ) == eProcessBuffer )
        #endif
        {
            /* Interpret the received Ethernet packet. */
            switch( pxEthernetHeader->usFrameType )
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	899b      	ldrh	r3, [r3, #12]
 800a7a2:	b29b      	uxth	r3, r3
 800a7a4:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 800a7a8:	4293      	cmp	r3, r2
 800a7aa:	d017      	beq.n	800a7dc <prvProcessEthernetPacket+0x68>
 800a7ac:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 800a7b0:	4293      	cmp	r3, r2
 800a7b2:	dc23      	bgt.n	800a7fc <prvProcessEthernetPacket+0x88>
 800a7b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a7b8:	d010      	beq.n	800a7dc <prvProcessEthernetPacket+0x68>
 800a7ba:	f640 0206 	movw	r2, #2054	@ 0x806
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	d11c      	bne.n	800a7fc <prvProcessEthernetPacket+0x88>
            {
                #if ( ipconfigUSE_IPv4 != 0 )
                    case ipARP_FRAME_TYPE:

                        /* The Ethernet frame contains an ARP packet. */
                        if( pxNetworkBuffer->xDataLength >= sizeof( ARPPacket_t ) )
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7c6:	2b29      	cmp	r3, #41	@ 0x29
 800a7c8:	d905      	bls.n	800a7d6 <prvProcessEthernetPacket+0x62>
                        {
                            /* MISRA Ref 11.3.1 [Misaligned access] */
                            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                            /* coverity[misra_c_2012_rule_11_3_violation] */
                            eReturned = eARPProcessPacket( pxNetworkBuffer );
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	f7fc fe7a 	bl	80074c4 <eARPProcessPacket>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	72fb      	strb	r3, [r7, #11]
                        }
                        else
                        {
                            eReturned = eReleaseBuffer;
                        }
                        break;
 800a7d4:	e016      	b.n	800a804 <prvProcessEthernetPacket+0x90>
                            eReturned = eReleaseBuffer;
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	72fb      	strb	r3, [r7, #11]
                        break;
 800a7da:	e013      	b.n	800a804 <prvProcessEthernetPacket+0x90>

                case ipIPv4_FRAME_TYPE:
                case ipIPv6_FRAME_TYPE:

                    /* The Ethernet frame contains an IP packet. */
                    if( pxNetworkBuffer->xDataLength >= sizeof( IPPacket_t ) )
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7e0:	2b21      	cmp	r3, #33	@ 0x21
 800a7e2:	d908      	bls.n	800a7f6 <prvProcessEthernetPacket+0x82>
                    {
                        /* MISRA Ref 11.3.1 [Misaligned access] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                        /* coverity[misra_c_2012_rule_11_3_violation] */
                        eReturned = prvProcessIPPacket( ( ( IPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer ), pxNetworkBuffer );
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7e8:	6879      	ldr	r1, [r7, #4]
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f000 f8c2 	bl	800a974 <prvProcessIPPacket>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	72fb      	strb	r3, [r7, #11]
                    else
                    {
                        eReturned = eReleaseBuffer;
                    }

                    break;
 800a7f4:	e006      	b.n	800a804 <prvProcessEthernetPacket+0x90>
                        eReturned = eReleaseBuffer;
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	72fb      	strb	r3, [r7, #11]
                    break;
 800a7fa:	e003      	b.n	800a804 <prvProcessEthernetPacket+0x90>
                    #if ( ipconfigPROCESS_CUSTOM_ETHERNET_FRAMES != 0 )
                        /* Custom frame handler. */
                        eReturned = eApplicationProcessCustomFrameHook( pxNetworkBuffer );
                    #else
                        /* No other packet types are handled.  Nothing to do. */
                        eReturned = eReleaseBuffer;
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	72fb      	strb	r3, [r7, #11]
                    #endif
                    break;
 800a800:	e000      	b.n	800a804 <prvProcessEthernetPacket+0x90>
            break;
 800a802:	bf00      	nop
            } /* switch( pxEthernetHeader->usFrameType ) */
        }
    } while( pdFALSE );

    /* Perform any actions that resulted from processing the Ethernet frame. */
    switch( eReturned )
 800a804:	7afb      	ldrb	r3, [r7, #11]
 800a806:	2b04      	cmp	r3, #4
 800a808:	d00b      	beq.n	800a822 <prvProcessEthernetPacket+0xae>
 800a80a:	2b04      	cmp	r3, #4
 800a80c:	dc35      	bgt.n	800a87a <prvProcessEthernetPacket+0x106>
 800a80e:	2b02      	cmp	r3, #2
 800a810:	d002      	beq.n	800a818 <prvProcessEthernetPacket+0xa4>
 800a812:	2b03      	cmp	r3, #3
 800a814:	d035      	beq.n	800a882 <prvProcessEthernetPacket+0x10e>
 800a816:	e030      	b.n	800a87a <prvProcessEthernetPacket+0x106>
        case eReturnEthernetFrame:

            /* The Ethernet frame will have been updated (maybe it was
             * a resolution request or a PING request?) and should be sent back to
             * its source. */
            vReturnEthernetFrame( pxNetworkBuffer, pdTRUE );
 800a818:	2101      	movs	r1, #1
 800a81a:	6878      	ldr	r0, [r7, #4]
 800a81c:	f000 f943 	bl	800aaa6 <vReturnEthernetFrame>

            /* parameter pdTRUE: the buffer must be released once
             * the frame has been transmitted */
            break;
 800a820:	e030      	b.n	800a884 <prvProcessEthernetPacket+0x110>
             * yet. */
            break;

        case eWaitingResolution:

            if( ( pxEthernetHeader->usFrameType == ipIPv4_FRAME_TYPE ) || ( pxEthernetHeader->usFrameType == ipARP_FRAME_TYPE ) )
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	899b      	ldrh	r3, [r3, #12]
 800a826:	b29b      	uxth	r3, r3
 800a828:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a82c:	d006      	beq.n	800a83c <prvProcessEthernetPacket+0xc8>
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	899b      	ldrh	r3, [r3, #12]
 800a832:	b29b      	uxth	r3, r3
 800a834:	f640 0206 	movw	r2, #2054	@ 0x806
 800a838:	4293      	cmp	r3, r2
 800a83a:	d10f      	bne.n	800a85c <prvProcessEthernetPacket+0xe8>
            {
                #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
                    if( pxARPWaitingNetworkBuffer == NULL )
 800a83c:	4b13      	ldr	r3, [pc, #76]	@ (800a88c <prvProcessEthernetPacket+0x118>)
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d107      	bne.n	800a854 <prvProcessEthernetPacket+0xe0>
                    {
                        pxARPWaitingNetworkBuffer = pxNetworkBuffer;
 800a844:	4a11      	ldr	r2, [pc, #68]	@ (800a88c <prvProcessEthernetPacket+0x118>)
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	6013      	str	r3, [r2, #0]
                        vIPTimerStartARPResolution( ipARP_RESOLUTION_MAX_DELAY );
 800a84a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800a84e:	f000 fc11 	bl	800b074 <vIPTimerStartARPResolution>
                    vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );

                    iptraceDELAYED_ARP_BUFFER_FULL();
                }

                break;
 800a852:	e017      	b.n	800a884 <prvProcessEthernetPacket+0x110>
                    vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800a854:	6878      	ldr	r0, [r7, #4]
 800a856:	f008 f8a9 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
                break;
 800a85a:	e013      	b.n	800a884 <prvProcessEthernetPacket+0x110>
            }
            else if( pxEthernetHeader->usFrameType == ipIPv6_FRAME_TYPE )
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	899b      	ldrh	r3, [r3, #12]
 800a860:	b29b      	uxth	r3, r3
 800a862:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 800a866:	4293      	cmp	r3, r2
 800a868:	d103      	bne.n	800a872 <prvProcessEthernetPacket+0xfe>
                    }
                    else
                #endif /* if ipconfigIS_ENABLED( ipconfigUSE_IPv6 ) */
                {
                    /* We are already waiting on one resolution. This frame will be dropped. */
                    vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800a86a:	6878      	ldr	r0, [r7, #4]
 800a86c:	f008 f89e 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>

                    iptraceDELAYED_ND_BUFFER_FULL();
                }

                break;
 800a870:	e008      	b.n	800a884 <prvProcessEthernetPacket+0x110>
            }
            else
            {
                /* Unknown frame type, drop the packet. */
                vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800a872:	6878      	ldr	r0, [r7, #4]
 800a874:	f008 f89a 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
            }

            break;
 800a878:	e004      	b.n	800a884 <prvProcessEthernetPacket+0x110>
        default:

            /* The frame is not being used anywhere, and the
             * NetworkBufferDescriptor_t structure containing the frame should
             * just be released back to the list of free buffers. */
            vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800a87a:	6878      	ldr	r0, [r7, #4]
 800a87c:	f008 f896 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
            break;
 800a880:	e000      	b.n	800a884 <prvProcessEthernetPacket+0x110>
            break;
 800a882:	bf00      	nop
    }
}
 800a884:	bf00      	nop
 800a886:	3710      	adds	r7, #16
 800a888:	46bd      	mov	sp, r7
 800a88a:	bd80      	pop	{r7, pc}
 800a88c:	20001258 	.word	0x20001258

0800a890 <prvProcessUDPPacket>:
 * @return eReleaseBuffer ( please release the buffer ).
 *         eFrameConsumed ( the buffer has now been released ).
 */

static eFrameProcessingResult_t prvProcessUDPPacket( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 800a890:	b5b0      	push	{r4, r5, r7, lr}
 800a892:	b08c      	sub	sp, #48	@ 0x30
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
    eFrameProcessingResult_t eReturn = eReleaseBuffer;
 800a898:	2300      	movs	r3, #0
 800a89a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    BaseType_t xIsWaitingResolution = pdFALSE;
 800a89e:	2300      	movs	r3, #0
 800a8a0:	60fb      	str	r3, [r7, #12]
    /* The IP packet contained a UDP frame. */
    /* MISRA Ref 11.3.1 [Misaligned access] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
    /* coverity[misra_c_2012_rule_11_3_violation] */
    const UDPPacket_t * pxUDPPacket = ( ( UDPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    const UDPHeader_t * pxUDPHeader = &( pxUDPPacket->xUDPHeader );
 800a8a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8aa:	3322      	adds	r3, #34	@ 0x22
 800a8ac:	627b      	str	r3, [r7, #36]	@ 0x24

    size_t uxMinSize = ipSIZE_OF_ETH_HEADER + ( size_t ) uxIPHeaderSizePacket( pxNetworkBuffer ) + ipSIZE_OF_UDP_HEADER;
 800a8ae:	6878      	ldr	r0, [r7, #4]
 800a8b0:	f000 fa38 	bl	800ad24 <uxIPHeaderSizePacket>
 800a8b4:	4603      	mov	r3, r0
 800a8b6:	3316      	adds	r3, #22
 800a8b8:	623b      	str	r3, [r7, #32]
            pxProtocolHeaders = ( ( ProtocolHeaders_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + ipSIZE_OF_IPv6_HEADER ] ) );
            pxUDPHeader = &( pxProtocolHeaders->xUDPHeader );
        }
    #endif /* ( ipconfigUSE_IPv6 != 0 ) */

    usLength = FreeRTOS_ntohs( pxUDPHeader->usLength );
 800a8ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8bc:	791a      	ldrb	r2, [r3, #4]
 800a8be:	795b      	ldrb	r3, [r3, #5]
 800a8c0:	021b      	lsls	r3, r3, #8
 800a8c2:	4313      	orrs	r3, r2
 800a8c4:	83fb      	strh	r3, [r7, #30]
    uxLength = ( size_t ) usLength;
 800a8c6:	8bfb      	ldrh	r3, [r7, #30]
 800a8c8:	61bb      	str	r3, [r7, #24]

    /* Note the header values required prior to the checksum
     * generation as the checksum pseudo header may clobber some of
     * these values. */
    #if ( ipconfigUSE_IPv4 != 0 )
        if( ( pxUDPPacket->xEthernetHeader.usFrameType == ipIPv4_FRAME_TYPE ) &&
 800a8ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8cc:	899b      	ldrh	r3, [r3, #12]
 800a8ce:	b29b      	uxth	r3, r3
 800a8d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a8d4:	d10f      	bne.n	800a8f6 <prvProcessUDPPacket+0x66>
            ( usLength > ( FreeRTOS_ntohs( pxUDPPacket->xIPHeader.usLength ) - uxIPHeaderSizePacket( pxNetworkBuffer ) ) ) )
 800a8d6:	8bfc      	ldrh	r4, [r7, #30]
 800a8d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8da:	8a1b      	ldrh	r3, [r3, #16]
 800a8dc:	b29b      	uxth	r3, r3
 800a8de:	461d      	mov	r5, r3
 800a8e0:	6878      	ldr	r0, [r7, #4]
 800a8e2:	f000 fa1f 	bl	800ad24 <uxIPHeaderSizePacket>
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	1aeb      	subs	r3, r5, r3
        if( ( pxUDPPacket->xEthernetHeader.usFrameType == ipIPv4_FRAME_TYPE ) &&
 800a8ea:	429c      	cmp	r4, r3
 800a8ec:	d903      	bls.n	800a8f6 <prvProcessUDPPacket+0x66>
        {
            eReturn = eReleaseBuffer;
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800a8f4:	e038      	b.n	800a968 <prvProcessUDPPacket+0xd8>
        }
        else
    #endif /* ( ipconfigUSE_IPv4 != 0 ) */

    if( ( pxNetworkBuffer->xDataLength >= uxMinSize ) &&
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8fa:	6a3a      	ldr	r2, [r7, #32]
 800a8fc:	429a      	cmp	r2, r3
 800a8fe:	d833      	bhi.n	800a968 <prvProcessUDPPacket+0xd8>
 800a900:	69bb      	ldr	r3, [r7, #24]
 800a902:	2b07      	cmp	r3, #7
 800a904:	d930      	bls.n	800a968 <prvProcessUDPPacket+0xd8>
         * size of the UDP header.
         *
         * The size of the UDP packet structure in this implementation
         * includes the size of the Ethernet header, the size of
         * the IP header, and the size of the UDP header. */
        uxPayloadSize_1 = pxNetworkBuffer->xDataLength - uxMinSize;
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a90a:	6a3b      	ldr	r3, [r7, #32]
 800a90c:	1ad3      	subs	r3, r2, r3
 800a90e:	617b      	str	r3, [r7, #20]
        uxPayloadSize_2 = uxLength - ipSIZE_OF_UDP_HEADER;
 800a910:	69bb      	ldr	r3, [r7, #24]
 800a912:	3b08      	subs	r3, #8
 800a914:	613b      	str	r3, [r7, #16]

        if( uxPayloadSize_1 > uxPayloadSize_2 )
 800a916:	697a      	ldr	r2, [r7, #20]
 800a918:	693b      	ldr	r3, [r7, #16]
 800a91a:	429a      	cmp	r2, r3
 800a91c:	d904      	bls.n	800a928 <prvProcessUDPPacket+0x98>
        {
            pxNetworkBuffer->xDataLength = uxPayloadSize_2 + uxMinSize;
 800a91e:	693a      	ldr	r2, [r7, #16]
 800a920:	6a3b      	ldr	r3, [r7, #32]
 800a922:	441a      	add	r2, r3
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	629a      	str	r2, [r3, #40]	@ 0x28
        }

        pxNetworkBuffer->usPort = pxUDPHeader->usSourcePort;
 800a928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a92a:	881b      	ldrh	r3, [r3, #0]
 800a92c:	b29a      	uxth	r2, r3
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	869a      	strh	r2, [r3, #52]	@ 0x34
        pxNetworkBuffer->xIPAddress.ulIP_IPv4 = pxUDPPacket->xIPHeader.ulSourceIPAddress;
 800a932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a934:	f8d3 201a 	ldr.w	r2, [r3, #26]
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	615a      	str	r2, [r3, #20]
         * by the NIC driver. */

        /* Pass the packet payload to the UDP sockets
         * implementation. */
        if( xProcessReceivedUDPPacket( pxNetworkBuffer,
                                       pxUDPHeader->usDestinationPort,
 800a93c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a93e:	885b      	ldrh	r3, [r3, #2]
 800a940:	b29b      	uxth	r3, r3
        if( xProcessReceivedUDPPacket( pxNetworkBuffer,
 800a942:	f107 020c 	add.w	r2, r7, #12
 800a946:	4619      	mov	r1, r3
 800a948:	6878      	ldr	r0, [r7, #4]
 800a94a:	f007 fcba 	bl	80122c2 <xProcessReceivedUDPPacket>
 800a94e:	4603      	mov	r3, r0
 800a950:	2b01      	cmp	r3, #1
 800a952:	d103      	bne.n	800a95c <prvProcessUDPPacket+0xcc>
                                       &( xIsWaitingResolution ) ) == pdPASS )
        {
            eReturn = eFrameConsumed;
 800a954:	2303      	movs	r3, #3
 800a956:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800a95a:	e005      	b.n	800a968 <prvProcessUDPPacket+0xd8>
        }
        else
        {
            /* Is this packet to be set aside for resolution. */
            if( xIsWaitingResolution == pdTRUE )
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	2b01      	cmp	r3, #1
 800a960:	d102      	bne.n	800a968 <prvProcessUDPPacket+0xd8>
            {
                eReturn = eWaitingResolution;
 800a962:	2304      	movs	r3, #4
 800a964:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    else
    {
        /* Length checks failed, the buffer will be released. */
    }

    return eReturn;
 800a968:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a96c:	4618      	mov	r0, r3
 800a96e:	3730      	adds	r7, #48	@ 0x30
 800a970:	46bd      	mov	sp, r7
 800a972:	bdb0      	pop	{r4, r5, r7, pc}

0800a974 <prvProcessIPPacket>:
 *
 * @return An enum to show whether the packet should be released/kept/processed etc.
 */
static eFrameProcessingResult_t prvProcessIPPacket( const IPPacket_t * pxIPPacket,
                                                    NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 800a974:	b580      	push	{r7, lr}
 800a976:	b088      	sub	sp, #32
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]
 800a97c:	6039      	str	r1, [r7, #0]
    eFrameProcessingResult_t eReturn;
    UBaseType_t uxHeaderLength = ipSIZE_OF_IPv4_HEADER;
 800a97e:	2314      	movs	r3, #20
 800a980:	61bb      	str	r3, [r7, #24]
    uint8_t ucProtocol = 0U;
 800a982:	2300      	movs	r3, #0
 800a984:	75fb      	strb	r3, [r7, #23]
    #if ( ipconfigUSE_IPv6 != 0 )
        const IPHeader_IPv6_t * pxIPHeader_IPv6 = NULL;
    #endif /* ( ipconfigUSE_IPv6 != 0 ) */

    #if ( ipconfigUSE_IPv4 != 0 )
        const IPHeader_t * pxIPHeader = &( pxIPPacket->xIPHeader );
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	330e      	adds	r3, #14
 800a98a:	613b      	str	r3, [r7, #16]
    #endif /* ( ipconfigUSE_IPv4 != 0 ) */

    switch( pxIPPacket->xEthernetHeader.usFrameType )
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	899b      	ldrh	r3, [r3, #12]
 800a990:	b29b      	uxth	r3, r3
 800a992:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a996:	d124      	bne.n	800a9e2 <prvProcessIPPacket+0x6e>
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        #if ( ipconfigUSE_IPv4 != 0 )
            case ipIPv4_FRAME_TYPE:
               {
                   size_t uxLength = ( size_t ) pxIPHeader->ucVersionHeaderLength;
 800a998:	693b      	ldr	r3, [r7, #16]
 800a99a:	781b      	ldrb	r3, [r3, #0]
 800a99c:	60fb      	str	r3, [r7, #12]

                   /* Check if the IP headers are acceptable and if it has our destination.
                    * The lowest four bits of 'ucVersionHeaderLength' indicate the IP-header
                    * length in multiples of 4. */
                   uxHeaderLength = ( size_t ) ( ( uxLength & 0x0FU ) << 2 );
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	009b      	lsls	r3, r3, #2
 800a9a2:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800a9a6:	61bb      	str	r3, [r7, #24]

                   if( ( uxHeaderLength > ( pxNetworkBuffer->xDataLength - ipSIZE_OF_ETH_HEADER ) ) ||
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9ac:	3b0e      	subs	r3, #14
 800a9ae:	69ba      	ldr	r2, [r7, #24]
 800a9b0:	429a      	cmp	r2, r3
 800a9b2:	d802      	bhi.n	800a9ba <prvProcessIPPacket+0x46>
 800a9b4:	69bb      	ldr	r3, [r7, #24]
 800a9b6:	2b13      	cmp	r3, #19
 800a9b8:	d802      	bhi.n	800a9c0 <prvProcessIPPacket+0x4c>
                       ( uxHeaderLength < ipSIZE_OF_IPv4_HEADER ) )
                   {
                       eReturn = eReleaseBuffer;
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	77fb      	strb	r3, [r7, #31]
                            * buffer is being used. */
                           pxNetworkBuffer->pucEthernetBuffer[ 0 - ( BaseType_t ) ipIP_TYPE_OFFSET ] = pxIPHeader->ucVersionHeaderLength;
                       }
                   }

                   break;
 800a9be:	e013      	b.n	800a9e8 <prvProcessIPPacket+0x74>
                       ucProtocol = pxIPPacket->xIPHeader.ucProtocol;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	7ddb      	ldrb	r3, [r3, #23]
 800a9c4:	75fb      	strb	r3, [r7, #23]
                       eReturn = prvAllowIPPacketIPv4( pxIPPacket, pxNetworkBuffer, uxHeaderLength );
 800a9c6:	69ba      	ldr	r2, [r7, #24]
 800a9c8:	6839      	ldr	r1, [r7, #0]
 800a9ca:	6878      	ldr	r0, [r7, #4]
 800a9cc:	f001 f946 	bl	800bc5c <prvAllowIPPacketIPv4>
 800a9d0:	4603      	mov	r3, r0
 800a9d2:	77fb      	strb	r3, [r7, #31]
                           pxNetworkBuffer->pucEthernetBuffer[ 0 - ( BaseType_t ) ipIP_TYPE_OFFSET ] = pxIPHeader->ucVersionHeaderLength;
 800a9d4:	683b      	ldr	r3, [r7, #0]
 800a9d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9d8:	3b06      	subs	r3, #6
 800a9da:	693a      	ldr	r2, [r7, #16]
 800a9dc:	7812      	ldrb	r2, [r2, #0]
 800a9de:	701a      	strb	r2, [r3, #0]
                   break;
 800a9e0:	e002      	b.n	800a9e8 <prvProcessIPPacket+0x74>
               }
        #endif /* ( ipconfigUSE_IPv4 != 0 ) */

        default:
            eReturn = eReleaseBuffer;
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	77fb      	strb	r3, [r7, #31]
            FreeRTOS_debug_printf( ( "prvProcessIPPacket: Undefined Frame Type \n" ) );
            /* MISRA 16.4 Compliance */
            break;
 800a9e6:	bf00      	nop

    /* MISRA Ref 14.3.1 [Configuration dependent invariant] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-143 */
    /* coverity[misra_c_2012_rule_14_3_violation] */
    /* coverity[cond_const] */
    if( eReturn == eProcessBuffer )
 800a9e8:	7ffb      	ldrb	r3, [r7, #31]
 800a9ea:	2b01      	cmp	r3, #1
 800a9ec:	d156      	bne.n	800aa9c <prvProcessIPPacket+0x128>
    {
        /* Are there IP-options. */
        /* Case default is never toggled because eReturn is not eProcessBuffer in previous step. */
        switch( pxIPPacket->xEthernetHeader.usFrameType ) /* LCOV_EXCL_BR_LINE */
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	899b      	ldrh	r3, [r3, #12]
 800a9f2:	b29b      	uxth	r3, r3
 800a9f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a9f8:	d108      	bne.n	800aa0c <prvProcessIPPacket+0x98>
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                case ipIPv4_FRAME_TYPE:

                    if( uxHeaderLength > ipSIZE_OF_IPv4_HEADER )
 800a9fa:	69bb      	ldr	r3, [r7, #24]
 800a9fc:	2b14      	cmp	r3, #20
 800a9fe:	d907      	bls.n	800aa10 <prvProcessIPPacket+0x9c>
                    {
                        /* The size of the IP-header is larger than 20 bytes.
                         * The extra space is used for IP-options. */
                        eReturn = prvCheckIP4HeaderOptions( pxNetworkBuffer );
 800aa00:	6838      	ldr	r0, [r7, #0]
 800aa02:	f001 fa07 	bl	800be14 <prvCheckIP4HeaderOptions>
 800aa06:	4603      	mov	r3, r0
 800aa08:	77fb      	strb	r3, [r7, #31]
                    }
                    break;
 800aa0a:	e001      	b.n	800aa10 <prvProcessIPPacket+0x9c>
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            /* Case default is never toggled because eReturn is not eProcessBuffer in previous step. */
            default:   /* LCOV_EXCL_LINE */
                /* MISRA 16.4 Compliance */
                break; /* LCOV_EXCL_LINE */
 800aa0c:	bf00      	nop
 800aa0e:	e000      	b.n	800aa12 <prvProcessIPPacket+0x9e>
                    break;
 800aa10:	bf00      	nop

        /* MISRA Ref 14.3.1 [Configuration dependent invariant] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-143 */
        /* coverity[misra_c_2012_rule_14_3_violation] */
        /* coverity[const] */
        if( eReturn != eReleaseBuffer )
 800aa12:	7ffb      	ldrb	r3, [r7, #31]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d041      	beq.n	800aa9c <prvProcessIPPacket+0x128>
        {
            /* Add the IP and MAC addresses to the cache if they are not
             * already there - otherwise refresh the age of the existing
             * entry. */
            if( ucProtocol != ( uint8_t ) ipPROTOCOL_UDP )
 800aa18:	7dfb      	ldrb	r3, [r7, #23]
 800aa1a:	2b11      	cmp	r3, #17
 800aa1c:	d018      	beq.n	800aa50 <prvProcessIPPacket+0xdc>
            {
                if( xCheckRequiresResolution( pxNetworkBuffer ) == pdTRUE )
 800aa1e:	6838      	ldr	r0, [r7, #0]
 800aa20:	f001 fc65 	bl	800c2ee <xCheckRequiresResolution>
 800aa24:	4603      	mov	r3, r0
 800aa26:	2b01      	cmp	r3, #1
 800aa28:	d102      	bne.n	800aa30 <prvProcessIPPacket+0xbc>
                {
                    eReturn = eWaitingResolution;
 800aa2a:	2304      	movs	r3, #4
 800aa2c:	77fb      	strb	r3, [r7, #31]
 800aa2e:	e00f      	b.n	800aa50 <prvProcessIPPacket+0xdc>
                     * packet.  For UDP packets, this will be done later in
                     * xProcessReceivedUDPPacket(), as soon as it's know that the message
                     * will be handled.  This will prevent the cache getting
                     * overwritten with the IP address of useless broadcast packets. */
                    /* Case default is never toggled because eReturn is not eProcessBuffer in previous step. */
                    switch( pxIPPacket->xEthernetHeader.usFrameType ) /* LCOV_EXCL_BR_LINE */
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	899b      	ldrh	r3, [r3, #12]
 800aa34:	b29b      	uxth	r3, r3
 800aa36:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa3a:	d108      	bne.n	800aa4e <prvProcessIPPacket+0xda>
                        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                        #if ( ipconfigUSE_IPv4 != 0 )
                            case ipIPv4_FRAME_TYPE:
                                /* Refresh the age of this cache entry since a packet was received. */
                                vARPRefreshCacheEntryAge( &( pxIPPacket->xEthernetHeader.xSourceAddress ), pxIPHeader->ulSourceIPAddress );
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	1d9a      	adds	r2, r3, #6
 800aa40:	693b      	ldr	r3, [r7, #16]
 800aa42:	68db      	ldr	r3, [r3, #12]
 800aa44:	4619      	mov	r1, r3
 800aa46:	4610      	mov	r0, r2
 800aa48:	f7fc ff88 	bl	800795c <vARPRefreshCacheEntryAge>
                                break;
 800aa4c:	e000      	b.n	800aa50 <prvProcessIPPacket+0xdc>
                        #endif /* ( ipconfigUSE_IPv4 != 0 ) */

                        /* Case default is never toggled because eReturn is not eProcessBuffer in previous step. */
                        default:   /* LCOV_EXCL_LINE */
                            /* MISRA 16.4 Compliance */
                            break; /* LCOV_EXCL_LINE */
 800aa4e:	bf00      	nop
                    }
                }
            }

            if( eReturn != eWaitingResolution )
 800aa50:	7ffb      	ldrb	r3, [r7, #31]
 800aa52:	2b04      	cmp	r3, #4
 800aa54:	d022      	beq.n	800aa9c <prvProcessIPPacket+0x128>
            {
                switch( ucProtocol )
 800aa56:	7dfb      	ldrb	r3, [r7, #23]
 800aa58:	2b11      	cmp	r3, #17
 800aa5a:	d00c      	beq.n	800aa76 <prvProcessIPPacket+0x102>
 800aa5c:	2b11      	cmp	r3, #17
 800aa5e:	dc19      	bgt.n	800aa94 <prvProcessIPPacket+0x120>
 800aa60:	2b01      	cmp	r3, #1
 800aa62:	d002      	beq.n	800aa6a <prvProcessIPPacket+0xf6>
 800aa64:	2b06      	cmp	r3, #6
 800aa66:	d00c      	beq.n	800aa82 <prvProcessIPPacket+0x10e>
 800aa68:	e014      	b.n	800aa94 <prvProcessIPPacket+0x120>
                             * also be returned, and the source of the ping will know something
                             * went wrong because it will not be able to validate what it
                             * receives. */
                            #if ( ipconfigREPLY_TO_INCOMING_PINGS == 1 ) || ( ipconfigSUPPORT_OUTGOING_PINGS == 1 )
                            {
                                eReturn = ProcessICMPPacket( pxNetworkBuffer );
 800aa6a:	6838      	ldr	r0, [r7, #0]
 800aa6c:	f7ff fa92 	bl	8009f94 <ProcessICMPPacket>
 800aa70:	4603      	mov	r3, r0
 800aa72:	77fb      	strb	r3, [r7, #31]
                            }
                            #endif /* ( ipconfigREPLY_TO_INCOMING_PINGS == 1 ) || ( ipconfigSUPPORT_OUTGOING_PINGS == 1 ) */
                            break;
 800aa74:	e012      	b.n	800aa9c <prvProcessIPPacket+0x128>
                    #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                    case ipPROTOCOL_UDP:
                        /* The IP packet contained a UDP frame. */

                        eReturn = prvProcessUDPPacket( pxNetworkBuffer );
 800aa76:	6838      	ldr	r0, [r7, #0]
 800aa78:	f7ff ff0a 	bl	800a890 <prvProcessUDPPacket>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	77fb      	strb	r3, [r7, #31]
                        break;
 800aa80:	e00c      	b.n	800aa9c <prvProcessIPPacket+0x128>

                        #if ipconfigUSE_TCP == 1
                            case ipPROTOCOL_TCP:

                                if( xProcessReceivedTCPPacket( pxNetworkBuffer ) == pdPASS )
 800aa82:	6838      	ldr	r0, [r7, #0]
 800aa84:	f004 f8f8 	bl	800ec78 <xProcessReceivedTCPPacket>
 800aa88:	4603      	mov	r3, r0
 800aa8a:	2b01      	cmp	r3, #1
 800aa8c:	d105      	bne.n	800aa9a <prvProcessIPPacket+0x126>
                                {
                                    eReturn = eFrameConsumed;
 800aa8e:	2303      	movs	r3, #3
 800aa90:	77fb      	strb	r3, [r7, #31]
                                }
                                break;
 800aa92:	e002      	b.n	800aa9a <prvProcessIPPacket+0x126>
                        #endif /* if ipconfigUSE_TCP == 1 */
                    default:
                        /* Not a supported frame type. */
                        eReturn = eReleaseBuffer;
 800aa94:	2300      	movs	r3, #0
 800aa96:	77fb      	strb	r3, [r7, #31]
                        break;
 800aa98:	e000      	b.n	800aa9c <prvProcessIPPacket+0x128>
                                break;
 800aa9a:	bf00      	nop
                }
            }
        }
    }

    return eReturn;
 800aa9c:	7ffb      	ldrb	r3, [r7, #31]
}
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	3720      	adds	r7, #32
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	bd80      	pop	{r7, pc}

0800aaa6 <vReturnEthernetFrame>:
 * @param[in,out] pxNetworkBuffer The network buffer which is to be sent.
 * @param[in] xReleaseAfterSend Whether this network buffer is to be released or not.
 */
void vReturnEthernetFrame( NetworkBufferDescriptor_t * pxNetworkBuffer,
                           BaseType_t xReleaseAfterSend )
{
 800aaa6:	b580      	push	{r7, lr}
 800aaa8:	b090      	sub	sp, #64	@ 0x40
 800aaaa:	af00      	add	r7, sp, #0
 800aaac:	6078      	str	r0, [r7, #4]
 800aaae:	6039      	str	r1, [r7, #0]
        NetworkBufferDescriptor_t * pxNewBuffer;
    #endif

    #if ( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 )
    {
        if( pxNetworkBuffer->xDataLength < ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES )
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aab4:	2b3b      	cmp	r3, #59	@ 0x3b
 800aab6:	d812      	bhi.n	800aade <vReturnEthernetFrame+0x38>
        {
            BaseType_t xIndex;

            FreeRTOS_printf( ( "vReturnEthernetFrame: length %u\n", ( unsigned ) pxNetworkBuffer->xDataLength ) );

            for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aabc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aabe:	e008      	b.n	800aad2 <vReturnEthernetFrame+0x2c>
            {
                pxNetworkBuffer->pucEthernetBuffer[ xIndex ] = 0U;
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aac4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aac6:	4413      	add	r3, r2
 800aac8:	2200      	movs	r2, #0
 800aaca:	701a      	strb	r2, [r3, #0]
            for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 800aacc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aace:	3301      	adds	r3, #1
 800aad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aad2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aad4:	2b3b      	cmp	r3, #59	@ 0x3b
 800aad6:	ddf3      	ble.n	800aac0 <vReturnEthernetFrame+0x1a>
            }

            pxNetworkBuffer->xDataLength = ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	223c      	movs	r2, #60	@ 0x3c
 800aadc:	629a      	str	r2, [r3, #40]	@ 0x28
        }
    }
    #endif /* if( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 ) */

    #if ( ipconfigZERO_COPY_TX_DRIVER != 0 )
        if( xReleaseAfterSend == pdFALSE )
 800aade:	683b      	ldr	r3, [r7, #0]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d111      	bne.n	800ab08 <vReturnEthernetFrame+0x62>
        {
            pxNewBuffer = pxDuplicateNetworkBufferWithDescriptor( pxNetworkBuffer, pxNetworkBuffer->xDataLength );
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aae8:	4619      	mov	r1, r3
 800aaea:	6878      	ldr	r0, [r7, #4]
 800aaec:	f000 fc10 	bl	800b310 <pxDuplicateNetworkBufferWithDescriptor>
 800aaf0:	6378      	str	r0, [r7, #52]	@ 0x34

            if( pxNewBuffer != NULL )
 800aaf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d005      	beq.n	800ab04 <vReturnEthernetFrame+0x5e>
            {
                xReleaseAfterSend = pdTRUE;
 800aaf8:	2301      	movs	r3, #1
 800aafa:	603b      	str	r3, [r7, #0]
                /* Want no rounding up. */
                pxNewBuffer->xDataLength = pxNetworkBuffer->xDataLength;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ab00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab02:	629a      	str	r2, [r3, #40]	@ 0x28
            }

            pxNetworkBuffer = pxNewBuffer;
 800ab04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab06:	607b      	str	r3, [r7, #4]
        }

        if( pxNetworkBuffer != NULL )
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	f000 808f 	beq.w	800ac2e <vReturnEthernetFrame+0x188>
    #endif /* if ( ipconfigZERO_COPY_TX_DRIVER != 0 ) */
    {
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        IPPacket_t * pxIPPacket = ( ( IPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab14:	633b      	str	r3, [r7, #48]	@ 0x30
        /* memcpy() helper variables for MISRA Rule 21.15 compliance*/
        const void * pvCopySource = NULL;
 800ab16:	2300      	movs	r3, #0
 800ab18:	63bb      	str	r3, [r7, #56]	@ 0x38
        void * pvCopyDest;

        #if ( ipconfigUSE_IPv4 != 0 )
            MACAddress_t xMACAddress;
            eResolutionLookupResult_t eResult;
            uint32_t ulDestinationIPAddress = 0U;
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	617b      	str	r3, [r7, #20]
        #endif /* ( ipconfigUSE_IPv4 != 0 ) */

        /* Send! */
        if( pxNetworkBuffer->pxEndPoint == NULL )
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d111      	bne.n	800ab4a <vReturnEthernetFrame+0xa4>
            FreeRTOS_printf( ( "vReturnEthernetFrame: No pxEndPoint yet for %x ip?\n", ( unsigned int ) FreeRTOS_ntohl( pxIPPacket->xIPHeader.ulDestinationIPAddress ) ) );

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            switch( ( ( ( EthernetHeader_t * ) pxNetworkBuffer->pucEthernetBuffer ) )->usFrameType )
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab2a:	899b      	ldrh	r3, [r3, #12]
 800ab2c:	b29b      	uxth	r3, r3
 800ab2e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ab32:	d109      	bne.n	800ab48 <vReturnEthernetFrame+0xa2>
                        break;
                #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                #if ( ipconfigUSE_IPv4 != 0 )
                    case ipIPv4_FRAME_TYPE:
                        pxNetworkBuffer->pxEndPoint = FreeRTOS_FindEndPointOnNetMask( pxIPPacket->xIPHeader.ulDestinationIPAddress );
 800ab34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab36:	f8d3 301e 	ldr.w	r3, [r3, #30]
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f001 fb4e 	bl	800c1dc <FreeRTOS_FindEndPointOnNetMask>
 800ab40:	4602      	mov	r2, r0
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	631a      	str	r2, [r3, #48]	@ 0x30
                        break;
 800ab46:	e000      	b.n	800ab4a <vReturnEthernetFrame+0xa4>
                #endif /* ( ipconfigUSE_IPv4 != 0 ) */

                default:
                    /* MISRA 16.4 Compliance */
                    break;
 800ab48:	bf00      	nop
            }
        }

        if( pxNetworkBuffer->pxEndPoint != NULL )
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d06d      	beq.n	800ac2e <vReturnEthernetFrame+0x188>
        {
            NetworkInterface_t * pxInterface = pxNetworkBuffer->pxEndPoint->pxNetworkInterface; /*_RB_ Why not use the pxNetworkBuffer->pxNetworkInterface directly? */
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab56:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ab5a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Interpret the Ethernet packet being sent. */
            switch( pxIPPacket->xEthernetHeader.usFrameType )
 800ab5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab5e:	899b      	ldrh	r3, [r3, #12]
 800ab60:	b29b      	uxth	r3, r3
 800ab62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ab66:	d11c      	bne.n	800aba2 <vReturnEthernetFrame+0xfc>
            {
                #if ( ipconfigUSE_IPv4 != 0 )
                    case ipIPv4_FRAME_TYPE:
                        ulDestinationIPAddress = pxIPPacket->xIPHeader.ulDestinationIPAddress;
 800ab68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab6a:	f8d3 301e 	ldr.w	r3, [r3, #30]
 800ab6e:	617b      	str	r3, [r7, #20]

                        /* Try to find a MAC address corresponding to the destination IP
                         * address. */
                        eResult = eARPGetCacheEntry( &ulDestinationIPAddress, &xMACAddress, &( pxNetworkBuffer->pxEndPoint ) );
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ab76:	f107 0118 	add.w	r1, r7, #24
 800ab7a:	f107 0314 	add.w	r3, r7, #20
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f7fd f834 	bl	8007bec <eARPGetCacheEntry>
 800ab84:	4603      	mov	r3, r0
 800ab86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

                        if( eResult == eResolutionCacheHit )
 800ab8a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ab8e:	2b01      	cmp	r3, #1
 800ab90:	d103      	bne.n	800ab9a <vReturnEthernetFrame+0xf4>
                        {
                            /* Best case scenario - an address is found, use it. */
                            pvCopySource = &xMACAddress;
 800ab92:	f107 0318 	add.w	r3, r7, #24
 800ab96:	63bb      	str	r3, [r7, #56]	@ 0x38
                        else
                        {
                            /* If an address is not found, just swap the source and destination MAC addresses. */
                            pvCopySource = &( pxIPPacket->xEthernetHeader.xSourceAddress );
                        }
                        break;
 800ab98:	e007      	b.n	800abaa <vReturnEthernetFrame+0x104>
                            pvCopySource = &( pxIPPacket->xEthernetHeader.xSourceAddress );
 800ab9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab9c:	3306      	adds	r3, #6
 800ab9e:	63bb      	str	r3, [r7, #56]	@ 0x38
                        break;
 800aba0:	e003      	b.n	800abaa <vReturnEthernetFrame+0x104>

                case ipIPv6_FRAME_TYPE:
                case ipARP_FRAME_TYPE:
                default:
                    /* Just swap the source and destination MAC addresses. */
                    pvCopySource = &( pxIPPacket->xEthernetHeader.xSourceAddress );
 800aba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aba4:	3306      	adds	r3, #6
 800aba6:	63bb      	str	r3, [r7, #56]	@ 0x38
                    break;
 800aba8:	bf00      	nop
            /*
             * Use helper variables for memcpy() to remain
             * compliant with MISRA Rule 21.15.  These should be
             * optimized away.
             */
            pvCopyDest = &( pxIPPacket->xEthernetHeader.xDestinationAddress );
 800abaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abac:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( pxIPPacket->xEthernetHeader.xDestinationAddress ) );
 800abae:	2206      	movs	r2, #6
 800abb0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800abb2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800abb4:	f00e f811 	bl	8018bda <memcpy>

            pvCopySource = pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abbc:	3338      	adds	r3, #56	@ 0x38
 800abbe:	63bb      	str	r3, [r7, #56]	@ 0x38
            pvCopyDest = &( pxIPPacket->xEthernetHeader.xSourceAddress );
 800abc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abc2:	3306      	adds	r3, #6
 800abc4:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memcpy( pvCopyDest, pvCopySource, ( size_t ) ipMAC_ADDRESS_LENGTH_BYTES );
 800abc6:	2206      	movs	r2, #6
 800abc8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800abca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800abcc:	f00e f805 	bl	8018bda <memcpy>

            /* Send! */
            if( xIsCallingFromIPTask() == pdTRUE )
 800abd0:	f000 fc6d 	bl	800b4ae <xIsCallingFromIPTask>
 800abd4:	4603      	mov	r3, r0
 800abd6:	2b01      	cmp	r3, #1
 800abd8:	d106      	bne.n	800abe8 <vReturnEthernetFrame+0x142>
            {
                iptraceNETWORK_INTERFACE_OUTPUT( pxNetworkBuffer->xDataLength, pxNetworkBuffer->pucEthernetBuffer );
                ( void ) pxInterface->pfOutput( pxInterface, pxNetworkBuffer, xReleaseAfterSend );
 800abda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abdc:	68db      	ldr	r3, [r3, #12]
 800abde:	683a      	ldr	r2, [r7, #0]
 800abe0:	6879      	ldr	r1, [r7, #4]
 800abe2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800abe4:	4798      	blx	r3
                /* This should never reach or the packet is gone. */
                configASSERT( pdFALSE );
            }
        }
    }
}
 800abe6:	e022      	b.n	800ac2e <vReturnEthernetFrame+0x188>
            else if( xReleaseAfterSend != pdFALSE )
 800abe8:	683b      	ldr	r3, [r7, #0]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d011      	beq.n	800ac12 <vReturnEthernetFrame+0x16c>
                xSendEvent.eEventType = eNetworkTxEvent;
 800abee:	2302      	movs	r3, #2
 800abf0:	733b      	strb	r3, [r7, #12]
                xSendEvent.pvData = pxNetworkBuffer;
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	613b      	str	r3, [r7, #16]
                if( xSendEventStructToIPTask( &xSendEvent, ( TickType_t ) portMAX_DELAY ) == pdFAIL )
 800abf6:	f107 030c 	add.w	r3, r7, #12
 800abfa:	f04f 31ff 	mov.w	r1, #4294967295
 800abfe:	4618      	mov	r0, r3
 800ac00:	f7ff fce0 	bl	800a5c4 <xSendEventStructToIPTask>
 800ac04:	4603      	mov	r3, r0
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d111      	bne.n	800ac2e <vReturnEthernetFrame+0x188>
                    vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800ac0a:	6878      	ldr	r0, [r7, #4]
 800ac0c:	f007 fece 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
}
 800ac10:	e00d      	b.n	800ac2e <vReturnEthernetFrame+0x188>
	__asm volatile
 800ac12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac16:	b672      	cpsid	i
 800ac18:	f383 8811 	msr	BASEPRI, r3
 800ac1c:	f3bf 8f6f 	isb	sy
 800ac20:	f3bf 8f4f 	dsb	sy
 800ac24:	b662      	cpsie	i
 800ac26:	623b      	str	r3, [r7, #32]
}
 800ac28:	bf00      	nop
                configASSERT( pdFALSE );
 800ac2a:	bf00      	nop
 800ac2c:	e7fd      	b.n	800ac2a <vReturnEthernetFrame+0x184>
}
 800ac2e:	bf00      	nop
 800ac30:	3740      	adds	r7, #64	@ 0x40
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}

0800ac36 <FreeRTOS_GetIPAddress>:
 * @brief Returns the IP address of the NIC.
 *
 * @return The IP address of the NIC.
 */
    uint32_t FreeRTOS_GetIPAddress( void )
    {
 800ac36:	b580      	push	{r7, lr}
 800ac38:	b082      	sub	sp, #8
 800ac3a:	af00      	add	r7, sp, #0
        NetworkEndPoint_t * pxEndPoint;
        uint32_t ulIPAddress;

        pxEndPoint = FreeRTOS_FirstEndPoint( NULL );
 800ac3c:	2000      	movs	r0, #0
 800ac3e:	f001 faf7 	bl	800c230 <FreeRTOS_FirstEndPoint>
 800ac42:	6038      	str	r0, [r7, #0]
                }
            }
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        /* Returns the IP address of the NIC. */
        if( pxEndPoint == NULL )
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d102      	bne.n	800ac50 <FreeRTOS_GetIPAddress+0x1a>
        {
            ulIPAddress = 0U;
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	607b      	str	r3, [r7, #4]
 800ac4e:	e00a      	b.n	800ac66 <FreeRTOS_GetIPAddress+0x30>
        }
        else if( pxEndPoint->ipv4_settings.ulIPAddress != 0U )
 800ac50:	683b      	ldr	r3, [r7, #0]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d003      	beq.n	800ac60 <FreeRTOS_GetIPAddress+0x2a>
        {
            ulIPAddress = pxEndPoint->ipv4_settings.ulIPAddress;
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	607b      	str	r3, [r7, #4]
 800ac5e:	e002      	b.n	800ac66 <FreeRTOS_GetIPAddress+0x30>
        }
        else
        {
            ulIPAddress = pxEndPoint->ipv4_defaults.ulIPAddress;
 800ac60:	683b      	ldr	r3, [r7, #0]
 800ac62:	69db      	ldr	r3, [r3, #28]
 800ac64:	607b      	str	r3, [r7, #4]
        }

        return ulIPAddress;
 800ac66:	687b      	ldr	r3, [r7, #4]
    }
 800ac68:	4618      	mov	r0, r3
 800ac6a:	3708      	adds	r7, #8
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bd80      	pop	{r7, pc}

0800ac70 <xIPIsNetworkTaskReady>:
 * @brief Returns whether the IP task is ready.
 *
 * @return pdTRUE if IP task is ready, else pdFALSE.
 */
BaseType_t xIPIsNetworkTaskReady( void )
{
 800ac70:	b480      	push	{r7}
 800ac72:	af00      	add	r7, sp, #0
    return xIPTaskInitialised;
 800ac74:	4b03      	ldr	r3, [pc, #12]	@ (800ac84 <xIPIsNetworkTaskReady+0x14>)
 800ac76:	681b      	ldr	r3, [r3, #0]
}
 800ac78:	4618      	mov	r0, r3
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac80:	4770      	bx	lr
 800ac82:	bf00      	nop
 800ac84:	2000126c 	.word	0x2000126c

0800ac88 <FreeRTOS_IsNetworkUp>:
 * @brief Returns whether all end-points are up.
 *
 * @return pdTRUE if all defined end-points are up.
 */
BaseType_t FreeRTOS_IsNetworkUp( void )
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	af00      	add	r7, sp, #0
    /* IsNetworkUp() is kept for backward compatibility. */
    return FreeRTOS_IsEndPointUp( NULL );
 800ac8c:	2000      	movs	r0, #0
 800ac8e:	f000 f803 	bl	800ac98 <FreeRTOS_IsEndPointUp>
 800ac92:	4603      	mov	r3, r0
}
 800ac94:	4618      	mov	r0, r3
 800ac96:	bd80      	pop	{r7, pc}

0800ac98 <FreeRTOS_IsEndPointUp>:
 * @brief Returns whether a particular end-point is up.
 *
 * @return pdTRUE if a particular end-points is up.
 */
BaseType_t FreeRTOS_IsEndPointUp( const struct xNetworkEndPoint * pxEndPoint )
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b084      	sub	sp, #16
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    if( pxEndPoint != NULL )
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d007      	beq.n	800acb6 <FreeRTOS_IsEndPointUp+0x1e>
    {
        /* Is this particular end-point up? */
        xReturn = ( BaseType_t ) pxEndPoint->bits.bEndPointUp;
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800acac:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800acb0:	b2db      	uxtb	r3, r3
 800acb2:	60fb      	str	r3, [r7, #12]
 800acb4:	e003      	b.n	800acbe <FreeRTOS_IsEndPointUp+0x26>
    }
    else
    {
        /* Are all end-points up? */
        xReturn = FreeRTOS_AllEndPointsUp( NULL );
 800acb6:	2000      	movs	r0, #0
 800acb8:	f000 f806 	bl	800acc8 <FreeRTOS_AllEndPointsUp>
 800acbc:	60f8      	str	r0, [r7, #12]
    }

    return xReturn;
 800acbe:	68fb      	ldr	r3, [r7, #12]
}
 800acc0:	4618      	mov	r0, r3
 800acc2:	3710      	adds	r7, #16
 800acc4:	46bd      	mov	sp, r7
 800acc6:	bd80      	pop	{r7, pc}

0800acc8 <FreeRTOS_AllEndPointsUp>:
 * @param[in] pxInterface The network interface of interest, or NULL to check all end-points.
 *
 * @return pdTRUE if all end-points are up, otherwise pdFALSE;
 */
BaseType_t FreeRTOS_AllEndPointsUp( const struct xNetworkInterface * pxInterface )
{
 800acc8:	b480      	push	{r7}
 800acca:	b085      	sub	sp, #20
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
    BaseType_t xResult = pdTRUE;
 800acd0:	2301      	movs	r3, #1
 800acd2:	60fb      	str	r3, [r7, #12]
    const NetworkEndPoint_t * pxEndPoint = pxNetworkEndPoints;
 800acd4:	4b12      	ldr	r3, [pc, #72]	@ (800ad20 <FreeRTOS_AllEndPointsUp+0x58>)
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	60bb      	str	r3, [r7, #8]

    while( pxEndPoint != NULL )
 800acda:	e017      	b.n	800ad0c <FreeRTOS_AllEndPointsUp+0x44>
    {
        if( ( pxInterface == NULL ) ||
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d005      	beq.n	800acee <FreeRTOS_AllEndPointsUp+0x26>
            ( pxEndPoint->pxNetworkInterface == pxInterface ) )
 800ace2:	68bb      	ldr	r3, [r7, #8]
 800ace4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
        if( ( pxInterface == NULL ) ||
 800ace8:	687a      	ldr	r2, [r7, #4]
 800acea:	429a      	cmp	r2, r3
 800acec:	d10a      	bne.n	800ad04 <FreeRTOS_AllEndPointsUp+0x3c>

        {
            if( pxEndPoint->bits.bEndPointUp == pdFALSE_UNSIGNED )
 800acee:	68bb      	ldr	r3, [r7, #8]
 800acf0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800acf4:	f003 0320 	and.w	r3, r3, #32
 800acf8:	b2db      	uxtb	r3, r3
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d102      	bne.n	800ad04 <FreeRTOS_AllEndPointsUp+0x3c>
            {
                xResult = pdFALSE;
 800acfe:	2300      	movs	r3, #0
 800ad00:	60fb      	str	r3, [r7, #12]
                break;
 800ad02:	e006      	b.n	800ad12 <FreeRTOS_AllEndPointsUp+0x4a>
            }
        }

        pxEndPoint = pxEndPoint->pxNext;
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800ad0a:	60bb      	str	r3, [r7, #8]
    while( pxEndPoint != NULL )
 800ad0c:	68bb      	ldr	r3, [r7, #8]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d1e4      	bne.n	800acdc <FreeRTOS_AllEndPointsUp+0x14>
    }

    return xResult;
 800ad12:	68fb      	ldr	r3, [r7, #12]
}
 800ad14:	4618      	mov	r0, r3
 800ad16:	3714      	adds	r7, #20
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1e:	4770      	bx	lr
 800ad20:	200025d8 	.word	0x200025d8

0800ad24 <uxIPHeaderSizePacket>:
 * @brief Get the size of the IP-header, by checking the type of the network buffer.
 * @param[in] pxNetworkBuffer The network buffer.
 * @return The size of the corresponding IP-header.
 */
size_t uxIPHeaderSizePacket( const NetworkBufferDescriptor_t * pxNetworkBuffer )
{
 800ad24:	b480      	push	{r7}
 800ad26:	b085      	sub	sp, #20
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
    size_t uxResult;
    /* Map the buffer onto Ethernet Header struct for easy access to fields. */
    /* MISRA Ref 11.3.1 [Misaligned access] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
    /* coverity[misra_c_2012_rule_11_3_violation] */
    const EthernetHeader_t * pxHeader = ( ( const EthernetHeader_t * ) pxNetworkBuffer->pucEthernetBuffer );
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad30:	60bb      	str	r3, [r7, #8]

    if( pxHeader->usFrameType == ( uint16_t ) ipIPv6_FRAME_TYPE )
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	899b      	ldrh	r3, [r3, #12]
 800ad36:	b29b      	uxth	r3, r3
 800ad38:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 800ad3c:	4293      	cmp	r3, r2
 800ad3e:	d102      	bne.n	800ad46 <uxIPHeaderSizePacket+0x22>
    {
        uxResult = ipSIZE_OF_IPv6_HEADER;
 800ad40:	2328      	movs	r3, #40	@ 0x28
 800ad42:	60fb      	str	r3, [r7, #12]
 800ad44:	e001      	b.n	800ad4a <uxIPHeaderSizePacket+0x26>
    }
    else
    {
        uxResult = ipSIZE_OF_IPv4_HEADER;
 800ad46:	2314      	movs	r3, #20
 800ad48:	60fb      	str	r3, [r7, #12]
    }

    return uxResult;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3714      	adds	r7, #20
 800ad50:	46bd      	mov	sp, r7
 800ad52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad56:	4770      	bx	lr

0800ad58 <uxIPHeaderSizeSocket>:
 * @brief Get the size of the IP-header, by checking if the socket bIsIPv6 set.
 * @param[in] pxSocket The socket.
 * @return The size of the corresponding IP-header.
 */
size_t uxIPHeaderSizeSocket( const FreeRTOS_Socket_t * pxSocket )
{
 800ad58:	b480      	push	{r7}
 800ad5a:	b085      	sub	sp, #20
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
    size_t uxResult;

    if( ( pxSocket != NULL ) && ( pxSocket->bits.bIsIPv6 != pdFALSE_UNSIGNED ) )
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d009      	beq.n	800ad7a <uxIPHeaderSizeSocket+0x22>
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	7a1b      	ldrb	r3, [r3, #8]
 800ad6a:	f003 0301 	and.w	r3, r3, #1
 800ad6e:	b2db      	uxtb	r3, r3
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d002      	beq.n	800ad7a <uxIPHeaderSizeSocket+0x22>
    {
        uxResult = ipSIZE_OF_IPv6_HEADER;
 800ad74:	2328      	movs	r3, #40	@ 0x28
 800ad76:	60fb      	str	r3, [r7, #12]
 800ad78:	e001      	b.n	800ad7e <uxIPHeaderSizeSocket+0x26>
    }
    else
    {
        uxResult = ipSIZE_OF_IPv4_HEADER;
 800ad7a:	2314      	movs	r3, #20
 800ad7c:	60fb      	str	r3, [r7, #12]
    }

    return uxResult;
 800ad7e:	68fb      	ldr	r3, [r7, #12]
}
 800ad80:	4618      	mov	r0, r3
 800ad82:	3714      	adds	r7, #20
 800ad84:	46bd      	mov	sp, r7
 800ad86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8a:	4770      	bx	lr

0800ad8c <vApplicationPingReplyHook>:

//USER FUNCTIONS

//Hook for when you receive a ping reply
void vApplicationPingReplyHook( ePingReplyStatus_t eStatus, //reply message from system
		uint16_t usIdentifier ){
 800ad8c:	b480      	push	{r7}
 800ad8e:	b083      	sub	sp, #12
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	4603      	mov	r3, r0
 800ad94:	460a      	mov	r2, r1
 800ad96:	71fb      	strb	r3, [r7, #7]
 800ad98:	4613      	mov	r3, r2
 800ad9a:	80bb      	strh	r3, [r7, #4]

}
 800ad9c:	bf00      	nop
 800ad9e:	370c      	adds	r7, #12
 800ada0:	46bd      	mov	sp, r7
 800ada2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada6:	4770      	bx	lr

0800ada8 <vApplicationIPNetworkEventHook_Multi>:

//checks the eNetworkUp type to see if it's  UP or DOWN
void vApplicationIPNetworkEventHook_Multi(eIPCallbackEvent_t networkEvent, struct xNetworkEndPoint *pxEndPoint){
 800ada8:	b580      	push	{r7, lr}
 800adaa:	b082      	sub	sp, #8
 800adac:	af00      	add	r7, sp, #0
 800adae:	4603      	mov	r3, r0
 800adb0:	6039      	str	r1, [r7, #0]
 800adb2:	71fb      	strb	r3, [r7, #7]
	switch(networkEvent){
 800adb4:	79fb      	ldrb	r3, [r7, #7]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d002      	beq.n	800adc0 <vApplicationIPNetworkEventHook_Multi+0x18>
 800adba:	2b01      	cmp	r3, #1
 800adbc:	d008      	beq.n	800add0 <vApplicationIPNetworkEventHook_Multi+0x28>
		break;
	case eNetworkDown:
		SEGGER_RTT_printf(0,"Network Down!");
		break;
	}
}
 800adbe:	e00c      	b.n	800adda <vApplicationIPNetworkEventHook_Multi+0x32>
		SEGGER_RTT_printf(0,"Network UP! IP: %lup\n", FreeRTOS_ntohl(pxEndPoint->ipv4_settings.ulIPAddress));
 800adc0:	683b      	ldr	r3, [r7, #0]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	461a      	mov	r2, r3
 800adc6:	4907      	ldr	r1, [pc, #28]	@ (800ade4 <vApplicationIPNetworkEventHook_Multi+0x3c>)
 800adc8:	2000      	movs	r0, #0
 800adca:	f7f6 f983 	bl	80010d4 <SEGGER_RTT_printf>
		break;
 800adce:	e004      	b.n	800adda <vApplicationIPNetworkEventHook_Multi+0x32>
		SEGGER_RTT_printf(0,"Network Down!");
 800add0:	4905      	ldr	r1, [pc, #20]	@ (800ade8 <vApplicationIPNetworkEventHook_Multi+0x40>)
 800add2:	2000      	movs	r0, #0
 800add4:	f7f6 f97e 	bl	80010d4 <SEGGER_RTT_printf>
		break;
 800add8:	bf00      	nop
}
 800adda:	bf00      	nop
 800addc:	3708      	adds	r7, #8
 800adde:	46bd      	mov	sp, r7
 800ade0:	bd80      	pop	{r7, pc}
 800ade2:	bf00      	nop
 800ade4:	08019bc8 	.word	0x08019bc8
 800ade8:	08019be0 	.word	0x08019be0

0800adec <ulApplicationGetNextSequenceNumber>:
//get a random sequence number for the first packet
uint32_t ulApplicationGetNextSequenceNumber( uint32_t ulSourceAddress,
                                           uint16_t usSourcePort,
                                           uint32_t ulDestinationAddress,
                                           uint16_t usDestinationPort )
{
 800adec:	b590      	push	{r4, r7, lr}
 800adee:	b085      	sub	sp, #20
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	60f8      	str	r0, [r7, #12]
 800adf4:	607a      	str	r2, [r7, #4]
 800adf6:	461a      	mov	r2, r3
 800adf8:	460b      	mov	r3, r1
 800adfa:	817b      	strh	r3, [r7, #10]
 800adfc:	4613      	mov	r3, r2
 800adfe:	813b      	strh	r3, [r7, #8]
    return (uint32_t) rand() ^ (uint32_t) xTaskGetTickCount();
 800ae00:	f00d fb68 	bl	80184d4 <rand>
 800ae04:	4603      	mov	r3, r0
 800ae06:	461c      	mov	r4, r3
 800ae08:	f00b fb72 	bl	80164f0 <xTaskGetTickCount>
 800ae0c:	4603      	mov	r3, r0
 800ae0e:	4063      	eors	r3, r4
}
 800ae10:	4618      	mov	r0, r3
 800ae12:	3714      	adds	r7, #20
 800ae14:	46bd      	mov	sp, r7
 800ae16:	bd90      	pop	{r4, r7, pc}

0800ae18 <xCalculateSleepTime>:
 *
 * @return The maximum sleep time or ipconfigMAX_IP_TASK_SLEEP_TIME,
 *         whichever is smaller.
 */
TickType_t xCalculateSleepTime( void )
{
 800ae18:	b480      	push	{r7}
 800ae1a:	b083      	sub	sp, #12
 800ae1c:	af00      	add	r7, sp, #0
    TickType_t uxMaximumSleepTime;

    /* Start with the maximum sleep time, then check this against the remaining
     * time in any other timers that are active. */
    uxMaximumSleepTime = ipconfigMAX_IP_TASK_SLEEP_TIME;
 800ae1e:	f242 7310 	movw	r3, #10000	@ 0x2710
 800ae22:	607b      	str	r3, [r7, #4]

    #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
        if( xARPTimer.bActive != pdFALSE_UNSIGNED )
 800ae24:	4b27      	ldr	r3, [pc, #156]	@ (800aec4 <xCalculateSleepTime+0xac>)
 800ae26:	781b      	ldrb	r3, [r3, #0]
 800ae28:	f003 0301 	and.w	r3, r3, #1
 800ae2c:	b2db      	uxtb	r3, r3
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d007      	beq.n	800ae42 <xCalculateSleepTime+0x2a>
        {
            if( xARPTimer.ulRemainingTime < uxMaximumSleepTime )
 800ae32:	4b24      	ldr	r3, [pc, #144]	@ (800aec4 <xCalculateSleepTime+0xac>)
 800ae34:	68db      	ldr	r3, [r3, #12]
 800ae36:	687a      	ldr	r2, [r7, #4]
 800ae38:	429a      	cmp	r2, r3
 800ae3a:	d902      	bls.n	800ae42 <xCalculateSleepTime+0x2a>
            {
                uxMaximumSleepTime = xARPTimer.ulRemainingTime;
 800ae3c:	4b21      	ldr	r3, [pc, #132]	@ (800aec4 <xCalculateSleepTime+0xac>)
 800ae3e:	68db      	ldr	r3, [r3, #12]
 800ae40:	607b      	str	r3, [r7, #4]
        }
    #endif

    #if ( ipconfigUSE_DHCP == 1 ) || ( ipconfigUSE_RA == 1 )
    {
        const NetworkEndPoint_t * pxEndPoint = pxNetworkEndPoints;
 800ae42:	4b21      	ldr	r3, [pc, #132]	@ (800aec8 <xCalculateSleepTime+0xb0>)
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	603b      	str	r3, [r7, #0]

        while( pxEndPoint != NULL )
 800ae48:	e013      	b.n	800ae72 <xCalculateSleepTime+0x5a>
        {
            if( pxEndPoint->xDHCP_RATimer.bActive != pdFALSE_UNSIGNED )
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800ae50:	f003 0301 	and.w	r3, r3, #1
 800ae54:	b2db      	uxtb	r3, r3
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d007      	beq.n	800ae6a <xCalculateSleepTime+0x52>
            {
                if( pxEndPoint->xDHCP_RATimer.ulRemainingTime < uxMaximumSleepTime )
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae5e:	687a      	ldr	r2, [r7, #4]
 800ae60:	429a      	cmp	r2, r3
 800ae62:	d902      	bls.n	800ae6a <xCalculateSleepTime+0x52>
                {
                    uxMaximumSleepTime = pxEndPoint->xDHCP_RATimer.ulRemainingTime;
 800ae64:	683b      	ldr	r3, [r7, #0]
 800ae66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae68:	607b      	str	r3, [r7, #4]
                }
            }

            pxEndPoint = pxEndPoint->pxNext;
 800ae6a:	683b      	ldr	r3, [r7, #0]
 800ae6c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800ae70:	603b      	str	r3, [r7, #0]
        while( pxEndPoint != NULL )
 800ae72:	683b      	ldr	r3, [r7, #0]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d1e8      	bne.n	800ae4a <xCalculateSleepTime+0x32>
    }
    #endif /* ipconfigUSE_DHCP */

    #if ( ipconfigUSE_TCP == 1 )
    {
        if( xTCPTimer.bActive != pdFALSE_UNSIGNED )
 800ae78:	4b14      	ldr	r3, [pc, #80]	@ (800aecc <xCalculateSleepTime+0xb4>)
 800ae7a:	781b      	ldrb	r3, [r3, #0]
 800ae7c:	f003 0301 	and.w	r3, r3, #1
 800ae80:	b2db      	uxtb	r3, r3
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d007      	beq.n	800ae96 <xCalculateSleepTime+0x7e>
        {
            if( xTCPTimer.ulRemainingTime < uxMaximumSleepTime )
 800ae86:	4b11      	ldr	r3, [pc, #68]	@ (800aecc <xCalculateSleepTime+0xb4>)
 800ae88:	68db      	ldr	r3, [r3, #12]
 800ae8a:	687a      	ldr	r2, [r7, #4]
 800ae8c:	429a      	cmp	r2, r3
 800ae8e:	d902      	bls.n	800ae96 <xCalculateSleepTime+0x7e>
            {
                uxMaximumSleepTime = xTCPTimer.ulRemainingTime;
 800ae90:	4b0e      	ldr	r3, [pc, #56]	@ (800aecc <xCalculateSleepTime+0xb4>)
 800ae92:	68db      	ldr	r3, [r3, #12]
 800ae94:	607b      	str	r3, [r7, #4]
    }
    #endif

    #if ( ipconfigDNS_USE_CALLBACKS != 0 )
    {
        if( xDNSTimer.bActive != pdFALSE_UNSIGNED )
 800ae96:	4b0e      	ldr	r3, [pc, #56]	@ (800aed0 <xCalculateSleepTime+0xb8>)
 800ae98:	781b      	ldrb	r3, [r3, #0]
 800ae9a:	f003 0301 	and.w	r3, r3, #1
 800ae9e:	b2db      	uxtb	r3, r3
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d007      	beq.n	800aeb4 <xCalculateSleepTime+0x9c>
        {
            if( xDNSTimer.ulRemainingTime < uxMaximumSleepTime )
 800aea4:	4b0a      	ldr	r3, [pc, #40]	@ (800aed0 <xCalculateSleepTime+0xb8>)
 800aea6:	68db      	ldr	r3, [r3, #12]
 800aea8:	687a      	ldr	r2, [r7, #4]
 800aeaa:	429a      	cmp	r2, r3
 800aeac:	d902      	bls.n	800aeb4 <xCalculateSleepTime+0x9c>
            {
                uxMaximumSleepTime = xDNSTimer.ulRemainingTime;
 800aeae:	4b08      	ldr	r3, [pc, #32]	@ (800aed0 <xCalculateSleepTime+0xb8>)
 800aeb0:	68db      	ldr	r3, [r3, #12]
 800aeb2:	607b      	str	r3, [r7, #4]
            }
        }
    }
    #endif

    return uxMaximumSleepTime;
 800aeb4:	687b      	ldr	r3, [r7, #4]
}
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	370c      	adds	r7, #12
 800aeba:	46bd      	mov	sp, r7
 800aebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec0:	4770      	bx	lr
 800aec2:	bf00      	nop
 800aec4:	20002588 	.word	0x20002588
 800aec8:	200025d8 	.word	0x200025d8
 800aecc:	2000259c 	.word	0x2000259c
 800aed0:	200025b0 	.word	0x200025b0

0800aed4 <vCheckNetworkTimers>:
/* MISRA Ref 8.9.1 [File scoped variables] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-89 */
/* coverity[misra_c_2012_rule_8_9_violation] */
/* coverity[single_use] */
void vCheckNetworkTimers( void )
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b086      	sub	sp, #24
 800aed8:	af00      	add	r7, sp, #0
    NetworkInterface_t * pxInterface;

    #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
        /* Is it time for ARP processing? */
        if( prvIPTimerCheck( &xARPTimer ) != pdFALSE )
 800aeda:	484a      	ldr	r0, [pc, #296]	@ (800b004 <vCheckNetworkTimers+0x130>)
 800aedc:	f000 f922 	bl	800b124 <prvIPTimerCheck>
 800aee0:	4603      	mov	r3, r0
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d002      	beq.n	800aeec <vCheckNetworkTimers+0x18>
        {
            ( void ) xSendEventToIPTask( eARPTimerEvent );
 800aee6:	2003      	movs	r0, #3
 800aee8:	f7ff fb56 	bl	800a598 <xSendEventToIPTask>
        }

        /* Is the ARP resolution timer expired? */
        if( prvIPTimerCheck( &xARPResolutionTimer ) != pdFALSE )
 800aeec:	4846      	ldr	r0, [pc, #280]	@ (800b008 <vCheckNetworkTimers+0x134>)
 800aeee:	f000 f919 	bl	800b124 <prvIPTimerCheck>
 800aef2:	4603      	mov	r3, r0
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d00e      	beq.n	800af16 <vCheckNetworkTimers+0x42>
        {
            if( pxARPWaitingNetworkBuffer != NULL )
 800aef8:	4b44      	ldr	r3, [pc, #272]	@ (800b00c <vCheckNetworkTimers+0x138>)
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d00a      	beq.n	800af16 <vCheckNetworkTimers+0x42>
            {
                /* Disable the ARP resolution timer. */
                vIPSetARPResolutionTimerEnableState( pdFALSE );
 800af00:	2000      	movs	r0, #0
 800af02:	f000 f985 	bl	800b210 <vIPSetARPResolutionTimerEnableState>

                /* We have waited long enough for the ARP response. Now, free the network
                 * buffer. */
                vReleaseNetworkBufferAndDescriptor( pxARPWaitingNetworkBuffer );
 800af06:	4b41      	ldr	r3, [pc, #260]	@ (800b00c <vCheckNetworkTimers+0x138>)
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	4618      	mov	r0, r3
 800af0c:	f007 fd4e 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>

                /* Clear the pointer. */
                pxARPWaitingNetworkBuffer = NULL;
 800af10:	4b3e      	ldr	r3, [pc, #248]	@ (800b00c <vCheckNetworkTimers+0x138>)
 800af12:	2200      	movs	r2, #0
 800af14:	601a      	str	r2, [r3, #0]
    #endif /* if ipconfigIS_ENABLED( ipconfigUSE_IPv6 ) */

    #if ( ipconfigUSE_DHCP == 1 ) || ( ipconfigUSE_RA == 1 )
    {
        /* Is it time for DHCP processing? */
        NetworkEndPoint_t * pxEndPoint = pxNetworkEndPoints;
 800af16:	4b3e      	ldr	r3, [pc, #248]	@ (800b010 <vCheckNetworkTimers+0x13c>)
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	613b      	str	r3, [r7, #16]

        while( pxEndPoint != NULL )
 800af1c:	e016      	b.n	800af4c <vCheckNetworkTimers+0x78>
        {
            if( prvIPTimerCheck( &( pxEndPoint->xDHCP_RATimer ) ) != pdFALSE )
 800af1e:	693b      	ldr	r3, [r7, #16]
 800af20:	3348      	adds	r3, #72	@ 0x48
 800af22:	4618      	mov	r0, r3
 800af24:	f000 f8fe 	bl	800b124 <prvIPTimerCheck>
 800af28:	4603      	mov	r3, r0
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d00a      	beq.n	800af44 <vCheckNetworkTimers+0x70>
            {
                #if ( ipconfigUSE_DHCP == 1 )
                    if( END_POINT_USES_DHCP( pxEndPoint ) )
 800af2e:	693b      	ldr	r3, [r7, #16]
 800af30:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800af34:	f003 0302 	and.w	r3, r3, #2
 800af38:	b2db      	uxtb	r3, r3
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d002      	beq.n	800af44 <vCheckNetworkTimers+0x70>
                    {
                        ( void ) xSendDHCPEvent( pxEndPoint );
 800af3e:	6938      	ldr	r0, [r7, #16]
 800af40:	f000 f9c8 	bl	800b2d4 <xSendDHCPEvent>
                        vRAProcess( pdFALSE, pxEndPoint );
                    }
                #endif /* ( ipconfigUSE_RA != 0 ) */
            }

            pxEndPoint = pxEndPoint->pxNext;
 800af44:	693b      	ldr	r3, [r7, #16]
 800af46:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800af4a:	613b      	str	r3, [r7, #16]
        while( pxEndPoint != NULL )
 800af4c:	693b      	ldr	r3, [r7, #16]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d1e5      	bne.n	800af1e <vCheckNetworkTimers+0x4a>
    #endif /* ( ipconfigUSE_DHCP == 1 ) || ( ipconfigUSE_RA != 0 ) */

    #if ( ipconfigDNS_USE_CALLBACKS != 0 )
    {
        /* Is it time for DNS processing? */
        if( prvIPTimerCheck( &xDNSTimer ) != pdFALSE )
 800af52:	4830      	ldr	r0, [pc, #192]	@ (800b014 <vCheckNetworkTimers+0x140>)
 800af54:	f000 f8e6 	bl	800b124 <prvIPTimerCheck>
 800af58:	4603      	mov	r3, r0
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d002      	beq.n	800af64 <vCheckNetworkTimers+0x90>
        {
            vDNSCheckCallBack( NULL );
 800af5e:	2000      	movs	r0, #0
 800af60:	f7fe fc54 	bl	800980c <vDNSCheckCallBack>
        TickType_t xNextTime;
        BaseType_t xCheckTCPSockets;

        /* If the IP task has messages waiting to be processed then
         * it will not sleep in any case. */
        if( uxQueueMessagesWaiting( xNetworkEventQueue ) == 0U )
 800af64:	4b2c      	ldr	r3, [pc, #176]	@ (800b018 <vCheckNetworkTimers+0x144>)
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	4618      	mov	r0, r3
 800af6a:	f00a fd83 	bl	8015a74 <uxQueueMessagesWaiting>
 800af6e:	4603      	mov	r3, r0
 800af70:	2b00      	cmp	r3, #0
 800af72:	d102      	bne.n	800af7a <vCheckNetworkTimers+0xa6>
        {
            xWillSleep = pdTRUE;
 800af74:	2301      	movs	r3, #1
 800af76:	60fb      	str	r3, [r7, #12]
 800af78:	e001      	b.n	800af7e <vCheckNetworkTimers+0xaa>
        }
        else
        {
            xWillSleep = pdFALSE;
 800af7a:	2300      	movs	r3, #0
 800af7c:	60fb      	str	r3, [r7, #12]
        }

        /* Sockets need to be checked if the TCP timer has expired. */
        xCheckTCPSockets = prvIPTimerCheck( &xTCPTimer );
 800af7e:	4827      	ldr	r0, [pc, #156]	@ (800b01c <vCheckNetworkTimers+0x148>)
 800af80:	f000 f8d0 	bl	800b124 <prvIPTimerCheck>
 800af84:	60b8      	str	r0, [r7, #8]

        /* Sockets will also be checked if there are TCP messages but the
        * message queue is empty (indicated by xWillSleep being true). */
        if( xWillSleep != pdFALSE )
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d001      	beq.n	800af90 <vCheckNetworkTimers+0xbc>
        {
            xCheckTCPSockets = pdTRUE;
 800af8c:	2301      	movs	r3, #1
 800af8e:	60bb      	str	r3, [r7, #8]
        }

        if( xCheckTCPSockets != pdFALSE )
 800af90:	68bb      	ldr	r3, [r7, #8]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d007      	beq.n	800afa6 <vCheckNetworkTimers+0xd2>
        {
            /* Attend to the sockets, returning the period after which the
             * check must be repeated. */
            xNextTime = xTCPTimerCheck( xWillSleep );
 800af96:	68f8      	ldr	r0, [r7, #12]
 800af98:	f002 fc92 	bl	800d8c0 <xTCPTimerCheck>
 800af9c:	6038      	str	r0, [r7, #0]
            prvIPTimerStart( &xTCPTimer, xNextTime );
 800af9e:	6839      	ldr	r1, [r7, #0]
 800afa0:	481e      	ldr	r0, [pc, #120]	@ (800b01c <vCheckNetworkTimers+0x148>)
 800afa2:	f000 f843 	bl	800b02c <prvIPTimerStart>
        }
    }

    /* See if any socket was planned to be closed. */
    vSocketCloseNextTime( NULL );
 800afa6:	2000      	movs	r0, #0
 800afa8:	f003 fb2c 	bl	800e604 <vSocketCloseNextTime>

    /* See if any reusable socket needs to go back to 'eTCP_LISTEN' state. */
    vSocketListenNextTime( NULL );
 800afac:	2000      	movs	r0, #0
 800afae:	f003 fb45 	bl	800e63c <vSocketListenNextTime>
    #endif /* ipconfigUSE_TCP == 1 */

    /* Is it time to trigger the repeated NetworkDown events? */
    if( xAllNetworksUp == pdFALSE )
 800afb2:	4b1b      	ldr	r3, [pc, #108]	@ (800b020 <vCheckNetworkTimers+0x14c>)
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d120      	bne.n	800affc <vCheckNetworkTimers+0x128>
    {
        if( prvIPTimerCheck( &( xNetworkTimer ) ) != pdFALSE )
 800afba:	481a      	ldr	r0, [pc, #104]	@ (800b024 <vCheckNetworkTimers+0x150>)
 800afbc:	f000 f8b2 	bl	800b124 <prvIPTimerCheck>
 800afc0:	4603      	mov	r3, r0
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d01a      	beq.n	800affc <vCheckNetworkTimers+0x128>
        {
            BaseType_t xUp = pdTRUE;
 800afc6:	2301      	movs	r3, #1
 800afc8:	607b      	str	r3, [r7, #4]

            for( pxInterface = pxNetworkInterfaces; pxInterface != NULL; pxInterface = pxInterface->pxNext )
 800afca:	4b17      	ldr	r3, [pc, #92]	@ (800b028 <vCheckNetworkTimers+0x154>)
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	617b      	str	r3, [r7, #20]
 800afd0:	e00e      	b.n	800aff0 <vCheckNetworkTimers+0x11c>
            {
                if( pxInterface->bits.bInterfaceUp == pdFALSE_UNSIGNED )
 800afd2:	697b      	ldr	r3, [r7, #20]
 800afd4:	7f1b      	ldrb	r3, [r3, #28]
 800afd6:	f003 0301 	and.w	r3, r3, #1
 800afda:	b2db      	uxtb	r3, r3
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d104      	bne.n	800afea <vCheckNetworkTimers+0x116>
                {
                    xUp = pdFALSE;
 800afe0:	2300      	movs	r3, #0
 800afe2:	607b      	str	r3, [r7, #4]
                    FreeRTOS_NetworkDown( pxInterface );
 800afe4:	6978      	ldr	r0, [r7, #20]
 800afe6:	f7ff fa1f 	bl	800a428 <FreeRTOS_NetworkDown>
            for( pxInterface = pxNetworkInterfaces; pxInterface != NULL; pxInterface = pxInterface->pxNext )
 800afea:	697b      	ldr	r3, [r7, #20]
 800afec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afee:	617b      	str	r3, [r7, #20]
 800aff0:	697b      	ldr	r3, [r7, #20]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d1ed      	bne.n	800afd2 <vCheckNetworkTimers+0xfe>
                }
            }

            vSetAllNetworksUp( xUp );
 800aff6:	6878      	ldr	r0, [r7, #4]
 800aff8:	f000 f95c 	bl	800b2b4 <vSetAllNetworksUp>
        }
    }
}
 800affc:	bf00      	nop
 800affe:	3718      	adds	r7, #24
 800b000:	46bd      	mov	sp, r7
 800b002:	bd80      	pop	{r7, pc}
 800b004:	20002588 	.word	0x20002588
 800b008:	20002574 	.word	0x20002574
 800b00c:	20001258 	.word	0x20001258
 800b010:	200025d8 	.word	0x200025d8
 800b014:	200025b0 	.word	0x200025b0
 800b018:	2000125c 	.word	0x2000125c
 800b01c:	2000259c 	.word	0x2000259c
 800b020:	20002570 	.word	0x20002570
 800b024:	200025c4 	.word	0x200025c4
 800b028:	200025dc 	.word	0x200025dc

0800b02c <prvIPTimerStart>:
 *                     as expired.
 * @param[in] xTime Time to be loaded into the IP timer.
 */
static void prvIPTimerStart( IPTimer_t * pxTimer,
                             TickType_t xTime )
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b082      	sub	sp, #8
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
 800b034:	6039      	str	r1, [r7, #0]
    vTaskSetTimeOutState( &pxTimer->xTimeOut );
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	3304      	adds	r3, #4
 800b03a:	4618      	mov	r0, r3
 800b03c:	f00b fcf2 	bl	8016a24 <vTaskSetTimeOutState>
    pxTimer->ulRemainingTime = xTime;
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	683a      	ldr	r2, [r7, #0]
 800b044:	60da      	str	r2, [r3, #12]

    if( xTime == ( TickType_t ) 0 )
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d105      	bne.n	800b058 <prvIPTimerStart+0x2c>
    {
        pxTimer->bExpired = pdTRUE_UNSIGNED;
 800b04c:	687a      	ldr	r2, [r7, #4]
 800b04e:	7813      	ldrb	r3, [r2, #0]
 800b050:	f043 0302 	orr.w	r3, r3, #2
 800b054:	7013      	strb	r3, [r2, #0]
 800b056:	e004      	b.n	800b062 <prvIPTimerStart+0x36>
    }
    else
    {
        pxTimer->bExpired = pdFALSE_UNSIGNED;
 800b058:	687a      	ldr	r2, [r7, #4]
 800b05a:	7813      	ldrb	r3, [r2, #0]
 800b05c:	f023 0302 	bic.w	r3, r3, #2
 800b060:	7013      	strb	r3, [r2, #0]
    }

    pxTimer->bActive = pdTRUE_UNSIGNED;
 800b062:	687a      	ldr	r2, [r7, #4]
 800b064:	7813      	ldrb	r3, [r2, #0]
 800b066:	f043 0301 	orr.w	r3, r3, #1
 800b06a:	7013      	strb	r3, [r2, #0]
}
 800b06c:	bf00      	nop
 800b06e:	3708      	adds	r7, #8
 800b070:	46bd      	mov	sp, r7
 800b072:	bd80      	pop	{r7, pc}

0800b074 <vIPTimerStartARPResolution>:
 * @brief Start an ARP Resolution timer.
 *
 * @param[in] xTime Time to be loaded into the ARP Resolution timer.
 */
    void vIPTimerStartARPResolution( TickType_t xTime )
    {
 800b074:	b580      	push	{r7, lr}
 800b076:	b082      	sub	sp, #8
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
        prvIPTimerStart( &( xARPResolutionTimer ), xTime );
 800b07c:	6879      	ldr	r1, [r7, #4]
 800b07e:	4803      	ldr	r0, [pc, #12]	@ (800b08c <vIPTimerStartARPResolution+0x18>)
 800b080:	f7ff ffd4 	bl	800b02c <prvIPTimerStart>
    }
 800b084:	bf00      	nop
 800b086:	3708      	adds	r7, #8
 800b088:	46bd      	mov	sp, r7
 800b08a:	bd80      	pop	{r7, pc}
 800b08c:	20002574 	.word	0x20002574

0800b090 <prvIPTimerReload>:
 * @param[in] pxTimer Pointer to the IP timer.
 * @param[in] xTime Time to be reloaded into the IP timer.
 */
static void prvIPTimerReload( IPTimer_t * pxTimer,
                              TickType_t xTime )
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b082      	sub	sp, #8
 800b094:	af00      	add	r7, sp, #0
 800b096:	6078      	str	r0, [r7, #4]
 800b098:	6039      	str	r1, [r7, #0]
    pxTimer->ulReloadTime = xTime;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	683a      	ldr	r2, [r7, #0]
 800b09e:	611a      	str	r2, [r3, #16]
    prvIPTimerStart( pxTimer, xTime );
 800b0a0:	6839      	ldr	r1, [r7, #0]
 800b0a2:	6878      	ldr	r0, [r7, #4]
 800b0a4:	f7ff ffc2 	bl	800b02c <prvIPTimerStart>
}
 800b0a8:	bf00      	nop
 800b0aa:	3708      	adds	r7, #8
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	bd80      	pop	{r7, pc}

0800b0b0 <vTCPTimerReload>:
 * @brief Sets the reload time of the TCP timer and restarts it.
 *
 * @param[in] xTime Time to be reloaded into the TCP timer.
 */
    void vTCPTimerReload( TickType_t xTime )
    {
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	b082      	sub	sp, #8
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	6078      	str	r0, [r7, #4]
        prvIPTimerReload( &xTCPTimer, xTime );
 800b0b8:	6879      	ldr	r1, [r7, #4]
 800b0ba:	4803      	ldr	r0, [pc, #12]	@ (800b0c8 <vTCPTimerReload+0x18>)
 800b0bc:	f7ff ffe8 	bl	800b090 <prvIPTimerReload>
    }
 800b0c0:	bf00      	nop
 800b0c2:	3708      	adds	r7, #8
 800b0c4:	46bd      	mov	sp, r7
 800b0c6:	bd80      	pop	{r7, pc}
 800b0c8:	2000259c 	.word	0x2000259c

0800b0cc <vARPTimerReload>:
 * @brief Sets the reload time of the ARP timer and restarts it.
 *
 * @param[in] xTime Time to be reloaded into the ARP timer.
 */
    void vARPTimerReload( TickType_t xTime )
    {
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b082      	sub	sp, #8
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
        prvIPTimerReload( &xARPTimer, xTime );
 800b0d4:	6879      	ldr	r1, [r7, #4]
 800b0d6:	4803      	ldr	r0, [pc, #12]	@ (800b0e4 <vARPTimerReload+0x18>)
 800b0d8:	f7ff ffda 	bl	800b090 <prvIPTimerReload>
    }
 800b0dc:	bf00      	nop
 800b0de:	3708      	adds	r7, #8
 800b0e0:	46bd      	mov	sp, r7
 800b0e2:	bd80      	pop	{r7, pc}
 800b0e4:	20002588 	.word	0x20002588

0800b0e8 <vDHCP_RATimerReload>:
 * @param[in] uxClockTicks The number of clock-ticks after which the timer should expire.
 */

    void vDHCP_RATimerReload( NetworkEndPoint_t * pxEndPoint,
                              TickType_t uxClockTicks )
    {
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b082      	sub	sp, #8
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
 800b0f0:	6039      	str	r1, [r7, #0]
        FreeRTOS_printf( ( "vDHCP_RATimerReload: %lu\n", ( unsigned long ) uxClockTicks ) );
        prvIPTimerReload( &( pxEndPoint->xDHCP_RATimer ), uxClockTicks );
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	3348      	adds	r3, #72	@ 0x48
 800b0f6:	6839      	ldr	r1, [r7, #0]
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	f7ff ffc9 	bl	800b090 <prvIPTimerReload>
    }
 800b0fe:	bf00      	nop
 800b100:	3708      	adds	r7, #8
 800b102:	46bd      	mov	sp, r7
 800b104:	bd80      	pop	{r7, pc}
	...

0800b108 <vNetworkTimerReload>:
 * @brief Reload the Network timer.
 *
 * @param[in] xTime Time to be reloaded into the Network timer.
 */
void vNetworkTimerReload( TickType_t xTime )
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b082      	sub	sp, #8
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
    prvIPTimerReload( &xNetworkTimer, xTime );
 800b110:	6879      	ldr	r1, [r7, #4]
 800b112:	4803      	ldr	r0, [pc, #12]	@ (800b120 <vNetworkTimerReload+0x18>)
 800b114:	f7ff ffbc 	bl	800b090 <prvIPTimerReload>
}
 800b118:	bf00      	nop
 800b11a:	3708      	adds	r7, #8
 800b11c:	46bd      	mov	sp, r7
 800b11e:	bd80      	pop	{r7, pc}
 800b120:	200025c4 	.word	0x200025c4

0800b124 <prvIPTimerCheck>:
 * @param[in] pxTimer Pointer to the IP timer.
 *
 * @return If the timer is expired then pdTRUE is returned. Else pdFALSE.
 */
static BaseType_t prvIPTimerCheck( IPTimer_t * pxTimer )
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b084      	sub	sp, #16
 800b128:	af00      	add	r7, sp, #0
 800b12a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    if( pxTimer->bActive == pdFALSE_UNSIGNED )
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	781b      	ldrb	r3, [r3, #0]
 800b130:	f003 0301 	and.w	r3, r3, #1
 800b134:	b2db      	uxtb	r3, r3
 800b136:	2b00      	cmp	r3, #0
 800b138:	d102      	bne.n	800b140 <prvIPTimerCheck+0x1c>
    {
        /* The timer is not enabled. */
        xReturn = pdFALSE;
 800b13a:	2300      	movs	r3, #0
 800b13c:	60fb      	str	r3, [r7, #12]
 800b13e:	e028      	b.n	800b192 <prvIPTimerCheck+0x6e>
    }
    else
    {
        /* The timer might have set the bExpired flag already, if not, check the
         * value of xTimeOut against ulRemainingTime. */
        if( pxTimer->bExpired == pdFALSE_UNSIGNED )
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	781b      	ldrb	r3, [r3, #0]
 800b144:	f003 0302 	and.w	r3, r3, #2
 800b148:	b2db      	uxtb	r3, r3
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d10f      	bne.n	800b16e <prvIPTimerCheck+0x4a>
        {
            if( xTaskCheckForTimeOut( &( pxTimer->xTimeOut ), &( pxTimer->ulRemainingTime ) ) != pdFALSE )
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	1d1a      	adds	r2, r3, #4
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	330c      	adds	r3, #12
 800b156:	4619      	mov	r1, r3
 800b158:	4610      	mov	r0, r2
 800b15a:	f00b fca3 	bl	8016aa4 <xTaskCheckForTimeOut>
 800b15e:	4603      	mov	r3, r0
 800b160:	2b00      	cmp	r3, #0
 800b162:	d004      	beq.n	800b16e <prvIPTimerCheck+0x4a>
            {
                pxTimer->bExpired = pdTRUE_UNSIGNED;
 800b164:	687a      	ldr	r2, [r7, #4]
 800b166:	7813      	ldrb	r3, [r2, #0]
 800b168:	f043 0302 	orr.w	r3, r3, #2
 800b16c:	7013      	strb	r3, [r2, #0]
            }
        }

        if( pxTimer->bExpired != pdFALSE_UNSIGNED )
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	781b      	ldrb	r3, [r3, #0]
 800b172:	f003 0302 	and.w	r3, r3, #2
 800b176:	b2db      	uxtb	r3, r3
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d008      	beq.n	800b18e <prvIPTimerCheck+0x6a>
        {
            prvIPTimerStart( pxTimer, pxTimer->ulReloadTime );
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	691b      	ldr	r3, [r3, #16]
 800b180:	4619      	mov	r1, r3
 800b182:	6878      	ldr	r0, [r7, #4]
 800b184:	f7ff ff52 	bl	800b02c <prvIPTimerStart>
            xReturn = pdTRUE;
 800b188:	2301      	movs	r3, #1
 800b18a:	60fb      	str	r3, [r7, #12]
 800b18c:	e001      	b.n	800b192 <prvIPTimerCheck+0x6e>
        }
        else
        {
            xReturn = pdFALSE;
 800b18e:	2300      	movs	r3, #0
 800b190:	60fb      	str	r3, [r7, #12]
        }
    }

    return xReturn;
 800b192:	68fb      	ldr	r3, [r7, #12]
}
 800b194:	4618      	mov	r0, r3
 800b196:	3710      	adds	r7, #16
 800b198:	46bd      	mov	sp, r7
 800b19a:	bd80      	pop	{r7, pc}

0800b19c <vIPSetTCPTimerExpiredState>:
 * @brief Enable/disable the TCP timer.
 *
 * @param[in] xExpiredState pdTRUE - set as expired; pdFALSE - set as non-expired.
 */
    void vIPSetTCPTimerExpiredState( BaseType_t xExpiredState )
    {
 800b19c:	b480      	push	{r7}
 800b19e:	b083      	sub	sp, #12
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	6078      	str	r0, [r7, #4]
        xTCPTimer.bActive = pdTRUE_UNSIGNED;
 800b1a4:	4a0c      	ldr	r2, [pc, #48]	@ (800b1d8 <vIPSetTCPTimerExpiredState+0x3c>)
 800b1a6:	7813      	ldrb	r3, [r2, #0]
 800b1a8:	f043 0301 	orr.w	r3, r3, #1
 800b1ac:	7013      	strb	r3, [r2, #0]

        if( xExpiredState != pdFALSE )
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d005      	beq.n	800b1c0 <vIPSetTCPTimerExpiredState+0x24>
        {
            xTCPTimer.bExpired = pdTRUE_UNSIGNED;
 800b1b4:	4a08      	ldr	r2, [pc, #32]	@ (800b1d8 <vIPSetTCPTimerExpiredState+0x3c>)
 800b1b6:	7813      	ldrb	r3, [r2, #0]
 800b1b8:	f043 0302 	orr.w	r3, r3, #2
 800b1bc:	7013      	strb	r3, [r2, #0]
        }
        else
        {
            xTCPTimer.bExpired = pdFALSE_UNSIGNED;
        }
    }
 800b1be:	e004      	b.n	800b1ca <vIPSetTCPTimerExpiredState+0x2e>
            xTCPTimer.bExpired = pdFALSE_UNSIGNED;
 800b1c0:	4a05      	ldr	r2, [pc, #20]	@ (800b1d8 <vIPSetTCPTimerExpiredState+0x3c>)
 800b1c2:	7813      	ldrb	r3, [r2, #0]
 800b1c4:	f023 0302 	bic.w	r3, r3, #2
 800b1c8:	7013      	strb	r3, [r2, #0]
    }
 800b1ca:	bf00      	nop
 800b1cc:	370c      	adds	r7, #12
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d4:	4770      	bx	lr
 800b1d6:	bf00      	nop
 800b1d8:	2000259c 	.word	0x2000259c

0800b1dc <vIPSetARPTimerEnableState>:
 * @brief Enable/disable the ARP timer.
 *
 * @param[in] xEnableState pdTRUE - enable timer; pdFALSE - disable timer.
 */
    void vIPSetARPTimerEnableState( BaseType_t xEnableState )
    {
 800b1dc:	b480      	push	{r7}
 800b1de:	b083      	sub	sp, #12
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
        if( xEnableState != pdFALSE )
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d005      	beq.n	800b1f6 <vIPSetARPTimerEnableState+0x1a>
        {
            xARPTimer.bActive = pdTRUE_UNSIGNED;
 800b1ea:	4a08      	ldr	r2, [pc, #32]	@ (800b20c <vIPSetARPTimerEnableState+0x30>)
 800b1ec:	7813      	ldrb	r3, [r2, #0]
 800b1ee:	f043 0301 	orr.w	r3, r3, #1
 800b1f2:	7013      	strb	r3, [r2, #0]
        }
        else
        {
            xARPTimer.bActive = pdFALSE_UNSIGNED;
        }
    }
 800b1f4:	e004      	b.n	800b200 <vIPSetARPTimerEnableState+0x24>
            xARPTimer.bActive = pdFALSE_UNSIGNED;
 800b1f6:	4a05      	ldr	r2, [pc, #20]	@ (800b20c <vIPSetARPTimerEnableState+0x30>)
 800b1f8:	7813      	ldrb	r3, [r2, #0]
 800b1fa:	f023 0301 	bic.w	r3, r3, #1
 800b1fe:	7013      	strb	r3, [r2, #0]
    }
 800b200:	bf00      	nop
 800b202:	370c      	adds	r7, #12
 800b204:	46bd      	mov	sp, r7
 800b206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20a:	4770      	bx	lr
 800b20c:	20002588 	.word	0x20002588

0800b210 <vIPSetARPResolutionTimerEnableState>:
 * @brief Enable or disable the ARP resolution timer.
 *
 * @param[in] xEnableState pdTRUE if the timer must be enabled, pdFALSE otherwise.
 */
    void vIPSetARPResolutionTimerEnableState( BaseType_t xEnableState )
    {
 800b210:	b480      	push	{r7}
 800b212:	b083      	sub	sp, #12
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
        if( xEnableState != pdFALSE )
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d005      	beq.n	800b22a <vIPSetARPResolutionTimerEnableState+0x1a>
        {
            xARPResolutionTimer.bActive = pdTRUE_UNSIGNED;
 800b21e:	4a08      	ldr	r2, [pc, #32]	@ (800b240 <vIPSetARPResolutionTimerEnableState+0x30>)
 800b220:	7813      	ldrb	r3, [r2, #0]
 800b222:	f043 0301 	orr.w	r3, r3, #1
 800b226:	7013      	strb	r3, [r2, #0]
        }
        else
        {
            xARPResolutionTimer.bActive = pdFALSE_UNSIGNED;
        }
    }
 800b228:	e004      	b.n	800b234 <vIPSetARPResolutionTimerEnableState+0x24>
            xARPResolutionTimer.bActive = pdFALSE_UNSIGNED;
 800b22a:	4a05      	ldr	r2, [pc, #20]	@ (800b240 <vIPSetARPResolutionTimerEnableState+0x30>)
 800b22c:	7813      	ldrb	r3, [r2, #0]
 800b22e:	f023 0301 	bic.w	r3, r3, #1
 800b232:	7013      	strb	r3, [r2, #0]
    }
 800b234:	bf00      	nop
 800b236:	370c      	adds	r7, #12
 800b238:	46bd      	mov	sp, r7
 800b23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23e:	4770      	bx	lr
 800b240:	20002574 	.word	0x20002574

0800b244 <vIPSetDHCP_RATimerEnableState>:
 * @param[in] pxEndPoint The end-point that needs to acquire an IP-address.
 * @param[in] xEnableState pdTRUE if the timer must be enabled, pdFALSE otherwise.
 */
    void vIPSetDHCP_RATimerEnableState( NetworkEndPoint_t * pxEndPoint,
                                        BaseType_t xEnableState )
    {
 800b244:	b480      	push	{r7}
 800b246:	b083      	sub	sp, #12
 800b248:	af00      	add	r7, sp, #0
 800b24a:	6078      	str	r0, [r7, #4]
 800b24c:	6039      	str	r1, [r7, #0]
        FreeRTOS_printf( ( "vIPSetDHCP_RATimerEnableState: %s\n", ( xEnableState != 0 ) ? "On" : "Off" ) );

        /* 'xDHCP_RATimer' is shared between DHCP (IPv4) and RA/SLAAC (IPv6). */
        if( xEnableState != 0 )
 800b24e:	683b      	ldr	r3, [r7, #0]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d007      	beq.n	800b264 <vIPSetDHCP_RATimerEnableState+0x20>
        {
            pxEndPoint->xDHCP_RATimer.bActive = pdTRUE_UNSIGNED;
 800b254:	687a      	ldr	r2, [r7, #4]
 800b256:	f892 3048 	ldrb.w	r3, [r2, #72]	@ 0x48
 800b25a:	f043 0301 	orr.w	r3, r3, #1
 800b25e:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48
        }
        else
        {
            pxEndPoint->xDHCP_RATimer.bActive = pdFALSE_UNSIGNED;
        }
    }
 800b262:	e006      	b.n	800b272 <vIPSetDHCP_RATimerEnableState+0x2e>
            pxEndPoint->xDHCP_RATimer.bActive = pdFALSE_UNSIGNED;
 800b264:	687a      	ldr	r2, [r7, #4]
 800b266:	f892 3048 	ldrb.w	r3, [r2, #72]	@ 0x48
 800b26a:	f023 0301 	bic.w	r3, r3, #1
 800b26e:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48
    }
 800b272:	bf00      	nop
 800b274:	370c      	adds	r7, #12
 800b276:	46bd      	mov	sp, r7
 800b278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27c:	4770      	bx	lr
	...

0800b280 <vIPSetDNSTimerEnableState>:
 * @brief Enable/disable the DNS timer.
 *
 * @param[in] xEnableState pdTRUE - enable timer; pdFALSE - disable timer.
 */
    void vIPSetDNSTimerEnableState( BaseType_t xEnableState )
    {
 800b280:	b480      	push	{r7}
 800b282:	b083      	sub	sp, #12
 800b284:	af00      	add	r7, sp, #0
 800b286:	6078      	str	r0, [r7, #4]
        if( xEnableState != 0 )
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d005      	beq.n	800b29a <vIPSetDNSTimerEnableState+0x1a>
        {
            xDNSTimer.bActive = pdTRUE_UNSIGNED;
 800b28e:	4a08      	ldr	r2, [pc, #32]	@ (800b2b0 <vIPSetDNSTimerEnableState+0x30>)
 800b290:	7813      	ldrb	r3, [r2, #0]
 800b292:	f043 0301 	orr.w	r3, r3, #1
 800b296:	7013      	strb	r3, [r2, #0]
        }
        else
        {
            xDNSTimer.bActive = pdFALSE_UNSIGNED;
        }
    }
 800b298:	e004      	b.n	800b2a4 <vIPSetDNSTimerEnableState+0x24>
            xDNSTimer.bActive = pdFALSE_UNSIGNED;
 800b29a:	4a05      	ldr	r2, [pc, #20]	@ (800b2b0 <vIPSetDNSTimerEnableState+0x30>)
 800b29c:	7813      	ldrb	r3, [r2, #0]
 800b29e:	f023 0301 	bic.w	r3, r3, #1
 800b2a2:	7013      	strb	r3, [r2, #0]
    }
 800b2a4:	bf00      	nop
 800b2a6:	370c      	adds	r7, #12
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ae:	4770      	bx	lr
 800b2b0:	200025b0 	.word	0x200025b0

0800b2b4 <vSetAllNetworksUp>:
/**
 * @brief Mark whether all interfaces are up or at least one interface is down.
 *        If all interfaces are up, the 'xNetworkTimer' will not be checked.
 */
void vSetAllNetworksUp( BaseType_t xIsAllNetworksUp )
{
 800b2b4:	b480      	push	{r7}
 800b2b6:	b083      	sub	sp, #12
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
    xAllNetworksUp = xIsAllNetworksUp;
 800b2bc:	4a04      	ldr	r2, [pc, #16]	@ (800b2d0 <vSetAllNetworksUp+0x1c>)
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	6013      	str	r3, [r2, #0]
}
 800b2c2:	bf00      	nop
 800b2c4:	370c      	adds	r7, #12
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2cc:	4770      	bx	lr
 800b2ce:	bf00      	nop
 800b2d0:	20002570 	.word	0x20002570

0800b2d4 <xSendDHCPEvent>:
 * @return pdPASS or pdFAIL, depending on whether xSendEventStructToIPTask()
 *         succeeded.
 * @param pxEndPoint The end-point that needs DHCP.
 */
    BaseType_t xSendDHCPEvent( struct xNetworkEndPoint * pxEndPoint )
    {
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b086      	sub	sp, #24
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
        IPStackEvent_t xEventMessage;
        const TickType_t uxDontBlock = 0U;
 800b2dc:	2300      	movs	r3, #0
 800b2de:	617b      	str	r3, [r7, #20]

        #if ( ( ipconfigUSE_DHCPv6 == 1 ) || ( ipconfigUSE_DHCP == 1 ) )
            eDHCPState_t uxOption = eGetDHCPState( pxEndPoint );
 800b2e0:	6878      	ldr	r0, [r7, #4]
 800b2e2:	f000 fba0 	bl	800ba26 <eGetDHCPState>
 800b2e6:	4603      	mov	r3, r0
 800b2e8:	74fb      	strb	r3, [r7, #19]
        #endif

        xEventMessage.eEventType = eDHCPEvent;
 800b2ea:	2306      	movs	r3, #6
 800b2ec:	723b      	strb	r3, [r7, #8]

        /* MISRA Ref 11.6.1 [DHCP events and conversion to void] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-116 */
        /* coverity[misra_c_2012_rule_11_6_violation] */
        xEventMessage.pvData = ( void * ) pxEndPoint;
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	60fb      	str	r3, [r7, #12]
        #if ( ( ipconfigUSE_DHCPv6 == 1 ) || ( ipconfigUSE_DHCP == 1 ) )
        {
            pxEndPoint->xDHCPData.eExpectedState = uxOption;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	7cfa      	ldrb	r2, [r7, #19]
 800b2f6:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
        }
        #endif

        return xSendEventStructToIPTask( &xEventMessage, uxDontBlock );
 800b2fa:	f107 0308 	add.w	r3, r7, #8
 800b2fe:	6979      	ldr	r1, [r7, #20]
 800b300:	4618      	mov	r0, r3
 800b302:	f7ff f95f 	bl	800a5c4 <xSendEventStructToIPTask>
 800b306:	4603      	mov	r3, r0
    }
 800b308:	4618      	mov	r0, r3
 800b30a:	3718      	adds	r7, #24
 800b30c:	46bd      	mov	sp, r7
 800b30e:	bd80      	pop	{r7, pc}

0800b310 <pxDuplicateNetworkBufferWithDescriptor>:
 *
 * @return If properly duplicated, then the duplicate network buffer or else, NULL.
 */
NetworkBufferDescriptor_t * pxDuplicateNetworkBufferWithDescriptor( const NetworkBufferDescriptor_t * const pxNetworkBuffer,
                                                                    size_t uxNewLength )
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b086      	sub	sp, #24
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
 800b318:	6039      	str	r1, [r7, #0]
    NetworkBufferDescriptor_t * pxNewBuffer;
    size_t uxLengthToCopy = uxNewLength;
 800b31a:	683b      	ldr	r3, [r7, #0]
 800b31c:	617b      	str	r3, [r7, #20]

    /* This function is only used when 'ipconfigZERO_COPY_TX_DRIVER' is set to 1.
     * The transmit routine wants to have ownership of the network buffer
     * descriptor, because it will pass the buffer straight to DMA. */
    pxNewBuffer = pxGetNetworkBufferWithDescriptor( uxNewLength, ( TickType_t ) 0 );
 800b31e:	2100      	movs	r1, #0
 800b320:	6838      	ldr	r0, [r7, #0]
 800b322:	f007 fa97 	bl	8012854 <pxGetNetworkBufferWithDescriptor>
 800b326:	6138      	str	r0, [r7, #16]

    if( pxNewBuffer != NULL )
 800b328:	693b      	ldr	r3, [r7, #16]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d038      	beq.n	800b3a0 <pxDuplicateNetworkBufferWithDescriptor+0x90>
    {
        configASSERT( pxNewBuffer->pucEthernetBuffer != NULL );
 800b32e:	693b      	ldr	r3, [r7, #16]
 800b330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b332:	2b00      	cmp	r3, #0
 800b334:	d10d      	bne.n	800b352 <pxDuplicateNetworkBufferWithDescriptor+0x42>
	__asm volatile
 800b336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b33a:	b672      	cpsid	i
 800b33c:	f383 8811 	msr	BASEPRI, r3
 800b340:	f3bf 8f6f 	isb	sy
 800b344:	f3bf 8f4f 	dsb	sy
 800b348:	b662      	cpsie	i
 800b34a:	60fb      	str	r3, [r7, #12]
}
 800b34c:	bf00      	nop
 800b34e:	bf00      	nop
 800b350:	e7fd      	b.n	800b34e <pxDuplicateNetworkBufferWithDescriptor+0x3e>

        /* Get the minimum of both values to copy the data. */
        if( uxLengthToCopy > pxNetworkBuffer->xDataLength )
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b356:	697a      	ldr	r2, [r7, #20]
 800b358:	429a      	cmp	r2, r3
 800b35a:	d902      	bls.n	800b362 <pxDuplicateNetworkBufferWithDescriptor+0x52>
        {
            uxLengthToCopy = pxNetworkBuffer->xDataLength;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b360:	617b      	str	r3, [r7, #20]
        }

        /* Set the actual packet size in case a bigger buffer than requested
         * was returned. */
        pxNewBuffer->xDataLength = uxNewLength;
 800b362:	693b      	ldr	r3, [r7, #16]
 800b364:	683a      	ldr	r2, [r7, #0]
 800b366:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Copy the original packet information. */
        pxNewBuffer->xIPAddress.ulIP_IPv4 = pxNetworkBuffer->xIPAddress.ulIP_IPv4;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	695a      	ldr	r2, [r3, #20]
 800b36c:	693b      	ldr	r3, [r7, #16]
 800b36e:	615a      	str	r2, [r3, #20]
        pxNewBuffer->usPort = pxNetworkBuffer->usPort;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 800b374:	693b      	ldr	r3, [r7, #16]
 800b376:	869a      	strh	r2, [r3, #52]	@ 0x34
        pxNewBuffer->usBoundPort = pxNetworkBuffer->usBoundPort;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	8eda      	ldrh	r2, [r3, #54]	@ 0x36
 800b37c:	693b      	ldr	r3, [r7, #16]
 800b37e:	86da      	strh	r2, [r3, #54]	@ 0x36
        pxNewBuffer->pxInterface = pxNetworkBuffer->pxInterface;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b384:	693b      	ldr	r3, [r7, #16]
 800b386:	62da      	str	r2, [r3, #44]	@ 0x2c
        pxNewBuffer->pxEndPoint = pxNetworkBuffer->pxEndPoint;
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b38c:	693b      	ldr	r3, [r7, #16]
 800b38e:	631a      	str	r2, [r3, #48]	@ 0x30
        ( void ) memcpy( pxNewBuffer->pucEthernetBuffer, pxNetworkBuffer->pucEthernetBuffer, uxLengthToCopy );
 800b390:	693b      	ldr	r3, [r7, #16]
 800b392:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b398:	697a      	ldr	r2, [r7, #20]
 800b39a:	4619      	mov	r1, r3
 800b39c:	f00d fc1d 	bl	8018bda <memcpy>
                ( void ) memcpy( pxNewBuffer->xIPAddress.xIP_IPv6.ucBytes, pxNetworkBuffer->xIPAddress.xIP_IPv6.ucBytes, ipSIZE_OF_IPv6_ADDRESS );
            }
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */
    }

    return pxNewBuffer;
 800b3a0:	693b      	ldr	r3, [r7, #16]
}
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	3718      	adds	r7, #24
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	bd80      	pop	{r7, pc}

0800b3aa <prvPacketBuffer_to_NetworkBuffer>:
 *
 * @return The network buffer descriptor if the alignment is correct. Else a NULL is returned.
 */
static NetworkBufferDescriptor_t * prvPacketBuffer_to_NetworkBuffer( const void * pvBuffer,
                                                                     size_t uxOffset )
{
 800b3aa:	b580      	push	{r7, lr}
 800b3ac:	b084      	sub	sp, #16
 800b3ae:	af00      	add	r7, sp, #0
 800b3b0:	6078      	str	r0, [r7, #4]
 800b3b2:	6039      	str	r1, [r7, #0]
    uintptr_t uxBuffer;
    NetworkBufferDescriptor_t * pxResult;

    if( pvBuffer == NULL )
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d102      	bne.n	800b3c0 <prvPacketBuffer_to_NetworkBuffer+0x16>
    {
        pxResult = NULL;
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	60fb      	str	r3, [r7, #12]
 800b3be:	e013      	b.n	800b3e8 <prvPacketBuffer_to_NetworkBuffer+0x3e>
        /* Obtain the network buffer from the zero copy pointer. */

        /* MISRA Ref 11.6.2 [Pointer arithmetic and hidden pointer] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-116 */
        /* coverity[misra_c_2012_rule_11_6_violation] */
        uxBuffer = void_ptr_to_uintptr( pvBuffer );
 800b3c0:	6878      	ldr	r0, [r7, #4]
 800b3c2:	f000 f816 	bl	800b3f2 <void_ptr_to_uintptr>
 800b3c6:	60b8      	str	r0, [r7, #8]

        /* The input here is a pointer to a packet buffer plus some offset.  Subtract
         * this offset, and also the size of the header in the network buffer, usually
         * 8 + 2 bytes. */
        uxBuffer -= ( uxOffset + ipBUFFER_PADDING );
 800b3c8:	68ba      	ldr	r2, [r7, #8]
 800b3ca:	683b      	ldr	r3, [r7, #0]
 800b3cc:	1ad3      	subs	r3, r2, r3
 800b3ce:	3b22      	subs	r3, #34	@ 0x22
 800b3d0:	60bb      	str	r3, [r7, #8]

        /* Here a pointer was placed to the network descriptor.  As a
         * pointer is dereferenced, make sure it is well aligned. */
        if( ( uxBuffer & ( ( ( uintptr_t ) sizeof( uxBuffer ) ) - 1U ) ) == ( uintptr_t ) 0U )
 800b3d2:	68bb      	ldr	r3, [r7, #8]
 800b3d4:	f003 0303 	and.w	r3, r3, #3
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d103      	bne.n	800b3e4 <prvPacketBuffer_to_NetworkBuffer+0x3a>
        {
            /* MISRA Ref 11.4.2 [Validation of pointer alignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
            /* coverity[misra_c_2012_rule_11_4_violation] */
            pxResult = *( ( NetworkBufferDescriptor_t ** ) uxBuffer );
 800b3dc:	68bb      	ldr	r3, [r7, #8]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	60fb      	str	r3, [r7, #12]
 800b3e2:	e001      	b.n	800b3e8 <prvPacketBuffer_to_NetworkBuffer+0x3e>
        }
        else
        {
            pxResult = NULL;
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	60fb      	str	r3, [r7, #12]
        }
    }

    return pxResult;
 800b3e8:	68fb      	ldr	r3, [r7, #12]
}
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	3710      	adds	r7, #16
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	bd80      	pop	{r7, pc}

0800b3f2 <void_ptr_to_uintptr>:
 *        using a union as defined here above.
 * @param[in] pvPointer A void pointer to be converted.
 * @return The value of the void pointer as an unsigned number.
 */
static uintptr_t void_ptr_to_uintptr( const void * pvPointer )
{
 800b3f2:	b480      	push	{r7}
 800b3f4:	b085      	sub	sp, #20
 800b3f6:	af00      	add	r7, sp, #0
 800b3f8:	6078      	str	r0, [r7, #4]
    /* The type 'uintptr_t' has the same size as a pointer.
     * Therefore, it is safe to use a union to convert it. */
    union uIntPtr intPtr;

    intPtr.pvPtr = pvPointer;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	60fb      	str	r3, [r7, #12]
    return intPtr.uxPtr;
 800b3fe:	68fb      	ldr	r3, [r7, #12]
}
 800b400:	4618      	mov	r0, r3
 800b402:	3714      	adds	r7, #20
 800b404:	46bd      	mov	sp, r7
 800b406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40a:	4770      	bx	lr

0800b40c <pxPacketBuffer_to_NetworkBuffer>:
 * @param[in] pvBuffer Pointer to the packet buffer.
 *
 * @return The network buffer if the alignment is correct. Else a NULL is returned.
 */
    NetworkBufferDescriptor_t * pxPacketBuffer_to_NetworkBuffer( const void * pvBuffer )
    {
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b082      	sub	sp, #8
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]
        return prvPacketBuffer_to_NetworkBuffer( pvBuffer, 0U );
 800b414:	2100      	movs	r1, #0
 800b416:	6878      	ldr	r0, [r7, #4]
 800b418:	f7ff ffc7 	bl	800b3aa <prvPacketBuffer_to_NetworkBuffer>
 800b41c:	4603      	mov	r3, r0
    }
 800b41e:	4618      	mov	r0, r3
 800b420:	3708      	adds	r7, #8
 800b422:	46bd      	mov	sp, r7
 800b424:	bd80      	pop	{r7, pc}

0800b426 <pxUDPPayloadBuffer_to_NetworkBuffer>:
 * @param[in] pvBuffer Pointer to the UDP payload buffer.
 *
 * @return The network buffer if the alignment is correct. Else a NULL is returned.
 */
NetworkBufferDescriptor_t * pxUDPPayloadBuffer_to_NetworkBuffer( const void * pvBuffer )
{
 800b426:	b580      	push	{r7, lr}
 800b428:	b088      	sub	sp, #32
 800b42a:	af00      	add	r7, sp, #0
 800b42c:	6078      	str	r0, [r7, #4]
    NetworkBufferDescriptor_t * pxResult;

    if( pvBuffer == NULL )
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d102      	bne.n	800b43a <pxUDPPayloadBuffer_to_NetworkBuffer+0x14>
    {
        pxResult = NULL;
 800b434:	2300      	movs	r3, #0
 800b436:	61fb      	str	r3, [r7, #28]
 800b438:	e034      	b.n	800b4a4 <pxUDPPayloadBuffer_to_NetworkBuffer+0x7e>
        const uint8_t * pucIPType;
        uint8_t ucIPType;

        /* When IPv6 is supported, find out the type of the packet.
         * It is stored 48 bytes before the payload buffer as 0x40 or 0x60. */
        uxTypeOffset = void_ptr_to_uintptr( pvBuffer );
 800b43a:	6878      	ldr	r0, [r7, #4]
 800b43c:	f7ff ffd9 	bl	800b3f2 <void_ptr_to_uintptr>
 800b440:	6178      	str	r0, [r7, #20]
        uxTypeOffset -= ipUDP_PAYLOAD_IP_TYPE_OFFSET;
 800b442:	697b      	ldr	r3, [r7, #20]
 800b444:	3b30      	subs	r3, #48	@ 0x30
 800b446:	617b      	str	r3, [r7, #20]
        /* MISRA Ref 11.4.3 [Casting pointer to int for verification] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
        /* coverity[misra_c_2012_rule_11_4_violation] */
        pucIPType = ( const uint8_t * ) uxTypeOffset;
 800b448:	697b      	ldr	r3, [r7, #20]
 800b44a:	613b      	str	r3, [r7, #16]

        /* For an IPv4 packet, pucIPType points to 6 bytes before the pucEthernetBuffer,
         * for a IPv6 packet, pucIPType will point to the first byte of the IP-header: 'ucVersionTrafficClass'. */
        ucIPType = pucIPType[ 0 ] & 0xf0U;
 800b44c:	693b      	ldr	r3, [r7, #16]
 800b44e:	781b      	ldrb	r3, [r3, #0]
 800b450:	f023 030f 	bic.w	r3, r3, #15
 800b454:	73fb      	strb	r3, [r7, #15]

        /* To help the translation from a UDP payload pointer to a networkBuffer,
         * a byte was stored at a certain negative offset (-48 bytes).
         * It must have a value of either 0x4x or 0x6x. */
        configASSERT( ( ucIPType == ipTYPE_IPv4 ) || ( ucIPType == ipTYPE_IPv6 ) );
 800b456:	7bfb      	ldrb	r3, [r7, #15]
 800b458:	2b40      	cmp	r3, #64	@ 0x40
 800b45a:	d002      	beq.n	800b462 <pxUDPPayloadBuffer_to_NetworkBuffer+0x3c>
 800b45c:	7bfb      	ldrb	r3, [r7, #15]
 800b45e:	2b60      	cmp	r3, #96	@ 0x60
 800b460:	d101      	bne.n	800b466 <pxUDPPayloadBuffer_to_NetworkBuffer+0x40>
 800b462:	2301      	movs	r3, #1
 800b464:	e000      	b.n	800b468 <pxUDPPayloadBuffer_to_NetworkBuffer+0x42>
 800b466:	2300      	movs	r3, #0
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d10d      	bne.n	800b488 <pxUDPPayloadBuffer_to_NetworkBuffer+0x62>
	__asm volatile
 800b46c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b470:	b672      	cpsid	i
 800b472:	f383 8811 	msr	BASEPRI, r3
 800b476:	f3bf 8f6f 	isb	sy
 800b47a:	f3bf 8f4f 	dsb	sy
 800b47e:	b662      	cpsie	i
 800b480:	60bb      	str	r3, [r7, #8]
}
 800b482:	bf00      	nop
 800b484:	bf00      	nop
 800b486:	e7fd      	b.n	800b484 <pxUDPPayloadBuffer_to_NetworkBuffer+0x5e>

        switch( ucIPType ) /* LCOV_EXCL_BR_LINE */
 800b488:	7bfb      	ldrb	r3, [r7, #15]
 800b48a:	2b40      	cmp	r3, #64	@ 0x40
 800b48c:	d102      	bne.n	800b494 <pxUDPPayloadBuffer_to_NetworkBuffer+0x6e>
                    break;
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            #if ( ipconfigUSE_IPv4 != 0 )
                case ipTYPE_IPv4:
                    uxOffset = sizeof( UDPPacket_t );
 800b48e:	232a      	movs	r3, #42	@ 0x2a
 800b490:	61bb      	str	r3, [r7, #24]
                    break;
 800b492:	e002      	b.n	800b49a <pxUDPPayloadBuffer_to_NetworkBuffer+0x74>
            #endif /* ( ipconfigUSE_IPv4 != 0 ) */

            default:
                FreeRTOS_debug_printf( ( "pxUDPPayloadBuffer_to_NetworkBuffer: Undefined ucIPType \n" ) );
                uxOffset = sizeof( UDPPacket_t );
 800b494:	232a      	movs	r3, #42	@ 0x2a
 800b496:	61bb      	str	r3, [r7, #24]
                break;
 800b498:	bf00      	nop
        }

        pxResult = prvPacketBuffer_to_NetworkBuffer( pvBuffer, uxOffset );
 800b49a:	69b9      	ldr	r1, [r7, #24]
 800b49c:	6878      	ldr	r0, [r7, #4]
 800b49e:	f7ff ff84 	bl	800b3aa <prvPacketBuffer_to_NetworkBuffer>
 800b4a2:	61f8      	str	r0, [r7, #28]
    }

    return pxResult;
 800b4a4:	69fb      	ldr	r3, [r7, #28]
}
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	3720      	adds	r7, #32
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	bd80      	pop	{r7, pc}

0800b4ae <xIsCallingFromIPTask>:
 *
 * @note Very important: the IP-task is not allowed to call its own API's,
 *        because it would easily get into a dead-lock.
 */
BaseType_t xIsCallingFromIPTask( void )
{
 800b4ae:	b580      	push	{r7, lr}
 800b4b0:	b084      	sub	sp, #16
 800b4b2:	af00      	add	r7, sp, #0
    BaseType_t xReturn;
    const struct tskTaskControlBlock * const xCurrentHandle = xTaskGetCurrentTaskHandle();
 800b4b4:	f00b fc48 	bl	8016d48 <xTaskGetCurrentTaskHandle>
 800b4b8:	60b8      	str	r0, [r7, #8]
    const struct tskTaskControlBlock * const xCurrentIPTaskHandle = FreeRTOS_GetIPTaskHandle();
 800b4ba:	f7fe ff67 	bl	800a38c <FreeRTOS_GetIPTaskHandle>
 800b4be:	6078      	str	r0, [r7, #4]

    if( xCurrentHandle == xCurrentIPTaskHandle )
 800b4c0:	68ba      	ldr	r2, [r7, #8]
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	429a      	cmp	r2, r3
 800b4c6:	d102      	bne.n	800b4ce <xIsCallingFromIPTask+0x20>
    {
        xReturn = pdTRUE;
 800b4c8:	2301      	movs	r3, #1
 800b4ca:	60fb      	str	r3, [r7, #12]
 800b4cc:	e001      	b.n	800b4d2 <xIsCallingFromIPTask+0x24>
    }
    else
    {
        xReturn = pdFALSE;
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	60fb      	str	r3, [r7, #12]
    }

    return xReturn;
 800b4d2:	68fb      	ldr	r3, [r7, #12]
}
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	3710      	adds	r7, #16
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	bd80      	pop	{r7, pc}

0800b4dc <prvProcessNetworkDownEvent>:
/* MISRA Ref 8.9.1 [File scoped variables] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-89 */
/* coverity[misra_c_2012_rule_8_9_violation] */
/* coverity[single_use] */
void prvProcessNetworkDownEvent( struct xNetworkInterface * pxInterface )
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b086      	sub	sp, #24
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
    NetworkEndPoint_t * pxEndPoint;

    configASSERT( pxInterface != NULL );
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d10d      	bne.n	800b506 <prvProcessNetworkDownEvent+0x2a>
	__asm volatile
 800b4ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4ee:	b672      	cpsid	i
 800b4f0:	f383 8811 	msr	BASEPRI, r3
 800b4f4:	f3bf 8f6f 	isb	sy
 800b4f8:	f3bf 8f4f 	dsb	sy
 800b4fc:	b662      	cpsie	i
 800b4fe:	613b      	str	r3, [r7, #16]
}
 800b500:	bf00      	nop
 800b502:	bf00      	nop
 800b504:	e7fd      	b.n	800b502 <prvProcessNetworkDownEvent+0x26>
    configASSERT( pxInterface->pfInitialise != NULL );
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	689b      	ldr	r3, [r3, #8]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d10d      	bne.n	800b52a <prvProcessNetworkDownEvent+0x4e>
	__asm volatile
 800b50e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b512:	b672      	cpsid	i
 800b514:	f383 8811 	msr	BASEPRI, r3
 800b518:	f3bf 8f6f 	isb	sy
 800b51c:	f3bf 8f4f 	dsb	sy
 800b520:	b662      	cpsie	i
 800b522:	60fb      	str	r3, [r7, #12]
}
 800b524:	bf00      	nop
 800b526:	bf00      	nop
 800b528:	e7fd      	b.n	800b526 <prvProcessNetworkDownEvent+0x4a>
    /* Stop the Address Resolution timer while there is no network. */
    #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
        vIPSetARPTimerEnableState( pdFALSE );
 800b52a:	2000      	movs	r0, #0
 800b52c:	f7ff fe56 	bl	800b1dc <vIPSetARPTimerEnableState>

    /* The first network down event is generated by the IP stack itself to
     * initialise the network hardware, so do not call the network down event
     * the first time through. */

    for( pxEndPoint = FreeRTOS_FirstEndPoint( pxInterface );
 800b530:	6878      	ldr	r0, [r7, #4]
 800b532:	f000 fe7d 	bl	800c230 <FreeRTOS_FirstEndPoint>
 800b536:	6178      	str	r0, [r7, #20]
 800b538:	e02d      	b.n	800b596 <prvProcessNetworkDownEvent+0xba>
         pxEndPoint != NULL;
         pxEndPoint = FreeRTOS_NextEndPoint( pxInterface, pxEndPoint ) )
    {
        /* The bit 'bEndPointUp' stays low until vIPNetworkUpCalls() is called. */
        pxEndPoint->bits.bEndPointUp = pdFALSE_UNSIGNED;
 800b53a:	697a      	ldr	r2, [r7, #20]
 800b53c:	f892 3040 	ldrb.w	r3, [r2, #64]	@ 0x40
 800b540:	f023 0320 	bic.w	r3, r3, #32
 800b544:	f882 3040 	strb.w	r3, [r2, #64]	@ 0x40
            #endif
        }

        #if ( ipconfigUSE_NETWORK_EVENT_HOOK == 1 )
        {
            if( pxEndPoint->bits.bCallDownHook != pdFALSE_UNSIGNED )
 800b548:	697b      	ldr	r3, [r7, #20]
 800b54a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b54e:	f003 0310 	and.w	r3, r3, #16
 800b552:	b2db      	uxtb	r3, r3
 800b554:	2b00      	cmp	r3, #0
 800b556:	d004      	beq.n	800b562 <prvProcessNetworkDownEvent+0x86>
                {
                    vApplicationIPNetworkEventHook( eNetworkDown );
                }
                #else
                {
                    vApplicationIPNetworkEventHook_Multi( eNetworkDown, pxEndPoint );
 800b558:	6979      	ldr	r1, [r7, #20]
 800b55a:	2001      	movs	r0, #1
 800b55c:	f7ff fc24 	bl	800ada8 <vApplicationIPNetworkEventHook_Multi>
 800b560:	e006      	b.n	800b570 <prvProcessNetworkDownEvent+0x94>
                #endif
            }
            else
            {
                /* The next time NetworkEventHook will be called for this end-point. */
                pxEndPoint->bits.bCallDownHook = pdTRUE_UNSIGNED;
 800b562:	697a      	ldr	r2, [r7, #20]
 800b564:	f892 3040 	ldrb.w	r3, [r2, #64]	@ 0x40
 800b568:	f043 0310 	orr.w	r3, r3, #16
 800b56c:	f882 3040 	strb.w	r3, [r2, #64]	@ 0x40
        #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )

            /* Per the ARP Cache Validation section of https://tools.ietf.org/html/rfc1122
             * treat network down as a "delivery problem" and flush the ARP cache for this
             * interface. */
            FreeRTOS_ClearARP( pxEndPoint );
 800b570:	6978      	ldr	r0, [r7, #20]
 800b572:	f7fc fe05 	bl	8008180 <FreeRTOS_ClearARP>
        #if ipconfigIS_ENABLED( ipconfigUSE_IPv6 )
            FreeRTOS_ClearND( pxEndPoint );
        #endif

        #if ( ipconfigUSE_DHCP == 1 )
            if( END_POINT_USES_DHCP( pxEndPoint ) )
 800b576:	697b      	ldr	r3, [r7, #20]
 800b578:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b57c:	f003 0302 	and.w	r3, r3, #2
 800b580:	b2db      	uxtb	r3, r3
 800b582:	2b00      	cmp	r3, #0
 800b584:	d002      	beq.n	800b58c <prvProcessNetworkDownEvent+0xb0>
                    }
                    else
                #endif /* (( ipconfigUSE_DHCPv6 != 0 ) && ( ipconfigUSE_IPv6 != 0 )) */
                {
                    /* Stop the DHCP process for this end-point. */
                    vDHCPStop( pxEndPoint );
 800b586:	6978      	ldr	r0, [r7, #20]
 800b588:	f7fc ff36 	bl	80083f8 <vDHCPStop>
         pxEndPoint = FreeRTOS_NextEndPoint( pxInterface, pxEndPoint ) )
 800b58c:	6979      	ldr	r1, [r7, #20]
 800b58e:	6878      	ldr	r0, [r7, #4]
 800b590:	f000 fe96 	bl	800c2c0 <FreeRTOS_NextEndPoint>
 800b594:	6178      	str	r0, [r7, #20]
         pxEndPoint != NULL;
 800b596:	697b      	ldr	r3, [r7, #20]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d1ce      	bne.n	800b53a <prvProcessNetworkDownEvent+0x5e>

    /* The network has been disconnected (or is being initialised for the first
     * time).  Perform whatever hardware processing is necessary to bring it up
     * again, or wait for it to be available again.  This is hardware dependent. */

    if( pxInterface->pfInitialise( pxInterface ) == pdPASS )
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	689b      	ldr	r3, [r3, #8]
 800b5a0:	6878      	ldr	r0, [r7, #4]
 800b5a2:	4798      	blx	r3
 800b5a4:	4603      	mov	r3, r0
 800b5a6:	2b01      	cmp	r3, #1
 800b5a8:	d133      	bne.n	800b612 <prvProcessNetworkDownEvent+0x136>
    {
        pxInterface->bits.bInterfaceUp = pdTRUE_UNSIGNED;
 800b5aa:	687a      	ldr	r2, [r7, #4]
 800b5ac:	7f13      	ldrb	r3, [r2, #28]
 800b5ae:	f043 0301 	orr.w	r3, r3, #1
 800b5b2:	7713      	strb	r3, [r2, #28]
        /* Set remaining time to 0 so it will become active immediately. */

        /* The network is not up until DHCP has completed.
         * Start it now for all associated end-points. */

        for( pxEndPoint = FreeRTOS_FirstEndPoint( pxInterface );
 800b5b4:	6878      	ldr	r0, [r7, #4]
 800b5b6:	f000 fe3b 	bl	800c230 <FreeRTOS_FirstEndPoint>
 800b5ba:	6178      	str	r0, [r7, #20]
 800b5bc:	e025      	b.n	800b60a <prvProcessNetworkDownEvent+0x12e>
             pxEndPoint != NULL;
             pxEndPoint = FreeRTOS_NextEndPoint( pxInterface, pxEndPoint ) )
        {
            #if ( ipconfigUSE_DHCP == 1 )
                if( END_POINT_USES_DHCP( pxEndPoint ) )
 800b5be:	697b      	ldr	r3, [r7, #20]
 800b5c0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b5c4:	f003 0302 	and.w	r3, r3, #2
 800b5c8:	b2db      	uxtb	r3, r3
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d004      	beq.n	800b5d8 <prvProcessNetworkDownEvent+0xfc>
                        }
                        else
                    #endif /* (( ipconfigUSE_DHCPv6 != 0 ) && ( ipconfigUSE_IPv6 != 0 )) */
                    {
                        /* Reset the DHCP process for this end-point. */
                        vDHCPProcess( pdTRUE, pxEndPoint );
 800b5ce:	6979      	ldr	r1, [r7, #20]
 800b5d0:	2001      	movs	r0, #1
 800b5d2:	f7fc fe2f 	bl	8008234 <vDHCPProcess>
 800b5d6:	e013      	b.n	800b600 <prvProcessNetworkDownEvent+0x124>
                }
                else
            #endif /* ( (ipconfigUSE_RA != 0) && ( ipconfigUSE_IPv6 != 0 )) */

            {
                switch( pxEndPoint->bits.bIPv6 ) /* LCOV_EXCL_BR_LINE */
 800b5d8:	697b      	ldr	r3, [r7, #20]
 800b5da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b5de:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800b5e2:	b2db      	uxtb	r3, r3
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d107      	bne.n	800b5f8 <prvProcessNetworkDownEvent+0x11c>
                {
                    #if ( ipconfigUSE_IPv4 != 0 )
                        case pdFALSE_UNSIGNED:
                            ( void ) memcpy( &( pxEndPoint->ipv4_settings ), &( pxEndPoint->ipv4_defaults ), sizeof( pxEndPoint->ipv4_settings ) );
 800b5e8:	6978      	ldr	r0, [r7, #20]
 800b5ea:	697b      	ldr	r3, [r7, #20]
 800b5ec:	331c      	adds	r3, #28
 800b5ee:	221c      	movs	r2, #28
 800b5f0:	4619      	mov	r1, r3
 800b5f2:	f00d faf2 	bl	8018bda <memcpy>
                            break;
 800b5f6:	e000      	b.n	800b5fa <prvProcessNetworkDownEvent+0x11e>
                            break;
                    #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                    default:
                        /* MISRA 16.4 Compliance */
                        break;
 800b5f8:	bf00      	nop
                }

                /* DHCP or Router Advertisement are not enabled for this end-point.
                 * Perform any necessary 'network up' processing. */
                vIPNetworkUpCalls( pxEndPoint );
 800b5fa:	6978      	ldr	r0, [r7, #20]
 800b5fc:	f7fe fed2 	bl	800a3a4 <vIPNetworkUpCalls>
             pxEndPoint = FreeRTOS_NextEndPoint( pxInterface, pxEndPoint ) )
 800b600:	6979      	ldr	r1, [r7, #20]
 800b602:	6878      	ldr	r0, [r7, #4]
 800b604:	f000 fe5c 	bl	800c2c0 <FreeRTOS_NextEndPoint>
 800b608:	6178      	str	r0, [r7, #20]
             pxEndPoint != NULL;
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d1d6      	bne.n	800b5be <prvProcessNetworkDownEvent+0xe2>
        vSetAllNetworksUp( pdFALSE );

        /* Nothing else to do. When the 'xNetworkTimer' expires, all interfaces
         * with bits.bInterfaceUp cleared will get a new 'eNetworkDownEvent' */
    }
}
 800b610:	e002      	b.n	800b618 <prvProcessNetworkDownEvent+0x13c>
        vSetAllNetworksUp( pdFALSE );
 800b612:	2000      	movs	r0, #0
 800b614:	f7ff fe4e 	bl	800b2b4 <vSetAllNetworksUp>
}
 800b618:	bf00      	nop
 800b61a:	3718      	adds	r7, #24
 800b61c:	46bd      	mov	sp, r7
 800b61e:	bd80      	pop	{r7, pc}

0800b620 <vPreCheckConfigs>:
/**
 * @brief Check the values of configuration options and assert on it. Also verify that the IP-task
 *        has not already been initialized.
 */
void vPreCheckConfigs( void )
{
 800b620:	b580      	push	{r7, lr}
 800b622:	b08c      	sub	sp, #48	@ 0x30
 800b624:	af00      	add	r7, sp, #0
    /* This function should only be called once. */
    configASSERT( xIPIsNetworkTaskReady() == pdFALSE );
 800b626:	f7ff fb23 	bl	800ac70 <xIPIsNetworkTaskReady>
 800b62a:	4603      	mov	r3, r0
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d00d      	beq.n	800b64c <vPreCheckConfigs+0x2c>
	__asm volatile
 800b630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b634:	b672      	cpsid	i
 800b636:	f383 8811 	msr	BASEPRI, r3
 800b63a:	f3bf 8f6f 	isb	sy
 800b63e:	f3bf 8f4f 	dsb	sy
 800b642:	b662      	cpsie	i
 800b644:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b646:	bf00      	nop
 800b648:	bf00      	nop
 800b64a:	e7fd      	b.n	800b648 <vPreCheckConfigs+0x28>
    configASSERT( xNetworkEventQueue == NULL );
 800b64c:	4b58      	ldr	r3, [pc, #352]	@ (800b7b0 <vPreCheckConfigs+0x190>)
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d00d      	beq.n	800b670 <vPreCheckConfigs+0x50>
	__asm volatile
 800b654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b658:	b672      	cpsid	i
 800b65a:	f383 8811 	msr	BASEPRI, r3
 800b65e:	f3bf 8f6f 	isb	sy
 800b662:	f3bf 8f4f 	dsb	sy
 800b666:	b662      	cpsie	i
 800b668:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b66a:	bf00      	nop
 800b66c:	bf00      	nop
 800b66e:	e7fd      	b.n	800b66c <vPreCheckConfigs+0x4c>
    configASSERT( FreeRTOS_GetIPTaskHandle() == NULL );
 800b670:	f7fe fe8c 	bl	800a38c <FreeRTOS_GetIPTaskHandle>
 800b674:	4603      	mov	r3, r0
 800b676:	2b00      	cmp	r3, #0
 800b678:	d00d      	beq.n	800b696 <vPreCheckConfigs+0x76>
	__asm volatile
 800b67a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b67e:	b672      	cpsid	i
 800b680:	f383 8811 	msr	BASEPRI, r3
 800b684:	f3bf 8f6f 	isb	sy
 800b688:	f3bf 8f4f 	dsb	sy
 800b68c:	b662      	cpsie	i
 800b68e:	623b      	str	r3, [r7, #32]
}
 800b690:	bf00      	nop
 800b692:	bf00      	nop
 800b694:	e7fd      	b.n	800b692 <vPreCheckConfigs+0x72>
             */
            configASSERT( ( ( ( ipSIZE_OF_ETH_HEADER ) + ( ipBUFFER_PADDING ) ) % 4U ) == 0U );
        #endif /* if ( ipconfigSUPPRESS_BUFFER_PADDING_CHECK == 0 ) */

        /* LCOV_EXCL_BR_START */
        uxSize = ipconfigNETWORK_MTU;
 800b696:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800b69a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Check if MTU is big enough. */
        configASSERT( uxSize >= ( ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER + ipconfigTCP_MSS ) );
 800b69c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b69e:	f240 52db 	movw	r2, #1499	@ 0x5db
 800b6a2:	4293      	cmp	r3, r2
 800b6a4:	d80d      	bhi.n	800b6c2 <vPreCheckConfigs+0xa2>
	__asm volatile
 800b6a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6aa:	b672      	cpsid	i
 800b6ac:	f383 8811 	msr	BASEPRI, r3
 800b6b0:	f3bf 8f6f 	isb	sy
 800b6b4:	f3bf 8f4f 	dsb	sy
 800b6b8:	b662      	cpsie	i
 800b6ba:	61fb      	str	r3, [r7, #28]
}
 800b6bc:	bf00      	nop
 800b6be:	bf00      	nop
 800b6c0:	e7fd      	b.n	800b6be <vPreCheckConfigs+0x9e>

        uxSize = sizeof( EthernetHeader_t );
 800b6c2:	230e      	movs	r3, #14
 800b6c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Check structure packing is correct. */
        configASSERT( uxSize == ipEXPECTED_EthernetHeader_t_SIZE );
 800b6c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6c8:	2b0e      	cmp	r3, #14
 800b6ca:	d00d      	beq.n	800b6e8 <vPreCheckConfigs+0xc8>
	__asm volatile
 800b6cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6d0:	b672      	cpsid	i
 800b6d2:	f383 8811 	msr	BASEPRI, r3
 800b6d6:	f3bf 8f6f 	isb	sy
 800b6da:	f3bf 8f4f 	dsb	sy
 800b6de:	b662      	cpsie	i
 800b6e0:	61bb      	str	r3, [r7, #24]
}
 800b6e2:	bf00      	nop
 800b6e4:	bf00      	nop
 800b6e6:	e7fd      	b.n	800b6e4 <vPreCheckConfigs+0xc4>

        uxSize = sizeof( ARPHeader_t );
 800b6e8:	231c      	movs	r3, #28
 800b6ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        configASSERT( uxSize == ipEXPECTED_ARPHeader_t_SIZE );
 800b6ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6ee:	2b1c      	cmp	r3, #28
 800b6f0:	d00d      	beq.n	800b70e <vPreCheckConfigs+0xee>
	__asm volatile
 800b6f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6f6:	b672      	cpsid	i
 800b6f8:	f383 8811 	msr	BASEPRI, r3
 800b6fc:	f3bf 8f6f 	isb	sy
 800b700:	f3bf 8f4f 	dsb	sy
 800b704:	b662      	cpsie	i
 800b706:	617b      	str	r3, [r7, #20]
}
 800b708:	bf00      	nop
 800b70a:	bf00      	nop
 800b70c:	e7fd      	b.n	800b70a <vPreCheckConfigs+0xea>

        uxSize = sizeof( IPHeader_t );
 800b70e:	2314      	movs	r3, #20
 800b710:	62fb      	str	r3, [r7, #44]	@ 0x2c
        configASSERT( uxSize == ipEXPECTED_IPHeader_t_SIZE );
 800b712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b714:	2b14      	cmp	r3, #20
 800b716:	d00d      	beq.n	800b734 <vPreCheckConfigs+0x114>
	__asm volatile
 800b718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b71c:	b672      	cpsid	i
 800b71e:	f383 8811 	msr	BASEPRI, r3
 800b722:	f3bf 8f6f 	isb	sy
 800b726:	f3bf 8f4f 	dsb	sy
 800b72a:	b662      	cpsie	i
 800b72c:	613b      	str	r3, [r7, #16]
}
 800b72e:	bf00      	nop
 800b730:	bf00      	nop
 800b732:	e7fd      	b.n	800b730 <vPreCheckConfigs+0x110>

        uxSize = sizeof( ICMPHeader_t );
 800b734:	2308      	movs	r3, #8
 800b736:	62fb      	str	r3, [r7, #44]	@ 0x2c
        configASSERT( uxSize == ipEXPECTED_ICMPHeader_t_SIZE );
 800b738:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b73a:	2b08      	cmp	r3, #8
 800b73c:	d00d      	beq.n	800b75a <vPreCheckConfigs+0x13a>
	__asm volatile
 800b73e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b742:	b672      	cpsid	i
 800b744:	f383 8811 	msr	BASEPRI, r3
 800b748:	f3bf 8f6f 	isb	sy
 800b74c:	f3bf 8f4f 	dsb	sy
 800b750:	b662      	cpsie	i
 800b752:	60fb      	str	r3, [r7, #12]
}
 800b754:	bf00      	nop
 800b756:	bf00      	nop
 800b758:	e7fd      	b.n	800b756 <vPreCheckConfigs+0x136>

        uxSize = sizeof( UDPHeader_t );
 800b75a:	2308      	movs	r3, #8
 800b75c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        configASSERT( uxSize == ipEXPECTED_UDPHeader_t_SIZE );
 800b75e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b760:	2b08      	cmp	r3, #8
 800b762:	d00d      	beq.n	800b780 <vPreCheckConfigs+0x160>
	__asm volatile
 800b764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b768:	b672      	cpsid	i
 800b76a:	f383 8811 	msr	BASEPRI, r3
 800b76e:	f3bf 8f6f 	isb	sy
 800b772:	f3bf 8f4f 	dsb	sy
 800b776:	b662      	cpsie	i
 800b778:	60bb      	str	r3, [r7, #8]
}
 800b77a:	bf00      	nop
 800b77c:	bf00      	nop
 800b77e:	e7fd      	b.n	800b77c <vPreCheckConfigs+0x15c>

        #if ipconfigUSE_TCP == 1
        {
            uxSize = sizeof( TCPHeader_t );
 800b780:	2324      	movs	r3, #36	@ 0x24
 800b782:	62fb      	str	r3, [r7, #44]	@ 0x2c
            configASSERT( uxSize == ( ipEXPECTED_TCPHeader_t_SIZE + ipSIZE_TCP_OPTIONS ) );
 800b784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b786:	2b24      	cmp	r3, #36	@ 0x24
 800b788:	d00d      	beq.n	800b7a6 <vPreCheckConfigs+0x186>
	__asm volatile
 800b78a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b78e:	b672      	cpsid	i
 800b790:	f383 8811 	msr	BASEPRI, r3
 800b794:	f3bf 8f6f 	isb	sy
 800b798:	f3bf 8f4f 	dsb	sy
 800b79c:	b662      	cpsie	i
 800b79e:	607b      	str	r3, [r7, #4]
}
 800b7a0:	bf00      	nop
 800b7a2:	bf00      	nop
 800b7a4:	e7fd      	b.n	800b7a2 <vPreCheckConfigs+0x182>
         * It's value MUST be > 0. Otherwise, storing the IPv4 version byte
         * will overwrite the Ethernet header. */
        configASSERT( ipIP_TYPE_OFFSET > 0 );
    }
    #endif /* if ( configASSERT_DEFINED == 1 ) */
}
 800b7a6:	bf00      	nop
 800b7a8:	3730      	adds	r7, #48	@ 0x30
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	bd80      	pop	{r7, pc}
 800b7ae:	bf00      	nop
 800b7b0:	2000125c 	.word	0x2000125c

0800b7b4 <FreeRTOS_max_size_t>:
 * @param[in] b the second value.
 * @return The highest of the two values.
 */
size_t FreeRTOS_max_size_t( size_t a,
                            size_t b )
{
 800b7b4:	b480      	push	{r7}
 800b7b6:	b083      	sub	sp, #12
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
 800b7bc:	6039      	str	r1, [r7, #0]
    return ( a >= b ) ? a : b;
 800b7be:	687a      	ldr	r2, [r7, #4]
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	4293      	cmp	r3, r2
 800b7c4:	bf38      	it	cc
 800b7c6:	4613      	movcc	r3, r2
}
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	370c      	adds	r7, #12
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d2:	4770      	bx	lr

0800b7d4 <FreeRTOS_min_int32>:
 * @param[in] b the second value.
 * @return The lowest of the two values.
 */
int32_t FreeRTOS_min_int32( int32_t a,
                            int32_t b )
{
 800b7d4:	b480      	push	{r7}
 800b7d6:	b083      	sub	sp, #12
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	6078      	str	r0, [r7, #4]
 800b7dc:	6039      	str	r1, [r7, #0]
    return ( a <= b ) ? a : b;
 800b7de:	687a      	ldr	r2, [r7, #4]
 800b7e0:	683b      	ldr	r3, [r7, #0]
 800b7e2:	4293      	cmp	r3, r2
 800b7e4:	bfa8      	it	ge
 800b7e6:	4613      	movge	r3, r2
}
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	370c      	adds	r7, #12
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f2:	4770      	bx	lr

0800b7f4 <FreeRTOS_min_uint32>:
 * @param[in] b the second value.
 * @return The lowest of the two values.
 */
uint32_t FreeRTOS_min_uint32( uint32_t a,
                              uint32_t b )
{
 800b7f4:	b480      	push	{r7}
 800b7f6:	b083      	sub	sp, #12
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
 800b7fc:	6039      	str	r1, [r7, #0]
    return ( a <= b ) ? a : b;
 800b7fe:	687a      	ldr	r2, [r7, #4]
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	4293      	cmp	r3, r2
 800b804:	bf28      	it	cs
 800b806:	4613      	movcs	r3, r2
}
 800b808:	4618      	mov	r0, r3
 800b80a:	370c      	adds	r7, #12
 800b80c:	46bd      	mov	sp, r7
 800b80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b812:	4770      	bx	lr

0800b814 <FreeRTOS_min_size_t>:
 * @param[in] b the second value.
 * @return The lowest of the two values.
 */
size_t FreeRTOS_min_size_t( size_t a,
                            size_t b )
{
 800b814:	b480      	push	{r7}
 800b816:	b083      	sub	sp, #12
 800b818:	af00      	add	r7, sp, #0
 800b81a:	6078      	str	r0, [r7, #4]
 800b81c:	6039      	str	r1, [r7, #0]
    return ( a <= b ) ? a : b;
 800b81e:	687a      	ldr	r2, [r7, #4]
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	4293      	cmp	r3, r2
 800b824:	bf28      	it	cs
 800b826:	4613      	movcs	r3, r2
}
 800b828:	4618      	mov	r0, r3
 800b82a:	370c      	adds	r7, #12
 800b82c:	46bd      	mov	sp, r7
 800b82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b832:	4770      	bx	lr

0800b834 <FreeRTOS_add_int32>:
 * @param[in] b the second value.
 * @return The result of a + b if no overflow/underflow occurs, or INT32_MAX/INT32_MIN if overflow/underflow would occur.
 */
int32_t FreeRTOS_add_int32( int32_t a,
                            int32_t b )
{
 800b834:	b480      	push	{r7}
 800b836:	b085      	sub	sp, #20
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]
 800b83c:	6039      	str	r1, [r7, #0]
    int32_t ret;

    if( ( a > 0 ) && ( b > ( ipINT32_MAX_VALUE - a ) ) )
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	2b00      	cmp	r3, #0
 800b842:	dd0a      	ble.n	800b85a <FreeRTOS_add_int32+0x26>
 800b844:	687a      	ldr	r2, [r7, #4]
 800b846:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800b84a:	1a9b      	subs	r3, r3, r2
 800b84c:	683a      	ldr	r2, [r7, #0]
 800b84e:	429a      	cmp	r2, r3
 800b850:	dd03      	ble.n	800b85a <FreeRTOS_add_int32+0x26>
    {
        ret = ipINT32_MAX_VALUE; /* Positive overflow */
 800b852:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800b856:	60fb      	str	r3, [r7, #12]
 800b858:	e010      	b.n	800b87c <FreeRTOS_add_int32+0x48>
    }
    else if( ( a < 0 ) && ( b < ( ipINT32_MIN_VALUE - a ) ) )
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	da09      	bge.n	800b874 <FreeRTOS_add_int32+0x40>
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	f1c3 4300 	rsb	r3, r3, #2147483648	@ 0x80000000
 800b866:	683a      	ldr	r2, [r7, #0]
 800b868:	429a      	cmp	r2, r3
 800b86a:	da03      	bge.n	800b874 <FreeRTOS_add_int32+0x40>
    {
        ret = ipINT32_MIN_VALUE; /* Negative underflow */
 800b86c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b870:	60fb      	str	r3, [r7, #12]
 800b872:	e003      	b.n	800b87c <FreeRTOS_add_int32+0x48>
    }
    else
    {
        ret = a + b;
 800b874:	687a      	ldr	r2, [r7, #4]
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	4413      	add	r3, r2
 800b87a:	60fb      	str	r3, [r7, #12]
    }

    return ret;
 800b87c:	68fb      	ldr	r3, [r7, #12]
}
 800b87e:	4618      	mov	r0, r3
 800b880:	3714      	adds	r7, #20
 800b882:	46bd      	mov	sp, r7
 800b884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b888:	4770      	bx	lr

0800b88a <FreeRTOS_multiply_int32>:
 * @param[in] b the second value.
 * @return The result of a * b if no overflow occurs, or ipINT32_MAX_VALUE if an overflow would occur.
 */
int32_t FreeRTOS_multiply_int32( int32_t a,
                                 int32_t b )
{
 800b88a:	b480      	push	{r7}
 800b88c:	b085      	sub	sp, #20
 800b88e:	af00      	add	r7, sp, #0
 800b890:	6078      	str	r0, [r7, #4]
 800b892:	6039      	str	r1, [r7, #0]
    int32_t ret;

    /* Check for overflow/underflow */
    if( a > 0 )
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2b00      	cmp	r3, #0
 800b898:	dd23      	ble.n	800b8e2 <FreeRTOS_multiply_int32+0x58>
    {
        if( ( b > 0 ) && ( a > ( ipINT32_MAX_VALUE / b ) ) )
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	dd0b      	ble.n	800b8b8 <FreeRTOS_multiply_int32+0x2e>
 800b8a0:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	fb92 f3f3 	sdiv	r3, r2, r3
 800b8aa:	687a      	ldr	r2, [r7, #4]
 800b8ac:	429a      	cmp	r2, r3
 800b8ae:	dd03      	ble.n	800b8b8 <FreeRTOS_multiply_int32+0x2e>
        {
            ret = ipINT32_MAX_VALUE; /* Positive overflow */
 800b8b0:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800b8b4:	60fb      	str	r3, [r7, #12]
 800b8b6:	e037      	b.n	800b928 <FreeRTOS_multiply_int32+0x9e>
        }
        else if( ( b < 0 ) && ( b < ( ipINT32_MIN_VALUE / a ) ) )
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	da0b      	bge.n	800b8d6 <FreeRTOS_multiply_int32+0x4c>
 800b8be:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	fb92 f3f3 	sdiv	r3, r2, r3
 800b8c8:	683a      	ldr	r2, [r7, #0]
 800b8ca:	429a      	cmp	r2, r3
 800b8cc:	da03      	bge.n	800b8d6 <FreeRTOS_multiply_int32+0x4c>
        {
            ret = ipINT32_MIN_VALUE; /* Negative underflow */
 800b8ce:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b8d2:	60fb      	str	r3, [r7, #12]
 800b8d4:	e028      	b.n	800b928 <FreeRTOS_multiply_int32+0x9e>
        }
        else
        {
            ret = a * b;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	683a      	ldr	r2, [r7, #0]
 800b8da:	fb02 f303 	mul.w	r3, r2, r3
 800b8de:	60fb      	str	r3, [r7, #12]
 800b8e0:	e022      	b.n	800b928 <FreeRTOS_multiply_int32+0x9e>
        }
    }
    else
    {
        if( ( b > 0 ) && ( a < ( ipINT32_MIN_VALUE / b ) ) )
 800b8e2:	683b      	ldr	r3, [r7, #0]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	dd0b      	ble.n	800b900 <FreeRTOS_multiply_int32+0x76>
 800b8e8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b8ec:	683b      	ldr	r3, [r7, #0]
 800b8ee:	fb92 f3f3 	sdiv	r3, r2, r3
 800b8f2:	687a      	ldr	r2, [r7, #4]
 800b8f4:	429a      	cmp	r2, r3
 800b8f6:	da03      	bge.n	800b900 <FreeRTOS_multiply_int32+0x76>
        {
            ret = ipINT32_MIN_VALUE; /* Negative underflow */
 800b8f8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b8fc:	60fb      	str	r3, [r7, #12]
 800b8fe:	e013      	b.n	800b928 <FreeRTOS_multiply_int32+0x9e>
        }
        else if( ( b < 0 ) && ( a < ( ipINT32_MAX_VALUE / b ) ) )
 800b900:	683b      	ldr	r3, [r7, #0]
 800b902:	2b00      	cmp	r3, #0
 800b904:	da0b      	bge.n	800b91e <FreeRTOS_multiply_int32+0x94>
 800b906:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800b90a:	683b      	ldr	r3, [r7, #0]
 800b90c:	fb92 f3f3 	sdiv	r3, r2, r3
 800b910:	687a      	ldr	r2, [r7, #4]
 800b912:	429a      	cmp	r2, r3
 800b914:	da03      	bge.n	800b91e <FreeRTOS_multiply_int32+0x94>
        {
            ret = ipINT32_MAX_VALUE; /* Positive overflow */
 800b916:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800b91a:	60fb      	str	r3, [r7, #12]
 800b91c:	e004      	b.n	800b928 <FreeRTOS_multiply_int32+0x9e>
        }
        else
        {
            ret = a * b;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	683a      	ldr	r2, [r7, #0]
 800b922:	fb02 f303 	mul.w	r3, r2, r3
 800b926:	60fb      	str	r3, [r7, #12]
        }
    }

    return ret;
 800b928:	68fb      	ldr	r3, [r7, #12]
}
 800b92a:	4618      	mov	r0, r3
 800b92c:	3714      	adds	r7, #20
 800b92e:	46bd      	mov	sp, r7
 800b930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b934:	4770      	bx	lr

0800b936 <FreeRTOS_round_up>:
 * @param[in] d the second value.
 * @return A multiple of d.
 */
uint32_t FreeRTOS_round_up( uint32_t a,
                            uint32_t d )
{
 800b936:	b480      	push	{r7}
 800b938:	b085      	sub	sp, #20
 800b93a:	af00      	add	r7, sp, #0
 800b93c:	6078      	str	r0, [r7, #4]
 800b93e:	6039      	str	r1, [r7, #0]
    uint32_t ulResult = a;
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	60fb      	str	r3, [r7, #12]

    configASSERT( d != 0U );
 800b944:	683b      	ldr	r3, [r7, #0]
 800b946:	2b00      	cmp	r3, #0
 800b948:	d10d      	bne.n	800b966 <FreeRTOS_round_up+0x30>
	__asm volatile
 800b94a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b94e:	b672      	cpsid	i
 800b950:	f383 8811 	msr	BASEPRI, r3
 800b954:	f3bf 8f6f 	isb	sy
 800b958:	f3bf 8f4f 	dsb	sy
 800b95c:	b662      	cpsie	i
 800b95e:	60bb      	str	r3, [r7, #8]
}
 800b960:	bf00      	nop
 800b962:	bf00      	nop
 800b964:	e7fd      	b.n	800b962 <FreeRTOS_round_up+0x2c>

    if( d != 0U )
 800b966:	683b      	ldr	r3, [r7, #0]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d00a      	beq.n	800b982 <FreeRTOS_round_up+0x4c>
    {
        ulResult = d * ( ( a + d - 1U ) / d );
 800b96c:	687a      	ldr	r2, [r7, #4]
 800b96e:	683b      	ldr	r3, [r7, #0]
 800b970:	4413      	add	r3, r2
 800b972:	1e5a      	subs	r2, r3, #1
 800b974:	683b      	ldr	r3, [r7, #0]
 800b976:	fbb2 f2f3 	udiv	r2, r2, r3
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	fb02 f303 	mul.w	r3, r2, r3
 800b980:	60fb      	str	r3, [r7, #12]
    }

    return ulResult;
 800b982:	68fb      	ldr	r3, [r7, #12]
}
 800b984:	4618      	mov	r0, r3
 800b986:	3714      	adds	r7, #20
 800b988:	46bd      	mov	sp, r7
 800b98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98e:	4770      	bx	lr

0800b990 <vReleaseSinglePacketFromUDPSocket>:
/**
 * @brief Release single UDP packet from a given socket
 * @param[in] xSocket UDP Socket from which the packet should be released.
 */
void vReleaseSinglePacketFromUDPSocket( const ConstSocket_t xSocket )
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b086      	sub	sp, #24
 800b994:	af02      	add	r7, sp, #8
 800b996:	6078      	str	r0, [r7, #4]
    uint8_t * pucUDPPayload = NULL;
 800b998:	2300      	movs	r3, #0
 800b99a:	60bb      	str	r3, [r7, #8]

    /* Passing the address of a pointer (pucUDPPayload) because FREERTOS_ZERO_COPY is used. */
    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#directive-47. */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    lBytes = FreeRTOS_recvfrom( xSocket, &pucUDPPayload, 0U, FREERTOS_ZERO_COPY, NULL, NULL );
 800b99c:	f107 0108 	add.w	r1, r7, #8
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	9301      	str	r3, [sp, #4]
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	9300      	str	r3, [sp, #0]
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	6878      	ldr	r0, [r7, #4]
 800b9ae:	f000 ff00 	bl	800c7b2 <FreeRTOS_recvfrom>
 800b9b2:	60f8      	str	r0, [r7, #12]

    ( void ) lBytes;

    if( pucUDPPayload != NULL )
 800b9b4:	68bb      	ldr	r3, [r7, #8]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d003      	beq.n	800b9c2 <vReleaseSinglePacketFromUDPSocket+0x32>
    {
        FreeRTOS_ReleaseUDPPayloadBuffer( pucUDPPayload );
 800b9ba:	68bb      	ldr	r3, [r7, #8]
 800b9bc:	4618      	mov	r0, r3
 800b9be:	f7fe fdcb 	bl	800a558 <FreeRTOS_ReleaseUDPPayloadBuffer>
    }
}
 800b9c2:	bf00      	nop
 800b9c4:	3710      	adds	r7, #16
 800b9c6:	46bd      	mov	sp, r7
 800b9c8:	bd80      	pop	{r7, pc}

0800b9ca <ulChar2u32>:
 * @note Going by MISRA rules, these utility functions should not be defined
 *        if they are not being used anywhere. But their use depends on the
 *        application and hence these functions are defined unconditionally.
 */
uint32_t ulChar2u32( const uint8_t * pucPtr )
{
 800b9ca:	b480      	push	{r7}
 800b9cc:	b083      	sub	sp, #12
 800b9ce:	af00      	add	r7, sp, #0
 800b9d0:	6078      	str	r0, [r7, #4]
    return ( ( ( uint32_t ) pucPtr[ 0 ] ) << 24 ) |
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	781b      	ldrb	r3, [r3, #0]
 800b9d6:	061a      	lsls	r2, r3, #24
           ( ( ( uint32_t ) pucPtr[ 1 ] ) << 16 ) |
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	3301      	adds	r3, #1
 800b9dc:	781b      	ldrb	r3, [r3, #0]
 800b9de:	041b      	lsls	r3, r3, #16
    return ( ( ( uint32_t ) pucPtr[ 0 ] ) << 24 ) |
 800b9e0:	431a      	orrs	r2, r3
           ( ( ( uint32_t ) pucPtr[ 2 ] ) << 8 ) |
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	3302      	adds	r3, #2
 800b9e6:	781b      	ldrb	r3, [r3, #0]
 800b9e8:	021b      	lsls	r3, r3, #8
           ( ( ( uint32_t ) pucPtr[ 1 ] ) << 16 ) |
 800b9ea:	4313      	orrs	r3, r2
           ( ( ( uint32_t ) pucPtr[ 3 ] ) );
 800b9ec:	687a      	ldr	r2, [r7, #4]
 800b9ee:	3203      	adds	r2, #3
 800b9f0:	7812      	ldrb	r2, [r2, #0]
           ( ( ( uint32_t ) pucPtr[ 2 ] ) << 8 ) |
 800b9f2:	4313      	orrs	r3, r2
}
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	370c      	adds	r7, #12
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9fe:	4770      	bx	lr

0800ba00 <usChar2u16>:
 * @note Going by MISRA rules, these utility functions should not be defined
 *        if they are not being used anywhere. But their use depends on the
 *        application and hence these functions are defined unconditionally.
 */
uint16_t usChar2u16( const uint8_t * pucPtr )
{
 800ba00:	b480      	push	{r7}
 800ba02:	b083      	sub	sp, #12
 800ba04:	af00      	add	r7, sp, #0
 800ba06:	6078      	str	r0, [r7, #4]
    return ( uint16_t )
           ( ( ( ( uint32_t ) pucPtr[ 0 ] ) << 8 ) |
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	781b      	ldrb	r3, [r3, #0]
 800ba0c:	021b      	lsls	r3, r3, #8
 800ba0e:	b29b      	uxth	r3, r3
             ( ( ( uint32_t ) pucPtr[ 1 ] ) ) );
 800ba10:	687a      	ldr	r2, [r7, #4]
 800ba12:	3201      	adds	r2, #1
 800ba14:	7812      	ldrb	r2, [r2, #0]
    return ( uint16_t )
 800ba16:	4313      	orrs	r3, r2
 800ba18:	b29b      	uxth	r3, r3
}
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	370c      	adds	r7, #12
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba24:	4770      	bx	lr

0800ba26 <eGetDHCPState>:
 * @brief Returns the current state of a DHCP process.
 *
 * @param[in] pxEndPoint the end-point which is going through the DHCP process.
 */
    eDHCPState_t eGetDHCPState( const struct xNetworkEndPoint * pxEndPoint )
    {
 800ba26:	b480      	push	{r7}
 800ba28:	b083      	sub	sp, #12
 800ba2a:	af00      	add	r7, sp, #0
 800ba2c:	6078      	str	r0, [r7, #4]
        return pxEndPoint->xDHCPData.eDHCPState;
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
    }
 800ba34:	4618      	mov	r0, r3
 800ba36:	370c      	adds	r7, #12
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3e:	4770      	bx	lr

0800ba40 <xCheckIPv4SizeFields>:
 * @return pdPASS when the length fields in the packet OK, pdFAIL when the packet
 *         should be dropped.
 */
    static BaseType_t xCheckIPv4SizeFields( const void * const pvEthernetBuffer,
                                            size_t uxBufferLength )
    {
 800ba40:	b480      	push	{r7}
 800ba42:	b08b      	sub	sp, #44	@ 0x2c
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
 800ba48:	6039      	str	r1, [r7, #0]
        UBaseType_t uxIPHeaderLength;
        uint8_t ucProtocol;
        uint16_t usLength;
        uint16_t ucVersionHeaderLength;
        size_t uxMinimumLength;
        BaseType_t xResult = pdFAIL;
 800ba4a:	2300      	movs	r3, #0
 800ba4c:	623b      	str	r3, [r7, #32]

        /* Map the buffer onto a IP-Packet struct to easily access the
         * fields of the IP packet. */
        const IPPacket_t * const pxIPPacket = ( ( const IPPacket_t * const ) pvEthernetBuffer );
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	61fb      	str	r3, [r7, #28]

        DEBUG_DECLARE_TRACE_VARIABLE( BaseType_t, xLocation, 0 );
 800ba52:	2300      	movs	r3, #0
 800ba54:	61bb      	str	r3, [r7, #24]

        do
        {
            /* Check for minimum packet size: Ethernet header and an IP-header, 34 bytes */
            if( uxBufferLength < sizeof( IPPacket_t ) )
 800ba56:	683b      	ldr	r3, [r7, #0]
 800ba58:	2b21      	cmp	r3, #33	@ 0x21
 800ba5a:	d802      	bhi.n	800ba62 <xCheckIPv4SizeFields+0x22>
            {
                DEBUG_SET_TRACE_VARIABLE( xLocation, 1 );
 800ba5c:	2301      	movs	r3, #1
 800ba5e:	61bb      	str	r3, [r7, #24]
                break;
 800ba60:	e065      	b.n	800bb2e <xCheckIPv4SizeFields+0xee>
            }

            ucVersionHeaderLength = pxIPPacket->xIPHeader.ucVersionHeaderLength;
 800ba62:	69fb      	ldr	r3, [r7, #28]
 800ba64:	7b9b      	ldrb	r3, [r3, #14]
 800ba66:	82fb      	strh	r3, [r7, #22]

            /* Test if the length of the IP-header is between 20 and 60 bytes,
             * and if the IP-version is 4. */
            if( ( ucVersionHeaderLength < ipIPV4_VERSION_HEADER_LENGTH_MIN ) ||
 800ba68:	8afb      	ldrh	r3, [r7, #22]
 800ba6a:	2b44      	cmp	r3, #68	@ 0x44
 800ba6c:	d902      	bls.n	800ba74 <xCheckIPv4SizeFields+0x34>
 800ba6e:	8afb      	ldrh	r3, [r7, #22]
 800ba70:	2b4f      	cmp	r3, #79	@ 0x4f
 800ba72:	d902      	bls.n	800ba7a <xCheckIPv4SizeFields+0x3a>
                ( ucVersionHeaderLength > ipIPV4_VERSION_HEADER_LENGTH_MAX ) )
            {
                DEBUG_SET_TRACE_VARIABLE( xLocation, 2 );
 800ba74:	2302      	movs	r3, #2
 800ba76:	61bb      	str	r3, [r7, #24]
                break;
 800ba78:	e059      	b.n	800bb2e <xCheckIPv4SizeFields+0xee>
            }

            ucVersionHeaderLength = ( uint16_t ) ( ( ucVersionHeaderLength & ( uint8_t ) 0x0FU ) << 2U );
 800ba7a:	8afb      	ldrh	r3, [r7, #22]
 800ba7c:	009b      	lsls	r3, r3, #2
 800ba7e:	b29b      	uxth	r3, r3
 800ba80:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800ba84:	82fb      	strh	r3, [r7, #22]
            uxIPHeaderLength = ( UBaseType_t ) ucVersionHeaderLength;
 800ba86:	8afb      	ldrh	r3, [r7, #22]
 800ba88:	613b      	str	r3, [r7, #16]

            /* Check if the complete IP-header is transferred. */
            if( uxBufferLength < ( ipSIZE_OF_ETH_HEADER + uxIPHeaderLength ) )
 800ba8a:	693b      	ldr	r3, [r7, #16]
 800ba8c:	330e      	adds	r3, #14
 800ba8e:	683a      	ldr	r2, [r7, #0]
 800ba90:	429a      	cmp	r2, r3
 800ba92:	d202      	bcs.n	800ba9a <xCheckIPv4SizeFields+0x5a>
            {
                DEBUG_SET_TRACE_VARIABLE( xLocation, 3 );
 800ba94:	2303      	movs	r3, #3
 800ba96:	61bb      	str	r3, [r7, #24]
                break;
 800ba98:	e049      	b.n	800bb2e <xCheckIPv4SizeFields+0xee>
            }

            /* Check if the complete IP-header plus protocol data have been transferred: */
            usLength = pxIPPacket->xIPHeader.usLength;
 800ba9a:	69fb      	ldr	r3, [r7, #28]
 800ba9c:	7c1a      	ldrb	r2, [r3, #16]
 800ba9e:	7c5b      	ldrb	r3, [r3, #17]
 800baa0:	021b      	lsls	r3, r3, #8
 800baa2:	4313      	orrs	r3, r2
 800baa4:	81fb      	strh	r3, [r7, #14]
            usLength = FreeRTOS_ntohs( usLength );

            if( uxBufferLength < ( size_t ) ( ipSIZE_OF_ETH_HEADER + ( size_t ) usLength ) )
 800baa6:	89fb      	ldrh	r3, [r7, #14]
 800baa8:	330e      	adds	r3, #14
 800baaa:	683a      	ldr	r2, [r7, #0]
 800baac:	429a      	cmp	r2, r3
 800baae:	d202      	bcs.n	800bab6 <xCheckIPv4SizeFields+0x76>
            {
                DEBUG_SET_TRACE_VARIABLE( xLocation, 4 );
 800bab0:	2304      	movs	r3, #4
 800bab2:	61bb      	str	r3, [r7, #24]
                break;
 800bab4:	e03b      	b.n	800bb2e <xCheckIPv4SizeFields+0xee>
            }

            /* Identify the next protocol. */
            ucProtocol = pxIPPacket->xIPHeader.ucProtocol;
 800bab6:	69fb      	ldr	r3, [r7, #28]
 800bab8:	7ddb      	ldrb	r3, [r3, #23]
 800baba:	737b      	strb	r3, [r7, #13]

            /* Switch on the Layer 3/4 protocol. */
            if( ucProtocol == ( uint8_t ) ipPROTOCOL_UDP )
 800babc:	7b7b      	ldrb	r3, [r7, #13]
 800babe:	2b11      	cmp	r3, #17
 800bac0:	d103      	bne.n	800baca <xCheckIPv4SizeFields+0x8a>
            {
                /* Expect at least a complete UDP header. */
                uxMinimumLength = uxIPHeaderLength + ipSIZE_OF_ETH_HEADER + ipSIZE_OF_UDP_HEADER;
 800bac2:	693b      	ldr	r3, [r7, #16]
 800bac4:	3316      	adds	r3, #22
 800bac6:	627b      	str	r3, [r7, #36]	@ 0x24
 800bac8:	e013      	b.n	800baf2 <xCheckIPv4SizeFields+0xb2>
            }
            else if( ucProtocol == ( uint8_t ) ipPROTOCOL_TCP )
 800baca:	7b7b      	ldrb	r3, [r7, #13]
 800bacc:	2b06      	cmp	r3, #6
 800bace:	d103      	bne.n	800bad8 <xCheckIPv4SizeFields+0x98>
            {
                uxMinimumLength = uxIPHeaderLength + ipSIZE_OF_ETH_HEADER + ipSIZE_OF_TCP_HEADER;
 800bad0:	693b      	ldr	r3, [r7, #16]
 800bad2:	3322      	adds	r3, #34	@ 0x22
 800bad4:	627b      	str	r3, [r7, #36]	@ 0x24
 800bad6:	e00c      	b.n	800baf2 <xCheckIPv4SizeFields+0xb2>
            }
            else if( ( ucProtocol == ( uint8_t ) ipPROTOCOL_ICMP ) ||
 800bad8:	7b7b      	ldrb	r3, [r7, #13]
 800bada:	2b01      	cmp	r3, #1
 800badc:	d002      	beq.n	800bae4 <xCheckIPv4SizeFields+0xa4>
 800bade:	7b7b      	ldrb	r3, [r7, #13]
 800bae0:	2b02      	cmp	r3, #2
 800bae2:	d103      	bne.n	800baec <xCheckIPv4SizeFields+0xac>
                     ( ucProtocol == ( uint8_t ) ipPROTOCOL_IGMP ) )
            {
                uxMinimumLength = uxIPHeaderLength + ipSIZE_OF_ETH_HEADER + ipSIZE_OF_ICMPv4_HEADER;
 800bae4:	693b      	ldr	r3, [r7, #16]
 800bae6:	3316      	adds	r3, #22
 800bae8:	627b      	str	r3, [r7, #36]	@ 0x24
 800baea:	e002      	b.n	800baf2 <xCheckIPv4SizeFields+0xb2>
            }
            else
            {
                /* Unhandled protocol, other than ICMP, IGMP, UDP, or TCP. */
                DEBUG_SET_TRACE_VARIABLE( xLocation, 5 );
 800baec:	2305      	movs	r3, #5
 800baee:	61bb      	str	r3, [r7, #24]
                break;
 800baf0:	e01d      	b.n	800bb2e <xCheckIPv4SizeFields+0xee>
            }

            if( uxBufferLength < uxMinimumLength )
 800baf2:	683a      	ldr	r2, [r7, #0]
 800baf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baf6:	429a      	cmp	r2, r3
 800baf8:	d202      	bcs.n	800bb00 <xCheckIPv4SizeFields+0xc0>
            {
                DEBUG_SET_TRACE_VARIABLE( xLocation, 6 );
 800bafa:	2306      	movs	r3, #6
 800bafc:	61bb      	str	r3, [r7, #24]
                break;
 800bafe:	e016      	b.n	800bb2e <xCheckIPv4SizeFields+0xee>
            }

            uxLength = ( size_t ) usLength;
 800bb00:	89fb      	ldrh	r3, [r7, #14]
 800bb02:	60bb      	str	r3, [r7, #8]
            uxLength -= ( ( uint16_t ) uxIPHeaderLength ); /* normally, minus 20. */
 800bb04:	693b      	ldr	r3, [r7, #16]
 800bb06:	b29b      	uxth	r3, r3
 800bb08:	461a      	mov	r2, r3
 800bb0a:	68bb      	ldr	r3, [r7, #8]
 800bb0c:	1a9b      	subs	r3, r3, r2
 800bb0e:	60bb      	str	r3, [r7, #8]

            if( ( uxLength < ( ( size_t ) sizeof( UDPHeader_t ) ) ) ||
 800bb10:	68bb      	ldr	r3, [r7, #8]
 800bb12:	2b07      	cmp	r3, #7
 800bb14:	d906      	bls.n	800bb24 <xCheckIPv4SizeFields+0xe4>
                ( uxLength > ( ( size_t ) ipconfigNETWORK_MTU - ( size_t ) uxIPHeaderLength ) ) )
 800bb16:	693a      	ldr	r2, [r7, #16]
 800bb18:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800bb1c:	1a9b      	subs	r3, r3, r2
            if( ( uxLength < ( ( size_t ) sizeof( UDPHeader_t ) ) ) ||
 800bb1e:	68ba      	ldr	r2, [r7, #8]
 800bb20:	429a      	cmp	r2, r3
 800bb22:	d902      	bls.n	800bb2a <xCheckIPv4SizeFields+0xea>
            {
                /* For incoming packets, the length is out of bound: either
                 * too short or too long. For outgoing packets, there is a
                 * serious problem with the format/length. */
                DEBUG_SET_TRACE_VARIABLE( xLocation, 7 );
 800bb24:	2307      	movs	r3, #7
 800bb26:	61bb      	str	r3, [r7, #24]
                break;
 800bb28:	e001      	b.n	800bb2e <xCheckIPv4SizeFields+0xee>
            }

            xResult = pdPASS;
 800bb2a:	2301      	movs	r3, #1
 800bb2c:	623b      	str	r3, [r7, #32]
        {
            /* NOP if ipconfigHAS_PRINTF != 1 */
            FreeRTOS_printf( ( "xCheckIPv4SizeFields: location %ld\n", xLocation ) );
        }

        return xResult;
 800bb2e:	6a3b      	ldr	r3, [r7, #32]
    }
 800bb30:	4618      	mov	r0, r3
 800bb32:	372c      	adds	r7, #44	@ 0x2c
 800bb34:	46bd      	mov	sp, r7
 800bb36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3a:	4770      	bx	lr

0800bb3c <xIsIPv4Multicast>:
 * @param[in] ulIPAddress The IP address being checked.
 *
 * @return pdTRUE if the IP address is a multicast address or else, pdFALSE.
 */
BaseType_t xIsIPv4Multicast( uint32_t ulIPAddress )
{
 800bb3c:	b480      	push	{r7}
 800bb3e:	b085      	sub	sp, #20
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    uint32_t ulIP = FreeRTOS_ntohl( ulIPAddress );
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	60bb      	str	r3, [r7, #8]

    if( ( ulIP >= ipFIRST_MULTI_CAST_IPv4 ) && ( ulIP < ipLAST_MULTI_CAST_IPv4 ) )
 800bb48:	68bb      	ldr	r3, [r7, #8]
 800bb4a:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 800bb4e:	d306      	bcc.n	800bb5e <xIsIPv4Multicast+0x22>
 800bb50:	68bb      	ldr	r3, [r7, #8]
 800bb52:	f1b3 4f70 	cmp.w	r3, #4026531840	@ 0xf0000000
 800bb56:	d202      	bcs.n	800bb5e <xIsIPv4Multicast+0x22>
    {
        xReturn = pdTRUE;
 800bb58:	2301      	movs	r3, #1
 800bb5a:	60fb      	str	r3, [r7, #12]
 800bb5c:	e001      	b.n	800bb62 <xIsIPv4Multicast+0x26>
    }
    else
    {
        xReturn = pdFALSE;
 800bb5e:	2300      	movs	r3, #0
 800bb60:	60fb      	str	r3, [r7, #12]
    }

    return xReturn;
 800bb62:	68fb      	ldr	r3, [r7, #12]
}
 800bb64:	4618      	mov	r0, r3
 800bb66:	3714      	adds	r7, #20
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6e:	4770      	bx	lr

0800bb70 <xIsIPv4Broadcast>:
 *
 * @return pdTRUE if the IP address is a broadcast address or else, pdFALSE.
 */
BaseType_t xIsIPv4Broadcast( uint32_t ulIPAddress,
                             struct xNetworkEndPoint ** ppxEndPoint )
{
 800bb70:	b580      	push	{r7, lr}
 800bb72:	b084      	sub	sp, #16
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	6078      	str	r0, [r7, #4]
 800bb78:	6039      	str	r1, [r7, #0]
    BaseType_t xIsBroadcast;
    NetworkEndPoint_t * pxEndPoint;

    /* Assign a default answer based on the "global" broadcast.	 This way
     * we can still return the correct result even if there are no endpoints. */
    xIsBroadcast = ( ulIPAddress == FREERTOS_INADDR_BROADCAST ) ? pdTRUE : pdFALSE;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb80:	d101      	bne.n	800bb86 <xIsIPv4Broadcast+0x16>
 800bb82:	2301      	movs	r3, #1
 800bb84:	e000      	b.n	800bb88 <xIsIPv4Broadcast+0x18>
 800bb86:	2300      	movs	r3, #0
 800bb88:	60fb      	str	r3, [r7, #12]

    for( pxEndPoint = FreeRTOS_FirstEndPoint( NULL );
 800bb8a:	2000      	movs	r0, #0
 800bb8c:	f000 fb50 	bl	800c230 <FreeRTOS_FirstEndPoint>
 800bb90:	60b8      	str	r0, [r7, #8]
 800bb92:	e00f      	b.n	800bbb4 <xIsIPv4Broadcast+0x44>
            }
        #endif /* ( ipconfigUSE_IPv6 == ipconfigENABLE ) */

        /* If we already know if ulIPAddress is a broadcast,
         * simply return this first matching IPv4 endpoint. */
        if( xIsBroadcast == pdTRUE )
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	2b01      	cmp	r3, #1
 800bb98:	d010      	beq.n	800bbbc <xIsIPv4Broadcast+0x4c>
        {
            break;
        }
        else if( ulIPAddress == pxEndPoint->ipv4_settings.ulBroadcastAddress )
 800bb9a:	68bb      	ldr	r3, [r7, #8]
 800bb9c:	695b      	ldr	r3, [r3, #20]
 800bb9e:	687a      	ldr	r2, [r7, #4]
 800bba0:	429a      	cmp	r2, r3
 800bba2:	d102      	bne.n	800bbaa <xIsIPv4Broadcast+0x3a>
        {
            xIsBroadcast = pdTRUE;
 800bba4:	2301      	movs	r3, #1
 800bba6:	60fb      	str	r3, [r7, #12]
            break;
 800bba8:	e009      	b.n	800bbbe <xIsIPv4Broadcast+0x4e>
         pxEndPoint = FreeRTOS_NextEndPoint( NULL, pxEndPoint ) )
 800bbaa:	68b9      	ldr	r1, [r7, #8]
 800bbac:	2000      	movs	r0, #0
 800bbae:	f000 fb87 	bl	800c2c0 <FreeRTOS_NextEndPoint>
 800bbb2:	60b8      	str	r0, [r7, #8]
         pxEndPoint != NULL;
 800bbb4:	68bb      	ldr	r3, [r7, #8]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d1ec      	bne.n	800bb94 <xIsIPv4Broadcast+0x24>
 800bbba:	e000      	b.n	800bbbe <xIsIPv4Broadcast+0x4e>
            break;
 800bbbc:	bf00      	nop
    /* If the caller wants to know the corresponding endpoint, copy the result.
     * Note that this may be null if ulIPAddress is 255.255.255.255 AND there are
     * no IPv4 endpoints.
     * Also, when ulIPAddress is 255.255.255.255, we will
     * return the first IPv4 endpoint that we run across. */
    if( ( xIsBroadcast == pdTRUE ) && ( ppxEndPoint != NULL ) )
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	2b01      	cmp	r3, #1
 800bbc2:	d105      	bne.n	800bbd0 <xIsIPv4Broadcast+0x60>
 800bbc4:	683b      	ldr	r3, [r7, #0]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d002      	beq.n	800bbd0 <xIsIPv4Broadcast+0x60>
    {
        *ppxEndPoint = pxEndPoint;
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	68ba      	ldr	r2, [r7, #8]
 800bbce:	601a      	str	r2, [r3, #0]
    }

    return xIsBroadcast;
 800bbd0:	68fb      	ldr	r3, [r7, #12]
}
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	3710      	adds	r7, #16
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}

0800bbda <xBadIPv4Loopback>:
 *
 * @return Returns pdTRUE if the packet should be stopped, because either the source
 *         or the target address is a loopback address.
 */
BaseType_t xBadIPv4Loopback( const IPHeader_t * const pxIPHeader )
{
 800bbda:	b580      	push	{r7, lr}
 800bbdc:	b086      	sub	sp, #24
 800bbde:	af00      	add	r7, sp, #0
 800bbe0:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	617b      	str	r3, [r7, #20]
    BaseType_t x1 = ( xIsIPv4Loopback( pxIPHeader->ulDestinationIPAddress ) != 0 ) ? pdTRUE : pdFALSE;
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	691b      	ldr	r3, [r3, #16]
 800bbea:	4618      	mov	r0, r3
 800bbec:	f000 f81e 	bl	800bc2c <xIsIPv4Loopback>
 800bbf0:	4603      	mov	r3, r0
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d001      	beq.n	800bbfa <xBadIPv4Loopback+0x20>
 800bbf6:	2301      	movs	r3, #1
 800bbf8:	e000      	b.n	800bbfc <xBadIPv4Loopback+0x22>
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	613b      	str	r3, [r7, #16]
    BaseType_t x2 = ( xIsIPv4Loopback( pxIPHeader->ulSourceIPAddress ) != 0 ) ? pdTRUE : pdFALSE;
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	68db      	ldr	r3, [r3, #12]
 800bc02:	4618      	mov	r0, r3
 800bc04:	f000 f812 	bl	800bc2c <xIsIPv4Loopback>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d001      	beq.n	800bc12 <xBadIPv4Loopback+0x38>
 800bc0e:	2301      	movs	r3, #1
 800bc10:	e000      	b.n	800bc14 <xBadIPv4Loopback+0x3a>
 800bc12:	2300      	movs	r3, #0
 800bc14:	60fb      	str	r3, [r7, #12]

    if( x1 != x2 )
 800bc16:	693a      	ldr	r2, [r7, #16]
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	429a      	cmp	r2, r3
 800bc1c:	d001      	beq.n	800bc22 <xBadIPv4Loopback+0x48>
    {
        /* Either the source or the destination address is an IPv4 loopback address. */
        xReturn = pdTRUE;
 800bc1e:	2301      	movs	r3, #1
 800bc20:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800bc22:	697b      	ldr	r3, [r7, #20]
}
 800bc24:	4618      	mov	r0, r3
 800bc26:	3718      	adds	r7, #24
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	bd80      	pop	{r7, pc}

0800bc2c <xIsIPv4Loopback>:
 * @param[in] ulAddress The IP address being checked.
 *
 * @return pdTRUE if the IP address is a loopback address or else, pdFALSE.
 */
BaseType_t xIsIPv4Loopback( uint32_t ulAddress )
{
 800bc2c:	b480      	push	{r7}
 800bc2e:	b085      	sub	sp, #20
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800bc34:	2300      	movs	r3, #0
 800bc36:	60fb      	str	r3, [r7, #12]
    uint32_t ulIP = FreeRTOS_ntohl( ulAddress );
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	60bb      	str	r3, [r7, #8]

    if( ( ulIP >= ipFIRST_LOOPBACK_IPv4 ) &&
 800bc3c:	68bb      	ldr	r3, [r7, #8]
 800bc3e:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800bc42:	d304      	bcc.n	800bc4e <xIsIPv4Loopback+0x22>
        ( ulIP < ipLAST_LOOPBACK_IPv4 ) )
 800bc44:	68bb      	ldr	r3, [r7, #8]
    if( ( ulIP >= ipFIRST_LOOPBACK_IPv4 ) &&
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	db01      	blt.n	800bc4e <xIsIPv4Loopback+0x22>
    {
        xReturn = pdTRUE;
 800bc4a:	2301      	movs	r3, #1
 800bc4c:	60fb      	str	r3, [r7, #12]
    }

    return xReturn;
 800bc4e:	68fb      	ldr	r3, [r7, #12]
}
 800bc50:	4618      	mov	r0, r3
 800bc52:	3714      	adds	r7, #20
 800bc54:	46bd      	mov	sp, r7
 800bc56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc5a:	4770      	bx	lr

0800bc5c <prvAllowIPPacketIPv4>:
 * @return Whether the packet should be processed or dropped.
 */
enum eFrameProcessingResult prvAllowIPPacketIPv4( const struct xIP_PACKET * const pxIPPacket,
                                                  const struct xNETWORK_BUFFER * const pxNetworkBuffer,
                                                  UBaseType_t uxHeaderLength )
{
 800bc5c:	b580      	push	{r7, lr}
 800bc5e:	b08a      	sub	sp, #40	@ 0x28
 800bc60:	af00      	add	r7, sp, #0
 800bc62:	60f8      	str	r0, [r7, #12]
 800bc64:	60b9      	str	r1, [r7, #8]
 800bc66:	607a      	str	r2, [r7, #4]
    eFrameProcessingResult_t eReturn = eProcessBuffer;
 800bc68:	2301      	movs	r3, #1
 800bc6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    #if ( ( ipconfigETHERNET_DRIVER_FILTERS_PACKETS == 0 ) || ( ipconfigDRIVER_INCLUDED_RX_IP_CHECKSUM == 0 ) )
        const IPHeader_t * pxIPHeader = &( pxIPPacket->xIPHeader );
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	330e      	adds	r3, #14
 800bc72:	623b      	str	r3, [r7, #32]
    #if ( ipconfigETHERNET_DRIVER_FILTERS_PACKETS == 0 )
    {
        /* In systems with a very small amount of RAM, it might be advantageous
         * to have incoming messages checked earlier, by the network card driver.
         * This method may decrease the usage of scarce network buffers. */
        uint32_t ulDestinationIPAddress = pxIPHeader->ulDestinationIPAddress;
 800bc74:	6a3b      	ldr	r3, [r7, #32]
 800bc76:	691b      	ldr	r3, [r3, #16]
 800bc78:	61fb      	str	r3, [r7, #28]
        uint32_t ulSourceIPAddress = pxIPHeader->ulSourceIPAddress;
 800bc7a:	6a3b      	ldr	r3, [r7, #32]
 800bc7c:	68db      	ldr	r3, [r3, #12]
 800bc7e:	61bb      	str	r3, [r7, #24]
        /* Get a reference to the endpoint that the packet was assigned to during pxEasyFit() */
        const NetworkEndPoint_t * pxEndPoint = pxNetworkBuffer->pxEndPoint;
 800bc80:	68bb      	ldr	r3, [r7, #8]
 800bc82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc84:	617b      	str	r3, [r7, #20]

        /* Ensure that the incoming packet is not fragmented because the stack
         * doesn't not support IP fragmentation. All but the last fragment coming in will have their
         * "more fragments" flag set and the last fragment will have a non-zero offset.
         * We need to drop the packet in either of those cases. */
        if( ( ( pxIPHeader->usFragmentOffset & ipFRAGMENT_OFFSET_BIT_MASK ) != 0U ) || ( ( pxIPHeader->usFragmentOffset & ipFRAGMENT_FLAGS_MORE_FRAGMENTS ) != 0U ) )
 800bc86:	6a3b      	ldr	r3, [r7, #32]
 800bc88:	88db      	ldrh	r3, [r3, #6]
 800bc8a:	b29b      	uxth	r3, r3
 800bc8c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d106      	bne.n	800bca2 <prvAllowIPPacketIPv4+0x46>
 800bc94:	6a3b      	ldr	r3, [r7, #32]
 800bc96:	88db      	ldrh	r3, [r3, #6]
 800bc98:	b29b      	uxth	r3, r3
 800bc9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d003      	beq.n	800bcaa <prvAllowIPPacketIPv4+0x4e>
        {
            /* Can not handle, fragmented packet. */
            eReturn = eReleaseBuffer;
 800bca2:	2300      	movs	r3, #0
 800bca4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bca8:	e09a      	b.n	800bde0 <prvAllowIPPacketIPv4+0x184>
        }

        /* Test if the length of the IP-header is between 20 and 60 bytes,
         * and if the IP-version is 4. */
        else if( ( pxIPHeader->ucVersionHeaderLength < ipIPV4_VERSION_HEADER_LENGTH_MIN ) ||
 800bcaa:	6a3b      	ldr	r3, [r7, #32]
 800bcac:	781b      	ldrb	r3, [r3, #0]
 800bcae:	2b44      	cmp	r3, #68	@ 0x44
 800bcb0:	d903      	bls.n	800bcba <prvAllowIPPacketIPv4+0x5e>
                 ( pxIPHeader->ucVersionHeaderLength > ipIPV4_VERSION_HEADER_LENGTH_MAX ) )
 800bcb2:	6a3b      	ldr	r3, [r7, #32]
 800bcb4:	781b      	ldrb	r3, [r3, #0]
        else if( ( pxIPHeader->ucVersionHeaderLength < ipIPV4_VERSION_HEADER_LENGTH_MIN ) ||
 800bcb6:	2b4f      	cmp	r3, #79	@ 0x4f
 800bcb8:	d903      	bls.n	800bcc2 <prvAllowIPPacketIPv4+0x66>
        {
            /* Can not handle, unknown or invalid header version. */
            eReturn = eReleaseBuffer;
 800bcba:	2300      	movs	r3, #0
 800bcbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bcc0:	e08e      	b.n	800bde0 <prvAllowIPPacketIPv4+0x184>
        }
        else if( ( xIsIPv4Loopback( ulDestinationIPAddress ) == pdTRUE ) ||
 800bcc2:	69f8      	ldr	r0, [r7, #28]
 800bcc4:	f7ff ffb2 	bl	800bc2c <xIsIPv4Loopback>
 800bcc8:	4603      	mov	r3, r0
 800bcca:	2b01      	cmp	r3, #1
 800bccc:	d005      	beq.n	800bcda <prvAllowIPPacketIPv4+0x7e>
                 ( xIsIPv4Loopback( ulSourceIPAddress ) == pdTRUE ) )
 800bcce:	69b8      	ldr	r0, [r7, #24]
 800bcd0:	f7ff ffac 	bl	800bc2c <xIsIPv4Loopback>
 800bcd4:	4603      	mov	r3, r0
        else if( ( xIsIPv4Loopback( ulDestinationIPAddress ) == pdTRUE ) ||
 800bcd6:	2b01      	cmp	r3, #1
 800bcd8:	d10b      	bne.n	800bcf2 <prvAllowIPPacketIPv4+0x96>
        {
            /* source OR destination is a loopback address. Make sure they BOTH are. */
            if( xBadIPv4Loopback( &( pxIPPacket->xIPHeader ) ) == pdTRUE )
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	330e      	adds	r3, #14
 800bcde:	4618      	mov	r0, r3
 800bce0:	f7ff ff7b 	bl	800bbda <xBadIPv4Loopback>
 800bce4:	4603      	mov	r3, r0
 800bce6:	2b01      	cmp	r3, #1
 800bce8:	d17a      	bne.n	800bde0 <prvAllowIPPacketIPv4+0x184>
            {
                /* The local loopback addresses must never appear outside a host. See RFC 1122
                 * section 3.2.1.3. */
                eReturn = eReleaseBuffer;
 800bcea:	2300      	movs	r3, #0
 800bcec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( xBadIPv4Loopback( &( pxIPPacket->xIPHeader ) ) == pdTRUE )
 800bcf0:	e076      	b.n	800bde0 <prvAllowIPPacketIPv4+0x184>
            }
        }
        else if( memcmp( xBroadcastMACAddress.ucBytes,
                         pxIPPacket->xEthernetHeader.xSourceAddress.ucBytes,
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	3306      	adds	r3, #6
        else if( memcmp( xBroadcastMACAddress.ucBytes,
 800bcf6:	2206      	movs	r2, #6
 800bcf8:	4619      	mov	r1, r3
 800bcfa:	4845      	ldr	r0, [pc, #276]	@ (800be10 <prvAllowIPPacketIPv4+0x1b4>)
 800bcfc:	f00c fe68 	bl	80189d0 <memcmp>
 800bd00:	4603      	mov	r3, r0
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d103      	bne.n	800bd0e <prvAllowIPPacketIPv4+0xb2>
                         sizeof( MACAddress_t ) ) == 0 )
        {
            /* Ethernet source is a broadcast address. Drop the packet. */
            eReturn = eReleaseBuffer;
 800bd06:	2300      	movs	r3, #0
 800bd08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bd0c:	e068      	b.n	800bde0 <prvAllowIPPacketIPv4+0x184>
        }
        else if( xIsIPv4Multicast( ulSourceIPAddress ) == pdTRUE )
 800bd0e:	69b8      	ldr	r0, [r7, #24]
 800bd10:	f7ff ff14 	bl	800bb3c <xIsIPv4Multicast>
 800bd14:	4603      	mov	r3, r0
 800bd16:	2b01      	cmp	r3, #1
 800bd18:	d103      	bne.n	800bd22 <prvAllowIPPacketIPv4+0xc6>
        {
            /* Source is a multicast IP address. Drop the packet in conformity with RFC 1112 section 7.2. */
            eReturn = eReleaseBuffer;
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bd20:	e05e      	b.n	800bde0 <prvAllowIPPacketIPv4+0x184>
        }

        /* Use ipv4_settings for filtering only after the endpoint is up,
         * so that DHCP packets that are exchanged for DHCP (example, DHCP unicast offers)
         * are not dropped/filtered. */
        else if( FreeRTOS_IsEndPointUp( pxEndPoint ) != pdFALSE )
 800bd22:	6978      	ldr	r0, [r7, #20]
 800bd24:	f7fe ffb8 	bl	800ac98 <FreeRTOS_IsEndPointUp>
 800bd28:	4603      	mov	r3, r0
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d03a      	beq.n	800bda4 <prvAllowIPPacketIPv4+0x148>
        {
            if(
                /* Not destined for the assigned endpoint IPv4 address? */
                ( ulDestinationIPAddress != pxEndPoint->ipv4_settings.ulIPAddress ) &&
 800bd2e:	697b      	ldr	r3, [r7, #20]
 800bd30:	681b      	ldr	r3, [r3, #0]
            if(
 800bd32:	69fa      	ldr	r2, [r7, #28]
 800bd34:	429a      	cmp	r2, r3
 800bd36:	d012      	beq.n	800bd5e <prvAllowIPPacketIPv4+0x102>
                /* Also not an IPv4 broadcast address ? */
                ( ulDestinationIPAddress != pxEndPoint->ipv4_settings.ulBroadcastAddress ) &&
 800bd38:	697b      	ldr	r3, [r7, #20]
 800bd3a:	695b      	ldr	r3, [r3, #20]
                ( ulDestinationIPAddress != pxEndPoint->ipv4_settings.ulIPAddress ) &&
 800bd3c:	69fa      	ldr	r2, [r7, #28]
 800bd3e:	429a      	cmp	r2, r3
 800bd40:	d00d      	beq.n	800bd5e <prvAllowIPPacketIPv4+0x102>
                ( ulDestinationIPAddress != pxEndPoint->ipv4_settings.ulBroadcastAddress ) &&
 800bd42:	69fb      	ldr	r3, [r7, #28]
 800bd44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd48:	d009      	beq.n	800bd5e <prvAllowIPPacketIPv4+0x102>
                ( ulDestinationIPAddress != FREERTOS_INADDR_BROADCAST ) &&
                /* And not an IPv4 multicast address ? */
                ( xIsIPv4Multicast( ulDestinationIPAddress ) == pdFALSE ) )
 800bd4a:	69f8      	ldr	r0, [r7, #28]
 800bd4c:	f7ff fef6 	bl	800bb3c <xIsIPv4Multicast>
 800bd50:	4603      	mov	r3, r0
                ( ulDestinationIPAddress != FREERTOS_INADDR_BROADCAST ) &&
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d103      	bne.n	800bd5e <prvAllowIPPacketIPv4+0x102>
            {
                /* Packet is not for this node, release it */
                eReturn = eReleaseBuffer;
 800bd56:	2300      	movs	r3, #0
 800bd58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bd5c:	e040      	b.n	800bde0 <prvAllowIPPacketIPv4+0x184>
            }
            /* Is the source address correct? */
            else if( ( ulSourceIPAddress == pxEndPoint->ipv4_settings.ulBroadcastAddress ) ||
 800bd5e:	697b      	ldr	r3, [r7, #20]
 800bd60:	695b      	ldr	r3, [r3, #20]
 800bd62:	69ba      	ldr	r2, [r7, #24]
 800bd64:	429a      	cmp	r2, r3
 800bd66:	d003      	beq.n	800bd70 <prvAllowIPPacketIPv4+0x114>
 800bd68:	69bb      	ldr	r3, [r7, #24]
 800bd6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd6e:	d103      	bne.n	800bd78 <prvAllowIPPacketIPv4+0x11c>
                     ( ulSourceIPAddress == FREERTOS_INADDR_BROADCAST ) )
            {
                /* The source address cannot be broadcast address. Replying to this
                 * packet may cause network storms. Drop the packet. */
                eReturn = eReleaseBuffer;
 800bd70:	2300      	movs	r3, #0
 800bd72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bd76:	e033      	b.n	800bde0 <prvAllowIPPacketIPv4+0x184>
            }
            else if( ( memcmp( xBroadcastMACAddress.ucBytes,
                               pxIPPacket->xEthernetHeader.xDestinationAddress.ucBytes,
 800bd78:	68fb      	ldr	r3, [r7, #12]
            else if( ( memcmp( xBroadcastMACAddress.ucBytes,
 800bd7a:	2206      	movs	r2, #6
 800bd7c:	4619      	mov	r1, r3
 800bd7e:	4824      	ldr	r0, [pc, #144]	@ (800be10 <prvAllowIPPacketIPv4+0x1b4>)
 800bd80:	f00c fe26 	bl	80189d0 <memcmp>
 800bd84:	4603      	mov	r3, r0
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d12a      	bne.n	800bde0 <prvAllowIPPacketIPv4+0x184>
                               sizeof( MACAddress_t ) ) == 0 ) &&
                     ( ulDestinationIPAddress != pxEndPoint->ipv4_settings.ulBroadcastAddress ) && ( ulDestinationIPAddress != FREERTOS_INADDR_BROADCAST ) )
 800bd8a:	697b      	ldr	r3, [r7, #20]
 800bd8c:	695b      	ldr	r3, [r3, #20]
                               sizeof( MACAddress_t ) ) == 0 ) &&
 800bd8e:	69fa      	ldr	r2, [r7, #28]
 800bd90:	429a      	cmp	r2, r3
 800bd92:	d025      	beq.n	800bde0 <prvAllowIPPacketIPv4+0x184>
                     ( ulDestinationIPAddress != pxEndPoint->ipv4_settings.ulBroadcastAddress ) && ( ulDestinationIPAddress != FREERTOS_INADDR_BROADCAST ) )
 800bd94:	69fb      	ldr	r3, [r7, #28]
 800bd96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd9a:	d021      	beq.n	800bde0 <prvAllowIPPacketIPv4+0x184>
            {
                /* Ethernet address is a broadcast address, but the IP address is not a
                 * broadcast address. */
                eReturn = eReleaseBuffer;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bda2:	e01d      	b.n	800bde0 <prvAllowIPPacketIPv4+0x184>
        {
            /* Endpoint is down */

            /* Check if the destination MAC address is a broadcast MAC address. */
            if( memcmp( xBroadcastMACAddress.ucBytes,
                        pxIPPacket->xEthernetHeader.xDestinationAddress.ucBytes,
 800bda4:	68fb      	ldr	r3, [r7, #12]
            if( memcmp( xBroadcastMACAddress.ucBytes,
 800bda6:	2206      	movs	r2, #6
 800bda8:	4619      	mov	r1, r3
 800bdaa:	4819      	ldr	r0, [pc, #100]	@ (800be10 <prvAllowIPPacketIPv4+0x1b4>)
 800bdac:	f00c fe10 	bl	80189d0 <memcmp>
 800bdb0:	4603      	mov	r3, r0
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d107      	bne.n	800bdc6 <prvAllowIPPacketIPv4+0x16a>
                        sizeof( MACAddress_t ) ) == 0 )
            {
                if( ulDestinationIPAddress != FREERTOS_INADDR_BROADCAST )
 800bdb6:	69fb      	ldr	r3, [r7, #28]
 800bdb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdbc:	d010      	beq.n	800bde0 <prvAllowIPPacketIPv4+0x184>
                {
                    /* Ethernet address is a broadcast address, but the IP address is not a
                     * broadcast address. */
                    eReturn = eReleaseBuffer;
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bdc4:	e00c      	b.n	800bde0 <prvAllowIPPacketIPv4+0x184>
             * forward to the IP layer any IP packets delivered to the client's
             * hardware address before the IP address is configured; DHCP servers
             * and BOOTP relay agents may not be able to deliver DHCP messages to
             * clients that cannot accept hardware unicast datagrams before the
             * TCP/IP software is configured. */
            else if( ( memcmp( pxEndPoint->xMACAddress.ucBytes,
 800bdc6:	697b      	ldr	r3, [r7, #20]
 800bdc8:	3338      	adds	r3, #56	@ 0x38
                               pxIPPacket->xEthernetHeader.xDestinationAddress.ucBytes,
 800bdca:	68f9      	ldr	r1, [r7, #12]
            else if( ( memcmp( pxEndPoint->xMACAddress.ucBytes,
 800bdcc:	2206      	movs	r2, #6
 800bdce:	4618      	mov	r0, r3
 800bdd0:	f00c fdfe 	bl	80189d0 <memcmp>
 800bdd4:	4603      	mov	r3, r0
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d002      	beq.n	800bde0 <prvAllowIPPacketIPv4+0x184>
                               sizeof( MACAddress_t ) ) != 0 ) )
            {
                /* The endpoint is not up, and the destination MAC address of the
                 * packet is not matching the endpoint's MAC address nor broadcast
                 * MAC address. Drop the packet. */
                eReturn = eReleaseBuffer;
 800bdda:	2300      	movs	r3, #0
 800bddc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }
    }
    #else /* if ( ipconfigDRIVER_INCLUDED_RX_IP_CHECKSUM == 0 ) */
    {
        if( eReturn == eProcessBuffer )
 800bde0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bde4:	2b01      	cmp	r3, #1
 800bde6:	d10d      	bne.n	800be04 <prvAllowIPPacketIPv4+0x1a8>
        {
            if( xCheckIPv4SizeFields( pxNetworkBuffer->pucEthernetBuffer, pxNetworkBuffer->xDataLength ) != pdPASS )
 800bde8:	68bb      	ldr	r3, [r7, #8]
 800bdea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bdec:	68bb      	ldr	r3, [r7, #8]
 800bdee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bdf0:	4619      	mov	r1, r3
 800bdf2:	4610      	mov	r0, r2
 800bdf4:	f7ff fe24 	bl	800ba40 <xCheckIPv4SizeFields>
 800bdf8:	4603      	mov	r3, r0
 800bdfa:	2b01      	cmp	r3, #1
 800bdfc:	d002      	beq.n	800be04 <prvAllowIPPacketIPv4+0x1a8>
            {
                /* Some of the length checks were not successful. */
                eReturn = eReleaseBuffer;
 800bdfe:	2300      	movs	r3, #0
 800be00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ( void ) pxNetworkBuffer;
        ( void ) uxHeaderLength;
    }
    #endif /* ipconfigDRIVER_INCLUDED_RX_IP_CHECKSUM == 0 */

    return eReturn;
 800be04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800be08:	4618      	mov	r0, r3
 800be0a:	3728      	adds	r7, #40	@ 0x28
 800be0c:	46bd      	mov	sp, r7
 800be0e:	bd80      	pop	{r7, pc}
 800be10:	08019d68 	.word	0x08019d68

0800be14 <prvCheckIP4HeaderOptions>:
 * @param[in] pxNetworkBuffer the network buffer that contains the packet.
 *
 * @return Either 'eProcessBuffer' or 'eReleaseBuffer'
 */
enum eFrameProcessingResult prvCheckIP4HeaderOptions( struct xNETWORK_BUFFER * const pxNetworkBuffer )
{
 800be14:	b580      	push	{r7, lr}
 800be16:	b08a      	sub	sp, #40	@ 0x28
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
    eFrameProcessingResult_t eReturn = eProcessBuffer;
 800be1c:	2301      	movs	r3, #1
 800be1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    #if ( ipconfigIP_PASS_PACKETS_WITH_IP_OPTIONS != 0 )
    {
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        IPHeader_t * pxIPHeader = ( ( IPHeader_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER ] ) );
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be26:	330e      	adds	r3, #14
 800be28:	623b      	str	r3, [r7, #32]

        /* All structs of headers expect a IP header size of 20 bytes
         * IP header options were included, we'll ignore them and cut them out. */
        size_t uxLength = ( size_t ) pxIPHeader->ucVersionHeaderLength;
 800be2a:	6a3b      	ldr	r3, [r7, #32]
 800be2c:	781b      	ldrb	r3, [r3, #0]
 800be2e:	61fb      	str	r3, [r7, #28]

        /* Check if the IP headers are acceptable and if it has our destination.
         * The lowest four bits of 'ucVersionHeaderLength' indicate the IP-header
         * length in multiples of 4. */
        size_t uxHeaderLength = ( size_t ) ( ( uxLength & 0x0FU ) << 2 );
 800be30:	69fb      	ldr	r3, [r7, #28]
 800be32:	009b      	lsls	r3, r3, #2
 800be34:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800be38:	61bb      	str	r3, [r7, #24]

        /* Number of bytes contained in IPv4 header options. */
        const size_t optlen = ( ( size_t ) uxHeaderLength ) - ipSIZE_OF_IPv4_HEADER;
 800be3a:	69bb      	ldr	r3, [r7, #24]
 800be3c:	3b14      	subs	r3, #20
 800be3e:	617b      	str	r3, [r7, #20]
        /* From: the previous start of UDP/ICMP/TCP data. */
        const uint8_t * pucSource = ( const uint8_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ sizeof( EthernetHeader_t ) + uxHeaderLength ] );
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800be44:	69bb      	ldr	r3, [r7, #24]
 800be46:	330e      	adds	r3, #14
 800be48:	4413      	add	r3, r2
 800be4a:	613b      	str	r3, [r7, #16]
        /* To: the usual start of UDP/ICMP/TCP data at offset 20 (decimal ) from IP header. */
        uint8_t * pucTarget = ( uint8_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ sizeof( EthernetHeader_t ) + ipSIZE_OF_IPv4_HEADER ] );
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be50:	3322      	adds	r3, #34	@ 0x22
 800be52:	60fb      	str	r3, [r7, #12]
        /* How many: total length minus the options and the lower headers. */
        const size_t xMoveLen = pxNetworkBuffer->xDataLength - ( optlen + ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_ETH_HEADER );
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800be58:	697b      	ldr	r3, [r7, #20]
 800be5a:	1ad3      	subs	r3, r2, r3
 800be5c:	3b22      	subs	r3, #34	@ 0x22
 800be5e:	60bb      	str	r3, [r7, #8]

        ( void ) memmove( pucTarget, pucSource, xMoveLen );
 800be60:	68ba      	ldr	r2, [r7, #8]
 800be62:	6939      	ldr	r1, [r7, #16]
 800be64:	68f8      	ldr	r0, [r7, #12]
 800be66:	f00c fdc3 	bl	80189f0 <memmove>
        pxNetworkBuffer->xDataLength -= optlen;
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800be6e:	697b      	ldr	r3, [r7, #20]
 800be70:	1ad2      	subs	r2, r2, r3
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	629a      	str	r2, [r3, #40]	@ 0x28
        /* Update the total length of the IP packet after removing options. */
        pxIPHeader->usLength = FreeRTOS_htons( FreeRTOS_ntohs( pxIPHeader->usLength ) - optlen );
 800be76:	6a3b      	ldr	r3, [r7, #32]
 800be78:	885b      	ldrh	r3, [r3, #2]
 800be7a:	b29a      	uxth	r2, r3
 800be7c:	697b      	ldr	r3, [r7, #20]
 800be7e:	b29b      	uxth	r3, r3
 800be80:	1ad3      	subs	r3, r2, r3
 800be82:	b29a      	uxth	r2, r3
 800be84:	6a3b      	ldr	r3, [r7, #32]
 800be86:	805a      	strh	r2, [r3, #2]

        /* Rewrite the Version/IHL byte to indicate that this packet has no IP options. */
        pxIPHeader->ucVersionHeaderLength = ( uint8_t ) ( ( pxIPHeader->ucVersionHeaderLength & 0xF0U ) | /* High nibble is the version. */
 800be88:	6a3b      	ldr	r3, [r7, #32]
 800be8a:	781b      	ldrb	r3, [r3, #0]
 800be8c:	f023 030f 	bic.w	r3, r3, #15
 800be90:	b2db      	uxtb	r3, r3
 800be92:	f043 0305 	orr.w	r3, r3, #5
 800be96:	b2da      	uxtb	r2, r3
 800be98:	6a3b      	ldr	r3, [r7, #32]
 800be9a:	701a      	strb	r2, [r3, #0]
         * IP-options will be dropped. */
        eReturn = eReleaseBuffer;
    }
    #endif /* if ( ipconfigIP_PASS_PACKETS_WITH_IP_OPTIONS != 0 ) */

    return eReturn;
 800be9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800bea0:	4618      	mov	r0, r3
 800bea2:	3728      	adds	r7, #40	@ 0x28
 800bea4:	46bd      	mov	sp, r7
 800bea6:	bd80      	pop	{r7, pc}

0800bea8 <FreeRTOS_inet_ntop4>:
 *         pcDestination, else a NULL is returned.
 */
const char * FreeRTOS_inet_ntop4( const void * pvSource,
                                  char * pcDestination,
                                  socklen_t uxSize )
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b088      	sub	sp, #32
 800beac:	af00      	add	r7, sp, #0
 800beae:	60f8      	str	r0, [r7, #12]
 800beb0:	60b9      	str	r1, [r7, #8]
 800beb2:	607a      	str	r2, [r7, #4]
    uint32_t ulIPAddress;
    void * pvCopyDest;
    const char * pcReturn;

    if( uxSize < 16U )
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	2b0f      	cmp	r3, #15
 800beb8:	d802      	bhi.n	800bec0 <FreeRTOS_inet_ntop4+0x18>
    {
        /* There must be space for "255.255.255.255". */
        pcReturn = NULL;
 800beba:	2300      	movs	r3, #0
 800bebc:	61fb      	str	r3, [r7, #28]
 800bebe:	e00e      	b.n	800bede <FreeRTOS_inet_ntop4+0x36>
    }
    else
    {
        pvCopyDest = ( void * ) &ulIPAddress;
 800bec0:	f107 0314 	add.w	r3, r7, #20
 800bec4:	61bb      	str	r3, [r7, #24]
        ( void ) memcpy( pvCopyDest, pvSource, sizeof( ulIPAddress ) );
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	461a      	mov	r2, r3
 800becc:	69bb      	ldr	r3, [r7, #24]
 800bece:	601a      	str	r2, [r3, #0]
        ( void ) FreeRTOS_inet_ntoa( ulIPAddress, pcDestination );
 800bed0:	697b      	ldr	r3, [r7, #20]
 800bed2:	68b9      	ldr	r1, [r7, #8]
 800bed4:	4618      	mov	r0, r3
 800bed6:	f001 fb77 	bl	800d5c8 <FreeRTOS_inet_ntoa>
        pcReturn = pcDestination;
 800beda:	68bb      	ldr	r3, [r7, #8]
 800bedc:	61fb      	str	r3, [r7, #28]
    }

    return pcReturn;
 800bede:	69fb      	ldr	r3, [r7, #28]
}
 800bee0:	4618      	mov	r0, r3
 800bee2:	3720      	adds	r7, #32
 800bee4:	46bd      	mov	sp, r7
 800bee6:	bd80      	pop	{r7, pc}

0800bee8 <xSend_UDP_Update_IPv4>:
 * @param[in] pxDestinationAddress The IPv4 socket address.
 * @return  Returns NULL, always.
 */
void * xSend_UDP_Update_IPv4( NetworkBufferDescriptor_t * pxNetworkBuffer,
                              const struct freertos_sockaddr * pxDestinationAddress )
{
 800bee8:	b480      	push	{r7}
 800beea:	b085      	sub	sp, #20
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]
 800bef0:	6039      	str	r1, [r7, #0]
    UDPPacket_t * pxUDPPacket;

    if( ( pxNetworkBuffer != NULL ) && ( pxDestinationAddress != NULL ) )
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d010      	beq.n	800bf1a <xSend_UDP_Update_IPv4+0x32>
 800bef8:	683b      	ldr	r3, [r7, #0]
 800befa:	2b00      	cmp	r3, #0
 800befc:	d00d      	beq.n	800bf1a <xSend_UDP_Update_IPv4+0x32>
    {
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxUDPPacket = ( ( UDPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf02:	60fb      	str	r3, [r7, #12]

        pxNetworkBuffer->xIPAddress.ulIP_IPv4 = pxDestinationAddress->sin_address.ulIP_IPv4;
 800bf04:	683b      	ldr	r3, [r7, #0]
 800bf06:	689a      	ldr	r2, [r3, #8]
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	615a      	str	r2, [r3, #20]
        /* Map the UDP packet onto the start of the frame. */
        pxUDPPacket->xEthernetHeader.usFrameType = ipIPv4_FRAME_TYPE;
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	2200      	movs	r2, #0
 800bf10:	731a      	strb	r2, [r3, #12]
 800bf12:	2200      	movs	r2, #0
 800bf14:	f042 0208 	orr.w	r2, r2, #8
 800bf18:	735a      	strb	r2, [r3, #13]
    }

    return NULL;
 800bf1a:	2300      	movs	r3, #0
}
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	3714      	adds	r7, #20
 800bf20:	46bd      	mov	sp, r7
 800bf22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf26:	4770      	bx	lr

0800bf28 <xRecv_Update_IPv4>:
 * @param[in] pxSourceAddress The IPv4 socket address.
 * @return  The Payload Offset.
 */
size_t xRecv_Update_IPv4( const NetworkBufferDescriptor_t * pxNetworkBuffer,
                          struct freertos_sockaddr * pxSourceAddress )
{
 800bf28:	b480      	push	{r7}
 800bf2a:	b085      	sub	sp, #20
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
 800bf30:	6039      	str	r1, [r7, #0]
    size_t uxPayloadOffset = 0;
 800bf32:	2300      	movs	r3, #0
 800bf34:	60fb      	str	r3, [r7, #12]

    if( ( pxNetworkBuffer != NULL ) && ( pxSourceAddress != NULL ) )
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d00d      	beq.n	800bf58 <xRecv_Update_IPv4+0x30>
 800bf3c:	683b      	ldr	r3, [r7, #0]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d00a      	beq.n	800bf58 <xRecv_Update_IPv4+0x30>
    {
        pxSourceAddress->sin_family = ( uint8_t ) FREERTOS_AF_INET;
 800bf42:	683b      	ldr	r3, [r7, #0]
 800bf44:	2202      	movs	r2, #2
 800bf46:	705a      	strb	r2, [r3, #1]
        pxSourceAddress->sin_address.ulIP_IPv4 = pxNetworkBuffer->xIPAddress.ulIP_IPv4;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	695a      	ldr	r2, [r3, #20]
 800bf4c:	683b      	ldr	r3, [r7, #0]
 800bf4e:	609a      	str	r2, [r3, #8]
        pxSourceAddress->sin_port = pxNetworkBuffer->usPort;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 800bf54:	683b      	ldr	r3, [r7, #0]
 800bf56:	805a      	strh	r2, [r3, #2]
    }

    uxPayloadOffset = ipUDP_PAYLOAD_OFFSET_IPv4;
 800bf58:	232a      	movs	r3, #42	@ 0x2a
 800bf5a:	60fb      	str	r3, [r7, #12]

    return uxPayloadOffset;
 800bf5c:	68fb      	ldr	r3, [r7, #12]
}
 800bf5e:	4618      	mov	r0, r3
 800bf60:	3714      	adds	r7, #20
 800bf62:	46bd      	mov	sp, r7
 800bf64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf68:	4770      	bx	lr

0800bf6a <vSetMultiCastIPv4MacAddress>:
 * @param[in] ulIPAddress IP address.
 * @param[out] pxMACAddress Pointer to MAC address.
 */
void vSetMultiCastIPv4MacAddress( uint32_t ulIPAddress,
                                  MACAddress_t * pxMACAddress )
{
 800bf6a:	b480      	push	{r7}
 800bf6c:	b085      	sub	sp, #20
 800bf6e:	af00      	add	r7, sp, #0
 800bf70:	6078      	str	r0, [r7, #4]
 800bf72:	6039      	str	r1, [r7, #0]
    uint32_t ulIP = FreeRTOS_ntohl( ulIPAddress );
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	60fb      	str	r3, [r7, #12]

    pxMACAddress->ucBytes[ 0 ] = ( uint8_t ) ipMULTICAST_MAC_ADDRESS_IPv4_0;
 800bf78:	683b      	ldr	r3, [r7, #0]
 800bf7a:	2201      	movs	r2, #1
 800bf7c:	701a      	strb	r2, [r3, #0]
    pxMACAddress->ucBytes[ 1 ] = ( uint8_t ) ipMULTICAST_MAC_ADDRESS_IPv4_1;
 800bf7e:	683b      	ldr	r3, [r7, #0]
 800bf80:	2200      	movs	r2, #0
 800bf82:	705a      	strb	r2, [r3, #1]
    pxMACAddress->ucBytes[ 2 ] = ( uint8_t ) ipMULTICAST_MAC_ADDRESS_IPv4_2;
 800bf84:	683b      	ldr	r3, [r7, #0]
 800bf86:	225e      	movs	r2, #94	@ 0x5e
 800bf88:	709a      	strb	r2, [r3, #2]
    pxMACAddress->ucBytes[ 3 ] = ( uint8_t ) ( ( ulIP >> 16 ) & 0x7fU ); /* Use 7 bits. */
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	0c1b      	lsrs	r3, r3, #16
 800bf8e:	b2db      	uxtb	r3, r3
 800bf90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bf94:	b2da      	uxtb	r2, r3
 800bf96:	683b      	ldr	r3, [r7, #0]
 800bf98:	70da      	strb	r2, [r3, #3]
    pxMACAddress->ucBytes[ 4 ] = ( uint8_t ) ( ( ulIP >> 8 ) & 0xffU );  /* Use 8 bits. */
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	0a1b      	lsrs	r3, r3, #8
 800bf9e:	b2da      	uxtb	r2, r3
 800bfa0:	683b      	ldr	r3, [r7, #0]
 800bfa2:	711a      	strb	r2, [r3, #4]
    pxMACAddress->ucBytes[ 5 ] = ( uint8_t ) ( ( ulIP ) & 0xffU );       /* Use 8 bits. */
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	b2da      	uxtb	r2, r3
 800bfa8:	683b      	ldr	r3, [r7, #0]
 800bfaa:	715a      	strb	r2, [r3, #5]
}
 800bfac:	bf00      	nop
 800bfae:	3714      	adds	r7, #20
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb6:	4770      	bx	lr

0800bfb8 <FreeRTOS_FillEndPoint>:
                                const uint8_t ucIPAddress[ ipIP_ADDRESS_LENGTH_BYTES ],
                                const uint8_t ucNetMask[ ipIP_ADDRESS_LENGTH_BYTES ],
                                const uint8_t ucGatewayAddress[ ipIP_ADDRESS_LENGTH_BYTES ],
                                const uint8_t ucDNSServerAddress[ ipIP_ADDRESS_LENGTH_BYTES ],
                                const uint8_t ucMACAddress[ ipMAC_ADDRESS_LENGTH_BYTES ] )
    {
 800bfb8:	b580      	push	{r7, lr}
 800bfba:	b086      	sub	sp, #24
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	60f8      	str	r0, [r7, #12]
 800bfc0:	60b9      	str	r1, [r7, #8]
 800bfc2:	607a      	str	r2, [r7, #4]
 800bfc4:	603b      	str	r3, [r7, #0]
        uint32_t ulIPAddress;

        if( ( pxNetworkInterface == NULL ) || ( pxEndPoint == NULL ) )
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d076      	beq.n	800c0ba <FreeRTOS_FillEndPoint+0x102>
 800bfcc:	68bb      	ldr	r3, [r7, #8]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d073      	beq.n	800c0ba <FreeRTOS_FillEndPoint+0x102>
             * The user must make sure that the object pointed to by 'pxEndPoint'
             * will remain to exist. */

            /* As the endpoint might be part of a linked list,
             * protect the field pxNext from being overwritten. */
            NetworkEndPoint_t * pxNext = pxEndPoint->pxNext;
 800bfd2:	68bb      	ldr	r3, [r7, #8]
 800bfd4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800bfd8:	617b      	str	r3, [r7, #20]
            ( void ) memset( pxEndPoint, 0, sizeof( *pxEndPoint ) );
 800bfda:	22ac      	movs	r2, #172	@ 0xac
 800bfdc:	2100      	movs	r1, #0
 800bfde:	68b8      	ldr	r0, [r7, #8]
 800bfe0:	f00c fd20 	bl	8018a24 <memset>
            pxEndPoint->pxNext = pxNext;
 800bfe4:	68bb      	ldr	r3, [r7, #8]
 800bfe6:	697a      	ldr	r2, [r7, #20]
 800bfe8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

            ulIPAddress = FreeRTOS_inet_addr_quick( ucIPAddress[ 0 ], ucIPAddress[ 1 ], ucIPAddress[ 2 ], ucIPAddress[ 3 ] );
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	781b      	ldrb	r3, [r3, #0]
 800bff0:	061a      	lsls	r2, r3, #24
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	3301      	adds	r3, #1
 800bff6:	781b      	ldrb	r3, [r3, #0]
 800bff8:	041b      	lsls	r3, r3, #16
 800bffa:	431a      	orrs	r2, r3
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	3302      	adds	r3, #2
 800c000:	781b      	ldrb	r3, [r3, #0]
 800c002:	021b      	lsls	r3, r3, #8
 800c004:	4313      	orrs	r3, r2
 800c006:	687a      	ldr	r2, [r7, #4]
 800c008:	3203      	adds	r2, #3
 800c00a:	7812      	ldrb	r2, [r2, #0]
 800c00c:	4313      	orrs	r3, r2
 800c00e:	613b      	str	r3, [r7, #16]
            pxEndPoint->ipv4_settings.ulNetMask = FreeRTOS_inet_addr_quick( ucNetMask[ 0 ], ucNetMask[ 1 ], ucNetMask[ 2 ], ucNetMask[ 3 ] );
 800c010:	683b      	ldr	r3, [r7, #0]
 800c012:	781b      	ldrb	r3, [r3, #0]
 800c014:	061a      	lsls	r2, r3, #24
 800c016:	683b      	ldr	r3, [r7, #0]
 800c018:	3301      	adds	r3, #1
 800c01a:	781b      	ldrb	r3, [r3, #0]
 800c01c:	041b      	lsls	r3, r3, #16
 800c01e:	431a      	orrs	r2, r3
 800c020:	683b      	ldr	r3, [r7, #0]
 800c022:	3302      	adds	r3, #2
 800c024:	781b      	ldrb	r3, [r3, #0]
 800c026:	021b      	lsls	r3, r3, #8
 800c028:	4313      	orrs	r3, r2
 800c02a:	683a      	ldr	r2, [r7, #0]
 800c02c:	3203      	adds	r2, #3
 800c02e:	7812      	ldrb	r2, [r2, #0]
 800c030:	431a      	orrs	r2, r3
 800c032:	68bb      	ldr	r3, [r7, #8]
 800c034:	605a      	str	r2, [r3, #4]
            pxEndPoint->ipv4_settings.ulGatewayAddress = FreeRTOS_inet_addr_quick( ucGatewayAddress[ 0 ], ucGatewayAddress[ 1 ], ucGatewayAddress[ 2 ], ucGatewayAddress[ 3 ] );
 800c036:	6a3b      	ldr	r3, [r7, #32]
 800c038:	781b      	ldrb	r3, [r3, #0]
 800c03a:	061a      	lsls	r2, r3, #24
 800c03c:	6a3b      	ldr	r3, [r7, #32]
 800c03e:	3301      	adds	r3, #1
 800c040:	781b      	ldrb	r3, [r3, #0]
 800c042:	041b      	lsls	r3, r3, #16
 800c044:	431a      	orrs	r2, r3
 800c046:	6a3b      	ldr	r3, [r7, #32]
 800c048:	3302      	adds	r3, #2
 800c04a:	781b      	ldrb	r3, [r3, #0]
 800c04c:	021b      	lsls	r3, r3, #8
 800c04e:	4313      	orrs	r3, r2
 800c050:	6a3a      	ldr	r2, [r7, #32]
 800c052:	3203      	adds	r2, #3
 800c054:	7812      	ldrb	r2, [r2, #0]
 800c056:	431a      	orrs	r2, r3
 800c058:	68bb      	ldr	r3, [r7, #8]
 800c05a:	609a      	str	r2, [r3, #8]
            pxEndPoint->ipv4_settings.ulDNSServerAddresses[ 0 ] = FreeRTOS_inet_addr_quick( ucDNSServerAddress[ 0 ], ucDNSServerAddress[ 1 ], ucDNSServerAddress[ 2 ], ucDNSServerAddress[ 3 ] );
 800c05c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c05e:	781b      	ldrb	r3, [r3, #0]
 800c060:	061a      	lsls	r2, r3, #24
 800c062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c064:	3301      	adds	r3, #1
 800c066:	781b      	ldrb	r3, [r3, #0]
 800c068:	041b      	lsls	r3, r3, #16
 800c06a:	431a      	orrs	r2, r3
 800c06c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c06e:	3302      	adds	r3, #2
 800c070:	781b      	ldrb	r3, [r3, #0]
 800c072:	021b      	lsls	r3, r3, #8
 800c074:	4313      	orrs	r3, r2
 800c076:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c078:	3203      	adds	r2, #3
 800c07a:	7812      	ldrb	r2, [r2, #0]
 800c07c:	431a      	orrs	r2, r3
 800c07e:	68bb      	ldr	r3, [r7, #8]
 800c080:	60da      	str	r2, [r3, #12]
            pxEndPoint->ipv4_settings.ulBroadcastAddress = ulIPAddress | ~( pxEndPoint->ipv4_settings.ulNetMask );
 800c082:	68bb      	ldr	r3, [r7, #8]
 800c084:	685b      	ldr	r3, [r3, #4]
 800c086:	43da      	mvns	r2, r3
 800c088:	693b      	ldr	r3, [r7, #16]
 800c08a:	431a      	orrs	r2, r3
 800c08c:	68bb      	ldr	r3, [r7, #8]
 800c08e:	615a      	str	r2, [r3, #20]

            /* Copy the current values to the default values. */
            ( void ) memcpy( &( pxEndPoint->ipv4_defaults ), &( pxEndPoint->ipv4_settings ), sizeof( pxEndPoint->ipv4_defaults ) );
 800c090:	68bb      	ldr	r3, [r7, #8]
 800c092:	331c      	adds	r3, #28
 800c094:	68b9      	ldr	r1, [r7, #8]
 800c096:	221c      	movs	r2, #28
 800c098:	4618      	mov	r0, r3
 800c09a:	f00c fd9e 	bl	8018bda <memcpy>

            /* The default IP-address will be used in case DHCP is not used, or also if DHCP has failed, or
             * when the user chooses to use the default IP-address. */
            pxEndPoint->ipv4_defaults.ulIPAddress = ulIPAddress;
 800c09e:	68bb      	ldr	r3, [r7, #8]
 800c0a0:	693a      	ldr	r2, [r7, #16]
 800c0a2:	61da      	str	r2, [r3, #28]

            /* The field 'ipv4_settings.ulIPAddress' will be set later on. */

            ( void ) memcpy( pxEndPoint->xMACAddress.ucBytes, ucMACAddress, sizeof( pxEndPoint->xMACAddress ) );
 800c0a4:	68bb      	ldr	r3, [r7, #8]
 800c0a6:	3338      	adds	r3, #56	@ 0x38
 800c0a8:	2206      	movs	r2, #6
 800c0aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c0ac:	4618      	mov	r0, r3
 800c0ae:	f00c fd94 	bl	8018bda <memcpy>
            ( void ) FreeRTOS_AddEndPoint( pxNetworkInterface, pxEndPoint );
 800c0b2:	68b9      	ldr	r1, [r7, #8]
 800c0b4:	68f8      	ldr	r0, [r7, #12]
 800c0b6:	f000 f827 	bl	800c108 <FreeRTOS_AddEndPoint>
        }
    }
 800c0ba:	bf00      	nop
 800c0bc:	3718      	adds	r7, #24
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	bd80      	pop	{r7, pc}
	...

0800c0c4 <FreeRTOS_AddNetworkInterface>:
 * @param[in] pxInterface The address of the new interface.
 *
 * @return The value of the parameter 'pxInterface'.
 */
    NetworkInterface_t * FreeRTOS_AddNetworkInterface( NetworkInterface_t * pxInterface )
    {
 800c0c4:	b480      	push	{r7}
 800c0c6:	b085      	sub	sp, #20
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	6078      	str	r0, [r7, #4]
        configASSERT( pxNetworkInterfaces == NULL );
 800c0cc:	4b0d      	ldr	r3, [pc, #52]	@ (800c104 <FreeRTOS_AddNetworkInterface+0x40>)
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d00d      	beq.n	800c0f0 <FreeRTOS_AddNetworkInterface+0x2c>
	__asm volatile
 800c0d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0d8:	b672      	cpsid	i
 800c0da:	f383 8811 	msr	BASEPRI, r3
 800c0de:	f3bf 8f6f 	isb	sy
 800c0e2:	f3bf 8f4f 	dsb	sy
 800c0e6:	b662      	cpsie	i
 800c0e8:	60fb      	str	r3, [r7, #12]
}
 800c0ea:	bf00      	nop
 800c0ec:	bf00      	nop
 800c0ee:	e7fd      	b.n	800c0ec <FreeRTOS_AddNetworkInterface+0x28>
        pxNetworkInterfaces = pxInterface;
 800c0f0:	4a04      	ldr	r2, [pc, #16]	@ (800c104 <FreeRTOS_AddNetworkInterface+0x40>)
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	6013      	str	r3, [r2, #0]
        return pxInterface;
 800c0f6:	687b      	ldr	r3, [r7, #4]
    }
 800c0f8:	4618      	mov	r0, r3
 800c0fa:	3714      	adds	r7, #20
 800c0fc:	46bd      	mov	sp, r7
 800c0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c102:	4770      	bx	lr
 800c104:	200025dc 	.word	0x200025dc

0800c108 <FreeRTOS_AddEndPoint>:
 *
 * @return The value of the parameter 'pxEndPoint'.
 */
    static NetworkEndPoint_t * FreeRTOS_AddEndPoint( NetworkInterface_t * pxInterface,
                                                     NetworkEndPoint_t * pxEndPoint )
    {
 800c108:	b480      	push	{r7}
 800c10a:	b085      	sub	sp, #20
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
 800c110:	6039      	str	r1, [r7, #0]
        /* This code is in backward-compatibility mode.
         * Only one end-point is allowed, make sure that
         * no end-point has been defined yet. */
        configASSERT( pxNetworkEndPoints == NULL );
 800c112:	4b13      	ldr	r3, [pc, #76]	@ (800c160 <FreeRTOS_AddEndPoint+0x58>)
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d00d      	beq.n	800c136 <FreeRTOS_AddEndPoint+0x2e>
	__asm volatile
 800c11a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c11e:	b672      	cpsid	i
 800c120:	f383 8811 	msr	BASEPRI, r3
 800c124:	f3bf 8f6f 	isb	sy
 800c128:	f3bf 8f4f 	dsb	sy
 800c12c:	b662      	cpsie	i
 800c12e:	60fb      	str	r3, [r7, #12]
}
 800c130:	bf00      	nop
 800c132:	bf00      	nop
 800c134:	e7fd      	b.n	800c132 <FreeRTOS_AddEndPoint+0x2a>

        /* This end point will go to the end of the list, so there is no pxNext
         * yet. */
        pxEndPoint->pxNext = NULL;
 800c136:	683b      	ldr	r3, [r7, #0]
 800c138:	2200      	movs	r2, #0
 800c13a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

        /* Double link between the NetworkInterface_t that is using the addressing
         * defined by this NetworkEndPoint_t structure. */
        pxEndPoint->pxNetworkInterface = pxInterface;
 800c13e:	683b      	ldr	r3, [r7, #0]
 800c140:	687a      	ldr	r2, [r7, #4]
 800c142:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

        pxInterface->pxEndPoint = pxEndPoint;
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	683a      	ldr	r2, [r7, #0]
 800c14a:	621a      	str	r2, [r3, #32]

        /* No other end points are defined yet - so this is the first in the
         * list. */
        pxNetworkEndPoints = pxEndPoint;
 800c14c:	4a04      	ldr	r2, [pc, #16]	@ (800c160 <FreeRTOS_AddEndPoint+0x58>)
 800c14e:	683b      	ldr	r3, [r7, #0]
 800c150:	6013      	str	r3, [r2, #0]

        return pxEndPoint;
 800c152:	683b      	ldr	r3, [r7, #0]
    }
 800c154:	4618      	mov	r0, r3
 800c156:	3714      	adds	r7, #20
 800c158:	46bd      	mov	sp, r7
 800c15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15e:	4770      	bx	lr
 800c160:	200025d8 	.word	0x200025d8

0800c164 <FreeRTOS_FindEndPointOnIP_IPv4>:
 * @param[in] ulIPAddress The IP-address of interest, or 0 if any IPv4 end-point may be returned.
 *
 * @return The end-point found or NULL.
 */
    NetworkEndPoint_t * FreeRTOS_FindEndPointOnIP_IPv4( uint32_t ulIPAddress )
    {
 800c164:	b480      	push	{r7}
 800c166:	b085      	sub	sp, #20
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
        NetworkEndPoint_t * pxResult = NULL;
 800c16c:	2300      	movs	r3, #0
 800c16e:	60fb      	str	r3, [r7, #12]

        ( void ) ulIPAddress;

        if( ( ulIPAddress == 0U ) || ( pxNetworkEndPoints->ipv4_settings.ulIPAddress == ulIPAddress ) )
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	2b00      	cmp	r3, #0
 800c174:	d005      	beq.n	800c182 <FreeRTOS_FindEndPointOnIP_IPv4+0x1e>
 800c176:	4b08      	ldr	r3, [pc, #32]	@ (800c198 <FreeRTOS_FindEndPointOnIP_IPv4+0x34>)
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	687a      	ldr	r2, [r7, #4]
 800c17e:	429a      	cmp	r2, r3
 800c180:	d102      	bne.n	800c188 <FreeRTOS_FindEndPointOnIP_IPv4+0x24>
        {
            pxResult = pxNetworkEndPoints;
 800c182:	4b05      	ldr	r3, [pc, #20]	@ (800c198 <FreeRTOS_FindEndPointOnIP_IPv4+0x34>)
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	60fb      	str	r3, [r7, #12]
        }

        return pxResult;
 800c188:	68fb      	ldr	r3, [r7, #12]
    }
 800c18a:	4618      	mov	r0, r3
 800c18c:	3714      	adds	r7, #20
 800c18e:	46bd      	mov	sp, r7
 800c190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c194:	4770      	bx	lr
 800c196:	bf00      	nop
 800c198:	200025d8 	.word	0x200025d8

0800c19c <FreeRTOS_FindEndPointOnMAC>:
 *
 * @return The end-point that has the given MAC-address.
 */
    NetworkEndPoint_t * FreeRTOS_FindEndPointOnMAC( const MACAddress_t * pxMACAddress,
                                                    const NetworkInterface_t * pxInterface )
    {
 800c19c:	b580      	push	{r7, lr}
 800c19e:	b084      	sub	sp, #16
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	6078      	str	r0, [r7, #4]
 800c1a4:	6039      	str	r1, [r7, #0]
        NetworkEndPoint_t * pxResult = NULL;
 800c1a6:	2300      	movs	r3, #0
 800c1a8:	60fb      	str	r3, [r7, #12]

        ( void ) pxMACAddress;
        ( void ) pxInterface;

        if( ( pxMACAddress != NULL ) && ( memcmp( pxNetworkEndPoints->xMACAddress.ucBytes, pxMACAddress->ucBytes, ipMAC_ADDRESS_LENGTH_BYTES ) == 0 ) )
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d00d      	beq.n	800c1cc <FreeRTOS_FindEndPointOnMAC+0x30>
 800c1b0:	4b09      	ldr	r3, [pc, #36]	@ (800c1d8 <FreeRTOS_FindEndPointOnMAC+0x3c>)
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	3338      	adds	r3, #56	@ 0x38
 800c1b6:	6879      	ldr	r1, [r7, #4]
 800c1b8:	2206      	movs	r2, #6
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	f00c fc08 	bl	80189d0 <memcmp>
 800c1c0:	4603      	mov	r3, r0
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d102      	bne.n	800c1cc <FreeRTOS_FindEndPointOnMAC+0x30>
        {
            pxResult = pxNetworkEndPoints;
 800c1c6:	4b04      	ldr	r3, [pc, #16]	@ (800c1d8 <FreeRTOS_FindEndPointOnMAC+0x3c>)
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	60fb      	str	r3, [r7, #12]
        }

        return pxResult;
 800c1cc:	68fb      	ldr	r3, [r7, #12]
    }
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	3710      	adds	r7, #16
 800c1d2:	46bd      	mov	sp, r7
 800c1d4:	bd80      	pop	{r7, pc}
 800c1d6:	bf00      	nop
 800c1d8:	200025d8 	.word	0x200025d8

0800c1dc <FreeRTOS_FindEndPointOnNetMask>:
 * @param[in] ulIPAddress The IP-address for which an end-point is looked-up.
 *
 * @return An end-point that has the same network mask as the given IP-address.
 */
    NetworkEndPoint_t * FreeRTOS_FindEndPointOnNetMask( uint32_t ulIPAddress )
    {
 800c1dc:	b580      	push	{r7, lr}
 800c1de:	b082      	sub	sp, #8
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	6078      	str	r0, [r7, #4]
        return FreeRTOS_InterfaceEndPointOnNetMask( NULL, ulIPAddress );
 800c1e4:	6879      	ldr	r1, [r7, #4]
 800c1e6:	2000      	movs	r0, #0
 800c1e8:	f000 f83c 	bl	800c264 <FreeRTOS_InterfaceEndPointOnNetMask>
 800c1ec:	4603      	mov	r3, r0
    }
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	3708      	adds	r7, #8
 800c1f2:	46bd      	mov	sp, r7
 800c1f4:	bd80      	pop	{r7, pc}
	...

0800c1f8 <FreeRTOS_FindGateWay>:
 * @param[in] xIPType The type of Gateway to look for ( ipTYPE_IPv4 or ipTYPE_IPv6 ).
 *
 * @return The end-point that will lead to the gateway, or NULL when no gateway was found.
 */
    NetworkEndPoint_t * FreeRTOS_FindGateWay( BaseType_t xIPType )
    {
 800c1f8:	b480      	push	{r7}
 800c1fa:	b085      	sub	sp, #20
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
        NetworkEndPoint_t * pxReturn = NULL;
 800c200:	2300      	movs	r3, #0
 800c202:	60fb      	str	r3, [r7, #12]

        ( void ) xIPType;

        if( pxNetworkEndPoints != NULL )
 800c204:	4b09      	ldr	r3, [pc, #36]	@ (800c22c <FreeRTOS_FindGateWay+0x34>)
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d007      	beq.n	800c21c <FreeRTOS_FindGateWay+0x24>
        {
            if( pxNetworkEndPoints->ipv4_settings.ulGatewayAddress != 0U )
 800c20c:	4b07      	ldr	r3, [pc, #28]	@ (800c22c <FreeRTOS_FindGateWay+0x34>)
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	689b      	ldr	r3, [r3, #8]
 800c212:	2b00      	cmp	r3, #0
 800c214:	d002      	beq.n	800c21c <FreeRTOS_FindGateWay+0x24>
            {
                pxReturn = pxNetworkEndPoints;
 800c216:	4b05      	ldr	r3, [pc, #20]	@ (800c22c <FreeRTOS_FindGateWay+0x34>)
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	60fb      	str	r3, [r7, #12]
            }
        }

        return pxReturn;
 800c21c:	68fb      	ldr	r3, [r7, #12]
    }
 800c21e:	4618      	mov	r0, r3
 800c220:	3714      	adds	r7, #20
 800c222:	46bd      	mov	sp, r7
 800c224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c228:	4770      	bx	lr
 800c22a:	bf00      	nop
 800c22c:	200025d8 	.word	0x200025d8

0800c230 <FreeRTOS_FirstEndPoint>:
 *
 * @return The first end-point that is found to the interface, or NULL when the
 *         interface doesn't have any end-point yet.
 */
    NetworkEndPoint_t * FreeRTOS_FirstEndPoint( const NetworkInterface_t * pxInterface )
    {
 800c230:	b480      	push	{r7}
 800c232:	b083      	sub	sp, #12
 800c234:	af00      	add	r7, sp, #0
 800c236:	6078      	str	r0, [r7, #4]
        ( void ) pxInterface;

        /* ipconfigCOMPATIBLE_WITH_SINGLE is defined and this is the simplified version:
         * only one interface and one end-point is defined. */
        return pxNetworkEndPoints;
 800c238:	4b03      	ldr	r3, [pc, #12]	@ (800c248 <FreeRTOS_FirstEndPoint+0x18>)
 800c23a:	681b      	ldr	r3, [r3, #0]
    }
 800c23c:	4618      	mov	r0, r3
 800c23e:	370c      	adds	r7, #12
 800c240:	46bd      	mov	sp, r7
 800c242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c246:	4770      	bx	lr
 800c248:	200025d8 	.word	0x200025d8

0800c24c <FreeRTOS_FirstNetworkInterface>:
 * @brief Get the first Network Interface, or NULL if none has been added.
 *
 * @return The first interface, or NULL if none has been added
 */
    NetworkInterface_t * FreeRTOS_FirstNetworkInterface( void )
    {
 800c24c:	b480      	push	{r7}
 800c24e:	af00      	add	r7, sp, #0
        /* ipconfigCOMPATIBLE_WITH_SINGLE is defined: only one interface and
         * one end-point is defined. */
        return pxNetworkInterfaces;
 800c250:	4b03      	ldr	r3, [pc, #12]	@ (800c260 <FreeRTOS_FirstNetworkInterface+0x14>)
 800c252:	681b      	ldr	r3, [r3, #0]
    }
 800c254:	4618      	mov	r0, r3
 800c256:	46bd      	mov	sp, r7
 800c258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c25c:	4770      	bx	lr
 800c25e:	bf00      	nop
 800c260:	200025dc 	.word	0x200025dc

0800c264 <FreeRTOS_InterfaceEndPointOnNetMask>:
 *
 * @return An end-point that has the same network mask as the given IP-address.
 */
    NetworkEndPoint_t * FreeRTOS_InterfaceEndPointOnNetMask( const NetworkInterface_t * pxInterface,
                                                             uint32_t ulIPAddress )
    {
 800c264:	b480      	push	{r7}
 800c266:	b085      	sub	sp, #20
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]
 800c26c:	6039      	str	r1, [r7, #0]
        NetworkEndPoint_t * pxResult = NULL;
 800c26e:	2300      	movs	r3, #0
 800c270:	60fb      	str	r3, [r7, #12]

        ( void ) pxInterface;

        if( ( ( ulIPAddress ^ pxNetworkEndPoints->ipv4_settings.ulIPAddress ) & pxNetworkEndPoints->ipv4_settings.ulNetMask ) == 0U )
 800c272:	4b0a      	ldr	r3, [pc, #40]	@ (800c29c <FreeRTOS_InterfaceEndPointOnNetMask+0x38>)
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	681a      	ldr	r2, [r3, #0]
 800c278:	683b      	ldr	r3, [r7, #0]
 800c27a:	405a      	eors	r2, r3
 800c27c:	4b07      	ldr	r3, [pc, #28]	@ (800c29c <FreeRTOS_InterfaceEndPointOnNetMask+0x38>)
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	685b      	ldr	r3, [r3, #4]
 800c282:	4013      	ands	r3, r2
 800c284:	2b00      	cmp	r3, #0
 800c286:	d102      	bne.n	800c28e <FreeRTOS_InterfaceEndPointOnNetMask+0x2a>
        {
            pxResult = pxNetworkEndPoints;
 800c288:	4b04      	ldr	r3, [pc, #16]	@ (800c29c <FreeRTOS_InterfaceEndPointOnNetMask+0x38>)
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	60fb      	str	r3, [r7, #12]
        }

        return pxResult;
 800c28e:	68fb      	ldr	r3, [r7, #12]
    }
 800c290:	4618      	mov	r0, r3
 800c292:	3714      	adds	r7, #20
 800c294:	46bd      	mov	sp, r7
 800c296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c29a:	4770      	bx	lr
 800c29c:	200025d8 	.word	0x200025d8

0800c2a0 <FreeRTOS_MatchingEndpoint>:
 *
 * @return The end-point that should handle the incoming Ethernet packet.
 */
    NetworkEndPoint_t * FreeRTOS_MatchingEndpoint( const NetworkInterface_t * pxNetworkInterface,
                                                   const uint8_t * pucEthernetBuffer )
    {
 800c2a0:	b480      	push	{r7}
 800c2a2:	b083      	sub	sp, #12
 800c2a4:	af00      	add	r7, sp, #0
 800c2a6:	6078      	str	r0, [r7, #4]
 800c2a8:	6039      	str	r1, [r7, #0]
        ( void ) pxNetworkInterface;
        ( void ) pucEthernetBuffer;

        /* ipconfigCOMPATIBLE_WITH_SINGLE is defined: only one interface and
         * one end-point is defined. */
        return pxNetworkEndPoints;
 800c2aa:	4b04      	ldr	r3, [pc, #16]	@ (800c2bc <FreeRTOS_MatchingEndpoint+0x1c>)
 800c2ac:	681b      	ldr	r3, [r3, #0]
    }
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	370c      	adds	r7, #12
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b8:	4770      	bx	lr
 800c2ba:	bf00      	nop
 800c2bc:	200025d8 	.word	0x200025d8

0800c2c0 <FreeRTOS_NextEndPoint>:
 *
 * @return NULL because ipconfigCOMPATIBLE_WITH_SINGLE is defined.
 */
    NetworkEndPoint_t * FreeRTOS_NextEndPoint( const NetworkInterface_t * pxInterface,
                                               NetworkEndPoint_t * pxEndPoint )
    {
 800c2c0:	b480      	push	{r7}
 800c2c2:	b083      	sub	sp, #12
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
 800c2c8:	6039      	str	r1, [r7, #0]
        ( void ) pxInterface;
        ( void ) pxEndPoint;

        return NULL;
 800c2ca:	2300      	movs	r3, #0
    }
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	370c      	adds	r7, #12
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d6:	4770      	bx	lr

0800c2d8 <FreeRTOS_NextNetworkInterface>:
 * @brief Get the next interface.
 *
 * @return NULL because ipconfigCOMPATIBLE_WITH_SINGLE is defined.
 */
    NetworkInterface_t * FreeRTOS_NextNetworkInterface( const NetworkInterface_t * pxInterface )
    {
 800c2d8:	b480      	push	{r7}
 800c2da:	b083      	sub	sp, #12
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	6078      	str	r0, [r7, #4]
        ( void ) pxInterface;

        return NULL;
 800c2e0:	2300      	movs	r3, #0
    }
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	370c      	adds	r7, #12
 800c2e6:	46bd      	mov	sp, r7
 800c2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ec:	4770      	bx	lr

0800c2ee <xCheckRequiresResolution>:
 * @param[in] pxNetworkBuffer The network buffer with the packet to be checked.
 *
 * @return pdTRUE if the packet needs resolution, pdFALSE otherwise.
 */
BaseType_t xCheckRequiresResolution( const NetworkBufferDescriptor_t * pxNetworkBuffer )
{
 800c2ee:	b580      	push	{r7, lr}
 800c2f0:	b084      	sub	sp, #16
 800c2f2:	af00      	add	r7, sp, #0
 800c2f4:	6078      	str	r0, [r7, #4]
    BaseType_t xNeedsResolution = pdFALSE;
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	60fb      	str	r3, [r7, #12]

    switch( uxIPHeaderSizePacket( pxNetworkBuffer ) )
 800c2fa:	6878      	ldr	r0, [r7, #4]
 800c2fc:	f7fe fd12 	bl	800ad24 <uxIPHeaderSizePacket>
 800c300:	4603      	mov	r3, r0
 800c302:	2b14      	cmp	r3, #20
 800c304:	d104      	bne.n	800c310 <xCheckRequiresResolution+0x22>
    {
        #if ( ipconfigUSE_IPv4 != 0 )
            case ipSIZE_OF_IPv4_HEADER:
                xNeedsResolution = xCheckRequiresARPResolution( pxNetworkBuffer );
 800c306:	6878      	ldr	r0, [r7, #4]
 800c308:	f7fb fad8 	bl	80078bc <xCheckRequiresARPResolution>
 800c30c:	60f8      	str	r0, [r7, #12]
                break;
 800c30e:	e000      	b.n	800c312 <xCheckRequiresResolution+0x24>
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        default:
            /* Shouldn't reach here */
            /* MISRA 16.4 Compliance */
            break;
 800c310:	bf00      	nop
    }

    return xNeedsResolution;
 800c312:	68fb      	ldr	r3, [r7, #12]
}
 800c314:	4618      	mov	r0, r3
 800c316:	3710      	adds	r7, #16
 800c318:	46bd      	mov	sp, r7
 800c31a:	bd80      	pop	{r7, pc}

0800c31c <prvValidSocket>:
 *         is returned.
 */
static BaseType_t prvValidSocket( const FreeRTOS_Socket_t * pxSocket,
                                  BaseType_t xProtocol,
                                  BaseType_t xIsBound )
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b086      	sub	sp, #24
 800c320:	af00      	add	r7, sp, #0
 800c322:	60f8      	str	r0, [r7, #12]
 800c324:	60b9      	str	r1, [r7, #8]
 800c326:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;

    if( xSocketValid( pxSocket ) == pdFALSE )
 800c328:	68f8      	ldr	r0, [r7, #12]
 800c32a:	f001 fd81 	bl	800de30 <xSocketValid>
 800c32e:	4603      	mov	r3, r0
 800c330:	2b00      	cmp	r3, #0
 800c332:	d102      	bne.n	800c33a <prvValidSocket+0x1e>
    {
        xReturn = pdFALSE;
 800c334:	2300      	movs	r3, #0
 800c336:	617b      	str	r3, [r7, #20]
 800c338:	e015      	b.n	800c366 <prvValidSocket+0x4a>
    }
    else if( ( xIsBound != pdFALSE ) && !socketSOCKET_IS_BOUND( pxSocket ) )
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d006      	beq.n	800c34e <prvValidSocket+0x32>
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	69db      	ldr	r3, [r3, #28]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d102      	bne.n	800c34e <prvValidSocket+0x32>
    {
        /* The caller expects the socket to be bound, but it isn't. */
        xReturn = pdFALSE;
 800c348:	2300      	movs	r3, #0
 800c34a:	617b      	str	r3, [r7, #20]
 800c34c:	e00b      	b.n	800c366 <prvValidSocket+0x4a>
    }
    else if( pxSocket->ucProtocol != ( uint8_t ) xProtocol )
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	f893 203b 	ldrb.w	r2, [r3, #59]	@ 0x3b
 800c354:	68bb      	ldr	r3, [r7, #8]
 800c356:	b2db      	uxtb	r3, r3
 800c358:	429a      	cmp	r2, r3
 800c35a:	d002      	beq.n	800c362 <prvValidSocket+0x46>
    {
        /* Socket has a wrong type (UDP != TCP). */
        xReturn = pdFALSE;
 800c35c:	2300      	movs	r3, #0
 800c35e:	617b      	str	r3, [r7, #20]
 800c360:	e001      	b.n	800c366 <prvValidSocket+0x4a>
    }
    else
    {
        xReturn = pdTRUE;
 800c362:	2301      	movs	r3, #1
 800c364:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800c366:	697b      	ldr	r3, [r7, #20]
}
 800c368:	4618      	mov	r0, r3
 800c36a:	3718      	adds	r7, #24
 800c36c:	46bd      	mov	sp, r7
 800c36e:	bd80      	pop	{r7, pc}

0800c370 <vNetworkSocketsInit>:

/**
 * @brief Initialise the bound TCP/UDP socket lists.
 */
void vNetworkSocketsInit( void )
{
 800c370:	b580      	push	{r7, lr}
 800c372:	af00      	add	r7, sp, #0
    vListInitialise( &xBoundUDPSocketsList );
 800c374:	4803      	ldr	r0, [pc, #12]	@ (800c384 <vNetworkSocketsInit+0x14>)
 800c376:	f008 fd92 	bl	8014e9e <vListInitialise>

    #if ( ipconfigUSE_TCP == 1 )
    {
        vListInitialise( &xBoundTCPSocketsList );
 800c37a:	4803      	ldr	r0, [pc, #12]	@ (800c388 <vNetworkSocketsInit+0x18>)
 800c37c:	f008 fd8f 	bl	8014e9e <vListInitialise>
    }
    #endif /* ipconfigUSE_TCP == 1 */
}
 800c380:	bf00      	nop
 800c382:	bd80      	pop	{r7, pc}
 800c384:	200025e0 	.word	0x200025e0
 800c388:	200025f4 	.word	0x200025f4

0800c38c <prvDetermineSocketSize>:
 */
static BaseType_t prvDetermineSocketSize( BaseType_t xDomain,
                                          BaseType_t xType,
                                          BaseType_t xProtocol,
                                          size_t * pxSocketSize )
{
 800c38c:	b580      	push	{r7, lr}
 800c38e:	b08c      	sub	sp, #48	@ 0x30
 800c390:	af00      	add	r7, sp, #0
 800c392:	60f8      	str	r0, [r7, #12]
 800c394:	60b9      	str	r1, [r7, #8]
 800c396:	607a      	str	r2, [r7, #4]
 800c398:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800c39a:	2301      	movs	r3, #1
 800c39c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    FreeRTOS_Socket_t const * pxSocket = NULL;
 800c39e:	2300      	movs	r3, #0
 800c3a0:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Asserts must not appear before it has been determined that the network
     * task is ready - otherwise the asserts will fail. */
    if( xIPIsNetworkTaskReady() == pdFALSE )
 800c3a2:	f7fe fc65 	bl	800ac70 <xIPIsNetworkTaskReady>
 800c3a6:	4603      	mov	r3, r0
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d102      	bne.n	800c3b2 <prvDetermineSocketSize+0x26>
    {
        xReturn = pdFAIL;
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c3b0:	e089      	b.n	800c4c6 <prvDetermineSocketSize+0x13a>
    else
    {
        /* Only Ethernet is currently supported. */
        #if ( ( ipconfigUSE_IPv4 != 0 ) && ( ipconfigUSE_IPv6 == 0 ) )
        {
            if( xDomain != FREERTOS_AF_INET )
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	2b02      	cmp	r3, #2
 800c3b6:	d001      	beq.n	800c3bc <prvDetermineSocketSize+0x30>
            {
                xReturn = pdFAIL;
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            configASSERT( xDomain == FREERTOS_AF_INET );
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	2b02      	cmp	r3, #2
 800c3c0:	d00d      	beq.n	800c3de <prvDetermineSocketSize+0x52>
	__asm volatile
 800c3c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3c6:	b672      	cpsid	i
 800c3c8:	f383 8811 	msr	BASEPRI, r3
 800c3cc:	f3bf 8f6f 	isb	sy
 800c3d0:	f3bf 8f4f 	dsb	sy
 800c3d4:	b662      	cpsie	i
 800c3d6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c3d8:	bf00      	nop
 800c3da:	bf00      	nop
 800c3dc:	e7fd      	b.n	800c3da <prvDetermineSocketSize+0x4e>
            configASSERT( ( xDomain == FREERTOS_AF_INET ) || ( xDomain == FREERTOS_AF_INET6 ) );
        }
        #endif /* if ( ( ipconfigUSE_IPv4 != 0 ) && ( ipconfigUSE_IPv6 == 0 ) ) */

        /* Check if the UDP socket-list has been initialised. */
        configASSERT( listLIST_IS_INITIALISED( &xBoundUDPSocketsList ) );
 800c3de:	4b3c      	ldr	r3, [pc, #240]	@ (800c4d0 <prvDetermineSocketSize+0x144>)
 800c3e0:	689b      	ldr	r3, [r3, #8]
 800c3e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3e6:	d00d      	beq.n	800c404 <prvDetermineSocketSize+0x78>
	__asm volatile
 800c3e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3ec:	b672      	cpsid	i
 800c3ee:	f383 8811 	msr	BASEPRI, r3
 800c3f2:	f3bf 8f6f 	isb	sy
 800c3f6:	f3bf 8f4f 	dsb	sy
 800c3fa:	b662      	cpsie	i
 800c3fc:	623b      	str	r3, [r7, #32]
}
 800c3fe:	bf00      	nop
 800c400:	bf00      	nop
 800c402:	e7fd      	b.n	800c400 <prvDetermineSocketSize+0x74>
        #if ( ipconfigUSE_TCP == 1 )
        {
            /* Check if the TCP socket-list has been initialised. */
            configASSERT( listLIST_IS_INITIALISED( &xBoundTCPSocketsList ) );
 800c404:	4b33      	ldr	r3, [pc, #204]	@ (800c4d4 <prvDetermineSocketSize+0x148>)
 800c406:	689b      	ldr	r3, [r3, #8]
 800c408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c40c:	d00d      	beq.n	800c42a <prvDetermineSocketSize+0x9e>
	__asm volatile
 800c40e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c412:	b672      	cpsid	i
 800c414:	f383 8811 	msr	BASEPRI, r3
 800c418:	f3bf 8f6f 	isb	sy
 800c41c:	f3bf 8f4f 	dsb	sy
 800c420:	b662      	cpsie	i
 800c422:	61fb      	str	r3, [r7, #28]
}
 800c424:	bf00      	nop
 800c426:	bf00      	nop
 800c428:	e7fd      	b.n	800c426 <prvDetermineSocketSize+0x9a>
        }
        #endif /* ipconfigUSE_TCP == 1 */

        if( xProtocol == FREERTOS_IPPROTO_UDP )
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	2b11      	cmp	r3, #17
 800c42e:	d119      	bne.n	800c464 <prvDetermineSocketSize+0xd8>
        {
            if( xType != FREERTOS_SOCK_DGRAM )
 800c430:	68bb      	ldr	r3, [r7, #8]
 800c432:	2b02      	cmp	r3, #2
 800c434:	d012      	beq.n	800c45c <prvDetermineSocketSize+0xd0>
            {
                xReturn = pdFAIL;
 800c436:	2300      	movs	r3, #0
 800c438:	62fb      	str	r3, [r7, #44]	@ 0x2c
                configASSERT( xReturn == pdPASS ); /* LCOV_EXCL_BR_LINE Exclude this line from branch coverage as the not-taken condition will never happen. */
 800c43a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c43c:	2b01      	cmp	r3, #1
 800c43e:	d00d      	beq.n	800c45c <prvDetermineSocketSize+0xd0>
	__asm volatile
 800c440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c444:	b672      	cpsid	i
 800c446:	f383 8811 	msr	BASEPRI, r3
 800c44a:	f3bf 8f6f 	isb	sy
 800c44e:	f3bf 8f4f 	dsb	sy
 800c452:	b662      	cpsie	i
 800c454:	61bb      	str	r3, [r7, #24]
}
 800c456:	bf00      	nop
 800c458:	bf00      	nop
 800c45a:	e7fd      	b.n	800c458 <prvDetermineSocketSize+0xcc>
            }

            /* In case a UDP socket is created, do not allocate space for TCP data. */
            *pxSocketSize = ( sizeof( *pxSocket ) - sizeof( pxSocket->u ) ) + sizeof( pxSocket->u.xUDP );
 800c45c:	683b      	ldr	r3, [r7, #0]
 800c45e:	2278      	movs	r2, #120	@ 0x78
 800c460:	601a      	str	r2, [r3, #0]
 800c462:	e030      	b.n	800c4c6 <prvDetermineSocketSize+0x13a>
        }

        #if ( ipconfigUSE_TCP == 1 )
            else if( xProtocol == FREERTOS_IPPROTO_TCP )
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	2b06      	cmp	r3, #6
 800c468:	d11a      	bne.n	800c4a0 <prvDetermineSocketSize+0x114>
            {
                if( xType != FREERTOS_SOCK_STREAM )
 800c46a:	68bb      	ldr	r3, [r7, #8]
 800c46c:	2b01      	cmp	r3, #1
 800c46e:	d012      	beq.n	800c496 <prvDetermineSocketSize+0x10a>
                {
                    xReturn = pdFAIL;
 800c470:	2300      	movs	r3, #0
 800c472:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    configASSERT( xReturn == pdPASS ); /* LCOV_EXCL_BR_LINE Exclude this line from branch coverage as the not-taken condition will never happen. */
 800c474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c476:	2b01      	cmp	r3, #1
 800c478:	d00d      	beq.n	800c496 <prvDetermineSocketSize+0x10a>
	__asm volatile
 800c47a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c47e:	b672      	cpsid	i
 800c480:	f383 8811 	msr	BASEPRI, r3
 800c484:	f3bf 8f6f 	isb	sy
 800c488:	f3bf 8f4f 	dsb	sy
 800c48c:	b662      	cpsie	i
 800c48e:	617b      	str	r3, [r7, #20]
}
 800c490:	bf00      	nop
 800c492:	bf00      	nop
 800c494:	e7fd      	b.n	800c492 <prvDetermineSocketSize+0x106>
                }

                *pxSocketSize = ( sizeof( *pxSocket ) - sizeof( pxSocket->u ) ) + sizeof( pxSocket->u.xTCP );
 800c496:	683b      	ldr	r3, [r7, #0]
 800c498:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800c49c:	601a      	str	r2, [r3, #0]
 800c49e:	e012      	b.n	800c4c6 <prvDetermineSocketSize+0x13a>
            }
        #endif /* ipconfigUSE_TCP == 1 */
        else
        {
            xReturn = pdFAIL;
 800c4a0:	2300      	movs	r3, #0
 800c4a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            configASSERT( xReturn == pdPASS ); /* LCOV_EXCL_BR_LINE Exclude this line from branch coverage as the not-taken condition will never happen. */
 800c4a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4a6:	2b01      	cmp	r3, #1
 800c4a8:	d00d      	beq.n	800c4c6 <prvDetermineSocketSize+0x13a>
	__asm volatile
 800c4aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4ae:	b672      	cpsid	i
 800c4b0:	f383 8811 	msr	BASEPRI, r3
 800c4b4:	f3bf 8f6f 	isb	sy
 800c4b8:	f3bf 8f4f 	dsb	sy
 800c4bc:	b662      	cpsie	i
 800c4be:	613b      	str	r3, [r7, #16]
}
 800c4c0:	bf00      	nop
 800c4c2:	bf00      	nop
 800c4c4:	e7fd      	b.n	800c4c2 <prvDetermineSocketSize+0x136>
    }

    /* In case configASSERT() is not used */
    ( void ) xDomain;
    ( void ) pxSocket; /* Was only used for sizeof. */
    return xReturn;
 800c4c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	3730      	adds	r7, #48	@ 0x30
 800c4cc:	46bd      	mov	sp, r7
 800c4ce:	bd80      	pop	{r7, pc}
 800c4d0:	200025e0 	.word	0x200025e0
 800c4d4:	200025f4 	.word	0x200025f4

0800c4d8 <prvInitialiseTCPFields>:
 * @param[in] uxSocketSize The calculated size of the socket, only used to
 *                          gather memory usage statistics.
 */
    static void prvInitialiseTCPFields( FreeRTOS_Socket_t * pxSocket,
                                        size_t uxSocketSize )
    {
 800c4d8:	b580      	push	{r7, lr}
 800c4da:	b082      	sub	sp, #8
 800c4dc:	af00      	add	r7, sp, #0
 800c4de:	6078      	str	r0, [r7, #4]
 800c4e0:	6039      	str	r1, [r7, #0]
        ( void ) uxSocketSize;
        /* Lint wants at least a comment, in case the macro is empty. */
        iptraceMEM_STATS_CREATE( tcpSOCKET_TCP, pxSocket, uxSocketSize + sizeof( StaticEventGroup_t ) );
        /* StreamSize is expressed in number of bytes */
        /* Round up buffer sizes to nearest multiple of MSS */
        pxSocket->u.xTCP.usMSS = ( uint16_t ) ipconfigTCP_MSS;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 800c4e8:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
                 * it's unnecessary to check if xSocket->u.xTCP.usMSS is greater than difference. */
                pxSocket->u.xTCP.usMSS = ( uint16_t ) ( pxSocket->u.xTCP.usMSS - usDifference );
            }
        #endif /* ipconfigUSE_IPv6 != 0 */

        pxSocket->u.xTCP.uxRxStreamSize = ( size_t ) ipconfigTCP_RX_BUFFER_LENGTH;
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	f241 121c 	movw	r2, #4380	@ 0x111c
 800c4f2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        pxSocket->u.xTCP.uxTxStreamSize = ( size_t ) FreeRTOS_round_up( ipconfigTCP_TX_BUFFER_LENGTH, ipconfigTCP_MSS );
 800c4f6:	f240 51b4 	movw	r1, #1460	@ 0x5b4
 800c4fa:	f241 101c 	movw	r0, #4380	@ 0x111c
 800c4fe:	f7ff fa1a 	bl	800b936 <FreeRTOS_round_up>
 800c502:	4602      	mov	r2, r0
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        /* Use half of the buffer size of the TCP windows */
        #if ( ipconfigUSE_TCP_WIN == 1 )
        {
            pxSocket->u.xTCP.uxRxWinSize = FreeRTOS_max_size_t( 1U, ( pxSocket->u.xTCP.uxRxStreamSize / 2U ) / ipconfigTCP_MSS );
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c510:	08db      	lsrs	r3, r3, #3
 800c512:	4a10      	ldr	r2, [pc, #64]	@ (800c554 <prvInitialiseTCPFields+0x7c>)
 800c514:	fba2 2303 	umull	r2, r3, r2, r3
 800c518:	099b      	lsrs	r3, r3, #6
 800c51a:	4619      	mov	r1, r3
 800c51c:	2001      	movs	r0, #1
 800c51e:	f7ff f949 	bl	800b7b4 <FreeRTOS_max_size_t>
 800c522:	4602      	mov	r2, r0
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
            pxSocket->u.xTCP.uxTxWinSize = FreeRTOS_max_size_t( 1U, ( pxSocket->u.xTCP.uxTxStreamSize / 2U ) / ipconfigTCP_MSS );
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c530:	08db      	lsrs	r3, r3, #3
 800c532:	4a08      	ldr	r2, [pc, #32]	@ (800c554 <prvInitialiseTCPFields+0x7c>)
 800c534:	fba2 2303 	umull	r2, r3, r2, r3
 800c538:	099b      	lsrs	r3, r3, #6
 800c53a:	4619      	mov	r1, r3
 800c53c:	2001      	movs	r0, #1
 800c53e:	f7ff f939 	bl	800b7b4 <FreeRTOS_max_size_t>
 800c542:	4602      	mov	r2, r0
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
        #endif

        /* The above values are just defaults, and can be overridden by
         * calling FreeRTOS_setsockopt().  No buffers will be allocated until a
         * socket is connected and data is exchanged. */
    }
 800c54a:	bf00      	nop
 800c54c:	3708      	adds	r7, #8
 800c54e:	46bd      	mov	sp, r7
 800c550:	bd80      	pop	{r7, pc}
 800c552:	bf00      	nop
 800c554:	2ce33e6d 	.word	0x2ce33e6d

0800c558 <FreeRTOS_socket>:
 *         a parameter error, otherwise a valid socket.
 */
Socket_t FreeRTOS_socket( BaseType_t xDomain,
                          BaseType_t xType,
                          BaseType_t xProtocol )
{
 800c558:	b580      	push	{r7, lr}
 800c55a:	b08a      	sub	sp, #40	@ 0x28
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	60f8      	str	r0, [r7, #12]
 800c560:	60b9      	str	r1, [r7, #8]
 800c562:	607a      	str	r2, [r7, #4]
    FreeRTOS_Socket_t * pxSocket;

/* Note that this value will be over-written by the call to prvDetermineSocketSize. */
    size_t uxSocketSize = 1;
 800c564:	2301      	movs	r3, #1
 800c566:	613b      	str	r3, [r7, #16]
    EventGroupHandle_t xEventGroup;
    Socket_t xReturn;
    BaseType_t xProtocolCpy = xProtocol;
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	623b      	str	r3, [r7, #32]

    configASSERT( ( xDomain == FREERTOS_AF_INET6 ) || ( xDomain == FREERTOS_AF_INET ) );
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	2b0a      	cmp	r3, #10
 800c570:	d002      	beq.n	800c578 <FreeRTOS_socket+0x20>
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	2b02      	cmp	r3, #2
 800c576:	d101      	bne.n	800c57c <FreeRTOS_socket+0x24>
 800c578:	2301      	movs	r3, #1
 800c57a:	e000      	b.n	800c57e <FreeRTOS_socket+0x26>
 800c57c:	2300      	movs	r3, #0
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d10d      	bne.n	800c59e <FreeRTOS_socket+0x46>
	__asm volatile
 800c582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c586:	b672      	cpsid	i
 800c588:	f383 8811 	msr	BASEPRI, r3
 800c58c:	f3bf 8f6f 	isb	sy
 800c590:	f3bf 8f4f 	dsb	sy
 800c594:	b662      	cpsie	i
 800c596:	617b      	str	r3, [r7, #20]
}
 800c598:	bf00      	nop
 800c59a:	bf00      	nop
 800c59c:	e7fd      	b.n	800c59a <FreeRTOS_socket+0x42>
         * to passing 0 as defined by POSIX, indicates to the socket layer that it
         * should pick a sensible default protocol based off the given socket type.
         * If we can't, prvDetermineSocketSize will catch it as an invalid
         * type/protocol combo.
         */
        if( xProtocol == FREERTOS_SOCK_DEPENDENT_PROTO )
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d10c      	bne.n	800c5be <FreeRTOS_socket+0x66>
        {
            switch( xType )
 800c5a4:	68bb      	ldr	r3, [r7, #8]
 800c5a6:	2b01      	cmp	r3, #1
 800c5a8:	d005      	beq.n	800c5b6 <FreeRTOS_socket+0x5e>
 800c5aa:	68bb      	ldr	r3, [r7, #8]
 800c5ac:	2b02      	cmp	r3, #2
 800c5ae:	d105      	bne.n	800c5bc <FreeRTOS_socket+0x64>
            {
                case FREERTOS_SOCK_DGRAM:
                    xProtocolCpy = FREERTOS_IPPROTO_UDP;
 800c5b0:	2311      	movs	r3, #17
 800c5b2:	623b      	str	r3, [r7, #32]
                    break;
 800c5b4:	e003      	b.n	800c5be <FreeRTOS_socket+0x66>

                case FREERTOS_SOCK_STREAM:
                    xProtocolCpy = FREERTOS_IPPROTO_TCP;
 800c5b6:	2306      	movs	r3, #6
 800c5b8:	623b      	str	r3, [r7, #32]
                    break;
 800c5ba:	e000      	b.n	800c5be <FreeRTOS_socket+0x66>
                default:

                    /* incorrect xType. this will be caught by
                     * prvDetermineSocketSize.
                     */
                    break;
 800c5bc:	bf00      	nop
            }
        }

        if( prvDetermineSocketSize( xDomain, xType, xProtocolCpy, &uxSocketSize ) == pdFAIL )
 800c5be:	f107 0310 	add.w	r3, r7, #16
 800c5c2:	6a3a      	ldr	r2, [r7, #32]
 800c5c4:	68b9      	ldr	r1, [r7, #8]
 800c5c6:	68f8      	ldr	r0, [r7, #12]
 800c5c8:	f7ff fee0 	bl	800c38c <prvDetermineSocketSize>
 800c5cc:	4603      	mov	r3, r0
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d103      	bne.n	800c5da <FreeRTOS_socket+0x82>
        {
            /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
            /* coverity[misra_c_2012_rule_11_4_violation] */
            xReturn = FREERTOS_INVALID_SOCKET;
 800c5d2:	f04f 33ff 	mov.w	r3, #4294967295
 800c5d6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800c5d8:	e05a      	b.n	800c690 <FreeRTOS_socket+0x138>
        * By default it points to the FreeRTOS function 'pvPortMalloc()'. */

        /* MISRA Ref 4.12.1 [Use of dynamic memory]. */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#directive-412. */
        /* coverity[misra_c_2012_directive_4_12_violation] */
        pxSocket = ( ( FreeRTOS_Socket_t * ) pvPortMallocSocket( uxSocketSize ) );
 800c5da:	693b      	ldr	r3, [r7, #16]
 800c5dc:	4618      	mov	r0, r3
 800c5de:	f00b fd83 	bl	80180e8 <pvPortMalloc>
 800c5e2:	61f8      	str	r0, [r7, #28]

        if( pxSocket == NULL )
 800c5e4:	69fb      	ldr	r3, [r7, #28]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d103      	bne.n	800c5f2 <FreeRTOS_socket+0x9a>
        {
            /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
            /* coverity[misra_c_2012_rule_11_4_violation] */
            xReturn = FREERTOS_INVALID_SOCKET;
 800c5ea:	f04f 33ff 	mov.w	r3, #4294967295
 800c5ee:	627b      	str	r3, [r7, #36]	@ 0x24
            iptraceFAILED_TO_CREATE_SOCKET();
            break;
 800c5f0:	e04e      	b.n	800c690 <FreeRTOS_socket+0x138>
        }

        xEventGroup = xEventGroupCreate();
 800c5f2:	f008 fa39 	bl	8014a68 <xEventGroupCreate>
 800c5f6:	61b8      	str	r0, [r7, #24]

        if( xEventGroup == NULL )
 800c5f8:	69bb      	ldr	r3, [r7, #24]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d106      	bne.n	800c60c <FreeRTOS_socket+0xb4>
        {
            vPortFreeSocket( pxSocket );
 800c5fe:	69f8      	ldr	r0, [r7, #28]
 800c600:	f00b fe40 	bl	8018284 <vPortFree>

            /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
            /* coverity[misra_c_2012_rule_11_4_violation] */
            xReturn = FREERTOS_INVALID_SOCKET;
 800c604:	f04f 33ff 	mov.w	r3, #4294967295
 800c608:	627b      	str	r3, [r7, #36]	@ 0x24
 800c60a:	e041      	b.n	800c690 <FreeRTOS_socket+0x138>
            iptraceFAILED_TO_CREATE_EVENT_GROUP();
        }
        else
        {
            /* Clear the entire space to avoid nulling individual entries. */
            ( void ) memset( pxSocket, 0, uxSocketSize );
 800c60c:	693b      	ldr	r3, [r7, #16]
 800c60e:	461a      	mov	r2, r3
 800c610:	2100      	movs	r1, #0
 800c612:	69f8      	ldr	r0, [r7, #28]
 800c614:	f00c fa06 	bl	8018a24 <memset>

            pxSocket->xEventGroup = xEventGroup;
 800c618:	69fb      	ldr	r3, [r7, #28]
 800c61a:	69ba      	ldr	r2, [r7, #24]
 800c61c:	605a      	str	r2, [r3, #4]

            switch( xDomain ) /* LCOV_EXCL_BR_LINE Exclude this because domain is checked at the begin of this function. */
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	2b02      	cmp	r3, #2
 800c622:	d105      	bne.n	800c630 <FreeRTOS_socket+0xd8>
                        break;
                #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                #if ( ipconfigUSE_IPv4 != 0 )
                    case FREERTOS_AF_INET:
                        pxSocket->bits.bIsIPv6 = pdFALSE_UNSIGNED;
 800c624:	69fa      	ldr	r2, [r7, #28]
 800c626:	7a13      	ldrb	r3, [r2, #8]
 800c628:	f023 0301 	bic.w	r3, r3, #1
 800c62c:	7213      	strb	r3, [r2, #8]
                        break;
 800c62e:	e000      	b.n	800c632 <FreeRTOS_socket+0xda>

                default: /* LCOV_EXCL_LINE Exclude this because domain is checked at the begin of this function. */
                    FreeRTOS_debug_printf( ( "FreeRTOS_socket: Undefined xDomain \n" ) );

                    /* MISRA 16.4 Compliance */
                    break; /* LCOV_EXCL_LINE Exclude this because domain is checked at the begin of this function. */
 800c630:	bf00      	nop
            }

            /* Initialise the socket's members.  The semaphore will be created
             * if the socket is bound to an address, for now the pointer to the
             * semaphore is just set to NULL to show it has not been created. */
            if( xProtocolCpy == FREERTOS_IPPROTO_UDP )
 800c632:	6a3b      	ldr	r3, [r7, #32]
 800c634:	2b11      	cmp	r3, #17
 800c636:	d108      	bne.n	800c64a <FreeRTOS_socket+0xf2>
            {
                iptraceMEM_STATS_CREATE( tcpSOCKET_UDP, pxSocket, uxSocketSize + sizeof( StaticEventGroup_t ) );

                vListInitialise( &( pxSocket->u.xUDP.xWaitingPacketsList ) );
 800c638:	69fb      	ldr	r3, [r7, #28]
 800c63a:	3358      	adds	r3, #88	@ 0x58
 800c63c:	4618      	mov	r0, r3
 800c63e:	f008 fc2e 	bl	8014e9e <vListInitialise>

                #if ( ipconfigUDP_MAX_RX_PACKETS > 0U )
                {
                    pxSocket->u.xUDP.uxMaxPackets = ( UBaseType_t ) ipconfigUDP_MAX_RX_PACKETS;
 800c642:	69fb      	ldr	r3, [r7, #28]
 800c644:	220a      	movs	r2, #10
 800c646:	66da      	str	r2, [r3, #108]	@ 0x6c
 800c648:	e007      	b.n	800c65a <FreeRTOS_socket+0x102>
                }
                #endif /* ipconfigUDP_MAX_RX_PACKETS > 0 */
            }

            #if ( ipconfigUSE_TCP == 1 )
                else if( xProtocolCpy == FREERTOS_IPPROTO_TCP ) /* LCOV_EXCL_BR_LINE Exclude else case because protocol is checked in prvDetermineSocketSize */
 800c64a:	6a3b      	ldr	r3, [r7, #32]
 800c64c:	2b06      	cmp	r3, #6
 800c64e:	d104      	bne.n	800c65a <FreeRTOS_socket+0x102>
                {
                    prvInitialiseTCPFields( pxSocket, uxSocketSize );
 800c650:	693b      	ldr	r3, [r7, #16]
 800c652:	4619      	mov	r1, r3
 800c654:	69f8      	ldr	r0, [r7, #28]
 800c656:	f7ff ff3f 	bl	800c4d8 <prvInitialiseTCPFields>
                {
                    /* MISRA wants to see an unconditional else clause. */
                }
            #endif /* ipconfigUSE_TCP == 1 */

            vListInitialiseItem( &( pxSocket->xBoundSocketListItem ) );
 800c65a:	69fb      	ldr	r3, [r7, #28]
 800c65c:	330c      	adds	r3, #12
 800c65e:	4618      	mov	r0, r3
 800c660:	f008 fc3d 	bl	8014ede <vListInitialiseItem>
            listSET_LIST_ITEM_OWNER( &( pxSocket->xBoundSocketListItem ), ( void * ) pxSocket );
 800c664:	69fb      	ldr	r3, [r7, #28]
 800c666:	69fa      	ldr	r2, [r7, #28]
 800c668:	619a      	str	r2, [r3, #24]

            pxSocket->xReceiveBlockTime = ipconfigSOCK_DEFAULT_RECEIVE_BLOCK_TIME;
 800c66a:	69fb      	ldr	r3, [r7, #28]
 800c66c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c670:	621a      	str	r2, [r3, #32]
            pxSocket->xSendBlockTime = ipconfigSOCK_DEFAULT_SEND_BLOCK_TIME;
 800c672:	69fb      	ldr	r3, [r7, #28]
 800c674:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c678:	625a      	str	r2, [r3, #36]	@ 0x24
            pxSocket->ucSocketOptions = ( uint8_t ) FREERTOS_SO_UDPCKSUM_OUT;
 800c67a:	69fb      	ldr	r3, [r7, #28]
 800c67c:	2202      	movs	r2, #2
 800c67e:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            pxSocket->ucProtocol = ( uint8_t ) xProtocolCpy; /* protocol: UDP or TCP */
 800c682:	6a3b      	ldr	r3, [r7, #32]
 800c684:	b2da      	uxtb	r2, r3
 800c686:	69fb      	ldr	r3, [r7, #28]
 800c688:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

            xReturn = pxSocket;
 800c68c:	69fb      	ldr	r3, [r7, #28]
 800c68e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    } while( ipFALSE_BOOL );

    return xReturn;
 800c690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c692:	4618      	mov	r0, r3
 800c694:	3728      	adds	r7, #40	@ 0x28
 800c696:	46bd      	mov	sp, r7
 800c698:	bd80      	pop	{r7, pc}

0800c69a <prvRecvFromWaitForPacket>:
 *                              either eSOCKET_INTR or eSOCKET_RECEIVE.
 */
static NetworkBufferDescriptor_t * prvRecvFromWaitForPacket( FreeRTOS_Socket_t const * pxSocket,
                                                             BaseType_t xFlags,
                                                             EventBits_t * pxEventBits )
{
 800c69a:	b580      	push	{r7, lr}
 800c69c:	b08e      	sub	sp, #56	@ 0x38
 800c69e:	af02      	add	r7, sp, #8
 800c6a0:	60f8      	str	r0, [r7, #12]
 800c6a2:	60b9      	str	r1, [r7, #8]
 800c6a4:	607a      	str	r2, [r7, #4]
    BaseType_t xTimed = pdFALSE;
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TickType_t xRemainingTime = pxSocket->xReceiveBlockTime;
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	6a1b      	ldr	r3, [r3, #32]
 800c6ae:	61fb      	str	r3, [r7, #28]
    BaseType_t lPacketCount;
    TimeOut_t xTimeOut;
    EventBits_t xEventBits = ( EventBits_t ) 0;
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	627b      	str	r3, [r7, #36]	@ 0x24
    NetworkBufferDescriptor_t * pxNetworkBuffer = NULL;
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	623b      	str	r3, [r7, #32]

    lPacketCount = ( BaseType_t ) listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) );
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c6bc:	62bb      	str	r3, [r7, #40]	@ 0x28

    while( lPacketCount == 0 )
 800c6be:	e02c      	b.n	800c71a <prvRecvFromWaitForPacket+0x80>
    {
        if( xTimed == pdFALSE )
 800c6c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d10e      	bne.n	800c6e4 <prvRecvFromWaitForPacket+0x4a>
        {
            /* Check to see if the socket is non blocking on the first
             * iteration.  */
            if( xRemainingTime == ( TickType_t ) 0 )
 800c6c6:	69fb      	ldr	r3, [r7, #28]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d02a      	beq.n	800c722 <prvRecvFromWaitForPacket+0x88>
                }
                #endif /* ipconfigSUPPORT_SIGNALS */
                break;
            }

            if( ( ( ( UBaseType_t ) xFlags ) & ( ( UBaseType_t ) FREERTOS_MSG_DONTWAIT ) ) != 0U )
 800c6cc:	68bb      	ldr	r3, [r7, #8]
 800c6ce:	f003 0310 	and.w	r3, r3, #16
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d127      	bne.n	800c726 <prvRecvFromWaitForPacket+0x8c>
            {
                break;
            }

            /* To ensure this part only executes once. */
            xTimed = pdTRUE;
 800c6d6:	2301      	movs	r3, #1
 800c6d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Fetch the current time. */
            vTaskSetTimeOutState( &xTimeOut );
 800c6da:	f107 0314 	add.w	r3, r7, #20
 800c6de:	4618      	mov	r0, r3
 800c6e0:	f00a f9a0 	bl	8016a24 <vTaskSetTimeOutState>
        }

        /* Wait for arrival of data.  While waiting, the IP-task may set the
         * 'eSOCKET_RECEIVE' bit in 'xEventGroup', if it receives data for this
         * socket, thus unblocking this API call. */
        xEventBits = xEventGroupWaitBits( pxSocket->xEventGroup, ( ( EventBits_t ) eSOCKET_RECEIVE ) | ( ( EventBits_t ) eSOCKET_INTR ),
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	6858      	ldr	r0, [r3, #4]
 800c6e8:	69fb      	ldr	r3, [r7, #28]
 800c6ea:	9300      	str	r3, [sp, #0]
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	2201      	movs	r2, #1
 800c6f0:	2141      	movs	r1, #65	@ 0x41
 800c6f2:	f008 f9d3 	bl	8014a9c <xEventGroupWaitBits>
 800c6f6:	6278      	str	r0, [r7, #36]	@ 0x24
        {
            ( void ) xEventBits;
        }
        #endif /* ipconfigSUPPORT_SIGNALS */

        lPacketCount = ( BaseType_t ) listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) );
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c6fc:	62bb      	str	r3, [r7, #40]	@ 0x28

        if( lPacketCount != 0 )
 800c6fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c700:	2b00      	cmp	r3, #0
 800c702:	d112      	bne.n	800c72a <prvRecvFromWaitForPacket+0x90>
        {
            break;
        }

        /* Has the timeout been reached ? */
        if( xTaskCheckForTimeOut( &xTimeOut, &xRemainingTime ) != pdFALSE )
 800c704:	f107 021c 	add.w	r2, r7, #28
 800c708:	f107 0314 	add.w	r3, r7, #20
 800c70c:	4611      	mov	r1, r2
 800c70e:	4618      	mov	r0, r3
 800c710:	f00a f9c8 	bl	8016aa4 <xTaskCheckForTimeOut>
 800c714:	4603      	mov	r3, r0
 800c716:	2b00      	cmp	r3, #0
 800c718:	d109      	bne.n	800c72e <prvRecvFromWaitForPacket+0x94>
    while( lPacketCount == 0 )
 800c71a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d0cf      	beq.n	800c6c0 <prvRecvFromWaitForPacket+0x26>
 800c720:	e006      	b.n	800c730 <prvRecvFromWaitForPacket+0x96>
                break;
 800c722:	bf00      	nop
 800c724:	e004      	b.n	800c730 <prvRecvFromWaitForPacket+0x96>
                break;
 800c726:	bf00      	nop
 800c728:	e002      	b.n	800c730 <prvRecvFromWaitForPacket+0x96>
            break;
 800c72a:	bf00      	nop
 800c72c:	e000      	b.n	800c730 <prvRecvFromWaitForPacket+0x96>
        {
            break;
 800c72e:	bf00      	nop
        }
    } /* while( lPacketCount == 0 ) */

    if( lPacketCount > 0 )
 800c730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c732:	2b00      	cmp	r3, #0
 800c734:	dd10      	ble.n	800c758 <prvRecvFromWaitForPacket+0xbe>
    {
        vTaskSuspendAll();
 800c736:	f009 fe2d 	bl	8016394 <vTaskSuspendAll>
        {
            /* The owner of the list item is the network buffer. */
            pxNetworkBuffer = ( ( NetworkBufferDescriptor_t * ) listGET_OWNER_OF_HEAD_ENTRY( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) );
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c73e:	68db      	ldr	r3, [r3, #12]
 800c740:	623b      	str	r3, [r7, #32]

            if( ( ( UBaseType_t ) xFlags & ( UBaseType_t ) FREERTOS_MSG_PEEK ) == 0U )
 800c742:	68bb      	ldr	r3, [r7, #8]
 800c744:	f003 0304 	and.w	r3, r3, #4
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d103      	bne.n	800c754 <prvRecvFromWaitForPacket+0xba>
            {
                /* Remove the network buffer from the list of buffers waiting to
                 * be processed by the socket. */
                ( void ) uxListRemove( &( pxNetworkBuffer->xBufferListItem ) );
 800c74c:	6a3b      	ldr	r3, [r7, #32]
 800c74e:	4618      	mov	r0, r3
 800c750:	f008 fc2f 	bl	8014fb2 <uxListRemove>
            }
        }
        ( void ) xTaskResumeAll();
 800c754:	f009 fe2c 	bl	80163b0 <xTaskResumeAll>
    }

    *pxEventBits = xEventBits;
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c75c:	601a      	str	r2, [r3, #0]

    return pxNetworkBuffer;
 800c75e:	6a3b      	ldr	r3, [r7, #32]
}
 800c760:	4618      	mov	r0, r3
 800c762:	3730      	adds	r7, #48	@ 0x30
 800c764:	46bd      	mov	sp, r7
 800c766:	bd80      	pop	{r7, pc}

0800c768 <prvRecvFrom_CopyPacket>:
static int32_t prvRecvFrom_CopyPacket( uint8_t * pucEthernetBuffer,
                                       void * pvBuffer,
                                       size_t uxBufferLength,
                                       BaseType_t xFlags,
                                       int32_t lDataLength )
{
 800c768:	b580      	push	{r7, lr}
 800c76a:	b086      	sub	sp, #24
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	60f8      	str	r0, [r7, #12]
 800c770:	60b9      	str	r1, [r7, #8]
 800c772:	607a      	str	r2, [r7, #4]
 800c774:	603b      	str	r3, [r7, #0]
    int32_t lReturn = lDataLength;
 800c776:	6a3b      	ldr	r3, [r7, #32]
 800c778:	617b      	str	r3, [r7, #20]
    const void * pvCopySource;

    if( ( ( UBaseType_t ) xFlags & ( UBaseType_t ) FREERTOS_ZERO_COPY ) == 0U )
 800c77a:	683b      	ldr	r3, [r7, #0]
 800c77c:	f003 0301 	and.w	r3, r3, #1
 800c780:	2b00      	cmp	r3, #0
 800c782:	d10e      	bne.n	800c7a2 <prvRecvFrom_CopyPacket+0x3a>
    {
        /* The zero copy flag is not set.  Truncate the length if it won't
         * fit in the provided buffer. */
        if( lReturn > ( int32_t ) uxBufferLength )
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	697a      	ldr	r2, [r7, #20]
 800c788:	429a      	cmp	r2, r3
 800c78a:	dd01      	ble.n	800c790 <prvRecvFrom_CopyPacket+0x28>
        {
            iptraceRECVFROM_DISCARDING_BYTES( ( uxBufferLength - lReturn ) );
            lReturn = ( int32_t ) uxBufferLength;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	617b      	str	r3, [r7, #20]
        }

        /* Copy the received data into the provided buffer, then release the
         * network buffer. */
        pvCopySource = ( const void * ) pucEthernetBuffer;
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	613b      	str	r3, [r7, #16]
        ( void ) memcpy( pvBuffer, pvCopySource, ( size_t ) lReturn );
 800c794:	697b      	ldr	r3, [r7, #20]
 800c796:	461a      	mov	r2, r3
 800c798:	6939      	ldr	r1, [r7, #16]
 800c79a:	68b8      	ldr	r0, [r7, #8]
 800c79c:	f00c fa1d 	bl	8018bda <memcpy>
 800c7a0:	e002      	b.n	800c7a8 <prvRecvFrom_CopyPacket+0x40>
    {
        /* The zero copy flag was set.  pvBuffer is not a buffer into which
         * the received data can be copied, but a pointer that must be set to
         * point to the buffer in which the received data has already been
         * placed. */
        *( ( void ** ) pvBuffer ) = ( void * ) pucEthernetBuffer;
 800c7a2:	68bb      	ldr	r3, [r7, #8]
 800c7a4:	68fa      	ldr	r2, [r7, #12]
 800c7a6:	601a      	str	r2, [r3, #0]
    }

    return lReturn;
 800c7a8:	697b      	ldr	r3, [r7, #20]
}
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	3718      	adds	r7, #24
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	bd80      	pop	{r7, pc}

0800c7b2 <FreeRTOS_recvfrom>:
                           void * pvBuffer,
                           size_t uxBufferLength,
                           BaseType_t xFlags,
                           struct freertos_sockaddr * pxSourceAddress,
                           socklen_t * pxSourceAddressLength )
{
 800c7b2:	b580      	push	{r7, lr}
 800c7b4:	b08e      	sub	sp, #56	@ 0x38
 800c7b6:	af02      	add	r7, sp, #8
 800c7b8:	60f8      	str	r0, [r7, #12]
 800c7ba:	60b9      	str	r1, [r7, #8]
 800c7bc:	607a      	str	r2, [r7, #4]
 800c7be:	603b      	str	r3, [r7, #0]
    NetworkBufferDescriptor_t * pxNetworkBuffer;
    FreeRTOS_Socket_t const * pxSocket = xSocket;
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	627b      	str	r3, [r7, #36]	@ 0x24
    int32_t lReturn = 0;
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    EventBits_t xEventBits = ( EventBits_t ) 0;
 800c7c8:	2300      	movs	r3, #0
 800c7ca:	617b      	str	r3, [r7, #20]
    size_t uxPayloadOffset = 0;
 800c7cc:	2300      	movs	r3, #0
 800c7ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    size_t uxPayloadLength;
    socklen_t xAddressLength;

    if( prvValidSocket( pxSocket, FREERTOS_IPPROTO_UDP, pdTRUE ) == pdFALSE )
 800c7d0:	2201      	movs	r2, #1
 800c7d2:	2111      	movs	r1, #17
 800c7d4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c7d6:	f7ff fda1 	bl	800c31c <prvValidSocket>
 800c7da:	4603      	mov	r3, r0
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d103      	bne.n	800c7e8 <FreeRTOS_recvfrom+0x36>
    {
        lReturn = -pdFREERTOS_ERRNO_EINVAL;
 800c7e0:	f06f 0315 	mvn.w	r3, #21
 800c7e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c7e6:	e049      	b.n	800c87c <FreeRTOS_recvfrom+0xca>
    {
        /* The function prototype is designed to maintain the expected Berkeley
         * sockets standard, but this implementation does not use all the parameters. */
        ( void ) pxSourceAddressLength;

        pxNetworkBuffer = prvRecvFromWaitForPacket( pxSocket, xFlags, &( xEventBits ) );
 800c7e8:	f107 0314 	add.w	r3, r7, #20
 800c7ec:	461a      	mov	r2, r3
 800c7ee:	6839      	ldr	r1, [r7, #0]
 800c7f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c7f2:	f7ff ff52 	bl	800c69a <prvRecvFromWaitForPacket>
 800c7f6:	6238      	str	r0, [r7, #32]

        if( pxNetworkBuffer != NULL )
 800c7f8:	6a3b      	ldr	r3, [r7, #32]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d03b      	beq.n	800c876 <FreeRTOS_recvfrom+0xc4>
        {
            do
            {
                switch( uxIPHeaderSizePacket( pxNetworkBuffer ) )
 800c7fe:	6a38      	ldr	r0, [r7, #32]
 800c800:	f7fe fa90 	bl	800ad24 <uxIPHeaderSizePacket>
 800c804:	4603      	mov	r3, r0
 800c806:	2b14      	cmp	r3, #20
 800c808:	d105      	bne.n	800c816 <FreeRTOS_recvfrom+0x64>
                {
                    #if ( ipconfigUSE_IPv4 != 0 )
                        case ipSIZE_OF_IPv4_HEADER:
                            uxPayloadOffset = xRecv_Update_IPv4( pxNetworkBuffer, pxSourceAddress );
 800c80a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c80c:	6a38      	ldr	r0, [r7, #32]
 800c80e:	f7ff fb8b 	bl	800bf28 <xRecv_Update_IPv4>
 800c812:	62b8      	str	r0, [r7, #40]	@ 0x28
                            break;
 800c814:	e003      	b.n	800c81e <FreeRTOS_recvfrom+0x6c>
                            break;
                    #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                    default:
                        /* MISRA 16.4 Compliance */
                        lReturn = -pdFREERTOS_ERRNO_EINVAL;
 800c816:	f06f 0315 	mvn.w	r3, #21
 800c81a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        break;
 800c81c:	bf00      	nop
                }

                if( lReturn < 0 )
 800c81e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c820:	2b00      	cmp	r3, #0
 800c822:	db1b      	blt.n	800c85c <FreeRTOS_recvfrom+0xaa>
                {
                    break;
                }

                xAddressLength = sizeof( struct freertos_sockaddr );
 800c824:	2318      	movs	r3, #24
 800c826:	61fb      	str	r3, [r7, #28]

                if( pxSourceAddressLength != NULL )
 800c828:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d002      	beq.n	800c834 <FreeRTOS_recvfrom+0x82>
                {
                    *pxSourceAddressLength = xAddressLength;
 800c82e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c830:	69fa      	ldr	r2, [r7, #28]
 800c832:	601a      	str	r2, [r3, #0]

                /* The returned value is the length of the payload data, which is
                 * calculated at the total packet size minus the headers.
                 * The validity of `xDataLength` prvProcessIPPacket has been confirmed
                 * in 'prvProcessIPPacket()'. */
                uxPayloadLength = pxNetworkBuffer->xDataLength - uxPayloadOffset;
 800c834:	6a3b      	ldr	r3, [r7, #32]
 800c836:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c83a:	1ad3      	subs	r3, r2, r3
 800c83c:	61bb      	str	r3, [r7, #24]
                lReturn = ( int32_t ) uxPayloadLength;
 800c83e:	69bb      	ldr	r3, [r7, #24]
 800c840:	62fb      	str	r3, [r7, #44]	@ 0x2c

                lReturn = prvRecvFrom_CopyPacket( &( pxNetworkBuffer->pucEthernetBuffer[ uxPayloadOffset ] ), pvBuffer, uxBufferLength, xFlags, lReturn );
 800c842:	6a3b      	ldr	r3, [r7, #32]
 800c844:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c848:	18d0      	adds	r0, r2, r3
 800c84a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c84c:	9300      	str	r3, [sp, #0]
 800c84e:	683b      	ldr	r3, [r7, #0]
 800c850:	687a      	ldr	r2, [r7, #4]
 800c852:	68b9      	ldr	r1, [r7, #8]
 800c854:	f7ff ff88 	bl	800c768 <prvRecvFrom_CopyPacket>
 800c858:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800c85a:	e000      	b.n	800c85e <FreeRTOS_recvfrom+0xac>
                    break;
 800c85c:	bf00      	nop
            } while( ipFALSE_BOOL );

            if( ( ( ( UBaseType_t ) xFlags & ( ( ( UBaseType_t ) FREERTOS_MSG_PEEK ) | ( ( UBaseType_t ) FREERTOS_ZERO_COPY ) ) ) == 0U ) ||
 800c85e:	683b      	ldr	r3, [r7, #0]
 800c860:	f003 0305 	and.w	r3, r3, #5
 800c864:	2b00      	cmp	r3, #0
 800c866:	d002      	beq.n	800c86e <FreeRTOS_recvfrom+0xbc>
 800c868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	da06      	bge.n	800c87c <FreeRTOS_recvfrom+0xca>
                ( lReturn < 0 ) )
            {
                vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800c86e:	6a38      	ldr	r0, [r7, #32]
 800c870:	f006 f89c 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
 800c874:	e002      	b.n	800c87c <FreeRTOS_recvfrom+0xca>
                iptraceRECVFROM_INTERRUPTED();
            }
        #endif /* ipconfigSUPPORT_SIGNALS */
        else
        {
            lReturn = -pdFREERTOS_ERRNO_EWOULDBLOCK;
 800c876:	f06f 030a 	mvn.w	r3, #10
 800c87a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            iptraceRECVFROM_TIMEOUT();
        }
    }

    return lReturn;
 800c87c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800c87e:	4618      	mov	r0, r3
 800c880:	3730      	adds	r7, #48	@ 0x30
 800c882:	46bd      	mov	sp, r7
 800c884:	bd80      	pop	{r7, pc}

0800c886 <prvMakeSureSocketIsBound>:
 * @param[in] pxSocket The socket that must be bound to a port number.
 * @return Returns pdTRUE if the socket was already bound, or if the
 *         socket has been bound successfully.
 */
static BaseType_t prvMakeSureSocketIsBound( FreeRTOS_Socket_t * pxSocket )
{
 800c886:	b580      	push	{r7, lr}
 800c888:	b084      	sub	sp, #16
 800c88a:	af00      	add	r7, sp, #0
 800c88c:	6078      	str	r0, [r7, #4]
    /* Check if this is a valid UDP socket, does not have to be bound yet. */
    BaseType_t xReturn = prvValidSocket( pxSocket, FREERTOS_IPPROTO_UDP, pdFALSE );
 800c88e:	2200      	movs	r2, #0
 800c890:	2111      	movs	r1, #17
 800c892:	6878      	ldr	r0, [r7, #4]
 800c894:	f7ff fd42 	bl	800c31c <prvValidSocket>
 800c898:	60f8      	str	r0, [r7, #12]

    if( ( xReturn == pdTRUE ) && ( !socketSOCKET_IS_BOUND( pxSocket ) ) )
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	2b01      	cmp	r3, #1
 800c89e:	d10d      	bne.n	800c8bc <prvMakeSureSocketIsBound+0x36>
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	69db      	ldr	r3, [r3, #28]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d109      	bne.n	800c8bc <prvMakeSureSocketIsBound+0x36>
    {
        /* The socket is valid but it is not yet bound. */
        if( FreeRTOS_bind( pxSocket, NULL, 0U ) != 0 )
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	2100      	movs	r1, #0
 800c8ac:	6878      	ldr	r0, [r7, #4]
 800c8ae:	f000 f915 	bl	800cadc <FreeRTOS_bind>
 800c8b2:	4603      	mov	r3, r0
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d001      	beq.n	800c8bc <prvMakeSureSocketIsBound+0x36>
        {
            /* The socket was not yet bound, and binding it has failed. */
            xReturn = pdFALSE;
 800c8b8:	2300      	movs	r3, #0
 800c8ba:	60fb      	str	r3, [r7, #12]
        }
    }

    return xReturn;
 800c8bc:	68fb      	ldr	r3, [r7, #12]
}
 800c8be:	4618      	mov	r0, r3
 800c8c0:	3710      	adds	r7, #16
 800c8c2:	46bd      	mov	sp, r7
 800c8c4:	bd80      	pop	{r7, pc}

0800c8c6 <prvSendUDPPacket>:
                                 size_t uxTotalDataLength,
                                 BaseType_t xFlags,
                                 const struct freertos_sockaddr * pxDestinationAddress,
                                 TickType_t xTicksToWait,
                                 size_t uxPayloadOffset )
{
 800c8c6:	b580      	push	{r7, lr}
 800c8c8:	b088      	sub	sp, #32
 800c8ca:	af00      	add	r7, sp, #0
 800c8cc:	60f8      	str	r0, [r7, #12]
 800c8ce:	60b9      	str	r1, [r7, #8]
 800c8d0:	607a      	str	r2, [r7, #4]
 800c8d2:	603b      	str	r3, [r7, #0]
    int32_t lReturn = 0;
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	61fb      	str	r3, [r7, #28]
    IPStackEvent_t xStackTxEvent = { eStackTxEvent, NULL };
 800c8d8:	2305      	movs	r3, #5
 800c8da:	753b      	strb	r3, [r7, #20]
 800c8dc:	2300      	movs	r3, #0
 800c8de:	61bb      	str	r3, [r7, #24]

    switch( pxDestinationAddress->sin_family ) /* LCOV_EXCL_BR_LINE Exclude this line because default case is checked before calling. */
 800c8e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8e2:	785b      	ldrb	r3, [r3, #1]
 800c8e4:	2b02      	cmp	r3, #2
 800c8e6:	d104      	bne.n	800c8f2 <prvSendUDPPacket+0x2c>
                break;
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        #if ( ipconfigUSE_IPv4 != 0 )
            case FREERTOS_AF_INET4:
                ( void ) xSend_UDP_Update_IPv4( pxNetworkBuffer, pxDestinationAddress );
 800c8e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c8ea:	68b8      	ldr	r0, [r7, #8]
 800c8ec:	f7ff fafc 	bl	800bee8 <xSend_UDP_Update_IPv4>
                break;
 800c8f0:	e000      	b.n	800c8f4 <prvSendUDPPacket+0x2e>
        #endif /* ( ipconfigUSE_IPv4 != 0 ) */

        default:   /* LCOV_EXCL_LINE Exclude this line because default case is checked before calling. */
            /* MISRA 16.4 Compliance */
            break; /* LCOV_EXCL_LINE Exclude this line because default case is checked before calling. */
 800c8f2:	bf00      	nop
    }

    pxNetworkBuffer->xDataLength = uxTotalDataLength + uxPayloadOffset;
 800c8f4:	687a      	ldr	r2, [r7, #4]
 800c8f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8f8:	441a      	add	r2, r3
 800c8fa:	68bb      	ldr	r3, [r7, #8]
 800c8fc:	629a      	str	r2, [r3, #40]	@ 0x28
    pxNetworkBuffer->usPort = pxDestinationAddress->sin_port;
 800c8fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c900:	885a      	ldrh	r2, [r3, #2]
 800c902:	68bb      	ldr	r3, [r7, #8]
 800c904:	869a      	strh	r2, [r3, #52]	@ 0x34
    pxNetworkBuffer->usBoundPort = ( uint16_t ) socketGET_SOCKET_PORT( pxSocket );
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	68db      	ldr	r3, [r3, #12]
 800c90a:	b29a      	uxth	r2, r3
 800c90c:	68bb      	ldr	r3, [r7, #8]
 800c90e:	86da      	strh	r2, [r3, #54]	@ 0x36

    /* The socket options are passed to the IP layer in the
     * space that will eventually get used by the Ethernet header. */
    pxNetworkBuffer->pucEthernetBuffer[ ipSOCKET_OPTIONS_OFFSET ] = pxSocket->ucSocketOptions;
 800c910:	68bb      	ldr	r3, [r7, #8]
 800c912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c914:	3306      	adds	r3, #6
 800c916:	68fa      	ldr	r2, [r7, #12]
 800c918:	f892 203a 	ldrb.w	r2, [r2, #58]	@ 0x3a
 800c91c:	701a      	strb	r2, [r3, #0]

    /* Tell the networking task that the packet needs sending. */
    xStackTxEvent.pvData = pxNetworkBuffer;
 800c91e:	68bb      	ldr	r3, [r7, #8]
 800c920:	61bb      	str	r3, [r7, #24]

    /* Ask the IP-task to send this packet */
    if( xSendEventStructToIPTask( &xStackTxEvent, xTicksToWait ) == pdPASS )
 800c922:	f107 0314 	add.w	r3, r7, #20
 800c926:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c928:	4618      	mov	r0, r3
 800c92a:	f7fd fe4b 	bl	800a5c4 <xSendEventStructToIPTask>
 800c92e:	4603      	mov	r3, r0
 800c930:	2b01      	cmp	r3, #1
 800c932:	d107      	bne.n	800c944 <prvSendUDPPacket+0x7e>
    {
        /* The packet was successfully sent to the IP task. */
        lReturn = ( int32_t ) uxTotalDataLength;
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	61fb      	str	r3, [r7, #28]
        #if ( ipconfigUSE_CALLBACKS == 1 )
        {
            if( ipconfigIS_VALID_PROG_ADDRESS( pxSocket->u.xUDP.pxHandleSent ) )
            {
                pxSocket->u.xUDP.pxHandleSent( ( FreeRTOS_Socket_t * ) pxSocket, uxTotalDataLength );
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c93c:	6879      	ldr	r1, [r7, #4]
 800c93e:	68f8      	ldr	r0, [r7, #12]
 800c940:	4798      	blx	r3
 800c942:	e007      	b.n	800c954 <prvSendUDPPacket+0x8e>
    }
    else
    {
        /* If the buffer was allocated in this function, release
         * it. */
        if( ( ( UBaseType_t ) xFlags & ( UBaseType_t ) FREERTOS_ZERO_COPY ) == 0U )
 800c944:	683b      	ldr	r3, [r7, #0]
 800c946:	f003 0301 	and.w	r3, r3, #1
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d102      	bne.n	800c954 <prvSendUDPPacket+0x8e>
        {
            vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800c94e:	68b8      	ldr	r0, [r7, #8]
 800c950:	f006 f82c 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
        }

        iptraceSTACK_TX_EVENT_LOST( ipSTACK_TX_EVENT );
    }

    return lReturn;
 800c954:	69fb      	ldr	r3, [r7, #28]
}
 800c956:	4618      	mov	r0, r3
 800c958:	3720      	adds	r7, #32
 800c95a:	46bd      	mov	sp, r7
 800c95c:	bd80      	pop	{r7, pc}

0800c95e <prvSendTo_ActualSend>:
                                     const void * pvBuffer,
                                     size_t uxTotalDataLength,
                                     BaseType_t xFlags,
                                     const struct freertos_sockaddr * pxDestinationAddress,
                                     size_t uxPayloadOffset )
{
 800c95e:	b580      	push	{r7, lr}
 800c960:	b08e      	sub	sp, #56	@ 0x38
 800c962:	af04      	add	r7, sp, #16
 800c964:	60f8      	str	r0, [r7, #12]
 800c966:	60b9      	str	r1, [r7, #8]
 800c968:	607a      	str	r2, [r7, #4]
 800c96a:	603b      	str	r3, [r7, #0]
    int32_t lReturn = 0;
 800c96c:	2300      	movs	r3, #0
 800c96e:	627b      	str	r3, [r7, #36]	@ 0x24
    TickType_t xTicksToWait = pxSocket->xSendBlockTime;
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c974:	61bb      	str	r3, [r7, #24]
    TimeOut_t xTimeOut;
    NetworkBufferDescriptor_t * pxNetworkBuffer;

    if( ( ( ( UBaseType_t ) xFlags & ( UBaseType_t ) FREERTOS_MSG_DONTWAIT ) != 0U ) ||
 800c976:	683b      	ldr	r3, [r7, #0]
 800c978:	f003 0310 	and.w	r3, r3, #16
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d104      	bne.n	800c98a <prvSendTo_ActualSend+0x2c>
        ( xIsCallingFromIPTask() != pdFALSE ) )
 800c980:	f7fe fd95 	bl	800b4ae <xIsCallingFromIPTask>
 800c984:	4603      	mov	r3, r0
    if( ( ( ( UBaseType_t ) xFlags & ( UBaseType_t ) FREERTOS_MSG_DONTWAIT ) != 0U ) ||
 800c986:	2b00      	cmp	r3, #0
 800c988:	d001      	beq.n	800c98e <prvSendTo_ActualSend+0x30>
    {
        /* The caller wants a non-blocking operation. When called by the IP-task,
         * the operation should always be non-blocking. */
        xTicksToWait = ( TickType_t ) 0U;
 800c98a:	2300      	movs	r3, #0
 800c98c:	61bb      	str	r3, [r7, #24]
    }

    if( ( ( UBaseType_t ) xFlags & ( UBaseType_t ) FREERTOS_ZERO_COPY ) == 0U )
 800c98e:	683b      	ldr	r3, [r7, #0]
 800c990:	f003 0301 	and.w	r3, r3, #1
 800c994:	2b00      	cmp	r3, #0
 800c996:	d128      	bne.n	800c9ea <prvSendTo_ActualSend+0x8c>
    {
        /* Zero copy is not set, so obtain a network buffer into
         * which the payload will be copied. */
        vTaskSetTimeOutState( &xTimeOut );
 800c998:	f107 0310 	add.w	r3, r7, #16
 800c99c:	4618      	mov	r0, r3
 800c99e:	f00a f841 	bl	8016a24 <vTaskSetTimeOutState>

        /* Block until a buffer becomes available, or until a
         * timeout has been reached */
        pxNetworkBuffer = pxGetNetworkBufferWithDescriptor( uxPayloadOffset + uxTotalDataLength, xTicksToWait );
 800c9a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	4413      	add	r3, r2
 800c9a8:	69ba      	ldr	r2, [r7, #24]
 800c9aa:	4611      	mov	r1, r2
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	f005 ff51 	bl	8012854 <pxGetNetworkBufferWithDescriptor>
 800c9b2:	6238      	str	r0, [r7, #32]

        if( pxNetworkBuffer != NULL )
 800c9b4:	6a3b      	ldr	r3, [r7, #32]
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d01b      	beq.n	800c9f2 <prvSendTo_ActualSend+0x94>
        {
            void * pvCopyDest = ( void * ) &( pxNetworkBuffer->pucEthernetBuffer[ uxPayloadOffset ] );
 800c9ba:	6a3b      	ldr	r3, [r7, #32]
 800c9bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c9be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9c0:	4413      	add	r3, r2
 800c9c2:	61fb      	str	r3, [r7, #28]
            ( void ) memcpy( pvCopyDest, pvBuffer, uxTotalDataLength );
 800c9c4:	687a      	ldr	r2, [r7, #4]
 800c9c6:	68b9      	ldr	r1, [r7, #8]
 800c9c8:	69f8      	ldr	r0, [r7, #28]
 800c9ca:	f00c f906 	bl	8018bda <memcpy>

            if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdTRUE )
 800c9ce:	f107 0218 	add.w	r2, r7, #24
 800c9d2:	f107 0310 	add.w	r3, r7, #16
 800c9d6:	4611      	mov	r1, r2
 800c9d8:	4618      	mov	r0, r3
 800c9da:	f00a f863 	bl	8016aa4 <xTaskCheckForTimeOut>
 800c9de:	4603      	mov	r3, r0
 800c9e0:	2b01      	cmp	r3, #1
 800c9e2:	d106      	bne.n	800c9f2 <prvSendTo_ActualSend+0x94>
            {
                /* The entire block time has been used up. */
                xTicksToWait = ( TickType_t ) 0;
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	61bb      	str	r3, [r7, #24]
 800c9e8:	e003      	b.n	800c9f2 <prvSendTo_ActualSend+0x94>
    else
    {
        /* When zero copy is used, pvBuffer is a pointer to the
         * payload of a buffer that has already been obtained from the
         * stack.  Obtain the network buffer pointer from the buffer. */
        pxNetworkBuffer = pxUDPPayloadBuffer_to_NetworkBuffer( pvBuffer );
 800c9ea:	68b8      	ldr	r0, [r7, #8]
 800c9ec:	f7fe fd1b 	bl	800b426 <pxUDPPayloadBuffer_to_NetworkBuffer>
 800c9f0:	6238      	str	r0, [r7, #32]
    }

    if( pxNetworkBuffer != NULL )
 800c9f2:	6a3b      	ldr	r3, [r7, #32]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d010      	beq.n	800ca1a <prvSendTo_ActualSend+0xbc>
    {
        pxNetworkBuffer->pxEndPoint = pxSocket->pxEndPoint;
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c9fc:	6a3b      	ldr	r3, [r7, #32]
 800c9fe:	631a      	str	r2, [r3, #48]	@ 0x30
        lReturn = prvSendUDPPacket( pxSocket,
 800ca00:	69bb      	ldr	r3, [r7, #24]
 800ca02:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ca04:	9202      	str	r2, [sp, #8]
 800ca06:	9301      	str	r3, [sp, #4]
 800ca08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca0a:	9300      	str	r3, [sp, #0]
 800ca0c:	683b      	ldr	r3, [r7, #0]
 800ca0e:	687a      	ldr	r2, [r7, #4]
 800ca10:	6a39      	ldr	r1, [r7, #32]
 800ca12:	68f8      	ldr	r0, [r7, #12]
 800ca14:	f7ff ff57 	bl	800c8c6 <prvSendUDPPacket>
 800ca18:	6278      	str	r0, [r7, #36]	@ 0x24
         * number of transmitted bytes, so the calling function knows
         * how  much data was actually sent. */
        iptraceNO_BUFFER_FOR_SENDTO();
    }

    return lReturn;
 800ca1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	3728      	adds	r7, #40	@ 0x28
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd80      	pop	{r7, pc}

0800ca24 <FreeRTOS_sendto>:
                         const void * pvBuffer,
                         size_t uxTotalDataLength,
                         BaseType_t xFlags,
                         const struct freertos_sockaddr * pxDestinationAddress,
                         socklen_t xDestinationAddressLength )
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b08c      	sub	sp, #48	@ 0x30
 800ca28:	af02      	add	r7, sp, #8
 800ca2a:	60f8      	str	r0, [r7, #12]
 800ca2c:	60b9      	str	r1, [r7, #8]
 800ca2e:	607a      	str	r2, [r7, #4]
 800ca30:	603b      	str	r3, [r7, #0]
    int32_t lReturn = 0;
 800ca32:	2300      	movs	r3, #0
 800ca34:	627b      	str	r3, [r7, #36]	@ 0x24
    FreeRTOS_Socket_t * pxSocket = ( FreeRTOS_Socket_t * ) xSocket;
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	61bb      	str	r3, [r7, #24]
    size_t uxMaxPayloadLength = 0;
 800ca3a:	2300      	movs	r3, #0
 800ca3c:	623b      	str	r3, [r7, #32]
    size_t uxPayloadOffset = 0;
 800ca3e:	2300      	movs	r3, #0
 800ca40:	61fb      	str	r3, [r7, #28]

    /* The function prototype is designed to maintain the expected Berkeley
     * sockets standard, but this implementation does not use all the
     * parameters. */
    ( void ) xDestinationAddressLength;
    configASSERT( pxDestinationAddress != NULL );
 800ca42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d10d      	bne.n	800ca64 <FreeRTOS_sendto+0x40>
	__asm volatile
 800ca48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca4c:	b672      	cpsid	i
 800ca4e:	f383 8811 	msr	BASEPRI, r3
 800ca52:	f3bf 8f6f 	isb	sy
 800ca56:	f3bf 8f4f 	dsb	sy
 800ca5a:	b662      	cpsie	i
 800ca5c:	617b      	str	r3, [r7, #20]
}
 800ca5e:	bf00      	nop
 800ca60:	bf00      	nop
 800ca62:	e7fd      	b.n	800ca60 <FreeRTOS_sendto+0x3c>
    configASSERT( pvBuffer != NULL );
 800ca64:	68bb      	ldr	r3, [r7, #8]
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d10d      	bne.n	800ca86 <FreeRTOS_sendto+0x62>
	__asm volatile
 800ca6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca6e:	b672      	cpsid	i
 800ca70:	f383 8811 	msr	BASEPRI, r3
 800ca74:	f3bf 8f6f 	isb	sy
 800ca78:	f3bf 8f4f 	dsb	sy
 800ca7c:	b662      	cpsie	i
 800ca7e:	613b      	str	r3, [r7, #16]
}
 800ca80:	bf00      	nop
 800ca82:	bf00      	nop
 800ca84:	e7fd      	b.n	800ca82 <FreeRTOS_sendto+0x5e>

    switch( pxDestinationAddress->sin_family )
 800ca86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca88:	785b      	ldrb	r3, [r3, #1]
 800ca8a:	2b02      	cmp	r3, #2
 800ca8c:	d105      	bne.n	800ca9a <FreeRTOS_sendto+0x76>
                break;
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        #if ( ipconfigUSE_IPv4 != 0 )
            case FREERTOS_AF_INET4:
                uxMaxPayloadLength = ipconfigNETWORK_MTU - ( ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_UDP_HEADER );
 800ca8e:	f44f 63b8 	mov.w	r3, #1472	@ 0x5c0
 800ca92:	623b      	str	r3, [r7, #32]
                uxPayloadOffset = ipSIZE_OF_ETH_HEADER + ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_UDP_HEADER;
 800ca94:	232a      	movs	r3, #42	@ 0x2a
 800ca96:	61fb      	str	r3, [r7, #28]
                break;
 800ca98:	e003      	b.n	800caa2 <FreeRTOS_sendto+0x7e>
        #endif /* ( ipconfigUSE_IPv4 != 0 ) */

        default:
            FreeRTOS_debug_printf( ( "FreeRTOS_sendto: Undefined sin_family \n" ) );
            lReturn = -pdFREERTOS_ERRNO_EINVAL;
 800ca9a:	f06f 0315 	mvn.w	r3, #21
 800ca9e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800caa0:	bf00      	nop
    }

    if( lReturn == 0 )
 800caa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d114      	bne.n	800cad2 <FreeRTOS_sendto+0xae>
    {
        if( uxTotalDataLength <= ( size_t ) uxMaxPayloadLength )
 800caa8:	687a      	ldr	r2, [r7, #4]
 800caaa:	6a3b      	ldr	r3, [r7, #32]
 800caac:	429a      	cmp	r2, r3
 800caae:	d810      	bhi.n	800cad2 <FreeRTOS_sendto+0xae>
        {
            /* If the socket is not already bound to an address, bind it now.
             * Passing NULL as the address parameter tells FreeRTOS_bind() to select
             * the address to bind to. */
            if( prvMakeSureSocketIsBound( pxSocket ) == pdTRUE )
 800cab0:	69b8      	ldr	r0, [r7, #24]
 800cab2:	f7ff fee8 	bl	800c886 <prvMakeSureSocketIsBound>
 800cab6:	4603      	mov	r3, r0
 800cab8:	2b01      	cmp	r3, #1
 800caba:	d10a      	bne.n	800cad2 <FreeRTOS_sendto+0xae>
            {
                lReturn = prvSendTo_ActualSend( pxSocket, pvBuffer, uxTotalDataLength, xFlags, pxDestinationAddress, uxPayloadOffset );
 800cabc:	69fb      	ldr	r3, [r7, #28]
 800cabe:	9301      	str	r3, [sp, #4]
 800cac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cac2:	9300      	str	r3, [sp, #0]
 800cac4:	683b      	ldr	r3, [r7, #0]
 800cac6:	687a      	ldr	r2, [r7, #4]
 800cac8:	68b9      	ldr	r1, [r7, #8]
 800caca:	69b8      	ldr	r0, [r7, #24]
 800cacc:	f7ff ff47 	bl	800c95e <prvSendTo_ActualSend>
 800cad0:	6278      	str	r0, [r7, #36]	@ 0x24
            /* The data is longer than the available buffer space. */
            iptraceSENDTO_DATA_TOO_LONG();
        }
    }

    return lReturn;
 800cad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
} /* Tested */
 800cad4:	4618      	mov	r0, r3
 800cad6:	3728      	adds	r7, #40	@ 0x28
 800cad8:	46bd      	mov	sp, r7
 800cada:	bd80      	pop	{r7, pc}

0800cadc <FreeRTOS_bind>:
 *         If some error occurred, then a negative value is returned.
 */
BaseType_t FreeRTOS_bind( Socket_t xSocket,
                          struct freertos_sockaddr const * pxAddress,
                          socklen_t xAddressLength )
{
 800cadc:	b580      	push	{r7, lr}
 800cade:	b08c      	sub	sp, #48	@ 0x30
 800cae0:	af02      	add	r7, sp, #8
 800cae2:	60f8      	str	r0, [r7, #12]
 800cae4:	60b9      	str	r1, [r7, #8]
 800cae6:	607a      	str	r2, [r7, #4]
    IPStackEvent_t xBindEvent;
    FreeRTOS_Socket_t * pxSocket = ( FreeRTOS_Socket_t * ) xSocket;
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	623b      	str	r3, [r7, #32]
    BaseType_t xReturn = 0;
 800caec:	2300      	movs	r3, #0
 800caee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    #endif /* ( ipconfigIPv4_BACKWARD_COMPATIBLE == 1 ) */

    ( void ) xAddressLength;

    configASSERT( xIsCallingFromIPTask() == pdFALSE );
 800caf0:	f7fe fcdd 	bl	800b4ae <xIsCallingFromIPTask>
 800caf4:	4603      	mov	r3, r0
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d00d      	beq.n	800cb16 <FreeRTOS_bind+0x3a>
	__asm volatile
 800cafa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cafe:	b672      	cpsid	i
 800cb00:	f383 8811 	msr	BASEPRI, r3
 800cb04:	f3bf 8f6f 	isb	sy
 800cb08:	f3bf 8f4f 	dsb	sy
 800cb0c:	b662      	cpsie	i
 800cb0e:	61fb      	str	r3, [r7, #28]
}
 800cb10:	bf00      	nop
 800cb12:	bf00      	nop
 800cb14:	e7fd      	b.n	800cb12 <FreeRTOS_bind+0x36>

    if( xSocketValid( pxSocket ) == pdFALSE )
 800cb16:	6a38      	ldr	r0, [r7, #32]
 800cb18:	f001 f98a 	bl	800de30 <xSocketValid>
 800cb1c:	4603      	mov	r3, r0
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d103      	bne.n	800cb2a <FreeRTOS_bind+0x4e>
    {
        xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800cb22:	f06f 0315 	mvn.w	r3, #21
 800cb26:	627b      	str	r3, [r7, #36]	@ 0x24
 800cb28:	e04b      	b.n	800cbc2 <FreeRTOS_bind+0xe6>
    }

    /* Once a socket is bound to a port, it can not be bound to a different
     * port number */
    else if( socketSOCKET_IS_BOUND( pxSocket ) )
 800cb2a:	6a3b      	ldr	r3, [r7, #32]
 800cb2c:	69db      	ldr	r3, [r3, #28]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d003      	beq.n	800cb3a <FreeRTOS_bind+0x5e>
    {
        /* The socket is already bound. */
        FreeRTOS_debug_printf( ( "vSocketBind: Socket already bound to %d\n", pxSocket->usLocalPort ) );
        xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800cb32:	f06f 0315 	mvn.w	r3, #21
 800cb36:	627b      	str	r3, [r7, #36]	@ 0x24
 800cb38:	e043      	b.n	800cbc2 <FreeRTOS_bind+0xe6>
    }
    else
    {
        /* Prepare a messages to the IP-task in order to perform the binding.
         * The desired port number will be passed in usLocalPort. */
        xBindEvent.eEventType = eSocketBindEvent;
 800cb3a:	230a      	movs	r3, #10
 800cb3c:	753b      	strb	r3, [r7, #20]
        xBindEvent.pvData = xSocket;
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	61bb      	str	r3, [r7, #24]

        if( pxAddress != NULL )
 800cb42:	68bb      	ldr	r3, [r7, #8]
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d013      	beq.n	800cb70 <FreeRTOS_bind+0x94>
        {
            switch( pxAddress->sin_family )
 800cb48:	68bb      	ldr	r3, [r7, #8]
 800cb4a:	785b      	ldrb	r3, [r3, #1]
 800cb4c:	2b02      	cmp	r3, #2
 800cb4e:	d109      	bne.n	800cb64 <FreeRTOS_bind+0x88>
                        break;
                #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                #if ( ipconfigUSE_IPv4 != 0 )
                    case FREERTOS_AF_INET4:
                        pxSocket->xLocalAddress.ulIP_IPv4 = FreeRTOS_ntohl( pxAddress->sin_address.ulIP_IPv4 );
 800cb50:	68bb      	ldr	r3, [r7, #8]
 800cb52:	689a      	ldr	r2, [r3, #8]
 800cb54:	6a3b      	ldr	r3, [r7, #32]
 800cb56:	629a      	str	r2, [r3, #40]	@ 0x28
                        pxSocket->bits.bIsIPv6 = pdFALSE_UNSIGNED;
 800cb58:	6a3a      	ldr	r2, [r7, #32]
 800cb5a:	7a13      	ldrb	r3, [r2, #8]
 800cb5c:	f023 0301 	bic.w	r3, r3, #1
 800cb60:	7213      	strb	r3, [r2, #8]
                        break;
 800cb62:	e000      	b.n	800cb66 <FreeRTOS_bind+0x8a>
                #endif /* ( ipconfigUSE_IPv4 != 0 ) */

                default:
                    FreeRTOS_debug_printf( ( "FreeRTOS_bind: Undefined sin_family \n" ) );
                    break;
 800cb64:	bf00      	nop
            }

            pxSocket->usLocalPort = FreeRTOS_ntohs( pxAddress->sin_port );
 800cb66:	68bb      	ldr	r3, [r7, #8]
 800cb68:	885a      	ldrh	r2, [r3, #2]
 800cb6a:	6a3b      	ldr	r3, [r7, #32]
 800cb6c:	871a      	strh	r2, [r3, #56]	@ 0x38
 800cb6e:	e009      	b.n	800cb84 <FreeRTOS_bind+0xa8>
        }
        else
        {
            /* Caller wants to bind to a random port number. */
            pxSocket->usLocalPort = 0U;
 800cb70:	6a3b      	ldr	r3, [r7, #32]
 800cb72:	2200      	movs	r2, #0
 800cb74:	871a      	strh	r2, [r3, #56]	@ 0x38
            ( void ) memset( pxSocket->xLocalAddress.xIP_IPv6.ucBytes, 0, sizeof( pxSocket->xLocalAddress.xIP_IPv6.ucBytes ) );
 800cb76:	6a3b      	ldr	r3, [r7, #32]
 800cb78:	3328      	adds	r3, #40	@ 0x28
 800cb7a:	2210      	movs	r2, #16
 800cb7c:	2100      	movs	r1, #0
 800cb7e:	4618      	mov	r0, r3
 800cb80:	f00b ff50 	bl	8018a24 <memset>
        }

        /* portMAX_DELAY is used as a the time-out parameter, as binding *must*
         * succeed before the socket can be used.  _RB_ The use of an infinite
         * block time needs be changed as it could result in the task hanging. */
        if( xSendEventStructToIPTask( &xBindEvent, ( TickType_t ) portMAX_DELAY ) == pdFAIL )
 800cb84:	f107 0314 	add.w	r3, r7, #20
 800cb88:	f04f 31ff 	mov.w	r1, #4294967295
 800cb8c:	4618      	mov	r0, r3
 800cb8e:	f7fd fd19 	bl	800a5c4 <xSendEventStructToIPTask>
 800cb92:	4603      	mov	r3, r0
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d103      	bne.n	800cba0 <FreeRTOS_bind+0xc4>
        {
            /* Failed to wake-up the IP-task, no use to wait for it */
            FreeRTOS_debug_printf( ( "FreeRTOS_bind: send event failed\n" ) );
            xReturn = -pdFREERTOS_ERRNO_ECANCELED;
 800cb98:	f06f 038b 	mvn.w	r3, #139	@ 0x8b
 800cb9c:	627b      	str	r3, [r7, #36]	@ 0x24
 800cb9e:	e010      	b.n	800cbc2 <FreeRTOS_bind+0xe6>
        }
        else
        {
            /* The IP-task will set the 'eSOCKET_BOUND' bit when it has done its
             * job. */
            ( void ) xEventGroupWaitBits( pxSocket->xEventGroup, ( EventBits_t ) eSOCKET_BOUND, pdTRUE /*xClearOnExit*/, pdFALSE /*xWaitAllBits*/, portMAX_DELAY );
 800cba0:	6a3b      	ldr	r3, [r7, #32]
 800cba2:	6858      	ldr	r0, [r3, #4]
 800cba4:	f04f 33ff 	mov.w	r3, #4294967295
 800cba8:	9300      	str	r3, [sp, #0]
 800cbaa:	2300      	movs	r3, #0
 800cbac:	2201      	movs	r2, #1
 800cbae:	2110      	movs	r1, #16
 800cbb0:	f007 ff74 	bl	8014a9c <xEventGroupWaitBits>

            if( !socketSOCKET_IS_BOUND( pxSocket ) )
 800cbb4:	6a3b      	ldr	r3, [r7, #32]
 800cbb6:	69db      	ldr	r3, [r3, #28]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d102      	bne.n	800cbc2 <FreeRTOS_bind+0xe6>
            {
                xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800cbbc:	f06f 0315 	mvn.w	r3, #21
 800cbc0:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    return xReturn;
 800cbc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cbc4:	4618      	mov	r0, r3
 800cbc6:	3728      	adds	r7, #40	@ 0x28
 800cbc8:	46bd      	mov	sp, r7
 800cbca:	bd80      	pop	{r7, pc}

0800cbcc <prvSocketBindAdd>:
 */
static BaseType_t prvSocketBindAdd( FreeRTOS_Socket_t * pxSocket,
                                    const struct freertos_sockaddr * pxAddress,
                                    List_t * pxSocketList,
                                    BaseType_t xInternal )
{
 800cbcc:	b580      	push	{r7, lr}
 800cbce:	b086      	sub	sp, #24
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	60f8      	str	r0, [r7, #12]
 800cbd4:	60b9      	str	r1, [r7, #8]
 800cbd6:	607a      	str	r2, [r7, #4]
 800cbd8:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn = 0;
 800cbda:	2300      	movs	r3, #0
 800cbdc:	617b      	str	r3, [r7, #20]

    /* Check to ensure the port is not already in use.  If the bind is
     * called internally, a port MAY be used by more than one socket. */
    if( ( ( xInternal == pdFALSE ) || ( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP ) ) &&
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d004      	beq.n	800cbee <prvSocketBindAdd+0x22>
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800cbea:	2b06      	cmp	r3, #6
 800cbec:	d00c      	beq.n	800cc08 <prvSocketBindAdd+0x3c>
        ( pxListFindListItemWithValue( pxSocketList, ( TickType_t ) pxAddress->sin_port ) != NULL ) )
 800cbee:	68bb      	ldr	r3, [r7, #8]
 800cbf0:	885b      	ldrh	r3, [r3, #2]
 800cbf2:	4619      	mov	r1, r3
 800cbf4:	6878      	ldr	r0, [r7, #4]
 800cbf6:	f000 fc93 	bl	800d520 <pxListFindListItemWithValue>
 800cbfa:	4603      	mov	r3, r0
    if( ( ( xInternal == pdFALSE ) || ( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP ) ) &&
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d003      	beq.n	800cc08 <prvSocketBindAdd+0x3c>
    {
        FreeRTOS_debug_printf( ( "vSocketBind: %sP port %d in use\n",
                                 ( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP ) ? "TC" : "UD",
                                 FreeRTOS_ntohs( pxAddress->sin_port ) ) );
        xReturn = -pdFREERTOS_ERRNO_EADDRINUSE;
 800cc00:	f06f 036f 	mvn.w	r3, #111	@ 0x6f
 800cc04:	617b      	str	r3, [r7, #20]
 800cc06:	e02b      	b.n	800cc60 <prvSocketBindAdd+0x94>
    }
    else
    {
        /* Allocate the port number to the socket.
         * This macro will set 'xBoundSocketListItem->xItemValue' */
        socketSET_SOCKET_PORT( pxSocket, pxAddress->sin_port );
 800cc08:	68bb      	ldr	r3, [r7, #8]
 800cc0a:	885b      	ldrh	r3, [r3, #2]
 800cc0c:	461a      	mov	r2, r3
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	60da      	str	r2, [r3, #12]

        /* And also store it in a socket field 'usLocalPort' in host-byte-order,
         * mostly used for logging and debugging purposes */
        pxSocket->usLocalPort = FreeRTOS_ntohs( pxAddress->sin_port );
 800cc12:	68bb      	ldr	r3, [r7, #8]
 800cc14:	885a      	ldrh	r2, [r3, #2]
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	871a      	strh	r2, [r3, #56]	@ 0x38
            }
            else
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                if( pxAddress->sin_address.ulIP_IPv4 != FREERTOS_INADDR_ANY )
 800cc1a:	68bb      	ldr	r3, [r7, #8]
 800cc1c:	689b      	ldr	r3, [r3, #8]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d007      	beq.n	800cc32 <prvSocketBindAdd+0x66>
                {
                    pxSocket->pxEndPoint = FreeRTOS_FindEndPointOnIP_IPv4( pxAddress->sin_address.ulIP_IPv4 );
 800cc22:	68bb      	ldr	r3, [r7, #8]
 800cc24:	689b      	ldr	r3, [r3, #8]
 800cc26:	4618      	mov	r0, r3
 800cc28:	f7ff fa9c 	bl	800c164 <FreeRTOS_FindEndPointOnIP_IPv4>
 800cc2c:	4602      	mov	r2, r0
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	651a      	str	r2, [r3, #80]	@ 0x50
                /* Place holder, do nothing, MISRA compliance */
            }
        }

        #if ( ipconfigUSE_IPv4 != 0 )
            if( pxSocket->pxEndPoint != NULL )
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d005      	beq.n	800cc46 <prvSocketBindAdd+0x7a>
            {
                pxSocket->xLocalAddress.ulIP_IPv4 = FreeRTOS_ntohl( pxSocket->pxEndPoint->ipv4_settings.ulIPAddress );
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cc3e:	681a      	ldr	r2, [r3, #0]
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	629a      	str	r2, [r3, #40]	@ 0x28
 800cc44:	e006      	b.n	800cc54 <prvSocketBindAdd+0x88>
                /* Socket address was set, do nothing for IPv6. */
            }
            else
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */
        {
            ( void ) memset( pxSocket->xLocalAddress.xIP_IPv6.ucBytes, 0, sizeof( pxSocket->xLocalAddress.xIP_IPv6.ucBytes ) );
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	3328      	adds	r3, #40	@ 0x28
 800cc4a:	2210      	movs	r2, #16
 800cc4c:	2100      	movs	r1, #0
 800cc4e:	4618      	mov	r0, r3
 800cc50:	f00b fee8 	bl	8018a24 <memset>
                vTaskSuspendAll();
            }
            #endif /* ipconfigETHERNET_DRIVER_FILTERS_PACKETS */

            /* Add the socket to 'xBoundUDPSocketsList' or 'xBoundTCPSocketsList' */
            vListInsertEnd( pxSocketList, &( pxSocket->xBoundSocketListItem ) );
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	330c      	adds	r3, #12
 800cc58:	4619      	mov	r1, r3
 800cc5a:	6878      	ldr	r0, [r7, #4]
 800cc5c:	f008 f94c 	bl	8014ef8 <vListInsertEnd>
            }
            #endif /* ipconfigETHERNET_DRIVER_FILTERS_PACKETS */
        }
    }

    return xReturn;
 800cc60:	697b      	ldr	r3, [r7, #20]
}
 800cc62:	4618      	mov	r0, r3
 800cc64:	3718      	adds	r7, #24
 800cc66:	46bd      	mov	sp, r7
 800cc68:	bd80      	pop	{r7, pc}
	...

0800cc6c <vSocketBind>:
 */
BaseType_t vSocketBind( FreeRTOS_Socket_t * pxSocket,
                        struct freertos_sockaddr * pxBindAddress,
                        size_t uxAddressLength,
                        BaseType_t xInternal )
{
 800cc6c:	b580      	push	{r7, lr}
 800cc6e:	b090      	sub	sp, #64	@ 0x40
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	60f8      	str	r0, [r7, #12]
 800cc74:	60b9      	str	r1, [r7, #8]
 800cc76:	607a      	str	r2, [r7, #4]
 800cc78:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn = 0; /* In Berkeley sockets, 0 means pass for bind(). */
 800cc7a:	2300      	movs	r3, #0
 800cc7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    List_t * pxSocketList;
    struct freertos_sockaddr * pxAddress = pxBindAddress;
 800cc7e:	68bb      	ldr	r3, [r7, #8]
 800cc80:	637b      	str	r3, [r7, #52]	@ 0x34

    #if ( ipconfigALLOW_SOCKET_SEND_WITHOUT_BIND == 1 )
        struct freertos_sockaddr xAddress;
    #endif /* ipconfigALLOW_SOCKET_SEND_WITHOUT_BIND */

    configASSERT( xSocketValid( pxSocket ) == pdTRUE );
 800cc82:	68f8      	ldr	r0, [r7, #12]
 800cc84:	f001 f8d4 	bl	800de30 <xSocketValid>
 800cc88:	4603      	mov	r3, r0
 800cc8a:	2b01      	cmp	r3, #1
 800cc8c:	d00d      	beq.n	800ccaa <vSocketBind+0x3e>
	__asm volatile
 800cc8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc92:	b672      	cpsid	i
 800cc94:	f383 8811 	msr	BASEPRI, r3
 800cc98:	f3bf 8f6f 	isb	sy
 800cc9c:	f3bf 8f4f 	dsb	sy
 800cca0:	b662      	cpsie	i
 800cca2:	633b      	str	r3, [r7, #48]	@ 0x30
}
 800cca4:	bf00      	nop
 800cca6:	bf00      	nop
 800cca8:	e7fd      	b.n	800cca6 <vSocketBind+0x3a>

    #if ( ipconfigUSE_TCP == 1 )
        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800ccb0:	2b06      	cmp	r3, #6
 800ccb2:	d102      	bne.n	800ccba <vSocketBind+0x4e>
        {
            pxSocketList = &xBoundTCPSocketsList;
 800ccb4:	4b28      	ldr	r3, [pc, #160]	@ (800cd58 <vSocketBind+0xec>)
 800ccb6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ccb8:	e001      	b.n	800ccbe <vSocketBind+0x52>
        }
        else
    #endif /* ipconfigUSE_TCP == 1 */
    {
        pxSocketList = &xBoundUDPSocketsList;
 800ccba:	4b28      	ldr	r3, [pc, #160]	@ (800cd5c <vSocketBind+0xf0>)
 800ccbc:	63bb      	str	r3, [r7, #56]	@ 0x38
        /* pxAddress will be NULL if sendto() was called on a socket without the
         * socket being bound to an address. In this case, automatically allocate
         * an address to the socket.  There is a small chance that the allocated
         * port will already be in use - if that is the case, then the check below
         * [pxListFindListItemWithValue()] will result in an error being returned. */
        if( pxAddress == NULL )
 800ccbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d115      	bne.n	800ccf0 <vSocketBind+0x84>
        {
            pxAddress = &xAddress;
 800ccc4:	f107 0314 	add.w	r3, r7, #20
 800ccc8:	637b      	str	r3, [r7, #52]	@ 0x34
            /* Clear the address: */
            ( void ) memset( pxAddress, 0, sizeof( struct freertos_sockaddr ) );
 800ccca:	2218      	movs	r2, #24
 800cccc:	2100      	movs	r1, #0
 800ccce:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800ccd0:	f00b fea8 	bl	8018a24 <memset>

            if( pxSocket->bits.bIsIPv6 != pdFALSE_UNSIGNED )
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	7a1b      	ldrb	r3, [r3, #8]
 800ccd8:	f003 0301 	and.w	r3, r3, #1
 800ccdc:	b2db      	uxtb	r3, r3
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d003      	beq.n	800ccea <vSocketBind+0x7e>
            {
                pxAddress->sin_family = FREERTOS_AF_INET6;
 800cce2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cce4:	220a      	movs	r2, #10
 800cce6:	705a      	strb	r2, [r3, #1]
 800cce8:	e002      	b.n	800ccf0 <vSocketBind+0x84>
            }
            else
            {
                pxAddress->sin_family = FREERTOS_AF_INET;
 800ccea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccec:	2202      	movs	r2, #2
 800ccee:	705a      	strb	r2, [r3, #1]
    }
    #endif /* ipconfigALLOW_SOCKET_SEND_WITHOUT_BIND == 1 */

    /* Sockets must be bound before calling FreeRTOS_sendto() if
    * ipconfigALLOW_SOCKET_SEND_WITHOUT_BIND is not set to 1. */
    configASSERT( pxAddress != NULL );
 800ccf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d10d      	bne.n	800cd12 <vSocketBind+0xa6>
	__asm volatile
 800ccf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccfa:	b672      	cpsid	i
 800ccfc:	f383 8811 	msr	BASEPRI, r3
 800cd00:	f3bf 8f6f 	isb	sy
 800cd04:	f3bf 8f4f 	dsb	sy
 800cd08:	b662      	cpsie	i
 800cd0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
 800cd0c:	bf00      	nop
 800cd0e:	bf00      	nop
 800cd10:	e7fd      	b.n	800cd0e <vSocketBind+0xa2>
    #endif
    {
        /* Add a do-while loop to facilitate use of 'break' statements. */
        do
        {
            if( pxAddress->sin_port == 0U )
 800cd12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd14:	885b      	ldrh	r3, [r3, #2]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d111      	bne.n	800cd3e <vSocketBind+0xd2>
            {
                pxAddress->sin_port = prvGetPrivatePortNumber( ( BaseType_t ) pxSocket->ucProtocol );
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800cd20:	4618      	mov	r0, r3
 800cd22:	f000 fbb7 	bl	800d494 <prvGetPrivatePortNumber>
 800cd26:	4603      	mov	r3, r0
 800cd28:	461a      	mov	r2, r3
 800cd2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd2c:	805a      	strh	r2, [r3, #2]

                if( pxAddress->sin_port == ( uint16_t ) 0U )
 800cd2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd30:	885b      	ldrh	r3, [r3, #2]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d103      	bne.n	800cd3e <vSocketBind+0xd2>
                {
                    xReturn = -pdFREERTOS_ERRNO_EADDRNOTAVAIL;
 800cd36:	f06f 037c 	mvn.w	r3, #124	@ 0x7c
 800cd3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    break;
 800cd3c:	e006      	b.n	800cd4c <vSocketBind+0xe0>

            /* If vSocketBind() is called from the API FreeRTOS_bind() it has been
             * confirmed that the socket was not yet bound to a port.  If it is called
             * from the IP-task, no such check is necessary. */

            xReturn = prvSocketBindAdd( pxSocket, pxAddress, pxSocketList, xInternal );
 800cd3e:	683b      	ldr	r3, [r7, #0]
 800cd40:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cd42:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800cd44:	68f8      	ldr	r0, [r7, #12]
 800cd46:	f7ff ff41 	bl	800cbcc <prvSocketBindAdd>
 800cd4a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if( xReturn != 0 )
    {
        iptraceBIND_FAILED( xSocket, ( FreeRTOS_ntohs( pxAddress->sin_port ) ) );
    }

    return xReturn;
 800cd4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
} /* Tested */
 800cd4e:	4618      	mov	r0, r3
 800cd50:	3740      	adds	r7, #64	@ 0x40
 800cd52:	46bd      	mov	sp, r7
 800cd54:	bd80      	pop	{r7, pc}
 800cd56:	bf00      	nop
 800cd58:	200025f4 	.word	0x200025f4
 800cd5c:	200025e0 	.word	0x200025e0

0800cd60 <vSocketClose>:
 */
/* MISRA Ref 17.2.1 [Sockets and limited recursion] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-172 */
/* coverity[misra_c_2012_rule_17_2_violation] */
void * vSocketClose( FreeRTOS_Socket_t * pxSocket )
{
 800cd60:	b580      	push	{r7, lr}
 800cd62:	b084      	sub	sp, #16
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	6078      	str	r0, [r7, #4]
    NetworkBufferDescriptor_t * pxNetworkBuffer;

    #if ( ipconfigUSE_TCP == 1 )
    {
        /* For TCP: clean up a little more. */
        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800cd6e:	2b06      	cmp	r3, #6
 800cd70:	d129      	bne.n	800cdc6 <vSocketClose+0x66>
        {
            #if ( ipconfigUSE_TCP_WIN == 1 )
            {
                if( pxSocket->u.xTCP.pxAckMessage != NULL )
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d005      	beq.n	800cd88 <vSocketClose+0x28>
                {
                    vReleaseNetworkBufferAndDescriptor( pxSocket->u.xTCP.pxAckMessage );
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800cd82:	4618      	mov	r0, r3
 800cd84:	f005 fe12 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
                }

                /* Free the resources which were claimed by the tcpWin member */
                vTCPWindowDestroy( &pxSocket->u.xTCP.xTCPWindow );
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800cd8e:	4618      	mov	r0, r3
 800cd90:	f004 fc92 	bl	80116b8 <vTCPWindowDestroy>
            }
            #endif /* ipconfigUSE_TCP_WIN */

            /* Free the input and output streams */
            if( pxSocket->u.xTCP.rxStream != NULL )
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d005      	beq.n	800cdaa <vSocketClose+0x4a>
            {
                iptraceMEM_STATS_DELETE( pxSocket->u.xTCP.rxStream );
                vPortFreeLarge( pxSocket->u.xTCP.rxStream );
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800cda4:	4618      	mov	r0, r3
 800cda6:	f00b fa6d 	bl	8018284 <vPortFree>
            }

            if( pxSocket->u.xTCP.txStream != NULL )
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d005      	beq.n	800cdc0 <vSocketClose+0x60>
            {
                iptraceMEM_STATS_DELETE( pxSocket->u.xTCP.txStream );
                vPortFreeLarge( pxSocket->u.xTCP.txStream );
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cdba:	4618      	mov	r0, r3
 800cdbc:	f00b fa62 	bl	8018284 <vPortFree>
            }

            /* In case this is a child socket, make sure the child-count of the
             * parent socket is decreased. */
            prvTCPSetSocketCount( pxSocket );
 800cdc0:	6878      	ldr	r0, [r7, #4]
 800cdc2:	f000 f82f 	bl	800ce24 <prvTCPSetSocketCount>
    }
    #endif /* ipconfigUSE_TCP == 1 */

    /* Socket must be unbound first, to ensure no more packets are queued on
     * it. */
    if( socketSOCKET_IS_BOUND( pxSocket ) )
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	69db      	ldr	r3, [r3, #28]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d004      	beq.n	800cdd8 <vSocketClose+0x78>
        {
            vTaskSuspendAll();
        }
        #endif /* ipconfigETHERNET_DRIVER_FILTERS_PACKETS */

        ( void ) uxListRemove( &( pxSocket->xBoundSocketListItem ) );
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	330c      	adds	r3, #12
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	f008 f8ed 	bl	8014fb2 <uxListRemove>
        #endif /* ipconfigETHERNET_DRIVER_FILTERS_PACKETS */
    }

    /* Now the socket is not bound the list of waiting packets can be
     * drained. */
    if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_UDP )
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800cdde:	2b11      	cmp	r3, #17
 800cde0:	d10f      	bne.n	800ce02 <vSocketClose+0xa2>
    {
        while( listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) > 0U )
 800cde2:	e00a      	b.n	800cdfa <vSocketClose+0x9a>
        {
            pxNetworkBuffer = ( ( NetworkBufferDescriptor_t * ) listGET_OWNER_OF_HEAD_ENTRY( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) );
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cde8:	68db      	ldr	r3, [r3, #12]
 800cdea:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxNetworkBuffer->xBufferListItem ) );
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	4618      	mov	r0, r3
 800cdf0:	f008 f8df 	bl	8014fb2 <uxListRemove>
            vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800cdf4:	68f8      	ldr	r0, [r7, #12]
 800cdf6:	f005 fdd9 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
        while( listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) > 0U )
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d1f0      	bne.n	800cde4 <vSocketClose+0x84>
        }
    }

    if( pxSocket->xEventGroup != NULL )
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	685b      	ldr	r3, [r3, #4]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d004      	beq.n	800ce14 <vSocketClose+0xb4>
    {
        vEventGroupDelete( pxSocket->xEventGroup );
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	685b      	ldr	r3, [r3, #4]
 800ce0e:	4618      	mov	r0, r3
 800ce10:	f007 ffeb 	bl	8014dea <vEventGroupDelete>
    }
    #endif /* ( ipconfigUSE_TCP == 1 ) && ( ipconfigHAS_DEBUG_PRINTF != 0 ) */

    /* And finally, after all resources have been freed, free the socket space */
    iptraceMEM_STATS_DELETE( pxSocket );
    vPortFreeSocket( pxSocket );
 800ce14:	6878      	ldr	r0, [r7, #4]
 800ce16:	f00b fa35 	bl	8018284 <vPortFree>

    return NULL;
 800ce1a:	2300      	movs	r3, #0
} /* Tested */
 800ce1c:	4618      	mov	r0, r3
 800ce1e:	3710      	adds	r7, #16
 800ce20:	46bd      	mov	sp, r7
 800ce22:	bd80      	pop	{r7, pc}

0800ce24 <prvTCPSetSocketCount>:
    /* MISRA Ref 17.2.1 [Sockets and limited recursion] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-172 */
    /* coverity[misra_c_2012_rule_17_2_violation] */
    /* coverity[recursive_step] */
    static void prvTCPSetSocketCount( FreeRTOS_Socket_t const * pxSocketToDelete )
    {
 800ce24:	b580      	push	{r7, lr}
 800ce26:	b086      	sub	sp, #24
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	6078      	str	r0, [r7, #4]
        const ListItem_t * pxIterator;

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( xBoundTCPSocketsList.xListEnd ) );
 800ce2c:	4b30      	ldr	r3, [pc, #192]	@ (800cef0 <prvTCPSetSocketCount+0xcc>)
 800ce2e:	613b      	str	r3, [r7, #16]
        FreeRTOS_Socket_t * pxOtherSocket;
        uint16_t usLocalPort = pxSocketToDelete->usLocalPort;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800ce34:	81fb      	strh	r3, [r7, #14]

        if( pxSocketToDelete->u.xTCP.eTCPState == eTCP_LISTEN )
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ce3c:	2b01      	cmp	r3, #1
 800ce3e:	d12b      	bne.n	800ce98 <prvTCPSetSocketCount+0x74>
        {
            pxIterator = listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800ce40:	4b2c      	ldr	r3, [pc, #176]	@ (800cef4 <prvTCPSetSocketCount+0xd0>)
 800ce42:	68db      	ldr	r3, [r3, #12]
 800ce44:	617b      	str	r3, [r7, #20]

            while( pxIterator != pxEnd )
 800ce46:	e022      	b.n	800ce8e <prvTCPSetSocketCount+0x6a>
            {
                pxOtherSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800ce48:	697b      	ldr	r3, [r7, #20]
 800ce4a:	68db      	ldr	r3, [r3, #12]
 800ce4c:	60bb      	str	r3, [r7, #8]

                /* This needs to be done here, before calling vSocketClose. */
                pxIterator = listGET_NEXT( pxIterator );
 800ce4e:	697b      	ldr	r3, [r7, #20]
 800ce50:	685b      	ldr	r3, [r3, #4]
 800ce52:	617b      	str	r3, [r7, #20]

                if( ( pxOtherSocket->u.xTCP.eTCPState != eTCP_LISTEN ) &&
 800ce54:	68bb      	ldr	r3, [r7, #8]
 800ce56:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ce5a:	2b01      	cmp	r3, #1
 800ce5c:	d017      	beq.n	800ce8e <prvTCPSetSocketCount+0x6a>
                    ( pxOtherSocket->usLocalPort == usLocalPort ) &&
 800ce5e:	68bb      	ldr	r3, [r7, #8]
 800ce60:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
                if( ( pxOtherSocket->u.xTCP.eTCPState != eTCP_LISTEN ) &&
 800ce62:	89fa      	ldrh	r2, [r7, #14]
 800ce64:	429a      	cmp	r2, r3
 800ce66:	d112      	bne.n	800ce8e <prvTCPSetSocketCount+0x6a>
                    ( ( pxOtherSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED ) ||
 800ce68:	68bb      	ldr	r3, [r7, #8]
 800ce6a:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800ce6e:	f003 0304 	and.w	r3, r3, #4
 800ce72:	b2db      	uxtb	r3, r3
                    ( pxOtherSocket->usLocalPort == usLocalPort ) &&
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d107      	bne.n	800ce88 <prvTCPSetSocketCount+0x64>
                      ( pxOtherSocket->u.xTCP.bits.bPassAccept != pdFALSE_UNSIGNED ) ) )
 800ce78:	68bb      	ldr	r3, [r7, #8]
 800ce7a:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800ce7e:	f003 0302 	and.w	r3, r3, #2
 800ce82:	b2db      	uxtb	r3, r3
                    ( ( pxOtherSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED ) ||
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d002      	beq.n	800ce8e <prvTCPSetSocketCount+0x6a>
                {
                    /* MISRA Ref 17.2.1 [Sockets and limited recursion] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-172 */
                    /* coverity[misra_c_2012_rule_17_2_violation] */
                    /* coverity[recursive_step] */
                    ( void ) vSocketClose( pxOtherSocket );
 800ce88:	68b8      	ldr	r0, [r7, #8]
 800ce8a:	f7ff ff69 	bl	800cd60 <vSocketClose>
            while( pxIterator != pxEnd )
 800ce8e:	697a      	ldr	r2, [r7, #20]
 800ce90:	693b      	ldr	r3, [r7, #16]
 800ce92:	429a      	cmp	r2, r3
 800ce94:	d1d8      	bne.n	800ce48 <prvTCPSetSocketCount+0x24>
                                             ( pxOtherSocket->u.xTCP.usChildCount == 1U ) ? "" : "ren" ) );
                    break;
                }
            }
        }
    }
 800ce96:	e026      	b.n	800cee6 <prvTCPSetSocketCount+0xc2>
            for( pxIterator = listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800ce98:	4b16      	ldr	r3, [pc, #88]	@ (800cef4 <prvTCPSetSocketCount+0xd0>)
 800ce9a:	68db      	ldr	r3, [r3, #12]
 800ce9c:	617b      	str	r3, [r7, #20]
 800ce9e:	e01e      	b.n	800cede <prvTCPSetSocketCount+0xba>
                pxOtherSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800cea0:	697b      	ldr	r3, [r7, #20]
 800cea2:	68db      	ldr	r3, [r3, #12]
 800cea4:	60bb      	str	r3, [r7, #8]
                if( ( pxOtherSocket->u.xTCP.eTCPState == eTCP_LISTEN ) &&
 800cea6:	68bb      	ldr	r3, [r7, #8]
 800cea8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ceac:	2b01      	cmp	r3, #1
 800ceae:	d113      	bne.n	800ced8 <prvTCPSetSocketCount+0xb4>
                    ( pxOtherSocket->usLocalPort == usLocalPort ) &&
 800ceb0:	68bb      	ldr	r3, [r7, #8]
 800ceb2:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
                if( ( pxOtherSocket->u.xTCP.eTCPState == eTCP_LISTEN ) &&
 800ceb4:	89fa      	ldrh	r2, [r7, #14]
 800ceb6:	429a      	cmp	r2, r3
 800ceb8:	d10e      	bne.n	800ced8 <prvTCPSetSocketCount+0xb4>
                    ( pxOtherSocket->u.xTCP.usChildCount != 0U ) )
 800ceba:	68bb      	ldr	r3, [r7, #8]
 800cebc:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
                    ( pxOtherSocket->usLocalPort == usLocalPort ) &&
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d009      	beq.n	800ced8 <prvTCPSetSocketCount+0xb4>
                    pxOtherSocket->u.xTCP.usChildCount--;
 800cec4:	68bb      	ldr	r3, [r7, #8]
 800cec6:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800ceca:	3b01      	subs	r3, #1
 800cecc:	b29a      	uxth	r2, r3
 800cece:	68bb      	ldr	r3, [r7, #8]
 800ced0:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
                    break;
 800ced4:	bf00      	nop
    }
 800ced6:	e006      	b.n	800cee6 <prvTCPSetSocketCount+0xc2>
                 pxIterator = listGET_NEXT( pxIterator ) )
 800ced8:	697b      	ldr	r3, [r7, #20]
 800ceda:	685b      	ldr	r3, [r3, #4]
 800cedc:	617b      	str	r3, [r7, #20]
                 pxIterator != pxEnd;
 800cede:	697a      	ldr	r2, [r7, #20]
 800cee0:	693b      	ldr	r3, [r7, #16]
 800cee2:	429a      	cmp	r2, r3
 800cee4:	d1dc      	bne.n	800cea0 <prvTCPSetSocketCount+0x7c>
    }
 800cee6:	bf00      	nop
 800cee8:	3718      	adds	r7, #24
 800ceea:	46bd      	mov	sp, r7
 800ceec:	bd80      	pop	{r7, pc}
 800ceee:	bf00      	nop
 800cef0:	200025fc 	.word	0x200025fc
 800cef4:	200025f4 	.word	0x200025f4

0800cef8 <prvSockopt_so_buffer>:
 *         value is returned.
 */
    static BaseType_t prvSockopt_so_buffer( FreeRTOS_Socket_t * pxSocket,
                                            int32_t lOptionName,
                                            const void * pvOptionValue )
    {
 800cef8:	b580      	push	{r7, lr}
 800cefa:	b086      	sub	sp, #24
 800cefc:	af00      	add	r7, sp, #0
 800cefe:	60f8      	str	r0, [r7, #12]
 800cf00:	60b9      	str	r1, [r7, #8]
 800cf02:	607a      	str	r2, [r7, #4]
        uint32_t ulNewValue;
        BaseType_t xReturn;

        if( ( FreeRTOS_issocketconnected( pxSocket ) == pdTRUE ) )
 800cf04:	68f8      	ldr	r0, [r7, #12]
 800cf06:	f000 ff4b 	bl	800dda0 <FreeRTOS_issocketconnected>
             * us data. If data was already sent, then pxSocket->u.xTCP.rxStream != NULL and this call will fail.
             * Warn the user about this inconsistent behavior. */
            FreeRTOS_printf( ( "Warning: Changing buffer/window properties on a connected socket may fail." ) );
        }

        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800cf10:	2b06      	cmp	r3, #6
 800cf12:	d003      	beq.n	800cf1c <prvSockopt_so_buffer+0x24>
        {
            FreeRTOS_printf( ( "Set SO_%sBUF: wrong socket type\n",
                               ( lOptionName == FREERTOS_SO_SNDBUF ) ? "SND" : "RCV" ) );
            xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800cf14:	f06f 0315 	mvn.w	r3, #21
 800cf18:	617b      	str	r3, [r7, #20]
 800cf1a:	e02c      	b.n	800cf76 <prvSockopt_so_buffer+0x7e>
        }
        else if( ( ( lOptionName == FREERTOS_SO_SNDBUF ) && ( pxSocket->u.xTCP.txStream != NULL ) ) ||
 800cf1c:	68bb      	ldr	r3, [r7, #8]
 800cf1e:	2b04      	cmp	r3, #4
 800cf20:	d104      	bne.n	800cf2c <prvSockopt_so_buffer+0x34>
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d107      	bne.n	800cf3c <prvSockopt_so_buffer+0x44>
 800cf2c:	68bb      	ldr	r3, [r7, #8]
 800cf2e:	2b05      	cmp	r3, #5
 800cf30:	d108      	bne.n	800cf44 <prvSockopt_so_buffer+0x4c>
                 ( ( lOptionName == FREERTOS_SO_RCVBUF ) && ( pxSocket->u.xTCP.rxStream != NULL ) ) )
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d003      	beq.n	800cf44 <prvSockopt_so_buffer+0x4c>
        {
            FreeRTOS_printf( ( "Set SO_%sBUF: buffer already created\n",
                               ( lOptionName == FREERTOS_SO_SNDBUF ) ? "SND" : "RCV" ) );
            xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800cf3c:	f06f 0315 	mvn.w	r3, #21
 800cf40:	617b      	str	r3, [r7, #20]
 800cf42:	e018      	b.n	800cf76 <prvSockopt_so_buffer+0x7e>
        }
        else
        {
            ulNewValue = *( ( const uint32_t * ) pvOptionValue );
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	613b      	str	r3, [r7, #16]

            if( lOptionName == FREERTOS_SO_SNDBUF )
 800cf4a:	68bb      	ldr	r3, [r7, #8]
 800cf4c:	2b04      	cmp	r3, #4
 800cf4e:	d10c      	bne.n	800cf6a <prvSockopt_so_buffer+0x72>
            {
                /* Round up to nearest MSS size */
                ulNewValue = FreeRTOS_round_up( ulNewValue, ( uint32_t ) pxSocket->u.xTCP.usMSS );
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800cf56:	4619      	mov	r1, r3
 800cf58:	6938      	ldr	r0, [r7, #16]
 800cf5a:	f7fe fcec 	bl	800b936 <FreeRTOS_round_up>
 800cf5e:	6138      	str	r0, [r7, #16]
                pxSocket->u.xTCP.uxTxStreamSize = ulNewValue;
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	693a      	ldr	r2, [r7, #16]
 800cf64:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
 800cf68:	e003      	b.n	800cf72 <prvSockopt_so_buffer+0x7a>
            }
            else
            {
                pxSocket->u.xTCP.uxRxStreamSize = ulNewValue;
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	693a      	ldr	r2, [r7, #16]
 800cf6e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
            }

            xReturn = 0;
 800cf72:	2300      	movs	r3, #0
 800cf74:	617b      	str	r3, [r7, #20]
        }

        return xReturn;
 800cf76:	697b      	ldr	r3, [r7, #20]
    }
 800cf78:	4618      	mov	r0, r3
 800cf7a:	3718      	adds	r7, #24
 800cf7c:	46bd      	mov	sp, r7
 800cf7e:	bd80      	pop	{r7, pc}

0800cf80 <prvSetOptionCallback>:
 *         value is returned.
 */
    BaseType_t prvSetOptionCallback( FreeRTOS_Socket_t * pxSocket,
                                     int32_t lOptionName,
                                     const void * pvOptionValue )
    {
 800cf80:	b480      	push	{r7}
 800cf82:	b087      	sub	sp, #28
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	60f8      	str	r0, [r7, #12]
 800cf88:	60b9      	str	r1, [r7, #8]
 800cf8a:	607a      	str	r2, [r7, #4]
        BaseType_t xReturn = 0;
 800cf8c:	2300      	movs	r3, #0
 800cf8e:	617b      	str	r3, [r7, #20]

        #if ( ipconfigUSE_TCP == 1 )
        {
            UBaseType_t uxProtocol;

            if( ( lOptionName == FREERTOS_SO_UDP_RECV_HANDLER ) ||
 800cf90:	68bb      	ldr	r3, [r7, #8]
 800cf92:	2b09      	cmp	r3, #9
 800cf94:	d002      	beq.n	800cf9c <prvSetOptionCallback+0x1c>
 800cf96:	68bb      	ldr	r3, [r7, #8]
 800cf98:	2b0a      	cmp	r3, #10
 800cf9a:	d102      	bne.n	800cfa2 <prvSetOptionCallback+0x22>
                ( lOptionName == FREERTOS_SO_UDP_SENT_HANDLER ) )
            {
                uxProtocol = ( UBaseType_t ) FREERTOS_IPPROTO_UDP;
 800cf9c:	2311      	movs	r3, #17
 800cf9e:	613b      	str	r3, [r7, #16]
 800cfa0:	e001      	b.n	800cfa6 <prvSetOptionCallback+0x26>
            }
            else
            {
                uxProtocol = ( UBaseType_t ) FREERTOS_IPPROTO_TCP;
 800cfa2:	2306      	movs	r3, #6
 800cfa4:	613b      	str	r3, [r7, #16]
            }

            if( pxSocket->ucProtocol != ( uint8_t ) uxProtocol )
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	f893 203b 	ldrb.w	r2, [r3, #59]	@ 0x3b
 800cfac:	693b      	ldr	r3, [r7, #16]
 800cfae:	b2db      	uxtb	r3, r3
 800cfb0:	429a      	cmp	r2, r3
 800cfb2:	d002      	beq.n	800cfba <prvSetOptionCallback+0x3a>
            {
                xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800cfb4:	f06f 0315 	mvn.w	r3, #21
 800cfb8:	617b      	str	r3, [r7, #20]
            /* No need to check if the socket has the right
             * protocol, because only UDP sockets can be created. */
        }
        #endif /* ipconfigUSE_TCP */

        if( xReturn == 0 )
 800cfba:	697b      	ldr	r3, [r7, #20]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d131      	bne.n	800d024 <prvSetOptionCallback+0xa4>
        {
            switch( lOptionName ) /* LCOV_EXCL_BR_LINE Exclude this line because default case is checked before calling. */
 800cfc0:	68bb      	ldr	r3, [r7, #8]
 800cfc2:	3b06      	subs	r3, #6
 800cfc4:	2b04      	cmp	r3, #4
 800cfc6:	d829      	bhi.n	800d01c <prvSetOptionCallback+0x9c>
 800cfc8:	a201      	add	r2, pc, #4	@ (adr r2, 800cfd0 <prvSetOptionCallback+0x50>)
 800cfca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfce:	bf00      	nop
 800cfd0:	0800cfe5 	.word	0x0800cfe5
 800cfd4:	0800cff1 	.word	0x0800cff1
 800cfd8:	0800cffd 	.word	0x0800cffd
 800cfdc:	0800d009 	.word	0x0800d009
 800cfe0:	0800d013 	.word	0x0800d013
            {
                #if ipconfigUSE_TCP == 1
                    case FREERTOS_SO_TCP_CONN_HANDLER:
                        pxSocket->u.xTCP.pxHandleConnected = ( ( const F_TCP_UDP_Handler_t * ) pvOptionValue )->pxOnTCPConnected;
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	681a      	ldr	r2, [r3, #0]
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
                        break;
 800cfee:	e019      	b.n	800d024 <prvSetOptionCallback+0xa4>

                    case FREERTOS_SO_TCP_RECV_HANDLER:
                        pxSocket->u.xTCP.pxHandleReceive = ( ( const F_TCP_UDP_Handler_t * ) pvOptionValue )->pxOnTCPReceive;
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	685a      	ldr	r2, [r3, #4]
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
                        break;
 800cffa:	e013      	b.n	800d024 <prvSetOptionCallback+0xa4>

                    case FREERTOS_SO_TCP_SENT_HANDLER:
                        pxSocket->u.xTCP.pxHandleSent = ( ( const F_TCP_UDP_Handler_t * ) pvOptionValue )->pxOnTCPSent;
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	689a      	ldr	r2, [r3, #8]
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
                        break;
 800d006:	e00d      	b.n	800d024 <prvSetOptionCallback+0xa4>
                #endif /* ipconfigUSE_TCP */
                case FREERTOS_SO_UDP_RECV_HANDLER:
                    pxSocket->u.xUDP.pxHandleReceive = ( ( const F_TCP_UDP_Handler_t * ) pvOptionValue )->pxOnUDPReceive;
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	68da      	ldr	r2, [r3, #12]
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	671a      	str	r2, [r3, #112]	@ 0x70
                    break;
 800d010:	e008      	b.n	800d024 <prvSetOptionCallback+0xa4>

                case FREERTOS_SO_UDP_SENT_HANDLER:
                    pxSocket->u.xUDP.pxHandleSent = ( ( const F_TCP_UDP_Handler_t * ) pvOptionValue )->pxOnUDPSent;
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	691a      	ldr	r2, [r3, #16]
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	675a      	str	r2, [r3, #116]	@ 0x74
                    break;
 800d01a:	e003      	b.n	800d024 <prvSetOptionCallback+0xa4>

                default:                                /* LCOV_EXCL_LINE Exclude this line because default case is checked before calling. */
                    xReturn = -pdFREERTOS_ERRNO_EINVAL; /* LCOV_EXCL_LINE Exclude this line because default case is checked before calling. */
 800d01c:	f06f 0315 	mvn.w	r3, #21
 800d020:	617b      	str	r3, [r7, #20]
                    break;                              /* LCOV_EXCL_LINE Exclude this line because default case is checked before calling. */
 800d022:	bf00      	nop
            }
        }

        return xReturn;
 800d024:	697b      	ldr	r3, [r7, #20]
    }
 800d026:	4618      	mov	r0, r3
 800d028:	371c      	adds	r7, #28
 800d02a:	46bd      	mov	sp, r7
 800d02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d030:	4770      	bx	lr
 800d032:	bf00      	nop

0800d034 <prvSetOptionTCPWindows>:
 * @param[in] pxSocket The socket whose options are being set.
 * @param[in] pvOptionValue The pointer that is passed by the application.
 */
    static BaseType_t prvSetOptionTCPWindows( FreeRTOS_Socket_t * pxSocket,
                                              const void * pvOptionValue )
    {
 800d034:	b580      	push	{r7, lr}
 800d036:	b086      	sub	sp, #24
 800d038:	af00      	add	r7, sp, #0
 800d03a:	6078      	str	r0, [r7, #4]
 800d03c:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800d03e:	f06f 0315 	mvn.w	r3, #21
 800d042:	617b      	str	r3, [r7, #20]
        const WinProperties_t * pxProps;

        do
        {
            IPTCPSocket_t * pxTCP = &( pxSocket->u.xTCP );
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	3358      	adds	r3, #88	@ 0x58
 800d048:	613b      	str	r3, [r7, #16]

            if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800d050:	2b06      	cmp	r3, #6
 800d052:	d13f      	bne.n	800d0d4 <prvSetOptionTCPWindows+0xa0>
            {
                FreeRTOS_debug_printf( ( "Set SO_WIN_PROP: wrong socket type\n" ) );
                break; /* will return -pdFREERTOS_ERRNO_EINVAL */
            }

            pxProps = ( const WinProperties_t * ) pvOptionValue;
 800d054:	683b      	ldr	r3, [r7, #0]
 800d056:	60fb      	str	r3, [r7, #12]

            /* Validity of txStream will be checked by the function below. */
            xReturn = prvSockopt_so_buffer( pxSocket, FREERTOS_SO_SNDBUF, &( pxProps->lTxBufSize ) );
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	461a      	mov	r2, r3
 800d05c:	2104      	movs	r1, #4
 800d05e:	6878      	ldr	r0, [r7, #4]
 800d060:	f7ff ff4a 	bl	800cef8 <prvSockopt_so_buffer>
 800d064:	6178      	str	r0, [r7, #20]

            if( xReturn != 0 )
 800d066:	697b      	ldr	r3, [r7, #20]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d135      	bne.n	800d0d8 <prvSetOptionTCPWindows+0xa4>
            {
                break; /* will return an error. */
            }

            xReturn = prvSockopt_so_buffer( pxSocket, FREERTOS_SO_RCVBUF, &( pxProps->lRxBufSize ) );
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	3308      	adds	r3, #8
 800d070:	461a      	mov	r2, r3
 800d072:	2105      	movs	r1, #5
 800d074:	6878      	ldr	r0, [r7, #4]
 800d076:	f7ff ff3f 	bl	800cef8 <prvSockopt_so_buffer>
 800d07a:	6178      	str	r0, [r7, #20]

            if( xReturn != 0 )
 800d07c:	697b      	ldr	r3, [r7, #20]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d12c      	bne.n	800d0dc <prvSetOptionTCPWindows+0xa8>
                break; /* will return an error. */
            }

            #if ( ipconfigUSE_TCP_WIN == 1 )
            {
                pxTCP->uxRxWinSize = ( uint32_t ) pxProps->lRxWinSize; /* Fixed value: size of the TCP reception window */
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	68db      	ldr	r3, [r3, #12]
 800d086:	461a      	mov	r2, r3
 800d088:	693b      	ldr	r3, [r7, #16]
 800d08a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
                pxTCP->uxTxWinSize = ( uint32_t ) pxProps->lTxWinSize; /* Fixed value: size of the TCP transmit window */
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	685b      	ldr	r3, [r3, #4]
 800d092:	461a      	mov	r2, r3
 800d094:	693b      	ldr	r3, [r7, #16]
 800d096:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
            }
            #endif

            /* In case the socket has already initialised its tcpWin,
             * adapt the window size parameters */
            if( pxTCP->xTCPWindow.u.bits.bHasInit != pdFALSE_UNSIGNED )
 800d09a:	693b      	ldr	r3, [r7, #16]
 800d09c:	f893 30cc 	ldrb.w	r3, [r3, #204]	@ 0xcc
 800d0a0:	f003 0301 	and.w	r3, r3, #1
 800d0a4:	b2db      	uxtb	r3, r3
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d019      	beq.n	800d0de <prvSetOptionTCPWindows+0xaa>
            {
                pxTCP->xTCPWindow.xSize.ulRxWindowLength = ( uint32_t ) ( pxTCP->uxRxWinSize * pxTCP->usMSS );
 800d0aa:	693b      	ldr	r3, [r7, #16]
 800d0ac:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800d0b0:	693a      	ldr	r2, [r7, #16]
 800d0b2:	8bd2      	ldrh	r2, [r2, #30]
 800d0b4:	fb03 f202 	mul.w	r2, r3, r2
 800d0b8:	693b      	ldr	r3, [r7, #16]
 800d0ba:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
                pxTCP->xTCPWindow.xSize.ulTxWindowLength = ( uint32_t ) ( pxTCP->uxTxWinSize * pxTCP->usMSS );
 800d0be:	693b      	ldr	r3, [r7, #16]
 800d0c0:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800d0c4:	693a      	ldr	r2, [r7, #16]
 800d0c6:	8bd2      	ldrh	r2, [r2, #30]
 800d0c8:	fb03 f202 	mul.w	r2, r3, r2
 800d0cc:	693b      	ldr	r3, [r7, #16]
 800d0ce:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
 800d0d2:	e004      	b.n	800d0de <prvSetOptionTCPWindows+0xaa>
                break; /* will return -pdFREERTOS_ERRNO_EINVAL */
 800d0d4:	bf00      	nop
 800d0d6:	e002      	b.n	800d0de <prvSetOptionTCPWindows+0xaa>
                break; /* will return an error. */
 800d0d8:	bf00      	nop
 800d0da:	e000      	b.n	800d0de <prvSetOptionTCPWindows+0xaa>
                break; /* will return an error. */
 800d0dc:	bf00      	nop
            }
        }
        while( ipFALSE_BOOL );

        return xReturn;
 800d0de:	697b      	ldr	r3, [r7, #20]
    }
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	3718      	adds	r7, #24
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	bd80      	pop	{r7, pc}

0800d0e8 <prvSetOptionLowHighWater>:
 * @param[in] pxSocket The socket whose options are being set.
 * @param[in] pvOptionValue The pointer that is passed by the application.
 */
    static BaseType_t prvSetOptionLowHighWater( FreeRTOS_Socket_t * pxSocket,
                                                const void * pvOptionValue )
    {
 800d0e8:	b480      	push	{r7}
 800d0ea:	b085      	sub	sp, #20
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	6078      	str	r0, [r7, #4]
 800d0f0:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800d0f2:	f06f 0315 	mvn.w	r3, #21
 800d0f6:	60fb      	str	r3, [r7, #12]
        const LowHighWater_t * pxLowHighWater = ( const LowHighWater_t * ) pvOptionValue;
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	60bb      	str	r3, [r7, #8]

        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800d102:	2b06      	cmp	r3, #6
 800d104:	d118      	bne.n	800d138 <prvSetOptionLowHighWater+0x50>
        {
            /* It is not allowed to access 'pxSocket->u.xTCP'. */
            FreeRTOS_debug_printf( ( "FREERTOS_SO_SET_LOW_HIGH_WATER: wrong socket type\n" ) );
        }
        else if( ( pxLowHighWater->uxLittleSpace >= pxLowHighWater->uxEnoughSpace ) ||
 800d106:	68bb      	ldr	r3, [r7, #8]
 800d108:	681a      	ldr	r2, [r3, #0]
 800d10a:	68bb      	ldr	r3, [r7, #8]
 800d10c:	685b      	ldr	r3, [r3, #4]
 800d10e:	429a      	cmp	r2, r3
 800d110:	d212      	bcs.n	800d138 <prvSetOptionLowHighWater+0x50>
                 ( pxLowHighWater->uxEnoughSpace > pxSocket->u.xTCP.uxRxStreamSize ) )
 800d112:	68bb      	ldr	r3, [r7, #8]
 800d114:	685a      	ldr	r2, [r3, #4]
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
        else if( ( pxLowHighWater->uxLittleSpace >= pxLowHighWater->uxEnoughSpace ) ||
 800d11c:	429a      	cmp	r2, r3
 800d11e:	d80b      	bhi.n	800d138 <prvSetOptionLowHighWater+0x50>
            FreeRTOS_debug_printf( ( "FREERTOS_SO_SET_LOW_HIGH_WATER: bad values\n" ) );
        }
        else
        {
            /* Send a STOP when buffer space drops below 'uxLittleSpace' bytes. */
            pxSocket->u.xTCP.uxLittleSpace = pxLowHighWater->uxLittleSpace;
 800d120:	68bb      	ldr	r3, [r7, #8]
 800d122:	681a      	ldr	r2, [r3, #0]
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
            /* Send a GO when buffer space grows above 'uxEnoughSpace' bytes. */
            pxSocket->u.xTCP.uxEnoughSpace = pxLowHighWater->uxEnoughSpace;
 800d12a:	68bb      	ldr	r3, [r7, #8]
 800d12c:	685a      	ldr	r2, [r3, #4]
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
            xReturn = 0;
 800d134:	2300      	movs	r3, #0
 800d136:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800d138:	68fb      	ldr	r3, [r7, #12]
    }
 800d13a:	4618      	mov	r0, r3
 800d13c:	3714      	adds	r7, #20
 800d13e:	46bd      	mov	sp, r7
 800d140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d144:	4770      	bx	lr

0800d146 <prvSetOptionSetFullSize>:
 * @param[in] pxSocket The socket whose options are being set.
 * @param[in] pvOptionValue The option name like FREERTOS_SO_xxx_HANDLER.
 */
    static BaseType_t prvSetOptionSetFullSize( FreeRTOS_Socket_t * pxSocket,
                                               const void * pvOptionValue )
    {
 800d146:	b580      	push	{r7, lr}
 800d148:	b084      	sub	sp, #16
 800d14a:	af00      	add	r7, sp, #0
 800d14c:	6078      	str	r0, [r7, #4]
 800d14e:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800d150:	f06f 0315 	mvn.w	r3, #21
 800d154:	60fb      	str	r3, [r7, #12]

        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800d15c:	2b06      	cmp	r3, #6
 800d15e:	d126      	bne.n	800d1ae <prvSetOptionSetFullSize+0x68>
        {
            if( *( ( const BaseType_t * ) pvOptionValue ) != 0 )
 800d160:	683b      	ldr	r3, [r7, #0]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	2b00      	cmp	r3, #0
 800d166:	d007      	beq.n	800d178 <prvSetOptionSetFullSize+0x32>
            {
                pxSocket->u.xTCP.xTCPWindow.u.bits.bSendFullSize = pdTRUE_UNSIGNED;
 800d168:	687a      	ldr	r2, [r7, #4]
 800d16a:	f892 3124 	ldrb.w	r3, [r2, #292]	@ 0x124
 800d16e:	f043 0302 	orr.w	r3, r3, #2
 800d172:	f882 3124 	strb.w	r3, [r2, #292]	@ 0x124
 800d176:	e006      	b.n	800d186 <prvSetOptionSetFullSize+0x40>
            }
            else
            {
                pxSocket->u.xTCP.xTCPWindow.u.bits.bSendFullSize = pdFALSE_UNSIGNED;
 800d178:	687a      	ldr	r2, [r7, #4]
 800d17a:	f892 3124 	ldrb.w	r3, [r2, #292]	@ 0x124
 800d17e:	f023 0302 	bic.w	r3, r3, #2
 800d182:	f882 3124 	strb.w	r3, [r2, #292]	@ 0x124
            }

            if( ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) &&
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d18c:	2b04      	cmp	r3, #4
 800d18e:	d90c      	bls.n	800d1aa <prvSetOptionSetFullSize+0x64>
                ( FreeRTOS_outstanding( pxSocket ) != 0 ) )
 800d190:	6878      	ldr	r0, [r7, #4]
 800d192:	f000 fde1 	bl	800dd58 <FreeRTOS_tx_size>
 800d196:	4603      	mov	r3, r0
            if( ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) &&
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d006      	beq.n	800d1aa <prvSetOptionSetFullSize+0x64>
            {
                /* There might be some data in the TX-stream, less than full-size,
                 * which equals a MSS.  Wake-up the IP-task to check this. */
                pxSocket->u.xTCP.usTimeout = 1U;
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	2201      	movs	r2, #1
 800d1a0:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
                ( void ) xSendEventToIPTask( eTCPTimerEvent );
 800d1a4:	2007      	movs	r0, #7
 800d1a6:	f7fd f9f7 	bl	800a598 <xSendEventToIPTask>
            }

            xReturn = 0;
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800d1ae:	68fb      	ldr	r3, [r7, #12]
    }
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	3710      	adds	r7, #16
 800d1b4:	46bd      	mov	sp, r7
 800d1b6:	bd80      	pop	{r7, pc}

0800d1b8 <prvSetOptionStopRX>:
 * @param[in] pxSocket The TCP socket used for the connection.
 * @param[in] pvOptionValue The option name like FREERTOS_SO_xxx_HANDLER.
 */
    static BaseType_t prvSetOptionStopRX( FreeRTOS_Socket_t * pxSocket,
                                          const void * pvOptionValue )
    {
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b084      	sub	sp, #16
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	6078      	str	r0, [r7, #4]
 800d1c0:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800d1c2:	f06f 0315 	mvn.w	r3, #21
 800d1c6:	60fb      	str	r3, [r7, #12]

        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800d1ce:	2b06      	cmp	r3, #6
 800d1d0:	d122      	bne.n	800d218 <prvSetOptionStopRX+0x60>
        {
            if( *( ( const BaseType_t * ) pvOptionValue ) != 0 )
 800d1d2:	683b      	ldr	r3, [r7, #0]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d007      	beq.n	800d1ea <prvSetOptionStopRX+0x32>
            {
                pxSocket->u.xTCP.bits.bRxStopped = pdTRUE_UNSIGNED;
 800d1da:	687a      	ldr	r2, [r7, #4]
 800d1dc:	f892 306e 	ldrb.w	r3, [r2, #110]	@ 0x6e
 800d1e0:	f043 0304 	orr.w	r3, r3, #4
 800d1e4:	f882 306e 	strb.w	r3, [r2, #110]	@ 0x6e
 800d1e8:	e006      	b.n	800d1f8 <prvSetOptionStopRX+0x40>
            }
            else
            {
                pxSocket->u.xTCP.bits.bRxStopped = pdFALSE_UNSIGNED;
 800d1ea:	687a      	ldr	r2, [r7, #4]
 800d1ec:	f892 306e 	ldrb.w	r3, [r2, #110]	@ 0x6e
 800d1f0:	f023 0304 	bic.w	r3, r3, #4
 800d1f4:	f882 306e 	strb.w	r3, [r2, #110]	@ 0x6e
            }

            pxSocket->u.xTCP.bits.bWinChange = pdTRUE_UNSIGNED;
 800d1f8:	687a      	ldr	r2, [r7, #4]
 800d1fa:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800d1fe:	f043 0301 	orr.w	r3, r3, #1
 800d202:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
            pxSocket->u.xTCP.usTimeout = 1U; /* to set/clear bRxStopped */
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	2201      	movs	r2, #1
 800d20a:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
            ( void ) xSendEventToIPTask( eTCPTimerEvent );
 800d20e:	2007      	movs	r0, #7
 800d210:	f7fd f9c2 	bl	800a598 <xSendEventToIPTask>
            xReturn = 0;
 800d214:	2300      	movs	r3, #0
 800d216:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800d218:	68fb      	ldr	r3, [r7, #12]
    }
 800d21a:	4618      	mov	r0, r3
 800d21c:	3710      	adds	r7, #16
 800d21e:	46bd      	mov	sp, r7
 800d220:	bd80      	pop	{r7, pc}

0800d222 <prvSetOptionTimeout>:
 *            otherwise handle the option `FREERTOS_SO_RCVTIMEO`.
 */
static void prvSetOptionTimeout( FreeRTOS_Socket_t * pxSocket,
                                 const void * pvOptionValue,
                                 BaseType_t xForSend )
{
 800d222:	b480      	push	{r7}
 800d224:	b087      	sub	sp, #28
 800d226:	af00      	add	r7, sp, #0
 800d228:	60f8      	str	r0, [r7, #12]
 800d22a:	60b9      	str	r1, [r7, #8]
 800d22c:	607a      	str	r2, [r7, #4]
    TickType_t xBlockTime = *( ( const TickType_t * ) pvOptionValue );
 800d22e:	68bb      	ldr	r3, [r7, #8]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	617b      	str	r3, [r7, #20]

    if( xForSend == pdTRUE )
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	2b01      	cmp	r3, #1
 800d238:	d10f      	bne.n	800d25a <prvSetOptionTimeout+0x38>
    {
        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_UDP )
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800d240:	2b11      	cmp	r3, #17
 800d242:	d106      	bne.n	800d252 <prvSetOptionTimeout+0x30>
        {
            /* The send time out is capped for the reason stated in the
             * comments where ipconfigUDP_MAX_SEND_BLOCK_TIME_TICKS is defined
             * in FreeRTOSIPConfig.h (assuming an official configuration file
             * is being used. */
            if( xBlockTime > ipconfigUDP_MAX_SEND_BLOCK_TIME_TICKS )
 800d244:	697b      	ldr	r3, [r7, #20]
 800d246:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d24a:	d902      	bls.n	800d252 <prvSetOptionTimeout+0x30>
            {
                xBlockTime = ipconfigUDP_MAX_SEND_BLOCK_TIME_TICKS;
 800d24c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800d250:	617b      	str	r3, [r7, #20]
            /* For TCP socket, it isn't necessary to limit the blocking time
             * because  the FreeRTOS_send() function does not wait for a network
             * buffer to become available. */
        }

        pxSocket->xSendBlockTime = xBlockTime;
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	697a      	ldr	r2, [r7, #20]
 800d256:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    else
    {
        pxSocket->xReceiveBlockTime = xBlockTime;
    }
}
 800d258:	e002      	b.n	800d260 <prvSetOptionTimeout+0x3e>
        pxSocket->xReceiveBlockTime = xBlockTime;
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	697a      	ldr	r2, [r7, #20]
 800d25e:	621a      	str	r2, [r3, #32]
}
 800d260:	bf00      	nop
 800d262:	371c      	adds	r7, #28
 800d264:	46bd      	mov	sp, r7
 800d266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26a:	4770      	bx	lr

0800d26c <prvSetOptionReuseListenSocket>:
 * @param[in] pxSocket The TCP socket used for the connection.
 * @param[in] pvOptionValue The option name like FREERTOS_SO_xxx_HANDLER.
 */
    static BaseType_t prvSetOptionReuseListenSocket( FreeRTOS_Socket_t * pxSocket,
                                                     const void * pvOptionValue )
    {
 800d26c:	b480      	push	{r7}
 800d26e:	b085      	sub	sp, #20
 800d270:	af00      	add	r7, sp, #0
 800d272:	6078      	str	r0, [r7, #4]
 800d274:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800d276:	f06f 0315 	mvn.w	r3, #21
 800d27a:	60fb      	str	r3, [r7, #12]

        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800d282:	2b06      	cmp	r3, #6
 800d284:	d114      	bne.n	800d2b0 <prvSetOptionReuseListenSocket+0x44>
        {
            if( *( ( const BaseType_t * ) pvOptionValue ) != 0 )
 800d286:	683b      	ldr	r3, [r7, #0]
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d007      	beq.n	800d29e <prvSetOptionReuseListenSocket+0x32>
            {
                pxSocket->u.xTCP.bits.bReuseSocket = pdTRUE_UNSIGNED;
 800d28e:	687a      	ldr	r2, [r7, #4]
 800d290:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800d294:	f043 0308 	orr.w	r3, r3, #8
 800d298:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
 800d29c:	e006      	b.n	800d2ac <prvSetOptionReuseListenSocket+0x40>
            }
            else
            {
                pxSocket->u.xTCP.bits.bReuseSocket = pdFALSE_UNSIGNED;
 800d29e:	687a      	ldr	r2, [r7, #4]
 800d2a0:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800d2a4:	f023 0308 	bic.w	r3, r3, #8
 800d2a8:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
            }

            xReturn = 0;
 800d2ac:	2300      	movs	r3, #0
 800d2ae:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800d2b0:	68fb      	ldr	r3, [r7, #12]
    }
 800d2b2:	4618      	mov	r0, r3
 800d2b4:	3714      	adds	r7, #20
 800d2b6:	46bd      	mov	sp, r7
 800d2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2bc:	4770      	bx	lr

0800d2be <prvSetOptionCloseAfterSend>:
 * @param[in] pvOptionValue A pointer to a binary value of size
 *            BaseType_t.
 */
    static BaseType_t prvSetOptionCloseAfterSend( FreeRTOS_Socket_t * pxSocket,
                                                  const void * pvOptionValue )
    {
 800d2be:	b480      	push	{r7}
 800d2c0:	b085      	sub	sp, #20
 800d2c2:	af00      	add	r7, sp, #0
 800d2c4:	6078      	str	r0, [r7, #4]
 800d2c6:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800d2c8:	f06f 0315 	mvn.w	r3, #21
 800d2cc:	60fb      	str	r3, [r7, #12]

        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800d2d4:	2b06      	cmp	r3, #6
 800d2d6:	d114      	bne.n	800d302 <prvSetOptionCloseAfterSend+0x44>
        {
            if( *( ( const BaseType_t * ) pvOptionValue ) != 0 )
 800d2d8:	683b      	ldr	r3, [r7, #0]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d007      	beq.n	800d2f0 <prvSetOptionCloseAfterSend+0x32>
            {
                pxSocket->u.xTCP.bits.bCloseAfterSend = pdTRUE_UNSIGNED;
 800d2e0:	687a      	ldr	r2, [r7, #4]
 800d2e2:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800d2e6:	f043 0310 	orr.w	r3, r3, #16
 800d2ea:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
 800d2ee:	e006      	b.n	800d2fe <prvSetOptionCloseAfterSend+0x40>
            }
            else
            {
                pxSocket->u.xTCP.bits.bCloseAfterSend = pdFALSE_UNSIGNED;
 800d2f0:	687a      	ldr	r2, [r7, #4]
 800d2f2:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800d2f6:	f023 0310 	bic.w	r3, r3, #16
 800d2fa:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
            }

            xReturn = 0;
 800d2fe:	2300      	movs	r3, #0
 800d300:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800d302:	68fb      	ldr	r3, [r7, #12]
    }
 800d304:	4618      	mov	r0, r3
 800d306:	3714      	adds	r7, #20
 800d308:	46bd      	mov	sp, r7
 800d30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d30e:	4770      	bx	lr

0800d310 <FreeRTOS_setsockopt>:
BaseType_t FreeRTOS_setsockopt( Socket_t xSocket,
                                int32_t lLevel,
                                int32_t lOptionName,
                                const void * pvOptionValue,
                                size_t uxOptionLength )
{
 800d310:	b580      	push	{r7, lr}
 800d312:	b086      	sub	sp, #24
 800d314:	af00      	add	r7, sp, #0
 800d316:	60f8      	str	r0, [r7, #12]
 800d318:	60b9      	str	r1, [r7, #8]
 800d31a:	607a      	str	r2, [r7, #4]
 800d31c:	603b      	str	r3, [r7, #0]
/* The standard Berkeley function returns 0 for success. */
    BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800d31e:	f06f 0315 	mvn.w	r3, #21
 800d322:	617b      	str	r3, [r7, #20]
    FreeRTOS_Socket_t * pxSocket;

    pxSocket = ( FreeRTOS_Socket_t * ) xSocket;
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	613b      	str	r3, [r7, #16]
    /* The function prototype is designed to maintain the expected Berkeley
     * sockets standard, but this implementation does not use all the parameters. */
    ( void ) lLevel;
    ( void ) uxOptionLength;

    if( xSocketValid( pxSocket ) == pdTRUE )
 800d328:	6938      	ldr	r0, [r7, #16]
 800d32a:	f000 fd81 	bl	800de30 <xSocketValid>
 800d32e:	4603      	mov	r3, r0
 800d330:	2b01      	cmp	r3, #1
 800d332:	f040 80a5 	bne.w	800d480 <FreeRTOS_setsockopt+0x170>
    {
        switch( lOptionName )
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	2b12      	cmp	r3, #18
 800d33a:	f200 809d 	bhi.w	800d478 <FreeRTOS_setsockopt+0x168>
 800d33e:	a201      	add	r2, pc, #4	@ (adr r2, 800d344 <FreeRTOS_setsockopt+0x34>)
 800d340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d344:	0800d391 	.word	0x0800d391
 800d348:	0800d3a1 	.word	0x0800d3a1
 800d34c:	0800d3c9 	.word	0x0800d3c9
 800d350:	0800d409 	.word	0x0800d409
 800d354:	0800d42f 	.word	0x0800d42f
 800d358:	0800d42f 	.word	0x0800d42f
 800d35c:	0800d3fb 	.word	0x0800d3fb
 800d360:	0800d3fb 	.word	0x0800d3fb
 800d364:	0800d3fb 	.word	0x0800d3fb
 800d368:	0800d3fb 	.word	0x0800d3fb
 800d36c:	0800d3fb 	.word	0x0800d3fb
 800d370:	0800d449 	.word	0x0800d449
 800d374:	0800d455 	.word	0x0800d455
 800d378:	0800d43d 	.word	0x0800d43d
 800d37c:	0800d461 	.word	0x0800d461
 800d380:	0800d46d 	.word	0x0800d46d
 800d384:	0800d3b1 	.word	0x0800d3b1
 800d388:	0800d417 	.word	0x0800d417
 800d38c:	0800d423 	.word	0x0800d423
        {
            case FREERTOS_SO_RCVTIMEO:
                /* Receive time out. */
                prvSetOptionTimeout( pxSocket, pvOptionValue, pdFALSE );
 800d390:	2200      	movs	r2, #0
 800d392:	6839      	ldr	r1, [r7, #0]
 800d394:	6938      	ldr	r0, [r7, #16]
 800d396:	f7ff ff44 	bl	800d222 <prvSetOptionTimeout>
                xReturn = 0;
 800d39a:	2300      	movs	r3, #0
 800d39c:	617b      	str	r3, [r7, #20]
                break;
 800d39e:	e074      	b.n	800d48a <FreeRTOS_setsockopt+0x17a>

            case FREERTOS_SO_SNDTIMEO:
                prvSetOptionTimeout( pxSocket, pvOptionValue, pdTRUE );
 800d3a0:	2201      	movs	r2, #1
 800d3a2:	6839      	ldr	r1, [r7, #0]
 800d3a4:	6938      	ldr	r0, [r7, #16]
 800d3a6:	f7ff ff3c 	bl	800d222 <prvSetOptionTimeout>
                xReturn = 0;
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	617b      	str	r3, [r7, #20]
                break;
 800d3ae:	e06c      	b.n	800d48a <FreeRTOS_setsockopt+0x17a>

                #if ( ipconfigUDP_MAX_RX_PACKETS > 0U )
                    case FREERTOS_SO_UDP_MAX_RX_PACKETS:

                        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_UDP )
 800d3b0:	693b      	ldr	r3, [r7, #16]
 800d3b2:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800d3b6:	2b11      	cmp	r3, #17
 800d3b8:	d166      	bne.n	800d488 <FreeRTOS_setsockopt+0x178>
                        {
                            break; /* will return -pdFREERTOS_ERRNO_EINVAL */
                        }

                        pxSocket->u.xUDP.uxMaxPackets = *( ( const UBaseType_t * ) pvOptionValue );
 800d3ba:	683b      	ldr	r3, [r7, #0]
 800d3bc:	681a      	ldr	r2, [r3, #0]
 800d3be:	693b      	ldr	r3, [r7, #16]
 800d3c0:	66da      	str	r2, [r3, #108]	@ 0x6c
                        xReturn = 0;
 800d3c2:	2300      	movs	r3, #0
 800d3c4:	617b      	str	r3, [r7, #20]
                        break;
 800d3c6:	e060      	b.n	800d48a <FreeRTOS_setsockopt+0x17a>
            case FREERTOS_SO_UDPCKSUM_OUT:

                /* Turn calculating of the UDP checksum on/off for this socket. If pvOptionValue
                 * is anything else than NULL, the checksum generation will be turned on. */

                if( pvOptionValue == NULL )
 800d3c8:	683b      	ldr	r3, [r7, #0]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d109      	bne.n	800d3e2 <FreeRTOS_setsockopt+0xd2>
                {
                    pxSocket->ucSocketOptions &= ( ( uint8_t ) ~( ( uint8_t ) FREERTOS_SO_UDPCKSUM_OUT ) );
 800d3ce:	693b      	ldr	r3, [r7, #16]
 800d3d0:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800d3d4:	f023 0302 	bic.w	r3, r3, #2
 800d3d8:	b2da      	uxtb	r2, r3
 800d3da:	693b      	ldr	r3, [r7, #16]
 800d3dc:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 800d3e0:	e008      	b.n	800d3f4 <FreeRTOS_setsockopt+0xe4>
                }
                else
                {
                    pxSocket->ucSocketOptions |= ( uint8_t ) FREERTOS_SO_UDPCKSUM_OUT;
 800d3e2:	693b      	ldr	r3, [r7, #16]
 800d3e4:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800d3e8:	f043 0302 	orr.w	r3, r3, #2
 800d3ec:	b2da      	uxtb	r2, r3
 800d3ee:	693b      	ldr	r3, [r7, #16]
 800d3f0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                }

                xReturn = 0;
 800d3f4:	2300      	movs	r3, #0
 800d3f6:	617b      	str	r3, [r7, #20]
                break;
 800d3f8:	e047      	b.n	800d48a <FreeRTOS_setsockopt+0x17a>
                        case FREERTOS_SO_TCP_RECV_HANDLER: /* Install a callback for receiving TCP data. Supply pointer to 'F_TCP_UDP_Handler_t' (see below) */
                        case FREERTOS_SO_TCP_SENT_HANDLER: /* Install a callback for sending TCP data. Supply pointer to 'F_TCP_UDP_Handler_t' (see below) */
                    #endif /* ipconfigUSE_TCP */
                    case FREERTOS_SO_UDP_RECV_HANDLER:     /* Install a callback for receiving UDP data. Supply pointer to 'F_TCP_UDP_Handler_t' (see below) */
                    case FREERTOS_SO_UDP_SENT_HANDLER:     /* Install a callback for sending UDP data. Supply pointer to 'F_TCP_UDP_Handler_t' (see below) */
                        xReturn = prvSetOptionCallback( pxSocket, lOptionName, pvOptionValue );
 800d3fa:	683a      	ldr	r2, [r7, #0]
 800d3fc:	6879      	ldr	r1, [r7, #4]
 800d3fe:	6938      	ldr	r0, [r7, #16]
 800d400:	f7ff fdbe 	bl	800cf80 <prvSetOptionCallback>
 800d404:	6178      	str	r0, [r7, #20]
                        break;
 800d406:	e040      	b.n	800d48a <FreeRTOS_setsockopt+0x17a>
                #if ( ipconfigSOCKET_HAS_USER_SEMAPHORE != 0 )

                    /* Each socket has a semaphore on which the using task normally
                     * sleeps. */
                    case FREERTOS_SO_SET_SEMAPHORE:
                        pxSocket->pxUserSemaphore = *( ( SemaphoreHandle_t * ) pvOptionValue );
 800d408:	683b      	ldr	r3, [r7, #0]
 800d40a:	681a      	ldr	r2, [r3, #0]
 800d40c:	693b      	ldr	r3, [r7, #16]
 800d40e:	63da      	str	r2, [r3, #60]	@ 0x3c
                        xReturn = 0;
 800d410:	2300      	movs	r3, #0
 800d412:	617b      	str	r3, [r7, #20]
                        break;
 800d414:	e039      	b.n	800d48a <FreeRTOS_setsockopt+0x17a>
                        /* MISRA Ref 11.1.1 [ Conversion between pointer to
                         * a function and another type ] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-111 */
                        /* coverity[misra_c_2012_rule_11_8_violation] */
                        /* coverity[misra_c_2012_rule_11_1_violation] */
                        pxSocket->pxUserWakeCallback = ( SocketWakeupCallback_t ) pvOptionValue;
 800d416:	683a      	ldr	r2, [r7, #0]
 800d418:	693b      	ldr	r3, [r7, #16]
 800d41a:	641a      	str	r2, [r3, #64]	@ 0x40
                        ipconfigISO_STRICTNESS_VIOLATION_END;
                        xReturn = 0;
 800d41c:	2300      	movs	r3, #0
 800d41e:	617b      	str	r3, [r7, #20]
                        break;
 800d420:	e033      	b.n	800d48a <FreeRTOS_setsockopt+0x17a>
                #endif /* ipconfigSOCKET_HAS_USER_WAKE_CALLBACK */

                #if ( ipconfigUSE_TCP != 0 )
                    case FREERTOS_SO_SET_LOW_HIGH_WATER:
                        xReturn = prvSetOptionLowHighWater( pxSocket, pvOptionValue );
 800d422:	6839      	ldr	r1, [r7, #0]
 800d424:	6938      	ldr	r0, [r7, #16]
 800d426:	f7ff fe5f 	bl	800d0e8 <prvSetOptionLowHighWater>
 800d42a:	6178      	str	r0, [r7, #20]
                        break;
 800d42c:	e02d      	b.n	800d48a <FreeRTOS_setsockopt+0x17a>

                    case FREERTOS_SO_SNDBUF: /* Set the size of the send buffer, in units of MSS (TCP only) */
                    case FREERTOS_SO_RCVBUF: /* Set the size of the receive buffer, in units of MSS (TCP only) */
                        xReturn = prvSockopt_so_buffer( pxSocket, lOptionName, pvOptionValue );
 800d42e:	683a      	ldr	r2, [r7, #0]
 800d430:	6879      	ldr	r1, [r7, #4]
 800d432:	6938      	ldr	r0, [r7, #16]
 800d434:	f7ff fd60 	bl	800cef8 <prvSockopt_so_buffer>
 800d438:	6178      	str	r0, [r7, #20]
                        break;
 800d43a:	e026      	b.n	800d48a <FreeRTOS_setsockopt+0x17a>

                    case FREERTOS_SO_WIN_PROPERTIES: /* Set all buffer and window properties in one call, parameter is pointer to WinProperties_t */
                        xReturn = prvSetOptionTCPWindows( pxSocket, pvOptionValue );
 800d43c:	6839      	ldr	r1, [r7, #0]
 800d43e:	6938      	ldr	r0, [r7, #16]
 800d440:	f7ff fdf8 	bl	800d034 <prvSetOptionTCPWindows>
 800d444:	6178      	str	r0, [r7, #20]
                        break;
 800d446:	e020      	b.n	800d48a <FreeRTOS_setsockopt+0x17a>

                    case FREERTOS_SO_REUSE_LISTEN_SOCKET: /* If true, the server-socket will turn into a connected socket */
                        xReturn = prvSetOptionReuseListenSocket( pxSocket, pvOptionValue );
 800d448:	6839      	ldr	r1, [r7, #0]
 800d44a:	6938      	ldr	r0, [r7, #16]
 800d44c:	f7ff ff0e 	bl	800d26c <prvSetOptionReuseListenSocket>
 800d450:	6178      	str	r0, [r7, #20]
                        break;
 800d452:	e01a      	b.n	800d48a <FreeRTOS_setsockopt+0x17a>

                    case FREERTOS_SO_CLOSE_AFTER_SEND: /* As soon as the last byte has been transmitted, finalise the connection */
                        xReturn = prvSetOptionCloseAfterSend( pxSocket, pvOptionValue );
 800d454:	6839      	ldr	r1, [r7, #0]
 800d456:	6938      	ldr	r0, [r7, #16]
 800d458:	f7ff ff31 	bl	800d2be <prvSetOptionCloseAfterSend>
 800d45c:	6178      	str	r0, [r7, #20]
                        break;
 800d45e:	e014      	b.n	800d48a <FreeRTOS_setsockopt+0x17a>

                    case FREERTOS_SO_SET_FULL_SIZE: /* Refuse to send packets smaller than MSS  */
                        xReturn = prvSetOptionSetFullSize( pxSocket, pvOptionValue );
 800d460:	6839      	ldr	r1, [r7, #0]
 800d462:	6938      	ldr	r0, [r7, #16]
 800d464:	f7ff fe6f 	bl	800d146 <prvSetOptionSetFullSize>
 800d468:	6178      	str	r0, [r7, #20]
                        break;
 800d46a:	e00e      	b.n	800d48a <FreeRTOS_setsockopt+0x17a>

                    case FREERTOS_SO_STOP_RX: /* Refuse to receive more packets. */
                        xReturn = prvSetOptionStopRX( pxSocket, pvOptionValue );
 800d46c:	6839      	ldr	r1, [r7, #0]
 800d46e:	6938      	ldr	r0, [r7, #16]
 800d470:	f7ff fea2 	bl	800d1b8 <prvSetOptionStopRX>
 800d474:	6178      	str	r0, [r7, #20]
                        break;
 800d476:	e008      	b.n	800d48a <FreeRTOS_setsockopt+0x17a>
                #endif /* ipconfigUSE_TCP == 1 */

            default:
                /* No other options are handled. */
                xReturn = -pdFREERTOS_ERRNO_ENOPROTOOPT;
 800d478:	f06f 036c 	mvn.w	r3, #108	@ 0x6c
 800d47c:	617b      	str	r3, [r7, #20]
                break;
 800d47e:	e004      	b.n	800d48a <FreeRTOS_setsockopt+0x17a>
        }
    }
    else
    {
        xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800d480:	f06f 0315 	mvn.w	r3, #21
 800d484:	617b      	str	r3, [r7, #20]
 800d486:	e000      	b.n	800d48a <FreeRTOS_setsockopt+0x17a>
                            break; /* will return -pdFREERTOS_ERRNO_EINVAL */
 800d488:	bf00      	nop
    }

    return xReturn;
 800d48a:	697b      	ldr	r3, [r7, #20]
} /* Tested */
 800d48c:	4618      	mov	r0, r3
 800d48e:	3718      	adds	r7, #24
 800d490:	46bd      	mov	sp, r7
 800d492:	bd80      	pop	{r7, pc}

0800d494 <prvGetPrivatePortNumber>:
 *
 * @return If an available protocol port is found then that port number is returned.
 *         Or else, 0 is returned.
 */
static uint16_t prvGetPrivatePortNumber( BaseType_t xProtocol )
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b086      	sub	sp, #24
 800d498:	af00      	add	r7, sp, #0
 800d49a:	6078      	str	r0, [r7, #4]
    const uint16_t usEphemeralPortCount =
 800d49c:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800d4a0:	81fb      	strh	r3, [r7, #14]
        socketAUTO_PORT_ALLOCATION_MAX_NUMBER - ( uint16_t ) ( socketAUTO_PORT_ALLOCATION_START_NUMBER - 1U );
    uint16_t usIterations = usEphemeralPortCount;
 800d4a2:	89fb      	ldrh	r3, [r7, #14]
 800d4a4:	82fb      	strh	r3, [r7, #22]
    uint32_t ulRandomSeed = 0;
 800d4a6:	2300      	movs	r3, #0
 800d4a8:	60bb      	str	r3, [r7, #8]
    uint16_t usResult = 0;
 800d4aa:	2300      	movs	r3, #0
 800d4ac:	82bb      	strh	r3, [r7, #20]
    const List_t * pxList;

    #if ipconfigUSE_TCP == 1
        if( xProtocol == ( BaseType_t ) FREERTOS_IPPROTO_TCP )
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	2b06      	cmp	r3, #6
 800d4b2:	d102      	bne.n	800d4ba <prvGetPrivatePortNumber+0x26>
        {
            pxList = &xBoundTCPSocketsList;
 800d4b4:	4b18      	ldr	r3, [pc, #96]	@ (800d518 <prvGetPrivatePortNumber+0x84>)
 800d4b6:	613b      	str	r3, [r7, #16]
 800d4b8:	e001      	b.n	800d4be <prvGetPrivatePortNumber+0x2a>
        }
        else
    #endif
    {
        pxList = &xBoundUDPSocketsList;
 800d4ba:	4b18      	ldr	r3, [pc, #96]	@ (800d51c <prvGetPrivatePortNumber+0x88>)
 800d4bc:	613b      	str	r3, [r7, #16]
    /* Find the next available port using the random seed as a starting
     * point. */
    do
    {
        /* Only proceed if the random number generator succeeded. */
        if( xApplicationGetRandomNumber( &( ulRandomSeed ) ) == pdFALSE )
 800d4be:	f107 0308 	add.w	r3, r7, #8
 800d4c2:	4618      	mov	r0, r3
 800d4c4:	f7fa fe8a 	bl	80081dc <xApplicationGetRandomNumber>
 800d4c8:	4603      	mov	r3, r0
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d01c      	beq.n	800d508 <prvGetPrivatePortNumber+0x74>
            break;
        }

        /* Map the random to a candidate port. */
        usResult = ( uint16_t ) ( socketAUTO_PORT_ALLOCATION_START_NUMBER +
                                  ( ( ( uint16_t ) ulRandomSeed ) % usEphemeralPortCount ) );
 800d4ce:	68bb      	ldr	r3, [r7, #8]
 800d4d0:	b29b      	uxth	r3, r3
        usResult = ( uint16_t ) ( socketAUTO_PORT_ALLOCATION_START_NUMBER +
 800d4d2:	89fa      	ldrh	r2, [r7, #14]
 800d4d4:	fbb3 f1f2 	udiv	r1, r3, r2
 800d4d8:	fb01 f202 	mul.w	r2, r1, r2
 800d4dc:	1a9b      	subs	r3, r3, r2
 800d4de:	b29b      	uxth	r3, r3
 800d4e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d4e4:	82bb      	strh	r3, [r7, #20]

        /* Check if there's already an open socket with the same protocol
         * and port. */
        if( NULL == pxListFindListItemWithValue(
 800d4e6:	8abb      	ldrh	r3, [r7, #20]
 800d4e8:	4619      	mov	r1, r3
 800d4ea:	6938      	ldr	r0, [r7, #16]
 800d4ec:	f000 f818 	bl	800d520 <pxListFindListItemWithValue>
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d00a      	beq.n	800d50c <prvGetPrivatePortNumber+0x78>
            usResult = FreeRTOS_htons( usResult );
            break;
        }
        else
        {
            usResult = 0;
 800d4f6:	2300      	movs	r3, #0
 800d4f8:	82bb      	strh	r3, [r7, #20]
        }

        usIterations--;
 800d4fa:	8afb      	ldrh	r3, [r7, #22]
 800d4fc:	3b01      	subs	r3, #1
 800d4fe:	82fb      	strh	r3, [r7, #22]
    }
    while( usIterations > 0U );
 800d500:	8afb      	ldrh	r3, [r7, #22]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d1db      	bne.n	800d4be <prvGetPrivatePortNumber+0x2a>
 800d506:	e002      	b.n	800d50e <prvGetPrivatePortNumber+0x7a>
            break;
 800d508:	bf00      	nop
 800d50a:	e000      	b.n	800d50e <prvGetPrivatePortNumber+0x7a>
            break;
 800d50c:	bf00      	nop

    return usResult;
 800d50e:	8abb      	ldrh	r3, [r7, #20]
}
 800d510:	4618      	mov	r0, r3
 800d512:	3718      	adds	r7, #24
 800d514:	46bd      	mov	sp, r7
 800d516:	bd80      	pop	{r7, pc}
 800d518:	200025f4 	.word	0x200025f4
 800d51c:	200025e0 	.word	0x200025e0

0800d520 <pxListFindListItemWithValue>:
 * @return The list item holding the value being searched for. If nothing is found,
 *         then a NULL is returned.
 */
static const ListItem_t * pxListFindListItemWithValue( const List_t * pxList,
                                                       TickType_t xWantedItemValue )
{
 800d520:	b580      	push	{r7, lr}
 800d522:	b086      	sub	sp, #24
 800d524:	af00      	add	r7, sp, #0
 800d526:	6078      	str	r0, [r7, #4]
 800d528:	6039      	str	r1, [r7, #0]
    const ListItem_t * pxResult = NULL;
 800d52a:	2300      	movs	r3, #0
 800d52c:	617b      	str	r3, [r7, #20]

    if( ( xIPIsNetworkTaskReady() != pdFALSE ) && ( pxList != NULL ) )
 800d52e:	f7fd fb9f 	bl	800ac70 <xIPIsNetworkTaskReady>
 800d532:	4603      	mov	r3, r0
 800d534:	2b00      	cmp	r3, #0
 800d536:	d018      	beq.n	800d56a <pxListFindListItemWithValue+0x4a>
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d015      	beq.n	800d56a <pxListFindListItemWithValue+0x4a>
        const ListItem_t * pxIterator;

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( pxList->xListEnd ) );
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	3308      	adds	r3, #8
 800d542:	60fb      	str	r3, [r7, #12]

        for( pxIterator = listGET_HEAD_ENTRY( pxList );
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	68db      	ldr	r3, [r3, #12]
 800d548:	613b      	str	r3, [r7, #16]
 800d54a:	e00a      	b.n	800d562 <pxListFindListItemWithValue+0x42>
             pxIterator != pxEnd;
             pxIterator = listGET_NEXT( pxIterator ) )
        {
            if( listGET_LIST_ITEM_VALUE( pxIterator ) == xWantedItemValue )
 800d54c:	693b      	ldr	r3, [r7, #16]
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	683a      	ldr	r2, [r7, #0]
 800d552:	429a      	cmp	r2, r3
 800d554:	d102      	bne.n	800d55c <pxListFindListItemWithValue+0x3c>
            {
                pxResult = pxIterator;
 800d556:	693b      	ldr	r3, [r7, #16]
 800d558:	617b      	str	r3, [r7, #20]
                break;
 800d55a:	e006      	b.n	800d56a <pxListFindListItemWithValue+0x4a>
             pxIterator = listGET_NEXT( pxIterator ) )
 800d55c:	693b      	ldr	r3, [r7, #16]
 800d55e:	685b      	ldr	r3, [r3, #4]
 800d560:	613b      	str	r3, [r7, #16]
             pxIterator != pxEnd;
 800d562:	693a      	ldr	r2, [r7, #16]
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	429a      	cmp	r2, r3
 800d568:	d1f0      	bne.n	800d54c <pxListFindListItemWithValue+0x2c>
            }
        }
    }

    return pxResult;
 800d56a:	697b      	ldr	r3, [r7, #20]
} /* Tested */
 800d56c:	4618      	mov	r0, r3
 800d56e:	3718      	adds	r7, #24
 800d570:	46bd      	mov	sp, r7
 800d572:	bd80      	pop	{r7, pc}

0800d574 <pxUDPSocketLookup>:
 *                         is to be found.
 *
 * @return The socket owning the port if found or else NULL.
 */
FreeRTOS_Socket_t * pxUDPSocketLookup( UBaseType_t uxLocalPort )
{
 800d574:	b580      	push	{r7, lr}
 800d576:	b086      	sub	sp, #24
 800d578:	af00      	add	r7, sp, #0
 800d57a:	6078      	str	r0, [r7, #4]
    const ListItem_t * pxListItem;
    FreeRTOS_Socket_t * pxSocket = NULL;
 800d57c:	2300      	movs	r3, #0
 800d57e:	617b      	str	r3, [r7, #20]

    /* Looking up a socket is quite simple, find a match with the local port.
     *
     * See if there is a list item associated with the port number on the
     * list of bound sockets. */
    pxListItem = pxListFindListItemWithValue( &xBoundUDPSocketsList, ( TickType_t ) uxLocalPort );
 800d580:	6879      	ldr	r1, [r7, #4]
 800d582:	4810      	ldr	r0, [pc, #64]	@ (800d5c4 <pxUDPSocketLookup+0x50>)
 800d584:	f7ff ffcc 	bl	800d520 <pxListFindListItemWithValue>
 800d588:	6138      	str	r0, [r7, #16]

    if( pxListItem != NULL )
 800d58a:	693b      	ldr	r3, [r7, #16]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d013      	beq.n	800d5b8 <pxUDPSocketLookup+0x44>
    {
        /* The owner of the list item is the socket itself. */
        pxSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxListItem ) );
 800d590:	693b      	ldr	r3, [r7, #16]
 800d592:	68db      	ldr	r3, [r3, #12]
 800d594:	617b      	str	r3, [r7, #20]
        configASSERT( pxSocket != NULL );
 800d596:	697b      	ldr	r3, [r7, #20]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d10d      	bne.n	800d5b8 <pxUDPSocketLookup+0x44>
	__asm volatile
 800d59c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5a0:	b672      	cpsid	i
 800d5a2:	f383 8811 	msr	BASEPRI, r3
 800d5a6:	f3bf 8f6f 	isb	sy
 800d5aa:	f3bf 8f4f 	dsb	sy
 800d5ae:	b662      	cpsie	i
 800d5b0:	60fb      	str	r3, [r7, #12]
}
 800d5b2:	bf00      	nop
 800d5b4:	bf00      	nop
 800d5b6:	e7fd      	b.n	800d5b4 <pxUDPSocketLookup+0x40>
    }

    return pxSocket;
 800d5b8:	697b      	ldr	r3, [r7, #20]
}
 800d5ba:	4618      	mov	r0, r3
 800d5bc:	3718      	adds	r7, #24
 800d5be:	46bd      	mov	sp, r7
 800d5c0:	bd80      	pop	{r7, pc}
 800d5c2:	bf00      	nop
 800d5c4:	200025e0 	.word	0x200025e0

0800d5c8 <FreeRTOS_inet_ntoa>:
 * @return The pointer returned will be same as pcBuffer and will have the address
 *         stored in the location.
 */
const char * FreeRTOS_inet_ntoa( uint32_t ulIPAddress,
                                 char * pcBuffer )
{
 800d5c8:	b480      	push	{r7}
 800d5ca:	b08b      	sub	sp, #44	@ 0x2c
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	6078      	str	r0, [r7, #4]
 800d5d0:	6039      	str	r1, [r7, #0]
    socklen_t uxNibble;
    socklen_t uxIndex = 0;
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	623b      	str	r3, [r7, #32]
    const uint8_t * pucAddress = ( const uint8_t * ) &( ulIPAddress );
 800d5d6:	1d3b      	adds	r3, r7, #4
 800d5d8:	617b      	str	r3, [r7, #20]
    const char * pcResult = pcBuffer;
 800d5da:	683b      	ldr	r3, [r7, #0]
 800d5dc:	613b      	str	r3, [r7, #16]

    for( uxNibble = 0; uxNibble < ipSIZE_OF_IPv4_ADDRESS; uxNibble++ )
 800d5de:	2300      	movs	r3, #0
 800d5e0:	627b      	str	r3, [r7, #36]	@ 0x24
 800d5e2:	e062      	b.n	800d6aa <FreeRTOS_inet_ntoa+0xe2>
    {
        uint8_t pucDigits[ sockDIGIT_COUNT ];
        uint8_t ucValue = pucAddress[ uxNibble ];
 800d5e4:	697a      	ldr	r2, [r7, #20]
 800d5e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5e8:	4413      	add	r3, r2
 800d5ea:	781b      	ldrb	r3, [r3, #0]
 800d5ec:	77fb      	strb	r3, [r7, #31]
        socklen_t uxSource = ( socklen_t ) sockDIGIT_COUNT - ( socklen_t ) 1U;
 800d5ee:	2302      	movs	r3, #2
 800d5f0:	61bb      	str	r3, [r7, #24]

        for( ; ; )
        {
            pucDigits[ uxSource ] = ucValue % ( uint8_t ) 10U;
 800d5f2:	7ffa      	ldrb	r2, [r7, #31]
 800d5f4:	4b32      	ldr	r3, [pc, #200]	@ (800d6c0 <FreeRTOS_inet_ntoa+0xf8>)
 800d5f6:	fba3 1302 	umull	r1, r3, r3, r2
 800d5fa:	08d9      	lsrs	r1, r3, #3
 800d5fc:	460b      	mov	r3, r1
 800d5fe:	009b      	lsls	r3, r3, #2
 800d600:	440b      	add	r3, r1
 800d602:	005b      	lsls	r3, r3, #1
 800d604:	1ad3      	subs	r3, r2, r3
 800d606:	b2d9      	uxtb	r1, r3
 800d608:	f107 020c 	add.w	r2, r7, #12
 800d60c:	69bb      	ldr	r3, [r7, #24]
 800d60e:	4413      	add	r3, r2
 800d610:	460a      	mov	r2, r1
 800d612:	701a      	strb	r2, [r3, #0]
            ucValue /= ( uint8_t ) 10U;
 800d614:	7ffb      	ldrb	r3, [r7, #31]
 800d616:	4a2a      	ldr	r2, [pc, #168]	@ (800d6c0 <FreeRTOS_inet_ntoa+0xf8>)
 800d618:	fba2 2303 	umull	r2, r3, r2, r3
 800d61c:	08db      	lsrs	r3, r3, #3
 800d61e:	77fb      	strb	r3, [r7, #31]

            if( uxSource == 1U )
 800d620:	69bb      	ldr	r3, [r7, #24]
 800d622:	2b01      	cmp	r3, #1
 800d624:	d003      	beq.n	800d62e <FreeRTOS_inet_ntoa+0x66>
            {
                break;
            }

            uxSource--;
 800d626:	69bb      	ldr	r3, [r7, #24]
 800d628:	3b01      	subs	r3, #1
 800d62a:	61bb      	str	r3, [r7, #24]
            pucDigits[ uxSource ] = ucValue % ( uint8_t ) 10U;
 800d62c:	e7e1      	b.n	800d5f2 <FreeRTOS_inet_ntoa+0x2a>
                break;
 800d62e:	bf00      	nop
        }

        pucDigits[ 0 ] = ucValue;
 800d630:	7ffb      	ldrb	r3, [r7, #31]
 800d632:	733b      	strb	r3, [r7, #12]

        /* Skip leading zeros. */
        for( uxSource = 0; uxSource < ( ( socklen_t ) sockDIGIT_COUNT - ( socklen_t ) 1U ); uxSource++ )
 800d634:	2300      	movs	r3, #0
 800d636:	61bb      	str	r3, [r7, #24]
 800d638:	e009      	b.n	800d64e <FreeRTOS_inet_ntoa+0x86>
        {
            if( pucDigits[ uxSource ] != 0U )
 800d63a:	f107 020c 	add.w	r2, r7, #12
 800d63e:	69bb      	ldr	r3, [r7, #24]
 800d640:	4413      	add	r3, r2
 800d642:	781b      	ldrb	r3, [r3, #0]
 800d644:	2b00      	cmp	r3, #0
 800d646:	d106      	bne.n	800d656 <FreeRTOS_inet_ntoa+0x8e>
        for( uxSource = 0; uxSource < ( ( socklen_t ) sockDIGIT_COUNT - ( socklen_t ) 1U ); uxSource++ )
 800d648:	69bb      	ldr	r3, [r7, #24]
 800d64a:	3301      	adds	r3, #1
 800d64c:	61bb      	str	r3, [r7, #24]
 800d64e:	69bb      	ldr	r3, [r7, #24]
 800d650:	2b01      	cmp	r3, #1
 800d652:	d9f2      	bls.n	800d63a <FreeRTOS_inet_ntoa+0x72>
 800d654:	e012      	b.n	800d67c <FreeRTOS_inet_ntoa+0xb4>
            {
                break;
 800d656:	bf00      	nop
            }
        }

        for( ; uxSource < ( socklen_t ) sockDIGIT_COUNT; uxSource++ )
 800d658:	e010      	b.n	800d67c <FreeRTOS_inet_ntoa+0xb4>
        {
            pcBuffer[ uxIndex ] = ( char ) ( pucDigits[ uxSource ] + ( char ) '0' );
 800d65a:	f107 020c 	add.w	r2, r7, #12
 800d65e:	69bb      	ldr	r3, [r7, #24]
 800d660:	4413      	add	r3, r2
 800d662:	781a      	ldrb	r2, [r3, #0]
 800d664:	6839      	ldr	r1, [r7, #0]
 800d666:	6a3b      	ldr	r3, [r7, #32]
 800d668:	440b      	add	r3, r1
 800d66a:	3230      	adds	r2, #48	@ 0x30
 800d66c:	b2d2      	uxtb	r2, r2
 800d66e:	701a      	strb	r2, [r3, #0]
            uxIndex++;
 800d670:	6a3b      	ldr	r3, [r7, #32]
 800d672:	3301      	adds	r3, #1
 800d674:	623b      	str	r3, [r7, #32]
        for( ; uxSource < ( socklen_t ) sockDIGIT_COUNT; uxSource++ )
 800d676:	69bb      	ldr	r3, [r7, #24]
 800d678:	3301      	adds	r3, #1
 800d67a:	61bb      	str	r3, [r7, #24]
 800d67c:	69bb      	ldr	r3, [r7, #24]
 800d67e:	2b02      	cmp	r3, #2
 800d680:	d9eb      	bls.n	800d65a <FreeRTOS_inet_ntoa+0x92>
        }

        if( uxNibble < ( ipSIZE_OF_IPv4_ADDRESS - 1U ) )
 800d682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d684:	2b02      	cmp	r3, #2
 800d686:	d805      	bhi.n	800d694 <FreeRTOS_inet_ntoa+0xcc>
        {
            pcBuffer[ uxIndex ] = '.';
 800d688:	683a      	ldr	r2, [r7, #0]
 800d68a:	6a3b      	ldr	r3, [r7, #32]
 800d68c:	4413      	add	r3, r2
 800d68e:	222e      	movs	r2, #46	@ 0x2e
 800d690:	701a      	strb	r2, [r3, #0]
 800d692:	e004      	b.n	800d69e <FreeRTOS_inet_ntoa+0xd6>
        }
        else
        {
            pcBuffer[ uxIndex ] = '\0';
 800d694:	683a      	ldr	r2, [r7, #0]
 800d696:	6a3b      	ldr	r3, [r7, #32]
 800d698:	4413      	add	r3, r2
 800d69a:	2200      	movs	r2, #0
 800d69c:	701a      	strb	r2, [r3, #0]
        }

        uxIndex++;
 800d69e:	6a3b      	ldr	r3, [r7, #32]
 800d6a0:	3301      	adds	r3, #1
 800d6a2:	623b      	str	r3, [r7, #32]
    for( uxNibble = 0; uxNibble < ipSIZE_OF_IPv4_ADDRESS; uxNibble++ )
 800d6a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6a6:	3301      	adds	r3, #1
 800d6a8:	627b      	str	r3, [r7, #36]	@ 0x24
 800d6aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ac:	2b03      	cmp	r3, #3
 800d6ae:	d999      	bls.n	800d5e4 <FreeRTOS_inet_ntoa+0x1c>
    }

    return pcResult;
 800d6b0:	693b      	ldr	r3, [r7, #16]
}
 800d6b2:	4618      	mov	r0, r3
 800d6b4:	372c      	adds	r7, #44	@ 0x2c
 800d6b6:	46bd      	mov	sp, r7
 800d6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6bc:	4770      	bx	lr
 800d6be:	bf00      	nop
 800d6c0:	cccccccd 	.word	0xcccccccd

0800d6c4 <FreeRTOS_inet_ntop>:
 */
const char * FreeRTOS_inet_ntop( BaseType_t xAddressFamily,
                                 const void * pvSource,
                                 char * pcDestination,
                                 socklen_t uxSize )
{
 800d6c4:	b580      	push	{r7, lr}
 800d6c6:	b086      	sub	sp, #24
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	60f8      	str	r0, [r7, #12]
 800d6cc:	60b9      	str	r1, [r7, #8]
 800d6ce:	607a      	str	r2, [r7, #4]
 800d6d0:	603b      	str	r3, [r7, #0]
    const char * pcResult;

    /* Printable struct sockaddr to string. */
    switch( xAddressFamily )
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	2b02      	cmp	r3, #2
 800d6d6:	d106      	bne.n	800d6e6 <FreeRTOS_inet_ntop+0x22>
    {
        #if ( ipconfigUSE_IPv4 != 0 )
            case FREERTOS_AF_INET4:
                pcResult = FreeRTOS_inet_ntop4( pvSource, pcDestination, uxSize );
 800d6d8:	683a      	ldr	r2, [r7, #0]
 800d6da:	6879      	ldr	r1, [r7, #4]
 800d6dc:	68b8      	ldr	r0, [r7, #8]
 800d6de:	f7fe fbe3 	bl	800bea8 <FreeRTOS_inet_ntop4>
 800d6e2:	6178      	str	r0, [r7, #20]
                break;
 800d6e4:	e002      	b.n	800d6ec <FreeRTOS_inet_ntop+0x28>
                break;
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        default:
            /* errno should be set to pdFREERTOS_ERRNO_EAFNOSUPPORT. */
            pcResult = NULL;
 800d6e6:	2300      	movs	r3, #0
 800d6e8:	617b      	str	r3, [r7, #20]
            break;
 800d6ea:	bf00      	nop
    }

    return pcResult;
 800d6ec:	697b      	ldr	r3, [r7, #20]
}
 800d6ee:	4618      	mov	r0, r3
 800d6f0:	3718      	adds	r7, #24
 800d6f2:	46bd      	mov	sp, r7
 800d6f4:	bd80      	pop	{r7, pc}

0800d6f6 <FreeRTOS_GetLocalAddress>:
 *
 * @return Size of the freertos_sockaddr structure.
 */
size_t FreeRTOS_GetLocalAddress( ConstSocket_t xSocket,
                                 struct freertos_sockaddr * pxAddress )
{
 800d6f6:	b480      	push	{r7}
 800d6f8:	b085      	sub	sp, #20
 800d6fa:	af00      	add	r7, sp, #0
 800d6fc:	6078      	str	r0, [r7, #4]
 800d6fe:	6039      	str	r1, [r7, #0]
    const FreeRTOS_Socket_t * pxSocket = ( const FreeRTOS_Socket_t * ) xSocket;
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	60fb      	str	r3, [r7, #12]

    switch( pxSocket->bits.bIsIPv6 ) /* LCOV_EXCL_BR_LINE Exclude this line because default case is not counted. */
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	7a1b      	ldrb	r3, [r3, #8]
 800d708:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d70c:	b2db      	uxtb	r3, r3
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d10e      	bne.n	800d730 <FreeRTOS_GetLocalAddress+0x3a>
    {
        #if ( ipconfigUSE_IPv4 != 0 )
            case pdFALSE_UNSIGNED:
                pxAddress->sin_family = FREERTOS_AF_INET;
 800d712:	683b      	ldr	r3, [r7, #0]
 800d714:	2202      	movs	r2, #2
 800d716:	705a      	strb	r2, [r3, #1]
                pxAddress->sin_len = ( uint8_t ) sizeof( *pxAddress );
 800d718:	683b      	ldr	r3, [r7, #0]
 800d71a:	2218      	movs	r2, #24
 800d71c:	701a      	strb	r2, [r3, #0]
                /* IP address of local machine. */
                pxAddress->sin_address.ulIP_IPv4 = FreeRTOS_htonl( pxSocket->xLocalAddress.ulIP_IPv4 );
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d722:	683b      	ldr	r3, [r7, #0]
 800d724:	609a      	str	r2, [r3, #8]

                /* Local port on this machine. */
                pxAddress->sin_port = FreeRTOS_htons( pxSocket->usLocalPort );
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 800d72a:	683b      	ldr	r3, [r7, #0]
 800d72c:	805a      	strh	r2, [r3, #2]
                break;
 800d72e:	e000      	b.n	800d732 <FreeRTOS_GetLocalAddress+0x3c>
                break;
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        default:
            /* MISRA 16.4 Compliance */
            break;
 800d730:	bf00      	nop
    }

    return sizeof( *pxAddress );
 800d732:	2318      	movs	r3, #24
}
 800d734:	4618      	mov	r0, r3
 800d736:	3714      	adds	r7, #20
 800d738:	46bd      	mov	sp, r7
 800d73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73e:	4770      	bx	lr

0800d740 <vSocketWakeUpUser>:
 * @brief Wake up the user of the given socket through event-groups.
 *
 * @param[in] pxSocket The socket whose user is to be woken up.
 */
void vSocketWakeUpUser( FreeRTOS_Socket_t * pxSocket )
{
 800d740:	b580      	push	{r7, lr}
 800d742:	b084      	sub	sp, #16
 800d744:	af00      	add	r7, sp, #0
 800d746:	6078      	str	r0, [r7, #4]
/* _HT_ must work this out, now vSocketWakeUpUser will be called for any important
 * event or transition */
    #if ( ipconfigSOCKET_HAS_USER_SEMAPHORE == 1 )
    {
        if( pxSocket->pxUserSemaphore != NULL )
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d006      	beq.n	800d75e <vSocketWakeUpUser+0x1e>
        {
            ( void ) xSemaphoreGive( pxSocket->pxUserSemaphore );
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800d754:	2300      	movs	r3, #0
 800d756:	2200      	movs	r2, #0
 800d758:	2100      	movs	r1, #0
 800d75a:	f007 fddd 	bl	8015318 <xQueueGenericSend>
    }
    #endif /* ipconfigSOCKET_HAS_USER_SEMAPHORE */

    #if ( ipconfigSOCKET_HAS_USER_WAKE_CALLBACK == 1 )
    {
        if( pxSocket->pxUserWakeCallback != NULL )
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d762:	2b00      	cmp	r3, #0
 800d764:	d003      	beq.n	800d76e <vSocketWakeUpUser+0x2e>
        {
            pxSocket->pxUserWakeCallback( pxSocket );
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d76a:	6878      	ldr	r0, [r7, #4]
 800d76c:	4798      	blx	r3
    }
    #endif /* ipconfigSOCKET_HAS_USER_WAKE_CALLBACK */

    #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
    {
        if( pxSocket->pxSocketSet != NULL )
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d772:	2b00      	cmp	r3, #0
 800d774:	d015      	beq.n	800d7a2 <vSocketWakeUpUser+0x62>
        {
            EventBits_t xSelectBits = ( pxSocket->xEventBits >> SOCKET_EVENT_BIT_COUNT ) & ( ( EventBits_t ) eSELECT_ALL );
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	0a1b      	lsrs	r3, r3, #8
 800d77c:	f003 030f 	and.w	r3, r3, #15
 800d780:	60fb      	str	r3, [r7, #12]

            if( xSelectBits != 0U )
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	2b00      	cmp	r3, #0
 800d786:	d00c      	beq.n	800d7a2 <vSocketWakeUpUser+0x62>
            {
                pxSocket->xSocketBits |= xSelectBits;
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	431a      	orrs	r2, r3
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	64da      	str	r2, [r3, #76]	@ 0x4c
                ( void ) xEventGroupSetBits( pxSocket->pxSocketSet->xSelectGroup, xSelectBits );
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	68f9      	ldr	r1, [r7, #12]
 800d79c:	4618      	mov	r0, r3
 800d79e:	f007 fa94 	bl	8014cca <xEventGroupSetBits>
            }
        }

        pxSocket->xEventBits &= ( EventBits_t ) eSOCKET_ALL;
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	601a      	str	r2, [r3, #0]
    }
    #endif /* ipconfigSUPPORT_SELECT_FUNCTION */

    if( ( pxSocket->xEventGroup != NULL ) && ( pxSocket->xEventBits != 0U ) )
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	685b      	ldr	r3, [r3, #4]
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d00b      	beq.n	800d7ce <vSocketWakeUpUser+0x8e>
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d007      	beq.n	800d7ce <vSocketWakeUpUser+0x8e>
    {
        ( void ) xEventGroupSetBits( pxSocket->xEventGroup, pxSocket->xEventBits );
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	685a      	ldr	r2, [r3, #4]
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	4619      	mov	r1, r3
 800d7c8:	4610      	mov	r0, r2
 800d7ca:	f007 fa7e 	bl	8014cca <xEventGroupSetBits>
    }

    pxSocket->xEventBits = 0U;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	601a      	str	r2, [r3, #0]
}
 800d7d4:	bf00      	nop
 800d7d6:	3710      	adds	r7, #16
 800d7d8:	46bd      	mov	sp, r7
 800d7da:	bd80      	pop	{r7, pc}

0800d7dc <FreeRTOS_listen>:
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-172 */
    /* coverity[misra_c_2012_rule_17_2_violation] */
    /* coverity[recursive_step] */
    BaseType_t FreeRTOS_listen( Socket_t xSocket,
                                BaseType_t xBacklog )
    {
 800d7dc:	b580      	push	{r7, lr}
 800d7de:	b084      	sub	sp, #16
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	6078      	str	r0, [r7, #4]
 800d7e4:	6039      	str	r1, [r7, #0]
        FreeRTOS_Socket_t * pxSocket;
        BaseType_t xResult = 0;
 800d7e6:	2300      	movs	r3, #0
 800d7e8:	60fb      	str	r3, [r7, #12]

        pxSocket = ( FreeRTOS_Socket_t * ) xSocket;
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	60bb      	str	r3, [r7, #8]

        /* listen() is allowed for a valid TCP socket in Closed state and already
         * bound. */
        if( prvValidSocket( pxSocket, FREERTOS_IPPROTO_TCP, pdTRUE ) == pdFALSE )
 800d7ee:	2201      	movs	r2, #1
 800d7f0:	2106      	movs	r1, #6
 800d7f2:	68b8      	ldr	r0, [r7, #8]
 800d7f4:	f7fe fd92 	bl	800c31c <prvValidSocket>
 800d7f8:	4603      	mov	r3, r0
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d103      	bne.n	800d806 <FreeRTOS_listen+0x2a>
        {
            xResult = -pdFREERTOS_ERRNO_EOPNOTSUPP;
 800d7fe:	f06f 035e 	mvn.w	r3, #94	@ 0x5e
 800d802:	60fb      	str	r3, [r7, #12]
 800d804:	e056      	b.n	800d8b4 <FreeRTOS_listen+0xd8>
        }
        else if( ( pxSocket->u.xTCP.eTCPState != eCLOSED ) && ( pxSocket->u.xTCP.eTCPState != eCLOSE_WAIT ) )
 800d806:	68bb      	ldr	r3, [r7, #8]
 800d808:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d008      	beq.n	800d822 <FreeRTOS_listen+0x46>
 800d810:	68bb      	ldr	r3, [r7, #8]
 800d812:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d816:	2b08      	cmp	r3, #8
 800d818:	d003      	beq.n	800d822 <FreeRTOS_listen+0x46>
        {
            /* Socket is in a wrong state. */
            xResult = -pdFREERTOS_ERRNO_EOPNOTSUPP;
 800d81a:	f06f 035e 	mvn.w	r3, #94	@ 0x5e
 800d81e:	60fb      	str	r3, [r7, #12]
 800d820:	e048      	b.n	800d8b4 <FreeRTOS_listen+0xd8>
        }
        else
        {
            /* Backlog is interpreted here as "the maximum number of child
             * sockets. */
            pxSocket->u.xTCP.usBacklog = ( uint16_t ) FreeRTOS_min_int32( ( int32_t ) 0xffff, ( int32_t ) xBacklog );
 800d822:	6839      	ldr	r1, [r7, #0]
 800d824:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800d828:	f7fd ffd4 	bl	800b7d4 <FreeRTOS_min_int32>
 800d82c:	4603      	mov	r3, r0
 800d82e:	b29a      	uxth	r2, r3
 800d830:	68bb      	ldr	r3, [r7, #8]
 800d832:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a

            /* This cleaning is necessary only if a listening socket is being
             * reused as it might have had a previous connection. */
            if( pxSocket->u.xTCP.bits.bReuseSocket != pdFALSE_UNSIGNED )
 800d836:	68bb      	ldr	r3, [r7, #8]
 800d838:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800d83c:	f003 0308 	and.w	r3, r3, #8
 800d840:	b2db      	uxtb	r3, r3
 800d842:	2b00      	cmp	r3, #0
 800d844:	d032      	beq.n	800d8ac <FreeRTOS_listen+0xd0>
            {
                if( pxSocket->u.xTCP.rxStream != NULL )
 800d846:	68bb      	ldr	r3, [r7, #8]
 800d848:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d005      	beq.n	800d85c <FreeRTOS_listen+0x80>
                {
                    vStreamBufferClear( pxSocket->u.xTCP.rxStream );
 800d850:	68bb      	ldr	r3, [r7, #8]
 800d852:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d856:	4618      	mov	r0, r3
 800d858:	f000 fd65 	bl	800e326 <vStreamBufferClear>
                }

                if( pxSocket->u.xTCP.txStream != NULL )
 800d85c:	68bb      	ldr	r3, [r7, #8]
 800d85e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d862:	2b00      	cmp	r3, #0
 800d864:	d005      	beq.n	800d872 <FreeRTOS_listen+0x96>
                {
                    vStreamBufferClear( pxSocket->u.xTCP.txStream );
 800d866:	68bb      	ldr	r3, [r7, #8]
 800d868:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d86c:	4618      	mov	r0, r3
 800d86e:	f000 fd5a 	bl	800e326 <vStreamBufferClear>
                }

                ( void ) memset( pxSocket->u.xTCP.xPacket.u.ucLastPacket, 0, sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket ) );
 800d872:	68bb      	ldr	r3, [r7, #8]
 800d874:	33ae      	adds	r3, #174	@ 0xae
 800d876:	225a      	movs	r2, #90	@ 0x5a
 800d878:	2100      	movs	r1, #0
 800d87a:	4618      	mov	r0, r3
 800d87c:	f00b f8d2 	bl	8018a24 <memset>
                ( void ) memset( &pxSocket->u.xTCP.xTCPWindow, 0, sizeof( pxSocket->u.xTCP.xTCPWindow ) );
 800d880:	68bb      	ldr	r3, [r7, #8]
 800d882:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800d886:	22c0      	movs	r2, #192	@ 0xc0
 800d888:	2100      	movs	r1, #0
 800d88a:	4618      	mov	r0, r3
 800d88c:	f00b f8ca 	bl	8018a24 <memset>
                ( void ) memset( &pxSocket->u.xTCP.bits, 0, sizeof( pxSocket->u.xTCP.bits ) );
 800d890:	68bb      	ldr	r3, [r7, #8]
 800d892:	336c      	adds	r3, #108	@ 0x6c
 800d894:	2204      	movs	r2, #4
 800d896:	2100      	movs	r1, #0
 800d898:	4618      	mov	r0, r3
 800d89a:	f00b f8c3 	bl	8018a24 <memset>

                /* Now set the bReuseSocket flag again, because the bits have
                 * just been cleared. */
                pxSocket->u.xTCP.bits.bReuseSocket = pdTRUE;
 800d89e:	68ba      	ldr	r2, [r7, #8]
 800d8a0:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800d8a4:	f043 0308 	orr.w	r3, r3, #8
 800d8a8:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
            }

            vTCPStateChange( pxSocket, eTCP_LISTEN );
 800d8ac:	2101      	movs	r1, #1
 800d8ae:	68b8      	ldr	r0, [r7, #8]
 800d8b0:	f000 ffae 	bl	800e810 <vTCPStateChange>
        }

        return xResult;
 800d8b4:	68fb      	ldr	r3, [r7, #12]
    }
 800d8b6:	4618      	mov	r0, r3
 800d8b8:	3710      	adds	r7, #16
 800d8ba:	46bd      	mov	sp, r7
 800d8bc:	bd80      	pop	{r7, pc}
	...

0800d8c0 <xTCPTimerCheck>:
 * @param[in] xWillSleep Whether the calling task is going to sleep.
 *
 * @return Minimum amount of time before the timer shall expire.
 */
    TickType_t xTCPTimerCheck( BaseType_t xWillSleep )
    {
 800d8c0:	b580      	push	{r7, lr}
 800d8c2:	b08a      	sub	sp, #40	@ 0x28
 800d8c4:	af00      	add	r7, sp, #0
 800d8c6:	6078      	str	r0, [r7, #4]
        FreeRTOS_Socket_t * pxSocket;
        TickType_t xShortest = pdMS_TO_TICKS( ( TickType_t ) ipTCP_TIMER_PERIOD_MS );
 800d8c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800d8cc:	627b      	str	r3, [r7, #36]	@ 0x24
        TickType_t xNow = xTaskGetTickCount();
 800d8ce:	f008 fe0f 	bl	80164f0 <xTaskGetTickCount>
 800d8d2:	61b8      	str	r0, [r7, #24]
        static TickType_t xLastTime = 0U;
        TickType_t xDelta = xNow - xLastTime;
 800d8d4:	4b32      	ldr	r3, [pc, #200]	@ (800d9a0 <xTCPTimerCheck+0xe0>)
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	69ba      	ldr	r2, [r7, #24]
 800d8da:	1ad3      	subs	r3, r2, r3
 800d8dc:	623b      	str	r3, [r7, #32]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( xBoundTCPSocketsList.xListEnd ) );
 800d8de:	4b31      	ldr	r3, [pc, #196]	@ (800d9a4 <xTCPTimerCheck+0xe4>)
 800d8e0:	617b      	str	r3, [r7, #20]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxIterator = ( const ListItem_t * ) listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800d8e2:	4b31      	ldr	r3, [pc, #196]	@ (800d9a8 <xTCPTimerCheck+0xe8>)
 800d8e4:	68db      	ldr	r3, [r3, #12]
 800d8e6:	61fb      	str	r3, [r7, #28]

        xLastTime = xNow;
 800d8e8:	4a2d      	ldr	r2, [pc, #180]	@ (800d9a0 <xTCPTimerCheck+0xe0>)
 800d8ea:	69bb      	ldr	r3, [r7, #24]
 800d8ec:	6013      	str	r3, [r2, #0]

        if( xDelta == 0U )
 800d8ee:	6a3b      	ldr	r3, [r7, #32]
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d14b      	bne.n	800d98c <xTCPTimerCheck+0xcc>
        {
            xDelta = 1U;
 800d8f4:	2301      	movs	r3, #1
 800d8f6:	623b      	str	r3, [r7, #32]
        }

        while( pxIterator != pxEnd )
 800d8f8:	e048      	b.n	800d98c <xTCPTimerCheck+0xcc>
        {
            pxSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800d8fa:	69fb      	ldr	r3, [r7, #28]
 800d8fc:	68db      	ldr	r3, [r3, #12]
 800d8fe:	613b      	str	r3, [r7, #16]
            pxIterator = ( ListItem_t * ) listGET_NEXT( pxIterator );
 800d900:	69fb      	ldr	r3, [r7, #28]
 800d902:	685b      	ldr	r3, [r3, #4]
 800d904:	61fb      	str	r3, [r7, #28]

            /* Sockets with 'timeout == 0' do not need any regular attention. */
            if( pxSocket->u.xTCP.usTimeout == 0U )
 800d906:	693b      	ldr	r3, [r7, #16]
 800d908:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d03a      	beq.n	800d986 <xTCPTimerCheck+0xc6>
            {
                continue;
            }

            if( xDelta < ( TickType_t ) pxSocket->u.xTCP.usTimeout )
 800d910:	693b      	ldr	r3, [r7, #16]
 800d912:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800d916:	461a      	mov	r2, r3
 800d918:	6a3b      	ldr	r3, [r7, #32]
 800d91a:	4293      	cmp	r3, r2
 800d91c:	d20a      	bcs.n	800d934 <xTCPTimerCheck+0x74>
            {
                pxSocket->u.xTCP.usTimeout = ( uint16_t ) ( ( ( TickType_t ) pxSocket->u.xTCP.usTimeout ) - xDelta );
 800d91e:	693b      	ldr	r3, [r7, #16]
 800d920:	f8b3 2074 	ldrh.w	r2, [r3, #116]	@ 0x74
 800d924:	6a3b      	ldr	r3, [r7, #32]
 800d926:	b29b      	uxth	r3, r3
 800d928:	1ad3      	subs	r3, r2, r3
 800d92a:	b29a      	uxth	r2, r3
 800d92c:	693b      	ldr	r3, [r7, #16]
 800d92e:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
 800d932:	e00a      	b.n	800d94a <xTCPTimerCheck+0x8a>
            }
            else
            {
                BaseType_t xRc;

                pxSocket->u.xTCP.usTimeout = 0U;
 800d934:	693b      	ldr	r3, [r7, #16]
 800d936:	2200      	movs	r2, #0
 800d938:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
                xRc = xTCPSocketCheck( pxSocket );
 800d93c:	6938      	ldr	r0, [r7, #16]
 800d93e:	f000 fe9d 	bl	800e67c <xTCPSocketCheck>
 800d942:	60f8      	str	r0, [r7, #12]

                /* Within this function, the socket might want to send a delayed
                 * ack or send out data or whatever it needs to do. */
                if( xRc < 0 )
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	2b00      	cmp	r3, #0
 800d948:	db1f      	blt.n	800d98a <xTCPTimerCheck+0xca>
            }

            /* In xEventBits the driver may indicate that the socket has
             * important events for the user.  These are only done just before the
             * IP-task goes to sleep. */
            if( pxSocket->xEventBits != 0U )
 800d94a:	693b      	ldr	r3, [r7, #16]
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d008      	beq.n	800d964 <xTCPTimerCheck+0xa4>
            {
                if( xWillSleep != pdFALSE )
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	2b00      	cmp	r3, #0
 800d956:	d003      	beq.n	800d960 <xTCPTimerCheck+0xa0>
                {
                    /* The IP-task is about to go to sleep, so messages can be
                     * sent to the socket owners. */
                    vSocketWakeUpUser( pxSocket );
 800d958:	6938      	ldr	r0, [r7, #16]
 800d95a:	f7ff fef1 	bl	800d740 <vSocketWakeUpUser>
 800d95e:	e001      	b.n	800d964 <xTCPTimerCheck+0xa4>
                }
                else
                {
                    /* Or else make sure this will be called again to wake-up
                     * the sockets' owner. */
                    xShortest = ( TickType_t ) 0;
 800d960:	2300      	movs	r3, #0
 800d962:	627b      	str	r3, [r7, #36]	@ 0x24
                }
            }

            if( ( pxSocket->u.xTCP.usTimeout != 0U ) && ( xShortest > ( TickType_t ) pxSocket->u.xTCP.usTimeout ) )
 800d964:	693b      	ldr	r3, [r7, #16]
 800d966:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d00e      	beq.n	800d98c <xTCPTimerCheck+0xcc>
 800d96e:	693b      	ldr	r3, [r7, #16]
 800d970:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800d974:	461a      	mov	r2, r3
 800d976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d978:	4293      	cmp	r3, r2
 800d97a:	d907      	bls.n	800d98c <xTCPTimerCheck+0xcc>
            {
                xShortest = ( TickType_t ) pxSocket->u.xTCP.usTimeout;
 800d97c:	693b      	ldr	r3, [r7, #16]
 800d97e:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800d982:	627b      	str	r3, [r7, #36]	@ 0x24
 800d984:	e002      	b.n	800d98c <xTCPTimerCheck+0xcc>
                continue;
 800d986:	bf00      	nop
 800d988:	e000      	b.n	800d98c <xTCPTimerCheck+0xcc>
                    continue;
 800d98a:	bf00      	nop
        while( pxIterator != pxEnd )
 800d98c:	69fa      	ldr	r2, [r7, #28]
 800d98e:	697b      	ldr	r3, [r7, #20]
 800d990:	429a      	cmp	r2, r3
 800d992:	d1b2      	bne.n	800d8fa <xTCPTimerCheck+0x3a>
            }
        }

        return xShortest;
 800d994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800d996:	4618      	mov	r0, r3
 800d998:	3728      	adds	r7, #40	@ 0x28
 800d99a:	46bd      	mov	sp, r7
 800d99c:	bd80      	pop	{r7, pc}
 800d99e:	bf00      	nop
 800d9a0:	20002608 	.word	0x20002608
 800d9a4:	200025fc 	.word	0x200025fc
 800d9a8:	200025f4 	.word	0x200025f4

0800d9ac <pxTCPSocketLookup>:
 */
    FreeRTOS_Socket_t * pxTCPSocketLookup( uint32_t ulLocalIP,
                                           UBaseType_t uxLocalPort,
                                           IPv46_Address_t xRemoteIP,
                                           UBaseType_t uxRemotePort )
    {
 800d9ac:	b082      	sub	sp, #8
 800d9ae:	b480      	push	{r7}
 800d9b0:	b089      	sub	sp, #36	@ 0x24
 800d9b2:	af00      	add	r7, sp, #0
 800d9b4:	6078      	str	r0, [r7, #4]
 800d9b6:	6039      	str	r1, [r7, #0]
 800d9b8:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800d9bc:	e881 000c 	stmia.w	r1, {r2, r3}
        const ListItem_t * pxIterator;
        FreeRTOS_Socket_t * pxResult = NULL, * pxListenSocket = NULL;
 800d9c0:	2300      	movs	r3, #0
 800d9c2:	61bb      	str	r3, [r7, #24]
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	617b      	str	r3, [r7, #20]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( xBoundTCPSocketsList.xListEnd ) );
 800d9c8:	4b20      	ldr	r3, [pc, #128]	@ (800da4c <pxTCPSocketLookup+0xa0>)
 800d9ca:	613b      	str	r3, [r7, #16]

        ( void ) ulLocalIP;

        for( pxIterator = listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800d9cc:	4b20      	ldr	r3, [pc, #128]	@ (800da50 <pxTCPSocketLookup+0xa4>)
 800d9ce:	68db      	ldr	r3, [r3, #12]
 800d9d0:	61fb      	str	r3, [r7, #28]
 800d9d2:	e027      	b.n	800da24 <pxTCPSocketLookup+0x78>
             pxIterator != pxEnd;
             pxIterator = listGET_NEXT( pxIterator ) )
        {
            FreeRTOS_Socket_t * pxSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800d9d4:	69fb      	ldr	r3, [r7, #28]
 800d9d6:	68db      	ldr	r3, [r3, #12]
 800d9d8:	60fb      	str	r3, [r7, #12]

            if( pxSocket->usLocalPort == ( uint16_t ) uxLocalPort )
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 800d9de:	683b      	ldr	r3, [r7, #0]
 800d9e0:	b29b      	uxth	r3, r3
 800d9e2:	429a      	cmp	r2, r3
 800d9e4:	d11b      	bne.n	800da1e <pxTCPSocketLookup+0x72>
            {
                if( pxSocket->u.xTCP.eTCPState == eTCP_LISTEN )
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d9ec:	2b01      	cmp	r3, #1
 800d9ee:	d102      	bne.n	800d9f6 <pxTCPSocketLookup+0x4a>
                {
                    /* If this is a socket listening to uxLocalPort, remember it
                     * in case there is no perfect match. */
                    pxListenSocket = pxSocket;
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	617b      	str	r3, [r7, #20]
 800d9f4:	e013      	b.n	800da1e <pxTCPSocketLookup+0x72>
                }
                else if( pxSocket->u.xTCP.usRemotePort == ( uint16_t ) uxRemotePort )
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	f8b3 2068 	ldrh.w	r2, [r3, #104]	@ 0x68
 800d9fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d9fe:	b29b      	uxth	r3, r3
 800da00:	429a      	cmp	r2, r3
 800da02:	d10c      	bne.n	800da1e <pxTCPSocketLookup+0x72>
                {
                    if( xRemoteIP.xIs_IPv6 != pdFALSE )
 800da04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da06:	2b00      	cmp	r3, #0
 800da08:	d106      	bne.n	800da18 <pxTCPSocketLookup+0x6c>
                            pxResult = pxTCPSocketLookup_IPv6( pxSocket, &xRemoteIP );
                        #endif /* ( ipconfigUSE_IPv4 != 0 ) */
                    }
                    else
                    {
                        if( pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4 == xRemoteIP.xIPAddress.ulIP_IPv4 )
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800da0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da10:	429a      	cmp	r2, r3
 800da12:	d101      	bne.n	800da18 <pxTCPSocketLookup+0x6c>
                        {
                            /* For sockets not in listening mode, find a match with
                             * xLocalPort, ulRemoteIP AND xRemotePort. */
                            pxResult = pxSocket;
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	61bb      	str	r3, [r7, #24]
                        }
                    }

                    if( pxResult != NULL )
 800da18:	69bb      	ldr	r3, [r7, #24]
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d107      	bne.n	800da2e <pxTCPSocketLookup+0x82>
             pxIterator = listGET_NEXT( pxIterator ) )
 800da1e:	69fb      	ldr	r3, [r7, #28]
 800da20:	685b      	ldr	r3, [r3, #4]
 800da22:	61fb      	str	r3, [r7, #28]
             pxIterator != pxEnd;
 800da24:	69fa      	ldr	r2, [r7, #28]
 800da26:	693b      	ldr	r3, [r7, #16]
 800da28:	429a      	cmp	r2, r3
 800da2a:	d1d3      	bne.n	800d9d4 <pxTCPSocketLookup+0x28>
 800da2c:	e000      	b.n	800da30 <pxTCPSocketLookup+0x84>
                    {
                        break;
 800da2e:	bf00      	nop
                    /* This 'pxSocket' doesn't match. */
                }
            }
        }

        if( pxResult == NULL )
 800da30:	69bb      	ldr	r3, [r7, #24]
 800da32:	2b00      	cmp	r3, #0
 800da34:	d101      	bne.n	800da3a <pxTCPSocketLookup+0x8e>
        {
            /* An exact match was not found, maybe a listening socket was
             * found. */
            pxResult = pxListenSocket;
 800da36:	697b      	ldr	r3, [r7, #20]
 800da38:	61bb      	str	r3, [r7, #24]
        }

        return pxResult;
 800da3a:	69bb      	ldr	r3, [r7, #24]
    }
 800da3c:	4618      	mov	r0, r3
 800da3e:	3724      	adds	r7, #36	@ 0x24
 800da40:	46bd      	mov	sp, r7
 800da42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da46:	b002      	add	sp, #8
 800da48:	4770      	bx	lr
 800da4a:	bf00      	nop
 800da4c:	200025fc 	.word	0x200025fc
 800da50:	200025f4 	.word	0x200025f4

0800da54 <prvTCPCreateStream>:
 *
 * @return The stream buffer.
 */
    static StreamBuffer_t * prvTCPCreateStream( FreeRTOS_Socket_t * pxSocket,
                                                BaseType_t xIsInputStream )
    {
 800da54:	b580      	push	{r7, lr}
 800da56:	b088      	sub	sp, #32
 800da58:	af00      	add	r7, sp, #0
 800da5a:	6078      	str	r0, [r7, #4]
 800da5c:	6039      	str	r1, [r7, #0]
        size_t uxLength;
        size_t uxSize;

        /* Now that a stream is created, the maximum size is fixed before
         * creation, it could still be changed with setsockopt(). */
        if( xIsInputStream != pdFALSE )
 800da5e:	683b      	ldr	r3, [r7, #0]
 800da60:	2b00      	cmp	r3, #0
 800da62:	d048      	beq.n	800daf6 <prvTCPCreateStream+0xa2>
        {
            size_t uxLittlePerc = sock20_PERCENT;
 800da64:	2314      	movs	r3, #20
 800da66:	61bb      	str	r3, [r7, #24]
            size_t uxEnoughPerc = sock80_PERCENT;
 800da68:	2350      	movs	r3, #80	@ 0x50
 800da6a:	617b      	str	r3, [r7, #20]
            size_t uxSegmentCount = pxSocket->u.xTCP.uxRxStreamSize / pxSocket->u.xTCP.usMSS;
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800da72:	687a      	ldr	r2, [r7, #4]
 800da74:	f8b2 2076 	ldrh.w	r2, [r2, #118]	@ 0x76
 800da78:	fbb3 f3f2 	udiv	r3, r3, r2
 800da7c:	613b      	str	r3, [r7, #16]
                { 50U, 100U }, /* 2 segments. */
                { 34U, 100U }, /* 3 segments. */
                { 25U, 100U }, /* 4 segments. */
            };

            if( ( uxSegmentCount > 0U ) &&
 800da7e:	693b      	ldr	r3, [r7, #16]
 800da80:	2b00      	cmp	r3, #0
 800da82:	d00f      	beq.n	800daa4 <prvTCPCreateStream+0x50>
 800da84:	693b      	ldr	r3, [r7, #16]
 800da86:	2b04      	cmp	r3, #4
 800da88:	d80c      	bhi.n	800daa4 <prvTCPCreateStream+0x50>
                ( uxSegmentCount <= ARRAY_USIZE( xPercTable ) ) )
            {
                uxLittlePerc = xPercTable[ uxSegmentCount - 1U ].uxPercLittle;
 800da8a:	693b      	ldr	r3, [r7, #16]
 800da8c:	3b01      	subs	r3, #1
 800da8e:	4a37      	ldr	r2, [pc, #220]	@ (800db6c <prvTCPCreateStream+0x118>)
 800da90:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800da94:	61bb      	str	r3, [r7, #24]
                uxEnoughPerc = xPercTable[ uxSegmentCount - 1U ].uxPercEnough;
 800da96:	693b      	ldr	r3, [r7, #16]
 800da98:	3b01      	subs	r3, #1
 800da9a:	4a34      	ldr	r2, [pc, #208]	@ (800db6c <prvTCPCreateStream+0x118>)
 800da9c:	00db      	lsls	r3, r3, #3
 800da9e:	4413      	add	r3, r2
 800daa0:	685b      	ldr	r3, [r3, #4]
 800daa2:	617b      	str	r3, [r7, #20]
            }

            uxLength = pxSocket->u.xTCP.uxRxStreamSize;
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800daaa:	61fb      	str	r3, [r7, #28]

            if( pxSocket->u.xTCP.uxLittleSpace == 0U )
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d10c      	bne.n	800dad0 <prvTCPCreateStream+0x7c>
            {
                pxSocket->u.xTCP.uxLittleSpace = ( uxLittlePerc * pxSocket->u.xTCP.uxRxStreamSize ) / sock100_PERCENT;
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dabc:	69ba      	ldr	r2, [r7, #24]
 800dabe:	fb02 f303 	mul.w	r3, r2, r3
 800dac2:	4a2b      	ldr	r2, [pc, #172]	@ (800db70 <prvTCPCreateStream+0x11c>)
 800dac4:	fba2 2303 	umull	r2, r3, r2, r3
 800dac8:	095a      	lsrs	r2, r3, #5
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
            }

            if( pxSocket->u.xTCP.uxEnoughSpace == 0U )
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d111      	bne.n	800dafe <prvTCPCreateStream+0xaa>
            {
                pxSocket->u.xTCP.uxEnoughSpace = ( uxEnoughPerc * pxSocket->u.xTCP.uxRxStreamSize ) / sock100_PERCENT;
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dae0:	697a      	ldr	r2, [r7, #20]
 800dae2:	fb02 f303 	mul.w	r3, r2, r3
 800dae6:	4a22      	ldr	r2, [pc, #136]	@ (800db70 <prvTCPCreateStream+0x11c>)
 800dae8:	fba2 2303 	umull	r2, r3, r2, r3
 800daec:	095a      	lsrs	r2, r3, #5
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800daf4:	e003      	b.n	800dafe <prvTCPCreateStream+0xaa>
            }
        }
        else
        {
            uxLength = pxSocket->u.xTCP.uxTxStreamSize;
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800dafc:	61fb      	str	r3, [r7, #28]
        }

        /* Add an extra 4 (or 8) bytes. */
        uxLength += sizeof( size_t );
 800dafe:	69fb      	ldr	r3, [r7, #28]
 800db00:	3304      	adds	r3, #4
 800db02:	61fb      	str	r3, [r7, #28]

        /* And make the length a multiple of sizeof( size_t ). */
        uxLength &= ~( sizeof( size_t ) - 1U );
 800db04:	69fb      	ldr	r3, [r7, #28]
 800db06:	f023 0303 	bic.w	r3, r3, #3
 800db0a:	61fb      	str	r3, [r7, #28]

        uxSize = ( sizeof( *pxBuffer ) + uxLength ) - sizeof( pxBuffer->ucArray );
 800db0c:	69fb      	ldr	r3, [r7, #28]
 800db0e:	3314      	adds	r3, #20
 800db10:	60fb      	str	r3, [r7, #12]

        /* MISRA Ref 4.12.1 [Use of dynamic memory]. */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#directive-412. */
        /* coverity[misra_c_2012_directive_4_12_violation] */
        pxBuffer = ( ( StreamBuffer_t * ) pvPortMallocLarge( uxSize ) );
 800db12:	68f8      	ldr	r0, [r7, #12]
 800db14:	f00a fae8 	bl	80180e8 <pvPortMalloc>
 800db18:	60b8      	str	r0, [r7, #8]

        if( pxBuffer == NULL )
 800db1a:	68bb      	ldr	r3, [r7, #8]
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d10b      	bne.n	800db38 <prvTCPCreateStream+0xe4>
        {
            FreeRTOS_debug_printf( ( "prvTCPCreateStream: malloc failed\n" ) );
            pxSocket->u.xTCP.bits.bMallocError = pdTRUE_UNSIGNED;
 800db20:	687a      	ldr	r2, [r7, #4]
 800db22:	f892 306e 	ldrb.w	r3, [r2, #110]	@ 0x6e
 800db26:	f043 0308 	orr.w	r3, r3, #8
 800db2a:	f882 306e 	strb.w	r3, [r2, #110]	@ 0x6e
            vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800db2e:	2108      	movs	r1, #8
 800db30:	6878      	ldr	r0, [r7, #4]
 800db32:	f000 fe6d 	bl	800e810 <vTCPStateChange>
 800db36:	e013      	b.n	800db60 <prvTCPCreateStream+0x10c>
        }
        else
        {
            /* Clear the markers of the stream */
            ( void ) memset( pxBuffer, 0, sizeof( *pxBuffer ) - sizeof( pxBuffer->ucArray ) );
 800db38:	2214      	movs	r2, #20
 800db3a:	2100      	movs	r1, #0
 800db3c:	68b8      	ldr	r0, [r7, #8]
 800db3e:	f00a ff71 	bl	8018a24 <memset>
            pxBuffer->LENGTH = ( size_t ) uxLength;
 800db42:	68bb      	ldr	r3, [r7, #8]
 800db44:	69fa      	ldr	r2, [r7, #28]
 800db46:	611a      	str	r2, [r3, #16]
            if( xTCPWindowLoggingLevel != 0 )
            {
                FreeRTOS_debug_printf( ( "prvTCPCreateStream: %cxStream created %u bytes (total %u)\n", ( xIsInputStream != 0 ) ? 'R' : 'T', ( unsigned ) uxLength, ( unsigned ) uxSize ) );
            }

            if( xIsInputStream != 0 )
 800db48:	683b      	ldr	r3, [r7, #0]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d004      	beq.n	800db58 <prvTCPCreateStream+0x104>
            {
                iptraceMEM_STATS_CREATE( tcpRX_STREAM_BUFFER, pxBuffer, uxSize );
                pxSocket->u.xTCP.rxStream = pxBuffer;
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	68ba      	ldr	r2, [r7, #8]
 800db52:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800db56:	e003      	b.n	800db60 <prvTCPCreateStream+0x10c>
            }
            else
            {
                iptraceMEM_STATS_CREATE( tcpTX_STREAM_BUFFER, pxBuffer, uxSize );
                pxSocket->u.xTCP.txStream = pxBuffer;
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	68ba      	ldr	r2, [r7, #8]
 800db5c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
            }
        }

        return pxBuffer;
 800db60:	68bb      	ldr	r3, [r7, #8]
    }
 800db62:	4618      	mov	r0, r3
 800db64:	3720      	adds	r7, #32
 800db66:	46bd      	mov	sp, r7
 800db68:	bd80      	pop	{r7, pc}
 800db6a:	bf00      	nop
 800db6c:	08019d70 	.word	0x08019d70
 800db70:	51eb851f 	.word	0x51eb851f

0800db74 <vTCPAddRxdata_Callback>:
 * @param[in] ulByteCount The number of bytes that were received.
 */
    static void vTCPAddRxdata_Callback( FreeRTOS_Socket_t * pxSocket,
                                        const uint8_t * pcData,
                                        uint32_t ulByteCount )
    {
 800db74:	b580      	push	{r7, lr}
 800db76:	b08a      	sub	sp, #40	@ 0x28
 800db78:	af02      	add	r7, sp, #8
 800db7a:	60f8      	str	r0, [r7, #12]
 800db7c:	60b9      	str	r1, [r7, #8]
 800db7e:	607a      	str	r2, [r7, #4]
        const uint8_t * pucBuffer = pcData;
 800db80:	68bb      	ldr	r3, [r7, #8]
 800db82:	61fb      	str	r3, [r7, #28]

        /* The socket owner has installed an OnReceive handler. Pass the
         * Rx data, without copying from the rxStream, to the user. */
        for( ; ; )
        {
            uint8_t * ucReadPtr = NULL;
 800db84:	2300      	movs	r3, #0
 800db86:	617b      	str	r3, [r7, #20]
            uint32_t ulCount;

            if( pucBuffer != NULL )
 800db88:	69fb      	ldr	r3, [r7, #28]
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d006      	beq.n	800db9c <vTCPAddRxdata_Callback+0x28>
            {
                ucReadPtr = ( uint8_t * ) pucBuffer;
 800db8e:	69fb      	ldr	r3, [r7, #28]
 800db90:	617b      	str	r3, [r7, #20]
                ulCount = ulByteCount;
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	61bb      	str	r3, [r7, #24]
                pucBuffer = NULL;
 800db96:	2300      	movs	r3, #0
 800db98:	61fb      	str	r3, [r7, #28]
 800db9a:	e009      	b.n	800dbb0 <vTCPAddRxdata_Callback+0x3c>
            }
            else
            {
                ulCount = ( uint32_t ) uxStreamBufferGetPtr( pxSocket->u.xTCP.rxStream, &( ucReadPtr ) );
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800dba2:	f107 0214 	add.w	r2, r7, #20
 800dba6:	4611      	mov	r1, r2
 800dba8:	4618      	mov	r0, r3
 800dbaa:	f000 fc18 	bl	800e3de <uxStreamBufferGetPtr>
 800dbae:	61b8      	str	r0, [r7, #24]
            }

            if( ulCount == 0U )
 800dbb0:	69bb      	ldr	r3, [r7, #24]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d011      	beq.n	800dbda <vTCPAddRxdata_Callback+0x66>
                break;
            }

            /* For advanced users only: here a pointer to the RX-stream of a socket
             * is passed to an application hook. */
            ( void ) pxSocket->u.xTCP.pxHandleReceive( pxSocket, ucReadPtr, ( size_t ) ulCount );
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800dbbc:	6979      	ldr	r1, [r7, #20]
 800dbbe:	69ba      	ldr	r2, [r7, #24]
 800dbc0:	68f8      	ldr	r0, [r7, #12]
 800dbc2:	4798      	blx	r3
            /* Forward the tail in the RX stream. */
            ( void ) uxStreamBufferGet( pxSocket->u.xTCP.rxStream, 0U, NULL, ( size_t ) ulCount, pdFALSE );
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	f8d3 00a0 	ldr.w	r0, [r3, #160]	@ 0xa0
 800dbca:	2300      	movs	r3, #0
 800dbcc:	9300      	str	r3, [sp, #0]
 800dbce:	69bb      	ldr	r3, [r7, #24]
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	2100      	movs	r1, #0
 800dbd4:	f000 fca3 	bl	800e51e <uxStreamBufferGet>
        {
 800dbd8:	e7d4      	b.n	800db84 <vTCPAddRxdata_Callback+0x10>
        }
    }
 800dbda:	bf00      	nop
 800dbdc:	3720      	adds	r7, #32
 800dbde:	46bd      	mov	sp, r7
 800dbe0:	bd80      	pop	{r7, pc}

0800dbe2 <vTCPAddRxdata_Stored>:
 *        RX-stream. When the space is dropped below a threshold, it may set the
 *        bit field 'bLowWater'. Also the socket's events bits for READ will be set.
 * @param[in] pxSocket the socket that has received new data.
 */
    static void vTCPAddRxdata_Stored( FreeRTOS_Socket_t * pxSocket )
    {
 800dbe2:	b580      	push	{r7, lr}
 800dbe4:	b084      	sub	sp, #16
 800dbe6:	af00      	add	r7, sp, #0
 800dbe8:	6078      	str	r0, [r7, #4]
        /* See if running out of space. */
        if( pxSocket->u.xTCP.bits.bLowWater == pdFALSE_UNSIGNED )
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800dbf0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800dbf4:	b2db      	uxtb	r3, r3
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d121      	bne.n	800dc3e <vTCPAddRxdata_Stored+0x5c>
        {
            size_t uxFrontSpace = uxStreamBufferFrontSpace( pxSocket->u.xTCP.rxStream );
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800dc00:	4618      	mov	r0, r3
 800dc02:	f000 fb5d 	bl	800e2c0 <uxStreamBufferFrontSpace>
 800dc06:	60f8      	str	r0, [r7, #12]

            if( uxFrontSpace <= pxSocket->u.xTCP.uxLittleSpace )
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc0e:	68fa      	ldr	r2, [r7, #12]
 800dc10:	429a      	cmp	r2, r3
 800dc12:	d814      	bhi.n	800dc3e <vTCPAddRxdata_Stored+0x5c>
            {
                pxSocket->u.xTCP.bits.bLowWater = pdTRUE_UNSIGNED;
 800dc14:	687a      	ldr	r2, [r7, #4]
 800dc16:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800dc1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc1e:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
                pxSocket->u.xTCP.bits.bWinChange = pdTRUE_UNSIGNED;
 800dc22:	687a      	ldr	r2, [r7, #4]
 800dc24:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800dc28:	f043 0301 	orr.w	r3, r3, #1
 800dc2c:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d

                /* bLowWater was reached, send the changed window size. */
                pxSocket->u.xTCP.usTimeout = 1U;
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	2201      	movs	r2, #1
 800dc34:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
                ( void ) xSendEventToIPTask( eTCPTimerEvent );
 800dc38:	2007      	movs	r0, #7
 800dc3a:	f7fc fcad 	bl	800a598 <xSendEventToIPTask>
            }
        }

        /* New incoming data is available, wake up the user.   User's
         * semaphores will be set just before the IP-task goes asleep. */
        pxSocket->xEventBits |= ( EventBits_t ) eSOCKET_RECEIVE;
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	f043 0201 	orr.w	r2, r3, #1
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	601a      	str	r2, [r3, #0]

        #if ipconfigSUPPORT_SELECT_FUNCTION == 1
        {
            if( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_READ ) != 0U )
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800dc4e:	f003 0301 	and.w	r3, r3, #1
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d005      	beq.n	800dc62 <vTCPAddRxdata_Stored+0x80>
            {
                pxSocket->xEventBits |= ( ( ( EventBits_t ) eSELECT_READ ) << SOCKET_EVENT_BIT_COUNT );
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	601a      	str	r2, [r3, #0]
            }
        }
        #endif
    }
 800dc62:	bf00      	nop
 800dc64:	3710      	adds	r7, #16
 800dc66:	46bd      	mov	sp, r7
 800dc68:	bd80      	pop	{r7, pc}

0800dc6a <lTCPAddRxdata>:
 */
    int32_t lTCPAddRxdata( FreeRTOS_Socket_t * pxSocket,
                           size_t uxOffset,
                           const uint8_t * pcData,
                           uint32_t ulByteCount )
    {
 800dc6a:	b580      	push	{r7, lr}
 800dc6c:	b088      	sub	sp, #32
 800dc6e:	af00      	add	r7, sp, #0
 800dc70:	60f8      	str	r0, [r7, #12]
 800dc72:	60b9      	str	r1, [r7, #8]
 800dc74:	607a      	str	r2, [r7, #4]
 800dc76:	603b      	str	r3, [r7, #0]
        StreamBuffer_t * pxStream = pxSocket->u.xTCP.rxStream;
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800dc7e:	61fb      	str	r3, [r7, #28]
        int32_t xResult = 0;
 800dc80:	2300      	movs	r3, #0
 800dc82:	61bb      	str	r3, [r7, #24]

        #if ( ipconfigUSE_CALLBACKS == 1 )
            BaseType_t bHasHandler = ipconfigIS_VALID_PROG_ADDRESS( pxSocket->u.xTCP.pxHandleReceive ) ? pdTRUE : pdFALSE;
 800dc84:	2301      	movs	r3, #1
 800dc86:	613b      	str	r3, [r7, #16]
            const uint8_t * pucBuffer = NULL;
 800dc88:	2300      	movs	r3, #0
 800dc8a:	617b      	str	r3, [r7, #20]
        /* int32_t uxStreamBufferAdd( pxBuffer, uxOffset, pucData, aCount )
         * if( pucData != NULL ) copy data the the buffer
         * if( pucData == NULL ) no copying, just advance rxHead
         * if( uxOffset != 0 ) Just store data which has come out-of-order
         * if( uxOffset == 0 ) Also advance rxHead */
        if( pxStream == NULL )
 800dc8c:	69fb      	ldr	r3, [r7, #28]
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d10a      	bne.n	800dca8 <lTCPAddRxdata+0x3e>
        {
            pxStream = prvTCPCreateStream( pxSocket, pdTRUE );
 800dc92:	2101      	movs	r1, #1
 800dc94:	68f8      	ldr	r0, [r7, #12]
 800dc96:	f7ff fedd 	bl	800da54 <prvTCPCreateStream>
 800dc9a:	61f8      	str	r0, [r7, #28]

            if( pxStream == NULL )
 800dc9c:	69fb      	ldr	r3, [r7, #28]
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d102      	bne.n	800dca8 <lTCPAddRxdata+0x3e>
            {
                xResult = -1;
 800dca2:	f04f 33ff 	mov.w	r3, #4294967295
 800dca6:	61bb      	str	r3, [r7, #24]
            }
        }

        if( xResult >= 0 )
 800dca8:	69bb      	ldr	r3, [r7, #24]
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	db29      	blt.n	800dd02 <lTCPAddRxdata+0x98>
        {
            #if ( ipconfigUSE_CALLBACKS == 1 )
            {
                if( ( bHasHandler != pdFALSE ) && ( uxStreamBufferGetSize( pxStream ) == 0U ) && ( uxOffset == 0U ) && ( pcData != NULL ) )
 800dcae:	693b      	ldr	r3, [r7, #16]
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d00f      	beq.n	800dcd4 <lTCPAddRxdata+0x6a>
 800dcb4:	69f8      	ldr	r0, [r7, #28]
 800dcb6:	f000 fb14 	bl	800e2e2 <uxStreamBufferGetSize>
 800dcba:	4603      	mov	r3, r0
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d109      	bne.n	800dcd4 <lTCPAddRxdata+0x6a>
 800dcc0:	68bb      	ldr	r3, [r7, #8]
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d106      	bne.n	800dcd4 <lTCPAddRxdata+0x6a>
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d003      	beq.n	800dcd4 <lTCPAddRxdata+0x6a>
                {
                    /* Data can be passed directly to the user because there is
                     * no data in the RX-stream, it the new data must be stored
                     * at offset zero, and a buffer 'pcData' is provided.
                     */
                    pucBuffer = pcData;
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	617b      	str	r3, [r7, #20]

                    /* Zero-copy for call-back: no need to add the bytes to the
                     * stream, only the pointer will be advanced by uxStreamBufferAdd(). */
                    pcData = NULL;
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	607b      	str	r3, [r7, #4]
                }
            }
            #endif /* ipconfigUSE_CALLBACKS */

            xResult = ( int32_t ) uxStreamBufferAdd( pxStream, uxOffset, pcData, ( size_t ) ulByteCount );
 800dcd4:	683b      	ldr	r3, [r7, #0]
 800dcd6:	687a      	ldr	r2, [r7, #4]
 800dcd8:	68b9      	ldr	r1, [r7, #8]
 800dcda:	69f8      	ldr	r0, [r7, #28]
 800dcdc:	f000 fb9f 	bl	800e41e <uxStreamBufferAdd>
 800dce0:	4603      	mov	r3, r0
 800dce2:	61bb      	str	r3, [r7, #24]
                                             ( unsigned int ) pxStream->uxFront ) );
                }
            }
            #endif /* ipconfigHAS_DEBUG_PRINTF */

            if( uxOffset == 0U )
 800dce4:	68bb      	ldr	r3, [r7, #8]
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d10b      	bne.n	800dd02 <lTCPAddRxdata+0x98>
            {
                /* Data is being added to rxStream at the head (offs = 0) */
                #if ( ipconfigUSE_CALLBACKS == 1 )
                    if( bHasHandler != pdFALSE )
 800dcea:	693b      	ldr	r3, [r7, #16]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d005      	beq.n	800dcfc <lTCPAddRxdata+0x92>
                    {
                        vTCPAddRxdata_Callback( pxSocket, pucBuffer, ulByteCount );
 800dcf0:	683a      	ldr	r2, [r7, #0]
 800dcf2:	6979      	ldr	r1, [r7, #20]
 800dcf4:	68f8      	ldr	r0, [r7, #12]
 800dcf6:	f7ff ff3d 	bl	800db74 <vTCPAddRxdata_Callback>
 800dcfa:	e002      	b.n	800dd02 <lTCPAddRxdata+0x98>
                    }
                    else
                #endif /* ipconfigUSE_CALLBACKS */
                {
                    vTCPAddRxdata_Stored( pxSocket );
 800dcfc:	68f8      	ldr	r0, [r7, #12]
 800dcfe:	f7ff ff70 	bl	800dbe2 <vTCPAddRxdata_Stored>
                }
            }
        }

        return xResult;
 800dd02:	69bb      	ldr	r3, [r7, #24]
    }
 800dd04:	4618      	mov	r0, r3
 800dd06:	3720      	adds	r7, #32
 800dd08:	46bd      	mov	sp, r7
 800dd0a:	bd80      	pop	{r7, pc}

0800dd0c <FreeRTOS_tx_space>:
 * @param[in] xSocket the socket to be checked.
 *
 * @return The bytes that can be written. Or else an error code.
 */
    BaseType_t FreeRTOS_tx_space( ConstSocket_t xSocket )
    {
 800dd0c:	b580      	push	{r7, lr}
 800dd0e:	b084      	sub	sp, #16
 800dd10:	af00      	add	r7, sp, #0
 800dd12:	6078      	str	r0, [r7, #4]
        const FreeRTOS_Socket_t * pxSocket = ( const FreeRTOS_Socket_t * ) xSocket;
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn;

        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800dd18:	68bb      	ldr	r3, [r7, #8]
 800dd1a:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800dd1e:	2b06      	cmp	r3, #6
 800dd20:	d003      	beq.n	800dd2a <FreeRTOS_tx_space+0x1e>
        {
            xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800dd22:	f06f 0315 	mvn.w	r3, #21
 800dd26:	60fb      	str	r3, [r7, #12]
 800dd28:	e011      	b.n	800dd4e <FreeRTOS_tx_space+0x42>
        }
        else
        {
            if( pxSocket->u.xTCP.txStream != NULL )
 800dd2a:	68bb      	ldr	r3, [r7, #8]
 800dd2c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d008      	beq.n	800dd46 <FreeRTOS_tx_space+0x3a>
            {
                xReturn = ( BaseType_t ) uxStreamBufferGetSpace( pxSocket->u.xTCP.txStream );
 800dd34:	68bb      	ldr	r3, [r7, #8]
 800dd36:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dd3a:	4618      	mov	r0, r3
 800dd3c:	f000 faaf 	bl	800e29e <uxStreamBufferGetSpace>
 800dd40:	4603      	mov	r3, r0
 800dd42:	60fb      	str	r3, [r7, #12]
 800dd44:	e003      	b.n	800dd4e <FreeRTOS_tx_space+0x42>
            }
            else
            {
                xReturn = ( BaseType_t ) pxSocket->u.xTCP.uxTxStreamSize;
 800dd46:	68bb      	ldr	r3, [r7, #8]
 800dd48:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800dd4c:	60fb      	str	r3, [r7, #12]
            }
        }

        return xReturn;
 800dd4e:	68fb      	ldr	r3, [r7, #12]
    }
 800dd50:	4618      	mov	r0, r3
 800dd52:	3710      	adds	r7, #16
 800dd54:	46bd      	mov	sp, r7
 800dd56:	bd80      	pop	{r7, pc}

0800dd58 <FreeRTOS_tx_size>:
 *
 * @return The number of bytes stored in the Tx buffer of the socket.
 *         Or an error code.
 */
    BaseType_t FreeRTOS_tx_size( ConstSocket_t xSocket )
    {
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b084      	sub	sp, #16
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
        const FreeRTOS_Socket_t * pxSocket = ( const FreeRTOS_Socket_t * ) xSocket;
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn;

        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800dd64:	68bb      	ldr	r3, [r7, #8]
 800dd66:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800dd6a:	2b06      	cmp	r3, #6
 800dd6c:	d003      	beq.n	800dd76 <FreeRTOS_tx_size+0x1e>
        {
            xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800dd6e:	f06f 0315 	mvn.w	r3, #21
 800dd72:	60fb      	str	r3, [r7, #12]
 800dd74:	e00f      	b.n	800dd96 <FreeRTOS_tx_size+0x3e>
        }
        else
        {
            if( pxSocket->u.xTCP.txStream != NULL )
 800dd76:	68bb      	ldr	r3, [r7, #8]
 800dd78:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d008      	beq.n	800dd92 <FreeRTOS_tx_size+0x3a>
            {
                xReturn = ( BaseType_t ) uxStreamBufferGetSize( pxSocket->u.xTCP.txStream );
 800dd80:	68bb      	ldr	r3, [r7, #8]
 800dd82:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dd86:	4618      	mov	r0, r3
 800dd88:	f000 faab 	bl	800e2e2 <uxStreamBufferGetSize>
 800dd8c:	4603      	mov	r3, r0
 800dd8e:	60fb      	str	r3, [r7, #12]
 800dd90:	e001      	b.n	800dd96 <FreeRTOS_tx_size+0x3e>
            }
            else
            {
                xReturn = 0;
 800dd92:	2300      	movs	r3, #0
 800dd94:	60fb      	str	r3, [r7, #12]
            }
        }

        return xReturn;
 800dd96:	68fb      	ldr	r3, [r7, #12]
    }
 800dd98:	4618      	mov	r0, r3
 800dd9a:	3710      	adds	r7, #16
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	bd80      	pop	{r7, pc}

0800dda0 <FreeRTOS_issocketconnected>:
 * @param[in] xSocket The socket being checked.
 *
 * @return pdTRUE if TCP socket is connected.
 */
    BaseType_t FreeRTOS_issocketconnected( ConstSocket_t xSocket )
    {
 800dda0:	b480      	push	{r7}
 800dda2:	b085      	sub	sp, #20
 800dda4:	af00      	add	r7, sp, #0
 800dda6:	6078      	str	r0, [r7, #4]
        const FreeRTOS_Socket_t * pxSocket = ( const FreeRTOS_Socket_t * ) xSocket;
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 800ddac:	2300      	movs	r3, #0
 800ddae:	60fb      	str	r3, [r7, #12]

        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800ddb0:	68bb      	ldr	r3, [r7, #8]
 800ddb2:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800ddb6:	2b06      	cmp	r3, #6
 800ddb8:	d003      	beq.n	800ddc2 <FreeRTOS_issocketconnected+0x22>
        {
            xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800ddba:	f06f 0315 	mvn.w	r3, #21
 800ddbe:	60fb      	str	r3, [r7, #12]
 800ddc0:	e00b      	b.n	800ddda <FreeRTOS_issocketconnected+0x3a>
        }
        else
        {
            if( pxSocket->u.xTCP.eTCPState >= eESTABLISHED )
 800ddc2:	68bb      	ldr	r3, [r7, #8]
 800ddc4:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ddc8:	2b04      	cmp	r3, #4
 800ddca:	d906      	bls.n	800ddda <FreeRTOS_issocketconnected+0x3a>
            {
                if( pxSocket->u.xTCP.eTCPState < eCLOSE_WAIT )
 800ddcc:	68bb      	ldr	r3, [r7, #8]
 800ddce:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ddd2:	2b07      	cmp	r3, #7
 800ddd4:	d801      	bhi.n	800ddda <FreeRTOS_issocketconnected+0x3a>
                {
                    xReturn = pdTRUE;
 800ddd6:	2301      	movs	r3, #1
 800ddd8:	60fb      	str	r3, [r7, #12]
                }
            }
        }

        return xReturn;
 800ddda:	68fb      	ldr	r3, [r7, #12]
    }
 800dddc:	4618      	mov	r0, r3
 800ddde:	3714      	adds	r7, #20
 800dde0:	46bd      	mov	sp, r7
 800dde2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dde6:	4770      	bx	lr

0800dde8 <FreeRTOS_rx_size>:
 *
 * @return Returns the number of bytes which can be read. Or an error
 *         code is returned.
 */
    BaseType_t FreeRTOS_rx_size( ConstSocket_t xSocket )
    {
 800dde8:	b580      	push	{r7, lr}
 800ddea:	b084      	sub	sp, #16
 800ddec:	af00      	add	r7, sp, #0
 800ddee:	6078      	str	r0, [r7, #4]
        const FreeRTOS_Socket_t * pxSocket = ( const FreeRTOS_Socket_t * ) xSocket;
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn;

        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800ddf4:	68bb      	ldr	r3, [r7, #8]
 800ddf6:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800ddfa:	2b06      	cmp	r3, #6
 800ddfc:	d003      	beq.n	800de06 <FreeRTOS_rx_size+0x1e>
        {
            xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800ddfe:	f06f 0315 	mvn.w	r3, #21
 800de02:	60fb      	str	r3, [r7, #12]
 800de04:	e00f      	b.n	800de26 <FreeRTOS_rx_size+0x3e>
        }
        else if( pxSocket->u.xTCP.rxStream != NULL )
 800de06:	68bb      	ldr	r3, [r7, #8]
 800de08:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d008      	beq.n	800de22 <FreeRTOS_rx_size+0x3a>
        {
            xReturn = ( BaseType_t ) uxStreamBufferGetSize( pxSocket->u.xTCP.rxStream );
 800de10:	68bb      	ldr	r3, [r7, #8]
 800de12:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800de16:	4618      	mov	r0, r3
 800de18:	f000 fa63 	bl	800e2e2 <uxStreamBufferGetSize>
 800de1c:	4603      	mov	r3, r0
 800de1e:	60fb      	str	r3, [r7, #12]
 800de20:	e001      	b.n	800de26 <FreeRTOS_rx_size+0x3e>
        }
        else
        {
            xReturn = 0;
 800de22:	2300      	movs	r3, #0
 800de24:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800de26:	68fb      	ldr	r3, [r7, #12]
    }
 800de28:	4618      	mov	r0, r3
 800de2a:	3710      	adds	r7, #16
 800de2c:	46bd      	mov	sp, r7
 800de2e:	bd80      	pop	{r7, pc}

0800de30 <xSocketValid>:
 * @param[in] xSocket The socket to be checked.
 * @return pdTRUE if the socket is valid, else pdFALSE.
 *
 */
BaseType_t xSocketValid( const ConstSocket_t xSocket )
{
 800de30:	b480      	push	{r7}
 800de32:	b085      	sub	sp, #20
 800de34:	af00      	add	r7, sp, #0
 800de36:	6078      	str	r0, [r7, #4]
    BaseType_t xReturnValue = pdFALSE;
 800de38:	2300      	movs	r3, #0
 800de3a:	60fb      	str	r3, [r7, #12]
     */

    /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
    /* coverity[misra_c_2012_rule_11_4_violation] */
    if( ( xSocket != FREERTOS_INVALID_SOCKET ) && ( xSocket != NULL ) )
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de42:	d004      	beq.n	800de4e <xSocketValid+0x1e>
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d001      	beq.n	800de4e <xSocketValid+0x1e>
    {
        xReturnValue = pdTRUE;
 800de4a:	2301      	movs	r3, #1
 800de4c:	60fb      	str	r3, [r7, #12]
    }

    return xReturnValue;
 800de4e:	68fb      	ldr	r3, [r7, #12]
}
 800de50:	4618      	mov	r0, r3
 800de52:	3714      	adds	r7, #20
 800de54:	46bd      	mov	sp, r7
 800de56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de5a:	4770      	bx	lr

0800de5c <vTCPNetStat_TCPSocket>:
 * @brief A helper function of vTCPNetStat(), see below.
 *
 * @param[in] pxSocket The socket that needs logging.
 */
    static void vTCPNetStat_TCPSocket( const FreeRTOS_Socket_t * pxSocket )
    {
 800de5c:	b580      	push	{r7, lr}
 800de5e:	b098      	sub	sp, #96	@ 0x60
 800de60:	af02      	add	r7, sp, #8
 800de62:	6078      	str	r0, [r7, #4]
        char pcRemoteIp[ 40 ];
        int xIPWidth = 32;
 800de64:	2320      	movs	r3, #32
 800de66:	657b      	str	r3, [r7, #84]	@ 0x54

        #if ( ipconfigTCP_KEEP_ALIVE == 1 )
            TickType_t age = xTaskGetTickCount() - pxSocket->u.xTCP.xLastAliveTime;
 800de68:	f008 fb42 	bl	80164f0 <xTaskGetTickCount>
 800de6c:	4602      	mov	r2, r0
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de74:	1ad3      	subs	r3, r2, r3
 800de76:	653b      	str	r3, [r7, #80]	@ 0x50
        #else
            TickType_t age = 0U;
        #endif

        char ucChildText[ 16 ] = "";
 800de78:	f107 030c 	add.w	r3, r7, #12
 800de7c:	2200      	movs	r2, #0
 800de7e:	601a      	str	r2, [r3, #0]
 800de80:	605a      	str	r2, [r3, #4]
 800de82:	609a      	str	r2, [r3, #8]
 800de84:	60da      	str	r2, [r3, #12]

        if( pxSocket->u.xTCP.eTCPState == ( uint8_t ) eTCP_LISTEN )
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800de8c:	2b01      	cmp	r3, #1
 800de8e:	d131      	bne.n	800def4 <vTCPNetStat_TCPSocket+0x98>
        {
            /* Using function "snprintf". */
            const int32_t copied_len = snprintf( ucChildText, sizeof( ucChildText ), " %d/%d",
                                                 pxSocket->u.xTCP.usChildCount,
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
            const int32_t copied_len = snprintf( ucChildText, sizeof( ucChildText ), " %d/%d",
 800de96:	461a      	mov	r2, r3
                                                 pxSocket->u.xTCP.usBacklog );
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
            const int32_t copied_len = snprintf( ucChildText, sizeof( ucChildText ), " %d/%d",
 800de9e:	f107 000c 	add.w	r0, r7, #12
 800dea2:	9300      	str	r3, [sp, #0]
 800dea4:	4613      	mov	r3, r2
 800dea6:	4a21      	ldr	r2, [pc, #132]	@ (800df2c <vTCPNetStat_TCPSocket+0xd0>)
 800dea8:	2110      	movs	r1, #16
 800deaa:	f00a fc83 	bl	80187b4 <sniprintf>
 800deae:	64f8      	str	r0, [r7, #76]	@ 0x4c
            ( void ) copied_len;
            /* These should never evaluate to false since the buffers are both shorter than 5-6 characters (<=65535) */
            configASSERT( copied_len >= 0 );                                /* LCOV_EXCL_BR_LINE the 'taken' branch will never execute. See the above comment. */
 800deb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	da0d      	bge.n	800ded2 <vTCPNetStat_TCPSocket+0x76>
	__asm volatile
 800deb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800deba:	b672      	cpsid	i
 800debc:	f383 8811 	msr	BASEPRI, r3
 800dec0:	f3bf 8f6f 	isb	sy
 800dec4:	f3bf 8f4f 	dsb	sy
 800dec8:	b662      	cpsie	i
 800deca:	64bb      	str	r3, [r7, #72]	@ 0x48
}
 800decc:	bf00      	nop
 800dece:	bf00      	nop
 800ded0:	e7fd      	b.n	800dece <vTCPNetStat_TCPSocket+0x72>
            configASSERT( copied_len < ( int32_t ) sizeof( ucChildText ) ); /* LCOV_EXCL_BR_LINE the 'taken' branch will never execute. See the above comment. */
 800ded2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ded4:	2b0f      	cmp	r3, #15
 800ded6:	dd0d      	ble.n	800def4 <vTCPNetStat_TCPSocket+0x98>
	__asm volatile
 800ded8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dedc:	b672      	cpsid	i
 800dede:	f383 8811 	msr	BASEPRI, r3
 800dee2:	f3bf 8f6f 	isb	sy
 800dee6:	f3bf 8f4f 	dsb	sy
 800deea:	b662      	cpsie	i
 800deec:	647b      	str	r3, [r7, #68]	@ 0x44
}
 800deee:	bf00      	nop
 800def0:	bf00      	nop
 800def2:	e7fd      	b.n	800def0 <vTCPNetStat_TCPSocket+0x94>
        }

        if( age > 999999U )
 800def4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800def6:	4a0e      	ldr	r2, [pc, #56]	@ (800df30 <vTCPNetStat_TCPSocket+0xd4>)
 800def8:	4293      	cmp	r3, r2
 800defa:	d901      	bls.n	800df00 <vTCPNetStat_TCPSocket+0xa4>
        {
            age = 999999U;
 800defc:	4b0c      	ldr	r3, [pc, #48]	@ (800df30 <vTCPNetStat_TCPSocket+0xd4>)
 800defe:	653b      	str	r3, [r7, #80]	@ 0x50
        }

        switch( pxSocket->bits.bIsIPv6 ) /* LCOV_EXCL_BR_LINE Exclude this line because default case is not counted. */
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	7a1b      	ldrb	r3, [r3, #8]
 800df04:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800df08:	b2db      	uxtb	r3, r3
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d108      	bne.n	800df20 <vTCPNetStat_TCPSocket+0xc4>
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                case pdFALSE_UNSIGNED:
                    ( void ) snprintf( pcRemoteIp, sizeof( pcRemoteIp ), "%xip", ( unsigned ) pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4 );
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df12:	f107 001c 	add.w	r0, r7, #28
 800df16:	4a07      	ldr	r2, [pc, #28]	@ (800df34 <vTCPNetStat_TCPSocket+0xd8>)
 800df18:	2128      	movs	r1, #40	@ 0x28
 800df1a:	f00a fc4b 	bl	80187b4 <sniprintf>
                    break;
 800df1e:	e000      	b.n	800df22 <vTCPNetStat_TCPSocket+0xc6>
                    break;
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            default:
                /* MISRA 16.4 Compliance */
                break;
 800df20:	bf00      	nop
                           ( pxSocket->u.xTCP.txStream != NULL ) ? 1 : 0,
                           FreeRTOS_GetTCPStateName( pxSocket->u.xTCP.eTCPState ),
                           ( unsigned ) ( ( age > 999999U ) ? 999999U : age ), /* Format 'age' for printing */
                           pxSocket->u.xTCP.usTimeout,
                           ucChildText ) );
    }
 800df22:	bf00      	nop
 800df24:	3758      	adds	r7, #88	@ 0x58
 800df26:	46bd      	mov	sp, r7
 800df28:	bd80      	pop	{r7, pc}
 800df2a:	bf00      	nop
 800df2c:	08019c20 	.word	0x08019c20
 800df30:	000f423f 	.word	0x000f423f
 800df34:	08019c28 	.word	0x08019c28

0800df38 <vTCPNetStat>:

/**
 * @brief Print a summary of all sockets and their connections.
 */
    void vTCPNetStat( void )
    {
 800df38:	b580      	push	{r7, lr}
 800df3a:	b088      	sub	sp, #32
 800df3c:	af00      	add	r7, sp, #0
        /* Show a simple listing of all created sockets and their connections */
        const ListItem_t * pxIterator;
        BaseType_t count = 0;
 800df3e:	2300      	movs	r3, #0
 800df40:	61bb      	str	r3, [r7, #24]
        size_t uxMinimum = uxGetMinimumFreeNetworkBuffers();
 800df42:	f004 fd75 	bl	8012a30 <uxGetMinimumFreeNetworkBuffers>
 800df46:	6178      	str	r0, [r7, #20]
        size_t uxCurrent = uxGetNumberOfFreeNetworkBuffers();
 800df48:	f004 fd66 	bl	8012a18 <uxGetNumberOfFreeNetworkBuffers>
 800df4c:	6138      	str	r0, [r7, #16]

        if( !listLIST_IS_INITIALISED( &xBoundTCPSocketsList ) )
 800df4e:	4b17      	ldr	r3, [pc, #92]	@ (800dfac <vTCPNetStat+0x74>)
 800df50:	689b      	ldr	r3, [r3, #8]
 800df52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df56:	d125      	bne.n	800dfa4 <vTCPNetStat+0x6c>
        }
        else
        {
            /* Casting a "MiniListItem_t" to a "ListItem_t".
             * This is safe because only its address is being accessed, not its fields. */
            const ListItem_t * pxEndTCP = listGET_END_MARKER( &xBoundTCPSocketsList );
 800df58:	4b15      	ldr	r3, [pc, #84]	@ (800dfb0 <vTCPNetStat+0x78>)
 800df5a:	60fb      	str	r3, [r7, #12]
            const ListItem_t * pxEndUDP = listGET_END_MARKER( &xBoundUDPSocketsList );
 800df5c:	4b15      	ldr	r3, [pc, #84]	@ (800dfb4 <vTCPNetStat+0x7c>)
 800df5e:	60bb      	str	r3, [r7, #8]

            FreeRTOS_printf( ( "Prot Port IP-Remote       : Port  R/T Status       Alive  tmout Child\n" ) );

            for( pxIterator = listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800df60:	4b12      	ldr	r3, [pc, #72]	@ (800dfac <vTCPNetStat+0x74>)
 800df62:	68db      	ldr	r3, [r3, #12]
 800df64:	61fb      	str	r3, [r7, #28]
 800df66:	e00b      	b.n	800df80 <vTCPNetStat+0x48>
                 pxIterator != pxEndTCP;
                 pxIterator = listGET_NEXT( pxIterator ) )
            {
                const FreeRTOS_Socket_t * pxSocket = ( ( const FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800df68:	69fb      	ldr	r3, [r7, #28]
 800df6a:	68db      	ldr	r3, [r3, #12]
 800df6c:	607b      	str	r3, [r7, #4]
                vTCPNetStat_TCPSocket( pxSocket );
 800df6e:	6878      	ldr	r0, [r7, #4]
 800df70:	f7ff ff74 	bl	800de5c <vTCPNetStat_TCPSocket>
                count++;
 800df74:	69bb      	ldr	r3, [r7, #24]
 800df76:	3301      	adds	r3, #1
 800df78:	61bb      	str	r3, [r7, #24]
                 pxIterator = listGET_NEXT( pxIterator ) )
 800df7a:	69fb      	ldr	r3, [r7, #28]
 800df7c:	685b      	ldr	r3, [r3, #4]
 800df7e:	61fb      	str	r3, [r7, #28]
                 pxIterator != pxEndTCP;
 800df80:	69fa      	ldr	r2, [r7, #28]
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	429a      	cmp	r2, r3
 800df86:	d1ef      	bne.n	800df68 <vTCPNetStat+0x30>
            }

            for( pxIterator = listGET_HEAD_ENTRY( &xBoundUDPSocketsList );
 800df88:	4b0b      	ldr	r3, [pc, #44]	@ (800dfb8 <vTCPNetStat+0x80>)
 800df8a:	68db      	ldr	r3, [r3, #12]
 800df8c:	61fb      	str	r3, [r7, #28]
 800df8e:	e005      	b.n	800df9c <vTCPNetStat+0x64>
                 pxIterator = listGET_NEXT( pxIterator ) )
            {
                /* Local port on this machine */
                FreeRTOS_printf( ( "UDP Port %5u\n",
                                   FreeRTOS_ntohs( listGET_LIST_ITEM_VALUE( pxIterator ) ) ) );
                count++;
 800df90:	69bb      	ldr	r3, [r7, #24]
 800df92:	3301      	adds	r3, #1
 800df94:	61bb      	str	r3, [r7, #24]
                 pxIterator = listGET_NEXT( pxIterator ) )
 800df96:	69fb      	ldr	r3, [r7, #28]
 800df98:	685b      	ldr	r3, [r3, #4]
 800df9a:	61fb      	str	r3, [r7, #28]
                 pxIterator != pxEndUDP;
 800df9c:	69fa      	ldr	r2, [r7, #28]
 800df9e:	68bb      	ldr	r3, [r7, #8]
 800dfa0:	429a      	cmp	r2, r3
 800dfa2:	d1f5      	bne.n	800df90 <vTCPNetStat+0x58>
                               ( int ) count,
                               ( unsigned ) uxMinimum,
                               ( unsigned ) uxCurrent,
                               ( unsigned ) ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS ) );
        }
    }
 800dfa4:	bf00      	nop
 800dfa6:	3720      	adds	r7, #32
 800dfa8:	46bd      	mov	sp, r7
 800dfaa:	bd80      	pop	{r7, pc}
 800dfac:	200025f4 	.word	0x200025f4
 800dfb0:	200025fc 	.word	0x200025fc
 800dfb4:	200025e8 	.word	0x200025e8
 800dfb8:	200025e0 	.word	0x200025e0

0800dfbc <vSocketSelectTCP>:
 *
 * @param[in] pxSocket The socket which needs to be checked.
 * @return An event mask of events that are active for this socket.
 */
        static EventBits_t vSocketSelectTCP( FreeRTOS_Socket_t * pxSocket )
        {
 800dfbc:	b580      	push	{r7, lr}
 800dfbe:	b086      	sub	sp, #24
 800dfc0:	af00      	add	r7, sp, #0
 800dfc2:	6078      	str	r0, [r7, #4]
            /* Check if the TCP socket has already been accepted by
             * the owner.  If not, it is useless to return it from a
             * select(). */
            BaseType_t bAccepted = pdFALSE;
 800dfc4:	2300      	movs	r3, #0
 800dfc6:	617b      	str	r3, [r7, #20]
            EventBits_t xSocketBits = 0U;
 800dfc8:	2300      	movs	r3, #0
 800dfca:	613b      	str	r3, [r7, #16]

            if( pxSocket->u.xTCP.bits.bPassQueued == pdFALSE_UNSIGNED )
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800dfd2:	f003 0304 	and.w	r3, r3, #4
 800dfd6:	b2db      	uxtb	r3, r3
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d109      	bne.n	800dff0 <vSocketSelectTCP+0x34>
            {
                if( pxSocket->u.xTCP.bits.bPassAccept == pdFALSE_UNSIGNED )
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800dfe2:	f003 0302 	and.w	r3, r3, #2
 800dfe6:	b2db      	uxtb	r3, r3
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d101      	bne.n	800dff0 <vSocketSelectTCP+0x34>
                {
                    bAccepted = pdTRUE;
 800dfec:	2301      	movs	r3, #1
 800dfee:	617b      	str	r3, [r7, #20]
                }
            }

            /* Is the set owner interested in READ events? */
            if( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_READ ) != ( EventBits_t ) 0U )
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800dff4:	f003 0301 	and.w	r3, r3, #1
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d03a      	beq.n	800e072 <vSocketSelectTCP+0xb6>
            {
                if( pxSocket->u.xTCP.eTCPState == eTCP_LISTEN )
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e002:	2b01      	cmp	r3, #1
 800e004:	d113      	bne.n	800e02e <vSocketSelectTCP+0x72>
                {
                    if( ( pxSocket->u.xTCP.pxPeerSocket != NULL ) && ( pxSocket->u.xTCP.pxPeerSocket->u.xTCP.bits.bPassAccept != pdFALSE_UNSIGNED ) )
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d030      	beq.n	800e072 <vSocketSelectTCP+0xb6>
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e016:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800e01a:	f003 0302 	and.w	r3, r3, #2
 800e01e:	b2db      	uxtb	r3, r3
 800e020:	2b00      	cmp	r3, #0
 800e022:	d026      	beq.n	800e072 <vSocketSelectTCP+0xb6>
                    {
                        xSocketBits |= ( EventBits_t ) eSELECT_READ;
 800e024:	693b      	ldr	r3, [r7, #16]
 800e026:	f043 0301 	orr.w	r3, r3, #1
 800e02a:	613b      	str	r3, [r7, #16]
 800e02c:	e021      	b.n	800e072 <vSocketSelectTCP+0xb6>
                    }
                }
                else if( ( pxSocket->u.xTCP.bits.bReuseSocket != pdFALSE_UNSIGNED ) && ( pxSocket->u.xTCP.bits.bPassAccept != pdFALSE_UNSIGNED ) )
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800e034:	f003 0308 	and.w	r3, r3, #8
 800e038:	b2db      	uxtb	r3, r3
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	d00c      	beq.n	800e058 <vSocketSelectTCP+0x9c>
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800e044:	f003 0302 	and.w	r3, r3, #2
 800e048:	b2db      	uxtb	r3, r3
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d004      	beq.n	800e058 <vSocketSelectTCP+0x9c>
                {
                    /* This socket has the re-use flag. After connecting it turns into
                     * a connected socket. Set the READ event, so that accept() will be called. */
                    xSocketBits |= ( EventBits_t ) eSELECT_READ;
 800e04e:	693b      	ldr	r3, [r7, #16]
 800e050:	f043 0301 	orr.w	r3, r3, #1
 800e054:	613b      	str	r3, [r7, #16]
 800e056:	e00c      	b.n	800e072 <vSocketSelectTCP+0xb6>
                }
                else if( ( bAccepted != 0 ) && ( FreeRTOS_recvcount( pxSocket ) > 0 ) )
 800e058:	697b      	ldr	r3, [r7, #20]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d009      	beq.n	800e072 <vSocketSelectTCP+0xb6>
 800e05e:	6878      	ldr	r0, [r7, #4]
 800e060:	f7ff fec2 	bl	800dde8 <FreeRTOS_rx_size>
 800e064:	4603      	mov	r3, r0
 800e066:	2b00      	cmp	r3, #0
 800e068:	dd03      	ble.n	800e072 <vSocketSelectTCP+0xb6>
                {
                    xSocketBits |= ( EventBits_t ) eSELECT_READ;
 800e06a:	693b      	ldr	r3, [r7, #16]
 800e06c:	f043 0301 	orr.w	r3, r3, #1
 800e070:	613b      	str	r3, [r7, #16]
                    /* Nothing. */
                }
            }

            /* Is the set owner interested in EXCEPTION events? */
            if( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_EXCEPT ) != 0U )
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e076:	f003 0304 	and.w	r3, r3, #4
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d00d      	beq.n	800e09a <vSocketSelectTCP+0xde>
            {
                if( ( pxSocket->u.xTCP.eTCPState == eCLOSE_WAIT ) || ( pxSocket->u.xTCP.eTCPState == eCLOSED ) )
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e084:	2b08      	cmp	r3, #8
 800e086:	d004      	beq.n	800e092 <vSocketSelectTCP+0xd6>
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d103      	bne.n	800e09a <vSocketSelectTCP+0xde>
                {
                    xSocketBits |= ( EventBits_t ) eSELECT_EXCEPT;
 800e092:	693b      	ldr	r3, [r7, #16]
 800e094:	f043 0304 	orr.w	r3, r3, #4
 800e098:	613b      	str	r3, [r7, #16]
                }
            }

            /* Is the set owner interested in WRITE events? */
            if( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_WRITE ) != 0U )
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e09e:	f003 0302 	and.w	r3, r3, #2
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d034      	beq.n	800e110 <vSocketSelectTCP+0x154>
            {
                BaseType_t bMatch = pdFALSE;
 800e0a6:	2300      	movs	r3, #0
 800e0a8:	60fb      	str	r3, [r7, #12]

                if( bAccepted != 0 )
 800e0aa:	697b      	ldr	r3, [r7, #20]
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d007      	beq.n	800e0c0 <vSocketSelectTCP+0x104>
                {
                    if( FreeRTOS_tx_space( pxSocket ) > 0 )
 800e0b0:	6878      	ldr	r0, [r7, #4]
 800e0b2:	f7ff fe2b 	bl	800dd0c <FreeRTOS_tx_space>
 800e0b6:	4603      	mov	r3, r0
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	dd01      	ble.n	800e0c0 <vSocketSelectTCP+0x104>
                    {
                        bMatch = pdTRUE;
 800e0bc:	2301      	movs	r3, #1
 800e0be:	60fb      	str	r3, [r7, #12]
                    }
                }

                if( bMatch == pdFALSE )
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d11d      	bne.n	800e102 <vSocketSelectTCP+0x146>
                {
                    if( ( pxSocket->u.xTCP.bits.bConnPrepared != pdFALSE_UNSIGNED ) &&
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800e0cc:	f003 0308 	and.w	r3, r3, #8
 800e0d0:	b2db      	uxtb	r3, r3
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d015      	beq.n	800e102 <vSocketSelectTCP+0x146>
                        ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) &&
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
                    if( ( pxSocket->u.xTCP.bits.bConnPrepared != pdFALSE_UNSIGNED ) &&
 800e0dc:	2b04      	cmp	r3, #4
 800e0de:	d910      	bls.n	800e102 <vSocketSelectTCP+0x146>
                        ( pxSocket->u.xTCP.bits.bConnPassed == pdFALSE_UNSIGNED ) )
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800e0e6:	f003 0310 	and.w	r3, r3, #16
 800e0ea:	b2db      	uxtb	r3, r3
                        ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) &&
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d108      	bne.n	800e102 <vSocketSelectTCP+0x146>
                    {
                        pxSocket->u.xTCP.bits.bConnPassed = pdTRUE_UNSIGNED;
 800e0f0:	687a      	ldr	r2, [r7, #4]
 800e0f2:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800e0f6:	f043 0310 	orr.w	r3, r3, #16
 800e0fa:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
                        bMatch = pdTRUE;
 800e0fe:	2301      	movs	r3, #1
 800e100:	60fb      	str	r3, [r7, #12]
                    }
                }

                if( bMatch != pdFALSE )
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	2b00      	cmp	r3, #0
 800e106:	d003      	beq.n	800e110 <vSocketSelectTCP+0x154>
                {
                    xSocketBits |= ( EventBits_t ) eSELECT_WRITE;
 800e108:	693b      	ldr	r3, [r7, #16]
 800e10a:	f043 0302 	orr.w	r3, r3, #2
 800e10e:	613b      	str	r3, [r7, #16]
                }
            }

            return xSocketBits;
 800e110:	693b      	ldr	r3, [r7, #16]
        }
 800e112:	4618      	mov	r0, r3
 800e114:	3718      	adds	r7, #24
 800e116:	46bd      	mov	sp, r7
 800e118:	bd80      	pop	{r7, pc}
	...

0800e11c <vSocketSelect>:
 *        event has occurred.
 *
 * @param[in] pxSocketSet The socket-set which is to be waited on for change.
 */
    void vSocketSelect( const SocketSelect_t * pxSocketSet )
    {
 800e11c:	b580      	push	{r7, lr}
 800e11e:	b08c      	sub	sp, #48	@ 0x30
 800e120:	af00      	add	r7, sp, #0
 800e122:	6078      	str	r0, [r7, #4]
        BaseType_t xRound;
        EventBits_t xSocketBits, xBitsToClear;

        #if ipconfigUSE_TCP == 1
            BaseType_t xLastRound = 1;
 800e124:	2301      	movs	r3, #1
 800e126:	617b      	str	r3, [r7, #20]
        #else
            BaseType_t xLastRound = 0;
        #endif

        /* These flags will be switched on after checking the socket status. */
        EventBits_t xGroupBits = 0;
 800e128:	2300      	movs	r3, #0
 800e12a:	627b      	str	r3, [r7, #36]	@ 0x24

        for( xRound = 0; xRound <= xLastRound; xRound++ )
 800e12c:	2300      	movs	r3, #0
 800e12e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e130:	e047      	b.n	800e1c2 <vSocketSelect+0xa6>
        {
            const ListItem_t * pxIterator;
            const ListItem_t * pxEnd;
            const List_t * pxList;

            if( xRound == 0 )
 800e132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e134:	2b00      	cmp	r3, #0
 800e136:	d104      	bne.n	800e142 <vSocketSelect+0x26>
            {
                /* MISRA Ref 11.3.1 [Misaligned access] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                /* coverity[misra_c_2012_rule_11_3_violation] */
                pxEnd = ( ( const ListItem_t * ) &( xBoundUDPSocketsList.xListEnd ) );
 800e138:	4b36      	ldr	r3, [pc, #216]	@ (800e214 <vSocketSelect+0xf8>)
 800e13a:	61fb      	str	r3, [r7, #28]
                pxList = &xBoundUDPSocketsList;
 800e13c:	4b36      	ldr	r3, [pc, #216]	@ (800e218 <vSocketSelect+0xfc>)
 800e13e:	61bb      	str	r3, [r7, #24]
 800e140:	e003      	b.n	800e14a <vSocketSelect+0x2e>
                else
                {
                    /* MISRA Ref 11.3.1 [Misaligned access] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                    /* coverity[misra_c_2012_rule_11_3_violation] */
                    pxEnd = ( ( const ListItem_t * ) &( xBoundTCPSocketsList.xListEnd ) );
 800e142:	4b36      	ldr	r3, [pc, #216]	@ (800e21c <vSocketSelect+0x100>)
 800e144:	61fb      	str	r3, [r7, #28]
                    pxList = &xBoundTCPSocketsList;
 800e146:	4b36      	ldr	r3, [pc, #216]	@ (800e220 <vSocketSelect+0x104>)
 800e148:	61bb      	str	r3, [r7, #24]
                }
            #endif /* ipconfigUSE_TCP == 1 */

            for( pxIterator = listGET_HEAD_ENTRY( pxList );
 800e14a:	69bb      	ldr	r3, [r7, #24]
 800e14c:	68db      	ldr	r3, [r3, #12]
 800e14e:	623b      	str	r3, [r7, #32]
 800e150:	e030      	b.n	800e1b4 <vSocketSelect+0x98>
                 pxIterator != pxEnd;
                 pxIterator = listGET_NEXT( pxIterator ) )
            {
                FreeRTOS_Socket_t * pxSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800e152:	6a3b      	ldr	r3, [r7, #32]
 800e154:	68db      	ldr	r3, [r3, #12]
 800e156:	60fb      	str	r3, [r7, #12]

                if( pxSocket->pxSocketSet != pxSocketSet )
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e15c:	687a      	ldr	r2, [r7, #4]
 800e15e:	429a      	cmp	r2, r3
 800e160:	d124      	bne.n	800e1ac <vSocketSelect+0x90>
                {
                    /* Socket does not belong to this select group. */
                    continue;
                }

                xSocketBits = 0;
 800e162:	2300      	movs	r3, #0
 800e164:	62bb      	str	r3, [r7, #40]	@ 0x28

                #if ( ipconfigUSE_TCP == 1 )
                    if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800e16c:	2b06      	cmp	r3, #6
 800e16e:	d107      	bne.n	800e180 <vSocketSelect+0x64>
                    {
                        xSocketBits |= vSocketSelectTCP( pxSocket );
 800e170:	68f8      	ldr	r0, [r7, #12]
 800e172:	f7ff ff23 	bl	800dfbc <vSocketSelectTCP>
 800e176:	4602      	mov	r2, r0
 800e178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e17a:	4313      	orrs	r3, r2
 800e17c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e17e:	e00d      	b.n	800e19c <vSocketSelect+0x80>
                    }
                    else
                #endif /* ipconfigUSE_TCP == 1 */
                {
                    /* Select events for UDP are simpler. */
                    if( ( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_READ ) != 0U ) &&
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e184:	f003 0301 	and.w	r3, r3, #1
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d007      	beq.n	800e19c <vSocketSelect+0x80>
                        ( listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) > 0U ) )
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
                    if( ( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_READ ) != 0U ) &&
 800e190:	2b00      	cmp	r3, #0
 800e192:	d003      	beq.n	800e19c <vSocketSelect+0x80>
                    {
                        xSocketBits |= ( EventBits_t ) eSELECT_READ;
 800e194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e196:	f043 0301 	orr.w	r3, r3, #1
 800e19a:	62bb      	str	r3, [r7, #40]	@ 0x28
                    /* The WRITE and EXCEPT bits are not used for UDP */
                } /* if( pxSocket->ucProtocol == FREERTOS_IPPROTO_TCP ) */

                /* Each socket keeps its own event flags, which are looked-up
                 * by FreeRTOS_FD_ISSSET() */
                pxSocket->xSocketBits = xSocketBits;
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e1a0:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* The ORed value will be used to set the bits in the event
                 * group. */
                xGroupBits |= xSocketBits;
 800e1a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e1a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1a6:	4313      	orrs	r3, r2
 800e1a8:	627b      	str	r3, [r7, #36]	@ 0x24
 800e1aa:	e000      	b.n	800e1ae <vSocketSelect+0x92>
                    continue;
 800e1ac:	bf00      	nop
                 pxIterator = listGET_NEXT( pxIterator ) )
 800e1ae:	6a3b      	ldr	r3, [r7, #32]
 800e1b0:	685b      	ldr	r3, [r3, #4]
 800e1b2:	623b      	str	r3, [r7, #32]
                 pxIterator != pxEnd;
 800e1b4:	6a3a      	ldr	r2, [r7, #32]
 800e1b6:	69fb      	ldr	r3, [r7, #28]
 800e1b8:	429a      	cmp	r2, r3
 800e1ba:	d1ca      	bne.n	800e152 <vSocketSelect+0x36>
        for( xRound = 0; xRound <= xLastRound; xRound++ )
 800e1bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1be:	3301      	adds	r3, #1
 800e1c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e1c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e1c4:	697b      	ldr	r3, [r7, #20]
 800e1c6:	429a      	cmp	r2, r3
 800e1c8:	ddb3      	ble.n	800e132 <vSocketSelect+0x16>
            } /* for( pxIterator ... ) */
        }     /* for( xRound = 0; xRound <= xLastRound; xRound++ ) */

        xBitsToClear = xEventGroupGetBits( pxSocketSet->xSelectGroup );
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	2100      	movs	r1, #0
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	f006 fd3d 	bl	8014c50 <xEventGroupClearBits>
 800e1d6:	6138      	str	r0, [r7, #16]

        /* Now set the necessary bits. */
        xBitsToClear = ( xBitsToClear & ~xGroupBits ) & ( ( EventBits_t ) eSELECT_ALL );
 800e1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1da:	43da      	mvns	r2, r3
 800e1dc:	693b      	ldr	r3, [r7, #16]
 800e1de:	4013      	ands	r3, r2
 800e1e0:	f003 030f 	and.w	r3, r3, #15
 800e1e4:	613b      	str	r3, [r7, #16]
             * and cleared in FreeRTOS_select(). */
            xBitsToClear &= ~( ( EventBits_t ) eSELECT_INTR );
        }
        #endif /* ipconfigSUPPORT_SIGNALS */

        if( xBitsToClear != 0U )
 800e1e6:	693b      	ldr	r3, [r7, #16]
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d005      	beq.n	800e1f8 <vSocketSelect+0xdc>
        {
            ( void ) xEventGroupClearBits( pxSocketSet->xSelectGroup, xBitsToClear );
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	6939      	ldr	r1, [r7, #16]
 800e1f2:	4618      	mov	r0, r3
 800e1f4:	f006 fd2c 	bl	8014c50 <xEventGroupClearBits>
        }

        /* Now include eSELECT_CALL_IP to wakeup the caller. */
        ( void ) xEventGroupSetBits( pxSocketSet->xSelectGroup, xGroupBits | ( EventBits_t ) eSELECT_CALL_IP );
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	681a      	ldr	r2, [r3, #0]
 800e1fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1fe:	f043 0310 	orr.w	r3, r3, #16
 800e202:	4619      	mov	r1, r3
 800e204:	4610      	mov	r0, r2
 800e206:	f006 fd60 	bl	8014cca <xEventGroupSetBits>
    }
 800e20a:	bf00      	nop
 800e20c:	3730      	adds	r7, #48	@ 0x30
 800e20e:	46bd      	mov	sp, r7
 800e210:	bd80      	pop	{r7, pc}
 800e212:	bf00      	nop
 800e214:	200025e8 	.word	0x200025e8
 800e218:	200025e0 	.word	0x200025e0
 800e21c:	200025fc 	.word	0x200025fc
 800e220:	200025f4 	.word	0x200025f4

0800e224 <uxStreamBufferSpace>:
 *         minus 1.
 */
size_t uxStreamBufferSpace( const StreamBuffer_t * const pxBuffer,
                            size_t uxLower,
                            size_t uxUpper )
{
 800e224:	b480      	push	{r7}
 800e226:	b087      	sub	sp, #28
 800e228:	af00      	add	r7, sp, #0
 800e22a:	60f8      	str	r0, [r7, #12]
 800e22c:	60b9      	str	r1, [r7, #8]
 800e22e:	607a      	str	r2, [r7, #4]
    const size_t uxLength = pxBuffer->LENGTH;
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	691b      	ldr	r3, [r3, #16]
 800e234:	613b      	str	r3, [r7, #16]
    size_t uxCount = uxLength + uxUpper - uxLower - 1U;
 800e236:	693a      	ldr	r2, [r7, #16]
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	441a      	add	r2, r3
 800e23c:	68bb      	ldr	r3, [r7, #8]
 800e23e:	1ad3      	subs	r3, r2, r3
 800e240:	3b01      	subs	r3, #1
 800e242:	617b      	str	r3, [r7, #20]

    if( uxCount >= uxLength )
 800e244:	697a      	ldr	r2, [r7, #20]
 800e246:	693b      	ldr	r3, [r7, #16]
 800e248:	429a      	cmp	r2, r3
 800e24a:	d303      	bcc.n	800e254 <uxStreamBufferSpace+0x30>
    {
        uxCount -= uxLength;
 800e24c:	697a      	ldr	r2, [r7, #20]
 800e24e:	693b      	ldr	r3, [r7, #16]
 800e250:	1ad3      	subs	r3, r2, r3
 800e252:	617b      	str	r3, [r7, #20]
    }

    return uxCount;
 800e254:	697b      	ldr	r3, [r7, #20]
}
 800e256:	4618      	mov	r0, r3
 800e258:	371c      	adds	r7, #28
 800e25a:	46bd      	mov	sp, r7
 800e25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e260:	4770      	bx	lr

0800e262 <uxStreamBufferDistance>:
 * @return The distance between uxLower and uxUpper.
 */
size_t uxStreamBufferDistance( const StreamBuffer_t * const pxBuffer,
                               size_t uxLower,
                               size_t uxUpper )
{
 800e262:	b480      	push	{r7}
 800e264:	b087      	sub	sp, #28
 800e266:	af00      	add	r7, sp, #0
 800e268:	60f8      	str	r0, [r7, #12]
 800e26a:	60b9      	str	r1, [r7, #8]
 800e26c:	607a      	str	r2, [r7, #4]
    const size_t uxLength = pxBuffer->LENGTH;
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	691b      	ldr	r3, [r3, #16]
 800e272:	613b      	str	r3, [r7, #16]
    size_t uxCount = uxLength + uxUpper - uxLower;
 800e274:	693a      	ldr	r2, [r7, #16]
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	441a      	add	r2, r3
 800e27a:	68bb      	ldr	r3, [r7, #8]
 800e27c:	1ad3      	subs	r3, r2, r3
 800e27e:	617b      	str	r3, [r7, #20]

    if( uxCount >= uxLength )
 800e280:	697a      	ldr	r2, [r7, #20]
 800e282:	693b      	ldr	r3, [r7, #16]
 800e284:	429a      	cmp	r2, r3
 800e286:	d303      	bcc.n	800e290 <uxStreamBufferDistance+0x2e>
    {
        uxCount -= uxLength;
 800e288:	697a      	ldr	r2, [r7, #20]
 800e28a:	693b      	ldr	r3, [r7, #16]
 800e28c:	1ad3      	subs	r3, r2, r3
 800e28e:	617b      	str	r3, [r7, #20]
    }

    return uxCount;
 800e290:	697b      	ldr	r3, [r7, #20]
}
 800e292:	4618      	mov	r0, r3
 800e294:	371c      	adds	r7, #28
 800e296:	46bd      	mov	sp, r7
 800e298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e29c:	4770      	bx	lr

0800e29e <uxStreamBufferGetSpace>:
 * @param[in] pxBuffer The circular stream buffer.
 * @return The number of items which can still be added to uxHead
 *         before hitting on uxTail
 */
size_t uxStreamBufferGetSpace( const StreamBuffer_t * const pxBuffer )
{
 800e29e:	b580      	push	{r7, lr}
 800e2a0:	b082      	sub	sp, #8
 800e2a2:	af00      	add	r7, sp, #0
 800e2a4:	6078      	str	r0, [r7, #4]
    return uxStreamBufferSpace( pxBuffer, pxBuffer->uxHead, pxBuffer->uxTail );
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	6899      	ldr	r1, [r3, #8]
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	461a      	mov	r2, r3
 800e2b0:	6878      	ldr	r0, [r7, #4]
 800e2b2:	f7ff ffb7 	bl	800e224 <uxStreamBufferSpace>
 800e2b6:	4603      	mov	r3, r0
}
 800e2b8:	4618      	mov	r0, r3
 800e2ba:	3708      	adds	r7, #8
 800e2bc:	46bd      	mov	sp, r7
 800e2be:	bd80      	pop	{r7, pc}

0800e2c0 <uxStreamBufferFrontSpace>:
 * @param[in] pxBuffer The circular stream buffer.
 * @return Distance between uxFront and uxTail or the number of items
 *         which can still be added to uxFront, before hitting on uxTail.
 */
size_t uxStreamBufferFrontSpace( const StreamBuffer_t * const pxBuffer )
{
 800e2c0:	b580      	push	{r7, lr}
 800e2c2:	b082      	sub	sp, #8
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	6078      	str	r0, [r7, #4]
    return uxStreamBufferSpace( pxBuffer, pxBuffer->uxFront, pxBuffer->uxTail );
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	68d9      	ldr	r1, [r3, #12]
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	461a      	mov	r2, r3
 800e2d2:	6878      	ldr	r0, [r7, #4]
 800e2d4:	f7ff ffa6 	bl	800e224 <uxStreamBufferSpace>
 800e2d8:	4603      	mov	r3, r0
}
 800e2da:	4618      	mov	r0, r3
 800e2dc:	3708      	adds	r7, #8
 800e2de:	46bd      	mov	sp, r7
 800e2e0:	bd80      	pop	{r7, pc}

0800e2e2 <uxStreamBufferGetSize>:
 * @param[in] pxBuffer The circular stream buffer.
 * @return The number of items which can be read from the tail before
 *        reaching the head.
 */
size_t uxStreamBufferGetSize( const StreamBuffer_t * const pxBuffer )
{
 800e2e2:	b580      	push	{r7, lr}
 800e2e4:	b082      	sub	sp, #8
 800e2e6:	af00      	add	r7, sp, #0
 800e2e8:	6078      	str	r0, [r7, #4]
    return uxStreamBufferDistance( pxBuffer, pxBuffer->uxTail, pxBuffer->uxHead );
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	6819      	ldr	r1, [r3, #0]
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	689b      	ldr	r3, [r3, #8]
 800e2f2:	461a      	mov	r2, r3
 800e2f4:	6878      	ldr	r0, [r7, #4]
 800e2f6:	f7ff ffb4 	bl	800e262 <uxStreamBufferDistance>
 800e2fa:	4603      	mov	r3, r0
}
 800e2fc:	4618      	mov	r0, r3
 800e2fe:	3708      	adds	r7, #8
 800e300:	46bd      	mov	sp, r7
 800e302:	bd80      	pop	{r7, pc}

0800e304 <uxStreamBufferMidSpace>:
 *        buffer.
 * @param[in] pxBuffer The circular stream buffer.
 * @return The space between the mid pointer and the head.
 */
size_t uxStreamBufferMidSpace( const StreamBuffer_t * const pxBuffer )
{
 800e304:	b580      	push	{r7, lr}
 800e306:	b082      	sub	sp, #8
 800e308:	af00      	add	r7, sp, #0
 800e30a:	6078      	str	r0, [r7, #4]
    return uxStreamBufferDistance( pxBuffer, pxBuffer->uxMid, pxBuffer->uxHead );
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	6859      	ldr	r1, [r3, #4]
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	689b      	ldr	r3, [r3, #8]
 800e314:	461a      	mov	r2, r3
 800e316:	6878      	ldr	r0, [r7, #4]
 800e318:	f7ff ffa3 	bl	800e262 <uxStreamBufferDistance>
 800e31c:	4603      	mov	r3, r0
}
 800e31e:	4618      	mov	r0, r3
 800e320:	3708      	adds	r7, #8
 800e322:	46bd      	mov	sp, r7
 800e324:	bd80      	pop	{r7, pc}

0800e326 <vStreamBufferClear>:
/**
 * @brief Clear the stream buffer.
 * @param[in] pxBuffer The circular stream buffer.
 */
void vStreamBufferClear( StreamBuffer_t * const pxBuffer )
{
 800e326:	b480      	push	{r7}
 800e328:	b083      	sub	sp, #12
 800e32a:	af00      	add	r7, sp, #0
 800e32c:	6078      	str	r0, [r7, #4]
    /* Make the circular buffer empty */
    pxBuffer->uxHead = 0U;
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	2200      	movs	r2, #0
 800e332:	609a      	str	r2, [r3, #8]
    pxBuffer->uxTail = 0U;
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	2200      	movs	r2, #0
 800e338:	601a      	str	r2, [r3, #0]
    pxBuffer->uxFront = 0U;
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	2200      	movs	r2, #0
 800e33e:	60da      	str	r2, [r3, #12]
    pxBuffer->uxMid = 0U;
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	2200      	movs	r2, #0
 800e344:	605a      	str	r2, [r3, #4]
}
 800e346:	bf00      	nop
 800e348:	370c      	adds	r7, #12
 800e34a:	46bd      	mov	sp, r7
 800e34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e350:	4770      	bx	lr

0800e352 <vStreamBufferMoveMid>:
 * @param[in] pxBuffer The circular stream buffer.
 * @param[in] uxCount The byte count by which the mid pointer is to be moved.
 */
void vStreamBufferMoveMid( StreamBuffer_t * const pxBuffer,
                           const size_t uxCount )
{
 800e352:	b580      	push	{r7, lr}
 800e354:	b086      	sub	sp, #24
 800e356:	af00      	add	r7, sp, #0
 800e358:	6078      	str	r0, [r7, #4]
 800e35a:	6039      	str	r1, [r7, #0]
    /* Increment uxMid, but no further than uxHead */
    const size_t uxLength = pxBuffer->LENGTH;
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	691b      	ldr	r3, [r3, #16]
 800e360:	60fb      	str	r3, [r7, #12]
    const size_t uxSize = uxStreamBufferMidSpace( pxBuffer );
 800e362:	6878      	ldr	r0, [r7, #4]
 800e364:	f7ff ffce 	bl	800e304 <uxStreamBufferMidSpace>
 800e368:	60b8      	str	r0, [r7, #8]
    size_t uxMid = pxBuffer->uxMid;
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	685b      	ldr	r3, [r3, #4]
 800e36e:	617b      	str	r3, [r7, #20]
    size_t uxMoveCount = uxCount;
 800e370:	683b      	ldr	r3, [r7, #0]
 800e372:	613b      	str	r3, [r7, #16]

    if( uxMoveCount > uxSize )
 800e374:	693a      	ldr	r2, [r7, #16]
 800e376:	68bb      	ldr	r3, [r7, #8]
 800e378:	429a      	cmp	r2, r3
 800e37a:	d901      	bls.n	800e380 <vStreamBufferMoveMid+0x2e>
    {
        uxMoveCount = uxSize;
 800e37c:	68bb      	ldr	r3, [r7, #8]
 800e37e:	613b      	str	r3, [r7, #16]
    }

    uxMid += uxMoveCount;
 800e380:	697a      	ldr	r2, [r7, #20]
 800e382:	693b      	ldr	r3, [r7, #16]
 800e384:	4413      	add	r3, r2
 800e386:	617b      	str	r3, [r7, #20]

    if( uxMid >= uxLength )
 800e388:	697a      	ldr	r2, [r7, #20]
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	429a      	cmp	r2, r3
 800e38e:	d303      	bcc.n	800e398 <vStreamBufferMoveMid+0x46>
    {
        uxMid -= uxLength;
 800e390:	697a      	ldr	r2, [r7, #20]
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	1ad3      	subs	r3, r2, r3
 800e396:	617b      	str	r3, [r7, #20]
    }

    pxBuffer->uxMid = uxMid;
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	697a      	ldr	r2, [r7, #20]
 800e39c:	605a      	str	r2, [r3, #4]
}
 800e39e:	bf00      	nop
 800e3a0:	3718      	adds	r7, #24
 800e3a2:	46bd      	mov	sp, r7
 800e3a4:	bd80      	pop	{r7, pc}

0800e3a6 <xStreamBufferLessThenEqual>:
 * @return pdTRUE if uxLeft <= uxRight, else pdFALSE.
 */
BaseType_t xStreamBufferLessThenEqual( const StreamBuffer_t * const pxBuffer,
                                       size_t uxLeft,
                                       size_t uxRight )
{
 800e3a6:	b480      	push	{r7}
 800e3a8:	b087      	sub	sp, #28
 800e3aa:	af00      	add	r7, sp, #0
 800e3ac:	60f8      	str	r0, [r7, #12]
 800e3ae:	60b9      	str	r1, [r7, #8]
 800e3b0:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800e3b2:	2300      	movs	r3, #0
 800e3b4:	617b      	str	r3, [r7, #20]
    const size_t uxTail = pxBuffer->uxTail;
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	613b      	str	r3, [r7, #16]

    if( ( uxLeft - uxTail ) <= ( uxRight - uxTail ) )
 800e3bc:	68ba      	ldr	r2, [r7, #8]
 800e3be:	693b      	ldr	r3, [r7, #16]
 800e3c0:	1ad2      	subs	r2, r2, r3
 800e3c2:	6879      	ldr	r1, [r7, #4]
 800e3c4:	693b      	ldr	r3, [r7, #16]
 800e3c6:	1acb      	subs	r3, r1, r3
 800e3c8:	429a      	cmp	r2, r3
 800e3ca:	d801      	bhi.n	800e3d0 <xStreamBufferLessThenEqual+0x2a>
    {
        xReturn = pdTRUE;
 800e3cc:	2301      	movs	r3, #1
 800e3ce:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800e3d0:	697b      	ldr	r3, [r7, #20]
}
 800e3d2:	4618      	mov	r0, r3
 800e3d4:	371c      	adds	r7, #28
 800e3d6:	46bd      	mov	sp, r7
 800e3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3dc:	4770      	bx	lr

0800e3de <uxStreamBufferGetPtr>:
 *         actual number of available bytes since this is a circular buffer and tail
 *         can loop back to the start of the buffer).
 */
size_t uxStreamBufferGetPtr( StreamBuffer_t * const pxBuffer,
                             uint8_t ** const ppucData )
{
 800e3de:	b580      	push	{r7, lr}
 800e3e0:	b084      	sub	sp, #16
 800e3e2:	af00      	add	r7, sp, #0
 800e3e4:	6078      	str	r0, [r7, #4]
 800e3e6:	6039      	str	r1, [r7, #0]
    const size_t uxNextTail = pxBuffer->uxTail;
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	60fb      	str	r3, [r7, #12]
    const size_t uxSize = uxStreamBufferGetSize( pxBuffer );
 800e3ee:	6878      	ldr	r0, [r7, #4]
 800e3f0:	f7ff ff77 	bl	800e2e2 <uxStreamBufferGetSize>
 800e3f4:	60b8      	str	r0, [r7, #8]

    /* MISRA Ref 18.4.1 [Usage of +, -, += and -= operators on expression of pointer type]. */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-184. */
    /* coverity[misra_c_2012_rule_18_4_violation] */
    *ppucData = pxBuffer->ucArray + uxNextTail;
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	f103 0214 	add.w	r2, r3, #20
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	441a      	add	r2, r3
 800e400:	683b      	ldr	r3, [r7, #0]
 800e402:	601a      	str	r2, [r3, #0]

    return FreeRTOS_min_size_t( uxSize, pxBuffer->LENGTH - uxNextTail );
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	691a      	ldr	r2, [r3, #16]
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	1ad3      	subs	r3, r2, r3
 800e40c:	4619      	mov	r1, r3
 800e40e:	68b8      	ldr	r0, [r7, #8]
 800e410:	f7fd fa00 	bl	800b814 <FreeRTOS_min_size_t>
 800e414:	4603      	mov	r3, r0
}
 800e416:	4618      	mov	r0, r3
 800e418:	3710      	adds	r7, #16
 800e41a:	46bd      	mov	sp, r7
 800e41c:	bd80      	pop	{r7, pc}

0800e41e <uxStreamBufferAdd>:
 */
size_t uxStreamBufferAdd( StreamBuffer_t * const pxBuffer,
                          size_t uxOffset,
                          const uint8_t * const pucData,
                          size_t uxByteCount )
{
 800e41e:	b580      	push	{r7, lr}
 800e420:	b08a      	sub	sp, #40	@ 0x28
 800e422:	af00      	add	r7, sp, #0
 800e424:	60f8      	str	r0, [r7, #12]
 800e426:	60b9      	str	r1, [r7, #8]
 800e428:	607a      	str	r2, [r7, #4]
 800e42a:	603b      	str	r3, [r7, #0]
    size_t uxCount;
    size_t uxSpace = uxStreamBufferGetSpace( pxBuffer );
 800e42c:	68f8      	ldr	r0, [r7, #12]
 800e42e:	f7ff ff36 	bl	800e29e <uxStreamBufferGetSpace>
 800e432:	6278      	str	r0, [r7, #36]	@ 0x24

    /* If uxOffset > 0, items can be placed in front of uxHead */
    if( uxSpace > uxOffset )
 800e434:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e436:	68bb      	ldr	r3, [r7, #8]
 800e438:	429a      	cmp	r2, r3
 800e43a:	d904      	bls.n	800e446 <uxStreamBufferAdd+0x28>
    {
        uxSpace -= uxOffset;
 800e43c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e43e:	68bb      	ldr	r3, [r7, #8]
 800e440:	1ad3      	subs	r3, r2, r3
 800e442:	627b      	str	r3, [r7, #36]	@ 0x24
 800e444:	e001      	b.n	800e44a <uxStreamBufferAdd+0x2c>
    }
    else
    {
        uxSpace = 0U;
 800e446:	2300      	movs	r3, #0
 800e448:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* The number of bytes that can be written is the minimum of the number of
     * bytes requested and the number available. */
    uxCount = FreeRTOS_min_size_t( uxSpace, uxByteCount );
 800e44a:	6839      	ldr	r1, [r7, #0]
 800e44c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e44e:	f7fd f9e1 	bl	800b814 <FreeRTOS_min_size_t>
 800e452:	61f8      	str	r0, [r7, #28]

    if( uxCount != 0U )
 800e454:	69fb      	ldr	r3, [r7, #28]
 800e456:	2b00      	cmp	r3, #0
 800e458:	d05c      	beq.n	800e514 <uxStreamBufferAdd+0xf6>
    {
        const size_t uxLength = pxBuffer->LENGTH;
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	691b      	ldr	r3, [r3, #16]
 800e45e:	61bb      	str	r3, [r7, #24]
        size_t uxNextHead = pxBuffer->uxHead;
 800e460:	68fb      	ldr	r3, [r7, #12]
 800e462:	689b      	ldr	r3, [r3, #8]
 800e464:	623b      	str	r3, [r7, #32]

        if( uxOffset != 0U )
 800e466:	68bb      	ldr	r3, [r7, #8]
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d00b      	beq.n	800e484 <uxStreamBufferAdd+0x66>
        {
            /* ( uxOffset > 0 ) means: write in front if the uxHead marker */
            uxNextHead += uxOffset;
 800e46c:	6a3a      	ldr	r2, [r7, #32]
 800e46e:	68bb      	ldr	r3, [r7, #8]
 800e470:	4413      	add	r3, r2
 800e472:	623b      	str	r3, [r7, #32]

            if( uxNextHead >= uxLength )
 800e474:	6a3a      	ldr	r2, [r7, #32]
 800e476:	69bb      	ldr	r3, [r7, #24]
 800e478:	429a      	cmp	r2, r3
 800e47a:	d303      	bcc.n	800e484 <uxStreamBufferAdd+0x66>
            {
                uxNextHead -= uxLength;
 800e47c:	6a3a      	ldr	r2, [r7, #32]
 800e47e:	69bb      	ldr	r3, [r7, #24]
 800e480:	1ad3      	subs	r3, r2, r3
 800e482:	623b      	str	r3, [r7, #32]
            }
        }

        if( pucData != NULL )
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	2b00      	cmp	r3, #0
 800e488:	d021      	beq.n	800e4ce <uxStreamBufferAdd+0xb0>
        {
            /* Calculate the number of bytes that can be added in the first
            * write - which may be less than the total number of bytes that need
            * to be added if the buffer will wrap back to the beginning. */
            const size_t uxFirst = FreeRTOS_min_size_t( uxLength - uxNextHead, uxCount );
 800e48a:	69ba      	ldr	r2, [r7, #24]
 800e48c:	6a3b      	ldr	r3, [r7, #32]
 800e48e:	1ad3      	subs	r3, r2, r3
 800e490:	69f9      	ldr	r1, [r7, #28]
 800e492:	4618      	mov	r0, r3
 800e494:	f7fd f9be 	bl	800b814 <FreeRTOS_min_size_t>
 800e498:	6178      	str	r0, [r7, #20]

            /* Write as many bytes as can be written in the first write. */
            ( void ) pvPortMemCpyStreamBuffer( &( pxBuffer->ucArray[ uxNextHead ] ), pucData, uxFirst );
 800e49a:	6a3b      	ldr	r3, [r7, #32]
 800e49c:	3310      	adds	r3, #16
 800e49e:	68fa      	ldr	r2, [r7, #12]
 800e4a0:	4413      	add	r3, r2
 800e4a2:	3304      	adds	r3, #4
 800e4a4:	697a      	ldr	r2, [r7, #20]
 800e4a6:	6879      	ldr	r1, [r7, #4]
 800e4a8:	4618      	mov	r0, r3
 800e4aa:	f00a fb96 	bl	8018bda <memcpy>

            /* If the number of bytes written was less than the number that
             * could be written in the first write... */
            if( uxCount > uxFirst )
 800e4ae:	69fa      	ldr	r2, [r7, #28]
 800e4b0:	697b      	ldr	r3, [r7, #20]
 800e4b2:	429a      	cmp	r2, r3
 800e4b4:	d90b      	bls.n	800e4ce <uxStreamBufferAdd+0xb0>
            {
                /* ...then write the remaining bytes to the start of the
                 * buffer. */
                ( void ) pvPortMemCpyStreamBuffer( pxBuffer->ucArray, &( pucData[ uxFirst ] ), uxCount - uxFirst );
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	f103 0014 	add.w	r0, r3, #20
 800e4bc:	687a      	ldr	r2, [r7, #4]
 800e4be:	697b      	ldr	r3, [r7, #20]
 800e4c0:	18d1      	adds	r1, r2, r3
 800e4c2:	69fa      	ldr	r2, [r7, #28]
 800e4c4:	697b      	ldr	r3, [r7, #20]
 800e4c6:	1ad3      	subs	r3, r2, r3
 800e4c8:	461a      	mov	r2, r3
 800e4ca:	f00a fb86 	bl	8018bda <memcpy>
            }
        }

        /* The below update to the stream buffer members must happen
         * atomically. */
        taskENTER_CRITICAL();
 800e4ce:	f009 fcdd 	bl	8017e8c <vPortEnterCritical>
        {
            if( uxOffset == 0U )
 800e4d2:	68bb      	ldr	r3, [r7, #8]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d10e      	bne.n	800e4f6 <uxStreamBufferAdd+0xd8>
            {
                /* ( uxOffset == 0 ) means: write at uxHead position */
                uxNextHead += uxCount;
 800e4d8:	6a3a      	ldr	r2, [r7, #32]
 800e4da:	69fb      	ldr	r3, [r7, #28]
 800e4dc:	4413      	add	r3, r2
 800e4de:	623b      	str	r3, [r7, #32]

                if( uxNextHead >= uxLength )
 800e4e0:	6a3a      	ldr	r2, [r7, #32]
 800e4e2:	69bb      	ldr	r3, [r7, #24]
 800e4e4:	429a      	cmp	r2, r3
 800e4e6:	d303      	bcc.n	800e4f0 <uxStreamBufferAdd+0xd2>
                {
                    uxNextHead -= uxLength;
 800e4e8:	6a3a      	ldr	r2, [r7, #32]
 800e4ea:	69bb      	ldr	r3, [r7, #24]
 800e4ec:	1ad3      	subs	r3, r2, r3
 800e4ee:	623b      	str	r3, [r7, #32]
                }

                pxBuffer->uxHead = uxNextHead;
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	6a3a      	ldr	r2, [r7, #32]
 800e4f4:	609a      	str	r2, [r3, #8]
            }

            if( xStreamBufferLessThenEqual( pxBuffer, pxBuffer->uxFront, uxNextHead ) != pdFALSE )
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	68db      	ldr	r3, [r3, #12]
 800e4fa:	6a3a      	ldr	r2, [r7, #32]
 800e4fc:	4619      	mov	r1, r3
 800e4fe:	68f8      	ldr	r0, [r7, #12]
 800e500:	f7ff ff51 	bl	800e3a6 <xStreamBufferLessThenEqual>
 800e504:	4603      	mov	r3, r0
 800e506:	2b00      	cmp	r3, #0
 800e508:	d002      	beq.n	800e510 <uxStreamBufferAdd+0xf2>
            {
                /* Advance the front pointer */
                pxBuffer->uxFront = uxNextHead;
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	6a3a      	ldr	r2, [r7, #32]
 800e50e:	60da      	str	r2, [r3, #12]
            }
        }
        taskEXIT_CRITICAL();
 800e510:	f009 fcf2 	bl	8017ef8 <vPortExitCritical>
    }

    return uxCount;
 800e514:	69fb      	ldr	r3, [r7, #28]
}
 800e516:	4618      	mov	r0, r3
 800e518:	3728      	adds	r7, #40	@ 0x28
 800e51a:	46bd      	mov	sp, r7
 800e51c:	bd80      	pop	{r7, pc}

0800e51e <uxStreamBufferGet>:
size_t uxStreamBufferGet( StreamBuffer_t * const pxBuffer,
                          size_t uxOffset,
                          uint8_t * const pucData,
                          size_t uxMaxCount,
                          BaseType_t xPeek )
{
 800e51e:	b580      	push	{r7, lr}
 800e520:	b08a      	sub	sp, #40	@ 0x28
 800e522:	af00      	add	r7, sp, #0
 800e524:	60f8      	str	r0, [r7, #12]
 800e526:	60b9      	str	r1, [r7, #8]
 800e528:	607a      	str	r2, [r7, #4]
 800e52a:	603b      	str	r3, [r7, #0]
    size_t uxCount;

    /* How much data is available? */
    size_t uxSize = uxStreamBufferGetSize( pxBuffer );
 800e52c:	68f8      	ldr	r0, [r7, #12]
 800e52e:	f7ff fed8 	bl	800e2e2 <uxStreamBufferGetSize>
 800e532:	6278      	str	r0, [r7, #36]	@ 0x24

    if( uxSize > uxOffset )
 800e534:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e536:	68bb      	ldr	r3, [r7, #8]
 800e538:	429a      	cmp	r2, r3
 800e53a:	d904      	bls.n	800e546 <uxStreamBufferGet+0x28>
    {
        uxSize -= uxOffset;
 800e53c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e53e:	68bb      	ldr	r3, [r7, #8]
 800e540:	1ad3      	subs	r3, r2, r3
 800e542:	627b      	str	r3, [r7, #36]	@ 0x24
 800e544:	e001      	b.n	800e54a <uxStreamBufferGet+0x2c>
    }
    else
    {
        uxSize = 0U;
 800e546:	2300      	movs	r3, #0
 800e548:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Use the minimum of the wanted bytes and the available bytes. */
    uxCount = FreeRTOS_min_size_t( uxSize, uxMaxCount );
 800e54a:	6839      	ldr	r1, [r7, #0]
 800e54c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e54e:	f7fd f961 	bl	800b814 <FreeRTOS_min_size_t>
 800e552:	61f8      	str	r0, [r7, #28]

    if( uxCount != 0U )
 800e554:	69fb      	ldr	r3, [r7, #28]
 800e556:	2b00      	cmp	r3, #0
 800e558:	d04e      	beq.n	800e5f8 <uxStreamBufferGet+0xda>
    {
        const size_t uxLength = pxBuffer->LENGTH;
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	691b      	ldr	r3, [r3, #16]
 800e55e:	61bb      	str	r3, [r7, #24]
        size_t uxNextTail = pxBuffer->uxTail;
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	623b      	str	r3, [r7, #32]

        if( uxOffset != 0U )
 800e566:	68bb      	ldr	r3, [r7, #8]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d00b      	beq.n	800e584 <uxStreamBufferGet+0x66>
        {
            uxNextTail += uxOffset;
 800e56c:	6a3a      	ldr	r2, [r7, #32]
 800e56e:	68bb      	ldr	r3, [r7, #8]
 800e570:	4413      	add	r3, r2
 800e572:	623b      	str	r3, [r7, #32]

            if( uxNextTail >= uxLength )
 800e574:	6a3a      	ldr	r2, [r7, #32]
 800e576:	69bb      	ldr	r3, [r7, #24]
 800e578:	429a      	cmp	r2, r3
 800e57a:	d303      	bcc.n	800e584 <uxStreamBufferGet+0x66>
            {
                uxNextTail -= uxLength;
 800e57c:	6a3a      	ldr	r2, [r7, #32]
 800e57e:	69bb      	ldr	r3, [r7, #24]
 800e580:	1ad3      	subs	r3, r2, r3
 800e582:	623b      	str	r3, [r7, #32]
            }
        }

        if( pucData != NULL )
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	2b00      	cmp	r3, #0
 800e588:	d021      	beq.n	800e5ce <uxStreamBufferGet+0xb0>
        {
            /* Calculate the number of bytes that can be read - which may be
             * less than the number wanted if the data wraps around to the start of
             * the buffer. */
            const size_t uxFirst = FreeRTOS_min_size_t( uxLength - uxNextTail, uxCount );
 800e58a:	69ba      	ldr	r2, [r7, #24]
 800e58c:	6a3b      	ldr	r3, [r7, #32]
 800e58e:	1ad3      	subs	r3, r2, r3
 800e590:	69f9      	ldr	r1, [r7, #28]
 800e592:	4618      	mov	r0, r3
 800e594:	f7fd f93e 	bl	800b814 <FreeRTOS_min_size_t>
 800e598:	6178      	str	r0, [r7, #20]

            /* Obtain the number of bytes it is possible to obtain in the first
             * read. */
            ( void ) pvPortMemCpyStreamBuffer( pucData, &( pxBuffer->ucArray[ uxNextTail ] ), uxFirst );
 800e59a:	6a3b      	ldr	r3, [r7, #32]
 800e59c:	3310      	adds	r3, #16
 800e59e:	68fa      	ldr	r2, [r7, #12]
 800e5a0:	4413      	add	r3, r2
 800e5a2:	3304      	adds	r3, #4
 800e5a4:	697a      	ldr	r2, [r7, #20]
 800e5a6:	4619      	mov	r1, r3
 800e5a8:	6878      	ldr	r0, [r7, #4]
 800e5aa:	f00a fb16 	bl	8018bda <memcpy>

            /* If the total number of wanted bytes is greater than the number
             * that could be read in the first read... */
            if( uxCount > uxFirst )
 800e5ae:	69fa      	ldr	r2, [r7, #28]
 800e5b0:	697b      	ldr	r3, [r7, #20]
 800e5b2:	429a      	cmp	r2, r3
 800e5b4:	d90b      	bls.n	800e5ce <uxStreamBufferGet+0xb0>
            {
                /* ...then read the remaining bytes from the start of the buffer. */
                ( void ) pvPortMemCpyStreamBuffer( &( pucData[ uxFirst ] ), pxBuffer->ucArray, uxCount - uxFirst );
 800e5b6:	687a      	ldr	r2, [r7, #4]
 800e5b8:	697b      	ldr	r3, [r7, #20]
 800e5ba:	18d0      	adds	r0, r2, r3
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	f103 0114 	add.w	r1, r3, #20
 800e5c2:	69fa      	ldr	r2, [r7, #28]
 800e5c4:	697b      	ldr	r3, [r7, #20]
 800e5c6:	1ad3      	subs	r3, r2, r3
 800e5c8:	461a      	mov	r2, r3
 800e5ca:	f00a fb06 	bl	8018bda <memcpy>
            }
        }

        if( ( xPeek == pdFALSE ) && ( uxOffset == 0U ) )
 800e5ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5d0:	2b00      	cmp	r3, #0
 800e5d2:	d111      	bne.n	800e5f8 <uxStreamBufferGet+0xda>
 800e5d4:	68bb      	ldr	r3, [r7, #8]
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d10e      	bne.n	800e5f8 <uxStreamBufferGet+0xda>
        {
            /* Move the tail pointer to effectively remove the data read from
             * the buffer. */
            uxNextTail += uxCount;
 800e5da:	6a3a      	ldr	r2, [r7, #32]
 800e5dc:	69fb      	ldr	r3, [r7, #28]
 800e5de:	4413      	add	r3, r2
 800e5e0:	623b      	str	r3, [r7, #32]

            if( uxNextTail >= uxLength )
 800e5e2:	6a3a      	ldr	r2, [r7, #32]
 800e5e4:	69bb      	ldr	r3, [r7, #24]
 800e5e6:	429a      	cmp	r2, r3
 800e5e8:	d303      	bcc.n	800e5f2 <uxStreamBufferGet+0xd4>
            {
                uxNextTail -= uxLength;
 800e5ea:	6a3a      	ldr	r2, [r7, #32]
 800e5ec:	69bb      	ldr	r3, [r7, #24]
 800e5ee:	1ad3      	subs	r3, r2, r3
 800e5f0:	623b      	str	r3, [r7, #32]
            }

            pxBuffer->uxTail = uxNextTail;
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	6a3a      	ldr	r2, [r7, #32]
 800e5f6:	601a      	str	r2, [r3, #0]
        }
    }

    return uxCount;
 800e5f8:	69fb      	ldr	r3, [r7, #28]
}
 800e5fa:	4618      	mov	r0, r3
 800e5fc:	3728      	adds	r7, #40	@ 0x28
 800e5fe:	46bd      	mov	sp, r7
 800e600:	bd80      	pop	{r7, pc}
	...

0800e604 <vSocketCloseNextTime>:
 *
 * @param[in] pxSocket The socket to be checked.
 */
    /* coverity[single_use] */
    void vSocketCloseNextTime( FreeRTOS_Socket_t * pxSocket )
    {
 800e604:	b580      	push	{r7, lr}
 800e606:	b082      	sub	sp, #8
 800e608:	af00      	add	r7, sp, #0
 800e60a:	6078      	str	r0, [r7, #4]
        if( ( xSocketToClose != NULL ) && ( xSocketToClose != pxSocket ) )
 800e60c:	4b0a      	ldr	r3, [pc, #40]	@ (800e638 <vSocketCloseNextTime+0x34>)
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	2b00      	cmp	r3, #0
 800e612:	d009      	beq.n	800e628 <vSocketCloseNextTime+0x24>
 800e614:	4b08      	ldr	r3, [pc, #32]	@ (800e638 <vSocketCloseNextTime+0x34>)
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	687a      	ldr	r2, [r7, #4]
 800e61a:	429a      	cmp	r2, r3
 800e61c:	d004      	beq.n	800e628 <vSocketCloseNextTime+0x24>
        {
            ( void ) vSocketClose( xSocketToClose );
 800e61e:	4b06      	ldr	r3, [pc, #24]	@ (800e638 <vSocketCloseNextTime+0x34>)
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	4618      	mov	r0, r3
 800e624:	f7fe fb9c 	bl	800cd60 <vSocketClose>
        }

        xSocketToClose = pxSocket;
 800e628:	4a03      	ldr	r2, [pc, #12]	@ (800e638 <vSocketCloseNextTime+0x34>)
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	6013      	str	r3, [r2, #0]
    }
 800e62e:	bf00      	nop
 800e630:	3708      	adds	r7, #8
 800e632:	46bd      	mov	sp, r7
 800e634:	bd80      	pop	{r7, pc}
 800e636:	bf00      	nop
 800e638:	2000260c 	.word	0x2000260c

0800e63c <vSocketListenNextTime>:
 *
 * @param[in] pxSocket The socket to be checked.
 */
    /* coverity[single_use] */
    void vSocketListenNextTime( FreeRTOS_Socket_t * pxSocket )
    {
 800e63c:	b580      	push	{r7, lr}
 800e63e:	b082      	sub	sp, #8
 800e640:	af00      	add	r7, sp, #0
 800e642:	6078      	str	r0, [r7, #4]
        if( ( xSocketToListen != NULL ) && ( xSocketToListen != pxSocket ) )
 800e644:	4b0c      	ldr	r3, [pc, #48]	@ (800e678 <vSocketListenNextTime+0x3c>)
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d00e      	beq.n	800e66a <vSocketListenNextTime+0x2e>
 800e64c:	4b0a      	ldr	r3, [pc, #40]	@ (800e678 <vSocketListenNextTime+0x3c>)
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	687a      	ldr	r2, [r7, #4]
 800e652:	429a      	cmp	r2, r3
 800e654:	d009      	beq.n	800e66a <vSocketListenNextTime+0x2e>
        {
            ( void ) FreeRTOS_listen( ( Socket_t ) xSocketToListen, ( BaseType_t ) ( xSocketToListen->u.xTCP.usBacklog ) );
 800e656:	4b08      	ldr	r3, [pc, #32]	@ (800e678 <vSocketListenNextTime+0x3c>)
 800e658:	681a      	ldr	r2, [r3, #0]
 800e65a:	4b07      	ldr	r3, [pc, #28]	@ (800e678 <vSocketListenNextTime+0x3c>)
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 800e662:	4619      	mov	r1, r3
 800e664:	4610      	mov	r0, r2
 800e666:	f7ff f8b9 	bl	800d7dc <FreeRTOS_listen>
        }

        xSocketToListen = pxSocket;
 800e66a:	4a03      	ldr	r2, [pc, #12]	@ (800e678 <vSocketListenNextTime+0x3c>)
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	6013      	str	r3, [r2, #0]
    }
 800e670:	bf00      	nop
 800e672:	3708      	adds	r7, #8
 800e674:	46bd      	mov	sp, r7
 800e676:	bd80      	pop	{r7, pc}
 800e678:	20002610 	.word	0x20002610

0800e67c <xTCPSocketCheck>:
 *      prvTCPSendRepeated()            // Send at most 8 messages on a row
 *          prvTCPReturnPacket()        // Prepare for returning
 *          xNetworkInterfaceOutput()   // Sends data to the NIC ( declared in portable/NetworkInterface/xxx )
 */
    BaseType_t xTCPSocketCheck( FreeRTOS_Socket_t * pxSocket )
    {
 800e67c:	b590      	push	{r4, r7, lr}
 800e67e:	b085      	sub	sp, #20
 800e680:	af00      	add	r7, sp, #0
 800e682:	6078      	str	r0, [r7, #4]
        BaseType_t xResult = 0;
 800e684:	2300      	movs	r3, #0
 800e686:	60fb      	str	r3, [r7, #12]
        BaseType_t xReady = pdFALSE;
 800e688:	2300      	movs	r3, #0
 800e68a:	60bb      	str	r3, [r7, #8]

        if( ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) && ( pxSocket->u.xTCP.txStream != NULL ) )
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e692:	2b04      	cmp	r3, #4
 800e694:	d907      	bls.n	800e6a6 <xTCPSocketCheck+0x2a>
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d002      	beq.n	800e6a6 <xTCPSocketCheck+0x2a>
        {
            /* The API FreeRTOS_send() might have added data to the TX stream.  Add
             * this data to the windowing system so it can be transmitted. */
            prvTCPAddTxData( pxSocket );
 800e6a0:	6878      	ldr	r0, [r7, #4]
 800e6a2:	f002 f97f 	bl	80109a4 <prvTCPAddTxData>
        }

        #if ( ipconfigUSE_TCP_WIN == 1 )
        {
            if( pxSocket->u.xTCP.pxAckMessage != NULL )
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d035      	beq.n	800e71c <xTCPSocketCheck+0xa0>
            {
                /* The first task of this regular socket check is to send-out delayed
                 * ACK's. */
                if( pxSocket->u.xTCP.bits.bUserShutdown == pdFALSE_UNSIGNED )
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800e6b6:	f003 0320 	and.w	r3, r3, #32
 800e6ba:	b2db      	uxtb	r3, r3
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d11e      	bne.n	800e6fe <xTCPSocketCheck+0x82>
                {
                    /* Earlier data was received but not yet acknowledged.  This
                     * function is called when the TCP timer for the socket expires, the
                     * ACK may be sent now. */
                    if( pxSocket->u.xTCP.eTCPState != eCLOSED )
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d011      	beq.n	800e6ee <xTCPSocketCheck+0x72>
                                                     ( unsigned ) ( pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber - pxSocket->u.xTCP.xTCPWindow.rx.ulFirstSequenceNumber ),
                                                     ( unsigned ) ( pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber - pxSocket->u.xTCP.xTCPWindow.tx.ulFirstSequenceNumber ),
                                                     ( unsigned ) ( uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER ) ) );
                        }

                        prvTCPReturnPacket( pxSocket, pxSocket->u.xTCP.pxAckMessage, ( uint32_t ) ( uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER ), ipconfigZERO_COPY_TX_DRIVER );
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	f8d3 40a8 	ldr.w	r4, [r3, #168]	@ 0xa8
 800e6d0:	6878      	ldr	r0, [r7, #4]
 800e6d2:	f7fc fb41 	bl	800ad58 <uxIPHeaderSizeSocket>
 800e6d6:	4603      	mov	r3, r0
 800e6d8:	f103 0214 	add.w	r2, r3, #20
 800e6dc:	2301      	movs	r3, #1
 800e6de:	4621      	mov	r1, r4
 800e6e0:	6878      	ldr	r0, [r7, #4]
 800e6e2:	f001 fd78 	bl	80101d6 <prvTCPReturnPacket>

                        #if ( ipconfigZERO_COPY_TX_DRIVER != 0 )
                        {
                            /* The ownership has been passed to the SEND routine,
                             * clear the pointer to it. */
                            pxSocket->u.xTCP.pxAckMessage = NULL;
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
                        }
                        #endif /* ipconfigZERO_COPY_TX_DRIVER */
                    }

                    if( prvTCPNextTimeout( pxSocket ) > 1U )
 800e6ee:	6878      	ldr	r0, [r7, #4]
 800e6f0:	f000 fa08 	bl	800eb04 <prvTCPNextTimeout>
 800e6f4:	4603      	mov	r3, r0
 800e6f6:	2b01      	cmp	r3, #1
 800e6f8:	d901      	bls.n	800e6fe <xTCPSocketCheck+0x82>
                    {
                        /* Tell the code below that this function is ready. */
                        xReady = pdTRUE;
 800e6fa:	2301      	movs	r3, #1
 800e6fc:	60bb      	str	r3, [r7, #8]
                    /* The user wants to perform an active shutdown(), skip sending
                     * the delayed ACK.  The function prvTCPSendPacket() will send the
                     * FIN along with the ACK's. */
                }

                if( pxSocket->u.xTCP.pxAckMessage != NULL )
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e704:	2b00      	cmp	r3, #0
 800e706:	d009      	beq.n	800e71c <xTCPSocketCheck+0xa0>
                {
                    vReleaseNetworkBufferAndDescriptor( pxSocket->u.xTCP.pxAckMessage );
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e70e:	4618      	mov	r0, r3
 800e710:	f004 f94c 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
                    pxSocket->u.xTCP.pxAckMessage = NULL;
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	2200      	movs	r2, #0
 800e718:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
                }
            }
        }
        #endif /* ipconfigUSE_TCP_WIN */

        if( xReady == pdFALSE )
 800e71c:	68bb      	ldr	r3, [r7, #8]
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d113      	bne.n	800e74a <xTCPSocketCheck+0xce>
        {
            /* The second task of this regular socket check is sending out data. */
            if( ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) ||
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e728:	2b04      	cmp	r3, #4
 800e72a:	d804      	bhi.n	800e736 <xTCPSocketCheck+0xba>
                ( pxSocket->u.xTCP.eTCPState == eCONNECT_SYN ) )
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
            if( ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) ||
 800e732:	2b02      	cmp	r3, #2
 800e734:	d102      	bne.n	800e73c <xTCPSocketCheck+0xc0>
            {
                ( void ) prvTCPSendPacket( pxSocket );
 800e736:	6878      	ldr	r0, [r7, #4]
 800e738:	f001 fcba 	bl	80100b0 <prvTCPSendPacket>
            }

            /* Set the time-out for the next wakeup for this socket. */
            ( void ) prvTCPNextTimeout( pxSocket );
 800e73c:	6878      	ldr	r0, [r7, #4]
 800e73e:	f000 f9e1 	bl	800eb04 <prvTCPNextTimeout>

            #if ( ipconfigTCP_HANG_PROTECTION == 1 )
            {
                /* In all (non-connected) states in which keep-alive messages can not be sent
                 * the anti-hang protocol will close sockets that are 'hanging'. */
                xResult = prvTCPStatusAgeCheck( pxSocket );
 800e742:	6878      	ldr	r0, [r7, #4]
 800e744:	f000 ff1a 	bl	800f57c <prvTCPStatusAgeCheck>
 800e748:	60f8      	str	r0, [r7, #12]
            }
            #endif
        }

        return xResult;
 800e74a:	68fb      	ldr	r3, [r7, #12]
    }
 800e74c:	4618      	mov	r0, r3
 800e74e:	3714      	adds	r7, #20
 800e750:	46bd      	mov	sp, r7
 800e752:	bd90      	pop	{r4, r7, pc}

0800e754 <prvTCPTouchSocket>:
 * @note This is used for anti-hanging protection and TCP keep-alive messages.
 *       Called in two places: after receiving a packet and after a state change.
 *       The socket's alive timer may be reset.
 */
    void prvTCPTouchSocket( struct xSOCKET * pxSocket )
    {
 800e754:	b580      	push	{r7, lr}
 800e756:	b082      	sub	sp, #8
 800e758:	af00      	add	r7, sp, #0
 800e75a:	6078      	str	r0, [r7, #4]
        #if ( ipconfigTCP_HANG_PROTECTION == 1 )
        {
            pxSocket->u.xTCP.xLastActTime = xTaskGetTickCount();
 800e75c:	f007 fec8 	bl	80164f0 <xTaskGetTickCount>
 800e760:	4602      	mov	r2, r0
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
        #endif

        #if ( ipconfigTCP_KEEP_ALIVE == 1 )
        {
            pxSocket->u.xTCP.bits.bWaitKeepAlive = pdFALSE_UNSIGNED;
 800e768:	687a      	ldr	r2, [r7, #4]
 800e76a:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800e76e:	f023 0304 	bic.w	r3, r3, #4
 800e772:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
            pxSocket->u.xTCP.bits.bSendKeepAlive = pdFALSE_UNSIGNED;
 800e776:	687a      	ldr	r2, [r7, #4]
 800e778:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800e77c:	f023 0302 	bic.w	r3, r3, #2
 800e780:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
            pxSocket->u.xTCP.ucKeepRepCount = 0U;
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	2200      	movs	r2, #0
 800e788:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
            pxSocket->u.xTCP.xLastAliveTime = xTaskGetTickCount();
 800e78c:	f007 feb0 	bl	80164f0 <xTaskGetTickCount>
 800e790:	4602      	mov	r2, r0
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        }
        #endif

        ( void ) pxSocket;
    }
 800e798:	bf00      	nop
 800e79a:	3708      	adds	r7, #8
 800e79c:	46bd      	mov	sp, r7
 800e79e:	bd80      	pop	{r7, pc}

0800e7a0 <vTCPRemoveTCPChild>:
    /*-----------------------------------------------------------*/

    static BaseType_t vTCPRemoveTCPChild( const FreeRTOS_Socket_t * pxChildSocket )
    {
 800e7a0:	b480      	push	{r7}
 800e7a2:	b087      	sub	sp, #28
 800e7a4:	af00      	add	r7, sp, #0
 800e7a6:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdFALSE;
 800e7a8:	2300      	movs	r3, #0
 800e7aa:	617b      	str	r3, [r7, #20]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( xBoundTCPSocketsList.xListEnd ) );
 800e7ac:	4b16      	ldr	r3, [pc, #88]	@ (800e808 <vTCPRemoveTCPChild+0x68>)
 800e7ae:	60fb      	str	r3, [r7, #12]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxIterator = ( const ListItem_t * ) listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800e7b0:	4b16      	ldr	r3, [pc, #88]	@ (800e80c <vTCPRemoveTCPChild+0x6c>)
 800e7b2:	68db      	ldr	r3, [r3, #12]
 800e7b4:	613b      	str	r3, [r7, #16]

        while( pxIterator != pxEnd )
 800e7b6:	e01c      	b.n	800e7f2 <vTCPRemoveTCPChild+0x52>
        {
            FreeRTOS_Socket_t * pxSocket;
            pxSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800e7b8:	693b      	ldr	r3, [r7, #16]
 800e7ba:	68db      	ldr	r3, [r3, #12]
 800e7bc:	60bb      	str	r3, [r7, #8]
            pxIterator = ( ListItem_t * ) listGET_NEXT( pxIterator );
 800e7be:	693b      	ldr	r3, [r7, #16]
 800e7c0:	685b      	ldr	r3, [r3, #4]
 800e7c2:	613b      	str	r3, [r7, #16]

            if( ( pxSocket != pxChildSocket ) && ( pxSocket->usLocalPort == pxChildSocket->usLocalPort ) )
 800e7c4:	68ba      	ldr	r2, [r7, #8]
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	429a      	cmp	r2, r3
 800e7ca:	d012      	beq.n	800e7f2 <vTCPRemoveTCPChild+0x52>
 800e7cc:	68bb      	ldr	r3, [r7, #8]
 800e7ce:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800e7d4:	429a      	cmp	r2, r3
 800e7d6:	d10c      	bne.n	800e7f2 <vTCPRemoveTCPChild+0x52>
            {
                if( pxSocket->u.xTCP.pxPeerSocket == pxChildSocket ) /**< for server socket: child, for child socket: parent */
 800e7d8:	68bb      	ldr	r3, [r7, #8]
 800e7da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e7de:	687a      	ldr	r2, [r7, #4]
 800e7e0:	429a      	cmp	r2, r3
 800e7e2:	d106      	bne.n	800e7f2 <vTCPRemoveTCPChild+0x52>
                {
                    pxSocket->u.xTCP.pxPeerSocket = NULL;
 800e7e4:	68bb      	ldr	r3, [r7, #8]
 800e7e6:	2200      	movs	r2, #0
 800e7e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                    xReturn = pdTRUE;
 800e7ec:	2301      	movs	r3, #1
 800e7ee:	617b      	str	r3, [r7, #20]
                    break;
 800e7f0:	e003      	b.n	800e7fa <vTCPRemoveTCPChild+0x5a>
        while( pxIterator != pxEnd )
 800e7f2:	693a      	ldr	r2, [r7, #16]
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	429a      	cmp	r2, r3
 800e7f8:	d1de      	bne.n	800e7b8 <vTCPRemoveTCPChild+0x18>
                }
            }
        }

        return xReturn;
 800e7fa:	697b      	ldr	r3, [r7, #20]
    }
 800e7fc:	4618      	mov	r0, r3
 800e7fe:	371c      	adds	r7, #28
 800e800:	46bd      	mov	sp, r7
 800e802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e806:	4770      	bx	lr
 800e808:	200025fc 	.word	0x200025fc
 800e80c:	200025f4 	.word	0x200025f4

0800e810 <vTCPStateChange>:
 * @param[in] pxSocket The socket whose state we are trying to change.
 * @param[in] eTCPState The state to which we want to change to.
 */
    void vTCPStateChange( FreeRTOS_Socket_t * pxSocket,
                          enum eTCP_STATE eTCPState )
    {
 800e810:	b580      	push	{r7, lr}
 800e812:	b096      	sub	sp, #88	@ 0x58
 800e814:	af00      	add	r7, sp, #0
 800e816:	6078      	str	r0, [r7, #4]
 800e818:	460b      	mov	r3, r1
 800e81a:	70fb      	strb	r3, [r7, #3]
        FreeRTOS_Socket_t * xParent = pxSocket;
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	657b      	str	r3, [r7, #84]	@ 0x54
        BaseType_t bBefore = tcpNOW_CONNECTED( ( BaseType_t ) pxSocket->u.xTCP.eTCPState ); /* Was it connected ? */
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e826:	2b04      	cmp	r3, #4
 800e828:	d906      	bls.n	800e838 <vTCPStateChange+0x28>
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e830:	2b08      	cmp	r3, #8
 800e832:	d001      	beq.n	800e838 <vTCPStateChange+0x28>
 800e834:	2301      	movs	r3, #1
 800e836:	e000      	b.n	800e83a <vTCPStateChange+0x2a>
 800e838:	2300      	movs	r3, #0
 800e83a:	653b      	str	r3, [r7, #80]	@ 0x50
        BaseType_t bAfter = tcpNOW_CONNECTED( ( BaseType_t ) eTCPState );                   /* Is it connected now ? */
 800e83c:	78fb      	ldrb	r3, [r7, #3]
 800e83e:	2b04      	cmp	r3, #4
 800e840:	d904      	bls.n	800e84c <vTCPStateChange+0x3c>
 800e842:	78fb      	ldrb	r3, [r7, #3]
 800e844:	2b08      	cmp	r3, #8
 800e846:	d001      	beq.n	800e84c <vTCPStateChange+0x3c>
 800e848:	2301      	movs	r3, #1
 800e84a:	e000      	b.n	800e84e <vTCPStateChange+0x3e>
 800e84c:	2300      	movs	r3, #0
 800e84e:	64bb      	str	r3, [r7, #72]	@ 0x48

        eIPTCPState_t xPreviousState = pxSocket->u.xTCP.eTCPState;
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e856:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

        #if ( ipconfigUSE_CALLBACKS == 1 )
            FreeRTOS_Socket_t * xConnected = NULL;
 800e85a:	2300      	movs	r3, #0
 800e85c:	64fb      	str	r3, [r7, #76]	@ 0x4c
        #endif

        if( ( ( xPreviousState == eCONNECT_SYN ) ||
 800e85e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800e862:	2b02      	cmp	r3, #2
 800e864:	d007      	beq.n	800e876 <vTCPStateChange+0x66>
 800e866:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800e86a:	2b03      	cmp	r3, #3
 800e86c:	d003      	beq.n	800e876 <vTCPStateChange+0x66>
              ( xPreviousState == eSYN_FIRST ) ||
 800e86e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800e872:	2b04      	cmp	r3, #4
 800e874:	d104      	bne.n	800e880 <vTCPStateChange+0x70>
              ( xPreviousState == eSYN_RECEIVED ) ) &&
 800e876:	78fb      	ldrb	r3, [r7, #3]
 800e878:	2b08      	cmp	r3, #8
 800e87a:	d101      	bne.n	800e880 <vTCPStateChange+0x70>
            #endif

            /* Set the flag to show that it was connected before and that the
             * status has changed now. This will cause the control flow to go
             * in the below if condition.*/
            bBefore = pdTRUE;
 800e87c:	2301      	movs	r3, #1
 800e87e:	653b      	str	r3, [r7, #80]	@ 0x50
        }

        /* Has the connected status changed? */
        if( bBefore != bAfter )
 800e880:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e882:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e884:	429a      	cmp	r2, r3
 800e886:	f000 80a2 	beq.w	800e9ce <vTCPStateChange+0x1be>
        {
            /* if bPassQueued is true, this socket is an orphan until it gets connected. */
            if( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED )
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800e890:	f003 0304 	and.w	r3, r3, #4
 800e894:	b2db      	uxtb	r3, r3
 800e896:	2b00      	cmp	r3, #0
 800e898:	d01c      	beq.n	800e8d4 <vTCPStateChange+0xc4>
            {
                /* Find it's parent if the reuse bit is not set. */
                if( pxSocket->u.xTCP.bits.bReuseSocket == pdFALSE_UNSIGNED )
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800e8a0:	f003 0308 	and.w	r3, r3, #8
 800e8a4:	b2db      	uxtb	r3, r3
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	d114      	bne.n	800e8d4 <vTCPStateChange+0xc4>
                {
                    xParent = pxSocket->u.xTCP.pxPeerSocket;
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e8b0:	657b      	str	r3, [r7, #84]	@ 0x54
                    configASSERT( xParent != NULL );
 800e8b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d10d      	bne.n	800e8d4 <vTCPStateChange+0xc4>
	__asm volatile
 800e8b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8bc:	b672      	cpsid	i
 800e8be:	f383 8811 	msr	BASEPRI, r3
 800e8c2:	f3bf 8f6f 	isb	sy
 800e8c6:	f3bf 8f4f 	dsb	sy
 800e8ca:	b662      	cpsie	i
 800e8cc:	63bb      	str	r3, [r7, #56]	@ 0x38
}
 800e8ce:	bf00      	nop
 800e8d0:	bf00      	nop
 800e8d2:	e7fd      	b.n	800e8d0 <vTCPStateChange+0xc0>
                }
            }

            /* Is the socket connected now ? */
            if( bAfter != pdFALSE )
 800e8d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d055      	beq.n	800e986 <vTCPStateChange+0x176>
            {
                /* if bPassQueued is true, this socket is an orphan until it gets connected. */
                if( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED )
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800e8e0:	f003 0304 	and.w	r3, r3, #4
 800e8e4:	b2db      	uxtb	r3, r3
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d03a      	beq.n	800e960 <vTCPStateChange+0x150>
                {
                    if( xParent != NULL )
 800e8ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d024      	beq.n	800e93a <vTCPStateChange+0x12a>
                        /* The child socket has got connected.  See if the parent
                         * ( the listening socket ) should be signalled, or if a
                         * call-back must be made, in which case 'xConnected' will
                         * be set to the parent socket. */

                        if( xParent->u.xTCP.pxPeerSocket == NULL )
 800e8f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e8f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d103      	bne.n	800e902 <vTCPStateChange+0xf2>
                        {
                            xParent->u.xTCP.pxPeerSocket = pxSocket;
 800e8fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e8fc:	687a      	ldr	r2, [r7, #4]
 800e8fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                        }

                        xParent->xEventBits |= ( EventBits_t ) eSOCKET_ACCEPT;
 800e902:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	f043 0204 	orr.w	r2, r3, #4
 800e90a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e90c:	601a      	str	r2, [r3, #0]

                        #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
                        {
                            /* Library support FreeRTOS_select().  Receiving a new
                             * connection is being translated as a READ event. */
                            if( ( xParent->xSelectBits & ( ( EventBits_t ) eSELECT_READ ) ) != 0U )
 800e90e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e910:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e912:	f003 0301 	and.w	r3, r3, #1
 800e916:	2b00      	cmp	r3, #0
 800e918:	d005      	beq.n	800e926 <vTCPStateChange+0x116>
                            {
                                xParent->xEventBits |= ( ( EventBits_t ) eSELECT_READ ) << SOCKET_EVENT_BIT_COUNT;
 800e91a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e922:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e924:	601a      	str	r2, [r3, #0]
                        #endif

                        #if ( ipconfigUSE_CALLBACKS == 1 )
                        {
                            if( ( ipconfigIS_VALID_PROG_ADDRESS( xParent->u.xTCP.pxHandleConnected ) ) &&
                                ( xParent->u.xTCP.bits.bReuseSocket == pdFALSE_UNSIGNED ) )
 800e926:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e928:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
                            if( ( ipconfigIS_VALID_PROG_ADDRESS( xParent->u.xTCP.pxHandleConnected ) ) &&
 800e92c:	f003 0308 	and.w	r3, r3, #8
 800e930:	b2db      	uxtb	r3, r3
 800e932:	2b00      	cmp	r3, #0
 800e934:	d101      	bne.n	800e93a <vTCPStateChange+0x12a>
                            {
                                /* The listening socket does not become connected itself, in stead
                                 * a child socket is created.
                                 * Postpone a call the OnConnect event until the end of this function. */
                                xConnected = xParent;
 800e936:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e938:	64fb      	str	r3, [r7, #76]	@ 0x4c
                        #endif
                    }

                    /* Don't need to access the parent socket anymore, so the
                     * reference 'pxPeerSocket' may be cleared. */
                    pxSocket->u.xTCP.pxPeerSocket = NULL;
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	2200      	movs	r2, #0
 800e93e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                    pxSocket->u.xTCP.bits.bPassQueued = pdFALSE_UNSIGNED;
 800e942:	687a      	ldr	r2, [r7, #4]
 800e944:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800e948:	f023 0304 	bic.w	r3, r3, #4
 800e94c:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c

                    /* When true, this socket may be returned in a call to accept(). */
                    pxSocket->u.xTCP.bits.bPassAccept = pdTRUE_UNSIGNED;
 800e950:	687a      	ldr	r2, [r7, #4]
 800e952:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800e956:	f043 0302 	orr.w	r3, r3, #2
 800e95a:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
 800e95e:	e024      	b.n	800e9aa <vTCPStateChange+0x19a>
                else
                {
                    /* An active connect() has succeeded. In this case there is no
                     * ( listening ) parent socket. Signal the now connected socket. */

                    pxSocket->xEventBits |= ( EventBits_t ) eSOCKET_CONNECT;
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	f043 0208 	orr.w	r2, r3, #8
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	601a      	str	r2, [r3, #0]

                    #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
                    {
                        if( ( pxSocket->xSelectBits & ( ( EventBits_t ) eSELECT_WRITE ) ) != 0U )
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e970:	f003 0302 	and.w	r3, r3, #2
 800e974:	2b00      	cmp	r3, #0
 800e976:	d018      	beq.n	800e9aa <vTCPStateChange+0x19a>
                        {
                            pxSocket->xEventBits |= ( ( EventBits_t ) eSELECT_WRITE ) << SOCKET_EVENT_BIT_COUNT;
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	601a      	str	r2, [r3, #0]
 800e984:	e011      	b.n	800e9aa <vTCPStateChange+0x19a>
                }
            }
            else /* bAfter == pdFALSE, connection is closed. */
            {
                /* Notify/wake-up the socket-owner by setting the event bits. */
                xParent->xEventBits |= ( EventBits_t ) eSOCKET_CLOSED;
 800e986:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	f043 0220 	orr.w	r2, r3, #32
 800e98e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e990:	601a      	str	r2, [r3, #0]

                #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
                {
                    if( ( xParent->xSelectBits & ( EventBits_t ) eSELECT_EXCEPT ) != 0U )
 800e992:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e994:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e996:	f003 0304 	and.w	r3, r3, #4
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d005      	beq.n	800e9aa <vTCPStateChange+0x19a>
                    {
                        xParent->xEventBits |= ( ( EventBits_t ) eSELECT_EXCEPT ) << SOCKET_EVENT_BIT_COUNT;
 800e99e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800e9a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e9a8:	601a      	str	r2, [r3, #0]
                #endif
            }

            #if ( ipconfigUSE_CALLBACKS == 1 )
            {
                if( ( ipconfigIS_VALID_PROG_ADDRESS( pxSocket->u.xTCP.pxHandleConnected ) ) && ( xConnected == NULL ) )
 800e9aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d101      	bne.n	800e9b4 <vTCPStateChange+0x1a4>
                {
                    /* The 'connected' state has changed, call the user handler. */
                    xConnected = pxSocket;
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
                }
            }
            #endif /* ipconfigUSE_CALLBACKS */

            if( prvTCPSocketIsActive( pxSocket->u.xTCP.eTCPState ) == 0 )
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e9ba:	4618      	mov	r0, r3
 800e9bc:	f000 fdb7 	bl	800f52e <prvTCPSocketIsActive>
 800e9c0:	4603      	mov	r3, r0
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d103      	bne.n	800e9ce <vTCPStateChange+0x1be>
            {
                /* Now the socket isn't in an active state anymore so it
                 * won't need further attention of the IP-task.
                 * Setting time-out to zero means that the socket won't get checked during
                 * timer events. */
                pxSocket->u.xTCP.usTimeout = 0U;
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	2200      	movs	r2, #0
 800e9ca:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
            }
        }

        /* Fill in the new state. */
        pxSocket->u.xTCP.eTCPState = eTCPState;
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	78fa      	ldrb	r2, [r7, #3]
 800e9d2:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        if( ( eTCPState == eCLOSED ) ||
 800e9d6:	78fb      	ldrb	r3, [r7, #3]
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d002      	beq.n	800e9e2 <vTCPStateChange+0x1d2>
 800e9dc:	78fb      	ldrb	r3, [r7, #3]
 800e9de:	2b08      	cmp	r3, #8
 800e9e0:	d161      	bne.n	800eaa6 <vTCPStateChange+0x296>
            ( eTCPState == eCLOSE_WAIT ) )
        {
            BaseType_t xMustClear = pdFALSE;
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	643b      	str	r3, [r7, #64]	@ 0x40
            BaseType_t xHasCleared = pdFALSE;
 800e9e6:	2300      	movs	r3, #0
 800e9e8:	63fb      	str	r3, [r7, #60]	@ 0x3c

            if( ( xParent == pxSocket ) && ( pxSocket->u.xTCP.pxPeerSocket != NULL ) )
 800e9ea:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	429a      	cmp	r2, r3
 800e9f0:	d108      	bne.n	800ea04 <vTCPStateChange+0x1f4>
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d003      	beq.n	800ea04 <vTCPStateChange+0x1f4>
            {
                xParent = pxSocket->u.xTCP.pxPeerSocket;
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ea02:	657b      	str	r3, [r7, #84]	@ 0x54
            }

            if( ( xParent->u.xTCP.pxPeerSocket != NULL ) &&
 800ea04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d007      	beq.n	800ea1e <vTCPStateChange+0x20e>
                ( xParent->u.xTCP.pxPeerSocket == pxSocket ) )
 800ea0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
            if( ( xParent->u.xTCP.pxPeerSocket != NULL ) &&
 800ea14:	687a      	ldr	r2, [r7, #4]
 800ea16:	429a      	cmp	r2, r3
 800ea18:	d101      	bne.n	800ea1e <vTCPStateChange+0x20e>
            {
                xMustClear = pdTRUE;
 800ea1a:	2301      	movs	r3, #1
 800ea1c:	643b      	str	r3, [r7, #64]	@ 0x40
                               ( void * ) pxSocket,
                               ( void * ) xParent,
                               xParent ? ( void * ) xParent->u.xTCP.pxPeerSocket : NULL,
                               ( int ) xMustClear ) );

            vTaskSuspendAll();
 800ea1e:	f007 fcb9 	bl	8016394 <vTaskSuspendAll>
            {
                if( ( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED ) ||
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800ea28:	f003 0304 	and.w	r3, r3, #4
 800ea2c:	b2db      	uxtb	r3, r3
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d107      	bne.n	800ea42 <vTCPStateChange+0x232>
                    ( pxSocket->u.xTCP.bits.bPassAccept != pdFALSE_UNSIGNED ) )
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800ea38:	f003 0302 	and.w	r3, r3, #2
 800ea3c:	b2db      	uxtb	r3, r3
                if( ( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED ) ||
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d02f      	beq.n	800eaa2 <vTCPStateChange+0x292>
                {
                    if( pxSocket->u.xTCP.bits.bReuseSocket == pdFALSE_UNSIGNED )
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800ea48:	f003 0308 	and.w	r3, r3, #8
 800ea4c:	b2db      	uxtb	r3, r3
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d127      	bne.n	800eaa2 <vTCPStateChange+0x292>
                    {
                        xHasCleared = vTCPRemoveTCPChild( pxSocket );
 800ea52:	6878      	ldr	r0, [r7, #4]
 800ea54:	f7ff fea4 	bl	800e7a0 <vTCPRemoveTCPChild>
 800ea58:	63f8      	str	r0, [r7, #60]	@ 0x3c
                        ( void ) xHasCleared;

                        pxSocket->u.xTCP.bits.bPassQueued = pdFALSE_UNSIGNED;
 800ea5a:	687a      	ldr	r2, [r7, #4]
 800ea5c:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800ea60:	f023 0304 	bic.w	r3, r3, #4
 800ea64:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
                        pxSocket->u.xTCP.bits.bPassAccept = pdFALSE_UNSIGNED;
 800ea68:	687a      	ldr	r2, [r7, #4]
 800ea6a:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800ea6e:	f023 0302 	bic.w	r3, r3, #2
 800ea72:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
                        configASSERT( xIsCallingFromIPTask() != pdFALSE );
 800ea76:	f7fc fd1a 	bl	800b4ae <xIsCallingFromIPTask>
 800ea7a:	4603      	mov	r3, r0
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d10d      	bne.n	800ea9c <vTCPStateChange+0x28c>
	__asm volatile
 800ea80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea84:	b672      	cpsid	i
 800ea86:	f383 8811 	msr	BASEPRI, r3
 800ea8a:	f3bf 8f6f 	isb	sy
 800ea8e:	f3bf 8f4f 	dsb	sy
 800ea92:	b662      	cpsie	i
 800ea94:	637b      	str	r3, [r7, #52]	@ 0x34
}
 800ea96:	bf00      	nop
 800ea98:	bf00      	nop
 800ea9a:	e7fd      	b.n	800ea98 <vTCPStateChange+0x288>
                        vSocketCloseNextTime( pxSocket );
 800ea9c:	6878      	ldr	r0, [r7, #4]
 800ea9e:	f7ff fdb1 	bl	800e604 <vSocketCloseNextTime>
                    }
                }
            }
            ( void ) xTaskResumeAll();
 800eaa2:	f007 fc85 	bl	80163b0 <xTaskResumeAll>
            FreeRTOS_printf( ( "vTCPStateChange: xHasCleared = %d\n",
                               ( int ) xHasCleared ) );
        }

        if( ( eTCPState == eCLOSE_WAIT ) && ( pxSocket->u.xTCP.bits.bReuseSocket == pdTRUE_UNSIGNED ) )
 800eaa6:	78fb      	ldrb	r3, [r7, #3]
 800eaa8:	2b08      	cmp	r3, #8
 800eaaa:	d115      	bne.n	800ead8 <vTCPStateChange+0x2c8>
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800eab2:	f003 0308 	and.w	r3, r3, #8
 800eab6:	b2db      	uxtb	r3, r3
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d00d      	beq.n	800ead8 <vTCPStateChange+0x2c8>
        {
            switch( xPreviousState )
 800eabc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800eac0:	3b03      	subs	r3, #3
 800eac2:	2b01      	cmp	r3, #1
 800eac4:	d807      	bhi.n	800ead6 <vTCPStateChange+0x2c6>
                case eSYN_RECEIVED: /* 4 (server) waiting for a confirming connection request */
                    FreeRTOS_debug_printf( ( "Restoring a reuse socket port %u\n", pxSocket->usLocalPort ) );

                    /* Go back into listening mode. Set the TCP status to 'eCLOSED',
                     * otherwise FreeRTOS_listen() will refuse the action. */
                    pxSocket->u.xTCP.eTCPState = eCLOSED;
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	2200      	movs	r2, #0
 800eaca:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

                    /* vSocketListenNextTime() makes sure that FreeRTOS_listen() will be called
                     * before the IP-task handles any new message. */
                    vSocketListenNextTime( pxSocket );
 800eace:	6878      	ldr	r0, [r7, #4]
 800ead0:	f7ff fdb4 	bl	800e63c <vSocketListenNextTime>
                    break;
 800ead4:	e000      	b.n	800ead8 <vTCPStateChange+0x2c8>

                default:
                    /* Nothing to do. */
                    break;
 800ead6:	bf00      	nop
            }
        }

        /* Touch the alive timers because moving to another state. */
        prvTCPTouchSocket( pxSocket );
 800ead8:	6878      	ldr	r0, [r7, #4]
 800eada:	f7ff fe3b 	bl	800e754 <prvTCPTouchSocket>
        }
        #endif /* ipconfigHAS_DEBUG_PRINTF */

        #if ( ipconfigUSE_CALLBACKS == 1 )
        {
            if( xConnected != NULL )
 800eade:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d005      	beq.n	800eaf0 <vTCPStateChange+0x2e0>
            {
                /* The 'connected' state has changed, call the OnConnect handler of the parent. */
                xConnected->u.xTCP.pxHandleConnected( ( Socket_t ) xConnected, bAfter );
 800eae4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eae6:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800eaea:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800eaec:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800eaee:	4798      	blx	r3
            }
        }
        #endif

        if( xParent != NULL )
 800eaf0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d002      	beq.n	800eafc <vTCPStateChange+0x2ec>
        {
            vSocketWakeUpUser( xParent );
 800eaf6:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800eaf8:	f7fe fe22 	bl	800d740 <vSocketWakeUpUser>
        }
    }
 800eafc:	bf00      	nop
 800eafe:	3758      	adds	r7, #88	@ 0x58
 800eb00:	46bd      	mov	sp, r7
 800eb02:	bd80      	pop	{r7, pc}

0800eb04 <prvTCPNextTimeout>:
 * @param[in] pxSocket The socket to be checked.
 *
 * @return The number of clock ticks before the timer expires.
 */
    TickType_t prvTCPNextTimeout( struct xSOCKET * pxSocket )
    {
 800eb04:	b580      	push	{r7, lr}
 800eb06:	b084      	sub	sp, #16
 800eb08:	af00      	add	r7, sp, #0
 800eb0a:	6078      	str	r0, [r7, #4]
        TickType_t ulDelayMs = ( TickType_t ) tcpMAXIMUM_TCP_WAKEUP_TIME_MS;
 800eb0c:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800eb10:	60bb      	str	r3, [r7, #8]

        if( pxSocket->u.xTCP.eTCPState == eCONNECT_SYN )
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800eb18:	2b02      	cmp	r3, #2
 800eb1a:	d13d      	bne.n	800eb98 <prvTCPNextTimeout+0x94>
        {
            /* The socket is actively connecting to a peer. */
            if( pxSocket->u.xTCP.bits.bConnPrepared != pdFALSE_UNSIGNED )
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800eb22:	f003 0308 	and.w	r3, r3, #8
 800eb26:	b2db      	uxtb	r3, r3
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d01a      	beq.n	800eb62 <prvTCPNextTimeout+0x5e>
            {
                /* Ethernet address has been found, use progressive timeout for
                 * active connect(). */
                if( pxSocket->u.xTCP.ucRepCount < 3U )
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800eb32:	2b02      	cmp	r3, #2
 800eb34:	d811      	bhi.n	800eb5a <prvTCPNextTimeout+0x56>
                {
                    if( pxSocket->u.xTCP.ucRepCount == 0U )
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d102      	bne.n	800eb46 <prvTCPNextTimeout+0x42>
                    {
                        ulDelayMs = 0U;
 800eb40:	2300      	movs	r3, #0
 800eb42:	60bb      	str	r3, [r7, #8]
 800eb44:	e010      	b.n	800eb68 <prvTCPNextTimeout+0x64>
                    }
                    else
                    {
                        ulDelayMs = ( ( uint32_t ) 3000U ) << ( pxSocket->u.xTCP.ucRepCount - 1U );
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800eb4c:	3b01      	subs	r3, #1
 800eb4e:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800eb52:	fa02 f303 	lsl.w	r3, r2, r3
 800eb56:	60bb      	str	r3, [r7, #8]
 800eb58:	e006      	b.n	800eb68 <prvTCPNextTimeout+0x64>
                    }
                }
                else
                {
                    ulDelayMs = 11000U;
 800eb5a:	f642 23f8 	movw	r3, #11000	@ 0x2af8
 800eb5e:	60bb      	str	r3, [r7, #8]
 800eb60:	e002      	b.n	800eb68 <prvTCPNextTimeout+0x64>
                }
            }
            else
            {
                /* Still in the Resolution phase: check every half second. */
                ulDelayMs = 500U;
 800eb62:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800eb66:	60bb      	str	r3, [r7, #8]
            }

            FreeRTOS_debug_printf( ( "Connect[%xip:%u]: next timeout %u: %u ms\n",
                                     ( unsigned ) pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4, pxSocket->u.xTCP.usRemotePort,
                                     pxSocket->u.xTCP.ucRepCount, ( unsigned ) ulDelayMs ) );
            pxSocket->u.xTCP.usTimeout = ( uint16_t ) ipMS_TO_MIN_TICKS( ulDelayMs );
 800eb68:	68bb      	ldr	r3, [r7, #8]
 800eb6a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800eb6e:	fb02 f303 	mul.w	r3, r2, r3
 800eb72:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800eb76:	d30a      	bcc.n	800eb8e <prvTCPNextTimeout+0x8a>
 800eb78:	68bb      	ldr	r3, [r7, #8]
 800eb7a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800eb7e:	fb02 f303 	mul.w	r3, r2, r3
 800eb82:	4a23      	ldr	r2, [pc, #140]	@ (800ec10 <prvTCPNextTimeout+0x10c>)
 800eb84:	fba2 2303 	umull	r2, r3, r2, r3
 800eb88:	099b      	lsrs	r3, r3, #6
 800eb8a:	b29a      	uxth	r2, r3
 800eb8c:	e000      	b.n	800eb90 <prvTCPNextTimeout+0x8c>
 800eb8e:	2201      	movs	r2, #1
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
 800eb96:	e033      	b.n	800ec00 <prvTCPNextTimeout+0xfc>
        }
        else if( pxSocket->u.xTCP.usTimeout == 0U )
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d12e      	bne.n	800ec00 <prvTCPNextTimeout+0xfc>
        {
            /* Let the sliding window mechanism decide what time-out is appropriate. */
            BaseType_t xResult = xTCPWindowTxHasData( &pxSocket->u.xTCP.xTCPWindow, pxSocket->u.xTCP.ulWindowSize, &ulDelayMs );
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 800ebae:	f107 0208 	add.w	r2, r7, #8
 800ebb2:	4619      	mov	r1, r3
 800ebb4:	f003 f8b1 	bl	8011d1a <xTCPWindowTxHasData>
 800ebb8:	60f8      	str	r0, [r7, #12]

            if( ulDelayMs == 0U )
 800ebba:	68bb      	ldr	r3, [r7, #8]
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d108      	bne.n	800ebd2 <prvTCPNextTimeout+0xce>
            {
                if( xResult != ( BaseType_t ) 0 )
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d002      	beq.n	800ebcc <prvTCPNextTimeout+0xc8>
                {
                    ulDelayMs = 1U;
 800ebc6:	2301      	movs	r3, #1
 800ebc8:	60bb      	str	r3, [r7, #8]
 800ebca:	e002      	b.n	800ebd2 <prvTCPNextTimeout+0xce>
                }
                else
                {
                    ulDelayMs = tcpMAXIMUM_TCP_WAKEUP_TIME_MS;
 800ebcc:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800ebd0:	60bb      	str	r3, [r7, #8]
            else
            {
                /* ulDelayMs contains the time to wait before a re-transmission. */
            }

            pxSocket->u.xTCP.usTimeout = ( uint16_t ) ipMS_TO_MIN_TICKS( ulDelayMs ); /* LCOV_EXCL_BR_LINE ulDelayMs will not be smaller than 1 */
 800ebd2:	68bb      	ldr	r3, [r7, #8]
 800ebd4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ebd8:	fb02 f303 	mul.w	r3, r2, r3
 800ebdc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ebe0:	d30a      	bcc.n	800ebf8 <prvTCPNextTimeout+0xf4>
 800ebe2:	68bb      	ldr	r3, [r7, #8]
 800ebe4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ebe8:	fb02 f303 	mul.w	r3, r2, r3
 800ebec:	4a08      	ldr	r2, [pc, #32]	@ (800ec10 <prvTCPNextTimeout+0x10c>)
 800ebee:	fba2 2303 	umull	r2, r3, r2, r3
 800ebf2:	099b      	lsrs	r3, r3, #6
 800ebf4:	b29a      	uxth	r2, r3
 800ebf6:	e000      	b.n	800ebfa <prvTCPNextTimeout+0xf6>
 800ebf8:	2201      	movs	r2, #1
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
            /* field '.usTimeout' has already been set (by the
             * keep-alive/delayed-ACK mechanism). */
        }

        /* Return the number of clock ticks before the timer expires. */
        return ( TickType_t ) pxSocket->u.xTCP.usTimeout;
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
    }
 800ec06:	4618      	mov	r0, r3
 800ec08:	3710      	adds	r7, #16
 800ec0a:	46bd      	mov	sp, r7
 800ec0c:	bd80      	pop	{r7, pc}
 800ec0e:	bf00      	nop
 800ec10:	10624dd3 	.word	0x10624dd3

0800ec14 <xGetSourceAddrFromBuffer>:
 * @param[in] pucEthernetBuffer The Ethernet buffer from which the source address will be retrieved.
 *
 * @return IPv46_Address_t struct containing the source IP address.
 */
    static IPv46_Address_t xGetSourceAddrFromBuffer( const uint8_t * const pucEthernetBuffer )
    {
 800ec14:	b4b0      	push	{r4, r5, r7}
 800ec16:	b08b      	sub	sp, #44	@ 0x2c
 800ec18:	af00      	add	r7, sp, #0
 800ec1a:	6078      	str	r0, [r7, #4]
 800ec1c:	6039      	str	r1, [r7, #0]

        /* Map the buffer onto Ethernet Header struct for easy access to fields. */
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const EthernetHeader_t * pxHeader = ( ( const EthernetHeader_t * ) pucEthernetBuffer );
 800ec1e:	683b      	ldr	r3, [r7, #0]
 800ec20:	627b      	str	r3, [r7, #36]	@ 0x24

        if( pxHeader->usFrameType == ( uint16_t ) ipIPv6_FRAME_TYPE )
 800ec22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec24:	899b      	ldrh	r3, [r3, #12]
 800ec26:	b29b      	uxth	r3, r3
 800ec28:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 800ec2c:	4293      	cmp	r3, r2
 800ec2e:	d10e      	bne.n	800ec4e <xGetSourceAddrFromBuffer+0x3a>
        {
            /* Map the ethernet buffer onto the IPHeader_t struct for easy access to the fields. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const IPHeader_IPv6_t * const pxIPHeader_IPv6 = ( ( const IPHeader_IPv6_t * ) &( pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER ] ) );
 800ec30:	683b      	ldr	r3, [r7, #0]
 800ec32:	330e      	adds	r3, #14
 800ec34:	61fb      	str	r3, [r7, #28]
            xSourceAddr.xIs_IPv6 = pdTRUE;
 800ec36:	2301      	movs	r3, #1
 800ec38:	61bb      	str	r3, [r7, #24]
            ( void ) memcpy( xSourceAddr.xIPAddress.xIP_IPv6.ucBytes, pxIPHeader_IPv6->xSourceAddress.ucBytes, sizeof( IPv6_Address_t ) );
 800ec3a:	69fb      	ldr	r3, [r7, #28]
 800ec3c:	3308      	adds	r3, #8
 800ec3e:	f107 0408 	add.w	r4, r7, #8
 800ec42:	6818      	ldr	r0, [r3, #0]
 800ec44:	6859      	ldr	r1, [r3, #4]
 800ec46:	689a      	ldr	r2, [r3, #8]
 800ec48:	68db      	ldr	r3, [r3, #12]
 800ec4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ec4c:	e007      	b.n	800ec5e <xGetSourceAddrFromBuffer+0x4a>
        {
            /* Map the ethernet buffer onto the IPHeader_t struct for easy access to the fields. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const IPHeader_t * const pxIPHeader = ( ( const IPHeader_t * ) &( pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER ] ) );
 800ec4e:	683b      	ldr	r3, [r7, #0]
 800ec50:	330e      	adds	r3, #14
 800ec52:	623b      	str	r3, [r7, #32]
            xSourceAddr.xIs_IPv6 = pdFALSE;
 800ec54:	2300      	movs	r3, #0
 800ec56:	61bb      	str	r3, [r7, #24]
            xSourceAddr.xIPAddress.ulIP_IPv4 = FreeRTOS_htonl( pxIPHeader->ulSourceIPAddress );
 800ec58:	6a3b      	ldr	r3, [r7, #32]
 800ec5a:	68db      	ldr	r3, [r3, #12]
 800ec5c:	60bb      	str	r3, [r7, #8]
        }

        return xSourceAddr;
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	461d      	mov	r5, r3
 800ec62:	f107 0408 	add.w	r4, r7, #8
 800ec66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ec68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800ec6a:	6823      	ldr	r3, [r4, #0]
 800ec6c:	602b      	str	r3, [r5, #0]
    }
 800ec6e:	6878      	ldr	r0, [r7, #4]
 800ec70:	372c      	adds	r7, #44	@ 0x2c
 800ec72:	46bd      	mov	sp, r7
 800ec74:	bcb0      	pop	{r4, r5, r7}
 800ec76:	4770      	bx	lr

0800ec78 <xProcessReceivedTCPPacket>:
 *      prvTCPSendRepeated()
 *          prvTCPReturnPacket()        // Prepare for returning
 *          xNetworkInterfaceOutput()   // Sends data to the NIC
 */
    BaseType_t xProcessReceivedTCPPacket( NetworkBufferDescriptor_t * pxDescriptor )
    {
 800ec78:	b5b0      	push	{r4, r5, r7, lr}
 800ec7a:	b09a      	sub	sp, #104	@ 0x68
 800ec7c:	af04      	add	r7, sp, #16
 800ec7e:	6078      	str	r0, [r7, #4]
        BaseType_t xResult = pdPASS;
 800ec80:	2301      	movs	r3, #1
 800ec82:	657b      	str	r3, [r7, #84]	@ 0x54
        /* Function might modify the parameter. */
        NetworkBufferDescriptor_t * pxNetworkBuffer;
        size_t uxIPHeaderOffset;

        configASSERT( pxDescriptor != NULL );
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d10d      	bne.n	800eca6 <xProcessReceivedTCPPacket+0x2e>
	__asm volatile
 800ec8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec8e:	b672      	cpsid	i
 800ec90:	f383 8811 	msr	BASEPRI, r3
 800ec94:	f3bf 8f6f 	isb	sy
 800ec98:	f3bf 8f4f 	dsb	sy
 800ec9c:	b662      	cpsie	i
 800ec9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
 800eca0:	bf00      	nop
 800eca2:	bf00      	nop
 800eca4:	e7fd      	b.n	800eca2 <xProcessReceivedTCPPacket+0x2a>
        configASSERT( pxDescriptor->pucEthernetBuffer != NULL );
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d10d      	bne.n	800ecca <xProcessReceivedTCPPacket+0x52>
	__asm volatile
 800ecae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecb2:	b672      	cpsid	i
 800ecb4:	f383 8811 	msr	BASEPRI, r3
 800ecb8:	f3bf 8f6f 	isb	sy
 800ecbc:	f3bf 8f4f 	dsb	sy
 800ecc0:	b662      	cpsie	i
 800ecc2:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ecc4:	bf00      	nop
 800ecc6:	bf00      	nop
 800ecc8:	e7fd      	b.n	800ecc6 <xProcessReceivedTCPPacket+0x4e>

        pxNetworkBuffer = pxDescriptor;
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	623b      	str	r3, [r7, #32]
        uxIPHeaderOffset = ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer );
 800ecce:	6a3b      	ldr	r3, [r7, #32]
 800ecd0:	4618      	mov	r0, r3
 800ecd2:	f7fc f827 	bl	800ad24 <uxIPHeaderSizePacket>
 800ecd6:	4603      	mov	r3, r0
 800ecd8:	330e      	adds	r3, #14
 800ecda:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Check for a minimum packet size. */
        if( pxNetworkBuffer->xDataLength < ( uxIPHeaderOffset + ipSIZE_OF_TCP_HEADER ) )
 800ecdc:	6a3b      	ldr	r3, [r7, #32]
 800ecde:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ece0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ece2:	3314      	adds	r3, #20
 800ece4:	429a      	cmp	r2, r3
 800ece6:	d202      	bcs.n	800ecee <xProcessReceivedTCPPacket+0x76>
        {
            xResult = pdFAIL;
 800ece8:	2300      	movs	r3, #0
 800ecea:	657b      	str	r3, [r7, #84]	@ 0x54
 800ecec:	e14a      	b.n	800ef84 <xProcessReceivedTCPPacket+0x30c>
        {
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const TCPHeader_t * pxTCPHeader = ( ( const TCPHeader_t * )
                                                &( pxNetworkBuffer->pucEthernetBuffer[ uxIPHeaderOffset ] ) );
 800ecee:	6a3b      	ldr	r3, [r7, #32]
 800ecf0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            const TCPHeader_t * pxTCPHeader = ( ( const TCPHeader_t * )
 800ecf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ecf4:	4413      	add	r3, r2
 800ecf6:	64bb      	str	r3, [r7, #72]	@ 0x48

            const uint16_t ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800ecf8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ecfa:	7b5b      	ldrb	r3, [r3, #13]
 800ecfc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            const uint16_t usLocalPort = FreeRTOS_htons( pxTCPHeader->usDestinationPort );
 800ed00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ed02:	789a      	ldrb	r2, [r3, #2]
 800ed04:	78db      	ldrb	r3, [r3, #3]
 800ed06:	021b      	lsls	r3, r3, #8
 800ed08:	4313      	orrs	r3, r2
 800ed0a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            const uint16_t usRemotePort = FreeRTOS_htons( pxTCPHeader->usSourcePort );
 800ed0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ed10:	781a      	ldrb	r2, [r3, #0]
 800ed12:	785b      	ldrb	r3, [r3, #1]
 800ed14:	021b      	lsls	r3, r3, #8
 800ed16:	4313      	orrs	r3, r2
 800ed18:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            const IPv46_Address_t xRemoteIP = xGetSourceAddrFromBuffer( pxNetworkBuffer->pucEthernetBuffer );
 800ed1c:	6a3b      	ldr	r3, [r7, #32]
 800ed1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ed20:	f107 030c 	add.w	r3, r7, #12
 800ed24:	4611      	mov	r1, r2
 800ed26:	4618      	mov	r0, r3
 800ed28:	f7ff ff74 	bl	800ec14 <xGetSourceAddrFromBuffer>

            /* Find the destination socket, and if not found: return a socket listening to
             * the destination PORT. */
            FreeRTOS_Socket_t * pxSocket = pxTCPSocketLookup( 0U, usLocalPort, xRemoteIP, usRemotePort );
 800ed2c:	f8b7 5044 	ldrh.w	r5, [r7, #68]	@ 0x44
 800ed30:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800ed34:	9303      	str	r3, [sp, #12]
 800ed36:	466c      	mov	r4, sp
 800ed38:	f107 0314 	add.w	r3, r7, #20
 800ed3c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ed40:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ed44:	f107 030c 	add.w	r3, r7, #12
 800ed48:	cb0c      	ldmia	r3, {r2, r3}
 800ed4a:	4629      	mov	r1, r5
 800ed4c:	2000      	movs	r0, #0
 800ed4e:	f7fe fe2d 	bl	800d9ac <pxTCPSocketLookup>
 800ed52:	6538      	str	r0, [r7, #80]	@ 0x50

            if( ( pxSocket == NULL ) || ( prvTCPSocketIsActive( pxSocket->u.xTCP.eTCPState ) == pdFALSE ) )
 800ed54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d008      	beq.n	800ed6c <xProcessReceivedTCPPacket+0xf4>
 800ed5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ed5c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ed60:	4618      	mov	r0, r3
 800ed62:	f000 fbe4 	bl	800f52e <prvTCPSocketIsActive>
 800ed66:	4603      	mov	r3, r0
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	d112      	bne.n	800ed92 <xProcessReceivedTCPPacket+0x11a>
                 * the other party will get a ECONN error.  There are two exceptions:
                 * 1) A packet that already has the RST flag set.
                 * 2) A packet that only has the ACK flag set.
                 * A packet with only the ACK flag set might be the last ACK in
                 * a three-way hand-shake that closes a connection. */
                if( ( ( ucTCPFlags & tcpTCP_FLAG_CTRL ) != tcpTCP_FLAG_ACK ) &&
 800ed6c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ed70:	f003 031f 	and.w	r3, r3, #31
 800ed74:	2b10      	cmp	r3, #16
 800ed76:	d009      	beq.n	800ed8c <xProcessReceivedTCPPacket+0x114>
                    ( ( ucTCPFlags & tcpTCP_FLAG_RST ) == 0U ) )
 800ed78:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ed7c:	f003 0304 	and.w	r3, r3, #4
                if( ( ( ucTCPFlags & tcpTCP_FLAG_CTRL ) != tcpTCP_FLAG_ACK ) &&
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d103      	bne.n	800ed8c <xProcessReceivedTCPPacket+0x114>
                {
                    ( void ) prvTCPSendReset( pxNetworkBuffer );
 800ed84:	6a3b      	ldr	r3, [r7, #32]
 800ed86:	4618      	mov	r0, r3
 800ed88:	f001 ff7a 	bl	8010c80 <prvTCPSendReset>
                }

                /* The packet can't be handled. */
                xResult = pdFAIL;
 800ed8c:	2300      	movs	r3, #0
 800ed8e:	657b      	str	r3, [r7, #84]	@ 0x54
 800ed90:	e09c      	b.n	800eecc <xProcessReceivedTCPPacket+0x254>
            }
            else
            {
                pxSocket->u.xTCP.ucRepCount = 0U;
 800ed92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ed94:	2200      	movs	r2, #0
 800ed96:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

                if( pxSocket->u.xTCP.eTCPState == eTCP_LISTEN )
 800ed9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ed9c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800eda0:	2b01      	cmp	r3, #1
 800eda2:	d11e      	bne.n	800ede2 <xProcessReceivedTCPPacket+0x16a>
                {
                    /* The matching socket is in a listening state.  Test if the peer
                     * has set the SYN flag. */
                    if( ( ucTCPFlags & tcpTCP_FLAG_CTRL ) != tcpTCP_FLAG_SYN )
 800eda4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800eda8:	f003 031f 	and.w	r3, r3, #31
 800edac:	2b02      	cmp	r3, #2
 800edae:	d00c      	beq.n	800edca <xProcessReceivedTCPPacket+0x152>
                            FreeRTOS_debug_printf( ( "TCP: Server can't handle flags: %s from %u to port %u\n",
                                                     prvTCPFlagMeaning( ( UBaseType_t ) ucTCPFlags ), usRemotePort, usLocalPort ) );
                        }
                        #endif /* ipconfigHAS_DEBUG_PRINTF */

                        if( ( ucTCPFlags & tcpTCP_FLAG_RST ) == 0U )
 800edb0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800edb4:	f003 0304 	and.w	r3, r3, #4
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d103      	bne.n	800edc4 <xProcessReceivedTCPPacket+0x14c>
                        {
                            ( void ) prvTCPSendReset( pxNetworkBuffer );
 800edbc:	6a3b      	ldr	r3, [r7, #32]
 800edbe:	4618      	mov	r0, r3
 800edc0:	f001 ff5e 	bl	8010c80 <prvTCPSendReset>
                        }

                        xResult = pdFAIL;
 800edc4:	2300      	movs	r3, #0
 800edc6:	657b      	str	r3, [r7, #84]	@ 0x54
 800edc8:	e080      	b.n	800eecc <xProcessReceivedTCPPacket+0x254>
                    else
                    {
                        /* prvHandleListen() will either return a newly created socket
                         * (if bReuseSocket is false), otherwise it returns the current
                         * socket which will later get connected. */
                        pxSocket = prvHandleListen( pxSocket, pxNetworkBuffer );
 800edca:	6a3b      	ldr	r3, [r7, #32]
 800edcc:	4619      	mov	r1, r3
 800edce:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800edd0:	f000 ffd2 	bl	800fd78 <prvHandleListen>
 800edd4:	6538      	str	r0, [r7, #80]	@ 0x50

                        if( pxSocket == NULL )
 800edd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d177      	bne.n	800eecc <xProcessReceivedTCPPacket+0x254>
                        {
                            xResult = pdFAIL;
 800eddc:	2300      	movs	r3, #0
 800edde:	657b      	str	r3, [r7, #84]	@ 0x54
 800ede0:	e074      	b.n	800eecc <xProcessReceivedTCPPacket+0x254>
                } /* if( pxSocket->u.xTCP.eTCPState == eTCP_LISTEN ). */
                else
                {
                    /* This is not a socket in listening mode. Check for the RST
                     * flag. */
                    if( ( ucTCPFlags & tcpTCP_FLAG_RST ) != 0U )
 800ede2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ede6:	f003 0304 	and.w	r3, r3, #4
 800edea:	2b00      	cmp	r3, #0
 800edec:	d046      	beq.n	800ee7c <xProcessReceivedTCPPacket+0x204>
                    {
                        FreeRTOS_debug_printf( ( "TCP: RST received from %u for %u\n", usRemotePort, usLocalPort ) );

                        /* Implement https://tools.ietf.org/html/rfc5961#section-3.2. */
                        if( pxSocket->u.xTCP.eTCPState == eCONNECT_SYN )
 800edee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800edf0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800edf4:	2b02      	cmp	r3, #2
 800edf6:	d10e      	bne.n	800ee16 <xProcessReceivedTCPPacket+0x19e>
                        {
                            const uint32_t ulAckNumber = FreeRTOS_ntohl( pxTCPHeader->ulAckNr );
 800edf8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800edfa:	689b      	ldr	r3, [r3, #8]
 800edfc:	637b      	str	r3, [r7, #52]	@ 0x34

                            /* Per the above RFC, "In the SYN-SENT state ... the RST is
                             * acceptable if the ACK field acknowledges the SYN." */
                            if( ulAckNumber == ( pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber + 1U ) )
 800edfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ee00:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800ee04:	3301      	adds	r3, #1
 800ee06:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ee08:	429a      	cmp	r2, r3
 800ee0a:	d134      	bne.n	800ee76 <xProcessReceivedTCPPacket+0x1fe>
                            {
                                vTCPStateChange( pxSocket, eCLOSED );
 800ee0c:	2100      	movs	r1, #0
 800ee0e:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ee10:	f7ff fcfe 	bl	800e810 <vTCPStateChange>
 800ee14:	e02f      	b.n	800ee76 <xProcessReceivedTCPPacket+0x1fe>
                            }
                        }
                        else
                        {
                            const uint32_t ulSequenceNumber = FreeRTOS_ntohl( pxTCPHeader->ulSequenceNumber );
 800ee16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ee18:	685b      	ldr	r3, [r3, #4]
 800ee1a:	63bb      	str	r3, [r7, #56]	@ 0x38

                            /* Check whether the packet matches the next expected sequence number. */
                            if( ulSequenceNumber == pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber )
 800ee1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ee1e:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800ee22:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ee24:	429a      	cmp	r2, r3
 800ee26:	d104      	bne.n	800ee32 <xProcessReceivedTCPPacket+0x1ba>
                            {
                                vTCPStateChange( pxSocket, eCLOSED );
 800ee28:	2100      	movs	r1, #0
 800ee2a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ee2c:	f7ff fcf0 	bl	800e810 <vTCPStateChange>
 800ee30:	e021      	b.n	800ee76 <xProcessReceivedTCPPacket+0x1fe>
                            }
                            /* Otherwise, check whether the packet is within the receive window. */
                            else if( ( xSequenceGreaterThan( ulSequenceNumber, pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber ) != pdFALSE ) &&
 800ee32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ee34:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800ee38:	4619      	mov	r1, r3
 800ee3a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ee3c:	f002 fa15 	bl	801126a <xSequenceGreaterThan>
 800ee40:	4603      	mov	r3, r0
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d017      	beq.n	800ee76 <xProcessReceivedTCPPacket+0x1fe>
                                     ( xSequenceLessThan( ulSequenceNumber, pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber +
 800ee46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ee48:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
                                                          pxSocket->u.xTCP.xTCPWindow.xSize.ulRxWindowLength ) != pdFALSE ) )
 800ee4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ee4e:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
                                     ( xSequenceLessThan( ulSequenceNumber, pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber +
 800ee52:	4413      	add	r3, r2
 800ee54:	4619      	mov	r1, r3
 800ee56:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ee58:	f002 f9f1 	bl	801123e <xSequenceLessThan>
 800ee5c:	4603      	mov	r3, r0
                            else if( ( xSequenceGreaterThan( ulSequenceNumber, pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber ) != pdFALSE ) &&
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d009      	beq.n	800ee76 <xProcessReceivedTCPPacket+0x1fe>
                            {
                                /* Send a challenge ACK. */
                                ( void ) prvTCPSendChallengeAck( pxNetworkBuffer, pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber,
 800ee62:	6a38      	ldr	r0, [r7, #32]
 800ee64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ee66:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 800ee6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ee6c:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800ee70:	461a      	mov	r2, r3
 800ee72:	f001 fee7 	bl	8010c44 <prvTCPSendChallengeAck>
                                /* Nothing. */
                            }
                        }

                        /* Otherwise, do nothing. In any case, the packet cannot be handled. */
                        xResult = pdFAIL;
 800ee76:	2300      	movs	r3, #0
 800ee78:	657b      	str	r3, [r7, #84]	@ 0x54
 800ee7a:	e027      	b.n	800eecc <xProcessReceivedTCPPacket+0x254>
                    }
                    /* Check whether there is a pure SYN amongst the TCP flags while the connection is established. */
                    else if( ( ( ucTCPFlags & tcpTCP_FLAG_CTRL ) == tcpTCP_FLAG_SYN ) && ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) )
 800ee7c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ee80:	f003 031f 	and.w	r3, r3, #31
 800ee84:	2b02      	cmp	r3, #2
 800ee86:	d107      	bne.n	800ee98 <xProcessReceivedTCPPacket+0x220>
 800ee88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ee8a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ee8e:	2b04      	cmp	r3, #4
 800ee90:	d902      	bls.n	800ee98 <xProcessReceivedTCPPacket+0x220>
                    {
                        /* SYN flag while this socket is already connected. */
                        FreeRTOS_debug_printf( ( "TCP: SYN unexpected from %u\n", usRemotePort ) );

                        /* The packet cannot be handled. */
                        xResult = pdFAIL;
 800ee92:	2300      	movs	r3, #0
 800ee94:	657b      	str	r3, [r7, #84]	@ 0x54
 800ee96:	e019      	b.n	800eecc <xProcessReceivedTCPPacket+0x254>
                    else
                    {
                        /* Update the copy of the TCP header only (skipping eth and IP
                         * headers).  It might be used later on, whenever data must be sent
                         * to the peer. */
                        const size_t uxOffset = ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket );
 800ee98:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ee9a:	f7fb ff5d 	bl	800ad58 <uxIPHeaderSizeSocket>
 800ee9e:	4603      	mov	r3, r0
 800eea0:	330e      	adds	r3, #14
 800eea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
                        ( void ) memcpy( ( void * ) ( &( pxSocket->u.xTCP.xPacket.u.ucLastPacket[ uxOffset ] ) ),
 800eea4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eea6:	33a8      	adds	r3, #168	@ 0xa8
 800eea8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800eeaa:	4413      	add	r3, r2
 800eeac:	1d98      	adds	r0, r3, #6
                                         ( const void * ) ( &( pxNetworkBuffer->pucEthernetBuffer[ uxOffset ] ) ),
 800eeae:	6a3b      	ldr	r3, [r7, #32]
 800eeb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800eeb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eeb4:	4413      	add	r3, r2
                        ( void ) memcpy( ( void * ) ( &( pxSocket->u.xTCP.xPacket.u.ucLastPacket[ uxOffset ] ) ),
 800eeb6:	2214      	movs	r2, #20
 800eeb8:	4619      	mov	r1, r3
 800eeba:	f009 fe8e 	bl	8018bda <memcpy>
                                         ipSIZE_OF_TCP_HEADER );
                        /* Clear flags that are set by the peer, and set the ACK flag. */
                        pxSocket->u.xTCP.xPacket.u.ucLastPacket[ uxOffset + ipTCP_FLAGS_OFFSET ] = tcpTCP_FLAG_ACK;
 800eebe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eec0:	330d      	adds	r3, #13
 800eec2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800eec4:	4413      	add	r3, r2
 800eec6:	2210      	movs	r2, #16
 800eec8:	f883 20ae 	strb.w	r2, [r3, #174]	@ 0xae
                    }
                }
            }

            if( xResult != pdFAIL )
 800eecc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eece:	2b00      	cmp	r3, #0
 800eed0:	d058      	beq.n	800ef84 <xProcessReceivedTCPPacket+0x30c>
            {
                uint16_t usWindow;

                /* pxSocket is not NULL when xResult != pdFAIL. */
                configASSERT( pxSocket != NULL ); /* LCOV_EXCL_LINE ,this branch will not be hit*/
 800eed2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d10d      	bne.n	800eef4 <xProcessReceivedTCPPacket+0x27c>
	__asm volatile
 800eed8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eedc:	b672      	cpsid	i
 800eede:	f383 8811 	msr	BASEPRI, r3
 800eee2:	f3bf 8f6f 	isb	sy
 800eee6:	f3bf 8f4f 	dsb	sy
 800eeea:	b662      	cpsie	i
 800eeec:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800eeee:	bf00      	nop
 800eef0:	bf00      	nop
 800eef2:	e7fd      	b.n	800eef0 <xProcessReceivedTCPPacket+0x278>

                /* Touch the alive timers because we received a message for this
                 * socket. */
                prvTCPTouchSocket( pxSocket );
 800eef4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800eef6:	f7ff fc2d 	bl	800e754 <prvTCPTouchSocket>
                /* _HT_ : if we're in the SYN phase, and peer does not send a MSS option,
                 * then we MUST assume an MSS size of 536 bytes for backward compatibility. */

                /* When there are no TCP options, the TCP offset equals 20 bytes, which is stored as
                 * the number 5 (words) in the higher nibble of the TCP-offset byte. */
                if( ( pxTCPHeader->ucTCPOffset & tcpTCP_OFFSET_LENGTH_BITS ) > tcpTCP_OFFSET_STANDARD_LENGTH )
 800eefa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eefc:	7b1b      	ldrb	r3, [r3, #12]
 800eefe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ef02:	2b50      	cmp	r3, #80	@ 0x50
 800ef04:	d905      	bls.n	800ef12 <xProcessReceivedTCPPacket+0x29a>
                {
                    xResult = prvCheckOptions( pxSocket, pxNetworkBuffer );
 800ef06:	6a3b      	ldr	r3, [r7, #32]
 800ef08:	4619      	mov	r1, r3
 800ef0a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ef0c:	f000 f87e 	bl	800f00c <prvCheckOptions>
 800ef10:	6578      	str	r0, [r7, #84]	@ 0x54
                }

                if( xResult != pdFAIL )
 800ef12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d035      	beq.n	800ef84 <xProcessReceivedTCPPacket+0x30c>
                {
                    usWindow = FreeRTOS_ntohs( pxTCPHeader->usWindow );
 800ef18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ef1a:	7b9a      	ldrb	r2, [r3, #14]
 800ef1c:	7bdb      	ldrb	r3, [r3, #15]
 800ef1e:	021b      	lsls	r3, r3, #8
 800ef20:	4313      	orrs	r3, r2
 800ef22:	867b      	strh	r3, [r7, #50]	@ 0x32
                    pxSocket->u.xTCP.ulWindowSize = ( uint32_t ) usWindow;
 800ef24:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800ef26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ef28:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
                    #if ( ipconfigUSE_TCP_WIN == 1 )
                    {
                        /* rfc1323 : The Window field in a SYN (i.e., a <SYN> or <SYN,ACK>)
                         * segment itself is never scaled. */
                        if( ( ucTCPFlags & ( uint8_t ) tcpTCP_FLAG_SYN ) == 0U )
 800ef2c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ef30:	f003 0302 	and.w	r3, r3, #2
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d10a      	bne.n	800ef4e <xProcessReceivedTCPPacket+0x2d6>
                        {
                            pxSocket->u.xTCP.ulWindowSize =
                                ( pxSocket->u.xTCP.ulWindowSize << pxSocket->u.xTCP.ucPeerWinScaleFactor );
 800ef38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ef3a:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 800ef3e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ef40:	f892 210a 	ldrb.w	r2, [r2, #266]	@ 0x10a
 800ef44:	fa03 f202 	lsl.w	r2, r3, r2
                            pxSocket->u.xTCP.ulWindowSize =
 800ef48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ef4a:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
                    }
                    #endif /* ipconfigUSE_TCP_WIN */

                    /* In prvTCPHandleState() the incoming messages will be handled
                     * depending on the current state of the connection. */
                    if( prvTCPHandleState( pxSocket, &pxNetworkBuffer ) > 0 )
 800ef4e:	f107 0320 	add.w	r3, r7, #32
 800ef52:	4619      	mov	r1, r3
 800ef54:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ef56:	f000 fdf7 	bl	800fb48 <prvTCPHandleState>
 800ef5a:	4603      	mov	r3, r0
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	dd05      	ble.n	800ef6c <xProcessReceivedTCPPacket+0x2f4>
                    {
                        /* prvTCPHandleState() has sent a message, see if there are more to
                         * be transmitted. */
                        #if ( ipconfigUSE_TCP_WIN == 1 )
                        {
                            ( void ) prvTCPSendRepeated( pxSocket, &pxNetworkBuffer );
 800ef60:	f107 0320 	add.w	r3, r7, #32
 800ef64:	4619      	mov	r1, r3
 800ef66:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ef68:	f001 f905 	bl	8010176 <prvTCPSendRepeated>
                        }
                        #endif /* ipconfigUSE_TCP_WIN */
                    }

                    if( pxNetworkBuffer != NULL )
 800ef6c:	6a3b      	ldr	r3, [r7, #32]
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d005      	beq.n	800ef7e <xProcessReceivedTCPPacket+0x306>
                    {
                        /* We must check if the buffer is unequal to NULL, because the
                         * socket might keep a reference to it in case a delayed ACK must be
                         * sent. */
                        vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800ef72:	6a3b      	ldr	r3, [r7, #32]
 800ef74:	4618      	mov	r0, r3
 800ef76:	f003 fd19 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
                        #ifndef _lint
                            /* Clear pointers that are freed. */
                            pxNetworkBuffer = NULL;
 800ef7a:	2300      	movs	r3, #0
 800ef7c:	623b      	str	r3, [r7, #32]
                        #endif
                    }

                    /* And finally, calculate when this socket wants to be woken up. */
                    ( void ) prvTCPNextTimeout( pxSocket );
 800ef7e:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ef80:	f7ff fdc0 	bl	800eb04 <prvTCPNextTimeout>
                }
            }
        }

        /* pdPASS being returned means the buffer has been consumed. */
        return xResult;
 800ef84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
    }
 800ef86:	4618      	mov	r0, r3
 800ef88:	3758      	adds	r7, #88	@ 0x58
 800ef8a:	46bd      	mov	sp, r7
 800ef8c:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800ef90 <xTCPCheckNewClient>:
 * @param[in] pxSocket The socket for which the bound socket list will be iterated.
 *
 * @return if there is a new client, then pdTRUE is returned or else, pdFALSE.
 */
    BaseType_t xTCPCheckNewClient( FreeRTOS_Socket_t * pxSocket )
    {
 800ef90:	b480      	push	{r7}
 800ef92:	b089      	sub	sp, #36	@ 0x24
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	6078      	str	r0, [r7, #4]
        TickType_t uxLocalPort = ( TickType_t ) FreeRTOS_htons( pxSocket->usLocalPort );
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800ef9c:	617b      	str	r3, [r7, #20]
        const ListItem_t * pxIterator;
        FreeRTOS_Socket_t * pxFound;
        BaseType_t xResult = pdFALSE;
 800ef9e:	2300      	movs	r3, #0
 800efa0:	61bb      	str	r3, [r7, #24]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxEndTCP = ( ( const ListItem_t * ) &( xBoundTCPSocketsList.xListEnd ) );
 800efa2:	4b18      	ldr	r3, [pc, #96]	@ (800f004 <xTCPCheckNewClient+0x74>)
 800efa4:	613b      	str	r3, [r7, #16]

        /* Here xBoundTCPSocketsList can be accessed safely IP-task is the only one
         * who has access. */
        for( pxIterator = ( const ListItem_t * ) listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800efa6:	4b18      	ldr	r3, [pc, #96]	@ (800f008 <xTCPCheckNewClient+0x78>)
 800efa8:	68db      	ldr	r3, [r3, #12]
 800efaa:	61fb      	str	r3, [r7, #28]
 800efac:	e01e      	b.n	800efec <xTCPCheckNewClient+0x5c>
             pxIterator != pxEndTCP;
             pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
        {
            if( listGET_LIST_ITEM_VALUE( pxIterator ) == ( configLIST_VOLATILE TickType_t ) uxLocalPort )
 800efae:	69fb      	ldr	r3, [r7, #28]
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	697a      	ldr	r2, [r7, #20]
 800efb4:	429a      	cmp	r2, r3
 800efb6:	d116      	bne.n	800efe6 <xTCPCheckNewClient+0x56>
            {
                pxFound = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800efb8:	69fb      	ldr	r3, [r7, #28]
 800efba:	68db      	ldr	r3, [r3, #12]
 800efbc:	60fb      	str	r3, [r7, #12]

                if( ( pxFound->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP ) && ( pxFound->u.xTCP.bits.bPassAccept != pdFALSE_UNSIGNED ) )
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800efc4:	2b06      	cmp	r3, #6
 800efc6:	d10e      	bne.n	800efe6 <xTCPCheckNewClient+0x56>
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800efce:	f003 0302 	and.w	r3, r3, #2
 800efd2:	b2db      	uxtb	r3, r3
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d006      	beq.n	800efe6 <xTCPCheckNewClient+0x56>
                {
                    pxSocket->u.xTCP.pxPeerSocket = pxFound;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	68fa      	ldr	r2, [r7, #12]
 800efdc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                    FreeRTOS_debug_printf( ( "xTCPCheckNewClient[0]: client on port %u\n", pxSocket->usLocalPort ) );
                    xResult = pdTRUE;
 800efe0:	2301      	movs	r3, #1
 800efe2:	61bb      	str	r3, [r7, #24]
                    break;
 800efe4:	e006      	b.n	800eff4 <xTCPCheckNewClient+0x64>
             pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
 800efe6:	69fb      	ldr	r3, [r7, #28]
 800efe8:	685b      	ldr	r3, [r3, #4]
 800efea:	61fb      	str	r3, [r7, #28]
             pxIterator != pxEndTCP;
 800efec:	69fa      	ldr	r2, [r7, #28]
 800efee:	693b      	ldr	r3, [r7, #16]
 800eff0:	429a      	cmp	r2, r3
 800eff2:	d1dc      	bne.n	800efae <xTCPCheckNewClient+0x1e>
                }
            }
        }

        return xResult;
 800eff4:	69bb      	ldr	r3, [r7, #24]
    }
 800eff6:	4618      	mov	r0, r3
 800eff8:	3724      	adds	r7, #36	@ 0x24
 800effa:	46bd      	mov	sp, r7
 800effc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f000:	4770      	bx	lr
 800f002:	bf00      	nop
 800f004:	200025fc 	.word	0x200025fc
 800f008:	200025f4 	.word	0x200025f4

0800f00c <prvCheckOptions>:
 *       ((pxTCPHeader->ucTCPOffset & 0xf0) > 0x50), meaning that
 *       the TP header is longer than the usual 20 (5 x 4) bytes.
 */
    BaseType_t prvCheckOptions( FreeRTOS_Socket_t * pxSocket,
                                const NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 800f00c:	b580      	push	{r7, lr}
 800f00e:	b08c      	sub	sp, #48	@ 0x30
 800f010:	af00      	add	r7, sp, #0
 800f012:	6078      	str	r0, [r7, #4]
 800f014:	6039      	str	r1, [r7, #0]
        size_t uxTCPHeaderOffset = ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer );
 800f016:	6838      	ldr	r0, [r7, #0]
 800f018:	f7fb fe84 	bl	800ad24 <uxIPHeaderSizePacket>
 800f01c:	4603      	mov	r3, r0
 800f01e:	330e      	adds	r3, #14
 800f020:	61fb      	str	r3, [r7, #28]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                        &( pxNetworkBuffer->pucEthernetBuffer[ uxTCPHeaderOffset ] ) );
 800f022:	683b      	ldr	r3, [r7, #0]
 800f024:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800f026:	69fb      	ldr	r3, [r7, #28]
 800f028:	4413      	add	r3, r2
 800f02a:	61bb      	str	r3, [r7, #24]
        const TCPHeader_t * pxTCPHeader;
        const uint8_t * pucPtr;
        BaseType_t xHasSYNFlag;
        BaseType_t xReturn = pdPASS;
 800f02c:	2301      	movs	r3, #1
 800f02e:	627b      	str	r3, [r7, #36]	@ 0x24
        /* Offset in the network packet where the first option byte is stored. */
        size_t uxOptionOffset = uxTCPHeaderOffset + ipSIZE_OF_TCP_HEADER;
 800f030:	69fb      	ldr	r3, [r7, #28]
 800f032:	3314      	adds	r3, #20
 800f034:	617b      	str	r3, [r7, #20]
        size_t uxOptionsLength;
        int32_t lResult;
        uint8_t ucLength;

        pxTCPHeader = &( pxProtocolHeaders->xTCPHeader );
 800f036:	69bb      	ldr	r3, [r7, #24]
 800f038:	613b      	str	r3, [r7, #16]


        /* A character pointer to iterate through the option data */
        pucPtr = pxTCPHeader->ucOptdata;
 800f03a:	693b      	ldr	r3, [r7, #16]
 800f03c:	3314      	adds	r3, #20
 800f03e:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if( pxTCPHeader->ucTCPOffset <= ( 5U << 4U ) )
 800f040:	693b      	ldr	r3, [r7, #16]
 800f042:	7b1b      	ldrb	r3, [r3, #12]
 800f044:	2b50      	cmp	r3, #80	@ 0x50
 800f046:	d93f      	bls.n	800f0c8 <prvCheckOptions+0xbc>
        {
            /* Avoid integer underflow in computation of ucLength. */
        }
        else
        {
            ucLength = ( uint8_t ) ( ( ( pxTCPHeader->ucTCPOffset >> 4U ) - 5U ) << 2U );
 800f048:	693b      	ldr	r3, [r7, #16]
 800f04a:	7b1b      	ldrb	r3, [r3, #12]
 800f04c:	091b      	lsrs	r3, r3, #4
 800f04e:	b2db      	uxtb	r3, r3
 800f050:	3b05      	subs	r3, #5
 800f052:	b2db      	uxtb	r3, r3
 800f054:	009b      	lsls	r3, r3, #2
 800f056:	73fb      	strb	r3, [r7, #15]
            uxOptionsLength = ( size_t ) ucLength;
 800f058:	7bfb      	ldrb	r3, [r7, #15]
 800f05a:	623b      	str	r3, [r7, #32]

            if( pxNetworkBuffer->xDataLength > uxOptionOffset )
 800f05c:	683b      	ldr	r3, [r7, #0]
 800f05e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f060:	697a      	ldr	r2, [r7, #20]
 800f062:	429a      	cmp	r2, r3
 800f064:	d230      	bcs.n	800f0c8 <prvCheckOptions+0xbc>
            {
                /* Validate options size calculation. */
                if( uxOptionsLength <= ( pxNetworkBuffer->xDataLength - uxOptionOffset ) )
 800f066:	683b      	ldr	r3, [r7, #0]
 800f068:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800f06a:	697b      	ldr	r3, [r7, #20]
 800f06c:	1ad3      	subs	r3, r2, r3
 800f06e:	6a3a      	ldr	r2, [r7, #32]
 800f070:	429a      	cmp	r2, r3
 800f072:	d829      	bhi.n	800f0c8 <prvCheckOptions+0xbc>
                {
                    if( ( pxTCPHeader->ucTCPFlags & tcpTCP_FLAG_SYN ) != ( uint8_t ) 0U )
 800f074:	693b      	ldr	r3, [r7, #16]
 800f076:	7b5b      	ldrb	r3, [r3, #13]
 800f078:	f003 0302 	and.w	r3, r3, #2
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d002      	beq.n	800f086 <prvCheckOptions+0x7a>
                    {
                        xHasSYNFlag = pdTRUE;
 800f080:	2301      	movs	r3, #1
 800f082:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f084:	e001      	b.n	800f08a <prvCheckOptions+0x7e>
                    }
                    else
                    {
                        xHasSYNFlag = pdFALSE;
 800f086:	2300      	movs	r3, #0
 800f088:	62bb      	str	r3, [r7, #40]	@ 0x28

                    /* The length check is only necessary in case the option data are
                     *  corrupted, we don't like to run into invalid memory and crash. */
                    for( ; ; )
                    {
                        if( uxOptionsLength == 0U )
 800f08a:	6a3b      	ldr	r3, [r7, #32]
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	d018      	beq.n	800f0c2 <prvCheckOptions+0xb6>
                        {
                            /* coverity[break_stmt] : Break statement terminating the loop */
                            break;
                        }

                        lResult = prvSingleStepTCPHeaderOptions( pucPtr, uxOptionsLength, pxSocket, xHasSYNFlag );
 800f090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f092:	687a      	ldr	r2, [r7, #4]
 800f094:	6a39      	ldr	r1, [r7, #32]
 800f096:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f098:	f000 f81b 	bl	800f0d2 <prvSingleStepTCPHeaderOptions>
 800f09c:	60b8      	str	r0, [r7, #8]

                        if( lResult < 0 )
 800f09e:	68bb      	ldr	r3, [r7, #8]
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	da02      	bge.n	800f0aa <prvCheckOptions+0x9e>
                        {
                            xReturn = pdFAIL;
 800f0a4:	2300      	movs	r3, #0
 800f0a6:	627b      	str	r3, [r7, #36]	@ 0x24
                            break;
 800f0a8:	e00e      	b.n	800f0c8 <prvCheckOptions+0xbc>
                        }

                        if( lResult == 0 )
 800f0aa:	68bb      	ldr	r3, [r7, #8]
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d00a      	beq.n	800f0c6 <prvCheckOptions+0xba>
                        {
                            break;
                        }

                        uxOptionsLength -= ( size_t ) lResult;
 800f0b0:	68bb      	ldr	r3, [r7, #8]
 800f0b2:	6a3a      	ldr	r2, [r7, #32]
 800f0b4:	1ad3      	subs	r3, r2, r3
 800f0b6:	623b      	str	r3, [r7, #32]
                        pucPtr = &( pucPtr[ lResult ] );
 800f0b8:	68bb      	ldr	r3, [r7, #8]
 800f0ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f0bc:	4413      	add	r3, r2
 800f0be:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        if( uxOptionsLength == 0U )
 800f0c0:	e7e3      	b.n	800f08a <prvCheckOptions+0x7e>
                            break;
 800f0c2:	bf00      	nop
 800f0c4:	e000      	b.n	800f0c8 <prvCheckOptions+0xbc>
                            break;
 800f0c6:	bf00      	nop
                    }
                }
            }
        }

        return xReturn;
 800f0c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	3730      	adds	r7, #48	@ 0x30
 800f0ce:	46bd      	mov	sp, r7
 800f0d0:	bd80      	pop	{r7, pc}

0800f0d2 <prvSingleStepTCPHeaderOptions>:
 */
    static int32_t prvSingleStepTCPHeaderOptions( const uint8_t * const pucPtr,
                                                  size_t uxTotalLength,
                                                  FreeRTOS_Socket_t * const pxSocket,
                                                  BaseType_t xHasSYNFlag )
    {
 800f0d2:	b580      	push	{r7, lr}
 800f0d4:	b08a      	sub	sp, #40	@ 0x28
 800f0d6:	af00      	add	r7, sp, #0
 800f0d8:	60f8      	str	r0, [r7, #12]
 800f0da:	60b9      	str	r1, [r7, #8]
 800f0dc:	607a      	str	r2, [r7, #4]
 800f0de:	603b      	str	r3, [r7, #0]
        UBaseType_t uxNewMSS;
        size_t uxRemainingOptionsBytes = uxTotalLength;
 800f0e0:	68bb      	ldr	r3, [r7, #8]
 800f0e2:	617b      	str	r3, [r7, #20]
        uint8_t ucLen;
        int32_t lIndex = 0;
 800f0e4:	2300      	movs	r3, #0
 800f0e6:	61fb      	str	r3, [r7, #28]
        TCPWindow_t * pxTCPWindow = &( pxSocket->u.xTCP.xTCPWindow );
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800f0ee:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800f0f0:	2300      	movs	r3, #0
 800f0f2:	61bb      	str	r3, [r7, #24]

        if( pucPtr[ 0U ] == tcpTCP_OPT_END )
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	781b      	ldrb	r3, [r3, #0]
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d102      	bne.n	800f102 <prvSingleStepTCPHeaderOptions+0x30>
        {
            /* End of options. */
            lIndex = 0;
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	61fb      	str	r3, [r7, #28]
 800f100:	e0cc      	b.n	800f29c <prvSingleStepTCPHeaderOptions+0x1ca>
        }
        else if( pucPtr[ 0U ] == tcpTCP_OPT_NOOP )
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	781b      	ldrb	r3, [r3, #0]
 800f106:	2b01      	cmp	r3, #1
 800f108:	d102      	bne.n	800f110 <prvSingleStepTCPHeaderOptions+0x3e>
        {
            /* NOP option, inserted to make the length a multiple of 4. */
            lIndex = 1;
 800f10a:	2301      	movs	r3, #1
 800f10c:	61fb      	str	r3, [r7, #28]
 800f10e:	e0c5      	b.n	800f29c <prvSingleStepTCPHeaderOptions+0x1ca>
        }
        else if( uxRemainingOptionsBytes < 2U )
 800f110:	697b      	ldr	r3, [r7, #20]
 800f112:	2b01      	cmp	r3, #1
 800f114:	d803      	bhi.n	800f11e <prvSingleStepTCPHeaderOptions+0x4c>
        {
            /* Any other well-formed option must be at least two bytes: the option
             * type byte followed by a length byte. */
            lIndex = -1;
 800f116:	f04f 33ff 	mov.w	r3, #4294967295
 800f11a:	61fb      	str	r3, [r7, #28]
 800f11c:	e0be      	b.n	800f29c <prvSingleStepTCPHeaderOptions+0x1ca>
        }

        #if ( ipconfigUSE_TCP_WIN != 0 )
            else if( pucPtr[ 0 ] == tcpTCP_OPT_WSOPT )
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	781b      	ldrb	r3, [r3, #0]
 800f122:	2b03      	cmp	r3, #3
 800f124:	d128      	bne.n	800f178 <prvSingleStepTCPHeaderOptions+0xa6>
            {
                /* The TCP Window Scale Option. */
                /* Confirm that the option fits in the remaining buffer space. */
                if( ( uxRemainingOptionsBytes < tcpTCP_OPT_WSOPT_LEN ) || ( pucPtr[ 1 ] != tcpTCP_OPT_WSOPT_LEN ) )
 800f126:	697b      	ldr	r3, [r7, #20]
 800f128:	2b02      	cmp	r3, #2
 800f12a:	d904      	bls.n	800f136 <prvSingleStepTCPHeaderOptions+0x64>
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	3301      	adds	r3, #1
 800f130:	781b      	ldrb	r3, [r3, #0]
 800f132:	2b03      	cmp	r3, #3
 800f134:	d003      	beq.n	800f13e <prvSingleStepTCPHeaderOptions+0x6c>
                {
                    lIndex = -1;
 800f136:	f04f 33ff 	mov.w	r3, #4294967295
 800f13a:	61fb      	str	r3, [r7, #28]
 800f13c:	e0ae      	b.n	800f29c <prvSingleStepTCPHeaderOptions+0x1ca>
                }
                else
                {
                    /* Option is only valid in SYN phase. */
                    if( xHasSYNFlag != 0 )
 800f13e:	683b      	ldr	r3, [r7, #0]
 800f140:	2b00      	cmp	r3, #0
 800f142:	d016      	beq.n	800f172 <prvSingleStepTCPHeaderOptions+0xa0>
                    {
                        /* From RFC7323 - section 2.3, we should limit the WSopt not larger than 14. */
                        if( pucPtr[ 2 ] > tcpTCP_OPT_WSOPT_MAXIMUM_VALUE )
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	3302      	adds	r3, #2
 800f148:	781b      	ldrb	r3, [r3, #0]
 800f14a:	2b0e      	cmp	r3, #14
 800f14c:	d904      	bls.n	800f158 <prvSingleStepTCPHeaderOptions+0x86>
                        {
                            FreeRTOS_debug_printf( ( "The WSopt(%u) from SYN packet is larger than maximum value.", pucPtr[ 2 ] ) );
                            pxSocket->u.xTCP.ucPeerWinScaleFactor = tcpTCP_OPT_WSOPT_MAXIMUM_VALUE;
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	220e      	movs	r2, #14
 800f152:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
 800f156:	e005      	b.n	800f164 <prvSingleStepTCPHeaderOptions+0x92>
                        }
                        else
                        {
                            pxSocket->u.xTCP.ucPeerWinScaleFactor = pucPtr[ 2 ];
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	3302      	adds	r3, #2
 800f15c:	781a      	ldrb	r2, [r3, #0]
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
                        }

                        pxSocket->u.xTCP.bits.bWinScaling = pdTRUE_UNSIGNED;
 800f164:	687a      	ldr	r2, [r7, #4]
 800f166:	f892 306e 	ldrb.w	r3, [r2, #110]	@ 0x6e
 800f16a:	f043 0310 	orr.w	r3, r3, #16
 800f16e:	f882 306e 	strb.w	r3, [r2, #110]	@ 0x6e
                    }

                    lIndex = ( int32_t ) tcpTCP_OPT_WSOPT_LEN;
 800f172:	2303      	movs	r3, #3
 800f174:	61fb      	str	r3, [r7, #28]
 800f176:	e091      	b.n	800f29c <prvSingleStepTCPHeaderOptions+0x1ca>
                }
            }
        #endif /* ipconfigUSE_TCP_WIN */
        else if( pucPtr[ 0 ] == tcpTCP_OPT_MSS )
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	781b      	ldrb	r3, [r3, #0]
 800f17c:	2b02      	cmp	r3, #2
 800f17e:	d155      	bne.n	800f22c <prvSingleStepTCPHeaderOptions+0x15a>
        {
            /* Confirm that the option fits in the remaining buffer space. */
            if( ( uxRemainingOptionsBytes < tcpTCP_OPT_MSS_LEN ) || ( pucPtr[ 1 ] != tcpTCP_OPT_MSS_LEN ) )
 800f180:	697b      	ldr	r3, [r7, #20]
 800f182:	2b03      	cmp	r3, #3
 800f184:	d904      	bls.n	800f190 <prvSingleStepTCPHeaderOptions+0xbe>
 800f186:	68fb      	ldr	r3, [r7, #12]
 800f188:	3301      	adds	r3, #1
 800f18a:	781b      	ldrb	r3, [r3, #0]
 800f18c:	2b04      	cmp	r3, #4
 800f18e:	d003      	beq.n	800f198 <prvSingleStepTCPHeaderOptions+0xc6>
            {
                lIndex = -1;
 800f190:	f04f 33ff 	mov.w	r3, #4294967295
 800f194:	61fb      	str	r3, [r7, #28]
 800f196:	e081      	b.n	800f29c <prvSingleStepTCPHeaderOptions+0x1ca>
            else
            {
                /* An MSS option with the correct option length.  FreeRTOS_htons()
                 * is not needed here because usChar2u16() already returns a host
                 * endian number. */
                uxNewMSS = usChar2u16( &( pucPtr[ 2 ] ) );
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	3302      	adds	r3, #2
 800f19c:	4618      	mov	r0, r3
 800f19e:	f7fc fc2f 	bl	800ba00 <usChar2u16>
 800f1a2:	4603      	mov	r3, r0
 800f1a4:	627b      	str	r3, [r7, #36]	@ 0x24

                if( pxSocket->u.xTCP.usMSS != uxNewMSS )
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800f1ac:	461a      	mov	r2, r3
 800f1ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1b0:	4293      	cmp	r3, r2
 800f1b2:	d007      	beq.n	800f1c4 <prvSingleStepTCPHeaderOptions+0xf2>
                {
                    /* Perform a basic check on the the new MSS. */
                    if( uxNewMSS == 0U )
 800f1b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d104      	bne.n	800f1c4 <prvSingleStepTCPHeaderOptions+0xf2>
                    {
                        lIndex = -1;
 800f1ba:	f04f 33ff 	mov.w	r3, #4294967295
 800f1be:	61fb      	str	r3, [r7, #28]

                        /* Return Condition found. */
                        xReturn = pdTRUE;
 800f1c0:	2301      	movs	r3, #1
 800f1c2:	61bb      	str	r3, [r7, #24]
                        FreeRTOS_debug_printf( ( "MSS change %u -> %u\n", pxSocket->u.xTCP.usMSS, ( unsigned ) uxNewMSS ) );
                    }
                }

                /* If a 'return' condition has not been found. */
                if( xReturn == pdFALSE )
 800f1c4:	69bb      	ldr	r3, [r7, #24]
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d168      	bne.n	800f29c <prvSingleStepTCPHeaderOptions+0x1ca>
                {
                    /* Restrict the minimum value of segment length to the ( Minimum IP MTU (576) - IP header(20) - TCP Header(20) ).
                     * See "RFC 791 section 3.1 Total Length" for more details. */
                    if( uxNewMSS < tcpMINIMUM_SEGMENT_LENGTH )
 800f1ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1cc:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800f1d0:	d202      	bcs.n	800f1d8 <prvSingleStepTCPHeaderOptions+0x106>
                    {
                        uxNewMSS = tcpMINIMUM_SEGMENT_LENGTH;
 800f1d2:	f44f 7306 	mov.w	r3, #536	@ 0x218
 800f1d6:	627b      	str	r3, [r7, #36]	@ 0x24
                    }

                    if( pxSocket->u.xTCP.usMSS > uxNewMSS )
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800f1de:	461a      	mov	r2, r3
 800f1e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1e2:	4293      	cmp	r3, r2
 800f1e4:	d21f      	bcs.n	800f226 <prvSingleStepTCPHeaderOptions+0x154>
                    {
                        /* our MSS was bigger than the MSS of the other party: adapt it. */
                        pxSocket->u.xTCP.bits.bMssChange = pdTRUE_UNSIGNED;
 800f1e6:	687a      	ldr	r2, [r7, #4]
 800f1e8:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800f1ec:	f043 0301 	orr.w	r3, r3, #1
 800f1f0:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
                            /* The peer advertises a smaller MSS than this socket was
                             * using.  Use that as well. */
                            FreeRTOS_debug_printf( ( "Change mss %d => %u\n", pxSocket->u.xTCP.usMSS, ( unsigned ) uxNewMSS ) );
                        }

                        pxTCPWindow->xSize.ulRxWindowLength = ( ( uint32_t ) uxNewMSS ) * ( pxTCPWindow->xSize.ulRxWindowLength / ( ( uint32_t ) uxNewMSS ) );
 800f1f4:	693b      	ldr	r3, [r7, #16]
 800f1f6:	685a      	ldr	r2, [r3, #4]
 800f1f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800f1fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f200:	fb03 f202 	mul.w	r2, r3, r2
 800f204:	693b      	ldr	r3, [r7, #16]
 800f206:	605a      	str	r2, [r3, #4]
                        pxTCPWindow->usMSSInit = ( uint16_t ) uxNewMSS;
 800f208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f20a:	b29a      	uxth	r2, r3
 800f20c:	693b      	ldr	r3, [r7, #16]
 800f20e:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
                        pxTCPWindow->usMSS = ( uint16_t ) uxNewMSS;
 800f212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f214:	b29a      	uxth	r2, r3
 800f216:	693b      	ldr	r3, [r7, #16]
 800f218:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
                        pxSocket->u.xTCP.usMSS = ( uint16_t ) uxNewMSS;
 800f21c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f21e:	b29a      	uxth	r2, r3
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
                    }

                    lIndex = ( int32_t ) tcpTCP_OPT_MSS_LEN;
 800f226:	2304      	movs	r3, #4
 800f228:	61fb      	str	r3, [r7, #28]
 800f22a:	e037      	b.n	800f29c <prvSingleStepTCPHeaderOptions+0x1ca>
        }
        else
        {
            /* All other options have a length field, so that we easily
             * can skip past them. */
            ucLen = pucPtr[ 1 ];
 800f22c:	68fb      	ldr	r3, [r7, #12]
 800f22e:	3301      	adds	r3, #1
 800f230:	781b      	ldrb	r3, [r3, #0]
 800f232:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            lIndex = 0;
 800f236:	2300      	movs	r3, #0
 800f238:	61fb      	str	r3, [r7, #28]

            if( ( ucLen < ( uint8_t ) 2U ) || ( uxRemainingOptionsBytes < ( size_t ) ucLen ) )
 800f23a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f23e:	2b01      	cmp	r3, #1
 800f240:	d904      	bls.n	800f24c <prvSingleStepTCPHeaderOptions+0x17a>
 800f242:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f246:	697a      	ldr	r2, [r7, #20]
 800f248:	429a      	cmp	r2, r3
 800f24a:	d203      	bcs.n	800f254 <prvSingleStepTCPHeaderOptions+0x182>
            {
                /* If the length field is too small or too big, the options are
                 * malformed, don't process them further.
                 */
                lIndex = -1;
 800f24c:	f04f 33ff 	mov.w	r3, #4294967295
 800f250:	61fb      	str	r3, [r7, #28]
 800f252:	e023      	b.n	800f29c <prvSingleStepTCPHeaderOptions+0x1ca>
                {
                    /* Selective ACK: the peer has received a packet but it is missing
                     * earlier packets. At least this packet does not need retransmission
                     * anymore. ulTCPWindowTxSack( ) takes care of this administration.
                     */
                    if( pucPtr[ 0U ] == tcpTCP_OPT_SACK_A )
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	781b      	ldrb	r3, [r3, #0]
 800f258:	2b05      	cmp	r3, #5
 800f25a:	d11a      	bne.n	800f292 <prvSingleStepTCPHeaderOptions+0x1c0>
                    {
                        ucLen = ( uint8_t ) ( ucLen - 2U );
 800f25c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f260:	3b02      	subs	r3, #2
 800f262:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                        lIndex += 2;
 800f266:	69fb      	ldr	r3, [r7, #28]
 800f268:	3302      	adds	r3, #2
 800f26a:	61fb      	str	r3, [r7, #28]

                        while( ucLen >= ( uint8_t ) 8U )
 800f26c:	e00d      	b.n	800f28a <prvSingleStepTCPHeaderOptions+0x1b8>
                        {
                            prvReadSackOption( pucPtr, ( size_t ) lIndex, pxSocket );
 800f26e:	69fb      	ldr	r3, [r7, #28]
 800f270:	687a      	ldr	r2, [r7, #4]
 800f272:	4619      	mov	r1, r3
 800f274:	68f8      	ldr	r0, [r7, #12]
 800f276:	f000 f816 	bl	800f2a6 <prvReadSackOption>
                            lIndex += 8;
 800f27a:	69fb      	ldr	r3, [r7, #28]
 800f27c:	3308      	adds	r3, #8
 800f27e:	61fb      	str	r3, [r7, #28]
                            ucLen = ( uint8_t ) ( ucLen - 8U );
 800f280:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f284:	3b08      	subs	r3, #8
 800f286:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                        while( ucLen >= ( uint8_t ) 8U )
 800f28a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f28e:	2b07      	cmp	r3, #7
 800f290:	d8ed      	bhi.n	800f26e <prvSingleStepTCPHeaderOptions+0x19c>
                        /* ucLen should be 0 by now. */
                    }
                }
                #endif /* ipconfigUSE_TCP_WIN == 1 */

                lIndex += ( int32_t ) ucLen;
 800f292:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f296:	69fa      	ldr	r2, [r7, #28]
 800f298:	4413      	add	r3, r2
 800f29a:	61fb      	str	r3, [r7, #28]
        #if ( ipconfigUSE_TCP_WIN == 0 )
            /* Avoid compiler warnings when TCP window is not used. */
            ( void ) xHasSYNFlag;
        #endif

        return lIndex;
 800f29c:	69fb      	ldr	r3, [r7, #28]
    }
 800f29e:	4618      	mov	r0, r3
 800f2a0:	3728      	adds	r7, #40	@ 0x28
 800f2a2:	46bd      	mov	sp, r7
 800f2a4:	bd80      	pop	{r7, pc}

0800f2a6 <prvReadSackOption>:
 * @param[in] pxSocket Socket handling the TCP connection.
 */
        static void prvReadSackOption( const uint8_t * const pucPtr,
                                       size_t uxIndex,
                                       FreeRTOS_Socket_t * const pxSocket )
        {
 800f2a6:	b580      	push	{r7, lr}
 800f2a8:	b08a      	sub	sp, #40	@ 0x28
 800f2aa:	af02      	add	r7, sp, #8
 800f2ac:	60f8      	str	r0, [r7, #12]
 800f2ae:	60b9      	str	r1, [r7, #8]
 800f2b0:	607a      	str	r2, [r7, #4]
            uint32_t ulFirst = ulChar2u32( &( pucPtr[ uxIndex ] ) );
 800f2b2:	68fa      	ldr	r2, [r7, #12]
 800f2b4:	68bb      	ldr	r3, [r7, #8]
 800f2b6:	4413      	add	r3, r2
 800f2b8:	4618      	mov	r0, r3
 800f2ba:	f7fc fb86 	bl	800b9ca <ulChar2u32>
 800f2be:	61f8      	str	r0, [r7, #28]
            uint32_t ulLast = ulChar2u32( &( pucPtr[ uxIndex + 4U ] ) );
 800f2c0:	68bb      	ldr	r3, [r7, #8]
 800f2c2:	3304      	adds	r3, #4
 800f2c4:	68fa      	ldr	r2, [r7, #12]
 800f2c6:	4413      	add	r3, r2
 800f2c8:	4618      	mov	r0, r3
 800f2ca:	f7fc fb7e 	bl	800b9ca <ulChar2u32>
 800f2ce:	61b8      	str	r0, [r7, #24]
            uint32_t ulCount = ulTCPWindowTxSack( &( pxSocket->u.xTCP.xTCPWindow ), ulFirst, ulLast );
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800f2d6:	69ba      	ldr	r2, [r7, #24]
 800f2d8:	69f9      	ldr	r1, [r7, #28]
 800f2da:	4618      	mov	r0, r3
 800f2dc:	f002 ffb6 	bl	801224c <ulTCPWindowTxSack>
 800f2e0:	6178      	str	r0, [r7, #20]

            /* ulTCPWindowTxSack( ) returns the number of bytes which have been acked
             * starting from the head position.  Advance the tail pointer in txStream.
             */
            if( ( pxSocket->u.xTCP.txStream != NULL ) && ( ulCount > 0U ) )
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d024      	beq.n	800f336 <prvReadSackOption+0x90>
 800f2ec:	697b      	ldr	r3, [r7, #20]
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d021      	beq.n	800f336 <prvReadSackOption+0x90>
            {
                /* Just advancing the tail index, 'ulCount' bytes have been confirmed. */
                ( void ) uxStreamBufferGet( pxSocket->u.xTCP.txStream, 0, NULL, ( size_t ) ulCount, pdFALSE );
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 800f2f8:	2300      	movs	r3, #0
 800f2fa:	9300      	str	r3, [sp, #0]
 800f2fc:	697b      	ldr	r3, [r7, #20]
 800f2fe:	2200      	movs	r2, #0
 800f300:	2100      	movs	r1, #0
 800f302:	f7ff f90c 	bl	800e51e <uxStreamBufferGet>
                pxSocket->xEventBits |= ( EventBits_t ) eSOCKET_SEND;
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	681b      	ldr	r3, [r3, #0]
 800f30a:	f043 0202 	orr.w	r2, r3, #2
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	601a      	str	r2, [r3, #0]

                #if ipconfigSUPPORT_SELECT_FUNCTION == 1
                {
                    if( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_WRITE ) != 0U )
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f316:	f003 0302 	and.w	r3, r3, #2
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d005      	beq.n	800f32a <prvReadSackOption+0x84>
                    {
                        /* The field 'xEventBits' is used to store regular socket events
                         * (at most 8), as well as 'select events', which will be left-shifted.
                         */
                        pxSocket->xEventBits |= ( ( EventBits_t ) eSELECT_WRITE ) << SOCKET_EVENT_BIT_COUNT;
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	601a      	str	r2, [r3, #0]
                 * call it now. */
                #if ( ipconfigUSE_CALLBACKS == 1 )
                {
                    if( ipconfigIS_VALID_PROG_ADDRESS( pxSocket->u.xTCP.pxHandleSent ) )
                    {
                        pxSocket->u.xTCP.pxHandleSent( pxSocket, ulCount );
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800f330:	6979      	ldr	r1, [r7, #20]
 800f332:	6878      	ldr	r0, [r7, #4]
 800f334:	4798      	blx	r3
                    }
                }
                #endif /* ipconfigUSE_CALLBACKS == 1  */
            }
        }
 800f336:	bf00      	nop
 800f338:	3720      	adds	r7, #32
 800f33a:	46bd      	mov	sp, r7
 800f33c:	bd80      	pop	{r7, pc}

0800f33e <prvCheckRxData>:
 *
 * @return Length of the received buffer.
 */
    BaseType_t prvCheckRxData( const NetworkBufferDescriptor_t * pxNetworkBuffer,
                               uint8_t ** ppucRecvData )
    {
 800f33e:	b590      	push	{r4, r7, lr}
 800f340:	b08d      	sub	sp, #52	@ 0x34
 800f342:	af00      	add	r7, sp, #0
 800f344:	6078      	str	r0, [r7, #4]
 800f346:	6039      	str	r1, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                        &( pxNetworkBuffer->pucEthernetBuffer[ ( size_t ) ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer ) ] ) );
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800f34c:	6878      	ldr	r0, [r7, #4]
 800f34e:	f7fb fce9 	bl	800ad24 <uxIPHeaderSizePacket>
 800f352:	4603      	mov	r3, r0
 800f354:	330e      	adds	r3, #14
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800f356:	4423      	add	r3, r4
 800f358:	627b      	str	r3, [r7, #36]	@ 0x24
        const TCPHeader_t * pxTCPHeader = &( pxProtocolHeaders->xTCPHeader );
 800f35a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f35c:	623b      	str	r3, [r7, #32]
        int32_t lLength, lTCPHeaderLength, lReceiveLength, lUrgentLength;

        /* Map the buffer onto an IPHeader_t struct for easy access to fields. */

        const size_t xIPHeaderLength = uxIPHeaderSizePacket( pxNetworkBuffer );
 800f35e:	6878      	ldr	r0, [r7, #4]
 800f360:	f7fb fce0 	bl	800ad24 <uxIPHeaderSizePacket>
 800f364:	61f8      	str	r0, [r7, #28]
        uint16_t usLength;
        uint8_t ucIntermediateResult = 0;
 800f366:	2300      	movs	r3, #0
 800f368:	76fb      	strb	r3, [r7, #27]
         * node.
         *
         * The size of the TCP header is given in a multiple of 4-byte words (single
         * byte, needs no ntoh() translation).  A shift-right 2: is the same as
         * (offset >> 4) * 4. */
        ucIntermediateResult = ( pxTCPHeader->ucTCPOffset & tcpVALID_BITS_IN_TCP_OFFSET_BYTE ) >> 2;
 800f36a:	6a3b      	ldr	r3, [r7, #32]
 800f36c:	7b1b      	ldrb	r3, [r3, #12]
 800f36e:	089b      	lsrs	r3, r3, #2
 800f370:	b2db      	uxtb	r3, r3
 800f372:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800f376:	76fb      	strb	r3, [r7, #27]
        lTCPHeaderLength = ( int32_t ) ucIntermediateResult;
 800f378:	7efb      	ldrb	r3, [r7, #27]
 800f37a:	617b      	str	r3, [r7, #20]

        /* Let pucRecvData point to the first byte received. */
        *ppucRecvData = &( pxNetworkBuffer->pucEthernetBuffer[ ( size_t ) ipSIZE_OF_ETH_HEADER + xIPHeaderLength + ( size_t ) lTCPHeaderLength ] );
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f380:	6979      	ldr	r1, [r7, #20]
 800f382:	69fb      	ldr	r3, [r7, #28]
 800f384:	440b      	add	r3, r1
 800f386:	330e      	adds	r3, #14
 800f388:	441a      	add	r2, r3
 800f38a:	683b      	ldr	r3, [r7, #0]
 800f38c:	601a      	str	r2, [r3, #0]

        /* Calculate lReceiveLength - the length of the TCP data received.  This is
         * equal to the total packet length minus:
         * ( LinkLayer length (14) + IP header length (20) + size of TCP header(20 +) ).*/
        lReceiveLength = ( int32_t ) pxNetworkBuffer->xDataLength;
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f392:	62bb      	str	r3, [r7, #40]	@ 0x28
        lReceiveLength -= ( int32_t ) ipSIZE_OF_ETH_HEADER;
 800f394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f396:	3b0e      	subs	r3, #14
 800f398:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        switch( ( ( EthernetHeader_t * ) pxNetworkBuffer->pucEthernetBuffer )->usFrameType )
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f39e:	899b      	ldrh	r3, [r3, #12]
 800f3a0:	b29b      	uxth	r3, r3
 800f3a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f3a6:	d10c      	bne.n	800f3c2 <prvCheckRxData+0x84>
                case ipIPv4_FRAME_TYPE:
                   {
                       /* MISRA Ref 11.3.1 [Misaligned access] */
                       /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                       /* coverity[misra_c_2012_rule_11_3_violation] */
                       const IPHeader_t * pxIPHeader = ( ( IPHeader_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER ] ) );
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f3ac:	330e      	adds	r3, #14
 800f3ae:	613b      	str	r3, [r7, #16]

                       usLength = FreeRTOS_htons( pxIPHeader->usLength );
 800f3b0:	693b      	ldr	r3, [r7, #16]
 800f3b2:	789a      	ldrb	r2, [r3, #2]
 800f3b4:	78db      	ldrb	r3, [r3, #3]
 800f3b6:	021b      	lsls	r3, r3, #8
 800f3b8:	4313      	orrs	r3, r2
 800f3ba:	81fb      	strh	r3, [r7, #14]
                       lLength = ( int32_t ) usLength;
 800f3bc:	89fb      	ldrh	r3, [r7, #14]
 800f3be:	62fb      	str	r3, [r7, #44]	@ 0x2c
                   }
                   break;
 800f3c0:	e002      	b.n	800f3c8 <prvCheckRxData+0x8a>
                   break;
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            default:
                /* Shouldn't reach here */
                lLength = 0;
 800f3c2:	2300      	movs	r3, #0
 800f3c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                break;
 800f3c6:	bf00      	nop
        }

        if( lReceiveLength > lLength )
 800f3c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f3ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3cc:	429a      	cmp	r2, r3
 800f3ce:	dd01      	ble.n	800f3d4 <prvCheckRxData+0x96>
        {
            /* More bytes were received than the reported length, often because of
             * padding bytes at the end. */
            lReceiveLength = lLength;
 800f3d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3d2:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        /* Subtract the size of the TCP and IP headers and the actual data size is
         * known. */
        if( lReceiveLength > ( lTCPHeaderLength + ( int32_t ) xIPHeaderLength ) )
 800f3d4:	69fa      	ldr	r2, [r7, #28]
 800f3d6:	697b      	ldr	r3, [r7, #20]
 800f3d8:	4413      	add	r3, r2
 800f3da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f3dc:	429a      	cmp	r2, r3
 800f3de:	dd06      	ble.n	800f3ee <prvCheckRxData+0xb0>
        {
            lReceiveLength -= ( lTCPHeaderLength + ( int32_t ) xIPHeaderLength );
 800f3e0:	69fa      	ldr	r2, [r7, #28]
 800f3e2:	697b      	ldr	r3, [r7, #20]
 800f3e4:	4413      	add	r3, r2
 800f3e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f3e8:	1ad3      	subs	r3, r2, r3
 800f3ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f3ec:	e001      	b.n	800f3f2 <prvCheckRxData+0xb4>
        }
        else
        {
            lReceiveLength = 0;
 800f3ee:	2300      	movs	r3, #0
 800f3f0:	62bb      	str	r3, [r7, #40]	@ 0x28
         * This field communicates the current value of the urgent pointer as a
         * positive offset from the sequence number in this segment.  The urgent
         * pointer points to the sequence number of the octet following the urgent
         * data.  This field is only be interpreted in segments with the URG control
         * bit set. */
        if( ( pxTCPHeader->ucTCPFlags & tcpTCP_FLAG_URG ) != 0U )
 800f3f2:	6a3b      	ldr	r3, [r7, #32]
 800f3f4:	7b5b      	ldrb	r3, [r3, #13]
 800f3f6:	f003 0320 	and.w	r3, r3, #32
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d011      	beq.n	800f422 <prvCheckRxData+0xe4>
        {
            /* Although we ignore the urgent data, we have to skip it. */
            lUrgentLength = ( int32_t ) FreeRTOS_htons( pxTCPHeader->usUrgent );
 800f3fe:	6a3b      	ldr	r3, [r7, #32]
 800f400:	8a5b      	ldrh	r3, [r3, #18]
 800f402:	b29b      	uxth	r3, r3
 800f404:	60bb      	str	r3, [r7, #8]

            /* MISRA Ref 18.4.1 [Usage of +, -, += and -= operators on expression of pointer type]. */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-184. */
            /* coverity[misra_c_2012_rule_18_4_violation] */
            *ppucRecvData += lUrgentLength;
 800f406:	683b      	ldr	r3, [r7, #0]
 800f408:	681a      	ldr	r2, [r3, #0]
 800f40a:	68bb      	ldr	r3, [r7, #8]
 800f40c:	441a      	add	r2, r3
 800f40e:	683b      	ldr	r3, [r7, #0]
 800f410:	601a      	str	r2, [r3, #0]
            lReceiveLength -= FreeRTOS_min_int32( lReceiveLength, lUrgentLength );
 800f412:	68b9      	ldr	r1, [r7, #8]
 800f414:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f416:	f7fc f9dd 	bl	800b7d4 <FreeRTOS_min_int32>
 800f41a:	4602      	mov	r2, r0
 800f41c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f41e:	1a9b      	subs	r3, r3, r2
 800f420:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        return ( BaseType_t ) lReceiveLength;
 800f422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
 800f424:	4618      	mov	r0, r3
 800f426:	3734      	adds	r7, #52	@ 0x34
 800f428:	46bd      	mov	sp, r7
 800f42a:	bd90      	pop	{r4, r7, pc}

0800f42c <prvStoreRxData>:
 */
    BaseType_t prvStoreRxData( FreeRTOS_Socket_t * pxSocket,
                               const uint8_t * pucRecvData,
                               NetworkBufferDescriptor_t * pxNetworkBuffer,
                               uint32_t ulReceiveLength )
    {
 800f42c:	b580      	push	{r7, lr}
 800f42e:	b092      	sub	sp, #72	@ 0x48
 800f430:	af02      	add	r7, sp, #8
 800f432:	60f8      	str	r0, [r7, #12]
 800f434:	60b9      	str	r1, [r7, #8]
 800f436:	607a      	str	r2, [r7, #4]
 800f438:	603b      	str	r3, [r7, #0]
        /* Map the ethernet buffer onto the ProtocolHeader_t struct for easy access to the fields. */
        size_t uxIPOffset = uxIPHeaderSizePacket( pxNetworkBuffer );
 800f43a:	6878      	ldr	r0, [r7, #4]
 800f43c:	f7fb fc72 	bl	800ad24 <uxIPHeaderSizePacket>
 800f440:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( const ProtocolHeaders_t * )
                                                        &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPOffset ] ) );
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f448:	330e      	adds	r3, #14
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( const ProtocolHeaders_t * )
 800f44a:	4413      	add	r3, r2
 800f44c:	62bb      	str	r3, [r7, #40]	@ 0x28
        const TCPHeader_t * pxTCPHeader = &pxProtocolHeaders->xTCPHeader;
 800f44e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f450:	627b      	str	r3, [r7, #36]	@ 0x24
        TCPWindow_t * pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800f458:	623b      	str	r3, [r7, #32]
        uint32_t ulSequenceNumber, ulSpace;
        int32_t lOffset, lStored;
        BaseType_t xResult = 0;
 800f45a:	2300      	movs	r3, #0
 800f45c:	63bb      	str	r3, [r7, #56]	@ 0x38
        uint32_t ulRxLength = ulReceiveLength;
 800f45e:	683b      	ldr	r3, [r7, #0]
 800f460:	637b      	str	r3, [r7, #52]	@ 0x34
        const uint8_t * pucRxBuffer = &( pucRecvData[ 0 ] );
 800f462:	68bb      	ldr	r3, [r7, #8]
 800f464:	633b      	str	r3, [r7, #48]	@ 0x30

        ulSequenceNumber = FreeRTOS_ntohl( pxTCPHeader->ulSequenceNumber );
 800f466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f468:	685b      	ldr	r3, [r3, #4]
 800f46a:	61fb      	str	r3, [r7, #28]

        if( ( ulRxLength > 0U ) && ( pxSocket->u.xTCP.eTCPState >= eSYN_RECEIVED ) )
 800f46c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f46e:	2b00      	cmp	r3, #0
 800f470:	d052      	beq.n	800f518 <prvStoreRxData+0xec>
 800f472:	68fb      	ldr	r3, [r7, #12]
 800f474:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f478:	2b03      	cmp	r3, #3
 800f47a:	d94d      	bls.n	800f518 <prvStoreRxData+0xec>
        {
            uint32_t ulSkipCount = 0;
 800f47c:	2300      	movs	r3, #0
 800f47e:	613b      	str	r3, [r7, #16]
             *
             * If it can't be "accept"ed it may have to be stored and send a selective
             * ack (SACK) option to confirm it.  In that case, lTCPAddRxdata() will be
             * called later to store an out-of-order packet (in case lOffset is
             * negative). */
            if( pxSocket->u.xTCP.rxStream != NULL )
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f486:	2b00      	cmp	r3, #0
 800f488:	d007      	beq.n	800f49a <prvStoreRxData+0x6e>
            {
                ulSpace = ( uint32_t ) uxStreamBufferGetSpace( pxSocket->u.xTCP.rxStream );
 800f48a:	68fb      	ldr	r3, [r7, #12]
 800f48c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f490:	4618      	mov	r0, r3
 800f492:	f7fe ff04 	bl	800e29e <uxStreamBufferGetSpace>
 800f496:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800f498:	e003      	b.n	800f4a2 <prvStoreRxData+0x76>
            }
            else
            {
                ulSpace = ( uint32_t ) pxSocket->u.xTCP.uxRxStreamSize;
 800f49a:	68fb      	ldr	r3, [r7, #12]
 800f49c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800f4a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }

            lOffset = lTCPWindowRxCheck( pxTCPWindow, ulSequenceNumber, ulRxLength, ulSpace, &( ulSkipCount ) );
 800f4a2:	f107 0310 	add.w	r3, r7, #16
 800f4a6:	9300      	str	r3, [sp, #0]
 800f4a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f4aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f4ac:	69f9      	ldr	r1, [r7, #28]
 800f4ae:	6a38      	ldr	r0, [r7, #32]
 800f4b0:	f002 faac 	bl	8011a0c <lTCPWindowRxCheck>
 800f4b4:	61b8      	str	r0, [r7, #24]

            if( lOffset >= 0 )
 800f4b6:	69bb      	ldr	r3, [r7, #24]
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	db1b      	blt.n	800f4f4 <prvStoreRxData+0xc8>
            {
                /* New data has arrived and may be made available to the user.  See
                 * if the head marker in rxStream may be advanced, only if lOffset == 0.
                 * In case the low-water mark is reached, bLowWater will be set
                 * "low-water" here stands for "little space". */
                if( ulSkipCount != 0U )
 800f4bc:	693b      	ldr	r3, [r7, #16]
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d007      	beq.n	800f4d2 <prvStoreRxData+0xa6>
                {
                    /* A packet was received that starts before 'ulCurrentSequenceNumber',
                     * and that ends after it.  The first 'ulSkipCount' bytes shall be
                     * skipped. */
                    ulRxLength -= ulSkipCount;
 800f4c2:	693b      	ldr	r3, [r7, #16]
 800f4c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f4c6:	1ad3      	subs	r3, r2, r3
 800f4c8:	637b      	str	r3, [r7, #52]	@ 0x34
                    pucRxBuffer = &( pucRecvData[ ulSkipCount ] );
 800f4ca:	693b      	ldr	r3, [r7, #16]
 800f4cc:	68ba      	ldr	r2, [r7, #8]
 800f4ce:	4413      	add	r3, r2
 800f4d0:	633b      	str	r3, [r7, #48]	@ 0x30
                }

                lStored = lTCPAddRxdata( pxSocket, ( uint32_t ) lOffset, pucRxBuffer, ulRxLength );
 800f4d2:	69b9      	ldr	r1, [r7, #24]
 800f4d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f4d8:	68f8      	ldr	r0, [r7, #12]
 800f4da:	f7fe fbc6 	bl	800dc6a <lTCPAddRxdata>
 800f4de:	6178      	str	r0, [r7, #20]

                if( lStored != ( int32_t ) ulRxLength )
 800f4e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4e2:	697a      	ldr	r2, [r7, #20]
 800f4e4:	429a      	cmp	r2, r3
 800f4e6:	d005      	beq.n	800f4f4 <prvStoreRxData+0xc8>
                    FreeRTOS_debug_printf( ( "lTCPAddRxdata: stored %d / %u bytes? ?\n", ( int ) lStored, ( unsigned ) ulRxLength ) );

                    /* Received data could not be stored.  The socket's flag
                     * bMallocError has been set.  The socket now has the status
                     * eCLOSE_WAIT and a RST packet will be sent back. */
                    ( void ) prvTCPSendReset( pxNetworkBuffer );
 800f4e8:	6878      	ldr	r0, [r7, #4]
 800f4ea:	f001 fbc9 	bl	8010c80 <prvTCPSendReset>
                    xResult = -1;
 800f4ee:	f04f 33ff 	mov.w	r3, #4294967295
 800f4f2:	63bb      	str	r3, [r7, #56]	@ 0x38
            #if ( ipconfigUSE_TCP_WIN == 1 )
            {
                /* Now lTCPAddRxdata() will move the rxHead pointer forward
                 * so data becomes available to the user immediately
                 * In case the low-water mark is reached, bLowWater will be set. */
                if( ( xResult == 0 ) && ( pxTCPWindow->ulUserDataLength > 0U ) )
 800f4f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d113      	bne.n	800f522 <prvStoreRxData+0xf6>
 800f4fa:	6a3b      	ldr	r3, [r7, #32]
 800f4fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d00f      	beq.n	800f522 <prvStoreRxData+0xf6>
                {
                    ( void ) lTCPAddRxdata( pxSocket, 0U, NULL, pxTCPWindow->ulUserDataLength );
 800f502:	6a3b      	ldr	r3, [r7, #32]
 800f504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f506:	2200      	movs	r2, #0
 800f508:	2100      	movs	r1, #0
 800f50a:	68f8      	ldr	r0, [r7, #12]
 800f50c:	f7fe fbad 	bl	800dc6a <lTCPAddRxdata>
                    pxTCPWindow->ulUserDataLength = 0;
 800f510:	6a3b      	ldr	r3, [r7, #32]
 800f512:	2200      	movs	r2, #0
 800f514:	631a      	str	r2, [r3, #48]	@ 0x30
        {
 800f516:	e004      	b.n	800f522 <prvStoreRxData+0xf6>
            }
            #endif /* ipconfigUSE_TCP_WIN */
        }
        else
        {
            pxTCPWindow->ucOptionLength = 0U;
 800f518:	6a3b      	ldr	r3, [r7, #32]
 800f51a:	2200      	movs	r2, #0
 800f51c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800f520:	e000      	b.n	800f524 <prvStoreRxData+0xf8>
        {
 800f522:	bf00      	nop
        }

        return xResult;
 800f524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    }
 800f526:	4618      	mov	r0, r3
 800f528:	3740      	adds	r7, #64	@ 0x40
 800f52a:	46bd      	mov	sp, r7
 800f52c:	bd80      	pop	{r7, pc}

0800f52e <prvTCPSocketIsActive>:
 *
 * @return pdTRUE if the socket must be checked. Non-active sockets
 *         are waiting for user action, either connect() or close().
 */
    BaseType_t prvTCPSocketIsActive( eIPTCPState_t eStatus )
    {
 800f52e:	b480      	push	{r7}
 800f530:	b085      	sub	sp, #20
 800f532:	af00      	add	r7, sp, #0
 800f534:	4603      	mov	r3, r0
 800f536:	71fb      	strb	r3, [r7, #7]
        BaseType_t xResult;

        switch( eStatus )
 800f538:	79fb      	ldrb	r3, [r7, #7]
 800f53a:	2b0b      	cmp	r3, #11
 800f53c:	bf8c      	ite	hi
 800f53e:	2201      	movhi	r2, #1
 800f540:	2200      	movls	r2, #0
 800f542:	b2d2      	uxtb	r2, r2
 800f544:	2a00      	cmp	r2, #0
 800f546:	d10f      	bne.n	800f568 <prvTCPSocketIsActive+0x3a>
 800f548:	f640 3281 	movw	r2, #2945	@ 0xb81
 800f54c:	fa22 f303 	lsr.w	r3, r2, r3
 800f550:	f003 0301 	and.w	r3, r3, #1
 800f554:	2b00      	cmp	r3, #0
 800f556:	bf14      	ite	ne
 800f558:	2301      	movne	r3, #1
 800f55a:	2300      	moveq	r3, #0
 800f55c:	b2db      	uxtb	r3, r3
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d002      	beq.n	800f568 <prvTCPSocketIsActive+0x3a>
            case eCLOSED:
            case eCLOSE_WAIT:
            case eFIN_WAIT_2:
            case eCLOSING:
            case eTIME_WAIT:
                xResult = pdFALSE;
 800f562:	2300      	movs	r3, #0
 800f564:	60fb      	str	r3, [r7, #12]
                break;
 800f566:	e002      	b.n	800f56e <prvTCPSocketIsActive+0x40>
            case eSYN_RECEIVED:
            case eESTABLISHED:
            case eFIN_WAIT_1:
            case eLAST_ACK:
            default:
                xResult = pdTRUE;
 800f568:	2301      	movs	r3, #1
 800f56a:	60fb      	str	r3, [r7, #12]
                break;
 800f56c:	bf00      	nop
        }

        return xResult;
 800f56e:	68fb      	ldr	r3, [r7, #12]
    }
 800f570:	4618      	mov	r0, r3
 800f572:	3714      	adds	r7, #20
 800f574:	46bd      	mov	sp, r7
 800f576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f57a:	4770      	bx	lr

0800f57c <prvTCPStatusAgeCheck>:
 * @return pdFALSE if no checks are needed, pdTRUE if checks were done, or negative
 *         in case the socket has reached a critical time-out. The socket will go to
 *         the eCLOSE_WAIT state.
 */
        BaseType_t prvTCPStatusAgeCheck( FreeRTOS_Socket_t * pxSocket )
        {
 800f57c:	b580      	push	{r7, lr}
 800f57e:	b086      	sub	sp, #24
 800f580:	af00      	add	r7, sp, #0
 800f582:	6078      	str	r0, [r7, #4]
            BaseType_t xResult;

            eIPTCPState_t eState = pxSocket->u.xTCP.eTCPState;
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f58a:	74fb      	strb	r3, [r7, #19]

            switch( eState )
 800f58c:	7cfb      	ldrb	r3, [r7, #19]
 800f58e:	2b08      	cmp	r3, #8
 800f590:	d00b      	beq.n	800f5aa <prvTCPStatusAgeCheck+0x2e>
 800f592:	2b08      	cmp	r3, #8
 800f594:	dc0c      	bgt.n	800f5b0 <prvTCPStatusAgeCheck+0x34>
 800f596:	2b01      	cmp	r3, #1
 800f598:	dc02      	bgt.n	800f5a0 <prvTCPStatusAgeCheck+0x24>
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	da05      	bge.n	800f5aa <prvTCPStatusAgeCheck+0x2e>
 800f59e:	e007      	b.n	800f5b0 <prvTCPStatusAgeCheck+0x34>
 800f5a0:	2b05      	cmp	r3, #5
 800f5a2:	d105      	bne.n	800f5b0 <prvTCPStatusAgeCheck+0x34>
            {
                case eESTABLISHED:

                    /* If the 'ipconfigTCP_KEEP_ALIVE' option is enabled, sockets in
                     *  state ESTABLISHED can be protected using keep-alive messages. */
                    xResult = pdFALSE;
 800f5a4:	2300      	movs	r3, #0
 800f5a6:	617b      	str	r3, [r7, #20]
                    break;
 800f5a8:	e005      	b.n	800f5b6 <prvTCPStatusAgeCheck+0x3a>

                case eCLOSED:
                case eTCP_LISTEN:
                case eCLOSE_WAIT:
                    /* These 3 states may last for ever, up to the owner. */
                    xResult = pdFALSE;
 800f5aa:	2300      	movs	r3, #0
 800f5ac:	617b      	str	r3, [r7, #20]
                    break;
 800f5ae:	e002      	b.n	800f5b6 <prvTCPStatusAgeCheck+0x3a>
                case eTIME_WAIT:
                default:

                    /* All other (non-connected) states will get anti-hanging
                     * protection. */
                    xResult = pdTRUE;
 800f5b0:	2301      	movs	r3, #1
 800f5b2:	617b      	str	r3, [r7, #20]
                    break;
 800f5b4:	bf00      	nop
            }

            if( xResult != pdFALSE )
 800f5b6:	697b      	ldr	r3, [r7, #20]
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d01b      	beq.n	800f5f4 <prvTCPStatusAgeCheck+0x78>
            {
                /* How much time has past since the last active moment which is
                 * defined as A) a state change or B) a packet has arrived. */
                TickType_t xAge = xTaskGetTickCount() - pxSocket->u.xTCP.xLastActTime;
 800f5bc:	f006 ff98 	bl	80164f0 <xTaskGetTickCount>
 800f5c0:	4602      	mov	r2, r0
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f5c8:	1ad3      	subs	r3, r2, r3
 800f5ca:	60fb      	str	r3, [r7, #12]

                /* ipconfigTCP_HANG_PROTECTION_TIME is in units of seconds. */
                if( xAge > ( ( TickType_t ) ipconfigTCP_HANG_PROTECTION_TIME * ( TickType_t ) configTICK_RATE_HZ ) )
 800f5cc:	68fb      	ldr	r3, [r7, #12]
 800f5ce:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800f5d2:	4293      	cmp	r3, r2
 800f5d4:	d90e      	bls.n	800f5f4 <prvTCPStatusAgeCheck+0x78>
                                                 FreeRTOS_GetTCPStateName( ( UBaseType_t ) pxSocket->u.xTCP.eTCPState ) ) );
                    }
                    #endif /* ipconfigHAS_DEBUG_PRINTF */

                    /* Move to eCLOSE_WAIT, user may close the socket. */
                    vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800f5d6:	2108      	movs	r1, #8
 800f5d8:	6878      	ldr	r0, [r7, #4]
 800f5da:	f7ff f919 	bl	800e810 <vTCPStateChange>

                    /* When 'bPassQueued' true, this socket is an orphan until it
                     * gets connected. */
                    if( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED )
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800f5e4:	f003 0304 	and.w	r3, r3, #4
 800f5e8:	b2db      	uxtb	r3, r3
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d002      	beq.n	800f5f4 <prvTCPStatusAgeCheck+0x78>
                    {
                        /* vTCPStateChange() has called vSocketCloseNextTime()
                         * in case the socket is not yet owned by the application.
                         * Return a negative value to inform the caller that
                         * the socket will be closed in the next cycle. */
                        xResult = -1;
 800f5ee:	f04f 33ff 	mov.w	r3, #4294967295
 800f5f2:	617b      	str	r3, [r7, #20]
                    }
                }
            }

            return xResult;
 800f5f4:	697b      	ldr	r3, [r7, #20]
        }
 800f5f6:	4618      	mov	r0, r3
 800f5f8:	3718      	adds	r7, #24
 800f5fa:	46bd      	mov	sp, r7
 800f5fc:	bd80      	pop	{r7, pc}

0800f5fe <prvTCPHandleFin>:
 *
 * @return Length of the packet to be sent.
 */
    static BaseType_t prvTCPHandleFin( FreeRTOS_Socket_t * pxSocket,
                                       const NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 800f5fe:	b590      	push	{r4, r7, lr}
 800f600:	b089      	sub	sp, #36	@ 0x24
 800f602:	af00      	add	r7, sp, #0
 800f604:	6078      	str	r0, [r7, #4]
 800f606:	6039      	str	r1, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                  &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer ) ] ) );
 800f608:	683b      	ldr	r3, [r7, #0]
 800f60a:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800f60c:	6838      	ldr	r0, [r7, #0]
 800f60e:	f7fb fb89 	bl	800ad24 <uxIPHeaderSizePacket>
 800f612:	4603      	mov	r3, r0
 800f614:	330e      	adds	r3, #14
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800f616:	4423      	add	r3, r4
 800f618:	61bb      	str	r3, [r7, #24]
        TCPHeader_t * pxTCPHeader = &( pxProtocolHeaders->xTCPHeader );
 800f61a:	69bb      	ldr	r3, [r7, #24]
 800f61c:	617b      	str	r3, [r7, #20]
        uint8_t ucIntermediateResult = 0, ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800f61e:	2300      	movs	r3, #0
 800f620:	74fb      	strb	r3, [r7, #19]
 800f622:	697b      	ldr	r3, [r7, #20]
 800f624:	7b5b      	ldrb	r3, [r3, #13]
 800f626:	74bb      	strb	r3, [r7, #18]
        TCPWindow_t * pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800f62e:	60fb      	str	r3, [r7, #12]
        BaseType_t xSendLength = 0;
 800f630:	2300      	movs	r3, #0
 800f632:	61fb      	str	r3, [r7, #28]
        uint32_t ulAckNr = FreeRTOS_ntohl( pxTCPHeader->ulAckNr );
 800f634:	697b      	ldr	r3, [r7, #20]
 800f636:	689b      	ldr	r3, [r3, #8]
 800f638:	60bb      	str	r3, [r7, #8]

        if( ( ucTCPFlags & tcpTCP_FLAG_FIN ) != 0U )
 800f63a:	7cbb      	ldrb	r3, [r7, #18]
 800f63c:	f003 0301 	and.w	r3, r3, #1
 800f640:	2b00      	cmp	r3, #0
 800f642:	d004      	beq.n	800f64e <prvTCPHandleFin+0x50>
        {
            pxTCPWindow->rx.ulCurrentSequenceNumber = pxTCPWindow->rx.ulFINSequenceNumber + 1U;
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	695b      	ldr	r3, [r3, #20]
 800f648:	1c5a      	adds	r2, r3, #1
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	611a      	str	r2, [r3, #16]
        }

        if( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED )
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800f654:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f658:	b2db      	uxtb	r3, r3
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d10b      	bne.n	800f676 <prvTCPHandleFin+0x78>
        {
            /* We haven't yet replied with a FIN, do so now. */
            pxTCPWindow->tx.ulFINSequenceNumber = pxTCPWindow->tx.ulCurrentSequenceNumber;
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	6a1a      	ldr	r2, [r3, #32]
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	625a      	str	r2, [r3, #36]	@ 0x24
            pxSocket->u.xTCP.bits.bFinSent = pdTRUE_UNSIGNED;
 800f666:	687a      	ldr	r2, [r7, #4]
 800f668:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800f66c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f670:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
 800f674:	e00c      	b.n	800f690 <prvTCPHandleFin+0x92>
        }
        else
        {
            /* We did send a FIN already, see if it's ACK'd. */
            if( ulAckNr == ( pxTCPWindow->tx.ulFINSequenceNumber + 1U ) )
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f67a:	3301      	adds	r3, #1
 800f67c:	68ba      	ldr	r2, [r7, #8]
 800f67e:	429a      	cmp	r2, r3
 800f680:	d106      	bne.n	800f690 <prvTCPHandleFin+0x92>
            {
                pxSocket->u.xTCP.bits.bFinAcked = pdTRUE_UNSIGNED;
 800f682:	687a      	ldr	r2, [r7, #4]
 800f684:	f892 306e 	ldrb.w	r3, [r2, #110]	@ 0x6e
 800f688:	f043 0301 	orr.w	r3, r3, #1
 800f68c:	f882 306e 	strb.w	r3, [r2, #110]	@ 0x6e
            }
        }

        if( pxSocket->u.xTCP.bits.bFinAcked == pdFALSE_UNSIGNED )
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
 800f696:	f003 0301 	and.w	r3, r3, #1
 800f69a:	b2db      	uxtb	r3, r3
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d10b      	bne.n	800f6b8 <prvTCPHandleFin+0xba>
        {
            pxTCPWindow->tx.ulCurrentSequenceNumber = pxTCPWindow->tx.ulFINSequenceNumber;
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f6a4:	68fb      	ldr	r3, [r7, #12]
 800f6a6:	621a      	str	r2, [r3, #32]
            pxTCPHeader->ucTCPFlags = ( uint8_t ) tcpTCP_FLAG_ACK | ( uint8_t ) tcpTCP_FLAG_FIN;
 800f6a8:	697b      	ldr	r3, [r7, #20]
 800f6aa:	2211      	movs	r2, #17
 800f6ac:	735a      	strb	r2, [r3, #13]

            /* And wait for the final ACK. */
            vTCPStateChange( pxSocket, eLAST_ACK );
 800f6ae:	210a      	movs	r1, #10
 800f6b0:	6878      	ldr	r0, [r7, #4]
 800f6b2:	f7ff f8ad 	bl	800e810 <vTCPStateChange>
 800f6b6:	e023      	b.n	800f700 <prvTCPHandleFin+0x102>
        }
        else
        {
            /* Our FIN has been ACK'd, the outgoing sequence number is now fixed. */
            pxTCPWindow->tx.ulCurrentSequenceNumber = pxTCPWindow->tx.ulFINSequenceNumber + 1U;
 800f6b8:	68fb      	ldr	r3, [r7, #12]
 800f6ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6bc:	1c5a      	adds	r2, r3, #1
 800f6be:	68fb      	ldr	r3, [r7, #12]
 800f6c0:	621a      	str	r2, [r3, #32]

            if( pxSocket->u.xTCP.bits.bFinRecv == pdFALSE_UNSIGNED )
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800f6c8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f6cc:	b2db      	uxtb	r3, r3
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d103      	bne.n	800f6da <prvTCPHandleFin+0xdc>
            {
                /* We have sent out a FIN but the peer hasn't replied with a FIN
                 * yet. Do nothing for the moment. */
                pxTCPHeader->ucTCPFlags = 0U;
 800f6d2:	697b      	ldr	r3, [r7, #20]
 800f6d4:	2200      	movs	r2, #0
 800f6d6:	735a      	strb	r2, [r3, #13]
 800f6d8:	e012      	b.n	800f700 <prvTCPHandleFin+0x102>
            }
            else
            {
                if( pxSocket->u.xTCP.bits.bFinLast == pdFALSE_UNSIGNED )
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
 800f6e0:	f003 0302 	and.w	r3, r3, #2
 800f6e4:	b2db      	uxtb	r3, r3
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d103      	bne.n	800f6f2 <prvTCPHandleFin+0xf4>
                {
                    /* This is the third of the three-way hand shake: the last
                     * ACK. */
                    pxTCPHeader->ucTCPFlags = tcpTCP_FLAG_ACK;
 800f6ea:	697b      	ldr	r3, [r7, #20]
 800f6ec:	2210      	movs	r2, #16
 800f6ee:	735a      	strb	r2, [r3, #13]
 800f6f0:	e002      	b.n	800f6f8 <prvTCPHandleFin+0xfa>
                }
                else
                {
                    /* The other party started the closure, so we just wait for the
                     * last ACK. */
                    pxTCPHeader->ucTCPFlags = 0U;
 800f6f2:	697b      	ldr	r3, [r7, #20]
 800f6f4:	2200      	movs	r2, #0
 800f6f6:	735a      	strb	r2, [r3, #13]
                }

                /* And wait for the user to close this socket. */
                vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800f6f8:	2108      	movs	r1, #8
 800f6fa:	6878      	ldr	r0, [r7, #4]
 800f6fc:	f7ff f888 	bl	800e810 <vTCPStateChange>
            }
        }

        pxTCPWindow->ulOurSequenceNumber = pxTCPWindow->tx.ulCurrentSequenceNumber;
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	6a1a      	ldr	r2, [r3, #32]
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	62da      	str	r2, [r3, #44]	@ 0x2c

        if( pxTCPHeader->ucTCPFlags != 0U )
 800f708:	697b      	ldr	r3, [r7, #20]
 800f70a:	7b5b      	ldrb	r3, [r3, #13]
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d00d      	beq.n	800f72c <prvTCPHandleFin+0x12e>
        {
            ucIntermediateResult = ( uint8_t ) ( uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + pxTCPWindow->ucOptionLength );
 800f710:	6878      	ldr	r0, [r7, #4]
 800f712:	f7fb fb21 	bl	800ad58 <uxIPHeaderSizeSocket>
 800f716:	4603      	mov	r3, r0
 800f718:	b2da      	uxtb	r2, r3
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f720:	4413      	add	r3, r2
 800f722:	b2db      	uxtb	r3, r3
 800f724:	3314      	adds	r3, #20
 800f726:	74fb      	strb	r3, [r7, #19]
            xSendLength = ( BaseType_t ) ucIntermediateResult;
 800f728:	7cfb      	ldrb	r3, [r7, #19]
 800f72a:	61fb      	str	r3, [r7, #28]
        }

        pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + pxTCPWindow->ucOptionLength ) << 2 );
 800f72c:	68fb      	ldr	r3, [r7, #12]
 800f72e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f732:	3314      	adds	r3, #20
 800f734:	b2db      	uxtb	r3, r3
 800f736:	009b      	lsls	r3, r3, #2
 800f738:	b2da      	uxtb	r2, r3
 800f73a:	697b      	ldr	r3, [r7, #20]
 800f73c:	731a      	strb	r2, [r3, #12]
                                     ( unsigned ) ( pxTCPWindow->ulNextTxSequenceNumber - pxTCPWindow->tx.ulFirstSequenceNumber ),
                                     ( unsigned ) ( pxTCPWindow->ulOurSequenceNumber - pxTCPWindow->tx.ulFirstSequenceNumber ),
                                     ( unsigned ) ( pxTCPWindow->rx.ulCurrentSequenceNumber - pxTCPWindow->rx.ulFirstSequenceNumber ) ) );
        }

        return xSendLength;
 800f73e:	69fb      	ldr	r3, [r7, #28]
    }
 800f740:	4618      	mov	r0, r3
 800f742:	3724      	adds	r7, #36	@ 0x24
 800f744:	46bd      	mov	sp, r7
 800f746:	bd90      	pop	{r4, r7, pc}

0800f748 <prvHandleSynReceived>:
 */
    static BaseType_t prvHandleSynReceived( FreeRTOS_Socket_t * pxSocket,
                                            const NetworkBufferDescriptor_t * pxNetworkBuffer,
                                            uint32_t ulReceiveLength,
                                            UBaseType_t uxOptionsLength )
    {
 800f748:	b590      	push	{r4, r7, lr}
 800f74a:	b099      	sub	sp, #100	@ 0x64
 800f74c:	af00      	add	r7, sp, #0
 800f74e:	60f8      	str	r0, [r7, #12]
 800f750:	60b9      	str	r1, [r7, #8]
 800f752:	607a      	str	r2, [r7, #4]
 800f754:	603b      	str	r3, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                  &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) ] ) );
 800f756:	68bb      	ldr	r3, [r7, #8]
 800f758:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800f75a:	68f8      	ldr	r0, [r7, #12]
 800f75c:	f7fb fafc 	bl	800ad58 <uxIPHeaderSizeSocket>
 800f760:	4603      	mov	r3, r0
 800f762:	330e      	adds	r3, #14
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800f764:	4423      	add	r3, r4
 800f766:	657b      	str	r3, [r7, #84]	@ 0x54
        TCPHeader_t * pxTCPHeader = &pxProtocolHeaders->xTCPHeader;
 800f768:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f76a:	653b      	str	r3, [r7, #80]	@ 0x50
        TCPWindow_t * pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800f772:	64fb      	str	r3, [r7, #76]	@ 0x4c
        uint8_t ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800f774:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f776:	7b5b      	ldrb	r3, [r3, #13]
 800f778:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        uint32_t ulSequenceNumber = FreeRTOS_ntohl( pxTCPHeader->ulSequenceNumber );
 800f77c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f77e:	685b      	ldr	r3, [r3, #4]
 800f780:	647b      	str	r3, [r7, #68]	@ 0x44
        BaseType_t xSendLength = 0;
 800f782:	2300      	movs	r3, #0
 800f784:	65fb      	str	r3, [r7, #92]	@ 0x5c
        UBaseType_t uxIntermediateResult = 0U;
 800f786:	2300      	movs	r3, #0
 800f788:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Either expect a ACK or a SYN+ACK. */
        uint8_t ucExpect = tcpTCP_FLAG_ACK;
 800f78a:	2310      	movs	r3, #16
 800f78c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
        const uint8_t ucFlagsMask = tcpTCP_FLAG_ACK | tcpTCP_FLAG_RST | tcpTCP_FLAG_SYN | tcpTCP_FLAG_FIN;
 800f790:	2317      	movs	r3, #23
 800f792:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

        if( pxSocket->u.xTCP.eTCPState == eCONNECT_SYN )
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f79c:	2b02      	cmp	r3, #2
 800f79e:	d105      	bne.n	800f7ac <prvHandleSynReceived+0x64>
        {
            ucExpect |= tcpTCP_FLAG_SYN;
 800f7a0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800f7a4:	f043 0302 	orr.w	r3, r3, #2
 800f7a8:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
        }

        if( ( ucTCPFlags & ucFlagsMask ) != ucExpect )
 800f7ac:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 800f7b0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f7b4:	4013      	ands	r3, r2
 800f7b6:	b2db      	uxtb	r3, r3
 800f7b8:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 800f7bc:	429a      	cmp	r2, r3
 800f7be:	d024      	beq.n	800f80a <prvHandleSynReceived+0xc2>
                                     ( pxSocket->u.xTCP.eTCPState == ( uint8_t ) eSYN_RECEIVED ) ? "eSYN_RECEIVED" : "eCONNECT_SYN",
                                     ucExpect, ucTCPFlags ) );

            /* In case pxSocket is not yet owned by the application, a closure
             * of the socket will be scheduled for the next cycle. */
            vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800f7c0:	2108      	movs	r1, #8
 800f7c2:	68f8      	ldr	r0, [r7, #12]
 800f7c4:	f7ff f824 	bl	800e810 <vTCPStateChange>

            /* Send RST with the expected sequence and ACK numbers,
             * otherwise the packet will be ignored. */
            pxTCPWindow->ulOurSequenceNumber = FreeRTOS_htonl( pxTCPHeader->ulAckNr );
 800f7c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f7ca:	689a      	ldr	r2, [r3, #8]
 800f7cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f7ce:	62da      	str	r2, [r3, #44]	@ 0x2c
            pxTCPWindow->rx.ulCurrentSequenceNumber = ulSequenceNumber;
 800f7d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f7d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f7d4:	611a      	str	r2, [r3, #16]

            pxTCPHeader->ucTCPFlags |= tcpTCP_FLAG_RST;
 800f7d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f7d8:	7b5b      	ldrb	r3, [r3, #13]
 800f7da:	f043 0304 	orr.w	r3, r3, #4
 800f7de:	b2da      	uxtb	r2, r3
 800f7e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f7e2:	735a      	strb	r2, [r3, #13]

            uxIntermediateResult = uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 800f7e4:	68f8      	ldr	r0, [r7, #12]
 800f7e6:	f7fb fab7 	bl	800ad58 <uxIPHeaderSizeSocket>
 800f7ea:	4602      	mov	r2, r0
 800f7ec:	683b      	ldr	r3, [r7, #0]
 800f7ee:	4413      	add	r3, r2
 800f7f0:	3314      	adds	r3, #20
 800f7f2:	643b      	str	r3, [r7, #64]	@ 0x40
            xSendLength = ( BaseType_t ) uxIntermediateResult;
 800f7f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f7f6:	65fb      	str	r3, [r7, #92]	@ 0x5c

            pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800f7f8:	683b      	ldr	r3, [r7, #0]
 800f7fa:	b2db      	uxtb	r3, r3
 800f7fc:	3314      	adds	r3, #20
 800f7fe:	b2db      	uxtb	r3, r3
 800f800:	009b      	lsls	r3, r3, #2
 800f802:	b2da      	uxtb	r2, r3
 800f804:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f806:	731a      	strb	r2, [r3, #12]
 800f808:	e08c      	b.n	800f924 <prvHandleSynReceived+0x1dc>
        }
        else
        {
            pxTCPWindow->usPeerPortNumber = pxSocket->u.xTCP.usRemotePort;
 800f80a:	68fb      	ldr	r3, [r7, #12]
 800f80c:	f8b3 2068 	ldrh.w	r2, [r3, #104]	@ 0x68
 800f810:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f812:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
            pxTCPWindow->usOurPortNumber = pxSocket->usLocalPort;
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 800f81a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f81c:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8

            if( pxSocket->u.xTCP.eTCPState == eCONNECT_SYN )
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f826:	2b02      	cmp	r3, #2
 800f828:	d12e      	bne.n	800f888 <prvHandleSynReceived+0x140>

                /* MISRA Ref 11.3.1 [Misaligned access] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                /* coverity[misra_c_2012_rule_11_3_violation] */
                ProtocolHeaders_t * pxLastHeaders = ( ( ProtocolHeaders_t * )
                                                      &( pxSocket->u.xTCP.xPacket.u.ucLastPacket[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) ] ) );
 800f82a:	68f8      	ldr	r0, [r7, #12]
 800f82c:	f7fb fa94 	bl	800ad58 <uxIPHeaderSizeSocket>
 800f830:	4603      	mov	r3, r0
 800f832:	330e      	adds	r3, #14
                ProtocolHeaders_t * pxLastHeaders = ( ( ProtocolHeaders_t * )
 800f834:	33a8      	adds	r3, #168	@ 0xa8
 800f836:	68fa      	ldr	r2, [r7, #12]
 800f838:	4413      	add	r3, r2
 800f83a:	3306      	adds	r3, #6
 800f83c:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Clear the SYN flag in lastPacket. */
                pxLastHeaders->xTCPHeader.ucTCPFlags = tcpTCP_FLAG_ACK;
 800f83e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f840:	2210      	movs	r2, #16
 800f842:	735a      	strb	r2, [r3, #13]
                pxProtocolHeaders->xTCPHeader.ucTCPFlags = tcpTCP_FLAG_ACK;
 800f844:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f846:	2210      	movs	r2, #16
 800f848:	735a      	strb	r2, [r3, #13]

                /* This socket was the one connecting actively so now perform the
                 * synchronisation. */
                vTCPWindowInit( &pxSocket->u.xTCP.xTCPWindow,
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
                                ulSequenceNumber, pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber, ( uint32_t ) pxSocket->u.xTCP.usMSS );
 800f856:	68fb      	ldr	r3, [r7, #12]
 800f858:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
                vTCPWindowInit( &pxSocket->u.xTCP.xTCPWindow,
 800f85c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f85e:	f001 ff95 	bl	801178c <vTCPWindowInit>
                pxTCPWindow->rx.ulHighestSequenceNumber = ulSequenceNumber + 1U;
 800f862:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f864:	1c5a      	adds	r2, r3, #1
 800f866:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f868:	619a      	str	r2, [r3, #24]
                pxTCPWindow->rx.ulCurrentSequenceNumber = ulSequenceNumber + 1U;
 800f86a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f86c:	1c5a      	adds	r2, r3, #1
 800f86e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f870:	611a      	str	r2, [r3, #16]
                pxTCPWindow->tx.ulCurrentSequenceNumber++; /* because we send a TCP_SYN [ | TCP_ACK ]; */
 800f872:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f874:	6a1b      	ldr	r3, [r3, #32]
 800f876:	1c5a      	adds	r2, r3, #1
 800f878:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f87a:	621a      	str	r2, [r3, #32]
                pxTCPWindow->ulNextTxSequenceNumber++;
 800f87c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f87e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f880:	1c5a      	adds	r2, r3, #1
 800f882:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f884:	635a      	str	r2, [r3, #52]	@ 0x34
 800f886:	e005      	b.n	800f894 <prvHandleSynReceived+0x14c>
            }
            else if( ulReceiveLength == 0U )
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	d102      	bne.n	800f894 <prvHandleSynReceived+0x14c>
            {
                pxTCPWindow->rx.ulCurrentSequenceNumber = ulSequenceNumber;
 800f88e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f890:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f892:	611a      	str	r2, [r3, #16]
                /* Nothing. */
            }

            /* The SYN+ACK has been confirmed, increase the next sequence number by
             * 1. */
            pxTCPWindow->ulOurSequenceNumber = pxTCPWindow->tx.ulFirstSequenceNumber + 1U;
 800f894:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f896:	69db      	ldr	r3, [r3, #28]
 800f898:	1c5a      	adds	r2, r3, #1
 800f89a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f89c:	62da      	str	r2, [r3, #44]	@ 0x2c

            #if ( ipconfigUSE_TCP_WIN == 1 )
            {
                char pcBuffer[ 40 ]; /* Space to print an IP-address. */
                ( void ) FreeRTOS_inet_ntop( ( pxSocket->bits.bIsIPv6 != 0U ) ? FREERTOS_AF_INET6 : FREERTOS_AF_INET,
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	7a1b      	ldrb	r3, [r3, #8]
 800f8a2:	f003 0301 	and.w	r3, r3, #1
 800f8a6:	b2db      	uxtb	r3, r3
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d001      	beq.n	800f8b0 <prvHandleSynReceived+0x168>
 800f8ac:	200a      	movs	r0, #10
 800f8ae:	e000      	b.n	800f8b2 <prvHandleSynReceived+0x16a>
 800f8b0:	2002      	movs	r0, #2
                                             ( void * ) pxSocket->u.xTCP.xRemoteIP.xIP_IPv6.ucBytes,
 800f8b2:	68fb      	ldr	r3, [r7, #12]
 800f8b4:	f103 0158 	add.w	r1, r3, #88	@ 0x58
                ( void ) FreeRTOS_inet_ntop( ( pxSocket->bits.bIsIPv6 != 0U ) ? FREERTOS_AF_INET6 : FREERTOS_AF_INET,
 800f8b8:	f107 0210 	add.w	r2, r7, #16
 800f8bc:	2328      	movs	r3, #40	@ 0x28
 800f8be:	f7fd ff01 	bl	800d6c4 <FreeRTOS_inet_ntop>
                                         pxSocket->u.xTCP.usRemotePort,
                                         ( unsigned ) pxSocket->u.xTCP.bits.bWinScaling ) );
            }
            #endif /* ipconfigUSE_TCP_WIN */

            if( ( pxSocket->u.xTCP.eTCPState == eCONNECT_SYN ) || ( ulReceiveLength != 0U ) )
 800f8c2:	68fb      	ldr	r3, [r7, #12]
 800f8c4:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f8c8:	2b02      	cmp	r3, #2
 800f8ca:	d002      	beq.n	800f8d2 <prvHandleSynReceived+0x18a>
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d014      	beq.n	800f8fc <prvHandleSynReceived+0x1b4>
            {
                pxTCPHeader->ucTCPFlags = tcpTCP_FLAG_ACK;
 800f8d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f8d4:	2210      	movs	r2, #16
 800f8d6:	735a      	strb	r2, [r3, #13]

                uxIntermediateResult = uxIPHeaderSizeSocket( pxSocket ) + ( size_t ) ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 800f8d8:	68f8      	ldr	r0, [r7, #12]
 800f8da:	f7fb fa3d 	bl	800ad58 <uxIPHeaderSizeSocket>
 800f8de:	4602      	mov	r2, r0
 800f8e0:	683b      	ldr	r3, [r7, #0]
 800f8e2:	4413      	add	r3, r2
 800f8e4:	3314      	adds	r3, #20
 800f8e6:	643b      	str	r3, [r7, #64]	@ 0x40
                xSendLength = ( BaseType_t ) uxIntermediateResult;
 800f8e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f8ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
                pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800f8ec:	683b      	ldr	r3, [r7, #0]
 800f8ee:	b2db      	uxtb	r3, r3
 800f8f0:	3314      	adds	r3, #20
 800f8f2:	b2db      	uxtb	r3, r3
 800f8f4:	009b      	lsls	r3, r3, #2
 800f8f6:	b2da      	uxtb	r2, r3
 800f8f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f8fa:	731a      	strb	r2, [r3, #12]
            }

            #if ( ipconfigUSE_TCP_WIN != 0 )
            {
                if( pxSocket->u.xTCP.bits.bWinScaling == pdFALSE_UNSIGNED )
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
 800f902:	f003 0310 	and.w	r3, r3, #16
 800f906:	b2db      	uxtb	r3, r3
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d107      	bne.n	800f91c <prvHandleSynReceived+0x1d4>
                {
                    /* The other party did not send a scaling factor.
                     * A shifting factor in this side must be canceled. */
                    pxSocket->u.xTCP.ucMyWinScaleFactor = 0;
 800f90c:	68fb      	ldr	r3, [r7, #12]
 800f90e:	2200      	movs	r2, #0
 800f910:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
                    pxSocket->u.xTCP.ucPeerWinScaleFactor = 0;
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	2200      	movs	r2, #0
 800f918:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
            }
            #endif /* ipconfigUSE_TCP_WIN */

            /* This was the third step of connecting: SYN, SYN+ACK, ACK so now the
             * connection is established. */
            vTCPStateChange( pxSocket, eESTABLISHED );
 800f91c:	2105      	movs	r1, #5
 800f91e:	68f8      	ldr	r0, [r7, #12]
 800f920:	f7fe ff76 	bl	800e810 <vTCPStateChange>
        }

        return xSendLength;
 800f924:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    }
 800f926:	4618      	mov	r0, r3
 800f928:	3764      	adds	r7, #100	@ 0x64
 800f92a:	46bd      	mov	sp, r7
 800f92c:	bd90      	pop	{r4, r7, pc}

0800f92e <prvHandleEstablished>:
 */
    static BaseType_t prvHandleEstablished( FreeRTOS_Socket_t * pxSocket,
                                            NetworkBufferDescriptor_t ** ppxNetworkBuffer,
                                            uint32_t ulReceiveLength,
                                            UBaseType_t uxOptionsLength )
    {
 800f92e:	b590      	push	{r4, r7, lr}
 800f930:	b097      	sub	sp, #92	@ 0x5c
 800f932:	af02      	add	r7, sp, #8
 800f934:	60f8      	str	r0, [r7, #12]
 800f936:	60b9      	str	r1, [r7, #8]
 800f938:	607a      	str	r2, [r7, #4]
 800f93a:	603b      	str	r3, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                  &( ( *ppxNetworkBuffer )->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) ] ) );
 800f93c:	68bb      	ldr	r3, [r7, #8]
 800f93e:	681b      	ldr	r3, [r3, #0]
 800f940:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800f942:	68f8      	ldr	r0, [r7, #12]
 800f944:	f7fb fa08 	bl	800ad58 <uxIPHeaderSizeSocket>
 800f948:	4603      	mov	r3, r0
 800f94a:	330e      	adds	r3, #14
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800f94c:	4423      	add	r3, r4
 800f94e:	647b      	str	r3, [r7, #68]	@ 0x44
        TCPHeader_t * pxTCPHeader = &pxProtocolHeaders->xTCPHeader;
 800f950:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f952:	643b      	str	r3, [r7, #64]	@ 0x40
        TCPWindow_t * pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800f95a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        uint8_t ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800f95c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f95e:	7b5b      	ldrb	r3, [r3, #13]
 800f960:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        uint32_t ulSequenceNumber = FreeRTOS_ntohl( pxTCPHeader->ulSequenceNumber ), ulCount, ulIntermediateResult = 0;
 800f964:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f966:	685b      	ldr	r3, [r3, #4]
 800f968:	637b      	str	r3, [r7, #52]	@ 0x34
 800f96a:	2300      	movs	r3, #0
 800f96c:	633b      	str	r3, [r7, #48]	@ 0x30
        BaseType_t xSendLength = 0, xMayClose = pdFALSE, bRxComplete, bTxDone;
 800f96e:	2300      	movs	r3, #0
 800f970:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f972:	2300      	movs	r3, #0
 800f974:	64bb      	str	r3, [r7, #72]	@ 0x48
        int32_t lDistance, lSendResult;
        uint16_t usWindow;
        UBaseType_t uxIntermediateResult = 0;
 800f976:	2300      	movs	r3, #0
 800f978:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Remember the window size the peer is advertising. */
        usWindow = FreeRTOS_ntohs( pxTCPHeader->usWindow );
 800f97a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f97c:	7b9a      	ldrb	r2, [r3, #14]
 800f97e:	7bdb      	ldrb	r3, [r3, #15]
 800f980:	021b      	lsls	r3, r3, #8
 800f982:	4313      	orrs	r3, r2
 800f984:	857b      	strh	r3, [r7, #42]	@ 0x2a
        pxSocket->u.xTCP.ulWindowSize = ( uint32_t ) usWindow;
 800f986:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
        #if ( ipconfigUSE_TCP_WIN != 0 )
        {
            pxSocket->u.xTCP.ulWindowSize =
                ( pxSocket->u.xTCP.ulWindowSize << pxSocket->u.xTCP.ucPeerWinScaleFactor );
 800f98e:	68fb      	ldr	r3, [r7, #12]
 800f990:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 800f994:	68fa      	ldr	r2, [r7, #12]
 800f996:	f892 210a 	ldrb.w	r2, [r2, #266]	@ 0x10a
 800f99a:	fa03 f202 	lsl.w	r2, r3, r2
            pxSocket->u.xTCP.ulWindowSize =
 800f99e:	68fb      	ldr	r3, [r7, #12]
 800f9a0:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
        }
        #endif /* ipconfigUSE_TCP_WIN */

        if( ( ucTCPFlags & ( uint8_t ) tcpTCP_FLAG_ACK ) == 0U )
 800f9a4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800f9a8:	f003 0310 	and.w	r3, r3, #16
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	f000 80c6 	beq.w	800fb3e <prvHandleEstablished+0x210>
             * be dropped
             */
        }
        else
        {
            ulCount = ulTCPWindowTxAck( pxTCPWindow, FreeRTOS_ntohl( pxTCPHeader->ulAckNr ) );
 800f9b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f9b4:	689b      	ldr	r3, [r3, #8]
 800f9b6:	4619      	mov	r1, r3
 800f9b8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800f9ba:	f002 fc2a 	bl	8012212 <ulTCPWindowTxAck>
 800f9be:	6278      	str	r0, [r7, #36]	@ 0x24

            /* ulTCPWindowTxAck() returns the number of bytes which have been acked,
             * starting at 'tx.ulCurrentSequenceNumber'.  Advance the tail pointer in
             * txStream. */
            if( ( pxSocket->u.xTCP.txStream != NULL ) && ( ulCount > 0U ) )
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	d027      	beq.n	800fa1a <prvHandleEstablished+0xec>
 800f9ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	d024      	beq.n	800fa1a <prvHandleEstablished+0xec>
            {
                /* Just advancing the tail index, 'ulCount' bytes have been
                 * confirmed, and because there is new space in the txStream, the
                 * user/owner should be woken up. */
                /* _HT_ : only in case the socket's waiting? */
                if( uxStreamBufferGet( pxSocket->u.xTCP.txStream, 0U, NULL, ( size_t ) ulCount, pdFALSE ) != 0U )
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 800f9d6:	2300      	movs	r3, #0
 800f9d8:	9300      	str	r3, [sp, #0]
 800f9da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9dc:	2200      	movs	r2, #0
 800f9de:	2100      	movs	r1, #0
 800f9e0:	f7fe fd9d 	bl	800e51e <uxStreamBufferGet>
 800f9e4:	4603      	mov	r3, r0
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d017      	beq.n	800fa1a <prvHandleEstablished+0xec>
                {
                    pxSocket->xEventBits |= ( EventBits_t ) eSOCKET_SEND;
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	f043 0202 	orr.w	r2, r3, #2
 800f9f2:	68fb      	ldr	r3, [r7, #12]
 800f9f4:	601a      	str	r2, [r3, #0]

                    #if ipconfigSUPPORT_SELECT_FUNCTION == 1
                    {
                        if( ( pxSocket->xSelectBits & ( ( EventBits_t ) eSELECT_WRITE ) ) != 0U )
 800f9f6:	68fb      	ldr	r3, [r7, #12]
 800f9f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f9fa:	f003 0302 	and.w	r3, r3, #2
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	d005      	beq.n	800fa0e <prvHandleEstablished+0xe0>
                        {
                            pxSocket->xEventBits |= ( ( EventBits_t ) eSELECT_WRITE ) << SOCKET_EVENT_BIT_COUNT;
 800fa02:	68fb      	ldr	r3, [r7, #12]
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	601a      	str	r2, [r3, #0]
                     * call it now. */
                    #if ( ipconfigUSE_CALLBACKS == 1 )
                    {
                        if( ipconfigIS_VALID_PROG_ADDRESS( pxSocket->u.xTCP.pxHandleSent ) )
                        {
                            pxSocket->u.xTCP.pxHandleSent( ( Socket_t ) pxSocket, ulCount );
 800fa0e:	68fb      	ldr	r3, [r7, #12]
 800fa10:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800fa14:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800fa16:	68f8      	ldr	r0, [r7, #12]
 800fa18:	4798      	blx	r3
                }
            }

            /* If this socket has a stream for transmission, add the data to the
             * outgoing segment(s). */
            if( pxSocket->u.xTCP.txStream != NULL )
 800fa1a:	68fb      	ldr	r3, [r7, #12]
 800fa1c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d002      	beq.n	800fa2a <prvHandleEstablished+0xfc>
            {
                prvTCPAddTxData( pxSocket );
 800fa24:	68f8      	ldr	r0, [r7, #12]
 800fa26:	f000 ffbd 	bl	80109a4 <prvTCPAddTxData>
            }

            pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber = pxTCPWindow->tx.ulCurrentSequenceNumber;
 800fa2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa2c:	6a1a      	ldr	r2, [r3, #32]
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150

            if( ( pxSocket->u.xTCP.bits.bFinAccepted != pdFALSE_UNSIGNED ) || ( ( ucTCPFlags & ( uint8_t ) tcpTCP_FLAG_FIN ) != 0U ) )
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800fa3a:	f003 0320 	and.w	r3, r3, #32
 800fa3e:	b2db      	uxtb	r3, r3
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d105      	bne.n	800fa50 <prvHandleEstablished+0x122>
 800fa44:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800fa48:	f003 0301 	and.w	r3, r3, #1
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	d041      	beq.n	800fad4 <prvHandleEstablished+0x1a6>
            {
                /* Peer is requesting to stop, see if we're really finished. */
                xMayClose = pdTRUE;
 800fa50:	2301      	movs	r3, #1
 800fa52:	64bb      	str	r3, [r7, #72]	@ 0x48
                ulIntermediateResult = ulSequenceNumber + ulReceiveLength - pxTCPWindow->rx.ulCurrentSequenceNumber;
 800fa54:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	441a      	add	r2, r3
 800fa5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa5c:	691b      	ldr	r3, [r3, #16]
 800fa5e:	1ad3      	subs	r3, r2, r3
 800fa60:	633b      	str	r3, [r7, #48]	@ 0x30
                lDistance = ( int32_t ) ulIntermediateResult;
 800fa62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa64:	623b      	str	r3, [r7, #32]

                /* Checks are only necessary if we haven't sent a FIN yet. */
                if( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED )
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800fa6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fa70:	b2db      	uxtb	r3, r3
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d11d      	bne.n	800fab2 <prvHandleEstablished+0x184>
                {
                    /* xTCPWindowTxDone returns true when all Tx queues are empty. */
                    bRxComplete = xTCPWindowRxEmpty( pxTCPWindow );
 800fa76:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800fa78:	f001 fd9e 	bl	80115b8 <xTCPWindowRxEmpty>
 800fa7c:	61f8      	str	r0, [r7, #28]
                    bTxDone = xTCPWindowTxDone( pxTCPWindow );
 800fa7e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800fa80:	f002 f8f3 	bl	8011c6a <xTCPWindowTxDone>
 800fa84:	61b8      	str	r0, [r7, #24]

                    if( ( bRxComplete == 0 ) || ( bTxDone == 0 ) )
 800fa86:	69fb      	ldr	r3, [r7, #28]
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d002      	beq.n	800fa92 <prvHandleEstablished+0x164>
 800fa8c:	69bb      	ldr	r3, [r7, #24]
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d10a      	bne.n	800faa8 <prvHandleEstablished+0x17a>
                        FreeRTOS_debug_printf( ( "Refusing FIN[%u,%u]: RxCompl %d tx done %d\n",
                                                 pxSocket->usLocalPort,
                                                 pxSocket->u.xTCP.usRemotePort,
                                                 ( int ) bRxComplete,
                                                 ( int ) bTxDone ) );
                        xMayClose = pdFALSE;
 800fa92:	2300      	movs	r3, #0
 800fa94:	64bb      	str	r3, [r7, #72]	@ 0x48

                        /* This action is necessary to ensure proper handling of any subsequent packets that
                         * may arrive after the refused FIN packet. Note that we only update it when the sequence
                         * of FIN packet is correct. Otherwise, we wait for re-transmission. */
                        if( lDistance <= 1 )
 800fa96:	6a3b      	ldr	r3, [r7, #32]
 800fa98:	2b01      	cmp	r3, #1
 800fa9a:	dc0a      	bgt.n	800fab2 <prvHandleEstablished+0x184>
                        {
                            pxTCPWindow->rx.ulCurrentSequenceNumber = pxTCPWindow->rx.ulFINSequenceNumber + 1U;
 800fa9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa9e:	695b      	ldr	r3, [r3, #20]
 800faa0:	1c5a      	adds	r2, r3, #1
 800faa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800faa4:	611a      	str	r2, [r3, #16]
                        if( lDistance <= 1 )
 800faa6:	e004      	b.n	800fab2 <prvHandleEstablished+0x184>
                        }
                    }
                    else if( lDistance > 1 )
 800faa8:	6a3b      	ldr	r3, [r7, #32]
 800faaa:	2b01      	cmp	r3, #1
 800faac:	dd01      	ble.n	800fab2 <prvHandleEstablished+0x184>
                        FreeRTOS_debug_printf( ( "Refusing FIN: Rx not complete %d (cur %u high %u)\n",
                                                 ( int ) lDistance,
                                                 ( unsigned ) ( pxTCPWindow->rx.ulCurrentSequenceNumber - pxTCPWindow->rx.ulFirstSequenceNumber ),
                                                 ( unsigned ) ( pxTCPWindow->rx.ulHighestSequenceNumber - pxTCPWindow->rx.ulFirstSequenceNumber ) ) );

                        xMayClose = pdFALSE;
 800faae:	2300      	movs	r3, #0
 800fab0:	64bb      	str	r3, [r7, #72]	@ 0x48
                                             ( unsigned ) ( ulSequenceNumber - pxSocket->u.xTCP.xTCPWindow.rx.ulFirstSequenceNumber ),
                                             ( unsigned ) ulReceiveLength,
                                             ( unsigned ) ( pxTCPWindow->tx.ulCurrentSequenceNumber - pxSocket->u.xTCP.xTCPWindow.tx.ulFirstSequenceNumber ) ) );
                }

                if( xMayClose != pdFALSE )
 800fab2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	d00d      	beq.n	800fad4 <prvHandleEstablished+0x1a6>
                {
                    pxSocket->u.xTCP.bits.bFinAccepted = pdTRUE_UNSIGNED;
 800fab8:	68fa      	ldr	r2, [r7, #12]
 800faba:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800fabe:	f043 0320 	orr.w	r3, r3, #32
 800fac2:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
                    xSendLength = prvTCPHandleFin( pxSocket, *ppxNetworkBuffer );
 800fac6:	68bb      	ldr	r3, [r7, #8]
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	4619      	mov	r1, r3
 800facc:	68f8      	ldr	r0, [r7, #12]
 800face:	f7ff fd96 	bl	800f5fe <prvTCPHandleFin>
 800fad2:	64f8      	str	r0, [r7, #76]	@ 0x4c
                }
            }

            if( xMayClose == pdFALSE )
 800fad4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d131      	bne.n	800fb3e <prvHandleEstablished+0x210>
            {
                pxTCPHeader->ucTCPFlags = tcpTCP_FLAG_ACK;
 800fada:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fadc:	2210      	movs	r2, #16
 800fade:	735a      	strb	r2, [r3, #13]

                if( ulReceiveLength != 0U )
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d01d      	beq.n	800fb22 <prvHandleEstablished+0x1f4>
                {
                    uxIntermediateResult = uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 800fae6:	68f8      	ldr	r0, [r7, #12]
 800fae8:	f7fb f936 	bl	800ad58 <uxIPHeaderSizeSocket>
 800faec:	4602      	mov	r2, r0
 800faee:	683b      	ldr	r3, [r7, #0]
 800faf0:	4413      	add	r3, r2
 800faf2:	3314      	adds	r3, #20
 800faf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    xSendLength = ( BaseType_t ) uxIntermediateResult;
 800faf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800faf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
                    /* TCP-offset equals '( ( length / 4 ) << 4 )', resulting in a shift-left 2 */
                    pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800fafa:	683b      	ldr	r3, [r7, #0]
 800fafc:	b2db      	uxtb	r3, r3
 800fafe:	3314      	adds	r3, #20
 800fb00:	b2db      	uxtb	r3, r3
 800fb02:	009b      	lsls	r3, r3, #2
 800fb04:	b2da      	uxtb	r2, r3
 800fb06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fb08:	731a      	strb	r2, [r3, #12]

                    if( pxSocket->u.xTCP.bits.bFinSent != pdFALSE_UNSIGNED )
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800fb10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb14:	b2db      	uxtb	r3, r3
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	d003      	beq.n	800fb22 <prvHandleEstablished+0x1f4>
                    {
                        pxTCPWindow->tx.ulCurrentSequenceNumber = pxTCPWindow->tx.ulFINSequenceNumber;
 800fb1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fb1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb20:	621a      	str	r2, [r3, #32]

                /* _HT_ patch: since the MTU has be fixed at 1500 in stead of 1526, TCP
                 * can not send-out both TCP options and also a full packet. Sending
                 * options (SACK) is always more urgent than sending data, which can be
                 * sent later. */
                if( uxOptionsLength == 0U )
 800fb22:	683b      	ldr	r3, [r7, #0]
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d10a      	bne.n	800fb3e <prvHandleEstablished+0x210>
                {
                    /* prvTCPPrepareSend might allocate a bigger network buffer, if
                     * necessary. */
                    lSendResult = prvTCPPrepareSend( pxSocket, ppxNetworkBuffer, uxOptionsLength );
 800fb28:	683a      	ldr	r2, [r7, #0]
 800fb2a:	68b9      	ldr	r1, [r7, #8]
 800fb2c:	68f8      	ldr	r0, [r7, #12]
 800fb2e:	f000 fdb2 	bl	8010696 <prvTCPPrepareSend>
 800fb32:	6178      	str	r0, [r7, #20]

                    if( lSendResult > 0 )
 800fb34:	697b      	ldr	r3, [r7, #20]
 800fb36:	2b00      	cmp	r3, #0
 800fb38:	dd01      	ble.n	800fb3e <prvHandleEstablished+0x210>
                    {
                        xSendLength = ( BaseType_t ) lSendResult;
 800fb3a:	697b      	ldr	r3, [r7, #20]
 800fb3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
                    }
                }
            }
        }

        return xSendLength;
 800fb3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    }
 800fb40:	4618      	mov	r0, r3
 800fb42:	3754      	adds	r7, #84	@ 0x54
 800fb44:	46bd      	mov	sp, r7
 800fb46:	bd90      	pop	{r4, r7, pc}

0800fb48 <prvTCPHandleState>:
 * As these functions are declared static, and they're called from one location
 * only, most compilers will inline them, thus avoiding a call and return.
 */
    BaseType_t prvTCPHandleState( FreeRTOS_Socket_t * pxSocket,
                                  NetworkBufferDescriptor_t ** ppxNetworkBuffer )
    {
 800fb48:	b590      	push	{r4, r7, lr}
 800fb4a:	b08f      	sub	sp, #60	@ 0x3c
 800fb4c:	af00      	add	r7, sp, #0
 800fb4e:	6078      	str	r0, [r7, #4]
 800fb50:	6039      	str	r1, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                  &( ( *ppxNetworkBuffer )->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( *ppxNetworkBuffer ) ] ) );
 800fb52:	683b      	ldr	r3, [r7, #0]
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800fb58:	683b      	ldr	r3, [r7, #0]
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	4618      	mov	r0, r3
 800fb5e:	f7fb f8e1 	bl	800ad24 <uxIPHeaderSizePacket>
 800fb62:	4603      	mov	r3, r0
 800fb64:	330e      	adds	r3, #14
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800fb66:	4423      	add	r3, r4
 800fb68:	633b      	str	r3, [r7, #48]	@ 0x30
        TCPHeader_t * pxTCPHeader = &( pxProtocolHeaders->xTCPHeader );
 800fb6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        BaseType_t xSendLength = 0;
 800fb6e:	2300      	movs	r3, #0
 800fb70:	637b      	str	r3, [r7, #52]	@ 0x34
        uint32_t ulReceiveLength; /* Number of bytes contained in the TCP message. */
        uint8_t * pucRecvData;
        uint32_t ulSequenceNumber = FreeRTOS_ntohl( pxTCPHeader->ulSequenceNumber );
 800fb72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb74:	685b      	ldr	r3, [r3, #4]
 800fb76:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* uxOptionsLength: the size of the options to be sent (always a multiple of
         * 4 bytes)
         * 1. in the SYN phase, we shall communicate the MSS
         * 2. in case of a SACK, Selective ACK, ack a segment which comes in
         * out-of-order. */
        UBaseType_t uxOptionsLength = 0U;
 800fb78:	2300      	movs	r3, #0
 800fb7a:	627b      	str	r3, [r7, #36]	@ 0x24
        uint8_t ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800fb7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb7e:	7b5b      	ldrb	r3, [r3, #13]
 800fb80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        TCPWindow_t * pxTCPWindow = &( pxSocket->u.xTCP.xTCPWindow );
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800fb8a:	61fb      	str	r3, [r7, #28]
        UBaseType_t uxIntermediateResult = 0;
 800fb8c:	2300      	movs	r3, #0
 800fb8e:	61bb      	str	r3, [r7, #24]
        uint32_t ulSum;

        /* First get the length and the position of the received data, if any.
         * pucRecvData will point to the first byte of the TCP payload. */
        ulReceiveLength = ( uint32_t ) prvCheckRxData( *ppxNetworkBuffer, &pucRecvData );
 800fb90:	683b      	ldr	r3, [r7, #0]
 800fb92:	681b      	ldr	r3, [r3, #0]
 800fb94:	f107 0208 	add.w	r2, r7, #8
 800fb98:	4611      	mov	r1, r2
 800fb9a:	4618      	mov	r0, r3
 800fb9c:	f7ff fbcf 	bl	800f33e <prvCheckRxData>
 800fba0:	4603      	mov	r3, r0
 800fba2:	617b      	str	r3, [r7, #20]

        if( pxSocket->u.xTCP.eTCPState >= eESTABLISHED )
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800fbaa:	2b04      	cmp	r3, #4
 800fbac:	d90c      	bls.n	800fbc8 <prvTCPHandleState+0x80>
        {
            if( pxTCPWindow->rx.ulCurrentSequenceNumber == ( ulSequenceNumber + 1U ) )
 800fbae:	69fb      	ldr	r3, [r7, #28]
 800fbb0:	691a      	ldr	r2, [r3, #16]
 800fbb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbb4:	3301      	adds	r3, #1
 800fbb6:	429a      	cmp	r2, r3
 800fbb8:	d106      	bne.n	800fbc8 <prvTCPHandleState+0x80>
            {
                /* This is most probably a keep-alive message from peer.  Setting
                 * 'bWinChange' doesn't cause a window-size-change, the flag is used
                 * here to force sending an immediate ACK. */
                pxSocket->u.xTCP.bits.bWinChange = pdTRUE_UNSIGNED;
 800fbba:	687a      	ldr	r2, [r7, #4]
 800fbbc:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800fbc0:	f043 0301 	orr.w	r3, r3, #1
 800fbc4:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
            }
        }

        /* Keep track of the highest sequence number that might be expected within
         * this connection. */
        ulSum = ulSequenceNumber + ulReceiveLength - pxTCPWindow->rx.ulHighestSequenceNumber;
 800fbc8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fbca:	697b      	ldr	r3, [r7, #20]
 800fbcc:	441a      	add	r2, r3
 800fbce:	69fb      	ldr	r3, [r7, #28]
 800fbd0:	699b      	ldr	r3, [r3, #24]
 800fbd2:	1ad3      	subs	r3, r2, r3
 800fbd4:	613b      	str	r3, [r7, #16]

        if( ( ( int32_t ) ulSum ) > 0 )
 800fbd6:	693b      	ldr	r3, [r7, #16]
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	dd04      	ble.n	800fbe6 <prvTCPHandleState+0x9e>
        {
            pxTCPWindow->rx.ulHighestSequenceNumber = ulSequenceNumber + ulReceiveLength;
 800fbdc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fbde:	697b      	ldr	r3, [r7, #20]
 800fbe0:	441a      	add	r2, r3
 800fbe2:	69fb      	ldr	r3, [r7, #28]
 800fbe4:	619a      	str	r2, [r3, #24]
        }

        /* Storing data may result in a fatal error if malloc() fails. */
        if( prvStoreRxData( pxSocket, pucRecvData, *ppxNetworkBuffer, ulReceiveLength ) < 0 )
 800fbe6:	68b9      	ldr	r1, [r7, #8]
 800fbe8:	683b      	ldr	r3, [r7, #0]
 800fbea:	681a      	ldr	r2, [r3, #0]
 800fbec:	697b      	ldr	r3, [r7, #20]
 800fbee:	6878      	ldr	r0, [r7, #4]
 800fbf0:	f7ff fc1c 	bl	800f42c <prvStoreRxData>
 800fbf4:	4603      	mov	r3, r0
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	da03      	bge.n	800fc02 <prvTCPHandleState+0xba>
        {
            xSendLength = -1;
 800fbfa:	f04f 33ff 	mov.w	r3, #4294967295
 800fbfe:	637b      	str	r3, [r7, #52]	@ 0x34
 800fc00:	e0ab      	b.n	800fd5a <prvTCPHandleState+0x212>
        }
        else
        {
            eIPTCPState_t eState;

            uxOptionsLength = prvSetOptions( pxSocket, *ppxNetworkBuffer );
 800fc02:	683b      	ldr	r3, [r7, #0]
 800fc04:	681b      	ldr	r3, [r3, #0]
 800fc06:	4619      	mov	r1, r3
 800fc08:	6878      	ldr	r0, [r7, #4]
 800fc0a:	f000 fef9 	bl	8010a00 <prvSetOptions>
 800fc0e:	6278      	str	r0, [r7, #36]	@ 0x24

            if( ( pxSocket->u.xTCP.eTCPState == eSYN_RECEIVED ) && ( ( ucTCPFlags & ( uint8_t ) tcpTCP_FLAG_CTRL ) == ( uint8_t ) tcpTCP_FLAG_SYN ) )
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800fc16:	2b04      	cmp	r3, #4
 800fc18:	d109      	bne.n	800fc2e <prvTCPHandleState+0xe6>
 800fc1a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800fc1e:	f003 031f 	and.w	r3, r3, #31
 800fc22:	2b02      	cmp	r3, #2
 800fc24:	d103      	bne.n	800fc2e <prvTCPHandleState+0xe6>

                /* In eSYN_RECEIVED a simple ACK is expected, but apparently the
                 * 'SYN+ACK' didn't arrive.  Step back to the previous state in which
                 * a first incoming SYN is handled.  The SYN was counted already so
                 * decrease it first. */
                vTCPStateChange( pxSocket, eSYN_FIRST );
 800fc26:	2103      	movs	r1, #3
 800fc28:	6878      	ldr	r0, [r7, #4]
 800fc2a:	f7fe fdf1 	bl	800e810 <vTCPStateChange>
            }

            if( ( ( ucTCPFlags & tcpTCP_FLAG_FIN ) != 0U ) && ( pxSocket->u.xTCP.bits.bFinRecv == pdFALSE_UNSIGNED ) )
 800fc2e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800fc32:	f003 0301 	and.w	r3, r3, #1
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	d022      	beq.n	800fc80 <prvTCPHandleState+0x138>
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800fc40:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800fc44:	b2db      	uxtb	r3, r3
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d11a      	bne.n	800fc80 <prvTCPHandleState+0x138>
            {
                /* It's the first time a FIN has been received, remember its
                 * sequence number. */
                pxTCPWindow->rx.ulFINSequenceNumber = ulSequenceNumber + ulReceiveLength;
 800fc4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fc4c:	697b      	ldr	r3, [r7, #20]
 800fc4e:	441a      	add	r2, r3
 800fc50:	69fb      	ldr	r3, [r7, #28]
 800fc52:	615a      	str	r2, [r3, #20]
                pxSocket->u.xTCP.bits.bFinRecv = pdTRUE_UNSIGNED;
 800fc54:	687a      	ldr	r2, [r7, #4]
 800fc56:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800fc5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc5e:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d

                /* Was peer the first one to send a FIN? */
                if( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED )
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800fc68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc6c:	b2db      	uxtb	r3, r3
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d106      	bne.n	800fc80 <prvTCPHandleState+0x138>
                {
                    /* If so, don't send the-last-ACK. */
                    pxSocket->u.xTCP.bits.bFinLast = pdTRUE_UNSIGNED;
 800fc72:	687a      	ldr	r2, [r7, #4]
 800fc74:	f892 306e 	ldrb.w	r3, [r2, #110]	@ 0x6e
 800fc78:	f043 0302 	orr.w	r3, r3, #2
 800fc7c:	f882 306e 	strb.w	r3, [r2, #110]	@ 0x6e
                }
            }

            eState = ( eIPTCPState_t ) pxSocket->u.xTCP.eTCPState;
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800fc86:	73fb      	strb	r3, [r7, #15]

            switch( eState )
 800fc88:	7bfb      	ldrb	r3, [r7, #15]
 800fc8a:	2b0b      	cmp	r3, #11
 800fc8c:	d864      	bhi.n	800fd58 <prvTCPHandleState+0x210>
 800fc8e:	a201      	add	r2, pc, #4	@ (adr r2, 800fc94 <prvTCPHandleState+0x14c>)
 800fc90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc94:	0800fd59 	.word	0x0800fd59
 800fc98:	0800fd59 	.word	0x0800fd59
 800fc9c:	0800fd27 	.word	0x0800fd27
 800fca0:	0800fcc5 	.word	0x0800fcc5
 800fca4:	0800fd27 	.word	0x0800fd27
 800fca8:	0800fd39 	.word	0x0800fd39
 800fcac:	0800fd49 	.word	0x0800fd49
 800fcb0:	0800fd49 	.word	0x0800fd49
 800fcb4:	0800fd59 	.word	0x0800fd59
 800fcb8:	0800fd59 	.word	0x0800fd59
 800fcbc:	0800fd49 	.word	0x0800fd49
 800fcc0:	0800fd59 	.word	0x0800fd59
                                  * socket. */

                    /* A new socket has been created, reply with a SYN+ACK.
                     * Acknowledge with seq+1 because the SYN is seen as pseudo data
                     * with len = 1. */
                    uxOptionsLength = prvSetSynAckOptions( pxSocket, pxTCPHeader );
 800fcc4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fcc6:	6878      	ldr	r0, [r7, #4]
 800fcc8:	f000 fbe4 	bl	8010494 <prvSetSynAckOptions>
 800fccc:	6278      	str	r0, [r7, #36]	@ 0x24
                    pxTCPHeader->ucTCPFlags = ( uint8_t ) tcpTCP_FLAG_SYN | ( uint8_t ) tcpTCP_FLAG_ACK;
 800fcce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fcd0:	2212      	movs	r2, #18
 800fcd2:	735a      	strb	r2, [r3, #13]

                    uxIntermediateResult = uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 800fcd4:	6878      	ldr	r0, [r7, #4]
 800fcd6:	f7fb f83f 	bl	800ad58 <uxIPHeaderSizeSocket>
 800fcda:	4602      	mov	r2, r0
 800fcdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcde:	4413      	add	r3, r2
 800fce0:	3314      	adds	r3, #20
 800fce2:	61bb      	str	r3, [r7, #24]
                    xSendLength = ( BaseType_t ) uxIntermediateResult;
 800fce4:	69bb      	ldr	r3, [r7, #24]
 800fce6:	637b      	str	r3, [r7, #52]	@ 0x34

                    /* Set the TCP offset field:  ipSIZE_OF_TCP_HEADER equals 20 and
                     * uxOptionsLength is a multiple of 4.  The complete expression is:
                     * ucTCPOffset = ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) / 4 ) << 4 */
                    pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800fce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcea:	b2db      	uxtb	r3, r3
 800fcec:	3314      	adds	r3, #20
 800fcee:	b2db      	uxtb	r3, r3
 800fcf0:	009b      	lsls	r3, r3, #2
 800fcf2:	b2da      	uxtb	r2, r3
 800fcf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fcf6:	731a      	strb	r2, [r3, #12]
                    vTCPStateChange( pxSocket, eSYN_RECEIVED );
 800fcf8:	2104      	movs	r1, #4
 800fcfa:	6878      	ldr	r0, [r7, #4]
 800fcfc:	f7fe fd88 	bl	800e810 <vTCPStateChange>

                    pxTCPWindow->rx.ulHighestSequenceNumber = ulSequenceNumber + 1U;
 800fd00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd02:	1c5a      	adds	r2, r3, #1
 800fd04:	69fb      	ldr	r3, [r7, #28]
 800fd06:	619a      	str	r2, [r3, #24]
                    pxTCPWindow->rx.ulCurrentSequenceNumber = ulSequenceNumber + 1U;
 800fd08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd0a:	1c5a      	adds	r2, r3, #1
 800fd0c:	69fb      	ldr	r3, [r7, #28]
 800fd0e:	611a      	str	r2, [r3, #16]
                    pxTCPWindow->ulNextTxSequenceNumber = pxTCPWindow->tx.ulFirstSequenceNumber + 1U;
 800fd10:	69fb      	ldr	r3, [r7, #28]
 800fd12:	69db      	ldr	r3, [r3, #28]
 800fd14:	1c5a      	adds	r2, r3, #1
 800fd16:	69fb      	ldr	r3, [r7, #28]
 800fd18:	635a      	str	r2, [r3, #52]	@ 0x34
                    pxTCPWindow->tx.ulCurrentSequenceNumber = pxTCPWindow->tx.ulFirstSequenceNumber + 1U; /* because we send a TCP_SYN. */
 800fd1a:	69fb      	ldr	r3, [r7, #28]
 800fd1c:	69db      	ldr	r3, [r3, #28]
 800fd1e:	1c5a      	adds	r2, r3, #1
 800fd20:	69fb      	ldr	r3, [r7, #28]
 800fd22:	621a      	str	r2, [r3, #32]
                    break;
 800fd24:	e019      	b.n	800fd5a <prvTCPHandleState+0x212>
                case eCONNECT_SYN:  /* (client) also called SYN_SENT: we've just send a
                                     * SYN, expect a SYN+ACK and send a ACK now. */
                /* Fall through */
                case eSYN_RECEIVED: /* (server) we've had a SYN, replied with SYN+SCK
                                     * expect a ACK and do nothing. */
                    xSendLength = prvHandleSynReceived( pxSocket, *( ppxNetworkBuffer ), ulReceiveLength, uxOptionsLength );
 800fd26:	683b      	ldr	r3, [r7, #0]
 800fd28:	6819      	ldr	r1, [r3, #0]
 800fd2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd2c:	697a      	ldr	r2, [r7, #20]
 800fd2e:	6878      	ldr	r0, [r7, #4]
 800fd30:	f7ff fd0a 	bl	800f748 <prvHandleSynReceived>
 800fd34:	6378      	str	r0, [r7, #52]	@ 0x34
                    break;
 800fd36:	e010      	b.n	800fd5a <prvTCPHandleState+0x212>
                case eESTABLISHED: /* (server + client) an open connection, data
                                    * received can be delivered to the user. The normal
                                    * state for the data transfer phase of the connection
                                    * The closing states are also handled here with the
                                    * use of some flags. */
                    xSendLength = prvHandleEstablished( pxSocket, ppxNetworkBuffer, ulReceiveLength, uxOptionsLength );
 800fd38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd3a:	697a      	ldr	r2, [r7, #20]
 800fd3c:	6839      	ldr	r1, [r7, #0]
 800fd3e:	6878      	ldr	r0, [r7, #4]
 800fd40:	f7ff fdf5 	bl	800f92e <prvHandleEstablished>
 800fd44:	6378      	str	r0, [r7, #52]	@ 0x34
                    break;
 800fd46:	e008      	b.n	800fd5a <prvTCPHandleState+0x212>
                /* Fall through */
                case eFIN_WAIT_1: /* (server + client) waiting for a connection termination request from the remote TCP,
                                   * or an acknowledgement of the connection termination request previously sent. */
                /* Fall through */
                case eFIN_WAIT_2: /* (server + client) waiting for a connection termination request from the remote TCP. */
                    xSendLength = prvTCPHandleFin( pxSocket, *ppxNetworkBuffer );
 800fd48:	683b      	ldr	r3, [r7, #0]
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	4619      	mov	r1, r3
 800fd4e:	6878      	ldr	r0, [r7, #4]
 800fd50:	f7ff fc55 	bl	800f5fe <prvTCPHandleFin>
 800fd54:	6378      	str	r0, [r7, #52]	@ 0x34
                    break;
 800fd56:	e000      	b.n	800fd5a <prvTCPHandleState+0x212>
                                  * 'bFinSent', 'bFinRecv', and 'bFinAcked'. */
                    break;

                default:
                    /* No more known states. */
                    break;
 800fd58:	bf00      	nop
            }
        }

        if( xSendLength > 0 )
 800fd5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	dd06      	ble.n	800fd6e <prvTCPHandleState+0x226>
        {
            xSendLength = prvSendData( pxSocket, ppxNetworkBuffer, ulReceiveLength, xSendLength );
 800fd60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd62:	697a      	ldr	r2, [r7, #20]
 800fd64:	6839      	ldr	r1, [r7, #0]
 800fd66:	6878      	ldr	r0, [r7, #4]
 800fd68:	f000 feb0 	bl	8010acc <prvSendData>
 800fd6c:	6378      	str	r0, [r7, #52]	@ 0x34
        }

        return xSendLength;
 800fd6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    }
 800fd70:	4618      	mov	r0, r3
 800fd72:	373c      	adds	r7, #60	@ 0x3c
 800fd74:	46bd      	mov	sp, r7
 800fd76:	bd90      	pop	{r4, r7, pc}

0800fd78 <prvHandleListen>:
 * @return If a new socket/duplicate socket is created, then the pointer to
 *         that socket is returned or else, a NULL pointer is returned.
 */
    FreeRTOS_Socket_t * prvHandleListen( FreeRTOS_Socket_t * pxSocket,
                                         NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 800fd78:	b580      	push	{r7, lr}
 800fd7a:	b084      	sub	sp, #16
 800fd7c:	af00      	add	r7, sp, #0
 800fd7e:	6078      	str	r0, [r7, #4]
 800fd80:	6039      	str	r1, [r7, #0]
        FreeRTOS_Socket_t * pxNewSocket = NULL;
 800fd82:	2300      	movs	r3, #0
 800fd84:	60fb      	str	r3, [r7, #12]

        switch( uxIPHeaderSizePacket( pxNetworkBuffer ) )
 800fd86:	6838      	ldr	r0, [r7, #0]
 800fd88:	f7fa ffcc 	bl	800ad24 <uxIPHeaderSizePacket>
 800fd8c:	4603      	mov	r3, r0
 800fd8e:	2b14      	cmp	r3, #20
 800fd90:	d105      	bne.n	800fd9e <prvHandleListen+0x26>
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                case ipSIZE_OF_IPv4_HEADER:
                    pxNewSocket = prvHandleListen_IPV4( pxSocket, pxNetworkBuffer );
 800fd92:	6839      	ldr	r1, [r7, #0]
 800fd94:	6878      	ldr	r0, [r7, #4]
 800fd96:	f000 f89c 	bl	800fed2 <prvHandleListen_IPV4>
 800fd9a:	60f8      	str	r0, [r7, #12]
                    break;
 800fd9c:	e000      	b.n	800fda0 <prvHandleListen+0x28>
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            default:
                /* Shouldn't reach here */
                /* MISRA 16.4 Compliance */
                break;
 800fd9e:	bf00      	nop
        }

        return pxNewSocket;
 800fda0:	68fb      	ldr	r3, [r7, #12]
    }
 800fda2:	4618      	mov	r0, r3
 800fda4:	3710      	adds	r7, #16
 800fda6:	46bd      	mov	sp, r7
 800fda8:	bd80      	pop	{r7, pc}

0800fdaa <prvTCPSocketCopy>:
 *
 * @return If all steps all successful, then pdTRUE is returned. Else, pdFALSE.
 */
    BaseType_t prvTCPSocketCopy( FreeRTOS_Socket_t * pxNewSocket,
                                 FreeRTOS_Socket_t * pxSocket )
    {
 800fdaa:	b580      	push	{r7, lr}
 800fdac:	b08a      	sub	sp, #40	@ 0x28
 800fdae:	af00      	add	r7, sp, #0
 800fdb0:	6078      	str	r0, [r7, #4]
 800fdb2:	6039      	str	r1, [r7, #0]
        struct freertos_sockaddr xAddress;
        BaseType_t xResult;

        pxNewSocket->xReceiveBlockTime = pxSocket->xReceiveBlockTime;
 800fdb4:	683b      	ldr	r3, [r7, #0]
 800fdb6:	6a1a      	ldr	r2, [r3, #32]
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	621a      	str	r2, [r3, #32]
        pxNewSocket->xSendBlockTime = pxSocket->xSendBlockTime;
 800fdbc:	683b      	ldr	r3, [r7, #0]
 800fdbe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	625a      	str	r2, [r3, #36]	@ 0x24
        pxNewSocket->ucSocketOptions = pxSocket->ucSocketOptions;
 800fdc4:	683b      	ldr	r3, [r7, #0]
 800fdc6:	f893 203a 	ldrb.w	r2, [r3, #58]	@ 0x3a
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        pxNewSocket->u.xTCP.uxRxStreamSize = pxSocket->u.xTCP.uxRxStreamSize;
 800fdd0:	683b      	ldr	r3, [r7, #0]
 800fdd2:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        pxNewSocket->u.xTCP.uxTxStreamSize = pxSocket->u.xTCP.uxTxStreamSize;
 800fddc:	683b      	ldr	r3, [r7, #0]
 800fdde:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        pxNewSocket->u.xTCP.uxLittleSpace = pxSocket->u.xTCP.uxLittleSpace;
 800fde8:	683b      	ldr	r3, [r7, #0]
 800fdea:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        pxNewSocket->u.xTCP.uxEnoughSpace = pxSocket->u.xTCP.uxEnoughSpace;
 800fdf4:	683b      	ldr	r3, [r7, #0]
 800fdf6:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        pxNewSocket->u.xTCP.uxRxWinSize = pxSocket->u.xTCP.uxRxWinSize;
 800fe00:	683b      	ldr	r3, [r7, #0]
 800fe02:	f8d3 211c 	ldr.w	r2, [r3, #284]	@ 0x11c
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
        pxNewSocket->u.xTCP.uxTxWinSize = pxSocket->u.xTCP.uxTxWinSize;
 800fe0c:	683b      	ldr	r3, [r7, #0]
 800fe0e:	f8d3 2120 	ldr.w	r2, [r3, #288]	@ 0x120
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120

        #if ( ipconfigSOCKET_HAS_USER_SEMAPHORE == 1 )
        {
            pxNewSocket->pxUserSemaphore = pxSocket->pxUserSemaphore;
 800fe18:	683b      	ldr	r3, [r7, #0]
 800fe1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	63da      	str	r2, [r3, #60]	@ 0x3c
        #endif /* ipconfigSOCKET_HAS_USER_SEMAPHORE */

        #if ( ipconfigUSE_CALLBACKS == 1 )
        {
            /* In case call-backs are used, copy them from parent to child. */
            pxNewSocket->u.xTCP.pxHandleConnected = pxSocket->u.xTCP.pxHandleConnected;
 800fe20:	683b      	ldr	r3, [r7, #0]
 800fe22:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
            pxNewSocket->u.xTCP.pxHandleReceive = pxSocket->u.xTCP.pxHandleReceive;
 800fe2c:	683b      	ldr	r3, [r7, #0]
 800fe2e:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
            pxNewSocket->u.xTCP.pxHandleSent = pxSocket->u.xTCP.pxHandleSent;
 800fe38:	683b      	ldr	r3, [r7, #0]
 800fe3a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110

        #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
        {
            /* Child socket of listening sockets will inherit the Socket Set
             * Otherwise the owner has no chance of including it into the set. */
            if( pxSocket->pxSocketSet != NULL )
 800fe44:	683b      	ldr	r3, [r7, #0]
 800fe46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d009      	beq.n	800fe60 <prvTCPSocketCopy+0xb6>
            {
                pxNewSocket->pxSocketSet = pxSocket->pxSocketSet;
 800fe4c:	683b      	ldr	r3, [r7, #0]
 800fe4e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	645a      	str	r2, [r3, #68]	@ 0x44
                pxNewSocket->xSelectBits = pxSocket->xSelectBits | ( ( EventBits_t ) eSELECT_READ ) | ( ( EventBits_t ) eSELECT_EXCEPT );
 800fe54:	683b      	ldr	r3, [r7, #0]
 800fe56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fe58:	f043 0205 	orr.w	r2, r3, #5
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	649a      	str	r2, [r3, #72]	@ 0x48
            }
        }
        #endif /* ipconfigSUPPORT_SELECT_FUNCTION */

        /* And bind it to the same local port as its parent. */
        ( void ) FreeRTOS_GetLocalAddress( pxSocket, &xAddress );
 800fe60:	f107 030c 	add.w	r3, r7, #12
 800fe64:	4619      	mov	r1, r3
 800fe66:	6838      	ldr	r0, [r7, #0]
 800fe68:	f7fd fc45 	bl	800d6f6 <FreeRTOS_GetLocalAddress>
             * orphan temporarily.  Once this socket is really connected, the owner of
             * the server socket will be notified. */

            /* When bPassQueued is true, the socket is an orphan until it gets
             * connected. */
            pxNewSocket->u.xTCP.bits.bPassQueued = pdTRUE_UNSIGNED;
 800fe6c:	687a      	ldr	r2, [r7, #4]
 800fe6e:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800fe72:	f043 0304 	orr.w	r3, r3, #4
 800fe76:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
            pxNewSocket->u.xTCP.pxPeerSocket = pxSocket;
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	683a      	ldr	r2, [r7, #0]
 800fe7e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                pxSocket->u.xTCP.pxPeerSocket = pxNewSocket;
            }
        }
        #endif /* if ( ipconfigTCP_HANG_PROTECTION == 1 ) */

        pxSocket->u.xTCP.usChildCount++;
 800fe82:	683b      	ldr	r3, [r7, #0]
 800fe84:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800fe88:	3301      	adds	r3, #1
 800fe8a:	b29a      	uxth	r2, r3
 800fe8c:	683b      	ldr	r3, [r7, #0]
 800fe8e:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78

        if( pxSocket->u.xTCP.pxPeerSocket == NULL )
 800fe92:	683b      	ldr	r3, [r7, #0]
 800fe94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	d103      	bne.n	800fea4 <prvTCPSocketCopy+0xfa>
        {
            pxSocket->u.xTCP.pxPeerSocket = pxNewSocket;
 800fe9c:	683b      	ldr	r3, [r7, #0]
 800fe9e:	687a      	ldr	r2, [r7, #4]
 800fea0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                                 ( void * ) pxNewSocket,
                                 ( void * ) pxSocket,
                                 pxSocket ? ( void * ) pxSocket->u.xTCP.pxPeerSocket : NULL ) );

        /* Now bind the child socket to the same port as the listening socket. */
        if( vSocketBind( pxNewSocket, &xAddress, sizeof( xAddress ), pdTRUE ) != 0 )
 800fea4:	f107 010c 	add.w	r1, r7, #12
 800fea8:	2301      	movs	r3, #1
 800feaa:	2218      	movs	r2, #24
 800feac:	6878      	ldr	r0, [r7, #4]
 800feae:	f7fc fedd 	bl	800cc6c <vSocketBind>
 800feb2:	4603      	mov	r3, r0
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d005      	beq.n	800fec4 <prvTCPSocketCopy+0x11a>
        {
            FreeRTOS_debug_printf( ( "TCP: Listen: new socket bind error\n" ) );
            ( void ) vSocketClose( pxNewSocket );
 800feb8:	6878      	ldr	r0, [r7, #4]
 800feba:	f7fc ff51 	bl	800cd60 <vSocketClose>
            xResult = pdFALSE;
 800febe:	2300      	movs	r3, #0
 800fec0:	627b      	str	r3, [r7, #36]	@ 0x24
 800fec2:	e001      	b.n	800fec8 <prvTCPSocketCopy+0x11e>
        }
        else
        {
            xResult = pdTRUE;
 800fec4:	2301      	movs	r3, #1
 800fec6:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return xResult;
 800fec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800feca:	4618      	mov	r0, r3
 800fecc:	3728      	adds	r7, #40	@ 0x28
 800fece:	46bd      	mov	sp, r7
 800fed0:	bd80      	pop	{r7, pc}

0800fed2 <prvHandleListen_IPV4>:
 * @return If a new socket/duplicate socket is created, then the pointer to
 *         that socket is returned or else, a NULL pointer is returned.
 */
FreeRTOS_Socket_t * prvHandleListen_IPV4( FreeRTOS_Socket_t * pxSocket,
                                          NetworkBufferDescriptor_t * pxNetworkBuffer )
{
 800fed2:	b590      	push	{r4, r7, lr}
 800fed4:	b08d      	sub	sp, #52	@ 0x34
 800fed6:	af00      	add	r7, sp, #0
 800fed8:	6078      	str	r0, [r7, #4]
 800feda:	6039      	str	r1, [r7, #0]
    /* Map the ethernet buffer onto a TCPPacket_t struct for easy access to the fields. */

    const TCPPacket_t * pxTCPPacket = NULL;
 800fedc:	2300      	movs	r3, #0
 800fede:	62fb      	str	r3, [r7, #44]	@ 0x2c
    FreeRTOS_Socket_t * pxReturn = NULL;
 800fee0:	2300      	movs	r3, #0
 800fee2:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t ulInitialSequenceNumber = 0U;
 800fee4:	2300      	movs	r3, #0
 800fee6:	627b      	str	r3, [r7, #36]	@ 0x24
    const NetworkEndPoint_t * pxEndpoint = NULL;
 800fee8:	2300      	movs	r3, #0
 800feea:	623b      	str	r3, [r7, #32]
    BaseType_t xIsNewSocket = pdFALSE;
 800feec:	2300      	movs	r3, #0
 800feee:	61fb      	str	r3, [r7, #28]

    if( ( pxSocket != NULL ) && ( pxNetworkBuffer != NULL ) )
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d008      	beq.n	800ff08 <prvHandleListen_IPV4+0x36>
 800fef6:	683b      	ldr	r3, [r7, #0]
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d005      	beq.n	800ff08 <prvHandleListen_IPV4+0x36>
    {
        /* Initialize pointers if inputs are valid. */
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxTCPPacket = ( ( const TCPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 800fefc:	683b      	ldr	r3, [r7, #0]
 800fefe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff00:	62fb      	str	r3, [r7, #44]	@ 0x2c
        pxEndpoint = pxNetworkBuffer->pxEndPoint;
 800ff02:	683b      	ldr	r3, [r7, #0]
 800ff04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ff06:	623b      	str	r3, [r7, #32]
    }

    /* Silently discard a SYN packet which was not specifically sent for this node. */
    if( ( pxEndpoint != NULL ) && ( pxTCPPacket->xIPHeader.ulDestinationIPAddress == pxEndpoint->ipv4_settings.ulIPAddress ) )
 800ff08:	6a3b      	ldr	r3, [r7, #32]
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d015      	beq.n	800ff3a <prvHandleListen_IPV4+0x68>
 800ff0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff10:	f8d3 201e 	ldr.w	r2, [r3, #30]
 800ff14:	6a3b      	ldr	r3, [r7, #32]
 800ff16:	681b      	ldr	r3, [r3, #0]
 800ff18:	429a      	cmp	r2, r3
 800ff1a:	d10e      	bne.n	800ff3a <prvHandleListen_IPV4+0x68>
    {
        /* Assume that a new Initial Sequence Number will be required. Request
         * it now in order to fail out if necessary. */
        ulInitialSequenceNumber = ulApplicationGetNextSequenceNumber( pxTCPPacket->xIPHeader.ulDestinationIPAddress,
 800ff1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff1e:	f8d3 001e 	ldr.w	r0, [r3, #30]
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	8f19      	ldrh	r1, [r3, #56]	@ 0x38
                                                                      pxSocket->usLocalPort,
                                                                      pxTCPPacket->xIPHeader.ulSourceIPAddress,
 800ff26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff28:	f8d3 201a 	ldr.w	r2, [r3, #26]
                                                                      pxTCPPacket->xTCPHeader.usSourcePort );
 800ff2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff2e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800ff30:	b29b      	uxth	r3, r3
        ulInitialSequenceNumber = ulApplicationGetNextSequenceNumber( pxTCPPacket->xIPHeader.ulDestinationIPAddress,
 800ff32:	f7fa ff5b 	bl	800adec <ulApplicationGetNextSequenceNumber>
 800ff36:	6278      	str	r0, [r7, #36]	@ 0x24
 800ff38:	e001      	b.n	800ff3e <prvHandleListen_IPV4+0x6c>
    }
    else
    {
        /* Set the sequence number to 0 to avoid further processing. */
        ulInitialSequenceNumber = 0U;
 800ff3a:	2300      	movs	r3, #0
 800ff3c:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* A pure SYN (without ACK) has come in, create a new socket to answer
     * it. */
    if( ulInitialSequenceNumber != 0U )
 800ff3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	d03f      	beq.n	800ffc4 <prvHandleListen_IPV4+0xf2>
    {
        if( pxSocket->u.xTCP.bits.bReuseSocket != pdFALSE_UNSIGNED )
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800ff4a:	f003 0308 	and.w	r3, r3, #8
 800ff4e:	b2db      	uxtb	r3, r3
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	d00d      	beq.n	800ff70 <prvHandleListen_IPV4+0x9e>
        {
            /* The flag bReuseSocket indicates that the same instance of the
             * listening socket should be used for the connection. */
            pxReturn = pxSocket;
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	62bb      	str	r3, [r7, #40]	@ 0x28
            pxSocket->u.xTCP.bits.bPassQueued = pdTRUE_UNSIGNED;
 800ff58:	687a      	ldr	r2, [r7, #4]
 800ff5a:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800ff5e:	f043 0304 	orr.w	r3, r3, #4
 800ff62:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
            pxSocket->u.xTCP.pxPeerSocket = pxSocket;
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	687a      	ldr	r2, [r7, #4]
 800ff6a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800ff6e:	e029      	b.n	800ffc4 <prvHandleListen_IPV4+0xf2>
        }
        else
        {
            /* The socket does not have the bReuseSocket flag set meaning create a
             * new socket when a connection comes in. */
            pxReturn = NULL;
 800ff70:	2300      	movs	r3, #0
 800ff72:	62bb      	str	r3, [r7, #40]	@ 0x28

            if( pxSocket->u.xTCP.usChildCount >= pxSocket->u.xTCP.usBacklog )
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	f8b3 2078 	ldrh.w	r2, [r3, #120]	@ 0x78
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 800ff80:	429a      	cmp	r2, r3
 800ff82:	d303      	bcc.n	800ff8c <prvHandleListen_IPV4+0xba>
                FreeRTOS_printf( ( "Check: Socket %u already has %u / %u child%s\n",
                                   pxSocket->usLocalPort,
                                   pxSocket->u.xTCP.usChildCount,
                                   pxSocket->u.xTCP.usBacklog,
                                   ( pxSocket->u.xTCP.usChildCount == 1U ) ? "" : "ren" ) );
                ( void ) prvTCPSendReset( pxNetworkBuffer );
 800ff84:	6838      	ldr	r0, [r7, #0]
 800ff86:	f000 fe7b 	bl	8010c80 <prvTCPSendReset>
 800ff8a:	e01b      	b.n	800ffc4 <prvHandleListen_IPV4+0xf2>
            }
            else
            {
                FreeRTOS_Socket_t * pxNewSocket = ( FreeRTOS_Socket_t * )
                                                  FreeRTOS_socket( FREERTOS_AF_INET, FREERTOS_SOCK_STREAM, FREERTOS_IPPROTO_TCP );
 800ff8c:	2206      	movs	r2, #6
 800ff8e:	2101      	movs	r1, #1
 800ff90:	2002      	movs	r0, #2
 800ff92:	f7fc fae1 	bl	800c558 <FreeRTOS_socket>
 800ff96:	6178      	str	r0, [r7, #20]

                /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
                /* coverity[misra_c_2012_rule_11_4_violation] */
                if( ( pxNewSocket == NULL ) || ( pxNewSocket == FREERTOS_INVALID_SOCKET ) )
 800ff98:	697b      	ldr	r3, [r7, #20]
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d003      	beq.n	800ffa6 <prvHandleListen_IPV4+0xd4>
 800ff9e:	697b      	ldr	r3, [r7, #20]
 800ffa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ffa4:	d103      	bne.n	800ffae <prvHandleListen_IPV4+0xdc>
                {
                    FreeRTOS_debug_printf( ( "TCP: Listen: new socket failed\n" ) );
                    ( void ) prvTCPSendReset( pxNetworkBuffer );
 800ffa6:	6838      	ldr	r0, [r7, #0]
 800ffa8:	f000 fe6a 	bl	8010c80 <prvTCPSendReset>
 800ffac:	e00a      	b.n	800ffc4 <prvHandleListen_IPV4+0xf2>
                }
                else if( prvTCPSocketCopy( pxNewSocket, pxSocket ) != pdFALSE )
 800ffae:	6879      	ldr	r1, [r7, #4]
 800ffb0:	6978      	ldr	r0, [r7, #20]
 800ffb2:	f7ff fefa 	bl	800fdaa <prvTCPSocketCopy>
 800ffb6:	4603      	mov	r3, r0
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	d003      	beq.n	800ffc4 <prvHandleListen_IPV4+0xf2>
                {
                    /* The socket will be connected immediately, no time for the
                     * owner to setsockopt's, therefore copy properties of the server
                     * socket to the new socket.  Only the binding might fail (due to
                     * lack of resources). */
                    pxReturn = pxNewSocket;
 800ffbc:	697b      	ldr	r3, [r7, #20]
 800ffbe:	62bb      	str	r3, [r7, #40]	@ 0x28
                    xIsNewSocket = pdTRUE;
 800ffc0:	2301      	movs	r3, #1
 800ffc2:	61fb      	str	r3, [r7, #28]
                }
            }
        }
    }

    if( ( ulInitialSequenceNumber != 0U ) && ( pxReturn != NULL ) )
 800ffc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	d052      	beq.n	8010070 <prvHandleListen_IPV4+0x19e>
 800ffca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d04f      	beq.n	8010070 <prvHandleListen_IPV4+0x19e>

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const ProtocolHeaders_t * pxProtocolHeaders = ( ( const ProtocolHeaders_t * )
                                                            &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer ) ] ) );
 800ffd0:	683b      	ldr	r3, [r7, #0]
 800ffd2:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800ffd4:	6838      	ldr	r0, [r7, #0]
 800ffd6:	f7fa fea5 	bl	800ad24 <uxIPHeaderSizePacket>
 800ffda:	4603      	mov	r3, r0
 800ffdc:	330e      	adds	r3, #14
            const ProtocolHeaders_t * pxProtocolHeaders = ( ( const ProtocolHeaders_t * )
 800ffde:	4423      	add	r3, r4
 800ffe0:	613b      	str	r3, [r7, #16]

            /* The endpoint in network buffer must be valid in this condition. */
            pxReturn->pxEndPoint = pxNetworkBuffer->pxEndPoint;
 800ffe2:	683b      	ldr	r3, [r7, #0]
 800ffe4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ffe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffe8:	651a      	str	r2, [r3, #80]	@ 0x50
            pxReturn->bits.bIsIPv6 = pdFALSE_UNSIGNED;
 800ffea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ffec:	7a13      	ldrb	r3, [r2, #8]
 800ffee:	f023 0301 	bic.w	r3, r3, #1
 800fff2:	7213      	strb	r3, [r2, #8]
            pxReturn->u.xTCP.usRemotePort = FreeRTOS_htons( pxTCPPacket->xTCPHeader.usSourcePort );
 800fff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fff6:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800fff8:	b29a      	uxth	r2, r3
 800fffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fffc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
            pxReturn->u.xTCP.xRemoteIP.ulIP_IPv4 = FreeRTOS_htonl( pxTCPPacket->xIPHeader.ulSourceIPAddress );
 8010000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010002:	f8d3 201a 	ldr.w	r2, [r3, #26]
 8010006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010008:	659a      	str	r2, [r3, #88]	@ 0x58
            pxReturn->u.xTCP.xTCPWindow.ulOurSequenceNumber = ulInitialSequenceNumber;
 801000a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801000c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801000e:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150

            /* Here is the SYN action. */
            pxReturn->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber = FreeRTOS_ntohl( pxProtocolHeaders->xTCPHeader.ulSequenceNumber );
 8010012:	693b      	ldr	r3, [r7, #16]
 8010014:	685a      	ldr	r2, [r3, #4]
 8010016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010018:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
            prvSocketSetMSS( pxReturn );
 801001c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801001e:	f001 f8bc 	bl	801119a <prvSocketSetMSS>

            xReturnCreateWindow = prvTCPCreateWindow( pxReturn );
 8010022:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010024:	f000 f9cf 	bl	80103c6 <prvTCPCreateWindow>
 8010028:	60f8      	str	r0, [r7, #12]

            /* Did allocating TCP sectors fail? */
            if( xReturnCreateWindow != pdPASS )
 801002a:	68fb      	ldr	r3, [r7, #12]
 801002c:	2b01      	cmp	r3, #1
 801002e:	d008      	beq.n	8010042 <prvHandleListen_IPV4+0x170>
            {
                /* Close the socket if it was newly created. */
                if( xIsNewSocket == pdTRUE )
 8010030:	69fb      	ldr	r3, [r7, #28]
 8010032:	2b01      	cmp	r3, #1
 8010034:	d102      	bne.n	801003c <prvHandleListen_IPV4+0x16a>
                {
                    ( void ) vSocketClose( pxReturn );
 8010036:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010038:	f7fc fe92 	bl	800cd60 <vSocketClose>
                }

                pxReturn = NULL;
 801003c:	2300      	movs	r3, #0
 801003e:	62bb      	str	r3, [r7, #40]	@ 0x28
                break;
 8010040:	e016      	b.n	8010070 <prvHandleListen_IPV4+0x19e>
            }

            vTCPStateChange( pxReturn, eSYN_FIRST );
 8010042:	2103      	movs	r1, #3
 8010044:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010046:	f7fe fbe3 	bl	800e810 <vTCPStateChange>

            /* Make a copy of the header up to the TCP header.  It is needed later
             * on, whenever data must be sent to the peer. */
            if( pxNetworkBuffer->xDataLength > sizeof( pxReturn->u.xTCP.xPacket.u.ucLastPacket ) )
 801004a:	683b      	ldr	r3, [r7, #0]
 801004c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801004e:	2b5a      	cmp	r3, #90	@ 0x5a
 8010050:	d902      	bls.n	8010058 <prvHandleListen_IPV4+0x186>
            {
                xCopyLength = sizeof( pxReturn->u.xTCP.xPacket.u.ucLastPacket );
 8010052:	235a      	movs	r3, #90	@ 0x5a
 8010054:	61bb      	str	r3, [r7, #24]
 8010056:	e002      	b.n	801005e <prvHandleListen_IPV4+0x18c>
            }
            else
            {
                xCopyLength = pxNetworkBuffer->xDataLength;
 8010058:	683b      	ldr	r3, [r7, #0]
 801005a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801005c:	61bb      	str	r3, [r7, #24]
            }

            ( void ) memcpy( ( void * ) pxReturn->u.xTCP.xPacket.u.ucLastPacket,
 801005e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010060:	f103 00ae 	add.w	r0, r3, #174	@ 0xae
                             ( const void * ) pxNetworkBuffer->pucEthernetBuffer,
 8010064:	683b      	ldr	r3, [r7, #0]
 8010066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
            ( void ) memcpy( ( void * ) pxReturn->u.xTCP.xPacket.u.ucLastPacket,
 8010068:	69ba      	ldr	r2, [r7, #24]
 801006a:	4619      	mov	r1, r3
 801006c:	f008 fdb5 	bl	8018bda <memcpy>
                             xCopyLength );
        } while( ipFALSE_BOOL );
    }

    return pxReturn;
 8010070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8010072:	4618      	mov	r0, r3
 8010074:	3734      	adds	r7, #52	@ 0x34
 8010076:	46bd      	mov	sp, r7
 8010078:	bd90      	pop	{r4, r7, pc}

0801007a <prvTCPMakeSurePrepared>:
 *         call prvTCPPrepareConnect() to continue the preparation.
 * @param[in] pxSocket The socket that wants to connect.
 * @return Returns pdTRUE if the connection is prepared, i.e. the MAC-
 *         address of the peer is already known. */
    static BaseType_t prvTCPMakeSurePrepared( FreeRTOS_Socket_t * pxSocket )
    {
 801007a:	b580      	push	{r7, lr}
 801007c:	b084      	sub	sp, #16
 801007e:	af00      	add	r7, sp, #0
 8010080:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdTRUE;
 8010082:	2301      	movs	r3, #1
 8010084:	60fb      	str	r3, [r7, #12]

        if( pxSocket->u.xTCP.bits.bConnPrepared == pdFALSE_UNSIGNED )
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 801008c:	f003 0308 	and.w	r3, r3, #8
 8010090:	b2db      	uxtb	r3, r3
 8010092:	2b00      	cmp	r3, #0
 8010094:	d107      	bne.n	80100a6 <prvTCPMakeSurePrepared+0x2c>
        {
            if( prvTCPPrepareConnect( pxSocket ) != pdTRUE )
 8010096:	6878      	ldr	r0, [r7, #4]
 8010098:	f000 f9c3 	bl	8010422 <prvTCPPrepareConnect>
 801009c:	4603      	mov	r3, r0
 801009e:	2b01      	cmp	r3, #1
 80100a0:	d001      	beq.n	80100a6 <prvTCPMakeSurePrepared+0x2c>
            {
                /* The preparation of a connection ( resolution ) is not yet ready. */
                xReturn = pdFALSE;
 80100a2:	2300      	movs	r3, #0
 80100a4:	60fb      	str	r3, [r7, #12]
            }
        }

        return xReturn;
 80100a6:	68fb      	ldr	r3, [r7, #12]
    }
 80100a8:	4618      	mov	r0, r3
 80100aa:	3710      	adds	r7, #16
 80100ac:	46bd      	mov	sp, r7
 80100ae:	bd80      	pop	{r7, pc}

080100b0 <prvTCPSendPacket>:
 * @return Number of bytes to be sent.
 *
 * @note It is only called by xTCPSocketCheck().
 */
    int32_t prvTCPSendPacket( FreeRTOS_Socket_t * pxSocket )
    {
 80100b0:	b580      	push	{r7, lr}
 80100b2:	b088      	sub	sp, #32
 80100b4:	af00      	add	r7, sp, #0
 80100b6:	6078      	str	r0, [r7, #4]
        int32_t lResult = 0;
 80100b8:	2300      	movs	r3, #0
 80100ba:	61fb      	str	r3, [r7, #28]
        UBaseType_t uxOptionsLength, uxIntermediateResult = 0;
 80100bc:	2300      	movs	r3, #0
 80100be:	61bb      	str	r3, [r7, #24]
        NetworkBufferDescriptor_t * pxNetworkBuffer;

        if( pxSocket->u.xTCP.eTCPState != eCONNECT_SYN )
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80100c6:	2b02      	cmp	r3, #2
 80100c8:	d010      	beq.n	80100ec <prvTCPSendPacket+0x3c>
        {
            /* The connection is in a state other than SYN. */
            pxNetworkBuffer = NULL;
 80100ca:	2300      	movs	r3, #0
 80100cc:	60fb      	str	r3, [r7, #12]

            /* prvTCPSendRepeated() will only create a network buffer if necessary,
             * i.e. when data must be sent to the peer. */
            lResult = prvTCPSendRepeated( pxSocket, &pxNetworkBuffer );
 80100ce:	f107 030c 	add.w	r3, r7, #12
 80100d2:	4619      	mov	r1, r3
 80100d4:	6878      	ldr	r0, [r7, #4]
 80100d6:	f000 f84e 	bl	8010176 <prvTCPSendRepeated>
 80100da:	61f8      	str	r0, [r7, #28]

            if( pxNetworkBuffer != NULL )
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	2b00      	cmp	r3, #0
 80100e0:	d044      	beq.n	801016c <prvTCPSendPacket+0xbc>
            {
                vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	4618      	mov	r0, r3
 80100e6:	f002 fc61 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
 80100ea:	e03f      	b.n	801016c <prvTCPSendPacket+0xbc>
            }
        }
        else
        {
            if( pxSocket->u.xTCP.ucRepCount >= 3U )
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80100f2:	2b02      	cmp	r3, #2
 80100f4:	d904      	bls.n	8010100 <prvTCPSendPacket+0x50>
                 * to most 3 times.  When there is no response, the socket get the
                 * status 'eCLOSE_WAIT'. */
                FreeRTOS_debug_printf( ( "Connect: giving up %xip:%u\n",
                                         ( unsigned ) pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4, /* IP address of remote machine. */
                                         pxSocket->u.xTCP.usRemotePort ) );                 /* Port on remote machine. */
                vTCPStateChange( pxSocket, eCLOSE_WAIT );
 80100f6:	2108      	movs	r1, #8
 80100f8:	6878      	ldr	r0, [r7, #4]
 80100fa:	f7fe fb89 	bl	800e810 <vTCPStateChange>
 80100fe:	e035      	b.n	801016c <prvTCPSendPacket+0xbc>
            }
            else if( prvTCPMakeSurePrepared( pxSocket ) == pdTRUE )
 8010100:	6878      	ldr	r0, [r7, #4]
 8010102:	f7ff ffba 	bl	801007a <prvTCPMakeSurePrepared>
 8010106:	4603      	mov	r3, r0
 8010108:	2b01      	cmp	r3, #1
 801010a:	d12f      	bne.n	801016c <prvTCPSendPacket+0xbc>
                 * the Ethernet address of the peer or the gateway is found. */

                /* MISRA Ref 11.3.1 [Misaligned access] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                /* coverity[misra_c_2012_rule_11_3_violation] */
                pxProtocolHeaders = ( ( ProtocolHeaders_t * ) &( pxSocket->u.xTCP.xPacket.u.ucLastPacket[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) ] ) );
 801010c:	6878      	ldr	r0, [r7, #4]
 801010e:	f7fa fe23 	bl	800ad58 <uxIPHeaderSizeSocket>
 8010112:	4603      	mov	r3, r0
 8010114:	330e      	adds	r3, #14
 8010116:	33a8      	adds	r3, #168	@ 0xa8
 8010118:	687a      	ldr	r2, [r7, #4]
 801011a:	4413      	add	r3, r2
 801011c:	3306      	adds	r3, #6
 801011e:	617b      	str	r3, [r7, #20]

                /* About to send a SYN packet.  Call prvSetSynAckOptions() to set
                 * the proper options: The size of MSS and whether SACK's are
                 * allowed. */
                uxOptionsLength = prvSetSynAckOptions( pxSocket, &( pxProtocolHeaders->xTCPHeader ) );
 8010120:	697b      	ldr	r3, [r7, #20]
 8010122:	4619      	mov	r1, r3
 8010124:	6878      	ldr	r0, [r7, #4]
 8010126:	f000 f9b5 	bl	8010494 <prvSetSynAckOptions>
 801012a:	6138      	str	r0, [r7, #16]

                /* Return the number of bytes to be sent. */
                uxIntermediateResult = uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 801012c:	6878      	ldr	r0, [r7, #4]
 801012e:	f7fa fe13 	bl	800ad58 <uxIPHeaderSizeSocket>
 8010132:	4602      	mov	r2, r0
 8010134:	693b      	ldr	r3, [r7, #16]
 8010136:	4413      	add	r3, r2
 8010138:	3314      	adds	r3, #20
 801013a:	61bb      	str	r3, [r7, #24]
                lResult = ( int32_t ) uxIntermediateResult;
 801013c:	69bb      	ldr	r3, [r7, #24]
 801013e:	61fb      	str	r3, [r7, #28]

                /* Set the TCP offset field:  ipSIZE_OF_TCP_HEADER equals 20 and
                 * uxOptionsLength is always a multiple of 4.  The complete expression
                 * would be:
                 * ucTCPOffset = ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) / 4 ) << 4 */
                pxProtocolHeaders->xTCPHeader.ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 8010140:	693b      	ldr	r3, [r7, #16]
 8010142:	b2db      	uxtb	r3, r3
 8010144:	3314      	adds	r3, #20
 8010146:	b2db      	uxtb	r3, r3
 8010148:	009b      	lsls	r3, r3, #2
 801014a:	b2da      	uxtb	r2, r3
 801014c:	697b      	ldr	r3, [r7, #20]
 801014e:	731a      	strb	r2, [r3, #12]

                /* Repeat Count is used for a connecting socket, to limit the number
                 * of tries. */
                pxSocket->u.xTCP.ucRepCount++;
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010156:	3301      	adds	r3, #1
 8010158:	b2da      	uxtb	r2, r3
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

                /* Send the SYN message to make a connection.  The messages is
                 * stored in the socket field 'xPacket'.  It will be wrapped in a
                 * pseudo network buffer descriptor before it will be sent. */
                prvTCPReturnPacket( pxSocket, NULL, ( uint32_t ) lResult, pdFALSE );
 8010160:	69fa      	ldr	r2, [r7, #28]
 8010162:	2300      	movs	r3, #0
 8010164:	2100      	movs	r1, #0
 8010166:	6878      	ldr	r0, [r7, #4]
 8010168:	f000 f835 	bl	80101d6 <prvTCPReturnPacket>
                /* Nothing to do. */
            }
        }

        /* Return the total number of bytes sent. */
        return lResult;
 801016c:	69fb      	ldr	r3, [r7, #28]
    }
 801016e:	4618      	mov	r0, r3
 8010170:	3720      	adds	r7, #32
 8010172:	46bd      	mov	sp, r7
 8010174:	bd80      	pop	{r7, pc}

08010176 <prvTCPSendRepeated>:
 *
 * @return Total number of bytes sent.
 */
    int32_t prvTCPSendRepeated( FreeRTOS_Socket_t * pxSocket,
                                NetworkBufferDescriptor_t ** ppxNetworkBuffer )
    {
 8010176:	b580      	push	{r7, lr}
 8010178:	b086      	sub	sp, #24
 801017a:	af00      	add	r7, sp, #0
 801017c:	6078      	str	r0, [r7, #4]
 801017e:	6039      	str	r1, [r7, #0]
        UBaseType_t uxIndex;
        int32_t lResult = 0;
 8010180:	2300      	movs	r3, #0
 8010182:	613b      	str	r3, [r7, #16]
        UBaseType_t uxOptionsLength = 0U;
 8010184:	2300      	movs	r3, #0
 8010186:	60fb      	str	r3, [r7, #12]
        int32_t xSendLength;

        for( uxIndex = 0U; uxIndex < ( UBaseType_t ) SEND_REPEATED_COUNT; uxIndex++ )
 8010188:	2300      	movs	r3, #0
 801018a:	617b      	str	r3, [r7, #20]
 801018c:	e019      	b.n	80101c2 <prvTCPSendRepeated+0x4c>
        {
            /* prvTCPPrepareSend() might allocate a network buffer if there is data
             * to be sent. */
            xSendLength = prvTCPPrepareSend( pxSocket, ppxNetworkBuffer, uxOptionsLength );
 801018e:	68fa      	ldr	r2, [r7, #12]
 8010190:	6839      	ldr	r1, [r7, #0]
 8010192:	6878      	ldr	r0, [r7, #4]
 8010194:	f000 fa7f 	bl	8010696 <prvTCPPrepareSend>
 8010198:	60b8      	str	r0, [r7, #8]

            if( xSendLength <= 0 )
 801019a:	68bb      	ldr	r3, [r7, #8]
 801019c:	2b00      	cmp	r3, #0
 801019e:	dd14      	ble.n	80101ca <prvTCPSendRepeated+0x54>
            {
                break;
            }

            /* And return the packet to the peer. */
            prvTCPReturnPacket( pxSocket, *ppxNetworkBuffer, ( uint32_t ) xSendLength, ipconfigZERO_COPY_TX_DRIVER );
 80101a0:	683b      	ldr	r3, [r7, #0]
 80101a2:	6819      	ldr	r1, [r3, #0]
 80101a4:	68ba      	ldr	r2, [r7, #8]
 80101a6:	2301      	movs	r3, #1
 80101a8:	6878      	ldr	r0, [r7, #4]
 80101aa:	f000 f814 	bl	80101d6 <prvTCPReturnPacket>

            #if ( ipconfigZERO_COPY_TX_DRIVER != 0 )
            {
                *ppxNetworkBuffer = NULL;
 80101ae:	683b      	ldr	r3, [r7, #0]
 80101b0:	2200      	movs	r2, #0
 80101b2:	601a      	str	r2, [r3, #0]
            }
            #endif /* ipconfigZERO_COPY_TX_DRIVER */

            lResult += xSendLength;
 80101b4:	693a      	ldr	r2, [r7, #16]
 80101b6:	68bb      	ldr	r3, [r7, #8]
 80101b8:	4413      	add	r3, r2
 80101ba:	613b      	str	r3, [r7, #16]
        for( uxIndex = 0U; uxIndex < ( UBaseType_t ) SEND_REPEATED_COUNT; uxIndex++ )
 80101bc:	697b      	ldr	r3, [r7, #20]
 80101be:	3301      	adds	r3, #1
 80101c0:	617b      	str	r3, [r7, #20]
 80101c2:	697b      	ldr	r3, [r7, #20]
 80101c4:	2b07      	cmp	r3, #7
 80101c6:	d9e2      	bls.n	801018e <prvTCPSendRepeated+0x18>
 80101c8:	e000      	b.n	80101cc <prvTCPSendRepeated+0x56>
                break;
 80101ca:	bf00      	nop
        }

        /* Return the total number of bytes sent. */
        return lResult;
 80101cc:	693b      	ldr	r3, [r7, #16]
    }
 80101ce:	4618      	mov	r0, r3
 80101d0:	3718      	adds	r7, #24
 80101d2:	46bd      	mov	sp, r7
 80101d4:	bd80      	pop	{r7, pc}

080101d6 <prvTCPReturnPacket>:
 */
    void prvTCPReturnPacket( FreeRTOS_Socket_t * pxSocket,
                             NetworkBufferDescriptor_t * pxDescriptor,
                             uint32_t ulLen,
                             BaseType_t xReleaseAfterSend )
    {
 80101d6:	b580      	push	{r7, lr}
 80101d8:	b088      	sub	sp, #32
 80101da:	af00      	add	r7, sp, #0
 80101dc:	60f8      	str	r0, [r7, #12]
 80101de:	60b9      	str	r1, [r7, #8]
 80101e0:	607a      	str	r2, [r7, #4]
 80101e2:	603b      	str	r3, [r7, #0]
        const NetworkBufferDescriptor_t * pxNetworkBuffer = pxDescriptor;
 80101e4:	68bb      	ldr	r3, [r7, #8]
 80101e6:	61fb      	str	r3, [r7, #28]
        BaseType_t xIsIPv6 = pdFALSE;
 80101e8:	2300      	movs	r3, #0
 80101ea:	61bb      	str	r3, [r7, #24]

        if( pxNetworkBuffer != NULL )
 80101ec:	69fb      	ldr	r3, [r7, #28]
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d110      	bne.n	8010214 <prvTCPReturnPacket+0x3e>
                {
                    xIsIPv6 = pdTRUE;
                }
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */
        }
        else if( pxSocket != NULL )
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d10d      	bne.n	8010214 <prvTCPReturnPacket+0x3e>
	__asm volatile
 80101f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101fc:	b672      	cpsid	i
 80101fe:	f383 8811 	msr	BASEPRI, r3
 8010202:	f3bf 8f6f 	isb	sy
 8010206:	f3bf 8f4f 	dsb	sy
 801020a:	b662      	cpsie	i
 801020c:	617b      	str	r3, [r7, #20]
}
 801020e:	bf00      	nop
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */
        }
        else
        {
            /* prvTCPReturnPacket_IPVx() needs either a network buffer, or a socket. */
            configASSERT( pdFALSE );
 8010210:	bf00      	nop
 8010212:	e7fd      	b.n	8010210 <prvTCPReturnPacket+0x3a>
                prvTCPReturnPacket_IPV6( pxSocket, pxDescriptor, ulLen, xReleaseAfterSend );
            }
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        #if ( ipconfigUSE_IPv4 != 0 )
            if( xIsIPv6 == pdFALSE )
 8010214:	69bb      	ldr	r3, [r7, #24]
 8010216:	2b00      	cmp	r3, #0
 8010218:	d105      	bne.n	8010226 <prvTCPReturnPacket+0x50>
            {
                prvTCPReturnPacket_IPV4( pxSocket, pxDescriptor, ulLen, xReleaseAfterSend );
 801021a:	683b      	ldr	r3, [r7, #0]
 801021c:	687a      	ldr	r2, [r7, #4]
 801021e:	68b9      	ldr	r1, [r7, #8]
 8010220:	68f8      	ldr	r0, [r7, #12]
 8010222:	f000 fd3b 	bl	8010c9c <prvTCPReturnPacket_IPV4>
            }
        #endif /* ( ipconfigUSE_IPv4 != 0 ) */
    }
 8010226:	bf00      	nop
 8010228:	3720      	adds	r7, #32
 801022a:	46bd      	mov	sp, r7
 801022c:	bd80      	pop	{r7, pc}

0801022e <prvTCPReturn_CheckTCPWindow>:
 * @param[in] uxIPHeaderSize The size of the IP-header, which depends on the IP-type.
 */
    void prvTCPReturn_CheckTCPWindow( FreeRTOS_Socket_t * pxSocket,
                                      const NetworkBufferDescriptor_t * pxNetworkBuffer,
                                      size_t uxIPHeaderSize )
    {
 801022e:	b580      	push	{r7, lr}
 8010230:	b08a      	sub	sp, #40	@ 0x28
 8010232:	af00      	add	r7, sp, #0
 8010234:	60f8      	str	r0, [r7, #12]
 8010236:	60b9      	str	r1, [r7, #8]
 8010238:	607a      	str	r2, [r7, #4]
        /* Calculate the space in the RX buffer in order to advertise the
         * size of this socket's reception window. */
        const TCPWindow_t * pxTCPWindow = &( pxSocket->u.xTCP.xTCPWindow );
 801023a:	68fb      	ldr	r3, [r7, #12]
 801023c:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8010240:	61bb      	str	r3, [r7, #24]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                              &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSize ] ) );
 8010242:	68bb      	ldr	r3, [r7, #8]
 8010244:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	330e      	adds	r3, #14
        pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 801024a:	4413      	add	r3, r2
 801024c:	617b      	str	r3, [r7, #20]

        if( pxSocket->u.xTCP.rxStream != NULL )
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010254:	2b00      	cmp	r3, #0
 8010256:	d007      	beq.n	8010268 <prvTCPReturn_CheckTCPWindow+0x3a>
        {
            /* An RX stream was created already, see how much space is
             * available. */
            ulFrontSpace = ( uint32_t ) uxStreamBufferFrontSpace( pxSocket->u.xTCP.rxStream );
 8010258:	68fb      	ldr	r3, [r7, #12]
 801025a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801025e:	4618      	mov	r0, r3
 8010260:	f7fe f82e 	bl	800e2c0 <uxStreamBufferFrontSpace>
 8010264:	6278      	str	r0, [r7, #36]	@ 0x24
 8010266:	e003      	b.n	8010270 <prvTCPReturn_CheckTCPWindow+0x42>
        }
        else
        {
            /* No RX stream has been created, the full stream size is
             * available. */
            ulFrontSpace = ( uint32_t ) pxSocket->u.xTCP.uxRxStreamSize;
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801026e:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        /* Take the minimum of the RX buffer space and the RX window size. */
        ulSpace = FreeRTOS_min_uint32( pxTCPWindow->xSize.ulRxWindowLength, ulFrontSpace );
 8010270:	69bb      	ldr	r3, [r7, #24]
 8010272:	685b      	ldr	r3, [r3, #4]
 8010274:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010276:	4618      	mov	r0, r3
 8010278:	f7fb fabc 	bl	800b7f4 <FreeRTOS_min_uint32>
 801027c:	6238      	str	r0, [r7, #32]

        if( ( pxSocket->u.xTCP.bits.bLowWater != pdFALSE_UNSIGNED ) || ( pxSocket->u.xTCP.bits.bRxStopped != pdFALSE_UNSIGNED ) )
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8010284:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010288:	b2db      	uxtb	r3, r3
 801028a:	2b00      	cmp	r3, #0
 801028c:	d107      	bne.n	801029e <prvTCPReturn_CheckTCPWindow+0x70>
 801028e:	68fb      	ldr	r3, [r7, #12]
 8010290:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
 8010294:	f003 0304 	and.w	r3, r3, #4
 8010298:	b2db      	uxtb	r3, r3
 801029a:	2b00      	cmp	r3, #0
 801029c:	d001      	beq.n	80102a2 <prvTCPReturn_CheckTCPWindow+0x74>
        {
            /* The low-water mark was reached, meaning there was little
             * space left.  The socket will wait until the application has read
             * or flushed the incoming data, and 'zero-window' will be
             * advertised. */
            ulSpace = 0U;
 801029e:	2300      	movs	r3, #0
 80102a0:	623b      	str	r3, [r7, #32]
        }

        /* If possible, advertise an RX window size of at least 1 MSS, otherwise
         * the peer might start 'zero window probing', i.e. sending small packets
         * (1, 2, 4, 8... bytes). */
        if( ( ulSpace < pxSocket->u.xTCP.usMSS ) && ( ulFrontSpace >= pxSocket->u.xTCP.usMSS ) )
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 80102a8:	461a      	mov	r2, r3
 80102aa:	6a3b      	ldr	r3, [r7, #32]
 80102ac:	4293      	cmp	r3, r2
 80102ae:	d20a      	bcs.n	80102c6 <prvTCPReturn_CheckTCPWindow+0x98>
 80102b0:	68fb      	ldr	r3, [r7, #12]
 80102b2:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 80102b6:	461a      	mov	r2, r3
 80102b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102ba:	4293      	cmp	r3, r2
 80102bc:	d303      	bcc.n	80102c6 <prvTCPReturn_CheckTCPWindow+0x98>
        {
            ulSpace = pxSocket->u.xTCP.usMSS;
 80102be:	68fb      	ldr	r3, [r7, #12]
 80102c0:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 80102c4:	623b      	str	r3, [r7, #32]
        }

        /* Avoid overflow of the 16-bit win field. */
        #if ( ipconfigUSE_TCP_WIN != 0 )
        {
            ulWinSize = ( ulSpace >> pxSocket->u.xTCP.ucMyWinScaleFactor );
 80102c6:	68fb      	ldr	r3, [r7, #12]
 80102c8:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 80102cc:	461a      	mov	r2, r3
 80102ce:	6a3b      	ldr	r3, [r7, #32]
 80102d0:	40d3      	lsrs	r3, r2
 80102d2:	61fb      	str	r3, [r7, #28]
        {
            ulWinSize = ulSpace;
        }
        #endif

        if( ulWinSize > 0xfffcU )
 80102d4:	69fb      	ldr	r3, [r7, #28]
 80102d6:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
 80102da:	4293      	cmp	r3, r2
 80102dc:	d902      	bls.n	80102e4 <prvTCPReturn_CheckTCPWindow+0xb6>
        {
            ulWinSize = 0xfffcU;
 80102de:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80102e2:	61fb      	str	r3, [r7, #28]
        }

        pxProtocolHeaders->xTCPHeader.usWindow = FreeRTOS_htons( ( uint16_t ) ulWinSize );
 80102e4:	69fb      	ldr	r3, [r7, #28]
 80102e6:	b29a      	uxth	r2, r3
 80102e8:	697b      	ldr	r3, [r7, #20]
 80102ea:	81da      	strh	r2, [r3, #14]

        /* The new window size has been advertised, switch off the flag. */
        pxSocket->u.xTCP.bits.bWinChange = pdFALSE_UNSIGNED;
 80102ec:	68fa      	ldr	r2, [r7, #12]
 80102ee:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 80102f2:	f023 0301 	bic.w	r3, r3, #1
 80102f6:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d

        /* Later on, when deciding to delay an ACK, a precise estimate is needed
         * of the free RX space.  At this moment, 'ulHighestRxAllowed' would be the
         * highest sequence number minus 1 that the socket will accept. */
        pxSocket->u.xTCP.ulHighestRxAllowed = pxTCPWindow->rx.ulCurrentSequenceNumber + ulSpace;
 80102fa:	69bb      	ldr	r3, [r7, #24]
 80102fc:	691a      	ldr	r2, [r3, #16]
 80102fe:	6a3b      	ldr	r3, [r7, #32]
 8010300:	441a      	add	r2, r3
 8010302:	68fb      	ldr	r3, [r7, #12]
 8010304:	671a      	str	r2, [r3, #112]	@ 0x70
    }
 8010306:	bf00      	nop
 8010308:	3728      	adds	r7, #40	@ 0x28
 801030a:	46bd      	mov	sp, r7
 801030c:	bd80      	pop	{r7, pc}

0801030e <prvTCPReturn_SetSequenceNumber>:
 */
    void prvTCPReturn_SetSequenceNumber( FreeRTOS_Socket_t * pxSocket,
                                         const NetworkBufferDescriptor_t * pxNetworkBuffer,
                                         size_t uxIPHeaderSize,
                                         uint32_t ulLen )
    {
 801030e:	b580      	push	{r7, lr}
 8010310:	b088      	sub	sp, #32
 8010312:	af00      	add	r7, sp, #0
 8010314:	60f8      	str	r0, [r7, #12]
 8010316:	60b9      	str	r1, [r7, #8]
 8010318:	607a      	str	r2, [r7, #4]
 801031a:	603b      	str	r3, [r7, #0]
        ProtocolHeaders_t * pxProtocolHeaders;
        const TCPWindow_t * pxTCPWindow = &( pxSocket->u.xTCP.xTCPWindow );
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8010322:	61fb      	str	r3, [r7, #28]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                              &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSize ] ) );
 8010324:	68bb      	ldr	r3, [r7, #8]
 8010326:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	330e      	adds	r3, #14
        pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 801032c:	4413      	add	r3, r2
 801032e:	61bb      	str	r3, [r7, #24]
        #if ( ipconfigTCP_KEEP_ALIVE == 1 )
            if( pxSocket->u.xTCP.bits.bSendKeepAlive != pdFALSE_UNSIGNED )
 8010330:	68fb      	ldr	r3, [r7, #12]
 8010332:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 8010336:	f003 0302 	and.w	r3, r3, #2
 801033a:	b2db      	uxtb	r3, r3
 801033c:	2b00      	cmp	r3, #0
 801033e:	d018      	beq.n	8010372 <prvTCPReturn_SetSequenceNumber+0x64>
            {
                /* Sending a keep-alive packet, send the current sequence number
                 * minus 1, which will be recognised as a keep-alive packet and
                 * responded to by acknowledging the last byte. */
                pxSocket->u.xTCP.bits.bSendKeepAlive = pdFALSE_UNSIGNED;
 8010340:	68fa      	ldr	r2, [r7, #12]
 8010342:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 8010346:	f023 0302 	bic.w	r3, r3, #2
 801034a:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
                pxSocket->u.xTCP.bits.bWaitKeepAlive = pdTRUE_UNSIGNED;
 801034e:	68fa      	ldr	r2, [r7, #12]
 8010350:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 8010354:	f043 0304 	orr.w	r3, r3, #4
 8010358:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d

                pxProtocolHeaders->xTCPHeader.ulSequenceNumber = pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber - 1U;
 801035c:	68fb      	ldr	r3, [r7, #12]
 801035e:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8010362:	1e5a      	subs	r2, r3, #1
 8010364:	69bb      	ldr	r3, [r7, #24]
 8010366:	605a      	str	r2, [r3, #4]
                pxProtocolHeaders->xTCPHeader.ulSequenceNumber = FreeRTOS_htonl( pxProtocolHeaders->xTCPHeader.ulSequenceNumber );
 8010368:	69bb      	ldr	r3, [r7, #24]
 801036a:	685a      	ldr	r2, [r3, #4]
 801036c:	69bb      	ldr	r3, [r7, #24]
 801036e:	605a      	str	r2, [r3, #4]
 8010370:	e021      	b.n	80103b6 <prvTCPReturn_SetSequenceNumber+0xa8>
            }
            else
        #endif /* if ( ipconfigTCP_KEEP_ALIVE == 1 ) */
        {
            pxProtocolHeaders->xTCPHeader.ulSequenceNumber = FreeRTOS_htonl( pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber );
 8010372:	68fb      	ldr	r3, [r7, #12]
 8010374:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8010378:	69bb      	ldr	r3, [r7, #24]
 801037a:	605a      	str	r2, [r3, #4]

            if( ( pxProtocolHeaders->xTCPHeader.ucTCPFlags & ( uint8_t ) tcpTCP_FLAG_FIN ) != 0U )
 801037c:	69bb      	ldr	r3, [r7, #24]
 801037e:	7b5b      	ldrb	r3, [r3, #13]
 8010380:	f003 0301 	and.w	r3, r3, #1
 8010384:	2b00      	cmp	r3, #0
 8010386:	d016      	beq.n	80103b6 <prvTCPReturn_SetSequenceNumber+0xa8>
            {
                /* Suppress FIN in case this packet carries earlier data to be
                 * retransmitted. */
                uint32_t ulDataLen = ( uint32_t ) ( ulLen - ( ipSIZE_OF_TCP_HEADER + uxIPHeaderSizeSocket( pxSocket ) ) );
 8010388:	68f8      	ldr	r0, [r7, #12]
 801038a:	f7fa fce5 	bl	800ad58 <uxIPHeaderSizeSocket>
 801038e:	4602      	mov	r2, r0
 8010390:	683b      	ldr	r3, [r7, #0]
 8010392:	1a9b      	subs	r3, r3, r2
 8010394:	3b14      	subs	r3, #20
 8010396:	617b      	str	r3, [r7, #20]

                if( ( pxTCPWindow->ulOurSequenceNumber + ulDataLen ) != pxTCPWindow->tx.ulFINSequenceNumber )
 8010398:	69fb      	ldr	r3, [r7, #28]
 801039a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801039c:	697b      	ldr	r3, [r7, #20]
 801039e:	441a      	add	r2, r3
 80103a0:	69fb      	ldr	r3, [r7, #28]
 80103a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103a4:	429a      	cmp	r2, r3
 80103a6:	d006      	beq.n	80103b6 <prvTCPReturn_SetSequenceNumber+0xa8>
                {
                    pxProtocolHeaders->xTCPHeader.ucTCPFlags &= ( ( uint8_t ) ~tcpTCP_FLAG_FIN );
 80103a8:	69bb      	ldr	r3, [r7, #24]
 80103aa:	7b5b      	ldrb	r3, [r3, #13]
 80103ac:	f023 0301 	bic.w	r3, r3, #1
 80103b0:	b2da      	uxtb	r2, r3
 80103b2:	69bb      	ldr	r3, [r7, #24]
 80103b4:	735a      	strb	r2, [r3, #13]
                }
            }
        }

        /* Tell which sequence number is expected next time */
        pxProtocolHeaders->xTCPHeader.ulAckNr = FreeRTOS_htonl( pxTCPWindow->rx.ulCurrentSequenceNumber );
 80103b6:	69fb      	ldr	r3, [r7, #28]
 80103b8:	691a      	ldr	r2, [r3, #16]
 80103ba:	69bb      	ldr	r3, [r7, #24]
 80103bc:	609a      	str	r2, [r3, #8]
    }
 80103be:	bf00      	nop
 80103c0:	3720      	adds	r7, #32
 80103c2:	46bd      	mov	sp, r7
 80103c4:	bd80      	pop	{r7, pc}

080103c6 <prvTCPCreateWindow>:
 *       random starting value, are being synchronized. The sliding window manager
 *       (in FreeRTOS_TCP_WIN.c) needs to know them, along with the Maximum Segment
 *       Size (MSS).
 */
    BaseType_t prvTCPCreateWindow( FreeRTOS_Socket_t * pxSocket )
    {
 80103c6:	b5b0      	push	{r4, r5, r7, lr}
 80103c8:	b088      	sub	sp, #32
 80103ca:	af02      	add	r7, sp, #8
 80103cc:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn;
        uint32_t ulRxWindowSize = ( uint32_t ) pxSocket->u.xTCP.uxRxWinSize;
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 80103d4:	617b      	str	r3, [r7, #20]
        uint32_t ulTxWindowSize = ( uint32_t ) pxSocket->u.xTCP.uxTxWinSize;
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 80103dc:	613b      	str	r3, [r7, #16]
                                     ( unsigned ) pxSocket->u.xTCP.uxLittleSpace,
                                     ( unsigned ) pxSocket->u.xTCP.uxEnoughSpace,
                                     ( unsigned ) pxSocket->u.xTCP.uxRxStreamSize ) );
        }

        xReturn = xTCPWindowCreate(
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 80103e4:	697b      	ldr	r3, [r7, #20]
 80103e6:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 80103ea:	fb02 f103 	mul.w	r1, r2, r3
 80103ee:	693b      	ldr	r3, [r7, #16]
 80103f0:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 80103f4:	fb02 f403 	mul.w	r4, r2, r3
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	f8d3 5134 	ldr.w	r5, [r3, #308]	@ 0x134
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
            &pxSocket->u.xTCP.xTCPWindow,
            ulRxWindowSize * ipconfigTCP_MSS,
            ulTxWindowSize * ipconfigTCP_MSS,
            pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber,
            pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber,
            ( uint32_t ) pxSocket->u.xTCP.usMSS );
 8010404:	687a      	ldr	r2, [r7, #4]
 8010406:	f8b2 2076 	ldrh.w	r2, [r2, #118]	@ 0x76
        xReturn = xTCPWindowCreate(
 801040a:	9201      	str	r2, [sp, #4]
 801040c:	9300      	str	r3, [sp, #0]
 801040e:	462b      	mov	r3, r5
 8010410:	4622      	mov	r2, r4
 8010412:	f001 f97f 	bl	8011714 <xTCPWindowCreate>
 8010416:	60f8      	str	r0, [r7, #12]

        return xReturn;
 8010418:	68fb      	ldr	r3, [r7, #12]
    }
 801041a:	4618      	mov	r0, r3
 801041c:	3718      	adds	r7, #24
 801041e:	46bd      	mov	sp, r7
 8010420:	bdb0      	pop	{r4, r5, r7, pc}

08010422 <prvTCPPrepareConnect>:
 *       the Ethernet address of the target will be found through address resolution.
 *       In case the target IP address is not within the netmask, the hardware address
 *       of the gateway will be used.
 */
    static BaseType_t prvTCPPrepareConnect( FreeRTOS_Socket_t * pxSocket )
    {
 8010422:	b580      	push	{r7, lr}
 8010424:	b084      	sub	sp, #16
 8010426:	af00      	add	r7, sp, #0
 8010428:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdTRUE;
 801042a:	2301      	movs	r3, #1
 801042c:	60fb      	str	r3, [r7, #12]

        switch( pxSocket->bits.bIsIPv6 ) /* LCOV_EXCL_BR_LINE */
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	7a1b      	ldrb	r3, [r3, #8]
 8010432:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8010436:	b2db      	uxtb	r3, r3
 8010438:	2b00      	cmp	r3, #0
 801043a:	d104      	bne.n	8010446 <prvTCPPrepareConnect+0x24>
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                case pdFALSE_UNSIGNED:
                    xReturn = prvTCPPrepareConnect_IPV4( pxSocket );
 801043c:	6878      	ldr	r0, [r7, #4]
 801043e:	f000 fdff 	bl	8011040 <prvTCPPrepareConnect_IPV4>
 8010442:	60f8      	str	r0, [r7, #12]
                    break;
 8010444:	e000      	b.n	8010448 <prvTCPPrepareConnect+0x26>
                    break;
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            default:   /* LCOV_EXCL_LINE */
                /* MISRA 16.4 Compliance */
                break; /* LCOV_EXCL_LINE */
 8010446:	bf00      	nop
        }

        return xReturn;
 8010448:	68fb      	ldr	r3, [r7, #12]
    }
 801044a:	4618      	mov	r0, r3
 801044c:	3710      	adds	r7, #16
 801044e:	46bd      	mov	sp, r7
 8010450:	bd80      	pop	{r7, pc}

08010452 <prvWinScaleFactor>:
 * @param[in] pxSocket The socket owning the TCP connection.
 *
 * @return The scaling factor.
 */
        static uint8_t prvWinScaleFactor( const FreeRTOS_Socket_t * pxSocket )
        {
 8010452:	b480      	push	{r7}
 8010454:	b085      	sub	sp, #20
 8010456:	af00      	add	r7, sp, #0
 8010458:	6078      	str	r0, [r7, #4]
            size_t uxWinSize;
            uint8_t ucFactor;


            /* 'xTCP.uxRxWinSize' is the size of the reception window in units of MSS. */
            uxWinSize = pxSocket->u.xTCP.uxRxWinSize * ( size_t ) pxSocket->u.xTCP.usMSS;
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8010460:	687a      	ldr	r2, [r7, #4]
 8010462:	f8b2 2076 	ldrh.w	r2, [r2, #118]	@ 0x76
 8010466:	fb02 f303 	mul.w	r3, r2, r3
 801046a:	60fb      	str	r3, [r7, #12]
            ucFactor = 0U;
 801046c:	2300      	movs	r3, #0
 801046e:	72fb      	strb	r3, [r7, #11]

            while( uxWinSize > 0xffffU )
 8010470:	e005      	b.n	801047e <prvWinScaleFactor+0x2c>
            {
                /* Divide by two and increase the binary factor by 1. */
                uxWinSize >>= 1;
 8010472:	68fb      	ldr	r3, [r7, #12]
 8010474:	085b      	lsrs	r3, r3, #1
 8010476:	60fb      	str	r3, [r7, #12]
                ucFactor++;
 8010478:	7afb      	ldrb	r3, [r7, #11]
 801047a:	3301      	adds	r3, #1
 801047c:	72fb      	strb	r3, [r7, #11]
            while( uxWinSize > 0xffffU )
 801047e:	68fb      	ldr	r3, [r7, #12]
 8010480:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010484:	d2f5      	bcs.n	8010472 <prvWinScaleFactor+0x20>
            FreeRTOS_debug_printf( ( "prvWinScaleFactor: uxRxWinSize %u MSS %u Factor %u\n",
                                     ( unsigned ) pxSocket->u.xTCP.uxRxWinSize,
                                     pxSocket->u.xTCP.usMSS,
                                     ucFactor ) );

            return ucFactor;
 8010486:	7afb      	ldrb	r3, [r7, #11]
        }
 8010488:	4618      	mov	r0, r3
 801048a:	3714      	adds	r7, #20
 801048c:	46bd      	mov	sp, r7
 801048e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010492:	4770      	bx	lr

08010494 <prvSetSynAckOptions>:
 *
 * @note MSS is the net size of the payload, an is always smaller than MTU.
 */
    UBaseType_t prvSetSynAckOptions( FreeRTOS_Socket_t * pxSocket,
                                     TCPHeader_t * pxTCPHeader )
    {
 8010494:	b580      	push	{r7, lr}
 8010496:	b084      	sub	sp, #16
 8010498:	af00      	add	r7, sp, #0
 801049a:	6078      	str	r0, [r7, #4]
 801049c:	6039      	str	r1, [r7, #0]
        uint16_t usMSS = pxSocket->u.xTCP.usMSS;
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 80104a4:	81fb      	strh	r3, [r7, #14]
        UBaseType_t uxOptionsLength;

        /* We send out the TCP Maximum Segment Size option with our SYN[+ACK]. */

        pxTCPHeader->ucOptdata[ 0 ] = ( uint8_t ) tcpTCP_OPT_MSS;
 80104a6:	683b      	ldr	r3, [r7, #0]
 80104a8:	2202      	movs	r2, #2
 80104aa:	751a      	strb	r2, [r3, #20]
        pxTCPHeader->ucOptdata[ 1 ] = ( uint8_t ) tcpTCP_OPT_MSS_LEN;
 80104ac:	683b      	ldr	r3, [r7, #0]
 80104ae:	2204      	movs	r2, #4
 80104b0:	755a      	strb	r2, [r3, #21]
        pxTCPHeader->ucOptdata[ 2 ] = ( uint8_t ) ( usMSS >> 8 );
 80104b2:	89fb      	ldrh	r3, [r7, #14]
 80104b4:	0a1b      	lsrs	r3, r3, #8
 80104b6:	b29b      	uxth	r3, r3
 80104b8:	b2da      	uxtb	r2, r3
 80104ba:	683b      	ldr	r3, [r7, #0]
 80104bc:	759a      	strb	r2, [r3, #22]
        pxTCPHeader->ucOptdata[ 3 ] = ( uint8_t ) ( usMSS & 0xffU );
 80104be:	89fb      	ldrh	r3, [r7, #14]
 80104c0:	b2da      	uxtb	r2, r3
 80104c2:	683b      	ldr	r3, [r7, #0]
 80104c4:	75da      	strb	r2, [r3, #23]

        #if ( ipconfigUSE_TCP_WIN != 0 )
        {
            pxSocket->u.xTCP.ucMyWinScaleFactor = prvWinScaleFactor( pxSocket );
 80104c6:	6878      	ldr	r0, [r7, #4]
 80104c8:	f7ff ffc3 	bl	8010452 <prvWinScaleFactor>
 80104cc:	4603      	mov	r3, r0
 80104ce:	461a      	mov	r2, r3
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109

            pxTCPHeader->ucOptdata[ 4 ] = tcpTCP_OPT_NOOP;
 80104d6:	683b      	ldr	r3, [r7, #0]
 80104d8:	2201      	movs	r2, #1
 80104da:	761a      	strb	r2, [r3, #24]
            pxTCPHeader->ucOptdata[ 5 ] = ( uint8_t ) ( tcpTCP_OPT_WSOPT );
 80104dc:	683b      	ldr	r3, [r7, #0]
 80104de:	2203      	movs	r2, #3
 80104e0:	765a      	strb	r2, [r3, #25]
            pxTCPHeader->ucOptdata[ 6 ] = ( uint8_t ) ( tcpTCP_OPT_WSOPT_LEN );
 80104e2:	683b      	ldr	r3, [r7, #0]
 80104e4:	2203      	movs	r2, #3
 80104e6:	769a      	strb	r2, [r3, #26]
            pxTCPHeader->ucOptdata[ 7 ] = ( uint8_t ) pxSocket->u.xTCP.ucMyWinScaleFactor;
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	f893 2109 	ldrb.w	r2, [r3, #265]	@ 0x109
 80104ee:	683b      	ldr	r3, [r7, #0]
 80104f0:	76da      	strb	r2, [r3, #27]
            uxOptionsLength = 8U;
 80104f2:	2308      	movs	r3, #8
 80104f4:	60bb      	str	r3, [r7, #8]
        }
        #endif /* if ( ipconfigUSE_TCP_WIN != 0 ) */

        #if ( ipconfigUSE_TCP_WIN != 0 )
        {
            pxTCPHeader->ucOptdata[ uxOptionsLength ] = tcpTCP_OPT_NOOP;
 80104f6:	683a      	ldr	r2, [r7, #0]
 80104f8:	68bb      	ldr	r3, [r7, #8]
 80104fa:	4413      	add	r3, r2
 80104fc:	3314      	adds	r3, #20
 80104fe:	2201      	movs	r2, #1
 8010500:	701a      	strb	r2, [r3, #0]
            pxTCPHeader->ucOptdata[ uxOptionsLength + 1U ] = tcpTCP_OPT_NOOP;
 8010502:	68bb      	ldr	r3, [r7, #8]
 8010504:	3301      	adds	r3, #1
 8010506:	683a      	ldr	r2, [r7, #0]
 8010508:	4413      	add	r3, r2
 801050a:	2201      	movs	r2, #1
 801050c:	751a      	strb	r2, [r3, #20]
            pxTCPHeader->ucOptdata[ uxOptionsLength + 2U ] = tcpTCP_OPT_SACK_P; /* 4: Sack-Permitted Option. */
 801050e:	68bb      	ldr	r3, [r7, #8]
 8010510:	3302      	adds	r3, #2
 8010512:	683a      	ldr	r2, [r7, #0]
 8010514:	4413      	add	r3, r2
 8010516:	2204      	movs	r2, #4
 8010518:	751a      	strb	r2, [r3, #20]
            pxTCPHeader->ucOptdata[ uxOptionsLength + 3U ] = 2U;                /* 2: length of this option. */
 801051a:	68bb      	ldr	r3, [r7, #8]
 801051c:	3303      	adds	r3, #3
 801051e:	683a      	ldr	r2, [r7, #0]
 8010520:	4413      	add	r3, r2
 8010522:	2202      	movs	r2, #2
 8010524:	751a      	strb	r2, [r3, #20]
            uxOptionsLength += 4U;
 8010526:	68bb      	ldr	r3, [r7, #8]
 8010528:	3304      	adds	r3, #4
 801052a:	60bb      	str	r3, [r7, #8]
        }
        #endif /* ipconfigUSE_TCP_WIN == 0 */
        return uxOptionsLength; /* bytes, not words. */
 801052c:	68bb      	ldr	r3, [r7, #8]
    }
 801052e:	4618      	mov	r0, r3
 8010530:	3710      	adds	r7, #16
 8010532:	46bd      	mov	sp, r7
 8010534:	bd80      	pop	{r7, pc}
	...

08010538 <prvTCPBufferResize>:
 */
    NetworkBufferDescriptor_t * prvTCPBufferResize( const FreeRTOS_Socket_t * pxSocket,
                                                    NetworkBufferDescriptor_t * pxNetworkBuffer,
                                                    int32_t lDataLen,
                                                    UBaseType_t uxOptionsLength )
    {
 8010538:	b580      	push	{r7, lr}
 801053a:	b088      	sub	sp, #32
 801053c:	af00      	add	r7, sp, #0
 801053e:	60f8      	str	r0, [r7, #12]
 8010540:	60b9      	str	r1, [r7, #8]
 8010542:	607a      	str	r2, [r7, #4]
 8010544:	603b      	str	r3, [r7, #0]
        NetworkBufferDescriptor_t * pxReturn;
        size_t uxNeeded;
        BaseType_t xResize;

        if( xBufferAllocFixedSize != pdFALSE )
 8010546:	4b3c      	ldr	r3, [pc, #240]	@ (8010638 <prvTCPBufferResize+0x100>)
 8010548:	681b      	ldr	r3, [r3, #0]
 801054a:	2b00      	cmp	r3, #0
 801054c:	d00b      	beq.n	8010566 <prvTCPBufferResize+0x2e>
        {
            /* Network buffers are created with a fixed size and can hold the largest
             * MTU. */
            uxNeeded = ( size_t ) ipTOTAL_ETHERNET_FRAME_SIZE;
 801054e:	f240 53f2 	movw	r3, #1522	@ 0x5f2
 8010552:	61bb      	str	r3, [r7, #24]

            /* and therefore, the buffer won't be too small.
             * Only ask for a new network buffer in case none was supplied. */
            if( pxNetworkBuffer == NULL )
 8010554:	68bb      	ldr	r3, [r7, #8]
 8010556:	2b00      	cmp	r3, #0
 8010558:	d102      	bne.n	8010560 <prvTCPBufferResize+0x28>
            {
                xResize = pdTRUE;
 801055a:	2301      	movs	r3, #1
 801055c:	617b      	str	r3, [r7, #20]
 801055e:	e020      	b.n	80105a2 <prvTCPBufferResize+0x6a>
            }
            else
            {
                xResize = pdFALSE;
 8010560:	2300      	movs	r3, #0
 8010562:	617b      	str	r3, [r7, #20]
 8010564:	e01d      	b.n	80105a2 <prvTCPBufferResize+0x6a>
        }
        else
        {
            /* Network buffers are created with a variable size. See if it must
             * grow. */
            uxNeeded = ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 8010566:	68f8      	ldr	r0, [r7, #12]
 8010568:	f7fa fbf6 	bl	800ad58 <uxIPHeaderSizeSocket>
 801056c:	4602      	mov	r2, r0
 801056e:	683b      	ldr	r3, [r7, #0]
 8010570:	4413      	add	r3, r2
 8010572:	3322      	adds	r3, #34	@ 0x22
 8010574:	61bb      	str	r3, [r7, #24]
            uxNeeded += ( size_t ) lDataLen;
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	69ba      	ldr	r2, [r7, #24]
 801057a:	4413      	add	r3, r2
 801057c:	61bb      	str	r3, [r7, #24]

            if( uxNeeded < sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket ) )
 801057e:	69bb      	ldr	r3, [r7, #24]
 8010580:	2b59      	cmp	r3, #89	@ 0x59
 8010582:	d801      	bhi.n	8010588 <prvTCPBufferResize+0x50>
            {
                uxNeeded = sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket );
 8010584:	235a      	movs	r3, #90	@ 0x5a
 8010586:	61bb      	str	r3, [r7, #24]
            }

            /* In case we were called from a TCP timer event, a buffer must be
             *  created.  Otherwise, test 'xDataLength' of the provided buffer. */
            if( ( pxNetworkBuffer == NULL ) || ( pxNetworkBuffer->xDataLength < uxNeeded ) )
 8010588:	68bb      	ldr	r3, [r7, #8]
 801058a:	2b00      	cmp	r3, #0
 801058c:	d004      	beq.n	8010598 <prvTCPBufferResize+0x60>
 801058e:	68bb      	ldr	r3, [r7, #8]
 8010590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010592:	69ba      	ldr	r2, [r7, #24]
 8010594:	429a      	cmp	r2, r3
 8010596:	d902      	bls.n	801059e <prvTCPBufferResize+0x66>
            {
                xResize = pdTRUE;
 8010598:	2301      	movs	r3, #1
 801059a:	617b      	str	r3, [r7, #20]
 801059c:	e001      	b.n	80105a2 <prvTCPBufferResize+0x6a>
            }
            else
            {
                xResize = pdFALSE;
 801059e:	2300      	movs	r3, #0
 80105a0:	617b      	str	r3, [r7, #20]
            }
        }

        if( xResize != pdFALSE )
 80105a2:	697b      	ldr	r3, [r7, #20]
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d023      	beq.n	80105f0 <prvTCPBufferResize+0xb8>
        {
            /* The caller didn't provide a network buffer or the provided buffer is
             * too small.  As we must send-out a data packet, a buffer will be created
             * here. */
            pxReturn = pxGetNetworkBufferWithDescriptor( uxNeeded, 0U );
 80105a8:	2100      	movs	r1, #0
 80105aa:	69b8      	ldr	r0, [r7, #24]
 80105ac:	f002 f952 	bl	8012854 <pxGetNetworkBufferWithDescriptor>
 80105b0:	61f8      	str	r0, [r7, #28]

            if( pxReturn != NULL )
 80105b2:	69fb      	ldr	r3, [r7, #28]
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d03a      	beq.n	801062e <prvTCPBufferResize+0xf6>
            {
                /* Set the actual packet size, in case the returned buffer is larger. */
                pxReturn->xDataLength = uxNeeded;
 80105b8:	69fb      	ldr	r3, [r7, #28]
 80105ba:	69ba      	ldr	r2, [r7, #24]
 80105bc:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Copy the existing data to the new created buffer. */
                if( pxNetworkBuffer != NULL )
 80105be:	68bb      	ldr	r3, [r7, #8]
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d00c      	beq.n	80105de <prvTCPBufferResize+0xa6>
                {
                    /* Either from the previous buffer... */
                    ( void ) memcpy( pxReturn->pucEthernetBuffer, pxNetworkBuffer->pucEthernetBuffer, pxNetworkBuffer->xDataLength );
 80105c4:	69fb      	ldr	r3, [r7, #28]
 80105c6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80105c8:	68bb      	ldr	r3, [r7, #8]
 80105ca:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80105cc:	68bb      	ldr	r3, [r7, #8]
 80105ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80105d0:	461a      	mov	r2, r3
 80105d2:	f008 fb02 	bl	8018bda <memcpy>

                    /* ...and release it. */
                    vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 80105d6:	68b8      	ldr	r0, [r7, #8]
 80105d8:	f002 f9e8 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
 80105dc:	e027      	b.n	801062e <prvTCPBufferResize+0xf6>
                }
                else
                {
                    /* Or from the socket field 'xTCP.xPacket'. */
                    ( void ) memcpy( pxReturn->pucEthernetBuffer, pxSocket->u.xTCP.xPacket.u.ucLastPacket, sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket ) );
 80105de:	69fb      	ldr	r3, [r7, #28]
 80105e0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80105e2:	68fb      	ldr	r3, [r7, #12]
 80105e4:	33ae      	adds	r3, #174	@ 0xae
 80105e6:	225a      	movs	r2, #90	@ 0x5a
 80105e8:	4619      	mov	r1, r3
 80105ea:	f008 faf6 	bl	8018bda <memcpy>
 80105ee:	e01e      	b.n	801062e <prvTCPBufferResize+0xf6>
            }
        }
        else
        {
            /* xResize is false, the network buffer provided was big enough. */
            configASSERT( pxNetworkBuffer != NULL ); /* LCOV_EXCL_BR_LINE this branch will not be covered, since it would never be NULL. to tell lint: when xResize is false, pxNetworkBuffer is not NULL. */
 80105f0:	68bb      	ldr	r3, [r7, #8]
 80105f2:	2b00      	cmp	r3, #0
 80105f4:	d10d      	bne.n	8010612 <prvTCPBufferResize+0xda>
	__asm volatile
 80105f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105fa:	b672      	cpsid	i
 80105fc:	f383 8811 	msr	BASEPRI, r3
 8010600:	f3bf 8f6f 	isb	sy
 8010604:	f3bf 8f4f 	dsb	sy
 8010608:	b662      	cpsie	i
 801060a:	613b      	str	r3, [r7, #16]
}
 801060c:	bf00      	nop
 801060e:	bf00      	nop
 8010610:	e7fd      	b.n	801060e <prvTCPBufferResize+0xd6>
            pxReturn = pxNetworkBuffer;
 8010612:	68bb      	ldr	r3, [r7, #8]
 8010614:	61fb      	str	r3, [r7, #28]

            pxNetworkBuffer->xDataLength = ( size_t ) ( ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength ) + ( size_t ) lDataLen;
 8010616:	68f8      	ldr	r0, [r7, #12]
 8010618:	f7fa fb9e 	bl	800ad58 <uxIPHeaderSizeSocket>
 801061c:	4602      	mov	r2, r0
 801061e:	683b      	ldr	r3, [r7, #0]
 8010620:	441a      	add	r2, r3
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	4413      	add	r3, r2
 8010626:	f103 0222 	add.w	r2, r3, #34	@ 0x22
 801062a:	68bb      	ldr	r3, [r7, #8]
 801062c:	629a      	str	r2, [r3, #40]	@ 0x28
        }

        return pxReturn;
 801062e:	69fb      	ldr	r3, [r7, #28]
    }
 8010630:	4618      	mov	r0, r3
 8010632:	3720      	adds	r7, #32
 8010634:	46bd      	mov	sp, r7
 8010636:	bd80      	pop	{r7, pc}
 8010638:	08019da8 	.word	0x08019da8

0801063c <prvTCPReturn_SetEndPoint>:
 * @param[in] uxIPHeaderSize The size of the IP-header, which depends on the IP-type.
 */
    void prvTCPReturn_SetEndPoint( const FreeRTOS_Socket_t * pxSocket,
                                   NetworkBufferDescriptor_t * pxNetworkBuffer,
                                   size_t uxIPHeaderSize )
    {
 801063c:	b580      	push	{r7, lr}
 801063e:	b086      	sub	sp, #24
 8010640:	af00      	add	r7, sp, #0
 8010642:	60f8      	str	r0, [r7, #12]
 8010644:	60b9      	str	r1, [r7, #8]
 8010646:	607a      	str	r2, [r7, #4]
        #if ( ipconfigUSE_IPv4 != 0 )
            const IPHeader_t * pxIPHeader = NULL;
 8010648:	2300      	movs	r3, #0
 801064a:	617b      	str	r3, [r7, #20]
        #endif
        #if ( ipconfigUSE_IPv6 != 0 )
            const IPHeader_IPv6_t * pxIPHeader_IPv6 = NULL;
        #endif

        if( ( pxSocket != NULL ) && ( pxSocket->pxEndPoint != NULL ) )
 801064c:	68fb      	ldr	r3, [r7, #12]
 801064e:	2b00      	cmp	r3, #0
 8010650:	d008      	beq.n	8010664 <prvTCPReturn_SetEndPoint+0x28>
 8010652:	68fb      	ldr	r3, [r7, #12]
 8010654:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010656:	2b00      	cmp	r3, #0
 8010658:	d004      	beq.n	8010664 <prvTCPReturn_SetEndPoint+0x28>
        {
            pxNetworkBuffer->pxEndPoint = pxSocket->pxEndPoint;
 801065a:	68fb      	ldr	r3, [r7, #12]
 801065c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801065e:	68bb      	ldr	r3, [r7, #8]
 8010660:	631a      	str	r2, [r3, #48]	@ 0x30
 8010662:	e014      	b.n	801068e <prvTCPReturn_SetEndPoint+0x52>
        }
        else
        {
            FreeRTOS_printf( ( "prvTCPReturnPacket: No pxEndPoint yet?\n" ) );

            switch( uxIPHeaderSize )
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	2b14      	cmp	r3, #20
 8010668:	d10c      	bne.n	8010684 <prvTCPReturn_SetEndPoint+0x48>
                        /*_RB_ Was FreeRTOS_FindEndPointOnIP_IPv4() but changed to FreeRTOS_FindEndPointOnNetMask()
                         * as it is using the destination address.  I'm confused here as sometimes the addresses are swapped. */
                        /* MISRA Ref 11.3.1 [Misaligned access] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                        /* coverity[misra_c_2012_rule_11_3_violation] */
                        pxIPHeader = ( ( IPHeader_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER ] ) );
 801066a:	68bb      	ldr	r3, [r7, #8]
 801066c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801066e:	330e      	adds	r3, #14
 8010670:	617b      	str	r3, [r7, #20]
                        pxNetworkBuffer->pxEndPoint = FreeRTOS_FindEndPointOnNetMask( pxIPHeader->ulDestinationIPAddress );
 8010672:	697b      	ldr	r3, [r7, #20]
 8010674:	691b      	ldr	r3, [r3, #16]
 8010676:	4618      	mov	r0, r3
 8010678:	f7fb fdb0 	bl	800c1dc <FreeRTOS_FindEndPointOnNetMask>
 801067c:	4602      	mov	r2, r0
 801067e:	68bb      	ldr	r3, [r7, #8]
 8010680:	631a      	str	r2, [r3, #48]	@ 0x30
                        {
                            FreeRTOS_printf( ( "prvTCPReturnPacket: no such end-point %xip => %xip\n",
                                               ( unsigned int ) FreeRTOS_ntohl( pxIPHeader->ulSourceIPAddress ),
                                               ( unsigned int ) FreeRTOS_ntohl( pxIPHeader->ulDestinationIPAddress ) ) );
                        }
                        break;
 8010682:	e003      	b.n	801068c <prvTCPReturn_SetEndPoint+0x50>
                        break;
                #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                default:
                    /* Shouldn't reach here */
                    pxNetworkBuffer->pxEndPoint = NULL;
 8010684:	68bb      	ldr	r3, [r7, #8]
 8010686:	2200      	movs	r2, #0
 8010688:	631a      	str	r2, [r3, #48]	@ 0x30
                    break;
 801068a:	bf00      	nop
                FreeRTOS_printf( ( "prvTCPReturnPacket: packet's end-point %02x-%02x\n",
                                   pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes[ 4 ],
                                   pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes[ 5 ] ) );
            }
        }
    }
 801068c:	bf00      	nop
 801068e:	bf00      	nop
 8010690:	3718      	adds	r7, #24
 8010692:	46bd      	mov	sp, r7
 8010694:	bd80      	pop	{r7, pc}

08010696 <prvTCPPrepareSend>:
 *         is returned in case of any error.
 */
    int32_t prvTCPPrepareSend( FreeRTOS_Socket_t * pxSocket,
                               NetworkBufferDescriptor_t ** ppxNetworkBuffer,
                               UBaseType_t uxOptionsLength )
    {
 8010696:	b580      	push	{r7, lr}
 8010698:	b096      	sub	sp, #88	@ 0x58
 801069a:	af02      	add	r7, sp, #8
 801069c:	60f8      	str	r0, [r7, #12]
 801069e:	60b9      	str	r1, [r7, #8]
 80106a0:	607a      	str	r2, [r7, #4]
        size_t uxOffset;
        uint32_t ulDataGot, ulDistance;
        TCPWindow_t * pxTCPWindow;
        NetworkBufferDescriptor_t * pxNewBuffer;
        int32_t lStreamPos;
        UBaseType_t uxIntermediateResult = 0;
 80106a2:	2300      	movs	r3, #0
 80106a4:	63fb      	str	r3, [r7, #60]	@ 0x3c

        if( ( *ppxNetworkBuffer ) != NULL )
 80106a6:	68bb      	ldr	r3, [r7, #8]
 80106a8:	681b      	ldr	r3, [r3, #0]
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d004      	beq.n	80106b8 <prvTCPPrepareSend+0x22>
        {
            /* A network buffer descriptor was already supplied */
            pucEthernetBuffer = ( *ppxNetworkBuffer )->pucEthernetBuffer;
 80106ae:	68bb      	ldr	r3, [r7, #8]
 80106b0:	681b      	ldr	r3, [r3, #0]
 80106b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80106b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80106b6:	e002      	b.n	80106be <prvTCPPrepareSend+0x28>
        }
        else
        {
            /* For now let it point to the last packet header */
            pucEthernetBuffer = pxSocket->u.xTCP.xPacket.u.ucLastPacket;
 80106b8:	68fb      	ldr	r3, [r7, #12]
 80106ba:	33ae      	adds	r3, #174	@ 0xae
 80106bc:	64bb      	str	r3, [r7, #72]	@ 0x48
        /* Map the ethernet buffer onto the ProtocolHeader_t struct for easy access to the fields. */

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxProtocolHeaders = ( ( ProtocolHeaders_t * ) &( pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) ] ) );
 80106be:	68f8      	ldr	r0, [r7, #12]
 80106c0:	f7fa fb4a 	bl	800ad58 <uxIPHeaderSizeSocket>
 80106c4:	4603      	mov	r3, r0
 80106c6:	330e      	adds	r3, #14
 80106c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80106ca:	4413      	add	r3, r2
 80106cc:	647b      	str	r3, [r7, #68]	@ 0x44
        pxTCPWindow = &( pxSocket->u.xTCP.xTCPWindow );
 80106ce:	68fb      	ldr	r3, [r7, #12]
 80106d0:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 80106d4:	63bb      	str	r3, [r7, #56]	@ 0x38
        lDataLen = 0;
 80106d6:	2300      	movs	r3, #0
 80106d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
        lStreamPos = 0;
 80106da:	2300      	movs	r3, #0
 80106dc:	613b      	str	r3, [r7, #16]
        pxProtocolHeaders->xTCPHeader.ucTCPFlags |= tcpTCP_FLAG_ACK;
 80106de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80106e0:	7b5b      	ldrb	r3, [r3, #13]
 80106e2:	f043 0310 	orr.w	r3, r3, #16
 80106e6:	b2da      	uxtb	r2, r3
 80106e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80106ea:	735a      	strb	r2, [r3, #13]

        if( pxSocket->u.xTCP.txStream != NULL )
 80106ec:	68fb      	ldr	r3, [r7, #12]
 80106ee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	f000 808d 	beq.w	8010812 <prvTCPPrepareSend+0x17c>
        {
            /* ulTCPWindowTxGet will return the amount of data which may be sent
             * along with the position in the txStream.
             * Why check for MSS > 1 ?
             * Because some TCP-stacks (like uIP) use it for flow-control. */
            if( pxSocket->u.xTCP.usMSS > 1U )
 80106f8:	68fb      	ldr	r3, [r7, #12]
 80106fa:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 80106fe:	2b01      	cmp	r3, #1
 8010700:	d90a      	bls.n	8010718 <prvTCPPrepareSend+0x82>
            {
                lDataLen = ( int32_t ) ulTCPWindowTxGet( pxTCPWindow, pxSocket->u.xTCP.ulWindowSize, &lStreamPos );
 8010702:	68fb      	ldr	r3, [r7, #12]
 8010704:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8010708:	f107 0210 	add.w	r2, r7, #16
 801070c:	4619      	mov	r1, r3
 801070e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010710:	f001 fbdf 	bl	8011ed2 <ulTCPWindowTxGet>
 8010714:	4603      	mov	r3, r0
 8010716:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }

            if( lDataLen > 0 )
 8010718:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801071a:	2b00      	cmp	r3, #0
 801071c:	dd79      	ble.n	8010812 <prvTCPPrepareSend+0x17c>
            {
                /* Check if the current network buffer is big enough, if not,
                 * resize it. */
                pxNewBuffer = prvTCPBufferResize( pxSocket, *ppxNetworkBuffer, lDataLen, uxOptionsLength );
 801071e:	68bb      	ldr	r3, [r7, #8]
 8010720:	6819      	ldr	r1, [r3, #0]
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010726:	68f8      	ldr	r0, [r7, #12]
 8010728:	f7ff ff06 	bl	8010538 <prvTCPBufferResize>
 801072c:	6378      	str	r0, [r7, #52]	@ 0x34

                if( pxNewBuffer != NULL )
 801072e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010730:	2b00      	cmp	r3, #0
 8010732:	d06b      	beq.n	801080c <prvTCPPrepareSend+0x176>
                {
                    *ppxNetworkBuffer = pxNewBuffer;
 8010734:	68bb      	ldr	r3, [r7, #8]
 8010736:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010738:	601a      	str	r2, [r3, #0]
                    pucEthernetBuffer = pxNewBuffer->pucEthernetBuffer;
 801073a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801073c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801073e:	64bb      	str	r3, [r7, #72]	@ 0x48
                     * access to the fields. */

                    /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                    /* coverity[misra_c_2012_rule_11_3_violation] */
                    pxProtocolHeaders = ( ( ProtocolHeaders_t * ) &( pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) ] ) );
 8010740:	68f8      	ldr	r0, [r7, #12]
 8010742:	f7fa fb09 	bl	800ad58 <uxIPHeaderSizeSocket>
 8010746:	4603      	mov	r3, r0
 8010748:	330e      	adds	r3, #14
 801074a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801074c:	4413      	add	r3, r2
 801074e:	647b      	str	r3, [r7, #68]	@ 0x44

                    pucSendData = &( pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength ] );
 8010750:	68f8      	ldr	r0, [r7, #12]
 8010752:	f7fa fb01 	bl	800ad58 <uxIPHeaderSizeSocket>
 8010756:	4602      	mov	r2, r0
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	4413      	add	r3, r2
 801075c:	3322      	adds	r3, #34	@ 0x22
 801075e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010760:	4413      	add	r3, r2
 8010762:	633b      	str	r3, [r7, #48]	@ 0x30

                    /* Translate the position in txStream to an offset from the tail
                     * marker. */
                    uxOffset = uxStreamBufferDistance( pxSocket->u.xTCP.txStream, pxSocket->u.xTCP.txStream->uxTail, ( size_t ) lStreamPos );
 8010764:	68fb      	ldr	r3, [r7, #12]
 8010766:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 801076a:	68fb      	ldr	r3, [r7, #12]
 801076c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010770:	681b      	ldr	r3, [r3, #0]
 8010772:	693a      	ldr	r2, [r7, #16]
 8010774:	4619      	mov	r1, r3
 8010776:	f7fd fd74 	bl	800e262 <uxStreamBufferDistance>
 801077a:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* Here data is copied from the txStream in 'peek' mode.  Only
                     * when the packets are acked, the tail marker will be updated. */
                    ulDataGot = ( uint32_t ) uxStreamBufferGet( pxSocket->u.xTCP.txStream, uxOffset, pucSendData, ( size_t ) lDataLen, pdTRUE );
 801077c:	68fb      	ldr	r3, [r7, #12]
 801077e:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 8010782:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010784:	2201      	movs	r2, #1
 8010786:	9200      	str	r2, [sp, #0]
 8010788:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801078a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801078c:	f7fd fec7 	bl	800e51e <uxStreamBufferGet>
 8010790:	62b8      	str	r0, [r7, #40]	@ 0x28
                    }
                    #endif

                    /* If the owner of the socket requests a closure, add the FIN
                     * flag to the last packet. */
                    if( pxSocket->u.xTCP.bits.bCloseRequested != pdFALSE_UNSIGNED )
 8010792:	68fb      	ldr	r3, [r7, #12]
 8010794:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8010798:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801079c:	b2db      	uxtb	r3, r3
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d037      	beq.n	8010812 <prvTCPPrepareSend+0x17c>
                    {
                        ulDistance = ( uint32_t ) uxStreamBufferDistance( pxSocket->u.xTCP.txStream, ( size_t ) lStreamPos, pxSocket->u.xTCP.txStream->uxHead );
 80107a2:	68fb      	ldr	r3, [r7, #12]
 80107a4:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 80107a8:	693b      	ldr	r3, [r7, #16]
 80107aa:	4619      	mov	r1, r3
 80107ac:	68fb      	ldr	r3, [r7, #12]
 80107ae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80107b2:	689b      	ldr	r3, [r3, #8]
 80107b4:	461a      	mov	r2, r3
 80107b6:	f7fd fd54 	bl	800e262 <uxStreamBufferDistance>
 80107ba:	6278      	str	r0, [r7, #36]	@ 0x24

                        if( ulDistance == ulDataGot )
 80107bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80107be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80107c0:	429a      	cmp	r2, r3
 80107c2:	d126      	bne.n	8010812 <prvTCPPrepareSend+0x17c>
                        {
                            #if ( ipconfigHAS_DEBUG_PRINTF == 1 )
                            {
                                /* the order of volatile accesses is undefined
                                 *  so such workaround */
                                size_t uxHead = pxSocket->u.xTCP.txStream->uxHead;
 80107c4:	68fb      	ldr	r3, [r7, #12]
 80107c6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80107ca:	689b      	ldr	r3, [r3, #8]
 80107cc:	623b      	str	r3, [r7, #32]
                                size_t uxMid = pxSocket->u.xTCP.txStream->uxMid;
 80107ce:	68fb      	ldr	r3, [r7, #12]
 80107d0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80107d4:	685b      	ldr	r3, [r3, #4]
 80107d6:	61fb      	str	r3, [r7, #28]
                                size_t uxTail = pxSocket->u.xTCP.txStream->uxTail;
 80107d8:	68fb      	ldr	r3, [r7, #12]
 80107da:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80107de:	681b      	ldr	r3, [r3, #0]
 80107e0:	61bb      	str	r3, [r7, #24]
                            #endif /* if ( ipconfigHAS_DEBUG_PRINTF == 1 ) */

                            /* Although the socket sends a FIN, it will stay in
                             * ESTABLISHED until all current data has been received or
                             * delivered. */
                            pxProtocolHeaders->xTCPHeader.ucTCPFlags |= tcpTCP_FLAG_FIN;
 80107e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80107e4:	7b5b      	ldrb	r3, [r3, #13]
 80107e6:	f043 0301 	orr.w	r3, r3, #1
 80107ea:	b2da      	uxtb	r2, r3
 80107ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80107ee:	735a      	strb	r2, [r3, #13]
                            pxTCPWindow->tx.ulFINSequenceNumber = pxTCPWindow->ulOurSequenceNumber + ( uint32_t ) lDataLen;
 80107f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80107f6:	441a      	add	r2, r3
 80107f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107fa:	625a      	str	r2, [r3, #36]	@ 0x24
                            pxSocket->u.xTCP.bits.bFinSent = pdTRUE_UNSIGNED;
 80107fc:	68fa      	ldr	r2, [r7, #12]
 80107fe:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 8010802:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010806:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
 801080a:	e002      	b.n	8010812 <prvTCPPrepareSend+0x17c>
                        }
                    }
                }
                else
                {
                    lDataLen = -1;
 801080c:	f04f 33ff 	mov.w	r3, #4294967295
 8010810:	64fb      	str	r3, [r7, #76]	@ 0x4c
                }
            }
        }

        if( ( lDataLen >= 0 ) && ( pxSocket->u.xTCP.eTCPState == eESTABLISHED ) )
 8010812:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010814:	2b00      	cmp	r3, #0
 8010816:	db7e      	blt.n	8010916 <prvTCPPrepareSend+0x280>
 8010818:	68fb      	ldr	r3, [r7, #12]
 801081a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 801081e:	2b05      	cmp	r3, #5
 8010820:	d179      	bne.n	8010916 <prvTCPPrepareSend+0x280>
        {
            /* See if the socket owner wants to shutdown this connection. */
            if( ( pxSocket->u.xTCP.bits.bUserShutdown != pdFALSE_UNSIGNED ) &&
 8010822:	68fb      	ldr	r3, [r7, #12]
 8010824:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8010828:	f003 0320 	and.w	r3, r3, #32
 801082c:	b2db      	uxtb	r3, r3
 801082e:	2b00      	cmp	r3, #0
 8010830:	d029      	beq.n	8010886 <prvTCPPrepareSend+0x1f0>
                ( xTCPWindowTxDone( pxTCPWindow ) != pdFALSE ) )
 8010832:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010834:	f001 fa19 	bl	8011c6a <xTCPWindowTxDone>
 8010838:	4603      	mov	r3, r0
            if( ( pxSocket->u.xTCP.bits.bUserShutdown != pdFALSE_UNSIGNED ) &&
 801083a:	2b00      	cmp	r3, #0
 801083c:	d023      	beq.n	8010886 <prvTCPPrepareSend+0x1f0>
            {
                pxSocket->u.xTCP.bits.bUserShutdown = pdFALSE_UNSIGNED;
 801083e:	68fa      	ldr	r2, [r7, #12]
 8010840:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 8010844:	f023 0320 	bic.w	r3, r3, #32
 8010848:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
                pxProtocolHeaders->xTCPHeader.ucTCPFlags |= tcpTCP_FLAG_FIN;
 801084c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801084e:	7b5b      	ldrb	r3, [r3, #13]
 8010850:	f043 0301 	orr.w	r3, r3, #1
 8010854:	b2da      	uxtb	r2, r3
 8010856:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010858:	735a      	strb	r2, [r3, #13]
                pxSocket->u.xTCP.bits.bFinSent = pdTRUE_UNSIGNED;
 801085a:	68fa      	ldr	r2, [r7, #12]
 801085c:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 8010860:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010864:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
                pxSocket->u.xTCP.bits.bWinChange = pdTRUE_UNSIGNED;
 8010868:	68fa      	ldr	r2, [r7, #12]
 801086a:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 801086e:	f043 0301 	orr.w	r3, r3, #1
 8010872:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
                pxTCPWindow->tx.ulFINSequenceNumber = pxTCPWindow->tx.ulCurrentSequenceNumber;
 8010876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010878:	6a1a      	ldr	r2, [r3, #32]
 801087a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801087c:	625a      	str	r2, [r3, #36]	@ 0x24
                vTCPStateChange( pxSocket, eFIN_WAIT_1 );
 801087e:	2106      	movs	r1, #6
 8010880:	68f8      	ldr	r0, [r7, #12]
 8010882:	f7fd ffc5 	bl	800e810 <vTCPStateChange>
            }

            #if ( ipconfigTCP_KEEP_ALIVE != 0 )
            {
                if( pxSocket->u.xTCP.ucKeepRepCount > 3U ) /*_RB_ Magic number. */
 8010886:	68fb      	ldr	r3, [r7, #12]
 8010888:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801088c:	2b03      	cmp	r3, #3
 801088e:	d906      	bls.n	801089e <prvTCPPrepareSend+0x208>
                {
                    FreeRTOS_debug_printf( ( "keep-alive: giving up %xip:%u\n",
                                             ( unsigned ) pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4, /* IP address of remote machine. */
                                             pxSocket->u.xTCP.usRemotePort ) );                 /* Port on remote machine. */
                    vTCPStateChange( pxSocket, eCLOSE_WAIT );
 8010890:	2108      	movs	r1, #8
 8010892:	68f8      	ldr	r0, [r7, #12]
 8010894:	f7fd ffbc 	bl	800e810 <vTCPStateChange>
                    lDataLen = -1;
 8010898:	f04f 33ff 	mov.w	r3, #4294967295
 801089c:	64fb      	str	r3, [r7, #76]	@ 0x4c
                }

                if( ( lDataLen == 0 ) && ( pxSocket->u.xTCP.bits.bWinChange == pdFALSE_UNSIGNED ) )
 801089e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	d138      	bne.n	8010916 <prvTCPPrepareSend+0x280>
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 80108aa:	f003 0301 	and.w	r3, r3, #1
 80108ae:	b2db      	uxtb	r3, r3
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d130      	bne.n	8010916 <prvTCPPrepareSend+0x280>
                {
                    /* If there is no data to be sent, and no window-update message,
                     * we might want to send a keep-alive message. */
                    TickType_t xAge = xTaskGetTickCount() - pxSocket->u.xTCP.xLastAliveTime;
 80108b4:	f005 fe1c 	bl	80164f0 <xTaskGetTickCount>
 80108b8:	4602      	mov	r2, r0
 80108ba:	68fb      	ldr	r3, [r7, #12]
 80108bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80108c0:	1ad3      	subs	r3, r2, r3
 80108c2:	617b      	str	r3, [r7, #20]
                    TickType_t xMax;
                    xMax = ( ( TickType_t ) ipconfigTCP_KEEP_ALIVE_INTERVAL * ( TickType_t ) configTICK_RATE_HZ );
 80108c4:	f247 5330 	movw	r3, #30000	@ 0x7530
 80108c8:	643b      	str	r3, [r7, #64]	@ 0x40

                    if( pxSocket->u.xTCP.ucKeepRepCount != 0U )
 80108ca:	68fb      	ldr	r3, [r7, #12]
 80108cc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	d002      	beq.n	80108da <prvTCPPrepareSend+0x244>
                    {
                        xMax = 3U * configTICK_RATE_HZ;
 80108d4:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80108d8:	643b      	str	r3, [r7, #64]	@ 0x40
                    }

                    if( xAge > xMax )
 80108da:	697a      	ldr	r2, [r7, #20]
 80108dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80108de:	429a      	cmp	r2, r3
 80108e0:	d919      	bls.n	8010916 <prvTCPPrepareSend+0x280>
                    {
                        pxSocket->u.xTCP.xLastAliveTime = xTaskGetTickCount();
 80108e2:	f005 fe05 	bl	80164f0 <xTaskGetTickCount>
 80108e6:	4602      	mov	r2, r0
 80108e8:	68fb      	ldr	r3, [r7, #12]
 80108ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
                                                     ( unsigned ) pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4,
                                                     pxSocket->u.xTCP.usRemotePort,
                                                     pxSocket->u.xTCP.ucKeepRepCount ) );
                        }

                        pxSocket->u.xTCP.bits.bSendKeepAlive = pdTRUE_UNSIGNED;
 80108ee:	68fa      	ldr	r2, [r7, #12]
 80108f0:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 80108f4:	f043 0302 	orr.w	r3, r3, #2
 80108f8:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
                        pxSocket->u.xTCP.usTimeout = ( ( uint16_t ) pdMS_TO_TICKS( 2500U ) );
 80108fc:	68fb      	ldr	r3, [r7, #12]
 80108fe:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8010902:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
                        pxSocket->u.xTCP.ucKeepRepCount++;
 8010906:	68fb      	ldr	r3, [r7, #12]
 8010908:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801090c:	3301      	adds	r3, #1
 801090e:	b2da      	uxtb	r2, r3
 8010910:	68fb      	ldr	r3, [r7, #12]
 8010912:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
                }
            }
            #endif /* ipconfigTCP_KEEP_ALIVE */
        }

        if( lDataLen >= 0 )
 8010916:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010918:	2b00      	cmp	r3, #0
 801091a:	db3e      	blt.n	801099a <prvTCPPrepareSend+0x304>
        {
            /* Anything to send, a change of the advertised window size, or maybe send a
             * keep-alive message? */
            if( ( lDataLen > 0 ) ||
 801091c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801091e:	2b00      	cmp	r3, #0
 8010920:	dc0f      	bgt.n	8010942 <prvTCPPrepareSend+0x2ac>
                ( pxSocket->u.xTCP.bits.bWinChange != pdFALSE_UNSIGNED ) ||
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 8010928:	f003 0301 	and.w	r3, r3, #1
 801092c:	b2db      	uxtb	r3, r3
            if( ( lDataLen > 0 ) ||
 801092e:	2b00      	cmp	r3, #0
 8010930:	d107      	bne.n	8010942 <prvTCPPrepareSend+0x2ac>
                ( pxSocket->u.xTCP.bits.bSendKeepAlive != pdFALSE_UNSIGNED ) )
 8010932:	68fb      	ldr	r3, [r7, #12]
 8010934:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 8010938:	f003 0302 	and.w	r3, r3, #2
 801093c:	b2db      	uxtb	r3, r3
                ( pxSocket->u.xTCP.bits.bWinChange != pdFALSE_UNSIGNED ) ||
 801093e:	2b00      	cmp	r3, #0
 8010940:	d02b      	beq.n	801099a <prvTCPPrepareSend+0x304>
            {
                pxProtocolHeaders->xTCPHeader.ucTCPFlags &= ( ( uint8_t ) ~tcpTCP_FLAG_PSH );
 8010942:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010944:	7b5b      	ldrb	r3, [r3, #13]
 8010946:	f023 0308 	bic.w	r3, r3, #8
 801094a:	b2da      	uxtb	r2, r3
 801094c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801094e:	735a      	strb	r2, [r3, #13]
                pxProtocolHeaders->xTCPHeader.ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 ); /*_RB_ "2" needs comment. */
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	b2db      	uxtb	r3, r3
 8010954:	3314      	adds	r3, #20
 8010956:	b2db      	uxtb	r3, r3
 8010958:	009b      	lsls	r3, r3, #2
 801095a:	b2da      	uxtb	r2, r3
 801095c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801095e:	731a      	strb	r2, [r3, #12]

                pxProtocolHeaders->xTCPHeader.ucTCPFlags |= ( uint8_t ) tcpTCP_FLAG_ACK;
 8010960:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010962:	7b5b      	ldrb	r3, [r3, #13]
 8010964:	f043 0310 	orr.w	r3, r3, #16
 8010968:	b2da      	uxtb	r2, r3
 801096a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801096c:	735a      	strb	r2, [r3, #13]

                if( lDataLen != 0L )
 801096e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010970:	2b00      	cmp	r3, #0
 8010972:	d006      	beq.n	8010982 <prvTCPPrepareSend+0x2ec>
                {
                    pxProtocolHeaders->xTCPHeader.ucTCPFlags |= ( uint8_t ) tcpTCP_FLAG_PSH;
 8010974:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010976:	7b5b      	ldrb	r3, [r3, #13]
 8010978:	f043 0308 	orr.w	r3, r3, #8
 801097c:	b2da      	uxtb	r2, r3
 801097e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010980:	735a      	strb	r2, [r3, #13]
                }

                uxIntermediateResult = uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 8010982:	68f8      	ldr	r0, [r7, #12]
 8010984:	f7fa f9e8 	bl	800ad58 <uxIPHeaderSizeSocket>
 8010988:	4602      	mov	r2, r0
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	4413      	add	r3, r2
 801098e:	3314      	adds	r3, #20
 8010990:	63fb      	str	r3, [r7, #60]	@ 0x3c
                lDataLen += ( int32_t ) uxIntermediateResult;
 8010992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010994:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010996:	4413      	add	r3, r2
 8010998:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }

        return lDataLen;
 801099a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    }
 801099c:	4618      	mov	r0, r3
 801099e:	3750      	adds	r7, #80	@ 0x50
 80109a0:	46bd      	mov	sp, r7
 80109a2:	bd80      	pop	{r7, pc}

080109a4 <prvTCPAddTxData>:
 *        this data to the windowing system to it can be transmitted.
 *
 * @param[in] pxSocket The socket owning the connection.
 */
    void prvTCPAddTxData( FreeRTOS_Socket_t * pxSocket )
    {
 80109a4:	b580      	push	{r7, lr}
 80109a6:	b084      	sub	sp, #16
 80109a8:	af00      	add	r7, sp, #0
 80109aa:	6078      	str	r0, [r7, #4]
         * the sliding window.
         *
         * uxStreamBufferMidSpace() returns the distance between rxHead and rxMid.  It
         * contains new Tx data which has not been passed to the sliding window yet.
         * The oldest data not-yet-confirmed can be found at rxTail. */
        lLength = ( int32_t ) uxStreamBufferMidSpace( pxSocket->u.xTCP.txStream );
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80109b2:	4618      	mov	r0, r3
 80109b4:	f7fd fca6 	bl	800e304 <uxStreamBufferMidSpace>
 80109b8:	4603      	mov	r3, r0
 80109ba:	60fb      	str	r3, [r7, #12]

        if( lLength > 0 )
 80109bc:	68fb      	ldr	r3, [r7, #12]
 80109be:	2b00      	cmp	r3, #0
 80109c0:	dd1a      	ble.n	80109f8 <prvTCPAddTxData+0x54>
             * window manager, so it can start transmitting them.
             *
             * Hand over the new data to the sliding window handler.  It will be
             * split-up in chunks of 1460 bytes each (or less, depending on
             * ipconfigTCP_MSS). */
            lCount = lTCPWindowTxAdd( &pxSocket->u.xTCP.xTCPWindow,
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 80109c8:	68f9      	ldr	r1, [r7, #12]
                                      ( uint32_t ) lLength,
                                      ( int32_t ) pxSocket->u.xTCP.txStream->uxMid,
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80109d0:	685b      	ldr	r3, [r3, #4]
            lCount = lTCPWindowTxAdd( &pxSocket->u.xTCP.xTCPWindow,
 80109d2:	461a      	mov	r2, r3
                                      ( int32_t ) pxSocket->u.xTCP.txStream->LENGTH );
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80109da:	691b      	ldr	r3, [r3, #16]
            lCount = lTCPWindowTxAdd( &pxSocket->u.xTCP.xTCPWindow,
 80109dc:	f001 f8bd 	bl	8011b5a <lTCPWindowTxAdd>
 80109e0:	60b8      	str	r0, [r7, #8]

            /* Move the rxMid pointer forward up to rxHead. */
            if( lCount > 0 )
 80109e2:	68bb      	ldr	r3, [r7, #8]
 80109e4:	2b00      	cmp	r3, #0
 80109e6:	dd07      	ble.n	80109f8 <prvTCPAddTxData+0x54>
            {
                vStreamBufferMoveMid( pxSocket->u.xTCP.txStream, ( size_t ) lCount );
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80109ee:	68ba      	ldr	r2, [r7, #8]
 80109f0:	4611      	mov	r1, r2
 80109f2:	4618      	mov	r0, r3
 80109f4:	f7fd fcad 	bl	800e352 <vStreamBufferMoveMid>
            }
        }
    }
 80109f8:	bf00      	nop
 80109fa:	3710      	adds	r7, #16
 80109fc:	46bd      	mov	sp, r7
 80109fe:	bd80      	pop	{r7, pc}

08010a00 <prvSetOptions>:
 *
 * @return Length of the TCP options after they are set.
 */
    UBaseType_t prvSetOptions( FreeRTOS_Socket_t * pxSocket,
                               const NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 8010a00:	b590      	push	{r4, r7, lr}
 8010a02:	b089      	sub	sp, #36	@ 0x24
 8010a04:	af00      	add	r7, sp, #0
 8010a06:	6078      	str	r0, [r7, #4]
 8010a08:	6039      	str	r1, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                  &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer ) ] ) );
 8010a0a:	683b      	ldr	r3, [r7, #0]
 8010a0c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8010a0e:	6838      	ldr	r0, [r7, #0]
 8010a10:	f7fa f988 	bl	800ad24 <uxIPHeaderSizePacket>
 8010a14:	4603      	mov	r3, r0
 8010a16:	330e      	adds	r3, #14
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 8010a18:	4423      	add	r3, r4
 8010a1a:	61bb      	str	r3, [r7, #24]
        TCPHeader_t * pxTCPHeader = &pxProtocolHeaders->xTCPHeader;
 8010a1c:	69bb      	ldr	r3, [r7, #24]
 8010a1e:	617b      	str	r3, [r7, #20]
        const TCPWindow_t * pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8010a26:	613b      	str	r3, [r7, #16]
        UBaseType_t uxOptionsLength = pxTCPWindow->ucOptionLength;
 8010a28:	693b      	ldr	r3, [r7, #16]
 8010a2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010a2e:	61fb      	str	r3, [r7, #28]
        #if ( ipconfigUSE_TCP_WIN == 1 )
            /* memcpy() helper variables for MISRA Rule 21.15 compliance*/
            const void * pvCopySource;
            void * pvCopyDest;

            if( uxOptionsLength != 0U )
 8010a30:	69fb      	ldr	r3, [r7, #28]
 8010a32:	2b00      	cmp	r3, #0
 8010a34:	d013      	beq.n	8010a5e <prvSetOptions+0x5e>
                /*
                 * Use helper variables for memcpy() source & dest to remain
                 * compliant with MISRA Rule 21.15.  These should be
                 * optimized away.
                 */
                pvCopySource = pxTCPWindow->ulOptionsData;
 8010a36:	693b      	ldr	r3, [r7, #16]
 8010a38:	3380      	adds	r3, #128	@ 0x80
 8010a3a:	60fb      	str	r3, [r7, #12]
                pvCopyDest = pxTCPHeader->ucOptdata;
 8010a3c:	697b      	ldr	r3, [r7, #20]
 8010a3e:	3314      	adds	r3, #20
 8010a40:	60bb      	str	r3, [r7, #8]
                ( void ) memcpy( pvCopyDest, pvCopySource, ( size_t ) uxOptionsLength );
 8010a42:	69fa      	ldr	r2, [r7, #28]
 8010a44:	68f9      	ldr	r1, [r7, #12]
 8010a46:	68b8      	ldr	r0, [r7, #8]
 8010a48:	f008 f8c7 	bl	8018bda <memcpy>

                /* The header length divided by 4, goes into the higher nibble,
                 * effectively a shift-left 2. */
                pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 8010a4c:	69fb      	ldr	r3, [r7, #28]
 8010a4e:	b2db      	uxtb	r3, r3
 8010a50:	3314      	adds	r3, #20
 8010a52:	b2db      	uxtb	r3, r3
 8010a54:	009b      	lsls	r3, r3, #2
 8010a56:	b2da      	uxtb	r2, r3
 8010a58:	697b      	ldr	r3, [r7, #20]
 8010a5a:	731a      	strb	r2, [r3, #12]
 8010a5c:	e031      	b.n	8010ac2 <prvSetOptions+0xc2>
            }
            else
        #endif /* ipconfigUSE_TCP_WIN */

        if( ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) && ( pxSocket->u.xTCP.bits.bMssChange != pdFALSE_UNSIGNED ) )
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8010a64:	2b04      	cmp	r3, #4
 8010a66:	d92c      	bls.n	8010ac2 <prvSetOptions+0xc2>
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8010a6e:	f003 0301 	and.w	r3, r3, #1
 8010a72:	b2db      	uxtb	r3, r3
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d024      	beq.n	8010ac2 <prvSetOptions+0xc2>
        {
            /* TCP options must be sent because the MSS has changed. */
            pxSocket->u.xTCP.bits.bMssChange = pdFALSE_UNSIGNED;
 8010a78:	687a      	ldr	r2, [r7, #4]
 8010a7a:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 8010a7e:	f023 0301 	bic.w	r3, r3, #1
 8010a82:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
            if( xTCPWindowLoggingLevel >= 0 )
            {
                FreeRTOS_debug_printf( ( "MSS: sending %u\n", pxSocket->u.xTCP.usMSS ) );
            }

            pxTCPHeader->ucOptdata[ 0 ] = tcpTCP_OPT_MSS;
 8010a86:	697b      	ldr	r3, [r7, #20]
 8010a88:	2202      	movs	r2, #2
 8010a8a:	751a      	strb	r2, [r3, #20]
            pxTCPHeader->ucOptdata[ 1 ] = tcpTCP_OPT_MSS_LEN;
 8010a8c:	697b      	ldr	r3, [r7, #20]
 8010a8e:	2204      	movs	r2, #4
 8010a90:	755a      	strb	r2, [r3, #21]
            pxTCPHeader->ucOptdata[ 2 ] = ( uint8_t ) ( ( pxSocket->u.xTCP.usMSS ) >> 8 );
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 8010a98:	0a1b      	lsrs	r3, r3, #8
 8010a9a:	b29b      	uxth	r3, r3
 8010a9c:	b2da      	uxtb	r2, r3
 8010a9e:	697b      	ldr	r3, [r7, #20]
 8010aa0:	759a      	strb	r2, [r3, #22]
            pxTCPHeader->ucOptdata[ 3 ] = ( uint8_t ) ( ( pxSocket->u.xTCP.usMSS ) & 0xffU );
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 8010aa8:	b2da      	uxtb	r2, r3
 8010aaa:	697b      	ldr	r3, [r7, #20]
 8010aac:	75da      	strb	r2, [r3, #23]
            uxOptionsLength = 4U;
 8010aae:	2304      	movs	r3, #4
 8010ab0:	61fb      	str	r3, [r7, #28]
            pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 8010ab2:	69fb      	ldr	r3, [r7, #28]
 8010ab4:	b2db      	uxtb	r3, r3
 8010ab6:	3314      	adds	r3, #20
 8010ab8:	b2db      	uxtb	r3, r3
 8010aba:	009b      	lsls	r3, r3, #2
 8010abc:	b2da      	uxtb	r2, r3
 8010abe:	697b      	ldr	r3, [r7, #20]
 8010ac0:	731a      	strb	r2, [r3, #12]
        else
        {
            /* Nothing. */
        }

        return uxOptionsLength;
 8010ac2:	69fb      	ldr	r3, [r7, #28]
    }
 8010ac4:	4618      	mov	r0, r3
 8010ac6:	3724      	adds	r7, #36	@ 0x24
 8010ac8:	46bd      	mov	sp, r7
 8010aca:	bd90      	pop	{r4, r7, pc}

08010acc <prvSendData>:
 */
    BaseType_t prvSendData( FreeRTOS_Socket_t * pxSocket,
                            NetworkBufferDescriptor_t ** ppxNetworkBuffer,
                            uint32_t ulReceiveLength,
                            BaseType_t xByteCount )
    {
 8010acc:	b590      	push	{r4, r7, lr}
 8010ace:	b08f      	sub	sp, #60	@ 0x3c
 8010ad0:	af00      	add	r7, sp, #0
 8010ad2:	60f8      	str	r0, [r7, #12]
 8010ad4:	60b9      	str	r1, [r7, #8]
 8010ad6:	607a      	str	r2, [r7, #4]
 8010ad8:	603b      	str	r3, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                        &( ( *ppxNetworkBuffer )->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( *ppxNetworkBuffer ) ] ) );
 8010ada:	68bb      	ldr	r3, [r7, #8]
 8010adc:	681b      	ldr	r3, [r3, #0]
 8010ade:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8010ae0:	68bb      	ldr	r3, [r7, #8]
 8010ae2:	681b      	ldr	r3, [r3, #0]
 8010ae4:	4618      	mov	r0, r3
 8010ae6:	f7fa f91d 	bl	800ad24 <uxIPHeaderSizePacket>
 8010aea:	4603      	mov	r3, r0
 8010aec:	330e      	adds	r3, #14
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 8010aee:	4423      	add	r3, r4
 8010af0:	633b      	str	r3, [r7, #48]	@ 0x30
        const TCPHeader_t * pxTCPHeader = &pxProtocolHeaders->xTCPHeader;
 8010af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        const TCPWindow_t * pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 8010af6:	68fb      	ldr	r3, [r7, #12]
 8010af8:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8010afc:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* Find out what window size we may advertised. */
        int32_t lRxSpace;
        BaseType_t xSendLength = xByteCount;
 8010afe:	683b      	ldr	r3, [r7, #0]
 8010b00:	637b      	str	r3, [r7, #52]	@ 0x34
        uint32_t ulRxBufferSpace;

        #if ( ipconfigUSE_TCP_WIN == 1 )
            /* Two steps to please MISRA. */
            size_t uxSize = uxIPHeaderSizePacket( *ppxNetworkBuffer ) + ipSIZE_OF_TCP_HEADER;
 8010b02:	68bb      	ldr	r3, [r7, #8]
 8010b04:	681b      	ldr	r3, [r3, #0]
 8010b06:	4618      	mov	r0, r3
 8010b08:	f7fa f90c 	bl	800ad24 <uxIPHeaderSizePacket>
 8010b0c:	4603      	mov	r3, r0
 8010b0e:	3314      	adds	r3, #20
 8010b10:	627b      	str	r3, [r7, #36]	@ 0x24
            BaseType_t xSizeWithoutData = ( BaseType_t ) uxSize;
 8010b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b14:	623b      	str	r3, [r7, #32]
            int32_t lMinLength;
        #endif

        /* Set the time-out field, so that we'll be called by the IP-task in case no
         * next message will be received. */
        ulRxBufferSpace = pxSocket->u.xTCP.ulHighestRxAllowed - pxTCPWindow->rx.ulCurrentSequenceNumber;
 8010b16:	68fb      	ldr	r3, [r7, #12]
 8010b18:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8010b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b1c:	691b      	ldr	r3, [r3, #16]
 8010b1e:	1ad3      	subs	r3, r2, r3
 8010b20:	61fb      	str	r3, [r7, #28]
        lRxSpace = ( int32_t ) ulRxBufferSpace;
 8010b22:	69fb      	ldr	r3, [r7, #28]
 8010b24:	61bb      	str	r3, [r7, #24]

        #if ipconfigUSE_TCP_WIN == 1
        {
            /* An ACK may be delayed if the peer has space for at least 2 x MSS. */
            lMinLength = ( ( int32_t ) 2 ) * ( ( int32_t ) pxSocket->u.xTCP.usMSS );
 8010b26:	68fb      	ldr	r3, [r7, #12]
 8010b28:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 8010b2c:	005b      	lsls	r3, r3, #1
 8010b2e:	617b      	str	r3, [r7, #20]

            /* In case we're receiving data continuously, we might postpone sending
             * an ACK to gain performance. */
            /* lint e9007 is OK because 'uxIPHeaderSizeSocket()' has no side-effects. */
            if( ( ulReceiveLength > 0U ) &&                               /* Data was sent to this socket. */
 8010b30:	687b      	ldr	r3, [r7, #4]
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d04f      	beq.n	8010bd6 <prvSendData+0x10a>
 8010b36:	69ba      	ldr	r2, [r7, #24]
 8010b38:	697b      	ldr	r3, [r7, #20]
 8010b3a:	429a      	cmp	r2, r3
 8010b3c:	db4b      	blt.n	8010bd6 <prvSendData+0x10a>
                ( lRxSpace >= lMinLength ) &&                             /* There is Rx space for more data. */
                ( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED ) && /* Not in a closure phase. */
 8010b3e:	68fb      	ldr	r3, [r7, #12]
 8010b40:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 8010b44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010b48:	b2db      	uxtb	r3, r3
                ( lRxSpace >= lMinLength ) &&                             /* There is Rx space for more data. */
 8010b4a:	2b00      	cmp	r3, #0
 8010b4c:	d143      	bne.n	8010bd6 <prvSendData+0x10a>
                ( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED ) && /* Not in a closure phase. */
 8010b4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010b50:	6a3b      	ldr	r3, [r7, #32]
 8010b52:	429a      	cmp	r2, r3
 8010b54:	d13f      	bne.n	8010bd6 <prvSendData+0x10a>
                ( xSendLength == xSizeWithoutData ) &&                    /* No Tx data or options to be sent. */
                ( pxSocket->u.xTCP.eTCPState == eESTABLISHED ) &&         /* Connection established. */
 8010b56:	68fb      	ldr	r3, [r7, #12]
 8010b58:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
                ( xSendLength == xSizeWithoutData ) &&                    /* No Tx data or options to be sent. */
 8010b5c:	2b05      	cmp	r3, #5
 8010b5e:	d13a      	bne.n	8010bd6 <prvSendData+0x10a>
                ( pxTCPHeader->ucTCPFlags == tcpTCP_FLAG_ACK ) )          /* There are no other flags than an ACK. */
 8010b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b62:	7b5b      	ldrb	r3, [r3, #13]
                ( pxSocket->u.xTCP.eTCPState == eESTABLISHED ) &&         /* Connection established. */
 8010b64:	2b10      	cmp	r3, #16
 8010b66:	d136      	bne.n	8010bd6 <prvSendData+0x10a>
            {
                uint32_t ulCurMSS = ( uint32_t ) pxSocket->u.xTCP.usMSS;
 8010b68:	68fb      	ldr	r3, [r7, #12]
 8010b6a:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 8010b6e:	613b      	str	r3, [r7, #16]

                if( pxSocket->u.xTCP.pxAckMessage != *ppxNetworkBuffer )
 8010b70:	68fb      	ldr	r3, [r7, #12]
 8010b72:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 8010b76:	68bb      	ldr	r3, [r7, #8]
 8010b78:	681b      	ldr	r3, [r3, #0]
 8010b7a:	429a      	cmp	r2, r3
 8010b7c:	d00f      	beq.n	8010b9e <prvSendData+0xd2>
                {
                    /* There was still a delayed in queue, delete it. */
                    if( pxSocket->u.xTCP.pxAckMessage != NULL )
 8010b7e:	68fb      	ldr	r3, [r7, #12]
 8010b80:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d005      	beq.n	8010b94 <prvSendData+0xc8>
                    {
                        vReleaseNetworkBufferAndDescriptor( pxSocket->u.xTCP.pxAckMessage );
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8010b8e:	4618      	mov	r0, r3
 8010b90:	f001 ff0c 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
                    }

                    pxSocket->u.xTCP.pxAckMessage = *ppxNetworkBuffer;
 8010b94:	68bb      	ldr	r3, [r7, #8]
 8010b96:	681a      	ldr	r2, [r3, #0]
 8010b98:	68fb      	ldr	r3, [r7, #12]
 8010b9a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
                }

                if( ulReceiveLength < ulCurMSS ) /* Received a small message. */
 8010b9e:	687a      	ldr	r2, [r7, #4]
 8010ba0:	693b      	ldr	r3, [r7, #16]
 8010ba2:	429a      	cmp	r2, r3
 8010ba4:	d204      	bcs.n	8010bb0 <prvSendData+0xe4>
                {
                    pxSocket->u.xTCP.usTimeout = ( uint16_t ) tcpDELAYED_ACK_SHORT_DELAY_MS;
 8010ba6:	68fb      	ldr	r3, [r7, #12]
 8010ba8:	2202      	movs	r2, #2
 8010baa:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
 8010bae:	e00c      	b.n	8010bca <prvSendData+0xfe>
                else
                {
                    /* Normally a delayed ACK should wait 200 ms for a next incoming
                     * packet.  Only wait 20 ms here to gain performance.  A slow ACK
                     * for full-size message. */
                    pxSocket->u.xTCP.usTimeout = ( uint16_t ) pdMS_TO_TICKS( tcpDELAYED_ACK_LONGER_DELAY_MS );
 8010bb0:	68fb      	ldr	r3, [r7, #12]
 8010bb2:	2214      	movs	r2, #20
 8010bb4:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74

                    if( pxSocket->u.xTCP.usTimeout < 1U ) /* LCOV_EXCL_BR_LINE, the second branch will never be hit */
 8010bb8:	68fb      	ldr	r3, [r7, #12]
 8010bba:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d103      	bne.n	8010bca <prvSendData+0xfe>
                    {
                        pxSocket->u.xTCP.usTimeout = 1U;  /* LCOV_EXCL_LINE, this line will not be reached */
 8010bc2:	68fb      	ldr	r3, [r7, #12]
 8010bc4:	2201      	movs	r2, #1
 8010bc6:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
                                             ( unsigned ) xSendLength,
                                             pxSocket->u.xTCP.usTimeout,
                                             ( int ) lRxSpace ) );
                }

                *ppxNetworkBuffer = NULL;
 8010bca:	68bb      	ldr	r3, [r7, #8]
 8010bcc:	2200      	movs	r2, #0
 8010bce:	601a      	str	r2, [r3, #0]
                xSendLength = 0;
 8010bd0:	2300      	movs	r3, #0
 8010bd2:	637b      	str	r3, [r7, #52]	@ 0x34
            {
 8010bd4:	e015      	b.n	8010c02 <prvSendData+0x136>
            }
            else if( pxSocket->u.xTCP.pxAckMessage != NULL )
 8010bd6:	68fb      	ldr	r3, [r7, #12]
 8010bd8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	d010      	beq.n	8010c02 <prvSendData+0x136>
            {
                /* As an ACK is not being delayed, remove any earlier delayed ACK
                 * message. */
                if( pxSocket->u.xTCP.pxAckMessage != *ppxNetworkBuffer )
 8010be0:	68fb      	ldr	r3, [r7, #12]
 8010be2:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 8010be6:	68bb      	ldr	r3, [r7, #8]
 8010be8:	681b      	ldr	r3, [r3, #0]
 8010bea:	429a      	cmp	r2, r3
 8010bec:	d005      	beq.n	8010bfa <prvSendData+0x12e>
                {
                    vReleaseNetworkBufferAndDescriptor( pxSocket->u.xTCP.pxAckMessage );
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8010bf4:	4618      	mov	r0, r3
 8010bf6:	f001 fed9 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
                }

                pxSocket->u.xTCP.pxAckMessage = NULL;
 8010bfa:	68fb      	ldr	r3, [r7, #12]
 8010bfc:	2200      	movs	r2, #0
 8010bfe:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
            ( void ) pxTCPHeader;
            ( void ) lRxSpace;
        }
        #endif /* ipconfigUSE_TCP_WIN */

        if( xSendLength != 0 )
 8010c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c04:	2b00      	cmp	r3, #0
 8010c06:	d009      	beq.n	8010c1c <prvSendData+0x150>
                                         ( unsigned ) xSendLength ) );
            }

            /* Set the parameter 'xReleaseAfterSend' to the value of
             * ipconfigZERO_COPY_TX_DRIVER. */
            prvTCPReturnPacket( pxSocket, *ppxNetworkBuffer, ( uint32_t ) xSendLength, ipconfigZERO_COPY_TX_DRIVER );
 8010c08:	68bb      	ldr	r3, [r7, #8]
 8010c0a:	6819      	ldr	r1, [r3, #0]
 8010c0c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010c0e:	2301      	movs	r3, #1
 8010c10:	68f8      	ldr	r0, [r7, #12]
 8010c12:	f7ff fae0 	bl	80101d6 <prvTCPReturnPacket>
            #if ( ipconfigZERO_COPY_TX_DRIVER != 0 )
            {
                /* The driver has taken ownership of the Network Buffer. */
                *ppxNetworkBuffer = NULL;
 8010c16:	68bb      	ldr	r3, [r7, #8]
 8010c18:	2200      	movs	r2, #0
 8010c1a:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        return xSendLength;
 8010c1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    }
 8010c1e:	4618      	mov	r0, r3
 8010c20:	373c      	adds	r7, #60	@ 0x3c
 8010c22:	46bd      	mov	sp, r7
 8010c24:	bd90      	pop	{r4, r7, pc}

08010c26 <prvTCPSendSpecialPacketHelper>:
 *
 * @return pdFAIL always indicating that the packet was not consumed.
 */
    BaseType_t prvTCPSendSpecialPacketHelper( NetworkBufferDescriptor_t * pxNetworkBuffer,
                                              uint8_t ucTCPFlags )
    {
 8010c26:	b480      	push	{r7}
 8010c28:	b085      	sub	sp, #20
 8010c2a:	af00      	add	r7, sp, #0
 8010c2c:	6078      	str	r0, [r7, #4]
 8010c2e:	460b      	mov	r3, r1
 8010c30:	70fb      	strb	r3, [r7, #3]
        BaseType_t xReturn = pdTRUE;
 8010c32:	2301      	movs	r3, #1
 8010c34:	60fb      	str	r3, [r7, #12]
            }
        }
        #endif /* !ipconfigIGNORE_UNKNOWN_PACKETS */

        /* The packet was not consumed. */
        return xReturn;
 8010c36:	68fb      	ldr	r3, [r7, #12]
    }
 8010c38:	4618      	mov	r0, r3
 8010c3a:	3714      	adds	r7, #20
 8010c3c:	46bd      	mov	sp, r7
 8010c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c42:	4770      	bx	lr

08010c44 <prvTCPSendChallengeAck>:
 * @return Returns the value back from #prvTCPSendSpecialPacketHelper.
 */
    BaseType_t prvTCPSendChallengeAck( NetworkBufferDescriptor_t * pxNetworkBuffer,
                                       uint32_t ulCurrentSequenceNumber,
                                       uint32_t ulOurSequenceNumber )
    {
 8010c44:	b590      	push	{r4, r7, lr}
 8010c46:	b087      	sub	sp, #28
 8010c48:	af00      	add	r7, sp, #0
 8010c4a:	60f8      	str	r0, [r7, #12]
 8010c4c:	60b9      	str	r1, [r7, #8]
 8010c4e:	607a      	str	r2, [r7, #4]
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                  &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer ) ] ) );
 8010c50:	68fb      	ldr	r3, [r7, #12]
 8010c52:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8010c54:	68f8      	ldr	r0, [r7, #12]
 8010c56:	f7fa f865 	bl	800ad24 <uxIPHeaderSizePacket>
 8010c5a:	4603      	mov	r3, r0
 8010c5c:	330e      	adds	r3, #14
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 8010c5e:	4423      	add	r3, r4
 8010c60:	617b      	str	r3, [r7, #20]
         *  <ACK=RCV.NXT>
         *
         * The prvTCPSendSpecialPacketHelper function uses the sequence number of the packet as the
         * ACK number and the ACK number as the sequence number, therefore the values are set swapped
         * here to match the RFC. */
        pxProtocolHeaders->xTCPHeader.ulSequenceNumber = FreeRTOS_htonl( ulCurrentSequenceNumber );
 8010c62:	697b      	ldr	r3, [r7, #20]
 8010c64:	68ba      	ldr	r2, [r7, #8]
 8010c66:	605a      	str	r2, [r3, #4]
        pxProtocolHeaders->xTCPHeader.ulAckNr = FreeRTOS_htonl( ulOurSequenceNumber );
 8010c68:	697b      	ldr	r3, [r7, #20]
 8010c6a:	687a      	ldr	r2, [r7, #4]
 8010c6c:	609a      	str	r2, [r3, #8]

        return prvTCPSendSpecialPacketHelper( pxNetworkBuffer, tcpTCP_FLAG_ACK );
 8010c6e:	2110      	movs	r1, #16
 8010c70:	68f8      	ldr	r0, [r7, #12]
 8010c72:	f7ff ffd8 	bl	8010c26 <prvTCPSendSpecialPacketHelper>
 8010c76:	4603      	mov	r3, r0
    }
 8010c78:	4618      	mov	r0, r3
 8010c7a:	371c      	adds	r7, #28
 8010c7c:	46bd      	mov	sp, r7
 8010c7e:	bd90      	pop	{r4, r7, pc}

08010c80 <prvTCPSendReset>:
 * @param[in] pxNetworkBuffer The network buffer descriptor with the packet.
 *
 * @return Returns the value back from #prvTCPSendSpecialPacketHelper.
 */
    BaseType_t prvTCPSendReset( NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 8010c80:	b580      	push	{r7, lr}
 8010c82:	b082      	sub	sp, #8
 8010c84:	af00      	add	r7, sp, #0
 8010c86:	6078      	str	r0, [r7, #4]
        return prvTCPSendSpecialPacketHelper( pxNetworkBuffer,
 8010c88:	2114      	movs	r1, #20
 8010c8a:	6878      	ldr	r0, [r7, #4]
 8010c8c:	f7ff ffcb 	bl	8010c26 <prvTCPSendSpecialPacketHelper>
 8010c90:	4603      	mov	r3, r0
                                              ( uint8_t ) tcpTCP_FLAG_ACK | ( uint8_t ) tcpTCP_FLAG_RST );
    }
 8010c92:	4618      	mov	r0, r3
 8010c94:	3708      	adds	r7, #8
 8010c96:	46bd      	mov	sp, r7
 8010c98:	bd80      	pop	{r7, pc}
	...

08010c9c <prvTCPReturnPacket_IPV4>:
 */
void prvTCPReturnPacket_IPV4( FreeRTOS_Socket_t * pxSocket,
                              NetworkBufferDescriptor_t * pxDescriptor,
                              uint32_t ulLen,
                              BaseType_t xReleaseAfterSend )
{
 8010c9c:	b580      	push	{r7, lr}
 8010c9e:	b0a8      	sub	sp, #160	@ 0xa0
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	60f8      	str	r0, [r7, #12]
 8010ca4:	60b9      	str	r1, [r7, #8]
 8010ca6:	607a      	str	r2, [r7, #4]
 8010ca8:	603b      	str	r3, [r7, #0]
    TCPPacket_t * pxTCPPacket = NULL;
 8010caa:	2300      	movs	r3, #0
 8010cac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    ProtocolHeaders_t * pxProtocolHeaders = NULL;
 8010cb0:	2300      	movs	r3, #0
 8010cb2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    IPHeader_t * pxIPHeader = NULL;
 8010cb6:	2300      	movs	r3, #0
 8010cb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    BaseType_t xDoRelease = xReleaseAfterSend;
 8010cbc:	683b      	ldr	r3, [r7, #0]
 8010cbe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    EthernetHeader_t * pxEthernetHeader = NULL;
 8010cc2:	2300      	movs	r3, #0
 8010cc4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    NetworkBufferDescriptor_t * pxNetworkBuffer = pxDescriptor;
 8010cc8:	68bb      	ldr	r3, [r7, #8]
 8010cca:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    NetworkBufferDescriptor_t xTempBuffer;
    /* memcpy() helper variables for MISRA Rule 21.15 compliance*/
    MACAddress_t xMACAddress;
    const void * pvCopySource = NULL;
 8010cce:	2300      	movs	r3, #0
 8010cd0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    void * pvCopyDest = NULL;
 8010cd4:	2300      	movs	r3, #0
 8010cd6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    const size_t uxIPHeaderSize = ipSIZE_OF_IPv4_HEADER;
 8010cd8:	2314      	movs	r3, #20
 8010cda:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint32_t ulDestinationIPAddress;
    eResolutionLookupResult_t eResult;
    NetworkEndPoint_t * pxEndPoint = NULL;
 8010cdc:	2300      	movs	r3, #0
 8010cde:	617b      	str	r3, [r7, #20]

    do
    {
        /* For sending, a pseudo network buffer will be used, as explained above. */

        if( pxNetworkBuffer == NULL )
 8010ce0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d117      	bne.n	8010d18 <prvTCPReturnPacket_IPV4+0x7c>
        {
            pxNetworkBuffer = &xTempBuffer;
 8010ce8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010cec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

            ( void ) memset( &xTempBuffer, 0, sizeof( xTempBuffer ) );
 8010cf0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010cf4:	2238      	movs	r2, #56	@ 0x38
 8010cf6:	2100      	movs	r1, #0
 8010cf8:	4618      	mov	r0, r3
 8010cfa:	f007 fe93 	bl	8018a24 <memset>
            #if ( ipconfigUSE_LINKED_RX_MESSAGES != 0 )
            {
                pxNetworkBuffer->pxNextBuffer = NULL;
            }
            #endif
            pxNetworkBuffer->pucEthernetBuffer = pxSocket->u.xTCP.xPacket.u.ucLastPacket;
 8010cfe:	68fb      	ldr	r3, [r7, #12]
 8010d00:	f103 02ae 	add.w	r2, r3, #174	@ 0xae
 8010d04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010d08:	625a      	str	r2, [r3, #36]	@ 0x24
            pxNetworkBuffer->xDataLength = sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket );
 8010d0a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010d0e:	225a      	movs	r2, #90	@ 0x5a
 8010d10:	629a      	str	r2, [r3, #40]	@ 0x28
            xDoRelease = pdFALSE;
 8010d12:	2300      	movs	r3, #0
 8010d14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        #if ( ipconfigZERO_COPY_TX_DRIVER != 0 )
        {
            if( xDoRelease == pdFALSE )
 8010d18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d110      	bne.n	8010d42 <prvTCPReturnPacket_IPV4+0xa6>
            {
                /* A zero-copy network driver wants to pass the packet buffer
                 * to DMA, so a new buffer must be created. */
                pxNetworkBuffer = pxDuplicateNetworkBufferWithDescriptor( pxNetworkBuffer, ( size_t ) pxNetworkBuffer->xDataLength );
 8010d20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d26:	4619      	mov	r1, r3
 8010d28:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8010d2c:	f7fa faf0 	bl	800b310 <pxDuplicateNetworkBufferWithDescriptor>
 8010d30:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

                if( pxNetworkBuffer != NULL )
 8010d34:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d002      	beq.n	8010d42 <prvTCPReturnPacket_IPV4+0xa6>
                {
                    xDoRelease = pdTRUE;
 8010d3c:	2301      	movs	r3, #1
 8010d3e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
            }
        }
        #endif /* ipconfigZERO_COPY_TX_DRIVER */

        #ifndef __COVERITY__
            if( pxNetworkBuffer != NULL ) /* LCOV_EXCL_BR_LINE the 2nd branch will never be reached */
 8010d42:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	f000 816b 	beq.w	8011022 <prvTCPReturnPacket_IPV4+0x386>
            NetworkInterface_t * pxInterface;

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxIPHeader = ( ( IPHeader_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER ] ) );
 8010d4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d52:	330e      	adds	r3, #14
 8010d54:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
            /* Map the Ethernet buffer onto a TCPPacket_t struct for easy access to the fields. */

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxTCPPacket = ( TCPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer;
 8010d58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d5e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
            pxEthernetHeader = ( EthernetHeader_t * ) &( pxTCPPacket->xEthernetHeader );
 8010d62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010d66:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxProtocolHeaders = ( ProtocolHeaders_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSize ] );
 8010d6a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010d6e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010d70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010d72:	330e      	adds	r3, #14
 8010d74:	4413      	add	r3, r2
 8010d76:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

            if( pxNetworkBuffer->pxEndPoint == NULL )
 8010d7a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	d10b      	bne.n	8010d9c <prvTCPReturnPacket_IPV4+0x100>
            {
                prvTCPReturn_SetEndPoint( pxSocket, pxNetworkBuffer, uxIPHeaderSize );
 8010d84:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8010d86:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8010d8a:	68f8      	ldr	r0, [r7, #12]
 8010d8c:	f7ff fc56 	bl	801063c <prvTCPReturn_SetEndPoint>

                if( pxNetworkBuffer->pxEndPoint == NULL )
 8010d90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010d96:	2b00      	cmp	r3, #0
 8010d98:	f000 8140 	beq.w	801101c <prvTCPReturnPacket_IPV4+0x380>
                    break;
                }
            }

            /* Fill the packet, using hton translations. */
            if( pxSocket != NULL )
 8010d9c:	68fb      	ldr	r3, [r7, #12]
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	d019      	beq.n	8010dd6 <prvTCPReturnPacket_IPV4+0x13a>
            {
                prvTCPReturn_CheckTCPWindow( pxSocket, pxNetworkBuffer, uxIPHeaderSize );
 8010da2:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8010da4:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8010da8:	68f8      	ldr	r0, [r7, #12]
 8010daa:	f7ff fa40 	bl	801022e <prvTCPReturn_CheckTCPWindow>
                prvTCPReturn_SetSequenceNumber( pxSocket, pxNetworkBuffer, uxIPHeaderSize, ulLen );
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8010db2:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8010db6:	68f8      	ldr	r0, [r7, #12]
 8010db8:	f7ff faa9 	bl	801030e <prvTCPReturn_SetSequenceNumber>
                pxIPHeader->ulDestinationIPAddress = FreeRTOS_htonl( pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4 );
 8010dbc:	68fb      	ldr	r3, [r7, #12]
 8010dbe:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010dc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010dc4:	611a      	str	r2, [r3, #16]
                pxIPHeader->ulSourceIPAddress = pxNetworkBuffer->pxEndPoint->ipv4_settings.ulIPAddress;
 8010dc6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010dcc:	681a      	ldr	r2, [r3, #0]
 8010dce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010dd2:	60da      	str	r2, [r3, #12]
 8010dd4:	e01b      	b.n	8010e0e <prvTCPReturnPacket_IPV4+0x172>
            }
            else
            {
                /* Sending data without a socket, probably replying with a RST flag
                 * Just swap the two sequence numbers. */
                vFlip_32( pxProtocolHeaders->xTCPHeader.ulSequenceNumber, pxProtocolHeaders->xTCPHeader.ulAckNr );
 8010dd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010dda:	685b      	ldr	r3, [r3, #4]
 8010ddc:	677b      	str	r3, [r7, #116]	@ 0x74
 8010dde:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010de2:	689a      	ldr	r2, [r3, #8]
 8010de4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010de8:	605a      	str	r2, [r3, #4]
 8010dea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010dee:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8010df0:	609a      	str	r2, [r3, #8]
                vFlip_32( pxIPHeader->ulDestinationIPAddress, pxIPHeader->ulSourceIPAddress );
 8010df2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010df6:	691b      	ldr	r3, [r3, #16]
 8010df8:	673b      	str	r3, [r7, #112]	@ 0x70
 8010dfa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010dfe:	68da      	ldr	r2, [r3, #12]
 8010e00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010e04:	611a      	str	r2, [r3, #16]
 8010e06:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010e0a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8010e0c:	60da      	str	r2, [r3, #12]
            }

            pxIPHeader->ucTimeToLive = ( uint8_t ) ipconfigTCP_TIME_TO_LIVE;
 8010e0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010e12:	2240      	movs	r2, #64	@ 0x40
 8010e14:	721a      	strb	r2, [r3, #8]
            pxIPHeader->usLength = FreeRTOS_htons( ulLen );
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	b29a      	uxth	r2, r3
 8010e1a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010e1e:	805a      	strh	r2, [r3, #2]

            /* Just an increasing number. */
            pxIPHeader->usIdentification = FreeRTOS_htons( usPacketIdentifier );
 8010e20:	4b86      	ldr	r3, [pc, #536]	@ (801103c <prvTCPReturnPacket_IPV4+0x3a0>)
 8010e22:	881a      	ldrh	r2, [r3, #0]
 8010e24:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010e28:	809a      	strh	r2, [r3, #4]
            usPacketIdentifier++;
 8010e2a:	4b84      	ldr	r3, [pc, #528]	@ (801103c <prvTCPReturnPacket_IPV4+0x3a0>)
 8010e2c:	881b      	ldrh	r3, [r3, #0]
 8010e2e:	3301      	adds	r3, #1
 8010e30:	b29a      	uxth	r2, r3
 8010e32:	4b82      	ldr	r3, [pc, #520]	@ (801103c <prvTCPReturnPacket_IPV4+0x3a0>)
 8010e34:	801a      	strh	r2, [r3, #0]
             * The header was never memset to zero, so set both the fragment offset and fragmentation flags in one go.
             */
            #if ( ipconfigFORCE_IP_DONT_FRAGMENT != 0 )
                pxIPHeader->usFragmentOffset = ipFRAGMENT_FLAGS_DONT_FRAGMENT;
            #else
                pxIPHeader->usFragmentOffset = 0U;
 8010e36:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010e3a:	2200      	movs	r2, #0
 8010e3c:	719a      	strb	r2, [r3, #6]
 8010e3e:	2200      	movs	r2, #0
 8010e40:	71da      	strb	r2, [r3, #7]
                /* calculate the TCP checksum for an outgoing packet. */
                ( void ) usGenerateProtocolChecksum( ( uint8_t * ) pxTCPPacket, pxNetworkBuffer->xDataLength, pdTRUE );
            }
            #endif /* if ( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM == 0 ) */

            vFlip_16( pxProtocolHeaders->xTCPHeader.usSourcePort, pxProtocolHeaders->xTCPHeader.usDestinationPort );
 8010e42:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010e46:	781a      	ldrb	r2, [r3, #0]
 8010e48:	785b      	ldrb	r3, [r3, #1]
 8010e4a:	021b      	lsls	r3, r3, #8
 8010e4c:	4313      	orrs	r3, r2
 8010e4e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8010e52:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010e56:	885b      	ldrh	r3, [r3, #2]
 8010e58:	b29a      	uxth	r2, r3
 8010e5a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010e5e:	801a      	strh	r2, [r3, #0]
 8010e60:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010e64:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 8010e68:	805a      	strh	r2, [r3, #2]

            /* Important: tell NIC driver how many bytes must be sent. */
            pxNetworkBuffer->xDataLength = ( size_t ) ulLen;
 8010e6a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010e6e:	687a      	ldr	r2, [r7, #4]
 8010e70:	629a      	str	r2, [r3, #40]	@ 0x28
            pxNetworkBuffer->xDataLength += ipSIZE_OF_ETH_HEADER;
 8010e72:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e78:	f103 020e 	add.w	r2, r3, #14
 8010e7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010e80:	629a      	str	r2, [r3, #40]	@ 0x28
            {
                pxNetworkBuffer->pxNextBuffer = NULL;
            }
            #endif

            pvCopySource = &pxEthernetHeader->xSourceAddress;
 8010e82:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010e86:	3306      	adds	r3, #6
 8010e88:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            ulDestinationIPAddress = pxIPHeader->ulDestinationIPAddress;
 8010e8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010e90:	691b      	ldr	r3, [r3, #16]
 8010e92:	61bb      	str	r3, [r7, #24]

            eResult = eARPGetCacheEntry( &ulDestinationIPAddress, &xMACAddress, &pxEndPoint );
 8010e94:	f107 0214 	add.w	r2, r7, #20
 8010e98:	f107 011c 	add.w	r1, r7, #28
 8010e9c:	f107 0318 	add.w	r3, r7, #24
 8010ea0:	4618      	mov	r0, r3
 8010ea2:	f7f6 fea3 	bl	8007bec <eARPGetCacheEntry>
 8010ea6:	4603      	mov	r3, r0
 8010ea8:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d

            if( eResult == eResolutionCacheHit )
 8010eac:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8010eb0:	2b01      	cmp	r3, #1
 8010eb2:	d108      	bne.n	8010ec6 <prvTCPReturnPacket_IPV4+0x22a>
            {
                pvCopySource = &xMACAddress;
 8010eb4:	f107 031c 	add.w	r3, r7, #28
 8010eb8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                pxNetworkBuffer->pxEndPoint = pxEndPoint;
 8010ebc:	697a      	ldr	r2, [r7, #20]
 8010ebe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010ec2:	631a      	str	r2, [r3, #48]	@ 0x30
 8010ec4:	e004      	b.n	8010ed0 <prvTCPReturnPacket_IPV4+0x234>
            }
            else
            {
                pvCopySource = &pxEthernetHeader->xSourceAddress;
 8010ec6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010eca:	3306      	adds	r3, #6
 8010ecc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            }

            if( pxNetworkBuffer->pxEndPoint == NULL )
 8010ed0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	f000 80a2 	beq.w	8011020 <prvTCPReturnPacket_IPV4+0x384>
            {
                break;
            }

            /* Fill in the destination MAC addresses. */
            pvCopyDest = &pxEthernetHeader->xDestinationAddress;
 8010edc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010ee0:	67fb      	str	r3, [r7, #124]	@ 0x7c
            ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( pxEthernetHeader->xDestinationAddress ) );
 8010ee2:	2206      	movs	r2, #6
 8010ee4:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8010ee8:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8010eea:	f007 fe76 	bl	8018bda <memcpy>
            /*
             * Use helper variables for memcpy() to remain
             * compliant with MISRA Rule 21.15.  These should be
             * optimized away.
             */
            pvCopySource = pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes;
 8010eee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010ef4:	3338      	adds	r3, #56	@ 0x38
 8010ef6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            pvCopyDest = &pxEthernetHeader->xSourceAddress;
 8010efa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010efe:	3306      	adds	r3, #6
 8010f00:	67fb      	str	r3, [r7, #124]	@ 0x7c
            ( void ) memcpy( pvCopyDest, pvCopySource, ( size_t ) ipMAC_ADDRESS_LENGTH_BYTES );
 8010f02:	2206      	movs	r2, #6
 8010f04:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8010f08:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8010f0a:	f007 fe66 	bl	8018bda <memcpy>

            #if ( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 )
            {
                if( pxNetworkBuffer->xDataLength < ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES )
 8010f0e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f14:	2b3b      	cmp	r3, #59	@ 0x3b
 8010f16:	d81a      	bhi.n	8010f4e <prvTCPReturnPacket_IPV4+0x2b2>
                {
                    BaseType_t xIndex;

                    for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 8010f18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010f22:	e00c      	b.n	8010f3e <prvTCPReturnPacket_IPV4+0x2a2>
                    {
                        pxNetworkBuffer->pucEthernetBuffer[ xIndex ] = 0U;
 8010f24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010f28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010f2a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010f2e:	4413      	add	r3, r2
 8010f30:	2200      	movs	r2, #0
 8010f32:	701a      	strb	r2, [r3, #0]
                    for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 8010f34:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010f38:	3301      	adds	r3, #1
 8010f3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010f3e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010f42:	2b3b      	cmp	r3, #59	@ 0x3b
 8010f44:	ddee      	ble.n	8010f24 <prvTCPReturnPacket_IPV4+0x288>
                    }

                    pxNetworkBuffer->xDataLength = ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES;
 8010f46:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010f4a:	223c      	movs	r2, #60	@ 0x3c
 8010f4c:	629a      	str	r2, [r3, #40]	@ 0x28
            #endif /* if( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 ) */

            /* Send! */
            iptraceNETWORK_INTERFACE_OUTPUT( pxNetworkBuffer->xDataLength, pxNetworkBuffer->pucEthernetBuffer );

            configASSERT( pxNetworkBuffer->pxEndPoint->pxNetworkInterface != NULL );
 8010f4e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010f54:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d10d      	bne.n	8010f78 <prvTCPReturnPacket_IPV4+0x2dc>
	__asm volatile
 8010f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f60:	b672      	cpsid	i
 8010f62:	f383 8811 	msr	BASEPRI, r3
 8010f66:	f3bf 8f6f 	isb	sy
 8010f6a:	f3bf 8f4f 	dsb	sy
 8010f6e:	b662      	cpsie	i
 8010f70:	663b      	str	r3, [r7, #96]	@ 0x60
}
 8010f72:	bf00      	nop
 8010f74:	bf00      	nop
 8010f76:	e7fd      	b.n	8010f74 <prvTCPReturnPacket_IPV4+0x2d8>
            configASSERT( pxNetworkBuffer->pxEndPoint->pxNetworkInterface->pfOutput != NULL );
 8010f78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010f7e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010f82:	68db      	ldr	r3, [r3, #12]
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d10d      	bne.n	8010fa4 <prvTCPReturnPacket_IPV4+0x308>
	__asm volatile
 8010f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f8c:	b672      	cpsid	i
 8010f8e:	f383 8811 	msr	BASEPRI, r3
 8010f92:	f3bf 8f6f 	isb	sy
 8010f96:	f3bf 8f4f 	dsb	sy
 8010f9a:	b662      	cpsie	i
 8010f9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
}
 8010f9e:	bf00      	nop
 8010fa0:	bf00      	nop
 8010fa2:	e7fd      	b.n	8010fa0 <prvTCPReturnPacket_IPV4+0x304>

            pxInterface = pxNetworkBuffer->pxEndPoint->pxNetworkInterface;
 8010fa4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010faa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010fae:	66bb      	str	r3, [r7, #104]	@ 0x68
            ( void ) pxInterface->pfOutput( pxInterface, pxNetworkBuffer, xDoRelease );
 8010fb0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010fb2:	68db      	ldr	r3, [r3, #12]
 8010fb4:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8010fb8:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8010fbc:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8010fbe:	4798      	blx	r3

            if( xDoRelease == pdFALSE )
 8010fc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	d125      	bne.n	8011014 <prvTCPReturnPacket_IPV4+0x378>
            {
                /* Swap-back some fields, as pxBuffer probably points to a socket field
                 * containing the packet header. */
                vFlip_16( pxTCPPacket->xTCPHeader.usSourcePort, pxTCPPacket->xTCPHeader.usDestinationPort );
 8010fc8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010fcc:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8010fd0:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8010fd4:	021b      	lsls	r3, r3, #8
 8010fd6:	4313      	orrs	r3, r2
 8010fd8:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8010fdc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010fe0:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8010fe2:	b29a      	uxth	r2, r3
 8010fe4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010fe8:	845a      	strh	r2, [r3, #34]	@ 0x22
 8010fea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010fee:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8010ff2:	849a      	strh	r2, [r3, #36]	@ 0x24

                pxIPHeader->ulSourceIPAddress = pxIPHeader->ulDestinationIPAddress;
 8010ff4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010ff8:	691a      	ldr	r2, [r3, #16]
 8010ffa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010ffe:	60da      	str	r2, [r3, #12]

                ( void ) memcpy( pxEthernetHeader->xSourceAddress.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, ( size_t ) ipMAC_ADDRESS_LENGTH_BYTES );
 8011000:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8011004:	3306      	adds	r3, #6
 8011006:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 801100a:	2206      	movs	r2, #6
 801100c:	4618      	mov	r0, r3
 801100e:	f007 fde4 	bl	8018bda <memcpy>
 8011012:	e006      	b.n	8011022 <prvTCPReturnPacket_IPV4+0x386>
            }
            else
            {
                xDoRelease = pdFALSE;
 8011014:	2300      	movs	r3, #0
 8011016:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801101a:	e002      	b.n	8011022 <prvTCPReturnPacket_IPV4+0x386>
                    break;
 801101c:	bf00      	nop
 801101e:	e000      	b.n	8011022 <prvTCPReturnPacket_IPV4+0x386>
                break;
 8011020:	bf00      	nop
                /* The buffer has been passed to DMA and will be released after use */
            }
        } /* if( pxNetworkBuffer != NULL ) */
    } while( ipFALSE_BOOL );

    if( xDoRelease == pdTRUE )
 8011022:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011026:	2b01      	cmp	r3, #1
 8011028:	d103      	bne.n	8011032 <prvTCPReturnPacket_IPV4+0x396>
    {
        vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 801102a:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 801102e:	f001 fcbd 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
    }
}
 8011032:	bf00      	nop
 8011034:	37a0      	adds	r7, #160	@ 0xa0
 8011036:	46bd      	mov	sp, r7
 8011038:	bd80      	pop	{r7, pc}
 801103a:	bf00      	nop
 801103c:	20001260 	.word	0x20001260

08011040 <prvTCPPrepareConnect_IPV4>:
 *       the Ethernet address of the target will be found using ARP. In case the
 *       target IP address is not within the netmask, the hardware address of the
 *       gateway will be used.
 */
BaseType_t prvTCPPrepareConnect_IPV4( FreeRTOS_Socket_t * pxSocket )
{
 8011040:	b580      	push	{r7, lr}
 8011042:	b08c      	sub	sp, #48	@ 0x30
 8011044:	af00      	add	r7, sp, #0
 8011046:	6078      	str	r0, [r7, #4]
    TCPPacket_t * pxTCPPacket;
    IPHeader_t * pxIPHeader;
    eResolutionLookupResult_t eReturned;
    uint32_t ulRemoteIP;
    MACAddress_t xEthAddress;
    BaseType_t xReturn = pdTRUE;
 8011048:	2301      	movs	r3, #1
 801104a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t ulInitialSequenceNumber = 0;
 801104c:	2300      	movs	r3, #0
 801104e:	62bb      	str	r3, [r7, #40]	@ 0x28

    #if ( ipconfigHAS_PRINTF != 0 )
    {
        /* Only necessary for nicer logging. */
        ( void ) memset( xEthAddress.ucBytes, 0, sizeof( xEthAddress.ucBytes ) );
 8011050:	f107 030c 	add.w	r3, r7, #12
 8011054:	2206      	movs	r2, #6
 8011056:	2100      	movs	r1, #0
 8011058:	4618      	mov	r0, r3
 801105a:	f007 fce3 	bl	8018a24 <memset>
    }
    #endif /* ipconfigHAS_PRINTF != 0 */

    ulRemoteIP = FreeRTOS_htonl( pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4 );
 801105e:	687b      	ldr	r3, [r7, #4]
 8011060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011062:	617b      	str	r3, [r7, #20]
    /* Determine the ARP cache status for the requested IP address. */
    eReturned = eARPGetCacheEntry( &( ulRemoteIP ), &( xEthAddress ), &( pxSocket->pxEndPoint ) );
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	f103 0250 	add.w	r2, r3, #80	@ 0x50
 801106a:	f107 010c 	add.w	r1, r7, #12
 801106e:	f107 0314 	add.w	r3, r7, #20
 8011072:	4618      	mov	r0, r3
 8011074:	f7f6 fdba 	bl	8007bec <eARPGetCacheEntry>
 8011078:	4603      	mov	r3, r0
 801107a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    switch( eReturned )
 801107e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011082:	2b01      	cmp	r3, #1
 8011084:	d00e      	beq.n	80110a4 <prvTCPPrepareConnect_IPV4+0x64>

        case eResolutionCacheMiss: /* An ARP table lookup did not find a valid entry. */
        case eResolutionFailed:    /* There is no IP address, or an ARP is still in progress. */
        default:
            /* Count the number of times it could not find the ARP address. */
            pxSocket->u.xTCP.ucRepCount++;
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801108c:	3301      	adds	r3, #1
 801108e:	b2da      	uxtb	r2, r3
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                                     xEthAddress.ucBytes[ 3 ],
                                     xEthAddress.ucBytes[ 4 ],
                                     xEthAddress.ucBytes[ 5 ] ) );

            /* And issue a (new) ARP request */
            FreeRTOS_OutputARPRequest( ulRemoteIP );
 8011096:	697b      	ldr	r3, [r7, #20]
 8011098:	4618      	mov	r0, r3
 801109a:	f7f6 ffe7 	bl	800806c <FreeRTOS_OutputARPRequest>
            xReturn = pdFALSE;
 801109e:	2300      	movs	r3, #0
 80110a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80110a2:	e000      	b.n	80110a6 <prvTCPPrepareConnect_IPV4+0x66>
            break;                 /* We can now prepare the SYN packet. */
 80110a4:	bf00      	nop
    }

    if( xReturn != pdFALSE )
 80110a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	d010      	beq.n	80110ce <prvTCPPrepareConnect_IPV4+0x8e>
    {
        /* Get a difficult-to-predict initial sequence number for this 4-tuple. */
        ulInitialSequenceNumber = ulApplicationGetNextSequenceNumber( pxSocket->xLocalAddress.ulIP_IPv4,
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	8f19      	ldrh	r1, [r3, #56]	@ 0x38
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80110be:	f7f9 fe95 	bl	800adec <ulApplicationGetNextSequenceNumber>
 80110c2:	62b8      	str	r0, [r7, #40]	@ 0x28
                                                                      pxSocket->usLocalPort,
                                                                      pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4,
                                                                      pxSocket->u.xTCP.usRemotePort );

        /* Check for a random number generation error. */
        if( ulInitialSequenceNumber == 0U )
 80110c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110c6:	2b00      	cmp	r3, #0
 80110c8:	d101      	bne.n	80110ce <prvTCPPrepareConnect_IPV4+0x8e>
        {
            xReturn = pdFALSE;
 80110ca:	2300      	movs	r3, #0
 80110cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
    }

    if( xReturn != pdFALSE )
 80110ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d05d      	beq.n	8011190 <prvTCPPrepareConnect_IPV4+0x150>
         * the buffer onto the TCPPacket_t struct to easily access it's field. */

        /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxTCPPacket = ( ( TCPPacket_t * ) pxSocket->u.xTCP.xPacket.u.ucLastPacket );
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	33ae      	adds	r3, #174	@ 0xae
 80110d8:	623b      	str	r3, [r7, #32]
        pxIPHeader = &pxTCPPacket->xIPHeader;
 80110da:	6a3b      	ldr	r3, [r7, #32]
 80110dc:	330e      	adds	r3, #14
 80110de:	61fb      	str	r3, [r7, #28]

        /* reset the retry counter to zero. */
        pxSocket->u.xTCP.ucRepCount = 0U;
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	2200      	movs	r2, #0
 80110e4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        /* And remember that the connect/SYN data are prepared. */
        pxSocket->u.xTCP.bits.bConnPrepared = pdTRUE_UNSIGNED;
 80110e8:	687a      	ldr	r2, [r7, #4]
 80110ea:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 80110ee:	f043 0308 	orr.w	r3, r3, #8
 80110f2:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d

        /* Now that the Ethernet address is known, the initial packet can be
         * prepared. */
        ( void ) memset( pxSocket->u.xTCP.xPacket.u.ucLastPacket, 0, sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket ) );
 80110f6:	687b      	ldr	r3, [r7, #4]
 80110f8:	33ae      	adds	r3, #174	@ 0xae
 80110fa:	225a      	movs	r2, #90	@ 0x5a
 80110fc:	2100      	movs	r1, #0
 80110fe:	4618      	mov	r0, r3
 8011100:	f007 fc90 	bl	8018a24 <memset>

        /* Write the Ethernet address in Source, because it will be swapped by
         * prvTCPReturnPacket(). */
        ( void ) memcpy( ( void * ) ( &pxTCPPacket->xEthernetHeader.xSourceAddress ), ( const void * ) ( &xEthAddress ), sizeof( xEthAddress ) );
 8011104:	6a3b      	ldr	r3, [r7, #32]
 8011106:	3306      	adds	r3, #6
 8011108:	461a      	mov	r2, r3
 801110a:	f107 030c 	add.w	r3, r7, #12
 801110e:	6818      	ldr	r0, [r3, #0]
 8011110:	6010      	str	r0, [r2, #0]
 8011112:	889b      	ldrh	r3, [r3, #4]
 8011114:	8093      	strh	r3, [r2, #4]

        /* 'ipIPv4_FRAME_TYPE' is already in network-byte-order. */
        pxTCPPacket->xEthernetHeader.usFrameType = ipIPv4_FRAME_TYPE;
 8011116:	6a3b      	ldr	r3, [r7, #32]
 8011118:	2200      	movs	r2, #0
 801111a:	731a      	strb	r2, [r3, #12]
 801111c:	2200      	movs	r2, #0
 801111e:	f042 0208 	orr.w	r2, r2, #8
 8011122:	735a      	strb	r2, [r3, #13]

        pxIPHeader->ucVersionHeaderLength = 0x45U;
 8011124:	69fb      	ldr	r3, [r7, #28]
 8011126:	2245      	movs	r2, #69	@ 0x45
 8011128:	701a      	strb	r2, [r3, #0]
        usLength = ( uint16_t ) ( sizeof( TCPPacket_t ) - sizeof( pxTCPPacket->xEthernetHeader ) );
 801112a:	2338      	movs	r3, #56	@ 0x38
 801112c:	837b      	strh	r3, [r7, #26]
        pxIPHeader->usLength = FreeRTOS_htons( usLength );
 801112e:	69fb      	ldr	r3, [r7, #28]
 8011130:	8b7a      	ldrh	r2, [r7, #26]
 8011132:	805a      	strh	r2, [r3, #2]
        pxIPHeader->ucTimeToLive = ( uint8_t ) ipconfigTCP_TIME_TO_LIVE;
 8011134:	69fb      	ldr	r3, [r7, #28]
 8011136:	2240      	movs	r2, #64	@ 0x40
 8011138:	721a      	strb	r2, [r3, #8]

        pxIPHeader->ucProtocol = ( uint8_t ) ipPROTOCOL_TCP;
 801113a:	69fb      	ldr	r3, [r7, #28]
 801113c:	2206      	movs	r2, #6
 801113e:	725a      	strb	r2, [r3, #9]

        /* Addresses and ports will be stored swapped because prvTCPReturnPacket
         * will swap them back while replying. */
        pxIPHeader->ulSourceIPAddress = FreeRTOS_htonl( pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4 );
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8011144:	69fb      	ldr	r3, [r7, #28]
 8011146:	60da      	str	r2, [r3, #12]

        pxTCPPacket->xTCPHeader.usSourcePort = FreeRTOS_htons( pxSocket->u.xTCP.usRemotePort );
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	f8b3 2068 	ldrh.w	r2, [r3, #104]	@ 0x68
 801114e:	6a3b      	ldr	r3, [r7, #32]
 8011150:	845a      	strh	r2, [r3, #34]	@ 0x22
        pxTCPPacket->xTCPHeader.usDestinationPort = FreeRTOS_htons( pxSocket->usLocalPort );
 8011152:	687b      	ldr	r3, [r7, #4]
 8011154:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 8011156:	6a3b      	ldr	r3, [r7, #32]
 8011158:	849a      	strh	r2, [r3, #36]	@ 0x24

        /* We are actively connecting, so the peer's Initial Sequence Number (ISN)
         * isn't known yet. */
        pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber = 0U;
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	2200      	movs	r2, #0
 801115e:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134

        /* Start with ISN (Initial Sequence Number). */
        pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber = ulInitialSequenceNumber;
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011166:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150

        /* The TCP header size is 20 bytes, divided by 4 equals 5, which is put in
         * the high nibble of the TCP offset field. */
        pxTCPPacket->xTCPHeader.ucTCPOffset = 0x50U;
 801116a:	6a3b      	ldr	r3, [r7, #32]
 801116c:	2250      	movs	r2, #80	@ 0x50
 801116e:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

        /* Only set the SYN flag. */
        pxTCPPacket->xTCPHeader.ucTCPFlags = tcpTCP_FLAG_SYN;
 8011172:	6a3b      	ldr	r3, [r7, #32]
 8011174:	2202      	movs	r2, #2
 8011176:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

        /* Set the value of usMSS for this socket. */
        prvSocketSetMSS( pxSocket );
 801117a:	6878      	ldr	r0, [r7, #4]
 801117c:	f000 f80d 	bl	801119a <prvSocketSetMSS>

        /* The initial sequence numbers at our side are known.  Later
         * vTCPWindowInit() will be called to fill in the peer's sequence numbers, but
         * first wait for a SYN+ACK reply. */
        if( prvTCPCreateWindow( pxSocket ) != pdTRUE )
 8011180:	6878      	ldr	r0, [r7, #4]
 8011182:	f7ff f920 	bl	80103c6 <prvTCPCreateWindow>
 8011186:	4603      	mov	r3, r0
 8011188:	2b01      	cmp	r3, #1
 801118a:	d001      	beq.n	8011190 <prvTCPPrepareConnect_IPV4+0x150>
        {
            xReturn = pdFALSE;
 801118c:	2300      	movs	r3, #0
 801118e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
    }

    return xReturn;
 8011190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8011192:	4618      	mov	r0, r3
 8011194:	3730      	adds	r7, #48	@ 0x30
 8011196:	46bd      	mov	sp, r7
 8011198:	bd80      	pop	{r7, pc}

0801119a <prvSocketSetMSS>:
 * @brief Set the MSS (Maximum segment size) associated with the given socket.
 *
 * @param[in] pxSocket The socket whose MSS is to be set.
 */
    void prvSocketSetMSS( FreeRTOS_Socket_t * pxSocket )
    {
 801119a:	b580      	push	{r7, lr}
 801119c:	b082      	sub	sp, #8
 801119e:	af00      	add	r7, sp, #0
 80111a0:	6078      	str	r0, [r7, #4]
        switch( pxSocket->bits.bIsIPv6 ) /* LCOV_EXCL_BR_LINE */
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	7a1b      	ldrb	r3, [r3, #8]
 80111a6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80111aa:	b2db      	uxtb	r3, r3
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	d103      	bne.n	80111b8 <prvSocketSetMSS+0x1e>
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                case pdFALSE_UNSIGNED:
                    prvSocketSetMSS_IPV4( pxSocket );
 80111b0:	6878      	ldr	r0, [r7, #4]
 80111b2:	f000 f806 	bl	80111c2 <prvSocketSetMSS_IPV4>
                    break;
 80111b6:	e000      	b.n	80111ba <prvSocketSetMSS+0x20>
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            default: /* LCOV_EXCL_LINE */
                /* Shouldn't reach here */
                /* MISRA 16.4 Compliance */
                break; /* LCOV_EXCL_LINE */
 80111b8:	bf00      	nop
        }
    }
 80111ba:	bf00      	nop
 80111bc:	3708      	adds	r7, #8
 80111be:	46bd      	mov	sp, r7
 80111c0:	bd80      	pop	{r7, pc}

080111c2 <prvSocketSetMSS_IPV4>:
 * @brief Set the MSS (Maximum segment size) associated with the given socket.
 *
 * @param[in] pxSocket The socket whose MSS is to be set.
 */
void prvSocketSetMSS_IPV4( FreeRTOS_Socket_t * pxSocket )
{
 80111c2:	b580      	push	{r7, lr}
 80111c4:	b084      	sub	sp, #16
 80111c6:	af00      	add	r7, sp, #0
 80111c8:	6078      	str	r0, [r7, #4]
    uint32_t ulMSS = ipconfigTCP_MSS;
 80111ca:	f240 53b4 	movw	r3, #1460	@ 0x5b4
 80111ce:	60fb      	str	r3, [r7, #12]
    const NetworkEndPoint_t * pxEndPoint = pxSocket->pxEndPoint;
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80111d4:	60bb      	str	r3, [r7, #8]

    if( pxEndPoint != NULL )
 80111d6:	68bb      	ldr	r3, [r7, #8]
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d012      	beq.n	8011202 <prvSocketSetMSS_IPV4+0x40>
    {
        /* Do not allow MSS smaller than tcpMINIMUM_SEGMENT_LENGTH. */
        #if ( ipconfigTCP_MSS >= tcpMINIMUM_SEGMENT_LENGTH )
        {
            ulMSS = ipconfigTCP_MSS;
 80111dc:	f240 53b4 	movw	r3, #1460	@ 0x5b4
 80111e0:	60fb      	str	r3, [r7, #12]
            ulMSS = tcpMINIMUM_SEGMENT_LENGTH;
        }
        #endif

        /* Check if the remote IP-address belongs to the same netmask. */
        if( ( ( FreeRTOS_ntohl( pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4 ) ^ pxEndPoint->ipv4_settings.ulIPAddress ) & pxEndPoint->ipv4_settings.ulNetMask ) != 0U )
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80111e6:	68bb      	ldr	r3, [r7, #8]
 80111e8:	681b      	ldr	r3, [r3, #0]
 80111ea:	405a      	eors	r2, r3
 80111ec:	68bb      	ldr	r3, [r7, #8]
 80111ee:	685b      	ldr	r3, [r3, #4]
 80111f0:	4013      	ands	r3, r2
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d005      	beq.n	8011202 <prvSocketSetMSS_IPV4+0x40>
        {
            /* Data for this peer will pass through a router, and maybe through
             * the internet.  Limit the MSS to 1400 bytes or less. */
            ulMSS = FreeRTOS_min_uint32( ( uint32_t ) tcpREDUCED_MSS_THROUGH_INTERNET, ulMSS );
 80111f6:	68f9      	ldr	r1, [r7, #12]
 80111f8:	f44f 60af 	mov.w	r0, #1400	@ 0x578
 80111fc:	f7fa fafa 	bl	800b7f4 <FreeRTOS_min_uint32>
 8011200:	60f8      	str	r0, [r7, #12]
        }
    }

    FreeRTOS_debug_printf( ( "prvSocketSetMSS: %u bytes for %xip port %u\n", ( unsigned ) ulMSS, ( unsigned ) pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4, pxSocket->u.xTCP.usRemotePort ) );

    pxSocket->u.xTCP.usMSS = ( uint16_t ) ulMSS;
 8011202:	68fb      	ldr	r3, [r7, #12]
 8011204:	b29a      	uxth	r2, r3
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
}
 801120c:	bf00      	nop
 801120e:	3710      	adds	r7, #16
 8011210:	46bd      	mov	sp, r7
 8011212:	bd80      	pop	{r7, pc}

08011214 <xSequenceLessThanOrEqual>:
 *
 * @return pdTRUE when "( b - a ) < 0x80000000". Else, pdFALSE.
 */
        static portINLINE BaseType_t xSequenceLessThanOrEqual( uint32_t a,
                                                               uint32_t b )
        {
 8011214:	b480      	push	{r7}
 8011216:	b085      	sub	sp, #20
 8011218:	af00      	add	r7, sp, #0
 801121a:	6078      	str	r0, [r7, #4]
 801121c:	6039      	str	r1, [r7, #0]
            BaseType_t xResult = pdFALSE;
 801121e:	2300      	movs	r3, #0
 8011220:	60fb      	str	r3, [r7, #12]

            /* Test if a <= b
             * Return true if the unsigned subtraction of (b-a) doesn't generate an
             * arithmetic overflow. */
            if( ( ( b - a ) & 0x80000000U ) == 0U )
 8011222:	683a      	ldr	r2, [r7, #0]
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	1ad3      	subs	r3, r2, r3
 8011228:	2b00      	cmp	r3, #0
 801122a:	db01      	blt.n	8011230 <xSequenceLessThanOrEqual+0x1c>
            {
                xResult = pdTRUE;
 801122c:	2301      	movs	r3, #1
 801122e:	60fb      	str	r3, [r7, #12]
            }

            return xResult;
 8011230:	68fb      	ldr	r3, [r7, #12]
        }
 8011232:	4618      	mov	r0, r3
 8011234:	3714      	adds	r7, #20
 8011236:	46bd      	mov	sp, r7
 8011238:	f85d 7b04 	ldr.w	r7, [sp], #4
 801123c:	4770      	bx	lr

0801123e <xSequenceLessThan>:
 *
 * @return pdTRUE when "( b - ( a + 1 ) ) < 0x80000000", else pdFALSE.
 */
    BaseType_t xSequenceLessThan( uint32_t a,
                                  uint32_t b )
    {
 801123e:	b480      	push	{r7}
 8011240:	b085      	sub	sp, #20
 8011242:	af00      	add	r7, sp, #0
 8011244:	6078      	str	r0, [r7, #4]
 8011246:	6039      	str	r1, [r7, #0]
        BaseType_t xResult = pdFALSE;
 8011248:	2300      	movs	r3, #0
 801124a:	60fb      	str	r3, [r7, #12]

        /* Test if a < b */
        if( ( ( b - ( a + 1U ) ) & 0x80000000U ) == 0U )
 801124c:	683a      	ldr	r2, [r7, #0]
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	1ad3      	subs	r3, r2, r3
 8011252:	3b01      	subs	r3, #1
 8011254:	2b00      	cmp	r3, #0
 8011256:	db01      	blt.n	801125c <xSequenceLessThan+0x1e>
        {
            xResult = pdTRUE;
 8011258:	2301      	movs	r3, #1
 801125a:	60fb      	str	r3, [r7, #12]
        }

        return xResult;
 801125c:	68fb      	ldr	r3, [r7, #12]
    }
 801125e:	4618      	mov	r0, r3
 8011260:	3714      	adds	r7, #20
 8011262:	46bd      	mov	sp, r7
 8011264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011268:	4770      	bx	lr

0801126a <xSequenceGreaterThan>:
 *
 * @return pdTRUE when "( a - b ) < 0x80000000", else pdFALSE.
 */
    BaseType_t xSequenceGreaterThan( uint32_t a,
                                     uint32_t b )
    {
 801126a:	b480      	push	{r7}
 801126c:	b085      	sub	sp, #20
 801126e:	af00      	add	r7, sp, #0
 8011270:	6078      	str	r0, [r7, #4]
 8011272:	6039      	str	r1, [r7, #0]
        BaseType_t xResult = pdFALSE;
 8011274:	2300      	movs	r3, #0
 8011276:	60fb      	str	r3, [r7, #12]

        /* Test if a > b */
        if( ( ( a - ( b + 1U ) ) & 0x80000000U ) == 0U )
 8011278:	687a      	ldr	r2, [r7, #4]
 801127a:	683b      	ldr	r3, [r7, #0]
 801127c:	1ad3      	subs	r3, r2, r3
 801127e:	3b01      	subs	r3, #1
 8011280:	2b00      	cmp	r3, #0
 8011282:	db01      	blt.n	8011288 <xSequenceGreaterThan+0x1e>
        {
            xResult = pdTRUE;
 8011284:	2301      	movs	r3, #1
 8011286:	60fb      	str	r3, [r7, #12]
        }

        return xResult;
 8011288:	68fb      	ldr	r3, [r7, #12]
    }
 801128a:	4618      	mov	r0, r3
 801128c:	3714      	adds	r7, #20
 801128e:	46bd      	mov	sp, r7
 8011290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011294:	4770      	bx	lr

08011296 <xSequenceGreaterThanOrEqual>:
 *
 * @return pdTRUE if a>=b, else pdFALSE.
 */
    static portINLINE BaseType_t xSequenceGreaterThanOrEqual( uint32_t a,
                                                              uint32_t b )
    {
 8011296:	b480      	push	{r7}
 8011298:	b085      	sub	sp, #20
 801129a:	af00      	add	r7, sp, #0
 801129c:	6078      	str	r0, [r7, #4]
 801129e:	6039      	str	r1, [r7, #0]
        BaseType_t xResult = pdFALSE;
 80112a0:	2300      	movs	r3, #0
 80112a2:	60fb      	str	r3, [r7, #12]

        /* Test if a >= b */
        if( ( ( a - b ) & 0x80000000U ) == 0U )
 80112a4:	687a      	ldr	r2, [r7, #4]
 80112a6:	683b      	ldr	r3, [r7, #0]
 80112a8:	1ad3      	subs	r3, r2, r3
 80112aa:	2b00      	cmp	r3, #0
 80112ac:	db01      	blt.n	80112b2 <xSequenceGreaterThanOrEqual+0x1c>
        {
            xResult = pdTRUE;
 80112ae:	2301      	movs	r3, #1
 80112b0:	60fb      	str	r3, [r7, #12]
        }

        return xResult;
 80112b2:	68fb      	ldr	r3, [r7, #12]
    }
 80112b4:	4618      	mov	r0, r3
 80112b6:	3714      	adds	r7, #20
 80112b8:	46bd      	mov	sp, r7
 80112ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112be:	4770      	bx	lr

080112c0 <vListInsertFifo>:
 * @param[in] pxList The list in which the item is to inserted.
 * @param[in] pxNewListItem The item to be inserted.
 */
        static portINLINE void vListInsertFifo( List_t * const pxList,
                                                ListItem_t * const pxNewListItem )
        {
 80112c0:	b580      	push	{r7, lr}
 80112c2:	b082      	sub	sp, #8
 80112c4:	af00      	add	r7, sp, #0
 80112c6:	6078      	str	r0, [r7, #4]
 80112c8:	6039      	str	r1, [r7, #0]
            vListInsertGeneric( pxList, pxNewListItem, &pxList->xListEnd );
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	3308      	adds	r3, #8
 80112ce:	461a      	mov	r2, r3
 80112d0:	6839      	ldr	r1, [r7, #0]
 80112d2:	6878      	ldr	r0, [r7, #4]
 80112d4:	f000 f85c 	bl	8011390 <vListInsertGeneric>
        }
 80112d8:	bf00      	nop
 80112da:	3708      	adds	r7, #8
 80112dc:	46bd      	mov	sp, r7
 80112de:	bd80      	pop	{r7, pc}

080112e0 <vTCPTimerSet>:
 * @brief Set the timer's "born" time.
 *
 * @param[in] pxTimer The TCP timer.
 */
    static portINLINE void vTCPTimerSet( TCPTimer_t * pxTimer )
    {
 80112e0:	b580      	push	{r7, lr}
 80112e2:	b082      	sub	sp, #8
 80112e4:	af00      	add	r7, sp, #0
 80112e6:	6078      	str	r0, [r7, #4]
        pxTimer->uxBorn = xTaskGetTickCount();
 80112e8:	f005 f902 	bl	80164f0 <xTaskGetTickCount>
 80112ec:	4602      	mov	r2, r0
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	601a      	str	r2, [r3, #0]
    }
 80112f2:	bf00      	nop
 80112f4:	3708      	adds	r7, #8
 80112f6:	46bd      	mov	sp, r7
 80112f8:	bd80      	pop	{r7, pc}

080112fa <ulTimerGetAge>:
 * @param[in] pxTimer The timer whose age is to be fetched.
 *
 * @return The time in milliseconds since the timer was born.
 */
    static portINLINE uint32_t ulTimerGetAge( const TCPTimer_t * pxTimer )
    {
 80112fa:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80112fe:	b084      	sub	sp, #16
 8011300:	af00      	add	r7, sp, #0
 8011302:	6078      	str	r0, [r7, #4]
        TickType_t uxNow = xTaskGetTickCount();
 8011304:	f005 f8f4 	bl	80164f0 <xTaskGetTickCount>
 8011308:	60f8      	str	r0, [r7, #12]
        TickType_t uxDiff = uxNow - pxTimer->uxBorn;
 801130a:	687b      	ldr	r3, [r7, #4]
 801130c:	681b      	ldr	r3, [r3, #0]
 801130e:	68fa      	ldr	r2, [r7, #12]
 8011310:	1ad3      	subs	r3, r2, r3
 8011312:	60bb      	str	r3, [r7, #8]

        return ( uint32_t ) pdTICKS_TO_MS( uxDiff );
 8011314:	68bb      	ldr	r3, [r7, #8]
 8011316:	2200      	movs	r2, #0
 8011318:	4698      	mov	r8, r3
 801131a:	4691      	mov	r9, r2
 801131c:	4642      	mov	r2, r8
 801131e:	464b      	mov	r3, r9
 8011320:	f04f 0000 	mov.w	r0, #0
 8011324:	f04f 0100 	mov.w	r1, #0
 8011328:	0159      	lsls	r1, r3, #5
 801132a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 801132e:	0150      	lsls	r0, r2, #5
 8011330:	4602      	mov	r2, r0
 8011332:	460b      	mov	r3, r1
 8011334:	ebb2 0408 	subs.w	r4, r2, r8
 8011338:	eb63 0509 	sbc.w	r5, r3, r9
 801133c:	f04f 0200 	mov.w	r2, #0
 8011340:	f04f 0300 	mov.w	r3, #0
 8011344:	00ab      	lsls	r3, r5, #2
 8011346:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 801134a:	00a2      	lsls	r2, r4, #2
 801134c:	4614      	mov	r4, r2
 801134e:	461d      	mov	r5, r3
 8011350:	eb14 0a08 	adds.w	sl, r4, r8
 8011354:	eb45 0b09 	adc.w	fp, r5, r9
 8011358:	f04f 0200 	mov.w	r2, #0
 801135c:	f04f 0300 	mov.w	r3, #0
 8011360:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8011364:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8011368:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801136c:	4692      	mov	sl, r2
 801136e:	469b      	mov	fp, r3
 8011370:	4650      	mov	r0, sl
 8011372:	4659      	mov	r1, fp
 8011374:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8011378:	f04f 0300 	mov.w	r3, #0
 801137c:	f7ee ffc8 	bl	8000310 <__aeabi_uldivmod>
 8011380:	4602      	mov	r2, r0
 8011382:	460b      	mov	r3, r1
 8011384:	4613      	mov	r3, r2
    }
 8011386:	4618      	mov	r0, r3
 8011388:	3710      	adds	r7, #16
 801138a:	46bd      	mov	sp, r7
 801138c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08011390 <vListInsertGeneric>:
 */
    #if ( ipconfigUSE_TCP_WIN == 1 )
        static void vListInsertGeneric( List_t * const pxList,
                                        ListItem_t * const pxNewListItem,
                                        MiniListItem_t * pxWhere )
        {
 8011390:	b480      	push	{r7}
 8011392:	b085      	sub	sp, #20
 8011394:	af00      	add	r7, sp, #0
 8011396:	60f8      	str	r0, [r7, #12]
 8011398:	60b9      	str	r1, [r7, #8]
 801139a:	607a      	str	r2, [r7, #4]
             * returned by listGET_HEAD_ENTRY() */

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewListItem->pxNext = ( ( ListItem_t * ) pxWhere );
 801139c:	68bb      	ldr	r3, [r7, #8]
 801139e:	687a      	ldr	r2, [r7, #4]
 80113a0:	605a      	str	r2, [r3, #4]

            pxNewListItem->pxPrevious = pxWhere->pxPrevious;
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	689a      	ldr	r2, [r3, #8]
 80113a6:	68bb      	ldr	r3, [r7, #8]
 80113a8:	609a      	str	r2, [r3, #8]
            pxWhere->pxPrevious->pxNext = pxNewListItem;
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	689b      	ldr	r3, [r3, #8]
 80113ae:	68ba      	ldr	r2, [r7, #8]
 80113b0:	605a      	str	r2, [r3, #4]
            pxWhere->pxPrevious = pxNewListItem;
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	68ba      	ldr	r2, [r7, #8]
 80113b6:	609a      	str	r2, [r3, #8]

            /* Remember which list the item is in. */
            listLIST_ITEM_CONTAINER( pxNewListItem ) = ( struct xLIST * configLIST_VOLATILE ) pxList;
 80113b8:	68bb      	ldr	r3, [r7, #8]
 80113ba:	68fa      	ldr	r2, [r7, #12]
 80113bc:	611a      	str	r2, [r3, #16]

            ( pxList->uxNumberOfItems )++;
 80113be:	68fb      	ldr	r3, [r7, #12]
 80113c0:	681b      	ldr	r3, [r3, #0]
 80113c2:	1c5a      	adds	r2, r3, #1
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	601a      	str	r2, [r3, #0]
        }
 80113c8:	bf00      	nop
 80113ca:	3714      	adds	r7, #20
 80113cc:	46bd      	mov	sp, r7
 80113ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113d2:	4770      	bx	lr

080113d4 <prvCreateSectors>:
 * @brief Creates a pool of 'ipconfigTCP_WIN_SEG_COUNT' sector buffers. Should be called once only.
 *
 * @return When the allocation was successful: pdPASS, otherwise pdFAIL.
 */
        static BaseType_t prvCreateSectors( void )
        {
 80113d4:	b580      	push	{r7, lr}
 80113d6:	b082      	sub	sp, #8
 80113d8:	af00      	add	r7, sp, #0
            BaseType_t xIndex;
            BaseType_t xReturn;

            /* Allocate space for 'xTCPSegments' and store them in 'xSegmentList'. */

            vListInitialise( &xSegmentList );
 80113da:	4824      	ldr	r0, [pc, #144]	@ (801146c <prvCreateSectors+0x98>)
 80113dc:	f003 fd5f 	bl	8014e9e <vListInitialise>
            xTCPSegments = ( ( TCPSegment_t * ) pvPortMallocLarge( ( size_t ) ipconfigTCP_WIN_SEG_COUNT * sizeof( xTCPSegments[ 0 ] ) ) );
 80113e0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80113e4:	f006 fe80 	bl	80180e8 <pvPortMalloc>
 80113e8:	4603      	mov	r3, r0
 80113ea:	4a21      	ldr	r2, [pc, #132]	@ (8011470 <prvCreateSectors+0x9c>)
 80113ec:	6013      	str	r3, [r2, #0]

            if( xTCPSegments == NULL )
 80113ee:	4b20      	ldr	r3, [pc, #128]	@ (8011470 <prvCreateSectors+0x9c>)
 80113f0:	681b      	ldr	r3, [r3, #0]
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d102      	bne.n	80113fc <prvCreateSectors+0x28>
            {
                FreeRTOS_debug_printf( ( "prvCreateSectors: malloc %u failed\n",
                                         ( unsigned ) ( ipconfigTCP_WIN_SEG_COUNT * sizeof( xTCPSegments[ 0 ] ) ) ) );

                xReturn = pdFAIL;
 80113f6:	2300      	movs	r3, #0
 80113f8:	603b      	str	r3, [r7, #0]
 80113fa:	e032      	b.n	8011462 <prvCreateSectors+0x8e>
            }
            else
            {
                /* Clear the allocated space. */
                ( void ) memset( xTCPSegments, 0, ( size_t ) ipconfigTCP_WIN_SEG_COUNT * sizeof( xTCPSegments[ 0 ] ) );
 80113fc:	4b1c      	ldr	r3, [pc, #112]	@ (8011470 <prvCreateSectors+0x9c>)
 80113fe:	681b      	ldr	r3, [r3, #0]
 8011400:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8011404:	2100      	movs	r1, #0
 8011406:	4618      	mov	r0, r3
 8011408:	f007 fb0c 	bl	8018a24 <memset>

                for( xIndex = 0; xIndex < ipconfigTCP_WIN_SEG_COUNT; xIndex++ )
 801140c:	2300      	movs	r3, #0
 801140e:	607b      	str	r3, [r7, #4]
 8011410:	e022      	b.n	8011458 <prvCreateSectors+0x84>
                        vListInitialiseItem( &( xTCPSegments[ xIndex ].xSegmentItem ) );
                        vListInitialiseItem( &( xTCPSegments[ xIndex ].xQueueItem ) );
                    }
                    #endif

                    listSET_LIST_ITEM_OWNER( &( xTCPSegments[ xIndex ].xSegmentItem ), ( void * ) &( xTCPSegments[ xIndex ] ) );
 8011412:	4b17      	ldr	r3, [pc, #92]	@ (8011470 <prvCreateSectors+0x9c>)
 8011414:	6819      	ldr	r1, [r3, #0]
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	019a      	lsls	r2, r3, #6
 801141a:	4b15      	ldr	r3, [pc, #84]	@ (8011470 <prvCreateSectors+0x9c>)
 801141c:	6818      	ldr	r0, [r3, #0]
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	019b      	lsls	r3, r3, #6
 8011422:	4403      	add	r3, r0
 8011424:	440a      	add	r2, r1
 8011426:	639a      	str	r2, [r3, #56]	@ 0x38
                    listSET_LIST_ITEM_OWNER( &( xTCPSegments[ xIndex ].xQueueItem ), ( void * ) &( xTCPSegments[ xIndex ] ) );
 8011428:	4b11      	ldr	r3, [pc, #68]	@ (8011470 <prvCreateSectors+0x9c>)
 801142a:	6819      	ldr	r1, [r3, #0]
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	019a      	lsls	r2, r3, #6
 8011430:	4b0f      	ldr	r3, [pc, #60]	@ (8011470 <prvCreateSectors+0x9c>)
 8011432:	6818      	ldr	r0, [r3, #0]
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	019b      	lsls	r3, r3, #6
 8011438:	4403      	add	r3, r0
 801143a:	440a      	add	r2, r1
 801143c:	625a      	str	r2, [r3, #36]	@ 0x24

                    /* And add it to the pool of available segments */
                    vListInsertFifo( &xSegmentList, &( xTCPSegments[ xIndex ].xSegmentItem ) );
 801143e:	4b0c      	ldr	r3, [pc, #48]	@ (8011470 <prvCreateSectors+0x9c>)
 8011440:	681a      	ldr	r2, [r3, #0]
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	019b      	lsls	r3, r3, #6
 8011446:	4413      	add	r3, r2
 8011448:	332c      	adds	r3, #44	@ 0x2c
 801144a:	4619      	mov	r1, r3
 801144c:	4807      	ldr	r0, [pc, #28]	@ (801146c <prvCreateSectors+0x98>)
 801144e:	f7ff ff37 	bl	80112c0 <vListInsertFifo>
                for( xIndex = 0; xIndex < ipconfigTCP_WIN_SEG_COUNT; xIndex++ )
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	3301      	adds	r3, #1
 8011456:	607b      	str	r3, [r7, #4]
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	2b3f      	cmp	r3, #63	@ 0x3f
 801145c:	ddd9      	ble.n	8011412 <prvCreateSectors+0x3e>
                }

                xReturn = pdPASS;
 801145e:	2301      	movs	r3, #1
 8011460:	603b      	str	r3, [r7, #0]
            }

            return xReturn;
 8011462:	683b      	ldr	r3, [r7, #0]
        }
 8011464:	4618      	mov	r0, r3
 8011466:	3708      	adds	r7, #8
 8011468:	46bd      	mov	sp, r7
 801146a:	bd80      	pop	{r7, pc}
 801146c:	20002618 	.word	0x20002618
 8011470:	20002614 	.word	0x20002614

08011474 <xTCPWindowRxFind>:
 *
 * @return The address of the segment descriptor found, or NULL when not found.
 */
        static TCPSegment_t * xTCPWindowRxFind( const TCPWindow_t * pxWindow,
                                                uint32_t ulSequenceNumber )
        {
 8011474:	b480      	push	{r7}
 8011476:	b087      	sub	sp, #28
 8011478:	af00      	add	r7, sp, #0
 801147a:	6078      	str	r0, [r7, #4]
 801147c:	6039      	str	r1, [r7, #0]
            const ListItem_t * pxIterator;
            const ListItem_t * pxEnd;
            TCPSegment_t * pxSegment, * pxReturn = NULL;
 801147e:	2300      	movs	r3, #0
 8011480:	613b      	str	r3, [r7, #16]
             * segments. */

            /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxEnd = ( ( const ListItem_t * ) &( pxWindow->xRxSegments.xListEnd ) );
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	33ac      	adds	r3, #172	@ 0xac
 8011486:	60fb      	str	r3, [r7, #12]

            for( pxIterator = listGET_NEXT( pxEnd );
 8011488:	68fb      	ldr	r3, [r7, #12]
 801148a:	685b      	ldr	r3, [r3, #4]
 801148c:	617b      	str	r3, [r7, #20]
 801148e:	e00d      	b.n	80114ac <xTCPWindowRxFind+0x38>
                 pxIterator != pxEnd;
                 pxIterator = listGET_NEXT( pxIterator ) )
            {
                pxSegment = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 8011490:	697b      	ldr	r3, [r7, #20]
 8011492:	68db      	ldr	r3, [r3, #12]
 8011494:	60bb      	str	r3, [r7, #8]

                if( pxSegment->ulSequenceNumber == ulSequenceNumber )
 8011496:	68bb      	ldr	r3, [r7, #8]
 8011498:	681b      	ldr	r3, [r3, #0]
 801149a:	683a      	ldr	r2, [r7, #0]
 801149c:	429a      	cmp	r2, r3
 801149e:	d102      	bne.n	80114a6 <xTCPWindowRxFind+0x32>
                {
                    pxReturn = pxSegment;
 80114a0:	68bb      	ldr	r3, [r7, #8]
 80114a2:	613b      	str	r3, [r7, #16]
                    break;
 80114a4:	e006      	b.n	80114b4 <xTCPWindowRxFind+0x40>
                 pxIterator = listGET_NEXT( pxIterator ) )
 80114a6:	697b      	ldr	r3, [r7, #20]
 80114a8:	685b      	ldr	r3, [r3, #4]
 80114aa:	617b      	str	r3, [r7, #20]
                 pxIterator != pxEnd;
 80114ac:	697a      	ldr	r2, [r7, #20]
 80114ae:	68fb      	ldr	r3, [r7, #12]
 80114b0:	429a      	cmp	r2, r3
 80114b2:	d1ed      	bne.n	8011490 <xTCPWindowRxFind+0x1c>
                }
            }

            return pxReturn;
 80114b4:	693b      	ldr	r3, [r7, #16]
        }
 80114b6:	4618      	mov	r0, r3
 80114b8:	371c      	adds	r7, #28
 80114ba:	46bd      	mov	sp, r7
 80114bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114c0:	4770      	bx	lr
	...

080114c4 <xTCPWindowNew>:
 */
        static TCPSegment_t * xTCPWindowNew( TCPWindow_t * pxWindow,
                                             uint32_t ulSequenceNumber,
                                             int32_t lCount,
                                             BaseType_t xIsForRx )
        {
 80114c4:	b580      	push	{r7, lr}
 80114c6:	b08a      	sub	sp, #40	@ 0x28
 80114c8:	af00      	add	r7, sp, #0
 80114ca:	60f8      	str	r0, [r7, #12]
 80114cc:	60b9      	str	r1, [r7, #8]
 80114ce:	607a      	str	r2, [r7, #4]
 80114d0:	603b      	str	r3, [r7, #0]
            TCPSegment_t * pxSegment;
            ListItem_t * pxItem;

            /* Allocate a new segment.  The socket will borrow all segments from a
             * common pool: 'xSegmentList', which is a list of 'TCPSegment_t' */
            if( listLIST_IS_EMPTY( &xSegmentList ) != pdFALSE )
 80114d2:	4b37      	ldr	r3, [pc, #220]	@ (80115b0 <xTCPWindowNew+0xec>)
 80114d4:	681b      	ldr	r3, [r3, #0]
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d102      	bne.n	80114e0 <xTCPWindowNew+0x1c>
            {
                /* If the TCP-stack runs out of segments, you might consider
                 * increasing 'ipconfigTCP_WIN_SEG_COUNT'. */
                FreeRTOS_debug_printf( ( "xTCPWindow%cxNew: Error: all segments occupied\n", ( xIsForRx != 0 ) ? 'R' : 'T' ) );
                pxSegment = NULL;
 80114da:	2300      	movs	r3, #0
 80114dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80114de:	e061      	b.n	80115a4 <xTCPWindowNew+0xe0>
            }
            else
            {
                /* Pop the item at the head of the list.  Semaphore protection is
                * not required as only the IP task will call these functions.  */
                pxItem = ( ListItem_t * ) listGET_HEAD_ENTRY( &xSegmentList );
 80114e0:	4b33      	ldr	r3, [pc, #204]	@ (80115b0 <xTCPWindowNew+0xec>)
 80114e2:	68db      	ldr	r3, [r3, #12]
 80114e4:	623b      	str	r3, [r7, #32]
                pxSegment = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxItem ) );
 80114e6:	6a3b      	ldr	r3, [r7, #32]
 80114e8:	68db      	ldr	r3, [r3, #12]
 80114ea:	627b      	str	r3, [r7, #36]	@ 0x24

                configASSERT( pxItem != NULL );
 80114ec:	6a3b      	ldr	r3, [r7, #32]
 80114ee:	2b00      	cmp	r3, #0
 80114f0:	d10d      	bne.n	801150e <xTCPWindowNew+0x4a>
	__asm volatile
 80114f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114f6:	b672      	cpsid	i
 80114f8:	f383 8811 	msr	BASEPRI, r3
 80114fc:	f3bf 8f6f 	isb	sy
 8011500:	f3bf 8f4f 	dsb	sy
 8011504:	b662      	cpsie	i
 8011506:	61bb      	str	r3, [r7, #24]
}
 8011508:	bf00      	nop
 801150a:	bf00      	nop
 801150c:	e7fd      	b.n	801150a <xTCPWindowNew+0x46>
                configASSERT( pxSegment != NULL );
 801150e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011510:	2b00      	cmp	r3, #0
 8011512:	d10d      	bne.n	8011530 <xTCPWindowNew+0x6c>
	__asm volatile
 8011514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011518:	b672      	cpsid	i
 801151a:	f383 8811 	msr	BASEPRI, r3
 801151e:	f3bf 8f6f 	isb	sy
 8011522:	f3bf 8f4f 	dsb	sy
 8011526:	b662      	cpsie	i
 8011528:	617b      	str	r3, [r7, #20]
}
 801152a:	bf00      	nop
 801152c:	bf00      	nop
 801152e:	e7fd      	b.n	801152c <xTCPWindowNew+0x68>

                /* Remove the item from xSegmentList. */
                ( void ) uxListRemove( pxItem );
 8011530:	6a38      	ldr	r0, [r7, #32]
 8011532:	f003 fd3e 	bl	8014fb2 <uxListRemove>

                /* Add it to either the connections' Rx or Tx queue. */
                if( xIsForRx != 0 )
 8011536:	683b      	ldr	r3, [r7, #0]
 8011538:	2b00      	cmp	r3, #0
 801153a:	d006      	beq.n	801154a <xTCPWindowNew+0x86>
                {
                    vListInsertFifo( &pxWindow->xRxSegments, pxItem );
 801153c:	68fb      	ldr	r3, [r7, #12]
 801153e:	33a4      	adds	r3, #164	@ 0xa4
 8011540:	6a39      	ldr	r1, [r7, #32]
 8011542:	4618      	mov	r0, r3
 8011544:	f7ff febc 	bl	80112c0 <vListInsertFifo>
 8011548:	e005      	b.n	8011556 <xTCPWindowNew+0x92>
                }
                else
                {
                    vListInsertFifo( &pxWindow->xTxSegments, pxItem );
 801154a:	68fb      	ldr	r3, [r7, #12]
 801154c:	3390      	adds	r3, #144	@ 0x90
 801154e:	6a39      	ldr	r1, [r7, #32]
 8011550:	4618      	mov	r0, r3
 8011552:	f7ff feb5 	bl	80112c0 <vListInsertFifo>
                }

                /* And set the segment's timer to zero */
                vTCPTimerSet( &pxSegment->xTransmitTimer );
 8011556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011558:	3310      	adds	r3, #16
 801155a:	4618      	mov	r0, r3
 801155c:	f7ff fec0 	bl	80112e0 <vTCPTimerSet>

                pxSegment->u.ulFlags = 0;
 8011560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011562:	2200      	movs	r2, #0
 8011564:	615a      	str	r2, [r3, #20]
                pxSegment->u.bits.bIsForRx = ( xIsForRx != 0 ) ? 1U : 0U;
 8011566:	683b      	ldr	r3, [r7, #0]
 8011568:	2b00      	cmp	r3, #0
 801156a:	d001      	beq.n	8011570 <xTCPWindowNew+0xac>
 801156c:	2101      	movs	r1, #1
 801156e:	e000      	b.n	8011572 <xTCPWindowNew+0xae>
 8011570:	2100      	movs	r1, #0
 8011572:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011574:	7d93      	ldrb	r3, [r2, #22]
 8011576:	f361 0382 	bfi	r3, r1, #2, #1
 801157a:	7593      	strb	r3, [r2, #22]
                pxSegment->lMaxLength = lCount;
 801157c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801157e:	687a      	ldr	r2, [r7, #4]
 8011580:	605a      	str	r2, [r3, #4]
                pxSegment->lDataLength = lCount;
 8011582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011584:	687a      	ldr	r2, [r7, #4]
 8011586:	609a      	str	r2, [r3, #8]
                pxSegment->ulSequenceNumber = ulSequenceNumber;
 8011588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801158a:	68ba      	ldr	r2, [r7, #8]
 801158c:	601a      	str	r2, [r3, #0]
                #if ( ipconfigHAS_DEBUG_PRINTF != 0 )
                {
                    static UBaseType_t xLowestLength = ipconfigTCP_WIN_SEG_COUNT;
                    UBaseType_t xLength = listCURRENT_LIST_LENGTH( &xSegmentList );
 801158e:	4b08      	ldr	r3, [pc, #32]	@ (80115b0 <xTCPWindowNew+0xec>)
 8011590:	681b      	ldr	r3, [r3, #0]
 8011592:	61fb      	str	r3, [r7, #28]

                    if( xLowestLength > xLength )
 8011594:	4b07      	ldr	r3, [pc, #28]	@ (80115b4 <xTCPWindowNew+0xf0>)
 8011596:	681b      	ldr	r3, [r3, #0]
 8011598:	69fa      	ldr	r2, [r7, #28]
 801159a:	429a      	cmp	r2, r3
 801159c:	d202      	bcs.n	80115a4 <xTCPWindowNew+0xe0>
                    {
                        xLowestLength = xLength;
 801159e:	4a05      	ldr	r2, [pc, #20]	@ (80115b4 <xTCPWindowNew+0xf0>)
 80115a0:	69fb      	ldr	r3, [r7, #28]
 80115a2:	6013      	str	r3, [r2, #0]
                    }
                }
                #endif /* ipconfigHAS_DEBUG_PRINTF */
            }

            return pxSegment;
 80115a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        }
 80115a6:	4618      	mov	r0, r3
 80115a8:	3728      	adds	r7, #40	@ 0x28
 80115aa:	46bd      	mov	sp, r7
 80115ac:	bd80      	pop	{r7, pc}
 80115ae:	bf00      	nop
 80115b0:	20002618 	.word	0x20002618
 80115b4:	20000018 	.word	0x20000018

080115b8 <xTCPWindowRxEmpty>:
 * @param[in] pxWindow The descriptor of the TCP sliding windows.
 *
 * @return pdTRUE if the connection can be closed. Else, pdFALSE.
 */
        BaseType_t xTCPWindowRxEmpty( const TCPWindow_t * pxWindow )
        {
 80115b8:	b580      	push	{r7, lr}
 80115ba:	b084      	sub	sp, #16
 80115bc:	af00      	add	r7, sp, #0
 80115be:	6078      	str	r0, [r7, #4]
            /* When the peer has a close request (FIN flag), the driver will check
             * if there are missing packets in the Rx-queue.  It will accept the
             * closure of the connection if both conditions are true:
             * - the Rx-queue is empty
             * - the highest Rx sequence number has been ACK'ed */
            if( listLIST_IS_EMPTY( ( &pxWindow->xRxSegments ) ) == pdFALSE )
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80115c6:	2b00      	cmp	r3, #0
 80115c8:	d002      	beq.n	80115d0 <xTCPWindowRxEmpty+0x18>
            {
                /* Rx data has been stored while earlier packets were missing. */
                xReturn = pdFALSE;
 80115ca:	2300      	movs	r3, #0
 80115cc:	60fb      	str	r3, [r7, #12]
 80115ce:	e010      	b.n	80115f2 <xTCPWindowRxEmpty+0x3a>
            }
            else if( xSequenceGreaterThanOrEqual( pxWindow->rx.ulCurrentSequenceNumber + 1U, pxWindow->rx.ulHighestSequenceNumber ) != pdFALSE )
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	691b      	ldr	r3, [r3, #16]
 80115d4:	1c5a      	adds	r2, r3, #1
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	699b      	ldr	r3, [r3, #24]
 80115da:	4619      	mov	r1, r3
 80115dc:	4610      	mov	r0, r2
 80115de:	f7ff fe5a 	bl	8011296 <xSequenceGreaterThanOrEqual>
 80115e2:	4603      	mov	r3, r0
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d002      	beq.n	80115ee <xTCPWindowRxEmpty+0x36>
            {
                /* No Rx packets are being stored and the highest sequence number
                 * that has been received has been ACKed. */
                xReturn = pdTRUE;
 80115e8:	2301      	movs	r3, #1
 80115ea:	60fb      	str	r3, [r7, #12]
 80115ec:	e001      	b.n	80115f2 <xTCPWindowRxEmpty+0x3a>
            else
            {
                FreeRTOS_debug_printf( ( "xTCPWindowRxEmpty: cur %u highest %u (empty)\n",
                                         ( unsigned ) ( pxWindow->rx.ulCurrentSequenceNumber - pxWindow->rx.ulFirstSequenceNumber ),
                                         ( unsigned ) ( pxWindow->rx.ulHighestSequenceNumber - pxWindow->rx.ulFirstSequenceNumber ) ) );
                xReturn = pdFALSE;
 80115ee:	2300      	movs	r3, #0
 80115f0:	60fb      	str	r3, [r7, #12]
            }

            return xReturn;
 80115f2:	68fb      	ldr	r3, [r7, #12]
        }
 80115f4:	4618      	mov	r0, r3
 80115f6:	3710      	adds	r7, #16
 80115f8:	46bd      	mov	sp, r7
 80115fa:	bd80      	pop	{r7, pc}

080115fc <xTCPWindowGetHead>:
 * @param[in] pxList The list of segment descriptors.
 *
 * @return The address of the segment descriptor, or NULL when not found.
 */
        static TCPSegment_t * xTCPWindowGetHead( const List_t * pxList )
        {
 80115fc:	b580      	push	{r7, lr}
 80115fe:	b084      	sub	sp, #16
 8011600:	af00      	add	r7, sp, #0
 8011602:	6078      	str	r0, [r7, #4]
            TCPSegment_t * pxSegment;
            ListItem_t * pxItem;

            /* Detaches and returns the head of a queue. */
            if( listLIST_IS_EMPTY( pxList ) != pdFALSE )
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	681b      	ldr	r3, [r3, #0]
 8011608:	2b00      	cmp	r3, #0
 801160a:	d102      	bne.n	8011612 <xTCPWindowGetHead+0x16>
            {
                pxSegment = NULL;
 801160c:	2300      	movs	r3, #0
 801160e:	60fb      	str	r3, [r7, #12]
 8011610:	e008      	b.n	8011624 <xTCPWindowGetHead+0x28>
            }
            else
            {
                pxItem = ( ListItem_t * ) listGET_HEAD_ENTRY( pxList );
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	68db      	ldr	r3, [r3, #12]
 8011616:	60bb      	str	r3, [r7, #8]
                pxSegment = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxItem ) );
 8011618:	68bb      	ldr	r3, [r7, #8]
 801161a:	68db      	ldr	r3, [r3, #12]
 801161c:	60fb      	str	r3, [r7, #12]

                ( void ) uxListRemove( pxItem );
 801161e:	68b8      	ldr	r0, [r7, #8]
 8011620:	f003 fcc7 	bl	8014fb2 <uxListRemove>
            }

            return pxSegment;
 8011624:	68fb      	ldr	r3, [r7, #12]
        }
 8011626:	4618      	mov	r0, r3
 8011628:	3710      	adds	r7, #16
 801162a:	46bd      	mov	sp, r7
 801162c:	bd80      	pop	{r7, pc}

0801162e <xTCPWindowPeekHead>:
 * @param[in] pxList The list of segment descriptors.
 *
 * @return The address of the segment descriptor, or NULL when the list is empty.
 */
        static TCPSegment_t * xTCPWindowPeekHead( const List_t * pxList )
        {
 801162e:	b480      	push	{r7}
 8011630:	b085      	sub	sp, #20
 8011632:	af00      	add	r7, sp, #0
 8011634:	6078      	str	r0, [r7, #4]
            const ListItem_t * pxItem;
            TCPSegment_t * pxReturn;

            /* Returns the head of a queue but it won't be detached. */
            if( listLIST_IS_EMPTY( pxList ) != pdFALSE )
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	681b      	ldr	r3, [r3, #0]
 801163a:	2b00      	cmp	r3, #0
 801163c:	d102      	bne.n	8011644 <xTCPWindowPeekHead+0x16>
            {
                pxReturn = NULL;
 801163e:	2300      	movs	r3, #0
 8011640:	60fb      	str	r3, [r7, #12]
 8011642:	e005      	b.n	8011650 <xTCPWindowPeekHead+0x22>
            }
            else
            {
                pxItem = ( ListItem_t * ) listGET_HEAD_ENTRY( pxList );
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	68db      	ldr	r3, [r3, #12]
 8011648:	60bb      	str	r3, [r7, #8]
                pxReturn = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxItem ) );
 801164a:	68bb      	ldr	r3, [r7, #8]
 801164c:	68db      	ldr	r3, [r3, #12]
 801164e:	60fb      	str	r3, [r7, #12]
            }

            return pxReturn;
 8011650:	68fb      	ldr	r3, [r7, #12]
        }
 8011652:	4618      	mov	r0, r3
 8011654:	3714      	adds	r7, #20
 8011656:	46bd      	mov	sp, r7
 8011658:	f85d 7b04 	ldr.w	r7, [sp], #4
 801165c:	4770      	bx	lr
	...

08011660 <vTCPWindowFree>:
 * @brief Release a segment object, return it to the list of available segment holders.
 *
 * @param[in] pxSegment The segment descriptor that must be freed.
 */
        static void vTCPWindowFree( TCPSegment_t * pxSegment )
        {
 8011660:	b580      	push	{r7, lr}
 8011662:	b082      	sub	sp, #8
 8011664:	af00      	add	r7, sp, #0
 8011666:	6078      	str	r0, [r7, #4]
            /*  Free entry pxSegment because it's not used any more.  The ownership
             * will be passed back to the segment pool.
             *
             * Unlink it from one of the queues, if any. */
            if( listLIST_ITEM_CONTAINER( &( pxSegment->xQueueItem ) ) != NULL )
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801166c:	2b00      	cmp	r3, #0
 801166e:	d004      	beq.n	801167a <vTCPWindowFree+0x1a>
            {
                ( void ) uxListRemove( &( pxSegment->xQueueItem ) );
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	3318      	adds	r3, #24
 8011674:	4618      	mov	r0, r3
 8011676:	f003 fc9c 	bl	8014fb2 <uxListRemove>
            }

            pxSegment->ulSequenceNumber = 0U;
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	2200      	movs	r2, #0
 801167e:	601a      	str	r2, [r3, #0]
            pxSegment->lDataLength = 0;
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	2200      	movs	r2, #0
 8011684:	609a      	str	r2, [r3, #8]
            pxSegment->u.ulFlags = 0U;
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	2200      	movs	r2, #0
 801168a:	615a      	str	r2, [r3, #20]

            /* Take it out of xRxSegments/xTxSegments */
            if( listLIST_ITEM_CONTAINER( &( pxSegment->xSegmentItem ) ) != NULL )
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011690:	2b00      	cmp	r3, #0
 8011692:	d004      	beq.n	801169e <vTCPWindowFree+0x3e>
            {
                ( void ) uxListRemove( &( pxSegment->xSegmentItem ) );
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	332c      	adds	r3, #44	@ 0x2c
 8011698:	4618      	mov	r0, r3
 801169a:	f003 fc8a 	bl	8014fb2 <uxListRemove>
            }

            /* Return it to xSegmentList */
            vListInsertFifo( &xSegmentList, &( pxSegment->xSegmentItem ) );
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	332c      	adds	r3, #44	@ 0x2c
 80116a2:	4619      	mov	r1, r3
 80116a4:	4803      	ldr	r0, [pc, #12]	@ (80116b4 <vTCPWindowFree+0x54>)
 80116a6:	f7ff fe0b 	bl	80112c0 <vListInsertFifo>
        }
 80116aa:	bf00      	nop
 80116ac:	3708      	adds	r7, #8
 80116ae:	46bd      	mov	sp, r7
 80116b0:	bd80      	pop	{r7, pc}
 80116b2:	bf00      	nop
 80116b4:	20002618 	.word	0x20002618

080116b8 <vTCPWindowDestroy>:
 * @brief Return all segment descriptor to the poll of descriptors, before deleting a socket.
 *
 * @param[in] pxWindow The descriptor of the TCP sliding windows.
 */
        void vTCPWindowDestroy( TCPWindow_t const * pxWindow )
        {
 80116b8:	b580      	push	{r7, lr}
 80116ba:	b086      	sub	sp, #24
 80116bc:	af00      	add	r7, sp, #0
 80116be:	6078      	str	r0, [r7, #4]

            /*  Destroy a window.  A TCP window doesn't serve any more.  Return all
             * owned segments to the pool.  In order to save code, it will make 2 rounds,
             * one to remove the segments from xRxSegments, and a second round to clear
             * xTxSegments*/
            for( xRound = 0; xRound < 2; xRound++ )
 80116c0:	2300      	movs	r3, #0
 80116c2:	613b      	str	r3, [r7, #16]
 80116c4:	e01d      	b.n	8011702 <vTCPWindowDestroy+0x4a>
            {
                if( xRound != 0 )
 80116c6:	693b      	ldr	r3, [r7, #16]
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	d003      	beq.n	80116d4 <vTCPWindowDestroy+0x1c>
                {
                    pxSegments = &( pxWindow->xRxSegments );
 80116cc:	687b      	ldr	r3, [r7, #4]
 80116ce:	33a4      	adds	r3, #164	@ 0xa4
 80116d0:	617b      	str	r3, [r7, #20]
 80116d2:	e002      	b.n	80116da <vTCPWindowDestroy+0x22>
                }
                else
                {
                    pxSegments = &( pxWindow->xTxSegments );
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	3390      	adds	r3, #144	@ 0x90
 80116d8:	617b      	str	r3, [r7, #20]
                }

                if( listLIST_IS_INITIALISED( pxSegments ) )
 80116da:	697b      	ldr	r3, [r7, #20]
 80116dc:	689b      	ldr	r3, [r3, #8]
 80116de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80116e2:	d10b      	bne.n	80116fc <vTCPWindowDestroy+0x44>
                {
                    while( listCURRENT_LIST_LENGTH( pxSegments ) > 0U )
 80116e4:	e006      	b.n	80116f4 <vTCPWindowDestroy+0x3c>
                    {
                        pxSegment = ( ( TCPSegment_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxSegments ) );
 80116e6:	697b      	ldr	r3, [r7, #20]
 80116e8:	68db      	ldr	r3, [r3, #12]
 80116ea:	68db      	ldr	r3, [r3, #12]
 80116ec:	60fb      	str	r3, [r7, #12]
                        vTCPWindowFree( pxSegment );
 80116ee:	68f8      	ldr	r0, [r7, #12]
 80116f0:	f7ff ffb6 	bl	8011660 <vTCPWindowFree>
                    while( listCURRENT_LIST_LENGTH( pxSegments ) > 0U )
 80116f4:	697b      	ldr	r3, [r7, #20]
 80116f6:	681b      	ldr	r3, [r3, #0]
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	d1f4      	bne.n	80116e6 <vTCPWindowDestroy+0x2e>
            for( xRound = 0; xRound < 2; xRound++ )
 80116fc:	693b      	ldr	r3, [r7, #16]
 80116fe:	3301      	adds	r3, #1
 8011700:	613b      	str	r3, [r7, #16]
 8011702:	693b      	ldr	r3, [r7, #16]
 8011704:	2b01      	cmp	r3, #1
 8011706:	ddde      	ble.n	80116c6 <vTCPWindowDestroy+0xe>
                    }
                }
            }
        }
 8011708:	bf00      	nop
 801170a:	bf00      	nop
 801170c:	3718      	adds	r7, #24
 801170e:	46bd      	mov	sp, r7
 8011710:	bd80      	pop	{r7, pc}
	...

08011714 <xTCPWindowCreate>:
                                 uint32_t ulRxWindowLength,
                                 uint32_t ulTxWindowLength,
                                 uint32_t ulAckNumber,
                                 uint32_t ulSequenceNumber,
                                 uint32_t ulMSS )
    {
 8011714:	b580      	push	{r7, lr}
 8011716:	b086      	sub	sp, #24
 8011718:	af00      	add	r7, sp, #0
 801171a:	60f8      	str	r0, [r7, #12]
 801171c:	60b9      	str	r1, [r7, #8]
 801171e:	607a      	str	r2, [r7, #4]
 8011720:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdPASS;
 8011722:	2301      	movs	r3, #1
 8011724:	617b      	str	r3, [r7, #20]

        /* Create and initialize a window. */

        #if ( ipconfigUSE_TCP_WIN == 1 )
        {
            if( xTCPSegments == NULL )
 8011726:	4b18      	ldr	r3, [pc, #96]	@ (8011788 <xTCPWindowCreate+0x74>)
 8011728:	681b      	ldr	r3, [r3, #0]
 801172a:	2b00      	cmp	r3, #0
 801172c:	d102      	bne.n	8011734 <xTCPWindowCreate+0x20>
            {
                xReturn = prvCreateSectors();
 801172e:	f7ff fe51 	bl	80113d4 <prvCreateSectors>
 8011732:	6178      	str	r0, [r7, #20]
            }

            vListInitialise( &( pxWindow->xTxSegments ) );
 8011734:	68fb      	ldr	r3, [r7, #12]
 8011736:	3390      	adds	r3, #144	@ 0x90
 8011738:	4618      	mov	r0, r3
 801173a:	f003 fbb0 	bl	8014e9e <vListInitialise>
            vListInitialise( &( pxWindow->xRxSegments ) );
 801173e:	68fb      	ldr	r3, [r7, #12]
 8011740:	33a4      	adds	r3, #164	@ 0xa4
 8011742:	4618      	mov	r0, r3
 8011744:	f003 fbab 	bl	8014e9e <vListInitialise>

            vListInitialise( &( pxWindow->xPriorityQueue ) ); /* Priority queue: segments which must be sent immediately */
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	3340      	adds	r3, #64	@ 0x40
 801174c:	4618      	mov	r0, r3
 801174e:	f003 fba6 	bl	8014e9e <vListInitialise>
            vListInitialise( &( pxWindow->xTxQueue ) );       /* Transmit queue: segments queued for transmission */
 8011752:	68fb      	ldr	r3, [r7, #12]
 8011754:	3354      	adds	r3, #84	@ 0x54
 8011756:	4618      	mov	r0, r3
 8011758:	f003 fba1 	bl	8014e9e <vListInitialise>
            vListInitialise( &( pxWindow->xWaitQueue ) );     /* Waiting queue:  outstanding segments */
 801175c:	68fb      	ldr	r3, [r7, #12]
 801175e:	3368      	adds	r3, #104	@ 0x68
 8011760:	4618      	mov	r0, r3
 8011762:	f003 fb9c 	bl	8014e9e <vListInitialise>
        {
            FreeRTOS_debug_printf( ( "xTCPWindowCreate: for WinLen = Rx/Tx: %u/%u\n",
                                     ( unsigned ) ulRxWindowLength, ( unsigned ) ulTxWindowLength ) );
        }

        pxWindow->xSize.ulRxWindowLength = ulRxWindowLength;
 8011766:	68fb      	ldr	r3, [r7, #12]
 8011768:	68ba      	ldr	r2, [r7, #8]
 801176a:	605a      	str	r2, [r3, #4]
        pxWindow->xSize.ulTxWindowLength = ulTxWindowLength;
 801176c:	68fb      	ldr	r3, [r7, #12]
 801176e:	687a      	ldr	r2, [r7, #4]
 8011770:	609a      	str	r2, [r3, #8]

        vTCPWindowInit( pxWindow, ulAckNumber, ulSequenceNumber, ulMSS );
 8011772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011774:	6a3a      	ldr	r2, [r7, #32]
 8011776:	6839      	ldr	r1, [r7, #0]
 8011778:	68f8      	ldr	r0, [r7, #12]
 801177a:	f000 f807 	bl	801178c <vTCPWindowInit>

        return xReturn;
 801177e:	697b      	ldr	r3, [r7, #20]
    }
 8011780:	4618      	mov	r0, r3
 8011782:	3718      	adds	r7, #24
 8011784:	46bd      	mov	sp, r7
 8011786:	bd80      	pop	{r7, pc}
 8011788:	20002614 	.word	0x20002614

0801178c <vTCPWindowInit>:
 */
    void vTCPWindowInit( TCPWindow_t * pxWindow,
                         uint32_t ulAckNumber,
                         uint32_t ulSequenceNumber,
                         uint32_t ulMSS )
    {
 801178c:	b480      	push	{r7}
 801178e:	b087      	sub	sp, #28
 8011790:	af00      	add	r7, sp, #0
 8011792:	60f8      	str	r0, [r7, #12]
 8011794:	60b9      	str	r1, [r7, #8]
 8011796:	607a      	str	r2, [r7, #4]
 8011798:	603b      	str	r3, [r7, #0]
        const int32_t l500ms = 500;
 801179a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 801179e:	617b      	str	r3, [r7, #20]

        pxWindow->u.ulFlags = 0U;
 80117a0:	68fb      	ldr	r3, [r7, #12]
 80117a2:	2200      	movs	r2, #0
 80117a4:	601a      	str	r2, [r3, #0]
        pxWindow->u.bits.bHasInit = pdTRUE_UNSIGNED;
 80117a6:	68fa      	ldr	r2, [r7, #12]
 80117a8:	7813      	ldrb	r3, [r2, #0]
 80117aa:	f043 0301 	orr.w	r3, r3, #1
 80117ae:	7013      	strb	r3, [r2, #0]

        if( ulMSS != 0U )
 80117b0:	683b      	ldr	r3, [r7, #0]
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d024      	beq.n	8011800 <vTCPWindowInit+0x74>
        {
            if( pxWindow->usMSSInit != 0U )
 80117b6:	68fb      	ldr	r3, [r7, #12]
 80117b8:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 80117bc:	2b00      	cmp	r3, #0
 80117be:	d004      	beq.n	80117ca <vTCPWindowInit+0x3e>
            {
                pxWindow->usMSSInit = ( uint16_t ) ulMSS;
 80117c0:	683b      	ldr	r3, [r7, #0]
 80117c2:	b29a      	uxth	r2, r3
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
            }

            if( ( ulMSS < ( uint32_t ) pxWindow->usMSS ) || ( pxWindow->usMSS == 0U ) )
 80117ca:	68fb      	ldr	r3, [r7, #12]
 80117cc:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 80117d0:	461a      	mov	r2, r3
 80117d2:	683b      	ldr	r3, [r7, #0]
 80117d4:	4293      	cmp	r3, r2
 80117d6:	d304      	bcc.n	80117e2 <vTCPWindowInit+0x56>
 80117d8:	68fb      	ldr	r3, [r7, #12]
 80117da:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d10e      	bne.n	8011800 <vTCPWindowInit+0x74>
            {
                pxWindow->xSize.ulRxWindowLength = ( pxWindow->xSize.ulRxWindowLength / ulMSS ) * ulMSS;
 80117e2:	68fb      	ldr	r3, [r7, #12]
 80117e4:	685a      	ldr	r2, [r3, #4]
 80117e6:	683b      	ldr	r3, [r7, #0]
 80117e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80117ec:	683a      	ldr	r2, [r7, #0]
 80117ee:	fb03 f202 	mul.w	r2, r3, r2
 80117f2:	68fb      	ldr	r3, [r7, #12]
 80117f4:	605a      	str	r2, [r3, #4]
                pxWindow->usMSS = ( uint16_t ) ulMSS;
 80117f6:	683b      	ldr	r3, [r7, #0]
 80117f8:	b29a      	uxth	r2, r3
 80117fa:	68fb      	ldr	r3, [r7, #12]
 80117fc:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
            pxWindow->xTxSegment.lMaxLength = ( int32_t ) pxWindow->usMSS;
        }
        #endif /* ipconfigUSE_TCP_WIN == 1 */

        /*Start with a timeout of 2 * 500 ms (1 sec). */
        pxWindow->lSRTT = l500ms;
 8011800:	68fb      	ldr	r3, [r7, #12]
 8011802:	697a      	ldr	r2, [r7, #20]
 8011804:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Just for logging, to print relative sequence numbers. */
        pxWindow->rx.ulFirstSequenceNumber = ulAckNumber;
 8011806:	68fb      	ldr	r3, [r7, #12]
 8011808:	68ba      	ldr	r2, [r7, #8]
 801180a:	60da      	str	r2, [r3, #12]

        /* The segment asked for in the next transmission. */
        pxWindow->rx.ulCurrentSequenceNumber = ulAckNumber;
 801180c:	68fb      	ldr	r3, [r7, #12]
 801180e:	68ba      	ldr	r2, [r7, #8]
 8011810:	611a      	str	r2, [r3, #16]

        /* The right-hand side of the receive window. */
        pxWindow->rx.ulHighestSequenceNumber = ulAckNumber;
 8011812:	68fb      	ldr	r3, [r7, #12]
 8011814:	68ba      	ldr	r2, [r7, #8]
 8011816:	619a      	str	r2, [r3, #24]

        pxWindow->tx.ulFirstSequenceNumber = ulSequenceNumber;
 8011818:	68fb      	ldr	r3, [r7, #12]
 801181a:	687a      	ldr	r2, [r7, #4]
 801181c:	61da      	str	r2, [r3, #28]

        /* The segment asked for in next transmission. */
        pxWindow->tx.ulCurrentSequenceNumber = ulSequenceNumber;
 801181e:	68fb      	ldr	r3, [r7, #12]
 8011820:	687a      	ldr	r2, [r7, #4]
 8011822:	621a      	str	r2, [r3, #32]

        /* The sequence number given to the next outgoing byte to be added is
         * maintained by lTCPWindowTxAdd(). */
        pxWindow->ulNextTxSequenceNumber = ulSequenceNumber;
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	687a      	ldr	r2, [r7, #4]
 8011828:	635a      	str	r2, [r3, #52]	@ 0x34

        /* The right-hand side of the transmit window. */
        pxWindow->tx.ulHighestSequenceNumber = ulSequenceNumber;
 801182a:	68fb      	ldr	r3, [r7, #12]
 801182c:	687a      	ldr	r2, [r7, #4]
 801182e:	629a      	str	r2, [r3, #40]	@ 0x28
        pxWindow->ulOurSequenceNumber = ulSequenceNumber;
 8011830:	68fb      	ldr	r3, [r7, #12]
 8011832:	687a      	ldr	r2, [r7, #4]
 8011834:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
 8011836:	bf00      	nop
 8011838:	371c      	adds	r7, #28
 801183a:	46bd      	mov	sp, r7
 801183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011840:	4770      	bx	lr

08011842 <xTCPWindowRxConfirm>:
 * @return The first segment descriptor involved, or NULL when no matching descriptor was found.
 */
        static TCPSegment_t * xTCPWindowRxConfirm( const TCPWindow_t * pxWindow,
                                                   uint32_t ulSequenceNumber,
                                                   uint32_t ulLength )
        {
 8011842:	b580      	push	{r7, lr}
 8011844:	b08a      	sub	sp, #40	@ 0x28
 8011846:	af00      	add	r7, sp, #0
 8011848:	60f8      	str	r0, [r7, #12]
 801184a:	60b9      	str	r1, [r7, #8]
 801184c:	607a      	str	r2, [r7, #4]
            TCPSegment_t * pxBest = NULL;
 801184e:	2300      	movs	r3, #0
 8011850:	627b      	str	r3, [r7, #36]	@ 0x24
            const ListItem_t * pxIterator;
            uint32_t ulNextSequenceNumber = ulSequenceNumber + ulLength;
 8011852:	68ba      	ldr	r2, [r7, #8]
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	4413      	add	r3, r2
 8011858:	61fb      	str	r3, [r7, #28]

            /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( pxWindow->xRxSegments.xListEnd ) );
 801185a:	68fb      	ldr	r3, [r7, #12]
 801185c:	33ac      	adds	r3, #172	@ 0xac
 801185e:	61bb      	str	r3, [r7, #24]
             * and (ulSequenceNumber+ulLength).  Normally none will be found, because
             * the next RX segment should have a sequence number equal to
             * '(ulSequenceNumber+ulLength)'. */

            /* Iterate through all RX segments that are stored: */
            for( pxIterator = listGET_NEXT( pxEnd );
 8011860:	69bb      	ldr	r3, [r7, #24]
 8011862:	685b      	ldr	r3, [r3, #4]
 8011864:	623b      	str	r3, [r7, #32]
 8011866:	e027      	b.n	80118b8 <xTCPWindowRxConfirm+0x76>
                 pxIterator != pxEnd;
                 pxIterator = listGET_NEXT( pxIterator ) )
            {
                pxSegment = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 8011868:	6a3b      	ldr	r3, [r7, #32]
 801186a:	68db      	ldr	r3, [r3, #12]
 801186c:	617b      	str	r3, [r7, #20]

                /* And see if there is a segment for which:
                 * 'ulSequenceNumber' <= 'pxSegment->ulSequenceNumber' < 'ulNextSequenceNumber'
                 * If there are more matching segments, the one with the lowest sequence number
                 * shall be taken */
                if( ( xSequenceGreaterThanOrEqual( pxSegment->ulSequenceNumber, ulSequenceNumber ) != 0 ) &&
 801186e:	697b      	ldr	r3, [r7, #20]
 8011870:	681b      	ldr	r3, [r3, #0]
 8011872:	68b9      	ldr	r1, [r7, #8]
 8011874:	4618      	mov	r0, r3
 8011876:	f7ff fd0e 	bl	8011296 <xSequenceGreaterThanOrEqual>
 801187a:	4603      	mov	r3, r0
 801187c:	2b00      	cmp	r3, #0
 801187e:	d018      	beq.n	80118b2 <xTCPWindowRxConfirm+0x70>
                    ( xSequenceLessThan( pxSegment->ulSequenceNumber, ulNextSequenceNumber ) != 0 ) )
 8011880:	697b      	ldr	r3, [r7, #20]
 8011882:	681b      	ldr	r3, [r3, #0]
 8011884:	69f9      	ldr	r1, [r7, #28]
 8011886:	4618      	mov	r0, r3
 8011888:	f7ff fcd9 	bl	801123e <xSequenceLessThan>
 801188c:	4603      	mov	r3, r0
                if( ( xSequenceGreaterThanOrEqual( pxSegment->ulSequenceNumber, ulSequenceNumber ) != 0 ) &&
 801188e:	2b00      	cmp	r3, #0
 8011890:	d00f      	beq.n	80118b2 <xTCPWindowRxConfirm+0x70>
                {
                    if( ( pxBest == NULL ) || ( xSequenceLessThan( pxSegment->ulSequenceNumber, pxBest->ulSequenceNumber ) != 0 ) )
 8011892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011894:	2b00      	cmp	r3, #0
 8011896:	d00a      	beq.n	80118ae <xTCPWindowRxConfirm+0x6c>
 8011898:	697b      	ldr	r3, [r7, #20]
 801189a:	681a      	ldr	r2, [r3, #0]
 801189c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801189e:	681b      	ldr	r3, [r3, #0]
 80118a0:	4619      	mov	r1, r3
 80118a2:	4610      	mov	r0, r2
 80118a4:	f7ff fccb 	bl	801123e <xSequenceLessThan>
 80118a8:	4603      	mov	r3, r0
 80118aa:	2b00      	cmp	r3, #0
 80118ac:	d001      	beq.n	80118b2 <xTCPWindowRxConfirm+0x70>
                    {
                        pxBest = pxSegment;
 80118ae:	697b      	ldr	r3, [r7, #20]
 80118b0:	627b      	str	r3, [r7, #36]	@ 0x24
                 pxIterator = listGET_NEXT( pxIterator ) )
 80118b2:	6a3b      	ldr	r3, [r7, #32]
 80118b4:	685b      	ldr	r3, [r3, #4]
 80118b6:	623b      	str	r3, [r7, #32]
                 pxIterator != pxEnd;
 80118b8:	6a3a      	ldr	r2, [r7, #32]
 80118ba:	69bb      	ldr	r3, [r7, #24]
 80118bc:	429a      	cmp	r2, r3
 80118be:	d1d3      	bne.n	8011868 <xTCPWindowRxConfirm+0x26>
                    }
                }
            }

            if( ( pxBest != NULL ) &&
 80118c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118c2:	2b00      	cmp	r3, #0
 80118c4:	d003      	beq.n	80118ce <xTCPWindowRxConfirm+0x8c>
                ( ( pxBest->ulSequenceNumber != ulSequenceNumber ) || ( pxBest->lDataLength != ( int32_t ) ulLength ) ) )
 80118c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118c8:	681b      	ldr	r3, [r3, #0]
            if( ( pxBest != NULL ) &&
 80118ca:	68ba      	ldr	r2, [r7, #8]
 80118cc:	429a      	cmp	r2, r3
                                         ( unsigned ) ( pxBest->ulSequenceNumber - pxWindow->rx.ulFirstSequenceNumber ),
                                         ( int ) pxBest->lDataLength,
                                         ( unsigned ) ( pxBest->ulSequenceNumber + ( ( uint32_t ) pxBest->lDataLength ) - pxWindow->rx.ulFirstSequenceNumber ) ) );
            }

            return pxBest;
 80118ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        }
 80118d0:	4618      	mov	r0, r3
 80118d2:	3728      	adds	r7, #40	@ 0x28
 80118d4:	46bd      	mov	sp, r7
 80118d6:	bd80      	pop	{r7, pc}

080118d8 <prvTCPWindowRx_ExpectedRX>:
 * @param[in] pxWindow The TCP sliding window data of the socket.
 * @param[in] ulLength The number of bytes that can be added.
 */
        static void prvTCPWindowRx_ExpectedRX( TCPWindow_t * pxWindow,
                                               uint32_t ulLength )
        {
 80118d8:	b580      	push	{r7, lr}
 80118da:	b086      	sub	sp, #24
 80118dc:	af00      	add	r7, sp, #0
 80118de:	6078      	str	r0, [r7, #4]
 80118e0:	6039      	str	r1, [r7, #0]
            uint32_t ulSequenceNumber = pxWindow->rx.ulCurrentSequenceNumber;
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	691b      	ldr	r3, [r3, #16]
 80118e6:	613b      	str	r3, [r7, #16]
            uint32_t ulCurrentSequenceNumber = ulSequenceNumber + ulLength;
 80118e8:	693a      	ldr	r2, [r7, #16]
 80118ea:	683b      	ldr	r3, [r7, #0]
 80118ec:	4413      	add	r3, r2
 80118ee:	617b      	str	r3, [r7, #20]

            if( listCURRENT_LIST_LENGTH( &( pxWindow->xRxSegments ) ) != 0U )
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	d02c      	beq.n	8011954 <prvTCPWindowRx_ExpectedRX+0x7c>
            {
                uint32_t ulSavedSequenceNumber = ulCurrentSequenceNumber;
 80118fa:	697b      	ldr	r3, [r7, #20]
 80118fc:	60fb      	str	r3, [r7, #12]
                 * If the server is forced to retransmit packets several time in a row it might send a batch of concatenated packet for speed.
                 * So we cannot rely on the packets between ulSequenceNumber and ulSequenceNumber + ulLength to be sequential and it is better to just
                 * clean them out. */
                do
                {
                    pxFound = xTCPWindowRxConfirm( pxWindow, ulSequenceNumber, ulLength );
 80118fe:	683a      	ldr	r2, [r7, #0]
 8011900:	6939      	ldr	r1, [r7, #16]
 8011902:	6878      	ldr	r0, [r7, #4]
 8011904:	f7ff ff9d 	bl	8011842 <xTCPWindowRxConfirm>
 8011908:	60b8      	str	r0, [r7, #8]

                    if( pxFound != NULL )
 801190a:	68bb      	ldr	r3, [r7, #8]
 801190c:	2b00      	cmp	r3, #0
 801190e:	d002      	beq.n	8011916 <prvTCPWindowRx_ExpectedRX+0x3e>
                    {
                        /* Remove it because it will be passed to user directly. */
                        vTCPWindowFree( pxFound );
 8011910:	68b8      	ldr	r0, [r7, #8]
 8011912:	f7ff fea5 	bl	8011660 <vTCPWindowFree>
                    }
                } while( pxFound != NULL );
 8011916:	68bb      	ldr	r3, [r7, #8]
 8011918:	2b00      	cmp	r3, #0
 801191a:	d1f0      	bne.n	80118fe <prvTCPWindowRx_ExpectedRX+0x26>

                /*  Check for following segments that are already in the
                 * queue and increment ulCurrentSequenceNumber. */
                for( ; ; )
                {
                    pxFound = xTCPWindowRxFind( pxWindow, ulCurrentSequenceNumber );
 801191c:	6979      	ldr	r1, [r7, #20]
 801191e:	6878      	ldr	r0, [r7, #4]
 8011920:	f7ff fda8 	bl	8011474 <xTCPWindowRxFind>
 8011924:	60b8      	str	r0, [r7, #8]

                    if( pxFound == NULL )
 8011926:	68bb      	ldr	r3, [r7, #8]
 8011928:	2b00      	cmp	r3, #0
 801192a:	d009      	beq.n	8011940 <prvTCPWindowRx_ExpectedRX+0x68>
                    {
                        break;
                    }

                    ulCurrentSequenceNumber += ( uint32_t ) pxFound->lDataLength;
 801192c:	68bb      	ldr	r3, [r7, #8]
 801192e:	689b      	ldr	r3, [r3, #8]
 8011930:	461a      	mov	r2, r3
 8011932:	697b      	ldr	r3, [r7, #20]
 8011934:	4413      	add	r3, r2
 8011936:	617b      	str	r3, [r7, #20]

                    /* As all packet below this one have been passed to the
                     * user it can be discarded. */
                    vTCPWindowFree( pxFound );
 8011938:	68b8      	ldr	r0, [r7, #8]
 801193a:	f7ff fe91 	bl	8011660 <vTCPWindowFree>
                    pxFound = xTCPWindowRxFind( pxWindow, ulCurrentSequenceNumber );
 801193e:	e7ed      	b.n	801191c <prvTCPWindowRx_ExpectedRX+0x44>
                        break;
 8011940:	bf00      	nop
                }

                if( ulSavedSequenceNumber != ulCurrentSequenceNumber )
 8011942:	68fa      	ldr	r2, [r7, #12]
 8011944:	697b      	ldr	r3, [r7, #20]
 8011946:	429a      	cmp	r2, r3
 8011948:	d004      	beq.n	8011954 <prvTCPWindowRx_ExpectedRX+0x7c>
                {
                    /*  After the current data-package, there is more data
                     * to be popped. */
                    pxWindow->ulUserDataLength = ulCurrentSequenceNumber - ulSavedSequenceNumber;
 801194a:	697a      	ldr	r2, [r7, #20]
 801194c:	68fb      	ldr	r3, [r7, #12]
 801194e:	1ad2      	subs	r2, r2, r3
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	631a      	str	r2, [r3, #48]	@ 0x30
                                                 ( int ) listCURRENT_LIST_LENGTH( &pxWindow->xRxSegments ) ) );
                    }
                }
            }

            pxWindow->rx.ulCurrentSequenceNumber = ulCurrentSequenceNumber;
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	697a      	ldr	r2, [r7, #20]
 8011958:	611a      	str	r2, [r3, #16]
        }
 801195a:	bf00      	nop
 801195c:	3718      	adds	r7, #24
 801195e:	46bd      	mov	sp, r7
 8011960:	bd80      	pop	{r7, pc}
	...

08011964 <prvTCPWindowRx_UnexpectedRX>:
 *         offset ( from the head ) at which the data can be placed.
 */
        static int32_t prvTCPWindowRx_UnexpectedRX( TCPWindow_t * pxWindow,
                                                    uint32_t ulSequenceNumber,
                                                    uint32_t ulLength )
        {
 8011964:	b580      	push	{r7, lr}
 8011966:	b08a      	sub	sp, #40	@ 0x28
 8011968:	af00      	add	r7, sp, #0
 801196a:	60f8      	str	r0, [r7, #12]
 801196c:	60b9      	str	r1, [r7, #8]
 801196e:	607a      	str	r2, [r7, #4]
            int32_t lReturn = -1;
 8011970:	f04f 33ff 	mov.w	r3, #4294967295
 8011974:	627b      	str	r3, [r7, #36]	@ 0x24
            uint32_t ulLast = ulSequenceNumber + ulLength;
 8011976:	68ba      	ldr	r2, [r7, #8]
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	4413      	add	r3, r2
 801197c:	623b      	str	r3, [r7, #32]
            uint32_t ulCurrentSequenceNumber = pxWindow->rx.ulCurrentSequenceNumber;
 801197e:	68fb      	ldr	r3, [r7, #12]
 8011980:	691b      	ldr	r3, [r3, #16]
 8011982:	61fb      	str	r3, [r7, #28]
             * This is useful because subsequent packets will be SACK'd with
             * single one message
             */
            for( ; ; )
            {
                pxFound = xTCPWindowRxFind( pxWindow, ulLast );
 8011984:	6a39      	ldr	r1, [r7, #32]
 8011986:	68f8      	ldr	r0, [r7, #12]
 8011988:	f7ff fd74 	bl	8011474 <xTCPWindowRxFind>
 801198c:	61b8      	str	r0, [r7, #24]

                if( pxFound == NULL )
 801198e:	69bb      	ldr	r3, [r7, #24]
 8011990:	2b00      	cmp	r3, #0
 8011992:	d006      	beq.n	80119a2 <prvTCPWindowRx_UnexpectedRX+0x3e>
                {
                    break;
                }

                ulLast += ( uint32_t ) pxFound->lDataLength;
 8011994:	69bb      	ldr	r3, [r7, #24]
 8011996:	689b      	ldr	r3, [r3, #8]
 8011998:	461a      	mov	r2, r3
 801199a:	6a3b      	ldr	r3, [r7, #32]
 801199c:	4413      	add	r3, r2
 801199e:	623b      	str	r3, [r7, #32]
                pxFound = xTCPWindowRxFind( pxWindow, ulLast );
 80119a0:	e7f0      	b.n	8011984 <prvTCPWindowRx_UnexpectedRX+0x20>
                    break;
 80119a2:	bf00      	nop
                                         ( unsigned ) ( ulLast - pxWindow->rx.ulFirstSequenceNumber ) ) );
            }

            /* Now prepare the SACK message.
             * Code OPTION_CODE_SINGLE_SACK already in network byte order. */
            pxWindow->ulOptionsData[ 0 ] = OPTION_CODE_SINGLE_SACK;
 80119a4:	68fb      	ldr	r3, [r7, #12]
 80119a6:	4a18      	ldr	r2, [pc, #96]	@ (8011a08 <prvTCPWindowRx_UnexpectedRX+0xa4>)
 80119a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* First sequence number that we received. */
            pxWindow->ulOptionsData[ 1 ] = FreeRTOS_htonl( ulSequenceNumber );
 80119ac:	68fb      	ldr	r3, [r7, #12]
 80119ae:	68ba      	ldr	r2, [r7, #8]
 80119b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Last + 1 */
            pxWindow->ulOptionsData[ 2 ] = FreeRTOS_htonl( ulLast );
 80119b4:	68fb      	ldr	r3, [r7, #12]
 80119b6:	6a3a      	ldr	r2, [r7, #32]
 80119b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

            /* Which make 12 (3*4) option bytes. */
            pxWindow->ucOptionLength = ( uint8_t ) ( 3U * sizeof( pxWindow->ulOptionsData[ 0 ] ) );
 80119bc:	68fb      	ldr	r3, [r7, #12]
 80119be:	220c      	movs	r2, #12
 80119c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

            pxFound = xTCPWindowRxFind( pxWindow, ulSequenceNumber );
 80119c4:	68b9      	ldr	r1, [r7, #8]
 80119c6:	68f8      	ldr	r0, [r7, #12]
 80119c8:	f7ff fd54 	bl	8011474 <xTCPWindowRxFind>
 80119cc:	61b8      	str	r0, [r7, #24]

            if( pxFound != NULL )
 80119ce:	69bb      	ldr	r3, [r7, #24]
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	d114      	bne.n	80119fe <prvTCPWindowRx_UnexpectedRX+0x9a>
                 * again. */
                /* A negative value will be returned to indicate than error. */
            }
            else
            {
                pxFound = xTCPWindowRxNew( pxWindow, ulSequenceNumber, ( int32_t ) ulLength );
 80119d4:	687a      	ldr	r2, [r7, #4]
 80119d6:	2301      	movs	r3, #1
 80119d8:	68b9      	ldr	r1, [r7, #8]
 80119da:	68f8      	ldr	r0, [r7, #12]
 80119dc:	f7ff fd72 	bl	80114c4 <xTCPWindowNew>
 80119e0:	61b8      	str	r0, [r7, #24]

                if( pxFound == NULL )
 80119e2:	69bb      	ldr	r3, [r7, #24]
 80119e4:	2b00      	cmp	r3, #0
 80119e6:	d104      	bne.n	80119f2 <prvTCPWindowRx_UnexpectedRX+0x8e>
                {
                    /* Can not send a SACK, because the segment cannot be
                     * stored. */
                    pxWindow->ucOptionLength = 0U;
 80119e8:	68fb      	ldr	r3, [r7, #12]
 80119ea:	2200      	movs	r2, #0
 80119ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80119f0:	e005      	b.n	80119fe <prvTCPWindowRx_UnexpectedRX+0x9a>
                                                 ( unsigned ) listCURRENT_LIST_LENGTH( &pxWindow->xRxSegments ) ) );
                    }

                    /* Return a positive value.  The packet may be accepted
                    * and stored but an earlier packet is still missing. */
                    ulIntermediateResult = ulSequenceNumber - ulCurrentSequenceNumber;
 80119f2:	68ba      	ldr	r2, [r7, #8]
 80119f4:	69fb      	ldr	r3, [r7, #28]
 80119f6:	1ad3      	subs	r3, r2, r3
 80119f8:	617b      	str	r3, [r7, #20]
                    lReturn = ( int32_t ) ulIntermediateResult;
 80119fa:	697b      	ldr	r3, [r7, #20]
 80119fc:	627b      	str	r3, [r7, #36]	@ 0x24
                }
            }

            return lReturn;
 80119fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        }
 8011a00:	4618      	mov	r0, r3
 8011a02:	3728      	adds	r7, #40	@ 0x28
 8011a04:	46bd      	mov	sp, r7
 8011a06:	bd80      	pop	{r7, pc}
 8011a08:	0101050a 	.word	0x0101050a

08011a0c <lTCPWindowRxCheck>:
        int32_t lTCPWindowRxCheck( TCPWindow_t * pxWindow,
                                   uint32_t ulSequenceNumber,
                                   uint32_t ulLength,
                                   uint32_t ulSpace,
                                   uint32_t * pulSkipCount )
        {
 8011a0c:	b580      	push	{r7, lr}
 8011a0e:	b08c      	sub	sp, #48	@ 0x30
 8011a10:	af00      	add	r7, sp, #0
 8011a12:	60f8      	str	r0, [r7, #12]
 8011a14:	60b9      	str	r1, [r7, #8]
 8011a16:	607a      	str	r2, [r7, #4]
 8011a18:	603b      	str	r3, [r7, #0]
            uint32_t ulCurrentSequenceNumber;
            uint32_t ulIntermediateResult;
            int32_t lReturn = -1;
 8011a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8011a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            int32_t lStartDistance;
            int32_t lLastDistance;
            uint32_t ulLast;
            uint32_t ulRxSequenceNumber = ulSequenceNumber;
 8011a20:	68bb      	ldr	r3, [r7, #8]
 8011a22:	62bb      	str	r3, [r7, #40]	@ 0x28
            uint32_t ulRxLength = ulLength;
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Only in an exceptional case, where a packet starts before
             * ulCurrentSequenceNumber, and ends after it, the skip-count
             * will be set. See below. */

            *( pulSkipCount ) = 0U;
 8011a28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a2a:	2200      	movs	r2, #0
 8011a2c:	601a      	str	r2, [r3, #0]

            ulCurrentSequenceNumber = pxWindow->rx.ulCurrentSequenceNumber;
 8011a2e:	68fb      	ldr	r3, [r7, #12]
 8011a30:	691b      	ldr	r3, [r3, #16]
 8011a32:	623b      	str	r3, [r7, #32]

            ulLast = ulRxSequenceNumber + ulRxLength;
 8011a34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a38:	4413      	add	r3, r2
 8011a3a:	61fb      	str	r3, [r7, #28]
            ulIntermediateResult = ulLast - ulCurrentSequenceNumber;
 8011a3c:	69fa      	ldr	r2, [r7, #28]
 8011a3e:	6a3b      	ldr	r3, [r7, #32]
 8011a40:	1ad3      	subs	r3, r2, r3
 8011a42:	61bb      	str	r3, [r7, #24]
            /* The cast from unsigned long to signed long is on purpose. */
            lLastDistance = ( int32_t ) ulIntermediateResult;
 8011a44:	69bb      	ldr	r3, [r7, #24]
 8011a46:	617b      	str	r3, [r7, #20]

            ulIntermediateResult = ulRxSequenceNumber - ulCurrentSequenceNumber;
 8011a48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011a4a:	6a3b      	ldr	r3, [r7, #32]
 8011a4c:	1ad3      	subs	r3, r2, r3
 8011a4e:	61bb      	str	r3, [r7, #24]
            lStartDistance = ( int32_t ) ulIntermediateResult;
 8011a50:	69bb      	ldr	r3, [r7, #24]
 8011a52:	613b      	str	r3, [r7, #16]

            if( ( lStartDistance < 0 ) && ( lLastDistance > 0 ) )
 8011a54:	693b      	ldr	r3, [r7, #16]
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	da0f      	bge.n	8011a7a <lTCPWindowRxCheck+0x6e>
 8011a5a:	697b      	ldr	r3, [r7, #20]
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	dd0c      	ble.n	8011a7a <lTCPWindowRxCheck+0x6e>
                FreeRTOS_debug_printf( ( "lTCPWindowRxCheck: Received +%u bytes for %u, only using %d\n",
                                         ( unsigned ) ulRxLength,
                                         ( unsigned ) ( ulRxSequenceNumber - pxWindow->rx.ulFirstSequenceNumber ),
                                         ( int ) lLastDistance ) );
                /* Increase the sequence number, decrease the length. */
                ulRxSequenceNumber += ( uint32_t ) ( -lStartDistance );
 8011a60:	693b      	ldr	r3, [r7, #16]
 8011a62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011a64:	1ad3      	subs	r3, r2, r3
 8011a66:	62bb      	str	r3, [r7, #40]	@ 0x28
                ulRxLength += ( uint32_t ) lStartDistance;
 8011a68:	693b      	ldr	r3, [r7, #16]
 8011a6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011a6c:	4413      	add	r3, r2
 8011a6e:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Tell the caller that the first 'pulSkipCount' bytes don't
                 * need to be stored. */
                *( pulSkipCount ) = ( uint32_t ) ( -lStartDistance );
 8011a70:	693b      	ldr	r3, [r7, #16]
 8011a72:	425b      	negs	r3, r3
 8011a74:	461a      	mov	r2, r3
 8011a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a78:	601a      	str	r2, [r3, #0]
            }

            /* For Selective Ack (SACK), used when out-of-sequence data come in. */
            pxWindow->ucOptionLength = 0U;
 8011a7a:	68fb      	ldr	r3, [r7, #12]
 8011a7c:	2200      	movs	r2, #0
 8011a7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

            /* Non-zero if TCP-windows contains data which must be popped. */
            pxWindow->ulUserDataLength = 0U;
 8011a82:	68fb      	ldr	r3, [r7, #12]
 8011a84:	2200      	movs	r2, #0
 8011a86:	631a      	str	r2, [r3, #48]	@ 0x30

            if( ulCurrentSequenceNumber == ulRxSequenceNumber )
 8011a88:	6a3a      	ldr	r2, [r7, #32]
 8011a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a8c:	429a      	cmp	r2, r3
 8011a8e:	d10a      	bne.n	8011aa6 <lTCPWindowRxCheck+0x9a>
            {
                /* This is the packet with the lowest sequence number we're waiting
                 * for.  It can be passed directly to the rx stream. */
                if( ulRxLength > ulSpace )
 8011a90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011a92:	683b      	ldr	r3, [r7, #0]
 8011a94:	429a      	cmp	r2, r3
 8011a96:	d818      	bhi.n	8011aca <lTCPWindowRxCheck+0xbe>
                }
                else
                {
                    /* Packet was expected, may be passed directly to the socket
                     * buffer or application.  Store the packet at offset 0. */
                    prvTCPWindowRx_ExpectedRX( pxWindow, ulRxLength );
 8011a98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8011a9a:	68f8      	ldr	r0, [r7, #12]
 8011a9c:	f7ff ff1c 	bl	80118d8 <prvTCPWindowRx_ExpectedRX>
                    lReturn = 0;
 8011aa0:	2300      	movs	r3, #0
 8011aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011aa4:	e011      	b.n	8011aca <lTCPWindowRxCheck+0xbe>
                }
            }
            else if( ulCurrentSequenceNumber == ( ulRxSequenceNumber + 1U ) )
 8011aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011aa8:	3301      	adds	r3, #1
 8011aaa:	6a3a      	ldr	r2, [r7, #32]
 8011aac:	429a      	cmp	r2, r3
 8011aae:	d00c      	beq.n	8011aca <lTCPWindowRxCheck+0xbe>
                 * window so it can be stored. */

                /*  An "out-of-sequence" segment was received, must have missed one.
                 * Prepare a SACK (Selective ACK). */

                if( lLastDistance <= 0 )
 8011ab0:	697b      	ldr	r3, [r7, #20]
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	dd09      	ble.n	8011aca <lTCPWindowRxCheck+0xbe>
                {
                    /* An earlier packet has been received, must be a retransmission of a
                     * packet that has been accepted already.  No need to send out a
                     * Selective ACK (SACK). */
                }
                else if( lLastDistance > ( int32_t ) ulSpace )
 8011ab6:	683b      	ldr	r3, [r7, #0]
 8011ab8:	697a      	ldr	r2, [r7, #20]
 8011aba:	429a      	cmp	r2, r3
 8011abc:	dc05      	bgt.n	8011aca <lTCPWindowRxCheck+0xbe>
                                             ( unsigned ) ulRxLength,
                                             ( unsigned ) ulSpace ) );
                }
                else
                {
                    lReturn = prvTCPWindowRx_UnexpectedRX( pxWindow, ulRxSequenceNumber, ulRxLength );
 8011abe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011ac0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011ac2:	68f8      	ldr	r0, [r7, #12]
 8011ac4:	f7ff ff4e 	bl	8011964 <prvTCPWindowRx_UnexpectedRX>
 8011ac8:	62f8      	str	r0, [r7, #44]	@ 0x2c
                }
            }

            return lReturn;
 8011aca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
        }
 8011acc:	4618      	mov	r0, r3
 8011ace:	3730      	adds	r7, #48	@ 0x30
 8011ad0:	46bd      	mov	sp, r7
 8011ad2:	bd80      	pop	{r7, pc}

08011ad4 <lTCPIncrementTxPosition>:
 * @return The new incremented position, or "( lPosition + lCount ) % lMax".
 */
        static int32_t lTCPIncrementTxPosition( int32_t lPosition,
                                                int32_t lMax,
                                                int32_t lCount )
        {
 8011ad4:	b480      	push	{r7}
 8011ad6:	b087      	sub	sp, #28
 8011ad8:	af00      	add	r7, sp, #0
 8011ada:	60f8      	str	r0, [r7, #12]
 8011adc:	60b9      	str	r1, [r7, #8]
 8011ade:	607a      	str	r2, [r7, #4]
            int32_t lReturn;


            /* +TCP stores data in circular buffers.  Calculate the next position to
             * store. */
            lReturn = lPosition + lCount;
 8011ae0:	68fa      	ldr	r2, [r7, #12]
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	4413      	add	r3, r2
 8011ae6:	617b      	str	r3, [r7, #20]

            if( lReturn >= lMax )
 8011ae8:	697a      	ldr	r2, [r7, #20]
 8011aea:	68bb      	ldr	r3, [r7, #8]
 8011aec:	429a      	cmp	r2, r3
 8011aee:	db03      	blt.n	8011af8 <lTCPIncrementTxPosition+0x24>
            {
                lReturn -= lMax;
 8011af0:	697a      	ldr	r2, [r7, #20]
 8011af2:	68bb      	ldr	r3, [r7, #8]
 8011af4:	1ad3      	subs	r3, r2, r3
 8011af6:	617b      	str	r3, [r7, #20]
            }

            return lReturn;
 8011af8:	697b      	ldr	r3, [r7, #20]
        }
 8011afa:	4618      	mov	r0, r3
 8011afc:	371c      	adds	r7, #28
 8011afe:	46bd      	mov	sp, r7
 8011b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b04:	4770      	bx	lr

08011b06 <prvTCPWindowTxAdd_FrontSegment>:
 * @return lToWrite: the number of bytes added to the segment.
 */
        static int32_t prvTCPWindowTxAdd_FrontSegment( TCPWindow_t * pxWindow,
                                                       TCPSegment_t * pxSegment,
                                                       int32_t lBytesLeft )
        {
 8011b06:	b580      	push	{r7, lr}
 8011b08:	b086      	sub	sp, #24
 8011b0a:	af00      	add	r7, sp, #0
 8011b0c:	60f8      	str	r0, [r7, #12]
 8011b0e:	60b9      	str	r1, [r7, #8]
 8011b10:	607a      	str	r2, [r7, #4]
            int32_t lToWrite = FreeRTOS_min_int32( lBytesLeft, pxSegment->lMaxLength - pxSegment->lDataLength );
 8011b12:	68bb      	ldr	r3, [r7, #8]
 8011b14:	685a      	ldr	r2, [r3, #4]
 8011b16:	68bb      	ldr	r3, [r7, #8]
 8011b18:	689b      	ldr	r3, [r3, #8]
 8011b1a:	1ad3      	subs	r3, r2, r3
 8011b1c:	4619      	mov	r1, r3
 8011b1e:	6878      	ldr	r0, [r7, #4]
 8011b20:	f7f9 fe58 	bl	800b7d4 <FreeRTOS_min_int32>
 8011b24:	6178      	str	r0, [r7, #20]

            pxSegment->lDataLength += lToWrite;
 8011b26:	68bb      	ldr	r3, [r7, #8]
 8011b28:	689a      	ldr	r2, [r3, #8]
 8011b2a:	697b      	ldr	r3, [r7, #20]
 8011b2c:	441a      	add	r2, r3
 8011b2e:	68bb      	ldr	r3, [r7, #8]
 8011b30:	609a      	str	r2, [r3, #8]

            if( pxSegment->lDataLength >= pxSegment->lMaxLength )
 8011b32:	68bb      	ldr	r3, [r7, #8]
 8011b34:	689a      	ldr	r2, [r3, #8]
 8011b36:	68bb      	ldr	r3, [r7, #8]
 8011b38:	685b      	ldr	r3, [r3, #4]
 8011b3a:	429a      	cmp	r2, r3
 8011b3c:	db02      	blt.n	8011b44 <prvTCPWindowTxAdd_FrontSegment+0x3e>
            {
                /* This segment is full, don't add more bytes. */
                pxWindow->pxHeadSegment = NULL;
 8011b3e:	68fb      	ldr	r3, [r7, #12]
 8011b40:	2200      	movs	r2, #0
 8011b42:	67da      	str	r2, [r3, #124]	@ 0x7c
            }

            /* ulNextTxSequenceNumber is the sequence number of the next byte to
             * be stored for transmission. */
            pxWindow->ulNextTxSequenceNumber += ( uint32_t ) lToWrite;
 8011b44:	68fb      	ldr	r3, [r7, #12]
 8011b46:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011b48:	697b      	ldr	r3, [r7, #20]
 8011b4a:	441a      	add	r2, r3
 8011b4c:	68fb      	ldr	r3, [r7, #12]
 8011b4e:	635a      	str	r2, [r3, #52]	@ 0x34
                                         ( int ) pxSegment->lDataLength,
                                         ( unsigned ) ( pxWindow->ulNextTxSequenceNumber - pxWindow->tx.ulFirstSequenceNumber ),
                                         ( int ) pxSegment->lStreamPos ) );
            }

            return lToWrite;
 8011b50:	697b      	ldr	r3, [r7, #20]
        }
 8011b52:	4618      	mov	r0, r3
 8011b54:	3718      	adds	r7, #24
 8011b56:	46bd      	mov	sp, r7
 8011b58:	bd80      	pop	{r7, pc}

08011b5a <lTCPWindowTxAdd>:
 */
        int32_t lTCPWindowTxAdd( TCPWindow_t * pxWindow,
                                 uint32_t ulLength,
                                 int32_t lPosition,
                                 int32_t lMax )
        {
 8011b5a:	b580      	push	{r7, lr}
 8011b5c:	b08a      	sub	sp, #40	@ 0x28
 8011b5e:	af00      	add	r7, sp, #0
 8011b60:	60f8      	str	r0, [r7, #12]
 8011b62:	60b9      	str	r1, [r7, #8]
 8011b64:	607a      	str	r2, [r7, #4]
 8011b66:	603b      	str	r3, [r7, #0]
            int32_t lBytesLeft = ( int32_t ) ulLength;
 8011b68:	68bb      	ldr	r3, [r7, #8]
 8011b6a:	627b      	str	r3, [r7, #36]	@ 0x24
            int32_t lToWrite;
            int32_t lDone = 0;
 8011b6c:	2300      	movs	r3, #0
 8011b6e:	623b      	str	r3, [r7, #32]
            int32_t lBufferIndex = lPosition;
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	61fb      	str	r3, [r7, #28]
            TCPSegment_t * pxSegment = pxWindow->pxHeadSegment;
 8011b74:	68fb      	ldr	r3, [r7, #12]
 8011b76:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011b78:	61bb      	str	r3, [r7, #24]

            /* Puts a message in the Tx-window (after buffer size has been
             * verified). */
            if( ( pxSegment != NULL ) &&
 8011b7a:	69bb      	ldr	r3, [r7, #24]
 8011b7c:	2b00      	cmp	r3, #0
 8011b7e:	d06a      	beq.n	8011c56 <lTCPWindowTxAdd+0xfc>
                ( pxSegment->lDataLength < pxSegment->lMaxLength ) &&
 8011b80:	69bb      	ldr	r3, [r7, #24]
 8011b82:	689a      	ldr	r2, [r3, #8]
 8011b84:	69bb      	ldr	r3, [r7, #24]
 8011b86:	685b      	ldr	r3, [r3, #4]
            if( ( pxSegment != NULL ) &&
 8011b88:	429a      	cmp	r2, r3
 8011b8a:	da64      	bge.n	8011c56 <lTCPWindowTxAdd+0xfc>
                ( pxSegment->u.bits.bOutstanding == pdFALSE_UNSIGNED ) &&
 8011b8c:	69bb      	ldr	r3, [r7, #24]
 8011b8e:	7d9b      	ldrb	r3, [r3, #22]
 8011b90:	f003 0301 	and.w	r3, r3, #1
 8011b94:	b2db      	uxtb	r3, r3
                ( pxSegment->lDataLength < pxSegment->lMaxLength ) &&
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d15d      	bne.n	8011c56 <lTCPWindowTxAdd+0xfc>
                ( pxSegment->lDataLength != 0 ) )
 8011b9a:	69bb      	ldr	r3, [r7, #24]
 8011b9c:	689b      	ldr	r3, [r3, #8]
                ( pxSegment->u.bits.bOutstanding == pdFALSE_UNSIGNED ) &&
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d059      	beq.n	8011c56 <lTCPWindowTxAdd+0xfc>
            {
                lToWrite = prvTCPWindowTxAdd_FrontSegment( pxWindow, pxSegment, lBytesLeft );
 8011ba2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011ba4:	69b9      	ldr	r1, [r7, #24]
 8011ba6:	68f8      	ldr	r0, [r7, #12]
 8011ba8:	f7ff ffad 	bl	8011b06 <prvTCPWindowTxAdd_FrontSegment>
 8011bac:	6178      	str	r0, [r7, #20]
                lBytesLeft -= lToWrite;
 8011bae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011bb0:	697b      	ldr	r3, [r7, #20]
 8011bb2:	1ad3      	subs	r3, r2, r3
 8011bb4:	627b      	str	r3, [r7, #36]	@ 0x24
                /* Increased the return value. */
                lDone += lToWrite;
 8011bb6:	6a3a      	ldr	r2, [r7, #32]
 8011bb8:	697b      	ldr	r3, [r7, #20]
 8011bba:	4413      	add	r3, r2
 8011bbc:	623b      	str	r3, [r7, #32]

                /* Calculate the next position in the circular data buffer, knowing
                 * its maximum length 'lMax'. */
                lBufferIndex = lTCPIncrementTxPosition( lBufferIndex, lMax, lToWrite );
 8011bbe:	697a      	ldr	r2, [r7, #20]
 8011bc0:	6839      	ldr	r1, [r7, #0]
 8011bc2:	69f8      	ldr	r0, [r7, #28]
 8011bc4:	f7ff ff86 	bl	8011ad4 <lTCPIncrementTxPosition>
 8011bc8:	61f8      	str	r0, [r7, #28]
            }

            while( lBytesLeft > 0 )
 8011bca:	e044      	b.n	8011c56 <lTCPWindowTxAdd+0xfc>
            {
                /* The current transmission segment is full, create new segments as
                 * needed. */
                pxSegment = xTCPWindowTxNew( pxWindow, pxWindow->ulNextTxSequenceNumber, ( int32_t ) pxWindow->usMSS );
 8011bcc:	68fb      	ldr	r3, [r7, #12]
 8011bce:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8011bd0:	68fb      	ldr	r3, [r7, #12]
 8011bd2:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 8011bd6:	461a      	mov	r2, r3
 8011bd8:	2300      	movs	r3, #0
 8011bda:	68f8      	ldr	r0, [r7, #12]
 8011bdc:	f7ff fc72 	bl	80114c4 <xTCPWindowNew>
 8011be0:	61b8      	str	r0, [r7, #24]

                if( pxSegment != NULL )
 8011be2:	69bb      	ldr	r3, [r7, #24]
 8011be4:	2b00      	cmp	r3, #0
 8011be6:	d03a      	beq.n	8011c5e <lTCPWindowTxAdd+0x104>
                {
                    /* Store as many as needed, but no more than the maximum
                     * (MSS). */
                    lToWrite = FreeRTOS_min_int32( lBytesLeft, pxSegment->lMaxLength );
 8011be8:	69bb      	ldr	r3, [r7, #24]
 8011bea:	685b      	ldr	r3, [r3, #4]
 8011bec:	4619      	mov	r1, r3
 8011bee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011bf0:	f7f9 fdf0 	bl	800b7d4 <FreeRTOS_min_int32>
 8011bf4:	6178      	str	r0, [r7, #20]

                    pxSegment->lDataLength = lToWrite;
 8011bf6:	69bb      	ldr	r3, [r7, #24]
 8011bf8:	697a      	ldr	r2, [r7, #20]
 8011bfa:	609a      	str	r2, [r3, #8]
                    pxSegment->lStreamPos = lBufferIndex;
 8011bfc:	69bb      	ldr	r3, [r7, #24]
 8011bfe:	69fa      	ldr	r2, [r7, #28]
 8011c00:	60da      	str	r2, [r3, #12]
                    lBytesLeft -= lToWrite;
 8011c02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011c04:	697b      	ldr	r3, [r7, #20]
 8011c06:	1ad3      	subs	r3, r2, r3
 8011c08:	627b      	str	r3, [r7, #36]	@ 0x24
                    lBufferIndex = lTCPIncrementTxPosition( lBufferIndex, lMax, lToWrite );
 8011c0a:	697a      	ldr	r2, [r7, #20]
 8011c0c:	6839      	ldr	r1, [r7, #0]
 8011c0e:	69f8      	ldr	r0, [r7, #28]
 8011c10:	f7ff ff60 	bl	8011ad4 <lTCPIncrementTxPosition>
 8011c14:	61f8      	str	r0, [r7, #28]
                    pxWindow->ulNextTxSequenceNumber += ( uint32_t ) lToWrite;
 8011c16:	68fb      	ldr	r3, [r7, #12]
 8011c18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011c1a:	697b      	ldr	r3, [r7, #20]
 8011c1c:	441a      	add	r2, r3
 8011c1e:	68fb      	ldr	r3, [r7, #12]
 8011c20:	635a      	str	r2, [r3, #52]	@ 0x34
                    lDone += lToWrite;
 8011c22:	6a3a      	ldr	r2, [r7, #32]
 8011c24:	697b      	ldr	r3, [r7, #20]
 8011c26:	4413      	add	r3, r2
 8011c28:	623b      	str	r3, [r7, #32]

                    /* Link this segment in the Tx-Queue. */
                    vListInsertFifo( &( pxWindow->xTxQueue ), &( pxSegment->xQueueItem ) );
 8011c2a:	68fb      	ldr	r3, [r7, #12]
 8011c2c:	f103 0254 	add.w	r2, r3, #84	@ 0x54
 8011c30:	69bb      	ldr	r3, [r7, #24]
 8011c32:	3318      	adds	r3, #24
 8011c34:	4619      	mov	r1, r3
 8011c36:	4610      	mov	r0, r2
 8011c38:	f7ff fb42 	bl	80112c0 <vListInsertFifo>

                    /* Let 'pxHeadSegment' point to this segment if there is still
                     * space. */
                    if( pxSegment->lDataLength < pxSegment->lMaxLength )
 8011c3c:	69bb      	ldr	r3, [r7, #24]
 8011c3e:	689a      	ldr	r2, [r3, #8]
 8011c40:	69bb      	ldr	r3, [r7, #24]
 8011c42:	685b      	ldr	r3, [r3, #4]
 8011c44:	429a      	cmp	r2, r3
 8011c46:	da03      	bge.n	8011c50 <lTCPWindowTxAdd+0xf6>
                    {
                        pxWindow->pxHeadSegment = pxSegment;
 8011c48:	68fb      	ldr	r3, [r7, #12]
 8011c4a:	69ba      	ldr	r2, [r7, #24]
 8011c4c:	67da      	str	r2, [r3, #124]	@ 0x7c
 8011c4e:	e002      	b.n	8011c56 <lTCPWindowTxAdd+0xfc>
                    }
                    else
                    {
                        pxWindow->pxHeadSegment = NULL;
 8011c50:	68fb      	ldr	r3, [r7, #12]
 8011c52:	2200      	movs	r2, #0
 8011c54:	67da      	str	r2, [r3, #124]	@ 0x7c
            while( lBytesLeft > 0 )
 8011c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	dcb7      	bgt.n	8011bcc <lTCPWindowTxAdd+0x72>
 8011c5c:	e000      	b.n	8011c60 <lTCPWindowTxAdd+0x106>
                    if( lDone != 0 )
                    {
                        FreeRTOS_debug_printf( ( "lTCPWindowTxAdd: Sorry all buffers full (cancel %d bytes)\n", ( int ) lBytesLeft ) );
                    }

                    break;
 8011c5e:	bf00      	nop
                }
            }

            return lDone;
 8011c60:	6a3b      	ldr	r3, [r7, #32]
        }
 8011c62:	4618      	mov	r0, r3
 8011c64:	3728      	adds	r7, #40	@ 0x28
 8011c66:	46bd      	mov	sp, r7
 8011c68:	bd80      	pop	{r7, pc}

08011c6a <xTCPWindowTxDone>:
 * @param[in] pxWindow The descriptor of the TCP sliding windows.
 *
 * @return pdTRUE if there are no more outstanding Tx segments, else pdFALSE.
 */
        BaseType_t xTCPWindowTxDone( const TCPWindow_t * pxWindow )
        {
 8011c6a:	b480      	push	{r7}
 8011c6c:	b083      	sub	sp, #12
 8011c6e:	af00      	add	r7, sp, #0
 8011c70:	6078      	str	r0, [r7, #4]
            return listLIST_IS_EMPTY( ( &pxWindow->xTxSegments ) );
 8011c72:	687b      	ldr	r3, [r7, #4]
 8011c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d101      	bne.n	8011c80 <xTCPWindowTxDone+0x16>
 8011c7c:	2301      	movs	r3, #1
 8011c7e:	e000      	b.n	8011c82 <xTCPWindowTxDone+0x18>
 8011c80:	2300      	movs	r3, #0
        }
 8011c82:	4618      	mov	r0, r3
 8011c84:	370c      	adds	r7, #12
 8011c86:	46bd      	mov	sp, r7
 8011c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c8c:	4770      	bx	lr

08011c8e <prvTCPWindowTxHasSpace>:
 *
 * @return True if the peer has space in it window to receive more data.
 */
        static BaseType_t prvTCPWindowTxHasSpace( TCPWindow_t const * pxWindow,
                                                  uint32_t ulWindowSize )
        {
 8011c8e:	b580      	push	{r7, lr}
 8011c90:	b086      	sub	sp, #24
 8011c92:	af00      	add	r7, sp, #0
 8011c94:	6078      	str	r0, [r7, #4]
 8011c96:	6039      	str	r1, [r7, #0]
            uint32_t ulNettSize;

            /* This function will look if there is new transmission data.  It will
             * return true if there is data to be sent. */

            pxSegment = xTCPWindowPeekHead( &( pxWindow->xTxQueue ) );
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	3354      	adds	r3, #84	@ 0x54
 8011c9c:	4618      	mov	r0, r3
 8011c9e:	f7ff fcc6 	bl	801162e <xTCPWindowPeekHead>
 8011ca2:	60f8      	str	r0, [r7, #12]

            if( pxSegment == NULL )
 8011ca4:	68fb      	ldr	r3, [r7, #12]
 8011ca6:	2b00      	cmp	r3, #0
 8011ca8:	d102      	bne.n	8011cb0 <prvTCPWindowTxHasSpace+0x22>
            {
                xHasSpace = pdFALSE;
 8011caa:	2300      	movs	r3, #0
 8011cac:	613b      	str	r3, [r7, #16]
 8011cae:	e02f      	b.n	8011d10 <prvTCPWindowTxHasSpace+0x82>
            }
            else
            {
                /* How much data is outstanding, i.e. how much data has been sent
                 * but not yet acknowledged ? */
                if( pxWindow->tx.ulHighestSequenceNumber >= pxWindow->tx.ulCurrentSequenceNumber )
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	6a1b      	ldr	r3, [r3, #32]
 8011cb8:	429a      	cmp	r2, r3
 8011cba:	d306      	bcc.n	8011cca <prvTCPWindowTxHasSpace+0x3c>
                {
                    ulTxOutstanding = pxWindow->tx.ulHighestSequenceNumber - pxWindow->tx.ulCurrentSequenceNumber;
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	6a1b      	ldr	r3, [r3, #32]
 8011cc4:	1ad3      	subs	r3, r2, r3
 8011cc6:	617b      	str	r3, [r7, #20]
 8011cc8:	e001      	b.n	8011cce <prvTCPWindowTxHasSpace+0x40>
                }
                else
                {
                    ulTxOutstanding = 0U;
 8011cca:	2300      	movs	r3, #0
 8011ccc:	617b      	str	r3, [r7, #20]
                }

                /* Subtract this from the peer's space. */
                ulNettSize = ulWindowSize - FreeRTOS_min_uint32( ulWindowSize, ulTxOutstanding );
 8011cce:	6979      	ldr	r1, [r7, #20]
 8011cd0:	6838      	ldr	r0, [r7, #0]
 8011cd2:	f7f9 fd8f 	bl	800b7f4 <FreeRTOS_min_uint32>
 8011cd6:	4602      	mov	r2, r0
 8011cd8:	683b      	ldr	r3, [r7, #0]
 8011cda:	1a9b      	subs	r3, r3, r2
 8011cdc:	60bb      	str	r3, [r7, #8]

                /* See if the next segment may be sent. */
                if( ulNettSize >= ( uint32_t ) pxSegment->lDataLength )
 8011cde:	68fb      	ldr	r3, [r7, #12]
 8011ce0:	689b      	ldr	r3, [r3, #8]
 8011ce2:	461a      	mov	r2, r3
 8011ce4:	68bb      	ldr	r3, [r7, #8]
 8011ce6:	4293      	cmp	r3, r2
 8011ce8:	d302      	bcc.n	8011cf0 <prvTCPWindowTxHasSpace+0x62>
                {
                    xHasSpace = pdTRUE;
 8011cea:	2301      	movs	r3, #1
 8011cec:	613b      	str	r3, [r7, #16]
 8011cee:	e001      	b.n	8011cf4 <prvTCPWindowTxHasSpace+0x66>
                }
                else
                {
                    xHasSpace = pdFALSE;
 8011cf0:	2300      	movs	r3, #0
 8011cf2:	613b      	str	r3, [r7, #16]

                /* If 'xHasSpace', it looks like the peer has at least space for 1
                 * more new segment of size MSS.  xSize.ulTxWindowLength is the self-imposed
                 * limitation of the transmission window (in case of many resends it
                 * may be decreased). */
                if( ( ulTxOutstanding != 0U ) &&
 8011cf4:	697b      	ldr	r3, [r7, #20]
 8011cf6:	2b00      	cmp	r3, #0
 8011cf8:	d00a      	beq.n	8011d10 <prvTCPWindowTxHasSpace+0x82>
                    ( pxWindow->xSize.ulTxWindowLength <
 8011cfa:	687b      	ldr	r3, [r7, #4]
 8011cfc:	689a      	ldr	r2, [r3, #8]
                      ( ulTxOutstanding + ( ( uint32_t ) pxSegment->lDataLength ) ) ) )
 8011cfe:	68fb      	ldr	r3, [r7, #12]
 8011d00:	689b      	ldr	r3, [r3, #8]
 8011d02:	4619      	mov	r1, r3
 8011d04:	697b      	ldr	r3, [r7, #20]
 8011d06:	440b      	add	r3, r1
                if( ( ulTxOutstanding != 0U ) &&
 8011d08:	429a      	cmp	r2, r3
 8011d0a:	d201      	bcs.n	8011d10 <prvTCPWindowTxHasSpace+0x82>
                {
                    xHasSpace = pdFALSE;
 8011d0c:	2300      	movs	r3, #0
 8011d0e:	613b      	str	r3, [r7, #16]
                }
            }

            return xHasSpace;
 8011d10:	693b      	ldr	r3, [r7, #16]
        }
 8011d12:	4618      	mov	r0, r3
 8011d14:	3718      	adds	r7, #24
 8011d16:	46bd      	mov	sp, r7
 8011d18:	bd80      	pop	{r7, pc}

08011d1a <xTCPWindowTxHasData>:
 * @return pdTRUE if there is Tx data that can be sent, else pdFALSE.
 */
        BaseType_t xTCPWindowTxHasData( TCPWindow_t const * pxWindow,
                                        uint32_t ulWindowSize,
                                        TickType_t * pulDelay )
        {
 8011d1a:	b580      	push	{r7, lr}
 8011d1c:	b08a      	sub	sp, #40	@ 0x28
 8011d1e:	af00      	add	r7, sp, #0
 8011d20:	60f8      	str	r0, [r7, #12]
 8011d22:	60b9      	str	r1, [r7, #8]
 8011d24:	607a      	str	r2, [r7, #4]
            TCPSegment_t const * pxSegment;
            BaseType_t xReturn;
            TickType_t ulAge, ulMaxAge;

            *pulDelay = 0U;
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	2200      	movs	r2, #0
 8011d2a:	601a      	str	r2, [r3, #0]

            if( listLIST_IS_EMPTY( &pxWindow->xPriorityQueue ) == pdFALSE )
 8011d2c:	68fb      	ldr	r3, [r7, #12]
 8011d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d002      	beq.n	8011d3a <xTCPWindowTxHasData+0x20>
            {
                /* No need to look at retransmissions or new transmission as long as
                 * there are priority segments.  *pulDelay equals zero, meaning it must
                 * be sent out immediately. */
                xReturn = pdTRUE;
 8011d34:	2301      	movs	r3, #1
 8011d36:	627b      	str	r3, [r7, #36]	@ 0x24
 8011d38:	e050      	b.n	8011ddc <xTCPWindowTxHasData+0xc2>
            }
            else
            {
                pxSegment = xTCPWindowPeekHead( &( pxWindow->xWaitQueue ) );
 8011d3a:	68fb      	ldr	r3, [r7, #12]
 8011d3c:	3368      	adds	r3, #104	@ 0x68
 8011d3e:	4618      	mov	r0, r3
 8011d40:	f7ff fc75 	bl	801162e <xTCPWindowPeekHead>
 8011d44:	6238      	str	r0, [r7, #32]

                if( pxSegment != NULL )
 8011d46:	6a3b      	ldr	r3, [r7, #32]
 8011d48:	2b00      	cmp	r3, #0
 8011d4a:	d01f      	beq.n	8011d8c <xTCPWindowTxHasData+0x72>
                {
                    uint32_t ulSRTT = ( uint32_t ) pxWindow->lSRTT;
 8011d4c:	68fb      	ldr	r3, [r7, #12]
 8011d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011d50:	61fb      	str	r3, [r7, #28]

                    /* There is an outstanding segment, see if it is time to resend
                     * it. */
                    ulAge = ulTimerGetAge( &pxSegment->xTransmitTimer );
 8011d52:	6a3b      	ldr	r3, [r7, #32]
 8011d54:	3310      	adds	r3, #16
 8011d56:	4618      	mov	r0, r3
 8011d58:	f7ff facf 	bl	80112fa <ulTimerGetAge>
 8011d5c:	61b8      	str	r0, [r7, #24]

                    /* After a packet has been sent for the first time, it will wait
                     * '1 * ulSRTT' ms for an ACK. A second time it will wait '2 * ulSRTT' ms,
                     * each time doubling the time-out */
                    ulMaxAge = ( ( uint32_t ) 1U << pxSegment->u.bits.ucTransmitCount );
 8011d5e:	6a3b      	ldr	r3, [r7, #32]
 8011d60:	7d1b      	ldrb	r3, [r3, #20]
 8011d62:	461a      	mov	r2, r3
 8011d64:	2301      	movs	r3, #1
 8011d66:	4093      	lsls	r3, r2
 8011d68:	617b      	str	r3, [r7, #20]
                    ulMaxAge *= ulSRTT;
 8011d6a:	697b      	ldr	r3, [r7, #20]
 8011d6c:	69fa      	ldr	r2, [r7, #28]
 8011d6e:	fb02 f303 	mul.w	r3, r2, r3
 8011d72:	617b      	str	r3, [r7, #20]

                    if( ulMaxAge > ulAge )
 8011d74:	697a      	ldr	r2, [r7, #20]
 8011d76:	69bb      	ldr	r3, [r7, #24]
 8011d78:	429a      	cmp	r2, r3
 8011d7a:	d904      	bls.n	8011d86 <xTCPWindowTxHasData+0x6c>
                    {
                        /* A segment must be sent after this amount of msecs */
                        *pulDelay = ulMaxAge - ulAge;
 8011d7c:	697a      	ldr	r2, [r7, #20]
 8011d7e:	69bb      	ldr	r3, [r7, #24]
 8011d80:	1ad2      	subs	r2, r2, r3
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	601a      	str	r2, [r3, #0]
                    }

                    xReturn = pdTRUE;
 8011d86:	2301      	movs	r3, #1
 8011d88:	627b      	str	r3, [r7, #36]	@ 0x24
 8011d8a:	e027      	b.n	8011ddc <xTCPWindowTxHasData+0xc2>
                }
                else
                {
                    /* No priority segment, no outstanding data, see if there is new
                     * transmission data. */
                    pxSegment = xTCPWindowPeekHead( &pxWindow->xTxQueue );
 8011d8c:	68fb      	ldr	r3, [r7, #12]
 8011d8e:	3354      	adds	r3, #84	@ 0x54
 8011d90:	4618      	mov	r0, r3
 8011d92:	f7ff fc4c 	bl	801162e <xTCPWindowPeekHead>
 8011d96:	6238      	str	r0, [r7, #32]

                    /* See if it fits in the peer's reception window. */
                    if( pxSegment == NULL )
 8011d98:	6a3b      	ldr	r3, [r7, #32]
 8011d9a:	2b00      	cmp	r3, #0
 8011d9c:	d102      	bne.n	8011da4 <xTCPWindowTxHasData+0x8a>
                    {
                        xReturn = pdFALSE;
 8011d9e:	2300      	movs	r3, #0
 8011da0:	627b      	str	r3, [r7, #36]	@ 0x24
 8011da2:	e01b      	b.n	8011ddc <xTCPWindowTxHasData+0xc2>
                    }
                    else if( prvTCPWindowTxHasSpace( pxWindow, ulWindowSize ) == pdFALSE )
 8011da4:	68b9      	ldr	r1, [r7, #8]
 8011da6:	68f8      	ldr	r0, [r7, #12]
 8011da8:	f7ff ff71 	bl	8011c8e <prvTCPWindowTxHasSpace>
 8011dac:	4603      	mov	r3, r0
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	d102      	bne.n	8011db8 <xTCPWindowTxHasData+0x9e>
                    {
                        /* Too many outstanding messages. */
                        xReturn = pdFALSE;
 8011db2:	2300      	movs	r3, #0
 8011db4:	627b      	str	r3, [r7, #36]	@ 0x24
 8011db6:	e011      	b.n	8011ddc <xTCPWindowTxHasData+0xc2>
                    }
                    else if( ( pxWindow->u.bits.bSendFullSize != pdFALSE_UNSIGNED ) &&
 8011db8:	68fb      	ldr	r3, [r7, #12]
 8011dba:	781b      	ldrb	r3, [r3, #0]
 8011dbc:	f003 0302 	and.w	r3, r3, #2
 8011dc0:	b2db      	uxtb	r3, r3
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d008      	beq.n	8011dd8 <xTCPWindowTxHasData+0xbe>
                             ( pxSegment->lDataLength < pxSegment->lMaxLength ) )
 8011dc6:	6a3b      	ldr	r3, [r7, #32]
 8011dc8:	689a      	ldr	r2, [r3, #8]
 8011dca:	6a3b      	ldr	r3, [r7, #32]
 8011dcc:	685b      	ldr	r3, [r3, #4]
                    else if( ( pxWindow->u.bits.bSendFullSize != pdFALSE_UNSIGNED ) &&
 8011dce:	429a      	cmp	r2, r3
 8011dd0:	da02      	bge.n	8011dd8 <xTCPWindowTxHasData+0xbe>
                    {
                        /* 'bSendFullSize' is a special optimisation.  If true, the
                         * driver will only sent completely filled packets (of MSS
                         * bytes). */
                        xReturn = pdFALSE;
 8011dd2:	2300      	movs	r3, #0
 8011dd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8011dd6:	e001      	b.n	8011ddc <xTCPWindowTxHasData+0xc2>
                    }
                    else
                    {
                        xReturn = pdTRUE;
 8011dd8:	2301      	movs	r3, #1
 8011dda:	627b      	str	r3, [r7, #36]	@ 0x24
                    }
                }
            }

            return xReturn;
 8011ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        }
 8011dde:	4618      	mov	r0, r3
 8011de0:	3728      	adds	r7, #40	@ 0x28
 8011de2:	46bd      	mov	sp, r7
 8011de4:	bd80      	pop	{r7, pc}

08011de6 <pxTCPWindowTx_GetWaitQueue>:
 *        the normal TX queue of unsent data.  Message in the waiting queue will
 *        be sent when their timer has expired.
 * @param[in] pxWindow The descriptor of the TCP sliding windows.
 */
        static TCPSegment_t * pxTCPWindowTx_GetWaitQueue( const TCPWindow_t * pxWindow )
        {
 8011de6:	b580      	push	{r7, lr}
 8011de8:	b084      	sub	sp, #16
 8011dea:	af00      	add	r7, sp, #0
 8011dec:	6078      	str	r0, [r7, #4]
            TCPSegment_t * pxSegment = xTCPWindowPeekHead( &( pxWindow->xWaitQueue ) );
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	3368      	adds	r3, #104	@ 0x68
 8011df2:	4618      	mov	r0, r3
 8011df4:	f7ff fc1b 	bl	801162e <xTCPWindowPeekHead>
 8011df8:	60f8      	str	r0, [r7, #12]

            if( pxSegment != NULL )
 8011dfa:	68fb      	ldr	r3, [r7, #12]
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	d021      	beq.n	8011e44 <pxTCPWindowTx_GetWaitQueue+0x5e>
            {
                /* Do check the timing. */
                uint32_t ulMaxTime;

                ulMaxTime = ( ( uint32_t ) 1U ) << pxSegment->u.bits.ucTransmitCount;
 8011e00:	68fb      	ldr	r3, [r7, #12]
 8011e02:	7d1b      	ldrb	r3, [r3, #20]
 8011e04:	461a      	mov	r2, r3
 8011e06:	2301      	movs	r3, #1
 8011e08:	4093      	lsls	r3, r2
 8011e0a:	60bb      	str	r3, [r7, #8]
                ulMaxTime *= ( uint32_t ) pxWindow->lSRTT;
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011e10:	461a      	mov	r2, r3
 8011e12:	68bb      	ldr	r3, [r7, #8]
 8011e14:	fb02 f303 	mul.w	r3, r2, r3
 8011e18:	60bb      	str	r3, [r7, #8]

                if( ulTimerGetAge( &pxSegment->xTransmitTimer ) > ulMaxTime )
 8011e1a:	68fb      	ldr	r3, [r7, #12]
 8011e1c:	3310      	adds	r3, #16
 8011e1e:	4618      	mov	r0, r3
 8011e20:	f7ff fa6b 	bl	80112fa <ulTimerGetAge>
 8011e24:	4602      	mov	r2, r0
 8011e26:	68bb      	ldr	r3, [r7, #8]
 8011e28:	4293      	cmp	r3, r2
 8011e2a:	d209      	bcs.n	8011e40 <pxTCPWindowTx_GetWaitQueue+0x5a>
                {
                    /* A normal (non-fast) retransmission.  Move it from the
                     * head of the waiting queue. */
                    pxSegment = xTCPWindowGetHead( &( pxWindow->xWaitQueue ) );
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	3368      	adds	r3, #104	@ 0x68
 8011e30:	4618      	mov	r0, r3
 8011e32:	f7ff fbe3 	bl	80115fc <xTCPWindowGetHead>
 8011e36:	60f8      	str	r0, [r7, #12]
                    pxSegment->u.bits.ucDupAckCount = ( uint8_t ) pdFALSE_UNSIGNED;
 8011e38:	68fb      	ldr	r3, [r7, #12]
 8011e3a:	2200      	movs	r2, #0
 8011e3c:	755a      	strb	r2, [r3, #21]
 8011e3e:	e001      	b.n	8011e44 <pxTCPWindowTx_GetWaitQueue+0x5e>
                                                 ( unsigned ) pxSegment->ulSequenceNumber ) );
                    }
                }
                else
                {
                    pxSegment = NULL;
 8011e40:	2300      	movs	r3, #0
 8011e42:	60fb      	str	r3, [r7, #12]
                }
            }

            return pxSegment;
 8011e44:	68fb      	ldr	r3, [r7, #12]
        }
 8011e46:	4618      	mov	r0, r3
 8011e48:	3710      	adds	r7, #16
 8011e4a:	46bd      	mov	sp, r7
 8011e4c:	bd80      	pop	{r7, pc}

08011e4e <pxTCPWindowTx_GetTXQueue>:
 *                          reception window.
 * @return Either a segment that has to be sent, or NULL.
 */
        static TCPSegment_t * pxTCPWindowTx_GetTXQueue( TCPWindow_t * pxWindow,
                                                        uint32_t ulWindowSize )
        {
 8011e4e:	b580      	push	{r7, lr}
 8011e50:	b084      	sub	sp, #16
 8011e52:	af00      	add	r7, sp, #0
 8011e54:	6078      	str	r0, [r7, #4]
 8011e56:	6039      	str	r1, [r7, #0]
            TCPSegment_t * pxSegment = xTCPWindowPeekHead( &( pxWindow->xTxQueue ) );
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	3354      	adds	r3, #84	@ 0x54
 8011e5c:	4618      	mov	r0, r3
 8011e5e:	f7ff fbe6 	bl	801162e <xTCPWindowPeekHead>
 8011e62:	60f8      	str	r0, [r7, #12]

            if( pxSegment == NULL )
 8011e64:	68fb      	ldr	r3, [r7, #12]
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d02e      	beq.n	8011ec8 <pxTCPWindowTx_GetTXQueue+0x7a>
            {
                /* No segments queued. */
            }
            else if( ( pxWindow->u.bits.bSendFullSize != pdFALSE_UNSIGNED ) &&
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	781b      	ldrb	r3, [r3, #0]
 8011e6e:	f003 0302 	and.w	r3, r3, #2
 8011e72:	b2db      	uxtb	r3, r3
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	d008      	beq.n	8011e8a <pxTCPWindowTx_GetTXQueue+0x3c>
                     ( pxSegment->lDataLength < pxSegment->lMaxLength ) )
 8011e78:	68fb      	ldr	r3, [r7, #12]
 8011e7a:	689a      	ldr	r2, [r3, #8]
 8011e7c:	68fb      	ldr	r3, [r7, #12]
 8011e7e:	685b      	ldr	r3, [r3, #4]
            else if( ( pxWindow->u.bits.bSendFullSize != pdFALSE_UNSIGNED ) &&
 8011e80:	429a      	cmp	r2, r3
 8011e82:	da02      	bge.n	8011e8a <pxTCPWindowTx_GetTXQueue+0x3c>
            {
                /* A segment has been queued but the driver waits until it
                 * has a full size of MSS. */
                pxSegment = NULL;
 8011e84:	2300      	movs	r3, #0
 8011e86:	60fb      	str	r3, [r7, #12]
 8011e88:	e01e      	b.n	8011ec8 <pxTCPWindowTx_GetTXQueue+0x7a>
            }
            else if( prvTCPWindowTxHasSpace( pxWindow, ulWindowSize ) == pdFALSE )
 8011e8a:	6839      	ldr	r1, [r7, #0]
 8011e8c:	6878      	ldr	r0, [r7, #4]
 8011e8e:	f7ff fefe 	bl	8011c8e <prvTCPWindowTxHasSpace>
 8011e92:	4603      	mov	r3, r0
 8011e94:	2b00      	cmp	r3, #0
 8011e96:	d102      	bne.n	8011e9e <pxTCPWindowTx_GetTXQueue+0x50>
            {
                /* Peer has no more space at this moment. */
                pxSegment = NULL;
 8011e98:	2300      	movs	r3, #0
 8011e9a:	60fb      	str	r3, [r7, #12]
 8011e9c:	e014      	b.n	8011ec8 <pxTCPWindowTx_GetTXQueue+0x7a>
            }
            else
            {
                /* pxSegment was just obtained with a peek function,
                 * now remove it from of the Tx queue. */
                pxSegment = xTCPWindowGetHead( &( pxWindow->xTxQueue ) );
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	3354      	adds	r3, #84	@ 0x54
 8011ea2:	4618      	mov	r0, r3
 8011ea4:	f7ff fbaa 	bl	80115fc <xTCPWindowGetHead>
 8011ea8:	60f8      	str	r0, [r7, #12]

                /* Don't let pxHeadSegment point to this segment any more,
                 * so no more data will be added. */
                if( pxWindow->pxHeadSegment == pxSegment )
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011eae:	68fa      	ldr	r2, [r7, #12]
 8011eb0:	429a      	cmp	r2, r3
 8011eb2:	d102      	bne.n	8011eba <pxTCPWindowTx_GetTXQueue+0x6c>
                {
                    pxWindow->pxHeadSegment = NULL;
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	2200      	movs	r2, #0
 8011eb8:	67da      	str	r2, [r3, #124]	@ 0x7c
                }

                /* pxWindow->tx.highest registers the highest sequence
                 * number in our transmission window. */
                pxWindow->tx.ulHighestSequenceNumber = pxSegment->ulSequenceNumber + ( ( uint32_t ) pxSegment->lDataLength );
 8011eba:	68fb      	ldr	r3, [r7, #12]
 8011ebc:	681b      	ldr	r3, [r3, #0]
 8011ebe:	68fa      	ldr	r2, [r7, #12]
 8011ec0:	6892      	ldr	r2, [r2, #8]
 8011ec2:	441a      	add	r2, r3
 8011ec4:	687b      	ldr	r3, [r7, #4]
 8011ec6:	629a      	str	r2, [r3, #40]	@ 0x28
                                             ( unsigned ) ( pxSegment->ulSequenceNumber - pxWindow->tx.ulFirstSequenceNumber ),
                                             ( unsigned ) ulWindowSize ) );
                }
            }

            return pxSegment;
 8011ec8:	68fb      	ldr	r3, [r7, #12]
        }
 8011eca:	4618      	mov	r0, r3
 8011ecc:	3710      	adds	r7, #16
 8011ece:	46bd      	mov	sp, r7
 8011ed0:	bd80      	pop	{r7, pc}

08011ed2 <ulTCPWindowTxGet>:
 * @return The amount of data in bytes that can be transmitted right now.
 */
        uint32_t ulTCPWindowTxGet( TCPWindow_t * pxWindow,
                                   uint32_t ulWindowSize,
                                   int32_t * plPosition )
        {
 8011ed2:	b580      	push	{r7, lr}
 8011ed4:	b088      	sub	sp, #32
 8011ed6:	af00      	add	r7, sp, #0
 8011ed8:	60f8      	str	r0, [r7, #12]
 8011eda:	60b9      	str	r1, [r7, #8]
 8011edc:	607a      	str	r2, [r7, #4]
            TCPSegment_t * pxSegment;
            uint32_t ulReturn = 0U;
 8011ede:	2300      	movs	r3, #0
 8011ee0:	61bb      	str	r3, [r7, #24]

            /* Fetches data to be sent-out now.
             *
             * Priority messages: segments with a resend need no check current sliding
             * window size. */
            pxSegment = xTCPWindowGetHead( &( pxWindow->xPriorityQueue ) );
 8011ee2:	68fb      	ldr	r3, [r7, #12]
 8011ee4:	3340      	adds	r3, #64	@ 0x40
 8011ee6:	4618      	mov	r0, r3
 8011ee8:	f7ff fb88 	bl	80115fc <xTCPWindowGetHead>
 8011eec:	61f8      	str	r0, [r7, #28]
            pxWindow->ulOurSequenceNumber = pxWindow->tx.ulHighestSequenceNumber;
 8011eee:	68fb      	ldr	r3, [r7, #12]
 8011ef0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011ef2:	68fb      	ldr	r3, [r7, #12]
 8011ef4:	62da      	str	r2, [r3, #44]	@ 0x2c

            if( pxSegment != NULL )
 8011ef6:	69fb      	ldr	r3, [r7, #28]
 8011ef8:	2b00      	cmp	r3, #0
 8011efa:	d10b      	bne.n	8011f14 <ulTCPWindowTxGet+0x42>
            else
            {
                /* Waiting messages: outstanding messages with a running timer
                 * neither check peer's reception window size because these packets
                 * have been sent earlier. */
                pxSegment = pxTCPWindowTx_GetWaitQueue( pxWindow );
 8011efc:	68f8      	ldr	r0, [r7, #12]
 8011efe:	f7ff ff72 	bl	8011de6 <pxTCPWindowTx_GetWaitQueue>
 8011f02:	61f8      	str	r0, [r7, #28]

                if( pxSegment == NULL )
 8011f04:	69fb      	ldr	r3, [r7, #28]
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	d104      	bne.n	8011f14 <ulTCPWindowTxGet+0x42>
                {
                    /* New messages: sent-out for the first time.  Check current
                     * sliding window size of peer. */
                    pxSegment = pxTCPWindowTx_GetTXQueue( pxWindow, ulWindowSize );
 8011f0a:	68b9      	ldr	r1, [r7, #8]
 8011f0c:	68f8      	ldr	r0, [r7, #12]
 8011f0e:	f7ff ff9e 	bl	8011e4e <pxTCPWindowTx_GetTXQueue>
 8011f12:	61f8      	str	r0, [r7, #28]
                }
            }

            /* See if it has already been determined to return 0. */
            if( pxSegment != NULL )
 8011f14:	69fb      	ldr	r3, [r7, #28]
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d049      	beq.n	8011fae <ulTCPWindowTxGet+0xdc>
            {
                configASSERT( listLIST_ITEM_CONTAINER( &( pxSegment->xQueueItem ) ) == NULL );
 8011f1a:	69fb      	ldr	r3, [r7, #28]
 8011f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f1e:	2b00      	cmp	r3, #0
 8011f20:	d00d      	beq.n	8011f3e <ulTCPWindowTxGet+0x6c>
	__asm volatile
 8011f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f26:	b672      	cpsid	i
 8011f28:	f383 8811 	msr	BASEPRI, r3
 8011f2c:	f3bf 8f6f 	isb	sy
 8011f30:	f3bf 8f4f 	dsb	sy
 8011f34:	b662      	cpsie	i
 8011f36:	613b      	str	r3, [r7, #16]
}
 8011f38:	bf00      	nop
 8011f3a:	bf00      	nop
 8011f3c:	e7fd      	b.n	8011f3a <ulTCPWindowTxGet+0x68>

                /* Now that the segment will be transmitted, add it to the tail of
                 * the waiting queue. */
                vListInsertFifo( &pxWindow->xWaitQueue, &pxSegment->xQueueItem );
 8011f3e:	68fb      	ldr	r3, [r7, #12]
 8011f40:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011f44:	69fb      	ldr	r3, [r7, #28]
 8011f46:	3318      	adds	r3, #24
 8011f48:	4619      	mov	r1, r3
 8011f4a:	4610      	mov	r0, r2
 8011f4c:	f7ff f9b8 	bl	80112c0 <vListInsertFifo>

                /* And mark it as outstanding. */
                pxSegment->u.bits.bOutstanding = pdTRUE_UNSIGNED;
 8011f50:	69fa      	ldr	r2, [r7, #28]
 8011f52:	7d93      	ldrb	r3, [r2, #22]
 8011f54:	f043 0301 	orr.w	r3, r3, #1
 8011f58:	7593      	strb	r3, [r2, #22]

                /* Administer the transmit count, needed for fast
                 * retransmissions. */
                ( pxSegment->u.bits.ucTransmitCount )++;
 8011f5a:	69fb      	ldr	r3, [r7, #28]
 8011f5c:	7d1b      	ldrb	r3, [r3, #20]
 8011f5e:	3301      	adds	r3, #1
 8011f60:	b2da      	uxtb	r2, r3
 8011f62:	69fb      	ldr	r3, [r7, #28]
 8011f64:	751a      	strb	r2, [r3, #20]

                /* If there have been several retransmissions (4), decrease the
                 * size of the transmission window to at most 2 times MSS. */
                if( ( pxSegment->u.bits.ucTransmitCount == MAX_TRANSMIT_COUNT_USING_LARGE_WINDOW ) &&
 8011f66:	69fb      	ldr	r3, [r7, #28]
 8011f68:	7d1b      	ldrb	r3, [r3, #20]
 8011f6a:	2b04      	cmp	r3, #4
 8011f6c:	d10f      	bne.n	8011f8e <ulTCPWindowTxGet+0xbc>
                    ( pxWindow->xSize.ulTxWindowLength > ( 2U * ( ( uint32_t ) pxWindow->usMSS ) ) ) )
 8011f6e:	68fb      	ldr	r3, [r7, #12]
 8011f70:	689a      	ldr	r2, [r3, #8]
 8011f72:	68fb      	ldr	r3, [r7, #12]
 8011f74:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 8011f78:	005b      	lsls	r3, r3, #1
                if( ( pxSegment->u.bits.ucTransmitCount == MAX_TRANSMIT_COUNT_USING_LARGE_WINDOW ) &&
 8011f7a:	429a      	cmp	r2, r3
 8011f7c:	d907      	bls.n	8011f8e <ulTCPWindowTxGet+0xbc>
                {
                    uint16_t usMSS2 = ( uint16_t ) ( pxWindow->usMSS * 2U );
 8011f7e:	68fb      	ldr	r3, [r7, #12]
 8011f80:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 8011f84:	005b      	lsls	r3, r3, #1
 8011f86:	82fb      	strh	r3, [r7, #22]
                    FreeRTOS_debug_printf( ( "ulTCPWindowTxGet[%u - %u]: Change Tx window: %u -> %u\n",
                                             pxWindow->usPeerPortNumber,
                                             pxWindow->usOurPortNumber,
                                             ( unsigned ) pxWindow->xSize.ulTxWindowLength,
                                             usMSS2 ) );
                    pxWindow->xSize.ulTxWindowLength = usMSS2;
 8011f88:	8afa      	ldrh	r2, [r7, #22]
 8011f8a:	68fb      	ldr	r3, [r7, #12]
 8011f8c:	609a      	str	r2, [r3, #8]
                }

                /* Clear the transmit timer. */
                vTCPTimerSet( &( pxSegment->xTransmitTimer ) );
 8011f8e:	69fb      	ldr	r3, [r7, #28]
 8011f90:	3310      	adds	r3, #16
 8011f92:	4618      	mov	r0, r3
 8011f94:	f7ff f9a4 	bl	80112e0 <vTCPTimerSet>

                pxWindow->ulOurSequenceNumber = pxSegment->ulSequenceNumber;
 8011f98:	69fb      	ldr	r3, [r7, #28]
 8011f9a:	681a      	ldr	r2, [r3, #0]
 8011f9c:	68fb      	ldr	r3, [r7, #12]
 8011f9e:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Inform the caller where to find the data within the queue. */
                *plPosition = pxSegment->lStreamPos;
 8011fa0:	69fb      	ldr	r3, [r7, #28]
 8011fa2:	68da      	ldr	r2, [r3, #12]
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	601a      	str	r2, [r3, #0]

                /* And return the length of the data segment */
                ulReturn = ( uint32_t ) pxSegment->lDataLength;
 8011fa8:	69fb      	ldr	r3, [r7, #28]
 8011faa:	689b      	ldr	r3, [r3, #8]
 8011fac:	61bb      	str	r3, [r7, #24]
            }

            return ulReturn;
 8011fae:	69bb      	ldr	r3, [r7, #24]
        }
 8011fb0:	4618      	mov	r0, r3
 8011fb2:	3720      	adds	r7, #32
 8011fb4:	46bd      	mov	sp, r7
 8011fb6:	bd80      	pop	{r7, pc}

08011fb8 <prvTCPWindowTxCheckAck_CalcSRTT>:
 * @param[in] pxWindow The descriptor of the TCP sliding windows.
 * @param[in] pxSegment The segment that was just acknowledged.
 */
        static void prvTCPWindowTxCheckAck_CalcSRTT( TCPWindow_t * pxWindow,
                                                     const TCPSegment_t * pxSegment )
        {
 8011fb8:	b580      	push	{r7, lr}
 8011fba:	b086      	sub	sp, #24
 8011fbc:	af00      	add	r7, sp, #0
 8011fbe:	6078      	str	r0, [r7, #4]
 8011fc0:	6039      	str	r1, [r7, #0]
            int32_t mS = ( int32_t ) ulTimerGetAge( &( pxSegment->xTransmitTimer ) );
 8011fc2:	683b      	ldr	r3, [r7, #0]
 8011fc4:	3310      	adds	r3, #16
 8011fc6:	4618      	mov	r0, r3
 8011fc8:	f7ff f997 	bl	80112fa <ulTimerGetAge>
 8011fcc:	4603      	mov	r3, r0
 8011fce:	617b      	str	r3, [r7, #20]
            int32_t lSum = 0;
 8011fd0:	2300      	movs	r3, #0
 8011fd2:	60bb      	str	r3, [r7, #8]
            int32_t lWeight = 0;
 8011fd4:	2300      	movs	r3, #0
 8011fd6:	613b      	str	r3, [r7, #16]
            int32_t lDivisor = 0;
 8011fd8:	2300      	movs	r3, #0
 8011fda:	60fb      	str	r3, [r7, #12]

            mS = ( mS < 0 ) ? ipINT32_MAX_VALUE : mS;
 8011fdc:	697b      	ldr	r3, [r7, #20]
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	db01      	blt.n	8011fe6 <prvTCPWindowTxCheckAck_CalcSRTT+0x2e>
 8011fe2:	697b      	ldr	r3, [r7, #20]
 8011fe4:	e001      	b.n	8011fea <prvTCPWindowTxCheckAck_CalcSRTT+0x32>
 8011fe6:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8011fea:	617b      	str	r3, [r7, #20]

            if( pxWindow->lSRTT >= mS )
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011ff0:	697a      	ldr	r2, [r7, #20]
 8011ff2:	429a      	cmp	r2, r3
 8011ff4:	dc09      	bgt.n	801200a <prvTCPWindowTxCheckAck_CalcSRTT+0x52>
            {
                /* RTT becomes smaller: adapt slowly. */
                lWeight = winSRTT_DECREMENT_CURRENT;
 8011ff6:	2307      	movs	r3, #7
 8011ff8:	613b      	str	r3, [r7, #16]
                lDivisor = winSRTT_DECREMENT_NEW + winSRTT_DECREMENT_CURRENT;
 8011ffa:	2308      	movs	r3, #8
 8011ffc:	60fb      	str	r3, [r7, #12]
                mS = FreeRTOS_multiply_int32( mS,
 8011ffe:	2101      	movs	r1, #1
 8012000:	6978      	ldr	r0, [r7, #20]
 8012002:	f7f9 fc42 	bl	800b88a <FreeRTOS_multiply_int32>
 8012006:	6178      	str	r0, [r7, #20]
 8012008:	e008      	b.n	801201c <prvTCPWindowTxCheckAck_CalcSRTT+0x64>
                                              winSRTT_DECREMENT_NEW );
            }
            else
            {
                /* RTT becomes larger: adapt quicker */
                lWeight = winSRTT_INCREMENT_CURRENT;
 801200a:	2306      	movs	r3, #6
 801200c:	613b      	str	r3, [r7, #16]
                lDivisor = winSRTT_INCREMENT_NEW + winSRTT_INCREMENT_CURRENT;
 801200e:	2308      	movs	r3, #8
 8012010:	60fb      	str	r3, [r7, #12]
                mS = FreeRTOS_multiply_int32( mS,
 8012012:	2102      	movs	r1, #2
 8012014:	6978      	ldr	r0, [r7, #20]
 8012016:	f7f9 fc38 	bl	800b88a <FreeRTOS_multiply_int32>
 801201a:	6178      	str	r0, [r7, #20]
                                              winSRTT_INCREMENT_NEW );
            }

            lSum = FreeRTOS_multiply_int32( pxWindow->lSRTT, lWeight );
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012020:	6939      	ldr	r1, [r7, #16]
 8012022:	4618      	mov	r0, r3
 8012024:	f7f9 fc31 	bl	800b88a <FreeRTOS_multiply_int32>
 8012028:	60b8      	str	r0, [r7, #8]
            lSum = FreeRTOS_add_int32( lSum, mS );
 801202a:	6979      	ldr	r1, [r7, #20]
 801202c:	68b8      	ldr	r0, [r7, #8]
 801202e:	f7f9 fc01 	bl	800b834 <FreeRTOS_add_int32>
 8012032:	60b8      	str	r0, [r7, #8]
            pxWindow->lSRTT = lSum / lDivisor;
 8012034:	68ba      	ldr	r2, [r7, #8]
 8012036:	68fb      	ldr	r3, [r7, #12]
 8012038:	fb92 f2f3 	sdiv	r2, r2, r3
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Cap to the minimum of 50ms. */
            if( pxWindow->lSRTT < winSRTT_CAP_mS )
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012044:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012048:	da03      	bge.n	8012052 <prvTCPWindowTxCheckAck_CalcSRTT+0x9a>
            {
                pxWindow->lSRTT = winSRTT_CAP_mS;
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8012050:	639a      	str	r2, [r3, #56]	@ 0x38
            }
        }
 8012052:	bf00      	nop
 8012054:	3718      	adds	r7, #24
 8012056:	46bd      	mov	sp, r7
 8012058:	bd80      	pop	{r7, pc}

0801205a <prvTCPWindowTxCheckAck>:
 * @return number of bytes that the tail of txStream may be advanced.
 */
        static uint32_t prvTCPWindowTxCheckAck( TCPWindow_t * pxWindow,
                                                uint32_t ulFirst,
                                                uint32_t ulLast )
        {
 801205a:	b580      	push	{r7, lr}
 801205c:	b08c      	sub	sp, #48	@ 0x30
 801205e:	af00      	add	r7, sp, #0
 8012060:	60f8      	str	r0, [r7, #12]
 8012062:	60b9      	str	r1, [r7, #8]
 8012064:	607a      	str	r2, [r7, #4]
            uint32_t ulBytesConfirmed = 0U;
 8012066:	2300      	movs	r3, #0
 8012068:	62fb      	str	r3, [r7, #44]	@ 0x2c
            uint32_t ulSequenceNumber = ulFirst;
 801206a:	68bb      	ldr	r3, [r7, #8]
 801206c:	62bb      	str	r3, [r7, #40]	@ 0x28
            const ListItem_t * pxIterator;

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( pxWindow->xTxSegments.xListEnd ) );
 801206e:	68fb      	ldr	r3, [r7, #12]
 8012070:	3398      	adds	r3, #152	@ 0x98
 8012072:	61fb      	str	r3, [r7, #28]
             * RTO is Retransmit timeout
             *
             * A Smoothed RTT will increase quickly, but it is conservative when
             * becoming smaller. */

            pxIterator = listGET_NEXT( pxEnd );
 8012074:	69fb      	ldr	r3, [r7, #28]
 8012076:	685b      	ldr	r3, [r3, #4]
 8012078:	627b      	str	r3, [r7, #36]	@ 0x24

            while( ( pxIterator != pxEnd ) && ( xSequenceLessThan( ulSequenceNumber, ulLast ) != 0 ) )
 801207a:	e06d      	b.n	8012158 <prvTCPWindowTxCheckAck+0xfe>
            {
                xDoUnlink = pdFALSE;
 801207c:	2300      	movs	r3, #0
 801207e:	623b      	str	r3, [r7, #32]
                pxSegment = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 8012080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012082:	68db      	ldr	r3, [r3, #12]
 8012084:	61bb      	str	r3, [r7, #24]

                /* Move to the next item because the current item might get
                 * removed. */
                pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator );
 8012086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012088:	685b      	ldr	r3, [r3, #4]
 801208a:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Continue if this segment does not fall within the ACK'd range. */
                if( xSequenceGreaterThan( ulSequenceNumber, pxSegment->ulSequenceNumber ) != pdFALSE )
 801208c:	69bb      	ldr	r3, [r7, #24]
 801208e:	681b      	ldr	r3, [r3, #0]
 8012090:	4619      	mov	r1, r3
 8012092:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012094:	f7ff f8e9 	bl	801126a <xSequenceGreaterThan>
 8012098:	4603      	mov	r3, r0
 801209a:	2b00      	cmp	r3, #0
 801209c:	d15b      	bne.n	8012156 <prvTCPWindowTxCheckAck+0xfc>
                {
                    continue;
                }

                /* Is it ready? */
                if( ulSequenceNumber != pxSegment->ulSequenceNumber )
 801209e:	69bb      	ldr	r3, [r7, #24]
 80120a0:	681b      	ldr	r3, [r3, #0]
 80120a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80120a4:	429a      	cmp	r2, r3
 80120a6:	d163      	bne.n	8012170 <prvTCPWindowTxCheckAck+0x116>
                {
                    /* coverity[break_stmt] : Break statement terminating the loop */
                    break;
                }

                ulDataLength = ( uint32_t ) pxSegment->lDataLength;
 80120a8:	69bb      	ldr	r3, [r7, #24]
 80120aa:	689b      	ldr	r3, [r3, #8]
 80120ac:	617b      	str	r3, [r7, #20]

                if( pxSegment->u.bits.bAcked == pdFALSE_UNSIGNED )
 80120ae:	69bb      	ldr	r3, [r7, #24]
 80120b0:	7d9b      	ldrb	r3, [r3, #22]
 80120b2:	f003 0302 	and.w	r3, r3, #2
 80120b6:	b2db      	uxtb	r3, r3
 80120b8:	2b00      	cmp	r3, #0
 80120ba:	d127      	bne.n	801210c <prvTCPWindowTxCheckAck+0xb2>
                {
                    if( xSequenceGreaterThan( pxSegment->ulSequenceNumber + ( uint32_t ) ulDataLength, ulLast ) != pdFALSE )
 80120bc:	69bb      	ldr	r3, [r7, #24]
 80120be:	681a      	ldr	r2, [r3, #0]
 80120c0:	697b      	ldr	r3, [r7, #20]
 80120c2:	4413      	add	r3, r2
 80120c4:	6879      	ldr	r1, [r7, #4]
 80120c6:	4618      	mov	r0, r3
 80120c8:	f7ff f8cf 	bl	801126a <xSequenceGreaterThan>
 80120cc:	4603      	mov	r3, r0
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d006      	beq.n	80120e0 <prvTCPWindowTxCheckAck+0x86>
                         *
                         * AAAAAAA BBBBBBB << acked
                         * aaaaaaa aaaa    << sent */
                        #if ( ipconfigHAS_DEBUG_PRINTF != 0 )
                        {
                            uint32_t ulFirstSeq = pxSegment->ulSequenceNumber - pxWindow->tx.ulFirstSequenceNumber;
 80120d2:	69bb      	ldr	r3, [r7, #24]
 80120d4:	681a      	ldr	r2, [r3, #0]
 80120d6:	68fb      	ldr	r3, [r7, #12]
 80120d8:	69db      	ldr	r3, [r3, #28]
 80120da:	1ad3      	subs	r3, r2, r3
 80120dc:	613b      	str	r3, [r7, #16]
                                                     ( unsigned ) ulFirstSeq,
                                                     ( unsigned ) ( ulFirstSeq + ulDataLength ) ) );
                        }
                        #endif /* ( ipconfigHAS_DEBUG_PRINTF != 0 ) */

                        break;
 80120de:	e048      	b.n	8012172 <prvTCPWindowTxCheckAck+0x118>
                    }

                    /* This segment is fully ACK'd, set the flag. */
                    pxSegment->u.bits.bAcked = pdTRUE;
 80120e0:	69ba      	ldr	r2, [r7, #24]
 80120e2:	7d93      	ldrb	r3, [r2, #22]
 80120e4:	f043 0302 	orr.w	r3, r3, #2
 80120e8:	7593      	strb	r3, [r2, #22]

                    /* Calculate the RTT only if the segment was sent-out for the
                     * first time and if this is the last ACK'd segment in a range. */
                    if( ( pxSegment->u.bits.ucTransmitCount == 1U ) &&
 80120ea:	69bb      	ldr	r3, [r7, #24]
 80120ec:	7d1b      	ldrb	r3, [r3, #20]
 80120ee:	2b01      	cmp	r3, #1
 80120f0:	d10a      	bne.n	8012108 <prvTCPWindowTxCheckAck+0xae>
                        ( ( pxSegment->ulSequenceNumber + ulDataLength ) == ulLast ) )
 80120f2:	69bb      	ldr	r3, [r7, #24]
 80120f4:	681a      	ldr	r2, [r3, #0]
 80120f6:	697b      	ldr	r3, [r7, #20]
 80120f8:	4413      	add	r3, r2
                    if( ( pxSegment->u.bits.ucTransmitCount == 1U ) &&
 80120fa:	687a      	ldr	r2, [r7, #4]
 80120fc:	429a      	cmp	r2, r3
 80120fe:	d103      	bne.n	8012108 <prvTCPWindowTxCheckAck+0xae>
                    {
                        prvTCPWindowTxCheckAck_CalcSRTT( pxWindow, pxSegment );
 8012100:	69b9      	ldr	r1, [r7, #24]
 8012102:	68f8      	ldr	r0, [r7, #12]
 8012104:	f7ff ff58 	bl	8011fb8 <prvTCPWindowTxCheckAck_CalcSRTT>
                    }

                    /* Unlink it from the 3 queues, but do not destroy it (yet). */
                    xDoUnlink = pdTRUE;
 8012108:	2301      	movs	r3, #1
 801210a:	623b      	str	r3, [r7, #32]
                }

                /* pxSegment->u.bits.bAcked is now true.  Is it located at the left
                 * side of the transmission queue?  If so, it may be freed. */
                if( ulSequenceNumber == pxWindow->tx.ulCurrentSequenceNumber )
 801210c:	68fb      	ldr	r3, [r7, #12]
 801210e:	6a1b      	ldr	r3, [r3, #32]
 8012110:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012112:	429a      	cmp	r2, r3
 8012114:	d10e      	bne.n	8012134 <prvTCPWindowTxCheckAck+0xda>
                                                 ( unsigned ) ( ulLast - pxWindow->tx.ulFirstSequenceNumber ),
                                                 ( unsigned ) ( pxSegment->ulSequenceNumber - pxWindow->tx.ulFirstSequenceNumber ) ) );
                    }

                    /* Increase the left-hand value of the transmission window. */
                    pxWindow->tx.ulCurrentSequenceNumber += ulDataLength;
 8012116:	68fb      	ldr	r3, [r7, #12]
 8012118:	6a1a      	ldr	r2, [r3, #32]
 801211a:	697b      	ldr	r3, [r7, #20]
 801211c:	441a      	add	r2, r3
 801211e:	68fb      	ldr	r3, [r7, #12]
 8012120:	621a      	str	r2, [r3, #32]

                    /* This function will return the number of bytes that the tail
                     * of txStream may be advanced. */
                    ulBytesConfirmed += ulDataLength;
 8012122:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012124:	697b      	ldr	r3, [r7, #20]
 8012126:	4413      	add	r3, r2
 8012128:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    /* All segments below tx.ulCurrentSequenceNumber may be freed. */
                    vTCPWindowFree( pxSegment );
 801212a:	69b8      	ldr	r0, [r7, #24]
 801212c:	f7ff fa98 	bl	8011660 <vTCPWindowFree>

                    /* No need to unlink it any more. */
                    xDoUnlink = pdFALSE;
 8012130:	2300      	movs	r3, #0
 8012132:	623b      	str	r3, [r7, #32]
                }

                if( ( xDoUnlink != pdFALSE ) && ( listLIST_ITEM_CONTAINER( &( pxSegment->xQueueItem ) ) != NULL ) )
 8012134:	6a3b      	ldr	r3, [r7, #32]
 8012136:	2b00      	cmp	r3, #0
 8012138:	d008      	beq.n	801214c <prvTCPWindowTxCheckAck+0xf2>
 801213a:	69bb      	ldr	r3, [r7, #24]
 801213c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801213e:	2b00      	cmp	r3, #0
 8012140:	d004      	beq.n	801214c <prvTCPWindowTxCheckAck+0xf2>
                {
                    /* Remove item from its queues. */
                    ( void ) uxListRemove( &pxSegment->xQueueItem );
 8012142:	69bb      	ldr	r3, [r7, #24]
 8012144:	3318      	adds	r3, #24
 8012146:	4618      	mov	r0, r3
 8012148:	f002 ff33 	bl	8014fb2 <uxListRemove>
                }

                ulSequenceNumber += ulDataLength;
 801214c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801214e:	697b      	ldr	r3, [r7, #20]
 8012150:	4413      	add	r3, r2
 8012152:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012154:	e000      	b.n	8012158 <prvTCPWindowTxCheckAck+0xfe>
                    continue;
 8012156:	bf00      	nop
            while( ( pxIterator != pxEnd ) && ( xSequenceLessThan( ulSequenceNumber, ulLast ) != 0 ) )
 8012158:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801215a:	69fb      	ldr	r3, [r7, #28]
 801215c:	429a      	cmp	r2, r3
 801215e:	d008      	beq.n	8012172 <prvTCPWindowTxCheckAck+0x118>
 8012160:	6879      	ldr	r1, [r7, #4]
 8012162:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012164:	f7ff f86b 	bl	801123e <xSequenceLessThan>
 8012168:	4603      	mov	r3, r0
 801216a:	2b00      	cmp	r3, #0
 801216c:	d186      	bne.n	801207c <prvTCPWindowTxCheckAck+0x22>
 801216e:	e000      	b.n	8012172 <prvTCPWindowTxCheckAck+0x118>
                    break;
 8012170:	bf00      	nop
            }

            return ulBytesConfirmed;
 8012172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
        }
 8012174:	4618      	mov	r0, r3
 8012176:	3730      	adds	r7, #48	@ 0x30
 8012178:	46bd      	mov	sp, r7
 801217a:	bd80      	pop	{r7, pc}

0801217c <prvTCPWindowFastRetransmit>:
 *
 * @return The number of segments that need a fast retransmission.
 */
        static uint32_t prvTCPWindowFastRetransmit( TCPWindow_t * pxWindow,
                                                    uint32_t ulFirst )
        {
 801217c:	b580      	push	{r7, lr}
 801217e:	b086      	sub	sp, #24
 8012180:	af00      	add	r7, sp, #0
 8012182:	6078      	str	r0, [r7, #4]
 8012184:	6039      	str	r1, [r7, #0]
            const ListItem_t * pxIterator;
            const ListItem_t * pxEnd;
            TCPSegment_t * pxSegment;
            uint32_t ulCount = 0U;
 8012186:	2300      	movs	r3, #0
 8012188:	613b      	str	r3, [r7, #16]
             * xWaitQueue to find a possible condition for a FAST retransmission. */

            /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxEnd = ( ( const ListItem_t * ) &( pxWindow->xWaitQueue.xListEnd ) );
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	3370      	adds	r3, #112	@ 0x70
 801218e:	60fb      	str	r3, [r7, #12]

            pxIterator = listGET_NEXT( pxEnd );
 8012190:	68fb      	ldr	r3, [r7, #12]
 8012192:	685b      	ldr	r3, [r3, #4]
 8012194:	617b      	str	r3, [r7, #20]

            while( pxIterator != pxEnd )
 8012196:	e033      	b.n	8012200 <prvTCPWindowFastRetransmit+0x84>
            {
                /* Get the owner, which is a TCP segment. */
                pxSegment = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 8012198:	697b      	ldr	r3, [r7, #20]
 801219a:	68db      	ldr	r3, [r3, #12]
 801219c:	60bb      	str	r3, [r7, #8]

                /* Hop to the next item before the current gets unlinked. */
                pxIterator = listGET_NEXT( pxIterator );
 801219e:	697b      	ldr	r3, [r7, #20]
 80121a0:	685b      	ldr	r3, [r3, #4]
 80121a2:	617b      	str	r3, [r7, #20]

                /* Fast retransmission:
                 * When 3 packets with a higher sequence number have been acknowledged
                 * by the peer, it is very unlikely a current packet will ever arrive.
                 * It will be retransmitted far before the RTO. */
                if( pxSegment->u.bits.bAcked == pdFALSE_UNSIGNED )
 80121a4:	68bb      	ldr	r3, [r7, #8]
 80121a6:	7d9b      	ldrb	r3, [r3, #22]
 80121a8:	f003 0302 	and.w	r3, r3, #2
 80121ac:	b2db      	uxtb	r3, r3
 80121ae:	2b00      	cmp	r3, #0
 80121b0:	d126      	bne.n	8012200 <prvTCPWindowFastRetransmit+0x84>
                {
                    if( xSequenceLessThan( pxSegment->ulSequenceNumber, ulFirst ) != pdFALSE )
 80121b2:	68bb      	ldr	r3, [r7, #8]
 80121b4:	681b      	ldr	r3, [r3, #0]
 80121b6:	6839      	ldr	r1, [r7, #0]
 80121b8:	4618      	mov	r0, r3
 80121ba:	f7ff f840 	bl	801123e <xSequenceLessThan>
 80121be:	4603      	mov	r3, r0
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	d01d      	beq.n	8012200 <prvTCPWindowFastRetransmit+0x84>
                    {
                        pxSegment->u.bits.ucDupAckCount++;
 80121c4:	68bb      	ldr	r3, [r7, #8]
 80121c6:	7d5b      	ldrb	r3, [r3, #21]
 80121c8:	3301      	adds	r3, #1
 80121ca:	b2da      	uxtb	r2, r3
 80121cc:	68bb      	ldr	r3, [r7, #8]
 80121ce:	755a      	strb	r2, [r3, #21]

                        if( pxSegment->u.bits.ucDupAckCount == DUPLICATE_ACKS_BEFORE_FAST_RETRANSMIT )
 80121d0:	68bb      	ldr	r3, [r7, #8]
 80121d2:	7d5b      	ldrb	r3, [r3, #21]
 80121d4:	2b03      	cmp	r3, #3
 80121d6:	d113      	bne.n	8012200 <prvTCPWindowFastRetransmit+0x84>
                        {
                            pxSegment->u.bits.ucTransmitCount = ( uint8_t ) pdFALSE;
 80121d8:	68bb      	ldr	r3, [r7, #8]
 80121da:	2200      	movs	r2, #0
 80121dc:	751a      	strb	r2, [r3, #20]
                                                         ( unsigned ) ( pxSegment->ulSequenceNumber - pxWindow->tx.ulFirstSequenceNumber ),
                                                         ( unsigned ) ( ulFirst - pxWindow->tx.ulFirstSequenceNumber ) ) );
                            }

                            /* Remove it from xWaitQueue. */
                            ( void ) uxListRemove( &pxSegment->xQueueItem );
 80121de:	68bb      	ldr	r3, [r7, #8]
 80121e0:	3318      	adds	r3, #24
 80121e2:	4618      	mov	r0, r3
 80121e4:	f002 fee5 	bl	8014fb2 <uxListRemove>

                            /* Add this segment to the priority queue so it gets
                             * retransmitted immediately. */
                            vListInsertFifo( &( pxWindow->xPriorityQueue ), &( pxSegment->xQueueItem ) );
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 80121ee:	68bb      	ldr	r3, [r7, #8]
 80121f0:	3318      	adds	r3, #24
 80121f2:	4619      	mov	r1, r3
 80121f4:	4610      	mov	r0, r2
 80121f6:	f7ff f863 	bl	80112c0 <vListInsertFifo>
                            ulCount++;
 80121fa:	693b      	ldr	r3, [r7, #16]
 80121fc:	3301      	adds	r3, #1
 80121fe:	613b      	str	r3, [r7, #16]
            while( pxIterator != pxEnd )
 8012200:	697a      	ldr	r2, [r7, #20]
 8012202:	68fb      	ldr	r3, [r7, #12]
 8012204:	429a      	cmp	r2, r3
 8012206:	d1c7      	bne.n	8012198 <prvTCPWindowFastRetransmit+0x1c>
                        }
                    }
                }
            }

            return ulCount;
 8012208:	693b      	ldr	r3, [r7, #16]
        }
 801220a:	4618      	mov	r0, r3
 801220c:	3718      	adds	r7, #24
 801220e:	46bd      	mov	sp, r7
 8012210:	bd80      	pop	{r7, pc}

08012212 <ulTCPWindowTxAck>:
 *
 * @return The location where the packet should be added.
 */
        uint32_t ulTCPWindowTxAck( TCPWindow_t * pxWindow,
                                   uint32_t ulSequenceNumber )
        {
 8012212:	b580      	push	{r7, lr}
 8012214:	b084      	sub	sp, #16
 8012216:	af00      	add	r7, sp, #0
 8012218:	6078      	str	r0, [r7, #4]
 801221a:	6039      	str	r1, [r7, #0]
            uint32_t ulFirstSequence;
            uint32_t ulReturn;

            /* Receive a normal ACK. */

            ulFirstSequence = pxWindow->tx.ulCurrentSequenceNumber;
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	6a1b      	ldr	r3, [r3, #32]
 8012220:	60bb      	str	r3, [r7, #8]

            if( xSequenceLessThanOrEqual( ulSequenceNumber, ulFirstSequence ) != pdFALSE )
 8012222:	68b9      	ldr	r1, [r7, #8]
 8012224:	6838      	ldr	r0, [r7, #0]
 8012226:	f7fe fff5 	bl	8011214 <xSequenceLessThanOrEqual>
 801222a:	4603      	mov	r3, r0
 801222c:	2b00      	cmp	r3, #0
 801222e:	d002      	beq.n	8012236 <ulTCPWindowTxAck+0x24>
            {
                ulReturn = 0U;
 8012230:	2300      	movs	r3, #0
 8012232:	60fb      	str	r3, [r7, #12]
 8012234:	e005      	b.n	8012242 <ulTCPWindowTxAck+0x30>
            }
            else
            {
                ulReturn = prvTCPWindowTxCheckAck( pxWindow, ulFirstSequence, ulSequenceNumber );
 8012236:	683a      	ldr	r2, [r7, #0]
 8012238:	68b9      	ldr	r1, [r7, #8]
 801223a:	6878      	ldr	r0, [r7, #4]
 801223c:	f7ff ff0d 	bl	801205a <prvTCPWindowTxCheckAck>
 8012240:	60f8      	str	r0, [r7, #12]
            }

            return ulReturn;
 8012242:	68fb      	ldr	r3, [r7, #12]
        }
 8012244:	4618      	mov	r0, r3
 8012246:	3710      	adds	r7, #16
 8012248:	46bd      	mov	sp, r7
 801224a:	bd80      	pop	{r7, pc}

0801224c <ulTCPWindowTxSack>:
 *         the head position.
 */
        uint32_t ulTCPWindowTxSack( TCPWindow_t * pxWindow,
                                    uint32_t ulFirst,
                                    uint32_t ulLast )
        {
 801224c:	b580      	push	{r7, lr}
 801224e:	b086      	sub	sp, #24
 8012250:	af00      	add	r7, sp, #0
 8012252:	60f8      	str	r0, [r7, #12]
 8012254:	60b9      	str	r1, [r7, #8]
 8012256:	607a      	str	r2, [r7, #4]
            uint32_t ulAckCount;
            uint32_t ulCurrentSequenceNumber = pxWindow->tx.ulCurrentSequenceNumber;
 8012258:	68fb      	ldr	r3, [r7, #12]
 801225a:	6a1b      	ldr	r3, [r3, #32]
 801225c:	617b      	str	r3, [r7, #20]

            /* Receive a SACK option. */
            ulAckCount = prvTCPWindowTxCheckAck( pxWindow, ulFirst, ulLast );
 801225e:	687a      	ldr	r2, [r7, #4]
 8012260:	68b9      	ldr	r1, [r7, #8]
 8012262:	68f8      	ldr	r0, [r7, #12]
 8012264:	f7ff fef9 	bl	801205a <prvTCPWindowTxCheckAck>
 8012268:	6138      	str	r0, [r7, #16]
            ( void ) prvTCPWindowFastRetransmit( pxWindow, ulFirst );
 801226a:	68b9      	ldr	r1, [r7, #8]
 801226c:	68f8      	ldr	r0, [r7, #12]
 801226e:	f7ff ff85 	bl	801217c <prvTCPWindowFastRetransmit>

            if( ( xTCPWindowLoggingLevel >= 1 ) && ( xSequenceGreaterThan( ulFirst, ulCurrentSequenceNumber ) != pdFALSE ) )
 8012272:	4b06      	ldr	r3, [pc, #24]	@ (801228c <ulTCPWindowTxSack+0x40>)
 8012274:	681b      	ldr	r3, [r3, #0]
 8012276:	2b00      	cmp	r3, #0
 8012278:	dd03      	ble.n	8012282 <ulTCPWindowTxSack+0x36>
 801227a:	6979      	ldr	r1, [r7, #20]
 801227c:	68b8      	ldr	r0, [r7, #8]
 801227e:	f7fe fff4 	bl	801126a <xSequenceGreaterThan>
                                         ( unsigned ) ( ulFirst - pxWindow->tx.ulFirstSequenceNumber ),
                                         ( unsigned ) ( ulLast - pxWindow->tx.ulFirstSequenceNumber ),
                                         ( unsigned ) ( pxWindow->tx.ulCurrentSequenceNumber - pxWindow->tx.ulFirstSequenceNumber ) ) );
            }

            return ulAckCount;
 8012282:	693b      	ldr	r3, [r7, #16]
        }
 8012284:	4618      	mov	r0, r3
 8012286:	3718      	adds	r7, #24
 8012288:	46bd      	mov	sp, r7
 801228a:	bd80      	pop	{r7, pc}
 801228c:	2000262c 	.word	0x2000262c

08012290 <vProcessGeneratedUDPPacket>:
 *        packet such as cache check and address resolution.
 *
 * @param[in] pxNetworkBuffer The network buffer carrying the packet.
 */
void vProcessGeneratedUDPPacket( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 8012290:	b580      	push	{r7, lr}
 8012292:	b084      	sub	sp, #16
 8012294:	af00      	add	r7, sp, #0
 8012296:	6078      	str	r0, [r7, #4]
    const UDPPacket_t * pxUDPPacket;

    if( pxNetworkBuffer != NULL )
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	2b00      	cmp	r3, #0
 801229c:	d00d      	beq.n	80122ba <vProcessGeneratedUDPPacket+0x2a>
        /* Map the UDP packet onto the start of the frame. */

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxUDPPacket = ( ( UDPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122a2:	60fb      	str	r3, [r7, #12]

        switch( pxUDPPacket->xEthernetHeader.usFrameType )
 80122a4:	68fb      	ldr	r3, [r7, #12]
 80122a6:	899b      	ldrh	r3, [r3, #12]
 80122a8:	b29b      	uxth	r3, r3
 80122aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80122ae:	d103      	bne.n	80122b8 <vProcessGeneratedUDPPacket+0x28>
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                case ipIPv4_FRAME_TYPE:
                    vProcessGeneratedUDPPacket_IPv4( pxNetworkBuffer );
 80122b0:	6878      	ldr	r0, [r7, #4]
 80122b2:	f000 f849 	bl	8012348 <vProcessGeneratedUDPPacket_IPv4>
                    break;
 80122b6:	e000      	b.n	80122ba <vProcessGeneratedUDPPacket+0x2a>
                    vProcessGeneratedUDPPacket_IPv6( pxNetworkBuffer );
                    break;
            #endif
            default:
                /* do nothing, coverity happy */
                break;
 80122b8:	bf00      	nop
        }
    }
}
 80122ba:	bf00      	nop
 80122bc:	3710      	adds	r7, #16
 80122be:	46bd      	mov	sp, r7
 80122c0:	bd80      	pop	{r7, pc}

080122c2 <xProcessReceivedUDPPacket>:
 * @return pdPASS in case the UDP packet could be processed. Else pdFAIL is returned.
 */
BaseType_t xProcessReceivedUDPPacket( NetworkBufferDescriptor_t * pxNetworkBuffer,
                                      uint16_t usPort,
                                      BaseType_t * pxIsWaitingForResolution )
{
 80122c2:	b580      	push	{r7, lr}
 80122c4:	b088      	sub	sp, #32
 80122c6:	af00      	add	r7, sp, #0
 80122c8:	60f8      	str	r0, [r7, #12]
 80122ca:	460b      	mov	r3, r1
 80122cc:	607a      	str	r2, [r7, #4]
 80122ce:	817b      	strh	r3, [r7, #10]
    /* Returning pdPASS means that the packet was consumed, released. */
    BaseType_t xReturn = pdFAIL;
 80122d0:	2300      	movs	r3, #0
 80122d2:	61fb      	str	r3, [r7, #28]
    const UDPPacket_t * pxUDPPacket;

    configASSERT( pxNetworkBuffer != NULL );
 80122d4:	68fb      	ldr	r3, [r7, #12]
 80122d6:	2b00      	cmp	r3, #0
 80122d8:	d10d      	bne.n	80122f6 <xProcessReceivedUDPPacket+0x34>
	__asm volatile
 80122da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122de:	b672      	cpsid	i
 80122e0:	f383 8811 	msr	BASEPRI, r3
 80122e4:	f3bf 8f6f 	isb	sy
 80122e8:	f3bf 8f4f 	dsb	sy
 80122ec:	b662      	cpsie	i
 80122ee:	617b      	str	r3, [r7, #20]
}
 80122f0:	bf00      	nop
 80122f2:	bf00      	nop
 80122f4:	e7fd      	b.n	80122f2 <xProcessReceivedUDPPacket+0x30>
    configASSERT( pxNetworkBuffer->pucEthernetBuffer != NULL );
 80122f6:	68fb      	ldr	r3, [r7, #12]
 80122f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	d10d      	bne.n	801231a <xProcessReceivedUDPPacket+0x58>
	__asm volatile
 80122fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012302:	b672      	cpsid	i
 8012304:	f383 8811 	msr	BASEPRI, r3
 8012308:	f3bf 8f6f 	isb	sy
 801230c:	f3bf 8f4f 	dsb	sy
 8012310:	b662      	cpsie	i
 8012312:	613b      	str	r3, [r7, #16]
}
 8012314:	bf00      	nop
 8012316:	bf00      	nop
 8012318:	e7fd      	b.n	8012316 <xProcessReceivedUDPPacket+0x54>
    /* Map the ethernet buffer to the UDPPacket_t struct for easy access to the fields. */

    /* MISRA Ref 11.3.1 [Misaligned access] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
    /* coverity[misra_c_2012_rule_11_3_violation] */
    pxUDPPacket = ( ( const UDPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 801231a:	68fb      	ldr	r3, [r7, #12]
 801231c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801231e:	61bb      	str	r3, [r7, #24]

    switch( pxUDPPacket->xEthernetHeader.usFrameType )
 8012320:	69bb      	ldr	r3, [r7, #24]
 8012322:	899b      	ldrh	r3, [r3, #12]
 8012324:	b29b      	uxth	r3, r3
 8012326:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801232a:	d107      	bne.n	801233c <xProcessReceivedUDPPacket+0x7a>
    {
        #if ( ipconfigUSE_IPv4 != 0 )
            case ipIPv4_FRAME_TYPE:
                xReturn = xProcessReceivedUDPPacket_IPv4( pxNetworkBuffer,
 801232c:	897b      	ldrh	r3, [r7, #10]
 801232e:	687a      	ldr	r2, [r7, #4]
 8012330:	4619      	mov	r1, r3
 8012332:	68f8      	ldr	r0, [r7, #12]
 8012334:	f000 f904 	bl	8012540 <xProcessReceivedUDPPacket_IPv4>
 8012338:	61f8      	str	r0, [r7, #28]
                                                          usPort, pxIsWaitingForResolution );
                break;
 801233a:	e000      	b.n	801233e <xProcessReceivedUDPPacket+0x7c>
                                                          usPort, pxIsWaitingForResolution );
                break;
        #endif
        default:
            /* do nothing, coverity happy */
            break;
 801233c:	bf00      	nop
    }

    return xReturn;
 801233e:	69fb      	ldr	r3, [r7, #28]
}
 8012340:	4618      	mov	r0, r3
 8012342:	3720      	adds	r7, #32
 8012344:	46bd      	mov	sp, r7
 8012346:	bd80      	pop	{r7, pc}

08012348 <vProcessGeneratedUDPPacket_IPv4>:
 *        packet such as ARP cache check and address resolution.
 *
 * @param[in] pxNetworkBuffer The network buffer carrying the packet.
 */
void vProcessGeneratedUDPPacket_IPv4( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 8012348:	b580      	push	{r7, lr}
 801234a:	b08e      	sub	sp, #56	@ 0x38
 801234c:	af00      	add	r7, sp, #0
 801234e:	6078      	str	r0, [r7, #4]
    UDPPacket_t * pxUDPPacket;
    IPHeader_t * pxIPHeader;
    eResolutionLookupResult_t eReturned;
    uint32_t ulIPAddress = pxNetworkBuffer->xIPAddress.ulIP_IPv4;
 8012350:	687b      	ldr	r3, [r7, #4]
 8012352:	695b      	ldr	r3, [r3, #20]
 8012354:	60fb      	str	r3, [r7, #12]
    NetworkEndPoint_t * pxEndPoint = pxNetworkBuffer->pxEndPoint;
 8012356:	687b      	ldr	r3, [r7, #4]
 8012358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801235a:	60bb      	str	r3, [r7, #8]
    /* Map the UDP packet onto the start of the frame. */

    /* MISRA Ref 11.3.1 [Misaligned access] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
    /* coverity[misra_c_2012_rule_11_3_violation] */
    pxUDPPacket = ( ( UDPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 801235c:	687b      	ldr	r3, [r7, #4]
 801235e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012360:	62bb      	str	r3, [r7, #40]	@ 0x28

    #if ipconfigSUPPORT_OUTGOING_PINGS == 1
        if( pxNetworkBuffer->usPort == ( uint16_t ) ipPACKET_CONTAINS_ICMP_DATA )
 8012362:	687b      	ldr	r3, [r7, #4]
 8012364:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8012366:	2b00      	cmp	r3, #0
 8012368:	d104      	bne.n	8012374 <vProcessGeneratedUDPPacket_IPv4+0x2c>
        {
            uxPayloadSize = pxNetworkBuffer->xDataLength - sizeof( ICMPPacket_t );
 801236a:	687b      	ldr	r3, [r7, #4]
 801236c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801236e:	3b2a      	subs	r3, #42	@ 0x2a
 8012370:	633b      	str	r3, [r7, #48]	@ 0x30
 8012372:	e003      	b.n	801237c <vProcessGeneratedUDPPacket_IPv4+0x34>
        }
        else
    #endif
    {
        uxPayloadSize = pxNetworkBuffer->xDataLength - sizeof( UDPPacket_t );
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012378:	3b2a      	subs	r3, #42	@ 0x2a
 801237a:	633b      	str	r3, [r7, #48]	@ 0x30
    }

    /* Determine the ARP cache status for the requested IP address. */
    eReturned = eARPGetCacheEntry( &( ulIPAddress ), &( pxUDPPacket->xEthernetHeader.xDestinationAddress ), &( pxEndPoint ) );
 801237c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801237e:	f107 0208 	add.w	r2, r7, #8
 8012382:	f107 030c 	add.w	r3, r7, #12
 8012386:	4618      	mov	r0, r3
 8012388:	f7f5 fc30 	bl	8007bec <eARPGetCacheEntry>
 801238c:	4603      	mov	r3, r0
 801238e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( pxNetworkBuffer->pxEndPoint == NULL )
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012396:	2b00      	cmp	r3, #0
 8012398:	d102      	bne.n	80123a0 <vProcessGeneratedUDPPacket_IPv4+0x58>
    {
        pxNetworkBuffer->pxEndPoint = pxEndPoint;
 801239a:	68ba      	ldr	r2, [r7, #8]
 801239c:	687b      	ldr	r3, [r7, #4]
 801239e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    if( eReturned != eResolutionFailed )
 80123a0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80123a4:	2b02      	cmp	r3, #2
 80123a6:	d07f      	beq.n	80124a8 <vProcessGeneratedUDPPacket_IPv4+0x160>
    {
        if( eReturned == eResolutionCacheHit )
 80123a8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80123ac:	2b01      	cmp	r3, #1
 80123ae:	d158      	bne.n	8012462 <vProcessGeneratedUDPPacket_IPv4+0x11a>
                uint8_t ucSocketOptions;
            #endif
            iptraceSENDING_UDP_PACKET( pxNetworkBuffer->xIPAddress.ulIP_IPv4 );

            /* Create short cuts to the data within the packet. */
            pxIPHeader = &( pxUDPPacket->xIPHeader );
 80123b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123b2:	330e      	adds	r3, #14
 80123b4:	627b      	str	r3, [r7, #36]	@ 0x24

            #if ( ipconfigSUPPORT_OUTGOING_PINGS == 1 )

                /* Is it possible that the packet is not actually a UDP packet
                 * after all, but an ICMP packet. */
                if( pxNetworkBuffer->usPort != ( uint16_t ) ipPACKET_CONTAINS_ICMP_DATA )
 80123b6:	687b      	ldr	r3, [r7, #4]
 80123b8:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	d01a      	beq.n	80123f4 <vProcessGeneratedUDPPacket_IPv4+0xac>
            #endif /* ipconfigSUPPORT_OUTGOING_PINGS */
            {
                UDPHeader_t * pxUDPHeader;

                pxUDPHeader = &( pxUDPPacket->xUDPHeader );
 80123be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123c0:	3322      	adds	r3, #34	@ 0x22
 80123c2:	623b      	str	r3, [r7, #32]

                pxUDPHeader->usDestinationPort = pxNetworkBuffer->usPort;
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 80123c8:	6a3b      	ldr	r3, [r7, #32]
 80123ca:	805a      	strh	r2, [r3, #2]
                pxUDPHeader->usSourcePort = pxNetworkBuffer->usBoundPort;
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	8eda      	ldrh	r2, [r3, #54]	@ 0x36
 80123d0:	6a3b      	ldr	r3, [r7, #32]
 80123d2:	801a      	strh	r2, [r3, #0]
                pxUDPHeader->usLength = ( uint16_t ) ( uxPayloadSize + sizeof( UDPHeader_t ) );
 80123d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123d6:	b29b      	uxth	r3, r3
 80123d8:	3308      	adds	r3, #8
 80123da:	b29a      	uxth	r2, r3
 80123dc:	6a3b      	ldr	r3, [r7, #32]
 80123de:	809a      	strh	r2, [r3, #4]
                pxUDPHeader->usLength = FreeRTOS_htons( pxUDPHeader->usLength );
 80123e0:	6a3b      	ldr	r3, [r7, #32]
 80123e2:	889b      	ldrh	r3, [r3, #4]
 80123e4:	b29a      	uxth	r2, r3
 80123e6:	6a3b      	ldr	r3, [r7, #32]
 80123e8:	809a      	strh	r2, [r3, #4]
                pxUDPHeader->usChecksum = 0U;
 80123ea:	6a3b      	ldr	r3, [r7, #32]
 80123ec:	2200      	movs	r2, #0
 80123ee:	719a      	strb	r2, [r3, #6]
 80123f0:	2200      	movs	r2, #0
 80123f2:	71da      	strb	r2, [r3, #7]
            /*
             * Use helper variables for memcpy() to remain
             * compliant with MISRA Rule 21.15.  These should be
             * optimized away.
             */
            pvCopySource = ucDefaultPartUDPPacketHeader;
 80123f4:	4b51      	ldr	r3, [pc, #324]	@ (801253c <vProcessGeneratedUDPPacket_IPv4+0x1f4>)
 80123f6:	61fb      	str	r3, [r7, #28]
            /* The Ethernet source address is at offset 6. */
            pvCopyDest = &pxNetworkBuffer->pucEthernetBuffer[ sizeof( MACAddress_t ) ];
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80123fc:	3306      	adds	r3, #6
 80123fe:	61bb      	str	r3, [r7, #24]
            ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( ucDefaultPartUDPPacketHeader ) );
 8012400:	2218      	movs	r2, #24
 8012402:	69f9      	ldr	r1, [r7, #28]
 8012404:	69b8      	ldr	r0, [r7, #24]
 8012406:	f006 fbe8 	bl	8018bda <memcpy>

            #if ipconfigSUPPORT_OUTGOING_PINGS == 1
                if( pxNetworkBuffer->usPort == ( uint16_t ) ipPACKET_CONTAINS_ICMP_DATA )
 801240a:	687b      	ldr	r3, [r7, #4]
 801240c:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 801240e:	2b00      	cmp	r3, #0
 8012410:	d109      	bne.n	8012426 <vProcessGeneratedUDPPacket_IPv4+0xde>
                {
                    pxIPHeader->ucProtocol = ipPROTOCOL_ICMP;
 8012412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012414:	2201      	movs	r2, #1
 8012416:	725a      	strb	r2, [r3, #9]
                    pxIPHeader->usLength = ( uint16_t ) ( uxPayloadSize + sizeof( IPHeader_t ) + sizeof( ICMPHeader_t ) );
 8012418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801241a:	b29b      	uxth	r3, r3
 801241c:	331c      	adds	r3, #28
 801241e:	b29a      	uxth	r2, r3
 8012420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012422:	805a      	strh	r2, [r3, #2]
 8012424:	e005      	b.n	8012432 <vProcessGeneratedUDPPacket_IPv4+0xea>
                }
                else
            #endif /* ipconfigSUPPORT_OUTGOING_PINGS */
            {
                pxIPHeader->usLength = ( uint16_t ) ( uxPayloadSize + sizeof( IPHeader_t ) + sizeof( UDPHeader_t ) );
 8012426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012428:	b29b      	uxth	r3, r3
 801242a:	331c      	adds	r3, #28
 801242c:	b29a      	uxth	r2, r3
 801242e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012430:	805a      	strh	r2, [r3, #2]
            }

            pxIPHeader->usLength = FreeRTOS_htons( pxIPHeader->usLength );
 8012432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012434:	885b      	ldrh	r3, [r3, #2]
 8012436:	b29a      	uxth	r2, r3
 8012438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801243a:	805a      	strh	r2, [r3, #2]
            pxIPHeader->ulDestinationIPAddress = pxNetworkBuffer->xIPAddress.ulIP_IPv4;
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	695a      	ldr	r2, [r3, #20]
 8012440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012442:	611a      	str	r2, [r3, #16]

            if( pxNetworkBuffer->pxEndPoint != NULL )
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012448:	2b00      	cmp	r3, #0
 801244a:	d004      	beq.n	8012456 <vProcessGeneratedUDPPacket_IPv4+0x10e>
            {
                pxIPHeader->ulSourceIPAddress = pxNetworkBuffer->pxEndPoint->ipv4_settings.ulIPAddress;
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012450:	681a      	ldr	r2, [r3, #0]
 8012452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012454:	60da      	str	r2, [r3, #12]
             * The header was never memset to zero, so set both the fragment offset and fragmentation flags in one go.
             */
            #if ( ipconfigFORCE_IP_DONT_FRAGMENT != 0 )
                pxIPHeader->usFragmentOffset = ipFRAGMENT_FLAGS_DONT_FRAGMENT;
            #else
                pxIPHeader->usFragmentOffset = 0U;
 8012456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012458:	2200      	movs	r2, #0
 801245a:	719a      	strb	r2, [r3, #6]
 801245c:	2200      	movs	r2, #0
 801245e:	71da      	strb	r2, [r3, #7]
 8012460:	e022      	b.n	80124a8 <vProcessGeneratedUDPPacket_IPv4+0x160>
                    pxUDPPacket->xUDPHeader.usChecksum = 0U;
                }
            }
            #endif /* if ( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM == 0 ) */
        }
        else if( eReturned == eResolutionCacheMiss )
 8012462:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8012466:	2b00      	cmp	r3, #0
 8012468:	d11b      	bne.n	80124a2 <vProcessGeneratedUDPPacket_IPv4+0x15a>
        {
            /* Add an entry to the ARP table with a null hardware address.
             * This allows the ARP timer to know that an ARP reply is
             * outstanding, and perform retransmissions if necessary. */
            vARPRefreshCacheEntry( NULL, ulIPAddress, NULL );
 801246a:	68fb      	ldr	r3, [r7, #12]
 801246c:	2200      	movs	r2, #0
 801246e:	4619      	mov	r1, r3
 8012470:	2000      	movs	r0, #0
 8012472:	f7f5 faa9 	bl	80079c8 <vARPRefreshCacheEntry>
            /* Generate an ARP for the required IP address. */
            iptracePACKET_DROPPED_TO_GENERATE_ARP( pxNetworkBuffer->xIPAddress.ulIP_IPv4 );

            /* 'ulIPAddress' might have become the address of the Gateway.
             * Find the route again. */
            pxNetworkBuffer->pxEndPoint = FreeRTOS_FindEndPointOnNetMask( ulIPAddress );
 8012476:	68fb      	ldr	r3, [r7, #12]
 8012478:	4618      	mov	r0, r3
 801247a:	f7f9 feaf 	bl	800c1dc <FreeRTOS_FindEndPointOnNetMask>
 801247e:	4602      	mov	r2, r0
 8012480:	687b      	ldr	r3, [r7, #4]
 8012482:	631a      	str	r2, [r3, #48]	@ 0x30

            if( pxNetworkBuffer->pxEndPoint == NULL )
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012488:	2b00      	cmp	r3, #0
 801248a:	d103      	bne.n	8012494 <vProcessGeneratedUDPPacket_IPv4+0x14c>
            {
                eReturned = eResolutionFailed;
 801248c:	2302      	movs	r3, #2
 801248e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012492:	e009      	b.n	80124a8 <vProcessGeneratedUDPPacket_IPv4+0x160>
            }
            else
            {
                pxNetworkBuffer->xIPAddress.ulIP_IPv4 = ulIPAddress;
 8012494:	68fa      	ldr	r2, [r7, #12]
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	615a      	str	r2, [r3, #20]
                vARPGenerateRequestPacket( pxNetworkBuffer );
 801249a:	6878      	ldr	r0, [r7, #4]
 801249c:	f7f5 fdfa 	bl	8008094 <vARPGenerateRequestPacket>
 80124a0:	e002      	b.n	80124a8 <vProcessGeneratedUDPPacket_IPv4+0x160>
        }
        else
        {
            /* The lookup indicated that an ARP request has already been
             * sent out for the queried IP address. */
            eReturned = eResolutionFailed;
 80124a2:	2302      	movs	r3, #2
 80124a4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }

    if( eReturned != eResolutionFailed )
 80124a8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80124ac:	2b02      	cmp	r3, #2
 80124ae:	d03d      	beq.n	801252c <vProcessGeneratedUDPPacket_IPv4+0x1e4>
    {
        /* The network driver is responsible for freeing the network buffer
         * after the packet has been sent. */

        if( pxNetworkBuffer->pxEndPoint != NULL )
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d035      	beq.n	8012524 <vProcessGeneratedUDPPacket_IPv4+0x1dc>
        {
            NetworkInterface_t * pxInterface = pxNetworkBuffer->pxEndPoint->pxNetworkInterface;
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80124bc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80124c0:	617b      	str	r3, [r7, #20]
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            EthernetHeader_t * pxEthernetHeader = ( ( EthernetHeader_t * ) pxNetworkBuffer->pucEthernetBuffer );
 80124c2:	687b      	ldr	r3, [r7, #4]
 80124c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80124c6:	613b      	str	r3, [r7, #16]
            ( void ) memcpy( pxEthernetHeader->xSourceAddress.ucBytes, pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes, ( size_t ) ipMAC_ADDRESS_LENGTH_BYTES );
 80124c8:	693b      	ldr	r3, [r7, #16]
 80124ca:	1d98      	adds	r0, r3, #6
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80124d0:	3338      	adds	r3, #56	@ 0x38
 80124d2:	2206      	movs	r2, #6
 80124d4:	4619      	mov	r1, r3
 80124d6:	f006 fb80 	bl	8018bda <memcpy>

            #if ( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 )
            {
                if( pxNetworkBuffer->xDataLength < ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES )
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80124de:	2b3b      	cmp	r3, #59	@ 0x3b
 80124e0:	d812      	bhi.n	8012508 <vProcessGeneratedUDPPacket_IPv4+0x1c0>
                {
                    BaseType_t xIndex;

                    for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 80124e2:	687b      	ldr	r3, [r7, #4]
 80124e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80124e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80124e8:	e008      	b.n	80124fc <vProcessGeneratedUDPPacket_IPv4+0x1b4>
                    {
                        pxNetworkBuffer->pucEthernetBuffer[ xIndex ] = 0U;
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80124ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124f0:	4413      	add	r3, r2
 80124f2:	2200      	movs	r2, #0
 80124f4:	701a      	strb	r2, [r3, #0]
                    for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 80124f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124f8:	3301      	adds	r3, #1
 80124fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80124fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124fe:	2b3b      	cmp	r3, #59	@ 0x3b
 8012500:	ddf3      	ble.n	80124ea <vProcessGeneratedUDPPacket_IPv4+0x1a2>
                    }

                    pxNetworkBuffer->xDataLength = ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES;
 8012502:	687b      	ldr	r3, [r7, #4]
 8012504:	223c      	movs	r2, #60	@ 0x3c
 8012506:	629a      	str	r2, [r3, #40]	@ 0x28
                }
            }
            #endif /* if( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 ) */
            iptraceNETWORK_INTERFACE_OUTPUT( pxNetworkBuffer->xDataLength, pxNetworkBuffer->pucEthernetBuffer );

            if( ( pxInterface != NULL ) && ( pxInterface->pfOutput != NULL ) )
 8012508:	697b      	ldr	r3, [r7, #20]
 801250a:	2b00      	cmp	r3, #0
 801250c:	d011      	beq.n	8012532 <vProcessGeneratedUDPPacket_IPv4+0x1ea>
 801250e:	697b      	ldr	r3, [r7, #20]
 8012510:	68db      	ldr	r3, [r3, #12]
 8012512:	2b00      	cmp	r3, #0
 8012514:	d00d      	beq.n	8012532 <vProcessGeneratedUDPPacket_IPv4+0x1ea>
            {
                ( void ) pxInterface->pfOutput( pxInterface, pxNetworkBuffer, pdTRUE );
 8012516:	697b      	ldr	r3, [r7, #20]
 8012518:	68db      	ldr	r3, [r3, #12]
 801251a:	2201      	movs	r2, #1
 801251c:	6879      	ldr	r1, [r7, #4]
 801251e:	6978      	ldr	r0, [r7, #20]
 8012520:	4798      	blx	r3
    {
        /* The packet can't be sent (DHCP not completed?).  Just drop the
         * packet. */
        vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
    }
}
 8012522:	e006      	b.n	8012532 <vProcessGeneratedUDPPacket_IPv4+0x1ea>
            vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 8012524:	6878      	ldr	r0, [r7, #4]
 8012526:	f000 fa41 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
}
 801252a:	e002      	b.n	8012532 <vProcessGeneratedUDPPacket_IPv4+0x1ea>
        vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 801252c:	6878      	ldr	r0, [r7, #4]
 801252e:	f000 fa3d 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
}
 8012532:	bf00      	nop
 8012534:	3738      	adds	r7, #56	@ 0x38
 8012536:	46bd      	mov	sp, r7
 8012538:	bd80      	pop	{r7, pc}
 801253a:	bf00      	nop
 801253c:	08019d90 	.word	0x08019d90

08012540 <xProcessReceivedUDPPacket_IPv4>:
 * @return pdPASS in case the UDP packet could be processed. Else pdFAIL is returned.
 */
BaseType_t xProcessReceivedUDPPacket_IPv4( NetworkBufferDescriptor_t * pxNetworkBuffer,
                                           uint16_t usPort,
                                           BaseType_t * pxIsWaitingForARPResolution )
{
 8012540:	b590      	push	{r4, r7, lr}
 8012542:	b09b      	sub	sp, #108	@ 0x6c
 8012544:	af02      	add	r7, sp, #8
 8012546:	60f8      	str	r0, [r7, #12]
 8012548:	460b      	mov	r3, r1
 801254a:	607a      	str	r2, [r7, #4]
 801254c:	817b      	strh	r3, [r7, #10]
    BaseType_t xReturn = pdPASS;
 801254e:	2301      	movs	r3, #1
 8012550:	65fb      	str	r3, [r7, #92]	@ 0x5c
    FreeRTOS_Socket_t * pxSocket;
    const UDPPacket_t * pxUDPPacket;
    const NetworkEndPoint_t * pxEndpoint;

    configASSERT( pxNetworkBuffer != NULL );
 8012552:	68fb      	ldr	r3, [r7, #12]
 8012554:	2b00      	cmp	r3, #0
 8012556:	d10d      	bne.n	8012574 <xProcessReceivedUDPPacket_IPv4+0x34>
	__asm volatile
 8012558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801255c:	b672      	cpsid	i
 801255e:	f383 8811 	msr	BASEPRI, r3
 8012562:	f3bf 8f6f 	isb	sy
 8012566:	f3bf 8f4f 	dsb	sy
 801256a:	b662      	cpsie	i
 801256c:	647b      	str	r3, [r7, #68]	@ 0x44
}
 801256e:	bf00      	nop
 8012570:	bf00      	nop
 8012572:	e7fd      	b.n	8012570 <xProcessReceivedUDPPacket_IPv4+0x30>
    configASSERT( pxNetworkBuffer->pucEthernetBuffer != NULL );
 8012574:	68fb      	ldr	r3, [r7, #12]
 8012576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012578:	2b00      	cmp	r3, #0
 801257a:	d10d      	bne.n	8012598 <xProcessReceivedUDPPacket_IPv4+0x58>
	__asm volatile
 801257c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012580:	b672      	cpsid	i
 8012582:	f383 8811 	msr	BASEPRI, r3
 8012586:	f3bf 8f6f 	isb	sy
 801258a:	f3bf 8f4f 	dsb	sy
 801258e:	b662      	cpsie	i
 8012590:	643b      	str	r3, [r7, #64]	@ 0x40
}
 8012592:	bf00      	nop
 8012594:	bf00      	nop
 8012596:	e7fd      	b.n	8012594 <xProcessReceivedUDPPacket_IPv4+0x54>
    /* Map the ethernet buffer to the UDPPacket_t struct for easy access to the fields. */

    /* MISRA Ref 11.3.1 [Misaligned access] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
    /* coverity[misra_c_2012_rule_11_3_violation] */
    pxUDPPacket = ( ( UDPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 8012598:	68fb      	ldr	r3, [r7, #12]
 801259a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801259c:	65bb      	str	r3, [r7, #88]	@ 0x58
    pxEndpoint = pxNetworkBuffer->pxEndPoint;
 801259e:	68fb      	ldr	r3, [r7, #12]
 80125a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80125a2:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Caller must check for minimum packet size. */
    pxSocket = pxUDPSocketLookup( usPort );
 80125a4:	897b      	ldrh	r3, [r7, #10]
 80125a6:	4618      	mov	r0, r3
 80125a8:	f7fa ffe4 	bl	800d574 <pxUDPSocketLookup>
 80125ac:	6538      	str	r0, [r7, #80]	@ 0x50

    *pxIsWaitingForARPResolution = pdFALSE;
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	2200      	movs	r2, #0
 80125b2:	601a      	str	r2, [r3, #0]

    do
    {
        if( pxSocket != NULL )
 80125b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	f000 8097 	beq.w	80126ea <xProcessReceivedUDPPacket_IPv4+0x1aa>
        {
            if( ( pxEndpoint != NULL ) && ( pxEndpoint->ipv4_settings.ulIPAddress != 0U ) )
 80125bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80125be:	2b00      	cmp	r3, #0
 80125c0:	d018      	beq.n	80125f4 <xProcessReceivedUDPPacket_IPv4+0xb4>
 80125c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80125c4:	681b      	ldr	r3, [r3, #0]
 80125c6:	2b00      	cmp	r3, #0
 80125c8:	d014      	beq.n	80125f4 <xProcessReceivedUDPPacket_IPv4+0xb4>
            {
                if( xCheckRequiresARPResolution( pxNetworkBuffer ) == pdTRUE )
 80125ca:	68f8      	ldr	r0, [r7, #12]
 80125cc:	f7f5 f976 	bl	80078bc <xCheckRequiresARPResolution>
 80125d0:	4603      	mov	r3, r0
 80125d2:	2b01      	cmp	r3, #1
 80125d4:	d105      	bne.n	80125e2 <xProcessReceivedUDPPacket_IPv4+0xa2>
                {
                    /* Mark this packet as waiting for ARP resolution. */
                    *pxIsWaitingForARPResolution = pdTRUE;
 80125d6:	687b      	ldr	r3, [r7, #4]
 80125d8:	2201      	movs	r2, #1
 80125da:	601a      	str	r2, [r3, #0]

                    /* Return a fail to show that the frame will not be processed right now. */
                    xReturn = pdFAIL;
 80125dc:	2300      	movs	r3, #0
 80125de:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    break;
 80125e0:	e09a      	b.n	8012718 <xProcessReceivedUDPPacket_IPv4+0x1d8>
                }
                else
                {
                    /* Update the age of this cache entry since a packet was received. */
                    vARPRefreshCacheEntryAge( &( pxUDPPacket->xEthernetHeader.xSourceAddress ), pxUDPPacket->xIPHeader.ulSourceIPAddress );
 80125e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80125e4:	1d9a      	adds	r2, r3, #6
 80125e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80125e8:	f8d3 301a 	ldr.w	r3, [r3, #26]
 80125ec:	4619      	mov	r1, r3
 80125ee:	4610      	mov	r0, r2
 80125f0:	f7f5 f9b4 	bl	800795c <vARPRefreshCacheEntryAge>
            {
                /* Did the owner of this socket register a reception handler ? */
                if( ipconfigIS_VALID_PROG_ADDRESS( pxSocket->u.xUDP.pxHandleReceive ) )
                {
                    struct freertos_sockaddr xSourceAddress, destinationAddress;
                    void * pcData = &( pxNetworkBuffer->pucEthernetBuffer[ ipUDP_PAYLOAD_OFFSET_IPv4 ] );
 80125f4:	68fb      	ldr	r3, [r7, #12]
 80125f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80125f8:	332a      	adds	r3, #42	@ 0x2a
 80125fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
                    FOnUDPReceive_t xHandler = ( FOnUDPReceive_t ) pxSocket->u.xUDP.pxHandleReceive;
 80125fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80125fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012600:	64bb      	str	r3, [r7, #72]	@ 0x48

                    xSourceAddress.sin_port = pxNetworkBuffer->usPort;
 8012602:	68fb      	ldr	r3, [r7, #12]
 8012604:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8012606:	857b      	strh	r3, [r7, #42]	@ 0x2a
                    xSourceAddress.sin_address.ulIP_IPv4 = pxNetworkBuffer->xIPAddress.ulIP_IPv4;
 8012608:	68fb      	ldr	r3, [r7, #12]
 801260a:	695b      	ldr	r3, [r3, #20]
 801260c:	633b      	str	r3, [r7, #48]	@ 0x30
                    xSourceAddress.sin_family = ( uint8_t ) FREERTOS_AF_INET4;
 801260e:	2302      	movs	r3, #2
 8012610:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
                    xSourceAddress.sin_len = ( uint8_t ) sizeof( xSourceAddress );
 8012614:	2318      	movs	r3, #24
 8012616:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
                    destinationAddress.sin_port = usPort;
 801261a:	897b      	ldrh	r3, [r7, #10]
 801261c:	827b      	strh	r3, [r7, #18]
                    destinationAddress.sin_address.ulIP_IPv4 = pxUDPPacket->xIPHeader.ulDestinationIPAddress;
 801261e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012620:	f8d3 301e 	ldr.w	r3, [r3, #30]
 8012624:	61bb      	str	r3, [r7, #24]
                    destinationAddress.sin_family = ( uint8_t ) FREERTOS_AF_INET4;
 8012626:	2302      	movs	r3, #2
 8012628:	747b      	strb	r3, [r7, #17]
                    destinationAddress.sin_len = ( uint8_t ) sizeof( destinationAddress );
 801262a:	2318      	movs	r3, #24
 801262c:	743b      	strb	r3, [r7, #16]

                    /* The value of 'xDataLength' was proven to be at least the size of a UDP packet in prvProcessIPPacket(). */
                    if( xHandler( ( Socket_t ) pxSocket,
                                  ( void * ) pcData,
                                  ( size_t ) ( pxNetworkBuffer->xDataLength - ipUDP_PAYLOAD_OFFSET_IPv4 ),
 801262e:	68fb      	ldr	r3, [r7, #12]
 8012630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012632:	f1a3 022a 	sub.w	r2, r3, #42	@ 0x2a
                    if( xHandler( ( Socket_t ) pxSocket,
 8012636:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 801263a:	f107 0310 	add.w	r3, r7, #16
 801263e:	9300      	str	r3, [sp, #0]
 8012640:	6cbc      	ldr	r4, [r7, #72]	@ 0x48
 8012642:	460b      	mov	r3, r1
 8012644:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8012646:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8012648:	47a0      	blx	r4
 801264a:	4603      	mov	r3, r0
 801264c:	2b00      	cmp	r3, #0
 801264e:	d001      	beq.n	8012654 <xProcessReceivedUDPPacket_IPv4+0x114>
                                  &( xSourceAddress ),
                                  &( destinationAddress ) ) != 0 )
                    {
                        xReturn = pdFAIL; /* xHandler has consumed the data, do not add it to .xWaitingPacketsList'. */
 8012650:	2300      	movs	r3, #0
 8012652:	65fb      	str	r3, [r7, #92]	@ 0x5c
            }
            #endif /* ipconfigUSE_CALLBACKS */

            #if ( ipconfigUDP_MAX_RX_PACKETS > 0U )
            {
                if( xReturn == pdPASS )
 8012654:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012656:	2b01      	cmp	r3, #1
 8012658:	d107      	bne.n	801266a <xProcessReceivedUDPPacket_IPv4+0x12a>
                {
                    if( listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) >= pxSocket->u.xUDP.uxMaxPackets )
 801265a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801265c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801265e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012660:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012662:	429a      	cmp	r2, r3
 8012664:	d301      	bcc.n	801266a <xProcessReceivedUDPPacket_IPv4+0x12a>
                    {
                        FreeRTOS_debug_printf( ( "xProcessReceivedUDPPacket: buffer full %ld >= %ld port %u\n",
                                                 listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ),
                                                 pxSocket->u.xUDP.uxMaxPackets, pxSocket->usLocalPort ) );
                        xReturn = pdFAIL; /* we did not consume or release the buffer */
 8012666:	2300      	movs	r3, #0
 8012668:	65fb      	str	r3, [r7, #92]	@ 0x5c
                }
            }
            #endif /* if ( ipconfigUDP_MAX_RX_PACKETS > 0U ) */

            #if ( ipconfigUSE_CALLBACKS == 1 ) || ( ipconfigUDP_MAX_RX_PACKETS > 0U )
                if( xReturn == pdPASS ) /*lint !e774: Boolean within 'if' always evaluates to True, depending on configuration. [MISRA 2012 Rule 14.3, required. */
 801266a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801266c:	2b01      	cmp	r3, #1
 801266e:	d153      	bne.n	8012718 <xProcessReceivedUDPPacket_IPv4+0x1d8>
            #else
                /* xReturn is still pdPASS. */
            #endif
            {
                vTaskSuspendAll();
 8012670:	f003 fe90 	bl	8016394 <vTaskSuspendAll>
                {
                    /* Add the network packet to the list of packets to be
                     * processed by the socket. */
                    vListInsertEnd( &( pxSocket->u.xUDP.xWaitingPacketsList ), &( pxNetworkBuffer->xBufferListItem ) );
 8012674:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012676:	3358      	adds	r3, #88	@ 0x58
 8012678:	68fa      	ldr	r2, [r7, #12]
 801267a:	4611      	mov	r1, r2
 801267c:	4618      	mov	r0, r3
 801267e:	f002 fc3b 	bl	8014ef8 <vListInsertEnd>
                }
                ( void ) xTaskResumeAll();
 8012682:	f003 fe95 	bl	80163b0 <xTaskResumeAll>

                /* Set the socket's receive event */
                if( pxSocket->xEventGroup != NULL )
 8012686:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012688:	685b      	ldr	r3, [r3, #4]
 801268a:	2b00      	cmp	r3, #0
 801268c:	d005      	beq.n	801269a <xProcessReceivedUDPPacket_IPv4+0x15a>
                {
                    ( void ) xEventGroupSetBits( pxSocket->xEventGroup, ( EventBits_t ) eSOCKET_RECEIVE );
 801268e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012690:	685b      	ldr	r3, [r3, #4]
 8012692:	2101      	movs	r1, #1
 8012694:	4618      	mov	r0, r3
 8012696:	f002 fb18 	bl	8014cca <xEventGroupSetBits>
                }

                #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
                {
                    if( ( pxSocket->pxSocketSet != NULL ) && ( ( pxSocket->xSelectBits & ( ( EventBits_t ) eSELECT_READ ) ) != 0U ) )
 801269a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801269c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801269e:	2b00      	cmp	r3, #0
 80126a0:	d00c      	beq.n	80126bc <xProcessReceivedUDPPacket_IPv4+0x17c>
 80126a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80126a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80126a6:	f003 0301 	and.w	r3, r3, #1
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d006      	beq.n	80126bc <xProcessReceivedUDPPacket_IPv4+0x17c>
                    {
                        ( void ) xEventGroupSetBits( pxSocket->pxSocketSet->xSelectGroup, ( EventBits_t ) eSELECT_READ );
 80126ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80126b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80126b2:	681b      	ldr	r3, [r3, #0]
 80126b4:	2101      	movs	r1, #1
 80126b6:	4618      	mov	r0, r3
 80126b8:	f002 fb07 	bl	8014cca <xEventGroupSetBits>
                }
                #endif

                #if ( ipconfigSOCKET_HAS_USER_SEMAPHORE == 1 )
                {
                    if( pxSocket->pxUserSemaphore != NULL )
 80126bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80126be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	d006      	beq.n	80126d2 <xProcessReceivedUDPPacket_IPv4+0x192>
                    {
                        ( void ) xSemaphoreGive( pxSocket->pxUserSemaphore );
 80126c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80126c6:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80126c8:	2300      	movs	r3, #0
 80126ca:	2200      	movs	r2, #0
 80126cc:	2100      	movs	r1, #0
 80126ce:	f002 fe23 	bl	8015318 <xQueueGenericSend>
                }
                #endif

                #if ( ipconfigUSE_DHCP == 1 )
                {
                    if( xIsDHCPSocket( pxSocket ) != 0 )
 80126d2:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80126d4:	f7f5 fd96 	bl	8008204 <xIsDHCPSocket>
 80126d8:	4603      	mov	r3, r0
 80126da:	2b00      	cmp	r3, #0
 80126dc:	d01c      	beq.n	8012718 <xProcessReceivedUDPPacket_IPv4+0x1d8>
                    {
                        ( void ) xSendDHCPEvent( pxNetworkBuffer->pxEndPoint );
 80126de:	68fb      	ldr	r3, [r7, #12]
 80126e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80126e2:	4618      	mov	r0, r3
 80126e4:	f7f8 fdf6 	bl	800b2d4 <xSendDHCPEvent>
 80126e8:	e016      	b.n	8012718 <xProcessReceivedUDPPacket_IPv4+0x1d8>

                /* A DNS reply, check for the source port.  Although the DNS client
                 * does open a UDP socket to send a messages, this socket will be
                 * closed after a short timeout.  Messages that come late (after the
                 * socket is closed) will be treated here. */
                if( FreeRTOS_ntohs( pxUDPPacket->xUDPHeader.usSourcePort ) == ( uint16_t ) ipDNS_PORT )
 80126ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80126ec:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80126ee:	b29b      	uxth	r3, r3
 80126f0:	2b35      	cmp	r3, #53	@ 0x35
 80126f2:	d10f      	bne.n	8012714 <xProcessReceivedUDPPacket_IPv4+0x1d4>
                {
                    vARPRefreshCacheEntry( &( pxUDPPacket->xEthernetHeader.xSourceAddress ), pxUDPPacket->xIPHeader.ulSourceIPAddress,
 80126f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80126f6:	1d98      	adds	r0, r3, #6
 80126f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80126fa:	f8d3 101a 	ldr.w	r1, [r3, #26]
 80126fe:	68fb      	ldr	r3, [r7, #12]
 8012700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012702:	461a      	mov	r2, r3
 8012704:	f7f5 f960 	bl	80079c8 <vARPRefreshCacheEntry>
                                           pxNetworkBuffer->pxEndPoint );
                    xReturn = ( BaseType_t ) ulDNSHandlePacket( pxNetworkBuffer );
 8012708:	68f8      	ldr	r0, [r7, #12]
 801270a:	f7f6 fde6 	bl	80092da <ulDNSHandlePacket>
 801270e:	4603      	mov	r3, r0
 8012710:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012712:	e001      	b.n	8012718 <xProcessReceivedUDPPacket_IPv4+0x1d8>
                    xReturn = ( BaseType_t ) ulNBNSHandlePacket( pxNetworkBuffer );
                }
                else
            #endif /* ipconfigUSE_NBNS */
            {
                xReturn = pdFAIL;
 8012714:	2300      	movs	r3, #0
 8012716:	65fb      	str	r3, [r7, #92]	@ 0x5c
            }
        }
    } while( ipFALSE_BOOL );

    return xReturn;
 8012718:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 801271a:	4618      	mov	r0, r3
 801271c:	3764      	adds	r7, #100	@ 0x64
 801271e:	46bd      	mov	sp, r7
 8012720:	bd90      	pop	{r4, r7, pc}
	...

08012724 <xNetworkBuffersInitialise>:
static SemaphoreHandle_t xNetworkBufferSemaphore = NULL;

/*-----------------------------------------------------------*/

BaseType_t xNetworkBuffersInitialise( void )
{
 8012724:	b580      	push	{r7, lr}
 8012726:	b084      	sub	sp, #16
 8012728:	af00      	add	r7, sp, #0
    BaseType_t xReturn;
    uint32_t x;

    /* Only initialise the buffers and their associated kernel objects if they
     * have not been initialised before. */
    if( xNetworkBufferSemaphore == NULL )
 801272a:	4b3a      	ldr	r3, [pc, #232]	@ (8012814 <xNetworkBuffersInitialise+0xf0>)
 801272c:	681b      	ldr	r3, [r3, #0]
 801272e:	2b00      	cmp	r3, #0
 8012730:	d161      	bne.n	80127f6 <xNetworkBuffersInitialise+0xd2>
    {
        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            static StaticSemaphore_t xNetworkBufferSemaphoreBuffer;
            xNetworkBufferSemaphore = xSemaphoreCreateCountingStatic(
 8012732:	4a39      	ldr	r2, [pc, #228]	@ (8012818 <xNetworkBuffersInitialise+0xf4>)
 8012734:	213c      	movs	r1, #60	@ 0x3c
 8012736:	203c      	movs	r0, #60	@ 0x3c
 8012738:	f002 fdb1 	bl	801529e <xQueueCreateCountingSemaphoreStatic>
 801273c:	4603      	mov	r3, r0
 801273e:	4a35      	ldr	r2, [pc, #212]	@ (8012814 <xNetworkBuffersInitialise+0xf0>)
 8012740:	6013      	str	r3, [r2, #0]
        {
            xNetworkBufferSemaphore = xSemaphoreCreateCounting( ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS, ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        configASSERT( xNetworkBufferSemaphore != NULL );
 8012742:	4b34      	ldr	r3, [pc, #208]	@ (8012814 <xNetworkBuffersInitialise+0xf0>)
 8012744:	681b      	ldr	r3, [r3, #0]
 8012746:	2b00      	cmp	r3, #0
 8012748:	d10d      	bne.n	8012766 <xNetworkBuffersInitialise+0x42>
	__asm volatile
 801274a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801274e:	b672      	cpsid	i
 8012750:	f383 8811 	msr	BASEPRI, r3
 8012754:	f3bf 8f6f 	isb	sy
 8012758:	f3bf 8f4f 	dsb	sy
 801275c:	b662      	cpsie	i
 801275e:	607b      	str	r3, [r7, #4]
}
 8012760:	bf00      	nop
 8012762:	bf00      	nop
 8012764:	e7fd      	b.n	8012762 <xNetworkBuffersInitialise+0x3e>

        if( xNetworkBufferSemaphore != NULL )
 8012766:	4b2b      	ldr	r3, [pc, #172]	@ (8012814 <xNetworkBuffersInitialise+0xf0>)
 8012768:	681b      	ldr	r3, [r3, #0]
 801276a:	2b00      	cmp	r3, #0
 801276c:	d043      	beq.n	80127f6 <xNetworkBuffersInitialise+0xd2>
        {
            #if ( configQUEUE_REGISTRY_SIZE > 0 )
            {
                vQueueAddToRegistry( xNetworkBufferSemaphore, "NetBufSem" );
 801276e:	4b29      	ldr	r3, [pc, #164]	@ (8012814 <xNetworkBuffersInitialise+0xf0>)
 8012770:	681b      	ldr	r3, [r3, #0]
 8012772:	492a      	ldr	r1, [pc, #168]	@ (801281c <xNetworkBuffersInitialise+0xf8>)
 8012774:	4618      	mov	r0, r3
 8012776:	f003 fb13 	bl	8015da0 <vQueueAddToRegistry>
                vTraceSetQueueName( xNetworkEventQueue, "IPStackEvent" );
                vTraceSetQueueName( xNetworkBufferSemaphore, "NetworkBufferCount" );
            }
            #endif /*  ipconfigINCLUDE_EXAMPLE_FREERTOS_PLUS_TRACE_CALLS == 1 */

            vListInitialise( &xFreeBuffersList );
 801277a:	4829      	ldr	r0, [pc, #164]	@ (8012820 <xNetworkBuffersInitialise+0xfc>)
 801277c:	f002 fb8f 	bl	8014e9e <vListInitialise>

            /* Initialise all the network buffers.  No storage is allocated to
             * the buffers yet. */
            for( x = 0U; x < ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS; x++ )
 8012780:	2300      	movs	r3, #0
 8012782:	60bb      	str	r3, [r7, #8]
 8012784:	e031      	b.n	80127ea <xNetworkBuffersInitialise+0xc6>
            {
                /* Initialise and set the owner of the buffer list items. */
                xNetworkBufferDescriptors[ x ].pucEthernetBuffer = NULL;
 8012786:	4927      	ldr	r1, [pc, #156]	@ (8012824 <xNetworkBuffersInitialise+0x100>)
 8012788:	68ba      	ldr	r2, [r7, #8]
 801278a:	4613      	mov	r3, r2
 801278c:	00db      	lsls	r3, r3, #3
 801278e:	1a9b      	subs	r3, r3, r2
 8012790:	00db      	lsls	r3, r3, #3
 8012792:	440b      	add	r3, r1
 8012794:	3324      	adds	r3, #36	@ 0x24
 8012796:	2200      	movs	r2, #0
 8012798:	601a      	str	r2, [r3, #0]
                vListInitialiseItem( &( xNetworkBufferDescriptors[ x ].xBufferListItem ) );
 801279a:	68ba      	ldr	r2, [r7, #8]
 801279c:	4613      	mov	r3, r2
 801279e:	00db      	lsls	r3, r3, #3
 80127a0:	1a9b      	subs	r3, r3, r2
 80127a2:	00db      	lsls	r3, r3, #3
 80127a4:	4a1f      	ldr	r2, [pc, #124]	@ (8012824 <xNetworkBuffersInitialise+0x100>)
 80127a6:	4413      	add	r3, r2
 80127a8:	4618      	mov	r0, r3
 80127aa:	f002 fb98 	bl	8014ede <vListInitialiseItem>
                listSET_LIST_ITEM_OWNER( &( xNetworkBufferDescriptors[ x ].xBufferListItem ), &xNetworkBufferDescriptors[ x ] );
 80127ae:	68ba      	ldr	r2, [r7, #8]
 80127b0:	4613      	mov	r3, r2
 80127b2:	00db      	lsls	r3, r3, #3
 80127b4:	1a9b      	subs	r3, r3, r2
 80127b6:	00db      	lsls	r3, r3, #3
 80127b8:	4a1a      	ldr	r2, [pc, #104]	@ (8012824 <xNetworkBuffersInitialise+0x100>)
 80127ba:	1899      	adds	r1, r3, r2
 80127bc:	4819      	ldr	r0, [pc, #100]	@ (8012824 <xNetworkBuffersInitialise+0x100>)
 80127be:	68ba      	ldr	r2, [r7, #8]
 80127c0:	4613      	mov	r3, r2
 80127c2:	00db      	lsls	r3, r3, #3
 80127c4:	1a9b      	subs	r3, r3, r2
 80127c6:	00db      	lsls	r3, r3, #3
 80127c8:	4403      	add	r3, r0
 80127ca:	330c      	adds	r3, #12
 80127cc:	6019      	str	r1, [r3, #0]

                /* Currently, all buffers are available for use. */
                vListInsert( &xFreeBuffersList, &( xNetworkBufferDescriptors[ x ].xBufferListItem ) );
 80127ce:	68ba      	ldr	r2, [r7, #8]
 80127d0:	4613      	mov	r3, r2
 80127d2:	00db      	lsls	r3, r3, #3
 80127d4:	1a9b      	subs	r3, r3, r2
 80127d6:	00db      	lsls	r3, r3, #3
 80127d8:	4a12      	ldr	r2, [pc, #72]	@ (8012824 <xNetworkBuffersInitialise+0x100>)
 80127da:	4413      	add	r3, r2
 80127dc:	4619      	mov	r1, r3
 80127de:	4810      	ldr	r0, [pc, #64]	@ (8012820 <xNetworkBuffersInitialise+0xfc>)
 80127e0:	f002 fbae 	bl	8014f40 <vListInsert>
            for( x = 0U; x < ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS; x++ )
 80127e4:	68bb      	ldr	r3, [r7, #8]
 80127e6:	3301      	adds	r3, #1
 80127e8:	60bb      	str	r3, [r7, #8]
 80127ea:	68bb      	ldr	r3, [r7, #8]
 80127ec:	2b3b      	cmp	r3, #59	@ 0x3b
 80127ee:	d9ca      	bls.n	8012786 <xNetworkBuffersInitialise+0x62>
            }

            uxMinimumFreeNetworkBuffers = ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS;
 80127f0:	4b0d      	ldr	r3, [pc, #52]	@ (8012828 <xNetworkBuffersInitialise+0x104>)
 80127f2:	223c      	movs	r2, #60	@ 0x3c
 80127f4:	601a      	str	r2, [r3, #0]
        }
    }

    if( xNetworkBufferSemaphore == NULL )
 80127f6:	4b07      	ldr	r3, [pc, #28]	@ (8012814 <xNetworkBuffersInitialise+0xf0>)
 80127f8:	681b      	ldr	r3, [r3, #0]
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	d102      	bne.n	8012804 <xNetworkBuffersInitialise+0xe0>
    {
        xReturn = pdFAIL;
 80127fe:	2300      	movs	r3, #0
 8012800:	60fb      	str	r3, [r7, #12]
 8012802:	e001      	b.n	8012808 <xNetworkBuffersInitialise+0xe4>
    }
    else
    {
        xReturn = pdPASS;
 8012804:	2301      	movs	r3, #1
 8012806:	60fb      	str	r3, [r7, #12]
    }

    return xReturn;
 8012808:	68fb      	ldr	r3, [r7, #12]
}
 801280a:	4618      	mov	r0, r3
 801280c:	3710      	adds	r7, #16
 801280e:	46bd      	mov	sp, r7
 8012810:	bd80      	pop	{r7, pc}
 8012812:	bf00      	nop
 8012814:	20002648 	.word	0x20002648
 8012818:	2000264c 	.word	0x2000264c
 801281c:	08019c30 	.word	0x08019c30
 8012820:	20002630 	.word	0x20002630
 8012824:	2000269c 	.word	0x2000269c
 8012828:	20002644 	.word	0x20002644

0801282c <vReleaseNetworkBuffer>:
    return pucEthernetBuffer;
}
/*-----------------------------------------------------------*/

void vReleaseNetworkBuffer( uint8_t * pucEthernetBuffer )
{
 801282c:	b580      	push	{r7, lr}
 801282e:	b084      	sub	sp, #16
 8012830:	af00      	add	r7, sp, #0
 8012832:	6078      	str	r0, [r7, #4]
    uint8_t * pucEthernetBufferCopy = pucEthernetBuffer;
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	60fb      	str	r3, [r7, #12]

    /* There is space before the Ethernet buffer in which a pointer to the
     * network buffer that references this Ethernet buffer is stored.  Remove the
     * space before freeing the buffer. */
    if( pucEthernetBufferCopy != NULL )
 8012838:	68fb      	ldr	r3, [r7, #12]
 801283a:	2b00      	cmp	r3, #0
 801283c:	d005      	beq.n	801284a <vReleaseNetworkBuffer+0x1e>
    {
        /* MISRA Ref 18.4.1 [Usage of +, -, += and -= operators on expression of pointer type]. */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-184. */
        /* coverity[misra_c_2012_rule_18_4_violation] */
        pucEthernetBufferCopy -= ipBUFFER_PADDING;
 801283e:	68fb      	ldr	r3, [r7, #12]
 8012840:	3b22      	subs	r3, #34	@ 0x22
 8012842:	60fb      	str	r3, [r7, #12]
        vPortFree( ( void * ) pucEthernetBufferCopy );
 8012844:	68f8      	ldr	r0, [r7, #12]
 8012846:	f005 fd1d 	bl	8018284 <vPortFree>
    }
}
 801284a:	bf00      	nop
 801284c:	3710      	adds	r7, #16
 801284e:	46bd      	mov	sp, r7
 8012850:	bd80      	pop	{r7, pc}
	...

08012854 <pxGetNetworkBufferWithDescriptor>:
/*-----------------------------------------------------------*/

NetworkBufferDescriptor_t * pxGetNetworkBufferWithDescriptor( size_t xRequestedSizeBytes,
                                                              TickType_t xBlockTimeTicks )
{
 8012854:	b580      	push	{r7, lr}
 8012856:	b08a      	sub	sp, #40	@ 0x28
 8012858:	af00      	add	r7, sp, #0
 801285a:	6078      	str	r0, [r7, #4]
 801285c:	6039      	str	r1, [r7, #0]
    NetworkBufferDescriptor_t * pxReturn = NULL;
 801285e:	2300      	movs	r3, #0
 8012860:	627b      	str	r3, [r7, #36]	@ 0x24
    size_t uxCount;
    size_t uxMaxAllowedBytes = ( SIZE_MAX >> 1 );
 8012862:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8012866:	617b      	str	r3, [r7, #20]
    size_t xRequestedSizeBytesCopy = xRequestedSizeBytes;
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	623b      	str	r3, [r7, #32]
    size_t xBytesRequiredForAlignment, xAllocatedBytes;
    BaseType_t xIntegerOverflowed = pdFALSE;
 801286c:	2300      	movs	r3, #0
 801286e:	61bb      	str	r3, [r7, #24]

    if( ( xRequestedSizeBytesCopy < ( size_t ) baMINIMAL_BUFFER_SIZE ) )
 8012870:	6a3b      	ldr	r3, [r7, #32]
 8012872:	2b45      	cmp	r3, #69	@ 0x45
 8012874:	d801      	bhi.n	801287a <pxGetNetworkBufferWithDescriptor+0x26>
    {
        /* ARP packets can replace application packets, so the storage must be
         * at least large enough to hold an ARP. */
        xRequestedSizeBytesCopy = baMINIMAL_BUFFER_SIZE;
 8012876:	2346      	movs	r3, #70	@ 0x46
 8012878:	623b      	str	r3, [r7, #32]
    }

    /* Add 2 bytes to xRequestedSizeBytesCopy and round up xRequestedSizeBytesCopy
     * to the nearest multiple of N bytes, where N equals 'sizeof( size_t )'. */
    if( baADD_WILL_OVERFLOW( xRequestedSizeBytesCopy, 2U ) == pdFAIL )
 801287a:	6a3b      	ldr	r3, [r7, #32]
 801287c:	f113 0f03 	cmn.w	r3, #3
 8012880:	d803      	bhi.n	801288a <pxGetNetworkBufferWithDescriptor+0x36>
    {
        xRequestedSizeBytesCopy += 2U;
 8012882:	6a3b      	ldr	r3, [r7, #32]
 8012884:	3302      	adds	r3, #2
 8012886:	623b      	str	r3, [r7, #32]
 8012888:	e001      	b.n	801288e <pxGetNetworkBufferWithDescriptor+0x3a>
    }
    else
    {
        xIntegerOverflowed = pdTRUE;
 801288a:	2301      	movs	r3, #1
 801288c:	61bb      	str	r3, [r7, #24]
    }

    if( ( xRequestedSizeBytesCopy & baALIGNMENT_MASK ) != 0U )
 801288e:	6a3b      	ldr	r3, [r7, #32]
 8012890:	f003 0303 	and.w	r3, r3, #3
 8012894:	2b00      	cmp	r3, #0
 8012896:	d011      	beq.n	80128bc <pxGetNetworkBufferWithDescriptor+0x68>
    {
        xBytesRequiredForAlignment = baALIGNMENT_BYTES - ( xRequestedSizeBytesCopy & baALIGNMENT_MASK );
 8012898:	6a3b      	ldr	r3, [r7, #32]
 801289a:	f003 0303 	and.w	r3, r3, #3
 801289e:	f1c3 0304 	rsb	r3, r3, #4
 80128a2:	613b      	str	r3, [r7, #16]

        if( baADD_WILL_OVERFLOW( xRequestedSizeBytesCopy, xBytesRequiredForAlignment ) == pdFAIL )
 80128a4:	693b      	ldr	r3, [r7, #16]
 80128a6:	43db      	mvns	r3, r3
 80128a8:	6a3a      	ldr	r2, [r7, #32]
 80128aa:	429a      	cmp	r2, r3
 80128ac:	d804      	bhi.n	80128b8 <pxGetNetworkBufferWithDescriptor+0x64>
        {
            xRequestedSizeBytesCopy += xBytesRequiredForAlignment;
 80128ae:	6a3a      	ldr	r2, [r7, #32]
 80128b0:	693b      	ldr	r3, [r7, #16]
 80128b2:	4413      	add	r3, r2
 80128b4:	623b      	str	r3, [r7, #32]
 80128b6:	e001      	b.n	80128bc <pxGetNetworkBufferWithDescriptor+0x68>
        }
        else
        {
            xIntegerOverflowed = pdTRUE;
 80128b8:	2301      	movs	r3, #1
 80128ba:	61bb      	str	r3, [r7, #24]
        }
    }

    if( baADD_WILL_OVERFLOW( xRequestedSizeBytesCopy, ipBUFFER_PADDING ) == pdFAIL )
 80128bc:	6a3b      	ldr	r3, [r7, #32]
 80128be:	f113 0f23 	cmn.w	r3, #35	@ 0x23
 80128c2:	d803      	bhi.n	80128cc <pxGetNetworkBufferWithDescriptor+0x78>
    {
        xAllocatedBytes = xRequestedSizeBytesCopy + ipBUFFER_PADDING;
 80128c4:	6a3b      	ldr	r3, [r7, #32]
 80128c6:	3322      	adds	r3, #34	@ 0x22
 80128c8:	61fb      	str	r3, [r7, #28]
 80128ca:	e001      	b.n	80128d0 <pxGetNetworkBufferWithDescriptor+0x7c>
    }
    else
    {
        xIntegerOverflowed = pdTRUE;
 80128cc:	2301      	movs	r3, #1
 80128ce:	61bb      	str	r3, [r7, #24]
    }

    if( ( xIntegerOverflowed == pdFALSE ) && ( xAllocatedBytes <= uxMaxAllowedBytes ) && ( xNetworkBufferSemaphore != NULL ) )
 80128d0:	69bb      	ldr	r3, [r7, #24]
 80128d2:	2b00      	cmp	r3, #0
 80128d4:	d15f      	bne.n	8012996 <pxGetNetworkBufferWithDescriptor+0x142>
 80128d6:	69fa      	ldr	r2, [r7, #28]
 80128d8:	697b      	ldr	r3, [r7, #20]
 80128da:	429a      	cmp	r2, r3
 80128dc:	d85b      	bhi.n	8012996 <pxGetNetworkBufferWithDescriptor+0x142>
 80128de:	4b30      	ldr	r3, [pc, #192]	@ (80129a0 <pxGetNetworkBufferWithDescriptor+0x14c>)
 80128e0:	681b      	ldr	r3, [r3, #0]
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d057      	beq.n	8012996 <pxGetNetworkBufferWithDescriptor+0x142>
    {
        /* If there is a semaphore available, there is a network buffer available. */
        if( xSemaphoreTake( xNetworkBufferSemaphore, xBlockTimeTicks ) == pdPASS )
 80128e6:	4b2e      	ldr	r3, [pc, #184]	@ (80129a0 <pxGetNetworkBufferWithDescriptor+0x14c>)
 80128e8:	681b      	ldr	r3, [r3, #0]
 80128ea:	6839      	ldr	r1, [r7, #0]
 80128ec:	4618      	mov	r0, r3
 80128ee:	f002 ffa9 	bl	8015844 <xQueueSemaphoreTake>
 80128f2:	4603      	mov	r3, r0
 80128f4:	2b01      	cmp	r3, #1
 80128f6:	d14e      	bne.n	8012996 <pxGetNetworkBufferWithDescriptor+0x142>
        {
            /* Protect the structure as it is accessed from tasks and interrupts. */
            taskENTER_CRITICAL();
 80128f8:	f005 fac8 	bl	8017e8c <vPortEnterCritical>
            {
                pxReturn = ( NetworkBufferDescriptor_t * ) listGET_OWNER_OF_HEAD_ENTRY( &xFreeBuffersList );
 80128fc:	4b29      	ldr	r3, [pc, #164]	@ (80129a4 <pxGetNetworkBufferWithDescriptor+0x150>)
 80128fe:	68db      	ldr	r3, [r3, #12]
 8012900:	68db      	ldr	r3, [r3, #12]
 8012902:	627b      	str	r3, [r7, #36]	@ 0x24
                ( void ) uxListRemove( &( pxReturn->xBufferListItem ) );
 8012904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012906:	4618      	mov	r0, r3
 8012908:	f002 fb53 	bl	8014fb2 <uxListRemove>
            }
            taskEXIT_CRITICAL();
 801290c:	f005 faf4 	bl	8017ef8 <vPortExitCritical>

            /* Reading UBaseType_t, no critical section needed. */
            uxCount = listCURRENT_LIST_LENGTH( &xFreeBuffersList );
 8012910:	4b24      	ldr	r3, [pc, #144]	@ (80129a4 <pxGetNetworkBufferWithDescriptor+0x150>)
 8012912:	681b      	ldr	r3, [r3, #0]
 8012914:	60fb      	str	r3, [r7, #12]

            if( uxMinimumFreeNetworkBuffers > uxCount )
 8012916:	4b24      	ldr	r3, [pc, #144]	@ (80129a8 <pxGetNetworkBufferWithDescriptor+0x154>)
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	68fa      	ldr	r2, [r7, #12]
 801291c:	429a      	cmp	r2, r3
 801291e:	d202      	bcs.n	8012926 <pxGetNetworkBufferWithDescriptor+0xd2>
            {
                uxMinimumFreeNetworkBuffers = uxCount;
 8012920:	4a21      	ldr	r2, [pc, #132]	@ (80129a8 <pxGetNetworkBufferWithDescriptor+0x154>)
 8012922:	68fb      	ldr	r3, [r7, #12]
 8012924:	6013      	str	r3, [r2, #0]
            }

            /* Allocate storage of exactly the requested size to the buffer. */
            configASSERT( pxReturn->pucEthernetBuffer == NULL );
 8012926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801292a:	2b00      	cmp	r3, #0
 801292c:	d00d      	beq.n	801294a <pxGetNetworkBufferWithDescriptor+0xf6>
	__asm volatile
 801292e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012932:	b672      	cpsid	i
 8012934:	f383 8811 	msr	BASEPRI, r3
 8012938:	f3bf 8f6f 	isb	sy
 801293c:	f3bf 8f4f 	dsb	sy
 8012940:	b662      	cpsie	i
 8012942:	60bb      	str	r3, [r7, #8]
}
 8012944:	bf00      	nop
 8012946:	bf00      	nop
 8012948:	e7fd      	b.n	8012946 <pxGetNetworkBufferWithDescriptor+0xf2>

            if( xRequestedSizeBytesCopy > 0U )
 801294a:	6a3b      	ldr	r3, [r7, #32]
 801294c:	2b00      	cmp	r3, #0
 801294e:	d022      	beq.n	8012996 <pxGetNetworkBufferWithDescriptor+0x142>
            {
                /* Extra space is obtained so a pointer to the network buffer can
                 * be stored at the beginning of the buffer. */
                pxReturn->pucEthernetBuffer = ( uint8_t * ) pvPortMalloc( xAllocatedBytes );
 8012950:	69f8      	ldr	r0, [r7, #28]
 8012952:	f005 fbc9 	bl	80180e8 <pvPortMalloc>
 8012956:	4602      	mov	r2, r0
 8012958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801295a:	625a      	str	r2, [r3, #36]	@ 0x24

                if( pxReturn->pucEthernetBuffer == NULL )
 801295c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801295e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012960:	2b00      	cmp	r3, #0
 8012962:	d105      	bne.n	8012970 <pxGetNetworkBufferWithDescriptor+0x11c>
                {
                    /* The attempt to allocate storage for the buffer payload failed,
                     * so the network buffer structure cannot be used and must be
                     * released. */
                    vReleaseNetworkBufferAndDescriptor( pxReturn );
 8012964:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012966:	f000 f821 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
                    pxReturn = NULL;
 801296a:	2300      	movs	r3, #0
 801296c:	627b      	str	r3, [r7, #36]	@ 0x24
 801296e:	e012      	b.n	8012996 <pxGetNetworkBufferWithDescriptor+0x142>
                     * stored pointer so the pointer value is not overwritten by the
                     * application when the buffer is used. */
                    /* MISRA Ref 11.3.1 [Misaligned access] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                    /* coverity[misra_c_2012_rule_11_3_violation] */
                    *( ( NetworkBufferDescriptor_t ** ) ( pxReturn->pucEthernetBuffer ) ) = pxReturn;
 8012970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012974:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012976:	601a      	str	r2, [r3, #0]

                    /* MISRA Ref 18.4.1 [Usage of +, -, += and -= operators on expression of pointer type]. */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-184. */
                    /* coverity[misra_c_2012_rule_18_4_violation] */
                    pxReturn->pucEthernetBuffer += ipBUFFER_PADDING;
 8012978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801297a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801297c:	f103 0222 	add.w	r2, r3, #34	@ 0x22
 8012980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012982:	625a      	str	r2, [r3, #36]	@ 0x24

                    /* Store the actual size of the allocated buffer, which may be
                     * greater than the original requested size. */
                    pxReturn->xDataLength = xRequestedSizeBytesCopy;
 8012984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012986:	6a3a      	ldr	r2, [r7, #32]
 8012988:	629a      	str	r2, [r3, #40]	@ 0x28
                    pxReturn->pxInterface = NULL;
 801298a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801298c:	2200      	movs	r2, #0
 801298e:	62da      	str	r2, [r3, #44]	@ 0x2c
                    pxReturn->pxEndPoint = NULL;
 8012990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012992:	2200      	movs	r2, #0
 8012994:	631a      	str	r2, [r3, #48]	@ 0x30
    {
        /* No action. */
        iptraceNETWORK_BUFFER_OBTAINED( pxReturn );
    }

    return pxReturn;
 8012996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8012998:	4618      	mov	r0, r3
 801299a:	3728      	adds	r7, #40	@ 0x28
 801299c:	46bd      	mov	sp, r7
 801299e:	bd80      	pop	{r7, pc}
 80129a0:	20002648 	.word	0x20002648
 80129a4:	20002630 	.word	0x20002630
 80129a8:	20002644 	.word	0x20002644

080129ac <vReleaseNetworkBufferAndDescriptor>:
/*-----------------------------------------------------------*/

void vReleaseNetworkBufferAndDescriptor( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 80129ac:	b580      	push	{r7, lr}
 80129ae:	b084      	sub	sp, #16
 80129b0:	af00      	add	r7, sp, #0
 80129b2:	6078      	str	r0, [r7, #4]
    /* Ensure the buffer is returned to the list of free buffers before the
    * counting semaphore is 'given' to say a buffer is available.  Release the
    * storage allocated to the buffer payload.  THIS FILE SHOULD NOT BE USED
    * IF THE PROJECT INCLUDES A MEMORY ALLOCATOR THAT WILL FRAGMENT THE HEAP
    * MEMORY.  For example, heap_2 must not be used, heap_4 can be used. */
    vReleaseNetworkBuffer( pxNetworkBuffer->pucEthernetBuffer );
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80129b8:	4618      	mov	r0, r3
 80129ba:	f7ff ff37 	bl	801282c <vReleaseNetworkBuffer>
    pxNetworkBuffer->pucEthernetBuffer = NULL;
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	2200      	movs	r2, #0
 80129c2:	625a      	str	r2, [r3, #36]	@ 0x24
    pxNetworkBuffer->xDataLength = 0U;
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	2200      	movs	r2, #0
 80129c8:	629a      	str	r2, [r3, #40]	@ 0x28

    taskENTER_CRITICAL();
 80129ca:	f005 fa5f 	bl	8017e8c <vPortEnterCritical>
    {
        xListItemAlreadyInFreeList = listIS_CONTAINED_WITHIN( &xFreeBuffersList, &( pxNetworkBuffer->xBufferListItem ) );
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	691b      	ldr	r3, [r3, #16]
 80129d2:	4a0f      	ldr	r2, [pc, #60]	@ (8012a10 <vReleaseNetworkBufferAndDescriptor+0x64>)
 80129d4:	4293      	cmp	r3, r2
 80129d6:	d101      	bne.n	80129dc <vReleaseNetworkBufferAndDescriptor+0x30>
 80129d8:	2301      	movs	r3, #1
 80129da:	e000      	b.n	80129de <vReleaseNetworkBufferAndDescriptor+0x32>
 80129dc:	2300      	movs	r3, #0
 80129de:	60fb      	str	r3, [r7, #12]

        if( xListItemAlreadyInFreeList == pdFALSE )
 80129e0:	68fb      	ldr	r3, [r7, #12]
 80129e2:	2b00      	cmp	r3, #0
 80129e4:	d104      	bne.n	80129f0 <vReleaseNetworkBufferAndDescriptor+0x44>
        {
            vListInsertEnd( &xFreeBuffersList, &( pxNetworkBuffer->xBufferListItem ) );
 80129e6:	687b      	ldr	r3, [r7, #4]
 80129e8:	4619      	mov	r1, r3
 80129ea:	4809      	ldr	r0, [pc, #36]	@ (8012a10 <vReleaseNetworkBufferAndDescriptor+0x64>)
 80129ec:	f002 fa84 	bl	8014ef8 <vListInsertEnd>
        }
    }
    taskEXIT_CRITICAL();
 80129f0:	f005 fa82 	bl	8017ef8 <vPortExitCritical>

    /*
     * Update the network state machine, unless the program fails to release its 'xNetworkBufferSemaphore'.
     * The program should only try to release its semaphore if 'xListItemAlreadyInFreeList' is false.
     */
    if( xListItemAlreadyInFreeList == pdFALSE )
 80129f4:	68fb      	ldr	r3, [r7, #12]
 80129f6:	2b00      	cmp	r3, #0
 80129f8:	d106      	bne.n	8012a08 <vReleaseNetworkBufferAndDescriptor+0x5c>
    {
        if( xSemaphoreGive( xNetworkBufferSemaphore ) == pdTRUE )
 80129fa:	4b06      	ldr	r3, [pc, #24]	@ (8012a14 <vReleaseNetworkBufferAndDescriptor+0x68>)
 80129fc:	6818      	ldr	r0, [r3, #0]
 80129fe:	2300      	movs	r3, #0
 8012a00:	2200      	movs	r2, #0
 8012a02:	2100      	movs	r1, #0
 8012a04:	f002 fc88 	bl	8015318 <xQueueGenericSend>
    else
    {
        /* No action. */
        iptraceNETWORK_BUFFER_RELEASED( pxNetworkBuffer );
    }
}
 8012a08:	bf00      	nop
 8012a0a:	3710      	adds	r7, #16
 8012a0c:	46bd      	mov	sp, r7
 8012a0e:	bd80      	pop	{r7, pc}
 8012a10:	20002630 	.word	0x20002630
 8012a14:	20002648 	.word	0x20002648

08012a18 <uxGetNumberOfFreeNetworkBuffers>:

/*
 * Returns the number of free network buffers
 */
UBaseType_t uxGetNumberOfFreeNetworkBuffers( void )
{
 8012a18:	b480      	push	{r7}
 8012a1a:	af00      	add	r7, sp, #0
    return listCURRENT_LIST_LENGTH( &xFreeBuffersList );
 8012a1c:	4b03      	ldr	r3, [pc, #12]	@ (8012a2c <uxGetNumberOfFreeNetworkBuffers+0x14>)
 8012a1e:	681b      	ldr	r3, [r3, #0]
}
 8012a20:	4618      	mov	r0, r3
 8012a22:	46bd      	mov	sp, r7
 8012a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a28:	4770      	bx	lr
 8012a2a:	bf00      	nop
 8012a2c:	20002630 	.word	0x20002630

08012a30 <uxGetMinimumFreeNetworkBuffers>:
/*-----------------------------------------------------------*/

UBaseType_t uxGetMinimumFreeNetworkBuffers( void )
{
 8012a30:	b480      	push	{r7}
 8012a32:	af00      	add	r7, sp, #0
    return uxMinimumFreeNetworkBuffers;
 8012a34:	4b03      	ldr	r3, [pc, #12]	@ (8012a44 <uxGetMinimumFreeNetworkBuffers+0x14>)
 8012a36:	681b      	ldr	r3, [r3, #0]
}
 8012a38:	4618      	mov	r0, r3
 8012a3a:	46bd      	mov	sp, r7
 8012a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a40:	4770      	bx	lr
 8012a42:	bf00      	nop
 8012a44:	20002644 	.word	0x20002644

08012a48 <xHas_1F_PHYSPCS>:
/* Send a reset command to a set of PHY-ports. */
static uint32_t xPhyReset( EthernetPhy_t * pxPhyObject,
                           uint32_t ulPhyMask );

static BaseType_t xHas_1F_PHYSPCS( uint32_t ulPhyID )
{
 8012a48:	b480      	push	{r7}
 8012a4a:	b085      	sub	sp, #20
 8012a4c:	af00      	add	r7, sp, #0
 8012a4e:	6078      	str	r0, [r7, #4]
    BaseType_t xResult = pdFALSE;
 8012a50:	2300      	movs	r3, #0
 8012a52:	60fb      	str	r3, [r7, #12]

    switch( ulPhyID )
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	4a11      	ldr	r2, [pc, #68]	@ (8012a9c <xHas_1F_PHYSPCS+0x54>)
 8012a58:	4293      	cmp	r3, r2
 8012a5a:	d016      	beq.n	8012a8a <xHas_1F_PHYSPCS+0x42>
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	4a0f      	ldr	r2, [pc, #60]	@ (8012a9c <xHas_1F_PHYSPCS+0x54>)
 8012a60:	4293      	cmp	r3, r2
 8012a62:	d80f      	bhi.n	8012a84 <xHas_1F_PHYSPCS+0x3c>
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	4a0e      	ldr	r2, [pc, #56]	@ (8012aa0 <xHas_1F_PHYSPCS+0x58>)
 8012a68:	4293      	cmp	r3, r2
 8012a6a:	d00e      	beq.n	8012a8a <xHas_1F_PHYSPCS+0x42>
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	4a0c      	ldr	r2, [pc, #48]	@ (8012aa0 <xHas_1F_PHYSPCS+0x58>)
 8012a70:	4293      	cmp	r3, r2
 8012a72:	d807      	bhi.n	8012a84 <xHas_1F_PHYSPCS+0x3c>
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	4a0b      	ldr	r2, [pc, #44]	@ (8012aa4 <xHas_1F_PHYSPCS+0x5c>)
 8012a78:	4293      	cmp	r3, r2
 8012a7a:	d006      	beq.n	8012a8a <xHas_1F_PHYSPCS+0x42>
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	4a0a      	ldr	r2, [pc, #40]	@ (8012aa8 <xHas_1F_PHYSPCS+0x60>)
 8012a80:	4293      	cmp	r3, r2
 8012a82:	d002      	beq.n	8012a8a <xHas_1F_PHYSPCS+0x42>
        case PHY_ID_KSZ8081MNXIA:

        case PHY_ID_KSZ8863:
        default:
            /* Most PHY's have a 1F_PHYSPCS */
            xResult = pdTRUE;
 8012a84:	2301      	movs	r3, #1
 8012a86:	60fb      	str	r3, [r7, #12]
            break;
 8012a88:	e000      	b.n	8012a8c <xHas_1F_PHYSPCS+0x44>
        case PHY_ID_DP83848I:
        case PHY_ID_DP83TC811S:
        case PHY_ID_TM4C129X:
        case PHY_ID_MV88E6071:
            /* Has no 0x1F register "PHY Special Control Status". */
            break;
 8012a8a:	bf00      	nop
    }

    return xResult;
 8012a8c:	68fb      	ldr	r3, [r7, #12]
}
 8012a8e:	4618      	mov	r0, r3
 8012a90:	3714      	adds	r7, #20
 8012a92:	46bd      	mov	sp, r7
 8012a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a98:	4770      	bx	lr
 8012a9a:	bf00      	nop
 8012a9c:	ff000710 	.word	0xff000710
 8012aa0:	2000a250 	.word	0x2000a250
 8012aa4:	20005c90 	.word	0x20005c90
 8012aa8:	2000a221 	.word	0x2000a221

08012aac <xHas_19_PHYCR>:
/*-----------------------------------------------------------*/

static BaseType_t xHas_19_PHYCR( uint32_t ulPhyID )
{
 8012aac:	b480      	push	{r7}
 8012aae:	b085      	sub	sp, #20
 8012ab0:	af00      	add	r7, sp, #0
 8012ab2:	6078      	str	r0, [r7, #4]
    BaseType_t xResult = pdFALSE;
 8012ab4:	2300      	movs	r3, #0
 8012ab6:	60fb      	str	r3, [r7, #12]

    switch( ulPhyID )
 8012ab8:	687b      	ldr	r3, [r7, #4]
 8012aba:	4a0d      	ldr	r2, [pc, #52]	@ (8012af0 <xHas_19_PHYCR+0x44>)
 8012abc:	4293      	cmp	r3, r2
 8012abe:	d00b      	beq.n	8012ad8 <xHas_19_PHYCR+0x2c>
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	4a0b      	ldr	r2, [pc, #44]	@ (8012af0 <xHas_19_PHYCR+0x44>)
 8012ac4:	4293      	cmp	r3, r2
 8012ac6:	d80a      	bhi.n	8012ade <xHas_19_PHYCR+0x32>
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	4a0a      	ldr	r2, [pc, #40]	@ (8012af4 <xHas_19_PHYCR+0x48>)
 8012acc:	4293      	cmp	r3, r2
 8012ace:	d003      	beq.n	8012ad8 <xHas_19_PHYCR+0x2c>
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	4a09      	ldr	r2, [pc, #36]	@ (8012af8 <xHas_19_PHYCR+0x4c>)
 8012ad4:	4293      	cmp	r3, r2
 8012ad6:	d102      	bne.n	8012ade <xHas_19_PHYCR+0x32>
    {
        case PHY_ID_LAN8742A:
        case PHY_ID_DP83848I:
        case PHY_ID_TM4C129X:
            xResult = pdTRUE;
 8012ad8:	2301      	movs	r3, #1
 8012ada:	60fb      	str	r3, [r7, #12]
            break;
 8012adc:	e000      	b.n	8012ae0 <xHas_19_PHYCR+0x34>

        case PHY_ID_MV88E6071: /* Marvell 88E6071 */
        default:
            /* Most PHY's do not have a 19_PHYCR */
            break;
 8012ade:	bf00      	nop
    }

    return xResult;
 8012ae0:	68fb      	ldr	r3, [r7, #12]
}
 8012ae2:	4618      	mov	r0, r3
 8012ae4:	3714      	adds	r7, #20
 8012ae6:	46bd      	mov	sp, r7
 8012ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aec:	4770      	bx	lr
 8012aee:	bf00      	nop
 8012af0:	2000a221 	.word	0x2000a221
 8012af4:	0007c130 	.word	0x0007c130
 8012af8:	20005c90 	.word	0x20005c90

08012afc <vPhyInitialise>:

/* Initialise the struct and assign a PHY-read and -write function. */
void vPhyInitialise( EthernetPhy_t * pxPhyObject,
                     xApplicationPhyReadHook_t fnPhyRead,
                     xApplicationPhyWriteHook_t fnPhyWrite )
{
 8012afc:	b580      	push	{r7, lr}
 8012afe:	b084      	sub	sp, #16
 8012b00:	af00      	add	r7, sp, #0
 8012b02:	60f8      	str	r0, [r7, #12]
 8012b04:	60b9      	str	r1, [r7, #8]
 8012b06:	607a      	str	r2, [r7, #4]
    memset( ( void * ) pxPhyObject, 0, sizeof( *pxPhyObject ) );
 8012b08:	2240      	movs	r2, #64	@ 0x40
 8012b0a:	2100      	movs	r1, #0
 8012b0c:	68f8      	ldr	r0, [r7, #12]
 8012b0e:	f005 ff89 	bl	8018a24 <memset>

    pxPhyObject->fnPhyRead = fnPhyRead;
 8012b12:	68fb      	ldr	r3, [r7, #12]
 8012b14:	68ba      	ldr	r2, [r7, #8]
 8012b16:	601a      	str	r2, [r3, #0]
    pxPhyObject->fnPhyWrite = fnPhyWrite;
 8012b18:	68fb      	ldr	r3, [r7, #12]
 8012b1a:	687a      	ldr	r2, [r7, #4]
 8012b1c:	605a      	str	r2, [r3, #4]
}
 8012b1e:	bf00      	nop
 8012b20:	3710      	adds	r7, #16
 8012b22:	46bd      	mov	sp, r7
 8012b24:	bd80      	pop	{r7, pc}

08012b26 <xPhyDiscover>:
/*-----------------------------------------------------------*/

/* Discover all PHY's connected by polling 32 indexes ( zero-based ) */
BaseType_t xPhyDiscover( EthernetPhy_t * pxPhyObject )
{
 8012b26:	b580      	push	{r7, lr}
 8012b28:	b086      	sub	sp, #24
 8012b2a:	af00      	add	r7, sp, #0
 8012b2c:	6078      	str	r0, [r7, #4]
    BaseType_t xPhyAddress;

    pxPhyObject->xPortCount = 0;
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	2200      	movs	r2, #0
 8012b32:	629a      	str	r2, [r3, #40]	@ 0x28

    for( xPhyAddress = phyMIN_PHY_ADDRESS; xPhyAddress <= phyMAX_PHY_ADDRESS; xPhyAddress++ )
 8012b34:	2300      	movs	r3, #0
 8012b36:	617b      	str	r3, [r7, #20]
 8012b38:	e03a      	b.n	8012bb0 <xPhyDiscover+0x8a>
    {
        uint32_t ulLowerID = 0U;
 8012b3a:	2300      	movs	r3, #0
 8012b3c:	60fb      	str	r3, [r7, #12]

        pxPhyObject->fnPhyRead( xPhyAddress, phyREG_03_PHYSID2, &ulLowerID );
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	681b      	ldr	r3, [r3, #0]
 8012b42:	f107 020c 	add.w	r2, r7, #12
 8012b46:	2103      	movs	r1, #3
 8012b48:	6978      	ldr	r0, [r7, #20]
 8012b4a:	4798      	blx	r3

        /* A valid PHY id can not be all zeros or all ones. */
        if( ( ulLowerID != ( uint16_t ) ~0U ) && ( ulLowerID != ( uint16_t ) 0U ) )
 8012b4c:	68fb      	ldr	r3, [r7, #12]
 8012b4e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012b52:	4293      	cmp	r3, r2
 8012b54:	d029      	beq.n	8012baa <xPhyDiscover+0x84>
 8012b56:	68fb      	ldr	r3, [r7, #12]
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	d026      	beq.n	8012baa <xPhyDiscover+0x84>
        {
            uint32_t ulUpperID;
            uint32_t ulPhyID;

            pxPhyObject->fnPhyRead( xPhyAddress, phyREG_02_PHYSID1, &ulUpperID );
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	681b      	ldr	r3, [r3, #0]
 8012b60:	f107 0208 	add.w	r2, r7, #8
 8012b64:	2102      	movs	r1, #2
 8012b66:	6978      	ldr	r0, [r7, #20]
 8012b68:	4798      	blx	r3
            ulPhyID = ( ( ( uint32_t ) ulUpperID ) << 16 ) | ( ulLowerID & 0xFFF0U );
 8012b6a:	68bb      	ldr	r3, [r7, #8]
 8012b6c:	041a      	lsls	r2, r3, #16
 8012b6e:	68f9      	ldr	r1, [r7, #12]
 8012b70:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8012b74:	400b      	ands	r3, r1
 8012b76:	4313      	orrs	r3, r2
 8012b78:	613b      	str	r3, [r7, #16]

            pxPhyObject->ucPhyIndexes[ pxPhyObject->xPortCount ] = ( uint8_t ) xPhyAddress;
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012b7e:	697a      	ldr	r2, [r7, #20]
 8012b80:	b2d1      	uxtb	r1, r2
 8012b82:	687a      	ldr	r2, [r7, #4]
 8012b84:	4413      	add	r3, r2
 8012b86:	460a      	mov	r2, r1
 8012b88:	761a      	strb	r2, [r3, #24]
            pxPhyObject->ulPhyIDs[ pxPhyObject->xPortCount ] = ulPhyID;
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	3202      	adds	r2, #2
 8012b92:	6939      	ldr	r1, [r7, #16]
 8012b94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

            pxPhyObject->xPortCount++;
 8012b98:	687b      	ldr	r3, [r7, #4]
 8012b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012b9c:	1c5a      	adds	r2, r3, #1
 8012b9e:	687b      	ldr	r3, [r7, #4]
 8012ba0:	629a      	str	r2, [r3, #40]	@ 0x28

            /* See if there is more storage space. */
            if( pxPhyObject->xPortCount == ipconfigPHY_MAX_PORTS )
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012ba6:	2b04      	cmp	r3, #4
 8012ba8:	d005      	beq.n	8012bb6 <xPhyDiscover+0x90>
    for( xPhyAddress = phyMIN_PHY_ADDRESS; xPhyAddress <= phyMAX_PHY_ADDRESS; xPhyAddress++ )
 8012baa:	697b      	ldr	r3, [r7, #20]
 8012bac:	3301      	adds	r3, #1
 8012bae:	617b      	str	r3, [r7, #20]
 8012bb0:	697b      	ldr	r3, [r7, #20]
 8012bb2:	2b1f      	cmp	r3, #31
 8012bb4:	ddc1      	ble.n	8012b3a <xPhyDiscover+0x14>
    if( pxPhyObject->xPortCount > 0 )
    {
        FreeRTOS_printf( ( "PHY ID %X\n", ( unsigned int ) pxPhyObject->ulPhyIDs[ 0 ] ) );
    }

    return pxPhyObject->xPortCount;
 8012bb6:	687b      	ldr	r3, [r7, #4]
 8012bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 8012bba:	4618      	mov	r0, r3
 8012bbc:	3718      	adds	r7, #24
 8012bbe:	46bd      	mov	sp, r7
 8012bc0:	bd80      	pop	{r7, pc}

08012bc2 <xPhyReset>:
/*-----------------------------------------------------------*/

/* Send a reset command to a set of PHY-ports. */
static uint32_t xPhyReset( EthernetPhy_t * pxPhyObject,
                           uint32_t ulPhyMask )
{
 8012bc2:	b580      	push	{r7, lr}
 8012bc4:	b08c      	sub	sp, #48	@ 0x30
 8012bc6:	af00      	add	r7, sp, #0
 8012bc8:	6078      	str	r0, [r7, #4]
 8012bca:	6039      	str	r1, [r7, #0]
    TickType_t xRemainingTime;
    TimeOut_t xTimer;
    BaseType_t xPhyIndex;

    /* A bit-mask of PHY ports that are ready. */
    ulDoneMask = 0U;
 8012bcc:	2300      	movs	r3, #0
 8012bce:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set the RESET bits high. */
    for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8012bd0:	2300      	movs	r3, #0
 8012bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012bd4:	e017      	b.n	8012c06 <xPhyReset+0x44>
    {
        BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8012bd6:	687a      	ldr	r2, [r7, #4]
 8012bd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012bda:	4413      	add	r3, r2
 8012bdc:	3318      	adds	r3, #24
 8012bde:	781b      	ldrb	r3, [r3, #0]
 8012be0:	61fb      	str	r3, [r7, #28]

        /* Read Control register. */
        pxPhyObject->fnPhyRead( xPhyAddress, phyREG_00_BMCR, &ulConfig );
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	681b      	ldr	r3, [r3, #0]
 8012be6:	f107 0218 	add.w	r2, r7, #24
 8012bea:	2100      	movs	r1, #0
 8012bec:	69f8      	ldr	r0, [r7, #28]
 8012bee:	4798      	blx	r3
        pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_00_BMCR, ulConfig | phyBMCR_RESET );
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	685b      	ldr	r3, [r3, #4]
 8012bf4:	69ba      	ldr	r2, [r7, #24]
 8012bf6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8012bfa:	2100      	movs	r1, #0
 8012bfc:	69f8      	ldr	r0, [r7, #28]
 8012bfe:	4798      	blx	r3
    for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8012c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c02:	3301      	adds	r3, #1
 8012c04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012c0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012c0c:	429a      	cmp	r2, r3
 8012c0e:	dbe2      	blt.n	8012bd6 <xPhyReset+0x14>
    }

    xRemainingTime = ( TickType_t ) pdMS_TO_TICKS( phyPHY_MAX_RESET_TIME_MS );
 8012c10:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8012c14:	617b      	str	r3, [r7, #20]
    vTaskSetTimeOutState( &xTimer );
 8012c16:	f107 030c 	add.w	r3, r7, #12
 8012c1a:	4618      	mov	r0, r3
 8012c1c:	f003 ff02 	bl	8016a24 <vTaskSetTimeOutState>

    /* The reset should last less than a second. */
    for( ; ; )
    {
        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8012c20:	2300      	movs	r3, #0
 8012c22:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012c24:	e01b      	b.n	8012c5e <xPhyReset+0x9c>
        {
            BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8012c26:	687a      	ldr	r2, [r7, #4]
 8012c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c2a:	4413      	add	r3, r2
 8012c2c:	3318      	adds	r3, #24
 8012c2e:	781b      	ldrb	r3, [r3, #0]
 8012c30:	623b      	str	r3, [r7, #32]

            pxPhyObject->fnPhyRead( xPhyAddress, phyREG_00_BMCR, &ulConfig );
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	681b      	ldr	r3, [r3, #0]
 8012c36:	f107 0218 	add.w	r2, r7, #24
 8012c3a:	2100      	movs	r1, #0
 8012c3c:	6a38      	ldr	r0, [r7, #32]
 8012c3e:	4798      	blx	r3

            if( ( ulConfig & phyBMCR_RESET ) == 0 )
 8012c40:	69bb      	ldr	r3, [r7, #24]
 8012c42:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	d106      	bne.n	8012c58 <xPhyReset+0x96>
            {
                FreeRTOS_printf( ( "xPhyReset: phyBMCR_RESET %d ready\n", ( int ) xPhyIndex ) );
                ulDoneMask |= ( 1U << xPhyIndex );
 8012c4a:	2201      	movs	r2, #1
 8012c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8012c52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012c54:	4313      	orrs	r3, r2
 8012c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8012c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c5a:	3301      	adds	r3, #1
 8012c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012c5e:	687b      	ldr	r3, [r7, #4]
 8012c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012c62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012c64:	429a      	cmp	r2, r3
 8012c66:	dbde      	blt.n	8012c26 <xPhyReset+0x64>
            }
        }

        if( ulDoneMask == ulPhyMask )
 8012c68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012c6a:	683b      	ldr	r3, [r7, #0]
 8012c6c:	429a      	cmp	r2, r3
 8012c6e:	d00e      	beq.n	8012c8e <xPhyReset+0xcc>
        {
            break;
        }

        if( xTaskCheckForTimeOut( &xTimer, &xRemainingTime ) != pdFALSE )
 8012c70:	f107 0214 	add.w	r2, r7, #20
 8012c74:	f107 030c 	add.w	r3, r7, #12
 8012c78:	4611      	mov	r1, r2
 8012c7a:	4618      	mov	r0, r3
 8012c7c:	f003 ff12 	bl	8016aa4 <xTaskCheckForTimeOut>
 8012c80:	4603      	mov	r3, r0
 8012c82:	2b00      	cmp	r3, #0
 8012c84:	d105      	bne.n	8012c92 <xPhyReset+0xd0>
            FreeRTOS_printf( ( "xPhyReset: phyBMCR_RESET timed out ( done 0x%02X )\n", ( unsigned int ) ulDoneMask ) );
            break;
        }

        /* Block for a while */
        vTaskDelay( pdMS_TO_TICKS( phySHORT_DELAY_MS ) );
 8012c86:	2032      	movs	r0, #50	@ 0x32
 8012c88:	f003 fad8 	bl	801623c <vTaskDelay>
        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8012c8c:	e7c8      	b.n	8012c20 <xPhyReset+0x5e>
            break;
 8012c8e:	bf00      	nop
 8012c90:	e000      	b.n	8012c94 <xPhyReset+0xd2>
            break;
 8012c92:	bf00      	nop
    }

    /* Clear the reset bits. */
    for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8012c94:	2300      	movs	r3, #0
 8012c96:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012c98:	e01e      	b.n	8012cd8 <xPhyReset+0x116>
    {
        if( ( ulDoneMask & ( 1U << xPhyIndex ) ) == 0U )
 8012c9a:	2201      	movs	r2, #1
 8012c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c9e:	409a      	lsls	r2, r3
 8012ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ca2:	4013      	ands	r3, r2
 8012ca4:	2b00      	cmp	r3, #0
 8012ca6:	d114      	bne.n	8012cd2 <xPhyReset+0x110>
        {
            BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8012ca8:	687a      	ldr	r2, [r7, #4]
 8012caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012cac:	4413      	add	r3, r2
 8012cae:	3318      	adds	r3, #24
 8012cb0:	781b      	ldrb	r3, [r3, #0]
 8012cb2:	627b      	str	r3, [r7, #36]	@ 0x24

            /* The reset operation timed out, clear the bit manually. */
            pxPhyObject->fnPhyRead( xPhyAddress, phyREG_00_BMCR, &ulConfig );
 8012cb4:	687b      	ldr	r3, [r7, #4]
 8012cb6:	681b      	ldr	r3, [r3, #0]
 8012cb8:	f107 0218 	add.w	r2, r7, #24
 8012cbc:	2100      	movs	r1, #0
 8012cbe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012cc0:	4798      	blx	r3
            pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_00_BMCR, ulConfig & ~phyBMCR_RESET );
 8012cc2:	687b      	ldr	r3, [r7, #4]
 8012cc4:	685b      	ldr	r3, [r3, #4]
 8012cc6:	69ba      	ldr	r2, [r7, #24]
 8012cc8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8012ccc:	2100      	movs	r1, #0
 8012cce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012cd0:	4798      	blx	r3
    for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8012cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012cd4:	3301      	adds	r3, #1
 8012cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012cdc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012cde:	429a      	cmp	r2, r3
 8012ce0:	dbdb      	blt.n	8012c9a <xPhyReset+0xd8>
        }
    }

    vTaskDelay( pdMS_TO_TICKS( phySHORT_DELAY_MS ) );
 8012ce2:	2032      	movs	r0, #50	@ 0x32
 8012ce4:	f003 faaa 	bl	801623c <vTaskDelay>

    return ulDoneMask;
 8012ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8012cea:	4618      	mov	r0, r3
 8012cec:	3730      	adds	r7, #48	@ 0x30
 8012cee:	46bd      	mov	sp, r7
 8012cf0:	bd80      	pop	{r7, pc}

08012cf2 <xPhyConfigure>:
/*-----------------------------------------------------------*/

BaseType_t xPhyConfigure( EthernetPhy_t * pxPhyObject,
                          const PhyProperties_t * pxPhyProperties )
{
 8012cf2:	b580      	push	{r7, lr}
 8012cf4:	b088      	sub	sp, #32
 8012cf6:	af00      	add	r7, sp, #0
 8012cf8:	6078      	str	r0, [r7, #4]
 8012cfa:	6039      	str	r1, [r7, #0]
    uint32_t ulConfig, ulAdvertise;
    BaseType_t xPhyIndex;

    if( pxPhyObject->xPortCount < 1 )
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012d00:	2b00      	cmp	r3, #0
 8012d02:	dc02      	bgt.n	8012d0a <xPhyConfigure+0x18>
    {
        FreeRTOS_printf( ( "xPhyConfigure: No PHY's detected.\n" ) );
        return -1;
 8012d04:	f04f 33ff 	mov.w	r3, #4294967295
 8012d08:	e0e7      	b.n	8012eda <xPhyConfigure+0x1e8>
    /* The expected ID for the 'LAN8742A'  is 0x0007c130. */
    /* The expected ID for the 'LAN8720'   is 0x0007c0f0. */
    /* The expected ID for the 'DP83848I'  is 0x20005C90. */

    /* Set advertise register. */
    if( ( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_AUTO ) && ( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_AUTO ) )
 8012d0a:	683b      	ldr	r3, [r7, #0]
 8012d0c:	781b      	ldrb	r3, [r3, #0]
 8012d0e:	2b03      	cmp	r3, #3
 8012d10:	d107      	bne.n	8012d22 <xPhyConfigure+0x30>
 8012d12:	683b      	ldr	r3, [r7, #0]
 8012d14:	789b      	ldrb	r3, [r3, #2]
 8012d16:	2b03      	cmp	r3, #3
 8012d18:	d103      	bne.n	8012d22 <xPhyConfigure+0x30>
    {
        ulAdvertise = phyADVERTISE_ALL;
 8012d1a:	f240 13e1 	movw	r3, #481	@ 0x1e1
 8012d1e:	61fb      	str	r3, [r7, #28]
 8012d20:	e044      	b.n	8012dac <xPhyConfigure+0xba>
        /* Reset auto-negotiation capability. */
    }
    else
    {
        /* Always select protocol 802.3u. */
        ulAdvertise = phyADVERTISE_CSMA;
 8012d22:	2301      	movs	r3, #1
 8012d24:	61fb      	str	r3, [r7, #28]

        if( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_AUTO )
 8012d26:	683b      	ldr	r3, [r7, #0]
 8012d28:	781b      	ldrb	r3, [r3, #0]
 8012d2a:	2b03      	cmp	r3, #3
 8012d2c:	d10d      	bne.n	8012d4a <xPhyConfigure+0x58>
        {
            if( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_FULL )
 8012d2e:	683b      	ldr	r3, [r7, #0]
 8012d30:	789b      	ldrb	r3, [r3, #2]
 8012d32:	2b02      	cmp	r3, #2
 8012d34:	d104      	bne.n	8012d40 <xPhyConfigure+0x4e>
            {
                ulAdvertise |= phyADVERTISE_10FULL | phyADVERTISE_100FULL;
 8012d36:	69fb      	ldr	r3, [r7, #28]
 8012d38:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8012d3c:	61fb      	str	r3, [r7, #28]
 8012d3e:	e035      	b.n	8012dac <xPhyConfigure+0xba>
            }
            else
            {
                ulAdvertise |= phyADVERTISE_10HALF | phyADVERTISE_100HALF;
 8012d40:	69fb      	ldr	r3, [r7, #28]
 8012d42:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8012d46:	61fb      	str	r3, [r7, #28]
 8012d48:	e030      	b.n	8012dac <xPhyConfigure+0xba>
            }
        }
        else if( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_AUTO )
 8012d4a:	683b      	ldr	r3, [r7, #0]
 8012d4c:	789b      	ldrb	r3, [r3, #2]
 8012d4e:	2b03      	cmp	r3, #3
 8012d50:	d10d      	bne.n	8012d6e <xPhyConfigure+0x7c>
        {
            if( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_10 )
 8012d52:	683b      	ldr	r3, [r7, #0]
 8012d54:	781b      	ldrb	r3, [r3, #0]
 8012d56:	2b01      	cmp	r3, #1
 8012d58:	d104      	bne.n	8012d64 <xPhyConfigure+0x72>
            {
                ulAdvertise |= phyADVERTISE_10FULL | phyADVERTISE_10HALF;
 8012d5a:	69fb      	ldr	r3, [r7, #28]
 8012d5c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8012d60:	61fb      	str	r3, [r7, #28]
 8012d62:	e023      	b.n	8012dac <xPhyConfigure+0xba>
            }
            else
            {
                ulAdvertise |= phyADVERTISE_100FULL | phyADVERTISE_100HALF;
 8012d64:	69fb      	ldr	r3, [r7, #28]
 8012d66:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8012d6a:	61fb      	str	r3, [r7, #28]
 8012d6c:	e01e      	b.n	8012dac <xPhyConfigure+0xba>
            }
        }
        else if( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_100 )
 8012d6e:	683b      	ldr	r3, [r7, #0]
 8012d70:	781b      	ldrb	r3, [r3, #0]
 8012d72:	2b02      	cmp	r3, #2
 8012d74:	d10d      	bne.n	8012d92 <xPhyConfigure+0xa0>
        {
            if( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_FULL )
 8012d76:	683b      	ldr	r3, [r7, #0]
 8012d78:	789b      	ldrb	r3, [r3, #2]
 8012d7a:	2b02      	cmp	r3, #2
 8012d7c:	d104      	bne.n	8012d88 <xPhyConfigure+0x96>
            {
                ulAdvertise |= phyADVERTISE_100FULL;
 8012d7e:	69fb      	ldr	r3, [r7, #28]
 8012d80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012d84:	61fb      	str	r3, [r7, #28]
 8012d86:	e011      	b.n	8012dac <xPhyConfigure+0xba>
            }
            else
            {
                ulAdvertise |= phyADVERTISE_100HALF;
 8012d88:	69fb      	ldr	r3, [r7, #28]
 8012d8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012d8e:	61fb      	str	r3, [r7, #28]
 8012d90:	e00c      	b.n	8012dac <xPhyConfigure+0xba>
            }
        }
        else
        {
            if( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_FULL )
 8012d92:	683b      	ldr	r3, [r7, #0]
 8012d94:	789b      	ldrb	r3, [r3, #2]
 8012d96:	2b02      	cmp	r3, #2
 8012d98:	d104      	bne.n	8012da4 <xPhyConfigure+0xb2>
            {
                ulAdvertise |= phyADVERTISE_10FULL;
 8012d9a:	69fb      	ldr	r3, [r7, #28]
 8012d9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012da0:	61fb      	str	r3, [r7, #28]
 8012da2:	e003      	b.n	8012dac <xPhyConfigure+0xba>
            }
            else
            {
                ulAdvertise |= phyADVERTISE_10HALF;
 8012da4:	69fb      	ldr	r3, [r7, #28]
 8012da6:	f043 0320 	orr.w	r3, r3, #32
 8012daa:	61fb      	str	r3, [r7, #28]
            }
        }
    }

    /* Send a reset command to a set of PHY-ports. */
    xPhyReset( pxPhyObject, xPhyGetMask( pxPhyObject ) );
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012db0:	2201      	movs	r2, #1
 8012db2:	fa02 f303 	lsl.w	r3, r2, r3
 8012db6:	3b01      	subs	r3, #1
 8012db8:	4619      	mov	r1, r3
 8012dba:	6878      	ldr	r0, [r7, #4]
 8012dbc:	f7ff ff01 	bl	8012bc2 <xPhyReset>

    for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8012dc0:	2300      	movs	r3, #0
 8012dc2:	61bb      	str	r3, [r7, #24]
 8012dc4:	e07a      	b.n	8012ebc <xPhyConfigure+0x1ca>
    {
        BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8012dc6:	687a      	ldr	r2, [r7, #4]
 8012dc8:	69bb      	ldr	r3, [r7, #24]
 8012dca:	4413      	add	r3, r2
 8012dcc:	3318      	adds	r3, #24
 8012dce:	781b      	ldrb	r3, [r3, #0]
 8012dd0:	617b      	str	r3, [r7, #20]
        uint32_t ulPhyID = pxPhyObject->ulPhyIDs[ xPhyIndex ];
 8012dd2:	687b      	ldr	r3, [r7, #4]
 8012dd4:	69ba      	ldr	r2, [r7, #24]
 8012dd6:	3202      	adds	r2, #2
 8012dd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012ddc:	613b      	str	r3, [r7, #16]

        /* Write advertise register. */
        pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_04_ADVERTISE, ulAdvertise );
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	685b      	ldr	r3, [r3, #4]
 8012de2:	69fa      	ldr	r2, [r7, #28]
 8012de4:	2104      	movs	r1, #4
 8012de6:	6978      	ldr	r0, [r7, #20]
 8012de8:	4798      	blx	r3
         *        1           1           1        10BASE-T, Half/Full-Duplex
         *                                         100BASE-TX, Half/Full-Duplex
         */

        /* Read Control register. */
        pxPhyObject->fnPhyRead( xPhyAddress, phyREG_00_BMCR, &ulConfig );
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	681b      	ldr	r3, [r3, #0]
 8012dee:	f107 020c 	add.w	r2, r7, #12
 8012df2:	2100      	movs	r1, #0
 8012df4:	6978      	ldr	r0, [r7, #20]
 8012df6:	4798      	blx	r3

        ulConfig &= ~( phyBMCR_SPEED_100 | phyBMCR_FULL_DUPLEX );
 8012df8:	68fb      	ldr	r3, [r7, #12]
 8012dfa:	f423 5304 	bic.w	r3, r3, #8448	@ 0x2100
 8012dfe:	60fb      	str	r3, [r7, #12]

        ulConfig |= phyBMCR_AN_ENABLE;
 8012e00:	68fb      	ldr	r3, [r7, #12]
 8012e02:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8012e06:	60fb      	str	r3, [r7, #12]

        if( ( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_100 ) || ( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_AUTO ) )
 8012e08:	683b      	ldr	r3, [r7, #0]
 8012e0a:	781b      	ldrb	r3, [r3, #0]
 8012e0c:	2b02      	cmp	r3, #2
 8012e0e:	d003      	beq.n	8012e18 <xPhyConfigure+0x126>
 8012e10:	683b      	ldr	r3, [r7, #0]
 8012e12:	781b      	ldrb	r3, [r3, #0]
 8012e14:	2b03      	cmp	r3, #3
 8012e16:	d104      	bne.n	8012e22 <xPhyConfigure+0x130>
        {
            ulConfig |= phyBMCR_SPEED_100;
 8012e18:	68fb      	ldr	r3, [r7, #12]
 8012e1a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8012e1e:	60fb      	str	r3, [r7, #12]
 8012e20:	e007      	b.n	8012e32 <xPhyConfigure+0x140>
        }
        else if( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_10 )
 8012e22:	683b      	ldr	r3, [r7, #0]
 8012e24:	781b      	ldrb	r3, [r3, #0]
 8012e26:	2b01      	cmp	r3, #1
 8012e28:	d103      	bne.n	8012e32 <xPhyConfigure+0x140>
        {
            ulConfig &= ~phyBMCR_SPEED_100;
 8012e2a:	68fb      	ldr	r3, [r7, #12]
 8012e2c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012e30:	60fb      	str	r3, [r7, #12]
        }

        if( ( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_FULL ) || ( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_AUTO ) )
 8012e32:	683b      	ldr	r3, [r7, #0]
 8012e34:	789b      	ldrb	r3, [r3, #2]
 8012e36:	2b02      	cmp	r3, #2
 8012e38:	d003      	beq.n	8012e42 <xPhyConfigure+0x150>
 8012e3a:	683b      	ldr	r3, [r7, #0]
 8012e3c:	789b      	ldrb	r3, [r3, #2]
 8012e3e:	2b03      	cmp	r3, #3
 8012e40:	d104      	bne.n	8012e4c <xPhyConfigure+0x15a>
        {
            ulConfig |= phyBMCR_FULL_DUPLEX;
 8012e42:	68fb      	ldr	r3, [r7, #12]
 8012e44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012e48:	60fb      	str	r3, [r7, #12]
 8012e4a:	e007      	b.n	8012e5c <xPhyConfigure+0x16a>
        }
        else if( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_HALF )
 8012e4c:	683b      	ldr	r3, [r7, #0]
 8012e4e:	789b      	ldrb	r3, [r3, #2]
 8012e50:	2b01      	cmp	r3, #1
 8012e52:	d103      	bne.n	8012e5c <xPhyConfigure+0x16a>
        {
            ulConfig &= ~phyBMCR_FULL_DUPLEX;
 8012e54:	68fb      	ldr	r3, [r7, #12]
 8012e56:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012e5a:	60fb      	str	r3, [r7, #12]
        }

        if( xHas_19_PHYCR( ulPhyID ) )
 8012e5c:	6938      	ldr	r0, [r7, #16]
 8012e5e:	f7ff fe25 	bl	8012aac <xHas_19_PHYCR>
 8012e62:	4603      	mov	r3, r0
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	d026      	beq.n	8012eb6 <xPhyConfigure+0x1c4>
        {
            uint32_t ulPhyControl;
            /* Read PHY Control register. */
            pxPhyObject->fnPhyRead( xPhyAddress, phyREG_19_PHYCR, &ulPhyControl );
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	681b      	ldr	r3, [r3, #0]
 8012e6c:	f107 0208 	add.w	r2, r7, #8
 8012e70:	2119      	movs	r1, #25
 8012e72:	6978      	ldr	r0, [r7, #20]
 8012e74:	4798      	blx	r3

            /* Clear bits which might get set: */
            ulPhyControl &= ~( PHYCR_MDIX_EN | PHYCR_MDIX_FORCE );
 8012e76:	68bb      	ldr	r3, [r7, #8]
 8012e78:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8012e7c:	60bb      	str	r3, [r7, #8]

            if( pxPhyProperties->ucMDI_X == PHY_MDIX_AUTO )
 8012e7e:	683b      	ldr	r3, [r7, #0]
 8012e80:	785b      	ldrb	r3, [r3, #1]
 8012e82:	2b03      	cmp	r3, #3
 8012e84:	d104      	bne.n	8012e90 <xPhyConfigure+0x19e>
            {
                ulPhyControl |= PHYCR_MDIX_EN;
 8012e86:	68bb      	ldr	r3, [r7, #8]
 8012e88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012e8c:	60bb      	str	r3, [r7, #8]
 8012e8e:	e00c      	b.n	8012eaa <xPhyConfigure+0x1b8>
            }
            else if( pxPhyProperties->ucMDI_X == PHY_MDIX_CROSSED )
 8012e90:	683b      	ldr	r3, [r7, #0]
 8012e92:	785b      	ldrb	r3, [r3, #1]
 8012e94:	2b02      	cmp	r3, #2
 8012e96:	d104      	bne.n	8012ea2 <xPhyConfigure+0x1b0>
            {
                /* Force direct link = Use crossed RJ45 cable. */
                ulPhyControl &= ~PHYCR_MDIX_FORCE;
 8012e98:	68bb      	ldr	r3, [r7, #8]
 8012e9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012e9e:	60bb      	str	r3, [r7, #8]
 8012ea0:	e003      	b.n	8012eaa <xPhyConfigure+0x1b8>
            }
            else
            {
                /* Force crossed link = Use direct RJ45 cable. */
                ulPhyControl |= PHYCR_MDIX_FORCE;
 8012ea2:	68bb      	ldr	r3, [r7, #8]
 8012ea4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8012ea8:	60bb      	str	r3, [r7, #8]
            }

            /* update PHY Control Register. */
            pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_19_PHYCR, ulPhyControl );
 8012eaa:	687b      	ldr	r3, [r7, #4]
 8012eac:	685b      	ldr	r3, [r3, #4]
 8012eae:	68ba      	ldr	r2, [r7, #8]
 8012eb0:	2119      	movs	r1, #25
 8012eb2:	6978      	ldr	r0, [r7, #20]
 8012eb4:	4798      	blx	r3
    for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8012eb6:	69bb      	ldr	r3, [r7, #24]
 8012eb8:	3301      	adds	r3, #1
 8012eba:	61bb      	str	r3, [r7, #24]
 8012ebc:	687b      	ldr	r3, [r7, #4]
 8012ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012ec0:	69ba      	ldr	r2, [r7, #24]
 8012ec2:	429a      	cmp	r2, r3
 8012ec4:	f6ff af7f 	blt.w	8012dc6 <xPhyConfigure+0xd4>

        FreeRTOS_printf( ( "+TCP: advertise: %04X config %04X\n", ( unsigned int ) ulAdvertise, ( unsigned int ) ulConfig ) );
    }

    /* Keep these values for later use. */
    pxPhyObject->ulBCRValue = ulConfig & ~phyBMCR_ISOLATE;
 8012ec8:	68fb      	ldr	r3, [r7, #12]
 8012eca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	62da      	str	r2, [r3, #44]	@ 0x2c
    pxPhyObject->ulACRValue = ulAdvertise;
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	69fa      	ldr	r2, [r7, #28]
 8012ed6:	631a      	str	r2, [r3, #48]	@ 0x30

    return 0;
 8012ed8:	2300      	movs	r3, #0
}
 8012eda:	4618      	mov	r0, r3
 8012edc:	3720      	adds	r7, #32
 8012ede:	46bd      	mov	sp, r7
 8012ee0:	bd80      	pop	{r7, pc}
	...

08012ee4 <xPhyStartAutoNegotiation>:
/* xPhyStartAutoNegotiation() is the alternative xPhyFixedValue():
 * It sets the BMCR_AN_RESTART bit and waits for the auto-negotiation completion
 * ( phyBMSR_AN_COMPLETE ). */
BaseType_t xPhyStartAutoNegotiation( EthernetPhy_t * pxPhyObject,
                                     uint32_t ulPhyMask )
{
 8012ee4:	b580      	push	{r7, lr}
 8012ee6:	b092      	sub	sp, #72	@ 0x48
 8012ee8:	af00      	add	r7, sp, #0
 8012eea:	6078      	str	r0, [r7, #4]
 8012eec:	6039      	str	r1, [r7, #0]
    uint32_t xPhyIndex, ulDoneMask, ulBitMask;
    uint32_t ulRegValue;
    TickType_t xRemainingTime;
    TimeOut_t xTimer;

    if( ulPhyMask == ( uint32_t ) 0U )
 8012eee:	683b      	ldr	r3, [r7, #0]
 8012ef0:	2b00      	cmp	r3, #0
 8012ef2:	d101      	bne.n	8012ef8 <xPhyStartAutoNegotiation+0x14>
    {
        return 0;
 8012ef4:	2300      	movs	r3, #0
 8012ef6:	e169      	b.n	80131cc <xPhyStartAutoNegotiation+0x2e8>
    }

    for( xPhyIndex = 0; xPhyIndex < ( uint32_t ) pxPhyObject->xPortCount; xPhyIndex++ )
 8012ef8:	2300      	movs	r3, #0
 8012efa:	647b      	str	r3, [r7, #68]	@ 0x44
 8012efc:	e020      	b.n	8012f40 <xPhyStartAutoNegotiation+0x5c>
    {
        if( ( ulPhyMask & ( 1lu << xPhyIndex ) ) != 0lu )
 8012efe:	683a      	ldr	r2, [r7, #0]
 8012f00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012f02:	fa22 f303 	lsr.w	r3, r2, r3
 8012f06:	f003 0301 	and.w	r3, r3, #1
 8012f0a:	2b00      	cmp	r3, #0
 8012f0c:	d015      	beq.n	8012f3a <xPhyStartAutoNegotiation+0x56>
        {
            BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8012f0e:	687a      	ldr	r2, [r7, #4]
 8012f10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012f12:	4413      	add	r3, r2
 8012f14:	3318      	adds	r3, #24
 8012f16:	781b      	ldrb	r3, [r3, #0]
 8012f18:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Enable Auto-Negotiation. */
            pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_04_ADVERTISE, pxPhyObject->ulACRValue );
 8012f1a:	687b      	ldr	r3, [r7, #4]
 8012f1c:	685b      	ldr	r3, [r3, #4]
 8012f1e:	687a      	ldr	r2, [r7, #4]
 8012f20:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8012f22:	2104      	movs	r1, #4
 8012f24:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012f26:	4798      	blx	r3
            pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_00_BMCR, pxPhyObject->ulBCRValue | phyBMCR_AN_RESTART );
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	685b      	ldr	r3, [r3, #4]
 8012f2c:	687a      	ldr	r2, [r7, #4]
 8012f2e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8012f30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012f34:	2100      	movs	r1, #0
 8012f36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012f38:	4798      	blx	r3
    for( xPhyIndex = 0; xPhyIndex < ( uint32_t ) pxPhyObject->xPortCount; xPhyIndex++ )
 8012f3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012f3c:	3301      	adds	r3, #1
 8012f3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8012f40:	687b      	ldr	r3, [r7, #4]
 8012f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012f44:	461a      	mov	r2, r3
 8012f46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012f48:	4293      	cmp	r3, r2
 8012f4a:	d3d8      	bcc.n	8012efe <xPhyStartAutoNegotiation+0x1a>
        }
    }

    xRemainingTime = ( TickType_t ) pdMS_TO_TICKS( phyPHY_MAX_NEGOTIATE_TIME_MS );
 8012f4c:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8012f50:	623b      	str	r3, [r7, #32]
    vTaskSetTimeOutState( &xTimer );
 8012f52:	f107 0318 	add.w	r3, r7, #24
 8012f56:	4618      	mov	r0, r3
 8012f58:	f003 fd64 	bl	8016a24 <vTaskSetTimeOutState>
    ulDoneMask = 0;
 8012f5c:	2300      	movs	r3, #0
 8012f5e:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Wait until the auto-negotiation will be completed */
    for( ; ; )
    {
        ulBitMask = ( uint32_t ) 1U;
 8012f60:	2301      	movs	r3, #1
 8012f62:	63fb      	str	r3, [r7, #60]	@ 0x3c

        for( xPhyIndex = 0; xPhyIndex < ( uint32_t ) pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8012f64:	2300      	movs	r3, #0
 8012f66:	647b      	str	r3, [r7, #68]	@ 0x44
 8012f68:	e025      	b.n	8012fb6 <xPhyStartAutoNegotiation+0xd2>
        {
            if( ( ulPhyMask & ulBitMask ) != 0lu )
 8012f6a:	683a      	ldr	r2, [r7, #0]
 8012f6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012f6e:	4013      	ands	r3, r2
 8012f70:	2b00      	cmp	r3, #0
 8012f72:	d01a      	beq.n	8012faa <xPhyStartAutoNegotiation+0xc6>
            {
                if( ( ulDoneMask & ulBitMask ) == 0lu )
 8012f74:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012f76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012f78:	4013      	ands	r3, r2
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	d115      	bne.n	8012faa <xPhyStartAutoNegotiation+0xc6>
                {
                    BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8012f7e:	687a      	ldr	r2, [r7, #4]
 8012f80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012f82:	4413      	add	r3, r2
 8012f84:	3318      	adds	r3, #24
 8012f86:	781b      	ldrb	r3, [r3, #0]
 8012f88:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    pxPhyObject->fnPhyRead( xPhyAddress, phyREG_01_BMSR, &ulRegValue );
 8012f8a:	687b      	ldr	r3, [r7, #4]
 8012f8c:	681b      	ldr	r3, [r3, #0]
 8012f8e:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8012f92:	2101      	movs	r1, #1
 8012f94:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012f96:	4798      	blx	r3

                    if( ( ulRegValue & phyBMSR_AN_COMPLETE ) != 0 )
 8012f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f9a:	f003 0320 	and.w	r3, r3, #32
 8012f9e:	2b00      	cmp	r3, #0
 8012fa0:	d003      	beq.n	8012faa <xPhyStartAutoNegotiation+0xc6>
                    {
                        ulDoneMask |= ulBitMask;
 8012fa2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012fa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012fa6:	4313      	orrs	r3, r2
 8012fa8:	643b      	str	r3, [r7, #64]	@ 0x40
        for( xPhyIndex = 0; xPhyIndex < ( uint32_t ) pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8012faa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012fac:	3301      	adds	r3, #1
 8012fae:	647b      	str	r3, [r7, #68]	@ 0x44
 8012fb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012fb2:	005b      	lsls	r3, r3, #1
 8012fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012fba:	461a      	mov	r2, r3
 8012fbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012fbe:	4293      	cmp	r3, r2
 8012fc0:	d3d3      	bcc.n	8012f6a <xPhyStartAutoNegotiation+0x86>
                    }
                }
            }
        }

        if( ulPhyMask == ulDoneMask )
 8012fc2:	683a      	ldr	r2, [r7, #0]
 8012fc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012fc6:	429a      	cmp	r2, r3
 8012fc8:	d00e      	beq.n	8012fe8 <xPhyStartAutoNegotiation+0x104>
        {
            break;
        }

        if( xTaskCheckForTimeOut( &xTimer, &xRemainingTime ) != pdFALSE )
 8012fca:	f107 0220 	add.w	r2, r7, #32
 8012fce:	f107 0318 	add.w	r3, r7, #24
 8012fd2:	4611      	mov	r1, r2
 8012fd4:	4618      	mov	r0, r3
 8012fd6:	f003 fd65 	bl	8016aa4 <xTaskCheckForTimeOut>
 8012fda:	4603      	mov	r3, r0
 8012fdc:	2b00      	cmp	r3, #0
 8012fde:	d105      	bne.n	8012fec <xPhyStartAutoNegotiation+0x108>
        {
            FreeRTOS_printf( ( "xPhyStartAutoNegotiation: phyBMSR_AN_COMPLETE timed out ( done 0x%02X )\n", ( unsigned int ) ulDoneMask ) );
            break;
        }

        vTaskDelay( pdMS_TO_TICKS( phySHORT_DELAY_MS ) );
 8012fe0:	2032      	movs	r0, #50	@ 0x32
 8012fe2:	f003 f92b 	bl	801623c <vTaskDelay>
        ulBitMask = ( uint32_t ) 1U;
 8012fe6:	e7bb      	b.n	8012f60 <xPhyStartAutoNegotiation+0x7c>
            break;
 8012fe8:	bf00      	nop
 8012fea:	e000      	b.n	8012fee <xPhyStartAutoNegotiation+0x10a>
            break;
 8012fec:	bf00      	nop
    }

    if( ulDoneMask != ( uint32_t ) 0U )
 8012fee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012ff0:	2b00      	cmp	r3, #0
 8012ff2:	f000 80ea 	beq.w	80131ca <xPhyStartAutoNegotiation+0x2e6>
    {
        ulBitMask = ( uint32_t ) 1U;
 8012ff6:	2301      	movs	r3, #1
 8012ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        pxPhyObject->ulLinkStatusMask &= ~( ulDoneMask );
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012ffe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013000:	43db      	mvns	r3, r3
 8013002:	401a      	ands	r2, r3
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	635a      	str	r2, [r3, #52]	@ 0x34

        for( xPhyIndex = 0; xPhyIndex < ( uint32_t ) pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8013008:	2300      	movs	r3, #0
 801300a:	647b      	str	r3, [r7, #68]	@ 0x44
 801300c:	e0d6      	b.n	80131bc <xPhyStartAutoNegotiation+0x2d8>
        {
            BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 801300e:	687a      	ldr	r2, [r7, #4]
 8013010:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013012:	4413      	add	r3, r2
 8013014:	3318      	adds	r3, #24
 8013016:	781b      	ldrb	r3, [r3, #0]
 8013018:	63bb      	str	r3, [r7, #56]	@ 0x38
            uint32_t ulPhyID = pxPhyObject->ulPhyIDs[ xPhyIndex ];
 801301a:	687b      	ldr	r3, [r7, #4]
 801301c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801301e:	3202      	adds	r2, #2
 8013020:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013024:	637b      	str	r3, [r7, #52]	@ 0x34

            if( ( ulDoneMask & ulBitMask ) == ( uint32_t ) 0U )
 8013026:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013028:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801302a:	4013      	ands	r3, r2
 801302c:	2b00      	cmp	r3, #0
 801302e:	f000 80be 	beq.w	80131ae <xPhyStartAutoNegotiation+0x2ca>
            {
                continue;
            }

            /* Clear the 'phyBMCR_AN_RESTART'  bit. */
            pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_00_BMCR, pxPhyObject->ulBCRValue );
 8013032:	687b      	ldr	r3, [r7, #4]
 8013034:	685b      	ldr	r3, [r3, #4]
 8013036:	687a      	ldr	r2, [r7, #4]
 8013038:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 801303a:	2100      	movs	r1, #0
 801303c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801303e:	4798      	blx	r3

            pxPhyObject->fnPhyRead( xPhyAddress, phyREG_01_BMSR, &ulRegValue );
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	681b      	ldr	r3, [r3, #0]
 8013044:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8013048:	2101      	movs	r1, #1
 801304a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801304c:	4798      	blx	r3

            if( ( ulRegValue & phyBMSR_LINK_STATUS ) != 0U )
 801304e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013050:	f003 0304 	and.w	r3, r3, #4
 8013054:	2b00      	cmp	r3, #0
 8013056:	d005      	beq.n	8013064 <xPhyStartAutoNegotiation+0x180>
            {
                pxPhyObject->ulLinkStatusMask |= ulBitMask;
 8013058:	687b      	ldr	r3, [r7, #4]
 801305a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801305c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801305e:	431a      	orrs	r2, r3
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	635a      	str	r2, [r3, #52]	@ 0x34
            }

            if( ulPhyID == PHY_ID_KSZ8081MNXIA )
 8013064:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013066:	4a5b      	ldr	r2, [pc, #364]	@ (80131d4 <xPhyStartAutoNegotiation+0x2f0>)
 8013068:	4293      	cmp	r3, r2
 801306a:	d12f      	bne.n	80130cc <xPhyStartAutoNegotiation+0x1e8>
            {
                uint32_t ulControlStatus;

                pxPhyObject->fnPhyRead( xPhyAddress, 0x1E, &ulControlStatus );
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	681b      	ldr	r3, [r3, #0]
 8013070:	f107 0214 	add.w	r2, r7, #20
 8013074:	211e      	movs	r1, #30
 8013076:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8013078:	4798      	blx	r3

                switch( ulControlStatus & 0x07 )
 801307a:	697b      	ldr	r3, [r7, #20]
 801307c:	f003 0307 	and.w	r3, r3, #7
 8013080:	3b01      	subs	r3, #1
 8013082:	2b05      	cmp	r3, #5
 8013084:	d813      	bhi.n	80130ae <xPhyStartAutoNegotiation+0x1ca>
 8013086:	a201      	add	r2, pc, #4	@ (adr r2, 801308c <xPhyStartAutoNegotiation+0x1a8>)
 8013088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801308c:	080130a5 	.word	0x080130a5
 8013090:	080130af 	.word	0x080130af
 8013094:	080130af 	.word	0x080130af
 8013098:	080130af 	.word	0x080130af
 801309c:	080130a5 	.word	0x080130a5
 80130a0:	080130af 	.word	0x080130af
                    case 0x01:
                    case 0x05:
/*	[001] = 10BASE-T half-duplex */
/*	[101] = 10BASE-T full-duplex */
                        /* 10 Mbps. */
                        ulRegValue |= phyPHYSTS_SPEED_STATUS;
 80130a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130a6:	f043 0302 	orr.w	r3, r3, #2
 80130aa:	627b      	str	r3, [r7, #36]	@ 0x24
                        break;
 80130ac:	bf00      	nop
/*	[010] = 100BASE-TX half-duplex */
/*	[110] = 100BASE-TX full-duplex */
                        break;
                }

                switch( ulControlStatus & 0x07 )
 80130ae:	697b      	ldr	r3, [r7, #20]
 80130b0:	f003 0307 	and.w	r3, r3, #7
 80130b4:	2b02      	cmp	r3, #2
 80130b6:	d801      	bhi.n	80130bc <xPhyStartAutoNegotiation+0x1d8>
 80130b8:	2b00      	cmp	r3, #0

                    case 0x01:
                    case 0x02:
/*	[001] = 10BASE-T half-duplex */
/*	[010] = 100BASE-TX half-duplex */
                        break;
 80130ba:	e05b      	b.n	8013174 <xPhyStartAutoNegotiation+0x290>
 80130bc:	3b05      	subs	r3, #5
                switch( ulControlStatus & 0x07 )
 80130be:	2b01      	cmp	r3, #1
 80130c0:	d858      	bhi.n	8013174 <xPhyStartAutoNegotiation+0x290>
                        ulRegValue |= phyPHYSTS_DUPLEX_STATUS;
 80130c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130c4:	f043 0304 	orr.w	r3, r3, #4
 80130c8:	627b      	str	r3, [r7, #36]	@ 0x24
                        break;
 80130ca:	e053      	b.n	8013174 <xPhyStartAutoNegotiation+0x290>
                }
            }
            else if( ulPhyID == PHY_ID_KSZ8795 )
 80130cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80130ce:	4a42      	ldr	r2, [pc, #264]	@ (80131d8 <xPhyStartAutoNegotiation+0x2f4>)
 80130d0:	4293      	cmp	r3, r2
 80130d2:	d126      	bne.n	8013122 <xPhyStartAutoNegotiation+0x23e>
                 *     010 = 10BASE-T half-duplex
                 *     101 = 10BASE-T full-duplex
                 *     011 = 100BASE-TX half-duplex
                 *     110 = 100BASE-TX full-duplex
                 */
                uint32_t ulControlStatus = 0u;
 80130d4:	2300      	movs	r3, #0
 80130d6:	613b      	str	r3, [r7, #16]
                uint32_t ulPortOperationMode = 0u;
 80130d8:	2300      	movs	r3, #0
 80130da:	633b      	str	r3, [r7, #48]	@ 0x30
                pxPhyObject->fnPhyRead( xPhyAddress, phyREG_1F_PHYSPCS, &ulControlStatus );
 80130dc:	687b      	ldr	r3, [r7, #4]
 80130de:	681b      	ldr	r3, [r3, #0]
 80130e0:	f107 0210 	add.w	r2, r7, #16
 80130e4:	211f      	movs	r1, #31
 80130e6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80130e8:	4798      	blx	r3
                ulPortOperationMode = ( ulControlStatus >> 8u ) & 0x07u;
 80130ea:	693b      	ldr	r3, [r7, #16]
 80130ec:	0a1b      	lsrs	r3, r3, #8
 80130ee:	f003 0307 	and.w	r3, r3, #7
 80130f2:	633b      	str	r3, [r7, #48]	@ 0x30

                ulRegValue = 0;
 80130f4:	2300      	movs	r3, #0
 80130f6:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Detect 10baseT operation */
                if( ( 0x02u == ulPortOperationMode ) || ( 0x05u == ulPortOperationMode ) )
 80130f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130fa:	2b02      	cmp	r3, #2
 80130fc:	d002      	beq.n	8013104 <xPhyStartAutoNegotiation+0x220>
 80130fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013100:	2b05      	cmp	r3, #5
 8013102:	d103      	bne.n	801310c <xPhyStartAutoNegotiation+0x228>
                {
                    ulRegValue |= phyPHYSTS_SPEED_STATUS;
 8013104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013106:	f043 0302 	orr.w	r3, r3, #2
 801310a:	627b      	str	r3, [r7, #36]	@ 0x24
                }

                /* Detect full duplex operation */
                if( ( 0x05u == ulPortOperationMode ) || ( 0x06u == ulPortOperationMode ) )
 801310c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801310e:	2b05      	cmp	r3, #5
 8013110:	d002      	beq.n	8013118 <xPhyStartAutoNegotiation+0x234>
 8013112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013114:	2b06      	cmp	r3, #6
 8013116:	d12d      	bne.n	8013174 <xPhyStartAutoNegotiation+0x290>
                {
                    ulRegValue |= phyPHYSTS_DUPLEX_STATUS;
 8013118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801311a:	f043 0304 	orr.w	r3, r3, #4
 801311e:	627b      	str	r3, [r7, #36]	@ 0x24
 8013120:	e028      	b.n	8013174 <xPhyStartAutoNegotiation+0x290>
                }
            }
            else if( xHas_1F_PHYSPCS( ulPhyID ) )
 8013122:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8013124:	f7ff fc90 	bl	8012a48 <xHas_1F_PHYSPCS>
 8013128:	4603      	mov	r3, r0
 801312a:	2b00      	cmp	r3, #0
 801312c:	d01b      	beq.n	8013166 <xPhyStartAutoNegotiation+0x282>
            {
                /* 31 RW PHY Special Control Status */
                uint32_t ulControlStatus;

                pxPhyObject->fnPhyRead( xPhyAddress, phyREG_1F_PHYSPCS, &ulControlStatus );
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	681b      	ldr	r3, [r3, #0]
 8013132:	f107 020c 	add.w	r2, r7, #12
 8013136:	211f      	movs	r1, #31
 8013138:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801313a:	4798      	blx	r3
                ulRegValue = 0;
 801313c:	2300      	movs	r3, #0
 801313e:	627b      	str	r3, [r7, #36]	@ 0x24

                if( ( ulControlStatus & phyPHYSPCS_FULL_DUPLEX ) != 0 )
 8013140:	68fb      	ldr	r3, [r7, #12]
 8013142:	f003 0310 	and.w	r3, r3, #16
 8013146:	2b00      	cmp	r3, #0
 8013148:	d003      	beq.n	8013152 <xPhyStartAutoNegotiation+0x26e>
                {
                    ulRegValue |= phyPHYSTS_DUPLEX_STATUS;
 801314a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801314c:	f043 0304 	orr.w	r3, r3, #4
 8013150:	627b      	str	r3, [r7, #36]	@ 0x24
                }

                if( ( ulControlStatus & phyPHYSPCS_SPEED_MASK ) == phyPHYSPCS_SPEED_10 )
 8013152:	68fb      	ldr	r3, [r7, #12]
 8013154:	f003 030c 	and.w	r3, r3, #12
 8013158:	2b04      	cmp	r3, #4
 801315a:	d10b      	bne.n	8013174 <xPhyStartAutoNegotiation+0x290>
                {
                    ulRegValue |= phyPHYSTS_SPEED_STATUS;
 801315c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801315e:	f043 0302 	orr.w	r3, r3, #2
 8013162:	627b      	str	r3, [r7, #36]	@ 0x24
 8013164:	e006      	b.n	8013174 <xPhyStartAutoNegotiation+0x290>
                }
            }
            else
            {
                /* Read the result of the auto-negotiation. */
                pxPhyObject->fnPhyRead( xPhyAddress, PHYREG_10_PHYSTS, &ulRegValue );
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	681b      	ldr	r3, [r3, #0]
 801316a:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 801316e:	2110      	movs	r1, #16
 8013170:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8013172:	4798      	blx	r3
                               ( unsigned int ) ulRegValue,
                               ( ulRegValue & phyPHYSTS_DUPLEX_STATUS ) ? "full" : "half",
                               ( ulRegValue & phyPHYSTS_SPEED_STATUS ) ? 10 : 100,
                               ( ( pxPhyObject->ulLinkStatusMask & ulBitMask ) != 0U ) ? "high" : "low" ) );

            if( ( ulRegValue & phyPHYSTS_DUPLEX_STATUS ) != ( uint32_t ) 0U )
 8013174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013176:	f003 0304 	and.w	r3, r3, #4
 801317a:	2b00      	cmp	r3, #0
 801317c:	d004      	beq.n	8013188 <xPhyStartAutoNegotiation+0x2a4>
            {
                pxPhyObject->xPhyProperties.ucDuplex = PHY_DUPLEX_FULL;
 801317e:	687b      	ldr	r3, [r7, #4]
 8013180:	2202      	movs	r2, #2
 8013182:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8013186:	e003      	b.n	8013190 <xPhyStartAutoNegotiation+0x2ac>
            }
            else
            {
                pxPhyObject->xPhyProperties.ucDuplex = PHY_DUPLEX_HALF;
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	2201      	movs	r2, #1
 801318c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
            }

            if( ( ulRegValue & phyPHYSTS_SPEED_STATUS ) != 0 )
 8013190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013192:	f003 0302 	and.w	r3, r3, #2
 8013196:	2b00      	cmp	r3, #0
 8013198:	d004      	beq.n	80131a4 <xPhyStartAutoNegotiation+0x2c0>
            {
                pxPhyObject->xPhyProperties.ucSpeed = PHY_SPEED_10;
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	2201      	movs	r2, #1
 801319e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80131a2:	e005      	b.n	80131b0 <xPhyStartAutoNegotiation+0x2cc>
            }
            else
            {
                pxPhyObject->xPhyProperties.ucSpeed = PHY_SPEED_100;
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	2202      	movs	r2, #2
 80131a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80131ac:	e000      	b.n	80131b0 <xPhyStartAutoNegotiation+0x2cc>
                continue;
 80131ae:	bf00      	nop
        for( xPhyIndex = 0; xPhyIndex < ( uint32_t ) pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 80131b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80131b2:	3301      	adds	r3, #1
 80131b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80131b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80131b8:	005b      	lsls	r3, r3, #1
 80131ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80131c0:	461a      	mov	r2, r3
 80131c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80131c4:	4293      	cmp	r3, r2
 80131c6:	f4ff af22 	bcc.w	801300e <xPhyStartAutoNegotiation+0x12a>
            }
        }
    } /* if( ulDoneMask != ( uint32_t) 0U ) */

    return 0;
 80131ca:	2300      	movs	r3, #0
}
 80131cc:	4618      	mov	r0, r3
 80131ce:	3748      	adds	r7, #72	@ 0x48
 80131d0:	46bd      	mov	sp, r7
 80131d2:	bd80      	pop	{r7, pc}
 80131d4:	00221560 	.word	0x00221560
 80131d8:	00221550 	.word	0x00221550

080131dc <xPhyCheckLinkStatus>:
/*-----------------------------------------------------------*/

BaseType_t xPhyCheckLinkStatus( EthernetPhy_t * pxPhyObject,
                                BaseType_t xHadReception )
{
 80131dc:	b580      	push	{r7, lr}
 80131de:	b088      	sub	sp, #32
 80131e0:	af00      	add	r7, sp, #0
 80131e2:	6078      	str	r0, [r7, #4]
 80131e4:	6039      	str	r1, [r7, #0]
    uint32_t ulStatus, ulBitMask = 1U;
 80131e6:	2301      	movs	r3, #1
 80131e8:	61fb      	str	r3, [r7, #28]
    BaseType_t xPhyIndex;
    BaseType_t xNeedCheck = pdFALSE;
 80131ea:	2300      	movs	r3, #0
 80131ec:	617b      	str	r3, [r7, #20]

    if( xHadReception > 0 )
 80131ee:	683b      	ldr	r3, [r7, #0]
 80131f0:	2b00      	cmp	r3, #0
 80131f2:	dd25      	ble.n	8013240 <xPhyCheckLinkStatus+0x64>
    {
        /* A packet was received. No need to check for the PHY status now,
         * but set a timer to check it later on. */
        vTaskSetTimeOutState( &( pxPhyObject->xLinkStatusTimer ) );
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	331c      	adds	r3, #28
 80131f8:	4618      	mov	r0, r3
 80131fa:	f003 fc13 	bl	8016a24 <vTaskSetTimeOutState>
        pxPhyObject->xLinkStatusRemaining = pdMS_TO_TICKS( ipconfigPHY_LS_HIGH_CHECK_TIME_MS );
 80131fe:	687b      	ldr	r3, [r7, #4]
 8013200:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8013204:	625a      	str	r2, [r3, #36]	@ 0x24

        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8013206:	2300      	movs	r3, #0
 8013208:	61bb      	str	r3, [r7, #24]
 801320a:	e013      	b.n	8013234 <xPhyCheckLinkStatus+0x58>
        {
            if( ( pxPhyObject->ulLinkStatusMask & ulBitMask ) == 0UL )
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8013210:	69fb      	ldr	r3, [r7, #28]
 8013212:	4013      	ands	r3, r2
 8013214:	2b00      	cmp	r3, #0
 8013216:	d107      	bne.n	8013228 <xPhyCheckLinkStatus+0x4c>
            {
                pxPhyObject->ulLinkStatusMask |= ulBitMask;
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801321c:	69fb      	ldr	r3, [r7, #28]
 801321e:	431a      	orrs	r2, r3
 8013220:	687b      	ldr	r3, [r7, #4]
 8013222:	635a      	str	r2, [r3, #52]	@ 0x34
                FreeRTOS_printf( ( "xPhyCheckLinkStatus: PHY LS now %02X\n", ( unsigned int ) pxPhyObject->ulLinkStatusMask ) );
                xNeedCheck = pdTRUE;
 8013224:	2301      	movs	r3, #1
 8013226:	617b      	str	r3, [r7, #20]
        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8013228:	69bb      	ldr	r3, [r7, #24]
 801322a:	3301      	adds	r3, #1
 801322c:	61bb      	str	r3, [r7, #24]
 801322e:	69fb      	ldr	r3, [r7, #28]
 8013230:	005b      	lsls	r3, r3, #1
 8013232:	61fb      	str	r3, [r7, #28]
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013238:	69ba      	ldr	r2, [r7, #24]
 801323a:	429a      	cmp	r2, r3
 801323c:	dbe6      	blt.n	801320c <xPhyCheckLinkStatus+0x30>
 801323e:	e068      	b.n	8013312 <xPhyCheckLinkStatus+0x136>
            }
        }
    }
    else if( xTaskCheckForTimeOut( &( pxPhyObject->xLinkStatusTimer ), &( pxPhyObject->xLinkStatusRemaining ) ) != pdFALSE )
 8013240:	687b      	ldr	r3, [r7, #4]
 8013242:	f103 021c 	add.w	r2, r3, #28
 8013246:	687b      	ldr	r3, [r7, #4]
 8013248:	3324      	adds	r3, #36	@ 0x24
 801324a:	4619      	mov	r1, r3
 801324c:	4610      	mov	r0, r2
 801324e:	f003 fc29 	bl	8016aa4 <xTaskCheckForTimeOut>
 8013252:	4603      	mov	r3, r0
 8013254:	2b00      	cmp	r3, #0
 8013256:	d05c      	beq.n	8013312 <xPhyCheckLinkStatus+0x136>
    {
        /* Frequent checking the PHY Link Status can affect for the performance of Ethernet controller.
         * As long as packets are received, no polling is needed.
         * Otherwise, polling will be done when the 'xLinkStatusTimer' expires. */
        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8013258:	2300      	movs	r3, #0
 801325a:	61bb      	str	r3, [r7, #24]
 801325c:	e03f      	b.n	80132de <xPhyCheckLinkStatus+0x102>
        {
            BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 801325e:	687a      	ldr	r2, [r7, #4]
 8013260:	69bb      	ldr	r3, [r7, #24]
 8013262:	4413      	add	r3, r2
 8013264:	3318      	adds	r3, #24
 8013266:	781b      	ldrb	r3, [r3, #0]
 8013268:	613b      	str	r3, [r7, #16]

            if( pxPhyObject->fnPhyRead( xPhyAddress, phyREG_01_BMSR, &ulStatus ) == 0 )
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	681b      	ldr	r3, [r3, #0]
 801326e:	f107 020c 	add.w	r2, r7, #12
 8013272:	2101      	movs	r1, #1
 8013274:	6938      	ldr	r0, [r7, #16]
 8013276:	4798      	blx	r3
 8013278:	4603      	mov	r3, r0
 801327a:	2b00      	cmp	r3, #0
 801327c:	d129      	bne.n	80132d2 <xPhyCheckLinkStatus+0xf6>
            {
                if( !!( pxPhyObject->ulLinkStatusMask & ulBitMask ) != !!( ulStatus & phyBMSR_LINK_STATUS ) )
 801327e:	687b      	ldr	r3, [r7, #4]
 8013280:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8013282:	69fb      	ldr	r3, [r7, #28]
 8013284:	4013      	ands	r3, r2
 8013286:	2b00      	cmp	r3, #0
 8013288:	bf14      	ite	ne
 801328a:	2301      	movne	r3, #1
 801328c:	2300      	moveq	r3, #0
 801328e:	b2da      	uxtb	r2, r3
 8013290:	68fb      	ldr	r3, [r7, #12]
 8013292:	f003 0304 	and.w	r3, r3, #4
 8013296:	2b00      	cmp	r3, #0
 8013298:	bf14      	ite	ne
 801329a:	2301      	movne	r3, #1
 801329c:	2300      	moveq	r3, #0
 801329e:	b2db      	uxtb	r3, r3
 80132a0:	4053      	eors	r3, r2
 80132a2:	b2db      	uxtb	r3, r3
 80132a4:	2b00      	cmp	r3, #0
 80132a6:	d014      	beq.n	80132d2 <xPhyCheckLinkStatus+0xf6>
                {
                    if( ( ulStatus & phyBMSR_LINK_STATUS ) != 0 )
 80132a8:	68fb      	ldr	r3, [r7, #12]
 80132aa:	f003 0304 	and.w	r3, r3, #4
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d006      	beq.n	80132c0 <xPhyCheckLinkStatus+0xe4>
                    {
                        pxPhyObject->ulLinkStatusMask |= ulBitMask;
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80132b6:	69fb      	ldr	r3, [r7, #28]
 80132b8:	431a      	orrs	r2, r3
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80132be:	e006      	b.n	80132ce <xPhyCheckLinkStatus+0xf2>
                    }
                    else
                    {
                        pxPhyObject->ulLinkStatusMask &= ~( ulBitMask );
 80132c0:	687b      	ldr	r3, [r7, #4]
 80132c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80132c4:	69fb      	ldr	r3, [r7, #28]
 80132c6:	43db      	mvns	r3, r3
 80132c8:	401a      	ands	r2, r3
 80132ca:	687b      	ldr	r3, [r7, #4]
 80132cc:	635a      	str	r2, [r3, #52]	@ 0x34
                    }

                    FreeRTOS_printf( ( "xPhyCheckLinkStatus: PHY LS now %02X\n", ( unsigned int ) pxPhyObject->ulLinkStatusMask ) );
                    xNeedCheck = pdTRUE;
 80132ce:	2301      	movs	r3, #1
 80132d0:	617b      	str	r3, [r7, #20]
        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 80132d2:	69bb      	ldr	r3, [r7, #24]
 80132d4:	3301      	adds	r3, #1
 80132d6:	61bb      	str	r3, [r7, #24]
 80132d8:	69fb      	ldr	r3, [r7, #28]
 80132da:	005b      	lsls	r3, r3, #1
 80132dc:	61fb      	str	r3, [r7, #28]
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80132e2:	69ba      	ldr	r2, [r7, #24]
 80132e4:	429a      	cmp	r2, r3
 80132e6:	dbba      	blt.n	801325e <xPhyCheckLinkStatus+0x82>
                }
            }
        }

        vTaskSetTimeOutState( &( pxPhyObject->xLinkStatusTimer ) );
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	331c      	adds	r3, #28
 80132ec:	4618      	mov	r0, r3
 80132ee:	f003 fb99 	bl	8016a24 <vTaskSetTimeOutState>

        if( ( pxPhyObject->ulLinkStatusMask & ( ulBitMask >> 1 ) ) != 0 )
 80132f2:	687b      	ldr	r3, [r7, #4]
 80132f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80132f6:	69fb      	ldr	r3, [r7, #28]
 80132f8:	085b      	lsrs	r3, r3, #1
 80132fa:	4013      	ands	r3, r2
 80132fc:	2b00      	cmp	r3, #0
 80132fe:	d004      	beq.n	801330a <xPhyCheckLinkStatus+0x12e>
        {
            /* The link status is high, so don't poll the PHY too often. */
            pxPhyObject->xLinkStatusRemaining = pdMS_TO_TICKS( ipconfigPHY_LS_HIGH_CHECK_TIME_MS );
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8013306:	625a      	str	r2, [r3, #36]	@ 0x24
 8013308:	e003      	b.n	8013312 <xPhyCheckLinkStatus+0x136>
        }
        else
        {
            /* The link status is low, polling may be done more frequently. */
            pxPhyObject->xLinkStatusRemaining = pdMS_TO_TICKS( ipconfigPHY_LS_LOW_CHECK_TIME_MS );
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8013310:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    }

    return xNeedCheck;
 8013312:	697b      	ldr	r3, [r7, #20]
}
 8013314:	4618      	mov	r0, r3
 8013316:	3720      	adds	r7, #32
 8013318:	46bd      	mov	sp, r7
 801331a:	bd80      	pop	{r7, pc}

0801331c <__NVIC_GetEnableIRQ>:
{
 801331c:	b480      	push	{r7}
 801331e:	b083      	sub	sp, #12
 8013320:	af00      	add	r7, sp, #0
 8013322:	4603      	mov	r3, r0
 8013324:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8013326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801332a:	2b00      	cmp	r3, #0
 801332c:	db0d      	blt.n	801334a <__NVIC_GetEnableIRQ+0x2e>
    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 801332e:	4a0a      	ldr	r2, [pc, #40]	@ (8013358 <__NVIC_GetEnableIRQ+0x3c>)
 8013330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013334:	095b      	lsrs	r3, r3, #5
 8013336:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 801333a:	79fb      	ldrb	r3, [r7, #7]
 801333c:	f003 031f 	and.w	r3, r3, #31
 8013340:	fa22 f303 	lsr.w	r3, r2, r3
 8013344:	f003 0301 	and.w	r3, r3, #1
 8013348:	e000      	b.n	801334c <__NVIC_GetEnableIRQ+0x30>
    return(0U);
 801334a:	2300      	movs	r3, #0
}
 801334c:	4618      	mov	r0, r3
 801334e:	370c      	adds	r7, #12
 8013350:	46bd      	mov	sp, r7
 8013352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013356:	4770      	bx	lr
 8013358:	e000e100 	.word	0xe000e100

0801335c <__NVIC_SetPriority>:
{
 801335c:	b480      	push	{r7}
 801335e:	b083      	sub	sp, #12
 8013360:	af00      	add	r7, sp, #0
 8013362:	4603      	mov	r3, r0
 8013364:	6039      	str	r1, [r7, #0]
 8013366:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8013368:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801336c:	2b00      	cmp	r3, #0
 801336e:	db0a      	blt.n	8013386 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8013370:	683b      	ldr	r3, [r7, #0]
 8013372:	b2da      	uxtb	r2, r3
 8013374:	490c      	ldr	r1, [pc, #48]	@ (80133a8 <__NVIC_SetPriority+0x4c>)
 8013376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801337a:	0112      	lsls	r2, r2, #4
 801337c:	b2d2      	uxtb	r2, r2
 801337e:	440b      	add	r3, r1
 8013380:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8013384:	e00a      	b.n	801339c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8013386:	683b      	ldr	r3, [r7, #0]
 8013388:	b2da      	uxtb	r2, r3
 801338a:	4908      	ldr	r1, [pc, #32]	@ (80133ac <__NVIC_SetPriority+0x50>)
 801338c:	79fb      	ldrb	r3, [r7, #7]
 801338e:	f003 030f 	and.w	r3, r3, #15
 8013392:	3b04      	subs	r3, #4
 8013394:	0112      	lsls	r2, r2, #4
 8013396:	b2d2      	uxtb	r2, r2
 8013398:	440b      	add	r3, r1
 801339a:	761a      	strb	r2, [r3, #24]
}
 801339c:	bf00      	nop
 801339e:	370c      	adds	r7, #12
 80133a0:	46bd      	mov	sp, r7
 80133a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133a6:	4770      	bx	lr
 80133a8:	e000e100 	.word	0xe000e100
 80133ac:	e000ed00 	.word	0xe000ed00

080133b0 <__NVIC_GetPriority>:
{
 80133b0:	b480      	push	{r7}
 80133b2:	b083      	sub	sp, #12
 80133b4:	af00      	add	r7, sp, #0
 80133b6:	4603      	mov	r3, r0
 80133b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80133ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80133be:	2b00      	cmp	r3, #0
 80133c0:	db09      	blt.n	80133d6 <__NVIC_GetPriority+0x26>
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
 80133c2:	4a0d      	ldr	r2, [pc, #52]	@ (80133f8 <__NVIC_GetPriority+0x48>)
 80133c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80133c8:	4413      	add	r3, r2
 80133ca:	f893 3300 	ldrb.w	r3, [r3, #768]	@ 0x300
 80133ce:	b2db      	uxtb	r3, r3
 80133d0:	091b      	lsrs	r3, r3, #4
 80133d2:	b2db      	uxtb	r3, r3
 80133d4:	e009      	b.n	80133ea <__NVIC_GetPriority+0x3a>
    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 80133d6:	4a09      	ldr	r2, [pc, #36]	@ (80133fc <__NVIC_GetPriority+0x4c>)
 80133d8:	79fb      	ldrb	r3, [r7, #7]
 80133da:	f003 030f 	and.w	r3, r3, #15
 80133de:	3b04      	subs	r3, #4
 80133e0:	4413      	add	r3, r2
 80133e2:	7e1b      	ldrb	r3, [r3, #24]
 80133e4:	b2db      	uxtb	r3, r3
 80133e6:	091b      	lsrs	r3, r3, #4
 80133e8:	b2db      	uxtb	r3, r3
}
 80133ea:	4618      	mov	r0, r3
 80133ec:	370c      	adds	r7, #12
 80133ee:	46bd      	mov	sp, r7
 80133f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133f4:	4770      	bx	lr
 80133f6:	bf00      	nop
 80133f8:	e000e100 	.word	0xe000e100
 80133fc:	e000ed00 	.word	0xe000ed00

08013400 <prvPhyReadReg>:
/*---------------------------------------------------------------------------*/

static BaseType_t prvPhyReadReg( BaseType_t xAddress,
                                 BaseType_t xRegister,
                                 uint32_t * pulValue )
{
 8013400:	b580      	push	{r7, lr}
 8013402:	b086      	sub	sp, #24
 8013404:	af00      	add	r7, sp, #0
 8013406:	60f8      	str	r0, [r7, #12]
 8013408:	60b9      	str	r1, [r7, #8]
 801340a:	607a      	str	r2, [r7, #4]
    BaseType_t xResult = 0;
 801340c:	2300      	movs	r3, #0
 801340e:	617b      	str	r3, [r7, #20]

    if( HAL_ETH_ReadPHYRegister( &xEthHandle, ( uint32_t ) xAddress, ( uint32_t ) xRegister, pulValue ) != HAL_OK )
 8013410:	68f9      	ldr	r1, [r7, #12]
 8013412:	68ba      	ldr	r2, [r7, #8]
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	4807      	ldr	r0, [pc, #28]	@ (8013434 <prvPhyReadReg+0x34>)
 8013418:	f7ef fcf0 	bl	8002dfc <HAL_ETH_ReadPHYRegister>
 801341c:	4603      	mov	r3, r0
 801341e:	2b00      	cmp	r3, #0
 8013420:	d002      	beq.n	8013428 <prvPhyReadReg+0x28>
    {
        xResult = -1;
 8013422:	f04f 33ff 	mov.w	r3, #4294967295
 8013426:	617b      	str	r3, [r7, #20]
    }

    return xResult;
 8013428:	697b      	ldr	r3, [r7, #20]
}
 801342a:	4618      	mov	r0, r3
 801342c:	3718      	adds	r7, #24
 801342e:	46bd      	mov	sp, r7
 8013430:	bd80      	pop	{r7, pc}
 8013432:	bf00      	nop
 8013434:	200033bc 	.word	0x200033bc

08013438 <prvPhyWriteReg>:
/*---------------------------------------------------------------------------*/

static BaseType_t prvPhyWriteReg( BaseType_t xAddress,
                                  BaseType_t xRegister,
                                  uint32_t ulValue )
{
 8013438:	b580      	push	{r7, lr}
 801343a:	b086      	sub	sp, #24
 801343c:	af00      	add	r7, sp, #0
 801343e:	60f8      	str	r0, [r7, #12]
 8013440:	60b9      	str	r1, [r7, #8]
 8013442:	607a      	str	r2, [r7, #4]
    BaseType_t xResult = 0;
 8013444:	2300      	movs	r3, #0
 8013446:	617b      	str	r3, [r7, #20]

    if( HAL_ETH_WritePHYRegister( &xEthHandle, ( uint32_t ) xAddress, ( uint32_t ) xRegister, ulValue ) != HAL_OK )
 8013448:	68f9      	ldr	r1, [r7, #12]
 801344a:	68ba      	ldr	r2, [r7, #8]
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	4807      	ldr	r0, [pc, #28]	@ (801346c <prvPhyWriteReg+0x34>)
 8013450:	f7ef fd1f 	bl	8002e92 <HAL_ETH_WritePHYRegister>
 8013454:	4603      	mov	r3, r0
 8013456:	2b00      	cmp	r3, #0
 8013458:	d002      	beq.n	8013460 <prvPhyWriteReg+0x28>
    {
        xResult = -1;
 801345a:	f04f 33ff 	mov.w	r3, #4294967295
 801345e:	617b      	str	r3, [r7, #20]
    }

    return xResult;
 8013460:	697b      	ldr	r3, [r7, #20]
}
 8013462:	4618      	mov	r0, r3
 8013464:	3718      	adds	r7, #24
 8013466:	46bd      	mov	sp, r7
 8013468:	bd80      	pop	{r7, pc}
 801346a:	bf00      	nop
 801346c:	200033bc 	.word	0x200033bc

08013470 <prvGetPhyLinkStatus>:
/*                      Network Interface Access Hooks                       */
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

static BaseType_t prvGetPhyLinkStatus( NetworkInterface_t * pxInterface )
{
 8013470:	b480      	push	{r7}
 8013472:	b085      	sub	sp, #20
 8013474:	af00      	add	r7, sp, #0
 8013476:	6078      	str	r0, [r7, #4]
    ( void ) pxInterface;

    BaseType_t xReturn = pdFALSE;
 8013478:	2300      	movs	r3, #0
 801347a:	60fb      	str	r3, [r7, #12]

    /* const EMACData_t xEMACData = *( ( EMACData_t * ) pxInterface->pvArgument ); */

    if( xPhyObject.ulLinkStatusMask != 0U )
 801347c:	4b06      	ldr	r3, [pc, #24]	@ (8013498 <prvGetPhyLinkStatus+0x28>)
 801347e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013480:	2b00      	cmp	r3, #0
 8013482:	d001      	beq.n	8013488 <prvGetPhyLinkStatus+0x18>
    {
        xReturn = pdTRUE;
 8013484:	2301      	movs	r3, #1
 8013486:	60fb      	str	r3, [r7, #12]
    }

    return xReturn;
 8013488:	68fb      	ldr	r3, [r7, #12]
}
 801348a:	4618      	mov	r0, r3
 801348c:	3714      	adds	r7, #20
 801348e:	46bd      	mov	sp, r7
 8013490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013494:	4770      	bx	lr
 8013496:	bf00      	nop
 8013498:	2000346c 	.word	0x2000346c

0801349c <prvNetworkInterfaceInitialise>:

/*---------------------------------------------------------------------------*/

static BaseType_t prvNetworkInterfaceInitialise( NetworkInterface_t * pxInterface )
{
 801349c:	b580      	push	{r7, lr}
 801349e:	b086      	sub	sp, #24
 80134a0:	af00      	add	r7, sp, #0
 80134a2:	6078      	str	r0, [r7, #4]
    BaseType_t xInitResult = pdFAIL;
 80134a4:	2300      	movs	r3, #0
 80134a6:	617b      	str	r3, [r7, #20]
    ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 80134a8:	4b39      	ldr	r3, [pc, #228]	@ (8013590 <prvNetworkInterfaceInitialise+0xf4>)
 80134aa:	613b      	str	r3, [r7, #16]
    EthernetPhy_t * pxPhyObject = &xPhyObject;
 80134ac:	4b39      	ldr	r3, [pc, #228]	@ (8013594 <prvNetworkInterfaceInitialise+0xf8>)
 80134ae:	60fb      	str	r3, [r7, #12]

    switch( xMacInitStatus )
 80134b0:	4b39      	ldr	r3, [pc, #228]	@ (8013598 <prvNetworkInterfaceInitialise+0xfc>)
 80134b2:	781b      	ldrb	r3, [r3, #0]
 80134b4:	2b05      	cmp	r3, #5
 80134b6:	d80f      	bhi.n	80134d8 <prvNetworkInterfaceInitialise+0x3c>
 80134b8:	a201      	add	r2, pc, #4	@ (adr r2, 80134c0 <prvNetworkInterfaceInitialise+0x24>)
 80134ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80134be:	bf00      	nop
 80134c0:	080134f5 	.word	0x080134f5
 80134c4:	08013509 	.word	0x08013509
 80134c8:	0801351b 	.word	0x0801351b
 80134cc:	08013531 	.word	0x08013531
 80134d0:	08013543 	.word	0x08013543
 80134d4:	0801355f 	.word	0x0801355f
	__asm volatile
 80134d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80134dc:	b672      	cpsid	i
 80134de:	f383 8811 	msr	BASEPRI, r3
 80134e2:	f3bf 8f6f 	isb	sy
 80134e6:	f3bf 8f4f 	dsb	sy
 80134ea:	b662      	cpsie	i
 80134ec:	60bb      	str	r3, [r7, #8]
}
 80134ee:	bf00      	nop
    {
        default:
            configASSERT( pdFALSE );
 80134f0:	bf00      	nop
 80134f2:	e7fd      	b.n	80134f0 <prvNetworkInterfaceInitialise+0x54>
            break;

        case eMacEthInit:

            if( prvEthConfigInit( pxEthHandle, pxInterface ) == pdFALSE )
 80134f4:	6879      	ldr	r1, [r7, #4]
 80134f6:	6938      	ldr	r0, [r7, #16]
 80134f8:	f000 fb02 	bl	8013b00 <prvEthConfigInit>
 80134fc:	4603      	mov	r3, r0
 80134fe:	2b00      	cmp	r3, #0
 8013500:	d036      	beq.n	8013570 <prvNetworkInterfaceInitialise+0xd4>
            {
                FreeRTOS_debug_printf( ( "prvNetworkInterfaceInitialise: eMacEthInit failed\n" ) );
                break;
            }

            xMacInitStatus = eMacPhyInit;
 8013502:	4b25      	ldr	r3, [pc, #148]	@ (8013598 <prvNetworkInterfaceInitialise+0xfc>)
 8013504:	2201      	movs	r2, #1
 8013506:	701a      	strb	r2, [r3, #0]
        /* fallthrough */

        case eMacPhyInit:

            if( prvPhyInit( pxPhyObject ) == pdFALSE )
 8013508:	68f8      	ldr	r0, [r7, #12]
 801350a:	f000 fc49 	bl	8013da0 <prvPhyInit>
 801350e:	4603      	mov	r3, r0
 8013510:	2b00      	cmp	r3, #0
 8013512:	d02f      	beq.n	8013574 <prvNetworkInterfaceInitialise+0xd8>
            {
                FreeRTOS_debug_printf( ( "prvNetworkInterfaceInitialise: eMacPhyInit failed\n" ) );
                break;
            }

            xMacInitStatus = eMacPhyStart;
 8013514:	4b20      	ldr	r3, [pc, #128]	@ (8013598 <prvNetworkInterfaceInitialise+0xfc>)
 8013516:	2202      	movs	r2, #2
 8013518:	701a      	strb	r2, [r3, #0]
        /* fallthrough */

        case eMacPhyStart:

            if( prvPhyStart( pxEthHandle, pxInterface, pxPhyObject ) == pdFALSE )
 801351a:	68fa      	ldr	r2, [r7, #12]
 801351c:	6879      	ldr	r1, [r7, #4]
 801351e:	6938      	ldr	r0, [r7, #16]
 8013520:	f000 fc5a 	bl	8013dd8 <prvPhyStart>
 8013524:	4603      	mov	r3, r0
 8013526:	2b00      	cmp	r3, #0
 8013528:	d026      	beq.n	8013578 <prvNetworkInterfaceInitialise+0xdc>
            {
                FreeRTOS_debug_printf( ( "prvNetworkInterfaceInitialise: eMacPhyStart failed\n" ) );
                break;
            }

            xMacInitStatus = eMacTaskStart;
 801352a:	4b1b      	ldr	r3, [pc, #108]	@ (8013598 <prvNetworkInterfaceInitialise+0xfc>)
 801352c:	2203      	movs	r2, #3
 801352e:	701a      	strb	r2, [r3, #0]
        /* fallthrough */

        case eMacTaskStart:

            if( prvEMACTaskStart( pxInterface ) == pdFALSE )
 8013530:	6878      	ldr	r0, [r7, #4]
 8013532:	f000 fa5b 	bl	80139ec <prvEMACTaskStart>
 8013536:	4603      	mov	r3, r0
 8013538:	2b00      	cmp	r3, #0
 801353a:	d01f      	beq.n	801357c <prvNetworkInterfaceInitialise+0xe0>
            {
                FreeRTOS_debug_printf( ( "prvNetworkInterfaceInitialise: eMacTaskStart failed\n" ) );
                break;
            }

            xMacInitStatus = eMacEthStart;
 801353c:	4b16      	ldr	r3, [pc, #88]	@ (8013598 <prvNetworkInterfaceInitialise+0xfc>)
 801353e:	2204      	movs	r2, #4
 8013540:	701a      	strb	r2, [r3, #0]
        /* fallthrough */

        case eMacEthStart:

            if( pxEthHandle->gState != HAL_ETH_STATE_STARTED )
 8013542:	693b      	ldr	r3, [r7, #16]
 8013544:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013548:	2b40      	cmp	r3, #64	@ 0x40
 801354a:	d005      	beq.n	8013558 <prvNetworkInterfaceInitialise+0xbc>
            {
                if( HAL_ETH_Start_IT( pxEthHandle ) != HAL_OK )
 801354c:	6938      	ldr	r0, [r7, #16]
 801354e:	f7ef f889 	bl	8002664 <HAL_ETH_Start_IT>
 8013552:	4603      	mov	r3, r0
 8013554:	2b00      	cmp	r3, #0
 8013556:	d113      	bne.n	8013580 <prvNetworkInterfaceInitialise+0xe4>
                    FreeRTOS_debug_printf( ( "prvNetworkInterfaceInitialise: eMacEthStart failed\n" ) );
                    break;
                }
            }

            xMacInitStatus = eMacInitComplete;
 8013558:	4b0f      	ldr	r3, [pc, #60]	@ (8013598 <prvNetworkInterfaceInitialise+0xfc>)
 801355a:	2205      	movs	r2, #5
 801355c:	701a      	strb	r2, [r3, #0]
        /* fallthrough */

        case eMacInitComplete:

            if( prvGetPhyLinkStatus( pxInterface ) != pdTRUE )
 801355e:	6878      	ldr	r0, [r7, #4]
 8013560:	f7ff ff86 	bl	8013470 <prvGetPhyLinkStatus>
 8013564:	4603      	mov	r3, r0
 8013566:	2b01      	cmp	r3, #1
 8013568:	d10c      	bne.n	8013584 <prvNetworkInterfaceInitialise+0xe8>
            {
                FreeRTOS_debug_printf( ( "prvNetworkInterfaceInitialise: eMacInitComplete failed\n" ) );
                break;
            }

            xInitResult = pdPASS;
 801356a:	2301      	movs	r3, #1
 801356c:	617b      	str	r3, [r7, #20]
 801356e:	e00a      	b.n	8013586 <prvNetworkInterfaceInitialise+0xea>
                break;
 8013570:	bf00      	nop
 8013572:	e008      	b.n	8013586 <prvNetworkInterfaceInitialise+0xea>
                break;
 8013574:	bf00      	nop
 8013576:	e006      	b.n	8013586 <prvNetworkInterfaceInitialise+0xea>
                break;
 8013578:	bf00      	nop
 801357a:	e004      	b.n	8013586 <prvNetworkInterfaceInitialise+0xea>
                break;
 801357c:	bf00      	nop
 801357e:	e002      	b.n	8013586 <prvNetworkInterfaceInitialise+0xea>
                    break;
 8013580:	bf00      	nop
 8013582:	e000      	b.n	8013586 <prvNetworkInterfaceInitialise+0xea>
                break;
 8013584:	bf00      	nop
    }

    return xInitResult;
 8013586:	697b      	ldr	r3, [r7, #20]
}
 8013588:	4618      	mov	r0, r3
 801358a:	3718      	adds	r7, #24
 801358c:	46bd      	mov	sp, r7
 801358e:	bd80      	pop	{r7, pc}
 8013590:	200033bc 	.word	0x200033bc
 8013594:	2000346c 	.word	0x2000346c
 8013598:	200034bc 	.word	0x200034bc

0801359c <prvNetworkInterfaceOutput>:
/*---------------------------------------------------------------------------*/

static BaseType_t prvNetworkInterfaceOutput( NetworkInterface_t * pxInterface,
                                             NetworkBufferDescriptor_t * const pxDescriptor,
                                             BaseType_t xReleaseAfterSend )
{
 801359c:	b580      	push	{r7, lr}
 801359e:	b09e      	sub	sp, #120	@ 0x78
 80135a0:	af00      	add	r7, sp, #0
 80135a2:	60f8      	str	r0, [r7, #12]
 80135a4:	60b9      	str	r1, [r7, #8]
 80135a6:	607a      	str	r2, [r7, #4]
    BaseType_t xResult = pdFAIL;
 80135a8:	2300      	movs	r3, #0
 80135aa:	677b      	str	r3, [r7, #116]	@ 0x74

    /* Zero-Copy Only */
    configASSERT( xReleaseAfterSend == pdTRUE );
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	2b01      	cmp	r3, #1
 80135b0:	d00d      	beq.n	80135ce <prvNetworkInterfaceOutput+0x32>
	__asm volatile
 80135b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135b6:	b672      	cpsid	i
 80135b8:	f383 8811 	msr	BASEPRI, r3
 80135bc:	f3bf 8f6f 	isb	sy
 80135c0:	f3bf 8f4f 	dsb	sy
 80135c4:	b662      	cpsie	i
 80135c6:	663b      	str	r3, [r7, #96]	@ 0x60
}
 80135c8:	bf00      	nop
 80135ca:	bf00      	nop
 80135cc:	e7fd      	b.n	80135ca <prvNetworkInterfaceOutput+0x2e>

    do
    {
        ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 80135ce:	4b66      	ldr	r3, [pc, #408]	@ (8013768 <prvNetworkInterfaceOutput+0x1cc>)
 80135d0:	673b      	str	r3, [r7, #112]	@ 0x70

        if( ( pxDescriptor == NULL ) || ( pxDescriptor->pucEthernetBuffer == NULL ) || ( pxDescriptor->xDataLength > niEMAC_DATA_BUFFER_SIZE ) )
 80135d2:	68bb      	ldr	r3, [r7, #8]
 80135d4:	2b00      	cmp	r3, #0
 80135d6:	f000 80b5 	beq.w	8013744 <prvNetworkInterfaceOutput+0x1a8>
 80135da:	68bb      	ldr	r3, [r7, #8]
 80135dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80135de:	2b00      	cmp	r3, #0
 80135e0:	f000 80b0 	beq.w	8013744 <prvNetworkInterfaceOutput+0x1a8>
 80135e4:	68bb      	ldr	r3, [r7, #8]
 80135e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80135e8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80135ec:	f200 80aa 	bhi.w	8013744 <prvNetworkInterfaceOutput+0x1a8>
            /* TODO: if xDataLength is greater than niEMAC_DATA_BUFFER_SIZE, you can link buffers */
            FreeRTOS_debug_printf( ( "xNetworkInterfaceOutput: Invalid Descriptor\n" ) );
            break;
        }

        if( prvGetPhyLinkStatus( pxInterface ) == pdFALSE )
 80135f0:	68f8      	ldr	r0, [r7, #12]
 80135f2:	f7ff ff3d 	bl	8013470 <prvGetPhyLinkStatus>
 80135f6:	4603      	mov	r3, r0
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	f000 80a5 	beq.w	8013748 <prvNetworkInterfaceOutput+0x1ac>
        {
            FreeRTOS_debug_printf( ( "xNetworkInterfaceOutput: Link Down\n" ) );
            break;
        }

        if( ( xMacInitStatus != eMacInitComplete ) || ( pxEthHandle->gState != HAL_ETH_STATE_STARTED ) )
 80135fe:	4b5b      	ldr	r3, [pc, #364]	@ (801376c <prvNetworkInterfaceOutput+0x1d0>)
 8013600:	781b      	ldrb	r3, [r3, #0]
 8013602:	2b05      	cmp	r3, #5
 8013604:	f040 80a2 	bne.w	801374c <prvNetworkInterfaceOutput+0x1b0>
 8013608:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801360a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801360e:	2b40      	cmp	r3, #64	@ 0x40
 8013610:	f040 809c 	bne.w	801374c <prvNetworkInterfaceOutput+0x1b0>
        {
            FreeRTOS_debug_printf( ( "xNetworkInterfaceOutput: Interface Not Started\n" ) );
            break;
        }

        ETH_TxPacketConfigTypeDef xTxConfig =
 8013614:	f107 0314 	add.w	r3, r7, #20
 8013618:	2238      	movs	r2, #56	@ 0x38
 801361a:	2100      	movs	r1, #0
 801361c:	4618      	mov	r0, r3
 801361e:	f005 fa01 	bl	8018a24 <memset>
 8013622:	2320      	movs	r3, #32
 8013624:	617b      	str	r3, [r7, #20]
            .CRCPadCtrl = ETH_CRC_PAD_INSERT,
            .Attributes = ETH_TX_PACKETS_FEATURES_CRCPAD,
        };

        #if ipconfigIS_ENABLED( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM )
            xTxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8013626:	f44f 0340 	mov.w	r3, #12582912	@ 0xc00000
 801362a:	62bb      	str	r3, [r7, #40]	@ 0x28
            xTxConfig.Attributes |= ETH_TX_PACKETS_FEATURES_CSUM;
 801362c:	697b      	ldr	r3, [r7, #20]
 801362e:	f043 0301 	orr.w	r3, r3, #1
 8013632:	617b      	str	r3, [r7, #20]
        #else
            xTxConfig.ChecksumCtrl = ETH_CHECKSUM_DISABLE;
        #endif

        const EthernetHeader_t * const pxEthHeader = ( const EthernetHeader_t * const ) pxDescriptor->pucEthernetBuffer;
 8013634:	68bb      	ldr	r3, [r7, #8]
 8013636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013638:	66fb      	str	r3, [r7, #108]	@ 0x6c

        if( pxEthHeader->usFrameType == ipIPv4_FRAME_TYPE )
 801363a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801363c:	899b      	ldrh	r3, [r3, #12]
 801363e:	b29b      	uxth	r3, r3
 8013640:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8013644:	d110      	bne.n	8013668 <prvNetworkInterfaceOutput+0xcc>
        {
            #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
                const IPPacket_t * const pxIPPacket = ( const IPPacket_t * const ) pxDescriptor->pucEthernetBuffer;
 8013646:	68bb      	ldr	r3, [r7, #8]
 8013648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801364a:	66bb      	str	r3, [r7, #104]	@ 0x68

                if( pxIPPacket->xIPHeader.ucProtocol == ipPROTOCOL_ICMP )
 801364c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801364e:	7ddb      	ldrb	r3, [r3, #23]
 8013650:	2b01      	cmp	r3, #1
 8013652:	d109      	bne.n	8013668 <prvNetworkInterfaceOutput+0xcc>
                {
                    #if ipconfigIS_ENABLED( ipconfigREPLY_TO_INCOMING_PINGS ) || ipconfigIS_ENABLED( ipconfigSUPPORT_OUTGOING_PINGS )
                        ICMPPacket_t * const pxICMPPacket = ( ICMPPacket_t * const ) pxDescriptor->pucEthernetBuffer;
 8013654:	68bb      	ldr	r3, [r7, #8]
 8013656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013658:	667b      	str	r3, [r7, #100]	@ 0x64
                        #if ipconfigIS_ENABLED( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM )
                            pxICMPPacket->xICMPHeader.usChecksum = 0U;
 801365a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801365c:	2200      	movs	r2, #0
 801365e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8013662:	2200      	movs	r2, #0
 8013664:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
            #endif /* if ipconfigIS_ENABLED( ipconfigUSE_IPv4 ) */
        }

        ETH_BufferTypeDef xTxBuffer =
        {
            .buffer = pxDescriptor->pucEthernetBuffer,
 8013668:	68bb      	ldr	r3, [r7, #8]
 801366a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        ETH_BufferTypeDef xTxBuffer =
 801366c:	64fb      	str	r3, [r7, #76]	@ 0x4c
            .len    = pxDescriptor->xDataLength,
 801366e:	68bb      	ldr	r3, [r7, #8]
 8013670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        ETH_BufferTypeDef xTxBuffer =
 8013672:	653b      	str	r3, [r7, #80]	@ 0x50
 8013674:	2300      	movs	r3, #0
 8013676:	657b      	str	r3, [r7, #84]	@ 0x54
            .next   = NULL
        };

        xTxConfig.pData = pxDescriptor;
 8013678:	68bb      	ldr	r3, [r7, #8]
 801367a:	64bb      	str	r3, [r7, #72]	@ 0x48
        xTxConfig.TxBuffer = &xTxBuffer;
 801367c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8013680:	61fb      	str	r3, [r7, #28]
        xTxConfig.Length = xTxBuffer.len;
 8013682:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013684:	61bb      	str	r3, [r7, #24]
        /* if( xQueueSendToBack( xTxQueue, pxDescriptor, 0 ) != pdPASS )
         * {
         *  xReleaseAfterSend = pdFALSE;
         * } */

        if( xSemaphoreTake( xTxDescSem, pdMS_TO_TICKS( niEMAC_DESCRIPTOR_WAIT_TIME_MS ) ) == pdFALSE )
 8013686:	4b3a      	ldr	r3, [pc, #232]	@ (8013770 <prvNetworkInterfaceOutput+0x1d4>)
 8013688:	681b      	ldr	r3, [r3, #0]
 801368a:	2114      	movs	r1, #20
 801368c:	4618      	mov	r0, r3
 801368e:	f002 f8d9 	bl	8015844 <xQueueSemaphoreTake>
 8013692:	4603      	mov	r3, r0
 8013694:	2b00      	cmp	r3, #0
 8013696:	d05b      	beq.n	8013750 <prvNetworkInterfaceOutput+0x1b4>
        {
            FreeRTOS_debug_printf( ( "xNetworkInterfaceOutput: No Descriptors Available\n" ) );
            break;
        }

        if( xSemaphoreTake( xTxMutex, pdMS_TO_TICKS( niEMAC_TX_MAX_BLOCK_TIME_MS ) ) == pdFALSE )
 8013698:	4b36      	ldr	r3, [pc, #216]	@ (8013774 <prvNetworkInterfaceOutput+0x1d8>)
 801369a:	681b      	ldr	r3, [r3, #0]
 801369c:	2114      	movs	r1, #20
 801369e:	4618      	mov	r0, r3
 80136a0:	f002 f8d0 	bl	8015844 <xQueueSemaphoreTake>
 80136a4:	4603      	mov	r3, r0
 80136a6:	2b00      	cmp	r3, #0
 80136a8:	d107      	bne.n	80136ba <prvNetworkInterfaceOutput+0x11e>
        {
            FreeRTOS_debug_printf( ( "xNetworkInterfaceOutput: Process Busy\n" ) );
            ( void ) xSemaphoreGive( xTxDescSem );
 80136aa:	4b31      	ldr	r3, [pc, #196]	@ (8013770 <prvNetworkInterfaceOutput+0x1d4>)
 80136ac:	6818      	ldr	r0, [r3, #0]
 80136ae:	2300      	movs	r3, #0
 80136b0:	2200      	movs	r2, #0
 80136b2:	2100      	movs	r1, #0
 80136b4:	f001 fe30 	bl	8015318 <xQueueGenericSend>
            break;
 80136b8:	e04b      	b.n	8013752 <prvNetworkInterfaceOutput+0x1b6>
                const size_t uxLength = xTxBuffer.len + uxDataOffset;
                SCB_CleanDCache_by_Addr( ( uint32_t * ) uxLineStart, uxLength );
            }
        #endif

        if( HAL_ETH_Transmit_IT( pxEthHandle, &xTxConfig ) == HAL_OK )
 80136ba:	f107 0314 	add.w	r3, r7, #20
 80136be:	4619      	mov	r1, r3
 80136c0:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80136c2:	f7ef f8bf 	bl	8002844 <HAL_ETH_Transmit_IT>
 80136c6:	4603      	mov	r3, r0
 80136c8:	2b00      	cmp	r3, #0
 80136ca:	d104      	bne.n	80136d6 <prvNetworkInterfaceOutput+0x13a>
        {
            /* Released later in deferred task by calling HAL_ETH_ReleaseTxPacket */
            xReleaseAfterSend = pdFALSE;
 80136cc:	2300      	movs	r3, #0
 80136ce:	607b      	str	r3, [r7, #4]
            xResult = pdPASS;
 80136d0:	2301      	movs	r3, #1
 80136d2:	677b      	str	r3, [r7, #116]	@ 0x74
 80136d4:	e02e      	b.n	8013734 <prvNetworkInterfaceOutput+0x198>
        }
        else
        {
            ( void ) xSemaphoreGive( xTxDescSem );
 80136d6:	4b26      	ldr	r3, [pc, #152]	@ (8013770 <prvNetworkInterfaceOutput+0x1d4>)
 80136d8:	6818      	ldr	r0, [r3, #0]
 80136da:	2300      	movs	r3, #0
 80136dc:	2200      	movs	r2, #0
 80136de:	2100      	movs	r1, #0
 80136e0:	f001 fe1a 	bl	8015318 <xQueueGenericSend>
            configASSERT( pxEthHandle->gState == HAL_ETH_STATE_STARTED );
 80136e4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80136e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80136ea:	2b40      	cmp	r3, #64	@ 0x40
 80136ec:	d00d      	beq.n	801370a <prvNetworkInterfaceOutput+0x16e>
	__asm volatile
 80136ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80136f2:	b672      	cpsid	i
 80136f4:	f383 8811 	msr	BASEPRI, r3
 80136f8:	f3bf 8f6f 	isb	sy
 80136fc:	f3bf 8f4f 	dsb	sy
 8013700:	b662      	cpsie	i
 8013702:	65fb      	str	r3, [r7, #92]	@ 0x5c
}
 8013704:	bf00      	nop
 8013706:	bf00      	nop
 8013708:	e7fd      	b.n	8013706 <prvNetworkInterfaceOutput+0x16a>
            /* Should be impossible if semaphores are correctly implemented */
            configASSERT( ( pxEthHandle->ErrorCode & HAL_ETH_ERROR_BUSY ) == 0 );
 801370a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801370c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013710:	f003 0302 	and.w	r3, r3, #2
 8013714:	2b00      	cmp	r3, #0
 8013716:	d00d      	beq.n	8013734 <prvNetworkInterfaceOutput+0x198>
	__asm volatile
 8013718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801371c:	b672      	cpsid	i
 801371e:	f383 8811 	msr	BASEPRI, r3
 8013722:	f3bf 8f6f 	isb	sy
 8013726:	f3bf 8f4f 	dsb	sy
 801372a:	b662      	cpsie	i
 801372c:	65bb      	str	r3, [r7, #88]	@ 0x58
}
 801372e:	bf00      	nop
 8013730:	bf00      	nop
 8013732:	e7fd      	b.n	8013730 <prvNetworkInterfaceOutput+0x194>
        }

        ( void ) xSemaphoreGive( xTxMutex );
 8013734:	4b0f      	ldr	r3, [pc, #60]	@ (8013774 <prvNetworkInterfaceOutput+0x1d8>)
 8013736:	6818      	ldr	r0, [r3, #0]
 8013738:	2300      	movs	r3, #0
 801373a:	2200      	movs	r2, #0
 801373c:	2100      	movs	r1, #0
 801373e:	f001 fdeb 	bl	8015318 <xQueueGenericSend>
 8013742:	e006      	b.n	8013752 <prvNetworkInterfaceOutput+0x1b6>
            break;
 8013744:	bf00      	nop
 8013746:	e004      	b.n	8013752 <prvNetworkInterfaceOutput+0x1b6>
            break;
 8013748:	bf00      	nop
 801374a:	e002      	b.n	8013752 <prvNetworkInterfaceOutput+0x1b6>
            break;
 801374c:	bf00      	nop
 801374e:	e000      	b.n	8013752 <prvNetworkInterfaceOutput+0x1b6>
            break;
 8013750:	bf00      	nop
    } while( pdFALSE );

    if( xReleaseAfterSend == pdTRUE )
 8013752:	687b      	ldr	r3, [r7, #4]
 8013754:	2b01      	cmp	r3, #1
 8013756:	d102      	bne.n	801375e <prvNetworkInterfaceOutput+0x1c2>
    {
        prvReleaseNetworkBufferDescriptor( pxDescriptor );
 8013758:	68b8      	ldr	r0, [r7, #8]
 801375a:	f000 fe22 	bl	80143a2 <prvReleaseNetworkBufferDescriptor>
    }

    return xResult;
 801375e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
}
 8013760:	4618      	mov	r0, r3
 8013762:	3778      	adds	r7, #120	@ 0x78
 8013764:	46bd      	mov	sp, r7
 8013766:	bd80      	pop	{r7, pc}
 8013768:	200033bc 	.word	0x200033bc
 801376c:	200034bc 	.word	0x200034bc
 8013770:	200034b4 	.word	0x200034b4
 8013774:	200034b0 	.word	0x200034b0

08013778 <prvAddAllowedMACAddress>:

/*---------------------------------------------------------------------------*/

static void prvAddAllowedMACAddress( NetworkInterface_t * pxInterface,
                                     const uint8_t * pucMacAddress )
{
 8013778:	b580      	push	{r7, lr}
 801377a:	b086      	sub	sp, #24
 801377c:	af00      	add	r7, sp, #0
 801377e:	6078      	str	r0, [r7, #4]
 8013780:	6039      	str	r1, [r7, #0]
    ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 8013782:	4b12      	ldr	r3, [pc, #72]	@ (80137cc <prvAddAllowedMACAddress+0x54>)
 8013784:	617b      	str	r3, [r7, #20]

    /* TODO: group address filtering with Mask Byte Control */
    BaseType_t xResult = prvAddDestMACAddrMatch( pxEthHandle->Instance, pucMacAddress );
 8013786:	697b      	ldr	r3, [r7, #20]
 8013788:	681b      	ldr	r3, [r3, #0]
 801378a:	6839      	ldr	r1, [r7, #0]
 801378c:	4618      	mov	r0, r3
 801378e:	f000 fc23 	bl	8013fd8 <prvAddDestMACAddrMatch>
 8013792:	6138      	str	r0, [r7, #16]

    if( xResult == pdFALSE )
 8013794:	693b      	ldr	r3, [r7, #16]
 8013796:	2b00      	cmp	r3, #0
 8013798:	d114      	bne.n	80137c4 <prvAddAllowedMACAddress+0x4c>
    {
        const uint8_t ucHashIndex = prvGetMacHashIndex( pucMacAddress );
 801379a:	6838      	ldr	r0, [r7, #0]
 801379c:	f000 fb8c 	bl	8013eb8 <prvGetMacHashIndex>
 80137a0:	4603      	mov	r3, r0
 80137a2:	73fb      	strb	r3, [r7, #15]

        xResult = prvSetNewDestMACAddrMatch( pxEthHandle->Instance, ucHashIndex, pucMacAddress );
 80137a4:	697b      	ldr	r3, [r7, #20]
 80137a6:	681b      	ldr	r3, [r3, #0]
 80137a8:	7bf9      	ldrb	r1, [r7, #15]
 80137aa:	683a      	ldr	r2, [r7, #0]
 80137ac:	4618      	mov	r0, r3
 80137ae:	f000 fce1 	bl	8014174 <prvSetNewDestMACAddrMatch>
 80137b2:	6138      	str	r0, [r7, #16]

        if( xResult == pdFALSE )
 80137b4:	693b      	ldr	r3, [r7, #16]
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d104      	bne.n	80137c4 <prvAddAllowedMACAddress+0x4c>
        {
            prvAddDestMACAddrHash( pxEthHandle, ucHashIndex );
 80137ba:	7bfb      	ldrb	r3, [r7, #15]
 80137bc:	4619      	mov	r1, r3
 80137be:	6978      	ldr	r0, [r7, #20]
 80137c0:	f000 fd08 	bl	80141d4 <prvAddDestMACAddrHash>
        }
    }
}
 80137c4:	bf00      	nop
 80137c6:	3718      	adds	r7, #24
 80137c8:	46bd      	mov	sp, r7
 80137ca:	bd80      	pop	{r7, pc}
 80137cc:	200033bc 	.word	0x200033bc

080137d0 <prvRemoveAllowedMACAddress>:

/*---------------------------------------------------------------------------*/

static void prvRemoveAllowedMACAddress( NetworkInterface_t * pxInterface,
                                        const uint8_t * pucMacAddress )
{
 80137d0:	b580      	push	{r7, lr}
 80137d2:	b084      	sub	sp, #16
 80137d4:	af00      	add	r7, sp, #0
 80137d6:	6078      	str	r0, [r7, #4]
 80137d8:	6039      	str	r1, [r7, #0]
    ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 80137da:	4b0a      	ldr	r3, [pc, #40]	@ (8013804 <prvRemoveAllowedMACAddress+0x34>)
 80137dc:	60fb      	str	r3, [r7, #12]

    const BaseType_t xResult = prvRemoveDestMACAddrMatch( pxEthHandle->Instance, pucMacAddress );
 80137de:	68fb      	ldr	r3, [r7, #12]
 80137e0:	681b      	ldr	r3, [r3, #0]
 80137e2:	6839      	ldr	r1, [r7, #0]
 80137e4:	4618      	mov	r0, r3
 80137e6:	f000 fc5f 	bl	80140a8 <prvRemoveDestMACAddrMatch>
 80137ea:	60b8      	str	r0, [r7, #8]

    if( xResult == pdFALSE )
 80137ec:	68bb      	ldr	r3, [r7, #8]
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	d103      	bne.n	80137fa <prvRemoveAllowedMACAddress+0x2a>
    {
        prvRemoveDestMACAddrHash( pxEthHandle, pucMacAddress );
 80137f2:	6839      	ldr	r1, [r7, #0]
 80137f4:	68f8      	ldr	r0, [r7, #12]
 80137f6:	f000 fd2b 	bl	8014250 <prvRemoveDestMACAddrHash>
    }
}
 80137fa:	bf00      	nop
 80137fc:	3710      	adds	r7, #16
 80137fe:	46bd      	mov	sp, r7
 8013800:	bd80      	pop	{r7, pc}
 8013802:	bf00      	nop
 8013804:	200033bc 	.word	0x200033bc

08013808 <prvNetworkInterfaceInput>:
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

static BaseType_t prvNetworkInterfaceInput( ETH_HandleTypeDef * pxEthHandle,
                                            NetworkInterface_t * pxInterface )
{
 8013808:	b590      	push	{r4, r7, lr}
 801380a:	b087      	sub	sp, #28
 801380c:	af00      	add	r7, sp, #0
 801380e:	6078      	str	r0, [r7, #4]
 8013810:	6039      	str	r1, [r7, #0]
    BaseType_t xResult = pdFALSE;
 8013812:	2300      	movs	r3, #0
 8013814:	617b      	str	r3, [r7, #20]
    UBaseType_t uxCount = 0;
 8013816:	2300      	movs	r3, #0
 8013818:	613b      	str	r3, [r7, #16]

    #if ipconfigIS_ENABLED( ipconfigUSE_LINKED_RX_MESSAGES )
        NetworkBufferDescriptor_t * pxStartDescriptor = NULL;
        NetworkBufferDescriptor_t * pxEndDescriptor = NULL;
    #endif
    NetworkBufferDescriptor_t * pxCurDescriptor = NULL;
 801381a:	2300      	movs	r3, #0
 801381c:	60bb      	str	r3, [r7, #8]

    if( ( xMacInitStatus == eMacInitComplete ) && ( pxEthHandle->gState == HAL_ETH_STATE_STARTED ) )
 801381e:	4b25      	ldr	r3, [pc, #148]	@ (80138b4 <prvNetworkInterfaceInput+0xac>)
 8013820:	781b      	ldrb	r3, [r3, #0]
 8013822:	2b05      	cmp	r3, #5
 8013824:	d13b      	bne.n	801389e <prvNetworkInterfaceInput+0x96>
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801382c:	2b40      	cmp	r3, #64	@ 0x40
 801382e:	d136      	bne.n	801389e <prvNetworkInterfaceInput+0x96>
    {
        while( HAL_ETH_ReadData( pxEthHandle, ( void ** ) &pxCurDescriptor ) == HAL_OK )
 8013830:	e02c      	b.n	801388c <prvNetworkInterfaceInput+0x84>
        {
            ++uxCount;
 8013832:	693b      	ldr	r3, [r7, #16]
 8013834:	3301      	adds	r3, #1
 8013836:	613b      	str	r3, [r7, #16]

            if( pxCurDescriptor == NULL )
 8013838:	68bb      	ldr	r3, [r7, #8]
 801383a:	2b00      	cmp	r3, #0
 801383c:	d025      	beq.n	801388a <prvNetworkInterfaceInput+0x82>
            {
                /* Buffer was dropped, ignore packet */
                continue;
            }

            configASSERT( pxCurDescriptor->xDataLength <= niEMAC_DATA_BUFFER_SIZE );
 801383e:	68bb      	ldr	r3, [r7, #8]
 8013840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013842:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8013846:	d90d      	bls.n	8013864 <prvNetworkInterfaceInput+0x5c>
	__asm volatile
 8013848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801384c:	b672      	cpsid	i
 801384e:	f383 8811 	msr	BASEPRI, r3
 8013852:	f3bf 8f6f 	isb	sy
 8013856:	f3bf 8f4f 	dsb	sy
 801385a:	b662      	cpsie	i
 801385c:	60fb      	str	r3, [r7, #12]
}
 801385e:	bf00      	nop
 8013860:	bf00      	nop
 8013862:	e7fd      	b.n	8013860 <prvNetworkInterfaceInput+0x58>

            pxCurDescriptor->pxInterface = pxInterface;
 8013864:	68bb      	ldr	r3, [r7, #8]
 8013866:	683a      	ldr	r2, [r7, #0]
 8013868:	62da      	str	r2, [r3, #44]	@ 0x2c
            pxCurDescriptor->pxEndPoint = FreeRTOS_MatchingEndpoint( pxCurDescriptor->pxInterface, pxCurDescriptor->pucEthernetBuffer );
 801386a:	68bb      	ldr	r3, [r7, #8]
 801386c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801386e:	68bb      	ldr	r3, [r7, #8]
 8013870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013872:	68bc      	ldr	r4, [r7, #8]
 8013874:	4619      	mov	r1, r3
 8013876:	4610      	mov	r0, r2
 8013878:	f7f8 fd12 	bl	800c2a0 <FreeRTOS_MatchingEndpoint>
 801387c:	4603      	mov	r3, r0
 801387e:	6323      	str	r3, [r4, #48]	@ 0x30
                    pxEndDescriptor->pxNextBuffer = pxCurDescriptor;
                }

                pxEndDescriptor = pxCurDescriptor;
            #else /* if ipconfigIS_ENABLED( ipconfigUSE_LINKED_RX_MESSAGES ) */
                prvSendRxEvent( pxCurDescriptor );
 8013880:	68bb      	ldr	r3, [r7, #8]
 8013882:	4618      	mov	r0, r3
 8013884:	f000 fda3 	bl	80143ce <prvSendRxEvent>
 8013888:	e000      	b.n	801388c <prvNetworkInterfaceInput+0x84>
                continue;
 801388a:	bf00      	nop
        while( HAL_ETH_ReadData( pxEthHandle, ( void ** ) &pxCurDescriptor ) == HAL_OK )
 801388c:	f107 0308 	add.w	r3, r7, #8
 8013890:	4619      	mov	r1, r3
 8013892:	6878      	ldr	r0, [r7, #4]
 8013894:	f7ef f832 	bl	80028fc <HAL_ETH_ReadData>
 8013898:	4603      	mov	r3, r0
 801389a:	2b00      	cmp	r3, #0
 801389c:	d0c9      	beq.n	8013832 <prvNetworkInterfaceInput+0x2a>
            #endif /* if ipconfigIS_ENABLED( ipconfigUSE_LINKED_RX_MESSAGES ) */
        }
    }

    if( uxCount > 0 )
 801389e:	693b      	ldr	r3, [r7, #16]
 80138a0:	2b00      	cmp	r3, #0
 80138a2:	d001      	beq.n	80138a8 <prvNetworkInterfaceInput+0xa0>
    {
        #if ipconfigIS_ENABLED( ipconfigUSE_LINKED_RX_MESSAGES )
            prvSendRxEvent( pxStartDescriptor );
        #endif
        xResult = pdTRUE;
 80138a4:	2301      	movs	r3, #1
 80138a6:	617b      	str	r3, [r7, #20]
    }

    return xResult;
 80138a8:	697b      	ldr	r3, [r7, #20]
}
 80138aa:	4618      	mov	r0, r3
 80138ac:	371c      	adds	r7, #28
 80138ae:	46bd      	mov	sp, r7
 80138b0:	bd90      	pop	{r4, r7, pc}
 80138b2:	bf00      	nop
 80138b4:	200034bc 	.word	0x200034bc

080138b8 <prvEMACHandlerTask>:

/*---------------------------------------------------------------------------*/

static portTASK_FUNCTION( prvEMACHandlerTask, pvParameters )
{
 80138b8:	b580      	push	{r7, lr}
 80138ba:	b088      	sub	sp, #32
 80138bc:	af00      	add	r7, sp, #0
 80138be:	6078      	str	r0, [r7, #4]
    NetworkInterface_t * pxInterface = ( NetworkInterface_t * ) pvParameters;
 80138c0:	687b      	ldr	r3, [r7, #4]
 80138c2:	61bb      	str	r3, [r7, #24]
    ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 80138c4:	4b47      	ldr	r3, [pc, #284]	@ (80139e4 <prvEMACHandlerTask+0x12c>)
 80138c6:	617b      	str	r3, [r7, #20]
    EthernetPhy_t * pxPhyObject = &xPhyObject;
 80138c8:	4b47      	ldr	r3, [pc, #284]	@ (80139e8 <prvEMACHandlerTask+0x130>)
 80138ca:	613b      	str	r3, [r7, #16]

    /* iptraceEMAC_TASK_STARTING(); */

    for( ; ; )
    {
        BaseType_t xResult = pdFALSE;
 80138cc:	2300      	movs	r3, #0
 80138ce:	61fb      	str	r3, [r7, #28]
        uint32_t ulISREvents = 0U;
 80138d0:	2300      	movs	r3, #0
 80138d2:	60bb      	str	r3, [r7, #8]

        if( xTaskNotifyWait( 0U, eMacEventAll, &ulISREvents, pdMS_TO_TICKS( niEMAC_TASK_MAX_BLOCK_TIME_MS ) ) == pdTRUE )
 80138d4:	f107 0208 	add.w	r2, r7, #8
 80138d8:	2364      	movs	r3, #100	@ 0x64
 80138da:	217f      	movs	r1, #127	@ 0x7f
 80138dc:	2000      	movs	r0, #0
 80138de:	f003 fbf1 	bl	80170c4 <xTaskNotifyWait>
 80138e2:	4603      	mov	r3, r0
 80138e4:	2b01      	cmp	r3, #1
 80138e6:	d14d      	bne.n	8013984 <prvEMACHandlerTask+0xcc>
        {
            if( ( ulISREvents & eMacEventRx ) != 0 )
 80138e8:	68bb      	ldr	r3, [r7, #8]
 80138ea:	f003 0301 	and.w	r3, r3, #1
 80138ee:	2b00      	cmp	r3, #0
 80138f0:	d004      	beq.n	80138fc <prvEMACHandlerTask+0x44>
            {
                xResult = prvNetworkInterfaceInput( pxEthHandle, pxInterface );
 80138f2:	69b9      	ldr	r1, [r7, #24]
 80138f4:	6978      	ldr	r0, [r7, #20]
 80138f6:	f7ff ff87 	bl	8013808 <prvNetworkInterfaceInput>
 80138fa:	61f8      	str	r0, [r7, #28]
            }

            if( ( ulISREvents & eMacEventTx ) != 0 )
 80138fc:	68bb      	ldr	r3, [r7, #8]
 80138fe:	f003 0302 	and.w	r3, r3, #2
 8013902:	2b00      	cmp	r3, #0
 8013904:	d002      	beq.n	801390c <prvEMACHandlerTask+0x54>
            {
                prvReleaseTxPacket( pxEthHandle );
 8013906:	6978      	ldr	r0, [r7, #20]
 8013908:	f000 fcea 	bl	80142e0 <prvReleaseTxPacket>
            }

            if( ( ulISREvents & eMacEventErrRx ) != 0 )
 801390c:	68bb      	ldr	r3, [r7, #8]
 801390e:	f003 0304 	and.w	r3, r3, #4
 8013912:	2b00      	cmp	r3, #0
 8013914:	d004      	beq.n	8013920 <prvEMACHandlerTask+0x68>
            {
                xResult = prvNetworkInterfaceInput( pxEthHandle, pxInterface );
 8013916:	69b9      	ldr	r1, [r7, #24]
 8013918:	6978      	ldr	r0, [r7, #20]
 801391a:	f7ff ff75 	bl	8013808 <prvNetworkInterfaceInput>
 801391e:	61f8      	str	r0, [r7, #28]
            }

            if( ( ulISREvents & eMacEventErrTx ) != 0 )
 8013920:	68bb      	ldr	r3, [r7, #8]
 8013922:	f003 0308 	and.w	r3, r3, #8
 8013926:	2b00      	cmp	r3, #0
 8013928:	d002      	beq.n	8013930 <prvEMACHandlerTask+0x78>
            {
                prvReleaseTxPacket( pxEthHandle );
 801392a:	6978      	ldr	r0, [r7, #20]
 801392c:	f000 fcd8 	bl	80142e0 <prvReleaseTxPacket>
            }

            if( ( ulISREvents & eMacEventErrEth ) != 0 )
 8013930:	68bb      	ldr	r3, [r7, #8]
 8013932:	f003 0320 	and.w	r3, r3, #32
 8013936:	2b00      	cmp	r3, #0
 8013938:	d024      	beq.n	8013984 <prvEMACHandlerTask+0xcc>
            {
                configASSERT( ( pxEthHandle->ErrorCode & HAL_ETH_ERROR_PARAM ) == 0 );
 801393a:	697b      	ldr	r3, [r7, #20]
 801393c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013940:	f003 0301 	and.w	r3, r3, #1
 8013944:	2b00      	cmp	r3, #0
 8013946:	d00d      	beq.n	8013964 <prvEMACHandlerTask+0xac>
	__asm volatile
 8013948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801394c:	b672      	cpsid	i
 801394e:	f383 8811 	msr	BASEPRI, r3
 8013952:	f3bf 8f6f 	isb	sy
 8013956:	f3bf 8f4f 	dsb	sy
 801395a:	b662      	cpsie	i
 801395c:	60fb      	str	r3, [r7, #12]
}
 801395e:	bf00      	nop
 8013960:	bf00      	nop
 8013962:	e7fd      	b.n	8013960 <prvEMACHandlerTask+0xa8>

                if( pxEthHandle->gState == HAL_ETH_STATE_ERROR )
 8013964:	697b      	ldr	r3, [r7, #20]
 8013966:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801396a:	2be0      	cmp	r3, #224	@ 0xe0
 801396c:	d10a      	bne.n	8013984 <prvEMACHandlerTask+0xcc>
                {
                    /* Recover from critical error */
                    ( void ) HAL_ETH_Init( pxEthHandle );
 801396e:	6978      	ldr	r0, [r7, #20]
 8013970:	f7ee fdde 	bl	8002530 <HAL_ETH_Init>
                    ( void ) HAL_ETH_Start_IT( pxEthHandle );
 8013974:	6978      	ldr	r0, [r7, #20]
 8013976:	f7ee fe75 	bl	8002664 <HAL_ETH_Start_IT>
                    xResult = prvNetworkInterfaceInput( pxEthHandle, pxInterface );
 801397a:	69b9      	ldr	r1, [r7, #24]
 801397c:	6978      	ldr	r0, [r7, #20]
 801397e:	f7ff ff43 	bl	8013808 <prvNetworkInterfaceInput>
 8013982:	61f8      	str	r0, [r7, #28]

            /* if( ( ulISREvents & eMacEventErrMac ) != 0 ) */
            /* if( ( ulISREvents & eMacEventErrDma ) != 0 ) */
        }

        if( xPhyCheckLinkStatus( pxPhyObject, xResult ) != pdFALSE )
 8013984:	69f9      	ldr	r1, [r7, #28]
 8013986:	6938      	ldr	r0, [r7, #16]
 8013988:	f7ff fc28 	bl	80131dc <xPhyCheckLinkStatus>
 801398c:	4603      	mov	r3, r0
 801398e:	2b00      	cmp	r3, #0
 8013990:	d09c      	beq.n	80138cc <prvEMACHandlerTask+0x14>
        {
            if( prvGetPhyLinkStatus( pxInterface ) != pdFALSE )
 8013992:	69b8      	ldr	r0, [r7, #24]
 8013994:	f7ff fd6c 	bl	8013470 <prvGetPhyLinkStatus>
 8013998:	4603      	mov	r3, r0
 801399a:	2b00      	cmp	r3, #0
 801399c:	d017      	beq.n	80139ce <prvEMACHandlerTask+0x116>
            {
                if( pxEthHandle->gState == HAL_ETH_STATE_ERROR )
 801399e:	697b      	ldr	r3, [r7, #20]
 80139a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80139a4:	2be0      	cmp	r3, #224	@ 0xe0
 80139a6:	d102      	bne.n	80139ae <prvEMACHandlerTask+0xf6>
                {
                    /* Recover from critical error */
                    ( void ) HAL_ETH_Init( pxEthHandle );
 80139a8:	6978      	ldr	r0, [r7, #20]
 80139aa:	f7ee fdc1 	bl	8002530 <HAL_ETH_Init>
                }

                if( pxEthHandle->gState == HAL_ETH_STATE_READY )
 80139ae:	697b      	ldr	r3, [r7, #20]
 80139b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80139b4:	2b10      	cmp	r3, #16
 80139b6:	d189      	bne.n	80138cc <prvEMACHandlerTask+0x14>
                {
                    /* Link was down or critical error occurred */
                    if( prvMacUpdateConfig( pxEthHandle, pxPhyObject ) != pdFALSE )
 80139b8:	6939      	ldr	r1, [r7, #16]
 80139ba:	6978      	ldr	r0, [r7, #20]
 80139bc:	f000 fcae 	bl	801431c <prvMacUpdateConfig>
 80139c0:	4603      	mov	r3, r0
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d082      	beq.n	80138cc <prvEMACHandlerTask+0x14>
                    {
                        ( void ) HAL_ETH_Start_IT( pxEthHandle );
 80139c6:	6978      	ldr	r0, [r7, #20]
 80139c8:	f7ee fe4c 	bl	8002664 <HAL_ETH_Start_IT>
 80139cc:	e77e      	b.n	80138cc <prvEMACHandlerTask+0x14>
                    }
                }
            }
            else
            {
                ( void ) HAL_ETH_Stop_IT( pxEthHandle );
 80139ce:	6978      	ldr	r0, [r7, #20]
 80139d0:	f7ee feb8 	bl	8002744 <HAL_ETH_Stop_IT>
                prvReleaseTxPacket( pxEthHandle );
 80139d4:	6978      	ldr	r0, [r7, #20]
 80139d6:	f000 fc83 	bl	80142e0 <prvReleaseTxPacket>
                #if ( ipconfigIS_ENABLED( ipconfigSUPPORT_NETWORK_DOWN_EVENT ) )
                    FreeRTOS_NetworkDown( pxInterface );
 80139da:	69b8      	ldr	r0, [r7, #24]
 80139dc:	f7f6 fd24 	bl	800a428 <FreeRTOS_NetworkDown>
    {
 80139e0:	e774      	b.n	80138cc <prvEMACHandlerTask+0x14>
 80139e2:	bf00      	nop
 80139e4:	200033bc 	.word	0x200033bc
 80139e8:	2000346c 	.word	0x2000346c

080139ec <prvEMACTaskStart>:
}

/*---------------------------------------------------------------------------*/

static BaseType_t prvEMACTaskStart( NetworkInterface_t * pxInterface )
{
 80139ec:	b580      	push	{r7, lr}
 80139ee:	b08a      	sub	sp, #40	@ 0x28
 80139f0:	af04      	add	r7, sp, #16
 80139f2:	6078      	str	r0, [r7, #4]
    BaseType_t xResult = pdFALSE;
 80139f4:	2300      	movs	r3, #0
 80139f6:	617b      	str	r3, [r7, #20]

    if( xTxMutex == NULL )
 80139f8:	4b36      	ldr	r3, [pc, #216]	@ (8013ad4 <prvEMACTaskStart+0xe8>)
 80139fa:	681b      	ldr	r3, [r3, #0]
 80139fc:	2b00      	cmp	r3, #0
 80139fe:	d11e      	bne.n	8013a3e <prvEMACTaskStart+0x52>
    {
        #if ipconfigIS_ENABLED( configSUPPORT_STATIC_ALLOCATION )
            static StaticSemaphore_t xTxMutexBuf;
            xTxMutex = xSemaphoreCreateMutexStatic( &xTxMutexBuf );
 8013a00:	4935      	ldr	r1, [pc, #212]	@ (8013ad8 <prvEMACTaskStart+0xec>)
 8013a02:	2001      	movs	r0, #1
 8013a04:	f001 fc30 	bl	8015268 <xQueueCreateMutexStatic>
 8013a08:	4603      	mov	r3, r0
 8013a0a:	4a32      	ldr	r2, [pc, #200]	@ (8013ad4 <prvEMACTaskStart+0xe8>)
 8013a0c:	6013      	str	r3, [r2, #0]
        #else
            xTxMutex = xSemaphoreCreateMutex();
        #endif
        configASSERT( xTxMutex != NULL );
 8013a0e:	4b31      	ldr	r3, [pc, #196]	@ (8013ad4 <prvEMACTaskStart+0xe8>)
 8013a10:	681b      	ldr	r3, [r3, #0]
 8013a12:	2b00      	cmp	r3, #0
 8013a14:	d10d      	bne.n	8013a32 <prvEMACTaskStart+0x46>
	__asm volatile
 8013a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a1a:	b672      	cpsid	i
 8013a1c:	f383 8811 	msr	BASEPRI, r3
 8013a20:	f3bf 8f6f 	isb	sy
 8013a24:	f3bf 8f4f 	dsb	sy
 8013a28:	b662      	cpsie	i
 8013a2a:	613b      	str	r3, [r7, #16]
}
 8013a2c:	bf00      	nop
 8013a2e:	bf00      	nop
 8013a30:	e7fd      	b.n	8013a2e <prvEMACTaskStart+0x42>
        #if ( configQUEUE_REGISTRY_SIZE > 0 )
            vQueueAddToRegistry( xTxMutex, niEMAC_TX_MUTEX_NAME );
 8013a32:	4b28      	ldr	r3, [pc, #160]	@ (8013ad4 <prvEMACTaskStart+0xe8>)
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	4929      	ldr	r1, [pc, #164]	@ (8013adc <prvEMACTaskStart+0xf0>)
 8013a38:	4618      	mov	r0, r3
 8013a3a:	f002 f9b1 	bl	8015da0 <vQueueAddToRegistry>
        #endif
    }

    if( xTxDescSem == NULL )
 8013a3e:	4b28      	ldr	r3, [pc, #160]	@ (8013ae0 <prvEMACTaskStart+0xf4>)
 8013a40:	681b      	ldr	r3, [r3, #0]
 8013a42:	2b00      	cmp	r3, #0
 8013a44:	d11f      	bne.n	8013a86 <prvEMACTaskStart+0x9a>
    {
        #if ( ipconfigIS_ENABLED( configSUPPORT_STATIC_ALLOCATION ) )
            static StaticSemaphore_t xTxDescSemBuf;
            xTxDescSem = xSemaphoreCreateCountingStatic(
 8013a46:	4a27      	ldr	r2, [pc, #156]	@ (8013ae4 <prvEMACTaskStart+0xf8>)
 8013a48:	2104      	movs	r1, #4
 8013a4a:	2004      	movs	r0, #4
 8013a4c:	f001 fc27 	bl	801529e <xQueueCreateCountingSemaphoreStatic>
 8013a50:	4603      	mov	r3, r0
 8013a52:	4a23      	ldr	r2, [pc, #140]	@ (8013ae0 <prvEMACTaskStart+0xf4>)
 8013a54:	6013      	str	r3, [r2, #0]
            xTxDescSem = xSemaphoreCreateCounting(
                ( UBaseType_t ) ETH_TX_DESC_CNT,
                ( UBaseType_t ) ETH_TX_DESC_CNT
                );
        #endif /* if ( ipconfigIS_ENABLED( configSUPPORT_STATIC_ALLOCATION ) ) */
        configASSERT( xTxDescSem != NULL );
 8013a56:	4b22      	ldr	r3, [pc, #136]	@ (8013ae0 <prvEMACTaskStart+0xf4>)
 8013a58:	681b      	ldr	r3, [r3, #0]
 8013a5a:	2b00      	cmp	r3, #0
 8013a5c:	d10d      	bne.n	8013a7a <prvEMACTaskStart+0x8e>
	__asm volatile
 8013a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a62:	b672      	cpsid	i
 8013a64:	f383 8811 	msr	BASEPRI, r3
 8013a68:	f3bf 8f6f 	isb	sy
 8013a6c:	f3bf 8f4f 	dsb	sy
 8013a70:	b662      	cpsie	i
 8013a72:	60fb      	str	r3, [r7, #12]
}
 8013a74:	bf00      	nop
 8013a76:	bf00      	nop
 8013a78:	e7fd      	b.n	8013a76 <prvEMACTaskStart+0x8a>
        #if ( configQUEUE_REGISTRY_SIZE > 0 )
            vQueueAddToRegistry( xTxDescSem, niEMAC_TX_DESC_SEM_NAME );
 8013a7a:	4b19      	ldr	r3, [pc, #100]	@ (8013ae0 <prvEMACTaskStart+0xf4>)
 8013a7c:	681b      	ldr	r3, [r3, #0]
 8013a7e:	491a      	ldr	r1, [pc, #104]	@ (8013ae8 <prvEMACTaskStart+0xfc>)
 8013a80:	4618      	mov	r0, r3
 8013a82:	f002 f98d 	bl	8015da0 <vQueueAddToRegistry>
        #endif
    }

    if( ( xEMACTaskHandle == NULL ) && ( xTxMutex != NULL ) && ( xTxDescSem != NULL ) )
 8013a86:	4b19      	ldr	r3, [pc, #100]	@ (8013aec <prvEMACTaskStart+0x100>)
 8013a88:	681b      	ldr	r3, [r3, #0]
 8013a8a:	2b00      	cmp	r3, #0
 8013a8c:	d117      	bne.n	8013abe <prvEMACTaskStart+0xd2>
 8013a8e:	4b11      	ldr	r3, [pc, #68]	@ (8013ad4 <prvEMACTaskStart+0xe8>)
 8013a90:	681b      	ldr	r3, [r3, #0]
 8013a92:	2b00      	cmp	r3, #0
 8013a94:	d013      	beq.n	8013abe <prvEMACTaskStart+0xd2>
 8013a96:	4b12      	ldr	r3, [pc, #72]	@ (8013ae0 <prvEMACTaskStart+0xf4>)
 8013a98:	681b      	ldr	r3, [r3, #0]
 8013a9a:	2b00      	cmp	r3, #0
 8013a9c:	d00f      	beq.n	8013abe <prvEMACTaskStart+0xd2>
    {
        #if ipconfigIS_ENABLED( configSUPPORT_STATIC_ALLOCATION )
            static StackType_t uxEMACTaskStack[ niEMAC_TASK_STACK_SIZE ];
            static StaticTask_t xEMACTaskTCB;
            xEMACTaskHandle = xTaskCreateStatic(
 8013a9e:	4b14      	ldr	r3, [pc, #80]	@ (8013af0 <prvEMACTaskStart+0x104>)
 8013aa0:	9302      	str	r3, [sp, #8]
 8013aa2:	4b14      	ldr	r3, [pc, #80]	@ (8013af4 <prvEMACTaskStart+0x108>)
 8013aa4:	9301      	str	r3, [sp, #4]
 8013aa6:	2337      	movs	r3, #55	@ 0x37
 8013aa8:	9300      	str	r3, [sp, #0]
 8013aaa:	687b      	ldr	r3, [r7, #4]
 8013aac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8013ab0:	4911      	ldr	r1, [pc, #68]	@ (8013af8 <prvEMACTaskStart+0x10c>)
 8013ab2:	4812      	ldr	r0, [pc, #72]	@ (8013afc <prvEMACTaskStart+0x110>)
 8013ab4:	f002 f9fc 	bl	8015eb0 <xTaskCreateStatic>
 8013ab8:	4603      	mov	r3, r0
 8013aba:	4a0c      	ldr	r2, [pc, #48]	@ (8013aec <prvEMACTaskStart+0x100>)
 8013abc:	6013      	str	r3, [r2, #0]
                &xEMACTaskHandle
                );
        #endif /* if ipconfigIS_ENABLED( configSUPPORT_STATIC_ALLOCATION ) */
    }

    if( xEMACTaskHandle != NULL )
 8013abe:	4b0b      	ldr	r3, [pc, #44]	@ (8013aec <prvEMACTaskStart+0x100>)
 8013ac0:	681b      	ldr	r3, [r3, #0]
 8013ac2:	2b00      	cmp	r3, #0
 8013ac4:	d001      	beq.n	8013aca <prvEMACTaskStart+0xde>
    {
        xResult = pdTRUE;
 8013ac6:	2301      	movs	r3, #1
 8013ac8:	617b      	str	r3, [r7, #20]
    }

    return xResult;
 8013aca:	697b      	ldr	r3, [r7, #20]
}
 8013acc:	4618      	mov	r0, r3
 8013ace:	3718      	adds	r7, #24
 8013ad0:	46bd      	mov	sp, r7
 8013ad2:	bd80      	pop	{r7, pc}
 8013ad4:	200034b0 	.word	0x200034b0
 8013ad8:	2000350c 	.word	0x2000350c
 8013adc:	08019c3c 	.word	0x08019c3c
 8013ae0:	200034b4 	.word	0x200034b4
 8013ae4:	2000355c 	.word	0x2000355c
 8013ae8:	08019c4c 	.word	0x08019c4c
 8013aec:	200034ac 	.word	0x200034ac
 8013af0:	200045ac 	.word	0x200045ac
 8013af4:	200035ac 	.word	0x200035ac
 8013af8:	08019c5c 	.word	0x08019c5c
 8013afc:	080138b9 	.word	0x080138b9

08013b00 <prvEthConfigInit>:
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

static BaseType_t prvEthConfigInit( ETH_HandleTypeDef * pxEthHandle,
                                    NetworkInterface_t * pxInterface )
{
 8013b00:	b580      	push	{r7, lr}
 8013b02:	b0ae      	sub	sp, #184	@ 0xb8
 8013b04:	af00      	add	r7, sp, #0
 8013b06:	6078      	str	r0, [r7, #4]
 8013b08:	6039      	str	r1, [r7, #0]
    BaseType_t xResult = pdFALSE;
 8013b0a:	2300      	movs	r3, #0
 8013b0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

    pxEthHandle->Instance = ETH;
 8013b10:	687b      	ldr	r3, [r7, #4]
 8013b12:	4a7d      	ldr	r2, [pc, #500]	@ (8013d08 <prvEthConfigInit+0x208>)
 8013b14:	601a      	str	r2, [r3, #0]
    pxEthHandle->Init.MediaInterface = ipconfigIS_ENABLED( niEMAC_USE_RMII ) ? HAL_ETH_RMII_MODE : HAL_ETH_MII_MODE;
 8013b16:	687b      	ldr	r3, [r7, #4]
 8013b18:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8013b1c:	609a      	str	r2, [r3, #8]
    pxEthHandle->Init.RxBuffLen = niEMAC_DATA_BUFFER_SIZE;
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8013b24:	615a      	str	r2, [r3, #20]
    /* configASSERT( pxEthHandle->Init.RxBuffLen <= ETH_MAX_PACKET_SIZE ); */
    configASSERT( pxEthHandle->Init.RxBuffLen % 4U == 0 );
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	695b      	ldr	r3, [r3, #20]
 8013b2a:	f003 0303 	and.w	r3, r3, #3
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	d00e      	beq.n	8013b50 <prvEthConfigInit+0x50>
	__asm volatile
 8013b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b36:	b672      	cpsid	i
 8013b38:	f383 8811 	msr	BASEPRI, r3
 8013b3c:	f3bf 8f6f 	isb	sy
 8013b40:	f3bf 8f4f 	dsb	sy
 8013b44:	b662      	cpsie	i
 8013b46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
}
 8013b4a:	bf00      	nop
 8013b4c:	bf00      	nop
 8013b4e:	e7fd      	b.n	8013b4c <prvEthConfigInit+0x4c>
    #if ( defined( niEMAC_STM32FX ) && defined( ETH_RX_BUF_SIZE ) )
        configASSERT( pxEthHandle->Init.RxBuffLen == ETH_RX_BUF_SIZE );
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	695b      	ldr	r3, [r3, #20]
 8013b54:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8013b58:	d00e      	beq.n	8013b78 <prvEthConfigInit+0x78>
	__asm volatile
 8013b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b5e:	b672      	cpsid	i
 8013b60:	f383 8811 	msr	BASEPRI, r3
 8013b64:	f3bf 8f6f 	isb	sy
 8013b68:	f3bf 8f4f 	dsb	sy
 8013b6c:	b662      	cpsie	i
 8013b6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
}
 8013b72:	bf00      	nop
 8013b74:	bf00      	nop
 8013b76:	e7fd      	b.n	8013b74 <prvEthConfigInit+0x74>
    #endif

    static ETH_DMADescTypeDef xDMADescTx[ ETH_TX_DESC_CNT ] __ALIGNED( portBYTE_ALIGNMENT ) __attribute__( ( section( niEMAC_TX_DESC_SECTION ) ) );
    static ETH_DMADescTypeDef xDMADescRx[ ETH_RX_DESC_CNT ] __ALIGNED( portBYTE_ALIGNMENT ) __attribute__( ( section( niEMAC_RX_DESC_SECTION ) ) );
    pxEthHandle->Init.TxDesc = xDMADescTx;
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	4a64      	ldr	r2, [pc, #400]	@ (8013d0c <prvEthConfigInit+0x20c>)
 8013b7c:	60da      	str	r2, [r3, #12]
    pxEthHandle->Init.RxDesc = xDMADescRx;
 8013b7e:	687b      	ldr	r3, [r7, #4]
 8013b80:	4a63      	ldr	r2, [pc, #396]	@ (8013d10 <prvEthConfigInit+0x210>)
 8013b82:	611a      	str	r2, [r3, #16]
    ( void ) memset( &xDMADescTx, 0, sizeof( xDMADescTx ) );
 8013b84:	22a0      	movs	r2, #160	@ 0xa0
 8013b86:	2100      	movs	r1, #0
 8013b88:	4860      	ldr	r0, [pc, #384]	@ (8013d0c <prvEthConfigInit+0x20c>)
 8013b8a:	f004 ff4b 	bl	8018a24 <memset>
    ( void ) memset( &xDMADescRx, 0, sizeof( xDMADescRx ) );
 8013b8e:	22a0      	movs	r2, #160	@ 0xa0
 8013b90:	2100      	movs	r1, #0
 8013b92:	485f      	ldr	r0, [pc, #380]	@ (8013d10 <prvEthConfigInit+0x210>)
 8013b94:	f004 ff46 	bl	8018a24 <memset>

    const NetworkEndPoint_t * const pxEndPoint = FreeRTOS_FirstEndPoint( pxInterface );
 8013b98:	6838      	ldr	r0, [r7, #0]
 8013b9a:	f7f8 fb49 	bl	800c230 <FreeRTOS_FirstEndPoint>
 8013b9e:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0

    if( pxEndPoint != NULL )
 8013ba2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8013ba6:	2b00      	cmp	r3, #0
 8013ba8:	d03c      	beq.n	8013c24 <prvEthConfigInit+0x124>
    {
        pxEthHandle->Init.MACAddr = ( uint8_t * ) pxEndPoint->xMACAddress.ucBytes;
 8013baa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8013bae:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8013bb2:	687b      	ldr	r3, [r7, #4]
 8013bb4:	605a      	str	r2, [r3, #4]

        if( HAL_ETH_Init( pxEthHandle ) == HAL_OK )
 8013bb6:	6878      	ldr	r0, [r7, #4]
 8013bb8:	f7ee fcba 	bl	8002530 <HAL_ETH_Init>
 8013bbc:	4603      	mov	r3, r0
 8013bbe:	2b00      	cmp	r3, #0
 8013bc0:	d130      	bne.n	8013c24 <prvEthConfigInit+0x124>
        {
            #if defined( niEMAC_STM32FX )
                /* This function doesn't get called in Fxx driver */
                HAL_ETH_SetMDIOClockRange( pxEthHandle );
 8013bc2:	6878      	ldr	r0, [r7, #4]
 8013bc4:	f7ef fbb8 	bl	8003338 <HAL_ETH_SetMDIOClockRange>
            #endif
            ETH_MACConfigTypeDef xMACConfig;
            ( void ) HAL_ETH_GetMACConfig( pxEthHandle, &xMACConfig );
 8013bc8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8013bcc:	4619      	mov	r1, r3
 8013bce:	6878      	ldr	r0, [r7, #4]
 8013bd0:	f7ef f9a8 	bl	8002f24 <HAL_ETH_GetMACConfig>
            xMACConfig.ChecksumOffload = ( FunctionalState ) ipconfigIS_ENABLED( ipconfigDRIVER_INCLUDED_RX_IP_CHECKSUM );
 8013bd4:	2301      	movs	r3, #1
 8013bd6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
            xMACConfig.CRCStripTypePacket = DISABLE;
 8013bda:	2300      	movs	r3, #0
 8013bdc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
            xMACConfig.AutomaticPadCRCStrip = ENABLE;
 8013be0:	2301      	movs	r3, #1
 8013be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
            xMACConfig.RetryTransmission = ENABLE;
 8013be6:	2301      	movs	r3, #1
 8013be8:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
            ( void ) HAL_ETH_SetMACConfig( pxEthHandle, &xMACConfig );
 8013bec:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8013bf0:	4619      	mov	r1, r3
 8013bf2:	6878      	ldr	r0, [r7, #4]
 8013bf4:	f7ef fb6c 	bl	80032d0 <HAL_ETH_SetMACConfig>

            ETH_DMAConfigTypeDef xDMAConfig;
            ( void ) HAL_ETH_GetDMAConfig( pxEthHandle, &xDMAConfig );
 8013bf8:	f107 0308 	add.w	r3, r7, #8
 8013bfc:	4619      	mov	r1, r3
 8013bfe:	6878      	ldr	r0, [r7, #4]
 8013c00:	f7ef fa88 	bl	8003114 <HAL_ETH_GetDMAConfig>
            #if defined( niEMAC_STM32FX )
                xDMAConfig.EnhancedDescriptorFormat = ( FunctionalState ) ( ipconfigIS_ENABLED( ipconfigDRIVER_INCLUDED_RX_IP_CHECKSUM ) || ipconfigIS_ENABLED( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM ) );
 8013c04:	2301      	movs	r3, #1
 8013c06:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                /* #if ipconfigIS_ENABLED( ipconfigUSE_TCP ) && ipconfigIS_ENABLED( niEMAC_TCP_SEGMENTATION )
                 *  xDMAConfig.TCPSegmentation = ENABLE;
                 *  xDMAConfig.MaximumSegmentSize = ipconfigTCP_MSS;
                 #endif */
            #endif
            ( void ) HAL_ETH_SetDMAConfig( pxEthHandle, &xDMAConfig );
 8013c0a:	f107 0308 	add.w	r3, r7, #8
 8013c0e:	4619      	mov	r1, r3
 8013c10:	6878      	ldr	r0, [r7, #4]
 8013c12:	f7ef fb77 	bl	8003304 <HAL_ETH_SetDMAConfig>
                /* HAL_ETHEx_DisableARPOffload( pxEthHandle );
                 * HAL_ETHEx_SetARPAddressMatch( pxEthHandle, ulSourceIPAddress );
                 * HAL_ETHEx_EnableARPOffload( pxEthHandle ); */
            #endif

            prvInitMacAddresses( pxEthHandle, pxInterface );
 8013c16:	6839      	ldr	r1, [r7, #0]
 8013c18:	6878      	ldr	r0, [r7, #4]
 8013c1a:	f000 f881 	bl	8013d20 <prvInitMacAddresses>

            xResult = pdTRUE;
 8013c1e:	2301      	movs	r3, #1
 8013c20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
        }
    }

    if( xResult == pdTRUE )
 8013c24:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013c28:	2b01      	cmp	r3, #1
 8013c2a:	d167      	bne.n	8013cfc <prvEthConfigInit+0x1fc>
    {
        #ifdef niEMAC_CACHEABLE
            if( niEMAC_CACHE_ENABLED )
 8013c2c:	4b39      	ldr	r3, [pc, #228]	@ (8013d14 <prvEthConfigInit+0x214>)
 8013c2e:	695b      	ldr	r3, [r3, #20]
 8013c30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013c34:	2b00      	cmp	r3, #0
 8013c36:	d014      	beq.n	8013c62 <prvEthConfigInit+0x162>
            {
                #ifdef niEMAC_MPU
                    configASSERT( niEMAC_MPU_ENABLED != 0 );
 8013c38:	4b37      	ldr	r3, [pc, #220]	@ (8013d18 <prvEthConfigInit+0x218>)
 8013c3a:	685b      	ldr	r3, [r3, #4]
 8013c3c:	f003 0301 	and.w	r3, r3, #1
 8013c40:	2b00      	cmp	r3, #0
 8013c42:	d10e      	bne.n	8013c62 <prvEthConfigInit+0x162>
	__asm volatile
 8013c44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c48:	b672      	cpsid	i
 8013c4a:	f383 8811 	msr	BASEPRI, r3
 8013c4e:	f3bf 8f6f 	isb	sy
 8013c52:	f3bf 8f4f 	dsb	sy
 8013c56:	b662      	cpsie	i
 8013c58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
}
 8013c5c:	bf00      	nop
 8013c5e:	bf00      	nop
 8013c60:	e7fd      	b.n	8013c5e <prvEthConfigInit+0x15e>
                /* _FLD2VAL( SCB_CCSIDR_LINESIZE, SCB->CCSIDR ) */
            }
        #endif

        #ifdef configPRIO_BITS
            const uint32_t ulPrioBits = configPRIO_BITS;
 8013c62:	2304      	movs	r3, #4
 8013c64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        #else
            const uint32_t ulPrioBits = __NVIC_PRIO_BITS;
        #endif
        const uint32_t ulPriority = NVIC_GetPriority( ETH_IRQn ) << ( 8U - ulPrioBits );
 8013c68:	203d      	movs	r0, #61	@ 0x3d
 8013c6a:	f7ff fba1 	bl	80133b0 <__NVIC_GetPriority>
 8013c6e:	4602      	mov	r2, r0
 8013c70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013c74:	f1c3 0308 	rsb	r3, r3, #8
 8013c78:	fa02 f303 	lsl.w	r3, r2, r3
 8013c7c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

        if( ulPriority < configMAX_SYSCALL_INTERRUPT_PRIORITY )
 8013c80:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8013c84:	2b4f      	cmp	r3, #79	@ 0x4f
 8013c86:	d80a      	bhi.n	8013c9e <prvEthConfigInit+0x19e>
        {
            FreeRTOS_debug_printf( ( "prvEthConfigInit: Incorrectly set ETH_IRQn priority\n" ) );
            NVIC_SetPriority( ETH_IRQn, configMAX_SYSCALL_INTERRUPT_PRIORITY >> ( 8U - ulPrioBits ) );
 8013c88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013c8c:	f1c3 0308 	rsb	r3, r3, #8
 8013c90:	2250      	movs	r2, #80	@ 0x50
 8013c92:	fa42 f303 	asr.w	r3, r2, r3
 8013c96:	4619      	mov	r1, r3
 8013c98:	203d      	movs	r0, #61	@ 0x3d
 8013c9a:	f7ff fb5f 	bl	801335c <__NVIC_SetPriority>
        }

        if( NVIC_GetEnableIRQ( ETH_IRQn ) == 0 )
 8013c9e:	203d      	movs	r0, #61	@ 0x3d
 8013ca0:	f7ff fb3c 	bl	801331c <__NVIC_GetEnableIRQ>
 8013ca4:	4603      	mov	r3, r0
 8013ca6:	2b00      	cmp	r3, #0
 8013ca8:	d102      	bne.n	8013cb0 <prvEthConfigInit+0x1b0>
        {
            FreeRTOS_debug_printf( ( "prvEthConfigInit: ETH_IRQn was not enabled by application\n" ) );
            HAL_NVIC_EnableIRQ( ETH_IRQn );
 8013caa:	203d      	movs	r0, #61	@ 0x3d
 8013cac:	f7ee fbba 	bl	8002424 <HAL_NVIC_EnableIRQ>
        }

        #ifdef niEMAC_STM32FX
            configASSERT( __HAL_RCC_ETH_IS_CLK_ENABLED() != 0 );
 8013cb0:	4b1a      	ldr	r3, [pc, #104]	@ (8013d1c <prvEthConfigInit+0x21c>)
 8013cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013cb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013cb8:	2b00      	cmp	r3, #0
 8013cba:	d00d      	beq.n	8013cd8 <prvEthConfigInit+0x1d8>
 8013cbc:	4b17      	ldr	r3, [pc, #92]	@ (8013d1c <prvEthConfigInit+0x21c>)
 8013cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013cc0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8013cc4:	2b00      	cmp	r3, #0
 8013cc6:	d007      	beq.n	8013cd8 <prvEthConfigInit+0x1d8>
 8013cc8:	4b14      	ldr	r3, [pc, #80]	@ (8013d1c <prvEthConfigInit+0x21c>)
 8013cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013ccc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8013cd0:	2b00      	cmp	r3, #0
 8013cd2:	d001      	beq.n	8013cd8 <prvEthConfigInit+0x1d8>
 8013cd4:	2301      	movs	r3, #1
 8013cd6:	e000      	b.n	8013cda <prvEthConfigInit+0x1da>
 8013cd8:	2300      	movs	r3, #0
 8013cda:	2b00      	cmp	r3, #0
 8013cdc:	d10e      	bne.n	8013cfc <prvEthConfigInit+0x1fc>
	__asm volatile
 8013cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ce2:	b672      	cpsid	i
 8013ce4:	f383 8811 	msr	BASEPRI, r3
 8013ce8:	f3bf 8f6f 	isb	sy
 8013cec:	f3bf 8f4f 	dsb	sy
 8013cf0:	b662      	cpsie	i
 8013cf2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
}
 8013cf6:	bf00      	nop
 8013cf8:	bf00      	nop
 8013cfa:	e7fd      	b.n	8013cf8 <prvEthConfigInit+0x1f8>
            configASSERT( __HAL_RCC_ETH1TX_IS_CLK_ENABLED() != 0 );
            configASSERT( __HAL_RCC_ETH1RX_IS_CLK_ENABLED() != 0 );
        #endif
    }

    return xResult;
 8013cfc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
}
 8013d00:	4618      	mov	r0, r3
 8013d02:	37b8      	adds	r7, #184	@ 0xb8
 8013d04:	46bd      	mov	sp, r7
 8013d06:	bd80      	pop	{r7, pc}
 8013d08:	40028000 	.word	0x40028000
 8013d0c:	200001c0 	.word	0x200001c0
 8013d10:	20000260 	.word	0x20000260
 8013d14:	e000ed00 	.word	0xe000ed00
 8013d18:	e000ed90 	.word	0xe000ed90
 8013d1c:	40023800 	.word	0x40023800

08013d20 <prvInitMacAddresses>:

/*---------------------------------------------------------------------------*/

static void prvInitMacAddresses( ETH_HandleTypeDef * pxEthHandle,
                                 NetworkInterface_t * pxInterface )
{
 8013d20:	b580      	push	{r7, lr}
 8013d22:	b088      	sub	sp, #32
 8013d24:	af00      	add	r7, sp, #0
 8013d26:	6078      	str	r0, [r7, #4]
 8013d28:	6039      	str	r1, [r7, #0]
    ETH_MACFilterConfigTypeDef xFilterConfig;

    ( void ) HAL_ETH_GetMACFilterConfig( pxEthHandle, &xFilterConfig );
 8013d2a:	f107 030c 	add.w	r3, r7, #12
 8013d2e:	4619      	mov	r1, r3
 8013d30:	6878      	ldr	r0, [r7, #4]
 8013d32:	f7ef fb99 	bl	8003468 <HAL_ETH_GetMACFilterConfig>
    xFilterConfig.ReceiveAllMode = DISABLE;
 8013d36:	2300      	movs	r3, #0
 8013d38:	737b      	strb	r3, [r7, #13]
    xFilterConfig.HachOrPerfectFilter = ENABLE;
 8013d3a:	2301      	movs	r3, #1
 8013d3c:	73bb      	strb	r3, [r7, #14]
    xFilterConfig.SrcAddrFiltering = DISABLE;
 8013d3e:	2300      	movs	r3, #0
 8013d40:	74bb      	strb	r3, [r7, #18]
    xFilterConfig.SrcAddrInverseFiltering = DISABLE;
 8013d42:	2300      	movs	r3, #0
 8013d44:	74fb      	strb	r3, [r7, #19]
    xFilterConfig.ControlPacketsFilter = ETH_CTRLPACKETS_BLOCK_ALL;
 8013d46:	2340      	movs	r3, #64	@ 0x40
 8013d48:	61bb      	str	r3, [r7, #24]
    xFilterConfig.BroadcastFilter = ENABLE;
 8013d4a:	2301      	movs	r3, #1
 8013d4c:	757b      	strb	r3, [r7, #21]
    xFilterConfig.PassAllMulticast = DISABLE;
 8013d4e:	2300      	movs	r3, #0
 8013d50:	747b      	strb	r3, [r7, #17]
    xFilterConfig.DestAddrInverseFiltering = DISABLE;
 8013d52:	2300      	movs	r3, #0
 8013d54:	753b      	strb	r3, [r7, #20]
    xFilterConfig.HashMulticast = ENABLE;
 8013d56:	2301      	movs	r3, #1
 8013d58:	743b      	strb	r3, [r7, #16]
    xFilterConfig.HashUnicast = ENABLE;
 8013d5a:	2301      	movs	r3, #1
 8013d5c:	73fb      	strb	r3, [r7, #15]
    xFilterConfig.PromiscuousMode = DISABLE;
 8013d5e:	2300      	movs	r3, #0
 8013d60:	733b      	strb	r3, [r7, #12]
    ( void ) HAL_ETH_SetMACFilterConfig( pxEthHandle, &xFilterConfig );
 8013d62:	f107 030c 	add.w	r3, r7, #12
 8013d66:	4619      	mov	r1, r3
 8013d68:	6878      	ldr	r0, [r7, #4]
 8013d6a:	f7ef fb27 	bl	80033bc <HAL_ETH_SetMACFilterConfig>

    NetworkEndPoint_t * pxEndPoint;

    for( pxEndPoint = FreeRTOS_FirstEndPoint( pxInterface ); pxEndPoint != NULL; pxEndPoint = FreeRTOS_NextEndPoint( pxInterface, pxEndPoint ) )
 8013d6e:	6838      	ldr	r0, [r7, #0]
 8013d70:	f7f8 fa5e 	bl	800c230 <FreeRTOS_FirstEndPoint>
 8013d74:	61f8      	str	r0, [r7, #28]
 8013d76:	e00a      	b.n	8013d8e <prvInitMacAddresses+0x6e>
    {
        prvAddAllowedMACAddress( pxInterface, pxEndPoint->xMACAddress.ucBytes );
 8013d78:	69fb      	ldr	r3, [r7, #28]
 8013d7a:	3338      	adds	r3, #56	@ 0x38
 8013d7c:	4619      	mov	r1, r3
 8013d7e:	6838      	ldr	r0, [r7, #0]
 8013d80:	f7ff fcfa 	bl	8013778 <prvAddAllowedMACAddress>
    for( pxEndPoint = FreeRTOS_FirstEndPoint( pxInterface ); pxEndPoint != NULL; pxEndPoint = FreeRTOS_NextEndPoint( pxInterface, pxEndPoint ) )
 8013d84:	69f9      	ldr	r1, [r7, #28]
 8013d86:	6838      	ldr	r0, [r7, #0]
 8013d88:	f7f8 fa9a 	bl	800c2c0 <FreeRTOS_NextEndPoint>
 8013d8c:	61f8      	str	r0, [r7, #28]
 8013d8e:	69fb      	ldr	r3, [r7, #28]
 8013d90:	2b00      	cmp	r3, #0
 8013d92:	d1f1      	bne.n	8013d78 <prvInitMacAddresses+0x58>
        #endif
        #if ipconfigIS_ENABLED( ipconfigUSE_LLMNR )
            prvAddAllowedMACAddress( pxInterface, xLLMNR_MacAddressIPv6.ucBytes );
        #endif
    #endif
}
 8013d94:	bf00      	nop
 8013d96:	bf00      	nop
 8013d98:	3720      	adds	r7, #32
 8013d9a:	46bd      	mov	sp, r7
 8013d9c:	bd80      	pop	{r7, pc}
	...

08013da0 <prvPhyInit>:
#endif /* ifdef niEMAC_STM32HX */

/*---------------------------------------------------------------------------*/

static BaseType_t prvPhyInit( EthernetPhy_t * pxPhyObject )
{
 8013da0:	b580      	push	{r7, lr}
 8013da2:	b084      	sub	sp, #16
 8013da4:	af00      	add	r7, sp, #0
 8013da6:	6078      	str	r0, [r7, #4]
    BaseType_t xResult = pdFAIL;
 8013da8:	2300      	movs	r3, #0
 8013daa:	60fb      	str	r3, [r7, #12]

    vPhyInitialise( pxPhyObject, ( xApplicationPhyReadHook_t ) prvPhyReadReg, ( xApplicationPhyWriteHook_t ) prvPhyWriteReg );
 8013dac:	4a08      	ldr	r2, [pc, #32]	@ (8013dd0 <prvPhyInit+0x30>)
 8013dae:	4909      	ldr	r1, [pc, #36]	@ (8013dd4 <prvPhyInit+0x34>)
 8013db0:	6878      	ldr	r0, [r7, #4]
 8013db2:	f7fe fea3 	bl	8012afc <vPhyInitialise>

    if( xPhyDiscover( pxPhyObject ) != 0 )
 8013db6:	6878      	ldr	r0, [r7, #4]
 8013db8:	f7fe feb5 	bl	8012b26 <xPhyDiscover>
 8013dbc:	4603      	mov	r3, r0
 8013dbe:	2b00      	cmp	r3, #0
 8013dc0:	d001      	beq.n	8013dc6 <prvPhyInit+0x26>
    {
        xResult = pdPASS;
 8013dc2:	2301      	movs	r3, #1
 8013dc4:	60fb      	str	r3, [r7, #12]
    }

    return xResult;
 8013dc6:	68fb      	ldr	r3, [r7, #12]
}
 8013dc8:	4618      	mov	r0, r3
 8013dca:	3710      	adds	r7, #16
 8013dcc:	46bd      	mov	sp, r7
 8013dce:	bd80      	pop	{r7, pc}
 8013dd0:	08013439 	.word	0x08013439
 8013dd4:	08013401 	.word	0x08013401

08013dd8 <prvPhyStart>:

static BaseType_t prvPhyStart( ETH_HandleTypeDef * pxEthHandle,
                               NetworkInterface_t * pxInterface,
                               EthernetPhy_t * pxPhyObject )
{
 8013dd8:	b580      	push	{r7, lr}
 8013dda:	b086      	sub	sp, #24
 8013ddc:	af00      	add	r7, sp, #0
 8013dde:	60f8      	str	r0, [r7, #12]
 8013de0:	60b9      	str	r1, [r7, #8]
 8013de2:	607a      	str	r2, [r7, #4]
    BaseType_t xResult = pdFALSE;
 8013de4:	2300      	movs	r3, #0
 8013de6:	617b      	str	r3, [r7, #20]

    if( prvGetPhyLinkStatus( pxInterface ) == pdFALSE )
 8013de8:	68b8      	ldr	r0, [r7, #8]
 8013dea:	f7ff fb41 	bl	8013470 <prvGetPhyLinkStatus>
 8013dee:	4603      	mov	r3, r0
 8013df0:	2b00      	cmp	r3, #0
 8013df2:	d11a      	bne.n	8013e2a <prvPhyStart+0x52>
    {
        const PhyProperties_t xPhyProperties =
 8013df4:	2300      	movs	r3, #0
 8013df6:	613b      	str	r3, [r7, #16]
 8013df8:	2303      	movs	r3, #3
 8013dfa:	743b      	strb	r3, [r7, #16]
 8013dfc:	2303      	movs	r3, #3
 8013dfe:	747b      	strb	r3, [r7, #17]
 8013e00:	2303      	movs	r3, #3
 8013e02:	74bb      	strb	r3, [r7, #18]
        #if ipconfigIS_DISABLED( niEMAC_AUTO_NEGOTIATION )
            pxPhyObject->xPhyPreferences.ucSpeed = xPhyProperties.ucSpeed;
            pxPhyObject->xPhyPreferences.ucDuplex = xPhyProperties.ucDuplex;
        #endif

        if( xPhyConfigure( pxPhyObject, &xPhyProperties ) == 0 )
 8013e04:	f107 0310 	add.w	r3, r7, #16
 8013e08:	4619      	mov	r1, r3
 8013e0a:	6878      	ldr	r0, [r7, #4]
 8013e0c:	f7fe ff71 	bl	8012cf2 <xPhyConfigure>
 8013e10:	4603      	mov	r3, r0
 8013e12:	2b00      	cmp	r3, #0
 8013e14:	d10b      	bne.n	8013e2e <prvPhyStart+0x56>
        {
            if( prvMacUpdateConfig( pxEthHandle, pxPhyObject ) != pdFALSE )
 8013e16:	6879      	ldr	r1, [r7, #4]
 8013e18:	68f8      	ldr	r0, [r7, #12]
 8013e1a:	f000 fa7f 	bl	801431c <prvMacUpdateConfig>
 8013e1e:	4603      	mov	r3, r0
 8013e20:	2b00      	cmp	r3, #0
 8013e22:	d004      	beq.n	8013e2e <prvPhyStart+0x56>
            {
                xResult = pdTRUE;
 8013e24:	2301      	movs	r3, #1
 8013e26:	617b      	str	r3, [r7, #20]
 8013e28:	e001      	b.n	8013e2e <prvPhyStart+0x56>
            }
        }
    }
    else
    {
        xResult = pdTRUE;
 8013e2a:	2301      	movs	r3, #1
 8013e2c:	617b      	str	r3, [r7, #20]
    }

    return xResult;
 8013e2e:	697b      	ldr	r3, [r7, #20]
}
 8013e30:	4618      	mov	r0, r3
 8013e32:	3718      	adds	r7, #24
 8013e34:	46bd      	mov	sp, r7
 8013e36:	bd80      	pop	{r7, pc}

08013e38 <prvCalcCrc32>:
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

/* Compute the CRC32 of the given MAC address as per IEEE 802.3 CRC32 */
static uint32_t prvCalcCrc32( const uint8_t * const pucMACAddr )
{
 8013e38:	b480      	push	{r7}
 8013e3a:	b089      	sub	sp, #36	@ 0x24
 8013e3c:	af00      	add	r7, sp, #0
 8013e3e:	6078      	str	r0, [r7, #4]
    uint32_t ulCRC32 = 0xFFFFFFFFU;
 8013e40:	f04f 33ff 	mov.w	r3, #4294967295
 8013e44:	61fb      	str	r3, [r7, #28]

    uint32_t ucIndex;

    for( ucIndex = ipMAC_ADDRESS_LENGTH_BYTES; ucIndex > 0; --ucIndex )
 8013e46:	2306      	movs	r3, #6
 8013e48:	61bb      	str	r3, [r7, #24]
 8013e4a:	e028      	b.n	8013e9e <prvCalcCrc32+0x66>
    {
        ulCRC32 ^= __RBIT( pucMACAddr[ ipMAC_ADDRESS_LENGTH_BYTES - ucIndex ] );
 8013e4c:	69bb      	ldr	r3, [r7, #24]
 8013e4e:	f1c3 0306 	rsb	r3, r3, #6
 8013e52:	687a      	ldr	r2, [r7, #4]
 8013e54:	4413      	add	r3, r2
 8013e56:	781b      	ldrb	r3, [r3, #0]
 8013e58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013e5a:	693b      	ldr	r3, [r7, #16]
 8013e5c:	fa93 f3a3 	rbit	r3, r3
 8013e60:	60fb      	str	r3, [r7, #12]
  return result;
 8013e62:	68fb      	ldr	r3, [r7, #12]
 8013e64:	69fa      	ldr	r2, [r7, #28]
 8013e66:	4053      	eors	r3, r2
 8013e68:	61fb      	str	r3, [r7, #28]

        uint8_t ucJndex;

        for( ucJndex = 8; ucJndex > 0; --ucJndex )
 8013e6a:	2308      	movs	r3, #8
 8013e6c:	75fb      	strb	r3, [r7, #23]
 8013e6e:	e010      	b.n	8013e92 <prvCalcCrc32+0x5a>
        {
            if( ulCRC32 & 0x80000000U )
 8013e70:	69fb      	ldr	r3, [r7, #28]
 8013e72:	2b00      	cmp	r3, #0
 8013e74:	da07      	bge.n	8013e86 <prvCalcCrc32+0x4e>
            {
                ulCRC32 <<= 1;
 8013e76:	69fb      	ldr	r3, [r7, #28]
 8013e78:	005b      	lsls	r3, r3, #1
 8013e7a:	61fb      	str	r3, [r7, #28]
                ulCRC32 ^= niEMAC_CRC_POLY;
 8013e7c:	69fa      	ldr	r2, [r7, #28]
 8013e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8013eb4 <prvCalcCrc32+0x7c>)
 8013e80:	4053      	eors	r3, r2
 8013e82:	61fb      	str	r3, [r7, #28]
 8013e84:	e002      	b.n	8013e8c <prvCalcCrc32+0x54>
            }
            else
            {
                ulCRC32 <<= 1;
 8013e86:	69fb      	ldr	r3, [r7, #28]
 8013e88:	005b      	lsls	r3, r3, #1
 8013e8a:	61fb      	str	r3, [r7, #28]
        for( ucJndex = 8; ucJndex > 0; --ucJndex )
 8013e8c:	7dfb      	ldrb	r3, [r7, #23]
 8013e8e:	3b01      	subs	r3, #1
 8013e90:	75fb      	strb	r3, [r7, #23]
 8013e92:	7dfb      	ldrb	r3, [r7, #23]
 8013e94:	2b00      	cmp	r3, #0
 8013e96:	d1eb      	bne.n	8013e70 <prvCalcCrc32+0x38>
    for( ucIndex = ipMAC_ADDRESS_LENGTH_BYTES; ucIndex > 0; --ucIndex )
 8013e98:	69bb      	ldr	r3, [r7, #24]
 8013e9a:	3b01      	subs	r3, #1
 8013e9c:	61bb      	str	r3, [r7, #24]
 8013e9e:	69bb      	ldr	r3, [r7, #24]
 8013ea0:	2b00      	cmp	r3, #0
 8013ea2:	d1d3      	bne.n	8013e4c <prvCalcCrc32+0x14>
            }
        }
    }

    return ~ulCRC32;
 8013ea4:	69fb      	ldr	r3, [r7, #28]
 8013ea6:	43db      	mvns	r3, r3
}
 8013ea8:	4618      	mov	r0, r3
 8013eaa:	3724      	adds	r7, #36	@ 0x24
 8013eac:	46bd      	mov	sp, r7
 8013eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eb2:	4770      	bx	lr
 8013eb4:	04c11db7 	.word	0x04c11db7

08013eb8 <prvGetMacHashIndex>:

/*---------------------------------------------------------------------------*/

static uint8_t prvGetMacHashIndex( const uint8_t * const pucMACAddr )
{
 8013eb8:	b580      	push	{r7, lr}
 8013eba:	b084      	sub	sp, #16
 8013ebc:	af00      	add	r7, sp, #0
 8013ebe:	6078      	str	r0, [r7, #4]
    const uint32_t ulHash = prvCalcCrc32( pucMACAddr );
 8013ec0:	6878      	ldr	r0, [r7, #4]
 8013ec2:	f7ff ffb9 	bl	8013e38 <prvCalcCrc32>
 8013ec6:	60f8      	str	r0, [r7, #12]
    const uint8_t ucHashIndex = ( ulHash >> 26 ) & 0x3FU;
 8013ec8:	68fb      	ldr	r3, [r7, #12]
 8013eca:	0e9b      	lsrs	r3, r3, #26
 8013ecc:	72fb      	strb	r3, [r7, #11]

    return ucHashIndex;
 8013ece:	7afb      	ldrb	r3, [r7, #11]
}
 8013ed0:	4618      	mov	r0, r3
 8013ed2:	3710      	adds	r7, #16
 8013ed4:	46bd      	mov	sp, r7
 8013ed6:	bd80      	pop	{r7, pc}

08013ed8 <prvHAL_ETH_SetDestMACAddrMatch>:

/* Needed since HAL Driver only provides source matching */
static void prvHAL_ETH_SetDestMACAddrMatch( ETH_TypeDef * const pxEthInstance,
                                            uint8_t ucIndex,
                                            const uint8_t * const pucMACAddr )
{
 8013ed8:	b480      	push	{r7}
 8013eda:	b08b      	sub	sp, #44	@ 0x2c
 8013edc:	af00      	add	r7, sp, #0
 8013ede:	60f8      	str	r0, [r7, #12]
 8013ee0:	460b      	mov	r3, r1
 8013ee2:	607a      	str	r2, [r7, #4]
 8013ee4:	72fb      	strb	r3, [r7, #11]
    configASSERT( ucIndex < niEMAC_MAC_SRC_MATCH_COUNT );
 8013ee6:	7afb      	ldrb	r3, [r7, #11]
 8013ee8:	2b02      	cmp	r3, #2
 8013eea:	d90d      	bls.n	8013f08 <prvHAL_ETH_SetDestMACAddrMatch+0x30>
	__asm volatile
 8013eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ef0:	b672      	cpsid	i
 8013ef2:	f383 8811 	msr	BASEPRI, r3
 8013ef6:	f3bf 8f6f 	isb	sy
 8013efa:	f3bf 8f4f 	dsb	sy
 8013efe:	b662      	cpsie	i
 8013f00:	617b      	str	r3, [r7, #20]
}
 8013f02:	bf00      	nop
 8013f04:	bf00      	nop
 8013f06:	e7fd      	b.n	8013f04 <prvHAL_ETH_SetDestMACAddrMatch+0x2c>
    const uint32_t ulMacAddrHigh = ( pucMACAddr[ 5 ] << 8 ) | ( pucMACAddr[ 4 ] );
 8013f08:	687b      	ldr	r3, [r7, #4]
 8013f0a:	3305      	adds	r3, #5
 8013f0c:	781b      	ldrb	r3, [r3, #0]
 8013f0e:	021b      	lsls	r3, r3, #8
 8013f10:	687a      	ldr	r2, [r7, #4]
 8013f12:	3204      	adds	r2, #4
 8013f14:	7812      	ldrb	r2, [r2, #0]
 8013f16:	4313      	orrs	r3, r2
 8013f18:	627b      	str	r3, [r7, #36]	@ 0x24
    const uint32_t ulMacAddrLow = ( pucMACAddr[ 3 ] << 24 ) | ( pucMACAddr[ 2 ] << 16 ) | ( pucMACAddr[ 1 ] << 8 ) | ( pucMACAddr[ 0 ] );
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	3303      	adds	r3, #3
 8013f1e:	781b      	ldrb	r3, [r3, #0]
 8013f20:	061a      	lsls	r2, r3, #24
 8013f22:	687b      	ldr	r3, [r7, #4]
 8013f24:	3302      	adds	r3, #2
 8013f26:	781b      	ldrb	r3, [r3, #0]
 8013f28:	041b      	lsls	r3, r3, #16
 8013f2a:	431a      	orrs	r2, r3
 8013f2c:	687b      	ldr	r3, [r7, #4]
 8013f2e:	3301      	adds	r3, #1
 8013f30:	781b      	ldrb	r3, [r3, #0]
 8013f32:	021b      	lsls	r3, r3, #8
 8013f34:	4313      	orrs	r3, r2
 8013f36:	687a      	ldr	r2, [r7, #4]
 8013f38:	7812      	ldrb	r2, [r2, #0]
 8013f3a:	4313      	orrs	r3, r2
 8013f3c:	623b      	str	r3, [r7, #32]

    /* MACA0HR/MACA0LR reserved for the primary MAC-address. */
    const uint32_t ulMacRegHigh = ( ( uint32_t ) &( pxEthInstance->MACA1HR ) + ( 8 * ucIndex ) );
 8013f3e:	68fb      	ldr	r3, [r7, #12]
 8013f40:	3348      	adds	r3, #72	@ 0x48
 8013f42:	461a      	mov	r2, r3
 8013f44:	7afb      	ldrb	r3, [r7, #11]
 8013f46:	00db      	lsls	r3, r3, #3
 8013f48:	4413      	add	r3, r2
 8013f4a:	61fb      	str	r3, [r7, #28]
    const uint32_t ulMacRegLow = ( ( uint32_t ) &( pxEthInstance->MACA1LR ) + ( 8 * ucIndex ) );
 8013f4c:	68fb      	ldr	r3, [r7, #12]
 8013f4e:	334c      	adds	r3, #76	@ 0x4c
 8013f50:	461a      	mov	r2, r3
 8013f52:	7afb      	ldrb	r3, [r7, #11]
 8013f54:	00db      	lsls	r3, r3, #3
 8013f56:	4413      	add	r3, r2
 8013f58:	61bb      	str	r3, [r7, #24]
    ( *( __IO uint32_t * ) ulMacRegHigh ) = ETH_MACA1HR_AE | ulMacAddrHigh;
 8013f5a:	69fb      	ldr	r3, [r7, #28]
 8013f5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013f5e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8013f62:	601a      	str	r2, [r3, #0]
    ( *( __IO uint32_t * ) ulMacRegLow ) = ulMacAddrLow;
 8013f64:	69bb      	ldr	r3, [r7, #24]
 8013f66:	6a3a      	ldr	r2, [r7, #32]
 8013f68:	601a      	str	r2, [r3, #0]
}
 8013f6a:	bf00      	nop
 8013f6c:	372c      	adds	r7, #44	@ 0x2c
 8013f6e:	46bd      	mov	sp, r7
 8013f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f74:	4770      	bx	lr

08013f76 <prvHAL_ETH_ClearDestMACAddrMatch>:

/*---------------------------------------------------------------------------*/

static void prvHAL_ETH_ClearDestMACAddrMatch( ETH_TypeDef * const pxEthInstance,
                                              uint8_t ucIndex )
{
 8013f76:	b480      	push	{r7}
 8013f78:	b087      	sub	sp, #28
 8013f7a:	af00      	add	r7, sp, #0
 8013f7c:	6078      	str	r0, [r7, #4]
 8013f7e:	460b      	mov	r3, r1
 8013f80:	70fb      	strb	r3, [r7, #3]
    configASSERT( ucIndex < niEMAC_MAC_SRC_MATCH_COUNT );
 8013f82:	78fb      	ldrb	r3, [r7, #3]
 8013f84:	2b02      	cmp	r3, #2
 8013f86:	d90d      	bls.n	8013fa4 <prvHAL_ETH_ClearDestMACAddrMatch+0x2e>
	__asm volatile
 8013f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f8c:	b672      	cpsid	i
 8013f8e:	f383 8811 	msr	BASEPRI, r3
 8013f92:	f3bf 8f6f 	isb	sy
 8013f96:	f3bf 8f4f 	dsb	sy
 8013f9a:	b662      	cpsie	i
 8013f9c:	60fb      	str	r3, [r7, #12]
}
 8013f9e:	bf00      	nop
 8013fa0:	bf00      	nop
 8013fa2:	e7fd      	b.n	8013fa0 <prvHAL_ETH_ClearDestMACAddrMatch+0x2a>
    const uint32_t ulMacRegHigh = ( ( uint32_t ) &( pxEthInstance->MACA1HR ) + ( 8 * ucIndex ) );
 8013fa4:	687b      	ldr	r3, [r7, #4]
 8013fa6:	3348      	adds	r3, #72	@ 0x48
 8013fa8:	461a      	mov	r2, r3
 8013faa:	78fb      	ldrb	r3, [r7, #3]
 8013fac:	00db      	lsls	r3, r3, #3
 8013fae:	4413      	add	r3, r2
 8013fb0:	617b      	str	r3, [r7, #20]
    const uint32_t ulMacRegLow = ( ( uint32_t ) &( pxEthInstance->MACA1LR ) + ( 8 * ucIndex ) );
 8013fb2:	687b      	ldr	r3, [r7, #4]
 8013fb4:	334c      	adds	r3, #76	@ 0x4c
 8013fb6:	461a      	mov	r2, r3
 8013fb8:	78fb      	ldrb	r3, [r7, #3]
 8013fba:	00db      	lsls	r3, r3, #3
 8013fbc:	4413      	add	r3, r2
 8013fbe:	613b      	str	r3, [r7, #16]
    ( *( __IO uint32_t * ) ulMacRegHigh ) = 0U;
 8013fc0:	697b      	ldr	r3, [r7, #20]
 8013fc2:	2200      	movs	r2, #0
 8013fc4:	601a      	str	r2, [r3, #0]
    ( *( __IO uint32_t * ) ulMacRegLow ) = 0U;
 8013fc6:	693b      	ldr	r3, [r7, #16]
 8013fc8:	2200      	movs	r2, #0
 8013fca:	601a      	str	r2, [r3, #0]
}
 8013fcc:	bf00      	nop
 8013fce:	371c      	adds	r7, #28
 8013fd0:	46bd      	mov	sp, r7
 8013fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fd6:	4770      	bx	lr

08013fd8 <prvAddDestMACAddrMatch>:

/*---------------------------------------------------------------------------*/

static BaseType_t prvAddDestMACAddrMatch( ETH_TypeDef * const pxEthInstance,
                                          const uint8_t * const pucMACAddr )
{
 8013fd8:	b480      	push	{r7}
 8013fda:	b089      	sub	sp, #36	@ 0x24
 8013fdc:	af00      	add	r7, sp, #0
 8013fde:	6078      	str	r0, [r7, #4]
 8013fe0:	6039      	str	r1, [r7, #0]
    BaseType_t xResult = pdFALSE;
 8013fe2:	2300      	movs	r3, #0
 8013fe4:	61fb      	str	r3, [r7, #28]

    uint8_t ucIndex;

    for( ucIndex = 0; ucIndex < niEMAC_MAC_SRC_MATCH_COUNT; ++ucIndex )
 8013fe6:	2300      	movs	r3, #0
 8013fe8:	76fb      	strb	r3, [r7, #27]
 8013fea:	e04e      	b.n	801408a <prvAddDestMACAddrMatch+0xb2>
    {
        if( ucSrcMatchCounters[ ucIndex ] > 0U )
 8013fec:	7efb      	ldrb	r3, [r7, #27]
 8013fee:	4a2c      	ldr	r2, [pc, #176]	@ (80140a0 <prvAddDestMACAddrMatch+0xc8>)
 8013ff0:	5cd3      	ldrb	r3, [r2, r3]
 8013ff2:	2b00      	cmp	r3, #0
 8013ff4:	d03f      	beq.n	8014076 <prvAddDestMACAddrMatch+0x9e>
        {
            /* ETH_MACA1HR_MBC - Group Address Filtering */
            const uint32_t ulMacRegHigh = ( ( uint32_t ) &( pxEthInstance->MACA1HR ) + ( 8 * ucIndex ) );
 8013ff6:	687b      	ldr	r3, [r7, #4]
 8013ff8:	3348      	adds	r3, #72	@ 0x48
 8013ffa:	461a      	mov	r2, r3
 8013ffc:	7efb      	ldrb	r3, [r7, #27]
 8013ffe:	00db      	lsls	r3, r3, #3
 8014000:	4413      	add	r3, r2
 8014002:	617b      	str	r3, [r7, #20]
            const uint32_t ulMacRegLow = ( ( uint32_t ) &( pxEthInstance->MACA1LR ) + ( 8 * ucIndex ) );
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	334c      	adds	r3, #76	@ 0x4c
 8014008:	461a      	mov	r2, r3
 801400a:	7efb      	ldrb	r3, [r7, #27]
 801400c:	00db      	lsls	r3, r3, #3
 801400e:	4413      	add	r3, r2
 8014010:	613b      	str	r3, [r7, #16]

            const uint32_t ulMacAddrHigh = ( pucMACAddr[ 5 ] << 8 ) | ( pucMACAddr[ 4 ] );
 8014012:	683b      	ldr	r3, [r7, #0]
 8014014:	3305      	adds	r3, #5
 8014016:	781b      	ldrb	r3, [r3, #0]
 8014018:	021b      	lsls	r3, r3, #8
 801401a:	683a      	ldr	r2, [r7, #0]
 801401c:	3204      	adds	r2, #4
 801401e:	7812      	ldrb	r2, [r2, #0]
 8014020:	4313      	orrs	r3, r2
 8014022:	60fb      	str	r3, [r7, #12]
            const uint32_t ulMacAddrLow = ( pucMACAddr[ 3 ] << 24 ) | ( pucMACAddr[ 2 ] << 16 ) | ( pucMACAddr[ 1 ] << 8 ) | ( pucMACAddr[ 0 ] );
 8014024:	683b      	ldr	r3, [r7, #0]
 8014026:	3303      	adds	r3, #3
 8014028:	781b      	ldrb	r3, [r3, #0]
 801402a:	061a      	lsls	r2, r3, #24
 801402c:	683b      	ldr	r3, [r7, #0]
 801402e:	3302      	adds	r3, #2
 8014030:	781b      	ldrb	r3, [r3, #0]
 8014032:	041b      	lsls	r3, r3, #16
 8014034:	431a      	orrs	r2, r3
 8014036:	683b      	ldr	r3, [r7, #0]
 8014038:	3301      	adds	r3, #1
 801403a:	781b      	ldrb	r3, [r3, #0]
 801403c:	021b      	lsls	r3, r3, #8
 801403e:	4313      	orrs	r3, r2
 8014040:	683a      	ldr	r2, [r7, #0]
 8014042:	7812      	ldrb	r2, [r2, #0]
 8014044:	4313      	orrs	r3, r2
 8014046:	60bb      	str	r3, [r7, #8]

            if( ( ulMacRegHigh == ulMacAddrHigh ) && ( ulMacRegLow == ulMacAddrLow ) )
 8014048:	697a      	ldr	r2, [r7, #20]
 801404a:	68fb      	ldr	r3, [r7, #12]
 801404c:	429a      	cmp	r2, r3
 801404e:	d119      	bne.n	8014084 <prvAddDestMACAddrMatch+0xac>
 8014050:	693a      	ldr	r2, [r7, #16]
 8014052:	68bb      	ldr	r3, [r7, #8]
 8014054:	429a      	cmp	r2, r3
 8014056:	d115      	bne.n	8014084 <prvAddDestMACAddrMatch+0xac>
            {
                if( ucSrcMatchCounters[ ucIndex ] < UINT8_MAX )
 8014058:	7efb      	ldrb	r3, [r7, #27]
 801405a:	4a11      	ldr	r2, [pc, #68]	@ (80140a0 <prvAddDestMACAddrMatch+0xc8>)
 801405c:	5cd3      	ldrb	r3, [r2, r3]
 801405e:	2bff      	cmp	r3, #255	@ 0xff
 8014060:	d006      	beq.n	8014070 <prvAddDestMACAddrMatch+0x98>
                {
                    ++( ucSrcMatchCounters[ ucIndex ] );
 8014062:	7efb      	ldrb	r3, [r7, #27]
 8014064:	4a0e      	ldr	r2, [pc, #56]	@ (80140a0 <prvAddDestMACAddrMatch+0xc8>)
 8014066:	5cd2      	ldrb	r2, [r2, r3]
 8014068:	3201      	adds	r2, #1
 801406a:	b2d1      	uxtb	r1, r2
 801406c:	4a0c      	ldr	r2, [pc, #48]	@ (80140a0 <prvAddDestMACAddrMatch+0xc8>)
 801406e:	54d1      	strb	r1, [r2, r3]
                }

                xResult = pdTRUE;
 8014070:	2301      	movs	r3, #1
 8014072:	61fb      	str	r3, [r7, #28]
                break;
 8014074:	e00c      	b.n	8014090 <prvAddDestMACAddrMatch+0xb8>
            }
        }
        else if( uxMACEntryIndex > niEMAC_MAC_SRC_MATCH_COUNT )
 8014076:	4b0b      	ldr	r3, [pc, #44]	@ (80140a4 <prvAddDestMACAddrMatch+0xcc>)
 8014078:	781b      	ldrb	r3, [r3, #0]
 801407a:	2b03      	cmp	r3, #3
 801407c:	d902      	bls.n	8014084 <prvAddDestMACAddrMatch+0xac>
        {
            uxMACEntryIndex = niEMAC_MAC_SRC_MATCH_COUNT;
 801407e:	4b09      	ldr	r3, [pc, #36]	@ (80140a4 <prvAddDestMACAddrMatch+0xcc>)
 8014080:	2203      	movs	r2, #3
 8014082:	701a      	strb	r2, [r3, #0]
    for( ucIndex = 0; ucIndex < niEMAC_MAC_SRC_MATCH_COUNT; ++ucIndex )
 8014084:	7efb      	ldrb	r3, [r7, #27]
 8014086:	3301      	adds	r3, #1
 8014088:	76fb      	strb	r3, [r7, #27]
 801408a:	7efb      	ldrb	r3, [r7, #27]
 801408c:	2b02      	cmp	r3, #2
 801408e:	d9ad      	bls.n	8013fec <prvAddDestMACAddrMatch+0x14>
        }
    }

    return xResult;
 8014090:	69fb      	ldr	r3, [r7, #28]
}
 8014092:	4618      	mov	r0, r3
 8014094:	3724      	adds	r7, #36	@ 0x24
 8014096:	46bd      	mov	sp, r7
 8014098:	f85d 7b04 	ldr.w	r7, [sp], #4
 801409c:	4770      	bx	lr
 801409e:	bf00      	nop
 80140a0:	200034c0 	.word	0x200034c0
 80140a4:	200034c3 	.word	0x200034c3

080140a8 <prvRemoveDestMACAddrMatch>:

/*---------------------------------------------------------------------------*/

static BaseType_t prvRemoveDestMACAddrMatch( ETH_TypeDef * const pxEthInstance,
                                             const uint8_t * const pucMACAddr )
{
 80140a8:	b580      	push	{r7, lr}
 80140aa:	b088      	sub	sp, #32
 80140ac:	af00      	add	r7, sp, #0
 80140ae:	6078      	str	r0, [r7, #4]
 80140b0:	6039      	str	r1, [r7, #0]
    BaseType_t xResult = pdFALSE;
 80140b2:	2300      	movs	r3, #0
 80140b4:	61fb      	str	r3, [r7, #28]

    uint8_t ucIndex;

    for( ucIndex = 0; ucIndex < niEMAC_MAC_SRC_MATCH_COUNT; ++ucIndex )
 80140b6:	2300      	movs	r3, #0
 80140b8:	76fb      	strb	r3, [r7, #27]
 80140ba:	e050      	b.n	801415e <prvRemoveDestMACAddrMatch+0xb6>
    {
        if( ucSrcMatchCounters[ ucIndex ] > 0U )
 80140bc:	7efb      	ldrb	r3, [r7, #27]
 80140be:	4a2c      	ldr	r2, [pc, #176]	@ (8014170 <prvRemoveDestMACAddrMatch+0xc8>)
 80140c0:	5cd3      	ldrb	r3, [r2, r3]
 80140c2:	2b00      	cmp	r3, #0
 80140c4:	d048      	beq.n	8014158 <prvRemoveDestMACAddrMatch+0xb0>
        {
            /* ETH_MACA1HR_MBC - Group Address Filtering */
            const uint32_t ulMacRegHigh = ( ( uint32_t ) &( pxEthInstance->MACA1HR ) + ( 8 * ucIndex ) );
 80140c6:	687b      	ldr	r3, [r7, #4]
 80140c8:	3348      	adds	r3, #72	@ 0x48
 80140ca:	461a      	mov	r2, r3
 80140cc:	7efb      	ldrb	r3, [r7, #27]
 80140ce:	00db      	lsls	r3, r3, #3
 80140d0:	4413      	add	r3, r2
 80140d2:	617b      	str	r3, [r7, #20]
            const uint32_t ulMacRegLow = ( ( uint32_t ) &( pxEthInstance->MACA1LR ) + ( 8 * ucIndex ) );
 80140d4:	687b      	ldr	r3, [r7, #4]
 80140d6:	334c      	adds	r3, #76	@ 0x4c
 80140d8:	461a      	mov	r2, r3
 80140da:	7efb      	ldrb	r3, [r7, #27]
 80140dc:	00db      	lsls	r3, r3, #3
 80140de:	4413      	add	r3, r2
 80140e0:	613b      	str	r3, [r7, #16]

            const uint32_t ulMacAddrHigh = ( pucMACAddr[ 5 ] << 8 ) | ( pucMACAddr[ 4 ] );
 80140e2:	683b      	ldr	r3, [r7, #0]
 80140e4:	3305      	adds	r3, #5
 80140e6:	781b      	ldrb	r3, [r3, #0]
 80140e8:	021b      	lsls	r3, r3, #8
 80140ea:	683a      	ldr	r2, [r7, #0]
 80140ec:	3204      	adds	r2, #4
 80140ee:	7812      	ldrb	r2, [r2, #0]
 80140f0:	4313      	orrs	r3, r2
 80140f2:	60fb      	str	r3, [r7, #12]
            const uint32_t ulMacAddrLow = ( pucMACAddr[ 3 ] << 24 ) | ( pucMACAddr[ 2 ] << 16 ) | ( pucMACAddr[ 1 ] << 8 ) | ( pucMACAddr[ 0 ] );
 80140f4:	683b      	ldr	r3, [r7, #0]
 80140f6:	3303      	adds	r3, #3
 80140f8:	781b      	ldrb	r3, [r3, #0]
 80140fa:	061a      	lsls	r2, r3, #24
 80140fc:	683b      	ldr	r3, [r7, #0]
 80140fe:	3302      	adds	r3, #2
 8014100:	781b      	ldrb	r3, [r3, #0]
 8014102:	041b      	lsls	r3, r3, #16
 8014104:	431a      	orrs	r2, r3
 8014106:	683b      	ldr	r3, [r7, #0]
 8014108:	3301      	adds	r3, #1
 801410a:	781b      	ldrb	r3, [r3, #0]
 801410c:	021b      	lsls	r3, r3, #8
 801410e:	4313      	orrs	r3, r2
 8014110:	683a      	ldr	r2, [r7, #0]
 8014112:	7812      	ldrb	r2, [r2, #0]
 8014114:	4313      	orrs	r3, r2
 8014116:	60bb      	str	r3, [r7, #8]

            if( ( ulMacRegHigh == ulMacAddrHigh ) && ( ulMacRegLow == ulMacAddrLow ) )
 8014118:	697a      	ldr	r2, [r7, #20]
 801411a:	68fb      	ldr	r3, [r7, #12]
 801411c:	429a      	cmp	r2, r3
 801411e:	d11b      	bne.n	8014158 <prvRemoveDestMACAddrMatch+0xb0>
 8014120:	693a      	ldr	r2, [r7, #16]
 8014122:	68bb      	ldr	r3, [r7, #8]
 8014124:	429a      	cmp	r2, r3
 8014126:	d117      	bne.n	8014158 <prvRemoveDestMACAddrMatch+0xb0>
            {
                if( ucSrcMatchCounters[ ucIndex ] < UINT8_MAX )
 8014128:	7efb      	ldrb	r3, [r7, #27]
 801412a:	4a11      	ldr	r2, [pc, #68]	@ (8014170 <prvRemoveDestMACAddrMatch+0xc8>)
 801412c:	5cd3      	ldrb	r3, [r2, r3]
 801412e:	2bff      	cmp	r3, #255	@ 0xff
 8014130:	d00f      	beq.n	8014152 <prvRemoveDestMACAddrMatch+0xaa>
                {
                    if( --( ucSrcMatchCounters[ ucIndex ] ) == 0 )
 8014132:	7efb      	ldrb	r3, [r7, #27]
 8014134:	4a0e      	ldr	r2, [pc, #56]	@ (8014170 <prvRemoveDestMACAddrMatch+0xc8>)
 8014136:	5cd2      	ldrb	r2, [r2, r3]
 8014138:	3a01      	subs	r2, #1
 801413a:	b2d1      	uxtb	r1, r2
 801413c:	4a0c      	ldr	r2, [pc, #48]	@ (8014170 <prvRemoveDestMACAddrMatch+0xc8>)
 801413e:	54d1      	strb	r1, [r2, r3]
 8014140:	4a0b      	ldr	r2, [pc, #44]	@ (8014170 <prvRemoveDestMACAddrMatch+0xc8>)
 8014142:	5cd3      	ldrb	r3, [r2, r3]
 8014144:	2b00      	cmp	r3, #0
 8014146:	d104      	bne.n	8014152 <prvRemoveDestMACAddrMatch+0xaa>
                    {
                        prvHAL_ETH_ClearDestMACAddrMatch( pxEthInstance, ucIndex );
 8014148:	7efb      	ldrb	r3, [r7, #27]
 801414a:	4619      	mov	r1, r3
 801414c:	6878      	ldr	r0, [r7, #4]
 801414e:	f7ff ff12 	bl	8013f76 <prvHAL_ETH_ClearDestMACAddrMatch>
                    }
                }

                xResult = pdTRUE;
 8014152:	2301      	movs	r3, #1
 8014154:	61fb      	str	r3, [r7, #28]
                break;
 8014156:	e005      	b.n	8014164 <prvRemoveDestMACAddrMatch+0xbc>
    for( ucIndex = 0; ucIndex < niEMAC_MAC_SRC_MATCH_COUNT; ++ucIndex )
 8014158:	7efb      	ldrb	r3, [r7, #27]
 801415a:	3301      	adds	r3, #1
 801415c:	76fb      	strb	r3, [r7, #27]
 801415e:	7efb      	ldrb	r3, [r7, #27]
 8014160:	2b02      	cmp	r3, #2
 8014162:	d9ab      	bls.n	80140bc <prvRemoveDestMACAddrMatch+0x14>
            }
        }
    }

    return xResult;
 8014164:	69fb      	ldr	r3, [r7, #28]
}
 8014166:	4618      	mov	r0, r3
 8014168:	3720      	adds	r7, #32
 801416a:	46bd      	mov	sp, r7
 801416c:	bd80      	pop	{r7, pc}
 801416e:	bf00      	nop
 8014170:	200034c0 	.word	0x200034c0

08014174 <prvSetNewDestMACAddrMatch>:
/*---------------------------------------------------------------------------*/

static BaseType_t prvSetNewDestMACAddrMatch( ETH_TypeDef * const pxEthInstance,
                                             uint8_t ucHashIndex,
                                             const uint8_t * const pucMACAddr )
{
 8014174:	b580      	push	{r7, lr}
 8014176:	b086      	sub	sp, #24
 8014178:	af00      	add	r7, sp, #0
 801417a:	60f8      	str	r0, [r7, #12]
 801417c:	460b      	mov	r3, r1
 801417e:	607a      	str	r2, [r7, #4]
 8014180:	72fb      	strb	r3, [r7, #11]
    BaseType_t xResult = pdFALSE;
 8014182:	2300      	movs	r3, #0
 8014184:	617b      	str	r3, [r7, #20]

    if( uxMACEntryIndex < niEMAC_MAC_SRC_MATCH_COUNT )
 8014186:	4b10      	ldr	r3, [pc, #64]	@ (80141c8 <prvSetNewDestMACAddrMatch+0x54>)
 8014188:	781b      	ldrb	r3, [r3, #0]
 801418a:	2b02      	cmp	r3, #2
 801418c:	d817      	bhi.n	80141be <prvSetNewDestMACAddrMatch+0x4a>
    {
        if( ucAddrHashCounters[ ucHashIndex ] == 0U )
 801418e:	7afb      	ldrb	r3, [r7, #11]
 8014190:	4a0e      	ldr	r2, [pc, #56]	@ (80141cc <prvSetNewDestMACAddrMatch+0x58>)
 8014192:	5cd3      	ldrb	r3, [r2, r3]
 8014194:	2b00      	cmp	r3, #0
 8014196:	d112      	bne.n	80141be <prvSetNewDestMACAddrMatch+0x4a>
        {
            prvHAL_ETH_SetDestMACAddrMatch( pxEthInstance, uxMACEntryIndex, pucMACAddr );
 8014198:	4b0b      	ldr	r3, [pc, #44]	@ (80141c8 <prvSetNewDestMACAddrMatch+0x54>)
 801419a:	781b      	ldrb	r3, [r3, #0]
 801419c:	687a      	ldr	r2, [r7, #4]
 801419e:	4619      	mov	r1, r3
 80141a0:	68f8      	ldr	r0, [r7, #12]
 80141a2:	f7ff fe99 	bl	8013ed8 <prvHAL_ETH_SetDestMACAddrMatch>
            ucSrcMatchCounters[ uxMACEntryIndex++ ] = 1U;
 80141a6:	4b08      	ldr	r3, [pc, #32]	@ (80141c8 <prvSetNewDestMACAddrMatch+0x54>)
 80141a8:	781b      	ldrb	r3, [r3, #0]
 80141aa:	1c5a      	adds	r2, r3, #1
 80141ac:	b2d1      	uxtb	r1, r2
 80141ae:	4a06      	ldr	r2, [pc, #24]	@ (80141c8 <prvSetNewDestMACAddrMatch+0x54>)
 80141b0:	7011      	strb	r1, [r2, #0]
 80141b2:	461a      	mov	r2, r3
 80141b4:	4b06      	ldr	r3, [pc, #24]	@ (80141d0 <prvSetNewDestMACAddrMatch+0x5c>)
 80141b6:	2101      	movs	r1, #1
 80141b8:	5499      	strb	r1, [r3, r2]
            xResult = pdTRUE;
 80141ba:	2301      	movs	r3, #1
 80141bc:	617b      	str	r3, [r7, #20]
        }
    }

    return xResult;
 80141be:	697b      	ldr	r3, [r7, #20]
}
 80141c0:	4618      	mov	r0, r3
 80141c2:	3718      	adds	r7, #24
 80141c4:	46bd      	mov	sp, r7
 80141c6:	bd80      	pop	{r7, pc}
 80141c8:	200034c3 	.word	0x200034c3
 80141cc:	200034cc 	.word	0x200034cc
 80141d0:	200034c0 	.word	0x200034c0

080141d4 <prvAddDestMACAddrHash>:

/*---------------------------------------------------------------------------*/

static void prvAddDestMACAddrHash( ETH_HandleTypeDef * pxEthHandle,
                                   uint8_t ucHashIndex )
{
 80141d4:	b580      	push	{r7, lr}
 80141d6:	b082      	sub	sp, #8
 80141d8:	af00      	add	r7, sp, #0
 80141da:	6078      	str	r0, [r7, #4]
 80141dc:	460b      	mov	r3, r1
 80141de:	70fb      	strb	r3, [r7, #3]
    if( ucAddrHashCounters[ ucHashIndex ] == 0 )
 80141e0:	78fb      	ldrb	r3, [r7, #3]
 80141e2:	4a19      	ldr	r2, [pc, #100]	@ (8014248 <prvAddDestMACAddrHash+0x74>)
 80141e4:	5cd3      	ldrb	r3, [r2, r3]
 80141e6:	2b00      	cmp	r3, #0
 80141e8:	d11d      	bne.n	8014226 <prvAddDestMACAddrHash+0x52>
    {
        if( ucHashIndex & 0x20U )
 80141ea:	78fb      	ldrb	r3, [r7, #3]
 80141ec:	f003 0320 	and.w	r3, r3, #32
 80141f0:	2b00      	cmp	r3, #0
 80141f2:	d00b      	beq.n	801420c <prvAddDestMACAddrHash+0x38>
        {
            ulHashTable[ 1 ] |= ( 1U << ( ucHashIndex & 0x1FU ) );
 80141f4:	4b15      	ldr	r3, [pc, #84]	@ (801424c <prvAddDestMACAddrHash+0x78>)
 80141f6:	685a      	ldr	r2, [r3, #4]
 80141f8:	78fb      	ldrb	r3, [r7, #3]
 80141fa:	f003 031f 	and.w	r3, r3, #31
 80141fe:	2101      	movs	r1, #1
 8014200:	fa01 f303 	lsl.w	r3, r1, r3
 8014204:	4313      	orrs	r3, r2
 8014206:	4a11      	ldr	r2, [pc, #68]	@ (801424c <prvAddDestMACAddrHash+0x78>)
 8014208:	6053      	str	r3, [r2, #4]
 801420a:	e008      	b.n	801421e <prvAddDestMACAddrHash+0x4a>
        }
        else
        {
            ulHashTable[ 0 ] |= ( 1U << ucHashIndex );
 801420c:	4b0f      	ldr	r3, [pc, #60]	@ (801424c <prvAddDestMACAddrHash+0x78>)
 801420e:	681a      	ldr	r2, [r3, #0]
 8014210:	78fb      	ldrb	r3, [r7, #3]
 8014212:	2101      	movs	r1, #1
 8014214:	fa01 f303 	lsl.w	r3, r1, r3
 8014218:	4313      	orrs	r3, r2
 801421a:	4a0c      	ldr	r2, [pc, #48]	@ (801424c <prvAddDestMACAddrHash+0x78>)
 801421c:	6013      	str	r3, [r2, #0]
        }

        HAL_ETH_SetHashTable( pxEthHandle, ulHashTable );
 801421e:	490b      	ldr	r1, [pc, #44]	@ (801424c <prvAddDestMACAddrHash+0x78>)
 8014220:	6878      	ldr	r0, [r7, #4]
 8014222:	f7ef f9b6 	bl	8003592 <HAL_ETH_SetHashTable>
    }

    if( ucAddrHashCounters[ ucHashIndex ] < UINT8_MAX )
 8014226:	78fb      	ldrb	r3, [r7, #3]
 8014228:	4a07      	ldr	r2, [pc, #28]	@ (8014248 <prvAddDestMACAddrHash+0x74>)
 801422a:	5cd3      	ldrb	r3, [r2, r3]
 801422c:	2bff      	cmp	r3, #255	@ 0xff
 801422e:	d006      	beq.n	801423e <prvAddDestMACAddrHash+0x6a>
    {
        ++( ucAddrHashCounters[ ucHashIndex ] );
 8014230:	78fb      	ldrb	r3, [r7, #3]
 8014232:	4a05      	ldr	r2, [pc, #20]	@ (8014248 <prvAddDestMACAddrHash+0x74>)
 8014234:	5cd2      	ldrb	r2, [r2, r3]
 8014236:	3201      	adds	r2, #1
 8014238:	b2d1      	uxtb	r1, r2
 801423a:	4a03      	ldr	r2, [pc, #12]	@ (8014248 <prvAddDestMACAddrHash+0x74>)
 801423c:	54d1      	strb	r1, [r2, r3]
    }
}
 801423e:	bf00      	nop
 8014240:	3708      	adds	r7, #8
 8014242:	46bd      	mov	sp, r7
 8014244:	bd80      	pop	{r7, pc}
 8014246:	bf00      	nop
 8014248:	200034cc 	.word	0x200034cc
 801424c:	200034c4 	.word	0x200034c4

08014250 <prvRemoveDestMACAddrHash>:

/*---------------------------------------------------------------------------*/

static void prvRemoveDestMACAddrHash( ETH_HandleTypeDef * pxEthHandle,
                                      const uint8_t * const pucMACAddr )
{
 8014250:	b580      	push	{r7, lr}
 8014252:	b084      	sub	sp, #16
 8014254:	af00      	add	r7, sp, #0
 8014256:	6078      	str	r0, [r7, #4]
 8014258:	6039      	str	r1, [r7, #0]
    const uint8_t ucHashIndex = prvGetMacHashIndex( pucMACAddr );
 801425a:	6838      	ldr	r0, [r7, #0]
 801425c:	f7ff fe2c 	bl	8013eb8 <prvGetMacHashIndex>
 8014260:	4603      	mov	r3, r0
 8014262:	73fb      	strb	r3, [r7, #15]

    if( ucAddrHashCounters[ ucHashIndex ] > 0U )
 8014264:	7bfb      	ldrb	r3, [r7, #15]
 8014266:	4a1c      	ldr	r2, [pc, #112]	@ (80142d8 <prvRemoveDestMACAddrHash+0x88>)
 8014268:	5cd3      	ldrb	r3, [r2, r3]
 801426a:	2b00      	cmp	r3, #0
 801426c:	d02f      	beq.n	80142ce <prvRemoveDestMACAddrHash+0x7e>
    {
        if( ucAddrHashCounters[ ucHashIndex ] < UINT8_MAX )
 801426e:	7bfb      	ldrb	r3, [r7, #15]
 8014270:	4a19      	ldr	r2, [pc, #100]	@ (80142d8 <prvRemoveDestMACAddrHash+0x88>)
 8014272:	5cd3      	ldrb	r3, [r2, r3]
 8014274:	2bff      	cmp	r3, #255	@ 0xff
 8014276:	d02a      	beq.n	80142ce <prvRemoveDestMACAddrHash+0x7e>
        {
            if( --( ucAddrHashCounters[ ucHashIndex ] ) == 0 )
 8014278:	7bfb      	ldrb	r3, [r7, #15]
 801427a:	4a17      	ldr	r2, [pc, #92]	@ (80142d8 <prvRemoveDestMACAddrHash+0x88>)
 801427c:	5cd2      	ldrb	r2, [r2, r3]
 801427e:	3a01      	subs	r2, #1
 8014280:	b2d1      	uxtb	r1, r2
 8014282:	4a15      	ldr	r2, [pc, #84]	@ (80142d8 <prvRemoveDestMACAddrHash+0x88>)
 8014284:	54d1      	strb	r1, [r2, r3]
 8014286:	4a14      	ldr	r2, [pc, #80]	@ (80142d8 <prvRemoveDestMACAddrHash+0x88>)
 8014288:	5cd3      	ldrb	r3, [r2, r3]
 801428a:	2b00      	cmp	r3, #0
 801428c:	d11f      	bne.n	80142ce <prvRemoveDestMACAddrHash+0x7e>
            {
                if( ucHashIndex & 0x20U )
 801428e:	7bfb      	ldrb	r3, [r7, #15]
 8014290:	f003 0320 	and.w	r3, r3, #32
 8014294:	2b00      	cmp	r3, #0
 8014296:	d00c      	beq.n	80142b2 <prvRemoveDestMACAddrHash+0x62>
                {
                    ulHashTable[ 1 ] &= ~( 1U << ( ucHashIndex & 0x1FU ) );
 8014298:	4b10      	ldr	r3, [pc, #64]	@ (80142dc <prvRemoveDestMACAddrHash+0x8c>)
 801429a:	685a      	ldr	r2, [r3, #4]
 801429c:	7bfb      	ldrb	r3, [r7, #15]
 801429e:	f003 031f 	and.w	r3, r3, #31
 80142a2:	2101      	movs	r1, #1
 80142a4:	fa01 f303 	lsl.w	r3, r1, r3
 80142a8:	43db      	mvns	r3, r3
 80142aa:	4013      	ands	r3, r2
 80142ac:	4a0b      	ldr	r2, [pc, #44]	@ (80142dc <prvRemoveDestMACAddrHash+0x8c>)
 80142ae:	6053      	str	r3, [r2, #4]
 80142b0:	e009      	b.n	80142c6 <prvRemoveDestMACAddrHash+0x76>
                }
                else
                {
                    ulHashTable[ 0 ] &= ~( 1U << ucHashIndex );
 80142b2:	4b0a      	ldr	r3, [pc, #40]	@ (80142dc <prvRemoveDestMACAddrHash+0x8c>)
 80142b4:	681a      	ldr	r2, [r3, #0]
 80142b6:	7bfb      	ldrb	r3, [r7, #15]
 80142b8:	2101      	movs	r1, #1
 80142ba:	fa01 f303 	lsl.w	r3, r1, r3
 80142be:	43db      	mvns	r3, r3
 80142c0:	4013      	ands	r3, r2
 80142c2:	4a06      	ldr	r2, [pc, #24]	@ (80142dc <prvRemoveDestMACAddrHash+0x8c>)
 80142c4:	6013      	str	r3, [r2, #0]
                }

                HAL_ETH_SetHashTable( pxEthHandle, ulHashTable );
 80142c6:	4905      	ldr	r1, [pc, #20]	@ (80142dc <prvRemoveDestMACAddrHash+0x8c>)
 80142c8:	6878      	ldr	r0, [r7, #4]
 80142ca:	f7ef f962 	bl	8003592 <HAL_ETH_SetHashTable>
            }
        }
    }
}
 80142ce:	bf00      	nop
 80142d0:	3710      	adds	r7, #16
 80142d2:	46bd      	mov	sp, r7
 80142d4:	bd80      	pop	{r7, pc}
 80142d6:	bf00      	nop
 80142d8:	200034cc 	.word	0x200034cc
 80142dc:	200034c4 	.word	0x200034c4

080142e0 <prvReleaseTxPacket>:
/*                              EMAC Helpers                                 */
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

static void prvReleaseTxPacket( ETH_HandleTypeDef * pxEthHandle )
{
 80142e0:	b580      	push	{r7, lr}
 80142e2:	b082      	sub	sp, #8
 80142e4:	af00      	add	r7, sp, #0
 80142e6:	6078      	str	r0, [r7, #4]
    if( xSemaphoreTake( xTxMutex, pdMS_TO_TICKS( niEMAC_TX_MAX_BLOCK_TIME_MS ) ) != pdFALSE )
 80142e8:	4b0b      	ldr	r3, [pc, #44]	@ (8014318 <prvReleaseTxPacket+0x38>)
 80142ea:	681b      	ldr	r3, [r3, #0]
 80142ec:	2114      	movs	r1, #20
 80142ee:	4618      	mov	r0, r3
 80142f0:	f001 faa8 	bl	8015844 <xQueueSemaphoreTake>
 80142f4:	4603      	mov	r3, r0
 80142f6:	2b00      	cmp	r3, #0
 80142f8:	d009      	beq.n	801430e <prvReleaseTxPacket+0x2e>
    {
        ( void ) HAL_ETH_ReleaseTxPacket( pxEthHandle );
 80142fa:	6878      	ldr	r0, [r7, #4]
 80142fc:	f7ee fc55 	bl	8002baa <HAL_ETH_ReleaseTxPacket>
        ( void ) xSemaphoreGive( xTxMutex );
 8014300:	4b05      	ldr	r3, [pc, #20]	@ (8014318 <prvReleaseTxPacket+0x38>)
 8014302:	6818      	ldr	r0, [r3, #0]
 8014304:	2300      	movs	r3, #0
 8014306:	2200      	movs	r2, #0
 8014308:	2100      	movs	r1, #0
 801430a:	f001 f805 	bl	8015318 <xQueueGenericSend>

    /* while( ETH_TX_DESC_CNT - uxQueueMessagesWaiting( ( QueueHandle_t ) xTxDescSem ) > pxEthHandle->TxDescList.BuffersInUse )
     * {
     *  ( void ) xSemaphoreGive( xTxDescSem );
     * } */
}
 801430e:	bf00      	nop
 8014310:	3708      	adds	r7, #8
 8014312:	46bd      	mov	sp, r7
 8014314:	bd80      	pop	{r7, pc}
 8014316:	bf00      	nop
 8014318:	200034b0 	.word	0x200034b0

0801431c <prvMacUpdateConfig>:

/*---------------------------------------------------------------------------*/

static BaseType_t prvMacUpdateConfig( ETH_HandleTypeDef * pxEthHandle,
                                      EthernetPhy_t * pxPhyObject )
{
 801431c:	b580      	push	{r7, lr}
 801431e:	b09c      	sub	sp, #112	@ 0x70
 8014320:	af00      	add	r7, sp, #0
 8014322:	6078      	str	r0, [r7, #4]
 8014324:	6039      	str	r1, [r7, #0]
    BaseType_t xResult = pdFALSE;
 8014326:	2300      	movs	r3, #0
 8014328:	66fb      	str	r3, [r7, #108]	@ 0x6c

    if( pxEthHandle->gState == HAL_ETH_STATE_STARTED )
 801432a:	687b      	ldr	r3, [r7, #4]
 801432c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014330:	2b40      	cmp	r3, #64	@ 0x40
 8014332:	d102      	bne.n	801433a <prvMacUpdateConfig+0x1e>
    {
        ( void ) HAL_ETH_Stop_IT( pxEthHandle );
 8014334:	6878      	ldr	r0, [r7, #4]
 8014336:	f7ee fa05 	bl	8002744 <HAL_ETH_Stop_IT>
    }

    ETH_MACConfigTypeDef xMACConfig;
    ( void ) HAL_ETH_GetMACConfig( pxEthHandle, &xMACConfig );
 801433a:	f107 0308 	add.w	r3, r7, #8
 801433e:	4619      	mov	r1, r3
 8014340:	6878      	ldr	r0, [r7, #4]
 8014342:	f7ee fdef 	bl	8002f24 <HAL_ETH_GetMACConfig>

    #if ipconfigIS_ENABLED( niEMAC_AUTO_NEGOTIATION )
        ( void ) xPhyStartAutoNegotiation( pxPhyObject, xPhyGetMask( pxPhyObject ) );
 8014346:	683b      	ldr	r3, [r7, #0]
 8014348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801434a:	2201      	movs	r2, #1
 801434c:	fa02 f303 	lsl.w	r3, r2, r3
 8014350:	3b01      	subs	r3, #1
 8014352:	4619      	mov	r1, r3
 8014354:	6838      	ldr	r0, [r7, #0]
 8014356:	f7fe fdc5 	bl	8012ee4 <xPhyStartAutoNegotiation>
    #else
        ( void ) xPhyFixedValue( pxPhyObject, xPhyGetMask( pxPhyObject ) );
    #endif
    xMACConfig.DuplexMode = ( pxPhyObject->xPhyProperties.ucDuplex == PHY_DUPLEX_FULL ) ? ETH_FULLDUPLEX_MODE : ETH_HALFDUPLEX_MODE;
 801435a:	683b      	ldr	r3, [r7, #0]
 801435c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8014360:	2b02      	cmp	r3, #2
 8014362:	d102      	bne.n	801436a <prvMacUpdateConfig+0x4e>
 8014364:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8014368:	e000      	b.n	801436c <prvMacUpdateConfig+0x50>
 801436a:	2300      	movs	r3, #0
 801436c:	623b      	str	r3, [r7, #32]
    xMACConfig.Speed = ( pxPhyObject->xPhyProperties.ucSpeed == PHY_SPEED_10 ) ? ETH_SPEED_10M : ETH_SPEED_100M;
 801436e:	683b      	ldr	r3, [r7, #0]
 8014370:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8014374:	2b01      	cmp	r3, #1
 8014376:	d101      	bne.n	801437c <prvMacUpdateConfig+0x60>
 8014378:	2300      	movs	r3, #0
 801437a:	e001      	b.n	8014380 <prvMacUpdateConfig+0x64>
 801437c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8014380:	61fb      	str	r3, [r7, #28]

    if( HAL_ETH_SetMACConfig( pxEthHandle, &xMACConfig ) == HAL_OK )
 8014382:	f107 0308 	add.w	r3, r7, #8
 8014386:	4619      	mov	r1, r3
 8014388:	6878      	ldr	r0, [r7, #4]
 801438a:	f7ee ffa1 	bl	80032d0 <HAL_ETH_SetMACConfig>
 801438e:	4603      	mov	r3, r0
 8014390:	2b00      	cmp	r3, #0
 8014392:	d101      	bne.n	8014398 <prvMacUpdateConfig+0x7c>
    {
        xResult = pdTRUE;
 8014394:	2301      	movs	r3, #1
 8014396:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    return xResult;
 8014398:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
}
 801439a:	4618      	mov	r0, r3
 801439c:	3770      	adds	r7, #112	@ 0x70
 801439e:	46bd      	mov	sp, r7
 80143a0:	bd80      	pop	{r7, pc}

080143a2 <prvReleaseNetworkBufferDescriptor>:

/*---------------------------------------------------------------------------*/

static void prvReleaseNetworkBufferDescriptor( NetworkBufferDescriptor_t * const pxDescriptor )
{
 80143a2:	b580      	push	{r7, lr}
 80143a4:	b084      	sub	sp, #16
 80143a6:	af00      	add	r7, sp, #0
 80143a8:	6078      	str	r0, [r7, #4]
    NetworkBufferDescriptor_t * pxDescriptorToClear = pxDescriptor;
 80143aa:	687b      	ldr	r3, [r7, #4]
 80143ac:	60fb      	str	r3, [r7, #12]

    while( pxDescriptorToClear != NULL )
 80143ae:	e006      	b.n	80143be <prvReleaseNetworkBufferDescriptor+0x1c>
    {
        #if ipconfigIS_ENABLED( ipconfigUSE_LINKED_RX_MESSAGES )
            NetworkBufferDescriptor_t * const pxNext = pxDescriptorToClear->pxNextBuffer;
        #else
            NetworkBufferDescriptor_t * const pxNext = NULL;
 80143b0:	2300      	movs	r3, #0
 80143b2:	60bb      	str	r3, [r7, #8]
        #endif
        vReleaseNetworkBufferAndDescriptor( pxDescriptorToClear );
 80143b4:	68f8      	ldr	r0, [r7, #12]
 80143b6:	f7fe faf9 	bl	80129ac <vReleaseNetworkBufferAndDescriptor>
        pxDescriptorToClear = pxNext;
 80143ba:	68bb      	ldr	r3, [r7, #8]
 80143bc:	60fb      	str	r3, [r7, #12]
    while( pxDescriptorToClear != NULL )
 80143be:	68fb      	ldr	r3, [r7, #12]
 80143c0:	2b00      	cmp	r3, #0
 80143c2:	d1f5      	bne.n	80143b0 <prvReleaseNetworkBufferDescriptor+0xe>
    }
}
 80143c4:	bf00      	nop
 80143c6:	bf00      	nop
 80143c8:	3710      	adds	r7, #16
 80143ca:	46bd      	mov	sp, r7
 80143cc:	bd80      	pop	{r7, pc}

080143ce <prvSendRxEvent>:

/*---------------------------------------------------------------------------*/

static void prvSendRxEvent( NetworkBufferDescriptor_t * const pxDescriptor )
{
 80143ce:	b580      	push	{r7, lr}
 80143d0:	b084      	sub	sp, #16
 80143d2:	af00      	add	r7, sp, #0
 80143d4:	6078      	str	r0, [r7, #4]
    const IPStackEvent_t xRxEvent =
 80143d6:	2301      	movs	r3, #1
 80143d8:	723b      	strb	r3, [r7, #8]
 80143da:	687b      	ldr	r3, [r7, #4]
 80143dc:	60fb      	str	r3, [r7, #12]
    {
        .eEventType = eNetworkRxEvent,
        .pvData     = ( void * ) pxDescriptor
    };

    if( xSendEventStructToIPTask( &xRxEvent, pdMS_TO_TICKS( niEMAC_RX_MAX_BLOCK_TIME_MS ) ) != pdPASS )
 80143de:	f107 0308 	add.w	r3, r7, #8
 80143e2:	2114      	movs	r1, #20
 80143e4:	4618      	mov	r0, r3
 80143e6:	f7f6 f8ed 	bl	800a5c4 <xSendEventStructToIPTask>
 80143ea:	4603      	mov	r3, r0
 80143ec:	2b01      	cmp	r3, #1
 80143ee:	d002      	beq.n	80143f6 <prvSendRxEvent+0x28>
    {
        iptraceETHERNET_RX_EVENT_LOST();
        FreeRTOS_debug_printf( ( "prvSendRxEvent: xSendEventStructToIPTask failed\n" ) );
        prvReleaseNetworkBufferDescriptor( pxDescriptor );
 80143f0:	6878      	ldr	r0, [r7, #4]
 80143f2:	f7ff ffd6 	bl	80143a2 <prvReleaseNetworkBufferDescriptor>
    }
}
 80143f6:	bf00      	nop
 80143f8:	3710      	adds	r7, #16
 80143fa:	46bd      	mov	sp, r7
 80143fc:	bd80      	pop	{r7, pc}
	...

08014400 <prvAcceptPacket>:

/*---------------------------------------------------------------------------*/

static BaseType_t prvAcceptPacket( const NetworkBufferDescriptor_t * const pxDescriptor,
                                   uint16_t usLength )
{
 8014400:	b580      	push	{r7, lr}
 8014402:	b086      	sub	sp, #24
 8014404:	af00      	add	r7, sp, #0
 8014406:	6078      	str	r0, [r7, #4]
 8014408:	460b      	mov	r3, r1
 801440a:	807b      	strh	r3, [r7, #2]
    BaseType_t xResult = pdFALSE;
 801440c:	2300      	movs	r3, #0
 801440e:	617b      	str	r3, [r7, #20]

    do
    {
        if( pxDescriptor == NULL )
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	2b00      	cmp	r3, #0
 8014414:	d01c      	beq.n	8014450 <prvAcceptPacket+0x50>
            iptraceETHERNET_RX_EVENT_LOST();
            FreeRTOS_debug_printf( ( "prvAcceptPacket: Null Descriptor\n" ) );
            break;
        }

        if( usLength > pxDescriptor->xDataLength )
 8014416:	887a      	ldrh	r2, [r7, #2]
 8014418:	687b      	ldr	r3, [r7, #4]
 801441a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801441c:	429a      	cmp	r2, r3
 801441e:	d819      	bhi.n	8014454 <prvAcceptPacket+0x54>
            iptraceETHERNET_RX_EVENT_LOST();
            FreeRTOS_debug_printf( ( "prvAcceptPacket: Packet size overflow\n" ) );
            break;
        }

        ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 8014420:	4b11      	ldr	r3, [pc, #68]	@ (8014468 <prvAcceptPacket+0x68>)
 8014422:	613b      	str	r3, [r7, #16]
        uint32_t ulErrorCode = 0;
 8014424:	2300      	movs	r3, #0
 8014426:	60fb      	str	r3, [r7, #12]
        ( void ) HAL_ETH_GetRxDataErrorCode( pxEthHandle, &ulErrorCode );
 8014428:	f107 030c 	add.w	r3, r7, #12
 801442c:	4619      	mov	r1, r3
 801442e:	6938      	ldr	r0, [r7, #16]
 8014430:	f7ee fba8 	bl	8002b84 <HAL_ETH_GetRxDataErrorCode>

        if( ulErrorCode != 0 )
 8014434:	68fb      	ldr	r3, [r7, #12]
 8014436:	2b00      	cmp	r3, #0
 8014438:	d10e      	bne.n	8014458 <prvAcceptPacket+0x58>
            FreeRTOS_debug_printf( ( "prvAcceptPacket: Rx Data Error\n" ) );
            break;
        }

        #if ipconfigIS_ENABLED( ipconfigETHERNET_DRIVER_FILTERS_FRAME_TYPES )
            if( eConsiderFrameForProcessing( pxDescriptor->pucEthernetBuffer ) != eProcessBuffer )
 801443a:	687b      	ldr	r3, [r7, #4]
 801443c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801443e:	4618      	mov	r0, r3
 8014440:	f7f6 f908 	bl	800a654 <eConsiderFrameForProcessing>
 8014444:	4603      	mov	r3, r0
 8014446:	2b01      	cmp	r3, #1
 8014448:	d108      	bne.n	801445c <prvAcceptPacket+0x5c>
                break;
            }
        }
        #endif /* if ipconfigIS_ENABLED( ipconfigETHERNET_DRIVER_FILTERS_PACKETS ) */

        xResult = pdTRUE;
 801444a:	2301      	movs	r3, #1
 801444c:	617b      	str	r3, [r7, #20]
 801444e:	e006      	b.n	801445e <prvAcceptPacket+0x5e>
            break;
 8014450:	bf00      	nop
 8014452:	e004      	b.n	801445e <prvAcceptPacket+0x5e>
            break;
 8014454:	bf00      	nop
 8014456:	e002      	b.n	801445e <prvAcceptPacket+0x5e>
            break;
 8014458:	bf00      	nop
 801445a:	e000      	b.n	801445e <prvAcceptPacket+0x5e>
                break;
 801445c:	bf00      	nop
    } while( pdFALSE );

    return xResult;
 801445e:	697b      	ldr	r3, [r7, #20]
}
 8014460:	4618      	mov	r0, r3
 8014462:	3718      	adds	r7, #24
 8014464:	46bd      	mov	sp, r7
 8014466:	bd80      	pop	{r7, pc}
 8014468:	200033bc 	.word	0x200033bc

0801446c <ETH_IRQHandler>:
/*                              IRQ Handlers                                 */
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

void ETH_IRQHandler( void )
{
 801446c:	b580      	push	{r7, lr}
 801446e:	b082      	sub	sp, #8
 8014470:	af00      	add	r7, sp, #0
    traceISR_ENTER();

    ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 8014472:	4b0c      	ldr	r3, [pc, #48]	@ (80144a4 <ETH_IRQHandler+0x38>)
 8014474:	607b      	str	r3, [r7, #4]

    xSwitchRequired = pdFALSE;
 8014476:	4b0c      	ldr	r3, [pc, #48]	@ (80144a8 <ETH_IRQHandler+0x3c>)
 8014478:	2200      	movs	r2, #0
 801447a:	601a      	str	r2, [r3, #0]
    HAL_ETH_IRQHandler( pxEthHandle );
 801447c:	6878      	ldr	r0, [r7, #4]
 801447e:	f7ee fbf7 	bl	8002c70 <HAL_ETH_IRQHandler>

    portYIELD_FROM_ISR( xSwitchRequired );
 8014482:	4b09      	ldr	r3, [pc, #36]	@ (80144a8 <ETH_IRQHandler+0x3c>)
 8014484:	681b      	ldr	r3, [r3, #0]
 8014486:	2b00      	cmp	r3, #0
 8014488:	d007      	beq.n	801449a <ETH_IRQHandler+0x2e>
 801448a:	4b08      	ldr	r3, [pc, #32]	@ (80144ac <ETH_IRQHandler+0x40>)
 801448c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014490:	601a      	str	r2, [r3, #0]
 8014492:	f3bf 8f4f 	dsb	sy
 8014496:	f3bf 8f6f 	isb	sy
}
 801449a:	bf00      	nop
 801449c:	3708      	adds	r7, #8
 801449e:	46bd      	mov	sp, r7
 80144a0:	bd80      	pop	{r7, pc}
 80144a2:	bf00      	nop
 80144a4:	200033bc 	.word	0x200033bc
 80144a8:	200034b8 	.word	0x200034b8
 80144ac:	e000ed04 	.word	0xe000ed04

080144b0 <HAL_ETH_ErrorCallback>:

/*---------------------------------------------------------------------------*/

void HAL_ETH_ErrorCallback( ETH_HandleTypeDef * pxEthHandle )
{
 80144b0:	b580      	push	{r7, lr}
 80144b2:	b088      	sub	sp, #32
 80144b4:	af02      	add	r7, sp, #8
 80144b6:	6078      	str	r0, [r7, #4]
    eMAC_IF_EVENT eErrorEvents = eMacEventNone;
 80144b8:	2300      	movs	r3, #0
 80144ba:	75fb      	strb	r3, [r7, #23]

    if( pxEthHandle->gState == HAL_ETH_STATE_ERROR )
 80144bc:	687b      	ldr	r3, [r7, #4]
 80144be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80144c2:	2be0      	cmp	r3, #224	@ 0xe0
 80144c4:	d103      	bne.n	80144ce <HAL_ETH_ErrorCallback+0x1e>
    {
        /* Fatal bus error occurred */
        eErrorEvents |= eMacEventErrEth;
 80144c6:	7dfb      	ldrb	r3, [r7, #23]
 80144c8:	f043 0320 	orr.w	r3, r3, #32
 80144cc:	75fb      	strb	r3, [r7, #23]
    }

    if( ( pxEthHandle->ErrorCode & HAL_ETH_ERROR_DMA ) != 0 )
 80144ce:	687b      	ldr	r3, [r7, #4]
 80144d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80144d4:	f003 0308 	and.w	r3, r3, #8
 80144d8:	2b00      	cmp	r3, #0
 80144da:	d019      	beq.n	8014510 <HAL_ETH_ErrorCallback+0x60>
    {
        eErrorEvents |= eMacEventErrDma;
 80144dc:	7dfb      	ldrb	r3, [r7, #23]
 80144de:	f043 0310 	orr.w	r3, r3, #16
 80144e2:	75fb      	strb	r3, [r7, #23]
        const uint32_t ulDmaError = pxEthHandle->DMAErrorCode;
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80144ea:	613b      	str	r3, [r7, #16]

        if( ( ulDmaError & ETH_DMA_TX_BUFFER_UNAVAILABLE_FLAG ) != 0 )
 80144ec:	693b      	ldr	r3, [r7, #16]
 80144ee:	f003 0304 	and.w	r3, r3, #4
 80144f2:	2b00      	cmp	r3, #0
 80144f4:	d003      	beq.n	80144fe <HAL_ETH_ErrorCallback+0x4e>
        {
            eErrorEvents |= eMacEventErrTx;
 80144f6:	7dfb      	ldrb	r3, [r7, #23]
 80144f8:	f043 0308 	orr.w	r3, r3, #8
 80144fc:	75fb      	strb	r3, [r7, #23]
        }

        if( ( ulDmaError & ETH_DMA_RX_BUFFER_UNAVAILABLE_FLAG ) != 0 )
 80144fe:	693b      	ldr	r3, [r7, #16]
 8014500:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014504:	2b00      	cmp	r3, #0
 8014506:	d003      	beq.n	8014510 <HAL_ETH_ErrorCallback+0x60>
        {
            eErrorEvents |= eMacEventErrRx;
 8014508:	7dfb      	ldrb	r3, [r7, #23]
 801450a:	f043 0304 	orr.w	r3, r3, #4
 801450e:	75fb      	strb	r3, [r7, #23]
        }
    }

    if( ( pxEthHandle->ErrorCode & HAL_ETH_ERROR_MAC ) != 0 )
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014516:	f003 0310 	and.w	r3, r3, #16
 801451a:	2b00      	cmp	r3, #0
 801451c:	d003      	beq.n	8014526 <HAL_ETH_ErrorCallback+0x76>
    {
        eErrorEvents |= eMacEventErrMac;
 801451e:	7dfb      	ldrb	r3, [r7, #23]
 8014520:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014524:	75fb      	strb	r3, [r7, #23]
    }

    if( ( xEMACTaskHandle != NULL ) && ( eErrorEvents != eMacEventNone ) )
 8014526:	4b0e      	ldr	r3, [pc, #56]	@ (8014560 <HAL_ETH_ErrorCallback+0xb0>)
 8014528:	681b      	ldr	r3, [r3, #0]
 801452a:	2b00      	cmp	r3, #0
 801452c:	d014      	beq.n	8014558 <HAL_ETH_ErrorCallback+0xa8>
 801452e:	7dfb      	ldrb	r3, [r7, #23]
 8014530:	2b00      	cmp	r3, #0
 8014532:	d011      	beq.n	8014558 <HAL_ETH_ErrorCallback+0xa8>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8014534:	2300      	movs	r3, #0
 8014536:	60fb      	str	r3, [r7, #12]
        ( void ) xTaskNotifyFromISR( xEMACTaskHandle, eErrorEvents, eSetBits, &xHigherPriorityTaskWoken );
 8014538:	4b09      	ldr	r3, [pc, #36]	@ (8014560 <HAL_ETH_ErrorCallback+0xb0>)
 801453a:	6818      	ldr	r0, [r3, #0]
 801453c:	7df9      	ldrb	r1, [r7, #23]
 801453e:	f107 030c 	add.w	r3, r7, #12
 8014542:	9300      	str	r3, [sp, #0]
 8014544:	2300      	movs	r3, #0
 8014546:	2201      	movs	r2, #1
 8014548:	f002 fee4 	bl	8017314 <xTaskGenericNotifyFromISR>
        xSwitchRequired |= xHigherPriorityTaskWoken;
 801454c:	4b05      	ldr	r3, [pc, #20]	@ (8014564 <HAL_ETH_ErrorCallback+0xb4>)
 801454e:	681a      	ldr	r2, [r3, #0]
 8014550:	68fb      	ldr	r3, [r7, #12]
 8014552:	4313      	orrs	r3, r2
 8014554:	4a03      	ldr	r2, [pc, #12]	@ (8014564 <HAL_ETH_ErrorCallback+0xb4>)
 8014556:	6013      	str	r3, [r2, #0]
    }
}
 8014558:	bf00      	nop
 801455a:	3718      	adds	r7, #24
 801455c:	46bd      	mov	sp, r7
 801455e:	bd80      	pop	{r7, pc}
 8014560:	200034ac 	.word	0x200034ac
 8014564:	200034b8 	.word	0x200034b8

08014568 <HAL_ETH_RxCpltCallback>:

/*---------------------------------------------------------------------------*/

void HAL_ETH_RxCpltCallback( ETH_HandleTypeDef * pxEthHandle )
{
 8014568:	b580      	push	{r7, lr}
 801456a:	b086      	sub	sp, #24
 801456c:	af02      	add	r7, sp, #8
 801456e:	6078      	str	r0, [r7, #4]
    static size_t uxMostRXDescsUsed = 0U;

    const size_t uxRxUsed = pxEthHandle->RxDescList.RxDescCnt;
 8014570:	687b      	ldr	r3, [r7, #4]
 8014572:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8014574:	60fb      	str	r3, [r7, #12]

    if( uxMostRXDescsUsed < uxRxUsed )
 8014576:	4b11      	ldr	r3, [pc, #68]	@ (80145bc <HAL_ETH_RxCpltCallback+0x54>)
 8014578:	681b      	ldr	r3, [r3, #0]
 801457a:	68fa      	ldr	r2, [r7, #12]
 801457c:	429a      	cmp	r2, r3
 801457e:	d902      	bls.n	8014586 <HAL_ETH_RxCpltCallback+0x1e>
    {
        uxMostRXDescsUsed = uxRxUsed;
 8014580:	4a0e      	ldr	r2, [pc, #56]	@ (80145bc <HAL_ETH_RxCpltCallback+0x54>)
 8014582:	68fb      	ldr	r3, [r7, #12]
 8014584:	6013      	str	r3, [r2, #0]
    }

    iptraceNETWORK_INTERFACE_RECEIVE();

    if( xEMACTaskHandle != NULL )
 8014586:	4b0e      	ldr	r3, [pc, #56]	@ (80145c0 <HAL_ETH_RxCpltCallback+0x58>)
 8014588:	681b      	ldr	r3, [r3, #0]
 801458a:	2b00      	cmp	r3, #0
 801458c:	d011      	beq.n	80145b2 <HAL_ETH_RxCpltCallback+0x4a>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801458e:	2300      	movs	r3, #0
 8014590:	60bb      	str	r3, [r7, #8]
        ( void ) xTaskNotifyFromISR( xEMACTaskHandle, eMacEventRx, eSetBits, &xHigherPriorityTaskWoken );
 8014592:	4b0b      	ldr	r3, [pc, #44]	@ (80145c0 <HAL_ETH_RxCpltCallback+0x58>)
 8014594:	6818      	ldr	r0, [r3, #0]
 8014596:	f107 0308 	add.w	r3, r7, #8
 801459a:	9300      	str	r3, [sp, #0]
 801459c:	2300      	movs	r3, #0
 801459e:	2201      	movs	r2, #1
 80145a0:	2101      	movs	r1, #1
 80145a2:	f002 feb7 	bl	8017314 <xTaskGenericNotifyFromISR>
        xSwitchRequired |= xHigherPriorityTaskWoken;
 80145a6:	4b07      	ldr	r3, [pc, #28]	@ (80145c4 <HAL_ETH_RxCpltCallback+0x5c>)
 80145a8:	681a      	ldr	r2, [r3, #0]
 80145aa:	68bb      	ldr	r3, [r7, #8]
 80145ac:	4313      	orrs	r3, r2
 80145ae:	4a05      	ldr	r2, [pc, #20]	@ (80145c4 <HAL_ETH_RxCpltCallback+0x5c>)
 80145b0:	6013      	str	r3, [r2, #0]
    }
}
 80145b2:	bf00      	nop
 80145b4:	3710      	adds	r7, #16
 80145b6:	46bd      	mov	sp, r7
 80145b8:	bd80      	pop	{r7, pc}
 80145ba:	bf00      	nop
 80145bc:	20004654 	.word	0x20004654
 80145c0:	200034ac 	.word	0x200034ac
 80145c4:	200034b8 	.word	0x200034b8

080145c8 <HAL_ETH_TxCpltCallback>:

/*---------------------------------------------------------------------------*/

void HAL_ETH_TxCpltCallback( ETH_HandleTypeDef * pxEthHandle )
{
 80145c8:	b580      	push	{r7, lr}
 80145ca:	b086      	sub	sp, #24
 80145cc:	af02      	add	r7, sp, #8
 80145ce:	6078      	str	r0, [r7, #4]
    static size_t uxMostTXDescsUsed = 0U;

    const size_t uxTxUsed = pxEthHandle->TxDescList.BuffersInUse;
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80145d4:	60fb      	str	r3, [r7, #12]

    if( uxMostTXDescsUsed < uxTxUsed )
 80145d6:	4b11      	ldr	r3, [pc, #68]	@ (801461c <HAL_ETH_TxCpltCallback+0x54>)
 80145d8:	681b      	ldr	r3, [r3, #0]
 80145da:	68fa      	ldr	r2, [r7, #12]
 80145dc:	429a      	cmp	r2, r3
 80145de:	d902      	bls.n	80145e6 <HAL_ETH_TxCpltCallback+0x1e>
    {
        uxMostTXDescsUsed = uxTxUsed;
 80145e0:	4a0e      	ldr	r2, [pc, #56]	@ (801461c <HAL_ETH_TxCpltCallback+0x54>)
 80145e2:	68fb      	ldr	r3, [r7, #12]
 80145e4:	6013      	str	r3, [r2, #0]
    }

    iptraceNETWORK_INTERFACE_TRANSMIT();

    if( xEMACTaskHandle != NULL )
 80145e6:	4b0e      	ldr	r3, [pc, #56]	@ (8014620 <HAL_ETH_TxCpltCallback+0x58>)
 80145e8:	681b      	ldr	r3, [r3, #0]
 80145ea:	2b00      	cmp	r3, #0
 80145ec:	d011      	beq.n	8014612 <HAL_ETH_TxCpltCallback+0x4a>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80145ee:	2300      	movs	r3, #0
 80145f0:	60bb      	str	r3, [r7, #8]
        ( void ) xTaskNotifyFromISR( xEMACTaskHandle, eMacEventTx, eSetBits, &xHigherPriorityTaskWoken );
 80145f2:	4b0b      	ldr	r3, [pc, #44]	@ (8014620 <HAL_ETH_TxCpltCallback+0x58>)
 80145f4:	6818      	ldr	r0, [r3, #0]
 80145f6:	f107 0308 	add.w	r3, r7, #8
 80145fa:	9300      	str	r3, [sp, #0]
 80145fc:	2300      	movs	r3, #0
 80145fe:	2201      	movs	r2, #1
 8014600:	2102      	movs	r1, #2
 8014602:	f002 fe87 	bl	8017314 <xTaskGenericNotifyFromISR>
        xSwitchRequired |= xHigherPriorityTaskWoken;
 8014606:	4b07      	ldr	r3, [pc, #28]	@ (8014624 <HAL_ETH_TxCpltCallback+0x5c>)
 8014608:	681a      	ldr	r2, [r3, #0]
 801460a:	68bb      	ldr	r3, [r7, #8]
 801460c:	4313      	orrs	r3, r2
 801460e:	4a05      	ldr	r2, [pc, #20]	@ (8014624 <HAL_ETH_TxCpltCallback+0x5c>)
 8014610:	6013      	str	r3, [r2, #0]
    }
}
 8014612:	bf00      	nop
 8014614:	3710      	adds	r7, #16
 8014616:	46bd      	mov	sp, r7
 8014618:	bd80      	pop	{r7, pc}
 801461a:	bf00      	nop
 801461c:	20004658 	.word	0x20004658
 8014620:	200034ac 	.word	0x200034ac
 8014624:	200034b8 	.word	0x200034b8

08014628 <HAL_ETH_RxAllocateCallback>:
/*                            HAL Tx/Rx Callbacks                            */
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

void HAL_ETH_RxAllocateCallback( uint8_t ** ppucBuff )
{
 8014628:	b580      	push	{r7, lr}
 801462a:	b084      	sub	sp, #16
 801462c:	af00      	add	r7, sp, #0
 801462e:	6078      	str	r0, [r7, #4]
    const NetworkBufferDescriptor_t * pxBufferDescriptor = pxGetNetworkBufferWithDescriptor( niEMAC_DATA_BUFFER_SIZE, pdMS_TO_TICKS( niEMAC_DESCRIPTOR_WAIT_TIME_MS ) );
 8014630:	2114      	movs	r1, #20
 8014632:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 8014636:	f7fe f90d 	bl	8012854 <pxGetNetworkBufferWithDescriptor>
 801463a:	60f8      	str	r0, [r7, #12]

    if( pxBufferDescriptor != NULL )
 801463c:	68fb      	ldr	r3, [r7, #12]
 801463e:	2b00      	cmp	r3, #0
 8014640:	d003      	beq.n	801464a <HAL_ETH_RxAllocateCallback+0x22>
            if( niEMAC_CACHE_MAINTENANCE != 0 )
            {
                SCB_InvalidateDCache_by_Addr( ( uint32_t * ) pxBufferDescriptor->pucEthernetBuffer, pxBufferDescriptor->xDataLength );
            }
        #endif
        *ppucBuff = pxBufferDescriptor->pucEthernetBuffer;
 8014642:	68fb      	ldr	r3, [r7, #12]
 8014644:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	601a      	str	r2, [r3, #0]
    }
    else
    {
        FreeRTOS_debug_printf( ( "HAL_ETH_RxAllocateCallback: failed\n" ) );
    }
}
 801464a:	bf00      	nop
 801464c:	3710      	adds	r7, #16
 801464e:	46bd      	mov	sp, r7
 8014650:	bd80      	pop	{r7, pc}

08014652 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback( void ** ppvStart,
                             void ** ppvEnd,
                             uint8_t * pucBuff,
                             uint16_t usLength )
{
 8014652:	b580      	push	{r7, lr}
 8014654:	b088      	sub	sp, #32
 8014656:	af00      	add	r7, sp, #0
 8014658:	60f8      	str	r0, [r7, #12]
 801465a:	60b9      	str	r1, [r7, #8]
 801465c:	607a      	str	r2, [r7, #4]
 801465e:	807b      	strh	r3, [r7, #2]
    NetworkBufferDescriptor_t ** const ppxStartDescriptor = ( NetworkBufferDescriptor_t ** ) ppvStart;
 8014660:	68fb      	ldr	r3, [r7, #12]
 8014662:	61fb      	str	r3, [r7, #28]
    NetworkBufferDescriptor_t ** const ppxEndDescriptor = ( NetworkBufferDescriptor_t ** ) ppvEnd;
 8014664:	68bb      	ldr	r3, [r7, #8]
 8014666:	61bb      	str	r3, [r7, #24]
    NetworkBufferDescriptor_t * const pxCurDescriptor = pxPacketBuffer_to_NetworkBuffer( ( const void * ) pucBuff );
 8014668:	6878      	ldr	r0, [r7, #4]
 801466a:	f7f6 fecf 	bl	800b40c <pxPacketBuffer_to_NetworkBuffer>
 801466e:	6178      	str	r0, [r7, #20]

    if( prvAcceptPacket( pxCurDescriptor, usLength ) == pdTRUE )
 8014670:	887b      	ldrh	r3, [r7, #2]
 8014672:	4619      	mov	r1, r3
 8014674:	6978      	ldr	r0, [r7, #20]
 8014676:	f7ff fec3 	bl	8014400 <prvAcceptPacket>
 801467a:	4603      	mov	r3, r0
 801467c:	2b01      	cmp	r3, #1
 801467e:	d120      	bne.n	80146c2 <HAL_ETH_RxLinkCallback+0x70>
    {
        pxCurDescriptor->xDataLength = usLength;
 8014680:	887a      	ldrh	r2, [r7, #2]
 8014682:	697b      	ldr	r3, [r7, #20]
 8014684:	629a      	str	r2, [r3, #40]	@ 0x28
        #if ipconfigIS_ENABLED( ipconfigUSE_LINKED_RX_MESSAGES )
            pxCurDescriptor->pxNextBuffer = NULL;
        #endif

        if( *ppxStartDescriptor == NULL )
 8014686:	69fb      	ldr	r3, [r7, #28]
 8014688:	681b      	ldr	r3, [r3, #0]
 801468a:	2b00      	cmp	r3, #0
 801468c:	d102      	bne.n	8014694 <HAL_ETH_RxLinkCallback+0x42>
        {
            *ppxStartDescriptor = pxCurDescriptor;
 801468e:	69fb      	ldr	r3, [r7, #28]
 8014690:	697a      	ldr	r2, [r7, #20]
 8014692:	601a      	str	r2, [r3, #0]
            else if( ppxEndDescriptor != NULL )
            {
                ( *ppxEndDescriptor )->pxNextBuffer = pxCurDescriptor;
            }
        #endif
        *ppxEndDescriptor = pxCurDescriptor;
 8014694:	69bb      	ldr	r3, [r7, #24]
 8014696:	697a      	ldr	r2, [r7, #20]
 8014698:	601a      	str	r2, [r3, #0]
        /* Only single buffer packets are supported */
        configASSERT( *ppxStartDescriptor == *ppxEndDescriptor );
 801469a:	69fb      	ldr	r3, [r7, #28]
 801469c:	681a      	ldr	r2, [r3, #0]
 801469e:	69bb      	ldr	r3, [r7, #24]
 80146a0:	681b      	ldr	r3, [r3, #0]
 80146a2:	429a      	cmp	r2, r3
 80146a4:	d010      	beq.n	80146c8 <HAL_ETH_RxLinkCallback+0x76>
	__asm volatile
 80146a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80146aa:	b672      	cpsid	i
 80146ac:	f383 8811 	msr	BASEPRI, r3
 80146b0:	f3bf 8f6f 	isb	sy
 80146b4:	f3bf 8f4f 	dsb	sy
 80146b8:	b662      	cpsie	i
 80146ba:	613b      	str	r3, [r7, #16]
}
 80146bc:	bf00      	nop
 80146be:	bf00      	nop
 80146c0:	e7fd      	b.n	80146be <HAL_ETH_RxLinkCallback+0x6c>
        #endif
    }
    else
    {
        FreeRTOS_debug_printf( ( "HAL_ETH_RxLinkCallback: Buffer Dropped\n" ) );
        prvReleaseNetworkBufferDescriptor( pxCurDescriptor );
 80146c2:	6978      	ldr	r0, [r7, #20]
 80146c4:	f7ff fe6d 	bl	80143a2 <prvReleaseNetworkBufferDescriptor>
    }
}
 80146c8:	bf00      	nop
 80146ca:	3720      	adds	r7, #32
 80146cc:	46bd      	mov	sp, r7
 80146ce:	bd80      	pop	{r7, pc}

080146d0 <HAL_ETH_TxFreeCallback>:

/*---------------------------------------------------------------------------*/

void HAL_ETH_TxFreeCallback( uint32_t * pulBuff )
{
 80146d0:	b580      	push	{r7, lr}
 80146d2:	b084      	sub	sp, #16
 80146d4:	af00      	add	r7, sp, #0
 80146d6:	6078      	str	r0, [r7, #4]
    NetworkBufferDescriptor_t * const pxNetworkBuffer = ( NetworkBufferDescriptor_t * ) pulBuff;
 80146d8:	687b      	ldr	r3, [r7, #4]
 80146da:	60fb      	str	r3, [r7, #12]

    prvReleaseNetworkBufferDescriptor( pxNetworkBuffer );
 80146dc:	68f8      	ldr	r0, [r7, #12]
 80146de:	f7ff fe60 	bl	80143a2 <prvReleaseNetworkBufferDescriptor>
    ( void ) xSemaphoreGive( xTxDescSem );
 80146e2:	4b05      	ldr	r3, [pc, #20]	@ (80146f8 <HAL_ETH_TxFreeCallback+0x28>)
 80146e4:	6818      	ldr	r0, [r3, #0]
 80146e6:	2300      	movs	r3, #0
 80146e8:	2200      	movs	r2, #0
 80146ea:	2100      	movs	r1, #0
 80146ec:	f000 fe14 	bl	8015318 <xQueueGenericSend>
}
 80146f0:	bf00      	nop
 80146f2:	3710      	adds	r7, #16
 80146f4:	46bd      	mov	sp, r7
 80146f6:	bd80      	pop	{r7, pc}
 80146f8:	200034b4 	.word	0x200034b4

080146fc <pxSTM32_FillInterfaceDescriptor>:
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

NetworkInterface_t * pxSTM32_FillInterfaceDescriptor( BaseType_t xEMACIndex,
                                                      NetworkInterface_t * pxInterface )
{
 80146fc:	b580      	push	{r7, lr}
 80146fe:	b082      	sub	sp, #8
 8014700:	af00      	add	r7, sp, #0
 8014702:	6078      	str	r0, [r7, #4]
 8014704:	6039      	str	r1, [r7, #0]
    static char pcName[ 17 ];

    ( void ) snprintf( pcName, sizeof( pcName ), "eth%u", ( unsigned ) xEMACIndex );
 8014706:	687b      	ldr	r3, [r7, #4]
 8014708:	4a13      	ldr	r2, [pc, #76]	@ (8014758 <pxSTM32_FillInterfaceDescriptor+0x5c>)
 801470a:	2111      	movs	r1, #17
 801470c:	4813      	ldr	r0, [pc, #76]	@ (801475c <pxSTM32_FillInterfaceDescriptor+0x60>)
 801470e:	f004 f851 	bl	80187b4 <sniprintf>

    ( void ) memset( pxInterface, '\0', sizeof( *pxInterface ) );
 8014712:	2228      	movs	r2, #40	@ 0x28
 8014714:	2100      	movs	r1, #0
 8014716:	6838      	ldr	r0, [r7, #0]
 8014718:	f004 f984 	bl	8018a24 <memset>
    pxInterface->pcName = pcName;
 801471c:	683b      	ldr	r3, [r7, #0]
 801471e:	4a0f      	ldr	r2, [pc, #60]	@ (801475c <pxSTM32_FillInterfaceDescriptor+0x60>)
 8014720:	601a      	str	r2, [r3, #0]
    /* TODO: use pvArgument to get xEMACData? */
    /* xEMACData.xEMACIndex = xEMACIndex; */
    /* pxInterface->pvArgument = ( void * ) &xEMACData; */
    /* pxInterface->pvArgument = pvPortMalloc( sizeof( EMACData_t ) ); */
    pxInterface->pvArgument = ( void * ) xEMACIndex;
 8014722:	687a      	ldr	r2, [r7, #4]
 8014724:	683b      	ldr	r3, [r7, #0]
 8014726:	605a      	str	r2, [r3, #4]
    pxInterface->pfInitialise = prvNetworkInterfaceInitialise;
 8014728:	683b      	ldr	r3, [r7, #0]
 801472a:	4a0d      	ldr	r2, [pc, #52]	@ (8014760 <pxSTM32_FillInterfaceDescriptor+0x64>)
 801472c:	609a      	str	r2, [r3, #8]
    pxInterface->pfOutput = prvNetworkInterfaceOutput;
 801472e:	683b      	ldr	r3, [r7, #0]
 8014730:	4a0c      	ldr	r2, [pc, #48]	@ (8014764 <pxSTM32_FillInterfaceDescriptor+0x68>)
 8014732:	60da      	str	r2, [r3, #12]
    pxInterface->pfGetPhyLinkStatus = prvGetPhyLinkStatus;
 8014734:	683b      	ldr	r3, [r7, #0]
 8014736:	4a0c      	ldr	r2, [pc, #48]	@ (8014768 <pxSTM32_FillInterfaceDescriptor+0x6c>)
 8014738:	611a      	str	r2, [r3, #16]

    pxInterface->pfAddAllowedMAC = prvAddAllowedMACAddress;
 801473a:	683b      	ldr	r3, [r7, #0]
 801473c:	4a0b      	ldr	r2, [pc, #44]	@ (801476c <pxSTM32_FillInterfaceDescriptor+0x70>)
 801473e:	615a      	str	r2, [r3, #20]
    pxInterface->pfRemoveAllowedMAC = prvRemoveAllowedMACAddress;
 8014740:	683b      	ldr	r3, [r7, #0]
 8014742:	4a0b      	ldr	r2, [pc, #44]	@ (8014770 <pxSTM32_FillInterfaceDescriptor+0x74>)
 8014744:	619a      	str	r2, [r3, #24]

    return FreeRTOS_AddNetworkInterface( pxInterface );
 8014746:	6838      	ldr	r0, [r7, #0]
 8014748:	f7f7 fcbc 	bl	800c0c4 <FreeRTOS_AddNetworkInterface>
 801474c:	4603      	mov	r3, r0
}
 801474e:	4618      	mov	r0, r3
 8014750:	3708      	adds	r7, #8
 8014752:	46bd      	mov	sp, r7
 8014754:	bd80      	pop	{r7, pc}
 8014756:	bf00      	nop
 8014758:	08019c68 	.word	0x08019c68
 801475c:	2000465c 	.word	0x2000465c
 8014760:	0801349d 	.word	0x0801349d
 8014764:	0801359d 	.word	0x0801359d
 8014768:	08013471 	.word	0x08013471
 801476c:	08013779 	.word	0x08013779
 8014770:	080137d1 	.word	0x080137d1

08014774 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8014774:	b480      	push	{r7}
 8014776:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8014778:	bf00      	nop
 801477a:	46bd      	mov	sp, r7
 801477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014780:	4770      	bx	lr
	...

08014784 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8014784:	b480      	push	{r7}
 8014786:	b085      	sub	sp, #20
 8014788:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801478a:	f3ef 8305 	mrs	r3, IPSR
 801478e:	60bb      	str	r3, [r7, #8]
  return(result);
 8014790:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8014792:	2b00      	cmp	r3, #0
 8014794:	d10f      	bne.n	80147b6 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014796:	f3ef 8310 	mrs	r3, PRIMASK
 801479a:	607b      	str	r3, [r7, #4]
  return(result);
 801479c:	687b      	ldr	r3, [r7, #4]
 801479e:	2b00      	cmp	r3, #0
 80147a0:	d105      	bne.n	80147ae <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80147a2:	f3ef 8311 	mrs	r3, BASEPRI
 80147a6:	603b      	str	r3, [r7, #0]
  return(result);
 80147a8:	683b      	ldr	r3, [r7, #0]
 80147aa:	2b00      	cmp	r3, #0
 80147ac:	d007      	beq.n	80147be <osKernelInitialize+0x3a>
 80147ae:	4b0e      	ldr	r3, [pc, #56]	@ (80147e8 <osKernelInitialize+0x64>)
 80147b0:	681b      	ldr	r3, [r3, #0]
 80147b2:	2b02      	cmp	r3, #2
 80147b4:	d103      	bne.n	80147be <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80147b6:	f06f 0305 	mvn.w	r3, #5
 80147ba:	60fb      	str	r3, [r7, #12]
 80147bc:	e00c      	b.n	80147d8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80147be:	4b0a      	ldr	r3, [pc, #40]	@ (80147e8 <osKernelInitialize+0x64>)
 80147c0:	681b      	ldr	r3, [r3, #0]
 80147c2:	2b00      	cmp	r3, #0
 80147c4:	d105      	bne.n	80147d2 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80147c6:	4b08      	ldr	r3, [pc, #32]	@ (80147e8 <osKernelInitialize+0x64>)
 80147c8:	2201      	movs	r2, #1
 80147ca:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80147cc:	2300      	movs	r3, #0
 80147ce:	60fb      	str	r3, [r7, #12]
 80147d0:	e002      	b.n	80147d8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80147d2:	f04f 33ff 	mov.w	r3, #4294967295
 80147d6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80147d8:	68fb      	ldr	r3, [r7, #12]
}
 80147da:	4618      	mov	r0, r3
 80147dc:	3714      	adds	r7, #20
 80147de:	46bd      	mov	sp, r7
 80147e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147e4:	4770      	bx	lr
 80147e6:	bf00      	nop
 80147e8:	20004670 	.word	0x20004670

080147ec <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80147ec:	b580      	push	{r7, lr}
 80147ee:	b084      	sub	sp, #16
 80147f0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80147f2:	f3ef 8305 	mrs	r3, IPSR
 80147f6:	60bb      	str	r3, [r7, #8]
  return(result);
 80147f8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80147fa:	2b00      	cmp	r3, #0
 80147fc:	d10f      	bne.n	801481e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80147fe:	f3ef 8310 	mrs	r3, PRIMASK
 8014802:	607b      	str	r3, [r7, #4]
  return(result);
 8014804:	687b      	ldr	r3, [r7, #4]
 8014806:	2b00      	cmp	r3, #0
 8014808:	d105      	bne.n	8014816 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801480a:	f3ef 8311 	mrs	r3, BASEPRI
 801480e:	603b      	str	r3, [r7, #0]
  return(result);
 8014810:	683b      	ldr	r3, [r7, #0]
 8014812:	2b00      	cmp	r3, #0
 8014814:	d007      	beq.n	8014826 <osKernelStart+0x3a>
 8014816:	4b0f      	ldr	r3, [pc, #60]	@ (8014854 <osKernelStart+0x68>)
 8014818:	681b      	ldr	r3, [r3, #0]
 801481a:	2b02      	cmp	r3, #2
 801481c:	d103      	bne.n	8014826 <osKernelStart+0x3a>
    stat = osErrorISR;
 801481e:	f06f 0305 	mvn.w	r3, #5
 8014822:	60fb      	str	r3, [r7, #12]
 8014824:	e010      	b.n	8014848 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8014826:	4b0b      	ldr	r3, [pc, #44]	@ (8014854 <osKernelStart+0x68>)
 8014828:	681b      	ldr	r3, [r3, #0]
 801482a:	2b01      	cmp	r3, #1
 801482c:	d109      	bne.n	8014842 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 801482e:	f7ff ffa1 	bl	8014774 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8014832:	4b08      	ldr	r3, [pc, #32]	@ (8014854 <osKernelStart+0x68>)
 8014834:	2202      	movs	r2, #2
 8014836:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8014838:	f001 fd38 	bl	80162ac <vTaskStartScheduler>
      stat = osOK;
 801483c:	2300      	movs	r3, #0
 801483e:	60fb      	str	r3, [r7, #12]
 8014840:	e002      	b.n	8014848 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8014842:	f04f 33ff 	mov.w	r3, #4294967295
 8014846:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8014848:	68fb      	ldr	r3, [r7, #12]
}
 801484a:	4618      	mov	r0, r3
 801484c:	3710      	adds	r7, #16
 801484e:	46bd      	mov	sp, r7
 8014850:	bd80      	pop	{r7, pc}
 8014852:	bf00      	nop
 8014854:	20004670 	.word	0x20004670

08014858 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8014858:	b580      	push	{r7, lr}
 801485a:	b090      	sub	sp, #64	@ 0x40
 801485c:	af04      	add	r7, sp, #16
 801485e:	60f8      	str	r0, [r7, #12]
 8014860:	60b9      	str	r1, [r7, #8]
 8014862:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8014864:	2300      	movs	r3, #0
 8014866:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014868:	f3ef 8305 	mrs	r3, IPSR
 801486c:	61fb      	str	r3, [r7, #28]
  return(result);
 801486e:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8014870:	2b00      	cmp	r3, #0
 8014872:	f040 8090 	bne.w	8014996 <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014876:	f3ef 8310 	mrs	r3, PRIMASK
 801487a:	61bb      	str	r3, [r7, #24]
  return(result);
 801487c:	69bb      	ldr	r3, [r7, #24]
 801487e:	2b00      	cmp	r3, #0
 8014880:	d105      	bne.n	801488e <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8014882:	f3ef 8311 	mrs	r3, BASEPRI
 8014886:	617b      	str	r3, [r7, #20]
  return(result);
 8014888:	697b      	ldr	r3, [r7, #20]
 801488a:	2b00      	cmp	r3, #0
 801488c:	d003      	beq.n	8014896 <osThreadNew+0x3e>
 801488e:	4b44      	ldr	r3, [pc, #272]	@ (80149a0 <osThreadNew+0x148>)
 8014890:	681b      	ldr	r3, [r3, #0]
 8014892:	2b02      	cmp	r3, #2
 8014894:	d07f      	beq.n	8014996 <osThreadNew+0x13e>
 8014896:	68fb      	ldr	r3, [r7, #12]
 8014898:	2b00      	cmp	r3, #0
 801489a:	d07c      	beq.n	8014996 <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 801489c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80148a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80148a2:	2318      	movs	r3, #24
 80148a4:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 80148a6:	2300      	movs	r3, #0
 80148a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 80148aa:	f04f 33ff 	mov.w	r3, #4294967295
 80148ae:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80148b0:	687b      	ldr	r3, [r7, #4]
 80148b2:	2b00      	cmp	r3, #0
 80148b4:	d045      	beq.n	8014942 <osThreadNew+0xea>
      if (attr->name != NULL) {
 80148b6:	687b      	ldr	r3, [r7, #4]
 80148b8:	681b      	ldr	r3, [r3, #0]
 80148ba:	2b00      	cmp	r3, #0
 80148bc:	d002      	beq.n	80148c4 <osThreadNew+0x6c>
        name = attr->name;
 80148be:	687b      	ldr	r3, [r7, #4]
 80148c0:	681b      	ldr	r3, [r3, #0]
 80148c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80148c4:	687b      	ldr	r3, [r7, #4]
 80148c6:	699b      	ldr	r3, [r3, #24]
 80148c8:	2b00      	cmp	r3, #0
 80148ca:	d002      	beq.n	80148d2 <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 80148cc:	687b      	ldr	r3, [r7, #4]
 80148ce:	699b      	ldr	r3, [r3, #24]
 80148d0:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80148d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148d4:	2b00      	cmp	r3, #0
 80148d6:	d008      	beq.n	80148ea <osThreadNew+0x92>
 80148d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148da:	2b38      	cmp	r3, #56	@ 0x38
 80148dc:	d805      	bhi.n	80148ea <osThreadNew+0x92>
 80148de:	687b      	ldr	r3, [r7, #4]
 80148e0:	685b      	ldr	r3, [r3, #4]
 80148e2:	f003 0301 	and.w	r3, r3, #1
 80148e6:	2b00      	cmp	r3, #0
 80148e8:	d001      	beq.n	80148ee <osThreadNew+0x96>
        return (NULL);
 80148ea:	2300      	movs	r3, #0
 80148ec:	e054      	b.n	8014998 <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 80148ee:	687b      	ldr	r3, [r7, #4]
 80148f0:	695b      	ldr	r3, [r3, #20]
 80148f2:	2b00      	cmp	r3, #0
 80148f4:	d003      	beq.n	80148fe <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80148f6:	687b      	ldr	r3, [r7, #4]
 80148f8:	695b      	ldr	r3, [r3, #20]
 80148fa:	089b      	lsrs	r3, r3, #2
 80148fc:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80148fe:	687b      	ldr	r3, [r7, #4]
 8014900:	689b      	ldr	r3, [r3, #8]
 8014902:	2b00      	cmp	r3, #0
 8014904:	d00e      	beq.n	8014924 <osThreadNew+0xcc>
 8014906:	687b      	ldr	r3, [r7, #4]
 8014908:	68db      	ldr	r3, [r3, #12]
 801490a:	2ba7      	cmp	r3, #167	@ 0xa7
 801490c:	d90a      	bls.n	8014924 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801490e:	687b      	ldr	r3, [r7, #4]
 8014910:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8014912:	2b00      	cmp	r3, #0
 8014914:	d006      	beq.n	8014924 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8014916:	687b      	ldr	r3, [r7, #4]
 8014918:	695b      	ldr	r3, [r3, #20]
 801491a:	2b00      	cmp	r3, #0
 801491c:	d002      	beq.n	8014924 <osThreadNew+0xcc>
        mem = 1;
 801491e:	2301      	movs	r3, #1
 8014920:	623b      	str	r3, [r7, #32]
 8014922:	e010      	b.n	8014946 <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8014924:	687b      	ldr	r3, [r7, #4]
 8014926:	689b      	ldr	r3, [r3, #8]
 8014928:	2b00      	cmp	r3, #0
 801492a:	d10c      	bne.n	8014946 <osThreadNew+0xee>
 801492c:	687b      	ldr	r3, [r7, #4]
 801492e:	68db      	ldr	r3, [r3, #12]
 8014930:	2b00      	cmp	r3, #0
 8014932:	d108      	bne.n	8014946 <osThreadNew+0xee>
 8014934:	687b      	ldr	r3, [r7, #4]
 8014936:	691b      	ldr	r3, [r3, #16]
 8014938:	2b00      	cmp	r3, #0
 801493a:	d104      	bne.n	8014946 <osThreadNew+0xee>
          mem = 0;
 801493c:	2300      	movs	r3, #0
 801493e:	623b      	str	r3, [r7, #32]
 8014940:	e001      	b.n	8014946 <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 8014942:	2300      	movs	r3, #0
 8014944:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8014946:	6a3b      	ldr	r3, [r7, #32]
 8014948:	2b01      	cmp	r3, #1
 801494a:	d110      	bne.n	801496e <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801494c:	687b      	ldr	r3, [r7, #4]
 801494e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8014950:	687a      	ldr	r2, [r7, #4]
 8014952:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8014954:	9202      	str	r2, [sp, #8]
 8014956:	9301      	str	r3, [sp, #4]
 8014958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801495a:	9300      	str	r3, [sp, #0]
 801495c:	68bb      	ldr	r3, [r7, #8]
 801495e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014960:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014962:	68f8      	ldr	r0, [r7, #12]
 8014964:	f001 faa4 	bl	8015eb0 <xTaskCreateStatic>
 8014968:	4603      	mov	r3, r0
 801496a:	613b      	str	r3, [r7, #16]
 801496c:	e013      	b.n	8014996 <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 801496e:	6a3b      	ldr	r3, [r7, #32]
 8014970:	2b00      	cmp	r3, #0
 8014972:	d110      	bne.n	8014996 <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8014974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014976:	b29a      	uxth	r2, r3
 8014978:	f107 0310 	add.w	r3, r7, #16
 801497c:	9301      	str	r3, [sp, #4]
 801497e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014980:	9300      	str	r3, [sp, #0]
 8014982:	68bb      	ldr	r3, [r7, #8]
 8014984:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014986:	68f8      	ldr	r0, [r7, #12]
 8014988:	f001 faf8 	bl	8015f7c <xTaskCreate>
 801498c:	4603      	mov	r3, r0
 801498e:	2b01      	cmp	r3, #1
 8014990:	d001      	beq.n	8014996 <osThreadNew+0x13e>
          hTask = NULL;
 8014992:	2300      	movs	r3, #0
 8014994:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8014996:	693b      	ldr	r3, [r7, #16]
}
 8014998:	4618      	mov	r0, r3
 801499a:	3730      	adds	r7, #48	@ 0x30
 801499c:	46bd      	mov	sp, r7
 801499e:	bd80      	pop	{r7, pc}
 80149a0:	20004670 	.word	0x20004670

080149a4 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80149a4:	b580      	push	{r7, lr}
 80149a6:	b086      	sub	sp, #24
 80149a8:	af00      	add	r7, sp, #0
 80149aa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80149ac:	f3ef 8305 	mrs	r3, IPSR
 80149b0:	613b      	str	r3, [r7, #16]
  return(result);
 80149b2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80149b4:	2b00      	cmp	r3, #0
 80149b6:	d10f      	bne.n	80149d8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80149b8:	f3ef 8310 	mrs	r3, PRIMASK
 80149bc:	60fb      	str	r3, [r7, #12]
  return(result);
 80149be:	68fb      	ldr	r3, [r7, #12]
 80149c0:	2b00      	cmp	r3, #0
 80149c2:	d105      	bne.n	80149d0 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80149c4:	f3ef 8311 	mrs	r3, BASEPRI
 80149c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80149ca:	68bb      	ldr	r3, [r7, #8]
 80149cc:	2b00      	cmp	r3, #0
 80149ce:	d007      	beq.n	80149e0 <osDelay+0x3c>
 80149d0:	4b0a      	ldr	r3, [pc, #40]	@ (80149fc <osDelay+0x58>)
 80149d2:	681b      	ldr	r3, [r3, #0]
 80149d4:	2b02      	cmp	r3, #2
 80149d6:	d103      	bne.n	80149e0 <osDelay+0x3c>
    stat = osErrorISR;
 80149d8:	f06f 0305 	mvn.w	r3, #5
 80149dc:	617b      	str	r3, [r7, #20]
 80149de:	e007      	b.n	80149f0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80149e0:	2300      	movs	r3, #0
 80149e2:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80149e4:	687b      	ldr	r3, [r7, #4]
 80149e6:	2b00      	cmp	r3, #0
 80149e8:	d002      	beq.n	80149f0 <osDelay+0x4c>
      vTaskDelay(ticks);
 80149ea:	6878      	ldr	r0, [r7, #4]
 80149ec:	f001 fc26 	bl	801623c <vTaskDelay>
    }
  }

  return (stat);
 80149f0:	697b      	ldr	r3, [r7, #20]
}
 80149f2:	4618      	mov	r0, r3
 80149f4:	3718      	adds	r7, #24
 80149f6:	46bd      	mov	sp, r7
 80149f8:	bd80      	pop	{r7, pc}
 80149fa:	bf00      	nop
 80149fc:	20004670 	.word	0x20004670

08014a00 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8014a00:	b480      	push	{r7}
 8014a02:	b085      	sub	sp, #20
 8014a04:	af00      	add	r7, sp, #0
 8014a06:	60f8      	str	r0, [r7, #12]
 8014a08:	60b9      	str	r1, [r7, #8]
 8014a0a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8014a0c:	68fb      	ldr	r3, [r7, #12]
 8014a0e:	4a07      	ldr	r2, [pc, #28]	@ (8014a2c <vApplicationGetIdleTaskMemory+0x2c>)
 8014a10:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8014a12:	68bb      	ldr	r3, [r7, #8]
 8014a14:	4a06      	ldr	r2, [pc, #24]	@ (8014a30 <vApplicationGetIdleTaskMemory+0x30>)
 8014a16:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8014a18:	687b      	ldr	r3, [r7, #4]
 8014a1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014a1e:	601a      	str	r2, [r3, #0]
}
 8014a20:	bf00      	nop
 8014a22:	3714      	adds	r7, #20
 8014a24:	46bd      	mov	sp, r7
 8014a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a2a:	4770      	bx	lr
 8014a2c:	20004674 	.word	0x20004674
 8014a30:	2000471c 	.word	0x2000471c

08014a34 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8014a34:	b480      	push	{r7}
 8014a36:	b085      	sub	sp, #20
 8014a38:	af00      	add	r7, sp, #0
 8014a3a:	60f8      	str	r0, [r7, #12]
 8014a3c:	60b9      	str	r1, [r7, #8]
 8014a3e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8014a40:	68fb      	ldr	r3, [r7, #12]
 8014a42:	4a07      	ldr	r2, [pc, #28]	@ (8014a60 <vApplicationGetTimerTaskMemory+0x2c>)
 8014a44:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8014a46:	68bb      	ldr	r3, [r7, #8]
 8014a48:	4a06      	ldr	r2, [pc, #24]	@ (8014a64 <vApplicationGetTimerTaskMemory+0x30>)
 8014a4a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014a52:	601a      	str	r2, [r3, #0]
}
 8014a54:	bf00      	nop
 8014a56:	3714      	adds	r7, #20
 8014a58:	46bd      	mov	sp, r7
 8014a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a5e:	4770      	bx	lr
 8014a60:	20004b1c 	.word	0x20004b1c
 8014a64:	20004bc4 	.word	0x20004bc4

08014a68 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8014a68:	b580      	push	{r7, lr}
 8014a6a:	b082      	sub	sp, #8
 8014a6c:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8014a6e:	2020      	movs	r0, #32
 8014a70:	f003 fb3a 	bl	80180e8 <pvPortMalloc>
 8014a74:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8014a76:	687b      	ldr	r3, [r7, #4]
 8014a78:	2b00      	cmp	r3, #0
 8014a7a:	d00a      	beq.n	8014a92 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8014a7c:	687b      	ldr	r3, [r7, #4]
 8014a7e:	2200      	movs	r2, #0
 8014a80:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8014a82:	687b      	ldr	r3, [r7, #4]
 8014a84:	3304      	adds	r3, #4
 8014a86:	4618      	mov	r0, r3
 8014a88:	f000 fa09 	bl	8014e9e <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	2200      	movs	r2, #0
 8014a90:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8014a92:	687b      	ldr	r3, [r7, #4]
	}
 8014a94:	4618      	mov	r0, r3
 8014a96:	3708      	adds	r7, #8
 8014a98:	46bd      	mov	sp, r7
 8014a9a:	bd80      	pop	{r7, pc}

08014a9c <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8014a9c:	b580      	push	{r7, lr}
 8014a9e:	b090      	sub	sp, #64	@ 0x40
 8014aa0:	af00      	add	r7, sp, #0
 8014aa2:	60f8      	str	r0, [r7, #12]
 8014aa4:	60b9      	str	r1, [r7, #8]
 8014aa6:	607a      	str	r2, [r7, #4]
 8014aa8:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8014aaa:	68fb      	ldr	r3, [r7, #12]
 8014aac:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8014aae:	2300      	movs	r3, #0
 8014ab0:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8014ab2:	2300      	movs	r3, #0
 8014ab4:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8014ab6:	68fb      	ldr	r3, [r7, #12]
 8014ab8:	2b00      	cmp	r3, #0
 8014aba:	d10d      	bne.n	8014ad8 <xEventGroupWaitBits+0x3c>
	__asm volatile
 8014abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ac0:	b672      	cpsid	i
 8014ac2:	f383 8811 	msr	BASEPRI, r3
 8014ac6:	f3bf 8f6f 	isb	sy
 8014aca:	f3bf 8f4f 	dsb	sy
 8014ace:	b662      	cpsie	i
 8014ad0:	623b      	str	r3, [r7, #32]
}
 8014ad2:	bf00      	nop
 8014ad4:	bf00      	nop
 8014ad6:	e7fd      	b.n	8014ad4 <xEventGroupWaitBits+0x38>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8014ad8:	68bb      	ldr	r3, [r7, #8]
 8014ada:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8014ade:	d30d      	bcc.n	8014afc <xEventGroupWaitBits+0x60>
	__asm volatile
 8014ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ae4:	b672      	cpsid	i
 8014ae6:	f383 8811 	msr	BASEPRI, r3
 8014aea:	f3bf 8f6f 	isb	sy
 8014aee:	f3bf 8f4f 	dsb	sy
 8014af2:	b662      	cpsie	i
 8014af4:	61fb      	str	r3, [r7, #28]
}
 8014af6:	bf00      	nop
 8014af8:	bf00      	nop
 8014afa:	e7fd      	b.n	8014af8 <xEventGroupWaitBits+0x5c>
	configASSERT( uxBitsToWaitFor != 0 );
 8014afc:	68bb      	ldr	r3, [r7, #8]
 8014afe:	2b00      	cmp	r3, #0
 8014b00:	d10d      	bne.n	8014b1e <xEventGroupWaitBits+0x82>
	__asm volatile
 8014b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b06:	b672      	cpsid	i
 8014b08:	f383 8811 	msr	BASEPRI, r3
 8014b0c:	f3bf 8f6f 	isb	sy
 8014b10:	f3bf 8f4f 	dsb	sy
 8014b14:	b662      	cpsie	i
 8014b16:	61bb      	str	r3, [r7, #24]
}
 8014b18:	bf00      	nop
 8014b1a:	bf00      	nop
 8014b1c:	e7fd      	b.n	8014b1a <xEventGroupWaitBits+0x7e>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014b1e:	f002 f923 	bl	8016d68 <xTaskGetSchedulerState>
 8014b22:	4603      	mov	r3, r0
 8014b24:	2b00      	cmp	r3, #0
 8014b26:	d102      	bne.n	8014b2e <xEventGroupWaitBits+0x92>
 8014b28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014b2a:	2b00      	cmp	r3, #0
 8014b2c:	d101      	bne.n	8014b32 <xEventGroupWaitBits+0x96>
 8014b2e:	2301      	movs	r3, #1
 8014b30:	e000      	b.n	8014b34 <xEventGroupWaitBits+0x98>
 8014b32:	2300      	movs	r3, #0
 8014b34:	2b00      	cmp	r3, #0
 8014b36:	d10d      	bne.n	8014b54 <xEventGroupWaitBits+0xb8>
	__asm volatile
 8014b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b3c:	b672      	cpsid	i
 8014b3e:	f383 8811 	msr	BASEPRI, r3
 8014b42:	f3bf 8f6f 	isb	sy
 8014b46:	f3bf 8f4f 	dsb	sy
 8014b4a:	b662      	cpsie	i
 8014b4c:	617b      	str	r3, [r7, #20]
}
 8014b4e:	bf00      	nop
 8014b50:	bf00      	nop
 8014b52:	e7fd      	b.n	8014b50 <xEventGroupWaitBits+0xb4>
	}
	#endif

	vTaskSuspendAll();
 8014b54:	f001 fc1e 	bl	8016394 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8014b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014b5a:	681b      	ldr	r3, [r3, #0]
 8014b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8014b5e:	683a      	ldr	r2, [r7, #0]
 8014b60:	68b9      	ldr	r1, [r7, #8]
 8014b62:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014b64:	f000 f979 	bl	8014e5a <prvTestWaitCondition>
 8014b68:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8014b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b6c:	2b00      	cmp	r3, #0
 8014b6e:	d00e      	beq.n	8014b8e <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8014b70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8014b74:	2300      	movs	r3, #0
 8014b76:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8014b78:	687b      	ldr	r3, [r7, #4]
 8014b7a:	2b00      	cmp	r3, #0
 8014b7c:	d028      	beq.n	8014bd0 <xEventGroupWaitBits+0x134>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8014b7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014b80:	681a      	ldr	r2, [r3, #0]
 8014b82:	68bb      	ldr	r3, [r7, #8]
 8014b84:	43db      	mvns	r3, r3
 8014b86:	401a      	ands	r2, r3
 8014b88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014b8a:	601a      	str	r2, [r3, #0]
 8014b8c:	e020      	b.n	8014bd0 <xEventGroupWaitBits+0x134>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8014b8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014b90:	2b00      	cmp	r3, #0
 8014b92:	d104      	bne.n	8014b9e <xEventGroupWaitBits+0x102>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8014b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8014b98:	2301      	movs	r3, #1
 8014b9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8014b9c:	e018      	b.n	8014bd0 <xEventGroupWaitBits+0x134>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8014b9e:	687b      	ldr	r3, [r7, #4]
 8014ba0:	2b00      	cmp	r3, #0
 8014ba2:	d003      	beq.n	8014bac <xEventGroupWaitBits+0x110>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8014ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ba6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8014baa:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8014bac:	683b      	ldr	r3, [r7, #0]
 8014bae:	2b00      	cmp	r3, #0
 8014bb0:	d003      	beq.n	8014bba <xEventGroupWaitBits+0x11e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8014bb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014bb4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8014bb8:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8014bba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014bbc:	1d18      	adds	r0, r3, #4
 8014bbe:	68ba      	ldr	r2, [r7, #8]
 8014bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014bc2:	4313      	orrs	r3, r2
 8014bc4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014bc6:	4619      	mov	r1, r3
 8014bc8:	f001 fdee 	bl	80167a8 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8014bcc:	2300      	movs	r3, #0
 8014bce:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8014bd0:	f001 fbee 	bl	80163b0 <xTaskResumeAll>
 8014bd4:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8014bd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014bd8:	2b00      	cmp	r3, #0
 8014bda:	d031      	beq.n	8014c40 <xEventGroupWaitBits+0x1a4>
	{
		if( xAlreadyYielded == pdFALSE )
 8014bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014bde:	2b00      	cmp	r3, #0
 8014be0:	d107      	bne.n	8014bf2 <xEventGroupWaitBits+0x156>
		{
			portYIELD_WITHIN_API();
 8014be2:	4b1a      	ldr	r3, [pc, #104]	@ (8014c4c <xEventGroupWaitBits+0x1b0>)
 8014be4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014be8:	601a      	str	r2, [r3, #0]
 8014bea:	f3bf 8f4f 	dsb	sy
 8014bee:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8014bf2:	f002 fa3b 	bl	801706c <uxTaskResetEventItemValue>
 8014bf6:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8014bf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014bfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8014bfe:	2b00      	cmp	r3, #0
 8014c00:	d11a      	bne.n	8014c38 <xEventGroupWaitBits+0x19c>
		{
			taskENTER_CRITICAL();
 8014c02:	f003 f943 	bl	8017e8c <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8014c06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014c08:	681b      	ldr	r3, [r3, #0]
 8014c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8014c0c:	683a      	ldr	r2, [r7, #0]
 8014c0e:	68b9      	ldr	r1, [r7, #8]
 8014c10:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8014c12:	f000 f922 	bl	8014e5a <prvTestWaitCondition>
 8014c16:	4603      	mov	r3, r0
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	d009      	beq.n	8014c30 <xEventGroupWaitBits+0x194>
				{
					if( xClearOnExit != pdFALSE )
 8014c1c:	687b      	ldr	r3, [r7, #4]
 8014c1e:	2b00      	cmp	r3, #0
 8014c20:	d006      	beq.n	8014c30 <xEventGroupWaitBits+0x194>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8014c22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014c24:	681a      	ldr	r2, [r3, #0]
 8014c26:	68bb      	ldr	r3, [r7, #8]
 8014c28:	43db      	mvns	r3, r3
 8014c2a:	401a      	ands	r2, r3
 8014c2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014c2e:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8014c30:	2301      	movs	r3, #1
 8014c32:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8014c34:	f003 f960 	bl	8017ef8 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8014c38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014c3a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8014c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8014c40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8014c42:	4618      	mov	r0, r3
 8014c44:	3740      	adds	r7, #64	@ 0x40
 8014c46:	46bd      	mov	sp, r7
 8014c48:	bd80      	pop	{r7, pc}
 8014c4a:	bf00      	nop
 8014c4c:	e000ed04 	.word	0xe000ed04

08014c50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8014c50:	b580      	push	{r7, lr}
 8014c52:	b086      	sub	sp, #24
 8014c54:	af00      	add	r7, sp, #0
 8014c56:	6078      	str	r0, [r7, #4]
 8014c58:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8014c5a:	687b      	ldr	r3, [r7, #4]
 8014c5c:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8014c5e:	687b      	ldr	r3, [r7, #4]
 8014c60:	2b00      	cmp	r3, #0
 8014c62:	d10d      	bne.n	8014c80 <xEventGroupClearBits+0x30>
	__asm volatile
 8014c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c68:	b672      	cpsid	i
 8014c6a:	f383 8811 	msr	BASEPRI, r3
 8014c6e:	f3bf 8f6f 	isb	sy
 8014c72:	f3bf 8f4f 	dsb	sy
 8014c76:	b662      	cpsie	i
 8014c78:	60fb      	str	r3, [r7, #12]
}
 8014c7a:	bf00      	nop
 8014c7c:	bf00      	nop
 8014c7e:	e7fd      	b.n	8014c7c <xEventGroupClearBits+0x2c>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8014c80:	683b      	ldr	r3, [r7, #0]
 8014c82:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8014c86:	d30d      	bcc.n	8014ca4 <xEventGroupClearBits+0x54>
	__asm volatile
 8014c88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c8c:	b672      	cpsid	i
 8014c8e:	f383 8811 	msr	BASEPRI, r3
 8014c92:	f3bf 8f6f 	isb	sy
 8014c96:	f3bf 8f4f 	dsb	sy
 8014c9a:	b662      	cpsie	i
 8014c9c:	60bb      	str	r3, [r7, #8]
}
 8014c9e:	bf00      	nop
 8014ca0:	bf00      	nop
 8014ca2:	e7fd      	b.n	8014ca0 <xEventGroupClearBits+0x50>

	taskENTER_CRITICAL();
 8014ca4:	f003 f8f2 	bl	8017e8c <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8014ca8:	697b      	ldr	r3, [r7, #20]
 8014caa:	681b      	ldr	r3, [r3, #0]
 8014cac:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8014cae:	697b      	ldr	r3, [r7, #20]
 8014cb0:	681a      	ldr	r2, [r3, #0]
 8014cb2:	683b      	ldr	r3, [r7, #0]
 8014cb4:	43db      	mvns	r3, r3
 8014cb6:	401a      	ands	r2, r3
 8014cb8:	697b      	ldr	r3, [r7, #20]
 8014cba:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8014cbc:	f003 f91c 	bl	8017ef8 <vPortExitCritical>

	return uxReturn;
 8014cc0:	693b      	ldr	r3, [r7, #16]
}
 8014cc2:	4618      	mov	r0, r3
 8014cc4:	3718      	adds	r7, #24
 8014cc6:	46bd      	mov	sp, r7
 8014cc8:	bd80      	pop	{r7, pc}

08014cca <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8014cca:	b580      	push	{r7, lr}
 8014ccc:	b08e      	sub	sp, #56	@ 0x38
 8014cce:	af00      	add	r7, sp, #0
 8014cd0:	6078      	str	r0, [r7, #4]
 8014cd2:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8014cd4:	2300      	movs	r3, #0
 8014cd6:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8014cd8:	687b      	ldr	r3, [r7, #4]
 8014cda:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8014cdc:	2300      	movs	r3, #0
 8014cde:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8014ce0:	687b      	ldr	r3, [r7, #4]
 8014ce2:	2b00      	cmp	r3, #0
 8014ce4:	d10d      	bne.n	8014d02 <xEventGroupSetBits+0x38>
	__asm volatile
 8014ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014cea:	b672      	cpsid	i
 8014cec:	f383 8811 	msr	BASEPRI, r3
 8014cf0:	f3bf 8f6f 	isb	sy
 8014cf4:	f3bf 8f4f 	dsb	sy
 8014cf8:	b662      	cpsie	i
 8014cfa:	613b      	str	r3, [r7, #16]
}
 8014cfc:	bf00      	nop
 8014cfe:	bf00      	nop
 8014d00:	e7fd      	b.n	8014cfe <xEventGroupSetBits+0x34>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8014d02:	683b      	ldr	r3, [r7, #0]
 8014d04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8014d08:	d30d      	bcc.n	8014d26 <xEventGroupSetBits+0x5c>
	__asm volatile
 8014d0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d0e:	b672      	cpsid	i
 8014d10:	f383 8811 	msr	BASEPRI, r3
 8014d14:	f3bf 8f6f 	isb	sy
 8014d18:	f3bf 8f4f 	dsb	sy
 8014d1c:	b662      	cpsie	i
 8014d1e:	60fb      	str	r3, [r7, #12]
}
 8014d20:	bf00      	nop
 8014d22:	bf00      	nop
 8014d24:	e7fd      	b.n	8014d22 <xEventGroupSetBits+0x58>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8014d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d28:	3304      	adds	r3, #4
 8014d2a:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d2e:	3308      	adds	r3, #8
 8014d30:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8014d32:	f001 fb2f 	bl	8016394 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8014d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d38:	68db      	ldr	r3, [r3, #12]
 8014d3a:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8014d3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d3e:	681a      	ldr	r2, [r3, #0]
 8014d40:	683b      	ldr	r3, [r7, #0]
 8014d42:	431a      	orrs	r2, r3
 8014d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d46:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8014d48:	e03c      	b.n	8014dc4 <xEventGroupSetBits+0xfa>
		{
			pxNext = listGET_NEXT( pxListItem );
 8014d4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014d4c:	685b      	ldr	r3, [r3, #4]
 8014d4e:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8014d50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014d52:	681b      	ldr	r3, [r3, #0]
 8014d54:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8014d56:	2300      	movs	r3, #0
 8014d58:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8014d5a:	69bb      	ldr	r3, [r7, #24]
 8014d5c:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8014d60:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8014d62:	69bb      	ldr	r3, [r7, #24]
 8014d64:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8014d68:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8014d6a:	697b      	ldr	r3, [r7, #20]
 8014d6c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8014d70:	2b00      	cmp	r3, #0
 8014d72:	d108      	bne.n	8014d86 <xEventGroupSetBits+0xbc>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8014d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d76:	681a      	ldr	r2, [r3, #0]
 8014d78:	69bb      	ldr	r3, [r7, #24]
 8014d7a:	4013      	ands	r3, r2
 8014d7c:	2b00      	cmp	r3, #0
 8014d7e:	d00b      	beq.n	8014d98 <xEventGroupSetBits+0xce>
				{
					xMatchFound = pdTRUE;
 8014d80:	2301      	movs	r3, #1
 8014d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014d84:	e008      	b.n	8014d98 <xEventGroupSetBits+0xce>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8014d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d88:	681a      	ldr	r2, [r3, #0]
 8014d8a:	69bb      	ldr	r3, [r7, #24]
 8014d8c:	4013      	ands	r3, r2
 8014d8e:	69ba      	ldr	r2, [r7, #24]
 8014d90:	429a      	cmp	r2, r3
 8014d92:	d101      	bne.n	8014d98 <xEventGroupSetBits+0xce>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8014d94:	2301      	movs	r3, #1
 8014d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8014d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d9a:	2b00      	cmp	r3, #0
 8014d9c:	d010      	beq.n	8014dc0 <xEventGroupSetBits+0xf6>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8014d9e:	697b      	ldr	r3, [r7, #20]
 8014da0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8014da4:	2b00      	cmp	r3, #0
 8014da6:	d003      	beq.n	8014db0 <xEventGroupSetBits+0xe6>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8014da8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014daa:	69bb      	ldr	r3, [r7, #24]
 8014dac:	4313      	orrs	r3, r2
 8014dae:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8014db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014db2:	681b      	ldr	r3, [r3, #0]
 8014db4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8014db8:	4619      	mov	r1, r3
 8014dba:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8014dbc:	f001 fdca 	bl	8016954 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8014dc0:	69fb      	ldr	r3, [r7, #28]
 8014dc2:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8014dc4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014dc6:	6a3b      	ldr	r3, [r7, #32]
 8014dc8:	429a      	cmp	r2, r3
 8014dca:	d1be      	bne.n	8014d4a <xEventGroupSetBits+0x80>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8014dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014dce:	681a      	ldr	r2, [r3, #0]
 8014dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014dd2:	43db      	mvns	r3, r3
 8014dd4:	401a      	ands	r2, r3
 8014dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014dd8:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8014dda:	f001 fae9 	bl	80163b0 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8014dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014de0:	681b      	ldr	r3, [r3, #0]
}
 8014de2:	4618      	mov	r0, r3
 8014de4:	3738      	adds	r7, #56	@ 0x38
 8014de6:	46bd      	mov	sp, r7
 8014de8:	bd80      	pop	{r7, pc}

08014dea <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
 8014dea:	b580      	push	{r7, lr}
 8014dec:	b086      	sub	sp, #24
 8014dee:	af00      	add	r7, sp, #0
 8014df0:	6078      	str	r0, [r7, #4]
EventGroup_t *pxEventBits = xEventGroup;
 8014df2:	687b      	ldr	r3, [r7, #4]
 8014df4:	617b      	str	r3, [r7, #20]
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
 8014df6:	697b      	ldr	r3, [r7, #20]
 8014df8:	3304      	adds	r3, #4
 8014dfa:	613b      	str	r3, [r7, #16]

	vTaskSuspendAll();
 8014dfc:	f001 faca 	bl	8016394 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
 8014e00:	e01a      	b.n	8014e38 <vEventGroupDelete+0x4e>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( const ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
 8014e02:	693b      	ldr	r3, [r7, #16]
 8014e04:	68da      	ldr	r2, [r3, #12]
 8014e06:	693b      	ldr	r3, [r7, #16]
 8014e08:	3308      	adds	r3, #8
 8014e0a:	429a      	cmp	r2, r3
 8014e0c:	d10d      	bne.n	8014e2a <vEventGroupDelete+0x40>
	__asm volatile
 8014e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e12:	b672      	cpsid	i
 8014e14:	f383 8811 	msr	BASEPRI, r3
 8014e18:	f3bf 8f6f 	isb	sy
 8014e1c:	f3bf 8f4f 	dsb	sy
 8014e20:	b662      	cpsie	i
 8014e22:	60fb      	str	r3, [r7, #12]
}
 8014e24:	bf00      	nop
 8014e26:	bf00      	nop
 8014e28:	e7fd      	b.n	8014e26 <vEventGroupDelete+0x3c>
			vTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
 8014e2a:	693b      	ldr	r3, [r7, #16]
 8014e2c:	68db      	ldr	r3, [r3, #12]
 8014e2e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8014e32:	4618      	mov	r0, r3
 8014e34:	f001 fd8e 	bl	8016954 <vTaskRemoveFromUnorderedEventList>
		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
 8014e38:	693b      	ldr	r3, [r7, #16]
 8014e3a:	681b      	ldr	r3, [r3, #0]
 8014e3c:	2b00      	cmp	r3, #0
 8014e3e:	d1e0      	bne.n	8014e02 <vEventGroupDelete+0x18>
		}
		#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
		{
			/* The event group could have been allocated statically or
			dynamically, so check before attempting to free the memory. */
			if( pxEventBits->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8014e40:	697b      	ldr	r3, [r7, #20]
 8014e42:	7f1b      	ldrb	r3, [r3, #28]
 8014e44:	2b00      	cmp	r3, #0
 8014e46:	d102      	bne.n	8014e4e <vEventGroupDelete+0x64>
			{
				vPortFree( pxEventBits );
 8014e48:	6978      	ldr	r0, [r7, #20]
 8014e4a:	f003 fa1b 	bl	8018284 <vPortFree>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
	( void ) xTaskResumeAll();
 8014e4e:	f001 faaf 	bl	80163b0 <xTaskResumeAll>
}
 8014e52:	bf00      	nop
 8014e54:	3718      	adds	r7, #24
 8014e56:	46bd      	mov	sp, r7
 8014e58:	bd80      	pop	{r7, pc}

08014e5a <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8014e5a:	b480      	push	{r7}
 8014e5c:	b087      	sub	sp, #28
 8014e5e:	af00      	add	r7, sp, #0
 8014e60:	60f8      	str	r0, [r7, #12]
 8014e62:	60b9      	str	r1, [r7, #8]
 8014e64:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8014e66:	2300      	movs	r3, #0
 8014e68:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8014e6a:	687b      	ldr	r3, [r7, #4]
 8014e6c:	2b00      	cmp	r3, #0
 8014e6e:	d107      	bne.n	8014e80 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8014e70:	68fa      	ldr	r2, [r7, #12]
 8014e72:	68bb      	ldr	r3, [r7, #8]
 8014e74:	4013      	ands	r3, r2
 8014e76:	2b00      	cmp	r3, #0
 8014e78:	d00a      	beq.n	8014e90 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8014e7a:	2301      	movs	r3, #1
 8014e7c:	617b      	str	r3, [r7, #20]
 8014e7e:	e007      	b.n	8014e90 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8014e80:	68fa      	ldr	r2, [r7, #12]
 8014e82:	68bb      	ldr	r3, [r7, #8]
 8014e84:	4013      	ands	r3, r2
 8014e86:	68ba      	ldr	r2, [r7, #8]
 8014e88:	429a      	cmp	r2, r3
 8014e8a:	d101      	bne.n	8014e90 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8014e8c:	2301      	movs	r3, #1
 8014e8e:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8014e90:	697b      	ldr	r3, [r7, #20]
}
 8014e92:	4618      	mov	r0, r3
 8014e94:	371c      	adds	r7, #28
 8014e96:	46bd      	mov	sp, r7
 8014e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e9c:	4770      	bx	lr

08014e9e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8014e9e:	b480      	push	{r7}
 8014ea0:	b083      	sub	sp, #12
 8014ea2:	af00      	add	r7, sp, #0
 8014ea4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014ea6:	687b      	ldr	r3, [r7, #4]
 8014ea8:	f103 0208 	add.w	r2, r3, #8
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8014eb0:	687b      	ldr	r3, [r7, #4]
 8014eb2:	f04f 32ff 	mov.w	r2, #4294967295
 8014eb6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014eb8:	687b      	ldr	r3, [r7, #4]
 8014eba:	f103 0208 	add.w	r2, r3, #8
 8014ebe:	687b      	ldr	r3, [r7, #4]
 8014ec0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014ec2:	687b      	ldr	r3, [r7, #4]
 8014ec4:	f103 0208 	add.w	r2, r3, #8
 8014ec8:	687b      	ldr	r3, [r7, #4]
 8014eca:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8014ecc:	687b      	ldr	r3, [r7, #4]
 8014ece:	2200      	movs	r2, #0
 8014ed0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8014ed2:	bf00      	nop
 8014ed4:	370c      	adds	r7, #12
 8014ed6:	46bd      	mov	sp, r7
 8014ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014edc:	4770      	bx	lr

08014ede <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8014ede:	b480      	push	{r7}
 8014ee0:	b083      	sub	sp, #12
 8014ee2:	af00      	add	r7, sp, #0
 8014ee4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8014ee6:	687b      	ldr	r3, [r7, #4]
 8014ee8:	2200      	movs	r2, #0
 8014eea:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8014eec:	bf00      	nop
 8014eee:	370c      	adds	r7, #12
 8014ef0:	46bd      	mov	sp, r7
 8014ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ef6:	4770      	bx	lr

08014ef8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014ef8:	b480      	push	{r7}
 8014efa:	b085      	sub	sp, #20
 8014efc:	af00      	add	r7, sp, #0
 8014efe:	6078      	str	r0, [r7, #4]
 8014f00:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8014f02:	687b      	ldr	r3, [r7, #4]
 8014f04:	685b      	ldr	r3, [r3, #4]
 8014f06:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8014f08:	683b      	ldr	r3, [r7, #0]
 8014f0a:	68fa      	ldr	r2, [r7, #12]
 8014f0c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8014f0e:	68fb      	ldr	r3, [r7, #12]
 8014f10:	689a      	ldr	r2, [r3, #8]
 8014f12:	683b      	ldr	r3, [r7, #0]
 8014f14:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8014f16:	68fb      	ldr	r3, [r7, #12]
 8014f18:	689b      	ldr	r3, [r3, #8]
 8014f1a:	683a      	ldr	r2, [r7, #0]
 8014f1c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8014f1e:	68fb      	ldr	r3, [r7, #12]
 8014f20:	683a      	ldr	r2, [r7, #0]
 8014f22:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8014f24:	683b      	ldr	r3, [r7, #0]
 8014f26:	687a      	ldr	r2, [r7, #4]
 8014f28:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014f2a:	687b      	ldr	r3, [r7, #4]
 8014f2c:	681b      	ldr	r3, [r3, #0]
 8014f2e:	1c5a      	adds	r2, r3, #1
 8014f30:	687b      	ldr	r3, [r7, #4]
 8014f32:	601a      	str	r2, [r3, #0]
}
 8014f34:	bf00      	nop
 8014f36:	3714      	adds	r7, #20
 8014f38:	46bd      	mov	sp, r7
 8014f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f3e:	4770      	bx	lr

08014f40 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014f40:	b480      	push	{r7}
 8014f42:	b085      	sub	sp, #20
 8014f44:	af00      	add	r7, sp, #0
 8014f46:	6078      	str	r0, [r7, #4]
 8014f48:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8014f4a:	683b      	ldr	r3, [r7, #0]
 8014f4c:	681b      	ldr	r3, [r3, #0]
 8014f4e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8014f50:	68bb      	ldr	r3, [r7, #8]
 8014f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f56:	d103      	bne.n	8014f60 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8014f58:	687b      	ldr	r3, [r7, #4]
 8014f5a:	691b      	ldr	r3, [r3, #16]
 8014f5c:	60fb      	str	r3, [r7, #12]
 8014f5e:	e00c      	b.n	8014f7a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8014f60:	687b      	ldr	r3, [r7, #4]
 8014f62:	3308      	adds	r3, #8
 8014f64:	60fb      	str	r3, [r7, #12]
 8014f66:	e002      	b.n	8014f6e <vListInsert+0x2e>
 8014f68:	68fb      	ldr	r3, [r7, #12]
 8014f6a:	685b      	ldr	r3, [r3, #4]
 8014f6c:	60fb      	str	r3, [r7, #12]
 8014f6e:	68fb      	ldr	r3, [r7, #12]
 8014f70:	685b      	ldr	r3, [r3, #4]
 8014f72:	681b      	ldr	r3, [r3, #0]
 8014f74:	68ba      	ldr	r2, [r7, #8]
 8014f76:	429a      	cmp	r2, r3
 8014f78:	d2f6      	bcs.n	8014f68 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8014f7a:	68fb      	ldr	r3, [r7, #12]
 8014f7c:	685a      	ldr	r2, [r3, #4]
 8014f7e:	683b      	ldr	r3, [r7, #0]
 8014f80:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8014f82:	683b      	ldr	r3, [r7, #0]
 8014f84:	685b      	ldr	r3, [r3, #4]
 8014f86:	683a      	ldr	r2, [r7, #0]
 8014f88:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8014f8a:	683b      	ldr	r3, [r7, #0]
 8014f8c:	68fa      	ldr	r2, [r7, #12]
 8014f8e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8014f90:	68fb      	ldr	r3, [r7, #12]
 8014f92:	683a      	ldr	r2, [r7, #0]
 8014f94:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8014f96:	683b      	ldr	r3, [r7, #0]
 8014f98:	687a      	ldr	r2, [r7, #4]
 8014f9a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014f9c:	687b      	ldr	r3, [r7, #4]
 8014f9e:	681b      	ldr	r3, [r3, #0]
 8014fa0:	1c5a      	adds	r2, r3, #1
 8014fa2:	687b      	ldr	r3, [r7, #4]
 8014fa4:	601a      	str	r2, [r3, #0]
}
 8014fa6:	bf00      	nop
 8014fa8:	3714      	adds	r7, #20
 8014faa:	46bd      	mov	sp, r7
 8014fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fb0:	4770      	bx	lr

08014fb2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8014fb2:	b480      	push	{r7}
 8014fb4:	b085      	sub	sp, #20
 8014fb6:	af00      	add	r7, sp, #0
 8014fb8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8014fba:	687b      	ldr	r3, [r7, #4]
 8014fbc:	691b      	ldr	r3, [r3, #16]
 8014fbe:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8014fc0:	687b      	ldr	r3, [r7, #4]
 8014fc2:	685b      	ldr	r3, [r3, #4]
 8014fc4:	687a      	ldr	r2, [r7, #4]
 8014fc6:	6892      	ldr	r2, [r2, #8]
 8014fc8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8014fca:	687b      	ldr	r3, [r7, #4]
 8014fcc:	689b      	ldr	r3, [r3, #8]
 8014fce:	687a      	ldr	r2, [r7, #4]
 8014fd0:	6852      	ldr	r2, [r2, #4]
 8014fd2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8014fd4:	68fb      	ldr	r3, [r7, #12]
 8014fd6:	685b      	ldr	r3, [r3, #4]
 8014fd8:	687a      	ldr	r2, [r7, #4]
 8014fda:	429a      	cmp	r2, r3
 8014fdc:	d103      	bne.n	8014fe6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8014fde:	687b      	ldr	r3, [r7, #4]
 8014fe0:	689a      	ldr	r2, [r3, #8]
 8014fe2:	68fb      	ldr	r3, [r7, #12]
 8014fe4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8014fe6:	687b      	ldr	r3, [r7, #4]
 8014fe8:	2200      	movs	r2, #0
 8014fea:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8014fec:	68fb      	ldr	r3, [r7, #12]
 8014fee:	681b      	ldr	r3, [r3, #0]
 8014ff0:	1e5a      	subs	r2, r3, #1
 8014ff2:	68fb      	ldr	r3, [r7, #12]
 8014ff4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8014ff6:	68fb      	ldr	r3, [r7, #12]
 8014ff8:	681b      	ldr	r3, [r3, #0]
}
 8014ffa:	4618      	mov	r0, r3
 8014ffc:	3714      	adds	r7, #20
 8014ffe:	46bd      	mov	sp, r7
 8015000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015004:	4770      	bx	lr
	...

08015008 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8015008:	b580      	push	{r7, lr}
 801500a:	b084      	sub	sp, #16
 801500c:	af00      	add	r7, sp, #0
 801500e:	6078      	str	r0, [r7, #4]
 8015010:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8015012:	687b      	ldr	r3, [r7, #4]
 8015014:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8015016:	68fb      	ldr	r3, [r7, #12]
 8015018:	2b00      	cmp	r3, #0
 801501a:	d10d      	bne.n	8015038 <xQueueGenericReset+0x30>
	__asm volatile
 801501c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015020:	b672      	cpsid	i
 8015022:	f383 8811 	msr	BASEPRI, r3
 8015026:	f3bf 8f6f 	isb	sy
 801502a:	f3bf 8f4f 	dsb	sy
 801502e:	b662      	cpsie	i
 8015030:	60bb      	str	r3, [r7, #8]
}
 8015032:	bf00      	nop
 8015034:	bf00      	nop
 8015036:	e7fd      	b.n	8015034 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8015038:	f002 ff28 	bl	8017e8c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801503c:	68fb      	ldr	r3, [r7, #12]
 801503e:	681a      	ldr	r2, [r3, #0]
 8015040:	68fb      	ldr	r3, [r7, #12]
 8015042:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015044:	68f9      	ldr	r1, [r7, #12]
 8015046:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8015048:	fb01 f303 	mul.w	r3, r1, r3
 801504c:	441a      	add	r2, r3
 801504e:	68fb      	ldr	r3, [r7, #12]
 8015050:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8015052:	68fb      	ldr	r3, [r7, #12]
 8015054:	2200      	movs	r2, #0
 8015056:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8015058:	68fb      	ldr	r3, [r7, #12]
 801505a:	681a      	ldr	r2, [r3, #0]
 801505c:	68fb      	ldr	r3, [r7, #12]
 801505e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015060:	68fb      	ldr	r3, [r7, #12]
 8015062:	681a      	ldr	r2, [r3, #0]
 8015064:	68fb      	ldr	r3, [r7, #12]
 8015066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015068:	3b01      	subs	r3, #1
 801506a:	68f9      	ldr	r1, [r7, #12]
 801506c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801506e:	fb01 f303 	mul.w	r3, r1, r3
 8015072:	441a      	add	r2, r3
 8015074:	68fb      	ldr	r3, [r7, #12]
 8015076:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8015078:	68fb      	ldr	r3, [r7, #12]
 801507a:	22ff      	movs	r2, #255	@ 0xff
 801507c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8015080:	68fb      	ldr	r3, [r7, #12]
 8015082:	22ff      	movs	r2, #255	@ 0xff
 8015084:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8015088:	683b      	ldr	r3, [r7, #0]
 801508a:	2b00      	cmp	r3, #0
 801508c:	d114      	bne.n	80150b8 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801508e:	68fb      	ldr	r3, [r7, #12]
 8015090:	691b      	ldr	r3, [r3, #16]
 8015092:	2b00      	cmp	r3, #0
 8015094:	d01a      	beq.n	80150cc <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015096:	68fb      	ldr	r3, [r7, #12]
 8015098:	3310      	adds	r3, #16
 801509a:	4618      	mov	r0, r3
 801509c:	f001 fbf4 	bl	8016888 <xTaskRemoveFromEventList>
 80150a0:	4603      	mov	r3, r0
 80150a2:	2b00      	cmp	r3, #0
 80150a4:	d012      	beq.n	80150cc <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80150a6:	4b0d      	ldr	r3, [pc, #52]	@ (80150dc <xQueueGenericReset+0xd4>)
 80150a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80150ac:	601a      	str	r2, [r3, #0]
 80150ae:	f3bf 8f4f 	dsb	sy
 80150b2:	f3bf 8f6f 	isb	sy
 80150b6:	e009      	b.n	80150cc <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80150b8:	68fb      	ldr	r3, [r7, #12]
 80150ba:	3310      	adds	r3, #16
 80150bc:	4618      	mov	r0, r3
 80150be:	f7ff feee 	bl	8014e9e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80150c2:	68fb      	ldr	r3, [r7, #12]
 80150c4:	3324      	adds	r3, #36	@ 0x24
 80150c6:	4618      	mov	r0, r3
 80150c8:	f7ff fee9 	bl	8014e9e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80150cc:	f002 ff14 	bl	8017ef8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80150d0:	2301      	movs	r3, #1
}
 80150d2:	4618      	mov	r0, r3
 80150d4:	3710      	adds	r7, #16
 80150d6:	46bd      	mov	sp, r7
 80150d8:	bd80      	pop	{r7, pc}
 80150da:	bf00      	nop
 80150dc:	e000ed04 	.word	0xe000ed04

080150e0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80150e0:	b580      	push	{r7, lr}
 80150e2:	b08e      	sub	sp, #56	@ 0x38
 80150e4:	af02      	add	r7, sp, #8
 80150e6:	60f8      	str	r0, [r7, #12]
 80150e8:	60b9      	str	r1, [r7, #8]
 80150ea:	607a      	str	r2, [r7, #4]
 80150ec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80150ee:	68fb      	ldr	r3, [r7, #12]
 80150f0:	2b00      	cmp	r3, #0
 80150f2:	d10d      	bne.n	8015110 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 80150f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80150f8:	b672      	cpsid	i
 80150fa:	f383 8811 	msr	BASEPRI, r3
 80150fe:	f3bf 8f6f 	isb	sy
 8015102:	f3bf 8f4f 	dsb	sy
 8015106:	b662      	cpsie	i
 8015108:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801510a:	bf00      	nop
 801510c:	bf00      	nop
 801510e:	e7fd      	b.n	801510c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8015110:	683b      	ldr	r3, [r7, #0]
 8015112:	2b00      	cmp	r3, #0
 8015114:	d10d      	bne.n	8015132 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8015116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801511a:	b672      	cpsid	i
 801511c:	f383 8811 	msr	BASEPRI, r3
 8015120:	f3bf 8f6f 	isb	sy
 8015124:	f3bf 8f4f 	dsb	sy
 8015128:	b662      	cpsie	i
 801512a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801512c:	bf00      	nop
 801512e:	bf00      	nop
 8015130:	e7fd      	b.n	801512e <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8015132:	687b      	ldr	r3, [r7, #4]
 8015134:	2b00      	cmp	r3, #0
 8015136:	d002      	beq.n	801513e <xQueueGenericCreateStatic+0x5e>
 8015138:	68bb      	ldr	r3, [r7, #8]
 801513a:	2b00      	cmp	r3, #0
 801513c:	d001      	beq.n	8015142 <xQueueGenericCreateStatic+0x62>
 801513e:	2301      	movs	r3, #1
 8015140:	e000      	b.n	8015144 <xQueueGenericCreateStatic+0x64>
 8015142:	2300      	movs	r3, #0
 8015144:	2b00      	cmp	r3, #0
 8015146:	d10d      	bne.n	8015164 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8015148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801514c:	b672      	cpsid	i
 801514e:	f383 8811 	msr	BASEPRI, r3
 8015152:	f3bf 8f6f 	isb	sy
 8015156:	f3bf 8f4f 	dsb	sy
 801515a:	b662      	cpsie	i
 801515c:	623b      	str	r3, [r7, #32]
}
 801515e:	bf00      	nop
 8015160:	bf00      	nop
 8015162:	e7fd      	b.n	8015160 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8015164:	687b      	ldr	r3, [r7, #4]
 8015166:	2b00      	cmp	r3, #0
 8015168:	d102      	bne.n	8015170 <xQueueGenericCreateStatic+0x90>
 801516a:	68bb      	ldr	r3, [r7, #8]
 801516c:	2b00      	cmp	r3, #0
 801516e:	d101      	bne.n	8015174 <xQueueGenericCreateStatic+0x94>
 8015170:	2301      	movs	r3, #1
 8015172:	e000      	b.n	8015176 <xQueueGenericCreateStatic+0x96>
 8015174:	2300      	movs	r3, #0
 8015176:	2b00      	cmp	r3, #0
 8015178:	d10d      	bne.n	8015196 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 801517a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801517e:	b672      	cpsid	i
 8015180:	f383 8811 	msr	BASEPRI, r3
 8015184:	f3bf 8f6f 	isb	sy
 8015188:	f3bf 8f4f 	dsb	sy
 801518c:	b662      	cpsie	i
 801518e:	61fb      	str	r3, [r7, #28]
}
 8015190:	bf00      	nop
 8015192:	bf00      	nop
 8015194:	e7fd      	b.n	8015192 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8015196:	2350      	movs	r3, #80	@ 0x50
 8015198:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801519a:	697b      	ldr	r3, [r7, #20]
 801519c:	2b50      	cmp	r3, #80	@ 0x50
 801519e:	d00d      	beq.n	80151bc <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 80151a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151a4:	b672      	cpsid	i
 80151a6:	f383 8811 	msr	BASEPRI, r3
 80151aa:	f3bf 8f6f 	isb	sy
 80151ae:	f3bf 8f4f 	dsb	sy
 80151b2:	b662      	cpsie	i
 80151b4:	61bb      	str	r3, [r7, #24]
}
 80151b6:	bf00      	nop
 80151b8:	bf00      	nop
 80151ba:	e7fd      	b.n	80151b8 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80151bc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80151be:	683b      	ldr	r3, [r7, #0]
 80151c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80151c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151c4:	2b00      	cmp	r3, #0
 80151c6:	d00d      	beq.n	80151e4 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80151c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151ca:	2201      	movs	r2, #1
 80151cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80151d0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80151d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151d6:	9300      	str	r3, [sp, #0]
 80151d8:	4613      	mov	r3, r2
 80151da:	687a      	ldr	r2, [r7, #4]
 80151dc:	68b9      	ldr	r1, [r7, #8]
 80151de:	68f8      	ldr	r0, [r7, #12]
 80151e0:	f000 f805 	bl	80151ee <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80151e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80151e6:	4618      	mov	r0, r3
 80151e8:	3730      	adds	r7, #48	@ 0x30
 80151ea:	46bd      	mov	sp, r7
 80151ec:	bd80      	pop	{r7, pc}

080151ee <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80151ee:	b580      	push	{r7, lr}
 80151f0:	b084      	sub	sp, #16
 80151f2:	af00      	add	r7, sp, #0
 80151f4:	60f8      	str	r0, [r7, #12]
 80151f6:	60b9      	str	r1, [r7, #8]
 80151f8:	607a      	str	r2, [r7, #4]
 80151fa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80151fc:	68bb      	ldr	r3, [r7, #8]
 80151fe:	2b00      	cmp	r3, #0
 8015200:	d103      	bne.n	801520a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8015202:	69bb      	ldr	r3, [r7, #24]
 8015204:	69ba      	ldr	r2, [r7, #24]
 8015206:	601a      	str	r2, [r3, #0]
 8015208:	e002      	b.n	8015210 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801520a:	69bb      	ldr	r3, [r7, #24]
 801520c:	687a      	ldr	r2, [r7, #4]
 801520e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8015210:	69bb      	ldr	r3, [r7, #24]
 8015212:	68fa      	ldr	r2, [r7, #12]
 8015214:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8015216:	69bb      	ldr	r3, [r7, #24]
 8015218:	68ba      	ldr	r2, [r7, #8]
 801521a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801521c:	2101      	movs	r1, #1
 801521e:	69b8      	ldr	r0, [r7, #24]
 8015220:	f7ff fef2 	bl	8015008 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8015224:	69bb      	ldr	r3, [r7, #24]
 8015226:	78fa      	ldrb	r2, [r7, #3]
 8015228:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801522c:	bf00      	nop
 801522e:	3710      	adds	r7, #16
 8015230:	46bd      	mov	sp, r7
 8015232:	bd80      	pop	{r7, pc}

08015234 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8015234:	b580      	push	{r7, lr}
 8015236:	b082      	sub	sp, #8
 8015238:	af00      	add	r7, sp, #0
 801523a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 801523c:	687b      	ldr	r3, [r7, #4]
 801523e:	2b00      	cmp	r3, #0
 8015240:	d00e      	beq.n	8015260 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8015242:	687b      	ldr	r3, [r7, #4]
 8015244:	2200      	movs	r2, #0
 8015246:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8015248:	687b      	ldr	r3, [r7, #4]
 801524a:	2200      	movs	r2, #0
 801524c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 801524e:	687b      	ldr	r3, [r7, #4]
 8015250:	2200      	movs	r2, #0
 8015252:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8015254:	2300      	movs	r3, #0
 8015256:	2200      	movs	r2, #0
 8015258:	2100      	movs	r1, #0
 801525a:	6878      	ldr	r0, [r7, #4]
 801525c:	f000 f85c 	bl	8015318 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8015260:	bf00      	nop
 8015262:	3708      	adds	r7, #8
 8015264:	46bd      	mov	sp, r7
 8015266:	bd80      	pop	{r7, pc}

08015268 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8015268:	b580      	push	{r7, lr}
 801526a:	b088      	sub	sp, #32
 801526c:	af02      	add	r7, sp, #8
 801526e:	4603      	mov	r3, r0
 8015270:	6039      	str	r1, [r7, #0]
 8015272:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8015274:	2301      	movs	r3, #1
 8015276:	617b      	str	r3, [r7, #20]
 8015278:	2300      	movs	r3, #0
 801527a:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 801527c:	79fb      	ldrb	r3, [r7, #7]
 801527e:	9300      	str	r3, [sp, #0]
 8015280:	683b      	ldr	r3, [r7, #0]
 8015282:	2200      	movs	r2, #0
 8015284:	6939      	ldr	r1, [r7, #16]
 8015286:	6978      	ldr	r0, [r7, #20]
 8015288:	f7ff ff2a 	bl	80150e0 <xQueueGenericCreateStatic>
 801528c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 801528e:	68f8      	ldr	r0, [r7, #12]
 8015290:	f7ff ffd0 	bl	8015234 <prvInitialiseMutex>

		return xNewQueue;
 8015294:	68fb      	ldr	r3, [r7, #12]
	}
 8015296:	4618      	mov	r0, r3
 8015298:	3718      	adds	r7, #24
 801529a:	46bd      	mov	sp, r7
 801529c:	bd80      	pop	{r7, pc}

0801529e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 801529e:	b580      	push	{r7, lr}
 80152a0:	b08a      	sub	sp, #40	@ 0x28
 80152a2:	af02      	add	r7, sp, #8
 80152a4:	60f8      	str	r0, [r7, #12]
 80152a6:	60b9      	str	r1, [r7, #8]
 80152a8:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80152aa:	68fb      	ldr	r3, [r7, #12]
 80152ac:	2b00      	cmp	r3, #0
 80152ae:	d10d      	bne.n	80152cc <xQueueCreateCountingSemaphoreStatic+0x2e>
	__asm volatile
 80152b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80152b4:	b672      	cpsid	i
 80152b6:	f383 8811 	msr	BASEPRI, r3
 80152ba:	f3bf 8f6f 	isb	sy
 80152be:	f3bf 8f4f 	dsb	sy
 80152c2:	b662      	cpsie	i
 80152c4:	61bb      	str	r3, [r7, #24]
}
 80152c6:	bf00      	nop
 80152c8:	bf00      	nop
 80152ca:	e7fd      	b.n	80152c8 <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 80152cc:	68ba      	ldr	r2, [r7, #8]
 80152ce:	68fb      	ldr	r3, [r7, #12]
 80152d0:	429a      	cmp	r2, r3
 80152d2:	d90d      	bls.n	80152f0 <xQueueCreateCountingSemaphoreStatic+0x52>
	__asm volatile
 80152d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80152d8:	b672      	cpsid	i
 80152da:	f383 8811 	msr	BASEPRI, r3
 80152de:	f3bf 8f6f 	isb	sy
 80152e2:	f3bf 8f4f 	dsb	sy
 80152e6:	b662      	cpsie	i
 80152e8:	617b      	str	r3, [r7, #20]
}
 80152ea:	bf00      	nop
 80152ec:	bf00      	nop
 80152ee:	e7fd      	b.n	80152ec <xQueueCreateCountingSemaphoreStatic+0x4e>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80152f0:	2302      	movs	r3, #2
 80152f2:	9300      	str	r3, [sp, #0]
 80152f4:	687b      	ldr	r3, [r7, #4]
 80152f6:	2200      	movs	r2, #0
 80152f8:	2100      	movs	r1, #0
 80152fa:	68f8      	ldr	r0, [r7, #12]
 80152fc:	f7ff fef0 	bl	80150e0 <xQueueGenericCreateStatic>
 8015300:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8015302:	69fb      	ldr	r3, [r7, #28]
 8015304:	2b00      	cmp	r3, #0
 8015306:	d002      	beq.n	801530e <xQueueCreateCountingSemaphoreStatic+0x70>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8015308:	69fb      	ldr	r3, [r7, #28]
 801530a:	68ba      	ldr	r2, [r7, #8]
 801530c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801530e:	69fb      	ldr	r3, [r7, #28]
	}
 8015310:	4618      	mov	r0, r3
 8015312:	3720      	adds	r7, #32
 8015314:	46bd      	mov	sp, r7
 8015316:	bd80      	pop	{r7, pc}

08015318 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8015318:	b580      	push	{r7, lr}
 801531a:	b08e      	sub	sp, #56	@ 0x38
 801531c:	af00      	add	r7, sp, #0
 801531e:	60f8      	str	r0, [r7, #12]
 8015320:	60b9      	str	r1, [r7, #8]
 8015322:	607a      	str	r2, [r7, #4]
 8015324:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8015326:	2300      	movs	r3, #0
 8015328:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801532a:	68fb      	ldr	r3, [r7, #12]
 801532c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801532e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015330:	2b00      	cmp	r3, #0
 8015332:	d10d      	bne.n	8015350 <xQueueGenericSend+0x38>
	__asm volatile
 8015334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015338:	b672      	cpsid	i
 801533a:	f383 8811 	msr	BASEPRI, r3
 801533e:	f3bf 8f6f 	isb	sy
 8015342:	f3bf 8f4f 	dsb	sy
 8015346:	b662      	cpsie	i
 8015348:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801534a:	bf00      	nop
 801534c:	bf00      	nop
 801534e:	e7fd      	b.n	801534c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015350:	68bb      	ldr	r3, [r7, #8]
 8015352:	2b00      	cmp	r3, #0
 8015354:	d103      	bne.n	801535e <xQueueGenericSend+0x46>
 8015356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801535a:	2b00      	cmp	r3, #0
 801535c:	d101      	bne.n	8015362 <xQueueGenericSend+0x4a>
 801535e:	2301      	movs	r3, #1
 8015360:	e000      	b.n	8015364 <xQueueGenericSend+0x4c>
 8015362:	2300      	movs	r3, #0
 8015364:	2b00      	cmp	r3, #0
 8015366:	d10d      	bne.n	8015384 <xQueueGenericSend+0x6c>
	__asm volatile
 8015368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801536c:	b672      	cpsid	i
 801536e:	f383 8811 	msr	BASEPRI, r3
 8015372:	f3bf 8f6f 	isb	sy
 8015376:	f3bf 8f4f 	dsb	sy
 801537a:	b662      	cpsie	i
 801537c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801537e:	bf00      	nop
 8015380:	bf00      	nop
 8015382:	e7fd      	b.n	8015380 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015384:	683b      	ldr	r3, [r7, #0]
 8015386:	2b02      	cmp	r3, #2
 8015388:	d103      	bne.n	8015392 <xQueueGenericSend+0x7a>
 801538a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801538c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801538e:	2b01      	cmp	r3, #1
 8015390:	d101      	bne.n	8015396 <xQueueGenericSend+0x7e>
 8015392:	2301      	movs	r3, #1
 8015394:	e000      	b.n	8015398 <xQueueGenericSend+0x80>
 8015396:	2300      	movs	r3, #0
 8015398:	2b00      	cmp	r3, #0
 801539a:	d10d      	bne.n	80153b8 <xQueueGenericSend+0xa0>
	__asm volatile
 801539c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153a0:	b672      	cpsid	i
 80153a2:	f383 8811 	msr	BASEPRI, r3
 80153a6:	f3bf 8f6f 	isb	sy
 80153aa:	f3bf 8f4f 	dsb	sy
 80153ae:	b662      	cpsie	i
 80153b0:	623b      	str	r3, [r7, #32]
}
 80153b2:	bf00      	nop
 80153b4:	bf00      	nop
 80153b6:	e7fd      	b.n	80153b4 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80153b8:	f001 fcd6 	bl	8016d68 <xTaskGetSchedulerState>
 80153bc:	4603      	mov	r3, r0
 80153be:	2b00      	cmp	r3, #0
 80153c0:	d102      	bne.n	80153c8 <xQueueGenericSend+0xb0>
 80153c2:	687b      	ldr	r3, [r7, #4]
 80153c4:	2b00      	cmp	r3, #0
 80153c6:	d101      	bne.n	80153cc <xQueueGenericSend+0xb4>
 80153c8:	2301      	movs	r3, #1
 80153ca:	e000      	b.n	80153ce <xQueueGenericSend+0xb6>
 80153cc:	2300      	movs	r3, #0
 80153ce:	2b00      	cmp	r3, #0
 80153d0:	d10d      	bne.n	80153ee <xQueueGenericSend+0xd6>
	__asm volatile
 80153d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153d6:	b672      	cpsid	i
 80153d8:	f383 8811 	msr	BASEPRI, r3
 80153dc:	f3bf 8f6f 	isb	sy
 80153e0:	f3bf 8f4f 	dsb	sy
 80153e4:	b662      	cpsie	i
 80153e6:	61fb      	str	r3, [r7, #28]
}
 80153e8:	bf00      	nop
 80153ea:	bf00      	nop
 80153ec:	e7fd      	b.n	80153ea <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80153ee:	f002 fd4d 	bl	8017e8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80153f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80153f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80153f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80153f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80153fa:	429a      	cmp	r2, r3
 80153fc:	d302      	bcc.n	8015404 <xQueueGenericSend+0xec>
 80153fe:	683b      	ldr	r3, [r7, #0]
 8015400:	2b02      	cmp	r3, #2
 8015402:	d129      	bne.n	8015458 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015404:	683a      	ldr	r2, [r7, #0]
 8015406:	68b9      	ldr	r1, [r7, #8]
 8015408:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801540a:	f000 fbb8 	bl	8015b7e <prvCopyDataToQueue>
 801540e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015414:	2b00      	cmp	r3, #0
 8015416:	d010      	beq.n	801543a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801541a:	3324      	adds	r3, #36	@ 0x24
 801541c:	4618      	mov	r0, r3
 801541e:	f001 fa33 	bl	8016888 <xTaskRemoveFromEventList>
 8015422:	4603      	mov	r3, r0
 8015424:	2b00      	cmp	r3, #0
 8015426:	d013      	beq.n	8015450 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8015428:	4b3f      	ldr	r3, [pc, #252]	@ (8015528 <xQueueGenericSend+0x210>)
 801542a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801542e:	601a      	str	r2, [r3, #0]
 8015430:	f3bf 8f4f 	dsb	sy
 8015434:	f3bf 8f6f 	isb	sy
 8015438:	e00a      	b.n	8015450 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801543a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801543c:	2b00      	cmp	r3, #0
 801543e:	d007      	beq.n	8015450 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8015440:	4b39      	ldr	r3, [pc, #228]	@ (8015528 <xQueueGenericSend+0x210>)
 8015442:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015446:	601a      	str	r2, [r3, #0]
 8015448:	f3bf 8f4f 	dsb	sy
 801544c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8015450:	f002 fd52 	bl	8017ef8 <vPortExitCritical>
				return pdPASS;
 8015454:	2301      	movs	r3, #1
 8015456:	e063      	b.n	8015520 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015458:	687b      	ldr	r3, [r7, #4]
 801545a:	2b00      	cmp	r3, #0
 801545c:	d103      	bne.n	8015466 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801545e:	f002 fd4b 	bl	8017ef8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8015462:	2300      	movs	r3, #0
 8015464:	e05c      	b.n	8015520 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015466:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015468:	2b00      	cmp	r3, #0
 801546a:	d106      	bne.n	801547a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801546c:	f107 0314 	add.w	r3, r7, #20
 8015470:	4618      	mov	r0, r3
 8015472:	f001 fb01 	bl	8016a78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015476:	2301      	movs	r3, #1
 8015478:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801547a:	f002 fd3d 	bl	8017ef8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801547e:	f000 ff89 	bl	8016394 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015482:	f002 fd03 	bl	8017e8c <vPortEnterCritical>
 8015486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015488:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801548c:	b25b      	sxtb	r3, r3
 801548e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015492:	d103      	bne.n	801549c <xQueueGenericSend+0x184>
 8015494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015496:	2200      	movs	r2, #0
 8015498:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801549c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801549e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80154a2:	b25b      	sxtb	r3, r3
 80154a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80154a8:	d103      	bne.n	80154b2 <xQueueGenericSend+0x19a>
 80154aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80154ac:	2200      	movs	r2, #0
 80154ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80154b2:	f002 fd21 	bl	8017ef8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80154b6:	1d3a      	adds	r2, r7, #4
 80154b8:	f107 0314 	add.w	r3, r7, #20
 80154bc:	4611      	mov	r1, r2
 80154be:	4618      	mov	r0, r3
 80154c0:	f001 faf0 	bl	8016aa4 <xTaskCheckForTimeOut>
 80154c4:	4603      	mov	r3, r0
 80154c6:	2b00      	cmp	r3, #0
 80154c8:	d124      	bne.n	8015514 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80154ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80154cc:	f000 fc4f 	bl	8015d6e <prvIsQueueFull>
 80154d0:	4603      	mov	r3, r0
 80154d2:	2b00      	cmp	r3, #0
 80154d4:	d018      	beq.n	8015508 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80154d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80154d8:	3310      	adds	r3, #16
 80154da:	687a      	ldr	r2, [r7, #4]
 80154dc:	4611      	mov	r1, r2
 80154de:	4618      	mov	r0, r3
 80154e0:	f001 f93a 	bl	8016758 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80154e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80154e6:	f000 fbda 	bl	8015c9e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80154ea:	f000 ff61 	bl	80163b0 <xTaskResumeAll>
 80154ee:	4603      	mov	r3, r0
 80154f0:	2b00      	cmp	r3, #0
 80154f2:	f47f af7c 	bne.w	80153ee <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 80154f6:	4b0c      	ldr	r3, [pc, #48]	@ (8015528 <xQueueGenericSend+0x210>)
 80154f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80154fc:	601a      	str	r2, [r3, #0]
 80154fe:	f3bf 8f4f 	dsb	sy
 8015502:	f3bf 8f6f 	isb	sy
 8015506:	e772      	b.n	80153ee <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8015508:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801550a:	f000 fbc8 	bl	8015c9e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801550e:	f000 ff4f 	bl	80163b0 <xTaskResumeAll>
 8015512:	e76c      	b.n	80153ee <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8015514:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015516:	f000 fbc2 	bl	8015c9e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801551a:	f000 ff49 	bl	80163b0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801551e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8015520:	4618      	mov	r0, r3
 8015522:	3738      	adds	r7, #56	@ 0x38
 8015524:	46bd      	mov	sp, r7
 8015526:	bd80      	pop	{r7, pc}
 8015528:	e000ed04 	.word	0xe000ed04

0801552c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 801552c:	b580      	push	{r7, lr}
 801552e:	b08e      	sub	sp, #56	@ 0x38
 8015530:	af00      	add	r7, sp, #0
 8015532:	60f8      	str	r0, [r7, #12]
 8015534:	60b9      	str	r1, [r7, #8]
 8015536:	607a      	str	r2, [r7, #4]
 8015538:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801553a:	68fb      	ldr	r3, [r7, #12]
 801553c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801553e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015540:	2b00      	cmp	r3, #0
 8015542:	d10d      	bne.n	8015560 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8015544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015548:	b672      	cpsid	i
 801554a:	f383 8811 	msr	BASEPRI, r3
 801554e:	f3bf 8f6f 	isb	sy
 8015552:	f3bf 8f4f 	dsb	sy
 8015556:	b662      	cpsie	i
 8015558:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801555a:	bf00      	nop
 801555c:	bf00      	nop
 801555e:	e7fd      	b.n	801555c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015560:	68bb      	ldr	r3, [r7, #8]
 8015562:	2b00      	cmp	r3, #0
 8015564:	d103      	bne.n	801556e <xQueueGenericSendFromISR+0x42>
 8015566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801556a:	2b00      	cmp	r3, #0
 801556c:	d101      	bne.n	8015572 <xQueueGenericSendFromISR+0x46>
 801556e:	2301      	movs	r3, #1
 8015570:	e000      	b.n	8015574 <xQueueGenericSendFromISR+0x48>
 8015572:	2300      	movs	r3, #0
 8015574:	2b00      	cmp	r3, #0
 8015576:	d10d      	bne.n	8015594 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8015578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801557c:	b672      	cpsid	i
 801557e:	f383 8811 	msr	BASEPRI, r3
 8015582:	f3bf 8f6f 	isb	sy
 8015586:	f3bf 8f4f 	dsb	sy
 801558a:	b662      	cpsie	i
 801558c:	623b      	str	r3, [r7, #32]
}
 801558e:	bf00      	nop
 8015590:	bf00      	nop
 8015592:	e7fd      	b.n	8015590 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015594:	683b      	ldr	r3, [r7, #0]
 8015596:	2b02      	cmp	r3, #2
 8015598:	d103      	bne.n	80155a2 <xQueueGenericSendFromISR+0x76>
 801559a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801559c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801559e:	2b01      	cmp	r3, #1
 80155a0:	d101      	bne.n	80155a6 <xQueueGenericSendFromISR+0x7a>
 80155a2:	2301      	movs	r3, #1
 80155a4:	e000      	b.n	80155a8 <xQueueGenericSendFromISR+0x7c>
 80155a6:	2300      	movs	r3, #0
 80155a8:	2b00      	cmp	r3, #0
 80155aa:	d10d      	bne.n	80155c8 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 80155ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155b0:	b672      	cpsid	i
 80155b2:	f383 8811 	msr	BASEPRI, r3
 80155b6:	f3bf 8f6f 	isb	sy
 80155ba:	f3bf 8f4f 	dsb	sy
 80155be:	b662      	cpsie	i
 80155c0:	61fb      	str	r3, [r7, #28]
}
 80155c2:	bf00      	nop
 80155c4:	bf00      	nop
 80155c6:	e7fd      	b.n	80155c4 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80155c8:	f002 fd48 	bl	801805c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80155cc:	f3ef 8211 	mrs	r2, BASEPRI
 80155d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155d4:	b672      	cpsid	i
 80155d6:	f383 8811 	msr	BASEPRI, r3
 80155da:	f3bf 8f6f 	isb	sy
 80155de:	f3bf 8f4f 	dsb	sy
 80155e2:	b662      	cpsie	i
 80155e4:	61ba      	str	r2, [r7, #24]
 80155e6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80155e8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80155ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80155ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80155f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80155f4:	429a      	cmp	r2, r3
 80155f6:	d302      	bcc.n	80155fe <xQueueGenericSendFromISR+0xd2>
 80155f8:	683b      	ldr	r3, [r7, #0]
 80155fa:	2b02      	cmp	r3, #2
 80155fc:	d12c      	bne.n	8015658 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80155fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015600:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015604:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015608:	683a      	ldr	r2, [r7, #0]
 801560a:	68b9      	ldr	r1, [r7, #8]
 801560c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801560e:	f000 fab6 	bl	8015b7e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8015612:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8015616:	f1b3 3fff 	cmp.w	r3, #4294967295
 801561a:	d112      	bne.n	8015642 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801561c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801561e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015620:	2b00      	cmp	r3, #0
 8015622:	d016      	beq.n	8015652 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015626:	3324      	adds	r3, #36	@ 0x24
 8015628:	4618      	mov	r0, r3
 801562a:	f001 f92d 	bl	8016888 <xTaskRemoveFromEventList>
 801562e:	4603      	mov	r3, r0
 8015630:	2b00      	cmp	r3, #0
 8015632:	d00e      	beq.n	8015652 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8015634:	687b      	ldr	r3, [r7, #4]
 8015636:	2b00      	cmp	r3, #0
 8015638:	d00b      	beq.n	8015652 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801563a:	687b      	ldr	r3, [r7, #4]
 801563c:	2201      	movs	r2, #1
 801563e:	601a      	str	r2, [r3, #0]
 8015640:	e007      	b.n	8015652 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8015642:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8015646:	3301      	adds	r3, #1
 8015648:	b2db      	uxtb	r3, r3
 801564a:	b25a      	sxtb	r2, r3
 801564c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801564e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8015652:	2301      	movs	r3, #1
 8015654:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8015656:	e001      	b.n	801565c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8015658:	2300      	movs	r3, #0
 801565a:	637b      	str	r3, [r7, #52]	@ 0x34
 801565c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801565e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8015660:	693b      	ldr	r3, [r7, #16]
 8015662:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8015666:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801566a:	4618      	mov	r0, r3
 801566c:	3738      	adds	r7, #56	@ 0x38
 801566e:	46bd      	mov	sp, r7
 8015670:	bd80      	pop	{r7, pc}
	...

08015674 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8015674:	b580      	push	{r7, lr}
 8015676:	b08c      	sub	sp, #48	@ 0x30
 8015678:	af00      	add	r7, sp, #0
 801567a:	60f8      	str	r0, [r7, #12]
 801567c:	60b9      	str	r1, [r7, #8]
 801567e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8015680:	2300      	movs	r3, #0
 8015682:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015684:	68fb      	ldr	r3, [r7, #12]
 8015686:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8015688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801568a:	2b00      	cmp	r3, #0
 801568c:	d10d      	bne.n	80156aa <xQueueReceive+0x36>
	__asm volatile
 801568e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015692:	b672      	cpsid	i
 8015694:	f383 8811 	msr	BASEPRI, r3
 8015698:	f3bf 8f6f 	isb	sy
 801569c:	f3bf 8f4f 	dsb	sy
 80156a0:	b662      	cpsie	i
 80156a2:	623b      	str	r3, [r7, #32]
}
 80156a4:	bf00      	nop
 80156a6:	bf00      	nop
 80156a8:	e7fd      	b.n	80156a6 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80156aa:	68bb      	ldr	r3, [r7, #8]
 80156ac:	2b00      	cmp	r3, #0
 80156ae:	d103      	bne.n	80156b8 <xQueueReceive+0x44>
 80156b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80156b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80156b4:	2b00      	cmp	r3, #0
 80156b6:	d101      	bne.n	80156bc <xQueueReceive+0x48>
 80156b8:	2301      	movs	r3, #1
 80156ba:	e000      	b.n	80156be <xQueueReceive+0x4a>
 80156bc:	2300      	movs	r3, #0
 80156be:	2b00      	cmp	r3, #0
 80156c0:	d10d      	bne.n	80156de <xQueueReceive+0x6a>
	__asm volatile
 80156c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156c6:	b672      	cpsid	i
 80156c8:	f383 8811 	msr	BASEPRI, r3
 80156cc:	f3bf 8f6f 	isb	sy
 80156d0:	f3bf 8f4f 	dsb	sy
 80156d4:	b662      	cpsie	i
 80156d6:	61fb      	str	r3, [r7, #28]
}
 80156d8:	bf00      	nop
 80156da:	bf00      	nop
 80156dc:	e7fd      	b.n	80156da <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80156de:	f001 fb43 	bl	8016d68 <xTaskGetSchedulerState>
 80156e2:	4603      	mov	r3, r0
 80156e4:	2b00      	cmp	r3, #0
 80156e6:	d102      	bne.n	80156ee <xQueueReceive+0x7a>
 80156e8:	687b      	ldr	r3, [r7, #4]
 80156ea:	2b00      	cmp	r3, #0
 80156ec:	d101      	bne.n	80156f2 <xQueueReceive+0x7e>
 80156ee:	2301      	movs	r3, #1
 80156f0:	e000      	b.n	80156f4 <xQueueReceive+0x80>
 80156f2:	2300      	movs	r3, #0
 80156f4:	2b00      	cmp	r3, #0
 80156f6:	d10d      	bne.n	8015714 <xQueueReceive+0xa0>
	__asm volatile
 80156f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156fc:	b672      	cpsid	i
 80156fe:	f383 8811 	msr	BASEPRI, r3
 8015702:	f3bf 8f6f 	isb	sy
 8015706:	f3bf 8f4f 	dsb	sy
 801570a:	b662      	cpsie	i
 801570c:	61bb      	str	r3, [r7, #24]
}
 801570e:	bf00      	nop
 8015710:	bf00      	nop
 8015712:	e7fd      	b.n	8015710 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015714:	f002 fbba 	bl	8017e8c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801571a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801571c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801571e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015720:	2b00      	cmp	r3, #0
 8015722:	d01f      	beq.n	8015764 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015724:	68b9      	ldr	r1, [r7, #8]
 8015726:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015728:	f000 fa93 	bl	8015c52 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801572c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801572e:	1e5a      	subs	r2, r3, #1
 8015730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015732:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015736:	691b      	ldr	r3, [r3, #16]
 8015738:	2b00      	cmp	r3, #0
 801573a:	d00f      	beq.n	801575c <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801573c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801573e:	3310      	adds	r3, #16
 8015740:	4618      	mov	r0, r3
 8015742:	f001 f8a1 	bl	8016888 <xTaskRemoveFromEventList>
 8015746:	4603      	mov	r3, r0
 8015748:	2b00      	cmp	r3, #0
 801574a:	d007      	beq.n	801575c <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801574c:	4b3c      	ldr	r3, [pc, #240]	@ (8015840 <xQueueReceive+0x1cc>)
 801574e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015752:	601a      	str	r2, [r3, #0]
 8015754:	f3bf 8f4f 	dsb	sy
 8015758:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801575c:	f002 fbcc 	bl	8017ef8 <vPortExitCritical>
				return pdPASS;
 8015760:	2301      	movs	r3, #1
 8015762:	e069      	b.n	8015838 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015764:	687b      	ldr	r3, [r7, #4]
 8015766:	2b00      	cmp	r3, #0
 8015768:	d103      	bne.n	8015772 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801576a:	f002 fbc5 	bl	8017ef8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801576e:	2300      	movs	r3, #0
 8015770:	e062      	b.n	8015838 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015774:	2b00      	cmp	r3, #0
 8015776:	d106      	bne.n	8015786 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015778:	f107 0310 	add.w	r3, r7, #16
 801577c:	4618      	mov	r0, r3
 801577e:	f001 f97b 	bl	8016a78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015782:	2301      	movs	r3, #1
 8015784:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015786:	f002 fbb7 	bl	8017ef8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801578a:	f000 fe03 	bl	8016394 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801578e:	f002 fb7d 	bl	8017e8c <vPortEnterCritical>
 8015792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015794:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015798:	b25b      	sxtb	r3, r3
 801579a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801579e:	d103      	bne.n	80157a8 <xQueueReceive+0x134>
 80157a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157a2:	2200      	movs	r2, #0
 80157a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80157a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80157ae:	b25b      	sxtb	r3, r3
 80157b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80157b4:	d103      	bne.n	80157be <xQueueReceive+0x14a>
 80157b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157b8:	2200      	movs	r2, #0
 80157ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80157be:	f002 fb9b 	bl	8017ef8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80157c2:	1d3a      	adds	r2, r7, #4
 80157c4:	f107 0310 	add.w	r3, r7, #16
 80157c8:	4611      	mov	r1, r2
 80157ca:	4618      	mov	r0, r3
 80157cc:	f001 f96a 	bl	8016aa4 <xTaskCheckForTimeOut>
 80157d0:	4603      	mov	r3, r0
 80157d2:	2b00      	cmp	r3, #0
 80157d4:	d123      	bne.n	801581e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80157d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80157d8:	f000 fab3 	bl	8015d42 <prvIsQueueEmpty>
 80157dc:	4603      	mov	r3, r0
 80157de:	2b00      	cmp	r3, #0
 80157e0:	d017      	beq.n	8015812 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80157e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157e4:	3324      	adds	r3, #36	@ 0x24
 80157e6:	687a      	ldr	r2, [r7, #4]
 80157e8:	4611      	mov	r1, r2
 80157ea:	4618      	mov	r0, r3
 80157ec:	f000 ffb4 	bl	8016758 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80157f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80157f2:	f000 fa54 	bl	8015c9e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80157f6:	f000 fddb 	bl	80163b0 <xTaskResumeAll>
 80157fa:	4603      	mov	r3, r0
 80157fc:	2b00      	cmp	r3, #0
 80157fe:	d189      	bne.n	8015714 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8015800:	4b0f      	ldr	r3, [pc, #60]	@ (8015840 <xQueueReceive+0x1cc>)
 8015802:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015806:	601a      	str	r2, [r3, #0]
 8015808:	f3bf 8f4f 	dsb	sy
 801580c:	f3bf 8f6f 	isb	sy
 8015810:	e780      	b.n	8015714 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8015812:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015814:	f000 fa43 	bl	8015c9e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015818:	f000 fdca 	bl	80163b0 <xTaskResumeAll>
 801581c:	e77a      	b.n	8015714 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801581e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015820:	f000 fa3d 	bl	8015c9e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015824:	f000 fdc4 	bl	80163b0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015828:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801582a:	f000 fa8a 	bl	8015d42 <prvIsQueueEmpty>
 801582e:	4603      	mov	r3, r0
 8015830:	2b00      	cmp	r3, #0
 8015832:	f43f af6f 	beq.w	8015714 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8015836:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8015838:	4618      	mov	r0, r3
 801583a:	3730      	adds	r7, #48	@ 0x30
 801583c:	46bd      	mov	sp, r7
 801583e:	bd80      	pop	{r7, pc}
 8015840:	e000ed04 	.word	0xe000ed04

08015844 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8015844:	b580      	push	{r7, lr}
 8015846:	b08e      	sub	sp, #56	@ 0x38
 8015848:	af00      	add	r7, sp, #0
 801584a:	6078      	str	r0, [r7, #4]
 801584c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801584e:	2300      	movs	r3, #0
 8015850:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015852:	687b      	ldr	r3, [r7, #4]
 8015854:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8015856:	2300      	movs	r3, #0
 8015858:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801585a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801585c:	2b00      	cmp	r3, #0
 801585e:	d10d      	bne.n	801587c <xQueueSemaphoreTake+0x38>
	__asm volatile
 8015860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015864:	b672      	cpsid	i
 8015866:	f383 8811 	msr	BASEPRI, r3
 801586a:	f3bf 8f6f 	isb	sy
 801586e:	f3bf 8f4f 	dsb	sy
 8015872:	b662      	cpsie	i
 8015874:	623b      	str	r3, [r7, #32]
}
 8015876:	bf00      	nop
 8015878:	bf00      	nop
 801587a:	e7fd      	b.n	8015878 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801587c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801587e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015880:	2b00      	cmp	r3, #0
 8015882:	d00d      	beq.n	80158a0 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 8015884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015888:	b672      	cpsid	i
 801588a:	f383 8811 	msr	BASEPRI, r3
 801588e:	f3bf 8f6f 	isb	sy
 8015892:	f3bf 8f4f 	dsb	sy
 8015896:	b662      	cpsie	i
 8015898:	61fb      	str	r3, [r7, #28]
}
 801589a:	bf00      	nop
 801589c:	bf00      	nop
 801589e:	e7fd      	b.n	801589c <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80158a0:	f001 fa62 	bl	8016d68 <xTaskGetSchedulerState>
 80158a4:	4603      	mov	r3, r0
 80158a6:	2b00      	cmp	r3, #0
 80158a8:	d102      	bne.n	80158b0 <xQueueSemaphoreTake+0x6c>
 80158aa:	683b      	ldr	r3, [r7, #0]
 80158ac:	2b00      	cmp	r3, #0
 80158ae:	d101      	bne.n	80158b4 <xQueueSemaphoreTake+0x70>
 80158b0:	2301      	movs	r3, #1
 80158b2:	e000      	b.n	80158b6 <xQueueSemaphoreTake+0x72>
 80158b4:	2300      	movs	r3, #0
 80158b6:	2b00      	cmp	r3, #0
 80158b8:	d10d      	bne.n	80158d6 <xQueueSemaphoreTake+0x92>
	__asm volatile
 80158ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80158be:	b672      	cpsid	i
 80158c0:	f383 8811 	msr	BASEPRI, r3
 80158c4:	f3bf 8f6f 	isb	sy
 80158c8:	f3bf 8f4f 	dsb	sy
 80158cc:	b662      	cpsie	i
 80158ce:	61bb      	str	r3, [r7, #24]
}
 80158d0:	bf00      	nop
 80158d2:	bf00      	nop
 80158d4:	e7fd      	b.n	80158d2 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80158d6:	f002 fad9 	bl	8017e8c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80158da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80158de:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80158e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80158e2:	2b00      	cmp	r3, #0
 80158e4:	d024      	beq.n	8015930 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80158e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80158e8:	1e5a      	subs	r2, r3, #1
 80158ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158ec:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80158ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158f0:	681b      	ldr	r3, [r3, #0]
 80158f2:	2b00      	cmp	r3, #0
 80158f4:	d104      	bne.n	8015900 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80158f6:	f001 fbd1 	bl	801709c <pvTaskIncrementMutexHeldCount>
 80158fa:	4602      	mov	r2, r0
 80158fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158fe:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015902:	691b      	ldr	r3, [r3, #16]
 8015904:	2b00      	cmp	r3, #0
 8015906:	d00f      	beq.n	8015928 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801590a:	3310      	adds	r3, #16
 801590c:	4618      	mov	r0, r3
 801590e:	f000 ffbb 	bl	8016888 <xTaskRemoveFromEventList>
 8015912:	4603      	mov	r3, r0
 8015914:	2b00      	cmp	r3, #0
 8015916:	d007      	beq.n	8015928 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015918:	4b55      	ldr	r3, [pc, #340]	@ (8015a70 <xQueueSemaphoreTake+0x22c>)
 801591a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801591e:	601a      	str	r2, [r3, #0]
 8015920:	f3bf 8f4f 	dsb	sy
 8015924:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015928:	f002 fae6 	bl	8017ef8 <vPortExitCritical>
				return pdPASS;
 801592c:	2301      	movs	r3, #1
 801592e:	e09a      	b.n	8015a66 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015930:	683b      	ldr	r3, [r7, #0]
 8015932:	2b00      	cmp	r3, #0
 8015934:	d114      	bne.n	8015960 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8015936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015938:	2b00      	cmp	r3, #0
 801593a:	d00d      	beq.n	8015958 <xQueueSemaphoreTake+0x114>
	__asm volatile
 801593c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015940:	b672      	cpsid	i
 8015942:	f383 8811 	msr	BASEPRI, r3
 8015946:	f3bf 8f6f 	isb	sy
 801594a:	f3bf 8f4f 	dsb	sy
 801594e:	b662      	cpsie	i
 8015950:	617b      	str	r3, [r7, #20]
}
 8015952:	bf00      	nop
 8015954:	bf00      	nop
 8015956:	e7fd      	b.n	8015954 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8015958:	f002 face 	bl	8017ef8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801595c:	2300      	movs	r3, #0
 801595e:	e082      	b.n	8015a66 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015962:	2b00      	cmp	r3, #0
 8015964:	d106      	bne.n	8015974 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015966:	f107 030c 	add.w	r3, r7, #12
 801596a:	4618      	mov	r0, r3
 801596c:	f001 f884 	bl	8016a78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015970:	2301      	movs	r3, #1
 8015972:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015974:	f002 fac0 	bl	8017ef8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015978:	f000 fd0c 	bl	8016394 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801597c:	f002 fa86 	bl	8017e8c <vPortEnterCritical>
 8015980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015982:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015986:	b25b      	sxtb	r3, r3
 8015988:	f1b3 3fff 	cmp.w	r3, #4294967295
 801598c:	d103      	bne.n	8015996 <xQueueSemaphoreTake+0x152>
 801598e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015990:	2200      	movs	r2, #0
 8015992:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015998:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801599c:	b25b      	sxtb	r3, r3
 801599e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80159a2:	d103      	bne.n	80159ac <xQueueSemaphoreTake+0x168>
 80159a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159a6:	2200      	movs	r2, #0
 80159a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80159ac:	f002 faa4 	bl	8017ef8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80159b0:	463a      	mov	r2, r7
 80159b2:	f107 030c 	add.w	r3, r7, #12
 80159b6:	4611      	mov	r1, r2
 80159b8:	4618      	mov	r0, r3
 80159ba:	f001 f873 	bl	8016aa4 <xTaskCheckForTimeOut>
 80159be:	4603      	mov	r3, r0
 80159c0:	2b00      	cmp	r3, #0
 80159c2:	d132      	bne.n	8015a2a <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80159c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80159c6:	f000 f9bc 	bl	8015d42 <prvIsQueueEmpty>
 80159ca:	4603      	mov	r3, r0
 80159cc:	2b00      	cmp	r3, #0
 80159ce:	d026      	beq.n	8015a1e <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80159d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159d2:	681b      	ldr	r3, [r3, #0]
 80159d4:	2b00      	cmp	r3, #0
 80159d6:	d109      	bne.n	80159ec <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 80159d8:	f002 fa58 	bl	8017e8c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80159dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159de:	689b      	ldr	r3, [r3, #8]
 80159e0:	4618      	mov	r0, r3
 80159e2:	f001 f9df 	bl	8016da4 <xTaskPriorityInherit>
 80159e6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80159e8:	f002 fa86 	bl	8017ef8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80159ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159ee:	3324      	adds	r3, #36	@ 0x24
 80159f0:	683a      	ldr	r2, [r7, #0]
 80159f2:	4611      	mov	r1, r2
 80159f4:	4618      	mov	r0, r3
 80159f6:	f000 feaf 	bl	8016758 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80159fa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80159fc:	f000 f94f 	bl	8015c9e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015a00:	f000 fcd6 	bl	80163b0 <xTaskResumeAll>
 8015a04:	4603      	mov	r3, r0
 8015a06:	2b00      	cmp	r3, #0
 8015a08:	f47f af65 	bne.w	80158d6 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8015a0c:	4b18      	ldr	r3, [pc, #96]	@ (8015a70 <xQueueSemaphoreTake+0x22c>)
 8015a0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015a12:	601a      	str	r2, [r3, #0]
 8015a14:	f3bf 8f4f 	dsb	sy
 8015a18:	f3bf 8f6f 	isb	sy
 8015a1c:	e75b      	b.n	80158d6 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8015a1e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015a20:	f000 f93d 	bl	8015c9e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015a24:	f000 fcc4 	bl	80163b0 <xTaskResumeAll>
 8015a28:	e755      	b.n	80158d6 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8015a2a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015a2c:	f000 f937 	bl	8015c9e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015a30:	f000 fcbe 	bl	80163b0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015a34:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015a36:	f000 f984 	bl	8015d42 <prvIsQueueEmpty>
 8015a3a:	4603      	mov	r3, r0
 8015a3c:	2b00      	cmp	r3, #0
 8015a3e:	f43f af4a 	beq.w	80158d6 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8015a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a44:	2b00      	cmp	r3, #0
 8015a46:	d00d      	beq.n	8015a64 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8015a48:	f002 fa20 	bl	8017e8c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8015a4c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015a4e:	f000 f87e 	bl	8015b4e <prvGetDisinheritPriorityAfterTimeout>
 8015a52:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8015a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a56:	689b      	ldr	r3, [r3, #8]
 8015a58:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8015a5a:	4618      	mov	r0, r3
 8015a5c:	f001 fa7e 	bl	8016f5c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8015a60:	f002 fa4a 	bl	8017ef8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8015a64:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8015a66:	4618      	mov	r0, r3
 8015a68:	3738      	adds	r7, #56	@ 0x38
 8015a6a:	46bd      	mov	sp, r7
 8015a6c:	bd80      	pop	{r7, pc}
 8015a6e:	bf00      	nop
 8015a70:	e000ed04 	.word	0xe000ed04

08015a74 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8015a74:	b580      	push	{r7, lr}
 8015a76:	b084      	sub	sp, #16
 8015a78:	af00      	add	r7, sp, #0
 8015a7a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8015a7c:	687b      	ldr	r3, [r7, #4]
 8015a7e:	2b00      	cmp	r3, #0
 8015a80:	d10d      	bne.n	8015a9e <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 8015a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a86:	b672      	cpsid	i
 8015a88:	f383 8811 	msr	BASEPRI, r3
 8015a8c:	f3bf 8f6f 	isb	sy
 8015a90:	f3bf 8f4f 	dsb	sy
 8015a94:	b662      	cpsie	i
 8015a96:	60bb      	str	r3, [r7, #8]
}
 8015a98:	bf00      	nop
 8015a9a:	bf00      	nop
 8015a9c:	e7fd      	b.n	8015a9a <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 8015a9e:	f002 f9f5 	bl	8017e8c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8015aa2:	687b      	ldr	r3, [r7, #4]
 8015aa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015aa6:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8015aa8:	f002 fa26 	bl	8017ef8 <vPortExitCritical>

	return uxReturn;
 8015aac:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8015aae:	4618      	mov	r0, r3
 8015ab0:	3710      	adds	r7, #16
 8015ab2:	46bd      	mov	sp, r7
 8015ab4:	bd80      	pop	{r7, pc}

08015ab6 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 8015ab6:	b580      	push	{r7, lr}
 8015ab8:	b086      	sub	sp, #24
 8015aba:	af00      	add	r7, sp, #0
 8015abc:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8015abe:	687b      	ldr	r3, [r7, #4]
 8015ac0:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8015ac2:	697b      	ldr	r3, [r7, #20]
 8015ac4:	2b00      	cmp	r3, #0
 8015ac6:	d10d      	bne.n	8015ae4 <uxQueueSpacesAvailable+0x2e>
	__asm volatile
 8015ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015acc:	b672      	cpsid	i
 8015ace:	f383 8811 	msr	BASEPRI, r3
 8015ad2:	f3bf 8f6f 	isb	sy
 8015ad6:	f3bf 8f4f 	dsb	sy
 8015ada:	b662      	cpsie	i
 8015adc:	60fb      	str	r3, [r7, #12]
}
 8015ade:	bf00      	nop
 8015ae0:	bf00      	nop
 8015ae2:	e7fd      	b.n	8015ae0 <uxQueueSpacesAvailable+0x2a>

	taskENTER_CRITICAL();
 8015ae4:	f002 f9d2 	bl	8017e8c <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 8015ae8:	697b      	ldr	r3, [r7, #20]
 8015aea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8015aec:	697b      	ldr	r3, [r7, #20]
 8015aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015af0:	1ad3      	subs	r3, r2, r3
 8015af2:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8015af4:	f002 fa00 	bl	8017ef8 <vPortExitCritical>

	return uxReturn;
 8015af8:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8015afa:	4618      	mov	r0, r3
 8015afc:	3718      	adds	r7, #24
 8015afe:	46bd      	mov	sp, r7
 8015b00:	bd80      	pop	{r7, pc}

08015b02 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8015b02:	b580      	push	{r7, lr}
 8015b04:	b084      	sub	sp, #16
 8015b06:	af00      	add	r7, sp, #0
 8015b08:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8015b0a:	687b      	ldr	r3, [r7, #4]
 8015b0c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8015b0e:	68fb      	ldr	r3, [r7, #12]
 8015b10:	2b00      	cmp	r3, #0
 8015b12:	d10d      	bne.n	8015b30 <vQueueDelete+0x2e>
	__asm volatile
 8015b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b18:	b672      	cpsid	i
 8015b1a:	f383 8811 	msr	BASEPRI, r3
 8015b1e:	f3bf 8f6f 	isb	sy
 8015b22:	f3bf 8f4f 	dsb	sy
 8015b26:	b662      	cpsie	i
 8015b28:	60bb      	str	r3, [r7, #8]
}
 8015b2a:	bf00      	nop
 8015b2c:	bf00      	nop
 8015b2e:	e7fd      	b.n	8015b2c <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8015b30:	68f8      	ldr	r0, [r7, #12]
 8015b32:	f000 f95f 	bl	8015df4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8015b36:	68fb      	ldr	r3, [r7, #12]
 8015b38:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8015b3c:	2b00      	cmp	r3, #0
 8015b3e:	d102      	bne.n	8015b46 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 8015b40:	68f8      	ldr	r0, [r7, #12]
 8015b42:	f002 fb9f 	bl	8018284 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8015b46:	bf00      	nop
 8015b48:	3710      	adds	r7, #16
 8015b4a:	46bd      	mov	sp, r7
 8015b4c:	bd80      	pop	{r7, pc}

08015b4e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8015b4e:	b480      	push	{r7}
 8015b50:	b085      	sub	sp, #20
 8015b52:	af00      	add	r7, sp, #0
 8015b54:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8015b56:	687b      	ldr	r3, [r7, #4]
 8015b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015b5a:	2b00      	cmp	r3, #0
 8015b5c:	d006      	beq.n	8015b6c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8015b5e:	687b      	ldr	r3, [r7, #4]
 8015b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015b62:	681b      	ldr	r3, [r3, #0]
 8015b64:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8015b68:	60fb      	str	r3, [r7, #12]
 8015b6a:	e001      	b.n	8015b70 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8015b6c:	2300      	movs	r3, #0
 8015b6e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8015b70:	68fb      	ldr	r3, [r7, #12]
	}
 8015b72:	4618      	mov	r0, r3
 8015b74:	3714      	adds	r7, #20
 8015b76:	46bd      	mov	sp, r7
 8015b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b7c:	4770      	bx	lr

08015b7e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8015b7e:	b580      	push	{r7, lr}
 8015b80:	b086      	sub	sp, #24
 8015b82:	af00      	add	r7, sp, #0
 8015b84:	60f8      	str	r0, [r7, #12]
 8015b86:	60b9      	str	r1, [r7, #8]
 8015b88:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8015b8a:	2300      	movs	r3, #0
 8015b8c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015b8e:	68fb      	ldr	r3, [r7, #12]
 8015b90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015b92:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8015b94:	68fb      	ldr	r3, [r7, #12]
 8015b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015b98:	2b00      	cmp	r3, #0
 8015b9a:	d10d      	bne.n	8015bb8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015b9c:	68fb      	ldr	r3, [r7, #12]
 8015b9e:	681b      	ldr	r3, [r3, #0]
 8015ba0:	2b00      	cmp	r3, #0
 8015ba2:	d14d      	bne.n	8015c40 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8015ba4:	68fb      	ldr	r3, [r7, #12]
 8015ba6:	689b      	ldr	r3, [r3, #8]
 8015ba8:	4618      	mov	r0, r3
 8015baa:	f001 f963 	bl	8016e74 <xTaskPriorityDisinherit>
 8015bae:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8015bb0:	68fb      	ldr	r3, [r7, #12]
 8015bb2:	2200      	movs	r2, #0
 8015bb4:	609a      	str	r2, [r3, #8]
 8015bb6:	e043      	b.n	8015c40 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8015bb8:	687b      	ldr	r3, [r7, #4]
 8015bba:	2b00      	cmp	r3, #0
 8015bbc:	d119      	bne.n	8015bf2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015bbe:	68fb      	ldr	r3, [r7, #12]
 8015bc0:	6858      	ldr	r0, [r3, #4]
 8015bc2:	68fb      	ldr	r3, [r7, #12]
 8015bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015bc6:	461a      	mov	r2, r3
 8015bc8:	68b9      	ldr	r1, [r7, #8]
 8015bca:	f003 f806 	bl	8018bda <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015bce:	68fb      	ldr	r3, [r7, #12]
 8015bd0:	685a      	ldr	r2, [r3, #4]
 8015bd2:	68fb      	ldr	r3, [r7, #12]
 8015bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015bd6:	441a      	add	r2, r3
 8015bd8:	68fb      	ldr	r3, [r7, #12]
 8015bda:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015bdc:	68fb      	ldr	r3, [r7, #12]
 8015bde:	685a      	ldr	r2, [r3, #4]
 8015be0:	68fb      	ldr	r3, [r7, #12]
 8015be2:	689b      	ldr	r3, [r3, #8]
 8015be4:	429a      	cmp	r2, r3
 8015be6:	d32b      	bcc.n	8015c40 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8015be8:	68fb      	ldr	r3, [r7, #12]
 8015bea:	681a      	ldr	r2, [r3, #0]
 8015bec:	68fb      	ldr	r3, [r7, #12]
 8015bee:	605a      	str	r2, [r3, #4]
 8015bf0:	e026      	b.n	8015c40 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8015bf2:	68fb      	ldr	r3, [r7, #12]
 8015bf4:	68d8      	ldr	r0, [r3, #12]
 8015bf6:	68fb      	ldr	r3, [r7, #12]
 8015bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015bfa:	461a      	mov	r2, r3
 8015bfc:	68b9      	ldr	r1, [r7, #8]
 8015bfe:	f002 ffec 	bl	8018bda <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8015c02:	68fb      	ldr	r3, [r7, #12]
 8015c04:	68da      	ldr	r2, [r3, #12]
 8015c06:	68fb      	ldr	r3, [r7, #12]
 8015c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015c0a:	425b      	negs	r3, r3
 8015c0c:	441a      	add	r2, r3
 8015c0e:	68fb      	ldr	r3, [r7, #12]
 8015c10:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015c12:	68fb      	ldr	r3, [r7, #12]
 8015c14:	68da      	ldr	r2, [r3, #12]
 8015c16:	68fb      	ldr	r3, [r7, #12]
 8015c18:	681b      	ldr	r3, [r3, #0]
 8015c1a:	429a      	cmp	r2, r3
 8015c1c:	d207      	bcs.n	8015c2e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8015c1e:	68fb      	ldr	r3, [r7, #12]
 8015c20:	689a      	ldr	r2, [r3, #8]
 8015c22:	68fb      	ldr	r3, [r7, #12]
 8015c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015c26:	425b      	negs	r3, r3
 8015c28:	441a      	add	r2, r3
 8015c2a:	68fb      	ldr	r3, [r7, #12]
 8015c2c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8015c2e:	687b      	ldr	r3, [r7, #4]
 8015c30:	2b02      	cmp	r3, #2
 8015c32:	d105      	bne.n	8015c40 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015c34:	693b      	ldr	r3, [r7, #16]
 8015c36:	2b00      	cmp	r3, #0
 8015c38:	d002      	beq.n	8015c40 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8015c3a:	693b      	ldr	r3, [r7, #16]
 8015c3c:	3b01      	subs	r3, #1
 8015c3e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8015c40:	693b      	ldr	r3, [r7, #16]
 8015c42:	1c5a      	adds	r2, r3, #1
 8015c44:	68fb      	ldr	r3, [r7, #12]
 8015c46:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8015c48:	697b      	ldr	r3, [r7, #20]
}
 8015c4a:	4618      	mov	r0, r3
 8015c4c:	3718      	adds	r7, #24
 8015c4e:	46bd      	mov	sp, r7
 8015c50:	bd80      	pop	{r7, pc}

08015c52 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8015c52:	b580      	push	{r7, lr}
 8015c54:	b082      	sub	sp, #8
 8015c56:	af00      	add	r7, sp, #0
 8015c58:	6078      	str	r0, [r7, #4]
 8015c5a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8015c5c:	687b      	ldr	r3, [r7, #4]
 8015c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015c60:	2b00      	cmp	r3, #0
 8015c62:	d018      	beq.n	8015c96 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015c64:	687b      	ldr	r3, [r7, #4]
 8015c66:	68da      	ldr	r2, [r3, #12]
 8015c68:	687b      	ldr	r3, [r7, #4]
 8015c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015c6c:	441a      	add	r2, r3
 8015c6e:	687b      	ldr	r3, [r7, #4]
 8015c70:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8015c72:	687b      	ldr	r3, [r7, #4]
 8015c74:	68da      	ldr	r2, [r3, #12]
 8015c76:	687b      	ldr	r3, [r7, #4]
 8015c78:	689b      	ldr	r3, [r3, #8]
 8015c7a:	429a      	cmp	r2, r3
 8015c7c:	d303      	bcc.n	8015c86 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8015c7e:	687b      	ldr	r3, [r7, #4]
 8015c80:	681a      	ldr	r2, [r3, #0]
 8015c82:	687b      	ldr	r3, [r7, #4]
 8015c84:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015c86:	687b      	ldr	r3, [r7, #4]
 8015c88:	68d9      	ldr	r1, [r3, #12]
 8015c8a:	687b      	ldr	r3, [r7, #4]
 8015c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015c8e:	461a      	mov	r2, r3
 8015c90:	6838      	ldr	r0, [r7, #0]
 8015c92:	f002 ffa2 	bl	8018bda <memcpy>
	}
}
 8015c96:	bf00      	nop
 8015c98:	3708      	adds	r7, #8
 8015c9a:	46bd      	mov	sp, r7
 8015c9c:	bd80      	pop	{r7, pc}

08015c9e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8015c9e:	b580      	push	{r7, lr}
 8015ca0:	b084      	sub	sp, #16
 8015ca2:	af00      	add	r7, sp, #0
 8015ca4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8015ca6:	f002 f8f1 	bl	8017e8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8015caa:	687b      	ldr	r3, [r7, #4]
 8015cac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015cb0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015cb2:	e011      	b.n	8015cd8 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015cb4:	687b      	ldr	r3, [r7, #4]
 8015cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015cb8:	2b00      	cmp	r3, #0
 8015cba:	d012      	beq.n	8015ce2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015cbc:	687b      	ldr	r3, [r7, #4]
 8015cbe:	3324      	adds	r3, #36	@ 0x24
 8015cc0:	4618      	mov	r0, r3
 8015cc2:	f000 fde1 	bl	8016888 <xTaskRemoveFromEventList>
 8015cc6:	4603      	mov	r3, r0
 8015cc8:	2b00      	cmp	r3, #0
 8015cca:	d001      	beq.n	8015cd0 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8015ccc:	f000 ff52 	bl	8016b74 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8015cd0:	7bfb      	ldrb	r3, [r7, #15]
 8015cd2:	3b01      	subs	r3, #1
 8015cd4:	b2db      	uxtb	r3, r3
 8015cd6:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015cd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015cdc:	2b00      	cmp	r3, #0
 8015cde:	dce9      	bgt.n	8015cb4 <prvUnlockQueue+0x16>
 8015ce0:	e000      	b.n	8015ce4 <prvUnlockQueue+0x46>
					break;
 8015ce2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8015ce4:	687b      	ldr	r3, [r7, #4]
 8015ce6:	22ff      	movs	r2, #255	@ 0xff
 8015ce8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8015cec:	f002 f904 	bl	8017ef8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8015cf0:	f002 f8cc 	bl	8017e8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8015cf4:	687b      	ldr	r3, [r7, #4]
 8015cf6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015cfa:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015cfc:	e011      	b.n	8015d22 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015cfe:	687b      	ldr	r3, [r7, #4]
 8015d00:	691b      	ldr	r3, [r3, #16]
 8015d02:	2b00      	cmp	r3, #0
 8015d04:	d012      	beq.n	8015d2c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015d06:	687b      	ldr	r3, [r7, #4]
 8015d08:	3310      	adds	r3, #16
 8015d0a:	4618      	mov	r0, r3
 8015d0c:	f000 fdbc 	bl	8016888 <xTaskRemoveFromEventList>
 8015d10:	4603      	mov	r3, r0
 8015d12:	2b00      	cmp	r3, #0
 8015d14:	d001      	beq.n	8015d1a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8015d16:	f000 ff2d 	bl	8016b74 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8015d1a:	7bbb      	ldrb	r3, [r7, #14]
 8015d1c:	3b01      	subs	r3, #1
 8015d1e:	b2db      	uxtb	r3, r3
 8015d20:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015d22:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015d26:	2b00      	cmp	r3, #0
 8015d28:	dce9      	bgt.n	8015cfe <prvUnlockQueue+0x60>
 8015d2a:	e000      	b.n	8015d2e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8015d2c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8015d2e:	687b      	ldr	r3, [r7, #4]
 8015d30:	22ff      	movs	r2, #255	@ 0xff
 8015d32:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8015d36:	f002 f8df 	bl	8017ef8 <vPortExitCritical>
}
 8015d3a:	bf00      	nop
 8015d3c:	3710      	adds	r7, #16
 8015d3e:	46bd      	mov	sp, r7
 8015d40:	bd80      	pop	{r7, pc}

08015d42 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8015d42:	b580      	push	{r7, lr}
 8015d44:	b084      	sub	sp, #16
 8015d46:	af00      	add	r7, sp, #0
 8015d48:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015d4a:	f002 f89f 	bl	8017e8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8015d4e:	687b      	ldr	r3, [r7, #4]
 8015d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015d52:	2b00      	cmp	r3, #0
 8015d54:	d102      	bne.n	8015d5c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8015d56:	2301      	movs	r3, #1
 8015d58:	60fb      	str	r3, [r7, #12]
 8015d5a:	e001      	b.n	8015d60 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8015d5c:	2300      	movs	r3, #0
 8015d5e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015d60:	f002 f8ca 	bl	8017ef8 <vPortExitCritical>

	return xReturn;
 8015d64:	68fb      	ldr	r3, [r7, #12]
}
 8015d66:	4618      	mov	r0, r3
 8015d68:	3710      	adds	r7, #16
 8015d6a:	46bd      	mov	sp, r7
 8015d6c:	bd80      	pop	{r7, pc}

08015d6e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8015d6e:	b580      	push	{r7, lr}
 8015d70:	b084      	sub	sp, #16
 8015d72:	af00      	add	r7, sp, #0
 8015d74:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015d76:	f002 f889 	bl	8017e8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8015d7a:	687b      	ldr	r3, [r7, #4]
 8015d7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015d7e:	687b      	ldr	r3, [r7, #4]
 8015d80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015d82:	429a      	cmp	r2, r3
 8015d84:	d102      	bne.n	8015d8c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8015d86:	2301      	movs	r3, #1
 8015d88:	60fb      	str	r3, [r7, #12]
 8015d8a:	e001      	b.n	8015d90 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8015d8c:	2300      	movs	r3, #0
 8015d8e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015d90:	f002 f8b2 	bl	8017ef8 <vPortExitCritical>

	return xReturn;
 8015d94:	68fb      	ldr	r3, [r7, #12]
}
 8015d96:	4618      	mov	r0, r3
 8015d98:	3710      	adds	r7, #16
 8015d9a:	46bd      	mov	sp, r7
 8015d9c:	bd80      	pop	{r7, pc}
	...

08015da0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8015da0:	b480      	push	{r7}
 8015da2:	b085      	sub	sp, #20
 8015da4:	af00      	add	r7, sp, #0
 8015da6:	6078      	str	r0, [r7, #4]
 8015da8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015daa:	2300      	movs	r3, #0
 8015dac:	60fb      	str	r3, [r7, #12]
 8015dae:	e014      	b.n	8015dda <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8015db0:	4a0f      	ldr	r2, [pc, #60]	@ (8015df0 <vQueueAddToRegistry+0x50>)
 8015db2:	68fb      	ldr	r3, [r7, #12]
 8015db4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	d10b      	bne.n	8015dd4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8015dbc:	490c      	ldr	r1, [pc, #48]	@ (8015df0 <vQueueAddToRegistry+0x50>)
 8015dbe:	68fb      	ldr	r3, [r7, #12]
 8015dc0:	683a      	ldr	r2, [r7, #0]
 8015dc2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8015dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8015df0 <vQueueAddToRegistry+0x50>)
 8015dc8:	68fb      	ldr	r3, [r7, #12]
 8015dca:	00db      	lsls	r3, r3, #3
 8015dcc:	4413      	add	r3, r2
 8015dce:	687a      	ldr	r2, [r7, #4]
 8015dd0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8015dd2:	e006      	b.n	8015de2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015dd4:	68fb      	ldr	r3, [r7, #12]
 8015dd6:	3301      	adds	r3, #1
 8015dd8:	60fb      	str	r3, [r7, #12]
 8015dda:	68fb      	ldr	r3, [r7, #12]
 8015ddc:	2b07      	cmp	r3, #7
 8015dde:	d9e7      	bls.n	8015db0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8015de0:	bf00      	nop
 8015de2:	bf00      	nop
 8015de4:	3714      	adds	r7, #20
 8015de6:	46bd      	mov	sp, r7
 8015de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dec:	4770      	bx	lr
 8015dee:	bf00      	nop
 8015df0:	200053c4 	.word	0x200053c4

08015df4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8015df4:	b480      	push	{r7}
 8015df6:	b085      	sub	sp, #20
 8015df8:	af00      	add	r7, sp, #0
 8015dfa:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015dfc:	2300      	movs	r3, #0
 8015dfe:	60fb      	str	r3, [r7, #12]
 8015e00:	e016      	b.n	8015e30 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8015e02:	4a10      	ldr	r2, [pc, #64]	@ (8015e44 <vQueueUnregisterQueue+0x50>)
 8015e04:	68fb      	ldr	r3, [r7, #12]
 8015e06:	00db      	lsls	r3, r3, #3
 8015e08:	4413      	add	r3, r2
 8015e0a:	685b      	ldr	r3, [r3, #4]
 8015e0c:	687a      	ldr	r2, [r7, #4]
 8015e0e:	429a      	cmp	r2, r3
 8015e10:	d10b      	bne.n	8015e2a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8015e12:	4a0c      	ldr	r2, [pc, #48]	@ (8015e44 <vQueueUnregisterQueue+0x50>)
 8015e14:	68fb      	ldr	r3, [r7, #12]
 8015e16:	2100      	movs	r1, #0
 8015e18:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8015e1c:	4a09      	ldr	r2, [pc, #36]	@ (8015e44 <vQueueUnregisterQueue+0x50>)
 8015e1e:	68fb      	ldr	r3, [r7, #12]
 8015e20:	00db      	lsls	r3, r3, #3
 8015e22:	4413      	add	r3, r2
 8015e24:	2200      	movs	r2, #0
 8015e26:	605a      	str	r2, [r3, #4]
				break;
 8015e28:	e006      	b.n	8015e38 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015e2a:	68fb      	ldr	r3, [r7, #12]
 8015e2c:	3301      	adds	r3, #1
 8015e2e:	60fb      	str	r3, [r7, #12]
 8015e30:	68fb      	ldr	r3, [r7, #12]
 8015e32:	2b07      	cmp	r3, #7
 8015e34:	d9e5      	bls.n	8015e02 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8015e36:	bf00      	nop
 8015e38:	bf00      	nop
 8015e3a:	3714      	adds	r7, #20
 8015e3c:	46bd      	mov	sp, r7
 8015e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e42:	4770      	bx	lr
 8015e44:	200053c4 	.word	0x200053c4

08015e48 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8015e48:	b580      	push	{r7, lr}
 8015e4a:	b086      	sub	sp, #24
 8015e4c:	af00      	add	r7, sp, #0
 8015e4e:	60f8      	str	r0, [r7, #12]
 8015e50:	60b9      	str	r1, [r7, #8]
 8015e52:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8015e54:	68fb      	ldr	r3, [r7, #12]
 8015e56:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8015e58:	f002 f818 	bl	8017e8c <vPortEnterCritical>
 8015e5c:	697b      	ldr	r3, [r7, #20]
 8015e5e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015e62:	b25b      	sxtb	r3, r3
 8015e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015e68:	d103      	bne.n	8015e72 <vQueueWaitForMessageRestricted+0x2a>
 8015e6a:	697b      	ldr	r3, [r7, #20]
 8015e6c:	2200      	movs	r2, #0
 8015e6e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015e72:	697b      	ldr	r3, [r7, #20]
 8015e74:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015e78:	b25b      	sxtb	r3, r3
 8015e7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015e7e:	d103      	bne.n	8015e88 <vQueueWaitForMessageRestricted+0x40>
 8015e80:	697b      	ldr	r3, [r7, #20]
 8015e82:	2200      	movs	r2, #0
 8015e84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015e88:	f002 f836 	bl	8017ef8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8015e8c:	697b      	ldr	r3, [r7, #20]
 8015e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015e90:	2b00      	cmp	r3, #0
 8015e92:	d106      	bne.n	8015ea2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8015e94:	697b      	ldr	r3, [r7, #20]
 8015e96:	3324      	adds	r3, #36	@ 0x24
 8015e98:	687a      	ldr	r2, [r7, #4]
 8015e9a:	68b9      	ldr	r1, [r7, #8]
 8015e9c:	4618      	mov	r0, r3
 8015e9e:	f000 fcc5 	bl	801682c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8015ea2:	6978      	ldr	r0, [r7, #20]
 8015ea4:	f7ff fefb 	bl	8015c9e <prvUnlockQueue>
	}
 8015ea8:	bf00      	nop
 8015eaa:	3718      	adds	r7, #24
 8015eac:	46bd      	mov	sp, r7
 8015eae:	bd80      	pop	{r7, pc}

08015eb0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8015eb0:	b580      	push	{r7, lr}
 8015eb2:	b08e      	sub	sp, #56	@ 0x38
 8015eb4:	af04      	add	r7, sp, #16
 8015eb6:	60f8      	str	r0, [r7, #12]
 8015eb8:	60b9      	str	r1, [r7, #8]
 8015eba:	607a      	str	r2, [r7, #4]
 8015ebc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8015ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015ec0:	2b00      	cmp	r3, #0
 8015ec2:	d10d      	bne.n	8015ee0 <xTaskCreateStatic+0x30>
	__asm volatile
 8015ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ec8:	b672      	cpsid	i
 8015eca:	f383 8811 	msr	BASEPRI, r3
 8015ece:	f3bf 8f6f 	isb	sy
 8015ed2:	f3bf 8f4f 	dsb	sy
 8015ed6:	b662      	cpsie	i
 8015ed8:	623b      	str	r3, [r7, #32]
}
 8015eda:	bf00      	nop
 8015edc:	bf00      	nop
 8015ede:	e7fd      	b.n	8015edc <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8015ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ee2:	2b00      	cmp	r3, #0
 8015ee4:	d10d      	bne.n	8015f02 <xTaskCreateStatic+0x52>
	__asm volatile
 8015ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015eea:	b672      	cpsid	i
 8015eec:	f383 8811 	msr	BASEPRI, r3
 8015ef0:	f3bf 8f6f 	isb	sy
 8015ef4:	f3bf 8f4f 	dsb	sy
 8015ef8:	b662      	cpsie	i
 8015efa:	61fb      	str	r3, [r7, #28]
}
 8015efc:	bf00      	nop
 8015efe:	bf00      	nop
 8015f00:	e7fd      	b.n	8015efe <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8015f02:	23a8      	movs	r3, #168	@ 0xa8
 8015f04:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8015f06:	693b      	ldr	r3, [r7, #16]
 8015f08:	2ba8      	cmp	r3, #168	@ 0xa8
 8015f0a:	d00d      	beq.n	8015f28 <xTaskCreateStatic+0x78>
	__asm volatile
 8015f0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f10:	b672      	cpsid	i
 8015f12:	f383 8811 	msr	BASEPRI, r3
 8015f16:	f3bf 8f6f 	isb	sy
 8015f1a:	f3bf 8f4f 	dsb	sy
 8015f1e:	b662      	cpsie	i
 8015f20:	61bb      	str	r3, [r7, #24]
}
 8015f22:	bf00      	nop
 8015f24:	bf00      	nop
 8015f26:	e7fd      	b.n	8015f24 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8015f28:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8015f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f2c:	2b00      	cmp	r3, #0
 8015f2e:	d01e      	beq.n	8015f6e <xTaskCreateStatic+0xbe>
 8015f30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015f32:	2b00      	cmp	r3, #0
 8015f34:	d01b      	beq.n	8015f6e <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f38:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8015f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f3c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015f3e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8015f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f42:	2202      	movs	r2, #2
 8015f44:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8015f48:	2300      	movs	r3, #0
 8015f4a:	9303      	str	r3, [sp, #12]
 8015f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f4e:	9302      	str	r3, [sp, #8]
 8015f50:	f107 0314 	add.w	r3, r7, #20
 8015f54:	9301      	str	r3, [sp, #4]
 8015f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f58:	9300      	str	r3, [sp, #0]
 8015f5a:	683b      	ldr	r3, [r7, #0]
 8015f5c:	687a      	ldr	r2, [r7, #4]
 8015f5e:	68b9      	ldr	r1, [r7, #8]
 8015f60:	68f8      	ldr	r0, [r7, #12]
 8015f62:	f000 f851 	bl	8016008 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015f66:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015f68:	f000 f8f8 	bl	801615c <prvAddNewTaskToReadyList>
 8015f6c:	e001      	b.n	8015f72 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8015f6e:	2300      	movs	r3, #0
 8015f70:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8015f72:	697b      	ldr	r3, [r7, #20]
	}
 8015f74:	4618      	mov	r0, r3
 8015f76:	3728      	adds	r7, #40	@ 0x28
 8015f78:	46bd      	mov	sp, r7
 8015f7a:	bd80      	pop	{r7, pc}

08015f7c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8015f7c:	b580      	push	{r7, lr}
 8015f7e:	b08c      	sub	sp, #48	@ 0x30
 8015f80:	af04      	add	r7, sp, #16
 8015f82:	60f8      	str	r0, [r7, #12]
 8015f84:	60b9      	str	r1, [r7, #8]
 8015f86:	603b      	str	r3, [r7, #0]
 8015f88:	4613      	mov	r3, r2
 8015f8a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8015f8c:	88fb      	ldrh	r3, [r7, #6]
 8015f8e:	009b      	lsls	r3, r3, #2
 8015f90:	4618      	mov	r0, r3
 8015f92:	f002 f8a9 	bl	80180e8 <pvPortMalloc>
 8015f96:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8015f98:	697b      	ldr	r3, [r7, #20]
 8015f9a:	2b00      	cmp	r3, #0
 8015f9c:	d00e      	beq.n	8015fbc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8015f9e:	20a8      	movs	r0, #168	@ 0xa8
 8015fa0:	f002 f8a2 	bl	80180e8 <pvPortMalloc>
 8015fa4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8015fa6:	69fb      	ldr	r3, [r7, #28]
 8015fa8:	2b00      	cmp	r3, #0
 8015faa:	d003      	beq.n	8015fb4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8015fac:	69fb      	ldr	r3, [r7, #28]
 8015fae:	697a      	ldr	r2, [r7, #20]
 8015fb0:	631a      	str	r2, [r3, #48]	@ 0x30
 8015fb2:	e005      	b.n	8015fc0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8015fb4:	6978      	ldr	r0, [r7, #20]
 8015fb6:	f002 f965 	bl	8018284 <vPortFree>
 8015fba:	e001      	b.n	8015fc0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8015fbc:	2300      	movs	r3, #0
 8015fbe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8015fc0:	69fb      	ldr	r3, [r7, #28]
 8015fc2:	2b00      	cmp	r3, #0
 8015fc4:	d017      	beq.n	8015ff6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8015fc6:	69fb      	ldr	r3, [r7, #28]
 8015fc8:	2200      	movs	r2, #0
 8015fca:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8015fce:	88fa      	ldrh	r2, [r7, #6]
 8015fd0:	2300      	movs	r3, #0
 8015fd2:	9303      	str	r3, [sp, #12]
 8015fd4:	69fb      	ldr	r3, [r7, #28]
 8015fd6:	9302      	str	r3, [sp, #8]
 8015fd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015fda:	9301      	str	r3, [sp, #4]
 8015fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015fde:	9300      	str	r3, [sp, #0]
 8015fe0:	683b      	ldr	r3, [r7, #0]
 8015fe2:	68b9      	ldr	r1, [r7, #8]
 8015fe4:	68f8      	ldr	r0, [r7, #12]
 8015fe6:	f000 f80f 	bl	8016008 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015fea:	69f8      	ldr	r0, [r7, #28]
 8015fec:	f000 f8b6 	bl	801615c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8015ff0:	2301      	movs	r3, #1
 8015ff2:	61bb      	str	r3, [r7, #24]
 8015ff4:	e002      	b.n	8015ffc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8015ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8015ffa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8015ffc:	69bb      	ldr	r3, [r7, #24]
	}
 8015ffe:	4618      	mov	r0, r3
 8016000:	3720      	adds	r7, #32
 8016002:	46bd      	mov	sp, r7
 8016004:	bd80      	pop	{r7, pc}
	...

08016008 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8016008:	b580      	push	{r7, lr}
 801600a:	b088      	sub	sp, #32
 801600c:	af00      	add	r7, sp, #0
 801600e:	60f8      	str	r0, [r7, #12]
 8016010:	60b9      	str	r1, [r7, #8]
 8016012:	607a      	str	r2, [r7, #4]
 8016014:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8016016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016018:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801601a:	687b      	ldr	r3, [r7, #4]
 801601c:	009b      	lsls	r3, r3, #2
 801601e:	461a      	mov	r2, r3
 8016020:	21a5      	movs	r1, #165	@ 0xa5
 8016022:	f002 fcff 	bl	8018a24 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8016026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016028:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801602a:	6879      	ldr	r1, [r7, #4]
 801602c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8016030:	440b      	add	r3, r1
 8016032:	009b      	lsls	r3, r3, #2
 8016034:	4413      	add	r3, r2
 8016036:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8016038:	69bb      	ldr	r3, [r7, #24]
 801603a:	f023 0307 	bic.w	r3, r3, #7
 801603e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8016040:	69bb      	ldr	r3, [r7, #24]
 8016042:	f003 0307 	and.w	r3, r3, #7
 8016046:	2b00      	cmp	r3, #0
 8016048:	d00d      	beq.n	8016066 <prvInitialiseNewTask+0x5e>
	__asm volatile
 801604a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801604e:	b672      	cpsid	i
 8016050:	f383 8811 	msr	BASEPRI, r3
 8016054:	f3bf 8f6f 	isb	sy
 8016058:	f3bf 8f4f 	dsb	sy
 801605c:	b662      	cpsie	i
 801605e:	617b      	str	r3, [r7, #20]
}
 8016060:	bf00      	nop
 8016062:	bf00      	nop
 8016064:	e7fd      	b.n	8016062 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8016066:	68bb      	ldr	r3, [r7, #8]
 8016068:	2b00      	cmp	r3, #0
 801606a:	d01f      	beq.n	80160ac <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801606c:	2300      	movs	r3, #0
 801606e:	61fb      	str	r3, [r7, #28]
 8016070:	e012      	b.n	8016098 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8016072:	68ba      	ldr	r2, [r7, #8]
 8016074:	69fb      	ldr	r3, [r7, #28]
 8016076:	4413      	add	r3, r2
 8016078:	7819      	ldrb	r1, [r3, #0]
 801607a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801607c:	69fb      	ldr	r3, [r7, #28]
 801607e:	4413      	add	r3, r2
 8016080:	3334      	adds	r3, #52	@ 0x34
 8016082:	460a      	mov	r2, r1
 8016084:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8016086:	68ba      	ldr	r2, [r7, #8]
 8016088:	69fb      	ldr	r3, [r7, #28]
 801608a:	4413      	add	r3, r2
 801608c:	781b      	ldrb	r3, [r3, #0]
 801608e:	2b00      	cmp	r3, #0
 8016090:	d006      	beq.n	80160a0 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8016092:	69fb      	ldr	r3, [r7, #28]
 8016094:	3301      	adds	r3, #1
 8016096:	61fb      	str	r3, [r7, #28]
 8016098:	69fb      	ldr	r3, [r7, #28]
 801609a:	2b0f      	cmp	r3, #15
 801609c:	d9e9      	bls.n	8016072 <prvInitialiseNewTask+0x6a>
 801609e:	e000      	b.n	80160a2 <prvInitialiseNewTask+0x9a>
			{
				break;
 80160a0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80160a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160a4:	2200      	movs	r2, #0
 80160a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80160aa:	e003      	b.n	80160b4 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80160ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160ae:	2200      	movs	r2, #0
 80160b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80160b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160b6:	2b37      	cmp	r3, #55	@ 0x37
 80160b8:	d901      	bls.n	80160be <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80160ba:	2337      	movs	r3, #55	@ 0x37
 80160bc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80160be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80160c2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80160c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80160c8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80160ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160cc:	2200      	movs	r2, #0
 80160ce:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80160d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160d2:	3304      	adds	r3, #4
 80160d4:	4618      	mov	r0, r3
 80160d6:	f7fe ff02 	bl	8014ede <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80160da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160dc:	3318      	adds	r3, #24
 80160de:	4618      	mov	r0, r3
 80160e0:	f7fe fefd 	bl	8014ede <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80160e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80160e8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80160ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160ec:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80160f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160f2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80160f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80160f8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80160fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160fc:	2200      	movs	r2, #0
 80160fe:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8016102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016104:	2200      	movs	r2, #0
 8016106:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801610a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801610c:	3354      	adds	r3, #84	@ 0x54
 801610e:	224c      	movs	r2, #76	@ 0x4c
 8016110:	2100      	movs	r1, #0
 8016112:	4618      	mov	r0, r3
 8016114:	f002 fc86 	bl	8018a24 <memset>
 8016118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801611a:	4a0d      	ldr	r2, [pc, #52]	@ (8016150 <prvInitialiseNewTask+0x148>)
 801611c:	659a      	str	r2, [r3, #88]	@ 0x58
 801611e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016120:	4a0c      	ldr	r2, [pc, #48]	@ (8016154 <prvInitialiseNewTask+0x14c>)
 8016122:	65da      	str	r2, [r3, #92]	@ 0x5c
 8016124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016126:	4a0c      	ldr	r2, [pc, #48]	@ (8016158 <prvInitialiseNewTask+0x150>)
 8016128:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801612a:	683a      	ldr	r2, [r7, #0]
 801612c:	68f9      	ldr	r1, [r7, #12]
 801612e:	69b8      	ldr	r0, [r7, #24]
 8016130:	f001 fd9a 	bl	8017c68 <pxPortInitialiseStack>
 8016134:	4602      	mov	r2, r0
 8016136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016138:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801613a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801613c:	2b00      	cmp	r3, #0
 801613e:	d002      	beq.n	8016146 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8016140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016142:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016144:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016146:	bf00      	nop
 8016148:	3720      	adds	r7, #32
 801614a:	46bd      	mov	sp, r7
 801614c:	bd80      	pop	{r7, pc}
 801614e:	bf00      	nop
 8016150:	2000aa50 	.word	0x2000aa50
 8016154:	2000aab8 	.word	0x2000aab8
 8016158:	2000ab20 	.word	0x2000ab20

0801615c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801615c:	b580      	push	{r7, lr}
 801615e:	b082      	sub	sp, #8
 8016160:	af00      	add	r7, sp, #0
 8016162:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8016164:	f001 fe92 	bl	8017e8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8016168:	4b2d      	ldr	r3, [pc, #180]	@ (8016220 <prvAddNewTaskToReadyList+0xc4>)
 801616a:	681b      	ldr	r3, [r3, #0]
 801616c:	3301      	adds	r3, #1
 801616e:	4a2c      	ldr	r2, [pc, #176]	@ (8016220 <prvAddNewTaskToReadyList+0xc4>)
 8016170:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8016172:	4b2c      	ldr	r3, [pc, #176]	@ (8016224 <prvAddNewTaskToReadyList+0xc8>)
 8016174:	681b      	ldr	r3, [r3, #0]
 8016176:	2b00      	cmp	r3, #0
 8016178:	d109      	bne.n	801618e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801617a:	4a2a      	ldr	r2, [pc, #168]	@ (8016224 <prvAddNewTaskToReadyList+0xc8>)
 801617c:	687b      	ldr	r3, [r7, #4]
 801617e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8016180:	4b27      	ldr	r3, [pc, #156]	@ (8016220 <prvAddNewTaskToReadyList+0xc4>)
 8016182:	681b      	ldr	r3, [r3, #0]
 8016184:	2b01      	cmp	r3, #1
 8016186:	d110      	bne.n	80161aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8016188:	f000 fd18 	bl	8016bbc <prvInitialiseTaskLists>
 801618c:	e00d      	b.n	80161aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801618e:	4b26      	ldr	r3, [pc, #152]	@ (8016228 <prvAddNewTaskToReadyList+0xcc>)
 8016190:	681b      	ldr	r3, [r3, #0]
 8016192:	2b00      	cmp	r3, #0
 8016194:	d109      	bne.n	80161aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8016196:	4b23      	ldr	r3, [pc, #140]	@ (8016224 <prvAddNewTaskToReadyList+0xc8>)
 8016198:	681b      	ldr	r3, [r3, #0]
 801619a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801619c:	687b      	ldr	r3, [r7, #4]
 801619e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80161a0:	429a      	cmp	r2, r3
 80161a2:	d802      	bhi.n	80161aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80161a4:	4a1f      	ldr	r2, [pc, #124]	@ (8016224 <prvAddNewTaskToReadyList+0xc8>)
 80161a6:	687b      	ldr	r3, [r7, #4]
 80161a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80161aa:	4b20      	ldr	r3, [pc, #128]	@ (801622c <prvAddNewTaskToReadyList+0xd0>)
 80161ac:	681b      	ldr	r3, [r3, #0]
 80161ae:	3301      	adds	r3, #1
 80161b0:	4a1e      	ldr	r2, [pc, #120]	@ (801622c <prvAddNewTaskToReadyList+0xd0>)
 80161b2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80161b4:	4b1d      	ldr	r3, [pc, #116]	@ (801622c <prvAddNewTaskToReadyList+0xd0>)
 80161b6:	681a      	ldr	r2, [r3, #0]
 80161b8:	687b      	ldr	r3, [r7, #4]
 80161ba:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80161bc:	687b      	ldr	r3, [r7, #4]
 80161be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80161c0:	4b1b      	ldr	r3, [pc, #108]	@ (8016230 <prvAddNewTaskToReadyList+0xd4>)
 80161c2:	681b      	ldr	r3, [r3, #0]
 80161c4:	429a      	cmp	r2, r3
 80161c6:	d903      	bls.n	80161d0 <prvAddNewTaskToReadyList+0x74>
 80161c8:	687b      	ldr	r3, [r7, #4]
 80161ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80161cc:	4a18      	ldr	r2, [pc, #96]	@ (8016230 <prvAddNewTaskToReadyList+0xd4>)
 80161ce:	6013      	str	r3, [r2, #0]
 80161d0:	687b      	ldr	r3, [r7, #4]
 80161d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80161d4:	4613      	mov	r3, r2
 80161d6:	009b      	lsls	r3, r3, #2
 80161d8:	4413      	add	r3, r2
 80161da:	009b      	lsls	r3, r3, #2
 80161dc:	4a15      	ldr	r2, [pc, #84]	@ (8016234 <prvAddNewTaskToReadyList+0xd8>)
 80161de:	441a      	add	r2, r3
 80161e0:	687b      	ldr	r3, [r7, #4]
 80161e2:	3304      	adds	r3, #4
 80161e4:	4619      	mov	r1, r3
 80161e6:	4610      	mov	r0, r2
 80161e8:	f7fe fe86 	bl	8014ef8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80161ec:	f001 fe84 	bl	8017ef8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80161f0:	4b0d      	ldr	r3, [pc, #52]	@ (8016228 <prvAddNewTaskToReadyList+0xcc>)
 80161f2:	681b      	ldr	r3, [r3, #0]
 80161f4:	2b00      	cmp	r3, #0
 80161f6:	d00e      	beq.n	8016216 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80161f8:	4b0a      	ldr	r3, [pc, #40]	@ (8016224 <prvAddNewTaskToReadyList+0xc8>)
 80161fa:	681b      	ldr	r3, [r3, #0]
 80161fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80161fe:	687b      	ldr	r3, [r7, #4]
 8016200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016202:	429a      	cmp	r2, r3
 8016204:	d207      	bcs.n	8016216 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8016206:	4b0c      	ldr	r3, [pc, #48]	@ (8016238 <prvAddNewTaskToReadyList+0xdc>)
 8016208:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801620c:	601a      	str	r2, [r3, #0]
 801620e:	f3bf 8f4f 	dsb	sy
 8016212:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016216:	bf00      	nop
 8016218:	3708      	adds	r7, #8
 801621a:	46bd      	mov	sp, r7
 801621c:	bd80      	pop	{r7, pc}
 801621e:	bf00      	nop
 8016220:	200058d8 	.word	0x200058d8
 8016224:	20005404 	.word	0x20005404
 8016228:	200058e4 	.word	0x200058e4
 801622c:	200058f4 	.word	0x200058f4
 8016230:	200058e0 	.word	0x200058e0
 8016234:	20005408 	.word	0x20005408
 8016238:	e000ed04 	.word	0xe000ed04

0801623c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801623c:	b580      	push	{r7, lr}
 801623e:	b084      	sub	sp, #16
 8016240:	af00      	add	r7, sp, #0
 8016242:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8016244:	2300      	movs	r3, #0
 8016246:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8016248:	687b      	ldr	r3, [r7, #4]
 801624a:	2b00      	cmp	r3, #0
 801624c:	d01a      	beq.n	8016284 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801624e:	4b15      	ldr	r3, [pc, #84]	@ (80162a4 <vTaskDelay+0x68>)
 8016250:	681b      	ldr	r3, [r3, #0]
 8016252:	2b00      	cmp	r3, #0
 8016254:	d00d      	beq.n	8016272 <vTaskDelay+0x36>
	__asm volatile
 8016256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801625a:	b672      	cpsid	i
 801625c:	f383 8811 	msr	BASEPRI, r3
 8016260:	f3bf 8f6f 	isb	sy
 8016264:	f3bf 8f4f 	dsb	sy
 8016268:	b662      	cpsie	i
 801626a:	60bb      	str	r3, [r7, #8]
}
 801626c:	bf00      	nop
 801626e:	bf00      	nop
 8016270:	e7fd      	b.n	801626e <vTaskDelay+0x32>
			vTaskSuspendAll();
 8016272:	f000 f88f 	bl	8016394 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8016276:	2100      	movs	r1, #0
 8016278:	6878      	ldr	r0, [r7, #4]
 801627a:	f001 f939 	bl	80174f0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801627e:	f000 f897 	bl	80163b0 <xTaskResumeAll>
 8016282:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8016284:	68fb      	ldr	r3, [r7, #12]
 8016286:	2b00      	cmp	r3, #0
 8016288:	d107      	bne.n	801629a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 801628a:	4b07      	ldr	r3, [pc, #28]	@ (80162a8 <vTaskDelay+0x6c>)
 801628c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016290:	601a      	str	r2, [r3, #0]
 8016292:	f3bf 8f4f 	dsb	sy
 8016296:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801629a:	bf00      	nop
 801629c:	3710      	adds	r7, #16
 801629e:	46bd      	mov	sp, r7
 80162a0:	bd80      	pop	{r7, pc}
 80162a2:	bf00      	nop
 80162a4:	20005900 	.word	0x20005900
 80162a8:	e000ed04 	.word	0xe000ed04

080162ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80162ac:	b580      	push	{r7, lr}
 80162ae:	b08a      	sub	sp, #40	@ 0x28
 80162b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80162b2:	2300      	movs	r3, #0
 80162b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80162b6:	2300      	movs	r3, #0
 80162b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80162ba:	463a      	mov	r2, r7
 80162bc:	1d39      	adds	r1, r7, #4
 80162be:	f107 0308 	add.w	r3, r7, #8
 80162c2:	4618      	mov	r0, r3
 80162c4:	f7fe fb9c 	bl	8014a00 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80162c8:	6839      	ldr	r1, [r7, #0]
 80162ca:	687b      	ldr	r3, [r7, #4]
 80162cc:	68ba      	ldr	r2, [r7, #8]
 80162ce:	9202      	str	r2, [sp, #8]
 80162d0:	9301      	str	r3, [sp, #4]
 80162d2:	2300      	movs	r3, #0
 80162d4:	9300      	str	r3, [sp, #0]
 80162d6:	2300      	movs	r3, #0
 80162d8:	460a      	mov	r2, r1
 80162da:	4926      	ldr	r1, [pc, #152]	@ (8016374 <vTaskStartScheduler+0xc8>)
 80162dc:	4826      	ldr	r0, [pc, #152]	@ (8016378 <vTaskStartScheduler+0xcc>)
 80162de:	f7ff fde7 	bl	8015eb0 <xTaskCreateStatic>
 80162e2:	4603      	mov	r3, r0
 80162e4:	4a25      	ldr	r2, [pc, #148]	@ (801637c <vTaskStartScheduler+0xd0>)
 80162e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80162e8:	4b24      	ldr	r3, [pc, #144]	@ (801637c <vTaskStartScheduler+0xd0>)
 80162ea:	681b      	ldr	r3, [r3, #0]
 80162ec:	2b00      	cmp	r3, #0
 80162ee:	d002      	beq.n	80162f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80162f0:	2301      	movs	r3, #1
 80162f2:	617b      	str	r3, [r7, #20]
 80162f4:	e001      	b.n	80162fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80162f6:	2300      	movs	r3, #0
 80162f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80162fa:	697b      	ldr	r3, [r7, #20]
 80162fc:	2b01      	cmp	r3, #1
 80162fe:	d102      	bne.n	8016306 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8016300:	f001 f94a 	bl	8017598 <xTimerCreateTimerTask>
 8016304:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8016306:	697b      	ldr	r3, [r7, #20]
 8016308:	2b01      	cmp	r3, #1
 801630a:	d11d      	bne.n	8016348 <vTaskStartScheduler+0x9c>
	__asm volatile
 801630c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016310:	b672      	cpsid	i
 8016312:	f383 8811 	msr	BASEPRI, r3
 8016316:	f3bf 8f6f 	isb	sy
 801631a:	f3bf 8f4f 	dsb	sy
 801631e:	b662      	cpsie	i
 8016320:	613b      	str	r3, [r7, #16]
}
 8016322:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8016324:	4b16      	ldr	r3, [pc, #88]	@ (8016380 <vTaskStartScheduler+0xd4>)
 8016326:	681b      	ldr	r3, [r3, #0]
 8016328:	3354      	adds	r3, #84	@ 0x54
 801632a:	4a16      	ldr	r2, [pc, #88]	@ (8016384 <vTaskStartScheduler+0xd8>)
 801632c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801632e:	4b16      	ldr	r3, [pc, #88]	@ (8016388 <vTaskStartScheduler+0xdc>)
 8016330:	f04f 32ff 	mov.w	r2, #4294967295
 8016334:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8016336:	4b15      	ldr	r3, [pc, #84]	@ (801638c <vTaskStartScheduler+0xe0>)
 8016338:	2201      	movs	r2, #1
 801633a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801633c:	4b14      	ldr	r3, [pc, #80]	@ (8016390 <vTaskStartScheduler+0xe4>)
 801633e:	2200      	movs	r2, #0
 8016340:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8016342:	f001 fd25 	bl	8017d90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8016346:	e011      	b.n	801636c <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8016348:	697b      	ldr	r3, [r7, #20]
 801634a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801634e:	d10d      	bne.n	801636c <vTaskStartScheduler+0xc0>
	__asm volatile
 8016350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016354:	b672      	cpsid	i
 8016356:	f383 8811 	msr	BASEPRI, r3
 801635a:	f3bf 8f6f 	isb	sy
 801635e:	f3bf 8f4f 	dsb	sy
 8016362:	b662      	cpsie	i
 8016364:	60fb      	str	r3, [r7, #12]
}
 8016366:	bf00      	nop
 8016368:	bf00      	nop
 801636a:	e7fd      	b.n	8016368 <vTaskStartScheduler+0xbc>
}
 801636c:	bf00      	nop
 801636e:	3718      	adds	r7, #24
 8016370:	46bd      	mov	sp, r7
 8016372:	bd80      	pop	{r7, pc}
 8016374:	08019c70 	.word	0x08019c70
 8016378:	08016b8d 	.word	0x08016b8d
 801637c:	200058fc 	.word	0x200058fc
 8016380:	20005404 	.word	0x20005404
 8016384:	2000002c 	.word	0x2000002c
 8016388:	200058f8 	.word	0x200058f8
 801638c:	200058e4 	.word	0x200058e4
 8016390:	200058dc 	.word	0x200058dc

08016394 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8016394:	b480      	push	{r7}
 8016396:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8016398:	4b04      	ldr	r3, [pc, #16]	@ (80163ac <vTaskSuspendAll+0x18>)
 801639a:	681b      	ldr	r3, [r3, #0]
 801639c:	3301      	adds	r3, #1
 801639e:	4a03      	ldr	r2, [pc, #12]	@ (80163ac <vTaskSuspendAll+0x18>)
 80163a0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80163a2:	bf00      	nop
 80163a4:	46bd      	mov	sp, r7
 80163a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163aa:	4770      	bx	lr
 80163ac:	20005900 	.word	0x20005900

080163b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80163b0:	b580      	push	{r7, lr}
 80163b2:	b084      	sub	sp, #16
 80163b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80163b6:	2300      	movs	r3, #0
 80163b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80163ba:	2300      	movs	r3, #0
 80163bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80163be:	4b43      	ldr	r3, [pc, #268]	@ (80164cc <xTaskResumeAll+0x11c>)
 80163c0:	681b      	ldr	r3, [r3, #0]
 80163c2:	2b00      	cmp	r3, #0
 80163c4:	d10d      	bne.n	80163e2 <xTaskResumeAll+0x32>
	__asm volatile
 80163c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80163ca:	b672      	cpsid	i
 80163cc:	f383 8811 	msr	BASEPRI, r3
 80163d0:	f3bf 8f6f 	isb	sy
 80163d4:	f3bf 8f4f 	dsb	sy
 80163d8:	b662      	cpsie	i
 80163da:	603b      	str	r3, [r7, #0]
}
 80163dc:	bf00      	nop
 80163de:	bf00      	nop
 80163e0:	e7fd      	b.n	80163de <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80163e2:	f001 fd53 	bl	8017e8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80163e6:	4b39      	ldr	r3, [pc, #228]	@ (80164cc <xTaskResumeAll+0x11c>)
 80163e8:	681b      	ldr	r3, [r3, #0]
 80163ea:	3b01      	subs	r3, #1
 80163ec:	4a37      	ldr	r2, [pc, #220]	@ (80164cc <xTaskResumeAll+0x11c>)
 80163ee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80163f0:	4b36      	ldr	r3, [pc, #216]	@ (80164cc <xTaskResumeAll+0x11c>)
 80163f2:	681b      	ldr	r3, [r3, #0]
 80163f4:	2b00      	cmp	r3, #0
 80163f6:	d162      	bne.n	80164be <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80163f8:	4b35      	ldr	r3, [pc, #212]	@ (80164d0 <xTaskResumeAll+0x120>)
 80163fa:	681b      	ldr	r3, [r3, #0]
 80163fc:	2b00      	cmp	r3, #0
 80163fe:	d05e      	beq.n	80164be <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016400:	e02f      	b.n	8016462 <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016402:	4b34      	ldr	r3, [pc, #208]	@ (80164d4 <xTaskResumeAll+0x124>)
 8016404:	68db      	ldr	r3, [r3, #12]
 8016406:	68db      	ldr	r3, [r3, #12]
 8016408:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801640a:	68fb      	ldr	r3, [r7, #12]
 801640c:	3318      	adds	r3, #24
 801640e:	4618      	mov	r0, r3
 8016410:	f7fe fdcf 	bl	8014fb2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016414:	68fb      	ldr	r3, [r7, #12]
 8016416:	3304      	adds	r3, #4
 8016418:	4618      	mov	r0, r3
 801641a:	f7fe fdca 	bl	8014fb2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801641e:	68fb      	ldr	r3, [r7, #12]
 8016420:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016422:	4b2d      	ldr	r3, [pc, #180]	@ (80164d8 <xTaskResumeAll+0x128>)
 8016424:	681b      	ldr	r3, [r3, #0]
 8016426:	429a      	cmp	r2, r3
 8016428:	d903      	bls.n	8016432 <xTaskResumeAll+0x82>
 801642a:	68fb      	ldr	r3, [r7, #12]
 801642c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801642e:	4a2a      	ldr	r2, [pc, #168]	@ (80164d8 <xTaskResumeAll+0x128>)
 8016430:	6013      	str	r3, [r2, #0]
 8016432:	68fb      	ldr	r3, [r7, #12]
 8016434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016436:	4613      	mov	r3, r2
 8016438:	009b      	lsls	r3, r3, #2
 801643a:	4413      	add	r3, r2
 801643c:	009b      	lsls	r3, r3, #2
 801643e:	4a27      	ldr	r2, [pc, #156]	@ (80164dc <xTaskResumeAll+0x12c>)
 8016440:	441a      	add	r2, r3
 8016442:	68fb      	ldr	r3, [r7, #12]
 8016444:	3304      	adds	r3, #4
 8016446:	4619      	mov	r1, r3
 8016448:	4610      	mov	r0, r2
 801644a:	f7fe fd55 	bl	8014ef8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801644e:	68fb      	ldr	r3, [r7, #12]
 8016450:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016452:	4b23      	ldr	r3, [pc, #140]	@ (80164e0 <xTaskResumeAll+0x130>)
 8016454:	681b      	ldr	r3, [r3, #0]
 8016456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016458:	429a      	cmp	r2, r3
 801645a:	d302      	bcc.n	8016462 <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 801645c:	4b21      	ldr	r3, [pc, #132]	@ (80164e4 <xTaskResumeAll+0x134>)
 801645e:	2201      	movs	r2, #1
 8016460:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016462:	4b1c      	ldr	r3, [pc, #112]	@ (80164d4 <xTaskResumeAll+0x124>)
 8016464:	681b      	ldr	r3, [r3, #0]
 8016466:	2b00      	cmp	r3, #0
 8016468:	d1cb      	bne.n	8016402 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801646a:	68fb      	ldr	r3, [r7, #12]
 801646c:	2b00      	cmp	r3, #0
 801646e:	d001      	beq.n	8016474 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8016470:	f000 fc4a 	bl	8016d08 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8016474:	4b1c      	ldr	r3, [pc, #112]	@ (80164e8 <xTaskResumeAll+0x138>)
 8016476:	681b      	ldr	r3, [r3, #0]
 8016478:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 801647a:	687b      	ldr	r3, [r7, #4]
 801647c:	2b00      	cmp	r3, #0
 801647e:	d010      	beq.n	80164a2 <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8016480:	f000 f846 	bl	8016510 <xTaskIncrementTick>
 8016484:	4603      	mov	r3, r0
 8016486:	2b00      	cmp	r3, #0
 8016488:	d002      	beq.n	8016490 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 801648a:	4b16      	ldr	r3, [pc, #88]	@ (80164e4 <xTaskResumeAll+0x134>)
 801648c:	2201      	movs	r2, #1
 801648e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8016490:	687b      	ldr	r3, [r7, #4]
 8016492:	3b01      	subs	r3, #1
 8016494:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8016496:	687b      	ldr	r3, [r7, #4]
 8016498:	2b00      	cmp	r3, #0
 801649a:	d1f1      	bne.n	8016480 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 801649c:	4b12      	ldr	r3, [pc, #72]	@ (80164e8 <xTaskResumeAll+0x138>)
 801649e:	2200      	movs	r2, #0
 80164a0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80164a2:	4b10      	ldr	r3, [pc, #64]	@ (80164e4 <xTaskResumeAll+0x134>)
 80164a4:	681b      	ldr	r3, [r3, #0]
 80164a6:	2b00      	cmp	r3, #0
 80164a8:	d009      	beq.n	80164be <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80164aa:	2301      	movs	r3, #1
 80164ac:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80164ae:	4b0f      	ldr	r3, [pc, #60]	@ (80164ec <xTaskResumeAll+0x13c>)
 80164b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80164b4:	601a      	str	r2, [r3, #0]
 80164b6:	f3bf 8f4f 	dsb	sy
 80164ba:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80164be:	f001 fd1b 	bl	8017ef8 <vPortExitCritical>

	return xAlreadyYielded;
 80164c2:	68bb      	ldr	r3, [r7, #8]
}
 80164c4:	4618      	mov	r0, r3
 80164c6:	3710      	adds	r7, #16
 80164c8:	46bd      	mov	sp, r7
 80164ca:	bd80      	pop	{r7, pc}
 80164cc:	20005900 	.word	0x20005900
 80164d0:	200058d8 	.word	0x200058d8
 80164d4:	20005898 	.word	0x20005898
 80164d8:	200058e0 	.word	0x200058e0
 80164dc:	20005408 	.word	0x20005408
 80164e0:	20005404 	.word	0x20005404
 80164e4:	200058ec 	.word	0x200058ec
 80164e8:	200058e8 	.word	0x200058e8
 80164ec:	e000ed04 	.word	0xe000ed04

080164f0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80164f0:	b480      	push	{r7}
 80164f2:	b083      	sub	sp, #12
 80164f4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80164f6:	4b05      	ldr	r3, [pc, #20]	@ (801650c <xTaskGetTickCount+0x1c>)
 80164f8:	681b      	ldr	r3, [r3, #0]
 80164fa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80164fc:	687b      	ldr	r3, [r7, #4]
}
 80164fe:	4618      	mov	r0, r3
 8016500:	370c      	adds	r7, #12
 8016502:	46bd      	mov	sp, r7
 8016504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016508:	4770      	bx	lr
 801650a:	bf00      	nop
 801650c:	200058dc 	.word	0x200058dc

08016510 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8016510:	b580      	push	{r7, lr}
 8016512:	b086      	sub	sp, #24
 8016514:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8016516:	2300      	movs	r3, #0
 8016518:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801651a:	4b50      	ldr	r3, [pc, #320]	@ (801665c <xTaskIncrementTick+0x14c>)
 801651c:	681b      	ldr	r3, [r3, #0]
 801651e:	2b00      	cmp	r3, #0
 8016520:	f040 808c 	bne.w	801663c <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8016524:	4b4e      	ldr	r3, [pc, #312]	@ (8016660 <xTaskIncrementTick+0x150>)
 8016526:	681b      	ldr	r3, [r3, #0]
 8016528:	3301      	adds	r3, #1
 801652a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801652c:	4a4c      	ldr	r2, [pc, #304]	@ (8016660 <xTaskIncrementTick+0x150>)
 801652e:	693b      	ldr	r3, [r7, #16]
 8016530:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8016532:	693b      	ldr	r3, [r7, #16]
 8016534:	2b00      	cmp	r3, #0
 8016536:	d123      	bne.n	8016580 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8016538:	4b4a      	ldr	r3, [pc, #296]	@ (8016664 <xTaskIncrementTick+0x154>)
 801653a:	681b      	ldr	r3, [r3, #0]
 801653c:	681b      	ldr	r3, [r3, #0]
 801653e:	2b00      	cmp	r3, #0
 8016540:	d00d      	beq.n	801655e <xTaskIncrementTick+0x4e>
	__asm volatile
 8016542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016546:	b672      	cpsid	i
 8016548:	f383 8811 	msr	BASEPRI, r3
 801654c:	f3bf 8f6f 	isb	sy
 8016550:	f3bf 8f4f 	dsb	sy
 8016554:	b662      	cpsie	i
 8016556:	603b      	str	r3, [r7, #0]
}
 8016558:	bf00      	nop
 801655a:	bf00      	nop
 801655c:	e7fd      	b.n	801655a <xTaskIncrementTick+0x4a>
 801655e:	4b41      	ldr	r3, [pc, #260]	@ (8016664 <xTaskIncrementTick+0x154>)
 8016560:	681b      	ldr	r3, [r3, #0]
 8016562:	60fb      	str	r3, [r7, #12]
 8016564:	4b40      	ldr	r3, [pc, #256]	@ (8016668 <xTaskIncrementTick+0x158>)
 8016566:	681b      	ldr	r3, [r3, #0]
 8016568:	4a3e      	ldr	r2, [pc, #248]	@ (8016664 <xTaskIncrementTick+0x154>)
 801656a:	6013      	str	r3, [r2, #0]
 801656c:	4a3e      	ldr	r2, [pc, #248]	@ (8016668 <xTaskIncrementTick+0x158>)
 801656e:	68fb      	ldr	r3, [r7, #12]
 8016570:	6013      	str	r3, [r2, #0]
 8016572:	4b3e      	ldr	r3, [pc, #248]	@ (801666c <xTaskIncrementTick+0x15c>)
 8016574:	681b      	ldr	r3, [r3, #0]
 8016576:	3301      	adds	r3, #1
 8016578:	4a3c      	ldr	r2, [pc, #240]	@ (801666c <xTaskIncrementTick+0x15c>)
 801657a:	6013      	str	r3, [r2, #0]
 801657c:	f000 fbc4 	bl	8016d08 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8016580:	4b3b      	ldr	r3, [pc, #236]	@ (8016670 <xTaskIncrementTick+0x160>)
 8016582:	681b      	ldr	r3, [r3, #0]
 8016584:	693a      	ldr	r2, [r7, #16]
 8016586:	429a      	cmp	r2, r3
 8016588:	d349      	bcc.n	801661e <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801658a:	4b36      	ldr	r3, [pc, #216]	@ (8016664 <xTaskIncrementTick+0x154>)
 801658c:	681b      	ldr	r3, [r3, #0]
 801658e:	681b      	ldr	r3, [r3, #0]
 8016590:	2b00      	cmp	r3, #0
 8016592:	d104      	bne.n	801659e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016594:	4b36      	ldr	r3, [pc, #216]	@ (8016670 <xTaskIncrementTick+0x160>)
 8016596:	f04f 32ff 	mov.w	r2, #4294967295
 801659a:	601a      	str	r2, [r3, #0]
					break;
 801659c:	e03f      	b.n	801661e <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801659e:	4b31      	ldr	r3, [pc, #196]	@ (8016664 <xTaskIncrementTick+0x154>)
 80165a0:	681b      	ldr	r3, [r3, #0]
 80165a2:	68db      	ldr	r3, [r3, #12]
 80165a4:	68db      	ldr	r3, [r3, #12]
 80165a6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80165a8:	68bb      	ldr	r3, [r7, #8]
 80165aa:	685b      	ldr	r3, [r3, #4]
 80165ac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80165ae:	693a      	ldr	r2, [r7, #16]
 80165b0:	687b      	ldr	r3, [r7, #4]
 80165b2:	429a      	cmp	r2, r3
 80165b4:	d203      	bcs.n	80165be <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80165b6:	4a2e      	ldr	r2, [pc, #184]	@ (8016670 <xTaskIncrementTick+0x160>)
 80165b8:	687b      	ldr	r3, [r7, #4]
 80165ba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80165bc:	e02f      	b.n	801661e <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80165be:	68bb      	ldr	r3, [r7, #8]
 80165c0:	3304      	adds	r3, #4
 80165c2:	4618      	mov	r0, r3
 80165c4:	f7fe fcf5 	bl	8014fb2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80165c8:	68bb      	ldr	r3, [r7, #8]
 80165ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80165cc:	2b00      	cmp	r3, #0
 80165ce:	d004      	beq.n	80165da <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80165d0:	68bb      	ldr	r3, [r7, #8]
 80165d2:	3318      	adds	r3, #24
 80165d4:	4618      	mov	r0, r3
 80165d6:	f7fe fcec 	bl	8014fb2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80165da:	68bb      	ldr	r3, [r7, #8]
 80165dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80165de:	4b25      	ldr	r3, [pc, #148]	@ (8016674 <xTaskIncrementTick+0x164>)
 80165e0:	681b      	ldr	r3, [r3, #0]
 80165e2:	429a      	cmp	r2, r3
 80165e4:	d903      	bls.n	80165ee <xTaskIncrementTick+0xde>
 80165e6:	68bb      	ldr	r3, [r7, #8]
 80165e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80165ea:	4a22      	ldr	r2, [pc, #136]	@ (8016674 <xTaskIncrementTick+0x164>)
 80165ec:	6013      	str	r3, [r2, #0]
 80165ee:	68bb      	ldr	r3, [r7, #8]
 80165f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80165f2:	4613      	mov	r3, r2
 80165f4:	009b      	lsls	r3, r3, #2
 80165f6:	4413      	add	r3, r2
 80165f8:	009b      	lsls	r3, r3, #2
 80165fa:	4a1f      	ldr	r2, [pc, #124]	@ (8016678 <xTaskIncrementTick+0x168>)
 80165fc:	441a      	add	r2, r3
 80165fe:	68bb      	ldr	r3, [r7, #8]
 8016600:	3304      	adds	r3, #4
 8016602:	4619      	mov	r1, r3
 8016604:	4610      	mov	r0, r2
 8016606:	f7fe fc77 	bl	8014ef8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801660a:	68bb      	ldr	r3, [r7, #8]
 801660c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801660e:	4b1b      	ldr	r3, [pc, #108]	@ (801667c <xTaskIncrementTick+0x16c>)
 8016610:	681b      	ldr	r3, [r3, #0]
 8016612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016614:	429a      	cmp	r2, r3
 8016616:	d3b8      	bcc.n	801658a <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8016618:	2301      	movs	r3, #1
 801661a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801661c:	e7b5      	b.n	801658a <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801661e:	4b17      	ldr	r3, [pc, #92]	@ (801667c <xTaskIncrementTick+0x16c>)
 8016620:	681b      	ldr	r3, [r3, #0]
 8016622:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016624:	4914      	ldr	r1, [pc, #80]	@ (8016678 <xTaskIncrementTick+0x168>)
 8016626:	4613      	mov	r3, r2
 8016628:	009b      	lsls	r3, r3, #2
 801662a:	4413      	add	r3, r2
 801662c:	009b      	lsls	r3, r3, #2
 801662e:	440b      	add	r3, r1
 8016630:	681b      	ldr	r3, [r3, #0]
 8016632:	2b01      	cmp	r3, #1
 8016634:	d907      	bls.n	8016646 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8016636:	2301      	movs	r3, #1
 8016638:	617b      	str	r3, [r7, #20]
 801663a:	e004      	b.n	8016646 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 801663c:	4b10      	ldr	r3, [pc, #64]	@ (8016680 <xTaskIncrementTick+0x170>)
 801663e:	681b      	ldr	r3, [r3, #0]
 8016640:	3301      	adds	r3, #1
 8016642:	4a0f      	ldr	r2, [pc, #60]	@ (8016680 <xTaskIncrementTick+0x170>)
 8016644:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8016646:	4b0f      	ldr	r3, [pc, #60]	@ (8016684 <xTaskIncrementTick+0x174>)
 8016648:	681b      	ldr	r3, [r3, #0]
 801664a:	2b00      	cmp	r3, #0
 801664c:	d001      	beq.n	8016652 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 801664e:	2301      	movs	r3, #1
 8016650:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8016652:	697b      	ldr	r3, [r7, #20]
}
 8016654:	4618      	mov	r0, r3
 8016656:	3718      	adds	r7, #24
 8016658:	46bd      	mov	sp, r7
 801665a:	bd80      	pop	{r7, pc}
 801665c:	20005900 	.word	0x20005900
 8016660:	200058dc 	.word	0x200058dc
 8016664:	20005890 	.word	0x20005890
 8016668:	20005894 	.word	0x20005894
 801666c:	200058f0 	.word	0x200058f0
 8016670:	200058f8 	.word	0x200058f8
 8016674:	200058e0 	.word	0x200058e0
 8016678:	20005408 	.word	0x20005408
 801667c:	20005404 	.word	0x20005404
 8016680:	200058e8 	.word	0x200058e8
 8016684:	200058ec 	.word	0x200058ec

08016688 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8016688:	b480      	push	{r7}
 801668a:	b085      	sub	sp, #20
 801668c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801668e:	4b2c      	ldr	r3, [pc, #176]	@ (8016740 <vTaskSwitchContext+0xb8>)
 8016690:	681b      	ldr	r3, [r3, #0]
 8016692:	2b00      	cmp	r3, #0
 8016694:	d003      	beq.n	801669e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8016696:	4b2b      	ldr	r3, [pc, #172]	@ (8016744 <vTaskSwitchContext+0xbc>)
 8016698:	2201      	movs	r2, #1
 801669a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801669c:	e049      	b.n	8016732 <vTaskSwitchContext+0xaa>
		xYieldPending = pdFALSE;
 801669e:	4b29      	ldr	r3, [pc, #164]	@ (8016744 <vTaskSwitchContext+0xbc>)
 80166a0:	2200      	movs	r2, #0
 80166a2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80166a4:	4b28      	ldr	r3, [pc, #160]	@ (8016748 <vTaskSwitchContext+0xc0>)
 80166a6:	681b      	ldr	r3, [r3, #0]
 80166a8:	60fb      	str	r3, [r7, #12]
 80166aa:	e013      	b.n	80166d4 <vTaskSwitchContext+0x4c>
 80166ac:	68fb      	ldr	r3, [r7, #12]
 80166ae:	2b00      	cmp	r3, #0
 80166b0:	d10d      	bne.n	80166ce <vTaskSwitchContext+0x46>
	__asm volatile
 80166b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80166b6:	b672      	cpsid	i
 80166b8:	f383 8811 	msr	BASEPRI, r3
 80166bc:	f3bf 8f6f 	isb	sy
 80166c0:	f3bf 8f4f 	dsb	sy
 80166c4:	b662      	cpsie	i
 80166c6:	607b      	str	r3, [r7, #4]
}
 80166c8:	bf00      	nop
 80166ca:	bf00      	nop
 80166cc:	e7fd      	b.n	80166ca <vTaskSwitchContext+0x42>
 80166ce:	68fb      	ldr	r3, [r7, #12]
 80166d0:	3b01      	subs	r3, #1
 80166d2:	60fb      	str	r3, [r7, #12]
 80166d4:	491d      	ldr	r1, [pc, #116]	@ (801674c <vTaskSwitchContext+0xc4>)
 80166d6:	68fa      	ldr	r2, [r7, #12]
 80166d8:	4613      	mov	r3, r2
 80166da:	009b      	lsls	r3, r3, #2
 80166dc:	4413      	add	r3, r2
 80166de:	009b      	lsls	r3, r3, #2
 80166e0:	440b      	add	r3, r1
 80166e2:	681b      	ldr	r3, [r3, #0]
 80166e4:	2b00      	cmp	r3, #0
 80166e6:	d0e1      	beq.n	80166ac <vTaskSwitchContext+0x24>
 80166e8:	68fa      	ldr	r2, [r7, #12]
 80166ea:	4613      	mov	r3, r2
 80166ec:	009b      	lsls	r3, r3, #2
 80166ee:	4413      	add	r3, r2
 80166f0:	009b      	lsls	r3, r3, #2
 80166f2:	4a16      	ldr	r2, [pc, #88]	@ (801674c <vTaskSwitchContext+0xc4>)
 80166f4:	4413      	add	r3, r2
 80166f6:	60bb      	str	r3, [r7, #8]
 80166f8:	68bb      	ldr	r3, [r7, #8]
 80166fa:	685b      	ldr	r3, [r3, #4]
 80166fc:	685a      	ldr	r2, [r3, #4]
 80166fe:	68bb      	ldr	r3, [r7, #8]
 8016700:	605a      	str	r2, [r3, #4]
 8016702:	68bb      	ldr	r3, [r7, #8]
 8016704:	685a      	ldr	r2, [r3, #4]
 8016706:	68bb      	ldr	r3, [r7, #8]
 8016708:	3308      	adds	r3, #8
 801670a:	429a      	cmp	r2, r3
 801670c:	d104      	bne.n	8016718 <vTaskSwitchContext+0x90>
 801670e:	68bb      	ldr	r3, [r7, #8]
 8016710:	685b      	ldr	r3, [r3, #4]
 8016712:	685a      	ldr	r2, [r3, #4]
 8016714:	68bb      	ldr	r3, [r7, #8]
 8016716:	605a      	str	r2, [r3, #4]
 8016718:	68bb      	ldr	r3, [r7, #8]
 801671a:	685b      	ldr	r3, [r3, #4]
 801671c:	68db      	ldr	r3, [r3, #12]
 801671e:	4a0c      	ldr	r2, [pc, #48]	@ (8016750 <vTaskSwitchContext+0xc8>)
 8016720:	6013      	str	r3, [r2, #0]
 8016722:	4a09      	ldr	r2, [pc, #36]	@ (8016748 <vTaskSwitchContext+0xc0>)
 8016724:	68fb      	ldr	r3, [r7, #12]
 8016726:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8016728:	4b09      	ldr	r3, [pc, #36]	@ (8016750 <vTaskSwitchContext+0xc8>)
 801672a:	681b      	ldr	r3, [r3, #0]
 801672c:	3354      	adds	r3, #84	@ 0x54
 801672e:	4a09      	ldr	r2, [pc, #36]	@ (8016754 <vTaskSwitchContext+0xcc>)
 8016730:	6013      	str	r3, [r2, #0]
}
 8016732:	bf00      	nop
 8016734:	3714      	adds	r7, #20
 8016736:	46bd      	mov	sp, r7
 8016738:	f85d 7b04 	ldr.w	r7, [sp], #4
 801673c:	4770      	bx	lr
 801673e:	bf00      	nop
 8016740:	20005900 	.word	0x20005900
 8016744:	200058ec 	.word	0x200058ec
 8016748:	200058e0 	.word	0x200058e0
 801674c:	20005408 	.word	0x20005408
 8016750:	20005404 	.word	0x20005404
 8016754:	2000002c 	.word	0x2000002c

08016758 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8016758:	b580      	push	{r7, lr}
 801675a:	b084      	sub	sp, #16
 801675c:	af00      	add	r7, sp, #0
 801675e:	6078      	str	r0, [r7, #4]
 8016760:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8016762:	687b      	ldr	r3, [r7, #4]
 8016764:	2b00      	cmp	r3, #0
 8016766:	d10d      	bne.n	8016784 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8016768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801676c:	b672      	cpsid	i
 801676e:	f383 8811 	msr	BASEPRI, r3
 8016772:	f3bf 8f6f 	isb	sy
 8016776:	f3bf 8f4f 	dsb	sy
 801677a:	b662      	cpsie	i
 801677c:	60fb      	str	r3, [r7, #12]
}
 801677e:	bf00      	nop
 8016780:	bf00      	nop
 8016782:	e7fd      	b.n	8016780 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8016784:	4b07      	ldr	r3, [pc, #28]	@ (80167a4 <vTaskPlaceOnEventList+0x4c>)
 8016786:	681b      	ldr	r3, [r3, #0]
 8016788:	3318      	adds	r3, #24
 801678a:	4619      	mov	r1, r3
 801678c:	6878      	ldr	r0, [r7, #4]
 801678e:	f7fe fbd7 	bl	8014f40 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8016792:	2101      	movs	r1, #1
 8016794:	6838      	ldr	r0, [r7, #0]
 8016796:	f000 feab 	bl	80174f0 <prvAddCurrentTaskToDelayedList>
}
 801679a:	bf00      	nop
 801679c:	3710      	adds	r7, #16
 801679e:	46bd      	mov	sp, r7
 80167a0:	bd80      	pop	{r7, pc}
 80167a2:	bf00      	nop
 80167a4:	20005404 	.word	0x20005404

080167a8 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 80167a8:	b580      	push	{r7, lr}
 80167aa:	b086      	sub	sp, #24
 80167ac:	af00      	add	r7, sp, #0
 80167ae:	60f8      	str	r0, [r7, #12]
 80167b0:	60b9      	str	r1, [r7, #8]
 80167b2:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 80167b4:	68fb      	ldr	r3, [r7, #12]
 80167b6:	2b00      	cmp	r3, #0
 80167b8:	d10d      	bne.n	80167d6 <vTaskPlaceOnUnorderedEventList+0x2e>
	__asm volatile
 80167ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167be:	b672      	cpsid	i
 80167c0:	f383 8811 	msr	BASEPRI, r3
 80167c4:	f3bf 8f6f 	isb	sy
 80167c8:	f3bf 8f4f 	dsb	sy
 80167cc:	b662      	cpsie	i
 80167ce:	617b      	str	r3, [r7, #20]
}
 80167d0:	bf00      	nop
 80167d2:	bf00      	nop
 80167d4:	e7fd      	b.n	80167d2 <vTaskPlaceOnUnorderedEventList+0x2a>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80167d6:	4b13      	ldr	r3, [pc, #76]	@ (8016824 <vTaskPlaceOnUnorderedEventList+0x7c>)
 80167d8:	681b      	ldr	r3, [r3, #0]
 80167da:	2b00      	cmp	r3, #0
 80167dc:	d10d      	bne.n	80167fa <vTaskPlaceOnUnorderedEventList+0x52>
	__asm volatile
 80167de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167e2:	b672      	cpsid	i
 80167e4:	f383 8811 	msr	BASEPRI, r3
 80167e8:	f3bf 8f6f 	isb	sy
 80167ec:	f3bf 8f4f 	dsb	sy
 80167f0:	b662      	cpsie	i
 80167f2:	613b      	str	r3, [r7, #16]
}
 80167f4:	bf00      	nop
 80167f6:	bf00      	nop
 80167f8:	e7fd      	b.n	80167f6 <vTaskPlaceOnUnorderedEventList+0x4e>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80167fa:	4b0b      	ldr	r3, [pc, #44]	@ (8016828 <vTaskPlaceOnUnorderedEventList+0x80>)
 80167fc:	681b      	ldr	r3, [r3, #0]
 80167fe:	68ba      	ldr	r2, [r7, #8]
 8016800:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8016804:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8016806:	4b08      	ldr	r3, [pc, #32]	@ (8016828 <vTaskPlaceOnUnorderedEventList+0x80>)
 8016808:	681b      	ldr	r3, [r3, #0]
 801680a:	3318      	adds	r3, #24
 801680c:	4619      	mov	r1, r3
 801680e:	68f8      	ldr	r0, [r7, #12]
 8016810:	f7fe fb72 	bl	8014ef8 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8016814:	2101      	movs	r1, #1
 8016816:	6878      	ldr	r0, [r7, #4]
 8016818:	f000 fe6a 	bl	80174f0 <prvAddCurrentTaskToDelayedList>
}
 801681c:	bf00      	nop
 801681e:	3718      	adds	r7, #24
 8016820:	46bd      	mov	sp, r7
 8016822:	bd80      	pop	{r7, pc}
 8016824:	20005900 	.word	0x20005900
 8016828:	20005404 	.word	0x20005404

0801682c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801682c:	b580      	push	{r7, lr}
 801682e:	b086      	sub	sp, #24
 8016830:	af00      	add	r7, sp, #0
 8016832:	60f8      	str	r0, [r7, #12]
 8016834:	60b9      	str	r1, [r7, #8]
 8016836:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8016838:	68fb      	ldr	r3, [r7, #12]
 801683a:	2b00      	cmp	r3, #0
 801683c:	d10d      	bne.n	801685a <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 801683e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016842:	b672      	cpsid	i
 8016844:	f383 8811 	msr	BASEPRI, r3
 8016848:	f3bf 8f6f 	isb	sy
 801684c:	f3bf 8f4f 	dsb	sy
 8016850:	b662      	cpsie	i
 8016852:	617b      	str	r3, [r7, #20]
}
 8016854:	bf00      	nop
 8016856:	bf00      	nop
 8016858:	e7fd      	b.n	8016856 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801685a:	4b0a      	ldr	r3, [pc, #40]	@ (8016884 <vTaskPlaceOnEventListRestricted+0x58>)
 801685c:	681b      	ldr	r3, [r3, #0]
 801685e:	3318      	adds	r3, #24
 8016860:	4619      	mov	r1, r3
 8016862:	68f8      	ldr	r0, [r7, #12]
 8016864:	f7fe fb48 	bl	8014ef8 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8016868:	687b      	ldr	r3, [r7, #4]
 801686a:	2b00      	cmp	r3, #0
 801686c:	d002      	beq.n	8016874 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 801686e:	f04f 33ff 	mov.w	r3, #4294967295
 8016872:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8016874:	6879      	ldr	r1, [r7, #4]
 8016876:	68b8      	ldr	r0, [r7, #8]
 8016878:	f000 fe3a 	bl	80174f0 <prvAddCurrentTaskToDelayedList>
	}
 801687c:	bf00      	nop
 801687e:	3718      	adds	r7, #24
 8016880:	46bd      	mov	sp, r7
 8016882:	bd80      	pop	{r7, pc}
 8016884:	20005404 	.word	0x20005404

08016888 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8016888:	b580      	push	{r7, lr}
 801688a:	b086      	sub	sp, #24
 801688c:	af00      	add	r7, sp, #0
 801688e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016890:	687b      	ldr	r3, [r7, #4]
 8016892:	68db      	ldr	r3, [r3, #12]
 8016894:	68db      	ldr	r3, [r3, #12]
 8016896:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8016898:	693b      	ldr	r3, [r7, #16]
 801689a:	2b00      	cmp	r3, #0
 801689c:	d10d      	bne.n	80168ba <xTaskRemoveFromEventList+0x32>
	__asm volatile
 801689e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80168a2:	b672      	cpsid	i
 80168a4:	f383 8811 	msr	BASEPRI, r3
 80168a8:	f3bf 8f6f 	isb	sy
 80168ac:	f3bf 8f4f 	dsb	sy
 80168b0:	b662      	cpsie	i
 80168b2:	60fb      	str	r3, [r7, #12]
}
 80168b4:	bf00      	nop
 80168b6:	bf00      	nop
 80168b8:	e7fd      	b.n	80168b6 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80168ba:	693b      	ldr	r3, [r7, #16]
 80168bc:	3318      	adds	r3, #24
 80168be:	4618      	mov	r0, r3
 80168c0:	f7fe fb77 	bl	8014fb2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80168c4:	4b1d      	ldr	r3, [pc, #116]	@ (801693c <xTaskRemoveFromEventList+0xb4>)
 80168c6:	681b      	ldr	r3, [r3, #0]
 80168c8:	2b00      	cmp	r3, #0
 80168ca:	d11d      	bne.n	8016908 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80168cc:	693b      	ldr	r3, [r7, #16]
 80168ce:	3304      	adds	r3, #4
 80168d0:	4618      	mov	r0, r3
 80168d2:	f7fe fb6e 	bl	8014fb2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80168d6:	693b      	ldr	r3, [r7, #16]
 80168d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80168da:	4b19      	ldr	r3, [pc, #100]	@ (8016940 <xTaskRemoveFromEventList+0xb8>)
 80168dc:	681b      	ldr	r3, [r3, #0]
 80168de:	429a      	cmp	r2, r3
 80168e0:	d903      	bls.n	80168ea <xTaskRemoveFromEventList+0x62>
 80168e2:	693b      	ldr	r3, [r7, #16]
 80168e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80168e6:	4a16      	ldr	r2, [pc, #88]	@ (8016940 <xTaskRemoveFromEventList+0xb8>)
 80168e8:	6013      	str	r3, [r2, #0]
 80168ea:	693b      	ldr	r3, [r7, #16]
 80168ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80168ee:	4613      	mov	r3, r2
 80168f0:	009b      	lsls	r3, r3, #2
 80168f2:	4413      	add	r3, r2
 80168f4:	009b      	lsls	r3, r3, #2
 80168f6:	4a13      	ldr	r2, [pc, #76]	@ (8016944 <xTaskRemoveFromEventList+0xbc>)
 80168f8:	441a      	add	r2, r3
 80168fa:	693b      	ldr	r3, [r7, #16]
 80168fc:	3304      	adds	r3, #4
 80168fe:	4619      	mov	r1, r3
 8016900:	4610      	mov	r0, r2
 8016902:	f7fe faf9 	bl	8014ef8 <vListInsertEnd>
 8016906:	e005      	b.n	8016914 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8016908:	693b      	ldr	r3, [r7, #16]
 801690a:	3318      	adds	r3, #24
 801690c:	4619      	mov	r1, r3
 801690e:	480e      	ldr	r0, [pc, #56]	@ (8016948 <xTaskRemoveFromEventList+0xc0>)
 8016910:	f7fe faf2 	bl	8014ef8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016914:	693b      	ldr	r3, [r7, #16]
 8016916:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016918:	4b0c      	ldr	r3, [pc, #48]	@ (801694c <xTaskRemoveFromEventList+0xc4>)
 801691a:	681b      	ldr	r3, [r3, #0]
 801691c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801691e:	429a      	cmp	r2, r3
 8016920:	d905      	bls.n	801692e <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8016922:	2301      	movs	r3, #1
 8016924:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8016926:	4b0a      	ldr	r3, [pc, #40]	@ (8016950 <xTaskRemoveFromEventList+0xc8>)
 8016928:	2201      	movs	r2, #1
 801692a:	601a      	str	r2, [r3, #0]
 801692c:	e001      	b.n	8016932 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 801692e:	2300      	movs	r3, #0
 8016930:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8016932:	697b      	ldr	r3, [r7, #20]
}
 8016934:	4618      	mov	r0, r3
 8016936:	3718      	adds	r7, #24
 8016938:	46bd      	mov	sp, r7
 801693a:	bd80      	pop	{r7, pc}
 801693c:	20005900 	.word	0x20005900
 8016940:	200058e0 	.word	0x200058e0
 8016944:	20005408 	.word	0x20005408
 8016948:	20005898 	.word	0x20005898
 801694c:	20005404 	.word	0x20005404
 8016950:	200058ec 	.word	0x200058ec

08016954 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8016954:	b580      	push	{r7, lr}
 8016956:	b086      	sub	sp, #24
 8016958:	af00      	add	r7, sp, #0
 801695a:	6078      	str	r0, [r7, #4]
 801695c:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 801695e:	4b2c      	ldr	r3, [pc, #176]	@ (8016a10 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8016960:	681b      	ldr	r3, [r3, #0]
 8016962:	2b00      	cmp	r3, #0
 8016964:	d10d      	bne.n	8016982 <vTaskRemoveFromUnorderedEventList+0x2e>
	__asm volatile
 8016966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801696a:	b672      	cpsid	i
 801696c:	f383 8811 	msr	BASEPRI, r3
 8016970:	f3bf 8f6f 	isb	sy
 8016974:	f3bf 8f4f 	dsb	sy
 8016978:	b662      	cpsie	i
 801697a:	613b      	str	r3, [r7, #16]
}
 801697c:	bf00      	nop
 801697e:	bf00      	nop
 8016980:	e7fd      	b.n	801697e <vTaskRemoveFromUnorderedEventList+0x2a>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8016982:	683b      	ldr	r3, [r7, #0]
 8016984:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8016988:	687b      	ldr	r3, [r7, #4]
 801698a:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801698c:	687b      	ldr	r3, [r7, #4]
 801698e:	68db      	ldr	r3, [r3, #12]
 8016990:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8016992:	697b      	ldr	r3, [r7, #20]
 8016994:	2b00      	cmp	r3, #0
 8016996:	d10d      	bne.n	80169b4 <vTaskRemoveFromUnorderedEventList+0x60>
	__asm volatile
 8016998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801699c:	b672      	cpsid	i
 801699e:	f383 8811 	msr	BASEPRI, r3
 80169a2:	f3bf 8f6f 	isb	sy
 80169a6:	f3bf 8f4f 	dsb	sy
 80169aa:	b662      	cpsie	i
 80169ac:	60fb      	str	r3, [r7, #12]
}
 80169ae:	bf00      	nop
 80169b0:	bf00      	nop
 80169b2:	e7fd      	b.n	80169b0 <vTaskRemoveFromUnorderedEventList+0x5c>
	( void ) uxListRemove( pxEventListItem );
 80169b4:	6878      	ldr	r0, [r7, #4]
 80169b6:	f7fe fafc 	bl	8014fb2 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80169ba:	697b      	ldr	r3, [r7, #20]
 80169bc:	3304      	adds	r3, #4
 80169be:	4618      	mov	r0, r3
 80169c0:	f7fe faf7 	bl	8014fb2 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 80169c4:	697b      	ldr	r3, [r7, #20]
 80169c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80169c8:	4b12      	ldr	r3, [pc, #72]	@ (8016a14 <vTaskRemoveFromUnorderedEventList+0xc0>)
 80169ca:	681b      	ldr	r3, [r3, #0]
 80169cc:	429a      	cmp	r2, r3
 80169ce:	d903      	bls.n	80169d8 <vTaskRemoveFromUnorderedEventList+0x84>
 80169d0:	697b      	ldr	r3, [r7, #20]
 80169d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80169d4:	4a0f      	ldr	r2, [pc, #60]	@ (8016a14 <vTaskRemoveFromUnorderedEventList+0xc0>)
 80169d6:	6013      	str	r3, [r2, #0]
 80169d8:	697b      	ldr	r3, [r7, #20]
 80169da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80169dc:	4613      	mov	r3, r2
 80169de:	009b      	lsls	r3, r3, #2
 80169e0:	4413      	add	r3, r2
 80169e2:	009b      	lsls	r3, r3, #2
 80169e4:	4a0c      	ldr	r2, [pc, #48]	@ (8016a18 <vTaskRemoveFromUnorderedEventList+0xc4>)
 80169e6:	441a      	add	r2, r3
 80169e8:	697b      	ldr	r3, [r7, #20]
 80169ea:	3304      	adds	r3, #4
 80169ec:	4619      	mov	r1, r3
 80169ee:	4610      	mov	r0, r2
 80169f0:	f7fe fa82 	bl	8014ef8 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80169f4:	697b      	ldr	r3, [r7, #20]
 80169f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80169f8:	4b08      	ldr	r3, [pc, #32]	@ (8016a1c <vTaskRemoveFromUnorderedEventList+0xc8>)
 80169fa:	681b      	ldr	r3, [r3, #0]
 80169fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80169fe:	429a      	cmp	r2, r3
 8016a00:	d902      	bls.n	8016a08 <vTaskRemoveFromUnorderedEventList+0xb4>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8016a02:	4b07      	ldr	r3, [pc, #28]	@ (8016a20 <vTaskRemoveFromUnorderedEventList+0xcc>)
 8016a04:	2201      	movs	r2, #1
 8016a06:	601a      	str	r2, [r3, #0]
	}
}
 8016a08:	bf00      	nop
 8016a0a:	3718      	adds	r7, #24
 8016a0c:	46bd      	mov	sp, r7
 8016a0e:	bd80      	pop	{r7, pc}
 8016a10:	20005900 	.word	0x20005900
 8016a14:	200058e0 	.word	0x200058e0
 8016a18:	20005408 	.word	0x20005408
 8016a1c:	20005404 	.word	0x20005404
 8016a20:	200058ec 	.word	0x200058ec

08016a24 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8016a24:	b580      	push	{r7, lr}
 8016a26:	b084      	sub	sp, #16
 8016a28:	af00      	add	r7, sp, #0
 8016a2a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8016a2c:	687b      	ldr	r3, [r7, #4]
 8016a2e:	2b00      	cmp	r3, #0
 8016a30:	d10d      	bne.n	8016a4e <vTaskSetTimeOutState+0x2a>
	__asm volatile
 8016a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016a36:	b672      	cpsid	i
 8016a38:	f383 8811 	msr	BASEPRI, r3
 8016a3c:	f3bf 8f6f 	isb	sy
 8016a40:	f3bf 8f4f 	dsb	sy
 8016a44:	b662      	cpsie	i
 8016a46:	60fb      	str	r3, [r7, #12]
}
 8016a48:	bf00      	nop
 8016a4a:	bf00      	nop
 8016a4c:	e7fd      	b.n	8016a4a <vTaskSetTimeOutState+0x26>
	taskENTER_CRITICAL();
 8016a4e:	f001 fa1d 	bl	8017e8c <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016a52:	4b07      	ldr	r3, [pc, #28]	@ (8016a70 <vTaskSetTimeOutState+0x4c>)
 8016a54:	681a      	ldr	r2, [r3, #0]
 8016a56:	687b      	ldr	r3, [r7, #4]
 8016a58:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 8016a5a:	4b06      	ldr	r3, [pc, #24]	@ (8016a74 <vTaskSetTimeOutState+0x50>)
 8016a5c:	681a      	ldr	r2, [r3, #0]
 8016a5e:	687b      	ldr	r3, [r7, #4]
 8016a60:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 8016a62:	f001 fa49 	bl	8017ef8 <vPortExitCritical>
}
 8016a66:	bf00      	nop
 8016a68:	3710      	adds	r7, #16
 8016a6a:	46bd      	mov	sp, r7
 8016a6c:	bd80      	pop	{r7, pc}
 8016a6e:	bf00      	nop
 8016a70:	200058f0 	.word	0x200058f0
 8016a74:	200058dc 	.word	0x200058dc

08016a78 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8016a78:	b480      	push	{r7}
 8016a7a:	b083      	sub	sp, #12
 8016a7c:	af00      	add	r7, sp, #0
 8016a7e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016a80:	4b06      	ldr	r3, [pc, #24]	@ (8016a9c <vTaskInternalSetTimeOutState+0x24>)
 8016a82:	681a      	ldr	r2, [r3, #0]
 8016a84:	687b      	ldr	r3, [r7, #4]
 8016a86:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8016a88:	4b05      	ldr	r3, [pc, #20]	@ (8016aa0 <vTaskInternalSetTimeOutState+0x28>)
 8016a8a:	681a      	ldr	r2, [r3, #0]
 8016a8c:	687b      	ldr	r3, [r7, #4]
 8016a8e:	605a      	str	r2, [r3, #4]
}
 8016a90:	bf00      	nop
 8016a92:	370c      	adds	r7, #12
 8016a94:	46bd      	mov	sp, r7
 8016a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a9a:	4770      	bx	lr
 8016a9c:	200058f0 	.word	0x200058f0
 8016aa0:	200058dc 	.word	0x200058dc

08016aa4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8016aa4:	b580      	push	{r7, lr}
 8016aa6:	b088      	sub	sp, #32
 8016aa8:	af00      	add	r7, sp, #0
 8016aaa:	6078      	str	r0, [r7, #4]
 8016aac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8016aae:	687b      	ldr	r3, [r7, #4]
 8016ab0:	2b00      	cmp	r3, #0
 8016ab2:	d10d      	bne.n	8016ad0 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8016ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ab8:	b672      	cpsid	i
 8016aba:	f383 8811 	msr	BASEPRI, r3
 8016abe:	f3bf 8f6f 	isb	sy
 8016ac2:	f3bf 8f4f 	dsb	sy
 8016ac6:	b662      	cpsie	i
 8016ac8:	613b      	str	r3, [r7, #16]
}
 8016aca:	bf00      	nop
 8016acc:	bf00      	nop
 8016ace:	e7fd      	b.n	8016acc <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8016ad0:	683b      	ldr	r3, [r7, #0]
 8016ad2:	2b00      	cmp	r3, #0
 8016ad4:	d10d      	bne.n	8016af2 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8016ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ada:	b672      	cpsid	i
 8016adc:	f383 8811 	msr	BASEPRI, r3
 8016ae0:	f3bf 8f6f 	isb	sy
 8016ae4:	f3bf 8f4f 	dsb	sy
 8016ae8:	b662      	cpsie	i
 8016aea:	60fb      	str	r3, [r7, #12]
}
 8016aec:	bf00      	nop
 8016aee:	bf00      	nop
 8016af0:	e7fd      	b.n	8016aee <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8016af2:	f001 f9cb 	bl	8017e8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8016af6:	4b1d      	ldr	r3, [pc, #116]	@ (8016b6c <xTaskCheckForTimeOut+0xc8>)
 8016af8:	681b      	ldr	r3, [r3, #0]
 8016afa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8016afc:	687b      	ldr	r3, [r7, #4]
 8016afe:	685b      	ldr	r3, [r3, #4]
 8016b00:	69ba      	ldr	r2, [r7, #24]
 8016b02:	1ad3      	subs	r3, r2, r3
 8016b04:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8016b06:	683b      	ldr	r3, [r7, #0]
 8016b08:	681b      	ldr	r3, [r3, #0]
 8016b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016b0e:	d102      	bne.n	8016b16 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8016b10:	2300      	movs	r3, #0
 8016b12:	61fb      	str	r3, [r7, #28]
 8016b14:	e023      	b.n	8016b5e <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8016b16:	687b      	ldr	r3, [r7, #4]
 8016b18:	681a      	ldr	r2, [r3, #0]
 8016b1a:	4b15      	ldr	r3, [pc, #84]	@ (8016b70 <xTaskCheckForTimeOut+0xcc>)
 8016b1c:	681b      	ldr	r3, [r3, #0]
 8016b1e:	429a      	cmp	r2, r3
 8016b20:	d007      	beq.n	8016b32 <xTaskCheckForTimeOut+0x8e>
 8016b22:	687b      	ldr	r3, [r7, #4]
 8016b24:	685b      	ldr	r3, [r3, #4]
 8016b26:	69ba      	ldr	r2, [r7, #24]
 8016b28:	429a      	cmp	r2, r3
 8016b2a:	d302      	bcc.n	8016b32 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8016b2c:	2301      	movs	r3, #1
 8016b2e:	61fb      	str	r3, [r7, #28]
 8016b30:	e015      	b.n	8016b5e <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8016b32:	683b      	ldr	r3, [r7, #0]
 8016b34:	681b      	ldr	r3, [r3, #0]
 8016b36:	697a      	ldr	r2, [r7, #20]
 8016b38:	429a      	cmp	r2, r3
 8016b3a:	d20b      	bcs.n	8016b54 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8016b3c:	683b      	ldr	r3, [r7, #0]
 8016b3e:	681a      	ldr	r2, [r3, #0]
 8016b40:	697b      	ldr	r3, [r7, #20]
 8016b42:	1ad2      	subs	r2, r2, r3
 8016b44:	683b      	ldr	r3, [r7, #0]
 8016b46:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8016b48:	6878      	ldr	r0, [r7, #4]
 8016b4a:	f7ff ff95 	bl	8016a78 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8016b4e:	2300      	movs	r3, #0
 8016b50:	61fb      	str	r3, [r7, #28]
 8016b52:	e004      	b.n	8016b5e <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8016b54:	683b      	ldr	r3, [r7, #0]
 8016b56:	2200      	movs	r2, #0
 8016b58:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8016b5a:	2301      	movs	r3, #1
 8016b5c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8016b5e:	f001 f9cb 	bl	8017ef8 <vPortExitCritical>

	return xReturn;
 8016b62:	69fb      	ldr	r3, [r7, #28]
}
 8016b64:	4618      	mov	r0, r3
 8016b66:	3720      	adds	r7, #32
 8016b68:	46bd      	mov	sp, r7
 8016b6a:	bd80      	pop	{r7, pc}
 8016b6c:	200058dc 	.word	0x200058dc
 8016b70:	200058f0 	.word	0x200058f0

08016b74 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8016b74:	b480      	push	{r7}
 8016b76:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8016b78:	4b03      	ldr	r3, [pc, #12]	@ (8016b88 <vTaskMissedYield+0x14>)
 8016b7a:	2201      	movs	r2, #1
 8016b7c:	601a      	str	r2, [r3, #0]
}
 8016b7e:	bf00      	nop
 8016b80:	46bd      	mov	sp, r7
 8016b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b86:	4770      	bx	lr
 8016b88:	200058ec 	.word	0x200058ec

08016b8c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8016b8c:	b580      	push	{r7, lr}
 8016b8e:	b082      	sub	sp, #8
 8016b90:	af00      	add	r7, sp, #0
 8016b92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8016b94:	f000 f852 	bl	8016c3c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8016b98:	4b06      	ldr	r3, [pc, #24]	@ (8016bb4 <prvIdleTask+0x28>)
 8016b9a:	681b      	ldr	r3, [r3, #0]
 8016b9c:	2b01      	cmp	r3, #1
 8016b9e:	d9f9      	bls.n	8016b94 <prvIdleTask+0x8>
			{
				taskYIELD();
 8016ba0:	4b05      	ldr	r3, [pc, #20]	@ (8016bb8 <prvIdleTask+0x2c>)
 8016ba2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016ba6:	601a      	str	r2, [r3, #0]
 8016ba8:	f3bf 8f4f 	dsb	sy
 8016bac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8016bb0:	e7f0      	b.n	8016b94 <prvIdleTask+0x8>
 8016bb2:	bf00      	nop
 8016bb4:	20005408 	.word	0x20005408
 8016bb8:	e000ed04 	.word	0xe000ed04

08016bbc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8016bbc:	b580      	push	{r7, lr}
 8016bbe:	b082      	sub	sp, #8
 8016bc0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016bc2:	2300      	movs	r3, #0
 8016bc4:	607b      	str	r3, [r7, #4]
 8016bc6:	e00c      	b.n	8016be2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8016bc8:	687a      	ldr	r2, [r7, #4]
 8016bca:	4613      	mov	r3, r2
 8016bcc:	009b      	lsls	r3, r3, #2
 8016bce:	4413      	add	r3, r2
 8016bd0:	009b      	lsls	r3, r3, #2
 8016bd2:	4a12      	ldr	r2, [pc, #72]	@ (8016c1c <prvInitialiseTaskLists+0x60>)
 8016bd4:	4413      	add	r3, r2
 8016bd6:	4618      	mov	r0, r3
 8016bd8:	f7fe f961 	bl	8014e9e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016bdc:	687b      	ldr	r3, [r7, #4]
 8016bde:	3301      	adds	r3, #1
 8016be0:	607b      	str	r3, [r7, #4]
 8016be2:	687b      	ldr	r3, [r7, #4]
 8016be4:	2b37      	cmp	r3, #55	@ 0x37
 8016be6:	d9ef      	bls.n	8016bc8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016be8:	480d      	ldr	r0, [pc, #52]	@ (8016c20 <prvInitialiseTaskLists+0x64>)
 8016bea:	f7fe f958 	bl	8014e9e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8016bee:	480d      	ldr	r0, [pc, #52]	@ (8016c24 <prvInitialiseTaskLists+0x68>)
 8016bf0:	f7fe f955 	bl	8014e9e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016bf4:	480c      	ldr	r0, [pc, #48]	@ (8016c28 <prvInitialiseTaskLists+0x6c>)
 8016bf6:	f7fe f952 	bl	8014e9e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8016bfa:	480c      	ldr	r0, [pc, #48]	@ (8016c2c <prvInitialiseTaskLists+0x70>)
 8016bfc:	f7fe f94f 	bl	8014e9e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016c00:	480b      	ldr	r0, [pc, #44]	@ (8016c30 <prvInitialiseTaskLists+0x74>)
 8016c02:	f7fe f94c 	bl	8014e9e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8016c06:	4b0b      	ldr	r3, [pc, #44]	@ (8016c34 <prvInitialiseTaskLists+0x78>)
 8016c08:	4a05      	ldr	r2, [pc, #20]	@ (8016c20 <prvInitialiseTaskLists+0x64>)
 8016c0a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8016c0c:	4b0a      	ldr	r3, [pc, #40]	@ (8016c38 <prvInitialiseTaskLists+0x7c>)
 8016c0e:	4a05      	ldr	r2, [pc, #20]	@ (8016c24 <prvInitialiseTaskLists+0x68>)
 8016c10:	601a      	str	r2, [r3, #0]
}
 8016c12:	bf00      	nop
 8016c14:	3708      	adds	r7, #8
 8016c16:	46bd      	mov	sp, r7
 8016c18:	bd80      	pop	{r7, pc}
 8016c1a:	bf00      	nop
 8016c1c:	20005408 	.word	0x20005408
 8016c20:	20005868 	.word	0x20005868
 8016c24:	2000587c 	.word	0x2000587c
 8016c28:	20005898 	.word	0x20005898
 8016c2c:	200058ac 	.word	0x200058ac
 8016c30:	200058c4 	.word	0x200058c4
 8016c34:	20005890 	.word	0x20005890
 8016c38:	20005894 	.word	0x20005894

08016c3c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8016c3c:	b580      	push	{r7, lr}
 8016c3e:	b082      	sub	sp, #8
 8016c40:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016c42:	e019      	b.n	8016c78 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8016c44:	f001 f922 	bl	8017e8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016c48:	4b10      	ldr	r3, [pc, #64]	@ (8016c8c <prvCheckTasksWaitingTermination+0x50>)
 8016c4a:	68db      	ldr	r3, [r3, #12]
 8016c4c:	68db      	ldr	r3, [r3, #12]
 8016c4e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016c50:	687b      	ldr	r3, [r7, #4]
 8016c52:	3304      	adds	r3, #4
 8016c54:	4618      	mov	r0, r3
 8016c56:	f7fe f9ac 	bl	8014fb2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8016c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8016c90 <prvCheckTasksWaitingTermination+0x54>)
 8016c5c:	681b      	ldr	r3, [r3, #0]
 8016c5e:	3b01      	subs	r3, #1
 8016c60:	4a0b      	ldr	r2, [pc, #44]	@ (8016c90 <prvCheckTasksWaitingTermination+0x54>)
 8016c62:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8016c64:	4b0b      	ldr	r3, [pc, #44]	@ (8016c94 <prvCheckTasksWaitingTermination+0x58>)
 8016c66:	681b      	ldr	r3, [r3, #0]
 8016c68:	3b01      	subs	r3, #1
 8016c6a:	4a0a      	ldr	r2, [pc, #40]	@ (8016c94 <prvCheckTasksWaitingTermination+0x58>)
 8016c6c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8016c6e:	f001 f943 	bl	8017ef8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8016c72:	6878      	ldr	r0, [r7, #4]
 8016c74:	f000 f810 	bl	8016c98 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016c78:	4b06      	ldr	r3, [pc, #24]	@ (8016c94 <prvCheckTasksWaitingTermination+0x58>)
 8016c7a:	681b      	ldr	r3, [r3, #0]
 8016c7c:	2b00      	cmp	r3, #0
 8016c7e:	d1e1      	bne.n	8016c44 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8016c80:	bf00      	nop
 8016c82:	bf00      	nop
 8016c84:	3708      	adds	r7, #8
 8016c86:	46bd      	mov	sp, r7
 8016c88:	bd80      	pop	{r7, pc}
 8016c8a:	bf00      	nop
 8016c8c:	200058ac 	.word	0x200058ac
 8016c90:	200058d8 	.word	0x200058d8
 8016c94:	200058c0 	.word	0x200058c0

08016c98 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8016c98:	b580      	push	{r7, lr}
 8016c9a:	b084      	sub	sp, #16
 8016c9c:	af00      	add	r7, sp, #0
 8016c9e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8016ca0:	687b      	ldr	r3, [r7, #4]
 8016ca2:	3354      	adds	r3, #84	@ 0x54
 8016ca4:	4618      	mov	r0, r3
 8016ca6:	f001 fee9 	bl	8018a7c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8016caa:	687b      	ldr	r3, [r7, #4]
 8016cac:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8016cb0:	2b00      	cmp	r3, #0
 8016cb2:	d108      	bne.n	8016cc6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8016cb4:	687b      	ldr	r3, [r7, #4]
 8016cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016cb8:	4618      	mov	r0, r3
 8016cba:	f001 fae3 	bl	8018284 <vPortFree>
				vPortFree( pxTCB );
 8016cbe:	6878      	ldr	r0, [r7, #4]
 8016cc0:	f001 fae0 	bl	8018284 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8016cc4:	e01b      	b.n	8016cfe <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8016cc6:	687b      	ldr	r3, [r7, #4]
 8016cc8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8016ccc:	2b01      	cmp	r3, #1
 8016cce:	d103      	bne.n	8016cd8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8016cd0:	6878      	ldr	r0, [r7, #4]
 8016cd2:	f001 fad7 	bl	8018284 <vPortFree>
	}
 8016cd6:	e012      	b.n	8016cfe <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8016cd8:	687b      	ldr	r3, [r7, #4]
 8016cda:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8016cde:	2b02      	cmp	r3, #2
 8016ce0:	d00d      	beq.n	8016cfe <prvDeleteTCB+0x66>
	__asm volatile
 8016ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ce6:	b672      	cpsid	i
 8016ce8:	f383 8811 	msr	BASEPRI, r3
 8016cec:	f3bf 8f6f 	isb	sy
 8016cf0:	f3bf 8f4f 	dsb	sy
 8016cf4:	b662      	cpsie	i
 8016cf6:	60fb      	str	r3, [r7, #12]
}
 8016cf8:	bf00      	nop
 8016cfa:	bf00      	nop
 8016cfc:	e7fd      	b.n	8016cfa <prvDeleteTCB+0x62>
	}
 8016cfe:	bf00      	nop
 8016d00:	3710      	adds	r7, #16
 8016d02:	46bd      	mov	sp, r7
 8016d04:	bd80      	pop	{r7, pc}
	...

08016d08 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8016d08:	b480      	push	{r7}
 8016d0a:	b083      	sub	sp, #12
 8016d0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8016d40 <prvResetNextTaskUnblockTime+0x38>)
 8016d10:	681b      	ldr	r3, [r3, #0]
 8016d12:	681b      	ldr	r3, [r3, #0]
 8016d14:	2b00      	cmp	r3, #0
 8016d16:	d104      	bne.n	8016d22 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8016d18:	4b0a      	ldr	r3, [pc, #40]	@ (8016d44 <prvResetNextTaskUnblockTime+0x3c>)
 8016d1a:	f04f 32ff 	mov.w	r2, #4294967295
 8016d1e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8016d20:	e008      	b.n	8016d34 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016d22:	4b07      	ldr	r3, [pc, #28]	@ (8016d40 <prvResetNextTaskUnblockTime+0x38>)
 8016d24:	681b      	ldr	r3, [r3, #0]
 8016d26:	68db      	ldr	r3, [r3, #12]
 8016d28:	68db      	ldr	r3, [r3, #12]
 8016d2a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8016d2c:	687b      	ldr	r3, [r7, #4]
 8016d2e:	685b      	ldr	r3, [r3, #4]
 8016d30:	4a04      	ldr	r2, [pc, #16]	@ (8016d44 <prvResetNextTaskUnblockTime+0x3c>)
 8016d32:	6013      	str	r3, [r2, #0]
}
 8016d34:	bf00      	nop
 8016d36:	370c      	adds	r7, #12
 8016d38:	46bd      	mov	sp, r7
 8016d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d3e:	4770      	bx	lr
 8016d40:	20005890 	.word	0x20005890
 8016d44:	200058f8 	.word	0x200058f8

08016d48 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8016d48:	b480      	push	{r7}
 8016d4a:	b083      	sub	sp, #12
 8016d4c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8016d4e:	4b05      	ldr	r3, [pc, #20]	@ (8016d64 <xTaskGetCurrentTaskHandle+0x1c>)
 8016d50:	681b      	ldr	r3, [r3, #0]
 8016d52:	607b      	str	r3, [r7, #4]

		return xReturn;
 8016d54:	687b      	ldr	r3, [r7, #4]
	}
 8016d56:	4618      	mov	r0, r3
 8016d58:	370c      	adds	r7, #12
 8016d5a:	46bd      	mov	sp, r7
 8016d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d60:	4770      	bx	lr
 8016d62:	bf00      	nop
 8016d64:	20005404 	.word	0x20005404

08016d68 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8016d68:	b480      	push	{r7}
 8016d6a:	b083      	sub	sp, #12
 8016d6c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8016d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8016d9c <xTaskGetSchedulerState+0x34>)
 8016d70:	681b      	ldr	r3, [r3, #0]
 8016d72:	2b00      	cmp	r3, #0
 8016d74:	d102      	bne.n	8016d7c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8016d76:	2301      	movs	r3, #1
 8016d78:	607b      	str	r3, [r7, #4]
 8016d7a:	e008      	b.n	8016d8e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016d7c:	4b08      	ldr	r3, [pc, #32]	@ (8016da0 <xTaskGetSchedulerState+0x38>)
 8016d7e:	681b      	ldr	r3, [r3, #0]
 8016d80:	2b00      	cmp	r3, #0
 8016d82:	d102      	bne.n	8016d8a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8016d84:	2302      	movs	r3, #2
 8016d86:	607b      	str	r3, [r7, #4]
 8016d88:	e001      	b.n	8016d8e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8016d8a:	2300      	movs	r3, #0
 8016d8c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8016d8e:	687b      	ldr	r3, [r7, #4]
	}
 8016d90:	4618      	mov	r0, r3
 8016d92:	370c      	adds	r7, #12
 8016d94:	46bd      	mov	sp, r7
 8016d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d9a:	4770      	bx	lr
 8016d9c:	200058e4 	.word	0x200058e4
 8016da0:	20005900 	.word	0x20005900

08016da4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8016da4:	b580      	push	{r7, lr}
 8016da6:	b084      	sub	sp, #16
 8016da8:	af00      	add	r7, sp, #0
 8016daa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8016dac:	687b      	ldr	r3, [r7, #4]
 8016dae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8016db0:	2300      	movs	r3, #0
 8016db2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8016db4:	687b      	ldr	r3, [r7, #4]
 8016db6:	2b00      	cmp	r3, #0
 8016db8:	d051      	beq.n	8016e5e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8016dba:	68bb      	ldr	r3, [r7, #8]
 8016dbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016dbe:	4b2a      	ldr	r3, [pc, #168]	@ (8016e68 <xTaskPriorityInherit+0xc4>)
 8016dc0:	681b      	ldr	r3, [r3, #0]
 8016dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016dc4:	429a      	cmp	r2, r3
 8016dc6:	d241      	bcs.n	8016e4c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016dc8:	68bb      	ldr	r3, [r7, #8]
 8016dca:	699b      	ldr	r3, [r3, #24]
 8016dcc:	2b00      	cmp	r3, #0
 8016dce:	db06      	blt.n	8016dde <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016dd0:	4b25      	ldr	r3, [pc, #148]	@ (8016e68 <xTaskPriorityInherit+0xc4>)
 8016dd2:	681b      	ldr	r3, [r3, #0]
 8016dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016dd6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8016dda:	68bb      	ldr	r3, [r7, #8]
 8016ddc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8016dde:	68bb      	ldr	r3, [r7, #8]
 8016de0:	6959      	ldr	r1, [r3, #20]
 8016de2:	68bb      	ldr	r3, [r7, #8]
 8016de4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016de6:	4613      	mov	r3, r2
 8016de8:	009b      	lsls	r3, r3, #2
 8016dea:	4413      	add	r3, r2
 8016dec:	009b      	lsls	r3, r3, #2
 8016dee:	4a1f      	ldr	r2, [pc, #124]	@ (8016e6c <xTaskPriorityInherit+0xc8>)
 8016df0:	4413      	add	r3, r2
 8016df2:	4299      	cmp	r1, r3
 8016df4:	d122      	bne.n	8016e3c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016df6:	68bb      	ldr	r3, [r7, #8]
 8016df8:	3304      	adds	r3, #4
 8016dfa:	4618      	mov	r0, r3
 8016dfc:	f7fe f8d9 	bl	8014fb2 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8016e00:	4b19      	ldr	r3, [pc, #100]	@ (8016e68 <xTaskPriorityInherit+0xc4>)
 8016e02:	681b      	ldr	r3, [r3, #0]
 8016e04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016e06:	68bb      	ldr	r3, [r7, #8]
 8016e08:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8016e0a:	68bb      	ldr	r3, [r7, #8]
 8016e0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016e0e:	4b18      	ldr	r3, [pc, #96]	@ (8016e70 <xTaskPriorityInherit+0xcc>)
 8016e10:	681b      	ldr	r3, [r3, #0]
 8016e12:	429a      	cmp	r2, r3
 8016e14:	d903      	bls.n	8016e1e <xTaskPriorityInherit+0x7a>
 8016e16:	68bb      	ldr	r3, [r7, #8]
 8016e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016e1a:	4a15      	ldr	r2, [pc, #84]	@ (8016e70 <xTaskPriorityInherit+0xcc>)
 8016e1c:	6013      	str	r3, [r2, #0]
 8016e1e:	68bb      	ldr	r3, [r7, #8]
 8016e20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016e22:	4613      	mov	r3, r2
 8016e24:	009b      	lsls	r3, r3, #2
 8016e26:	4413      	add	r3, r2
 8016e28:	009b      	lsls	r3, r3, #2
 8016e2a:	4a10      	ldr	r2, [pc, #64]	@ (8016e6c <xTaskPriorityInherit+0xc8>)
 8016e2c:	441a      	add	r2, r3
 8016e2e:	68bb      	ldr	r3, [r7, #8]
 8016e30:	3304      	adds	r3, #4
 8016e32:	4619      	mov	r1, r3
 8016e34:	4610      	mov	r0, r2
 8016e36:	f7fe f85f 	bl	8014ef8 <vListInsertEnd>
 8016e3a:	e004      	b.n	8016e46 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8016e3c:	4b0a      	ldr	r3, [pc, #40]	@ (8016e68 <xTaskPriorityInherit+0xc4>)
 8016e3e:	681b      	ldr	r3, [r3, #0]
 8016e40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016e42:	68bb      	ldr	r3, [r7, #8]
 8016e44:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8016e46:	2301      	movs	r3, #1
 8016e48:	60fb      	str	r3, [r7, #12]
 8016e4a:	e008      	b.n	8016e5e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8016e4c:	68bb      	ldr	r3, [r7, #8]
 8016e4e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8016e50:	4b05      	ldr	r3, [pc, #20]	@ (8016e68 <xTaskPriorityInherit+0xc4>)
 8016e52:	681b      	ldr	r3, [r3, #0]
 8016e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016e56:	429a      	cmp	r2, r3
 8016e58:	d201      	bcs.n	8016e5e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8016e5a:	2301      	movs	r3, #1
 8016e5c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8016e5e:	68fb      	ldr	r3, [r7, #12]
	}
 8016e60:	4618      	mov	r0, r3
 8016e62:	3710      	adds	r7, #16
 8016e64:	46bd      	mov	sp, r7
 8016e66:	bd80      	pop	{r7, pc}
 8016e68:	20005404 	.word	0x20005404
 8016e6c:	20005408 	.word	0x20005408
 8016e70:	200058e0 	.word	0x200058e0

08016e74 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8016e74:	b580      	push	{r7, lr}
 8016e76:	b086      	sub	sp, #24
 8016e78:	af00      	add	r7, sp, #0
 8016e7a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8016e7c:	687b      	ldr	r3, [r7, #4]
 8016e7e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8016e80:	2300      	movs	r3, #0
 8016e82:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8016e84:	687b      	ldr	r3, [r7, #4]
 8016e86:	2b00      	cmp	r3, #0
 8016e88:	d05c      	beq.n	8016f44 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8016e8a:	4b31      	ldr	r3, [pc, #196]	@ (8016f50 <xTaskPriorityDisinherit+0xdc>)
 8016e8c:	681b      	ldr	r3, [r3, #0]
 8016e8e:	693a      	ldr	r2, [r7, #16]
 8016e90:	429a      	cmp	r2, r3
 8016e92:	d00d      	beq.n	8016eb0 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8016e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e98:	b672      	cpsid	i
 8016e9a:	f383 8811 	msr	BASEPRI, r3
 8016e9e:	f3bf 8f6f 	isb	sy
 8016ea2:	f3bf 8f4f 	dsb	sy
 8016ea6:	b662      	cpsie	i
 8016ea8:	60fb      	str	r3, [r7, #12]
}
 8016eaa:	bf00      	nop
 8016eac:	bf00      	nop
 8016eae:	e7fd      	b.n	8016eac <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8016eb0:	693b      	ldr	r3, [r7, #16]
 8016eb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016eb4:	2b00      	cmp	r3, #0
 8016eb6:	d10d      	bne.n	8016ed4 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8016eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ebc:	b672      	cpsid	i
 8016ebe:	f383 8811 	msr	BASEPRI, r3
 8016ec2:	f3bf 8f6f 	isb	sy
 8016ec6:	f3bf 8f4f 	dsb	sy
 8016eca:	b662      	cpsie	i
 8016ecc:	60bb      	str	r3, [r7, #8]
}
 8016ece:	bf00      	nop
 8016ed0:	bf00      	nop
 8016ed2:	e7fd      	b.n	8016ed0 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8016ed4:	693b      	ldr	r3, [r7, #16]
 8016ed6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016ed8:	1e5a      	subs	r2, r3, #1
 8016eda:	693b      	ldr	r3, [r7, #16]
 8016edc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8016ede:	693b      	ldr	r3, [r7, #16]
 8016ee0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016ee2:	693b      	ldr	r3, [r7, #16]
 8016ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016ee6:	429a      	cmp	r2, r3
 8016ee8:	d02c      	beq.n	8016f44 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8016eea:	693b      	ldr	r3, [r7, #16]
 8016eec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016eee:	2b00      	cmp	r3, #0
 8016ef0:	d128      	bne.n	8016f44 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016ef2:	693b      	ldr	r3, [r7, #16]
 8016ef4:	3304      	adds	r3, #4
 8016ef6:	4618      	mov	r0, r3
 8016ef8:	f7fe f85b 	bl	8014fb2 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8016efc:	693b      	ldr	r3, [r7, #16]
 8016efe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8016f00:	693b      	ldr	r3, [r7, #16]
 8016f02:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016f04:	693b      	ldr	r3, [r7, #16]
 8016f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016f08:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8016f0c:	693b      	ldr	r3, [r7, #16]
 8016f0e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8016f10:	693b      	ldr	r3, [r7, #16]
 8016f12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016f14:	4b0f      	ldr	r3, [pc, #60]	@ (8016f54 <xTaskPriorityDisinherit+0xe0>)
 8016f16:	681b      	ldr	r3, [r3, #0]
 8016f18:	429a      	cmp	r2, r3
 8016f1a:	d903      	bls.n	8016f24 <xTaskPriorityDisinherit+0xb0>
 8016f1c:	693b      	ldr	r3, [r7, #16]
 8016f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016f20:	4a0c      	ldr	r2, [pc, #48]	@ (8016f54 <xTaskPriorityDisinherit+0xe0>)
 8016f22:	6013      	str	r3, [r2, #0]
 8016f24:	693b      	ldr	r3, [r7, #16]
 8016f26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016f28:	4613      	mov	r3, r2
 8016f2a:	009b      	lsls	r3, r3, #2
 8016f2c:	4413      	add	r3, r2
 8016f2e:	009b      	lsls	r3, r3, #2
 8016f30:	4a09      	ldr	r2, [pc, #36]	@ (8016f58 <xTaskPriorityDisinherit+0xe4>)
 8016f32:	441a      	add	r2, r3
 8016f34:	693b      	ldr	r3, [r7, #16]
 8016f36:	3304      	adds	r3, #4
 8016f38:	4619      	mov	r1, r3
 8016f3a:	4610      	mov	r0, r2
 8016f3c:	f7fd ffdc 	bl	8014ef8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8016f40:	2301      	movs	r3, #1
 8016f42:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8016f44:	697b      	ldr	r3, [r7, #20]
	}
 8016f46:	4618      	mov	r0, r3
 8016f48:	3718      	adds	r7, #24
 8016f4a:	46bd      	mov	sp, r7
 8016f4c:	bd80      	pop	{r7, pc}
 8016f4e:	bf00      	nop
 8016f50:	20005404 	.word	0x20005404
 8016f54:	200058e0 	.word	0x200058e0
 8016f58:	20005408 	.word	0x20005408

08016f5c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8016f5c:	b580      	push	{r7, lr}
 8016f5e:	b088      	sub	sp, #32
 8016f60:	af00      	add	r7, sp, #0
 8016f62:	6078      	str	r0, [r7, #4]
 8016f64:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8016f66:	687b      	ldr	r3, [r7, #4]
 8016f68:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8016f6a:	2301      	movs	r3, #1
 8016f6c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8016f6e:	687b      	ldr	r3, [r7, #4]
 8016f70:	2b00      	cmp	r3, #0
 8016f72:	d070      	beq.n	8017056 <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8016f74:	69bb      	ldr	r3, [r7, #24]
 8016f76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016f78:	2b00      	cmp	r3, #0
 8016f7a:	d10d      	bne.n	8016f98 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 8016f7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f80:	b672      	cpsid	i
 8016f82:	f383 8811 	msr	BASEPRI, r3
 8016f86:	f3bf 8f6f 	isb	sy
 8016f8a:	f3bf 8f4f 	dsb	sy
 8016f8e:	b662      	cpsie	i
 8016f90:	60fb      	str	r3, [r7, #12]
}
 8016f92:	bf00      	nop
 8016f94:	bf00      	nop
 8016f96:	e7fd      	b.n	8016f94 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8016f98:	69bb      	ldr	r3, [r7, #24]
 8016f9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016f9c:	683a      	ldr	r2, [r7, #0]
 8016f9e:	429a      	cmp	r2, r3
 8016fa0:	d902      	bls.n	8016fa8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8016fa2:	683b      	ldr	r3, [r7, #0]
 8016fa4:	61fb      	str	r3, [r7, #28]
 8016fa6:	e002      	b.n	8016fae <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8016fa8:	69bb      	ldr	r3, [r7, #24]
 8016faa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016fac:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8016fae:	69bb      	ldr	r3, [r7, #24]
 8016fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016fb2:	69fa      	ldr	r2, [r7, #28]
 8016fb4:	429a      	cmp	r2, r3
 8016fb6:	d04e      	beq.n	8017056 <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8016fb8:	69bb      	ldr	r3, [r7, #24]
 8016fba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016fbc:	697a      	ldr	r2, [r7, #20]
 8016fbe:	429a      	cmp	r2, r3
 8016fc0:	d149      	bne.n	8017056 <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8016fc2:	4b27      	ldr	r3, [pc, #156]	@ (8017060 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8016fc4:	681b      	ldr	r3, [r3, #0]
 8016fc6:	69ba      	ldr	r2, [r7, #24]
 8016fc8:	429a      	cmp	r2, r3
 8016fca:	d10d      	bne.n	8016fe8 <vTaskPriorityDisinheritAfterTimeout+0x8c>
	__asm volatile
 8016fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016fd0:	b672      	cpsid	i
 8016fd2:	f383 8811 	msr	BASEPRI, r3
 8016fd6:	f3bf 8f6f 	isb	sy
 8016fda:	f3bf 8f4f 	dsb	sy
 8016fde:	b662      	cpsie	i
 8016fe0:	60bb      	str	r3, [r7, #8]
}
 8016fe2:	bf00      	nop
 8016fe4:	bf00      	nop
 8016fe6:	e7fd      	b.n	8016fe4 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8016fe8:	69bb      	ldr	r3, [r7, #24]
 8016fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016fec:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8016fee:	69bb      	ldr	r3, [r7, #24]
 8016ff0:	69fa      	ldr	r2, [r7, #28]
 8016ff2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016ff4:	69bb      	ldr	r3, [r7, #24]
 8016ff6:	699b      	ldr	r3, [r3, #24]
 8016ff8:	2b00      	cmp	r3, #0
 8016ffa:	db04      	blt.n	8017006 <vTaskPriorityDisinheritAfterTimeout+0xaa>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016ffc:	69fb      	ldr	r3, [r7, #28]
 8016ffe:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8017002:	69bb      	ldr	r3, [r7, #24]
 8017004:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8017006:	69bb      	ldr	r3, [r7, #24]
 8017008:	6959      	ldr	r1, [r3, #20]
 801700a:	693a      	ldr	r2, [r7, #16]
 801700c:	4613      	mov	r3, r2
 801700e:	009b      	lsls	r3, r3, #2
 8017010:	4413      	add	r3, r2
 8017012:	009b      	lsls	r3, r3, #2
 8017014:	4a13      	ldr	r2, [pc, #76]	@ (8017064 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8017016:	4413      	add	r3, r2
 8017018:	4299      	cmp	r1, r3
 801701a:	d11c      	bne.n	8017056 <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801701c:	69bb      	ldr	r3, [r7, #24]
 801701e:	3304      	adds	r3, #4
 8017020:	4618      	mov	r0, r3
 8017022:	f7fd ffc6 	bl	8014fb2 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8017026:	69bb      	ldr	r3, [r7, #24]
 8017028:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801702a:	4b0f      	ldr	r3, [pc, #60]	@ (8017068 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 801702c:	681b      	ldr	r3, [r3, #0]
 801702e:	429a      	cmp	r2, r3
 8017030:	d903      	bls.n	801703a <vTaskPriorityDisinheritAfterTimeout+0xde>
 8017032:	69bb      	ldr	r3, [r7, #24]
 8017034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017036:	4a0c      	ldr	r2, [pc, #48]	@ (8017068 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8017038:	6013      	str	r3, [r2, #0]
 801703a:	69bb      	ldr	r3, [r7, #24]
 801703c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801703e:	4613      	mov	r3, r2
 8017040:	009b      	lsls	r3, r3, #2
 8017042:	4413      	add	r3, r2
 8017044:	009b      	lsls	r3, r3, #2
 8017046:	4a07      	ldr	r2, [pc, #28]	@ (8017064 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8017048:	441a      	add	r2, r3
 801704a:	69bb      	ldr	r3, [r7, #24]
 801704c:	3304      	adds	r3, #4
 801704e:	4619      	mov	r1, r3
 8017050:	4610      	mov	r0, r2
 8017052:	f7fd ff51 	bl	8014ef8 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8017056:	bf00      	nop
 8017058:	3720      	adds	r7, #32
 801705a:	46bd      	mov	sp, r7
 801705c:	bd80      	pop	{r7, pc}
 801705e:	bf00      	nop
 8017060:	20005404 	.word	0x20005404
 8017064:	20005408 	.word	0x20005408
 8017068:	200058e0 	.word	0x200058e0

0801706c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 801706c:	b480      	push	{r7}
 801706e:	b083      	sub	sp, #12
 8017070:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8017072:	4b09      	ldr	r3, [pc, #36]	@ (8017098 <uxTaskResetEventItemValue+0x2c>)
 8017074:	681b      	ldr	r3, [r3, #0]
 8017076:	699b      	ldr	r3, [r3, #24]
 8017078:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801707a:	4b07      	ldr	r3, [pc, #28]	@ (8017098 <uxTaskResetEventItemValue+0x2c>)
 801707c:	681b      	ldr	r3, [r3, #0]
 801707e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017080:	4b05      	ldr	r3, [pc, #20]	@ (8017098 <uxTaskResetEventItemValue+0x2c>)
 8017082:	681b      	ldr	r3, [r3, #0]
 8017084:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8017088:	619a      	str	r2, [r3, #24]

	return uxReturn;
 801708a:	687b      	ldr	r3, [r7, #4]
}
 801708c:	4618      	mov	r0, r3
 801708e:	370c      	adds	r7, #12
 8017090:	46bd      	mov	sp, r7
 8017092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017096:	4770      	bx	lr
 8017098:	20005404 	.word	0x20005404

0801709c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 801709c:	b480      	push	{r7}
 801709e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80170a0:	4b07      	ldr	r3, [pc, #28]	@ (80170c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80170a2:	681b      	ldr	r3, [r3, #0]
 80170a4:	2b00      	cmp	r3, #0
 80170a6:	d004      	beq.n	80170b2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80170a8:	4b05      	ldr	r3, [pc, #20]	@ (80170c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80170aa:	681b      	ldr	r3, [r3, #0]
 80170ac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80170ae:	3201      	adds	r2, #1
 80170b0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80170b2:	4b03      	ldr	r3, [pc, #12]	@ (80170c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80170b4:	681b      	ldr	r3, [r3, #0]
	}
 80170b6:	4618      	mov	r0, r3
 80170b8:	46bd      	mov	sp, r7
 80170ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170be:	4770      	bx	lr
 80170c0:	20005404 	.word	0x20005404

080170c4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80170c4:	b580      	push	{r7, lr}
 80170c6:	b086      	sub	sp, #24
 80170c8:	af00      	add	r7, sp, #0
 80170ca:	60f8      	str	r0, [r7, #12]
 80170cc:	60b9      	str	r1, [r7, #8]
 80170ce:	607a      	str	r2, [r7, #4]
 80170d0:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80170d2:	f000 fedb 	bl	8017e8c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80170d6:	4b29      	ldr	r3, [pc, #164]	@ (801717c <xTaskNotifyWait+0xb8>)
 80170d8:	681b      	ldr	r3, [r3, #0]
 80170da:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80170de:	b2db      	uxtb	r3, r3
 80170e0:	2b02      	cmp	r3, #2
 80170e2:	d01c      	beq.n	801711e <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80170e4:	4b25      	ldr	r3, [pc, #148]	@ (801717c <xTaskNotifyWait+0xb8>)
 80170e6:	681b      	ldr	r3, [r3, #0]
 80170e8:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 80170ec:	68fa      	ldr	r2, [r7, #12]
 80170ee:	43d2      	mvns	r2, r2
 80170f0:	400a      	ands	r2, r1
 80170f2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80170f6:	4b21      	ldr	r3, [pc, #132]	@ (801717c <xTaskNotifyWait+0xb8>)
 80170f8:	681b      	ldr	r3, [r3, #0]
 80170fa:	2201      	movs	r2, #1
 80170fc:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8017100:	683b      	ldr	r3, [r7, #0]
 8017102:	2b00      	cmp	r3, #0
 8017104:	d00b      	beq.n	801711e <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8017106:	2101      	movs	r1, #1
 8017108:	6838      	ldr	r0, [r7, #0]
 801710a:	f000 f9f1 	bl	80174f0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801710e:	4b1c      	ldr	r3, [pc, #112]	@ (8017180 <xTaskNotifyWait+0xbc>)
 8017110:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017114:	601a      	str	r2, [r3, #0]
 8017116:	f3bf 8f4f 	dsb	sy
 801711a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801711e:	f000 feeb 	bl	8017ef8 <vPortExitCritical>

		taskENTER_CRITICAL();
 8017122:	f000 feb3 	bl	8017e8c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8017126:	687b      	ldr	r3, [r7, #4]
 8017128:	2b00      	cmp	r3, #0
 801712a:	d005      	beq.n	8017138 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 801712c:	4b13      	ldr	r3, [pc, #76]	@ (801717c <xTaskNotifyWait+0xb8>)
 801712e:	681b      	ldr	r3, [r3, #0]
 8017130:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8017134:	687b      	ldr	r3, [r7, #4]
 8017136:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8017138:	4b10      	ldr	r3, [pc, #64]	@ (801717c <xTaskNotifyWait+0xb8>)
 801713a:	681b      	ldr	r3, [r3, #0]
 801713c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8017140:	b2db      	uxtb	r3, r3
 8017142:	2b02      	cmp	r3, #2
 8017144:	d002      	beq.n	801714c <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8017146:	2300      	movs	r3, #0
 8017148:	617b      	str	r3, [r7, #20]
 801714a:	e00a      	b.n	8017162 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 801714c:	4b0b      	ldr	r3, [pc, #44]	@ (801717c <xTaskNotifyWait+0xb8>)
 801714e:	681b      	ldr	r3, [r3, #0]
 8017150:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8017154:	68ba      	ldr	r2, [r7, #8]
 8017156:	43d2      	mvns	r2, r2
 8017158:	400a      	ands	r2, r1
 801715a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 801715e:	2301      	movs	r3, #1
 8017160:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8017162:	4b06      	ldr	r3, [pc, #24]	@ (801717c <xTaskNotifyWait+0xb8>)
 8017164:	681b      	ldr	r3, [r3, #0]
 8017166:	2200      	movs	r2, #0
 8017168:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 801716c:	f000 fec4 	bl	8017ef8 <vPortExitCritical>

		return xReturn;
 8017170:	697b      	ldr	r3, [r7, #20]
	}
 8017172:	4618      	mov	r0, r3
 8017174:	3718      	adds	r7, #24
 8017176:	46bd      	mov	sp, r7
 8017178:	bd80      	pop	{r7, pc}
 801717a:	bf00      	nop
 801717c:	20005404 	.word	0x20005404
 8017180:	e000ed04 	.word	0xe000ed04

08017184 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8017184:	b580      	push	{r7, lr}
 8017186:	b08a      	sub	sp, #40	@ 0x28
 8017188:	af00      	add	r7, sp, #0
 801718a:	60f8      	str	r0, [r7, #12]
 801718c:	60b9      	str	r1, [r7, #8]
 801718e:	603b      	str	r3, [r7, #0]
 8017190:	4613      	mov	r3, r2
 8017192:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8017194:	2301      	movs	r3, #1
 8017196:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8017198:	68fb      	ldr	r3, [r7, #12]
 801719a:	2b00      	cmp	r3, #0
 801719c:	d10d      	bne.n	80171ba <xTaskGenericNotify+0x36>
	__asm volatile
 801719e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171a2:	b672      	cpsid	i
 80171a4:	f383 8811 	msr	BASEPRI, r3
 80171a8:	f3bf 8f6f 	isb	sy
 80171ac:	f3bf 8f4f 	dsb	sy
 80171b0:	b662      	cpsie	i
 80171b2:	61bb      	str	r3, [r7, #24]
}
 80171b4:	bf00      	nop
 80171b6:	bf00      	nop
 80171b8:	e7fd      	b.n	80171b6 <xTaskGenericNotify+0x32>
		pxTCB = xTaskToNotify;
 80171ba:	68fb      	ldr	r3, [r7, #12]
 80171bc:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80171be:	f000 fe65 	bl	8017e8c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80171c2:	683b      	ldr	r3, [r7, #0]
 80171c4:	2b00      	cmp	r3, #0
 80171c6:	d004      	beq.n	80171d2 <xTaskGenericNotify+0x4e>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80171c8:	6a3b      	ldr	r3, [r7, #32]
 80171ca:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80171ce:	683b      	ldr	r3, [r7, #0]
 80171d0:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80171d2:	6a3b      	ldr	r3, [r7, #32]
 80171d4:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80171d8:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80171da:	6a3b      	ldr	r3, [r7, #32]
 80171dc:	2202      	movs	r2, #2
 80171de:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80171e2:	79fb      	ldrb	r3, [r7, #7]
 80171e4:	2b04      	cmp	r3, #4
 80171e6:	d82e      	bhi.n	8017246 <xTaskGenericNotify+0xc2>
 80171e8:	a201      	add	r2, pc, #4	@ (adr r2, 80171f0 <xTaskGenericNotify+0x6c>)
 80171ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80171ee:	bf00      	nop
 80171f0:	0801726f 	.word	0x0801726f
 80171f4:	08017205 	.word	0x08017205
 80171f8:	08017217 	.word	0x08017217
 80171fc:	08017227 	.word	0x08017227
 8017200:	08017231 	.word	0x08017231
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8017204:	6a3b      	ldr	r3, [r7, #32]
 8017206:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 801720a:	68bb      	ldr	r3, [r7, #8]
 801720c:	431a      	orrs	r2, r3
 801720e:	6a3b      	ldr	r3, [r7, #32]
 8017210:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8017214:	e02e      	b.n	8017274 <xTaskGenericNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8017216:	6a3b      	ldr	r3, [r7, #32]
 8017218:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801721c:	1c5a      	adds	r2, r3, #1
 801721e:	6a3b      	ldr	r3, [r7, #32]
 8017220:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8017224:	e026      	b.n	8017274 <xTaskGenericNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8017226:	6a3b      	ldr	r3, [r7, #32]
 8017228:	68ba      	ldr	r2, [r7, #8]
 801722a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801722e:	e021      	b.n	8017274 <xTaskGenericNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8017230:	7ffb      	ldrb	r3, [r7, #31]
 8017232:	2b02      	cmp	r3, #2
 8017234:	d004      	beq.n	8017240 <xTaskGenericNotify+0xbc>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8017236:	6a3b      	ldr	r3, [r7, #32]
 8017238:	68ba      	ldr	r2, [r7, #8]
 801723a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 801723e:	e019      	b.n	8017274 <xTaskGenericNotify+0xf0>
						xReturn = pdFAIL;
 8017240:	2300      	movs	r3, #0
 8017242:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8017244:	e016      	b.n	8017274 <xTaskGenericNotify+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8017246:	6a3b      	ldr	r3, [r7, #32]
 8017248:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801724c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017250:	d00f      	beq.n	8017272 <xTaskGenericNotify+0xee>
	__asm volatile
 8017252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017256:	b672      	cpsid	i
 8017258:	f383 8811 	msr	BASEPRI, r3
 801725c:	f3bf 8f6f 	isb	sy
 8017260:	f3bf 8f4f 	dsb	sy
 8017264:	b662      	cpsie	i
 8017266:	617b      	str	r3, [r7, #20]
}
 8017268:	bf00      	nop
 801726a:	bf00      	nop
 801726c:	e7fd      	b.n	801726a <xTaskGenericNotify+0xe6>
					break;
 801726e:	bf00      	nop
 8017270:	e000      	b.n	8017274 <xTaskGenericNotify+0xf0>

					break;
 8017272:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8017274:	7ffb      	ldrb	r3, [r7, #31]
 8017276:	2b01      	cmp	r3, #1
 8017278:	d13d      	bne.n	80172f6 <xTaskGenericNotify+0x172>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801727a:	6a3b      	ldr	r3, [r7, #32]
 801727c:	3304      	adds	r3, #4
 801727e:	4618      	mov	r0, r3
 8017280:	f7fd fe97 	bl	8014fb2 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8017284:	6a3b      	ldr	r3, [r7, #32]
 8017286:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017288:	4b1e      	ldr	r3, [pc, #120]	@ (8017304 <xTaskGenericNotify+0x180>)
 801728a:	681b      	ldr	r3, [r3, #0]
 801728c:	429a      	cmp	r2, r3
 801728e:	d903      	bls.n	8017298 <xTaskGenericNotify+0x114>
 8017290:	6a3b      	ldr	r3, [r7, #32]
 8017292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017294:	4a1b      	ldr	r2, [pc, #108]	@ (8017304 <xTaskGenericNotify+0x180>)
 8017296:	6013      	str	r3, [r2, #0]
 8017298:	6a3b      	ldr	r3, [r7, #32]
 801729a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801729c:	4613      	mov	r3, r2
 801729e:	009b      	lsls	r3, r3, #2
 80172a0:	4413      	add	r3, r2
 80172a2:	009b      	lsls	r3, r3, #2
 80172a4:	4a18      	ldr	r2, [pc, #96]	@ (8017308 <xTaskGenericNotify+0x184>)
 80172a6:	441a      	add	r2, r3
 80172a8:	6a3b      	ldr	r3, [r7, #32]
 80172aa:	3304      	adds	r3, #4
 80172ac:	4619      	mov	r1, r3
 80172ae:	4610      	mov	r0, r2
 80172b0:	f7fd fe22 	bl	8014ef8 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80172b4:	6a3b      	ldr	r3, [r7, #32]
 80172b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80172b8:	2b00      	cmp	r3, #0
 80172ba:	d00d      	beq.n	80172d8 <xTaskGenericNotify+0x154>
	__asm volatile
 80172bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80172c0:	b672      	cpsid	i
 80172c2:	f383 8811 	msr	BASEPRI, r3
 80172c6:	f3bf 8f6f 	isb	sy
 80172ca:	f3bf 8f4f 	dsb	sy
 80172ce:	b662      	cpsie	i
 80172d0:	613b      	str	r3, [r7, #16]
}
 80172d2:	bf00      	nop
 80172d4:	bf00      	nop
 80172d6:	e7fd      	b.n	80172d4 <xTaskGenericNotify+0x150>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80172d8:	6a3b      	ldr	r3, [r7, #32]
 80172da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80172dc:	4b0b      	ldr	r3, [pc, #44]	@ (801730c <xTaskGenericNotify+0x188>)
 80172de:	681b      	ldr	r3, [r3, #0]
 80172e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80172e2:	429a      	cmp	r2, r3
 80172e4:	d907      	bls.n	80172f6 <xTaskGenericNotify+0x172>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80172e6:	4b0a      	ldr	r3, [pc, #40]	@ (8017310 <xTaskGenericNotify+0x18c>)
 80172e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80172ec:	601a      	str	r2, [r3, #0]
 80172ee:	f3bf 8f4f 	dsb	sy
 80172f2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80172f6:	f000 fdff 	bl	8017ef8 <vPortExitCritical>

		return xReturn;
 80172fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 80172fc:	4618      	mov	r0, r3
 80172fe:	3728      	adds	r7, #40	@ 0x28
 8017300:	46bd      	mov	sp, r7
 8017302:	bd80      	pop	{r7, pc}
 8017304:	200058e0 	.word	0x200058e0
 8017308:	20005408 	.word	0x20005408
 801730c:	20005404 	.word	0x20005404
 8017310:	e000ed04 	.word	0xe000ed04

08017314 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8017314:	b580      	push	{r7, lr}
 8017316:	b08e      	sub	sp, #56	@ 0x38
 8017318:	af00      	add	r7, sp, #0
 801731a:	60f8      	str	r0, [r7, #12]
 801731c:	60b9      	str	r1, [r7, #8]
 801731e:	603b      	str	r3, [r7, #0]
 8017320:	4613      	mov	r3, r2
 8017322:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8017324:	2301      	movs	r3, #1
 8017326:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8017328:	68fb      	ldr	r3, [r7, #12]
 801732a:	2b00      	cmp	r3, #0
 801732c:	d10d      	bne.n	801734a <xTaskGenericNotifyFromISR+0x36>
	__asm volatile
 801732e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017332:	b672      	cpsid	i
 8017334:	f383 8811 	msr	BASEPRI, r3
 8017338:	f3bf 8f6f 	isb	sy
 801733c:	f3bf 8f4f 	dsb	sy
 8017340:	b662      	cpsie	i
 8017342:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8017344:	bf00      	nop
 8017346:	bf00      	nop
 8017348:	e7fd      	b.n	8017346 <xTaskGenericNotifyFromISR+0x32>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801734a:	f000 fe87 	bl	801805c <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 801734e:	68fb      	ldr	r3, [r7, #12]
 8017350:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8017352:	f3ef 8211 	mrs	r2, BASEPRI
 8017356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801735a:	b672      	cpsid	i
 801735c:	f383 8811 	msr	BASEPRI, r3
 8017360:	f3bf 8f6f 	isb	sy
 8017364:	f3bf 8f4f 	dsb	sy
 8017368:	b662      	cpsie	i
 801736a:	623a      	str	r2, [r7, #32]
 801736c:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 801736e:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8017370:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8017372:	683b      	ldr	r3, [r7, #0]
 8017374:	2b00      	cmp	r3, #0
 8017376:	d004      	beq.n	8017382 <xTaskGenericNotifyFromISR+0x6e>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8017378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801737a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 801737e:	683b      	ldr	r3, [r7, #0]
 8017380:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8017382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017384:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8017388:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 801738c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801738e:	2202      	movs	r2, #2
 8017390:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8017394:	79fb      	ldrb	r3, [r7, #7]
 8017396:	2b04      	cmp	r3, #4
 8017398:	d82e      	bhi.n	80173f8 <xTaskGenericNotifyFromISR+0xe4>
 801739a:	a201      	add	r2, pc, #4	@ (adr r2, 80173a0 <xTaskGenericNotifyFromISR+0x8c>)
 801739c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80173a0:	08017421 	.word	0x08017421
 80173a4:	080173b5 	.word	0x080173b5
 80173a8:	080173c7 	.word	0x080173c7
 80173ac:	080173d7 	.word	0x080173d7
 80173b0:	080173e1 	.word	0x080173e1
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80173b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173b6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80173ba:	68bb      	ldr	r3, [r7, #8]
 80173bc:	431a      	orrs	r2, r3
 80173be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173c0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80173c4:	e02f      	b.n	8017426 <xTaskGenericNotifyFromISR+0x112>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80173c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173c8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80173cc:	1c5a      	adds	r2, r3, #1
 80173ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173d0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80173d4:	e027      	b.n	8017426 <xTaskGenericNotifyFromISR+0x112>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80173d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173d8:	68ba      	ldr	r2, [r7, #8]
 80173da:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80173de:	e022      	b.n	8017426 <xTaskGenericNotifyFromISR+0x112>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80173e0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80173e4:	2b02      	cmp	r3, #2
 80173e6:	d004      	beq.n	80173f2 <xTaskGenericNotifyFromISR+0xde>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80173e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173ea:	68ba      	ldr	r2, [r7, #8]
 80173ec:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80173f0:	e019      	b.n	8017426 <xTaskGenericNotifyFromISR+0x112>
						xReturn = pdFAIL;
 80173f2:	2300      	movs	r3, #0
 80173f4:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 80173f6:	e016      	b.n	8017426 <xTaskGenericNotifyFromISR+0x112>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80173f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173fa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80173fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017402:	d00f      	beq.n	8017424 <xTaskGenericNotifyFromISR+0x110>
	__asm volatile
 8017404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017408:	b672      	cpsid	i
 801740a:	f383 8811 	msr	BASEPRI, r3
 801740e:	f3bf 8f6f 	isb	sy
 8017412:	f3bf 8f4f 	dsb	sy
 8017416:	b662      	cpsie	i
 8017418:	61bb      	str	r3, [r7, #24]
}
 801741a:	bf00      	nop
 801741c:	bf00      	nop
 801741e:	e7fd      	b.n	801741c <xTaskGenericNotifyFromISR+0x108>
					break;
 8017420:	bf00      	nop
 8017422:	e000      	b.n	8017426 <xTaskGenericNotifyFromISR+0x112>
					break;
 8017424:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8017426:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801742a:	2b01      	cmp	r3, #1
 801742c:	d149      	bne.n	80174c2 <xTaskGenericNotifyFromISR+0x1ae>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801742e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017432:	2b00      	cmp	r3, #0
 8017434:	d00d      	beq.n	8017452 <xTaskGenericNotifyFromISR+0x13e>
	__asm volatile
 8017436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801743a:	b672      	cpsid	i
 801743c:	f383 8811 	msr	BASEPRI, r3
 8017440:	f3bf 8f6f 	isb	sy
 8017444:	f3bf 8f4f 	dsb	sy
 8017448:	b662      	cpsie	i
 801744a:	617b      	str	r3, [r7, #20]
}
 801744c:	bf00      	nop
 801744e:	bf00      	nop
 8017450:	e7fd      	b.n	801744e <xTaskGenericNotifyFromISR+0x13a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017452:	4b21      	ldr	r3, [pc, #132]	@ (80174d8 <xTaskGenericNotifyFromISR+0x1c4>)
 8017454:	681b      	ldr	r3, [r3, #0]
 8017456:	2b00      	cmp	r3, #0
 8017458:	d11d      	bne.n	8017496 <xTaskGenericNotifyFromISR+0x182>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801745a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801745c:	3304      	adds	r3, #4
 801745e:	4618      	mov	r0, r3
 8017460:	f7fd fda7 	bl	8014fb2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8017464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017466:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017468:	4b1c      	ldr	r3, [pc, #112]	@ (80174dc <xTaskGenericNotifyFromISR+0x1c8>)
 801746a:	681b      	ldr	r3, [r3, #0]
 801746c:	429a      	cmp	r2, r3
 801746e:	d903      	bls.n	8017478 <xTaskGenericNotifyFromISR+0x164>
 8017470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017474:	4a19      	ldr	r2, [pc, #100]	@ (80174dc <xTaskGenericNotifyFromISR+0x1c8>)
 8017476:	6013      	str	r3, [r2, #0]
 8017478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801747a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801747c:	4613      	mov	r3, r2
 801747e:	009b      	lsls	r3, r3, #2
 8017480:	4413      	add	r3, r2
 8017482:	009b      	lsls	r3, r3, #2
 8017484:	4a16      	ldr	r2, [pc, #88]	@ (80174e0 <xTaskGenericNotifyFromISR+0x1cc>)
 8017486:	441a      	add	r2, r3
 8017488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801748a:	3304      	adds	r3, #4
 801748c:	4619      	mov	r1, r3
 801748e:	4610      	mov	r0, r2
 8017490:	f7fd fd32 	bl	8014ef8 <vListInsertEnd>
 8017494:	e005      	b.n	80174a2 <xTaskGenericNotifyFromISR+0x18e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8017496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017498:	3318      	adds	r3, #24
 801749a:	4619      	mov	r1, r3
 801749c:	4811      	ldr	r0, [pc, #68]	@ (80174e4 <xTaskGenericNotifyFromISR+0x1d0>)
 801749e:	f7fd fd2b 	bl	8014ef8 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80174a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80174a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80174a6:	4b10      	ldr	r3, [pc, #64]	@ (80174e8 <xTaskGenericNotifyFromISR+0x1d4>)
 80174a8:	681b      	ldr	r3, [r3, #0]
 80174aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80174ac:	429a      	cmp	r2, r3
 80174ae:	d908      	bls.n	80174c2 <xTaskGenericNotifyFromISR+0x1ae>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80174b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80174b2:	2b00      	cmp	r3, #0
 80174b4:	d002      	beq.n	80174bc <xTaskGenericNotifyFromISR+0x1a8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80174b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80174b8:	2201      	movs	r2, #1
 80174ba:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80174bc:	4b0b      	ldr	r3, [pc, #44]	@ (80174ec <xTaskGenericNotifyFromISR+0x1d8>)
 80174be:	2201      	movs	r2, #1
 80174c0:	601a      	str	r2, [r3, #0]
 80174c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80174c4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80174c6:	693b      	ldr	r3, [r7, #16]
 80174c8:	f383 8811 	msr	BASEPRI, r3
}
 80174cc:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80174ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 80174d0:	4618      	mov	r0, r3
 80174d2:	3738      	adds	r7, #56	@ 0x38
 80174d4:	46bd      	mov	sp, r7
 80174d6:	bd80      	pop	{r7, pc}
 80174d8:	20005900 	.word	0x20005900
 80174dc:	200058e0 	.word	0x200058e0
 80174e0:	20005408 	.word	0x20005408
 80174e4:	20005898 	.word	0x20005898
 80174e8:	20005404 	.word	0x20005404
 80174ec:	200058ec 	.word	0x200058ec

080174f0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80174f0:	b580      	push	{r7, lr}
 80174f2:	b084      	sub	sp, #16
 80174f4:	af00      	add	r7, sp, #0
 80174f6:	6078      	str	r0, [r7, #4]
 80174f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80174fa:	4b21      	ldr	r3, [pc, #132]	@ (8017580 <prvAddCurrentTaskToDelayedList+0x90>)
 80174fc:	681b      	ldr	r3, [r3, #0]
 80174fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017500:	4b20      	ldr	r3, [pc, #128]	@ (8017584 <prvAddCurrentTaskToDelayedList+0x94>)
 8017502:	681b      	ldr	r3, [r3, #0]
 8017504:	3304      	adds	r3, #4
 8017506:	4618      	mov	r0, r3
 8017508:	f7fd fd53 	bl	8014fb2 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801750c:	687b      	ldr	r3, [r7, #4]
 801750e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017512:	d10a      	bne.n	801752a <prvAddCurrentTaskToDelayedList+0x3a>
 8017514:	683b      	ldr	r3, [r7, #0]
 8017516:	2b00      	cmp	r3, #0
 8017518:	d007      	beq.n	801752a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801751a:	4b1a      	ldr	r3, [pc, #104]	@ (8017584 <prvAddCurrentTaskToDelayedList+0x94>)
 801751c:	681b      	ldr	r3, [r3, #0]
 801751e:	3304      	adds	r3, #4
 8017520:	4619      	mov	r1, r3
 8017522:	4819      	ldr	r0, [pc, #100]	@ (8017588 <prvAddCurrentTaskToDelayedList+0x98>)
 8017524:	f7fd fce8 	bl	8014ef8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8017528:	e026      	b.n	8017578 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801752a:	68fa      	ldr	r2, [r7, #12]
 801752c:	687b      	ldr	r3, [r7, #4]
 801752e:	4413      	add	r3, r2
 8017530:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8017532:	4b14      	ldr	r3, [pc, #80]	@ (8017584 <prvAddCurrentTaskToDelayedList+0x94>)
 8017534:	681b      	ldr	r3, [r3, #0]
 8017536:	68ba      	ldr	r2, [r7, #8]
 8017538:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801753a:	68ba      	ldr	r2, [r7, #8]
 801753c:	68fb      	ldr	r3, [r7, #12]
 801753e:	429a      	cmp	r2, r3
 8017540:	d209      	bcs.n	8017556 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017542:	4b12      	ldr	r3, [pc, #72]	@ (801758c <prvAddCurrentTaskToDelayedList+0x9c>)
 8017544:	681a      	ldr	r2, [r3, #0]
 8017546:	4b0f      	ldr	r3, [pc, #60]	@ (8017584 <prvAddCurrentTaskToDelayedList+0x94>)
 8017548:	681b      	ldr	r3, [r3, #0]
 801754a:	3304      	adds	r3, #4
 801754c:	4619      	mov	r1, r3
 801754e:	4610      	mov	r0, r2
 8017550:	f7fd fcf6 	bl	8014f40 <vListInsert>
}
 8017554:	e010      	b.n	8017578 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017556:	4b0e      	ldr	r3, [pc, #56]	@ (8017590 <prvAddCurrentTaskToDelayedList+0xa0>)
 8017558:	681a      	ldr	r2, [r3, #0]
 801755a:	4b0a      	ldr	r3, [pc, #40]	@ (8017584 <prvAddCurrentTaskToDelayedList+0x94>)
 801755c:	681b      	ldr	r3, [r3, #0]
 801755e:	3304      	adds	r3, #4
 8017560:	4619      	mov	r1, r3
 8017562:	4610      	mov	r0, r2
 8017564:	f7fd fcec 	bl	8014f40 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8017568:	4b0a      	ldr	r3, [pc, #40]	@ (8017594 <prvAddCurrentTaskToDelayedList+0xa4>)
 801756a:	681b      	ldr	r3, [r3, #0]
 801756c:	68ba      	ldr	r2, [r7, #8]
 801756e:	429a      	cmp	r2, r3
 8017570:	d202      	bcs.n	8017578 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8017572:	4a08      	ldr	r2, [pc, #32]	@ (8017594 <prvAddCurrentTaskToDelayedList+0xa4>)
 8017574:	68bb      	ldr	r3, [r7, #8]
 8017576:	6013      	str	r3, [r2, #0]
}
 8017578:	bf00      	nop
 801757a:	3710      	adds	r7, #16
 801757c:	46bd      	mov	sp, r7
 801757e:	bd80      	pop	{r7, pc}
 8017580:	200058dc 	.word	0x200058dc
 8017584:	20005404 	.word	0x20005404
 8017588:	200058c4 	.word	0x200058c4
 801758c:	20005894 	.word	0x20005894
 8017590:	20005890 	.word	0x20005890
 8017594:	200058f8 	.word	0x200058f8

08017598 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8017598:	b580      	push	{r7, lr}
 801759a:	b08a      	sub	sp, #40	@ 0x28
 801759c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801759e:	2300      	movs	r3, #0
 80175a0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80175a2:	f000 fb21 	bl	8017be8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80175a6:	4b1e      	ldr	r3, [pc, #120]	@ (8017620 <xTimerCreateTimerTask+0x88>)
 80175a8:	681b      	ldr	r3, [r3, #0]
 80175aa:	2b00      	cmp	r3, #0
 80175ac:	d021      	beq.n	80175f2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80175ae:	2300      	movs	r3, #0
 80175b0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80175b2:	2300      	movs	r3, #0
 80175b4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80175b6:	1d3a      	adds	r2, r7, #4
 80175b8:	f107 0108 	add.w	r1, r7, #8
 80175bc:	f107 030c 	add.w	r3, r7, #12
 80175c0:	4618      	mov	r0, r3
 80175c2:	f7fd fa37 	bl	8014a34 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80175c6:	6879      	ldr	r1, [r7, #4]
 80175c8:	68bb      	ldr	r3, [r7, #8]
 80175ca:	68fa      	ldr	r2, [r7, #12]
 80175cc:	9202      	str	r2, [sp, #8]
 80175ce:	9301      	str	r3, [sp, #4]
 80175d0:	2302      	movs	r3, #2
 80175d2:	9300      	str	r3, [sp, #0]
 80175d4:	2300      	movs	r3, #0
 80175d6:	460a      	mov	r2, r1
 80175d8:	4912      	ldr	r1, [pc, #72]	@ (8017624 <xTimerCreateTimerTask+0x8c>)
 80175da:	4813      	ldr	r0, [pc, #76]	@ (8017628 <xTimerCreateTimerTask+0x90>)
 80175dc:	f7fe fc68 	bl	8015eb0 <xTaskCreateStatic>
 80175e0:	4603      	mov	r3, r0
 80175e2:	4a12      	ldr	r2, [pc, #72]	@ (801762c <xTimerCreateTimerTask+0x94>)
 80175e4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80175e6:	4b11      	ldr	r3, [pc, #68]	@ (801762c <xTimerCreateTimerTask+0x94>)
 80175e8:	681b      	ldr	r3, [r3, #0]
 80175ea:	2b00      	cmp	r3, #0
 80175ec:	d001      	beq.n	80175f2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80175ee:	2301      	movs	r3, #1
 80175f0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80175f2:	697b      	ldr	r3, [r7, #20]
 80175f4:	2b00      	cmp	r3, #0
 80175f6:	d10d      	bne.n	8017614 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 80175f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80175fc:	b672      	cpsid	i
 80175fe:	f383 8811 	msr	BASEPRI, r3
 8017602:	f3bf 8f6f 	isb	sy
 8017606:	f3bf 8f4f 	dsb	sy
 801760a:	b662      	cpsie	i
 801760c:	613b      	str	r3, [r7, #16]
}
 801760e:	bf00      	nop
 8017610:	bf00      	nop
 8017612:	e7fd      	b.n	8017610 <xTimerCreateTimerTask+0x78>
	return xReturn;
 8017614:	697b      	ldr	r3, [r7, #20]
}
 8017616:	4618      	mov	r0, r3
 8017618:	3718      	adds	r7, #24
 801761a:	46bd      	mov	sp, r7
 801761c:	bd80      	pop	{r7, pc}
 801761e:	bf00      	nop
 8017620:	20005934 	.word	0x20005934
 8017624:	08019c78 	.word	0x08019c78
 8017628:	08017771 	.word	0x08017771
 801762c:	20005938 	.word	0x20005938

08017630 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8017630:	b580      	push	{r7, lr}
 8017632:	b08a      	sub	sp, #40	@ 0x28
 8017634:	af00      	add	r7, sp, #0
 8017636:	60f8      	str	r0, [r7, #12]
 8017638:	60b9      	str	r1, [r7, #8]
 801763a:	607a      	str	r2, [r7, #4]
 801763c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801763e:	2300      	movs	r3, #0
 8017640:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8017642:	68fb      	ldr	r3, [r7, #12]
 8017644:	2b00      	cmp	r3, #0
 8017646:	d10d      	bne.n	8017664 <xTimerGenericCommand+0x34>
	__asm volatile
 8017648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801764c:	b672      	cpsid	i
 801764e:	f383 8811 	msr	BASEPRI, r3
 8017652:	f3bf 8f6f 	isb	sy
 8017656:	f3bf 8f4f 	dsb	sy
 801765a:	b662      	cpsie	i
 801765c:	623b      	str	r3, [r7, #32]
}
 801765e:	bf00      	nop
 8017660:	bf00      	nop
 8017662:	e7fd      	b.n	8017660 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8017664:	4b19      	ldr	r3, [pc, #100]	@ (80176cc <xTimerGenericCommand+0x9c>)
 8017666:	681b      	ldr	r3, [r3, #0]
 8017668:	2b00      	cmp	r3, #0
 801766a:	d02a      	beq.n	80176c2 <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 801766c:	68bb      	ldr	r3, [r7, #8]
 801766e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8017670:	687b      	ldr	r3, [r7, #4]
 8017672:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8017674:	68fb      	ldr	r3, [r7, #12]
 8017676:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8017678:	68bb      	ldr	r3, [r7, #8]
 801767a:	2b05      	cmp	r3, #5
 801767c:	dc18      	bgt.n	80176b0 <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801767e:	f7ff fb73 	bl	8016d68 <xTaskGetSchedulerState>
 8017682:	4603      	mov	r3, r0
 8017684:	2b02      	cmp	r3, #2
 8017686:	d109      	bne.n	801769c <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8017688:	4b10      	ldr	r3, [pc, #64]	@ (80176cc <xTimerGenericCommand+0x9c>)
 801768a:	6818      	ldr	r0, [r3, #0]
 801768c:	f107 0110 	add.w	r1, r7, #16
 8017690:	2300      	movs	r3, #0
 8017692:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017694:	f7fd fe40 	bl	8015318 <xQueueGenericSend>
 8017698:	6278      	str	r0, [r7, #36]	@ 0x24
 801769a:	e012      	b.n	80176c2 <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801769c:	4b0b      	ldr	r3, [pc, #44]	@ (80176cc <xTimerGenericCommand+0x9c>)
 801769e:	6818      	ldr	r0, [r3, #0]
 80176a0:	f107 0110 	add.w	r1, r7, #16
 80176a4:	2300      	movs	r3, #0
 80176a6:	2200      	movs	r2, #0
 80176a8:	f7fd fe36 	bl	8015318 <xQueueGenericSend>
 80176ac:	6278      	str	r0, [r7, #36]	@ 0x24
 80176ae:	e008      	b.n	80176c2 <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80176b0:	4b06      	ldr	r3, [pc, #24]	@ (80176cc <xTimerGenericCommand+0x9c>)
 80176b2:	6818      	ldr	r0, [r3, #0]
 80176b4:	f107 0110 	add.w	r1, r7, #16
 80176b8:	2300      	movs	r3, #0
 80176ba:	683a      	ldr	r2, [r7, #0]
 80176bc:	f7fd ff36 	bl	801552c <xQueueGenericSendFromISR>
 80176c0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80176c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80176c4:	4618      	mov	r0, r3
 80176c6:	3728      	adds	r7, #40	@ 0x28
 80176c8:	46bd      	mov	sp, r7
 80176ca:	bd80      	pop	{r7, pc}
 80176cc:	20005934 	.word	0x20005934

080176d0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80176d0:	b580      	push	{r7, lr}
 80176d2:	b088      	sub	sp, #32
 80176d4:	af02      	add	r7, sp, #8
 80176d6:	6078      	str	r0, [r7, #4]
 80176d8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80176da:	4b24      	ldr	r3, [pc, #144]	@ (801776c <prvProcessExpiredTimer+0x9c>)
 80176dc:	681b      	ldr	r3, [r3, #0]
 80176de:	68db      	ldr	r3, [r3, #12]
 80176e0:	68db      	ldr	r3, [r3, #12]
 80176e2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80176e4:	697b      	ldr	r3, [r7, #20]
 80176e6:	3304      	adds	r3, #4
 80176e8:	4618      	mov	r0, r3
 80176ea:	f7fd fc62 	bl	8014fb2 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80176ee:	697b      	ldr	r3, [r7, #20]
 80176f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80176f4:	f003 0304 	and.w	r3, r3, #4
 80176f8:	2b00      	cmp	r3, #0
 80176fa:	d025      	beq.n	8017748 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80176fc:	697b      	ldr	r3, [r7, #20]
 80176fe:	699a      	ldr	r2, [r3, #24]
 8017700:	687b      	ldr	r3, [r7, #4]
 8017702:	18d1      	adds	r1, r2, r3
 8017704:	687b      	ldr	r3, [r7, #4]
 8017706:	683a      	ldr	r2, [r7, #0]
 8017708:	6978      	ldr	r0, [r7, #20]
 801770a:	f000 f8d7 	bl	80178bc <prvInsertTimerInActiveList>
 801770e:	4603      	mov	r3, r0
 8017710:	2b00      	cmp	r3, #0
 8017712:	d022      	beq.n	801775a <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8017714:	2300      	movs	r3, #0
 8017716:	9300      	str	r3, [sp, #0]
 8017718:	2300      	movs	r3, #0
 801771a:	687a      	ldr	r2, [r7, #4]
 801771c:	2100      	movs	r1, #0
 801771e:	6978      	ldr	r0, [r7, #20]
 8017720:	f7ff ff86 	bl	8017630 <xTimerGenericCommand>
 8017724:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8017726:	693b      	ldr	r3, [r7, #16]
 8017728:	2b00      	cmp	r3, #0
 801772a:	d116      	bne.n	801775a <prvProcessExpiredTimer+0x8a>
	__asm volatile
 801772c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017730:	b672      	cpsid	i
 8017732:	f383 8811 	msr	BASEPRI, r3
 8017736:	f3bf 8f6f 	isb	sy
 801773a:	f3bf 8f4f 	dsb	sy
 801773e:	b662      	cpsie	i
 8017740:	60fb      	str	r3, [r7, #12]
}
 8017742:	bf00      	nop
 8017744:	bf00      	nop
 8017746:	e7fd      	b.n	8017744 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8017748:	697b      	ldr	r3, [r7, #20]
 801774a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801774e:	f023 0301 	bic.w	r3, r3, #1
 8017752:	b2da      	uxtb	r2, r3
 8017754:	697b      	ldr	r3, [r7, #20]
 8017756:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801775a:	697b      	ldr	r3, [r7, #20]
 801775c:	6a1b      	ldr	r3, [r3, #32]
 801775e:	6978      	ldr	r0, [r7, #20]
 8017760:	4798      	blx	r3
}
 8017762:	bf00      	nop
 8017764:	3718      	adds	r7, #24
 8017766:	46bd      	mov	sp, r7
 8017768:	bd80      	pop	{r7, pc}
 801776a:	bf00      	nop
 801776c:	2000592c 	.word	0x2000592c

08017770 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8017770:	b580      	push	{r7, lr}
 8017772:	b084      	sub	sp, #16
 8017774:	af00      	add	r7, sp, #0
 8017776:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8017778:	f107 0308 	add.w	r3, r7, #8
 801777c:	4618      	mov	r0, r3
 801777e:	f000 f859 	bl	8017834 <prvGetNextExpireTime>
 8017782:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8017784:	68bb      	ldr	r3, [r7, #8]
 8017786:	4619      	mov	r1, r3
 8017788:	68f8      	ldr	r0, [r7, #12]
 801778a:	f000 f805 	bl	8017798 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801778e:	f000 f8d7 	bl	8017940 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8017792:	bf00      	nop
 8017794:	e7f0      	b.n	8017778 <prvTimerTask+0x8>
	...

08017798 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8017798:	b580      	push	{r7, lr}
 801779a:	b084      	sub	sp, #16
 801779c:	af00      	add	r7, sp, #0
 801779e:	6078      	str	r0, [r7, #4]
 80177a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80177a2:	f7fe fdf7 	bl	8016394 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80177a6:	f107 0308 	add.w	r3, r7, #8
 80177aa:	4618      	mov	r0, r3
 80177ac:	f000 f866 	bl	801787c <prvSampleTimeNow>
 80177b0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80177b2:	68bb      	ldr	r3, [r7, #8]
 80177b4:	2b00      	cmp	r3, #0
 80177b6:	d130      	bne.n	801781a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80177b8:	683b      	ldr	r3, [r7, #0]
 80177ba:	2b00      	cmp	r3, #0
 80177bc:	d10a      	bne.n	80177d4 <prvProcessTimerOrBlockTask+0x3c>
 80177be:	687a      	ldr	r2, [r7, #4]
 80177c0:	68fb      	ldr	r3, [r7, #12]
 80177c2:	429a      	cmp	r2, r3
 80177c4:	d806      	bhi.n	80177d4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80177c6:	f7fe fdf3 	bl	80163b0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80177ca:	68f9      	ldr	r1, [r7, #12]
 80177cc:	6878      	ldr	r0, [r7, #4]
 80177ce:	f7ff ff7f 	bl	80176d0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80177d2:	e024      	b.n	801781e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80177d4:	683b      	ldr	r3, [r7, #0]
 80177d6:	2b00      	cmp	r3, #0
 80177d8:	d008      	beq.n	80177ec <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80177da:	4b13      	ldr	r3, [pc, #76]	@ (8017828 <prvProcessTimerOrBlockTask+0x90>)
 80177dc:	681b      	ldr	r3, [r3, #0]
 80177de:	681b      	ldr	r3, [r3, #0]
 80177e0:	2b00      	cmp	r3, #0
 80177e2:	d101      	bne.n	80177e8 <prvProcessTimerOrBlockTask+0x50>
 80177e4:	2301      	movs	r3, #1
 80177e6:	e000      	b.n	80177ea <prvProcessTimerOrBlockTask+0x52>
 80177e8:	2300      	movs	r3, #0
 80177ea:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80177ec:	4b0f      	ldr	r3, [pc, #60]	@ (801782c <prvProcessTimerOrBlockTask+0x94>)
 80177ee:	6818      	ldr	r0, [r3, #0]
 80177f0:	687a      	ldr	r2, [r7, #4]
 80177f2:	68fb      	ldr	r3, [r7, #12]
 80177f4:	1ad3      	subs	r3, r2, r3
 80177f6:	683a      	ldr	r2, [r7, #0]
 80177f8:	4619      	mov	r1, r3
 80177fa:	f7fe fb25 	bl	8015e48 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80177fe:	f7fe fdd7 	bl	80163b0 <xTaskResumeAll>
 8017802:	4603      	mov	r3, r0
 8017804:	2b00      	cmp	r3, #0
 8017806:	d10a      	bne.n	801781e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8017808:	4b09      	ldr	r3, [pc, #36]	@ (8017830 <prvProcessTimerOrBlockTask+0x98>)
 801780a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801780e:	601a      	str	r2, [r3, #0]
 8017810:	f3bf 8f4f 	dsb	sy
 8017814:	f3bf 8f6f 	isb	sy
}
 8017818:	e001      	b.n	801781e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801781a:	f7fe fdc9 	bl	80163b0 <xTaskResumeAll>
}
 801781e:	bf00      	nop
 8017820:	3710      	adds	r7, #16
 8017822:	46bd      	mov	sp, r7
 8017824:	bd80      	pop	{r7, pc}
 8017826:	bf00      	nop
 8017828:	20005930 	.word	0x20005930
 801782c:	20005934 	.word	0x20005934
 8017830:	e000ed04 	.word	0xe000ed04

08017834 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8017834:	b480      	push	{r7}
 8017836:	b085      	sub	sp, #20
 8017838:	af00      	add	r7, sp, #0
 801783a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801783c:	4b0e      	ldr	r3, [pc, #56]	@ (8017878 <prvGetNextExpireTime+0x44>)
 801783e:	681b      	ldr	r3, [r3, #0]
 8017840:	681b      	ldr	r3, [r3, #0]
 8017842:	2b00      	cmp	r3, #0
 8017844:	d101      	bne.n	801784a <prvGetNextExpireTime+0x16>
 8017846:	2201      	movs	r2, #1
 8017848:	e000      	b.n	801784c <prvGetNextExpireTime+0x18>
 801784a:	2200      	movs	r2, #0
 801784c:	687b      	ldr	r3, [r7, #4]
 801784e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8017850:	687b      	ldr	r3, [r7, #4]
 8017852:	681b      	ldr	r3, [r3, #0]
 8017854:	2b00      	cmp	r3, #0
 8017856:	d105      	bne.n	8017864 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8017858:	4b07      	ldr	r3, [pc, #28]	@ (8017878 <prvGetNextExpireTime+0x44>)
 801785a:	681b      	ldr	r3, [r3, #0]
 801785c:	68db      	ldr	r3, [r3, #12]
 801785e:	681b      	ldr	r3, [r3, #0]
 8017860:	60fb      	str	r3, [r7, #12]
 8017862:	e001      	b.n	8017868 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8017864:	2300      	movs	r3, #0
 8017866:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8017868:	68fb      	ldr	r3, [r7, #12]
}
 801786a:	4618      	mov	r0, r3
 801786c:	3714      	adds	r7, #20
 801786e:	46bd      	mov	sp, r7
 8017870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017874:	4770      	bx	lr
 8017876:	bf00      	nop
 8017878:	2000592c 	.word	0x2000592c

0801787c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 801787c:	b580      	push	{r7, lr}
 801787e:	b084      	sub	sp, #16
 8017880:	af00      	add	r7, sp, #0
 8017882:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8017884:	f7fe fe34 	bl	80164f0 <xTaskGetTickCount>
 8017888:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801788a:	4b0b      	ldr	r3, [pc, #44]	@ (80178b8 <prvSampleTimeNow+0x3c>)
 801788c:	681b      	ldr	r3, [r3, #0]
 801788e:	68fa      	ldr	r2, [r7, #12]
 8017890:	429a      	cmp	r2, r3
 8017892:	d205      	bcs.n	80178a0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8017894:	f000 f940 	bl	8017b18 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8017898:	687b      	ldr	r3, [r7, #4]
 801789a:	2201      	movs	r2, #1
 801789c:	601a      	str	r2, [r3, #0]
 801789e:	e002      	b.n	80178a6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80178a0:	687b      	ldr	r3, [r7, #4]
 80178a2:	2200      	movs	r2, #0
 80178a4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80178a6:	4a04      	ldr	r2, [pc, #16]	@ (80178b8 <prvSampleTimeNow+0x3c>)
 80178a8:	68fb      	ldr	r3, [r7, #12]
 80178aa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80178ac:	68fb      	ldr	r3, [r7, #12]
}
 80178ae:	4618      	mov	r0, r3
 80178b0:	3710      	adds	r7, #16
 80178b2:	46bd      	mov	sp, r7
 80178b4:	bd80      	pop	{r7, pc}
 80178b6:	bf00      	nop
 80178b8:	2000593c 	.word	0x2000593c

080178bc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80178bc:	b580      	push	{r7, lr}
 80178be:	b086      	sub	sp, #24
 80178c0:	af00      	add	r7, sp, #0
 80178c2:	60f8      	str	r0, [r7, #12]
 80178c4:	60b9      	str	r1, [r7, #8]
 80178c6:	607a      	str	r2, [r7, #4]
 80178c8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80178ca:	2300      	movs	r3, #0
 80178cc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80178ce:	68fb      	ldr	r3, [r7, #12]
 80178d0:	68ba      	ldr	r2, [r7, #8]
 80178d2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80178d4:	68fb      	ldr	r3, [r7, #12]
 80178d6:	68fa      	ldr	r2, [r7, #12]
 80178d8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80178da:	68ba      	ldr	r2, [r7, #8]
 80178dc:	687b      	ldr	r3, [r7, #4]
 80178de:	429a      	cmp	r2, r3
 80178e0:	d812      	bhi.n	8017908 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80178e2:	687a      	ldr	r2, [r7, #4]
 80178e4:	683b      	ldr	r3, [r7, #0]
 80178e6:	1ad2      	subs	r2, r2, r3
 80178e8:	68fb      	ldr	r3, [r7, #12]
 80178ea:	699b      	ldr	r3, [r3, #24]
 80178ec:	429a      	cmp	r2, r3
 80178ee:	d302      	bcc.n	80178f6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80178f0:	2301      	movs	r3, #1
 80178f2:	617b      	str	r3, [r7, #20]
 80178f4:	e01b      	b.n	801792e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80178f6:	4b10      	ldr	r3, [pc, #64]	@ (8017938 <prvInsertTimerInActiveList+0x7c>)
 80178f8:	681a      	ldr	r2, [r3, #0]
 80178fa:	68fb      	ldr	r3, [r7, #12]
 80178fc:	3304      	adds	r3, #4
 80178fe:	4619      	mov	r1, r3
 8017900:	4610      	mov	r0, r2
 8017902:	f7fd fb1d 	bl	8014f40 <vListInsert>
 8017906:	e012      	b.n	801792e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8017908:	687a      	ldr	r2, [r7, #4]
 801790a:	683b      	ldr	r3, [r7, #0]
 801790c:	429a      	cmp	r2, r3
 801790e:	d206      	bcs.n	801791e <prvInsertTimerInActiveList+0x62>
 8017910:	68ba      	ldr	r2, [r7, #8]
 8017912:	683b      	ldr	r3, [r7, #0]
 8017914:	429a      	cmp	r2, r3
 8017916:	d302      	bcc.n	801791e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8017918:	2301      	movs	r3, #1
 801791a:	617b      	str	r3, [r7, #20]
 801791c:	e007      	b.n	801792e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801791e:	4b07      	ldr	r3, [pc, #28]	@ (801793c <prvInsertTimerInActiveList+0x80>)
 8017920:	681a      	ldr	r2, [r3, #0]
 8017922:	68fb      	ldr	r3, [r7, #12]
 8017924:	3304      	adds	r3, #4
 8017926:	4619      	mov	r1, r3
 8017928:	4610      	mov	r0, r2
 801792a:	f7fd fb09 	bl	8014f40 <vListInsert>
		}
	}

	return xProcessTimerNow;
 801792e:	697b      	ldr	r3, [r7, #20]
}
 8017930:	4618      	mov	r0, r3
 8017932:	3718      	adds	r7, #24
 8017934:	46bd      	mov	sp, r7
 8017936:	bd80      	pop	{r7, pc}
 8017938:	20005930 	.word	0x20005930
 801793c:	2000592c 	.word	0x2000592c

08017940 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8017940:	b580      	push	{r7, lr}
 8017942:	b08e      	sub	sp, #56	@ 0x38
 8017944:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8017946:	e0d4      	b.n	8017af2 <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8017948:	687b      	ldr	r3, [r7, #4]
 801794a:	2b00      	cmp	r3, #0
 801794c:	da1b      	bge.n	8017986 <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801794e:	1d3b      	adds	r3, r7, #4
 8017950:	3304      	adds	r3, #4
 8017952:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8017954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017956:	2b00      	cmp	r3, #0
 8017958:	d10d      	bne.n	8017976 <prvProcessReceivedCommands+0x36>
	__asm volatile
 801795a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801795e:	b672      	cpsid	i
 8017960:	f383 8811 	msr	BASEPRI, r3
 8017964:	f3bf 8f6f 	isb	sy
 8017968:	f3bf 8f4f 	dsb	sy
 801796c:	b662      	cpsie	i
 801796e:	61fb      	str	r3, [r7, #28]
}
 8017970:	bf00      	nop
 8017972:	bf00      	nop
 8017974:	e7fd      	b.n	8017972 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8017976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017978:	681b      	ldr	r3, [r3, #0]
 801797a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801797c:	6850      	ldr	r0, [r2, #4]
 801797e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017980:	6892      	ldr	r2, [r2, #8]
 8017982:	4611      	mov	r1, r2
 8017984:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8017986:	687b      	ldr	r3, [r7, #4]
 8017988:	2b00      	cmp	r3, #0
 801798a:	f2c0 80b2 	blt.w	8017af2 <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801798e:	68fb      	ldr	r3, [r7, #12]
 8017990:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8017992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017994:	695b      	ldr	r3, [r3, #20]
 8017996:	2b00      	cmp	r3, #0
 8017998:	d004      	beq.n	80179a4 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801799a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801799c:	3304      	adds	r3, #4
 801799e:	4618      	mov	r0, r3
 80179a0:	f7fd fb07 	bl	8014fb2 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80179a4:	463b      	mov	r3, r7
 80179a6:	4618      	mov	r0, r3
 80179a8:	f7ff ff68 	bl	801787c <prvSampleTimeNow>
 80179ac:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80179ae:	687b      	ldr	r3, [r7, #4]
 80179b0:	2b09      	cmp	r3, #9
 80179b2:	f200 809b 	bhi.w	8017aec <prvProcessReceivedCommands+0x1ac>
 80179b6:	a201      	add	r2, pc, #4	@ (adr r2, 80179bc <prvProcessReceivedCommands+0x7c>)
 80179b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80179bc:	080179e5 	.word	0x080179e5
 80179c0:	080179e5 	.word	0x080179e5
 80179c4:	080179e5 	.word	0x080179e5
 80179c8:	08017a5f 	.word	0x08017a5f
 80179cc:	08017a73 	.word	0x08017a73
 80179d0:	08017ac3 	.word	0x08017ac3
 80179d4:	080179e5 	.word	0x080179e5
 80179d8:	080179e5 	.word	0x080179e5
 80179dc:	08017a5f 	.word	0x08017a5f
 80179e0:	08017a73 	.word	0x08017a73
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80179e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80179ea:	f043 0301 	orr.w	r3, r3, #1
 80179ee:	b2da      	uxtb	r2, r3
 80179f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80179f6:	68ba      	ldr	r2, [r7, #8]
 80179f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179fa:	699b      	ldr	r3, [r3, #24]
 80179fc:	18d1      	adds	r1, r2, r3
 80179fe:	68bb      	ldr	r3, [r7, #8]
 8017a00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017a02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017a04:	f7ff ff5a 	bl	80178bc <prvInsertTimerInActiveList>
 8017a08:	4603      	mov	r3, r0
 8017a0a:	2b00      	cmp	r3, #0
 8017a0c:	d070      	beq.n	8017af0 <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8017a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a10:	6a1b      	ldr	r3, [r3, #32]
 8017a12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017a14:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8017a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017a1c:	f003 0304 	and.w	r3, r3, #4
 8017a20:	2b00      	cmp	r3, #0
 8017a22:	d065      	beq.n	8017af0 <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8017a24:	68ba      	ldr	r2, [r7, #8]
 8017a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a28:	699b      	ldr	r3, [r3, #24]
 8017a2a:	441a      	add	r2, r3
 8017a2c:	2300      	movs	r3, #0
 8017a2e:	9300      	str	r3, [sp, #0]
 8017a30:	2300      	movs	r3, #0
 8017a32:	2100      	movs	r1, #0
 8017a34:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017a36:	f7ff fdfb 	bl	8017630 <xTimerGenericCommand>
 8017a3a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8017a3c:	6a3b      	ldr	r3, [r7, #32]
 8017a3e:	2b00      	cmp	r3, #0
 8017a40:	d156      	bne.n	8017af0 <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 8017a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017a46:	b672      	cpsid	i
 8017a48:	f383 8811 	msr	BASEPRI, r3
 8017a4c:	f3bf 8f6f 	isb	sy
 8017a50:	f3bf 8f4f 	dsb	sy
 8017a54:	b662      	cpsie	i
 8017a56:	61bb      	str	r3, [r7, #24]
}
 8017a58:	bf00      	nop
 8017a5a:	bf00      	nop
 8017a5c:	e7fd      	b.n	8017a5a <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8017a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017a64:	f023 0301 	bic.w	r3, r3, #1
 8017a68:	b2da      	uxtb	r2, r3
 8017a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a6c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8017a70:	e03f      	b.n	8017af2 <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8017a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017a78:	f043 0301 	orr.w	r3, r3, #1
 8017a7c:	b2da      	uxtb	r2, r3
 8017a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a80:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8017a84:	68ba      	ldr	r2, [r7, #8]
 8017a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a88:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8017a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a8c:	699b      	ldr	r3, [r3, #24]
 8017a8e:	2b00      	cmp	r3, #0
 8017a90:	d10d      	bne.n	8017aae <prvProcessReceivedCommands+0x16e>
	__asm volatile
 8017a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017a96:	b672      	cpsid	i
 8017a98:	f383 8811 	msr	BASEPRI, r3
 8017a9c:	f3bf 8f6f 	isb	sy
 8017aa0:	f3bf 8f4f 	dsb	sy
 8017aa4:	b662      	cpsie	i
 8017aa6:	617b      	str	r3, [r7, #20]
}
 8017aa8:	bf00      	nop
 8017aaa:	bf00      	nop
 8017aac:	e7fd      	b.n	8017aaa <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8017aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017ab0:	699a      	ldr	r2, [r3, #24]
 8017ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ab4:	18d1      	adds	r1, r2, r3
 8017ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ab8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017aba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017abc:	f7ff fefe 	bl	80178bc <prvInsertTimerInActiveList>
					break;
 8017ac0:	e017      	b.n	8017af2 <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8017ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017ac4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017ac8:	f003 0302 	and.w	r3, r3, #2
 8017acc:	2b00      	cmp	r3, #0
 8017ace:	d103      	bne.n	8017ad8 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 8017ad0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017ad2:	f000 fbd7 	bl	8018284 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8017ad6:	e00c      	b.n	8017af2 <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8017ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017ada:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017ade:	f023 0301 	bic.w	r3, r3, #1
 8017ae2:	b2da      	uxtb	r2, r3
 8017ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017ae6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8017aea:	e002      	b.n	8017af2 <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 8017aec:	bf00      	nop
 8017aee:	e000      	b.n	8017af2 <prvProcessReceivedCommands+0x1b2>
					break;
 8017af0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8017af2:	4b08      	ldr	r3, [pc, #32]	@ (8017b14 <prvProcessReceivedCommands+0x1d4>)
 8017af4:	681b      	ldr	r3, [r3, #0]
 8017af6:	1d39      	adds	r1, r7, #4
 8017af8:	2200      	movs	r2, #0
 8017afa:	4618      	mov	r0, r3
 8017afc:	f7fd fdba 	bl	8015674 <xQueueReceive>
 8017b00:	4603      	mov	r3, r0
 8017b02:	2b00      	cmp	r3, #0
 8017b04:	f47f af20 	bne.w	8017948 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8017b08:	bf00      	nop
 8017b0a:	bf00      	nop
 8017b0c:	3730      	adds	r7, #48	@ 0x30
 8017b0e:	46bd      	mov	sp, r7
 8017b10:	bd80      	pop	{r7, pc}
 8017b12:	bf00      	nop
 8017b14:	20005934 	.word	0x20005934

08017b18 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8017b18:	b580      	push	{r7, lr}
 8017b1a:	b088      	sub	sp, #32
 8017b1c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8017b1e:	e04b      	b.n	8017bb8 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8017b20:	4b2f      	ldr	r3, [pc, #188]	@ (8017be0 <prvSwitchTimerLists+0xc8>)
 8017b22:	681b      	ldr	r3, [r3, #0]
 8017b24:	68db      	ldr	r3, [r3, #12]
 8017b26:	681b      	ldr	r3, [r3, #0]
 8017b28:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017b2a:	4b2d      	ldr	r3, [pc, #180]	@ (8017be0 <prvSwitchTimerLists+0xc8>)
 8017b2c:	681b      	ldr	r3, [r3, #0]
 8017b2e:	68db      	ldr	r3, [r3, #12]
 8017b30:	68db      	ldr	r3, [r3, #12]
 8017b32:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8017b34:	68fb      	ldr	r3, [r7, #12]
 8017b36:	3304      	adds	r3, #4
 8017b38:	4618      	mov	r0, r3
 8017b3a:	f7fd fa3a 	bl	8014fb2 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8017b3e:	68fb      	ldr	r3, [r7, #12]
 8017b40:	6a1b      	ldr	r3, [r3, #32]
 8017b42:	68f8      	ldr	r0, [r7, #12]
 8017b44:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8017b46:	68fb      	ldr	r3, [r7, #12]
 8017b48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017b4c:	f003 0304 	and.w	r3, r3, #4
 8017b50:	2b00      	cmp	r3, #0
 8017b52:	d031      	beq.n	8017bb8 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8017b54:	68fb      	ldr	r3, [r7, #12]
 8017b56:	699b      	ldr	r3, [r3, #24]
 8017b58:	693a      	ldr	r2, [r7, #16]
 8017b5a:	4413      	add	r3, r2
 8017b5c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8017b5e:	68ba      	ldr	r2, [r7, #8]
 8017b60:	693b      	ldr	r3, [r7, #16]
 8017b62:	429a      	cmp	r2, r3
 8017b64:	d90e      	bls.n	8017b84 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8017b66:	68fb      	ldr	r3, [r7, #12]
 8017b68:	68ba      	ldr	r2, [r7, #8]
 8017b6a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8017b6c:	68fb      	ldr	r3, [r7, #12]
 8017b6e:	68fa      	ldr	r2, [r7, #12]
 8017b70:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8017b72:	4b1b      	ldr	r3, [pc, #108]	@ (8017be0 <prvSwitchTimerLists+0xc8>)
 8017b74:	681a      	ldr	r2, [r3, #0]
 8017b76:	68fb      	ldr	r3, [r7, #12]
 8017b78:	3304      	adds	r3, #4
 8017b7a:	4619      	mov	r1, r3
 8017b7c:	4610      	mov	r0, r2
 8017b7e:	f7fd f9df 	bl	8014f40 <vListInsert>
 8017b82:	e019      	b.n	8017bb8 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8017b84:	2300      	movs	r3, #0
 8017b86:	9300      	str	r3, [sp, #0]
 8017b88:	2300      	movs	r3, #0
 8017b8a:	693a      	ldr	r2, [r7, #16]
 8017b8c:	2100      	movs	r1, #0
 8017b8e:	68f8      	ldr	r0, [r7, #12]
 8017b90:	f7ff fd4e 	bl	8017630 <xTimerGenericCommand>
 8017b94:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8017b96:	687b      	ldr	r3, [r7, #4]
 8017b98:	2b00      	cmp	r3, #0
 8017b9a:	d10d      	bne.n	8017bb8 <prvSwitchTimerLists+0xa0>
	__asm volatile
 8017b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017ba0:	b672      	cpsid	i
 8017ba2:	f383 8811 	msr	BASEPRI, r3
 8017ba6:	f3bf 8f6f 	isb	sy
 8017baa:	f3bf 8f4f 	dsb	sy
 8017bae:	b662      	cpsie	i
 8017bb0:	603b      	str	r3, [r7, #0]
}
 8017bb2:	bf00      	nop
 8017bb4:	bf00      	nop
 8017bb6:	e7fd      	b.n	8017bb4 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8017bb8:	4b09      	ldr	r3, [pc, #36]	@ (8017be0 <prvSwitchTimerLists+0xc8>)
 8017bba:	681b      	ldr	r3, [r3, #0]
 8017bbc:	681b      	ldr	r3, [r3, #0]
 8017bbe:	2b00      	cmp	r3, #0
 8017bc0:	d1ae      	bne.n	8017b20 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8017bc2:	4b07      	ldr	r3, [pc, #28]	@ (8017be0 <prvSwitchTimerLists+0xc8>)
 8017bc4:	681b      	ldr	r3, [r3, #0]
 8017bc6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8017bc8:	4b06      	ldr	r3, [pc, #24]	@ (8017be4 <prvSwitchTimerLists+0xcc>)
 8017bca:	681b      	ldr	r3, [r3, #0]
 8017bcc:	4a04      	ldr	r2, [pc, #16]	@ (8017be0 <prvSwitchTimerLists+0xc8>)
 8017bce:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8017bd0:	4a04      	ldr	r2, [pc, #16]	@ (8017be4 <prvSwitchTimerLists+0xcc>)
 8017bd2:	697b      	ldr	r3, [r7, #20]
 8017bd4:	6013      	str	r3, [r2, #0]
}
 8017bd6:	bf00      	nop
 8017bd8:	3718      	adds	r7, #24
 8017bda:	46bd      	mov	sp, r7
 8017bdc:	bd80      	pop	{r7, pc}
 8017bde:	bf00      	nop
 8017be0:	2000592c 	.word	0x2000592c
 8017be4:	20005930 	.word	0x20005930

08017be8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8017be8:	b580      	push	{r7, lr}
 8017bea:	b082      	sub	sp, #8
 8017bec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8017bee:	f000 f94d 	bl	8017e8c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8017bf2:	4b15      	ldr	r3, [pc, #84]	@ (8017c48 <prvCheckForValidListAndQueue+0x60>)
 8017bf4:	681b      	ldr	r3, [r3, #0]
 8017bf6:	2b00      	cmp	r3, #0
 8017bf8:	d120      	bne.n	8017c3c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8017bfa:	4814      	ldr	r0, [pc, #80]	@ (8017c4c <prvCheckForValidListAndQueue+0x64>)
 8017bfc:	f7fd f94f 	bl	8014e9e <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8017c00:	4813      	ldr	r0, [pc, #76]	@ (8017c50 <prvCheckForValidListAndQueue+0x68>)
 8017c02:	f7fd f94c 	bl	8014e9e <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8017c06:	4b13      	ldr	r3, [pc, #76]	@ (8017c54 <prvCheckForValidListAndQueue+0x6c>)
 8017c08:	4a10      	ldr	r2, [pc, #64]	@ (8017c4c <prvCheckForValidListAndQueue+0x64>)
 8017c0a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8017c0c:	4b12      	ldr	r3, [pc, #72]	@ (8017c58 <prvCheckForValidListAndQueue+0x70>)
 8017c0e:	4a10      	ldr	r2, [pc, #64]	@ (8017c50 <prvCheckForValidListAndQueue+0x68>)
 8017c10:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8017c12:	2300      	movs	r3, #0
 8017c14:	9300      	str	r3, [sp, #0]
 8017c16:	4b11      	ldr	r3, [pc, #68]	@ (8017c5c <prvCheckForValidListAndQueue+0x74>)
 8017c18:	4a11      	ldr	r2, [pc, #68]	@ (8017c60 <prvCheckForValidListAndQueue+0x78>)
 8017c1a:	2110      	movs	r1, #16
 8017c1c:	200a      	movs	r0, #10
 8017c1e:	f7fd fa5f 	bl	80150e0 <xQueueGenericCreateStatic>
 8017c22:	4603      	mov	r3, r0
 8017c24:	4a08      	ldr	r2, [pc, #32]	@ (8017c48 <prvCheckForValidListAndQueue+0x60>)
 8017c26:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8017c28:	4b07      	ldr	r3, [pc, #28]	@ (8017c48 <prvCheckForValidListAndQueue+0x60>)
 8017c2a:	681b      	ldr	r3, [r3, #0]
 8017c2c:	2b00      	cmp	r3, #0
 8017c2e:	d005      	beq.n	8017c3c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8017c30:	4b05      	ldr	r3, [pc, #20]	@ (8017c48 <prvCheckForValidListAndQueue+0x60>)
 8017c32:	681b      	ldr	r3, [r3, #0]
 8017c34:	490b      	ldr	r1, [pc, #44]	@ (8017c64 <prvCheckForValidListAndQueue+0x7c>)
 8017c36:	4618      	mov	r0, r3
 8017c38:	f7fe f8b2 	bl	8015da0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8017c3c:	f000 f95c 	bl	8017ef8 <vPortExitCritical>
}
 8017c40:	bf00      	nop
 8017c42:	46bd      	mov	sp, r7
 8017c44:	bd80      	pop	{r7, pc}
 8017c46:	bf00      	nop
 8017c48:	20005934 	.word	0x20005934
 8017c4c:	20005904 	.word	0x20005904
 8017c50:	20005918 	.word	0x20005918
 8017c54:	2000592c 	.word	0x2000592c
 8017c58:	20005930 	.word	0x20005930
 8017c5c:	200059e0 	.word	0x200059e0
 8017c60:	20005940 	.word	0x20005940
 8017c64:	08019c80 	.word	0x08019c80

08017c68 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8017c68:	b480      	push	{r7}
 8017c6a:	b085      	sub	sp, #20
 8017c6c:	af00      	add	r7, sp, #0
 8017c6e:	60f8      	str	r0, [r7, #12]
 8017c70:	60b9      	str	r1, [r7, #8]
 8017c72:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8017c74:	68fb      	ldr	r3, [r7, #12]
 8017c76:	3b04      	subs	r3, #4
 8017c78:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8017c7a:	68fb      	ldr	r3, [r7, #12]
 8017c7c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8017c80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8017c82:	68fb      	ldr	r3, [r7, #12]
 8017c84:	3b04      	subs	r3, #4
 8017c86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8017c88:	68bb      	ldr	r3, [r7, #8]
 8017c8a:	f023 0201 	bic.w	r2, r3, #1
 8017c8e:	68fb      	ldr	r3, [r7, #12]
 8017c90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8017c92:	68fb      	ldr	r3, [r7, #12]
 8017c94:	3b04      	subs	r3, #4
 8017c96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8017c98:	4a0c      	ldr	r2, [pc, #48]	@ (8017ccc <pxPortInitialiseStack+0x64>)
 8017c9a:	68fb      	ldr	r3, [r7, #12]
 8017c9c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8017c9e:	68fb      	ldr	r3, [r7, #12]
 8017ca0:	3b14      	subs	r3, #20
 8017ca2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8017ca4:	687a      	ldr	r2, [r7, #4]
 8017ca6:	68fb      	ldr	r3, [r7, #12]
 8017ca8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8017caa:	68fb      	ldr	r3, [r7, #12]
 8017cac:	3b04      	subs	r3, #4
 8017cae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8017cb0:	68fb      	ldr	r3, [r7, #12]
 8017cb2:	f06f 0202 	mvn.w	r2, #2
 8017cb6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8017cb8:	68fb      	ldr	r3, [r7, #12]
 8017cba:	3b20      	subs	r3, #32
 8017cbc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8017cbe:	68fb      	ldr	r3, [r7, #12]
}
 8017cc0:	4618      	mov	r0, r3
 8017cc2:	3714      	adds	r7, #20
 8017cc4:	46bd      	mov	sp, r7
 8017cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017cca:	4770      	bx	lr
 8017ccc:	08017cd1 	.word	0x08017cd1

08017cd0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8017cd0:	b480      	push	{r7}
 8017cd2:	b085      	sub	sp, #20
 8017cd4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8017cd6:	2300      	movs	r3, #0
 8017cd8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8017cda:	4b15      	ldr	r3, [pc, #84]	@ (8017d30 <prvTaskExitError+0x60>)
 8017cdc:	681b      	ldr	r3, [r3, #0]
 8017cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017ce2:	d00d      	beq.n	8017d00 <prvTaskExitError+0x30>
	__asm volatile
 8017ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017ce8:	b672      	cpsid	i
 8017cea:	f383 8811 	msr	BASEPRI, r3
 8017cee:	f3bf 8f6f 	isb	sy
 8017cf2:	f3bf 8f4f 	dsb	sy
 8017cf6:	b662      	cpsie	i
 8017cf8:	60fb      	str	r3, [r7, #12]
}
 8017cfa:	bf00      	nop
 8017cfc:	bf00      	nop
 8017cfe:	e7fd      	b.n	8017cfc <prvTaskExitError+0x2c>
	__asm volatile
 8017d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017d04:	b672      	cpsid	i
 8017d06:	f383 8811 	msr	BASEPRI, r3
 8017d0a:	f3bf 8f6f 	isb	sy
 8017d0e:	f3bf 8f4f 	dsb	sy
 8017d12:	b662      	cpsie	i
 8017d14:	60bb      	str	r3, [r7, #8]
}
 8017d16:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8017d18:	bf00      	nop
 8017d1a:	687b      	ldr	r3, [r7, #4]
 8017d1c:	2b00      	cmp	r3, #0
 8017d1e:	d0fc      	beq.n	8017d1a <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8017d20:	bf00      	nop
 8017d22:	bf00      	nop
 8017d24:	3714      	adds	r7, #20
 8017d26:	46bd      	mov	sp, r7
 8017d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d2c:	4770      	bx	lr
 8017d2e:	bf00      	nop
 8017d30:	2000001c 	.word	0x2000001c
	...

08017d40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8017d40:	4b07      	ldr	r3, [pc, #28]	@ (8017d60 <pxCurrentTCBConst2>)
 8017d42:	6819      	ldr	r1, [r3, #0]
 8017d44:	6808      	ldr	r0, [r1, #0]
 8017d46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d4a:	f380 8809 	msr	PSP, r0
 8017d4e:	f3bf 8f6f 	isb	sy
 8017d52:	f04f 0000 	mov.w	r0, #0
 8017d56:	f380 8811 	msr	BASEPRI, r0
 8017d5a:	4770      	bx	lr
 8017d5c:	f3af 8000 	nop.w

08017d60 <pxCurrentTCBConst2>:
 8017d60:	20005404 	.word	0x20005404
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8017d64:	bf00      	nop
 8017d66:	bf00      	nop

08017d68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8017d68:	4808      	ldr	r0, [pc, #32]	@ (8017d8c <prvPortStartFirstTask+0x24>)
 8017d6a:	6800      	ldr	r0, [r0, #0]
 8017d6c:	6800      	ldr	r0, [r0, #0]
 8017d6e:	f380 8808 	msr	MSP, r0
 8017d72:	f04f 0000 	mov.w	r0, #0
 8017d76:	f380 8814 	msr	CONTROL, r0
 8017d7a:	b662      	cpsie	i
 8017d7c:	b661      	cpsie	f
 8017d7e:	f3bf 8f4f 	dsb	sy
 8017d82:	f3bf 8f6f 	isb	sy
 8017d86:	df00      	svc	0
 8017d88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8017d8a:	bf00      	nop
 8017d8c:	e000ed08 	.word	0xe000ed08

08017d90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8017d90:	b580      	push	{r7, lr}
 8017d92:	b084      	sub	sp, #16
 8017d94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8017d96:	4b37      	ldr	r3, [pc, #220]	@ (8017e74 <xPortStartScheduler+0xe4>)
 8017d98:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8017d9a:	68fb      	ldr	r3, [r7, #12]
 8017d9c:	781b      	ldrb	r3, [r3, #0]
 8017d9e:	b2db      	uxtb	r3, r3
 8017da0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8017da2:	68fb      	ldr	r3, [r7, #12]
 8017da4:	22ff      	movs	r2, #255	@ 0xff
 8017da6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8017da8:	68fb      	ldr	r3, [r7, #12]
 8017daa:	781b      	ldrb	r3, [r3, #0]
 8017dac:	b2db      	uxtb	r3, r3
 8017dae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8017db0:	78fb      	ldrb	r3, [r7, #3]
 8017db2:	b2db      	uxtb	r3, r3
 8017db4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8017db8:	b2da      	uxtb	r2, r3
 8017dba:	4b2f      	ldr	r3, [pc, #188]	@ (8017e78 <xPortStartScheduler+0xe8>)
 8017dbc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8017dbe:	4b2f      	ldr	r3, [pc, #188]	@ (8017e7c <xPortStartScheduler+0xec>)
 8017dc0:	2207      	movs	r2, #7
 8017dc2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8017dc4:	e009      	b.n	8017dda <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8017dc6:	4b2d      	ldr	r3, [pc, #180]	@ (8017e7c <xPortStartScheduler+0xec>)
 8017dc8:	681b      	ldr	r3, [r3, #0]
 8017dca:	3b01      	subs	r3, #1
 8017dcc:	4a2b      	ldr	r2, [pc, #172]	@ (8017e7c <xPortStartScheduler+0xec>)
 8017dce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8017dd0:	78fb      	ldrb	r3, [r7, #3]
 8017dd2:	b2db      	uxtb	r3, r3
 8017dd4:	005b      	lsls	r3, r3, #1
 8017dd6:	b2db      	uxtb	r3, r3
 8017dd8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8017dda:	78fb      	ldrb	r3, [r7, #3]
 8017ddc:	b2db      	uxtb	r3, r3
 8017dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8017de2:	2b80      	cmp	r3, #128	@ 0x80
 8017de4:	d0ef      	beq.n	8017dc6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8017de6:	4b25      	ldr	r3, [pc, #148]	@ (8017e7c <xPortStartScheduler+0xec>)
 8017de8:	681b      	ldr	r3, [r3, #0]
 8017dea:	f1c3 0307 	rsb	r3, r3, #7
 8017dee:	2b04      	cmp	r3, #4
 8017df0:	d00d      	beq.n	8017e0e <xPortStartScheduler+0x7e>
	__asm volatile
 8017df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017df6:	b672      	cpsid	i
 8017df8:	f383 8811 	msr	BASEPRI, r3
 8017dfc:	f3bf 8f6f 	isb	sy
 8017e00:	f3bf 8f4f 	dsb	sy
 8017e04:	b662      	cpsie	i
 8017e06:	60bb      	str	r3, [r7, #8]
}
 8017e08:	bf00      	nop
 8017e0a:	bf00      	nop
 8017e0c:	e7fd      	b.n	8017e0a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8017e0e:	4b1b      	ldr	r3, [pc, #108]	@ (8017e7c <xPortStartScheduler+0xec>)
 8017e10:	681b      	ldr	r3, [r3, #0]
 8017e12:	021b      	lsls	r3, r3, #8
 8017e14:	4a19      	ldr	r2, [pc, #100]	@ (8017e7c <xPortStartScheduler+0xec>)
 8017e16:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8017e18:	4b18      	ldr	r3, [pc, #96]	@ (8017e7c <xPortStartScheduler+0xec>)
 8017e1a:	681b      	ldr	r3, [r3, #0]
 8017e1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8017e20:	4a16      	ldr	r2, [pc, #88]	@ (8017e7c <xPortStartScheduler+0xec>)
 8017e22:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8017e24:	687b      	ldr	r3, [r7, #4]
 8017e26:	b2da      	uxtb	r2, r3
 8017e28:	68fb      	ldr	r3, [r7, #12]
 8017e2a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8017e2c:	4b14      	ldr	r3, [pc, #80]	@ (8017e80 <xPortStartScheduler+0xf0>)
 8017e2e:	681b      	ldr	r3, [r3, #0]
 8017e30:	4a13      	ldr	r2, [pc, #76]	@ (8017e80 <xPortStartScheduler+0xf0>)
 8017e32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8017e36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8017e38:	4b11      	ldr	r3, [pc, #68]	@ (8017e80 <xPortStartScheduler+0xf0>)
 8017e3a:	681b      	ldr	r3, [r3, #0]
 8017e3c:	4a10      	ldr	r2, [pc, #64]	@ (8017e80 <xPortStartScheduler+0xf0>)
 8017e3e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8017e42:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8017e44:	f000 f8dc 	bl	8018000 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8017e48:	4b0e      	ldr	r3, [pc, #56]	@ (8017e84 <xPortStartScheduler+0xf4>)
 8017e4a:	2200      	movs	r2, #0
 8017e4c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8017e4e:	f000 f8fb 	bl	8018048 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8017e52:	4b0d      	ldr	r3, [pc, #52]	@ (8017e88 <xPortStartScheduler+0xf8>)
 8017e54:	681b      	ldr	r3, [r3, #0]
 8017e56:	4a0c      	ldr	r2, [pc, #48]	@ (8017e88 <xPortStartScheduler+0xf8>)
 8017e58:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8017e5c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8017e5e:	f7ff ff83 	bl	8017d68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8017e62:	f7fe fc11 	bl	8016688 <vTaskSwitchContext>
	prvTaskExitError();
 8017e66:	f7ff ff33 	bl	8017cd0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8017e6a:	2300      	movs	r3, #0
}
 8017e6c:	4618      	mov	r0, r3
 8017e6e:	3710      	adds	r7, #16
 8017e70:	46bd      	mov	sp, r7
 8017e72:	bd80      	pop	{r7, pc}
 8017e74:	e000e400 	.word	0xe000e400
 8017e78:	20005a30 	.word	0x20005a30
 8017e7c:	20005a34 	.word	0x20005a34
 8017e80:	e000ed20 	.word	0xe000ed20
 8017e84:	2000001c 	.word	0x2000001c
 8017e88:	e000ef34 	.word	0xe000ef34

08017e8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8017e8c:	b480      	push	{r7}
 8017e8e:	b083      	sub	sp, #12
 8017e90:	af00      	add	r7, sp, #0
	__asm volatile
 8017e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017e96:	b672      	cpsid	i
 8017e98:	f383 8811 	msr	BASEPRI, r3
 8017e9c:	f3bf 8f6f 	isb	sy
 8017ea0:	f3bf 8f4f 	dsb	sy
 8017ea4:	b662      	cpsie	i
 8017ea6:	607b      	str	r3, [r7, #4]
}
 8017ea8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8017eaa:	4b11      	ldr	r3, [pc, #68]	@ (8017ef0 <vPortEnterCritical+0x64>)
 8017eac:	681b      	ldr	r3, [r3, #0]
 8017eae:	3301      	adds	r3, #1
 8017eb0:	4a0f      	ldr	r2, [pc, #60]	@ (8017ef0 <vPortEnterCritical+0x64>)
 8017eb2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8017eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8017ef0 <vPortEnterCritical+0x64>)
 8017eb6:	681b      	ldr	r3, [r3, #0]
 8017eb8:	2b01      	cmp	r3, #1
 8017eba:	d112      	bne.n	8017ee2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8017ebc:	4b0d      	ldr	r3, [pc, #52]	@ (8017ef4 <vPortEnterCritical+0x68>)
 8017ebe:	681b      	ldr	r3, [r3, #0]
 8017ec0:	b2db      	uxtb	r3, r3
 8017ec2:	2b00      	cmp	r3, #0
 8017ec4:	d00d      	beq.n	8017ee2 <vPortEnterCritical+0x56>
	__asm volatile
 8017ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017eca:	b672      	cpsid	i
 8017ecc:	f383 8811 	msr	BASEPRI, r3
 8017ed0:	f3bf 8f6f 	isb	sy
 8017ed4:	f3bf 8f4f 	dsb	sy
 8017ed8:	b662      	cpsie	i
 8017eda:	603b      	str	r3, [r7, #0]
}
 8017edc:	bf00      	nop
 8017ede:	bf00      	nop
 8017ee0:	e7fd      	b.n	8017ede <vPortEnterCritical+0x52>
	}
}
 8017ee2:	bf00      	nop
 8017ee4:	370c      	adds	r7, #12
 8017ee6:	46bd      	mov	sp, r7
 8017ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017eec:	4770      	bx	lr
 8017eee:	bf00      	nop
 8017ef0:	2000001c 	.word	0x2000001c
 8017ef4:	e000ed04 	.word	0xe000ed04

08017ef8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8017ef8:	b480      	push	{r7}
 8017efa:	b083      	sub	sp, #12
 8017efc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8017efe:	4b13      	ldr	r3, [pc, #76]	@ (8017f4c <vPortExitCritical+0x54>)
 8017f00:	681b      	ldr	r3, [r3, #0]
 8017f02:	2b00      	cmp	r3, #0
 8017f04:	d10d      	bne.n	8017f22 <vPortExitCritical+0x2a>
	__asm volatile
 8017f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017f0a:	b672      	cpsid	i
 8017f0c:	f383 8811 	msr	BASEPRI, r3
 8017f10:	f3bf 8f6f 	isb	sy
 8017f14:	f3bf 8f4f 	dsb	sy
 8017f18:	b662      	cpsie	i
 8017f1a:	607b      	str	r3, [r7, #4]
}
 8017f1c:	bf00      	nop
 8017f1e:	bf00      	nop
 8017f20:	e7fd      	b.n	8017f1e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8017f22:	4b0a      	ldr	r3, [pc, #40]	@ (8017f4c <vPortExitCritical+0x54>)
 8017f24:	681b      	ldr	r3, [r3, #0]
 8017f26:	3b01      	subs	r3, #1
 8017f28:	4a08      	ldr	r2, [pc, #32]	@ (8017f4c <vPortExitCritical+0x54>)
 8017f2a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8017f2c:	4b07      	ldr	r3, [pc, #28]	@ (8017f4c <vPortExitCritical+0x54>)
 8017f2e:	681b      	ldr	r3, [r3, #0]
 8017f30:	2b00      	cmp	r3, #0
 8017f32:	d105      	bne.n	8017f40 <vPortExitCritical+0x48>
 8017f34:	2300      	movs	r3, #0
 8017f36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017f38:	683b      	ldr	r3, [r7, #0]
 8017f3a:	f383 8811 	msr	BASEPRI, r3
}
 8017f3e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8017f40:	bf00      	nop
 8017f42:	370c      	adds	r7, #12
 8017f44:	46bd      	mov	sp, r7
 8017f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f4a:	4770      	bx	lr
 8017f4c:	2000001c 	.word	0x2000001c

08017f50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8017f50:	f3ef 8009 	mrs	r0, PSP
 8017f54:	f3bf 8f6f 	isb	sy
 8017f58:	4b15      	ldr	r3, [pc, #84]	@ (8017fb0 <pxCurrentTCBConst>)
 8017f5a:	681a      	ldr	r2, [r3, #0]
 8017f5c:	f01e 0f10 	tst.w	lr, #16
 8017f60:	bf08      	it	eq
 8017f62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8017f66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017f6a:	6010      	str	r0, [r2, #0]
 8017f6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8017f70:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8017f74:	b672      	cpsid	i
 8017f76:	f380 8811 	msr	BASEPRI, r0
 8017f7a:	f3bf 8f4f 	dsb	sy
 8017f7e:	f3bf 8f6f 	isb	sy
 8017f82:	b662      	cpsie	i
 8017f84:	f7fe fb80 	bl	8016688 <vTaskSwitchContext>
 8017f88:	f04f 0000 	mov.w	r0, #0
 8017f8c:	f380 8811 	msr	BASEPRI, r0
 8017f90:	bc09      	pop	{r0, r3}
 8017f92:	6819      	ldr	r1, [r3, #0]
 8017f94:	6808      	ldr	r0, [r1, #0]
 8017f96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017f9a:	f01e 0f10 	tst.w	lr, #16
 8017f9e:	bf08      	it	eq
 8017fa0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8017fa4:	f380 8809 	msr	PSP, r0
 8017fa8:	f3bf 8f6f 	isb	sy
 8017fac:	4770      	bx	lr
 8017fae:	bf00      	nop

08017fb0 <pxCurrentTCBConst>:
 8017fb0:	20005404 	.word	0x20005404
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8017fb4:	bf00      	nop
 8017fb6:	bf00      	nop

08017fb8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8017fb8:	b580      	push	{r7, lr}
 8017fba:	b082      	sub	sp, #8
 8017fbc:	af00      	add	r7, sp, #0
	__asm volatile
 8017fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017fc2:	b672      	cpsid	i
 8017fc4:	f383 8811 	msr	BASEPRI, r3
 8017fc8:	f3bf 8f6f 	isb	sy
 8017fcc:	f3bf 8f4f 	dsb	sy
 8017fd0:	b662      	cpsie	i
 8017fd2:	607b      	str	r3, [r7, #4]
}
 8017fd4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8017fd6:	f7fe fa9b 	bl	8016510 <xTaskIncrementTick>
 8017fda:	4603      	mov	r3, r0
 8017fdc:	2b00      	cmp	r3, #0
 8017fde:	d003      	beq.n	8017fe8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8017fe0:	4b06      	ldr	r3, [pc, #24]	@ (8017ffc <SysTick_Handler+0x44>)
 8017fe2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017fe6:	601a      	str	r2, [r3, #0]
 8017fe8:	2300      	movs	r3, #0
 8017fea:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017fec:	683b      	ldr	r3, [r7, #0]
 8017fee:	f383 8811 	msr	BASEPRI, r3
}
 8017ff2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8017ff4:	bf00      	nop
 8017ff6:	3708      	adds	r7, #8
 8017ff8:	46bd      	mov	sp, r7
 8017ffa:	bd80      	pop	{r7, pc}
 8017ffc:	e000ed04 	.word	0xe000ed04

08018000 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8018000:	b480      	push	{r7}
 8018002:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8018004:	4b0b      	ldr	r3, [pc, #44]	@ (8018034 <vPortSetupTimerInterrupt+0x34>)
 8018006:	2200      	movs	r2, #0
 8018008:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801800a:	4b0b      	ldr	r3, [pc, #44]	@ (8018038 <vPortSetupTimerInterrupt+0x38>)
 801800c:	2200      	movs	r2, #0
 801800e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8018010:	4b0a      	ldr	r3, [pc, #40]	@ (801803c <vPortSetupTimerInterrupt+0x3c>)
 8018012:	681b      	ldr	r3, [r3, #0]
 8018014:	4a0a      	ldr	r2, [pc, #40]	@ (8018040 <vPortSetupTimerInterrupt+0x40>)
 8018016:	fba2 2303 	umull	r2, r3, r2, r3
 801801a:	099b      	lsrs	r3, r3, #6
 801801c:	4a09      	ldr	r2, [pc, #36]	@ (8018044 <vPortSetupTimerInterrupt+0x44>)
 801801e:	3b01      	subs	r3, #1
 8018020:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8018022:	4b04      	ldr	r3, [pc, #16]	@ (8018034 <vPortSetupTimerInterrupt+0x34>)
 8018024:	2207      	movs	r2, #7
 8018026:	601a      	str	r2, [r3, #0]
}
 8018028:	bf00      	nop
 801802a:	46bd      	mov	sp, r7
 801802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018030:	4770      	bx	lr
 8018032:	bf00      	nop
 8018034:	e000e010 	.word	0xe000e010
 8018038:	e000e018 	.word	0xe000e018
 801803c:	20000000 	.word	0x20000000
 8018040:	10624dd3 	.word	0x10624dd3
 8018044:	e000e014 	.word	0xe000e014

08018048 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8018048:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8018058 <vPortEnableVFP+0x10>
 801804c:	6801      	ldr	r1, [r0, #0]
 801804e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8018052:	6001      	str	r1, [r0, #0]
 8018054:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8018056:	bf00      	nop
 8018058:	e000ed88 	.word	0xe000ed88

0801805c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 801805c:	b480      	push	{r7}
 801805e:	b085      	sub	sp, #20
 8018060:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8018062:	f3ef 8305 	mrs	r3, IPSR
 8018066:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8018068:	68fb      	ldr	r3, [r7, #12]
 801806a:	2b0f      	cmp	r3, #15
 801806c:	d917      	bls.n	801809e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801806e:	4a1a      	ldr	r2, [pc, #104]	@ (80180d8 <vPortValidateInterruptPriority+0x7c>)
 8018070:	68fb      	ldr	r3, [r7, #12]
 8018072:	4413      	add	r3, r2
 8018074:	781b      	ldrb	r3, [r3, #0]
 8018076:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8018078:	4b18      	ldr	r3, [pc, #96]	@ (80180dc <vPortValidateInterruptPriority+0x80>)
 801807a:	781b      	ldrb	r3, [r3, #0]
 801807c:	7afa      	ldrb	r2, [r7, #11]
 801807e:	429a      	cmp	r2, r3
 8018080:	d20d      	bcs.n	801809e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8018082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018086:	b672      	cpsid	i
 8018088:	f383 8811 	msr	BASEPRI, r3
 801808c:	f3bf 8f6f 	isb	sy
 8018090:	f3bf 8f4f 	dsb	sy
 8018094:	b662      	cpsie	i
 8018096:	607b      	str	r3, [r7, #4]
}
 8018098:	bf00      	nop
 801809a:	bf00      	nop
 801809c:	e7fd      	b.n	801809a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801809e:	4b10      	ldr	r3, [pc, #64]	@ (80180e0 <vPortValidateInterruptPriority+0x84>)
 80180a0:	681b      	ldr	r3, [r3, #0]
 80180a2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80180a6:	4b0f      	ldr	r3, [pc, #60]	@ (80180e4 <vPortValidateInterruptPriority+0x88>)
 80180a8:	681b      	ldr	r3, [r3, #0]
 80180aa:	429a      	cmp	r2, r3
 80180ac:	d90d      	bls.n	80180ca <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 80180ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80180b2:	b672      	cpsid	i
 80180b4:	f383 8811 	msr	BASEPRI, r3
 80180b8:	f3bf 8f6f 	isb	sy
 80180bc:	f3bf 8f4f 	dsb	sy
 80180c0:	b662      	cpsie	i
 80180c2:	603b      	str	r3, [r7, #0]
}
 80180c4:	bf00      	nop
 80180c6:	bf00      	nop
 80180c8:	e7fd      	b.n	80180c6 <vPortValidateInterruptPriority+0x6a>
	}
 80180ca:	bf00      	nop
 80180cc:	3714      	adds	r7, #20
 80180ce:	46bd      	mov	sp, r7
 80180d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180d4:	4770      	bx	lr
 80180d6:	bf00      	nop
 80180d8:	e000e3f0 	.word	0xe000e3f0
 80180dc:	20005a30 	.word	0x20005a30
 80180e0:	e000ed0c 	.word	0xe000ed0c
 80180e4:	20005a34 	.word	0x20005a34

080180e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80180e8:	b580      	push	{r7, lr}
 80180ea:	b08a      	sub	sp, #40	@ 0x28
 80180ec:	af00      	add	r7, sp, #0
 80180ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80180f0:	2300      	movs	r3, #0
 80180f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80180f4:	f7fe f94e 	bl	8016394 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80180f8:	4b5d      	ldr	r3, [pc, #372]	@ (8018270 <pvPortMalloc+0x188>)
 80180fa:	681b      	ldr	r3, [r3, #0]
 80180fc:	2b00      	cmp	r3, #0
 80180fe:	d101      	bne.n	8018104 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8018100:	f000 f92c 	bl	801835c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8018104:	4b5b      	ldr	r3, [pc, #364]	@ (8018274 <pvPortMalloc+0x18c>)
 8018106:	681a      	ldr	r2, [r3, #0]
 8018108:	687b      	ldr	r3, [r7, #4]
 801810a:	4013      	ands	r3, r2
 801810c:	2b00      	cmp	r3, #0
 801810e:	f040 8094 	bne.w	801823a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8018112:	687b      	ldr	r3, [r7, #4]
 8018114:	2b00      	cmp	r3, #0
 8018116:	d020      	beq.n	801815a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8018118:	2208      	movs	r2, #8
 801811a:	687b      	ldr	r3, [r7, #4]
 801811c:	4413      	add	r3, r2
 801811e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8018120:	687b      	ldr	r3, [r7, #4]
 8018122:	f003 0307 	and.w	r3, r3, #7
 8018126:	2b00      	cmp	r3, #0
 8018128:	d017      	beq.n	801815a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801812a:	687b      	ldr	r3, [r7, #4]
 801812c:	f023 0307 	bic.w	r3, r3, #7
 8018130:	3308      	adds	r3, #8
 8018132:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8018134:	687b      	ldr	r3, [r7, #4]
 8018136:	f003 0307 	and.w	r3, r3, #7
 801813a:	2b00      	cmp	r3, #0
 801813c:	d00d      	beq.n	801815a <pvPortMalloc+0x72>
	__asm volatile
 801813e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018142:	b672      	cpsid	i
 8018144:	f383 8811 	msr	BASEPRI, r3
 8018148:	f3bf 8f6f 	isb	sy
 801814c:	f3bf 8f4f 	dsb	sy
 8018150:	b662      	cpsie	i
 8018152:	617b      	str	r3, [r7, #20]
}
 8018154:	bf00      	nop
 8018156:	bf00      	nop
 8018158:	e7fd      	b.n	8018156 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801815a:	687b      	ldr	r3, [r7, #4]
 801815c:	2b00      	cmp	r3, #0
 801815e:	d06c      	beq.n	801823a <pvPortMalloc+0x152>
 8018160:	4b45      	ldr	r3, [pc, #276]	@ (8018278 <pvPortMalloc+0x190>)
 8018162:	681b      	ldr	r3, [r3, #0]
 8018164:	687a      	ldr	r2, [r7, #4]
 8018166:	429a      	cmp	r2, r3
 8018168:	d867      	bhi.n	801823a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801816a:	4b44      	ldr	r3, [pc, #272]	@ (801827c <pvPortMalloc+0x194>)
 801816c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801816e:	4b43      	ldr	r3, [pc, #268]	@ (801827c <pvPortMalloc+0x194>)
 8018170:	681b      	ldr	r3, [r3, #0]
 8018172:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8018174:	e004      	b.n	8018180 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8018176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018178:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801817a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801817c:	681b      	ldr	r3, [r3, #0]
 801817e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8018180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018182:	685b      	ldr	r3, [r3, #4]
 8018184:	687a      	ldr	r2, [r7, #4]
 8018186:	429a      	cmp	r2, r3
 8018188:	d903      	bls.n	8018192 <pvPortMalloc+0xaa>
 801818a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801818c:	681b      	ldr	r3, [r3, #0]
 801818e:	2b00      	cmp	r3, #0
 8018190:	d1f1      	bne.n	8018176 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8018192:	4b37      	ldr	r3, [pc, #220]	@ (8018270 <pvPortMalloc+0x188>)
 8018194:	681b      	ldr	r3, [r3, #0]
 8018196:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018198:	429a      	cmp	r2, r3
 801819a:	d04e      	beq.n	801823a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801819c:	6a3b      	ldr	r3, [r7, #32]
 801819e:	681b      	ldr	r3, [r3, #0]
 80181a0:	2208      	movs	r2, #8
 80181a2:	4413      	add	r3, r2
 80181a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80181a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80181a8:	681a      	ldr	r2, [r3, #0]
 80181aa:	6a3b      	ldr	r3, [r7, #32]
 80181ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80181ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80181b0:	685a      	ldr	r2, [r3, #4]
 80181b2:	687b      	ldr	r3, [r7, #4]
 80181b4:	1ad2      	subs	r2, r2, r3
 80181b6:	2308      	movs	r3, #8
 80181b8:	005b      	lsls	r3, r3, #1
 80181ba:	429a      	cmp	r2, r3
 80181bc:	d922      	bls.n	8018204 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80181be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80181c0:	687b      	ldr	r3, [r7, #4]
 80181c2:	4413      	add	r3, r2
 80181c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80181c6:	69bb      	ldr	r3, [r7, #24]
 80181c8:	f003 0307 	and.w	r3, r3, #7
 80181cc:	2b00      	cmp	r3, #0
 80181ce:	d00d      	beq.n	80181ec <pvPortMalloc+0x104>
	__asm volatile
 80181d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80181d4:	b672      	cpsid	i
 80181d6:	f383 8811 	msr	BASEPRI, r3
 80181da:	f3bf 8f6f 	isb	sy
 80181de:	f3bf 8f4f 	dsb	sy
 80181e2:	b662      	cpsie	i
 80181e4:	613b      	str	r3, [r7, #16]
}
 80181e6:	bf00      	nop
 80181e8:	bf00      	nop
 80181ea:	e7fd      	b.n	80181e8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80181ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80181ee:	685a      	ldr	r2, [r3, #4]
 80181f0:	687b      	ldr	r3, [r7, #4]
 80181f2:	1ad2      	subs	r2, r2, r3
 80181f4:	69bb      	ldr	r3, [r7, #24]
 80181f6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80181f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80181fa:	687a      	ldr	r2, [r7, #4]
 80181fc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80181fe:	69b8      	ldr	r0, [r7, #24]
 8018200:	f000 f90e 	bl	8018420 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8018204:	4b1c      	ldr	r3, [pc, #112]	@ (8018278 <pvPortMalloc+0x190>)
 8018206:	681a      	ldr	r2, [r3, #0]
 8018208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801820a:	685b      	ldr	r3, [r3, #4]
 801820c:	1ad3      	subs	r3, r2, r3
 801820e:	4a1a      	ldr	r2, [pc, #104]	@ (8018278 <pvPortMalloc+0x190>)
 8018210:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8018212:	4b19      	ldr	r3, [pc, #100]	@ (8018278 <pvPortMalloc+0x190>)
 8018214:	681a      	ldr	r2, [r3, #0]
 8018216:	4b1a      	ldr	r3, [pc, #104]	@ (8018280 <pvPortMalloc+0x198>)
 8018218:	681b      	ldr	r3, [r3, #0]
 801821a:	429a      	cmp	r2, r3
 801821c:	d203      	bcs.n	8018226 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801821e:	4b16      	ldr	r3, [pc, #88]	@ (8018278 <pvPortMalloc+0x190>)
 8018220:	681b      	ldr	r3, [r3, #0]
 8018222:	4a17      	ldr	r2, [pc, #92]	@ (8018280 <pvPortMalloc+0x198>)
 8018224:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8018226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018228:	685a      	ldr	r2, [r3, #4]
 801822a:	4b12      	ldr	r3, [pc, #72]	@ (8018274 <pvPortMalloc+0x18c>)
 801822c:	681b      	ldr	r3, [r3, #0]
 801822e:	431a      	orrs	r2, r3
 8018230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018232:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8018234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018236:	2200      	movs	r2, #0
 8018238:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 801823a:	f7fe f8b9 	bl	80163b0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801823e:	69fb      	ldr	r3, [r7, #28]
 8018240:	f003 0307 	and.w	r3, r3, #7
 8018244:	2b00      	cmp	r3, #0
 8018246:	d00d      	beq.n	8018264 <pvPortMalloc+0x17c>
	__asm volatile
 8018248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801824c:	b672      	cpsid	i
 801824e:	f383 8811 	msr	BASEPRI, r3
 8018252:	f3bf 8f6f 	isb	sy
 8018256:	f3bf 8f4f 	dsb	sy
 801825a:	b662      	cpsie	i
 801825c:	60fb      	str	r3, [r7, #12]
}
 801825e:	bf00      	nop
 8018260:	bf00      	nop
 8018262:	e7fd      	b.n	8018260 <pvPortMalloc+0x178>
	return pvReturn;
 8018264:	69fb      	ldr	r3, [r7, #28]
}
 8018266:	4618      	mov	r0, r3
 8018268:	3728      	adds	r7, #40	@ 0x28
 801826a:	46bd      	mov	sp, r7
 801826c:	bd80      	pop	{r7, pc}
 801826e:	bf00      	nop
 8018270:	2000aa40 	.word	0x2000aa40
 8018274:	2000aa4c 	.word	0x2000aa4c
 8018278:	2000aa44 	.word	0x2000aa44
 801827c:	2000aa38 	.word	0x2000aa38
 8018280:	2000aa48 	.word	0x2000aa48

08018284 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8018284:	b580      	push	{r7, lr}
 8018286:	b086      	sub	sp, #24
 8018288:	af00      	add	r7, sp, #0
 801828a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 801828c:	687b      	ldr	r3, [r7, #4]
 801828e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8018290:	687b      	ldr	r3, [r7, #4]
 8018292:	2b00      	cmp	r3, #0
 8018294:	d04e      	beq.n	8018334 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8018296:	2308      	movs	r3, #8
 8018298:	425b      	negs	r3, r3
 801829a:	697a      	ldr	r2, [r7, #20]
 801829c:	4413      	add	r3, r2
 801829e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80182a0:	697b      	ldr	r3, [r7, #20]
 80182a2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80182a4:	693b      	ldr	r3, [r7, #16]
 80182a6:	685a      	ldr	r2, [r3, #4]
 80182a8:	4b24      	ldr	r3, [pc, #144]	@ (801833c <vPortFree+0xb8>)
 80182aa:	681b      	ldr	r3, [r3, #0]
 80182ac:	4013      	ands	r3, r2
 80182ae:	2b00      	cmp	r3, #0
 80182b0:	d10d      	bne.n	80182ce <vPortFree+0x4a>
	__asm volatile
 80182b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80182b6:	b672      	cpsid	i
 80182b8:	f383 8811 	msr	BASEPRI, r3
 80182bc:	f3bf 8f6f 	isb	sy
 80182c0:	f3bf 8f4f 	dsb	sy
 80182c4:	b662      	cpsie	i
 80182c6:	60fb      	str	r3, [r7, #12]
}
 80182c8:	bf00      	nop
 80182ca:	bf00      	nop
 80182cc:	e7fd      	b.n	80182ca <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80182ce:	693b      	ldr	r3, [r7, #16]
 80182d0:	681b      	ldr	r3, [r3, #0]
 80182d2:	2b00      	cmp	r3, #0
 80182d4:	d00d      	beq.n	80182f2 <vPortFree+0x6e>
	__asm volatile
 80182d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80182da:	b672      	cpsid	i
 80182dc:	f383 8811 	msr	BASEPRI, r3
 80182e0:	f3bf 8f6f 	isb	sy
 80182e4:	f3bf 8f4f 	dsb	sy
 80182e8:	b662      	cpsie	i
 80182ea:	60bb      	str	r3, [r7, #8]
}
 80182ec:	bf00      	nop
 80182ee:	bf00      	nop
 80182f0:	e7fd      	b.n	80182ee <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80182f2:	693b      	ldr	r3, [r7, #16]
 80182f4:	685a      	ldr	r2, [r3, #4]
 80182f6:	4b11      	ldr	r3, [pc, #68]	@ (801833c <vPortFree+0xb8>)
 80182f8:	681b      	ldr	r3, [r3, #0]
 80182fa:	4013      	ands	r3, r2
 80182fc:	2b00      	cmp	r3, #0
 80182fe:	d019      	beq.n	8018334 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8018300:	693b      	ldr	r3, [r7, #16]
 8018302:	681b      	ldr	r3, [r3, #0]
 8018304:	2b00      	cmp	r3, #0
 8018306:	d115      	bne.n	8018334 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8018308:	693b      	ldr	r3, [r7, #16]
 801830a:	685a      	ldr	r2, [r3, #4]
 801830c:	4b0b      	ldr	r3, [pc, #44]	@ (801833c <vPortFree+0xb8>)
 801830e:	681b      	ldr	r3, [r3, #0]
 8018310:	43db      	mvns	r3, r3
 8018312:	401a      	ands	r2, r3
 8018314:	693b      	ldr	r3, [r7, #16]
 8018316:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8018318:	f7fe f83c 	bl	8016394 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801831c:	693b      	ldr	r3, [r7, #16]
 801831e:	685a      	ldr	r2, [r3, #4]
 8018320:	4b07      	ldr	r3, [pc, #28]	@ (8018340 <vPortFree+0xbc>)
 8018322:	681b      	ldr	r3, [r3, #0]
 8018324:	4413      	add	r3, r2
 8018326:	4a06      	ldr	r2, [pc, #24]	@ (8018340 <vPortFree+0xbc>)
 8018328:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801832a:	6938      	ldr	r0, [r7, #16]
 801832c:	f000 f878 	bl	8018420 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8018330:	f7fe f83e 	bl	80163b0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8018334:	bf00      	nop
 8018336:	3718      	adds	r7, #24
 8018338:	46bd      	mov	sp, r7
 801833a:	bd80      	pop	{r7, pc}
 801833c:	2000aa4c 	.word	0x2000aa4c
 8018340:	2000aa44 	.word	0x2000aa44

08018344 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8018344:	b480      	push	{r7}
 8018346:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8018348:	4b03      	ldr	r3, [pc, #12]	@ (8018358 <xPortGetFreeHeapSize+0x14>)
 801834a:	681b      	ldr	r3, [r3, #0]
}
 801834c:	4618      	mov	r0, r3
 801834e:	46bd      	mov	sp, r7
 8018350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018354:	4770      	bx	lr
 8018356:	bf00      	nop
 8018358:	2000aa44 	.word	0x2000aa44

0801835c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801835c:	b480      	push	{r7}
 801835e:	b085      	sub	sp, #20
 8018360:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8018362:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8018366:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8018368:	4b27      	ldr	r3, [pc, #156]	@ (8018408 <prvHeapInit+0xac>)
 801836a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801836c:	68fb      	ldr	r3, [r7, #12]
 801836e:	f003 0307 	and.w	r3, r3, #7
 8018372:	2b00      	cmp	r3, #0
 8018374:	d00c      	beq.n	8018390 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8018376:	68fb      	ldr	r3, [r7, #12]
 8018378:	3307      	adds	r3, #7
 801837a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801837c:	68fb      	ldr	r3, [r7, #12]
 801837e:	f023 0307 	bic.w	r3, r3, #7
 8018382:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8018384:	68ba      	ldr	r2, [r7, #8]
 8018386:	68fb      	ldr	r3, [r7, #12]
 8018388:	1ad3      	subs	r3, r2, r3
 801838a:	4a1f      	ldr	r2, [pc, #124]	@ (8018408 <prvHeapInit+0xac>)
 801838c:	4413      	add	r3, r2
 801838e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8018390:	68fb      	ldr	r3, [r7, #12]
 8018392:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8018394:	4a1d      	ldr	r2, [pc, #116]	@ (801840c <prvHeapInit+0xb0>)
 8018396:	687b      	ldr	r3, [r7, #4]
 8018398:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801839a:	4b1c      	ldr	r3, [pc, #112]	@ (801840c <prvHeapInit+0xb0>)
 801839c:	2200      	movs	r2, #0
 801839e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80183a0:	687b      	ldr	r3, [r7, #4]
 80183a2:	68ba      	ldr	r2, [r7, #8]
 80183a4:	4413      	add	r3, r2
 80183a6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80183a8:	2208      	movs	r2, #8
 80183aa:	68fb      	ldr	r3, [r7, #12]
 80183ac:	1a9b      	subs	r3, r3, r2
 80183ae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80183b0:	68fb      	ldr	r3, [r7, #12]
 80183b2:	f023 0307 	bic.w	r3, r3, #7
 80183b6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80183b8:	68fb      	ldr	r3, [r7, #12]
 80183ba:	4a15      	ldr	r2, [pc, #84]	@ (8018410 <prvHeapInit+0xb4>)
 80183bc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80183be:	4b14      	ldr	r3, [pc, #80]	@ (8018410 <prvHeapInit+0xb4>)
 80183c0:	681b      	ldr	r3, [r3, #0]
 80183c2:	2200      	movs	r2, #0
 80183c4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80183c6:	4b12      	ldr	r3, [pc, #72]	@ (8018410 <prvHeapInit+0xb4>)
 80183c8:	681b      	ldr	r3, [r3, #0]
 80183ca:	2200      	movs	r2, #0
 80183cc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80183ce:	687b      	ldr	r3, [r7, #4]
 80183d0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80183d2:	683b      	ldr	r3, [r7, #0]
 80183d4:	68fa      	ldr	r2, [r7, #12]
 80183d6:	1ad2      	subs	r2, r2, r3
 80183d8:	683b      	ldr	r3, [r7, #0]
 80183da:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80183dc:	4b0c      	ldr	r3, [pc, #48]	@ (8018410 <prvHeapInit+0xb4>)
 80183de:	681a      	ldr	r2, [r3, #0]
 80183e0:	683b      	ldr	r3, [r7, #0]
 80183e2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80183e4:	683b      	ldr	r3, [r7, #0]
 80183e6:	685b      	ldr	r3, [r3, #4]
 80183e8:	4a0a      	ldr	r2, [pc, #40]	@ (8018414 <prvHeapInit+0xb8>)
 80183ea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80183ec:	683b      	ldr	r3, [r7, #0]
 80183ee:	685b      	ldr	r3, [r3, #4]
 80183f0:	4a09      	ldr	r2, [pc, #36]	@ (8018418 <prvHeapInit+0xbc>)
 80183f2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80183f4:	4b09      	ldr	r3, [pc, #36]	@ (801841c <prvHeapInit+0xc0>)
 80183f6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80183fa:	601a      	str	r2, [r3, #0]
}
 80183fc:	bf00      	nop
 80183fe:	3714      	adds	r7, #20
 8018400:	46bd      	mov	sp, r7
 8018402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018406:	4770      	bx	lr
 8018408:	20005a38 	.word	0x20005a38
 801840c:	2000aa38 	.word	0x2000aa38
 8018410:	2000aa40 	.word	0x2000aa40
 8018414:	2000aa48 	.word	0x2000aa48
 8018418:	2000aa44 	.word	0x2000aa44
 801841c:	2000aa4c 	.word	0x2000aa4c

08018420 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8018420:	b480      	push	{r7}
 8018422:	b085      	sub	sp, #20
 8018424:	af00      	add	r7, sp, #0
 8018426:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8018428:	4b28      	ldr	r3, [pc, #160]	@ (80184cc <prvInsertBlockIntoFreeList+0xac>)
 801842a:	60fb      	str	r3, [r7, #12]
 801842c:	e002      	b.n	8018434 <prvInsertBlockIntoFreeList+0x14>
 801842e:	68fb      	ldr	r3, [r7, #12]
 8018430:	681b      	ldr	r3, [r3, #0]
 8018432:	60fb      	str	r3, [r7, #12]
 8018434:	68fb      	ldr	r3, [r7, #12]
 8018436:	681b      	ldr	r3, [r3, #0]
 8018438:	687a      	ldr	r2, [r7, #4]
 801843a:	429a      	cmp	r2, r3
 801843c:	d8f7      	bhi.n	801842e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801843e:	68fb      	ldr	r3, [r7, #12]
 8018440:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8018442:	68fb      	ldr	r3, [r7, #12]
 8018444:	685b      	ldr	r3, [r3, #4]
 8018446:	68ba      	ldr	r2, [r7, #8]
 8018448:	4413      	add	r3, r2
 801844a:	687a      	ldr	r2, [r7, #4]
 801844c:	429a      	cmp	r2, r3
 801844e:	d108      	bne.n	8018462 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8018450:	68fb      	ldr	r3, [r7, #12]
 8018452:	685a      	ldr	r2, [r3, #4]
 8018454:	687b      	ldr	r3, [r7, #4]
 8018456:	685b      	ldr	r3, [r3, #4]
 8018458:	441a      	add	r2, r3
 801845a:	68fb      	ldr	r3, [r7, #12]
 801845c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801845e:	68fb      	ldr	r3, [r7, #12]
 8018460:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8018462:	687b      	ldr	r3, [r7, #4]
 8018464:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8018466:	687b      	ldr	r3, [r7, #4]
 8018468:	685b      	ldr	r3, [r3, #4]
 801846a:	68ba      	ldr	r2, [r7, #8]
 801846c:	441a      	add	r2, r3
 801846e:	68fb      	ldr	r3, [r7, #12]
 8018470:	681b      	ldr	r3, [r3, #0]
 8018472:	429a      	cmp	r2, r3
 8018474:	d118      	bne.n	80184a8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8018476:	68fb      	ldr	r3, [r7, #12]
 8018478:	681a      	ldr	r2, [r3, #0]
 801847a:	4b15      	ldr	r3, [pc, #84]	@ (80184d0 <prvInsertBlockIntoFreeList+0xb0>)
 801847c:	681b      	ldr	r3, [r3, #0]
 801847e:	429a      	cmp	r2, r3
 8018480:	d00d      	beq.n	801849e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8018482:	687b      	ldr	r3, [r7, #4]
 8018484:	685a      	ldr	r2, [r3, #4]
 8018486:	68fb      	ldr	r3, [r7, #12]
 8018488:	681b      	ldr	r3, [r3, #0]
 801848a:	685b      	ldr	r3, [r3, #4]
 801848c:	441a      	add	r2, r3
 801848e:	687b      	ldr	r3, [r7, #4]
 8018490:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8018492:	68fb      	ldr	r3, [r7, #12]
 8018494:	681b      	ldr	r3, [r3, #0]
 8018496:	681a      	ldr	r2, [r3, #0]
 8018498:	687b      	ldr	r3, [r7, #4]
 801849a:	601a      	str	r2, [r3, #0]
 801849c:	e008      	b.n	80184b0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801849e:	4b0c      	ldr	r3, [pc, #48]	@ (80184d0 <prvInsertBlockIntoFreeList+0xb0>)
 80184a0:	681a      	ldr	r2, [r3, #0]
 80184a2:	687b      	ldr	r3, [r7, #4]
 80184a4:	601a      	str	r2, [r3, #0]
 80184a6:	e003      	b.n	80184b0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80184a8:	68fb      	ldr	r3, [r7, #12]
 80184aa:	681a      	ldr	r2, [r3, #0]
 80184ac:	687b      	ldr	r3, [r7, #4]
 80184ae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80184b0:	68fa      	ldr	r2, [r7, #12]
 80184b2:	687b      	ldr	r3, [r7, #4]
 80184b4:	429a      	cmp	r2, r3
 80184b6:	d002      	beq.n	80184be <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80184b8:	68fb      	ldr	r3, [r7, #12]
 80184ba:	687a      	ldr	r2, [r7, #4]
 80184bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80184be:	bf00      	nop
 80184c0:	3714      	adds	r7, #20
 80184c2:	46bd      	mov	sp, r7
 80184c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184c8:	4770      	bx	lr
 80184ca:	bf00      	nop
 80184cc:	2000aa38 	.word	0x2000aa38
 80184d0:	2000aa40 	.word	0x2000aa40

080184d4 <rand>:
 80184d4:	4b16      	ldr	r3, [pc, #88]	@ (8018530 <rand+0x5c>)
 80184d6:	b510      	push	{r4, lr}
 80184d8:	681c      	ldr	r4, [r3, #0]
 80184da:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80184dc:	b9b3      	cbnz	r3, 801850c <rand+0x38>
 80184de:	2018      	movs	r0, #24
 80184e0:	f000 fbf2 	bl	8018cc8 <malloc>
 80184e4:	4602      	mov	r2, r0
 80184e6:	6320      	str	r0, [r4, #48]	@ 0x30
 80184e8:	b920      	cbnz	r0, 80184f4 <rand+0x20>
 80184ea:	4b12      	ldr	r3, [pc, #72]	@ (8018534 <rand+0x60>)
 80184ec:	4812      	ldr	r0, [pc, #72]	@ (8018538 <rand+0x64>)
 80184ee:	2152      	movs	r1, #82	@ 0x52
 80184f0:	f000 fb82 	bl	8018bf8 <__assert_func>
 80184f4:	4911      	ldr	r1, [pc, #68]	@ (801853c <rand+0x68>)
 80184f6:	4b12      	ldr	r3, [pc, #72]	@ (8018540 <rand+0x6c>)
 80184f8:	e9c0 1300 	strd	r1, r3, [r0]
 80184fc:	4b11      	ldr	r3, [pc, #68]	@ (8018544 <rand+0x70>)
 80184fe:	6083      	str	r3, [r0, #8]
 8018500:	230b      	movs	r3, #11
 8018502:	8183      	strh	r3, [r0, #12]
 8018504:	2100      	movs	r1, #0
 8018506:	2001      	movs	r0, #1
 8018508:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801850c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801850e:	480e      	ldr	r0, [pc, #56]	@ (8018548 <rand+0x74>)
 8018510:	690b      	ldr	r3, [r1, #16]
 8018512:	694c      	ldr	r4, [r1, #20]
 8018514:	4a0d      	ldr	r2, [pc, #52]	@ (801854c <rand+0x78>)
 8018516:	4358      	muls	r0, r3
 8018518:	fb02 0004 	mla	r0, r2, r4, r0
 801851c:	fba3 3202 	umull	r3, r2, r3, r2
 8018520:	3301      	adds	r3, #1
 8018522:	eb40 0002 	adc.w	r0, r0, r2
 8018526:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801852a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801852e:	bd10      	pop	{r4, pc}
 8018530:	2000002c 	.word	0x2000002c
 8018534:	08019dac 	.word	0x08019dac
 8018538:	08019dc3 	.word	0x08019dc3
 801853c:	abcd330e 	.word	0xabcd330e
 8018540:	e66d1234 	.word	0xe66d1234
 8018544:	0005deec 	.word	0x0005deec
 8018548:	5851f42d 	.word	0x5851f42d
 801854c:	4c957f2d 	.word	0x4c957f2d

08018550 <std>:
 8018550:	2300      	movs	r3, #0
 8018552:	b510      	push	{r4, lr}
 8018554:	4604      	mov	r4, r0
 8018556:	e9c0 3300 	strd	r3, r3, [r0]
 801855a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801855e:	6083      	str	r3, [r0, #8]
 8018560:	8181      	strh	r1, [r0, #12]
 8018562:	6643      	str	r3, [r0, #100]	@ 0x64
 8018564:	81c2      	strh	r2, [r0, #14]
 8018566:	6183      	str	r3, [r0, #24]
 8018568:	4619      	mov	r1, r3
 801856a:	2208      	movs	r2, #8
 801856c:	305c      	adds	r0, #92	@ 0x5c
 801856e:	f000 fa59 	bl	8018a24 <memset>
 8018572:	4b0d      	ldr	r3, [pc, #52]	@ (80185a8 <std+0x58>)
 8018574:	6263      	str	r3, [r4, #36]	@ 0x24
 8018576:	4b0d      	ldr	r3, [pc, #52]	@ (80185ac <std+0x5c>)
 8018578:	62a3      	str	r3, [r4, #40]	@ 0x28
 801857a:	4b0d      	ldr	r3, [pc, #52]	@ (80185b0 <std+0x60>)
 801857c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801857e:	4b0d      	ldr	r3, [pc, #52]	@ (80185b4 <std+0x64>)
 8018580:	6323      	str	r3, [r4, #48]	@ 0x30
 8018582:	4b0d      	ldr	r3, [pc, #52]	@ (80185b8 <std+0x68>)
 8018584:	6224      	str	r4, [r4, #32]
 8018586:	429c      	cmp	r4, r3
 8018588:	d006      	beq.n	8018598 <std+0x48>
 801858a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801858e:	4294      	cmp	r4, r2
 8018590:	d002      	beq.n	8018598 <std+0x48>
 8018592:	33d0      	adds	r3, #208	@ 0xd0
 8018594:	429c      	cmp	r4, r3
 8018596:	d105      	bne.n	80185a4 <std+0x54>
 8018598:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801859c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80185a0:	f000 bb18 	b.w	8018bd4 <__retarget_lock_init_recursive>
 80185a4:	bd10      	pop	{r4, pc}
 80185a6:	bf00      	nop
 80185a8:	08018821 	.word	0x08018821
 80185ac:	08018843 	.word	0x08018843
 80185b0:	0801887b 	.word	0x0801887b
 80185b4:	0801889f 	.word	0x0801889f
 80185b8:	2000aa50 	.word	0x2000aa50

080185bc <stdio_exit_handler>:
 80185bc:	4a02      	ldr	r2, [pc, #8]	@ (80185c8 <stdio_exit_handler+0xc>)
 80185be:	4903      	ldr	r1, [pc, #12]	@ (80185cc <stdio_exit_handler+0x10>)
 80185c0:	4803      	ldr	r0, [pc, #12]	@ (80185d0 <stdio_exit_handler+0x14>)
 80185c2:	f000 b869 	b.w	8018698 <_fwalk_sglue>
 80185c6:	bf00      	nop
 80185c8:	20000020 	.word	0x20000020
 80185cc:	08019789 	.word	0x08019789
 80185d0:	20000030 	.word	0x20000030

080185d4 <cleanup_stdio>:
 80185d4:	6841      	ldr	r1, [r0, #4]
 80185d6:	4b0c      	ldr	r3, [pc, #48]	@ (8018608 <cleanup_stdio+0x34>)
 80185d8:	4299      	cmp	r1, r3
 80185da:	b510      	push	{r4, lr}
 80185dc:	4604      	mov	r4, r0
 80185de:	d001      	beq.n	80185e4 <cleanup_stdio+0x10>
 80185e0:	f001 f8d2 	bl	8019788 <_fflush_r>
 80185e4:	68a1      	ldr	r1, [r4, #8]
 80185e6:	4b09      	ldr	r3, [pc, #36]	@ (801860c <cleanup_stdio+0x38>)
 80185e8:	4299      	cmp	r1, r3
 80185ea:	d002      	beq.n	80185f2 <cleanup_stdio+0x1e>
 80185ec:	4620      	mov	r0, r4
 80185ee:	f001 f8cb 	bl	8019788 <_fflush_r>
 80185f2:	68e1      	ldr	r1, [r4, #12]
 80185f4:	4b06      	ldr	r3, [pc, #24]	@ (8018610 <cleanup_stdio+0x3c>)
 80185f6:	4299      	cmp	r1, r3
 80185f8:	d004      	beq.n	8018604 <cleanup_stdio+0x30>
 80185fa:	4620      	mov	r0, r4
 80185fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018600:	f001 b8c2 	b.w	8019788 <_fflush_r>
 8018604:	bd10      	pop	{r4, pc}
 8018606:	bf00      	nop
 8018608:	2000aa50 	.word	0x2000aa50
 801860c:	2000aab8 	.word	0x2000aab8
 8018610:	2000ab20 	.word	0x2000ab20

08018614 <global_stdio_init.part.0>:
 8018614:	b510      	push	{r4, lr}
 8018616:	4b0b      	ldr	r3, [pc, #44]	@ (8018644 <global_stdio_init.part.0+0x30>)
 8018618:	4c0b      	ldr	r4, [pc, #44]	@ (8018648 <global_stdio_init.part.0+0x34>)
 801861a:	4a0c      	ldr	r2, [pc, #48]	@ (801864c <global_stdio_init.part.0+0x38>)
 801861c:	601a      	str	r2, [r3, #0]
 801861e:	4620      	mov	r0, r4
 8018620:	2200      	movs	r2, #0
 8018622:	2104      	movs	r1, #4
 8018624:	f7ff ff94 	bl	8018550 <std>
 8018628:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801862c:	2201      	movs	r2, #1
 801862e:	2109      	movs	r1, #9
 8018630:	f7ff ff8e 	bl	8018550 <std>
 8018634:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8018638:	2202      	movs	r2, #2
 801863a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801863e:	2112      	movs	r1, #18
 8018640:	f7ff bf86 	b.w	8018550 <std>
 8018644:	2000ab88 	.word	0x2000ab88
 8018648:	2000aa50 	.word	0x2000aa50
 801864c:	080185bd 	.word	0x080185bd

08018650 <__sfp_lock_acquire>:
 8018650:	4801      	ldr	r0, [pc, #4]	@ (8018658 <__sfp_lock_acquire+0x8>)
 8018652:	f000 bac0 	b.w	8018bd6 <__retarget_lock_acquire_recursive>
 8018656:	bf00      	nop
 8018658:	2000ab91 	.word	0x2000ab91

0801865c <__sfp_lock_release>:
 801865c:	4801      	ldr	r0, [pc, #4]	@ (8018664 <__sfp_lock_release+0x8>)
 801865e:	f000 babb 	b.w	8018bd8 <__retarget_lock_release_recursive>
 8018662:	bf00      	nop
 8018664:	2000ab91 	.word	0x2000ab91

08018668 <__sinit>:
 8018668:	b510      	push	{r4, lr}
 801866a:	4604      	mov	r4, r0
 801866c:	f7ff fff0 	bl	8018650 <__sfp_lock_acquire>
 8018670:	6a23      	ldr	r3, [r4, #32]
 8018672:	b11b      	cbz	r3, 801867c <__sinit+0x14>
 8018674:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018678:	f7ff bff0 	b.w	801865c <__sfp_lock_release>
 801867c:	4b04      	ldr	r3, [pc, #16]	@ (8018690 <__sinit+0x28>)
 801867e:	6223      	str	r3, [r4, #32]
 8018680:	4b04      	ldr	r3, [pc, #16]	@ (8018694 <__sinit+0x2c>)
 8018682:	681b      	ldr	r3, [r3, #0]
 8018684:	2b00      	cmp	r3, #0
 8018686:	d1f5      	bne.n	8018674 <__sinit+0xc>
 8018688:	f7ff ffc4 	bl	8018614 <global_stdio_init.part.0>
 801868c:	e7f2      	b.n	8018674 <__sinit+0xc>
 801868e:	bf00      	nop
 8018690:	080185d5 	.word	0x080185d5
 8018694:	2000ab88 	.word	0x2000ab88

08018698 <_fwalk_sglue>:
 8018698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801869c:	4607      	mov	r7, r0
 801869e:	4688      	mov	r8, r1
 80186a0:	4614      	mov	r4, r2
 80186a2:	2600      	movs	r6, #0
 80186a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80186a8:	f1b9 0901 	subs.w	r9, r9, #1
 80186ac:	d505      	bpl.n	80186ba <_fwalk_sglue+0x22>
 80186ae:	6824      	ldr	r4, [r4, #0]
 80186b0:	2c00      	cmp	r4, #0
 80186b2:	d1f7      	bne.n	80186a4 <_fwalk_sglue+0xc>
 80186b4:	4630      	mov	r0, r6
 80186b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80186ba:	89ab      	ldrh	r3, [r5, #12]
 80186bc:	2b01      	cmp	r3, #1
 80186be:	d907      	bls.n	80186d0 <_fwalk_sglue+0x38>
 80186c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80186c4:	3301      	adds	r3, #1
 80186c6:	d003      	beq.n	80186d0 <_fwalk_sglue+0x38>
 80186c8:	4629      	mov	r1, r5
 80186ca:	4638      	mov	r0, r7
 80186cc:	47c0      	blx	r8
 80186ce:	4306      	orrs	r6, r0
 80186d0:	3568      	adds	r5, #104	@ 0x68
 80186d2:	e7e9      	b.n	80186a8 <_fwalk_sglue+0x10>

080186d4 <iprintf>:
 80186d4:	b40f      	push	{r0, r1, r2, r3}
 80186d6:	b507      	push	{r0, r1, r2, lr}
 80186d8:	4906      	ldr	r1, [pc, #24]	@ (80186f4 <iprintf+0x20>)
 80186da:	ab04      	add	r3, sp, #16
 80186dc:	6808      	ldr	r0, [r1, #0]
 80186de:	f853 2b04 	ldr.w	r2, [r3], #4
 80186e2:	6881      	ldr	r1, [r0, #8]
 80186e4:	9301      	str	r3, [sp, #4]
 80186e6:	f000 fd27 	bl	8019138 <_vfiprintf_r>
 80186ea:	b003      	add	sp, #12
 80186ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80186f0:	b004      	add	sp, #16
 80186f2:	4770      	bx	lr
 80186f4:	2000002c 	.word	0x2000002c

080186f8 <_puts_r>:
 80186f8:	6a03      	ldr	r3, [r0, #32]
 80186fa:	b570      	push	{r4, r5, r6, lr}
 80186fc:	6884      	ldr	r4, [r0, #8]
 80186fe:	4605      	mov	r5, r0
 8018700:	460e      	mov	r6, r1
 8018702:	b90b      	cbnz	r3, 8018708 <_puts_r+0x10>
 8018704:	f7ff ffb0 	bl	8018668 <__sinit>
 8018708:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801870a:	07db      	lsls	r3, r3, #31
 801870c:	d405      	bmi.n	801871a <_puts_r+0x22>
 801870e:	89a3      	ldrh	r3, [r4, #12]
 8018710:	0598      	lsls	r0, r3, #22
 8018712:	d402      	bmi.n	801871a <_puts_r+0x22>
 8018714:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018716:	f000 fa5e 	bl	8018bd6 <__retarget_lock_acquire_recursive>
 801871a:	89a3      	ldrh	r3, [r4, #12]
 801871c:	0719      	lsls	r1, r3, #28
 801871e:	d502      	bpl.n	8018726 <_puts_r+0x2e>
 8018720:	6923      	ldr	r3, [r4, #16]
 8018722:	2b00      	cmp	r3, #0
 8018724:	d135      	bne.n	8018792 <_puts_r+0x9a>
 8018726:	4621      	mov	r1, r4
 8018728:	4628      	mov	r0, r5
 801872a:	f000 f8fb 	bl	8018924 <__swsetup_r>
 801872e:	b380      	cbz	r0, 8018792 <_puts_r+0x9a>
 8018730:	f04f 35ff 	mov.w	r5, #4294967295
 8018734:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8018736:	07da      	lsls	r2, r3, #31
 8018738:	d405      	bmi.n	8018746 <_puts_r+0x4e>
 801873a:	89a3      	ldrh	r3, [r4, #12]
 801873c:	059b      	lsls	r3, r3, #22
 801873e:	d402      	bmi.n	8018746 <_puts_r+0x4e>
 8018740:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018742:	f000 fa49 	bl	8018bd8 <__retarget_lock_release_recursive>
 8018746:	4628      	mov	r0, r5
 8018748:	bd70      	pop	{r4, r5, r6, pc}
 801874a:	2b00      	cmp	r3, #0
 801874c:	da04      	bge.n	8018758 <_puts_r+0x60>
 801874e:	69a2      	ldr	r2, [r4, #24]
 8018750:	429a      	cmp	r2, r3
 8018752:	dc17      	bgt.n	8018784 <_puts_r+0x8c>
 8018754:	290a      	cmp	r1, #10
 8018756:	d015      	beq.n	8018784 <_puts_r+0x8c>
 8018758:	6823      	ldr	r3, [r4, #0]
 801875a:	1c5a      	adds	r2, r3, #1
 801875c:	6022      	str	r2, [r4, #0]
 801875e:	7019      	strb	r1, [r3, #0]
 8018760:	68a3      	ldr	r3, [r4, #8]
 8018762:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8018766:	3b01      	subs	r3, #1
 8018768:	60a3      	str	r3, [r4, #8]
 801876a:	2900      	cmp	r1, #0
 801876c:	d1ed      	bne.n	801874a <_puts_r+0x52>
 801876e:	2b00      	cmp	r3, #0
 8018770:	da11      	bge.n	8018796 <_puts_r+0x9e>
 8018772:	4622      	mov	r2, r4
 8018774:	210a      	movs	r1, #10
 8018776:	4628      	mov	r0, r5
 8018778:	f000 f895 	bl	80188a6 <__swbuf_r>
 801877c:	3001      	adds	r0, #1
 801877e:	d0d7      	beq.n	8018730 <_puts_r+0x38>
 8018780:	250a      	movs	r5, #10
 8018782:	e7d7      	b.n	8018734 <_puts_r+0x3c>
 8018784:	4622      	mov	r2, r4
 8018786:	4628      	mov	r0, r5
 8018788:	f000 f88d 	bl	80188a6 <__swbuf_r>
 801878c:	3001      	adds	r0, #1
 801878e:	d1e7      	bne.n	8018760 <_puts_r+0x68>
 8018790:	e7ce      	b.n	8018730 <_puts_r+0x38>
 8018792:	3e01      	subs	r6, #1
 8018794:	e7e4      	b.n	8018760 <_puts_r+0x68>
 8018796:	6823      	ldr	r3, [r4, #0]
 8018798:	1c5a      	adds	r2, r3, #1
 801879a:	6022      	str	r2, [r4, #0]
 801879c:	220a      	movs	r2, #10
 801879e:	701a      	strb	r2, [r3, #0]
 80187a0:	e7ee      	b.n	8018780 <_puts_r+0x88>
	...

080187a4 <puts>:
 80187a4:	4b02      	ldr	r3, [pc, #8]	@ (80187b0 <puts+0xc>)
 80187a6:	4601      	mov	r1, r0
 80187a8:	6818      	ldr	r0, [r3, #0]
 80187aa:	f7ff bfa5 	b.w	80186f8 <_puts_r>
 80187ae:	bf00      	nop
 80187b0:	2000002c 	.word	0x2000002c

080187b4 <sniprintf>:
 80187b4:	b40c      	push	{r2, r3}
 80187b6:	b530      	push	{r4, r5, lr}
 80187b8:	4b18      	ldr	r3, [pc, #96]	@ (801881c <sniprintf+0x68>)
 80187ba:	1e0c      	subs	r4, r1, #0
 80187bc:	681d      	ldr	r5, [r3, #0]
 80187be:	b09d      	sub	sp, #116	@ 0x74
 80187c0:	da08      	bge.n	80187d4 <sniprintf+0x20>
 80187c2:	238b      	movs	r3, #139	@ 0x8b
 80187c4:	602b      	str	r3, [r5, #0]
 80187c6:	f04f 30ff 	mov.w	r0, #4294967295
 80187ca:	b01d      	add	sp, #116	@ 0x74
 80187cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80187d0:	b002      	add	sp, #8
 80187d2:	4770      	bx	lr
 80187d4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80187d8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80187dc:	f04f 0300 	mov.w	r3, #0
 80187e0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80187e2:	bf14      	ite	ne
 80187e4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80187e8:	4623      	moveq	r3, r4
 80187ea:	9304      	str	r3, [sp, #16]
 80187ec:	9307      	str	r3, [sp, #28]
 80187ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80187f2:	9002      	str	r0, [sp, #8]
 80187f4:	9006      	str	r0, [sp, #24]
 80187f6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80187fa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80187fc:	ab21      	add	r3, sp, #132	@ 0x84
 80187fe:	a902      	add	r1, sp, #8
 8018800:	4628      	mov	r0, r5
 8018802:	9301      	str	r3, [sp, #4]
 8018804:	f000 fb72 	bl	8018eec <_svfiprintf_r>
 8018808:	1c43      	adds	r3, r0, #1
 801880a:	bfbc      	itt	lt
 801880c:	238b      	movlt	r3, #139	@ 0x8b
 801880e:	602b      	strlt	r3, [r5, #0]
 8018810:	2c00      	cmp	r4, #0
 8018812:	d0da      	beq.n	80187ca <sniprintf+0x16>
 8018814:	9b02      	ldr	r3, [sp, #8]
 8018816:	2200      	movs	r2, #0
 8018818:	701a      	strb	r2, [r3, #0]
 801881a:	e7d6      	b.n	80187ca <sniprintf+0x16>
 801881c:	2000002c 	.word	0x2000002c

08018820 <__sread>:
 8018820:	b510      	push	{r4, lr}
 8018822:	460c      	mov	r4, r1
 8018824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018828:	f000 f998 	bl	8018b5c <_read_r>
 801882c:	2800      	cmp	r0, #0
 801882e:	bfab      	itete	ge
 8018830:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8018832:	89a3      	ldrhlt	r3, [r4, #12]
 8018834:	181b      	addge	r3, r3, r0
 8018836:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801883a:	bfac      	ite	ge
 801883c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801883e:	81a3      	strhlt	r3, [r4, #12]
 8018840:	bd10      	pop	{r4, pc}

08018842 <__swrite>:
 8018842:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018846:	461f      	mov	r7, r3
 8018848:	898b      	ldrh	r3, [r1, #12]
 801884a:	05db      	lsls	r3, r3, #23
 801884c:	4605      	mov	r5, r0
 801884e:	460c      	mov	r4, r1
 8018850:	4616      	mov	r6, r2
 8018852:	d505      	bpl.n	8018860 <__swrite+0x1e>
 8018854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018858:	2302      	movs	r3, #2
 801885a:	2200      	movs	r2, #0
 801885c:	f000 f96c 	bl	8018b38 <_lseek_r>
 8018860:	89a3      	ldrh	r3, [r4, #12]
 8018862:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018866:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801886a:	81a3      	strh	r3, [r4, #12]
 801886c:	4632      	mov	r2, r6
 801886e:	463b      	mov	r3, r7
 8018870:	4628      	mov	r0, r5
 8018872:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018876:	f7e8 b879 	b.w	800096c <_write_r>

0801887a <__sseek>:
 801887a:	b510      	push	{r4, lr}
 801887c:	460c      	mov	r4, r1
 801887e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018882:	f000 f959 	bl	8018b38 <_lseek_r>
 8018886:	1c43      	adds	r3, r0, #1
 8018888:	89a3      	ldrh	r3, [r4, #12]
 801888a:	bf15      	itete	ne
 801888c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801888e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8018892:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8018896:	81a3      	strheq	r3, [r4, #12]
 8018898:	bf18      	it	ne
 801889a:	81a3      	strhne	r3, [r4, #12]
 801889c:	bd10      	pop	{r4, pc}

0801889e <__sclose>:
 801889e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80188a2:	f000 b8db 	b.w	8018a5c <_close_r>

080188a6 <__swbuf_r>:
 80188a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80188a8:	460e      	mov	r6, r1
 80188aa:	4614      	mov	r4, r2
 80188ac:	4605      	mov	r5, r0
 80188ae:	b118      	cbz	r0, 80188b8 <__swbuf_r+0x12>
 80188b0:	6a03      	ldr	r3, [r0, #32]
 80188b2:	b90b      	cbnz	r3, 80188b8 <__swbuf_r+0x12>
 80188b4:	f7ff fed8 	bl	8018668 <__sinit>
 80188b8:	69a3      	ldr	r3, [r4, #24]
 80188ba:	60a3      	str	r3, [r4, #8]
 80188bc:	89a3      	ldrh	r3, [r4, #12]
 80188be:	071a      	lsls	r2, r3, #28
 80188c0:	d501      	bpl.n	80188c6 <__swbuf_r+0x20>
 80188c2:	6923      	ldr	r3, [r4, #16]
 80188c4:	b943      	cbnz	r3, 80188d8 <__swbuf_r+0x32>
 80188c6:	4621      	mov	r1, r4
 80188c8:	4628      	mov	r0, r5
 80188ca:	f000 f82b 	bl	8018924 <__swsetup_r>
 80188ce:	b118      	cbz	r0, 80188d8 <__swbuf_r+0x32>
 80188d0:	f04f 37ff 	mov.w	r7, #4294967295
 80188d4:	4638      	mov	r0, r7
 80188d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80188d8:	6823      	ldr	r3, [r4, #0]
 80188da:	6922      	ldr	r2, [r4, #16]
 80188dc:	1a98      	subs	r0, r3, r2
 80188de:	6963      	ldr	r3, [r4, #20]
 80188e0:	b2f6      	uxtb	r6, r6
 80188e2:	4283      	cmp	r3, r0
 80188e4:	4637      	mov	r7, r6
 80188e6:	dc05      	bgt.n	80188f4 <__swbuf_r+0x4e>
 80188e8:	4621      	mov	r1, r4
 80188ea:	4628      	mov	r0, r5
 80188ec:	f000 ff4c 	bl	8019788 <_fflush_r>
 80188f0:	2800      	cmp	r0, #0
 80188f2:	d1ed      	bne.n	80188d0 <__swbuf_r+0x2a>
 80188f4:	68a3      	ldr	r3, [r4, #8]
 80188f6:	3b01      	subs	r3, #1
 80188f8:	60a3      	str	r3, [r4, #8]
 80188fa:	6823      	ldr	r3, [r4, #0]
 80188fc:	1c5a      	adds	r2, r3, #1
 80188fe:	6022      	str	r2, [r4, #0]
 8018900:	701e      	strb	r6, [r3, #0]
 8018902:	6962      	ldr	r2, [r4, #20]
 8018904:	1c43      	adds	r3, r0, #1
 8018906:	429a      	cmp	r2, r3
 8018908:	d004      	beq.n	8018914 <__swbuf_r+0x6e>
 801890a:	89a3      	ldrh	r3, [r4, #12]
 801890c:	07db      	lsls	r3, r3, #31
 801890e:	d5e1      	bpl.n	80188d4 <__swbuf_r+0x2e>
 8018910:	2e0a      	cmp	r6, #10
 8018912:	d1df      	bne.n	80188d4 <__swbuf_r+0x2e>
 8018914:	4621      	mov	r1, r4
 8018916:	4628      	mov	r0, r5
 8018918:	f000 ff36 	bl	8019788 <_fflush_r>
 801891c:	2800      	cmp	r0, #0
 801891e:	d0d9      	beq.n	80188d4 <__swbuf_r+0x2e>
 8018920:	e7d6      	b.n	80188d0 <__swbuf_r+0x2a>
	...

08018924 <__swsetup_r>:
 8018924:	b538      	push	{r3, r4, r5, lr}
 8018926:	4b29      	ldr	r3, [pc, #164]	@ (80189cc <__swsetup_r+0xa8>)
 8018928:	4605      	mov	r5, r0
 801892a:	6818      	ldr	r0, [r3, #0]
 801892c:	460c      	mov	r4, r1
 801892e:	b118      	cbz	r0, 8018938 <__swsetup_r+0x14>
 8018930:	6a03      	ldr	r3, [r0, #32]
 8018932:	b90b      	cbnz	r3, 8018938 <__swsetup_r+0x14>
 8018934:	f7ff fe98 	bl	8018668 <__sinit>
 8018938:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801893c:	0719      	lsls	r1, r3, #28
 801893e:	d422      	bmi.n	8018986 <__swsetup_r+0x62>
 8018940:	06da      	lsls	r2, r3, #27
 8018942:	d407      	bmi.n	8018954 <__swsetup_r+0x30>
 8018944:	2209      	movs	r2, #9
 8018946:	602a      	str	r2, [r5, #0]
 8018948:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801894c:	81a3      	strh	r3, [r4, #12]
 801894e:	f04f 30ff 	mov.w	r0, #4294967295
 8018952:	e033      	b.n	80189bc <__swsetup_r+0x98>
 8018954:	0758      	lsls	r0, r3, #29
 8018956:	d512      	bpl.n	801897e <__swsetup_r+0x5a>
 8018958:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801895a:	b141      	cbz	r1, 801896e <__swsetup_r+0x4a>
 801895c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018960:	4299      	cmp	r1, r3
 8018962:	d002      	beq.n	801896a <__swsetup_r+0x46>
 8018964:	4628      	mov	r0, r5
 8018966:	f000 f965 	bl	8018c34 <_free_r>
 801896a:	2300      	movs	r3, #0
 801896c:	6363      	str	r3, [r4, #52]	@ 0x34
 801896e:	89a3      	ldrh	r3, [r4, #12]
 8018970:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8018974:	81a3      	strh	r3, [r4, #12]
 8018976:	2300      	movs	r3, #0
 8018978:	6063      	str	r3, [r4, #4]
 801897a:	6923      	ldr	r3, [r4, #16]
 801897c:	6023      	str	r3, [r4, #0]
 801897e:	89a3      	ldrh	r3, [r4, #12]
 8018980:	f043 0308 	orr.w	r3, r3, #8
 8018984:	81a3      	strh	r3, [r4, #12]
 8018986:	6923      	ldr	r3, [r4, #16]
 8018988:	b94b      	cbnz	r3, 801899e <__swsetup_r+0x7a>
 801898a:	89a3      	ldrh	r3, [r4, #12]
 801898c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8018990:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018994:	d003      	beq.n	801899e <__swsetup_r+0x7a>
 8018996:	4621      	mov	r1, r4
 8018998:	4628      	mov	r0, r5
 801899a:	f000 ff55 	bl	8019848 <__smakebuf_r>
 801899e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80189a2:	f013 0201 	ands.w	r2, r3, #1
 80189a6:	d00a      	beq.n	80189be <__swsetup_r+0x9a>
 80189a8:	2200      	movs	r2, #0
 80189aa:	60a2      	str	r2, [r4, #8]
 80189ac:	6962      	ldr	r2, [r4, #20]
 80189ae:	4252      	negs	r2, r2
 80189b0:	61a2      	str	r2, [r4, #24]
 80189b2:	6922      	ldr	r2, [r4, #16]
 80189b4:	b942      	cbnz	r2, 80189c8 <__swsetup_r+0xa4>
 80189b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80189ba:	d1c5      	bne.n	8018948 <__swsetup_r+0x24>
 80189bc:	bd38      	pop	{r3, r4, r5, pc}
 80189be:	0799      	lsls	r1, r3, #30
 80189c0:	bf58      	it	pl
 80189c2:	6962      	ldrpl	r2, [r4, #20]
 80189c4:	60a2      	str	r2, [r4, #8]
 80189c6:	e7f4      	b.n	80189b2 <__swsetup_r+0x8e>
 80189c8:	2000      	movs	r0, #0
 80189ca:	e7f7      	b.n	80189bc <__swsetup_r+0x98>
 80189cc:	2000002c 	.word	0x2000002c

080189d0 <memcmp>:
 80189d0:	b510      	push	{r4, lr}
 80189d2:	3901      	subs	r1, #1
 80189d4:	4402      	add	r2, r0
 80189d6:	4290      	cmp	r0, r2
 80189d8:	d101      	bne.n	80189de <memcmp+0xe>
 80189da:	2000      	movs	r0, #0
 80189dc:	e005      	b.n	80189ea <memcmp+0x1a>
 80189de:	7803      	ldrb	r3, [r0, #0]
 80189e0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80189e4:	42a3      	cmp	r3, r4
 80189e6:	d001      	beq.n	80189ec <memcmp+0x1c>
 80189e8:	1b18      	subs	r0, r3, r4
 80189ea:	bd10      	pop	{r4, pc}
 80189ec:	3001      	adds	r0, #1
 80189ee:	e7f2      	b.n	80189d6 <memcmp+0x6>

080189f0 <memmove>:
 80189f0:	4288      	cmp	r0, r1
 80189f2:	b510      	push	{r4, lr}
 80189f4:	eb01 0402 	add.w	r4, r1, r2
 80189f8:	d902      	bls.n	8018a00 <memmove+0x10>
 80189fa:	4284      	cmp	r4, r0
 80189fc:	4623      	mov	r3, r4
 80189fe:	d807      	bhi.n	8018a10 <memmove+0x20>
 8018a00:	1e43      	subs	r3, r0, #1
 8018a02:	42a1      	cmp	r1, r4
 8018a04:	d008      	beq.n	8018a18 <memmove+0x28>
 8018a06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018a0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018a0e:	e7f8      	b.n	8018a02 <memmove+0x12>
 8018a10:	4402      	add	r2, r0
 8018a12:	4601      	mov	r1, r0
 8018a14:	428a      	cmp	r2, r1
 8018a16:	d100      	bne.n	8018a1a <memmove+0x2a>
 8018a18:	bd10      	pop	{r4, pc}
 8018a1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018a1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018a22:	e7f7      	b.n	8018a14 <memmove+0x24>

08018a24 <memset>:
 8018a24:	4402      	add	r2, r0
 8018a26:	4603      	mov	r3, r0
 8018a28:	4293      	cmp	r3, r2
 8018a2a:	d100      	bne.n	8018a2e <memset+0xa>
 8018a2c:	4770      	bx	lr
 8018a2e:	f803 1b01 	strb.w	r1, [r3], #1
 8018a32:	e7f9      	b.n	8018a28 <memset+0x4>

08018a34 <strncpy>:
 8018a34:	b510      	push	{r4, lr}
 8018a36:	3901      	subs	r1, #1
 8018a38:	4603      	mov	r3, r0
 8018a3a:	b132      	cbz	r2, 8018a4a <strncpy+0x16>
 8018a3c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8018a40:	f803 4b01 	strb.w	r4, [r3], #1
 8018a44:	3a01      	subs	r2, #1
 8018a46:	2c00      	cmp	r4, #0
 8018a48:	d1f7      	bne.n	8018a3a <strncpy+0x6>
 8018a4a:	441a      	add	r2, r3
 8018a4c:	2100      	movs	r1, #0
 8018a4e:	4293      	cmp	r3, r2
 8018a50:	d100      	bne.n	8018a54 <strncpy+0x20>
 8018a52:	bd10      	pop	{r4, pc}
 8018a54:	f803 1b01 	strb.w	r1, [r3], #1
 8018a58:	e7f9      	b.n	8018a4e <strncpy+0x1a>
	...

08018a5c <_close_r>:
 8018a5c:	b538      	push	{r3, r4, r5, lr}
 8018a5e:	4d06      	ldr	r5, [pc, #24]	@ (8018a78 <_close_r+0x1c>)
 8018a60:	2300      	movs	r3, #0
 8018a62:	4604      	mov	r4, r0
 8018a64:	4608      	mov	r0, r1
 8018a66:	602b      	str	r3, [r5, #0]
 8018a68:	f7e8 ffe2 	bl	8001a30 <_close>
 8018a6c:	1c43      	adds	r3, r0, #1
 8018a6e:	d102      	bne.n	8018a76 <_close_r+0x1a>
 8018a70:	682b      	ldr	r3, [r5, #0]
 8018a72:	b103      	cbz	r3, 8018a76 <_close_r+0x1a>
 8018a74:	6023      	str	r3, [r4, #0]
 8018a76:	bd38      	pop	{r3, r4, r5, pc}
 8018a78:	2000ab8c 	.word	0x2000ab8c

08018a7c <_reclaim_reent>:
 8018a7c:	4b2d      	ldr	r3, [pc, #180]	@ (8018b34 <_reclaim_reent+0xb8>)
 8018a7e:	681b      	ldr	r3, [r3, #0]
 8018a80:	4283      	cmp	r3, r0
 8018a82:	b570      	push	{r4, r5, r6, lr}
 8018a84:	4604      	mov	r4, r0
 8018a86:	d053      	beq.n	8018b30 <_reclaim_reent+0xb4>
 8018a88:	69c3      	ldr	r3, [r0, #28]
 8018a8a:	b31b      	cbz	r3, 8018ad4 <_reclaim_reent+0x58>
 8018a8c:	68db      	ldr	r3, [r3, #12]
 8018a8e:	b163      	cbz	r3, 8018aaa <_reclaim_reent+0x2e>
 8018a90:	2500      	movs	r5, #0
 8018a92:	69e3      	ldr	r3, [r4, #28]
 8018a94:	68db      	ldr	r3, [r3, #12]
 8018a96:	5959      	ldr	r1, [r3, r5]
 8018a98:	b9b1      	cbnz	r1, 8018ac8 <_reclaim_reent+0x4c>
 8018a9a:	3504      	adds	r5, #4
 8018a9c:	2d80      	cmp	r5, #128	@ 0x80
 8018a9e:	d1f8      	bne.n	8018a92 <_reclaim_reent+0x16>
 8018aa0:	69e3      	ldr	r3, [r4, #28]
 8018aa2:	4620      	mov	r0, r4
 8018aa4:	68d9      	ldr	r1, [r3, #12]
 8018aa6:	f000 f8c5 	bl	8018c34 <_free_r>
 8018aaa:	69e3      	ldr	r3, [r4, #28]
 8018aac:	6819      	ldr	r1, [r3, #0]
 8018aae:	b111      	cbz	r1, 8018ab6 <_reclaim_reent+0x3a>
 8018ab0:	4620      	mov	r0, r4
 8018ab2:	f000 f8bf 	bl	8018c34 <_free_r>
 8018ab6:	69e3      	ldr	r3, [r4, #28]
 8018ab8:	689d      	ldr	r5, [r3, #8]
 8018aba:	b15d      	cbz	r5, 8018ad4 <_reclaim_reent+0x58>
 8018abc:	4629      	mov	r1, r5
 8018abe:	4620      	mov	r0, r4
 8018ac0:	682d      	ldr	r5, [r5, #0]
 8018ac2:	f000 f8b7 	bl	8018c34 <_free_r>
 8018ac6:	e7f8      	b.n	8018aba <_reclaim_reent+0x3e>
 8018ac8:	680e      	ldr	r6, [r1, #0]
 8018aca:	4620      	mov	r0, r4
 8018acc:	f000 f8b2 	bl	8018c34 <_free_r>
 8018ad0:	4631      	mov	r1, r6
 8018ad2:	e7e1      	b.n	8018a98 <_reclaim_reent+0x1c>
 8018ad4:	6961      	ldr	r1, [r4, #20]
 8018ad6:	b111      	cbz	r1, 8018ade <_reclaim_reent+0x62>
 8018ad8:	4620      	mov	r0, r4
 8018ada:	f000 f8ab 	bl	8018c34 <_free_r>
 8018ade:	69e1      	ldr	r1, [r4, #28]
 8018ae0:	b111      	cbz	r1, 8018ae8 <_reclaim_reent+0x6c>
 8018ae2:	4620      	mov	r0, r4
 8018ae4:	f000 f8a6 	bl	8018c34 <_free_r>
 8018ae8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8018aea:	b111      	cbz	r1, 8018af2 <_reclaim_reent+0x76>
 8018aec:	4620      	mov	r0, r4
 8018aee:	f000 f8a1 	bl	8018c34 <_free_r>
 8018af2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8018af4:	b111      	cbz	r1, 8018afc <_reclaim_reent+0x80>
 8018af6:	4620      	mov	r0, r4
 8018af8:	f000 f89c 	bl	8018c34 <_free_r>
 8018afc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8018afe:	b111      	cbz	r1, 8018b06 <_reclaim_reent+0x8a>
 8018b00:	4620      	mov	r0, r4
 8018b02:	f000 f897 	bl	8018c34 <_free_r>
 8018b06:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8018b08:	b111      	cbz	r1, 8018b10 <_reclaim_reent+0x94>
 8018b0a:	4620      	mov	r0, r4
 8018b0c:	f000 f892 	bl	8018c34 <_free_r>
 8018b10:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8018b12:	b111      	cbz	r1, 8018b1a <_reclaim_reent+0x9e>
 8018b14:	4620      	mov	r0, r4
 8018b16:	f000 f88d 	bl	8018c34 <_free_r>
 8018b1a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8018b1c:	b111      	cbz	r1, 8018b24 <_reclaim_reent+0xa8>
 8018b1e:	4620      	mov	r0, r4
 8018b20:	f000 f888 	bl	8018c34 <_free_r>
 8018b24:	6a23      	ldr	r3, [r4, #32]
 8018b26:	b11b      	cbz	r3, 8018b30 <_reclaim_reent+0xb4>
 8018b28:	4620      	mov	r0, r4
 8018b2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018b2e:	4718      	bx	r3
 8018b30:	bd70      	pop	{r4, r5, r6, pc}
 8018b32:	bf00      	nop
 8018b34:	2000002c 	.word	0x2000002c

08018b38 <_lseek_r>:
 8018b38:	b538      	push	{r3, r4, r5, lr}
 8018b3a:	4d07      	ldr	r5, [pc, #28]	@ (8018b58 <_lseek_r+0x20>)
 8018b3c:	4604      	mov	r4, r0
 8018b3e:	4608      	mov	r0, r1
 8018b40:	4611      	mov	r1, r2
 8018b42:	2200      	movs	r2, #0
 8018b44:	602a      	str	r2, [r5, #0]
 8018b46:	461a      	mov	r2, r3
 8018b48:	f7e8 ff99 	bl	8001a7e <_lseek>
 8018b4c:	1c43      	adds	r3, r0, #1
 8018b4e:	d102      	bne.n	8018b56 <_lseek_r+0x1e>
 8018b50:	682b      	ldr	r3, [r5, #0]
 8018b52:	b103      	cbz	r3, 8018b56 <_lseek_r+0x1e>
 8018b54:	6023      	str	r3, [r4, #0]
 8018b56:	bd38      	pop	{r3, r4, r5, pc}
 8018b58:	2000ab8c 	.word	0x2000ab8c

08018b5c <_read_r>:
 8018b5c:	b538      	push	{r3, r4, r5, lr}
 8018b5e:	4d07      	ldr	r5, [pc, #28]	@ (8018b7c <_read_r+0x20>)
 8018b60:	4604      	mov	r4, r0
 8018b62:	4608      	mov	r0, r1
 8018b64:	4611      	mov	r1, r2
 8018b66:	2200      	movs	r2, #0
 8018b68:	602a      	str	r2, [r5, #0]
 8018b6a:	461a      	mov	r2, r3
 8018b6c:	f7e8 ff43 	bl	80019f6 <_read>
 8018b70:	1c43      	adds	r3, r0, #1
 8018b72:	d102      	bne.n	8018b7a <_read_r+0x1e>
 8018b74:	682b      	ldr	r3, [r5, #0]
 8018b76:	b103      	cbz	r3, 8018b7a <_read_r+0x1e>
 8018b78:	6023      	str	r3, [r4, #0]
 8018b7a:	bd38      	pop	{r3, r4, r5, pc}
 8018b7c:	2000ab8c 	.word	0x2000ab8c

08018b80 <__errno>:
 8018b80:	4b01      	ldr	r3, [pc, #4]	@ (8018b88 <__errno+0x8>)
 8018b82:	6818      	ldr	r0, [r3, #0]
 8018b84:	4770      	bx	lr
 8018b86:	bf00      	nop
 8018b88:	2000002c 	.word	0x2000002c

08018b8c <__libc_init_array>:
 8018b8c:	b570      	push	{r4, r5, r6, lr}
 8018b8e:	4d0d      	ldr	r5, [pc, #52]	@ (8018bc4 <__libc_init_array+0x38>)
 8018b90:	4c0d      	ldr	r4, [pc, #52]	@ (8018bc8 <__libc_init_array+0x3c>)
 8018b92:	1b64      	subs	r4, r4, r5
 8018b94:	10a4      	asrs	r4, r4, #2
 8018b96:	2600      	movs	r6, #0
 8018b98:	42a6      	cmp	r6, r4
 8018b9a:	d109      	bne.n	8018bb0 <__libc_init_array+0x24>
 8018b9c:	4d0b      	ldr	r5, [pc, #44]	@ (8018bcc <__libc_init_array+0x40>)
 8018b9e:	4c0c      	ldr	r4, [pc, #48]	@ (8018bd0 <__libc_init_array+0x44>)
 8018ba0:	f000 ff42 	bl	8019a28 <_init>
 8018ba4:	1b64      	subs	r4, r4, r5
 8018ba6:	10a4      	asrs	r4, r4, #2
 8018ba8:	2600      	movs	r6, #0
 8018baa:	42a6      	cmp	r6, r4
 8018bac:	d105      	bne.n	8018bba <__libc_init_array+0x2e>
 8018bae:	bd70      	pop	{r4, r5, r6, pc}
 8018bb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8018bb4:	4798      	blx	r3
 8018bb6:	3601      	adds	r6, #1
 8018bb8:	e7ee      	b.n	8018b98 <__libc_init_array+0xc>
 8018bba:	f855 3b04 	ldr.w	r3, [r5], #4
 8018bbe:	4798      	blx	r3
 8018bc0:	3601      	adds	r6, #1
 8018bc2:	e7f2      	b.n	8018baa <__libc_init_array+0x1e>
 8018bc4:	08019e94 	.word	0x08019e94
 8018bc8:	08019e94 	.word	0x08019e94
 8018bcc:	08019e94 	.word	0x08019e94
 8018bd0:	08019e98 	.word	0x08019e98

08018bd4 <__retarget_lock_init_recursive>:
 8018bd4:	4770      	bx	lr

08018bd6 <__retarget_lock_acquire_recursive>:
 8018bd6:	4770      	bx	lr

08018bd8 <__retarget_lock_release_recursive>:
 8018bd8:	4770      	bx	lr

08018bda <memcpy>:
 8018bda:	440a      	add	r2, r1
 8018bdc:	4291      	cmp	r1, r2
 8018bde:	f100 33ff 	add.w	r3, r0, #4294967295
 8018be2:	d100      	bne.n	8018be6 <memcpy+0xc>
 8018be4:	4770      	bx	lr
 8018be6:	b510      	push	{r4, lr}
 8018be8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018bec:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018bf0:	4291      	cmp	r1, r2
 8018bf2:	d1f9      	bne.n	8018be8 <memcpy+0xe>
 8018bf4:	bd10      	pop	{r4, pc}
	...

08018bf8 <__assert_func>:
 8018bf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8018bfa:	4614      	mov	r4, r2
 8018bfc:	461a      	mov	r2, r3
 8018bfe:	4b09      	ldr	r3, [pc, #36]	@ (8018c24 <__assert_func+0x2c>)
 8018c00:	681b      	ldr	r3, [r3, #0]
 8018c02:	4605      	mov	r5, r0
 8018c04:	68d8      	ldr	r0, [r3, #12]
 8018c06:	b14c      	cbz	r4, 8018c1c <__assert_func+0x24>
 8018c08:	4b07      	ldr	r3, [pc, #28]	@ (8018c28 <__assert_func+0x30>)
 8018c0a:	9100      	str	r1, [sp, #0]
 8018c0c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8018c10:	4906      	ldr	r1, [pc, #24]	@ (8018c2c <__assert_func+0x34>)
 8018c12:	462b      	mov	r3, r5
 8018c14:	f000 fde0 	bl	80197d8 <fiprintf>
 8018c18:	f000 fe84 	bl	8019924 <abort>
 8018c1c:	4b04      	ldr	r3, [pc, #16]	@ (8018c30 <__assert_func+0x38>)
 8018c1e:	461c      	mov	r4, r3
 8018c20:	e7f3      	b.n	8018c0a <__assert_func+0x12>
 8018c22:	bf00      	nop
 8018c24:	2000002c 	.word	0x2000002c
 8018c28:	08019e1b 	.word	0x08019e1b
 8018c2c:	08019e28 	.word	0x08019e28
 8018c30:	08019e56 	.word	0x08019e56

08018c34 <_free_r>:
 8018c34:	b538      	push	{r3, r4, r5, lr}
 8018c36:	4605      	mov	r5, r0
 8018c38:	2900      	cmp	r1, #0
 8018c3a:	d041      	beq.n	8018cc0 <_free_r+0x8c>
 8018c3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018c40:	1f0c      	subs	r4, r1, #4
 8018c42:	2b00      	cmp	r3, #0
 8018c44:	bfb8      	it	lt
 8018c46:	18e4      	addlt	r4, r4, r3
 8018c48:	f000 f8e8 	bl	8018e1c <__malloc_lock>
 8018c4c:	4a1d      	ldr	r2, [pc, #116]	@ (8018cc4 <_free_r+0x90>)
 8018c4e:	6813      	ldr	r3, [r2, #0]
 8018c50:	b933      	cbnz	r3, 8018c60 <_free_r+0x2c>
 8018c52:	6063      	str	r3, [r4, #4]
 8018c54:	6014      	str	r4, [r2, #0]
 8018c56:	4628      	mov	r0, r5
 8018c58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018c5c:	f000 b8e4 	b.w	8018e28 <__malloc_unlock>
 8018c60:	42a3      	cmp	r3, r4
 8018c62:	d908      	bls.n	8018c76 <_free_r+0x42>
 8018c64:	6820      	ldr	r0, [r4, #0]
 8018c66:	1821      	adds	r1, r4, r0
 8018c68:	428b      	cmp	r3, r1
 8018c6a:	bf01      	itttt	eq
 8018c6c:	6819      	ldreq	r1, [r3, #0]
 8018c6e:	685b      	ldreq	r3, [r3, #4]
 8018c70:	1809      	addeq	r1, r1, r0
 8018c72:	6021      	streq	r1, [r4, #0]
 8018c74:	e7ed      	b.n	8018c52 <_free_r+0x1e>
 8018c76:	461a      	mov	r2, r3
 8018c78:	685b      	ldr	r3, [r3, #4]
 8018c7a:	b10b      	cbz	r3, 8018c80 <_free_r+0x4c>
 8018c7c:	42a3      	cmp	r3, r4
 8018c7e:	d9fa      	bls.n	8018c76 <_free_r+0x42>
 8018c80:	6811      	ldr	r1, [r2, #0]
 8018c82:	1850      	adds	r0, r2, r1
 8018c84:	42a0      	cmp	r0, r4
 8018c86:	d10b      	bne.n	8018ca0 <_free_r+0x6c>
 8018c88:	6820      	ldr	r0, [r4, #0]
 8018c8a:	4401      	add	r1, r0
 8018c8c:	1850      	adds	r0, r2, r1
 8018c8e:	4283      	cmp	r3, r0
 8018c90:	6011      	str	r1, [r2, #0]
 8018c92:	d1e0      	bne.n	8018c56 <_free_r+0x22>
 8018c94:	6818      	ldr	r0, [r3, #0]
 8018c96:	685b      	ldr	r3, [r3, #4]
 8018c98:	6053      	str	r3, [r2, #4]
 8018c9a:	4408      	add	r0, r1
 8018c9c:	6010      	str	r0, [r2, #0]
 8018c9e:	e7da      	b.n	8018c56 <_free_r+0x22>
 8018ca0:	d902      	bls.n	8018ca8 <_free_r+0x74>
 8018ca2:	230c      	movs	r3, #12
 8018ca4:	602b      	str	r3, [r5, #0]
 8018ca6:	e7d6      	b.n	8018c56 <_free_r+0x22>
 8018ca8:	6820      	ldr	r0, [r4, #0]
 8018caa:	1821      	adds	r1, r4, r0
 8018cac:	428b      	cmp	r3, r1
 8018cae:	bf04      	itt	eq
 8018cb0:	6819      	ldreq	r1, [r3, #0]
 8018cb2:	685b      	ldreq	r3, [r3, #4]
 8018cb4:	6063      	str	r3, [r4, #4]
 8018cb6:	bf04      	itt	eq
 8018cb8:	1809      	addeq	r1, r1, r0
 8018cba:	6021      	streq	r1, [r4, #0]
 8018cbc:	6054      	str	r4, [r2, #4]
 8018cbe:	e7ca      	b.n	8018c56 <_free_r+0x22>
 8018cc0:	bd38      	pop	{r3, r4, r5, pc}
 8018cc2:	bf00      	nop
 8018cc4:	2000ab98 	.word	0x2000ab98

08018cc8 <malloc>:
 8018cc8:	4b02      	ldr	r3, [pc, #8]	@ (8018cd4 <malloc+0xc>)
 8018cca:	4601      	mov	r1, r0
 8018ccc:	6818      	ldr	r0, [r3, #0]
 8018cce:	f000 b825 	b.w	8018d1c <_malloc_r>
 8018cd2:	bf00      	nop
 8018cd4:	2000002c 	.word	0x2000002c

08018cd8 <sbrk_aligned>:
 8018cd8:	b570      	push	{r4, r5, r6, lr}
 8018cda:	4e0f      	ldr	r6, [pc, #60]	@ (8018d18 <sbrk_aligned+0x40>)
 8018cdc:	460c      	mov	r4, r1
 8018cde:	6831      	ldr	r1, [r6, #0]
 8018ce0:	4605      	mov	r5, r0
 8018ce2:	b911      	cbnz	r1, 8018cea <sbrk_aligned+0x12>
 8018ce4:	f000 fe0e 	bl	8019904 <_sbrk_r>
 8018ce8:	6030      	str	r0, [r6, #0]
 8018cea:	4621      	mov	r1, r4
 8018cec:	4628      	mov	r0, r5
 8018cee:	f000 fe09 	bl	8019904 <_sbrk_r>
 8018cf2:	1c43      	adds	r3, r0, #1
 8018cf4:	d103      	bne.n	8018cfe <sbrk_aligned+0x26>
 8018cf6:	f04f 34ff 	mov.w	r4, #4294967295
 8018cfa:	4620      	mov	r0, r4
 8018cfc:	bd70      	pop	{r4, r5, r6, pc}
 8018cfe:	1cc4      	adds	r4, r0, #3
 8018d00:	f024 0403 	bic.w	r4, r4, #3
 8018d04:	42a0      	cmp	r0, r4
 8018d06:	d0f8      	beq.n	8018cfa <sbrk_aligned+0x22>
 8018d08:	1a21      	subs	r1, r4, r0
 8018d0a:	4628      	mov	r0, r5
 8018d0c:	f000 fdfa 	bl	8019904 <_sbrk_r>
 8018d10:	3001      	adds	r0, #1
 8018d12:	d1f2      	bne.n	8018cfa <sbrk_aligned+0x22>
 8018d14:	e7ef      	b.n	8018cf6 <sbrk_aligned+0x1e>
 8018d16:	bf00      	nop
 8018d18:	2000ab94 	.word	0x2000ab94

08018d1c <_malloc_r>:
 8018d1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018d20:	1ccd      	adds	r5, r1, #3
 8018d22:	f025 0503 	bic.w	r5, r5, #3
 8018d26:	3508      	adds	r5, #8
 8018d28:	2d0c      	cmp	r5, #12
 8018d2a:	bf38      	it	cc
 8018d2c:	250c      	movcc	r5, #12
 8018d2e:	2d00      	cmp	r5, #0
 8018d30:	4606      	mov	r6, r0
 8018d32:	db01      	blt.n	8018d38 <_malloc_r+0x1c>
 8018d34:	42a9      	cmp	r1, r5
 8018d36:	d904      	bls.n	8018d42 <_malloc_r+0x26>
 8018d38:	230c      	movs	r3, #12
 8018d3a:	6033      	str	r3, [r6, #0]
 8018d3c:	2000      	movs	r0, #0
 8018d3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018d42:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8018e18 <_malloc_r+0xfc>
 8018d46:	f000 f869 	bl	8018e1c <__malloc_lock>
 8018d4a:	f8d8 3000 	ldr.w	r3, [r8]
 8018d4e:	461c      	mov	r4, r3
 8018d50:	bb44      	cbnz	r4, 8018da4 <_malloc_r+0x88>
 8018d52:	4629      	mov	r1, r5
 8018d54:	4630      	mov	r0, r6
 8018d56:	f7ff ffbf 	bl	8018cd8 <sbrk_aligned>
 8018d5a:	1c43      	adds	r3, r0, #1
 8018d5c:	4604      	mov	r4, r0
 8018d5e:	d158      	bne.n	8018e12 <_malloc_r+0xf6>
 8018d60:	f8d8 4000 	ldr.w	r4, [r8]
 8018d64:	4627      	mov	r7, r4
 8018d66:	2f00      	cmp	r7, #0
 8018d68:	d143      	bne.n	8018df2 <_malloc_r+0xd6>
 8018d6a:	2c00      	cmp	r4, #0
 8018d6c:	d04b      	beq.n	8018e06 <_malloc_r+0xea>
 8018d6e:	6823      	ldr	r3, [r4, #0]
 8018d70:	4639      	mov	r1, r7
 8018d72:	4630      	mov	r0, r6
 8018d74:	eb04 0903 	add.w	r9, r4, r3
 8018d78:	f000 fdc4 	bl	8019904 <_sbrk_r>
 8018d7c:	4581      	cmp	r9, r0
 8018d7e:	d142      	bne.n	8018e06 <_malloc_r+0xea>
 8018d80:	6821      	ldr	r1, [r4, #0]
 8018d82:	1a6d      	subs	r5, r5, r1
 8018d84:	4629      	mov	r1, r5
 8018d86:	4630      	mov	r0, r6
 8018d88:	f7ff ffa6 	bl	8018cd8 <sbrk_aligned>
 8018d8c:	3001      	adds	r0, #1
 8018d8e:	d03a      	beq.n	8018e06 <_malloc_r+0xea>
 8018d90:	6823      	ldr	r3, [r4, #0]
 8018d92:	442b      	add	r3, r5
 8018d94:	6023      	str	r3, [r4, #0]
 8018d96:	f8d8 3000 	ldr.w	r3, [r8]
 8018d9a:	685a      	ldr	r2, [r3, #4]
 8018d9c:	bb62      	cbnz	r2, 8018df8 <_malloc_r+0xdc>
 8018d9e:	f8c8 7000 	str.w	r7, [r8]
 8018da2:	e00f      	b.n	8018dc4 <_malloc_r+0xa8>
 8018da4:	6822      	ldr	r2, [r4, #0]
 8018da6:	1b52      	subs	r2, r2, r5
 8018da8:	d420      	bmi.n	8018dec <_malloc_r+0xd0>
 8018daa:	2a0b      	cmp	r2, #11
 8018dac:	d917      	bls.n	8018dde <_malloc_r+0xc2>
 8018dae:	1961      	adds	r1, r4, r5
 8018db0:	42a3      	cmp	r3, r4
 8018db2:	6025      	str	r5, [r4, #0]
 8018db4:	bf18      	it	ne
 8018db6:	6059      	strne	r1, [r3, #4]
 8018db8:	6863      	ldr	r3, [r4, #4]
 8018dba:	bf08      	it	eq
 8018dbc:	f8c8 1000 	streq.w	r1, [r8]
 8018dc0:	5162      	str	r2, [r4, r5]
 8018dc2:	604b      	str	r3, [r1, #4]
 8018dc4:	4630      	mov	r0, r6
 8018dc6:	f000 f82f 	bl	8018e28 <__malloc_unlock>
 8018dca:	f104 000b 	add.w	r0, r4, #11
 8018dce:	1d23      	adds	r3, r4, #4
 8018dd0:	f020 0007 	bic.w	r0, r0, #7
 8018dd4:	1ac2      	subs	r2, r0, r3
 8018dd6:	bf1c      	itt	ne
 8018dd8:	1a1b      	subne	r3, r3, r0
 8018dda:	50a3      	strne	r3, [r4, r2]
 8018ddc:	e7af      	b.n	8018d3e <_malloc_r+0x22>
 8018dde:	6862      	ldr	r2, [r4, #4]
 8018de0:	42a3      	cmp	r3, r4
 8018de2:	bf0c      	ite	eq
 8018de4:	f8c8 2000 	streq.w	r2, [r8]
 8018de8:	605a      	strne	r2, [r3, #4]
 8018dea:	e7eb      	b.n	8018dc4 <_malloc_r+0xa8>
 8018dec:	4623      	mov	r3, r4
 8018dee:	6864      	ldr	r4, [r4, #4]
 8018df0:	e7ae      	b.n	8018d50 <_malloc_r+0x34>
 8018df2:	463c      	mov	r4, r7
 8018df4:	687f      	ldr	r7, [r7, #4]
 8018df6:	e7b6      	b.n	8018d66 <_malloc_r+0x4a>
 8018df8:	461a      	mov	r2, r3
 8018dfa:	685b      	ldr	r3, [r3, #4]
 8018dfc:	42a3      	cmp	r3, r4
 8018dfe:	d1fb      	bne.n	8018df8 <_malloc_r+0xdc>
 8018e00:	2300      	movs	r3, #0
 8018e02:	6053      	str	r3, [r2, #4]
 8018e04:	e7de      	b.n	8018dc4 <_malloc_r+0xa8>
 8018e06:	230c      	movs	r3, #12
 8018e08:	6033      	str	r3, [r6, #0]
 8018e0a:	4630      	mov	r0, r6
 8018e0c:	f000 f80c 	bl	8018e28 <__malloc_unlock>
 8018e10:	e794      	b.n	8018d3c <_malloc_r+0x20>
 8018e12:	6005      	str	r5, [r0, #0]
 8018e14:	e7d6      	b.n	8018dc4 <_malloc_r+0xa8>
 8018e16:	bf00      	nop
 8018e18:	2000ab98 	.word	0x2000ab98

08018e1c <__malloc_lock>:
 8018e1c:	4801      	ldr	r0, [pc, #4]	@ (8018e24 <__malloc_lock+0x8>)
 8018e1e:	f7ff beda 	b.w	8018bd6 <__retarget_lock_acquire_recursive>
 8018e22:	bf00      	nop
 8018e24:	2000ab90 	.word	0x2000ab90

08018e28 <__malloc_unlock>:
 8018e28:	4801      	ldr	r0, [pc, #4]	@ (8018e30 <__malloc_unlock+0x8>)
 8018e2a:	f7ff bed5 	b.w	8018bd8 <__retarget_lock_release_recursive>
 8018e2e:	bf00      	nop
 8018e30:	2000ab90 	.word	0x2000ab90

08018e34 <__ssputs_r>:
 8018e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018e38:	688e      	ldr	r6, [r1, #8]
 8018e3a:	461f      	mov	r7, r3
 8018e3c:	42be      	cmp	r6, r7
 8018e3e:	680b      	ldr	r3, [r1, #0]
 8018e40:	4682      	mov	sl, r0
 8018e42:	460c      	mov	r4, r1
 8018e44:	4690      	mov	r8, r2
 8018e46:	d82d      	bhi.n	8018ea4 <__ssputs_r+0x70>
 8018e48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8018e4c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8018e50:	d026      	beq.n	8018ea0 <__ssputs_r+0x6c>
 8018e52:	6965      	ldr	r5, [r4, #20]
 8018e54:	6909      	ldr	r1, [r1, #16]
 8018e56:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018e5a:	eba3 0901 	sub.w	r9, r3, r1
 8018e5e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018e62:	1c7b      	adds	r3, r7, #1
 8018e64:	444b      	add	r3, r9
 8018e66:	106d      	asrs	r5, r5, #1
 8018e68:	429d      	cmp	r5, r3
 8018e6a:	bf38      	it	cc
 8018e6c:	461d      	movcc	r5, r3
 8018e6e:	0553      	lsls	r3, r2, #21
 8018e70:	d527      	bpl.n	8018ec2 <__ssputs_r+0x8e>
 8018e72:	4629      	mov	r1, r5
 8018e74:	f7ff ff52 	bl	8018d1c <_malloc_r>
 8018e78:	4606      	mov	r6, r0
 8018e7a:	b360      	cbz	r0, 8018ed6 <__ssputs_r+0xa2>
 8018e7c:	6921      	ldr	r1, [r4, #16]
 8018e7e:	464a      	mov	r2, r9
 8018e80:	f7ff feab 	bl	8018bda <memcpy>
 8018e84:	89a3      	ldrh	r3, [r4, #12]
 8018e86:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8018e8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018e8e:	81a3      	strh	r3, [r4, #12]
 8018e90:	6126      	str	r6, [r4, #16]
 8018e92:	6165      	str	r5, [r4, #20]
 8018e94:	444e      	add	r6, r9
 8018e96:	eba5 0509 	sub.w	r5, r5, r9
 8018e9a:	6026      	str	r6, [r4, #0]
 8018e9c:	60a5      	str	r5, [r4, #8]
 8018e9e:	463e      	mov	r6, r7
 8018ea0:	42be      	cmp	r6, r7
 8018ea2:	d900      	bls.n	8018ea6 <__ssputs_r+0x72>
 8018ea4:	463e      	mov	r6, r7
 8018ea6:	6820      	ldr	r0, [r4, #0]
 8018ea8:	4632      	mov	r2, r6
 8018eaa:	4641      	mov	r1, r8
 8018eac:	f7ff fda0 	bl	80189f0 <memmove>
 8018eb0:	68a3      	ldr	r3, [r4, #8]
 8018eb2:	1b9b      	subs	r3, r3, r6
 8018eb4:	60a3      	str	r3, [r4, #8]
 8018eb6:	6823      	ldr	r3, [r4, #0]
 8018eb8:	4433      	add	r3, r6
 8018eba:	6023      	str	r3, [r4, #0]
 8018ebc:	2000      	movs	r0, #0
 8018ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018ec2:	462a      	mov	r2, r5
 8018ec4:	f000 fd35 	bl	8019932 <_realloc_r>
 8018ec8:	4606      	mov	r6, r0
 8018eca:	2800      	cmp	r0, #0
 8018ecc:	d1e0      	bne.n	8018e90 <__ssputs_r+0x5c>
 8018ece:	6921      	ldr	r1, [r4, #16]
 8018ed0:	4650      	mov	r0, sl
 8018ed2:	f7ff feaf 	bl	8018c34 <_free_r>
 8018ed6:	230c      	movs	r3, #12
 8018ed8:	f8ca 3000 	str.w	r3, [sl]
 8018edc:	89a3      	ldrh	r3, [r4, #12]
 8018ede:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018ee2:	81a3      	strh	r3, [r4, #12]
 8018ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8018ee8:	e7e9      	b.n	8018ebe <__ssputs_r+0x8a>
	...

08018eec <_svfiprintf_r>:
 8018eec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018ef0:	4698      	mov	r8, r3
 8018ef2:	898b      	ldrh	r3, [r1, #12]
 8018ef4:	061b      	lsls	r3, r3, #24
 8018ef6:	b09d      	sub	sp, #116	@ 0x74
 8018ef8:	4607      	mov	r7, r0
 8018efa:	460d      	mov	r5, r1
 8018efc:	4614      	mov	r4, r2
 8018efe:	d510      	bpl.n	8018f22 <_svfiprintf_r+0x36>
 8018f00:	690b      	ldr	r3, [r1, #16]
 8018f02:	b973      	cbnz	r3, 8018f22 <_svfiprintf_r+0x36>
 8018f04:	2140      	movs	r1, #64	@ 0x40
 8018f06:	f7ff ff09 	bl	8018d1c <_malloc_r>
 8018f0a:	6028      	str	r0, [r5, #0]
 8018f0c:	6128      	str	r0, [r5, #16]
 8018f0e:	b930      	cbnz	r0, 8018f1e <_svfiprintf_r+0x32>
 8018f10:	230c      	movs	r3, #12
 8018f12:	603b      	str	r3, [r7, #0]
 8018f14:	f04f 30ff 	mov.w	r0, #4294967295
 8018f18:	b01d      	add	sp, #116	@ 0x74
 8018f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f1e:	2340      	movs	r3, #64	@ 0x40
 8018f20:	616b      	str	r3, [r5, #20]
 8018f22:	2300      	movs	r3, #0
 8018f24:	9309      	str	r3, [sp, #36]	@ 0x24
 8018f26:	2320      	movs	r3, #32
 8018f28:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018f2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8018f30:	2330      	movs	r3, #48	@ 0x30
 8018f32:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80190d0 <_svfiprintf_r+0x1e4>
 8018f36:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018f3a:	f04f 0901 	mov.w	r9, #1
 8018f3e:	4623      	mov	r3, r4
 8018f40:	469a      	mov	sl, r3
 8018f42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018f46:	b10a      	cbz	r2, 8018f4c <_svfiprintf_r+0x60>
 8018f48:	2a25      	cmp	r2, #37	@ 0x25
 8018f4a:	d1f9      	bne.n	8018f40 <_svfiprintf_r+0x54>
 8018f4c:	ebba 0b04 	subs.w	fp, sl, r4
 8018f50:	d00b      	beq.n	8018f6a <_svfiprintf_r+0x7e>
 8018f52:	465b      	mov	r3, fp
 8018f54:	4622      	mov	r2, r4
 8018f56:	4629      	mov	r1, r5
 8018f58:	4638      	mov	r0, r7
 8018f5a:	f7ff ff6b 	bl	8018e34 <__ssputs_r>
 8018f5e:	3001      	adds	r0, #1
 8018f60:	f000 80a7 	beq.w	80190b2 <_svfiprintf_r+0x1c6>
 8018f64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018f66:	445a      	add	r2, fp
 8018f68:	9209      	str	r2, [sp, #36]	@ 0x24
 8018f6a:	f89a 3000 	ldrb.w	r3, [sl]
 8018f6e:	2b00      	cmp	r3, #0
 8018f70:	f000 809f 	beq.w	80190b2 <_svfiprintf_r+0x1c6>
 8018f74:	2300      	movs	r3, #0
 8018f76:	f04f 32ff 	mov.w	r2, #4294967295
 8018f7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018f7e:	f10a 0a01 	add.w	sl, sl, #1
 8018f82:	9304      	str	r3, [sp, #16]
 8018f84:	9307      	str	r3, [sp, #28]
 8018f86:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018f8a:	931a      	str	r3, [sp, #104]	@ 0x68
 8018f8c:	4654      	mov	r4, sl
 8018f8e:	2205      	movs	r2, #5
 8018f90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018f94:	484e      	ldr	r0, [pc, #312]	@ (80190d0 <_svfiprintf_r+0x1e4>)
 8018f96:	f7e7 f96b 	bl	8000270 <memchr>
 8018f9a:	9a04      	ldr	r2, [sp, #16]
 8018f9c:	b9d8      	cbnz	r0, 8018fd6 <_svfiprintf_r+0xea>
 8018f9e:	06d0      	lsls	r0, r2, #27
 8018fa0:	bf44      	itt	mi
 8018fa2:	2320      	movmi	r3, #32
 8018fa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018fa8:	0711      	lsls	r1, r2, #28
 8018faa:	bf44      	itt	mi
 8018fac:	232b      	movmi	r3, #43	@ 0x2b
 8018fae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018fb2:	f89a 3000 	ldrb.w	r3, [sl]
 8018fb6:	2b2a      	cmp	r3, #42	@ 0x2a
 8018fb8:	d015      	beq.n	8018fe6 <_svfiprintf_r+0xfa>
 8018fba:	9a07      	ldr	r2, [sp, #28]
 8018fbc:	4654      	mov	r4, sl
 8018fbe:	2000      	movs	r0, #0
 8018fc0:	f04f 0c0a 	mov.w	ip, #10
 8018fc4:	4621      	mov	r1, r4
 8018fc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018fca:	3b30      	subs	r3, #48	@ 0x30
 8018fcc:	2b09      	cmp	r3, #9
 8018fce:	d94b      	bls.n	8019068 <_svfiprintf_r+0x17c>
 8018fd0:	b1b0      	cbz	r0, 8019000 <_svfiprintf_r+0x114>
 8018fd2:	9207      	str	r2, [sp, #28]
 8018fd4:	e014      	b.n	8019000 <_svfiprintf_r+0x114>
 8018fd6:	eba0 0308 	sub.w	r3, r0, r8
 8018fda:	fa09 f303 	lsl.w	r3, r9, r3
 8018fde:	4313      	orrs	r3, r2
 8018fe0:	9304      	str	r3, [sp, #16]
 8018fe2:	46a2      	mov	sl, r4
 8018fe4:	e7d2      	b.n	8018f8c <_svfiprintf_r+0xa0>
 8018fe6:	9b03      	ldr	r3, [sp, #12]
 8018fe8:	1d19      	adds	r1, r3, #4
 8018fea:	681b      	ldr	r3, [r3, #0]
 8018fec:	9103      	str	r1, [sp, #12]
 8018fee:	2b00      	cmp	r3, #0
 8018ff0:	bfbb      	ittet	lt
 8018ff2:	425b      	neglt	r3, r3
 8018ff4:	f042 0202 	orrlt.w	r2, r2, #2
 8018ff8:	9307      	strge	r3, [sp, #28]
 8018ffa:	9307      	strlt	r3, [sp, #28]
 8018ffc:	bfb8      	it	lt
 8018ffe:	9204      	strlt	r2, [sp, #16]
 8019000:	7823      	ldrb	r3, [r4, #0]
 8019002:	2b2e      	cmp	r3, #46	@ 0x2e
 8019004:	d10a      	bne.n	801901c <_svfiprintf_r+0x130>
 8019006:	7863      	ldrb	r3, [r4, #1]
 8019008:	2b2a      	cmp	r3, #42	@ 0x2a
 801900a:	d132      	bne.n	8019072 <_svfiprintf_r+0x186>
 801900c:	9b03      	ldr	r3, [sp, #12]
 801900e:	1d1a      	adds	r2, r3, #4
 8019010:	681b      	ldr	r3, [r3, #0]
 8019012:	9203      	str	r2, [sp, #12]
 8019014:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019018:	3402      	adds	r4, #2
 801901a:	9305      	str	r3, [sp, #20]
 801901c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80190e0 <_svfiprintf_r+0x1f4>
 8019020:	7821      	ldrb	r1, [r4, #0]
 8019022:	2203      	movs	r2, #3
 8019024:	4650      	mov	r0, sl
 8019026:	f7e7 f923 	bl	8000270 <memchr>
 801902a:	b138      	cbz	r0, 801903c <_svfiprintf_r+0x150>
 801902c:	9b04      	ldr	r3, [sp, #16]
 801902e:	eba0 000a 	sub.w	r0, r0, sl
 8019032:	2240      	movs	r2, #64	@ 0x40
 8019034:	4082      	lsls	r2, r0
 8019036:	4313      	orrs	r3, r2
 8019038:	3401      	adds	r4, #1
 801903a:	9304      	str	r3, [sp, #16]
 801903c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019040:	4824      	ldr	r0, [pc, #144]	@ (80190d4 <_svfiprintf_r+0x1e8>)
 8019042:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019046:	2206      	movs	r2, #6
 8019048:	f7e7 f912 	bl	8000270 <memchr>
 801904c:	2800      	cmp	r0, #0
 801904e:	d036      	beq.n	80190be <_svfiprintf_r+0x1d2>
 8019050:	4b21      	ldr	r3, [pc, #132]	@ (80190d8 <_svfiprintf_r+0x1ec>)
 8019052:	bb1b      	cbnz	r3, 801909c <_svfiprintf_r+0x1b0>
 8019054:	9b03      	ldr	r3, [sp, #12]
 8019056:	3307      	adds	r3, #7
 8019058:	f023 0307 	bic.w	r3, r3, #7
 801905c:	3308      	adds	r3, #8
 801905e:	9303      	str	r3, [sp, #12]
 8019060:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019062:	4433      	add	r3, r6
 8019064:	9309      	str	r3, [sp, #36]	@ 0x24
 8019066:	e76a      	b.n	8018f3e <_svfiprintf_r+0x52>
 8019068:	fb0c 3202 	mla	r2, ip, r2, r3
 801906c:	460c      	mov	r4, r1
 801906e:	2001      	movs	r0, #1
 8019070:	e7a8      	b.n	8018fc4 <_svfiprintf_r+0xd8>
 8019072:	2300      	movs	r3, #0
 8019074:	3401      	adds	r4, #1
 8019076:	9305      	str	r3, [sp, #20]
 8019078:	4619      	mov	r1, r3
 801907a:	f04f 0c0a 	mov.w	ip, #10
 801907e:	4620      	mov	r0, r4
 8019080:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019084:	3a30      	subs	r2, #48	@ 0x30
 8019086:	2a09      	cmp	r2, #9
 8019088:	d903      	bls.n	8019092 <_svfiprintf_r+0x1a6>
 801908a:	2b00      	cmp	r3, #0
 801908c:	d0c6      	beq.n	801901c <_svfiprintf_r+0x130>
 801908e:	9105      	str	r1, [sp, #20]
 8019090:	e7c4      	b.n	801901c <_svfiprintf_r+0x130>
 8019092:	fb0c 2101 	mla	r1, ip, r1, r2
 8019096:	4604      	mov	r4, r0
 8019098:	2301      	movs	r3, #1
 801909a:	e7f0      	b.n	801907e <_svfiprintf_r+0x192>
 801909c:	ab03      	add	r3, sp, #12
 801909e:	9300      	str	r3, [sp, #0]
 80190a0:	462a      	mov	r2, r5
 80190a2:	4b0e      	ldr	r3, [pc, #56]	@ (80190dc <_svfiprintf_r+0x1f0>)
 80190a4:	a904      	add	r1, sp, #16
 80190a6:	4638      	mov	r0, r7
 80190a8:	f3af 8000 	nop.w
 80190ac:	1c42      	adds	r2, r0, #1
 80190ae:	4606      	mov	r6, r0
 80190b0:	d1d6      	bne.n	8019060 <_svfiprintf_r+0x174>
 80190b2:	89ab      	ldrh	r3, [r5, #12]
 80190b4:	065b      	lsls	r3, r3, #25
 80190b6:	f53f af2d 	bmi.w	8018f14 <_svfiprintf_r+0x28>
 80190ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80190bc:	e72c      	b.n	8018f18 <_svfiprintf_r+0x2c>
 80190be:	ab03      	add	r3, sp, #12
 80190c0:	9300      	str	r3, [sp, #0]
 80190c2:	462a      	mov	r2, r5
 80190c4:	4b05      	ldr	r3, [pc, #20]	@ (80190dc <_svfiprintf_r+0x1f0>)
 80190c6:	a904      	add	r1, sp, #16
 80190c8:	4638      	mov	r0, r7
 80190ca:	f000 f9bb 	bl	8019444 <_printf_i>
 80190ce:	e7ed      	b.n	80190ac <_svfiprintf_r+0x1c0>
 80190d0:	08019e57 	.word	0x08019e57
 80190d4:	08019e61 	.word	0x08019e61
 80190d8:	00000000 	.word	0x00000000
 80190dc:	08018e35 	.word	0x08018e35
 80190e0:	08019e5d 	.word	0x08019e5d

080190e4 <__sfputc_r>:
 80190e4:	6893      	ldr	r3, [r2, #8]
 80190e6:	3b01      	subs	r3, #1
 80190e8:	2b00      	cmp	r3, #0
 80190ea:	b410      	push	{r4}
 80190ec:	6093      	str	r3, [r2, #8]
 80190ee:	da08      	bge.n	8019102 <__sfputc_r+0x1e>
 80190f0:	6994      	ldr	r4, [r2, #24]
 80190f2:	42a3      	cmp	r3, r4
 80190f4:	db01      	blt.n	80190fa <__sfputc_r+0x16>
 80190f6:	290a      	cmp	r1, #10
 80190f8:	d103      	bne.n	8019102 <__sfputc_r+0x1e>
 80190fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80190fe:	f7ff bbd2 	b.w	80188a6 <__swbuf_r>
 8019102:	6813      	ldr	r3, [r2, #0]
 8019104:	1c58      	adds	r0, r3, #1
 8019106:	6010      	str	r0, [r2, #0]
 8019108:	7019      	strb	r1, [r3, #0]
 801910a:	4608      	mov	r0, r1
 801910c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019110:	4770      	bx	lr

08019112 <__sfputs_r>:
 8019112:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019114:	4606      	mov	r6, r0
 8019116:	460f      	mov	r7, r1
 8019118:	4614      	mov	r4, r2
 801911a:	18d5      	adds	r5, r2, r3
 801911c:	42ac      	cmp	r4, r5
 801911e:	d101      	bne.n	8019124 <__sfputs_r+0x12>
 8019120:	2000      	movs	r0, #0
 8019122:	e007      	b.n	8019134 <__sfputs_r+0x22>
 8019124:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019128:	463a      	mov	r2, r7
 801912a:	4630      	mov	r0, r6
 801912c:	f7ff ffda 	bl	80190e4 <__sfputc_r>
 8019130:	1c43      	adds	r3, r0, #1
 8019132:	d1f3      	bne.n	801911c <__sfputs_r+0xa>
 8019134:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08019138 <_vfiprintf_r>:
 8019138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801913c:	460d      	mov	r5, r1
 801913e:	b09d      	sub	sp, #116	@ 0x74
 8019140:	4614      	mov	r4, r2
 8019142:	4698      	mov	r8, r3
 8019144:	4606      	mov	r6, r0
 8019146:	b118      	cbz	r0, 8019150 <_vfiprintf_r+0x18>
 8019148:	6a03      	ldr	r3, [r0, #32]
 801914a:	b90b      	cbnz	r3, 8019150 <_vfiprintf_r+0x18>
 801914c:	f7ff fa8c 	bl	8018668 <__sinit>
 8019150:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019152:	07d9      	lsls	r1, r3, #31
 8019154:	d405      	bmi.n	8019162 <_vfiprintf_r+0x2a>
 8019156:	89ab      	ldrh	r3, [r5, #12]
 8019158:	059a      	lsls	r2, r3, #22
 801915a:	d402      	bmi.n	8019162 <_vfiprintf_r+0x2a>
 801915c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801915e:	f7ff fd3a 	bl	8018bd6 <__retarget_lock_acquire_recursive>
 8019162:	89ab      	ldrh	r3, [r5, #12]
 8019164:	071b      	lsls	r3, r3, #28
 8019166:	d501      	bpl.n	801916c <_vfiprintf_r+0x34>
 8019168:	692b      	ldr	r3, [r5, #16]
 801916a:	b99b      	cbnz	r3, 8019194 <_vfiprintf_r+0x5c>
 801916c:	4629      	mov	r1, r5
 801916e:	4630      	mov	r0, r6
 8019170:	f7ff fbd8 	bl	8018924 <__swsetup_r>
 8019174:	b170      	cbz	r0, 8019194 <_vfiprintf_r+0x5c>
 8019176:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019178:	07dc      	lsls	r4, r3, #31
 801917a:	d504      	bpl.n	8019186 <_vfiprintf_r+0x4e>
 801917c:	f04f 30ff 	mov.w	r0, #4294967295
 8019180:	b01d      	add	sp, #116	@ 0x74
 8019182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019186:	89ab      	ldrh	r3, [r5, #12]
 8019188:	0598      	lsls	r0, r3, #22
 801918a:	d4f7      	bmi.n	801917c <_vfiprintf_r+0x44>
 801918c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801918e:	f7ff fd23 	bl	8018bd8 <__retarget_lock_release_recursive>
 8019192:	e7f3      	b.n	801917c <_vfiprintf_r+0x44>
 8019194:	2300      	movs	r3, #0
 8019196:	9309      	str	r3, [sp, #36]	@ 0x24
 8019198:	2320      	movs	r3, #32
 801919a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801919e:	f8cd 800c 	str.w	r8, [sp, #12]
 80191a2:	2330      	movs	r3, #48	@ 0x30
 80191a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8019354 <_vfiprintf_r+0x21c>
 80191a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80191ac:	f04f 0901 	mov.w	r9, #1
 80191b0:	4623      	mov	r3, r4
 80191b2:	469a      	mov	sl, r3
 80191b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80191b8:	b10a      	cbz	r2, 80191be <_vfiprintf_r+0x86>
 80191ba:	2a25      	cmp	r2, #37	@ 0x25
 80191bc:	d1f9      	bne.n	80191b2 <_vfiprintf_r+0x7a>
 80191be:	ebba 0b04 	subs.w	fp, sl, r4
 80191c2:	d00b      	beq.n	80191dc <_vfiprintf_r+0xa4>
 80191c4:	465b      	mov	r3, fp
 80191c6:	4622      	mov	r2, r4
 80191c8:	4629      	mov	r1, r5
 80191ca:	4630      	mov	r0, r6
 80191cc:	f7ff ffa1 	bl	8019112 <__sfputs_r>
 80191d0:	3001      	adds	r0, #1
 80191d2:	f000 80a7 	beq.w	8019324 <_vfiprintf_r+0x1ec>
 80191d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80191d8:	445a      	add	r2, fp
 80191da:	9209      	str	r2, [sp, #36]	@ 0x24
 80191dc:	f89a 3000 	ldrb.w	r3, [sl]
 80191e0:	2b00      	cmp	r3, #0
 80191e2:	f000 809f 	beq.w	8019324 <_vfiprintf_r+0x1ec>
 80191e6:	2300      	movs	r3, #0
 80191e8:	f04f 32ff 	mov.w	r2, #4294967295
 80191ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80191f0:	f10a 0a01 	add.w	sl, sl, #1
 80191f4:	9304      	str	r3, [sp, #16]
 80191f6:	9307      	str	r3, [sp, #28]
 80191f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80191fc:	931a      	str	r3, [sp, #104]	@ 0x68
 80191fe:	4654      	mov	r4, sl
 8019200:	2205      	movs	r2, #5
 8019202:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019206:	4853      	ldr	r0, [pc, #332]	@ (8019354 <_vfiprintf_r+0x21c>)
 8019208:	f7e7 f832 	bl	8000270 <memchr>
 801920c:	9a04      	ldr	r2, [sp, #16]
 801920e:	b9d8      	cbnz	r0, 8019248 <_vfiprintf_r+0x110>
 8019210:	06d1      	lsls	r1, r2, #27
 8019212:	bf44      	itt	mi
 8019214:	2320      	movmi	r3, #32
 8019216:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801921a:	0713      	lsls	r3, r2, #28
 801921c:	bf44      	itt	mi
 801921e:	232b      	movmi	r3, #43	@ 0x2b
 8019220:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019224:	f89a 3000 	ldrb.w	r3, [sl]
 8019228:	2b2a      	cmp	r3, #42	@ 0x2a
 801922a:	d015      	beq.n	8019258 <_vfiprintf_r+0x120>
 801922c:	9a07      	ldr	r2, [sp, #28]
 801922e:	4654      	mov	r4, sl
 8019230:	2000      	movs	r0, #0
 8019232:	f04f 0c0a 	mov.w	ip, #10
 8019236:	4621      	mov	r1, r4
 8019238:	f811 3b01 	ldrb.w	r3, [r1], #1
 801923c:	3b30      	subs	r3, #48	@ 0x30
 801923e:	2b09      	cmp	r3, #9
 8019240:	d94b      	bls.n	80192da <_vfiprintf_r+0x1a2>
 8019242:	b1b0      	cbz	r0, 8019272 <_vfiprintf_r+0x13a>
 8019244:	9207      	str	r2, [sp, #28]
 8019246:	e014      	b.n	8019272 <_vfiprintf_r+0x13a>
 8019248:	eba0 0308 	sub.w	r3, r0, r8
 801924c:	fa09 f303 	lsl.w	r3, r9, r3
 8019250:	4313      	orrs	r3, r2
 8019252:	9304      	str	r3, [sp, #16]
 8019254:	46a2      	mov	sl, r4
 8019256:	e7d2      	b.n	80191fe <_vfiprintf_r+0xc6>
 8019258:	9b03      	ldr	r3, [sp, #12]
 801925a:	1d19      	adds	r1, r3, #4
 801925c:	681b      	ldr	r3, [r3, #0]
 801925e:	9103      	str	r1, [sp, #12]
 8019260:	2b00      	cmp	r3, #0
 8019262:	bfbb      	ittet	lt
 8019264:	425b      	neglt	r3, r3
 8019266:	f042 0202 	orrlt.w	r2, r2, #2
 801926a:	9307      	strge	r3, [sp, #28]
 801926c:	9307      	strlt	r3, [sp, #28]
 801926e:	bfb8      	it	lt
 8019270:	9204      	strlt	r2, [sp, #16]
 8019272:	7823      	ldrb	r3, [r4, #0]
 8019274:	2b2e      	cmp	r3, #46	@ 0x2e
 8019276:	d10a      	bne.n	801928e <_vfiprintf_r+0x156>
 8019278:	7863      	ldrb	r3, [r4, #1]
 801927a:	2b2a      	cmp	r3, #42	@ 0x2a
 801927c:	d132      	bne.n	80192e4 <_vfiprintf_r+0x1ac>
 801927e:	9b03      	ldr	r3, [sp, #12]
 8019280:	1d1a      	adds	r2, r3, #4
 8019282:	681b      	ldr	r3, [r3, #0]
 8019284:	9203      	str	r2, [sp, #12]
 8019286:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801928a:	3402      	adds	r4, #2
 801928c:	9305      	str	r3, [sp, #20]
 801928e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8019364 <_vfiprintf_r+0x22c>
 8019292:	7821      	ldrb	r1, [r4, #0]
 8019294:	2203      	movs	r2, #3
 8019296:	4650      	mov	r0, sl
 8019298:	f7e6 ffea 	bl	8000270 <memchr>
 801929c:	b138      	cbz	r0, 80192ae <_vfiprintf_r+0x176>
 801929e:	9b04      	ldr	r3, [sp, #16]
 80192a0:	eba0 000a 	sub.w	r0, r0, sl
 80192a4:	2240      	movs	r2, #64	@ 0x40
 80192a6:	4082      	lsls	r2, r0
 80192a8:	4313      	orrs	r3, r2
 80192aa:	3401      	adds	r4, #1
 80192ac:	9304      	str	r3, [sp, #16]
 80192ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80192b2:	4829      	ldr	r0, [pc, #164]	@ (8019358 <_vfiprintf_r+0x220>)
 80192b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80192b8:	2206      	movs	r2, #6
 80192ba:	f7e6 ffd9 	bl	8000270 <memchr>
 80192be:	2800      	cmp	r0, #0
 80192c0:	d03f      	beq.n	8019342 <_vfiprintf_r+0x20a>
 80192c2:	4b26      	ldr	r3, [pc, #152]	@ (801935c <_vfiprintf_r+0x224>)
 80192c4:	bb1b      	cbnz	r3, 801930e <_vfiprintf_r+0x1d6>
 80192c6:	9b03      	ldr	r3, [sp, #12]
 80192c8:	3307      	adds	r3, #7
 80192ca:	f023 0307 	bic.w	r3, r3, #7
 80192ce:	3308      	adds	r3, #8
 80192d0:	9303      	str	r3, [sp, #12]
 80192d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80192d4:	443b      	add	r3, r7
 80192d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80192d8:	e76a      	b.n	80191b0 <_vfiprintf_r+0x78>
 80192da:	fb0c 3202 	mla	r2, ip, r2, r3
 80192de:	460c      	mov	r4, r1
 80192e0:	2001      	movs	r0, #1
 80192e2:	e7a8      	b.n	8019236 <_vfiprintf_r+0xfe>
 80192e4:	2300      	movs	r3, #0
 80192e6:	3401      	adds	r4, #1
 80192e8:	9305      	str	r3, [sp, #20]
 80192ea:	4619      	mov	r1, r3
 80192ec:	f04f 0c0a 	mov.w	ip, #10
 80192f0:	4620      	mov	r0, r4
 80192f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80192f6:	3a30      	subs	r2, #48	@ 0x30
 80192f8:	2a09      	cmp	r2, #9
 80192fa:	d903      	bls.n	8019304 <_vfiprintf_r+0x1cc>
 80192fc:	2b00      	cmp	r3, #0
 80192fe:	d0c6      	beq.n	801928e <_vfiprintf_r+0x156>
 8019300:	9105      	str	r1, [sp, #20]
 8019302:	e7c4      	b.n	801928e <_vfiprintf_r+0x156>
 8019304:	fb0c 2101 	mla	r1, ip, r1, r2
 8019308:	4604      	mov	r4, r0
 801930a:	2301      	movs	r3, #1
 801930c:	e7f0      	b.n	80192f0 <_vfiprintf_r+0x1b8>
 801930e:	ab03      	add	r3, sp, #12
 8019310:	9300      	str	r3, [sp, #0]
 8019312:	462a      	mov	r2, r5
 8019314:	4b12      	ldr	r3, [pc, #72]	@ (8019360 <_vfiprintf_r+0x228>)
 8019316:	a904      	add	r1, sp, #16
 8019318:	4630      	mov	r0, r6
 801931a:	f3af 8000 	nop.w
 801931e:	4607      	mov	r7, r0
 8019320:	1c78      	adds	r0, r7, #1
 8019322:	d1d6      	bne.n	80192d2 <_vfiprintf_r+0x19a>
 8019324:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019326:	07d9      	lsls	r1, r3, #31
 8019328:	d405      	bmi.n	8019336 <_vfiprintf_r+0x1fe>
 801932a:	89ab      	ldrh	r3, [r5, #12]
 801932c:	059a      	lsls	r2, r3, #22
 801932e:	d402      	bmi.n	8019336 <_vfiprintf_r+0x1fe>
 8019330:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019332:	f7ff fc51 	bl	8018bd8 <__retarget_lock_release_recursive>
 8019336:	89ab      	ldrh	r3, [r5, #12]
 8019338:	065b      	lsls	r3, r3, #25
 801933a:	f53f af1f 	bmi.w	801917c <_vfiprintf_r+0x44>
 801933e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019340:	e71e      	b.n	8019180 <_vfiprintf_r+0x48>
 8019342:	ab03      	add	r3, sp, #12
 8019344:	9300      	str	r3, [sp, #0]
 8019346:	462a      	mov	r2, r5
 8019348:	4b05      	ldr	r3, [pc, #20]	@ (8019360 <_vfiprintf_r+0x228>)
 801934a:	a904      	add	r1, sp, #16
 801934c:	4630      	mov	r0, r6
 801934e:	f000 f879 	bl	8019444 <_printf_i>
 8019352:	e7e4      	b.n	801931e <_vfiprintf_r+0x1e6>
 8019354:	08019e57 	.word	0x08019e57
 8019358:	08019e61 	.word	0x08019e61
 801935c:	00000000 	.word	0x00000000
 8019360:	08019113 	.word	0x08019113
 8019364:	08019e5d 	.word	0x08019e5d

08019368 <_printf_common>:
 8019368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801936c:	4616      	mov	r6, r2
 801936e:	4698      	mov	r8, r3
 8019370:	688a      	ldr	r2, [r1, #8]
 8019372:	690b      	ldr	r3, [r1, #16]
 8019374:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019378:	4293      	cmp	r3, r2
 801937a:	bfb8      	it	lt
 801937c:	4613      	movlt	r3, r2
 801937e:	6033      	str	r3, [r6, #0]
 8019380:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019384:	4607      	mov	r7, r0
 8019386:	460c      	mov	r4, r1
 8019388:	b10a      	cbz	r2, 801938e <_printf_common+0x26>
 801938a:	3301      	adds	r3, #1
 801938c:	6033      	str	r3, [r6, #0]
 801938e:	6823      	ldr	r3, [r4, #0]
 8019390:	0699      	lsls	r1, r3, #26
 8019392:	bf42      	ittt	mi
 8019394:	6833      	ldrmi	r3, [r6, #0]
 8019396:	3302      	addmi	r3, #2
 8019398:	6033      	strmi	r3, [r6, #0]
 801939a:	6825      	ldr	r5, [r4, #0]
 801939c:	f015 0506 	ands.w	r5, r5, #6
 80193a0:	d106      	bne.n	80193b0 <_printf_common+0x48>
 80193a2:	f104 0a19 	add.w	sl, r4, #25
 80193a6:	68e3      	ldr	r3, [r4, #12]
 80193a8:	6832      	ldr	r2, [r6, #0]
 80193aa:	1a9b      	subs	r3, r3, r2
 80193ac:	42ab      	cmp	r3, r5
 80193ae:	dc26      	bgt.n	80193fe <_printf_common+0x96>
 80193b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80193b4:	6822      	ldr	r2, [r4, #0]
 80193b6:	3b00      	subs	r3, #0
 80193b8:	bf18      	it	ne
 80193ba:	2301      	movne	r3, #1
 80193bc:	0692      	lsls	r2, r2, #26
 80193be:	d42b      	bmi.n	8019418 <_printf_common+0xb0>
 80193c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80193c4:	4641      	mov	r1, r8
 80193c6:	4638      	mov	r0, r7
 80193c8:	47c8      	blx	r9
 80193ca:	3001      	adds	r0, #1
 80193cc:	d01e      	beq.n	801940c <_printf_common+0xa4>
 80193ce:	6823      	ldr	r3, [r4, #0]
 80193d0:	6922      	ldr	r2, [r4, #16]
 80193d2:	f003 0306 	and.w	r3, r3, #6
 80193d6:	2b04      	cmp	r3, #4
 80193d8:	bf02      	ittt	eq
 80193da:	68e5      	ldreq	r5, [r4, #12]
 80193dc:	6833      	ldreq	r3, [r6, #0]
 80193de:	1aed      	subeq	r5, r5, r3
 80193e0:	68a3      	ldr	r3, [r4, #8]
 80193e2:	bf0c      	ite	eq
 80193e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80193e8:	2500      	movne	r5, #0
 80193ea:	4293      	cmp	r3, r2
 80193ec:	bfc4      	itt	gt
 80193ee:	1a9b      	subgt	r3, r3, r2
 80193f0:	18ed      	addgt	r5, r5, r3
 80193f2:	2600      	movs	r6, #0
 80193f4:	341a      	adds	r4, #26
 80193f6:	42b5      	cmp	r5, r6
 80193f8:	d11a      	bne.n	8019430 <_printf_common+0xc8>
 80193fa:	2000      	movs	r0, #0
 80193fc:	e008      	b.n	8019410 <_printf_common+0xa8>
 80193fe:	2301      	movs	r3, #1
 8019400:	4652      	mov	r2, sl
 8019402:	4641      	mov	r1, r8
 8019404:	4638      	mov	r0, r7
 8019406:	47c8      	blx	r9
 8019408:	3001      	adds	r0, #1
 801940a:	d103      	bne.n	8019414 <_printf_common+0xac>
 801940c:	f04f 30ff 	mov.w	r0, #4294967295
 8019410:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019414:	3501      	adds	r5, #1
 8019416:	e7c6      	b.n	80193a6 <_printf_common+0x3e>
 8019418:	18e1      	adds	r1, r4, r3
 801941a:	1c5a      	adds	r2, r3, #1
 801941c:	2030      	movs	r0, #48	@ 0x30
 801941e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019422:	4422      	add	r2, r4
 8019424:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019428:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801942c:	3302      	adds	r3, #2
 801942e:	e7c7      	b.n	80193c0 <_printf_common+0x58>
 8019430:	2301      	movs	r3, #1
 8019432:	4622      	mov	r2, r4
 8019434:	4641      	mov	r1, r8
 8019436:	4638      	mov	r0, r7
 8019438:	47c8      	blx	r9
 801943a:	3001      	adds	r0, #1
 801943c:	d0e6      	beq.n	801940c <_printf_common+0xa4>
 801943e:	3601      	adds	r6, #1
 8019440:	e7d9      	b.n	80193f6 <_printf_common+0x8e>
	...

08019444 <_printf_i>:
 8019444:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019448:	7e0f      	ldrb	r7, [r1, #24]
 801944a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801944c:	2f78      	cmp	r7, #120	@ 0x78
 801944e:	4691      	mov	r9, r2
 8019450:	4680      	mov	r8, r0
 8019452:	460c      	mov	r4, r1
 8019454:	469a      	mov	sl, r3
 8019456:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801945a:	d807      	bhi.n	801946c <_printf_i+0x28>
 801945c:	2f62      	cmp	r7, #98	@ 0x62
 801945e:	d80a      	bhi.n	8019476 <_printf_i+0x32>
 8019460:	2f00      	cmp	r7, #0
 8019462:	f000 80d1 	beq.w	8019608 <_printf_i+0x1c4>
 8019466:	2f58      	cmp	r7, #88	@ 0x58
 8019468:	f000 80b8 	beq.w	80195dc <_printf_i+0x198>
 801946c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019470:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019474:	e03a      	b.n	80194ec <_printf_i+0xa8>
 8019476:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801947a:	2b15      	cmp	r3, #21
 801947c:	d8f6      	bhi.n	801946c <_printf_i+0x28>
 801947e:	a101      	add	r1, pc, #4	@ (adr r1, 8019484 <_printf_i+0x40>)
 8019480:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019484:	080194dd 	.word	0x080194dd
 8019488:	080194f1 	.word	0x080194f1
 801948c:	0801946d 	.word	0x0801946d
 8019490:	0801946d 	.word	0x0801946d
 8019494:	0801946d 	.word	0x0801946d
 8019498:	0801946d 	.word	0x0801946d
 801949c:	080194f1 	.word	0x080194f1
 80194a0:	0801946d 	.word	0x0801946d
 80194a4:	0801946d 	.word	0x0801946d
 80194a8:	0801946d 	.word	0x0801946d
 80194ac:	0801946d 	.word	0x0801946d
 80194b0:	080195ef 	.word	0x080195ef
 80194b4:	0801951b 	.word	0x0801951b
 80194b8:	080195a9 	.word	0x080195a9
 80194bc:	0801946d 	.word	0x0801946d
 80194c0:	0801946d 	.word	0x0801946d
 80194c4:	08019611 	.word	0x08019611
 80194c8:	0801946d 	.word	0x0801946d
 80194cc:	0801951b 	.word	0x0801951b
 80194d0:	0801946d 	.word	0x0801946d
 80194d4:	0801946d 	.word	0x0801946d
 80194d8:	080195b1 	.word	0x080195b1
 80194dc:	6833      	ldr	r3, [r6, #0]
 80194de:	1d1a      	adds	r2, r3, #4
 80194e0:	681b      	ldr	r3, [r3, #0]
 80194e2:	6032      	str	r2, [r6, #0]
 80194e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80194e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80194ec:	2301      	movs	r3, #1
 80194ee:	e09c      	b.n	801962a <_printf_i+0x1e6>
 80194f0:	6833      	ldr	r3, [r6, #0]
 80194f2:	6820      	ldr	r0, [r4, #0]
 80194f4:	1d19      	adds	r1, r3, #4
 80194f6:	6031      	str	r1, [r6, #0]
 80194f8:	0606      	lsls	r6, r0, #24
 80194fa:	d501      	bpl.n	8019500 <_printf_i+0xbc>
 80194fc:	681d      	ldr	r5, [r3, #0]
 80194fe:	e003      	b.n	8019508 <_printf_i+0xc4>
 8019500:	0645      	lsls	r5, r0, #25
 8019502:	d5fb      	bpl.n	80194fc <_printf_i+0xb8>
 8019504:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019508:	2d00      	cmp	r5, #0
 801950a:	da03      	bge.n	8019514 <_printf_i+0xd0>
 801950c:	232d      	movs	r3, #45	@ 0x2d
 801950e:	426d      	negs	r5, r5
 8019510:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019514:	4858      	ldr	r0, [pc, #352]	@ (8019678 <_printf_i+0x234>)
 8019516:	230a      	movs	r3, #10
 8019518:	e011      	b.n	801953e <_printf_i+0xfa>
 801951a:	6821      	ldr	r1, [r4, #0]
 801951c:	6833      	ldr	r3, [r6, #0]
 801951e:	0608      	lsls	r0, r1, #24
 8019520:	f853 5b04 	ldr.w	r5, [r3], #4
 8019524:	d402      	bmi.n	801952c <_printf_i+0xe8>
 8019526:	0649      	lsls	r1, r1, #25
 8019528:	bf48      	it	mi
 801952a:	b2ad      	uxthmi	r5, r5
 801952c:	2f6f      	cmp	r7, #111	@ 0x6f
 801952e:	4852      	ldr	r0, [pc, #328]	@ (8019678 <_printf_i+0x234>)
 8019530:	6033      	str	r3, [r6, #0]
 8019532:	bf14      	ite	ne
 8019534:	230a      	movne	r3, #10
 8019536:	2308      	moveq	r3, #8
 8019538:	2100      	movs	r1, #0
 801953a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801953e:	6866      	ldr	r6, [r4, #4]
 8019540:	60a6      	str	r6, [r4, #8]
 8019542:	2e00      	cmp	r6, #0
 8019544:	db05      	blt.n	8019552 <_printf_i+0x10e>
 8019546:	6821      	ldr	r1, [r4, #0]
 8019548:	432e      	orrs	r6, r5
 801954a:	f021 0104 	bic.w	r1, r1, #4
 801954e:	6021      	str	r1, [r4, #0]
 8019550:	d04b      	beq.n	80195ea <_printf_i+0x1a6>
 8019552:	4616      	mov	r6, r2
 8019554:	fbb5 f1f3 	udiv	r1, r5, r3
 8019558:	fb03 5711 	mls	r7, r3, r1, r5
 801955c:	5dc7      	ldrb	r7, [r0, r7]
 801955e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019562:	462f      	mov	r7, r5
 8019564:	42bb      	cmp	r3, r7
 8019566:	460d      	mov	r5, r1
 8019568:	d9f4      	bls.n	8019554 <_printf_i+0x110>
 801956a:	2b08      	cmp	r3, #8
 801956c:	d10b      	bne.n	8019586 <_printf_i+0x142>
 801956e:	6823      	ldr	r3, [r4, #0]
 8019570:	07df      	lsls	r7, r3, #31
 8019572:	d508      	bpl.n	8019586 <_printf_i+0x142>
 8019574:	6923      	ldr	r3, [r4, #16]
 8019576:	6861      	ldr	r1, [r4, #4]
 8019578:	4299      	cmp	r1, r3
 801957a:	bfde      	ittt	le
 801957c:	2330      	movle	r3, #48	@ 0x30
 801957e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019582:	f106 36ff 	addle.w	r6, r6, #4294967295
 8019586:	1b92      	subs	r2, r2, r6
 8019588:	6122      	str	r2, [r4, #16]
 801958a:	f8cd a000 	str.w	sl, [sp]
 801958e:	464b      	mov	r3, r9
 8019590:	aa03      	add	r2, sp, #12
 8019592:	4621      	mov	r1, r4
 8019594:	4640      	mov	r0, r8
 8019596:	f7ff fee7 	bl	8019368 <_printf_common>
 801959a:	3001      	adds	r0, #1
 801959c:	d14a      	bne.n	8019634 <_printf_i+0x1f0>
 801959e:	f04f 30ff 	mov.w	r0, #4294967295
 80195a2:	b004      	add	sp, #16
 80195a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80195a8:	6823      	ldr	r3, [r4, #0]
 80195aa:	f043 0320 	orr.w	r3, r3, #32
 80195ae:	6023      	str	r3, [r4, #0]
 80195b0:	4832      	ldr	r0, [pc, #200]	@ (801967c <_printf_i+0x238>)
 80195b2:	2778      	movs	r7, #120	@ 0x78
 80195b4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80195b8:	6823      	ldr	r3, [r4, #0]
 80195ba:	6831      	ldr	r1, [r6, #0]
 80195bc:	061f      	lsls	r7, r3, #24
 80195be:	f851 5b04 	ldr.w	r5, [r1], #4
 80195c2:	d402      	bmi.n	80195ca <_printf_i+0x186>
 80195c4:	065f      	lsls	r7, r3, #25
 80195c6:	bf48      	it	mi
 80195c8:	b2ad      	uxthmi	r5, r5
 80195ca:	6031      	str	r1, [r6, #0]
 80195cc:	07d9      	lsls	r1, r3, #31
 80195ce:	bf44      	itt	mi
 80195d0:	f043 0320 	orrmi.w	r3, r3, #32
 80195d4:	6023      	strmi	r3, [r4, #0]
 80195d6:	b11d      	cbz	r5, 80195e0 <_printf_i+0x19c>
 80195d8:	2310      	movs	r3, #16
 80195da:	e7ad      	b.n	8019538 <_printf_i+0xf4>
 80195dc:	4826      	ldr	r0, [pc, #152]	@ (8019678 <_printf_i+0x234>)
 80195de:	e7e9      	b.n	80195b4 <_printf_i+0x170>
 80195e0:	6823      	ldr	r3, [r4, #0]
 80195e2:	f023 0320 	bic.w	r3, r3, #32
 80195e6:	6023      	str	r3, [r4, #0]
 80195e8:	e7f6      	b.n	80195d8 <_printf_i+0x194>
 80195ea:	4616      	mov	r6, r2
 80195ec:	e7bd      	b.n	801956a <_printf_i+0x126>
 80195ee:	6833      	ldr	r3, [r6, #0]
 80195f0:	6825      	ldr	r5, [r4, #0]
 80195f2:	6961      	ldr	r1, [r4, #20]
 80195f4:	1d18      	adds	r0, r3, #4
 80195f6:	6030      	str	r0, [r6, #0]
 80195f8:	062e      	lsls	r6, r5, #24
 80195fa:	681b      	ldr	r3, [r3, #0]
 80195fc:	d501      	bpl.n	8019602 <_printf_i+0x1be>
 80195fe:	6019      	str	r1, [r3, #0]
 8019600:	e002      	b.n	8019608 <_printf_i+0x1c4>
 8019602:	0668      	lsls	r0, r5, #25
 8019604:	d5fb      	bpl.n	80195fe <_printf_i+0x1ba>
 8019606:	8019      	strh	r1, [r3, #0]
 8019608:	2300      	movs	r3, #0
 801960a:	6123      	str	r3, [r4, #16]
 801960c:	4616      	mov	r6, r2
 801960e:	e7bc      	b.n	801958a <_printf_i+0x146>
 8019610:	6833      	ldr	r3, [r6, #0]
 8019612:	1d1a      	adds	r2, r3, #4
 8019614:	6032      	str	r2, [r6, #0]
 8019616:	681e      	ldr	r6, [r3, #0]
 8019618:	6862      	ldr	r2, [r4, #4]
 801961a:	2100      	movs	r1, #0
 801961c:	4630      	mov	r0, r6
 801961e:	f7e6 fe27 	bl	8000270 <memchr>
 8019622:	b108      	cbz	r0, 8019628 <_printf_i+0x1e4>
 8019624:	1b80      	subs	r0, r0, r6
 8019626:	6060      	str	r0, [r4, #4]
 8019628:	6863      	ldr	r3, [r4, #4]
 801962a:	6123      	str	r3, [r4, #16]
 801962c:	2300      	movs	r3, #0
 801962e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019632:	e7aa      	b.n	801958a <_printf_i+0x146>
 8019634:	6923      	ldr	r3, [r4, #16]
 8019636:	4632      	mov	r2, r6
 8019638:	4649      	mov	r1, r9
 801963a:	4640      	mov	r0, r8
 801963c:	47d0      	blx	sl
 801963e:	3001      	adds	r0, #1
 8019640:	d0ad      	beq.n	801959e <_printf_i+0x15a>
 8019642:	6823      	ldr	r3, [r4, #0]
 8019644:	079b      	lsls	r3, r3, #30
 8019646:	d413      	bmi.n	8019670 <_printf_i+0x22c>
 8019648:	68e0      	ldr	r0, [r4, #12]
 801964a:	9b03      	ldr	r3, [sp, #12]
 801964c:	4298      	cmp	r0, r3
 801964e:	bfb8      	it	lt
 8019650:	4618      	movlt	r0, r3
 8019652:	e7a6      	b.n	80195a2 <_printf_i+0x15e>
 8019654:	2301      	movs	r3, #1
 8019656:	4632      	mov	r2, r6
 8019658:	4649      	mov	r1, r9
 801965a:	4640      	mov	r0, r8
 801965c:	47d0      	blx	sl
 801965e:	3001      	adds	r0, #1
 8019660:	d09d      	beq.n	801959e <_printf_i+0x15a>
 8019662:	3501      	adds	r5, #1
 8019664:	68e3      	ldr	r3, [r4, #12]
 8019666:	9903      	ldr	r1, [sp, #12]
 8019668:	1a5b      	subs	r3, r3, r1
 801966a:	42ab      	cmp	r3, r5
 801966c:	dcf2      	bgt.n	8019654 <_printf_i+0x210>
 801966e:	e7eb      	b.n	8019648 <_printf_i+0x204>
 8019670:	2500      	movs	r5, #0
 8019672:	f104 0619 	add.w	r6, r4, #25
 8019676:	e7f5      	b.n	8019664 <_printf_i+0x220>
 8019678:	08019e68 	.word	0x08019e68
 801967c:	08019e79 	.word	0x08019e79

08019680 <__sflush_r>:
 8019680:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019688:	0716      	lsls	r6, r2, #28
 801968a:	4605      	mov	r5, r0
 801968c:	460c      	mov	r4, r1
 801968e:	d454      	bmi.n	801973a <__sflush_r+0xba>
 8019690:	684b      	ldr	r3, [r1, #4]
 8019692:	2b00      	cmp	r3, #0
 8019694:	dc02      	bgt.n	801969c <__sflush_r+0x1c>
 8019696:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8019698:	2b00      	cmp	r3, #0
 801969a:	dd48      	ble.n	801972e <__sflush_r+0xae>
 801969c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801969e:	2e00      	cmp	r6, #0
 80196a0:	d045      	beq.n	801972e <__sflush_r+0xae>
 80196a2:	2300      	movs	r3, #0
 80196a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80196a8:	682f      	ldr	r7, [r5, #0]
 80196aa:	6a21      	ldr	r1, [r4, #32]
 80196ac:	602b      	str	r3, [r5, #0]
 80196ae:	d030      	beq.n	8019712 <__sflush_r+0x92>
 80196b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80196b2:	89a3      	ldrh	r3, [r4, #12]
 80196b4:	0759      	lsls	r1, r3, #29
 80196b6:	d505      	bpl.n	80196c4 <__sflush_r+0x44>
 80196b8:	6863      	ldr	r3, [r4, #4]
 80196ba:	1ad2      	subs	r2, r2, r3
 80196bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80196be:	b10b      	cbz	r3, 80196c4 <__sflush_r+0x44>
 80196c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80196c2:	1ad2      	subs	r2, r2, r3
 80196c4:	2300      	movs	r3, #0
 80196c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80196c8:	6a21      	ldr	r1, [r4, #32]
 80196ca:	4628      	mov	r0, r5
 80196cc:	47b0      	blx	r6
 80196ce:	1c43      	adds	r3, r0, #1
 80196d0:	89a3      	ldrh	r3, [r4, #12]
 80196d2:	d106      	bne.n	80196e2 <__sflush_r+0x62>
 80196d4:	6829      	ldr	r1, [r5, #0]
 80196d6:	291d      	cmp	r1, #29
 80196d8:	d82b      	bhi.n	8019732 <__sflush_r+0xb2>
 80196da:	4a2a      	ldr	r2, [pc, #168]	@ (8019784 <__sflush_r+0x104>)
 80196dc:	40ca      	lsrs	r2, r1
 80196de:	07d6      	lsls	r6, r2, #31
 80196e0:	d527      	bpl.n	8019732 <__sflush_r+0xb2>
 80196e2:	2200      	movs	r2, #0
 80196e4:	6062      	str	r2, [r4, #4]
 80196e6:	04d9      	lsls	r1, r3, #19
 80196e8:	6922      	ldr	r2, [r4, #16]
 80196ea:	6022      	str	r2, [r4, #0]
 80196ec:	d504      	bpl.n	80196f8 <__sflush_r+0x78>
 80196ee:	1c42      	adds	r2, r0, #1
 80196f0:	d101      	bne.n	80196f6 <__sflush_r+0x76>
 80196f2:	682b      	ldr	r3, [r5, #0]
 80196f4:	b903      	cbnz	r3, 80196f8 <__sflush_r+0x78>
 80196f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80196f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80196fa:	602f      	str	r7, [r5, #0]
 80196fc:	b1b9      	cbz	r1, 801972e <__sflush_r+0xae>
 80196fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019702:	4299      	cmp	r1, r3
 8019704:	d002      	beq.n	801970c <__sflush_r+0x8c>
 8019706:	4628      	mov	r0, r5
 8019708:	f7ff fa94 	bl	8018c34 <_free_r>
 801970c:	2300      	movs	r3, #0
 801970e:	6363      	str	r3, [r4, #52]	@ 0x34
 8019710:	e00d      	b.n	801972e <__sflush_r+0xae>
 8019712:	2301      	movs	r3, #1
 8019714:	4628      	mov	r0, r5
 8019716:	47b0      	blx	r6
 8019718:	4602      	mov	r2, r0
 801971a:	1c50      	adds	r0, r2, #1
 801971c:	d1c9      	bne.n	80196b2 <__sflush_r+0x32>
 801971e:	682b      	ldr	r3, [r5, #0]
 8019720:	2b00      	cmp	r3, #0
 8019722:	d0c6      	beq.n	80196b2 <__sflush_r+0x32>
 8019724:	2b1d      	cmp	r3, #29
 8019726:	d001      	beq.n	801972c <__sflush_r+0xac>
 8019728:	2b16      	cmp	r3, #22
 801972a:	d11e      	bne.n	801976a <__sflush_r+0xea>
 801972c:	602f      	str	r7, [r5, #0]
 801972e:	2000      	movs	r0, #0
 8019730:	e022      	b.n	8019778 <__sflush_r+0xf8>
 8019732:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019736:	b21b      	sxth	r3, r3
 8019738:	e01b      	b.n	8019772 <__sflush_r+0xf2>
 801973a:	690f      	ldr	r7, [r1, #16]
 801973c:	2f00      	cmp	r7, #0
 801973e:	d0f6      	beq.n	801972e <__sflush_r+0xae>
 8019740:	0793      	lsls	r3, r2, #30
 8019742:	680e      	ldr	r6, [r1, #0]
 8019744:	bf08      	it	eq
 8019746:	694b      	ldreq	r3, [r1, #20]
 8019748:	600f      	str	r7, [r1, #0]
 801974a:	bf18      	it	ne
 801974c:	2300      	movne	r3, #0
 801974e:	eba6 0807 	sub.w	r8, r6, r7
 8019752:	608b      	str	r3, [r1, #8]
 8019754:	f1b8 0f00 	cmp.w	r8, #0
 8019758:	dde9      	ble.n	801972e <__sflush_r+0xae>
 801975a:	6a21      	ldr	r1, [r4, #32]
 801975c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801975e:	4643      	mov	r3, r8
 8019760:	463a      	mov	r2, r7
 8019762:	4628      	mov	r0, r5
 8019764:	47b0      	blx	r6
 8019766:	2800      	cmp	r0, #0
 8019768:	dc08      	bgt.n	801977c <__sflush_r+0xfc>
 801976a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801976e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019772:	81a3      	strh	r3, [r4, #12]
 8019774:	f04f 30ff 	mov.w	r0, #4294967295
 8019778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801977c:	4407      	add	r7, r0
 801977e:	eba8 0800 	sub.w	r8, r8, r0
 8019782:	e7e7      	b.n	8019754 <__sflush_r+0xd4>
 8019784:	20400001 	.word	0x20400001

08019788 <_fflush_r>:
 8019788:	b538      	push	{r3, r4, r5, lr}
 801978a:	690b      	ldr	r3, [r1, #16]
 801978c:	4605      	mov	r5, r0
 801978e:	460c      	mov	r4, r1
 8019790:	b913      	cbnz	r3, 8019798 <_fflush_r+0x10>
 8019792:	2500      	movs	r5, #0
 8019794:	4628      	mov	r0, r5
 8019796:	bd38      	pop	{r3, r4, r5, pc}
 8019798:	b118      	cbz	r0, 80197a2 <_fflush_r+0x1a>
 801979a:	6a03      	ldr	r3, [r0, #32]
 801979c:	b90b      	cbnz	r3, 80197a2 <_fflush_r+0x1a>
 801979e:	f7fe ff63 	bl	8018668 <__sinit>
 80197a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80197a6:	2b00      	cmp	r3, #0
 80197a8:	d0f3      	beq.n	8019792 <_fflush_r+0xa>
 80197aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80197ac:	07d0      	lsls	r0, r2, #31
 80197ae:	d404      	bmi.n	80197ba <_fflush_r+0x32>
 80197b0:	0599      	lsls	r1, r3, #22
 80197b2:	d402      	bmi.n	80197ba <_fflush_r+0x32>
 80197b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80197b6:	f7ff fa0e 	bl	8018bd6 <__retarget_lock_acquire_recursive>
 80197ba:	4628      	mov	r0, r5
 80197bc:	4621      	mov	r1, r4
 80197be:	f7ff ff5f 	bl	8019680 <__sflush_r>
 80197c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80197c4:	07da      	lsls	r2, r3, #31
 80197c6:	4605      	mov	r5, r0
 80197c8:	d4e4      	bmi.n	8019794 <_fflush_r+0xc>
 80197ca:	89a3      	ldrh	r3, [r4, #12]
 80197cc:	059b      	lsls	r3, r3, #22
 80197ce:	d4e1      	bmi.n	8019794 <_fflush_r+0xc>
 80197d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80197d2:	f7ff fa01 	bl	8018bd8 <__retarget_lock_release_recursive>
 80197d6:	e7dd      	b.n	8019794 <_fflush_r+0xc>

080197d8 <fiprintf>:
 80197d8:	b40e      	push	{r1, r2, r3}
 80197da:	b503      	push	{r0, r1, lr}
 80197dc:	4601      	mov	r1, r0
 80197de:	ab03      	add	r3, sp, #12
 80197e0:	4805      	ldr	r0, [pc, #20]	@ (80197f8 <fiprintf+0x20>)
 80197e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80197e6:	6800      	ldr	r0, [r0, #0]
 80197e8:	9301      	str	r3, [sp, #4]
 80197ea:	f7ff fca5 	bl	8019138 <_vfiprintf_r>
 80197ee:	b002      	add	sp, #8
 80197f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80197f4:	b003      	add	sp, #12
 80197f6:	4770      	bx	lr
 80197f8:	2000002c 	.word	0x2000002c

080197fc <__swhatbuf_r>:
 80197fc:	b570      	push	{r4, r5, r6, lr}
 80197fe:	460c      	mov	r4, r1
 8019800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019804:	2900      	cmp	r1, #0
 8019806:	b096      	sub	sp, #88	@ 0x58
 8019808:	4615      	mov	r5, r2
 801980a:	461e      	mov	r6, r3
 801980c:	da0d      	bge.n	801982a <__swhatbuf_r+0x2e>
 801980e:	89a3      	ldrh	r3, [r4, #12]
 8019810:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8019814:	f04f 0100 	mov.w	r1, #0
 8019818:	bf14      	ite	ne
 801981a:	2340      	movne	r3, #64	@ 0x40
 801981c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8019820:	2000      	movs	r0, #0
 8019822:	6031      	str	r1, [r6, #0]
 8019824:	602b      	str	r3, [r5, #0]
 8019826:	b016      	add	sp, #88	@ 0x58
 8019828:	bd70      	pop	{r4, r5, r6, pc}
 801982a:	466a      	mov	r2, sp
 801982c:	f000 f848 	bl	80198c0 <_fstat_r>
 8019830:	2800      	cmp	r0, #0
 8019832:	dbec      	blt.n	801980e <__swhatbuf_r+0x12>
 8019834:	9901      	ldr	r1, [sp, #4]
 8019836:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801983a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801983e:	4259      	negs	r1, r3
 8019840:	4159      	adcs	r1, r3
 8019842:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8019846:	e7eb      	b.n	8019820 <__swhatbuf_r+0x24>

08019848 <__smakebuf_r>:
 8019848:	898b      	ldrh	r3, [r1, #12]
 801984a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801984c:	079d      	lsls	r5, r3, #30
 801984e:	4606      	mov	r6, r0
 8019850:	460c      	mov	r4, r1
 8019852:	d507      	bpl.n	8019864 <__smakebuf_r+0x1c>
 8019854:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8019858:	6023      	str	r3, [r4, #0]
 801985a:	6123      	str	r3, [r4, #16]
 801985c:	2301      	movs	r3, #1
 801985e:	6163      	str	r3, [r4, #20]
 8019860:	b003      	add	sp, #12
 8019862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019864:	ab01      	add	r3, sp, #4
 8019866:	466a      	mov	r2, sp
 8019868:	f7ff ffc8 	bl	80197fc <__swhatbuf_r>
 801986c:	9f00      	ldr	r7, [sp, #0]
 801986e:	4605      	mov	r5, r0
 8019870:	4639      	mov	r1, r7
 8019872:	4630      	mov	r0, r6
 8019874:	f7ff fa52 	bl	8018d1c <_malloc_r>
 8019878:	b948      	cbnz	r0, 801988e <__smakebuf_r+0x46>
 801987a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801987e:	059a      	lsls	r2, r3, #22
 8019880:	d4ee      	bmi.n	8019860 <__smakebuf_r+0x18>
 8019882:	f023 0303 	bic.w	r3, r3, #3
 8019886:	f043 0302 	orr.w	r3, r3, #2
 801988a:	81a3      	strh	r3, [r4, #12]
 801988c:	e7e2      	b.n	8019854 <__smakebuf_r+0xc>
 801988e:	89a3      	ldrh	r3, [r4, #12]
 8019890:	6020      	str	r0, [r4, #0]
 8019892:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019896:	81a3      	strh	r3, [r4, #12]
 8019898:	9b01      	ldr	r3, [sp, #4]
 801989a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801989e:	b15b      	cbz	r3, 80198b8 <__smakebuf_r+0x70>
 80198a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80198a4:	4630      	mov	r0, r6
 80198a6:	f000 f81d 	bl	80198e4 <_isatty_r>
 80198aa:	b128      	cbz	r0, 80198b8 <__smakebuf_r+0x70>
 80198ac:	89a3      	ldrh	r3, [r4, #12]
 80198ae:	f023 0303 	bic.w	r3, r3, #3
 80198b2:	f043 0301 	orr.w	r3, r3, #1
 80198b6:	81a3      	strh	r3, [r4, #12]
 80198b8:	89a3      	ldrh	r3, [r4, #12]
 80198ba:	431d      	orrs	r5, r3
 80198bc:	81a5      	strh	r5, [r4, #12]
 80198be:	e7cf      	b.n	8019860 <__smakebuf_r+0x18>

080198c0 <_fstat_r>:
 80198c0:	b538      	push	{r3, r4, r5, lr}
 80198c2:	4d07      	ldr	r5, [pc, #28]	@ (80198e0 <_fstat_r+0x20>)
 80198c4:	2300      	movs	r3, #0
 80198c6:	4604      	mov	r4, r0
 80198c8:	4608      	mov	r0, r1
 80198ca:	4611      	mov	r1, r2
 80198cc:	602b      	str	r3, [r5, #0]
 80198ce:	f7e8 f8bb 	bl	8001a48 <_fstat>
 80198d2:	1c43      	adds	r3, r0, #1
 80198d4:	d102      	bne.n	80198dc <_fstat_r+0x1c>
 80198d6:	682b      	ldr	r3, [r5, #0]
 80198d8:	b103      	cbz	r3, 80198dc <_fstat_r+0x1c>
 80198da:	6023      	str	r3, [r4, #0]
 80198dc:	bd38      	pop	{r3, r4, r5, pc}
 80198de:	bf00      	nop
 80198e0:	2000ab8c 	.word	0x2000ab8c

080198e4 <_isatty_r>:
 80198e4:	b538      	push	{r3, r4, r5, lr}
 80198e6:	4d06      	ldr	r5, [pc, #24]	@ (8019900 <_isatty_r+0x1c>)
 80198e8:	2300      	movs	r3, #0
 80198ea:	4604      	mov	r4, r0
 80198ec:	4608      	mov	r0, r1
 80198ee:	602b      	str	r3, [r5, #0]
 80198f0:	f7e8 f8ba 	bl	8001a68 <_isatty>
 80198f4:	1c43      	adds	r3, r0, #1
 80198f6:	d102      	bne.n	80198fe <_isatty_r+0x1a>
 80198f8:	682b      	ldr	r3, [r5, #0]
 80198fa:	b103      	cbz	r3, 80198fe <_isatty_r+0x1a>
 80198fc:	6023      	str	r3, [r4, #0]
 80198fe:	bd38      	pop	{r3, r4, r5, pc}
 8019900:	2000ab8c 	.word	0x2000ab8c

08019904 <_sbrk_r>:
 8019904:	b538      	push	{r3, r4, r5, lr}
 8019906:	4d06      	ldr	r5, [pc, #24]	@ (8019920 <_sbrk_r+0x1c>)
 8019908:	2300      	movs	r3, #0
 801990a:	4604      	mov	r4, r0
 801990c:	4608      	mov	r0, r1
 801990e:	602b      	str	r3, [r5, #0]
 8019910:	f7e8 f8c2 	bl	8001a98 <_sbrk>
 8019914:	1c43      	adds	r3, r0, #1
 8019916:	d102      	bne.n	801991e <_sbrk_r+0x1a>
 8019918:	682b      	ldr	r3, [r5, #0]
 801991a:	b103      	cbz	r3, 801991e <_sbrk_r+0x1a>
 801991c:	6023      	str	r3, [r4, #0]
 801991e:	bd38      	pop	{r3, r4, r5, pc}
 8019920:	2000ab8c 	.word	0x2000ab8c

08019924 <abort>:
 8019924:	b508      	push	{r3, lr}
 8019926:	2006      	movs	r0, #6
 8019928:	f000 f85a 	bl	80199e0 <raise>
 801992c:	2001      	movs	r0, #1
 801992e:	f7e8 f857 	bl	80019e0 <_exit>

08019932 <_realloc_r>:
 8019932:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019936:	4607      	mov	r7, r0
 8019938:	4614      	mov	r4, r2
 801993a:	460d      	mov	r5, r1
 801993c:	b921      	cbnz	r1, 8019948 <_realloc_r+0x16>
 801993e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019942:	4611      	mov	r1, r2
 8019944:	f7ff b9ea 	b.w	8018d1c <_malloc_r>
 8019948:	b92a      	cbnz	r2, 8019956 <_realloc_r+0x24>
 801994a:	f7ff f973 	bl	8018c34 <_free_r>
 801994e:	4625      	mov	r5, r4
 8019950:	4628      	mov	r0, r5
 8019952:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019956:	f000 f85f 	bl	8019a18 <_malloc_usable_size_r>
 801995a:	4284      	cmp	r4, r0
 801995c:	4606      	mov	r6, r0
 801995e:	d802      	bhi.n	8019966 <_realloc_r+0x34>
 8019960:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8019964:	d8f4      	bhi.n	8019950 <_realloc_r+0x1e>
 8019966:	4621      	mov	r1, r4
 8019968:	4638      	mov	r0, r7
 801996a:	f7ff f9d7 	bl	8018d1c <_malloc_r>
 801996e:	4680      	mov	r8, r0
 8019970:	b908      	cbnz	r0, 8019976 <_realloc_r+0x44>
 8019972:	4645      	mov	r5, r8
 8019974:	e7ec      	b.n	8019950 <_realloc_r+0x1e>
 8019976:	42b4      	cmp	r4, r6
 8019978:	4622      	mov	r2, r4
 801997a:	4629      	mov	r1, r5
 801997c:	bf28      	it	cs
 801997e:	4632      	movcs	r2, r6
 8019980:	f7ff f92b 	bl	8018bda <memcpy>
 8019984:	4629      	mov	r1, r5
 8019986:	4638      	mov	r0, r7
 8019988:	f7ff f954 	bl	8018c34 <_free_r>
 801998c:	e7f1      	b.n	8019972 <_realloc_r+0x40>

0801998e <_raise_r>:
 801998e:	291f      	cmp	r1, #31
 8019990:	b538      	push	{r3, r4, r5, lr}
 8019992:	4605      	mov	r5, r0
 8019994:	460c      	mov	r4, r1
 8019996:	d904      	bls.n	80199a2 <_raise_r+0x14>
 8019998:	2316      	movs	r3, #22
 801999a:	6003      	str	r3, [r0, #0]
 801999c:	f04f 30ff 	mov.w	r0, #4294967295
 80199a0:	bd38      	pop	{r3, r4, r5, pc}
 80199a2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80199a4:	b112      	cbz	r2, 80199ac <_raise_r+0x1e>
 80199a6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80199aa:	b94b      	cbnz	r3, 80199c0 <_raise_r+0x32>
 80199ac:	4628      	mov	r0, r5
 80199ae:	f000 f831 	bl	8019a14 <_getpid_r>
 80199b2:	4622      	mov	r2, r4
 80199b4:	4601      	mov	r1, r0
 80199b6:	4628      	mov	r0, r5
 80199b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80199bc:	f000 b818 	b.w	80199f0 <_kill_r>
 80199c0:	2b01      	cmp	r3, #1
 80199c2:	d00a      	beq.n	80199da <_raise_r+0x4c>
 80199c4:	1c59      	adds	r1, r3, #1
 80199c6:	d103      	bne.n	80199d0 <_raise_r+0x42>
 80199c8:	2316      	movs	r3, #22
 80199ca:	6003      	str	r3, [r0, #0]
 80199cc:	2001      	movs	r0, #1
 80199ce:	e7e7      	b.n	80199a0 <_raise_r+0x12>
 80199d0:	2100      	movs	r1, #0
 80199d2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80199d6:	4620      	mov	r0, r4
 80199d8:	4798      	blx	r3
 80199da:	2000      	movs	r0, #0
 80199dc:	e7e0      	b.n	80199a0 <_raise_r+0x12>
	...

080199e0 <raise>:
 80199e0:	4b02      	ldr	r3, [pc, #8]	@ (80199ec <raise+0xc>)
 80199e2:	4601      	mov	r1, r0
 80199e4:	6818      	ldr	r0, [r3, #0]
 80199e6:	f7ff bfd2 	b.w	801998e <_raise_r>
 80199ea:	bf00      	nop
 80199ec:	2000002c 	.word	0x2000002c

080199f0 <_kill_r>:
 80199f0:	b538      	push	{r3, r4, r5, lr}
 80199f2:	4d07      	ldr	r5, [pc, #28]	@ (8019a10 <_kill_r+0x20>)
 80199f4:	2300      	movs	r3, #0
 80199f6:	4604      	mov	r4, r0
 80199f8:	4608      	mov	r0, r1
 80199fa:	4611      	mov	r1, r2
 80199fc:	602b      	str	r3, [r5, #0]
 80199fe:	f7e7 ffdf 	bl	80019c0 <_kill>
 8019a02:	1c43      	adds	r3, r0, #1
 8019a04:	d102      	bne.n	8019a0c <_kill_r+0x1c>
 8019a06:	682b      	ldr	r3, [r5, #0]
 8019a08:	b103      	cbz	r3, 8019a0c <_kill_r+0x1c>
 8019a0a:	6023      	str	r3, [r4, #0]
 8019a0c:	bd38      	pop	{r3, r4, r5, pc}
 8019a0e:	bf00      	nop
 8019a10:	2000ab8c 	.word	0x2000ab8c

08019a14 <_getpid_r>:
 8019a14:	f7e7 bfcc 	b.w	80019b0 <_getpid>

08019a18 <_malloc_usable_size_r>:
 8019a18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019a1c:	1f18      	subs	r0, r3, #4
 8019a1e:	2b00      	cmp	r3, #0
 8019a20:	bfbc      	itt	lt
 8019a22:	580b      	ldrlt	r3, [r1, r0]
 8019a24:	18c0      	addlt	r0, r0, r3
 8019a26:	4770      	bx	lr

08019a28 <_init>:
 8019a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019a2a:	bf00      	nop
 8019a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019a2e:	bc08      	pop	{r3}
 8019a30:	469e      	mov	lr, r3
 8019a32:	4770      	bx	lr

08019a34 <_fini>:
 8019a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019a36:	bf00      	nop
 8019a38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019a3a:	bc08      	pop	{r3}
 8019a3c:	469e      	mov	lr, r3
 8019a3e:	4770      	bx	lr
