$date
	Sun Sep 07 23:45:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module subtratorcompleto_tb $end
$var wire 1 ! s0 $end
$var wire 1 " cout0 $end
$var reg 1 # a0 $end
$var reg 1 $ b0 $end
$var reg 1 % cin0 $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#100
1"
1!
1%
#200
0%
1$
#300
0!
1%
#400
0"
1!
0%
0$
1#
#500
0!
1%
#600
0%
1$
#700
1"
1!
1%
#800
