#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Mar 15 10:06:28 2019
# Process ID: 12824
# Current directory: C:/Users/David/Desktop/BIKE KeyGen/KeyGen
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9952 C:\Users\David\Desktop\BIKE KeyGen\KeyGen\KeyGen.xpr
# Log file: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/vivado.log
# Journal file: C:/Users/David/Desktop/BIKE KeyGen/KeyGen\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 852.668 ; gain = 114.004
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: BIKE_1_top
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 951.848 ; gain = 81.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H0_GEN bound to: 3'b010 
	Parameter H1_GEN bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h_ctrl' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-12824-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-12824-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-12824-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-12824-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-12824-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-12824-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 999.980 ; gain = 129.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 999.980 ; gain = 129.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 999.980 ; gain = 129.293
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1352.570 ; gain = 481.883
30 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1352.570 ; gain = 481.883
reset_run synth_6
launch_runs synth_6 -jobs 4
[Fri Mar 15 10:08:59 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1363.746 ; gain = 0.000
launch_runs impl_2 -jobs 4
[Fri Mar 15 10:10:05 2019] Launched impl_2...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1368.840 ; gain = 3.918
open_run impl_2
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1886.207 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1886.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 120 instances were transformed.
  SRLC16E => SRL16E: 120 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1939.125 ; gain = 563.965
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:30:06 on Mar 15,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 10:30:06 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:30:06 on Mar 15,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# -- Skipping module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 10:30:07 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:30:07 on Mar 15,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:30:07 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=17100)
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1949.598 ; gain = 1.133
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 11:28:05 2019...
