; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_cat_11(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, ptr addrspace(1) %10, ptr addrspace(1) %11, i32 %12) local_unnamed_addr !dbg !7 {
  %14 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %15 = shl i32 %14, 7, !dbg !11
  %16 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %17 = and i32 %16, 127, !dbg !12
  %18 = or disjoint i32 %15, %17, !dbg !13
  %19 = icmp slt i32 %18, 576, !dbg !14
  %.frozen = freeze i32 %18, !dbg !15
  %20 = sdiv i32 %.frozen, 16, !dbg !15
  %21 = srem i32 %20, 9, !dbg !16
  %22 = mul i32 %20, 16, !dbg !17
  %.decomposed = sub i32 %.frozen, %22, !dbg !17
  %.frozen6 = freeze i32 %18, !dbg !18
  %23 = sdiv i32 %.frozen6, 144, !dbg !18
  %24 = sext i32 %21 to i64, !dbg !19
  %25 = getelementptr float, ptr addrspace(1) %6, i64 %24, !dbg !19
  %26 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %25, i1 %19) #3, !dbg !20
  %27 = getelementptr float, ptr addrspace(1) %7, i64 %24, !dbg !21
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 %19) #3, !dbg !22
  %29 = bitcast i32 %28 to float, !dbg !22
  %30 = getelementptr float, ptr addrspace(1) %8, i64 %24, !dbg !23
  %31 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 %19) #3, !dbg !24
  %32 = getelementptr float, ptr addrspace(1) %9, i64 %24, !dbg !25
  %33 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %32, i1 %19) #3, !dbg !26
  %34 = icmp slt i32 %21, 5, !dbg !27
  %35 = mul i32 %23, 144, !dbg !28
  %srem.decomposed = sub i32 %.frozen6, %35, !dbg !28
  %36 = mul nsw i32 %23, 80, !dbg !29
  %37 = add nsw i32 %36, %srem.decomposed, !dbg !30
  %38 = sext i32 %37 to i64, !dbg !31
  %39 = getelementptr float, ptr addrspace(1) %0, i64 %38, !dbg !31
  %40 = and i1 %19, %34, !dbg !32
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %39, i1 %40, i32 0, i1 %40) #3, !dbg !33
  %42 = icmp sgt i32 %21, 4, !dbg !34
  %43 = add nsw i32 %21, -5, !dbg !35
  %44 = shl nsw i32 %43, 4, !dbg !36
  %45 = shl nsw i32 %23, 6, !dbg !37
  %46 = add nsw i32 %45, %.decomposed, !dbg !38
  %47 = add nsw i32 %46, %44, !dbg !39
  %48 = sext i32 %47 to i64, !dbg !40
  %49 = getelementptr float, ptr addrspace(1) %1, i64 %48, !dbg !40
  %50 = and i1 %19, %42, !dbg !41
  %51 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %49, i1 %50, i32 0, i1 %50) #3, !dbg !42
  %52 = sext i32 %43 to i64, !dbg !43
  %53 = getelementptr float, ptr addrspace(1) %2, i64 %52, !dbg !43
  %54 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %53, i1 %50, i32 0, i1 %50) #3, !dbg !44
  %55 = getelementptr float, ptr addrspace(1) %3, i64 %52, !dbg !45
  %56 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %55, i1 %50, i32 0, i1 %50) #3, !dbg !46
  %57 = bitcast i32 %56 to float, !dbg !46
  %58 = fadd float %57, 0x3EE4F8B580000000, !dbg !47
  %59 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !48
  %.not.i = icmp eq i32 %59, 0, !dbg !48
  %60 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !48
  %.not1.i = icmp eq i32 %60, 0, !dbg !48
  br i1 %.not.i, label %66, label %61, !dbg !48

61:                                               ; preds = %13
  br i1 %.not1.i, label %64, label %62, !dbg !48

62:                                               ; preds = %61
  %63 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %58) #3, !dbg !48
  br label %__nv_sqrtf.exit, !dbg !48

64:                                               ; preds = %61
  %65 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %58) #3, !dbg !48
  br label %__nv_sqrtf.exit, !dbg !48

66:                                               ; preds = %13
  br i1 %.not1.i, label %69, label %67, !dbg !48

67:                                               ; preds = %66
  %68 = tail call float @llvm.nvvm.sqrt.rn.f(float %58) #3, !dbg !48
  br label %__nv_sqrtf.exit, !dbg !48

69:                                               ; preds = %66
  %70 = tail call float @llvm.nvvm.sqrt.approx.f(float %58) #3, !dbg !48
  br label %__nv_sqrtf.exit, !dbg !48

__nv_sqrtf.exit:                                  ; preds = %62, %64, %67, %69
  %.0.i = phi float [ %63, %62 ], [ %65, %64 ], [ %68, %67 ], [ %70, %69 ], !dbg !48
  %71 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !49
  %72 = getelementptr float, ptr addrspace(1) %4, i64 %52, !dbg !50
  %73 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %72, i1 %50, i32 0, i1 %50) #3, !dbg !51
  %74 = getelementptr float, ptr addrspace(1) %5, i64 %52, !dbg !52
  %75 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %74, i1 %50, i32 0, i1 %50) #3, !dbg !53
  %76 = fadd float %29, 0x3EE4F8B580000000, !dbg !54
  %77 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !55
  %.not.i1 = icmp eq i32 %77, 0, !dbg !55
  %78 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !55
  %.not1.i4 = icmp eq i32 %78, 0, !dbg !55
  br i1 %.not.i1, label %84, label %79, !dbg !55

79:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %82, label %80, !dbg !55

80:                                               ; preds = %79
  %81 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %76) #3, !dbg !55
  br label %__nv_sqrtf.exit5, !dbg !55

82:                                               ; preds = %79
  %83 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %76) #3, !dbg !55
  br label %__nv_sqrtf.exit5, !dbg !55

84:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %87, label %85, !dbg !55

85:                                               ; preds = %84
  %86 = tail call float @llvm.nvvm.sqrt.rn.f(float %76) #3, !dbg !55
  br label %__nv_sqrtf.exit5, !dbg !55

87:                                               ; preds = %84
  %88 = tail call float @llvm.nvvm.sqrt.approx.f(float %76) #3, !dbg !55
  br label %__nv_sqrtf.exit5, !dbg !55

__nv_sqrtf.exit5:                                 ; preds = %80, %82, %85, %87
  %.0.i3 = phi float [ %81, %80 ], [ %83, %82 ], [ %86, %85 ], [ %88, %87 ], !dbg !55
  %89 = bitcast i32 %41 to float, !dbg !33
  %90 = bitcast i32 %51 to float, !dbg !42
  %91 = bitcast i32 %54 to float, !dbg !44
  %92 = fsub float %90, %91, !dbg !56
  %93 = fmul float %92, %71, !dbg !57
  %94 = bitcast i32 %73 to float, !dbg !51
  %95 = fmul float %93, %94, !dbg !58
  %96 = bitcast i32 %75 to float, !dbg !53
  %97 = fadd float %95, %96, !dbg !59
  %98 = fcmp olt float %97, 0.000000e+00, !dbg !60
  %99 = select i1 %98, float 0.000000e+00, float %97, !dbg !64
  %100 = select i1 %34, float %89, float %99, !dbg !65
  %101 = bitcast i32 %26 to float, !dbg !20
  %102 = fsub float %100, %101, !dbg !66
  %103 = bitcast i32 %33 to float, !dbg !26
  %104 = bitcast i32 %31 to float, !dbg !24
  %105 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !67
  %106 = fmul float %102, %105, !dbg !68
  %107 = fmul float %106, %104, !dbg !69
  %108 = fadd float %107, %103, !dbg !70
  %109 = sext i32 %18 to i64, !dbg !71
  %110 = getelementptr float, ptr addrspace(1) %10, i64 %109, !dbg !71
  %111 = bitcast float %100 to i32, !dbg !72
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %111, ptr addrspace(1) %110, i1 %19) #3, !dbg !72
  %112 = getelementptr float, ptr addrspace(1) %11, i64 %109, !dbg !73
  %113 = bitcast float %108 to i32, !dbg !74
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %113, ptr addrspace(1) %112, i1 %19) #3, !dbg !74
  ret void, !dbg !75
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cqlkfbvfjjgm6x73e43foner3i3uccmn5ckecqftwmjkqfabhzs3.py", directory: "inductor_cache/ql")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_cat_11, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_cat_11, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_cat_11", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_cat_11", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 21, scope: !7)
!16 = !DILocation(line: 24, column: 27, scope: !7)
!17 = !DILocation(line: 25, column: 19, scope: !7)
!18 = !DILocation(line: 26, column: 19, scope: !7)
!19 = !DILocation(line: 28, column: 31, scope: !7)
!20 = !DILocation(line: 28, column: 36, scope: !7)
!21 = !DILocation(line: 29, column: 31, scope: !7)
!22 = !DILocation(line: 29, column: 36, scope: !7)
!23 = !DILocation(line: 30, column: 31, scope: !7)
!24 = !DILocation(line: 30, column: 36, scope: !7)
!25 = !DILocation(line: 31, column: 31, scope: !7)
!26 = !DILocation(line: 31, column: 36, scope: !7)
!27 = !DILocation(line: 36, column: 18, scope: !7)
!28 = !DILocation(line: 37, column: 35, scope: !7)
!29 = !DILocation(line: 37, column: 48, scope: !7)
!30 = !DILocation(line: 37, column: 45, scope: !7)
!31 = !DILocation(line: 37, column: 30, scope: !7)
!32 = !DILocation(line: 37, column: 60, scope: !7)
!33 = !DILocation(line: 37, column: 53, scope: !7)
!34 = !DILocation(line: 38, column: 19, scope: !7)
!35 = !DILocation(line: 41, column: 46, scope: !7)
!36 = !DILocation(line: 41, column: 39, scope: !7)
!37 = !DILocation(line: 41, column: 55, scope: !7)
!38 = !DILocation(line: 41, column: 35, scope: !7)
!39 = !DILocation(line: 41, column: 52, scope: !7)
!40 = !DILocation(line: 41, column: 30, scope: !7)
!41 = !DILocation(line: 41, column: 67, scope: !7)
!42 = !DILocation(line: 41, column: 60, scope: !7)
!43 = !DILocation(line: 42, column: 31, scope: !7)
!44 = !DILocation(line: 42, column: 43, scope: !7)
!45 = !DILocation(line: 44, column: 31, scope: !7)
!46 = !DILocation(line: 44, column: 43, scope: !7)
!47 = !DILocation(line: 46, column: 20, scope: !7)
!48 = !DILocation(line: 47, column: 27, scope: !7)
!49 = !DILocation(line: 49, column: 20, scope: !7)
!50 = !DILocation(line: 53, column: 31, scope: !7)
!51 = !DILocation(line: 53, column: 43, scope: !7)
!52 = !DILocation(line: 55, column: 31, scope: !7)
!53 = !DILocation(line: 55, column: 43, scope: !7)
!54 = !DILocation(line: 64, column: 20, scope: !7)
!55 = !DILocation(line: 65, column: 27, scope: !7)
!56 = !DILocation(line: 43, column: 19, scope: !7)
!57 = !DILocation(line: 52, column: 20, scope: !7)
!58 = !DILocation(line: 54, column: 20, scope: !7)
!59 = !DILocation(line: 56, column: 20, scope: !7)
!60 = !DILocation(line: 118, column: 15, scope: !61, inlinedAt: !63)
!61 = distinct !DILexicalBlockFile(scope: !7, file: !62, discriminator: 0)
!62 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!63 = !DILocation(line: 58, column: 42, scope: !7)
!64 = !DILocation(line: 121, column: 29, scope: !61, inlinedAt: !63)
!65 = !DILocation(line: 61, column: 33, scope: !7)
!66 = !DILocation(line: 62, column: 20, scope: !7)
!67 = !DILocation(line: 67, column: 20, scope: !7)
!68 = !DILocation(line: 70, column: 20, scope: !7)
!69 = !DILocation(line: 71, column: 20, scope: !7)
!70 = !DILocation(line: 72, column: 20, scope: !7)
!71 = !DILocation(line: 73, column: 25, scope: !7)
!72 = !DILocation(line: 73, column: 37, scope: !7)
!73 = !DILocation(line: 74, column: 25, scope: !7)
!74 = !DILocation(line: 74, column: 37, scope: !7)
!75 = !DILocation(line: 74, column: 4, scope: !7)
