#ifndef __QFPROM_HWIO_8X10_H__
#define __QFPROM_HWIO_8X10_H__
/*
===========================================================================
*/
/**
  @file qfprom_hwioreg_v3.h
  @brief Auto-generated HWIO interface include file.

  This file contains HWIO register definitions for the following modules:
    SECURITY_CONTROL_CORE
    GCC_CLK_CTL_REG

  'Include' filters applied: 
  'Exclude' filters applied: RESERVED DUMMY 
*/
/*
  ===========================================================================

  Copyright (c) 2013 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  QUALCOMM Proprietary and Confidential.

  ===========================================================================

  $Header: //components/rel/tz.bf/2.5.c10/trustzone_images/core/boot/qfprom/hw/core_2_0/qfprom_hwioreg_v3.h#1 $
  $DateTime: 2016/06/17 14:31:11 $
  $Author: pwbldsvc $

  ===========================================================================
*/

#include "msmhwiobase.h"

/*----------------------------------------------------------------------------
 * MODULE: SECURITY_CONTROL_CORE
 *--------------------------------------------------------------------------*/

#define SECURITY_CONTROL_CORE_REG_BASE                                                                             (SECURITY_CONTROL_BASE      + 0x00000000)

#define HWIO_QFPROM_RAW_ACC_PRIVATEn_ADDR(n)                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000000 + 0x4 * (n))
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_RMSK                                                                          0xffffffff
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_MAXn                                                                                  39
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ACC_PRIVATEn_ADDR(n), HWIO_QFPROM_RAW_ACC_PRIVATEn_RMSK)
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ACC_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_ACC_PRIVATE_BMSK                                                              0xffffffff
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_ACC_PRIVATE_SHFT                                                                     0x0

#define HWIO_QFPROM_RAW_JTAG_ID_LSB_ADDR                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000a0)
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_RMSK                                                                           0xffffffff
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_JTAG_ID_LSB_ADDR, HWIO_QFPROM_RAW_JTAG_ID_LSB_RMSK)
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_JTAG_ID_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_JTAG_ID_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_JTAG_ID_LSB_ADDR,m,v,HWIO_QFPROM_RAW_JTAG_ID_LSB_IN)
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_SPARE0_BMSK                                                                    0xf0000000
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_SPARE0_SHFT                                                                          0x1c
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_FEATURE_ID_BMSK                                                                 0xff00000
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_FEATURE_ID_SHFT                                                                      0x14
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_JTAG_ID_BMSK                                                                      0xfffff
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_JTAG_ID_SHFT                                                                          0x0

#define HWIO_QFPROM_RAW_JTAG_ID_MSB_ADDR                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000a4)
#define HWIO_QFPROM_RAW_JTAG_ID_MSB_RMSK                                                                           0x7fffffff
#define HWIO_QFPROM_RAW_JTAG_ID_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_JTAG_ID_MSB_ADDR, HWIO_QFPROM_RAW_JTAG_ID_MSB_RMSK)
#define HWIO_QFPROM_RAW_JTAG_ID_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_JTAG_ID_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_JTAG_ID_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_JTAG_ID_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_JTAG_ID_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_JTAG_ID_MSB_ADDR,m,v,HWIO_QFPROM_RAW_JTAG_ID_MSB_IN)
#define HWIO_QFPROM_RAW_JTAG_ID_MSB_FEC_BMSK                                                                       0x7f000000
#define HWIO_QFPROM_RAW_JTAG_ID_MSB_FEC_SHFT                                                                             0x18
#define HWIO_QFPROM_RAW_JTAG_ID_MSB_SPARE0_BMSK                                                                      0xffffff
#define HWIO_QFPROM_RAW_JTAG_ID_MSB_SPARE0_SHFT                                                                           0x0

#define HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000a8)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RMSK                                                                           0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR, HWIO_QFPROM_RAW_RD_PERM_LSB_RMSK)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR,m,v,HWIO_QFPROM_RAW_RD_PERM_LSB_IN)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CALIB_BMSK                                                                     0xc0000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CALIB_SHFT                                                                           0x1e
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MEM_ACCEL_BMSK                                                                 0x30000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MEM_ACCEL_SHFT                                                                       0x1c
#define HWIO_QFPROM_RAW_RD_PERM_LSB_DEBUG_KEY_BMSK                                                                  0xc000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_DEBUG_KEY_SHFT                                                                       0x1a
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MEM_REDUN_BMSK                                                                  0x3000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MEM_REDUN_SHFT                                                                       0x18
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEAT_CONFIG_BMSK                                                                 0xc00000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEAT_CONFIG_SHFT                                                                     0x16
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_CONFIG_BMSK                                                                  0x300000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_CONFIG_SHFT                                                                      0x14
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SPARE9_BMSK                                                                       0xc0000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SPARE9_SHFT                                                                          0x12
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SPARE8_BMSK                                                                       0x30000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SPARE8_SHFT                                                                          0x10
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SPARE7_BMSK                                                                        0xc000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SPARE7_SHFT                                                                           0xe
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MSA_ANTI_ROLLBACK_BMSK                                                             0x3000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MSA_ANTI_ROLLBACK_SHFT                                                                0xc
#define HWIO_QFPROM_RAW_RD_PERM_LSB_AP_ANTI_ROLLBACK_BMSK                                                               0xc00
#define HWIO_QFPROM_RAW_RD_PERM_LSB_AP_ANTI_ROLLBACK_SHFT                                                                 0xa
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PTE_BMSK                                                                            0x300
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PTE_SHFT                                                                              0x8
#define HWIO_QFPROM_RAW_RD_PERM_LSB_WR_PERM_BMSK                                                                         0xc0
#define HWIO_QFPROM_RAW_RD_PERM_LSB_WR_PERM_SHFT                                                                          0x6
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RD_PERM_BMSK                                                                         0x30
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RD_PERM_SHFT                                                                          0x4
#define HWIO_QFPROM_RAW_RD_PERM_LSB_JTAG_ID_BMSK                                                                          0xc
#define HWIO_QFPROM_RAW_RD_PERM_LSB_JTAG_ID_SHFT                                                                          0x2
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ACC_PRIVATE_BMSK                                                                      0x3
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ACC_PRIVATE_SHFT                                                                      0x0

#define HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000ac)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RMSK                                                                           0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR, HWIO_QFPROM_RAW_RD_PERM_MSB_RMSK)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR,m,v,HWIO_QFPROM_RAW_RD_PERM_MSB_IN)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_SPARE_BMSK                                                                     0xff000000
#define HWIO_QFPROM_RAW_RD_PERM_MSB_SPARE_SHFT                                                                           0x18
#define HWIO_QFPROM_RAW_RD_PERM_MSB_USB_VID_PID_BMSK                                                                 0xc00000
#define HWIO_QFPROM_RAW_RD_PERM_MSB_USB_VID_PID_SHFT                                                                     0x16
#define HWIO_QFPROM_RAW_RD_PERM_MSB_QC_SEC_BOOT_BMSK                                                                 0x300000
#define HWIO_QFPROM_RAW_RD_PERM_MSB_QC_SEC_BOOT_SHFT                                                                     0x14
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OEM_SEC_BOOT_BMSK                                                                 0xc0000
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OEM_SEC_BOOT_SHFT                                                                    0x12
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OEM_PK_HASH_BMSK                                                                  0x30000
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OEM_PK_HASH_SHFT                                                                     0x10
#define HWIO_QFPROM_RAW_RD_PERM_MSB_SEC_KEY_DERIVATION_KEY_BMSK                                                        0xc000
#define HWIO_QFPROM_RAW_RD_PERM_MSB_SEC_KEY_DERIVATION_KEY_SHFT                                                           0xe
#define HWIO_QFPROM_RAW_RD_PERM_MSB_PRI_KEY_DERIVATION_KEY_BMSK                                                        0x3000
#define HWIO_QFPROM_RAW_RD_PERM_MSB_PRI_KEY_DERIVATION_KEY_SHFT                                                           0xc
#define HWIO_QFPROM_RAW_RD_PERM_MSB_BOOT_ROM_PATCH_BMSK                                                                 0xc00
#define HWIO_QFPROM_RAW_RD_PERM_MSB_BOOT_ROM_PATCH_SHFT                                                                   0xa
#define HWIO_QFPROM_RAW_RD_PERM_MSB_SPARE20_BMSK                                                                        0x300
#define HWIO_QFPROM_RAW_RD_PERM_MSB_SPARE20_SHFT                                                                          0x8
#define HWIO_QFPROM_RAW_RD_PERM_MSB_SERIAL_NUM_BMSK                                                                      0xc0
#define HWIO_QFPROM_RAW_RD_PERM_MSB_SERIAL_NUM_SHFT                                                                       0x6
#define HWIO_QFPROM_RAW_RD_PERM_MSB_CUST_KEY_BMSK                                                                        0x30
#define HWIO_QFPROM_RAW_RD_PERM_MSB_CUST_KEY_SHFT                                                                         0x4
#define HWIO_QFPROM_RAW_RD_PERM_MSB_INTAGLIO_GLUEBIT_BMSK                                                                 0xc
#define HWIO_QFPROM_RAW_RD_PERM_MSB_INTAGLIO_GLUEBIT_SHFT                                                                 0x2
#define HWIO_QFPROM_RAW_RD_PERM_MSB_FEC_EN_BMSK                                                                           0x3
#define HWIO_QFPROM_RAW_RD_PERM_MSB_FEC_EN_SHFT                                                                           0x0

#define HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000b0)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RMSK                                                                           0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR, HWIO_QFPROM_RAW_WR_PERM_LSB_RMSK)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR,m,v,HWIO_QFPROM_RAW_WR_PERM_LSB_IN)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CALIB_BMSK                                                                     0xc0000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CALIB_SHFT                                                                           0x1e
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MEM_ACCEL_BMSK                                                                 0x30000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MEM_ACCEL_SHFT                                                                       0x1c
#define HWIO_QFPROM_RAW_WR_PERM_LSB_DEBUG_KEY_BMSK                                                                  0xc000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_DEBUG_KEY_SHFT                                                                       0x1a
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MEM_REDUN_BMSK                                                                  0x3000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MEM_REDUN_SHFT                                                                       0x18
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEAT_CONFIG_BMSK                                                                 0xc00000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEAT_CONFIG_SHFT                                                                     0x16
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_CONFIG_BMSK                                                                  0x300000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_CONFIG_SHFT                                                                      0x14
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SPARE9_BMSK                                                                       0xc0000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SPARE9_SHFT                                                                          0x12
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SPARE8_BMSK                                                                       0x30000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SPARE8_SHFT                                                                          0x10
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SPARE7_BMSK                                                                        0xc000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SPARE7_SHFT                                                                           0xe
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MSA_ANTI_ROLLBACK_BMSK                                                             0x3000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MSA_ANTI_ROLLBACK_SHFT                                                                0xc
#define HWIO_QFPROM_RAW_WR_PERM_LSB_AP_ANTI_ROLLBACK_BMSK                                                               0xc00
#define HWIO_QFPROM_RAW_WR_PERM_LSB_AP_ANTI_ROLLBACK_SHFT                                                                 0xa
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PTE_BMSK                                                                            0x300
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PTE_SHFT                                                                              0x8
#define HWIO_QFPROM_RAW_WR_PERM_LSB_WR_PERM_BMSK                                                                         0xc0
#define HWIO_QFPROM_RAW_WR_PERM_LSB_WR_PERM_SHFT                                                                          0x6
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RD_PERM_BMSK                                                                         0x30
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RD_PERM_SHFT                                                                          0x4
#define HWIO_QFPROM_RAW_WR_PERM_LSB_JTAG_ID_BMSK                                                                          0xc
#define HWIO_QFPROM_RAW_WR_PERM_LSB_JTAG_ID_SHFT                                                                          0x2
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ACC_PRIVATE_BMSK                                                                      0x3
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ACC_PRIVATE_SHFT                                                                      0x0

#define HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000b4)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RMSK                                                                           0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR, HWIO_QFPROM_RAW_WR_PERM_MSB_RMSK)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR,m,v,HWIO_QFPROM_RAW_WR_PERM_MSB_IN)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_SPARE_BMSK                                                                     0xff000000
#define HWIO_QFPROM_RAW_WR_PERM_MSB_SPARE_SHFT                                                                           0x18
#define HWIO_QFPROM_RAW_WR_PERM_MSB_USB_VID_PID_BMSK                                                                 0xc00000
#define HWIO_QFPROM_RAW_WR_PERM_MSB_USB_VID_PID_SHFT                                                                     0x16
#define HWIO_QFPROM_RAW_WR_PERM_MSB_QC_SEC_BOOT_BMSK                                                                 0x300000
#define HWIO_QFPROM_RAW_WR_PERM_MSB_QC_SEC_BOOT_SHFT                                                                     0x14
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OEM_SEC_BOOT_BMSK                                                                 0xc0000
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OEM_SEC_BOOT_SHFT                                                                    0x12
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OEM_PK_HASH_BMSK                                                                  0x30000
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OEM_PK_HASH_SHFT                                                                     0x10
#define HWIO_QFPROM_RAW_WR_PERM_MSB_SEC_KEY_DERIVATION_KEY_BMSK                                                        0xc000
#define HWIO_QFPROM_RAW_WR_PERM_MSB_SEC_KEY_DERIVATION_KEY_SHFT                                                           0xe
#define HWIO_QFPROM_RAW_WR_PERM_MSB_PRI_KEY_DERIVATION_KEY_BMSK                                                        0x3000
#define HWIO_QFPROM_RAW_WR_PERM_MSB_PRI_KEY_DERIVATION_KEY_SHFT                                                           0xc
#define HWIO_QFPROM_RAW_WR_PERM_MSB_BOOT_ROM_PATCH_BMSK                                                                 0xc00
#define HWIO_QFPROM_RAW_WR_PERM_MSB_BOOT_ROM_PATCH_SHFT                                                                   0xa
#define HWIO_QFPROM_RAW_WR_PERM_MSB_SPARE20_BMSK                                                                        0x300
#define HWIO_QFPROM_RAW_WR_PERM_MSB_SPARE20_SHFT                                                                          0x8
#define HWIO_QFPROM_RAW_WR_PERM_MSB_SERIAL_NUM_BMSK                                                                      0xc0
#define HWIO_QFPROM_RAW_WR_PERM_MSB_SERIAL_NUM_SHFT                                                                       0x6
#define HWIO_QFPROM_RAW_WR_PERM_MSB_CUST_KEY_BMSK                                                                        0x30
#define HWIO_QFPROM_RAW_WR_PERM_MSB_CUST_KEY_SHFT                                                                         0x4
#define HWIO_QFPROM_RAW_WR_PERM_MSB_INTAGLIO_GLUEBIT_BMSK                                                                 0xc
#define HWIO_QFPROM_RAW_WR_PERM_MSB_INTAGLIO_GLUEBIT_SHFT                                                                 0x2
#define HWIO_QFPROM_RAW_WR_PERM_MSB_FEC_EN_BMSK                                                                           0x3
#define HWIO_QFPROM_RAW_WR_PERM_MSB_FEC_EN_SHFT                                                                           0x0

#define HWIO_QFPROM_RAW_PTE_LSB_ADDR                                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000b8)
#define HWIO_QFPROM_RAW_PTE_LSB_RMSK                                                                               0xffffffff
#define HWIO_QFPROM_RAW_PTE_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_LSB_ADDR, HWIO_QFPROM_RAW_PTE_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_LSB_PTE_DATA0_BMSK                                                                     0xffffffff
#define HWIO_QFPROM_RAW_PTE_LSB_PTE_DATA0_SHFT                                                                            0x0

#define HWIO_QFPROM_RAW_PTE_MSB_ADDR                                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000bc)
#define HWIO_QFPROM_RAW_PTE_MSB_RMSK                                                                               0xffffffff
#define HWIO_QFPROM_RAW_PTE_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_MSB_ADDR, HWIO_QFPROM_RAW_PTE_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_MSB_PTE_DATA1_BMSK                                                                     0xffffffff
#define HWIO_QFPROM_RAW_PTE_MSB_PTE_DATA1_SHFT                                                                            0x0

#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000c0)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_LSB_TZ_BMSK                                                          0xffff0000
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_LSB_TZ_SHFT                                                                0x10
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_LSB_SBL1_BMSK                                                            0xffff
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_LSB_SBL1_SHFT                                                               0x0

#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000c4)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_MSB_PIL_SUBSYSTEM_31_0_BMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW0_MSB_PIL_SUBSYSTEM_31_0_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000c8)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_LSB_APPSBL0_BMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_LSB_APPSBL0_SHFT                                                            0x0

#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000cc)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_MSB_RMSK                                                              0x3ffffff
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_MSB_RPM_BMSK                                                          0x3fc0000
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_MSB_RPM_SHFT                                                               0x12
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_MSB_APPSBL1_BMSK                                                        0x3ffff
#define HWIO_QFPROM_RAW_AP_ANTI_ROLLBACK_ROW1_MSB_APPSBL1_SHFT                                                            0x0

#define HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_LSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000d0)
#define HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_LSB_RMSK                                                                 0xffffffff
#define HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_LSB_ADDR, HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_LSB_RMSK)
#define HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_LSB_ADDR,m,v,HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_LSB_IN)
#define HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_LSB_MSS_BMSK                                                             0xffff0000
#define HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_LSB_MSS_SHFT                                                                   0x10
#define HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_LSB_MBA_BMSK                                                                 0xffff
#define HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_LSB_MBA_SHFT                                                                    0x0

#define HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_MSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000d4)
#define HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_MSB_RMSK                                                                 0xffffffff
#define HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_MSB_ADDR, HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_MSB_RMSK)
#define HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_MSB_ADDR,m,v,HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_MSB_IN)
#define HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_MSB_QFPROM_RAW_MSA_ANTI_ROLLBACK_MSB_BMSK                                0xffffffff
#define HWIO_QFPROM_RAW_MSA_ANTI_ROLLBACK_MSB_QFPROM_RAW_MSA_ANTI_ROLLBACK_MSB_SHFT                                       0x0

#define HWIO_QFPROM_RAW_SPARE_REG7_LSB_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000d8)
#define HWIO_QFPROM_RAW_SPARE_REG7_LSB_RMSK                                                                        0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG7_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG7_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG7_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG7_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG7_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG7_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG7_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG7_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG7_LSB_SPARE7_BMSK                                                                 0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG7_LSB_SPARE7_SHFT                                                                        0x0

#define HWIO_QFPROM_RAW_SPARE_REG7_MSB_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000dc)
#define HWIO_QFPROM_RAW_SPARE_REG7_MSB_RMSK                                                                        0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG7_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG7_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG7_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG7_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG7_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG7_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG7_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG7_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG7_MSB_SPARE7_BMSK                                                                 0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG7_MSB_SPARE7_SHFT                                                                        0x0

#define HWIO_QFPROM_RAW_SPARE_REG8_LSB_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000e0)
#define HWIO_QFPROM_RAW_SPARE_REG8_LSB_RMSK                                                                        0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG8_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG8_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG8_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG8_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG8_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG8_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG8_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG8_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG8_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG8_LSB_SPARE8_BMSK                                                                 0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG8_LSB_SPARE8_SHFT                                                                        0x0

#define HWIO_QFPROM_RAW_SPARE_REG8_MSB_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000e4)
#define HWIO_QFPROM_RAW_SPARE_REG8_MSB_RMSK                                                                        0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG8_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG8_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG8_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG8_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG8_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG8_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG8_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG8_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG8_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG8_MSB_SPARE8_BMSK                                                                 0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG8_MSB_SPARE8_SHFT                                                                        0x0

#define HWIO_QFPROM_RAW_SPARE_REG9_LSB_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000e8)
#define HWIO_QFPROM_RAW_SPARE_REG9_LSB_RMSK                                                                        0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG9_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG9_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG9_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG9_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG9_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG9_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG9_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG9_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG9_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG9_LSB_SPARE9_BMSK                                                                 0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG9_LSB_SPARE9_SHFT                                                                        0x0

#define HWIO_QFPROM_RAW_SPARE_REG9_MSB_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000ec)
#define HWIO_QFPROM_RAW_SPARE_REG9_MSB_RMSK                                                                        0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG9_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG9_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG9_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG9_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG9_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG9_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG9_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG9_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG9_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG9_MSB_SPARE9_BMSK                                                                 0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG9_MSB_SPARE9_SHFT                                                                        0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000f0)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RMSK                                                                   0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE1_DISABLE_BMSK                                                    0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE1_DISABLE_SHFT                                                          0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE0_DISABLE_BMSK                                                    0x40000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE0_DISABLE_SHFT                                                          0x1e
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_VENUS_0_DBGEN_DISABLE_BMSK                                             0x20000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_VENUS_0_DBGEN_DISABLE_SHFT                                                   0x1d
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RPM_DAPEN_DISABLE_BMSK                                                 0x10000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RPM_DAPEN_DISABLE_SHFT                                                       0x1c
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RPM_LPASS_WCSS_NIDEN_DISABLE_BMSK                                       0x8000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RPM_LPASS_WCSS_NIDEN_DISABLE_SHFT                                            0x1b
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RPM_DBGEN_DISABLE_BMSK                                                  0x4000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RPM_DBGEN_DISABLE_SHFT                                                       0x1a
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WCSS_DBGEN_DISABLE_BMSK                                                 0x2000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WCSS_DBGEN_DISABLE_SHFT                                                      0x19
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_LPASS_DBGEN_DISABLE_BMSK                                                0x1000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_LPASS_DBGEN_DISABLE_SHFT                                                     0x18
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_MSS_NIDEN_DISABLE_BMSK                                                   0x800000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_MSS_NIDEN_DISABLE_SHFT                                                       0x17
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_MSS_DBGEN_DISABLE_BMSK                                                   0x400000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_MSS_DBGEN_DISABLE_SHFT                                                       0x16
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_BMSK                                                   0x200000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_SHFT                                                       0x15
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE1_BMSK                                                              0x1e0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE1_SHFT                                                                  0x11
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDC_EMMC_MODE1P2_GPIO_DISABLE_BMSK                                        0x10000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDC_EMMC_MODE1P2_GPIO_DISABLE_SHFT                                           0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDC_EMMC_MODE1P2_EN_BMSK                                                   0x8000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDC_EMMC_MODE1P2_EN_SHFT                                                      0xf
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_BMSK                                                             0x7c00
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SHFT                                                                0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDP_ENUM_SKIP_BMSK                                                          0x200
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDP_ENUM_SKIP_SHFT                                                            0x9
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_BMSK                                                    0x100
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_SHFT                                                      0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_PBL_BOOT_SPEED_BMSK                                                     0xc0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_PBL_BOOT_SPEED_SHFT                                                      0x6
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_BMSK                                                  0x20
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_SHFT                                                   0x5
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE0_BMSK                                                                  0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE0_SHFT                                                                   0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_PMIC_POWER_DOWN_MSM_BMSK                                                  0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_PMIC_POWER_DOWN_MSM_SHFT                                                  0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_USB_ENUM_TIMEOUT_BMSK                                                         0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_USB_ENUM_TIMEOUT_SHFT                                                         0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DLOAD_TIMEOUT_BMSK                                                            0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DLOAD_TIMEOUT_SHFT                                                            0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_BMSK                                                          0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_SHFT                                                          0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000f4)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RMSK                                                                   0x7fffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_FEC_BMSK                                                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_FEC_SHFT                                                                     0x18
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE3_BMSK                                                              0xc00000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE3_SHFT                                                                  0x16
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WDOG_EN_BMSK                                                             0x200000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WDOG_EN_SHFT                                                                 0x15
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE2_BMSK                                                              0x180000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE2_SHFT                                                                  0x13
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPDM_SECURE_MODE_BMSK                                                     0x40000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPDM_SECURE_MODE_SHFT                                                        0x12
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IMEI_ESN_SELECT_BMSK                                                      0x30000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IMEI_ESN_SELECT_SHFT                                                         0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE1_BMSK                                                                0xc000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE1_SHFT                                                                   0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_CUST_PRIV_KEY_SELECT_BMSK                                                  0x2000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_CUST_PRIV_KEY_SELECT_SHFT                                                     0xd
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SW_FUSE_PROG_DISABLE_BMSK                                                  0x1000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SW_FUSE_PROG_DISABLE_SHFT                                                     0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE0_BMSK                                                                 0xe00
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE0_SHFT                                                                   0x9
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_BMSK                                                   0x100
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_SHFT                                                     0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_BMSK                                                     0x80
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_SHFT                                                      0x7
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_BMSK                                                      0x40
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_SHFT                                                       0x6
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_BMSK                                                       0x20
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_SHFT                                                        0x5
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_BMSK                                                       0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_SHFT                                                        0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_BMSK                                                     0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_SHFT                                                     0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_BMSK                                                      0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_SHFT                                                      0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_BMSK                                                       0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_SHFT                                                       0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_BMSK                                                       0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_SHFT                                                       0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000f8)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RMSK                                                                   0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_HW_ID_BMSK                                                         0xffff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_HW_ID_SHFT                                                               0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_PRODUCT_ID_BMSK                                                        0xffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_PRODUCT_ID_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000fc)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_RMSK                                                                   0x7fffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_FEC_BMSK                                                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_FEC_SHFT                                                                     0x18
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_SPARE0_BMSK                                                              0xfff000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_SPARE0_SHFT                                                                   0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ROOT_CERT_TOTAL_NUM_BMSK                                                    0xf00
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ROOT_CERT_TOTAL_NUM_SHFT                                                      0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ANTI_ROLLBACK_FEATURE_EN_BMSK                                                0xff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ANTI_ROLLBACK_FEATURE_EN_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000100)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RMSK                                                                  0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MM_DISPLAY_RESOLUTION_1_BMSK                                          0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MM_DISPLAY_RESOLUTION_1_SHFT                                                0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_EDP_DISABLE_BMSK                                                      0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_EDP_DISABLE_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MM_DISPLAY_RESOLUTION_0_BMSK                                          0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MM_DISPLAY_RESOLUTION_0_SHFT                                                0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ISP_1_DISABLE_BMSK                                                    0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ISP_1_DISABLE_SHFT                                                          0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                                               0x8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                                                    0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_BMSK                                               0x4000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_SHFT                                                    0x1a
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_MCDO_DISABLE_BMSK                                                0x2000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_MCDO_DISABLE_SHFT                                                     0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_1XA_DISABLE_BMSK                                                 0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_1XA_DISABLE_SHFT                                                      0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_BT_DISABLE_BMSK                                                         0x800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_BT_DISABLE_SHFT                                                             0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_SPARE_DISABLE_BMSK                                                0x700000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_SPARE_DISABLE_SHFT                                                    0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_BBRX3_DISABLE_BMSK                                                 0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_BBRX3_DISABLE_SHFT                                                    0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_BBRX2_DISABLE_BMSK                                                 0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_BBRX2_DISABLE_SHFT                                                    0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_BMSK                                                0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_SHFT                                                   0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DC_DISABLE_BMSK                                               0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DC_DISABLE_SHFT                                                  0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_MIMO_DISABLE_BMSK                                              0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_MIMO_DISABLE_SHFT                                                 0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT2_DISABLE_BMSK                                         0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT2_DISABLE_SHFT                                            0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT1_DISABLE_BMSK                                         0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT1_DISABLE_SHFT                                            0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_TDSCDMA_DISABLE_BMSK                                                0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_TDSCDMA_DISABLE_SHFT                                                   0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DISABLE_BMSK                                                    0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DISABLE_SHFT                                                      0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_BMSK                                                     0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_SHFT                                                       0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_WCDMA_DISABLE_BMSK                                                   0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_WCDMA_DISABLE_SHFT                                                     0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_DO_DISABLE_BMSK                                                      0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_DO_DISABLE_SHFT                                                        0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_1X_DISABLE_BMSK                                                       0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_1X_DISABLE_SHFT                                                        0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_BMSK                                                            0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_SHFT                                                             0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_BMSK                                                            0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_SHFT                                                             0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SW_SENSOR_APPS_DISABLE_BMSK                                                 0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SW_SENSOR_APPS_DISABLE_SHFT                                                  0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_BMSK                                                        0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SHFT                                                        0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_BMSK                                                  0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000104)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RMSK                                                                  0x7fffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FEC_BMSK                                                              0x7f000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FEC_SHFT                                                                    0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE0_BMSK                                                             0x800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE0_SHFT                                                                 0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_TSDA_DSBL_BMSK                                                          0x400000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_TSDA_DSBL_SHFT                                                              0x16
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                                   0x200000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                                       0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_QUAD_CORE_DISABLE_BMSK                                             0x100000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_QUAD_CORE_DISABLE_SHFT                                                 0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_BMSK                                                         0xf0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_SHFT                                                            0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SDC_EMMC_MODE1P2_FORCE_GPIO_BMSK                                          0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SDC_EMMC_MODE1P2_FORCE_GPIO_SHFT                                             0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MULTIMEDIA_SPARE_DISABLE_BMSK                                             0x7800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MULTIMEDIA_SPARE_DISABLE_SHFT                                                0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DDR_CFG1_BMSK                                                              0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DDR_CFG1_SHFT                                                                0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DDR_CFG0_BMSK                                                              0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DDR_CFG0_SHFT                                                                0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ACC_DISABLE_BMSK                                                           0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ACC_DISABLE_SHFT                                                             0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MODEM_UMTS_DL_ABOVE_CAT10_DISABLE_BMSK                                      0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MODEM_UMTS_DL_ABOVE_CAT10_DISABLE_SHFT                                       0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MODEM_UMTS_DL_ABOVE_CAT8_DISABLE_BMSK                                       0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MODEM_UMTS_DL_ABOVE_CAT8_DISABLE_SHFT                                        0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MODEM_RXDIV_DISABLE_BMSK                                                    0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MODEM_RXDIV_DISABLE_SHFT                                                     0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MODEM_UMTS_UL_ABOVE_CAT6_DISABLE_BMSK                                       0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MODEM_UMTS_UL_ABOVE_CAT6_DISABLE_SHFT                                        0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FIELD_3D_GRP_DISABLE_BMSK                                                    0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FIELD_3D_GRP_DISABLE_SHFT                                                    0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_WIFI_DISABLE_BMSK                                                            0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_WIFI_DISABLE_SHFT                                                            0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FM_DISABLE_BMSK                                                              0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FM_DISABLE_SHFT                                                              0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MM_DISPLAY_RESOLUTION_2_BMSK                                                 0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MM_DISPLAY_RESOLUTION_2_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000108)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RMSK                                                                  0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE1_BMSK                                                           0xe0000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE1_SHFT                                                                 0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_TAP_INSTR_DISABLE_BMSK                                                0x1fff8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_TAP_INSTR_DISABLE_SHFT                                                       0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_DEVICEEN_DISABLE_BMSK                                              0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_DEVICEEN_DISABLE_SHFT                                                 0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPNIDEN_DISABLE_BMSK                                               0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPNIDEN_DISABLE_SHFT                                                  0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPIDEN_DISABLE_BMSK                                                0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPIDEN_DISABLE_SHFT                                                   0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_NIDEN_DISABLE_BMSK                                                  0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_NIDEN_DISABLE_SHFT                                                    0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_DBGEN_DISABLE_BMSK                                                  0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_DBGEN_DISABLE_SHFT                                                    0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPNIDEN_DISABLE_BMSK                                               0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPNIDEN_DISABLE_SHFT                                                 0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPIDEN_DISABLE_BMSK                                                0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPIDEN_DISABLE_SHFT                                                  0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_BMSK                                                  0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_SHFT                                                   0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_BMSK                                                  0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_SHFT                                                   0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SPARE1_DISABLE_BMSK                                                      0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SPARE1_DISABLE_SHFT                                                       0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SPARE0_DISABLE_BMSK                                                      0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SPARE0_DISABLE_SHFT                                                       0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_VENUS_0_DBGEN_DISABLE_BMSK                                                0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_VENUS_0_DBGEN_DISABLE_SHFT                                                0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_RPM_DAPEN_DISABLE_BMSK                                                    0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_RPM_DAPEN_DISABLE_SHFT                                                    0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_RPM_LPASS_WCSS_NIDEN_DISABLE_BMSK                                         0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_RPM_LPASS_WCSS_NIDEN_DISABLE_SHFT                                         0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_RPM_DBGEN_DISABLE_BMSK                                                    0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_RPM_DBGEN_DISABLE_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000010c)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RMSK                                                                  0x7fffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_FEC_BMSK                                                              0x7f000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_FEC_SHFT                                                                    0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                                             0xfffc00
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                                                  0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_BMSK                                              0x3c0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_SHFT                                                0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_QC_WCSS_DBGEN_DISABLE_BMSK                                                  0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_QC_WCSS_DBGEN_DISABLE_SHFT                                                   0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_QC_LPASS_DBGEN_DISABLE_BMSK                                                 0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_QC_LPASS_DBGEN_DISABLE_SHFT                                                  0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_QC_MSS_NIDEN_DISABLE_BMSK                                                    0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_QC_MSS_NIDEN_DISABLE_SHFT                                                    0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_QC_MSS_DBGEN_DISABLE_BMSK                                                    0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_QC_MSS_DBGEN_DISABLE_SHFT                                                    0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SM_BIST_DISABLE_BMSK                                                         0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SM_BIST_DISABLE_SHFT                                                         0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TIC_DISABLE_BMSK                                                             0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TIC_DISABLE_SHFT                                                             0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000110)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RMSK                                                                  0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_BMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_SHFT                                             0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000114)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RMSK                                                                  0x7fffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_FEC_BMSK                                                              0x7f000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_FEC_SHFT                                                                    0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_CFGCPUPRESENT_N_BMSK                                               0xf00000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_CFGCPUPRESENT_N_SHFT                                                   0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MM_CAM_12MP_DISABLE_BMSK                                                 0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MM_CAM_12MP_DISABLE_SHFT                                                    0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MM_CAM_8MP_DISABLE_BMSK                                                  0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MM_CAM_8MP_DISABLE_SHFT                                                     0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MM_GFX_TURBO_DISABLE_BMSK                                                0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MM_GFX_TURBO_DISABLE_SHFT                                                   0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MODEM_DSDA_DISABLE_BMSK                                                  0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MODEM_DSDA_DISABLE_SHFT                                                     0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_CONFIGURATION3_BMSK                                                  0xf000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_CONFIGURATION3_SHFT                                                     0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_CONFIGURATION2_BMSK                                                   0xf00
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_CONFIGURATION2_SHFT                                                     0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_CONFIGURATION1_BMSK                                                    0xf0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_CONFIGURATION1_SHFT                                                     0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_CONFIGURATION0_BMSK                                                     0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_CONFIGURATION0_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000118)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_RMSK                                                                  0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_MDSP_FW_DISABLE_BMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_MDSP_FW_DISABLE_SHFT                                                         0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000011c)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_RMSK                                                                  0x7fffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_FEC_BMSK                                                              0x7f000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_FEC_SHFT                                                                    0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_SPARE0_BMSK                                                             0xfc0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_SPARE0_SHFT                                                                 0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_APPS_CLOCKCFG_BMSK                                                       0x30000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_APPS_CLOCKCFG_SHFT                                                          0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_RPM_PBL_BOOT_SPEED_BMSK                                                   0xc000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_RPM_PBL_BOOT_SPEED_SHFT                                                      0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_RPM_BOOT_FROM_ROM_BMSK                                                    0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_RPM_BOOT_FROM_ROM_SHFT                                                       0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_APPS_BOOT_FROM_ROM_BMSK                                                   0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_APPS_BOOT_FROM_ROM_SHFT                                                      0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_MSA_ENA_BMSK                                                               0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_MSA_ENA_SHFT                                                                 0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_FORCE_MSA_AUTH_EN_BMSK                                                     0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_FORCE_MSA_AUTH_EN_SHFT                                                       0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_FLCB_SKIP_BMSK                                                             0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_FLCB_SKIP_SHFT                                                               0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_QCOM_PMIC_FEATURE_ENABLE_BMSK                                              0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_QCOM_PMIC_FEATURE_ENABLE_SHFT                                                0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_BOOT_ROM_CFG_BMSK                                                           0xe0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_BOOT_ROM_CFG_SHFT                                                            0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_STACKED_MEMORY_ID_BMSK                                                      0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_STACKED_MEMORY_ID_SHFT                                                       0x0

#define HWIO_QFPROM_RAW_MEM_REDUNn_ADDR(n)                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000120 + 0x4 * (n))
#define HWIO_QFPROM_RAW_MEM_REDUNn_RMSK                                                                            0xffffffff
#define HWIO_QFPROM_RAW_MEM_REDUNn_MAXn                                                                                    25
#define HWIO_QFPROM_RAW_MEM_REDUNn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_REDUNn_ADDR(n), HWIO_QFPROM_RAW_MEM_REDUNn_RMSK)
#define HWIO_QFPROM_RAW_MEM_REDUNn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_REDUNn_ADDR(n), mask)
#define HWIO_QFPROM_RAW_MEM_REDUNn_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_MEM_REDUNn_ADDR(n),val)
#define HWIO_QFPROM_RAW_MEM_REDUNn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_REDUNn_ADDR(n),mask,val,HWIO_QFPROM_RAW_MEM_REDUNn_INI(n))
#define HWIO_QFPROM_RAW_MEM_REDUNn_REDUN_DATA_BMSK                                                                 0xffffffff
#define HWIO_QFPROM_RAW_MEM_REDUNn_REDUN_DATA_SHFT                                                                        0x0

#define HWIO_QFPROM_RAW_DEBUG_KEY_LSB_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000188)
#define HWIO_QFPROM_RAW_DEBUG_KEY_LSB_RMSK                                                                         0xffffffff
#define HWIO_QFPROM_RAW_DEBUG_KEY_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_DEBUG_KEY_LSB_ADDR, HWIO_QFPROM_RAW_DEBUG_KEY_LSB_RMSK)
#define HWIO_QFPROM_RAW_DEBUG_KEY_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_DEBUG_KEY_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_DEBUG_KEY_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_DEBUG_KEY_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_DEBUG_KEY_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_DEBUG_KEY_LSB_ADDR,m,v,HWIO_QFPROM_RAW_DEBUG_KEY_LSB_IN)
#define HWIO_QFPROM_RAW_DEBUG_KEY_LSB_KEY0_BMSK                                                                    0xffffffff
#define HWIO_QFPROM_RAW_DEBUG_KEY_LSB_KEY0_SHFT                                                                           0x0

#define HWIO_QFPROM_RAW_DEBUG_KEY_MSB_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000018c)
#define HWIO_QFPROM_RAW_DEBUG_KEY_MSB_RMSK                                                                         0xffffffff
#define HWIO_QFPROM_RAW_DEBUG_KEY_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_DEBUG_KEY_MSB_ADDR, HWIO_QFPROM_RAW_DEBUG_KEY_MSB_RMSK)
#define HWIO_QFPROM_RAW_DEBUG_KEY_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_DEBUG_KEY_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_DEBUG_KEY_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_DEBUG_KEY_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_DEBUG_KEY_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_DEBUG_KEY_MSB_ADDR,m,v,HWIO_QFPROM_RAW_DEBUG_KEY_MSB_IN)
#define HWIO_QFPROM_RAW_DEBUG_KEY_MSB_KEY1_BMSK                                                                    0xffffffff
#define HWIO_QFPROM_RAW_DEBUG_KEY_MSB_KEY1_SHFT                                                                           0x0

#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000190)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_RMSK                                                                    0xffffffff
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_MEM_ACCEL_BMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_MEM_ACCEL_SHFT                                                                 0x0

#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000194)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_RMSK                                                                    0xffffffff
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_MEM_ACCEL_BMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_MEM_ACCEL_SHFT                                                                 0x0

#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000198)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_RMSK                                                                    0xffffffff
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_MEM_ACCEL_BMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_MEM_ACCEL_SHFT                                                                 0x0

#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000019c)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_RMSK                                                                           0xf
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_MEM_ACCEL_BMSK                                                                 0xf
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_MEM_ACCEL_SHFT                                                                 0x0

#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a0)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RMSK                                                                        0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_VREF_B0_BMSK                                                                0xc0000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_VREF_B0_SHFT                                                                      0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_PH_B1M1_BMSK                                                                0x38000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_PH_B1M1_SHFT                                                                      0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_PH_B1M0_BMSK                                                                 0x7000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_PH_B1M0_SHFT                                                                      0x18
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_PH_B0M1_BMSK                                                                  0xe00000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_PH_B0M1_SHFT                                                                      0x15
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_PH_B0M0_BMSK                                                                  0x1c0000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_PH_B0M0_SHFT                                                                      0x12
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_G_B0_BMSK                                                                      0x38000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_G_B0_SHFT                                                                          0xf
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_SAR_B_BMSK                                                                      0x6000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_SAR_B_SHFT                                                                         0xd
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CSI_PHY_BMSK                                                                    0x1f00
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CSI_PHY_SHFT                                                                       0x8
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_DSI_PHY_BMSK                                                                      0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_DSI_PHY_SHFT                                                                       0x4
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_DSIPHY_PLL_BMSK                                                                    0xf
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_DSIPHY_PLL_SHFT                                                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a4)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RMSK                                                                        0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_SPARE_BMSK                                                                  0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_SPARE_SHFT                                                                        0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS_CALIB_BMSK                                                            0x70000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS_CALIB_SHFT                                                                  0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS0_POINT2_BMSK                                                           0xfc00000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS0_POINT2_SHFT                                                                0x16
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS0_POINT1_BMSK                                                            0x3f0000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS0_POINT1_SHFT                                                                0x10
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS_BASE1_BMSK                                                                0xff00
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS_BASE1_SHFT                                                                   0x8
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS_BASE0_BMSK                                                                  0xff
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS_BASE0_SHFT                                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a8)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_RMSK                                                                        0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_SPARE_BMSK                                                                  0xf8000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_SPARE_SHFT                                                                        0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_REDUN_SEL_BMSK                                                               0x6000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_REDUN_SEL_SHFT                                                                    0x19
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_G_B1_BMSK                                                                    0x1c00000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_G_B1_SHFT                                                                         0x16
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_VREF_B1_BMSK                                                                  0x300000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_VREF_B1_SHFT                                                                      0x14
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APPS3_LDO_VREF_TRIM_BMSK                                                       0xf8000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APPS3_LDO_VREF_TRIM_SHFT                                                           0xf
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APPS2_LDO_VREF_TRIM_BMSK                                                        0x7c00
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APPS2_LDO_VREF_TRIM_SHFT                                                           0xa
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APPS1_LDO_VREF_TRIM_BMSK                                                         0x3e0
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APPS1_LDO_VREF_TRIM_SHFT                                                           0x5
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APPS0_LDO_VREF_TRIM_BMSK                                                          0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APPS0_LDO_VREF_TRIM_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001ac)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RMSK                                                                        0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_SPARE_BMSK                                                                  0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_SPARE_SHFT                                                                        0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_Q6SS1_LDO_VREF_TRIM_BMSK                                                     0xff00000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_Q6SS1_LDO_VREF_TRIM_SHFT                                                          0x14
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_Q6SS0_LDO_VREF_TRIM_BMSK                                                       0xff000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_Q6SS0_LDO_VREF_TRIM_SHFT                                                           0xc
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_TSENS1_POINT2_BMSK                                                               0xfc0
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_TSENS1_POINT2_SHFT                                                                 0x6
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_TSENS1_POINT1_BMSK                                                                0x3f
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_TSENS1_POINT1_SHFT                                                                 0x0

#define HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR                                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b0)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_RMSK                                                                            0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR, HWIO_QFPROM_RAW_FEC_EN_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEC_EN_LSB_IN)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION15_FEC_EN_BMSK                                                            0xc0000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION15_FEC_EN_SHFT                                                                  0x1e
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION14_FEC_EN_BMSK                                                            0x30000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION14_FEC_EN_SHFT                                                                  0x1c
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION13_FEC_EN_BMSK                                                             0xc000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION13_FEC_EN_SHFT                                                                  0x1a
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION12_FEC_EN_BMSK                                                             0x3000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION12_FEC_EN_SHFT                                                                  0x18
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION11_FEC_EN_BMSK                                                              0xc00000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION11_FEC_EN_SHFT                                                                  0x16
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION10_FEC_EN_BMSK                                                              0x300000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION10_FEC_EN_SHFT                                                                  0x14
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION9_FEC_EN_BMSK                                                                0xc0000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION9_FEC_EN_SHFT                                                                   0x12
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION8_FEC_EN_BMSK                                                                0x30000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION8_FEC_EN_SHFT                                                                   0x10
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION7_FEC_EN_BMSK                                                                 0xc000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION7_FEC_EN_SHFT                                                                    0xe
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION6_FEC_EN_BMSK                                                                 0x3000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION6_FEC_EN_SHFT                                                                    0xc
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION5_FEC_EN_BMSK                                                                  0xc00
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION5_FEC_EN_SHFT                                                                    0xa
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION4_FEC_EN_BMSK                                                                  0x300
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION4_FEC_EN_SHFT                                                                    0x8
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION3_FEC_EN_BMSK                                                                   0xc0
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION3_FEC_EN_SHFT                                                                    0x6
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION2_FEC_EN_BMSK                                                                   0x30
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION2_FEC_EN_SHFT                                                                    0x4
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION1_FEC_EN_BMSK                                                                    0xc
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION1_FEC_EN_SHFT                                                                    0x2
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION0_FEC_EN_BMSK                                                                    0x3
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION0_FEC_EN_SHFT                                                                    0x0

#define HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR                                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b4)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RMSK                                                                            0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR, HWIO_QFPROM_RAW_FEC_EN_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEC_EN_MSB_IN)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION31_FEC_EN_BMSK                                                            0xc0000000
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION31_FEC_EN_SHFT                                                                  0x1e
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION30_FEC_EN_BMSK                                                            0x30000000
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION30_FEC_EN_SHFT                                                                  0x1c
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION29_FEC_EN_BMSK                                                             0xc000000
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION29_FEC_EN_SHFT                                                                  0x1a
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION28_FEC_EN_BMSK                                                             0x3000000
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION28_FEC_EN_SHFT                                                                  0x18
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION27_FEC_EN_BMSK                                                              0xc00000
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION27_FEC_EN_SHFT                                                                  0x16
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION26_FEC_EN_BMSK                                                              0x300000
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION26_FEC_EN_SHFT                                                                  0x14
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION25_FEC_EN_BMSK                                                               0xc0000
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION25_FEC_EN_SHFT                                                                  0x12
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION24_FEC_EN_BMSK                                                               0x30000
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION24_FEC_EN_SHFT                                                                  0x10
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION23_FEC_EN_BMSK                                                                0xc000
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION23_FEC_EN_SHFT                                                                   0xe
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION22_FEC_EN_BMSK                                                                0x3000
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION22_FEC_EN_SHFT                                                                   0xc
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION21_FEC_EN_BMSK                                                                 0xc00
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION21_FEC_EN_SHFT                                                                   0xa
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION20_FEC_EN_BMSK                                                                 0x300
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION20_FEC_EN_SHFT                                                                   0x8
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION19_FEC_EN_BMSK                                                                  0xc0
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION19_FEC_EN_SHFT                                                                   0x6
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION18_FEC_EN_BMSK                                                                  0x30
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION18_FEC_EN_SHFT                                                                   0x4
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION17_FEC_EN_BMSK                                                                   0xc
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION17_FEC_EN_SHFT                                                                   0x2
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION16_FEC_EN_BMSK                                                                   0x3
#define HWIO_QFPROM_RAW_FEC_EN_MSB_REGION16_FEC_EN_SHFT                                                                   0x0

#define HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_LSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b8)
#define HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_LSB_RMSK                                                                  0xffffffff
#define HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_LSB_ADDR, HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_LSB_RMSK)
#define HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_LSB_ADDR,m,v,HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_LSB_IN)
#define HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_LSB_QFPROM_RAW_INTAGLIO_GLUEBIT_LSB_BMSK                                  0xffffffff
#define HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_LSB_QFPROM_RAW_INTAGLIO_GLUEBIT_LSB_SHFT                                         0x0

#define HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_MSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001bc)
#define HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_MSB_RMSK                                                                  0xffffffff
#define HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_MSB_ADDR, HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_MSB_RMSK)
#define HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_MSB_ADDR,m,v,HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_MSB_IN)
#define HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_MSB_QFPROM_RAW_INTAGLIO_GLUEBIT_MSB_BMSK                                  0xffffffff
#define HWIO_QFPROM_RAW_INTAGLIO_GLUEBIT_MSB_QFPROM_RAW_INTAGLIO_GLUEBIT_MSB_SHFT                                         0x0

#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_ADDR(n)                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c0 + 0x8 * (n))
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_RMSK                                                                     0xffffffff
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_MAXn                                                                              2
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_KEY_DATA_BMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_KEY_DATA_SHFT                                                                   0x0

#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_ADDR(n)                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c4 + 0x8 * (n))
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_RMSK                                                                     0x7fffffff
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_MAXn                                                                              2
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_FEC_BMSK                                                                 0x7f000000
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_FEC_SHFT                                                                       0x18
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_KEY_DATA_BMSK                                                              0xffffff
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_KEY_DATA_SHFT                                                                   0x0

#define HWIO_QFPROM_RAW_SERIAL_NUM_LSB_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001d8)
#define HWIO_QFPROM_RAW_SERIAL_NUM_LSB_RMSK                                                                        0xffffffff
#define HWIO_QFPROM_RAW_SERIAL_NUM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SERIAL_NUM_LSB_ADDR, HWIO_QFPROM_RAW_SERIAL_NUM_LSB_RMSK)
#define HWIO_QFPROM_RAW_SERIAL_NUM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SERIAL_NUM_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SERIAL_NUM_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SERIAL_NUM_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SERIAL_NUM_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SERIAL_NUM_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SERIAL_NUM_LSB_IN)
#define HWIO_QFPROM_RAW_SERIAL_NUM_LSB_SERIAL_NUM_BMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_SERIAL_NUM_LSB_SERIAL_NUM_SHFT                                                                    0x0

#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001dc)
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_RMSK                                                                          0xffffff
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SERIAL_NUM_MSB_ADDR, HWIO_QFPROM_RAW_SERIAL_NUM_MSB_RMSK)
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SERIAL_NUM_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SERIAL_NUM_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SERIAL_NUM_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SERIAL_NUM_MSB_IN)
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_SPARE0_BMSK                                                                   0xff0000
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_SPARE0_SHFT                                                                       0x10
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_CHIP_ID_BMSK                                                                    0xffff
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_CHIP_ID_SHFT                                                                       0x0

#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e0)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_RMSK                                                                  0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_SPARE0_BMSK                                                           0xfc000000
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_SPARE0_SHFT                                                                 0x1a
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_CPR0_NOMINAL_TARGET_BMSK                                               0x3e00000
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_CPR0_NOMINAL_TARGET_SHFT                                                    0x15
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_CPR0_TURBO_TARGET_BMSK                                                  0x1f0000
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_CPR0_TURBO_TARGET_SHFT                                                      0x10
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_PIL_SUBSYSTEM_47_32_BMSK                                                  0xffff
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_LSB_PIL_SUBSYSTEM_47_32_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e4)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_RMSK                                                                  0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_ROOT_CERT_PK_HASH_INDEX_BMSK                                          0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_ROOT_CERT_PK_HASH_INDEX_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_CPR0_SVS_TARGET_BMSK                                                    0xf80000
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_CPR0_SVS_TARGET_SHFT                                                        0x13
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_SPARE1_BMSK                                                              0x70000
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_SPARE1_SHFT                                                                 0x10
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_CPR0_QUOT_IND_BMSK                                                        0x8000
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_CPR0_QUOT_IND_SHFT                                                           0xf
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_CPR0_DIS_CPR_BMSK                                                         0x4000
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_CPR0_DIS_CPR_SHFT                                                            0xe
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_SPARE0_BMSK                                                               0x3fff
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW0_MSB_SPARE0_SHFT                                                                  0x0

#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e8)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_RMSK                                                                  0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_CPR1_NOMINAL_QUOT_VMIN_10_0_BMSK                                      0xffe00000
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_CPR1_NOMINAL_QUOT_VMIN_10_0_SHFT                                            0x15
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_CPR1_NOMINAL_STEP_QUOT_BMSK                                             0x1fe000
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_CPR1_NOMINAL_STEP_QUOT_SHFT                                                  0xd
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_CPR1_NOMINAL_TARGET_BMSK                                                  0x1f00
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_CPR1_NOMINAL_TARGET_SHFT                                                     0x8
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_CPR1_TURBO_TARGET_BMSK                                                      0xf8
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_CPR1_TURBO_TARGET_SHFT                                                       0x3
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_SPARE0_BMSK                                                                  0x7
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_LSB_SPARE0_SHFT                                                                  0x0

#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001ec)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_RMSK                                                                  0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_TQS_ENTERPRISE_FUSE_BMSK                                              0xf8000000
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_TQS_ENTERPRISE_FUSE_SHFT                                                    0x1b
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_SPARE0_BMSK                                                            0x7c00000
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_SPARE0_SHFT                                                                 0x16
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_CPR1_SVS_ROSEL_BMSK                                                     0x380000
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_CPR1_SVS_ROSEL_SHFT                                                         0x13
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_CPR1_SVS_STEP_QUOT_BMSK                                                  0x7f800
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_CPR1_SVS_STEP_QUOT_SHFT                                                      0xb
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_CPR1_SVS_TARGET_BMSK                                                       0x7c0
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_CPR1_SVS_TARGET_SHFT                                                         0x6
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_CPR1_NOMINAL_ROSEL_BMSK                                                     0x38
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_CPR1_NOMINAL_ROSEL_SHFT                                                      0x3
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_CPR1_QUOT_IND_BMSK                                                           0x4
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_CPR1_QUOT_IND_SHFT                                                           0x2
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_CPR1_DIS_CPR_BMSK                                                            0x2
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_CPR1_DIS_CPR_SHFT                                                            0x1
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_CPR1_NOMINAL_QUOT_VMIN_11_BMSK                                               0x1
#define HWIO_QFPROM_RAW_SPARE_REG20_ROW1_MSB_CPR1_NOMINAL_QUOT_VMIN_11_SHFT                                               0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n)                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f0 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_RMSK                                                                    0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_MAXn                                                                            47
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_DATA0_BMSK                                                        0xffff0000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_DATA0_SHFT                                                              0x10
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_ADDR_BMSK                                                             0xffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_ADDR_SHFT                                                                0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n)                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f4 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RMSK                                                                    0x7f01ffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_MAXn                                                                            47
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_FEC_VALUE_BMSK                                                          0x7f000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_FEC_VALUE_SHFT                                                                0x18
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_EN_BMSK                                                              0x10000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_EN_SHFT                                                                 0x10
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_DATA1_BMSK                                                            0xffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_DATA1_SHFT                                                               0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000370 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                                                3
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000374 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                                       0x7fffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                                                3
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_BMSK                                             0x7f000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_SHFT                                                   0x18
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                                               0xffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000390)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000394)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                                       0x7f000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_BMSK                                             0x7f000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_SHFT                                                   0x18

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000398 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                                                3
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000039c + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                                       0x7fffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                                                3
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_BMSK                                             0x7f000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_SHFT                                                   0x18
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                                               0xffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003b8)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003bc)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                                       0x7f000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_BMSK                                             0x7f000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_SHFT                                                   0x18

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_ADDR(n)                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003c0 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_RMSK                                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_MAXn                                                                           3
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_HASH_DATA0_BMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_HASH_DATA0_SHFT                                                              0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_ADDR(n)                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003c4 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_RMSK                                                                  0x7fffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_MAXn                                                                           3
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_FEC_VALUE_BMSK                                                        0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_FEC_VALUE_SHFT                                                              0x18
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_HASH_DATA1_BMSK                                                         0xffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_HASH_DATA1_SHFT                                                              0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003e0)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_RMSK                                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_HASH_DATA0_BMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_HASH_DATA0_SHFT                                                              0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003e4)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_RMSK                                                                  0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_FEC_VALUE_BMSK                                                        0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_FEC_VALUE_SHFT                                                              0x18

#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003e8)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_RMSK                                                                 0xffffffff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT4_BMSK                                                       0xff000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT4_SHFT                                                             0x18
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT3_BMSK                                                         0xff0000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT3_SHFT                                                             0x10
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT2_BMSK                                                           0xff00
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT2_SHFT                                                              0x8
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT1_BMSK                                                             0xff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT1_SHFT                                                              0x0

#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003ec)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_RMSK                                                                 0x7fffffff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_FEC_VALUE_BMSK                                                       0x7f000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_FEC_VALUE_SHFT                                                             0x18
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT7_BMSK                                                         0xff0000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT7_SHFT                                                             0x10
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT6_BMSK                                                           0xff00
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT6_SHFT                                                              0x8
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT5_BMSK                                                             0xff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT5_SHFT                                                              0x0

#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003f0)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_RMSK                                                                  0xffffffff
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT4_BMSK                                                        0xff000000
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT4_SHFT                                                              0x18
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT3_BMSK                                                          0xff0000
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT3_SHFT                                                              0x10
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT2_BMSK                                                            0xff00
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT2_SHFT                                                               0x8
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT1_BMSK                                                              0xff
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT1_SHFT                                                               0x0

#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003f4)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_RMSK                                                                  0x7fffffff
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_FEC_VALUE_BMSK                                                        0x7f000000
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_FEC_VALUE_SHFT                                                              0x18
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT7_BMSK                                                          0xff0000
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT7_SHFT                                                              0x10
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT6_BMSK                                                            0xff00
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT6_SHFT                                                               0x8
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT5_BMSK                                                              0xff
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT5_SHFT                                                               0x0

#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003f8)
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_RMSK                                                                       0xffffffff
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_USB_VID_PID_LSB_ADDR, HWIO_QFPROM_RAW_USB_VID_PID_LSB_RMSK)
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_USB_VID_PID_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_USB_VID_PID_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USB_VID_PID_LSB_ADDR,m,v,HWIO_QFPROM_RAW_USB_VID_PID_LSB_IN)
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_PID1_BMSK                                                                  0xffff0000
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_PID1_SHFT                                                                        0x10
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_PID0_BMSK                                                                      0xffff
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_PID0_SHFT                                                                         0x0

#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003fc)
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_RMSK                                                                       0x7f00ffff
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_USB_VID_PID_MSB_ADDR, HWIO_QFPROM_RAW_USB_VID_PID_MSB_RMSK)
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_USB_VID_PID_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_USB_VID_PID_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USB_VID_PID_MSB_ADDR,m,v,HWIO_QFPROM_RAW_USB_VID_PID_MSB_IN)
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_FEC_VALUE_BMSK                                                             0x7f000000
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_FEC_VALUE_SHFT                                                                   0x18
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_VID_BMSK                                                                       0xffff
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_VID_SHFT                                                                          0x0

#define HWIO_ACC_IR_ADDR                                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002000)
#define HWIO_ACC_IR_RMSK                                                                                                 0x1f
#define HWIO_ACC_IR_OUT(v)      \
        out_dword(HWIO_ACC_IR_ADDR,v)
#define HWIO_ACC_IR_INSTRUCTION_BMSK                                                                                     0x1f
#define HWIO_ACC_IR_INSTRUCTION_SHFT                                                                                      0x0

#define HWIO_ACC_DR_ADDR                                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002004)
#define HWIO_ACC_DR_RMSK                                                                                           0xffffffff
#define HWIO_ACC_DR_IN          \
        in_dword_masked(HWIO_ACC_DR_ADDR, HWIO_ACC_DR_RMSK)
#define HWIO_ACC_DR_INM(m)      \
        in_dword_masked(HWIO_ACC_DR_ADDR, m)
#define HWIO_ACC_DR_OUT(v)      \
        out_dword(HWIO_ACC_DR_ADDR,v)
#define HWIO_ACC_DR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ACC_DR_ADDR,m,v,HWIO_ACC_DR_IN)
#define HWIO_ACC_DR_DR_BMSK                                                                                        0xffffffff
#define HWIO_ACC_DR_DR_SHFT                                                                                               0x0

#define HWIO_ACC_VERID_ADDR                                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002008)
#define HWIO_ACC_VERID_RMSK                                                                                            0xffff
#define HWIO_ACC_VERID_IN          \
        in_dword_masked(HWIO_ACC_VERID_ADDR, HWIO_ACC_VERID_RMSK)
#define HWIO_ACC_VERID_INM(m)      \
        in_dword_masked(HWIO_ACC_VERID_ADDR, m)
#define HWIO_ACC_VERID_FWVERID_BMSK                                                                                    0xff00
#define HWIO_ACC_VERID_FWVERID_SHFT                                                                                       0x8
#define HWIO_ACC_VERID_HWVERID_BMSK                                                                                      0xff
#define HWIO_ACC_VERID_HWVERID_SHFT                                                                                       0x0

#define HWIO_ACC_FEATSETn_ADDR(n)                                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002010 + 0x4 * (n))
#define HWIO_ACC_FEATSETn_RMSK                                                                                     0xffffffff
#define HWIO_ACC_FEATSETn_MAXn                                                                                              7
#define HWIO_ACC_FEATSETn_INI(n)        \
        in_dword_masked(HWIO_ACC_FEATSETn_ADDR(n), HWIO_ACC_FEATSETn_RMSK)
#define HWIO_ACC_FEATSETn_INMI(n,mask)    \
        in_dword_masked(HWIO_ACC_FEATSETn_ADDR(n), mask)
#define HWIO_ACC_FEATSETn_FEAT_BMSK                                                                                0xffffffff
#define HWIO_ACC_FEATSETn_FEAT_SHFT                                                                                       0x0

#define HWIO_QFPROM_BLOW_TIMER_ADDR                                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002038)
#define HWIO_QFPROM_BLOW_TIMER_RMSK                                                                                     0xfff
#define HWIO_QFPROM_BLOW_TIMER_IN          \
        in_dword_masked(HWIO_QFPROM_BLOW_TIMER_ADDR, HWIO_QFPROM_BLOW_TIMER_RMSK)
#define HWIO_QFPROM_BLOW_TIMER_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BLOW_TIMER_ADDR, m)
#define HWIO_QFPROM_BLOW_TIMER_OUT(v)      \
        out_dword(HWIO_QFPROM_BLOW_TIMER_ADDR,v)
#define HWIO_QFPROM_BLOW_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_BLOW_TIMER_ADDR,m,v,HWIO_QFPROM_BLOW_TIMER_IN)
#define HWIO_QFPROM_BLOW_TIMER_BLOW_TIMER_BMSK                                                                          0xfff
#define HWIO_QFPROM_BLOW_TIMER_BLOW_TIMER_SHFT                                                                            0x0

#define HWIO_QFPROM_TEST_CTRL_ADDR                                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000203c)
#define HWIO_QFPROM_TEST_CTRL_RMSK                                                                                        0xf
#define HWIO_QFPROM_TEST_CTRL_IN          \
        in_dword_masked(HWIO_QFPROM_TEST_CTRL_ADDR, HWIO_QFPROM_TEST_CTRL_RMSK)
#define HWIO_QFPROM_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_TEST_CTRL_ADDR, m)
#define HWIO_QFPROM_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_QFPROM_TEST_CTRL_ADDR,v)
#define HWIO_QFPROM_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_TEST_CTRL_ADDR,m,v,HWIO_QFPROM_TEST_CTRL_IN)
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_ROM_BMSK                                                                            0x8
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_ROM_SHFT                                                                            0x3
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_WL_BMSK                                                                             0x4
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_WL_SHFT                                                                             0x2
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_BL_BMSK                                                                             0x2
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_BL_SHFT                                                                             0x1
#define HWIO_QFPROM_TEST_CTRL_EN_FUSE_RES_MEAS_BMSK                                                                       0x1
#define HWIO_QFPROM_TEST_CTRL_EN_FUSE_RES_MEAS_SHFT                                                                       0x0

#define HWIO_QFPROM_ACCEL_ADDR                                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002040)
#define HWIO_QFPROM_ACCEL_RMSK                                                                                          0xfff
#define HWIO_QFPROM_ACCEL_IN          \
        in_dword_masked(HWIO_QFPROM_ACCEL_ADDR, HWIO_QFPROM_ACCEL_RMSK)
#define HWIO_QFPROM_ACCEL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_ACCEL_ADDR, m)
#define HWIO_QFPROM_ACCEL_OUT(v)      \
        out_dword(HWIO_QFPROM_ACCEL_ADDR,v)
#define HWIO_QFPROM_ACCEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_ACCEL_ADDR,m,v,HWIO_QFPROM_ACCEL_IN)
#define HWIO_QFPROM_ACCEL_QFPROM_GATELAST_BMSK                                                                          0x800
#define HWIO_QFPROM_ACCEL_QFPROM_GATELAST_SHFT                                                                            0xb
#define HWIO_QFPROM_ACCEL_QFPROM_TRIPPT_SEL_BMSK                                                                        0x700
#define HWIO_QFPROM_ACCEL_QFPROM_TRIPPT_SEL_SHFT                                                                          0x8
#define HWIO_QFPROM_ACCEL_QFPROM_ACCEL_BMSK                                                                              0xff
#define HWIO_QFPROM_ACCEL_QFPROM_ACCEL_SHFT                                                                               0x0

#define HWIO_ACC_STATE_ADDR                                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002044)
#define HWIO_ACC_STATE_RMSK                                                                                               0x7
#define HWIO_ACC_STATE_IN          \
        in_dword_masked(HWIO_ACC_STATE_ADDR, HWIO_ACC_STATE_RMSK)
#define HWIO_ACC_STATE_INM(m)      \
        in_dword_masked(HWIO_ACC_STATE_ADDR, m)
#define HWIO_ACC_STATE_ACC_READY_BMSK                                                                                     0x4
#define HWIO_ACC_STATE_ACC_READY_SHFT                                                                                     0x2
#define HWIO_ACC_STATE_ACC_LOCKED_BMSK                                                                                    0x2
#define HWIO_ACC_STATE_ACC_LOCKED_SHFT                                                                                    0x1
#define HWIO_ACC_STATE_ACC_STOP_BMSK                                                                                      0x1
#define HWIO_ACC_STATE_ACC_STOP_SHFT                                                                                      0x0

#define HWIO_QFPROM_BLOW_STATUS_ADDR                                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002048)
#define HWIO_QFPROM_BLOW_STATUS_RMSK                                                                                      0x3
#define HWIO_QFPROM_BLOW_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM_BLOW_STATUS_ADDR, HWIO_QFPROM_BLOW_STATUS_RMSK)
#define HWIO_QFPROM_BLOW_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BLOW_STATUS_ADDR, m)
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_BMSK                                                                        0x2
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_SHFT                                                                        0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_BUSY_BMSK                                                                          0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_BUSY_SHFT                                                                          0x0

#define HWIO_HW_KEY_STATUS_ADDR                                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000204c)
#define HWIO_HW_KEY_STATUS_RMSK                                                                                          0x1f
#define HWIO_HW_KEY_STATUS_IN          \
        in_dword_masked(HWIO_HW_KEY_STATUS_ADDR, HWIO_HW_KEY_STATUS_RMSK)
#define HWIO_HW_KEY_STATUS_INM(m)      \
        in_dword_masked(HWIO_HW_KEY_STATUS_ADDR, m)
#define HWIO_HW_KEY_STATUS_KDF_DONE_BMSK                                                                                 0x10
#define HWIO_HW_KEY_STATUS_KDF_DONE_SHFT                                                                                  0x4
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_BMSK                                                                          0x8
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_SHFT                                                                          0x3
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_BMSK                                                                         0x4
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_SHFT                                                                         0x2
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_BMSK                                                              0x2
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_SHFT                                                              0x1
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_BMSK                                                              0x1
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_SHFT                                                              0x0

#define HWIO_QFPROM_BIST_CTRL_ADDR                                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002050)
#define HWIO_QFPROM_BIST_CTRL_RMSK                                                                                       0x7f
#define HWIO_QFPROM_BIST_CTRL_IN          \
        in_dword_masked(HWIO_QFPROM_BIST_CTRL_ADDR, HWIO_QFPROM_BIST_CTRL_RMSK)
#define HWIO_QFPROM_BIST_CTRL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_CTRL_ADDR, m)
#define HWIO_QFPROM_BIST_CTRL_OUT(v)      \
        out_dword(HWIO_QFPROM_BIST_CTRL_ADDR,v)
#define HWIO_QFPROM_BIST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_BIST_CTRL_ADDR,m,v,HWIO_QFPROM_BIST_CTRL_IN)
#define HWIO_QFPROM_BIST_CTRL_AUTH_REGION_BMSK                                                                           0x7c
#define HWIO_QFPROM_BIST_CTRL_AUTH_REGION_SHFT                                                                            0x2
#define HWIO_QFPROM_BIST_CTRL_SHA_ENABLE_BMSK                                                                             0x2
#define HWIO_QFPROM_BIST_CTRL_SHA_ENABLE_SHFT                                                                             0x1
#define HWIO_QFPROM_BIST_CTRL_START_BMSK                                                                                  0x1
#define HWIO_QFPROM_BIST_CTRL_START_SHFT                                                                                  0x0

#define HWIO_QFPROM_BIST_ERROR_ADDR                                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002054)
#define HWIO_QFPROM_BIST_ERROR_RMSK                                                                                0xffffffff
#define HWIO_QFPROM_BIST_ERROR_IN          \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR_ADDR, HWIO_QFPROM_BIST_ERROR_RMSK)
#define HWIO_QFPROM_BIST_ERROR_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR_ADDR, m)
#define HWIO_QFPROM_BIST_ERROR_ERROR_BMSK                                                                          0xffffffff
#define HWIO_QFPROM_BIST_ERROR_ERROR_SHFT                                                                                 0x0

#define HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n)                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002060 + 0x4 * (n))
#define HWIO_QFPROM_HASH_SIGNATUREn_RMSK                                                                           0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_MAXn                                                                                    7
#define HWIO_QFPROM_HASH_SIGNATUREn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n), HWIO_QFPROM_HASH_SIGNATUREn_RMSK)
#define HWIO_QFPROM_HASH_SIGNATUREn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n), mask)
#define HWIO_QFPROM_HASH_SIGNATUREn_HASH_VALUE_BMSK                                                                0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_HASH_VALUE_SHFT                                                                       0x0

#define HWIO_FEC_ESR_ADDR                                                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002080)
#define HWIO_FEC_ESR_RMSK                                                                                               0xfff
#define HWIO_FEC_ESR_IN          \
        in_dword_masked(HWIO_FEC_ESR_ADDR, HWIO_FEC_ESR_RMSK)
#define HWIO_FEC_ESR_INM(m)      \
        in_dword_masked(HWIO_FEC_ESR_ADDR, m)
#define HWIO_FEC_ESR_OUT(v)      \
        out_dword(HWIO_FEC_ESR_ADDR,v)
#define HWIO_FEC_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_FEC_ESR_ADDR,m,v,HWIO_FEC_ESR_IN)
#define HWIO_FEC_ESR_CORR_SW_ACC_BMSK                                                                                   0x800
#define HWIO_FEC_ESR_CORR_SW_ACC_SHFT                                                                                     0xb
#define HWIO_FEC_ESR_CORR_HDCP_BMSK                                                                                     0x400
#define HWIO_FEC_ESR_CORR_HDCP_SHFT                                                                                       0xa
#define HWIO_FEC_ESR_CORR_BOOT_ROM_BMSK                                                                                 0x200
#define HWIO_FEC_ESR_CORR_BOOT_ROM_SHFT                                                                                   0x9
#define HWIO_FEC_ESR_CORR_FUSE_SENSE_BMSK                                                                               0x100
#define HWIO_FEC_ESR_CORR_FUSE_SENSE_SHFT                                                                                 0x8
#define HWIO_FEC_ESR_CORR_MULT_BMSK                                                                                      0x80
#define HWIO_FEC_ESR_CORR_MULT_SHFT                                                                                       0x7
#define HWIO_FEC_ESR_CORR_SEEN_BMSK                                                                                      0x40
#define HWIO_FEC_ESR_CORR_SEEN_SHFT                                                                                       0x6
#define HWIO_FEC_ESR_ERR_SW_ACC_BMSK                                                                                     0x20
#define HWIO_FEC_ESR_ERR_SW_ACC_SHFT                                                                                      0x5
#define HWIO_FEC_ESR_ERR_HDCP_BMSK                                                                                       0x10
#define HWIO_FEC_ESR_ERR_HDCP_SHFT                                                                                        0x4
#define HWIO_FEC_ESR_ERR_BOOT_ROM_BMSK                                                                                    0x8
#define HWIO_FEC_ESR_ERR_BOOT_ROM_SHFT                                                                                    0x3
#define HWIO_FEC_ESR_ERR_FUSE_SENSE_BMSK                                                                                  0x4
#define HWIO_FEC_ESR_ERR_FUSE_SENSE_SHFT                                                                                  0x2
#define HWIO_FEC_ESR_ERR_MULT_BMSK                                                                                        0x2
#define HWIO_FEC_ESR_ERR_MULT_SHFT                                                                                        0x1
#define HWIO_FEC_ESR_ERR_SEEN_BMSK                                                                                        0x1
#define HWIO_FEC_ESR_ERR_SEEN_SHFT                                                                                        0x0

#define HWIO_FEC_EAR_ADDR                                                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002084)
#define HWIO_FEC_EAR_RMSK                                                                                          0xffffffff
#define HWIO_FEC_EAR_IN          \
        in_dword_masked(HWIO_FEC_EAR_ADDR, HWIO_FEC_EAR_RMSK)
#define HWIO_FEC_EAR_INM(m)      \
        in_dword_masked(HWIO_FEC_EAR_ADDR, m)
#define HWIO_FEC_EAR_CORR_ADDR_BMSK                                                                                0xffff0000
#define HWIO_FEC_EAR_CORR_ADDR_SHFT                                                                                      0x10
#define HWIO_FEC_EAR_ERR_ADDR_BMSK                                                                                     0xffff
#define HWIO_FEC_EAR_ERR_ADDR_SHFT                                                                                        0x0

#define HWIO_RESET_JDR_STATUS_ADDR                                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002088)
#define HWIO_RESET_JDR_STATUS_RMSK                                                                                        0x3
#define HWIO_RESET_JDR_STATUS_IN          \
        in_dword_masked(HWIO_RESET_JDR_STATUS_ADDR, HWIO_RESET_JDR_STATUS_RMSK)
#define HWIO_RESET_JDR_STATUS_INM(m)      \
        in_dword_masked(HWIO_RESET_JDR_STATUS_ADDR, m)
#define HWIO_RESET_JDR_STATUS_FORCE_RESET_BMSK                                                                            0x2
#define HWIO_RESET_JDR_STATUS_FORCE_RESET_SHFT                                                                            0x1
#define HWIO_RESET_JDR_STATUS_DISABLE_SYSTEM_RESET_BMSK                                                                   0x1
#define HWIO_RESET_JDR_STATUS_DISABLE_SYSTEM_RESET_SHFT                                                                   0x0

#define HWIO_QFPROM_ROM_ERROR_ADDR                                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002090)
#define HWIO_QFPROM_ROM_ERROR_RMSK                                                                                        0x1
#define HWIO_QFPROM_ROM_ERROR_IN          \
        in_dword_masked(HWIO_QFPROM_ROM_ERROR_ADDR, HWIO_QFPROM_ROM_ERROR_RMSK)
#define HWIO_QFPROM_ROM_ERROR_INM(m)      \
        in_dword_masked(HWIO_QFPROM_ROM_ERROR_ADDR, m)
#define HWIO_QFPROM_ROM_ERROR_ERROR_BMSK                                                                                  0x1
#define HWIO_QFPROM_ROM_ERROR_ERROR_SHFT                                                                                  0x0

#define HWIO_QFPROM0_MATCH_STATUS_ADDR                                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002094)
#define HWIO_QFPROM0_MATCH_STATUS_RMSK                                                                             0xffffffff
#define HWIO_QFPROM0_MATCH_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM0_MATCH_STATUS_ADDR, HWIO_QFPROM0_MATCH_STATUS_RMSK)
#define HWIO_QFPROM0_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM0_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM0_MATCH_STATUS_QFPROM0_MATCH_STATUS_BMSK                                                        0xffffffff
#define HWIO_QFPROM0_MATCH_STATUS_QFPROM0_MATCH_STATUS_SHFT                                                               0x0

#define HWIO_QFPROM1_MATCH_STATUS_ADDR                                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002098)
#define HWIO_QFPROM1_MATCH_STATUS_RMSK                                                                             0xffffffff
#define HWIO_QFPROM1_MATCH_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM1_MATCH_STATUS_ADDR, HWIO_QFPROM1_MATCH_STATUS_RMSK)
#define HWIO_QFPROM1_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM1_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM1_MATCH_STATUS_QFPROM1_MATCH_STATUS_BMSK                                                        0xffffffff
#define HWIO_QFPROM1_MATCH_STATUS_QFPROM1_MATCH_STATUS_SHFT                                                               0x0

#define HWIO_QFPROM_CORR_ACC_PRIVATEn_ADDR(n)                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004000 + 0x4 * (n))
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_RMSK                                                                         0xffffffff
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_MAXn                                                                                 39
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ACC_PRIVATEn_ADDR(n), HWIO_QFPROM_CORR_ACC_PRIVATEn_RMSK)
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ACC_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_ACC_PRIVATE_BMSK                                                             0xffffffff
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_ACC_PRIVATE_SHFT                                                                    0x0

#define HWIO_QFPROM_CORR_JTAG_ID_LSB_ADDR                                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040a0)
#define HWIO_QFPROM_CORR_JTAG_ID_LSB_RMSK                                                                           0xfffffff
#define HWIO_QFPROM_CORR_JTAG_ID_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_JTAG_ID_LSB_ADDR, HWIO_QFPROM_CORR_JTAG_ID_LSB_RMSK)
#define HWIO_QFPROM_CORR_JTAG_ID_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_JTAG_ID_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_JTAG_ID_LSB_FEATURE_ID_BMSK                                                                0xff00000
#define HWIO_QFPROM_CORR_JTAG_ID_LSB_FEATURE_ID_SHFT                                                                     0x14
#define HWIO_QFPROM_CORR_JTAG_ID_LSB_JTAG_ID_BMSK                                                                     0xfffff
#define HWIO_QFPROM_CORR_JTAG_ID_LSB_JTAG_ID_SHFT                                                                         0x0

#define HWIO_QFPROM_CORR_JTAG_ID_MSB_ADDR                                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040a4)
#define HWIO_QFPROM_CORR_JTAG_ID_MSB_RMSK                                                                          0xffffffff
#define HWIO_QFPROM_CORR_JTAG_ID_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_JTAG_ID_MSB_ADDR, HWIO_QFPROM_CORR_JTAG_ID_MSB_RMSK)
#define HWIO_QFPROM_CORR_JTAG_ID_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_JTAG_ID_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_JTAG_ID_MSB_QFPROM_CORR_JTAG_ID_MSB_BMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_JTAG_ID_MSB_QFPROM_CORR_JTAG_ID_MSB_SHFT                                                         0x0

#define HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR                                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040a8)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RMSK                                                                          0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR, HWIO_QFPROM_CORR_RD_PERM_LSB_RMSK)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CALIB_BMSK                                                                    0xc0000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CALIB_SHFT                                                                          0x1e
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MEM_ACCEL_BMSK                                                                0x30000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MEM_ACCEL_SHFT                                                                      0x1c
#define HWIO_QFPROM_CORR_RD_PERM_LSB_DEBUG_KEY_BMSK                                                                 0xc000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_DEBUG_KEY_SHFT                                                                      0x1a
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MEM_REDUN_BMSK                                                                 0x3000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MEM_REDUN_SHFT                                                                      0x18
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEAT_CONFIG_BMSK                                                                0xc00000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEAT_CONFIG_SHFT                                                                    0x16
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_CONFIG_BMSK                                                                 0x300000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_CONFIG_SHFT                                                                     0x14
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SPARE9_BMSK                                                                      0xc0000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SPARE9_SHFT                                                                         0x12
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SPARE8_BMSK                                                                      0x30000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SPARE8_SHFT                                                                         0x10
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SPARE7_BMSK                                                                       0xc000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SPARE7_SHFT                                                                          0xe
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MSA_ANTI_ROLLBACK_BMSK                                                            0x3000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MSA_ANTI_ROLLBACK_SHFT                                                               0xc
#define HWIO_QFPROM_CORR_RD_PERM_LSB_AP_ANTI_ROLLBACK_BMSK                                                              0xc00
#define HWIO_QFPROM_CORR_RD_PERM_LSB_AP_ANTI_ROLLBACK_SHFT                                                                0xa
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PTE_BMSK                                                                           0x300
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PTE_SHFT                                                                             0x8
#define HWIO_QFPROM_CORR_RD_PERM_LSB_WR_PERM_BMSK                                                                        0xc0
#define HWIO_QFPROM_CORR_RD_PERM_LSB_WR_PERM_SHFT                                                                         0x6
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RD_PERM_BMSK                                                                        0x30
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RD_PERM_SHFT                                                                         0x4
#define HWIO_QFPROM_CORR_RD_PERM_LSB_JTAG_ID_BMSK                                                                         0xc
#define HWIO_QFPROM_CORR_RD_PERM_LSB_JTAG_ID_SHFT                                                                         0x2
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ACC_PRIVATE_BMSK                                                                     0x3
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ACC_PRIVATE_SHFT                                                                     0x0

#define HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR                                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040ac)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RMSK                                                                          0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR, HWIO_QFPROM_CORR_RD_PERM_MSB_RMSK)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR,v)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR,m,v,HWIO_QFPROM_CORR_RD_PERM_MSB_IN)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_SPARE_BMSK                                                                    0xff000000
#define HWIO_QFPROM_CORR_RD_PERM_MSB_SPARE_SHFT                                                                          0x18
#define HWIO_QFPROM_CORR_RD_PERM_MSB_USB_VID_PID_BMSK                                                                0xc00000
#define HWIO_QFPROM_CORR_RD_PERM_MSB_USB_VID_PID_SHFT                                                                    0x16
#define HWIO_QFPROM_CORR_RD_PERM_MSB_QC_SEC_BOOT_BMSK                                                                0x300000
#define HWIO_QFPROM_CORR_RD_PERM_MSB_QC_SEC_BOOT_SHFT                                                                    0x14
#define HWIO_QFPROM_CORR_RD_PERM_MSB_OEM_SEC_BOOT_BMSK                                                                0xc0000
#define HWIO_QFPROM_CORR_RD_PERM_MSB_OEM_SEC_BOOT_SHFT                                                                   0x12
#define HWIO_QFPROM_CORR_RD_PERM_MSB_OEM_PK_HASH_BMSK                                                                 0x30000
#define HWIO_QFPROM_CORR_RD_PERM_MSB_OEM_PK_HASH_SHFT                                                                    0x10
#define HWIO_QFPROM_CORR_RD_PERM_MSB_SEC_KEY_DERIVATION_KEY_BMSK                                                       0xc000
#define HWIO_QFPROM_CORR_RD_PERM_MSB_SEC_KEY_DERIVATION_KEY_SHFT                                                          0xe
#define HWIO_QFPROM_CORR_RD_PERM_MSB_PRI_KEY_DERIVATION_KEY_BMSK                                                       0x3000
#define HWIO_QFPROM_CORR_RD_PERM_MSB_PRI_KEY_DERIVATION_KEY_SHFT                                                          0xc
#define HWIO_QFPROM_CORR_RD_PERM_MSB_BOOT_ROM_PATCH_BMSK                                                                0xc00
#define HWIO_QFPROM_CORR_RD_PERM_MSB_BOOT_ROM_PATCH_SHFT                                                                  0xa
#define HWIO_QFPROM_CORR_RD_PERM_MSB_SPARE20_BMSK                                                                       0x300
#define HWIO_QFPROM_CORR_RD_PERM_MSB_SPARE20_SHFT                                                                         0x8
#define HWIO_QFPROM_CORR_RD_PERM_MSB_SERIAL_NUM_BMSK                                                                     0xc0
#define HWIO_QFPROM_CORR_RD_PERM_MSB_SERIAL_NUM_SHFT                                                                      0x6
#define HWIO_QFPROM_CORR_RD_PERM_MSB_CUST_KEY_BMSK                                                                       0x30
#define HWIO_QFPROM_CORR_RD_PERM_MSB_CUST_KEY_SHFT                                                                        0x4
#define HWIO_QFPROM_CORR_RD_PERM_MSB_INTAGLIO_GLUEBIT_BMSK                                                                0xc
#define HWIO_QFPROM_CORR_RD_PERM_MSB_INTAGLIO_GLUEBIT_SHFT                                                                0x2
#define HWIO_QFPROM_CORR_RD_PERM_MSB_FEC_EN_BMSK                                                                          0x3
#define HWIO_QFPROM_CORR_RD_PERM_MSB_FEC_EN_SHFT                                                                          0x0

#define HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR                                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040b0)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RMSK                                                                          0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR, HWIO_QFPROM_CORR_WR_PERM_LSB_RMSK)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CALIB_BMSK                                                                    0xc0000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CALIB_SHFT                                                                          0x1e
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MEM_ACCEL_BMSK                                                                0x30000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MEM_ACCEL_SHFT                                                                      0x1c
#define HWIO_QFPROM_CORR_WR_PERM_LSB_DEBUG_KEY_BMSK                                                                 0xc000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_DEBUG_KEY_SHFT                                                                      0x1a
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MEM_REDUN_BMSK                                                                 0x3000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MEM_REDUN_SHFT                                                                      0x18
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEAT_CONFIG_BMSK                                                                0xc00000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEAT_CONFIG_SHFT                                                                    0x16
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_CONFIG_BMSK                                                                 0x300000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_CONFIG_SHFT                                                                     0x14
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SPARE9_BMSK                                                                      0xc0000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SPARE9_SHFT                                                                         0x12
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SPARE8_BMSK                                                                      0x30000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SPARE8_SHFT                                                                         0x10
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SPARE7_BMSK                                                                       0xc000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SPARE7_SHFT                                                                          0xe
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MSA_ANTI_ROLLBACK_BMSK                                                            0x3000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MSA_ANTI_ROLLBACK_SHFT                                                               0xc
#define HWIO_QFPROM_CORR_WR_PERM_LSB_AP_ANTI_ROLLBACK_BMSK                                                              0xc00
#define HWIO_QFPROM_CORR_WR_PERM_LSB_AP_ANTI_ROLLBACK_SHFT                                                                0xa
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PTE_BMSK                                                                           0x300
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PTE_SHFT                                                                             0x8
#define HWIO_QFPROM_CORR_WR_PERM_LSB_WR_PERM_BMSK                                                                        0xc0
#define HWIO_QFPROM_CORR_WR_PERM_LSB_WR_PERM_SHFT                                                                         0x6
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RD_PERM_BMSK                                                                        0x30
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RD_PERM_SHFT                                                                         0x4
#define HWIO_QFPROM_CORR_WR_PERM_LSB_JTAG_ID_BMSK                                                                         0xc
#define HWIO_QFPROM_CORR_WR_PERM_LSB_JTAG_ID_SHFT                                                                         0x2
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ACC_PRIVATE_BMSK                                                                     0x3
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ACC_PRIVATE_SHFT                                                                     0x0

#define HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR                                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040b4)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RMSK                                                                          0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR, HWIO_QFPROM_CORR_WR_PERM_MSB_RMSK)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR,v)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR,m,v,HWIO_QFPROM_CORR_WR_PERM_MSB_IN)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_SPARE_BMSK                                                                    0xff000000
#define HWIO_QFPROM_CORR_WR_PERM_MSB_SPARE_SHFT                                                                          0x18
#define HWIO_QFPROM_CORR_WR_PERM_MSB_USB_VID_PID_BMSK                                                                0xc00000
#define HWIO_QFPROM_CORR_WR_PERM_MSB_USB_VID_PID_SHFT                                                                    0x16
#define HWIO_QFPROM_CORR_WR_PERM_MSB_QC_SEC_BOOT_BMSK                                                                0x300000
#define HWIO_QFPROM_CORR_WR_PERM_MSB_QC_SEC_BOOT_SHFT                                                                    0x14
#define HWIO_QFPROM_CORR_WR_PERM_MSB_OEM_SEC_BOOT_BMSK                                                                0xc0000
#define HWIO_QFPROM_CORR_WR_PERM_MSB_OEM_SEC_BOOT_SHFT                                                                   0x12
#define HWIO_QFPROM_CORR_WR_PERM_MSB_OEM_PK_HASH_BMSK                                                                 0x30000
#define HWIO_QFPROM_CORR_WR_PERM_MSB_OEM_PK_HASH_SHFT                                                                    0x10
#define HWIO_QFPROM_CORR_WR_PERM_MSB_SEC_KEY_DERIVATION_KEY_BMSK                                                       0xc000
#define HWIO_QFPROM_CORR_WR_PERM_MSB_SEC_KEY_DERIVATION_KEY_SHFT                                                          0xe
#define HWIO_QFPROM_CORR_WR_PERM_MSB_PRI_KEY_DERIVATION_KEY_BMSK                                                       0x3000
#define HWIO_QFPROM_CORR_WR_PERM_MSB_PRI_KEY_DERIVATION_KEY_SHFT                                                          0xc
#define HWIO_QFPROM_CORR_WR_PERM_MSB_BOOT_ROM_PATCH_BMSK                                                                0xc00
#define HWIO_QFPROM_CORR_WR_PERM_MSB_BOOT_ROM_PATCH_SHFT                                                                  0xa
#define HWIO_QFPROM_CORR_WR_PERM_MSB_SPARE20_BMSK                                                                       0x300
#define HWIO_QFPROM_CORR_WR_PERM_MSB_SPARE20_SHFT                                                                         0x8
#define HWIO_QFPROM_CORR_WR_PERM_MSB_SERIAL_NUM_BMSK                                                                     0xc0
#define HWIO_QFPROM_CORR_WR_PERM_MSB_SERIAL_NUM_SHFT                                                                      0x6
#define HWIO_QFPROM_CORR_WR_PERM_MSB_CUST_KEY_BMSK                                                                       0x30
#define HWIO_QFPROM_CORR_WR_PERM_MSB_CUST_KEY_SHFT                                                                        0x4
#define HWIO_QFPROM_CORR_WR_PERM_MSB_INTAGLIO_GLUEBIT_BMSK                                                                0xc
#define HWIO_QFPROM_CORR_WR_PERM_MSB_INTAGLIO_GLUEBIT_SHFT                                                                0x2
#define HWIO_QFPROM_CORR_WR_PERM_MSB_FEC_EN_BMSK                                                                          0x3
#define HWIO_QFPROM_CORR_WR_PERM_MSB_FEC_EN_SHFT                                                                          0x0

#define HWIO_QFPROM_CORR_PTE_LSB_ADDR                                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040b8)
#define HWIO_QFPROM_CORR_PTE_LSB_RMSK                                                                              0xffffffff
#define HWIO_QFPROM_CORR_PTE_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_LSB_ADDR, HWIO_QFPROM_CORR_PTE_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_LSB_PTE_DATA0_BMSK                                                                    0xffffffff
#define HWIO_QFPROM_CORR_PTE_LSB_PTE_DATA0_SHFT                                                                           0x0

#define HWIO_QFPROM_CORR_PTE_MSB_ADDR                                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040bc)
#define HWIO_QFPROM_CORR_PTE_MSB_RMSK                                                                              0xffffffff
#define HWIO_QFPROM_CORR_PTE_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_MSB_ADDR, HWIO_QFPROM_CORR_PTE_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_MSB_PTE_DATA1_BMSK                                                                    0xffffffff
#define HWIO_QFPROM_CORR_PTE_MSB_PTE_DATA1_SHFT                                                                           0x0

#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040c0)
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_LSB_TZ_BMSK                                                         0xffff0000
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_LSB_TZ_SHFT                                                               0x10
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_LSB_SBL1_BMSK                                                           0xffff
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_LSB_SBL1_SHFT                                                              0x0

#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040c4)
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_MSB_PIL_SUBSYSTEM_31_0_BMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW0_MSB_PIL_SUBSYSTEM_31_0_SHFT                                                0x0

#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040c8)
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_LSB_APPSBL0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_LSB_APPSBL0_SHFT                                                           0x0

#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040cc)
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_MSB_RMSK                                                             0x3ffffff
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_MSB_RPM_BMSK                                                         0x3fc0000
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_MSB_RPM_SHFT                                                              0x12
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_MSB_APPSBL1_BMSK                                                       0x3ffff
#define HWIO_QFPROM_CORR_AP_ANTI_ROLLBACK_ROW1_MSB_APPSBL1_SHFT                                                           0x0

#define HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_LSB_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040d0)
#define HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_LSB_RMSK                                                                0xffffffff
#define HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_LSB_ADDR, HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_LSB_RMSK)
#define HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_LSB_MSS_BMSK                                                            0xffff0000
#define HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_LSB_MSS_SHFT                                                                  0x10
#define HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_LSB_MBA_BMSK                                                                0xffff
#define HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_LSB_MBA_SHFT                                                                   0x0

#define HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_MSB_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040d4)
#define HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_MSB_RMSK                                                                0xffffffff
#define HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_MSB_ADDR, HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_MSB_RMSK)
#define HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_MSB_QFPROM_CORR_MSA_ANTI_ROLLBACK_MSB_BMSK                              0xffffffff
#define HWIO_QFPROM_CORR_MSA_ANTI_ROLLBACK_MSB_QFPROM_CORR_MSA_ANTI_ROLLBACK_MSB_SHFT                                     0x0

#define HWIO_QFPROM_CORR_SPARE_REG7_LSB_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040d8)
#define HWIO_QFPROM_CORR_SPARE_REG7_LSB_RMSK                                                                       0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG7_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG7_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG7_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG7_LSB_SPARE7_BMSK                                                                0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG7_LSB_SPARE7_SHFT                                                                       0x0

#define HWIO_QFPROM_CORR_SPARE_REG7_MSB_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040dc)
#define HWIO_QFPROM_CORR_SPARE_REG7_MSB_RMSK                                                                       0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG7_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG7_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG7_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG7_MSB_SPARE7_BMSK                                                                0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG7_MSB_SPARE7_SHFT                                                                       0x0

#define HWIO_QFPROM_CORR_SPARE_REG8_LSB_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040e0)
#define HWIO_QFPROM_CORR_SPARE_REG8_LSB_RMSK                                                                       0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG8_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG8_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG8_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG8_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG8_LSB_SPARE8_BMSK                                                                0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG8_LSB_SPARE8_SHFT                                                                       0x0

#define HWIO_QFPROM_CORR_SPARE_REG8_MSB_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040e4)
#define HWIO_QFPROM_CORR_SPARE_REG8_MSB_RMSK                                                                       0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG8_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG8_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG8_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG8_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG8_MSB_SPARE8_BMSK                                                                0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG8_MSB_SPARE8_SHFT                                                                       0x0

#define HWIO_QFPROM_CORR_SPARE_REG9_LSB_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040e8)
#define HWIO_QFPROM_CORR_SPARE_REG9_LSB_RMSK                                                                       0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG9_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG9_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG9_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG9_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG9_LSB_SPARE9_BMSK                                                                0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG9_LSB_SPARE9_SHFT                                                                       0x0

#define HWIO_QFPROM_CORR_SPARE_REG9_MSB_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040ec)
#define HWIO_QFPROM_CORR_SPARE_REG9_MSB_RMSK                                                                       0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG9_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG9_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG9_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG9_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG9_MSB_SPARE9_BMSK                                                                0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG9_MSB_SPARE9_SHFT                                                                       0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040f0)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RMSK                                                                  0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE1_DISABLE_BMSK                                                   0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE1_DISABLE_SHFT                                                         0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE0_DISABLE_BMSK                                                   0x40000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE0_DISABLE_SHFT                                                         0x1e
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_VENUS_0_DBGEN_DISABLE_BMSK                                            0x20000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_VENUS_0_DBGEN_DISABLE_SHFT                                                  0x1d
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RPM_DAPEN_DISABLE_BMSK                                                0x10000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RPM_DAPEN_DISABLE_SHFT                                                      0x1c
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RPM_LPASS_WCSS_NIDEN_DISABLE_BMSK                                      0x8000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RPM_LPASS_WCSS_NIDEN_DISABLE_SHFT                                           0x1b
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RPM_DBGEN_DISABLE_BMSK                                                 0x4000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RPM_DBGEN_DISABLE_SHFT                                                      0x1a
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WCSS_DBGEN_DISABLE_BMSK                                                0x2000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WCSS_DBGEN_DISABLE_SHFT                                                     0x19
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_LPASS_DBGEN_DISABLE_BMSK                                               0x1000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_LPASS_DBGEN_DISABLE_SHFT                                                    0x18
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_MSS_NIDEN_DISABLE_BMSK                                                  0x800000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_MSS_NIDEN_DISABLE_SHFT                                                      0x17
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_MSS_DBGEN_DISABLE_BMSK                                                  0x400000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_MSS_DBGEN_DISABLE_SHFT                                                      0x16
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_BMSK                                                  0x200000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_SHFT                                                      0x15
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE1_BMSK                                                             0x1e0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE1_SHFT                                                                 0x11
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDC_EMMC_MODE1P2_GPIO_DISABLE_BMSK                                       0x10000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDC_EMMC_MODE1P2_GPIO_DISABLE_SHFT                                          0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDC_EMMC_MODE1P2_EN_BMSK                                                  0x8000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDC_EMMC_MODE1P2_EN_SHFT                                                     0xf
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_BMSK                                                            0x7c00
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SHFT                                                               0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDP_ENUM_SKIP_BMSK                                                         0x200
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDP_ENUM_SKIP_SHFT                                                           0x9
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_BMSK                                                   0x100
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_SHFT                                                     0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_PBL_BOOT_SPEED_BMSK                                                    0xc0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_PBL_BOOT_SPEED_SHFT                                                     0x6
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_BMSK                                                 0x20
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_SHFT                                                  0x5
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE0_BMSK                                                                 0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE0_SHFT                                                                  0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_PMIC_POWER_DOWN_MSM_BMSK                                                 0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_PMIC_POWER_DOWN_MSM_SHFT                                                 0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_USB_ENUM_TIMEOUT_BMSK                                                        0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_USB_ENUM_TIMEOUT_SHFT                                                        0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DLOAD_TIMEOUT_BMSK                                                           0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DLOAD_TIMEOUT_SHFT                                                           0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_BMSK                                                         0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_SHFT                                                         0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040f4)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RMSK                                                                    0xffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE3_BMSK                                                             0xc00000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE3_SHFT                                                                 0x16
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WDOG_EN_BMSK                                                            0x200000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WDOG_EN_SHFT                                                                0x15
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE2_BMSK                                                             0x180000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE2_SHFT                                                                 0x13
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPDM_SECURE_MODE_BMSK                                                    0x40000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPDM_SECURE_MODE_SHFT                                                       0x12
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_IMEI_ESN_SELECT_BMSK                                                     0x30000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_IMEI_ESN_SELECT_SHFT                                                        0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE1_BMSK                                                               0xc000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE1_SHFT                                                                  0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_CUST_PRIV_KEY_SELECT_BMSK                                                 0x2000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_CUST_PRIV_KEY_SELECT_SHFT                                                    0xd
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SW_FUSE_PROG_DISABLE_BMSK                                                 0x1000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SW_FUSE_PROG_DISABLE_SHFT                                                    0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE0_BMSK                                                                0xe00
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE0_SHFT                                                                  0x9
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_BMSK                                                  0x100
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_SHFT                                                    0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_BMSK                                                    0x80
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_SHFT                                                     0x7
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_BMSK                                                     0x40
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_SHFT                                                      0x6
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_BMSK                                                      0x20
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_SHFT                                                       0x5
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_BMSK                                                      0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_SHFT                                                       0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_BMSK                                                    0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_SHFT                                                    0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_BMSK                                                     0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_SHFT                                                     0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_BMSK                                                      0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_SHFT                                                      0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_BMSK                                                      0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040f8)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RMSK                                                                  0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_HW_ID_BMSK                                                        0xffff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_HW_ID_SHFT                                                              0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_PRODUCT_ID_BMSK                                                       0xffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_PRODUCT_ID_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040fc)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_RMSK                                                                    0xffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_SPARE0_BMSK                                                             0xfff000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_SPARE0_SHFT                                                                  0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ROOT_CERT_TOTAL_NUM_BMSK                                                   0xf00
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ROOT_CERT_TOTAL_NUM_SHFT                                                     0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ANTI_ROLLBACK_FEATURE_EN_BMSK                                               0xff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ANTI_ROLLBACK_FEATURE_EN_SHFT                                                0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004100)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RMSK                                                                 0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MM_DISPLAY_RESOLUTION_1_BMSK                                         0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MM_DISPLAY_RESOLUTION_1_SHFT                                               0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_EDP_DISABLE_BMSK                                                     0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_EDP_DISABLE_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MM_DISPLAY_RESOLUTION_0_BMSK                                         0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MM_DISPLAY_RESOLUTION_0_SHFT                                               0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ISP_1_DISABLE_BMSK                                                   0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ISP_1_DISABLE_SHFT                                                         0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                                              0x8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                                                   0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_BMSK                                              0x4000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_SHFT                                                   0x1a
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_MCDO_DISABLE_BMSK                                               0x2000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_MCDO_DISABLE_SHFT                                                    0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_1XA_DISABLE_BMSK                                                0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_1XA_DISABLE_SHFT                                                     0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_BT_DISABLE_BMSK                                                        0x800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_BT_DISABLE_SHFT                                                            0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_SPARE_DISABLE_BMSK                                               0x700000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_SPARE_DISABLE_SHFT                                                   0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_BBRX3_DISABLE_BMSK                                                0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_BBRX3_DISABLE_SHFT                                                   0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_BBRX2_DISABLE_BMSK                                                0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_BBRX2_DISABLE_SHFT                                                   0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_BMSK                                               0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_SHFT                                                  0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DC_DISABLE_BMSK                                              0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DC_DISABLE_SHFT                                                 0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_MIMO_DISABLE_BMSK                                             0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_MIMO_DISABLE_SHFT                                                0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT2_DISABLE_BMSK                                        0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT2_DISABLE_SHFT                                           0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT1_DISABLE_BMSK                                        0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT1_DISABLE_SHFT                                           0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_TDSCDMA_DISABLE_BMSK                                               0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_TDSCDMA_DISABLE_SHFT                                                  0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DISABLE_BMSK                                                   0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DISABLE_SHFT                                                     0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_BMSK                                                    0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_SHFT                                                      0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_WCDMA_DISABLE_BMSK                                                  0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_WCDMA_DISABLE_SHFT                                                    0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_DO_DISABLE_BMSK                                                     0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_DO_DISABLE_SHFT                                                       0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_1X_DISABLE_BMSK                                                      0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_1X_DISABLE_SHFT                                                       0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_BMSK                                                           0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_SHFT                                                            0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_BMSK                                                           0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_SHFT                                                            0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SW_SENSOR_APPS_DISABLE_BMSK                                                0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SW_SENSOR_APPS_DISABLE_SHFT                                                 0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_BMSK                                                       0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SHFT                                                       0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_BMSK                                                 0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004104)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RMSK                                                                   0xffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE0_BMSK                                                            0x800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE0_SHFT                                                                0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_TSDA_DSBL_BMSK                                                         0x400000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_TSDA_DSBL_SHFT                                                             0x16
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                                  0x200000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                                      0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_QUAD_CORE_DISABLE_BMSK                                            0x100000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_QUAD_CORE_DISABLE_SHFT                                                0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_BMSK                                                        0xf0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_SHFT                                                           0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SDC_EMMC_MODE1P2_FORCE_GPIO_BMSK                                         0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SDC_EMMC_MODE1P2_FORCE_GPIO_SHFT                                            0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MULTIMEDIA_SPARE_DISABLE_BMSK                                            0x7800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MULTIMEDIA_SPARE_DISABLE_SHFT                                               0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DDR_CFG1_BMSK                                                             0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DDR_CFG1_SHFT                                                               0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DDR_CFG0_BMSK                                                             0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DDR_CFG0_SHFT                                                               0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ACC_DISABLE_BMSK                                                          0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ACC_DISABLE_SHFT                                                            0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MODEM_UMTS_DL_ABOVE_CAT10_DISABLE_BMSK                                     0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MODEM_UMTS_DL_ABOVE_CAT10_DISABLE_SHFT                                      0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MODEM_UMTS_DL_ABOVE_CAT8_DISABLE_BMSK                                      0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MODEM_UMTS_DL_ABOVE_CAT8_DISABLE_SHFT                                       0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MODEM_RXDIV_DISABLE_BMSK                                                   0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MODEM_RXDIV_DISABLE_SHFT                                                    0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MODEM_UMTS_UL_ABOVE_CAT6_DISABLE_BMSK                                      0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MODEM_UMTS_UL_ABOVE_CAT6_DISABLE_SHFT                                       0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_FIELD_3D_GRP_DISABLE_BMSK                                                   0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_FIELD_3D_GRP_DISABLE_SHFT                                                   0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_WIFI_DISABLE_BMSK                                                           0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_WIFI_DISABLE_SHFT                                                           0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_FM_DISABLE_BMSK                                                             0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_FM_DISABLE_SHFT                                                             0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MM_DISPLAY_RESOLUTION_2_BMSK                                                0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MM_DISPLAY_RESOLUTION_2_SHFT                                                0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004108)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RMSK                                                                 0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE1_BMSK                                                          0xe0000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE1_SHFT                                                                0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_TAP_INSTR_DISABLE_BMSK                                               0x1fff8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_TAP_INSTR_DISABLE_SHFT                                                      0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_DEVICEEN_DISABLE_BMSK                                             0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_DEVICEEN_DISABLE_SHFT                                                0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPNIDEN_DISABLE_BMSK                                              0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPNIDEN_DISABLE_SHFT                                                 0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPIDEN_DISABLE_BMSK                                               0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPIDEN_DISABLE_SHFT                                                  0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_NIDEN_DISABLE_BMSK                                                 0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_NIDEN_DISABLE_SHFT                                                   0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_DBGEN_DISABLE_BMSK                                                 0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_DBGEN_DISABLE_SHFT                                                   0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPNIDEN_DISABLE_BMSK                                              0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPNIDEN_DISABLE_SHFT                                                0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPIDEN_DISABLE_BMSK                                               0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPIDEN_DISABLE_SHFT                                                 0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_BMSK                                                 0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_SHFT                                                  0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_BMSK                                                 0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_SHFT                                                  0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SPARE1_DISABLE_BMSK                                                     0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SPARE1_DISABLE_SHFT                                                      0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SPARE0_DISABLE_BMSK                                                     0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SPARE0_DISABLE_SHFT                                                      0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_VENUS_0_DBGEN_DISABLE_BMSK                                               0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_VENUS_0_DBGEN_DISABLE_SHFT                                               0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_RPM_DAPEN_DISABLE_BMSK                                                   0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_RPM_DAPEN_DISABLE_SHFT                                                   0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_RPM_LPASS_WCSS_NIDEN_DISABLE_BMSK                                        0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_RPM_LPASS_WCSS_NIDEN_DISABLE_SHFT                                        0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_RPM_DBGEN_DISABLE_BMSK                                                   0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_RPM_DBGEN_DISABLE_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000410c)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RMSK                                                                   0xffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                                            0xfffc00
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                                                 0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_BMSK                                             0x3c0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_SHFT                                               0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_QC_WCSS_DBGEN_DISABLE_BMSK                                                 0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_QC_WCSS_DBGEN_DISABLE_SHFT                                                  0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_QC_LPASS_DBGEN_DISABLE_BMSK                                                0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_QC_LPASS_DBGEN_DISABLE_SHFT                                                 0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_QC_MSS_NIDEN_DISABLE_BMSK                                                   0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_QC_MSS_NIDEN_DISABLE_SHFT                                                   0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_QC_MSS_DBGEN_DISABLE_BMSK                                                   0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_QC_MSS_DBGEN_DISABLE_SHFT                                                   0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SM_BIST_DISABLE_BMSK                                                        0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SM_BIST_DISABLE_SHFT                                                        0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TIC_DISABLE_BMSK                                                            0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TIC_DISABLE_SHFT                                                            0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004110)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RMSK                                                                 0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_BMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_SHFT                                            0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004114)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RMSK                                                                   0xffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_CFGCPUPRESENT_N_BMSK                                              0xf00000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_CFGCPUPRESENT_N_SHFT                                                  0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MM_CAM_12MP_DISABLE_BMSK                                                0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MM_CAM_12MP_DISABLE_SHFT                                                   0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MM_CAM_8MP_DISABLE_BMSK                                                 0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MM_CAM_8MP_DISABLE_SHFT                                                    0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MM_GFX_TURBO_DISABLE_BMSK                                               0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MM_GFX_TURBO_DISABLE_SHFT                                                  0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MODEM_DSDA_DISABLE_BMSK                                                 0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MODEM_DSDA_DISABLE_SHFT                                                    0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_CONFIGURATION3_BMSK                                                 0xf000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_CONFIGURATION3_SHFT                                                    0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_CONFIGURATION2_BMSK                                                  0xf00
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_CONFIGURATION2_SHFT                                                    0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_CONFIGURATION1_BMSK                                                   0xf0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_CONFIGURATION1_SHFT                                                    0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_CONFIGURATION0_BMSK                                                    0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_CONFIGURATION0_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004118)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_RMSK                                                                 0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_MDSP_FW_DISABLE_BMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_MDSP_FW_DISABLE_SHFT                                                        0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000411c)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_RMSK                                                                   0xffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_SPARE0_BMSK                                                            0xfc0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_SPARE0_SHFT                                                                0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_APPS_CLOCKCFG_BMSK                                                      0x30000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_APPS_CLOCKCFG_SHFT                                                         0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_RPM_PBL_BOOT_SPEED_BMSK                                                  0xc000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_RPM_PBL_BOOT_SPEED_SHFT                                                     0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_RPM_BOOT_FROM_ROM_BMSK                                                   0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_RPM_BOOT_FROM_ROM_SHFT                                                      0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_APPS_BOOT_FROM_ROM_BMSK                                                  0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_APPS_BOOT_FROM_ROM_SHFT                                                     0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_MSA_ENA_BMSK                                                              0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_MSA_ENA_SHFT                                                                0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_FORCE_MSA_AUTH_EN_BMSK                                                    0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_FORCE_MSA_AUTH_EN_SHFT                                                      0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_FLCB_SKIP_BMSK                                                            0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_FLCB_SKIP_SHFT                                                              0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_QCOM_PMIC_FEATURE_ENABLE_BMSK                                             0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_QCOM_PMIC_FEATURE_ENABLE_SHFT                                               0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_BOOT_ROM_CFG_BMSK                                                          0xe0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_BOOT_ROM_CFG_SHFT                                                           0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_STACKED_MEMORY_ID_BMSK                                                     0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_STACKED_MEMORY_ID_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_MEM_REDUNn_ADDR(n)                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004120 + 0x4 * (n))
#define HWIO_QFPROM_CORR_MEM_REDUNn_RMSK                                                                           0xffffffff
#define HWIO_QFPROM_CORR_MEM_REDUNn_MAXn                                                                                   25
#define HWIO_QFPROM_CORR_MEM_REDUNn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_REDUNn_ADDR(n), HWIO_QFPROM_CORR_MEM_REDUNn_RMSK)
#define HWIO_QFPROM_CORR_MEM_REDUNn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_REDUNn_ADDR(n), mask)
#define HWIO_QFPROM_CORR_MEM_REDUNn_REDUN_DATA_BMSK                                                                0xffffffff
#define HWIO_QFPROM_CORR_MEM_REDUNn_REDUN_DATA_SHFT                                                                       0x0

#define HWIO_QFPROM_CORR_DEBUG_KEY_LSB_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004188)
#define HWIO_QFPROM_CORR_DEBUG_KEY_LSB_RMSK                                                                        0xffffffff
#define HWIO_QFPROM_CORR_DEBUG_KEY_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_DEBUG_KEY_LSB_ADDR, HWIO_QFPROM_CORR_DEBUG_KEY_LSB_RMSK)
#define HWIO_QFPROM_CORR_DEBUG_KEY_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_DEBUG_KEY_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_DEBUG_KEY_LSB_KEY0_BMSK                                                                   0xffffffff
#define HWIO_QFPROM_CORR_DEBUG_KEY_LSB_KEY0_SHFT                                                                          0x0

#define HWIO_QFPROM_CORR_DEBUG_KEY_MSB_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000418c)
#define HWIO_QFPROM_CORR_DEBUG_KEY_MSB_RMSK                                                                        0xffffffff
#define HWIO_QFPROM_CORR_DEBUG_KEY_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_DEBUG_KEY_MSB_ADDR, HWIO_QFPROM_CORR_DEBUG_KEY_MSB_RMSK)
#define HWIO_QFPROM_CORR_DEBUG_KEY_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_DEBUG_KEY_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_DEBUG_KEY_MSB_KEY1_BMSK                                                                   0xffffffff
#define HWIO_QFPROM_CORR_DEBUG_KEY_MSB_KEY1_SHFT                                                                          0x0

#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004190)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_RMSK                                                                   0xffffffff
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_MEM_ACCEL_BMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_MEM_ACCEL_SHFT                                                                0x0

#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004194)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_RMSK                                                                   0xffffffff
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_MEM_ACCEL_BMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_MEM_ACCEL_SHFT                                                                0x0

#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004198)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_RMSK                                                                   0xffffffff
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_SPARE0_BMSK                                                            0xffffc000
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_SPARE0_SHFT                                                                   0xe
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_MEM_ACCEL_BMSK                                                             0x3fff
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_MEM_ACCEL_SHFT                                                                0x0

#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000419c)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_RMSK                                                                     0xffffff
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_SPARE0_BMSK                                                              0xffffff
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_SPARE0_SHFT                                                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a0)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RMSK                                                                       0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_VREF_B0_BMSK                                                               0xc0000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_VREF_B0_SHFT                                                                     0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_PH_B1M1_BMSK                                                               0x38000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_PH_B1M1_SHFT                                                                     0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_PH_B1M0_BMSK                                                                0x7000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_PH_B1M0_SHFT                                                                     0x18
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_PH_B0M1_BMSK                                                                 0xe00000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_PH_B0M1_SHFT                                                                     0x15
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_PH_B0M0_BMSK                                                                 0x1c0000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_PH_B0M0_SHFT                                                                     0x12
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_G_B0_BMSK                                                                     0x38000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_G_B0_SHFT                                                                         0xf
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_SAR_B_BMSK                                                                     0x6000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_SAR_B_SHFT                                                                        0xd
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CSI_PHY_BMSK                                                                   0x1f00
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CSI_PHY_SHFT                                                                      0x8
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_DSI_PHY_BMSK                                                                     0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_DSI_PHY_SHFT                                                                      0x4
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_DSIPHY_PLL_BMSK                                                                   0xf
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_DSIPHY_PLL_SHFT                                                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a4)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RMSK                                                                       0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_SPARE_BMSK                                                                 0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_SPARE_SHFT                                                                       0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS_CALIB_BMSK                                                           0x70000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS_CALIB_SHFT                                                                 0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS0_POINT2_BMSK                                                          0xfc00000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS0_POINT2_SHFT                                                               0x16
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS0_POINT1_BMSK                                                           0x3f0000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS0_POINT1_SHFT                                                               0x10
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS_BASE1_BMSK                                                               0xff00
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS_BASE1_SHFT                                                                  0x8
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS_BASE0_BMSK                                                                 0xff
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS_BASE0_SHFT                                                                  0x0

#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a8)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_RMSK                                                                       0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_SPARE_BMSK                                                                 0xf8000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_SPARE_SHFT                                                                       0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_REDUN_SEL_BMSK                                                              0x6000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_REDUN_SEL_SHFT                                                                   0x19
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_G_B1_BMSK                                                                   0x1c00000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_G_B1_SHFT                                                                        0x16
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_VREF_B1_BMSK                                                                 0x300000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_VREF_B1_SHFT                                                                     0x14
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APPS3_LDO_VREF_TRIM_BMSK                                                      0xf8000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APPS3_LDO_VREF_TRIM_SHFT                                                          0xf
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APPS2_LDO_VREF_TRIM_BMSK                                                       0x7c00
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APPS2_LDO_VREF_TRIM_SHFT                                                          0xa
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APPS1_LDO_VREF_TRIM_BMSK                                                        0x3e0
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APPS1_LDO_VREF_TRIM_SHFT                                                          0x5
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APPS0_LDO_VREF_TRIM_BMSK                                                         0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APPS0_LDO_VREF_TRIM_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041ac)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RMSK                                                                       0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_SPARE_BMSK                                                                 0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_SPARE_SHFT                                                                       0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_Q6SS1_LDO_VREF_TRIM_BMSK                                                    0xff00000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_Q6SS1_LDO_VREF_TRIM_SHFT                                                         0x14
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_Q6SS0_LDO_VREF_TRIM_BMSK                                                      0xff000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_Q6SS0_LDO_VREF_TRIM_SHFT                                                          0xc
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_TSENS1_POINT2_BMSK                                                              0xfc0
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_TSENS1_POINT2_SHFT                                                                0x6
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_TSENS1_POINT1_BMSK                                                               0x3f
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_TSENS1_POINT1_SHFT                                                                0x0

#define HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b0)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_RMSK                                                                           0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR, HWIO_QFPROM_CORR_FEC_EN_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION15_FEC_EN_BMSK                                                           0xc0000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION15_FEC_EN_SHFT                                                                 0x1e
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION14_FEC_EN_BMSK                                                           0x30000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION14_FEC_EN_SHFT                                                                 0x1c
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION13_FEC_EN_BMSK                                                            0xc000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION13_FEC_EN_SHFT                                                                 0x1a
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION12_FEC_EN_BMSK                                                            0x3000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION12_FEC_EN_SHFT                                                                 0x18
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION11_FEC_EN_BMSK                                                             0xc00000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION11_FEC_EN_SHFT                                                                 0x16
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION10_FEC_EN_BMSK                                                             0x300000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION10_FEC_EN_SHFT                                                                 0x14
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION9_FEC_EN_BMSK                                                               0xc0000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION9_FEC_EN_SHFT                                                                  0x12
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION8_FEC_EN_BMSK                                                               0x30000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION8_FEC_EN_SHFT                                                                  0x10
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION7_FEC_EN_BMSK                                                                0xc000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION7_FEC_EN_SHFT                                                                   0xe
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION6_FEC_EN_BMSK                                                                0x3000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION6_FEC_EN_SHFT                                                                   0xc
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION5_FEC_EN_BMSK                                                                 0xc00
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION5_FEC_EN_SHFT                                                                   0xa
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION4_FEC_EN_BMSK                                                                 0x300
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION4_FEC_EN_SHFT                                                                   0x8
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION3_FEC_EN_BMSK                                                                  0xc0
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION3_FEC_EN_SHFT                                                                   0x6
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION2_FEC_EN_BMSK                                                                  0x30
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION2_FEC_EN_SHFT                                                                   0x4
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION1_FEC_EN_BMSK                                                                   0xc
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION1_FEC_EN_SHFT                                                                   0x2
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION0_FEC_EN_BMSK                                                                   0x3
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION0_FEC_EN_SHFT                                                                   0x0

#define HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b4)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RMSK                                                                           0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR, HWIO_QFPROM_CORR_FEC_EN_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION31_FEC_EN_BMSK                                                           0xc0000000
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION31_FEC_EN_SHFT                                                                 0x1e
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION30_FEC_EN_BMSK                                                           0x30000000
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION30_FEC_EN_SHFT                                                                 0x1c
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION29_FEC_EN_BMSK                                                            0xc000000
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION29_FEC_EN_SHFT                                                                 0x1a
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION28_FEC_EN_BMSK                                                            0x3000000
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION28_FEC_EN_SHFT                                                                 0x18
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION27_FEC_EN_BMSK                                                             0xc00000
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION27_FEC_EN_SHFT                                                                 0x16
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION26_FEC_EN_BMSK                                                             0x300000
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION26_FEC_EN_SHFT                                                                 0x14
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION25_FEC_EN_BMSK                                                              0xc0000
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION25_FEC_EN_SHFT                                                                 0x12
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION24_FEC_EN_BMSK                                                              0x30000
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION24_FEC_EN_SHFT                                                                 0x10
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION23_FEC_EN_BMSK                                                               0xc000
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION23_FEC_EN_SHFT                                                                  0xe
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION22_FEC_EN_BMSK                                                               0x3000
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION22_FEC_EN_SHFT                                                                  0xc
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION21_FEC_EN_BMSK                                                                0xc00
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION21_FEC_EN_SHFT                                                                  0xa
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION20_FEC_EN_BMSK                                                                0x300
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION20_FEC_EN_SHFT                                                                  0x8
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION19_FEC_EN_BMSK                                                                 0xc0
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION19_FEC_EN_SHFT                                                                  0x6
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION18_FEC_EN_BMSK                                                                 0x30
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION18_FEC_EN_SHFT                                                                  0x4
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION17_FEC_EN_BMSK                                                                  0xc
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION17_FEC_EN_SHFT                                                                  0x2
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION16_FEC_EN_BMSK                                                                  0x3
#define HWIO_QFPROM_CORR_FEC_EN_MSB_REGION16_FEC_EN_SHFT                                                                  0x0

#define HWIO_QFPROM_CORR_INTAGLIO_GLUEBIT_LSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b8)
#define HWIO_QFPROM_CORR_INTAGLIO_GLUEBIT_LSB_RMSK                                                                 0xffffffff
#define HWIO_QFPROM_CORR_INTAGLIO_GLUEBIT_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_INTAGLIO_GLUEBIT_LSB_ADDR, HWIO_QFPROM_CORR_INTAGLIO_GLUEBIT_LSB_RMSK)
#define HWIO_QFPROM_CORR_INTAGLIO_GLUEBIT_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_INTAGLIO_GLUEBIT_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_INTAGLIO_GLUEBIT_LSB_QFPROM_CORR_INTAGLIO_GLUEBIT_LSB_BMSK                                0xffffffff
#define HWIO_QFPROM_CORR_INTAGLIO_GLUEBIT_LSB_QFPROM_CORR_INTAGLIO_GLUEBIT_LSB_SHFT                                       0x0

#define HWIO_QFPROM_CORR_INTAGLIO_GLUEBIT_MSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041bc)
#define HWIO_QFPROM_CORR_INTAGLIO_GLUEBIT_MSB_RMSK                                                                 0xffffffff
#define HWIO_QFPROM_CORR_INTAGLIO_GLUEBIT_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_INTAGLIO_GLUEBIT_MSB_ADDR, HWIO_QFPROM_CORR_INTAGLIO_GLUEBIT_MSB_RMSK)
#define HWIO_QFPROM_CORR_INTAGLIO_GLUEBIT_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_INTAGLIO_GLUEBIT_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_INTAGLIO_GLUEBIT_MSB_QFPROM_CORR_INTAGLIO_GLUEBIT_MSB_BMSK                                0xffffffff
#define HWIO_QFPROM_CORR_INTAGLIO_GLUEBIT_MSB_QFPROM_CORR_INTAGLIO_GLUEBIT_MSB_SHFT                                       0x0

#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_ADDR(n)                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c0 + 0x8 * (n))
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_RMSK                                                                    0xffffffff
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_MAXn                                                                             2
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_KEY_DATA_BMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_KEY_DATA_SHFT                                                                  0x0

#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_ADDR(n)                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c4 + 0x8 * (n))
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_RMSK                                                                    0xffffffff
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_MAXn                                                                             2
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_KEY_DATA_BMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_KEY_DATA_SHFT                                                                  0x0

#define HWIO_QFPROM_CORR_SERIAL_NUM_LSB_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041d8)
#define HWIO_QFPROM_CORR_SERIAL_NUM_LSB_RMSK                                                                       0xffffffff
#define HWIO_QFPROM_CORR_SERIAL_NUM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SERIAL_NUM_LSB_ADDR, HWIO_QFPROM_CORR_SERIAL_NUM_LSB_RMSK)
#define HWIO_QFPROM_CORR_SERIAL_NUM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SERIAL_NUM_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SERIAL_NUM_LSB_SERIAL_NUM_BMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_SERIAL_NUM_LSB_SERIAL_NUM_SHFT                                                                   0x0

#define HWIO_QFPROM_CORR_SERIAL_NUM_MSB_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041dc)
#define HWIO_QFPROM_CORR_SERIAL_NUM_MSB_RMSK                                                                           0xffff
#define HWIO_QFPROM_CORR_SERIAL_NUM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SERIAL_NUM_MSB_ADDR, HWIO_QFPROM_CORR_SERIAL_NUM_MSB_RMSK)
#define HWIO_QFPROM_CORR_SERIAL_NUM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SERIAL_NUM_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SERIAL_NUM_MSB_CHIP_ID_BMSK                                                                   0xffff
#define HWIO_QFPROM_CORR_SERIAL_NUM_MSB_CHIP_ID_SHFT                                                                      0x0

#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_LSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e0)
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_LSB_RMSK                                                                 0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG20_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG20_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG20_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_LSB_SPARE0_BMSK                                                          0xfc000000
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_LSB_SPARE0_SHFT                                                                0x1a
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_LSB_CPR0_NOMINAL_TARGET_BMSK                                              0x3e00000
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_LSB_CPR0_NOMINAL_TARGET_SHFT                                                   0x15
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_LSB_CPR0_TURBO_TARGET_BMSK                                                 0x1f0000
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_LSB_CPR0_TURBO_TARGET_SHFT                                                     0x10
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_LSB_PIL_SUBSYSTEM_47_32_BMSK                                                 0xffff
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_LSB_PIL_SUBSYSTEM_47_32_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e4)
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_RMSK                                                                 0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_ROOT_CERT_PK_HASH_INDEX_BMSK                                         0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_ROOT_CERT_PK_HASH_INDEX_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_CPR0_SVS_TARGET_BMSK                                                   0xf80000
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_CPR0_SVS_TARGET_SHFT                                                       0x13
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_SPARE1_BMSK                                                             0x70000
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_SPARE1_SHFT                                                                0x10
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_CPR0_QUOT_IND_BMSK                                                       0x8000
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_CPR0_QUOT_IND_SHFT                                                          0xf
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_CPR0_DIS_CPR_BMSK                                                        0x4000
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_CPR0_DIS_CPR_SHFT                                                           0xe
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_SPARE0_BMSK                                                              0x3fff
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW0_MSB_SPARE0_SHFT                                                                 0x0

#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_LSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e8)
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_LSB_RMSK                                                                 0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG20_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG20_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG20_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_LSB_CPR1_NOMINAL_QUOT_VMIN_10_0_BMSK                                     0xffe00000
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_LSB_CPR1_NOMINAL_QUOT_VMIN_10_0_SHFT                                           0x15
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_LSB_CPR1_NOMINAL_STEP_QUOT_BMSK                                            0x1fe000
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_LSB_CPR1_NOMINAL_STEP_QUOT_SHFT                                                 0xd
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_LSB_CPR1_NOMINAL_TARGET_BMSK                                                 0x1f00
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_LSB_CPR1_NOMINAL_TARGET_SHFT                                                    0x8
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_LSB_CPR1_TURBO_TARGET_BMSK                                                     0xf8
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_LSB_CPR1_TURBO_TARGET_SHFT                                                      0x3
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_LSB_SPARE0_BMSK                                                                 0x7
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_LSB_SPARE0_SHFT                                                                 0x0

#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041ec)
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_RMSK                                                                 0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_TQS_ENTERPRISE_FUSE_BMSK                                             0xf8000000
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_TQS_ENTERPRISE_FUSE_SHFT                                                   0x1b
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_SPARE0_BMSK                                                           0x7c00000
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_SPARE0_SHFT                                                                0x16
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_CPR1_SVS_ROSEL_BMSK                                                    0x380000
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_CPR1_SVS_ROSEL_SHFT                                                        0x13
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_CPR1_SVS_STEP_QUOT_BMSK                                                 0x7f800
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_CPR1_SVS_STEP_QUOT_SHFT                                                     0xb
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_CPR1_SVS_TARGET_BMSK                                                      0x7c0
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_CPR1_SVS_TARGET_SHFT                                                        0x6
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_CPR1_NOMINAL_ROSEL_BMSK                                                    0x38
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_CPR1_NOMINAL_ROSEL_SHFT                                                     0x3
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_CPR1_QUOT_IND_BMSK                                                          0x4
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_CPR1_QUOT_IND_SHFT                                                          0x2
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_CPR1_DIS_CPR_BMSK                                                           0x2
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_CPR1_DIS_CPR_SHFT                                                           0x1
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_CPR1_NOMINAL_QUOT_VMIN_11_BMSK                                              0x1
#define HWIO_QFPROM_CORR_SPARE_REG20_ROW1_MSB_CPR1_NOMINAL_QUOT_VMIN_11_SHFT                                              0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n)                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f0 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_RMSK                                                                   0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_MAXn                                                                           47
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_DATA0_BMSK                                                       0xffff0000
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_DATA0_SHFT                                                             0x10
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_ADDR_BMSK                                                            0xffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_ADDR_SHFT                                                               0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n)                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f4 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RMSK                                                                      0x1ffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_MAXn                                                                           47
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_EN_BMSK                                                             0x10000
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_EN_SHFT                                                                0x10
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_DATA1_BMSK                                                           0xffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_DATA1_SHFT                                                              0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004370 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                                               3
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004374 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                                        0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                                               3
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                                              0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004390)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004394)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_BMSK          0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_SHFT                 0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004398 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                                               3
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000439c + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                                        0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                                               3
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                                              0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043b8)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043bc)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_BMSK          0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_SHFT                 0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_ADDR(n)                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043c0 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_RMSK                                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_MAXn                                                                          3
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_HASH_DATA0_BMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_HASH_DATA0_SHFT                                                             0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_ADDR(n)                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043c4 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_RMSK                                                                   0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_MAXn                                                                          3
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_HASH_DATA1_BMSK                                                        0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_HASH_DATA1_SHFT                                                             0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043e0)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_RMSK                                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_HASH_DATA0_BMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_HASH_DATA0_SHFT                                                             0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043e4)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_RMSK                                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_BMSK                                0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_SHFT                                       0x0

#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043e8)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_RMSK                                                                0xffffffff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT4_BMSK                                                      0xff000000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT4_SHFT                                                            0x18
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT3_BMSK                                                        0xff0000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT3_SHFT                                                            0x10
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT2_BMSK                                                          0xff00
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT2_SHFT                                                             0x8
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT1_BMSK                                                            0xff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT1_SHFT                                                             0x0

#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043ec)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_RMSK                                                                  0xffffff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT7_BMSK                                                        0xff0000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT7_SHFT                                                            0x10
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT6_BMSK                                                          0xff00
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT6_SHFT                                                             0x8
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT5_BMSK                                                            0xff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT5_SHFT                                                             0x0

#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043f0)
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_RMSK                                                                 0xffffffff
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT4_BMSK                                                       0xff000000
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT4_SHFT                                                             0x18
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT3_BMSK                                                         0xff0000
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT3_SHFT                                                             0x10
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT2_BMSK                                                           0xff00
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT2_SHFT                                                              0x8
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT1_BMSK                                                             0xff
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT1_SHFT                                                              0x0

#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043f4)
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_RMSK                                                                   0xffffff
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT7_BMSK                                                         0xff0000
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT7_SHFT                                                             0x10
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT6_BMSK                                                           0xff00
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT6_SHFT                                                              0x8
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT5_BMSK                                                             0xff
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT5_SHFT                                                              0x0

#define HWIO_QFPROM_CORR_USB_VID_PID_LSB_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043f8)
#define HWIO_QFPROM_CORR_USB_VID_PID_LSB_RMSK                                                                      0xffffffff
#define HWIO_QFPROM_CORR_USB_VID_PID_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_USB_VID_PID_LSB_ADDR, HWIO_QFPROM_CORR_USB_VID_PID_LSB_RMSK)
#define HWIO_QFPROM_CORR_USB_VID_PID_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_USB_VID_PID_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_USB_VID_PID_LSB_PID1_BMSK                                                                 0xffff0000
#define HWIO_QFPROM_CORR_USB_VID_PID_LSB_PID1_SHFT                                                                       0x10
#define HWIO_QFPROM_CORR_USB_VID_PID_LSB_PID0_BMSK                                                                     0xffff
#define HWIO_QFPROM_CORR_USB_VID_PID_LSB_PID0_SHFT                                                                        0x0

#define HWIO_QFPROM_CORR_USB_VID_PID_MSB_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043fc)
#define HWIO_QFPROM_CORR_USB_VID_PID_MSB_RMSK                                                                          0xffff
#define HWIO_QFPROM_CORR_USB_VID_PID_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_USB_VID_PID_MSB_ADDR, HWIO_QFPROM_CORR_USB_VID_PID_MSB_RMSK)
#define HWIO_QFPROM_CORR_USB_VID_PID_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_USB_VID_PID_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_USB_VID_PID_MSB_VID_BMSK                                                                      0xffff
#define HWIO_QFPROM_CORR_USB_VID_PID_MSB_VID_SHFT                                                                         0x0

#define HWIO_SEC_CTRL_HW_VERSION_ADDR                                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006000)
#define HWIO_SEC_CTRL_HW_VERSION_RMSK                                                                              0xffffffff
#define HWIO_SEC_CTRL_HW_VERSION_IN          \
        in_dword_masked(HWIO_SEC_CTRL_HW_VERSION_ADDR, HWIO_SEC_CTRL_HW_VERSION_RMSK)
#define HWIO_SEC_CTRL_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_SEC_CTRL_HW_VERSION_ADDR, m)
#define HWIO_SEC_CTRL_HW_VERSION_MAJOR_BMSK                                                                        0xf0000000
#define HWIO_SEC_CTRL_HW_VERSION_MAJOR_SHFT                                                                              0x1c
#define HWIO_SEC_CTRL_HW_VERSION_MINOR_BMSK                                                                         0xfff0000
#define HWIO_SEC_CTRL_HW_VERSION_MINOR_SHFT                                                                              0x10
#define HWIO_SEC_CTRL_HW_VERSION_STEP_BMSK                                                                             0xffff
#define HWIO_SEC_CTRL_HW_VERSION_STEP_SHFT                                                                                0x0

#define HWIO_FEATURE_CONFIG0_ADDR                                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006004)
#define HWIO_FEATURE_CONFIG0_RMSK                                                                                  0xffffffff
#define HWIO_FEATURE_CONFIG0_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG0_ADDR, HWIO_FEATURE_CONFIG0_RMSK)
#define HWIO_FEATURE_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG0_ADDR, m)
#define HWIO_FEATURE_CONFIG0_MM_DISPLAY_RESOLUTION_1_BMSK                                                          0x80000000
#define HWIO_FEATURE_CONFIG0_MM_DISPLAY_RESOLUTION_1_SHFT                                                                0x1f
#define HWIO_FEATURE_CONFIG0_EDP_DISABLE_BMSK                                                                      0x40000000
#define HWIO_FEATURE_CONFIG0_EDP_DISABLE_SHFT                                                                            0x1e
#define HWIO_FEATURE_CONFIG0_MM_DISPLAY_RESOLUTION_0_BMSK                                                          0x20000000
#define HWIO_FEATURE_CONFIG0_MM_DISPLAY_RESOLUTION_0_SHFT                                                                0x1d
#define HWIO_FEATURE_CONFIG0_ISP_1_DISABLE_BMSK                                                                    0x10000000
#define HWIO_FEATURE_CONFIG0_ISP_1_DISABLE_SHFT                                                                          0x1c
#define HWIO_FEATURE_CONFIG0_VP8_DECODER_DISABLE_BMSK                                                               0x8000000
#define HWIO_FEATURE_CONFIG0_VP8_DECODER_DISABLE_SHFT                                                                    0x1b
#define HWIO_FEATURE_CONFIG0_VP8_ENCODER_DISABLE_BMSK                                                               0x4000000
#define HWIO_FEATURE_CONFIG0_VP8_ENCODER_DISABLE_SHFT                                                                    0x1a
#define HWIO_FEATURE_CONFIG0_MODEM_MCDO_DISABLE_BMSK                                                                0x2000000
#define HWIO_FEATURE_CONFIG0_MODEM_MCDO_DISABLE_SHFT                                                                     0x19
#define HWIO_FEATURE_CONFIG0_MODEM_1XA_DISABLE_BMSK                                                                 0x1000000
#define HWIO_FEATURE_CONFIG0_MODEM_1XA_DISABLE_SHFT                                                                      0x18
#define HWIO_FEATURE_CONFIG0_BT_DISABLE_BMSK                                                                         0x800000
#define HWIO_FEATURE_CONFIG0_BT_DISABLE_SHFT                                                                             0x17
#define HWIO_FEATURE_CONFIG0_MODEM_SPARE_DISABLE_BMSK                                                                0x700000
#define HWIO_FEATURE_CONFIG0_MODEM_SPARE_DISABLE_SHFT                                                                    0x14
#define HWIO_FEATURE_CONFIG0_MODEM_BBRX3_DISABLE_BMSK                                                                 0x80000
#define HWIO_FEATURE_CONFIG0_MODEM_BBRX3_DISABLE_SHFT                                                                    0x13
#define HWIO_FEATURE_CONFIG0_MODEM_BBRX2_DISABLE_BMSK                                                                 0x40000
#define HWIO_FEATURE_CONFIG0_MODEM_BBRX2_DISABLE_SHFT                                                                    0x12
#define HWIO_FEATURE_CONFIG0_MODEM_GLOBAL_DISABLE_BMSK                                                                0x20000
#define HWIO_FEATURE_CONFIG0_MODEM_GLOBAL_DISABLE_SHFT                                                                   0x11
#define HWIO_FEATURE_CONFIG0_MODEM_HSPA_DC_DISABLE_BMSK                                                               0x10000
#define HWIO_FEATURE_CONFIG0_MODEM_HSPA_DC_DISABLE_SHFT                                                                  0x10
#define HWIO_FEATURE_CONFIG0_MODEM_HSPA_MIMO_DISABLE_BMSK                                                              0x8000
#define HWIO_FEATURE_CONFIG0_MODEM_HSPA_MIMO_DISABLE_SHFT                                                                 0xf
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_ABOVE_CAT2_DISABLE_BMSK                                                         0x4000
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_ABOVE_CAT2_DISABLE_SHFT                                                            0xe
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_ABOVE_CAT1_DISABLE_BMSK                                                         0x2000
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_ABOVE_CAT1_DISABLE_SHFT                                                            0xd
#define HWIO_FEATURE_CONFIG0_MODEM_TDSCDMA_DISABLE_BMSK                                                                0x1000
#define HWIO_FEATURE_CONFIG0_MODEM_TDSCDMA_DISABLE_SHFT                                                                   0xc
#define HWIO_FEATURE_CONFIG0_MODEM_HSPA_DISABLE_BMSK                                                                    0x800
#define HWIO_FEATURE_CONFIG0_MODEM_HSPA_DISABLE_SHFT                                                                      0xb
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_DISABLE_BMSK                                                                     0x400
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_DISABLE_SHFT                                                                       0xa
#define HWIO_FEATURE_CONFIG0_MODEM_WCDMA_DISABLE_BMSK                                                                   0x200
#define HWIO_FEATURE_CONFIG0_MODEM_WCDMA_DISABLE_SHFT                                                                     0x9
#define HWIO_FEATURE_CONFIG0_MODEM_DO_DISABLE_BMSK                                                                      0x100
#define HWIO_FEATURE_CONFIG0_MODEM_DO_DISABLE_SHFT                                                                        0x8
#define HWIO_FEATURE_CONFIG0_MODEM_1X_DISABLE_BMSK                                                                       0x80
#define HWIO_FEATURE_CONFIG0_MODEM_1X_DISABLE_SHFT                                                                        0x7
#define HWIO_FEATURE_CONFIG0_NAV_DISABLE_BMSK                                                                            0x40
#define HWIO_FEATURE_CONFIG0_NAV_DISABLE_SHFT                                                                             0x6
#define HWIO_FEATURE_CONFIG0_GSM_DISABLE_BMSK                                                                            0x20
#define HWIO_FEATURE_CONFIG0_GSM_DISABLE_SHFT                                                                             0x5
#define HWIO_FEATURE_CONFIG0_SW_SENSOR_APPS_DISABLE_BMSK                                                                 0x10
#define HWIO_FEATURE_CONFIG0_SW_SENSOR_APPS_DISABLE_SHFT                                                                  0x4
#define HWIO_FEATURE_CONFIG0_APPS_ACG_DISABLE_BMSK                                                                        0x8
#define HWIO_FEATURE_CONFIG0_APPS_ACG_DISABLE_SHFT                                                                        0x3
#define HWIO_FEATURE_CONFIG0_BOOT_ROM_PATCH_DISABLE_BMSK                                                                  0x7
#define HWIO_FEATURE_CONFIG0_BOOT_ROM_PATCH_DISABLE_SHFT                                                                  0x0

#define HWIO_FEATURE_CONFIG1_ADDR                                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006008)
#define HWIO_FEATURE_CONFIG1_RMSK                                                                                  0xffffffff
#define HWIO_FEATURE_CONFIG1_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG1_ADDR, HWIO_FEATURE_CONFIG1_RMSK)
#define HWIO_FEATURE_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG1_ADDR, m)
#define HWIO_FEATURE_CONFIG1_QC_APPS_NIDEN_DISABLE_BMSK                                                            0x80000000
#define HWIO_FEATURE_CONFIG1_QC_APPS_NIDEN_DISABLE_SHFT                                                                  0x1f
#define HWIO_FEATURE_CONFIG1_QC_APPS_DBGEN_DISABLE_BMSK                                                            0x40000000
#define HWIO_FEATURE_CONFIG1_QC_APPS_DBGEN_DISABLE_SHFT                                                                  0x1e
#define HWIO_FEATURE_CONFIG1_QC_SPARE1_DISABLE_BMSK                                                                0x20000000
#define HWIO_FEATURE_CONFIG1_QC_SPARE1_DISABLE_SHFT                                                                      0x1d
#define HWIO_FEATURE_CONFIG1_QC_SPARE0_DISABLE_BMSK                                                                0x10000000
#define HWIO_FEATURE_CONFIG1_QC_SPARE0_DISABLE_SHFT                                                                      0x1c
#define HWIO_FEATURE_CONFIG1_QC_VENUS_0_DBGEN_DISABLE_BMSK                                                          0x8000000
#define HWIO_FEATURE_CONFIG1_QC_VENUS_0_DBGEN_DISABLE_SHFT                                                               0x1b
#define HWIO_FEATURE_CONFIG1_QC_RPM_DAPEN_DISABLE_BMSK                                                              0x4000000
#define HWIO_FEATURE_CONFIG1_QC_RPM_DAPEN_DISABLE_SHFT                                                                   0x1a
#define HWIO_FEATURE_CONFIG1_QC_RPM_LPASS_WCSS_NIDEN_DISABLE_BMSK                                                   0x2000000
#define HWIO_FEATURE_CONFIG1_QC_RPM_LPASS_WCSS_NIDEN_DISABLE_SHFT                                                        0x19
#define HWIO_FEATURE_CONFIG1_QC_RPM_DBGEN_DISABLE_BMSK                                                              0x1000000
#define HWIO_FEATURE_CONFIG1_QC_RPM_DBGEN_DISABLE_SHFT                                                                   0x18
#define HWIO_FEATURE_CONFIG1_SPARE0_BMSK                                                                             0x800000
#define HWIO_FEATURE_CONFIG1_SPARE0_SHFT                                                                                 0x17
#define HWIO_FEATURE_CONFIG1_TSDA_DSBL_BMSK                                                                          0x400000
#define HWIO_FEATURE_CONFIG1_TSDA_DSBL_SHFT                                                                              0x16
#define HWIO_FEATURE_CONFIG1_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                                                   0x200000
#define HWIO_FEATURE_CONFIG1_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                                                       0x15
#define HWIO_FEATURE_CONFIG1_APPS_QUAD_CORE_DISABLE_BMSK                                                             0x100000
#define HWIO_FEATURE_CONFIG1_APPS_QUAD_CORE_DISABLE_SHFT                                                                 0x14
#define HWIO_FEATURE_CONFIG1_VENDOR_LOCK_BMSK                                                                         0xf0000
#define HWIO_FEATURE_CONFIG1_VENDOR_LOCK_SHFT                                                                            0x10
#define HWIO_FEATURE_CONFIG1_SDC_EMMC_MODE1P2_FORCE_GPIO_BMSK                                                          0x8000
#define HWIO_FEATURE_CONFIG1_SDC_EMMC_MODE1P2_FORCE_GPIO_SHFT                                                             0xf
#define HWIO_FEATURE_CONFIG1_MULTIMEDIA_SPARE_DISABLE_BMSK                                                             0x7800
#define HWIO_FEATURE_CONFIG1_MULTIMEDIA_SPARE_DISABLE_SHFT                                                                0xb
#define HWIO_FEATURE_CONFIG1_DDR_CFG1_BMSK                                                                              0x400
#define HWIO_FEATURE_CONFIG1_DDR_CFG1_SHFT                                                                                0xa
#define HWIO_FEATURE_CONFIG1_DDR_CFG0_BMSK                                                                              0x200
#define HWIO_FEATURE_CONFIG1_DDR_CFG0_SHFT                                                                                0x9
#define HWIO_FEATURE_CONFIG1_ACC_DISABLE_BMSK                                                                           0x100
#define HWIO_FEATURE_CONFIG1_ACC_DISABLE_SHFT                                                                             0x8
#define HWIO_FEATURE_CONFIG1_MODEM_UMTS_DL_ABOVE_CAT10_DISABLE_BMSK                                                      0x80
#define HWIO_FEATURE_CONFIG1_MODEM_UMTS_DL_ABOVE_CAT10_DISABLE_SHFT                                                       0x7
#define HWIO_FEATURE_CONFIG1_MODEM_UMTS_DL_ABOVE_CAT8_DISABLE_BMSK                                                       0x40
#define HWIO_FEATURE_CONFIG1_MODEM_UMTS_DL_ABOVE_CAT8_DISABLE_SHFT                                                        0x6
#define HWIO_FEATURE_CONFIG1_MODEM_RXDIV_DISABLE_BMSK                                                                    0x20
#define HWIO_FEATURE_CONFIG1_MODEM_RXDIV_DISABLE_SHFT                                                                     0x5
#define HWIO_FEATURE_CONFIG1_MODEM_UMTS_UL_ABOVE_CAT6_DISABLE_BMSK                                                       0x10
#define HWIO_FEATURE_CONFIG1_MODEM_UMTS_UL_ABOVE_CAT6_DISABLE_SHFT                                                        0x4
#define HWIO_FEATURE_CONFIG1_FIELD_3D_GRP_DISABLE_BMSK                                                                    0x8
#define HWIO_FEATURE_CONFIG1_FIELD_3D_GRP_DISABLE_SHFT                                                                    0x3
#define HWIO_FEATURE_CONFIG1_WIFI_DISABLE_BMSK                                                                            0x4
#define HWIO_FEATURE_CONFIG1_WIFI_DISABLE_SHFT                                                                            0x2
#define HWIO_FEATURE_CONFIG1_FM_DISABLE_BMSK                                                                              0x2
#define HWIO_FEATURE_CONFIG1_FM_DISABLE_SHFT                                                                              0x1
#define HWIO_FEATURE_CONFIG1_MM_DISPLAY_RESOLUTION_2_BMSK                                                                 0x1
#define HWIO_FEATURE_CONFIG1_MM_DISPLAY_RESOLUTION_2_SHFT                                                                 0x0

#define HWIO_FEATURE_CONFIG2_ADDR                                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000600c)
#define HWIO_FEATURE_CONFIG2_RMSK                                                                                  0xffffffff
#define HWIO_FEATURE_CONFIG2_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG2_ADDR, HWIO_FEATURE_CONFIG2_RMSK)
#define HWIO_FEATURE_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG2_ADDR, m)
#define HWIO_FEATURE_CONFIG2_TAP_CJI_CORE_SEL_DISABLE_BMSK                                                         0xc0000000
#define HWIO_FEATURE_CONFIG2_TAP_CJI_CORE_SEL_DISABLE_SHFT                                                               0x1e
#define HWIO_FEATURE_CONFIG2_QC_WCSS_DBGEN_DISABLE_BMSK                                                            0x20000000
#define HWIO_FEATURE_CONFIG2_QC_WCSS_DBGEN_DISABLE_SHFT                                                                  0x1d
#define HWIO_FEATURE_CONFIG2_QC_LPASS_DBGEN_DISABLE_BMSK                                                           0x10000000
#define HWIO_FEATURE_CONFIG2_QC_LPASS_DBGEN_DISABLE_SHFT                                                                 0x1c
#define HWIO_FEATURE_CONFIG2_QC_MSS_NIDEN_DISABLE_BMSK                                                              0x8000000
#define HWIO_FEATURE_CONFIG2_QC_MSS_NIDEN_DISABLE_SHFT                                                                   0x1b
#define HWIO_FEATURE_CONFIG2_QC_MSS_DBGEN_DISABLE_BMSK                                                              0x4000000
#define HWIO_FEATURE_CONFIG2_QC_MSS_DBGEN_DISABLE_SHFT                                                                   0x1a
#define HWIO_FEATURE_CONFIG2_SM_BIST_DISABLE_BMSK                                                                   0x2000000
#define HWIO_FEATURE_CONFIG2_SM_BIST_DISABLE_SHFT                                                                        0x19
#define HWIO_FEATURE_CONFIG2_TIC_DISABLE_BMSK                                                                       0x1000000
#define HWIO_FEATURE_CONFIG2_TIC_DISABLE_SHFT                                                                            0x18
#define HWIO_FEATURE_CONFIG2_SPARE1_BMSK                                                                             0xe00000
#define HWIO_FEATURE_CONFIG2_SPARE1_SHFT                                                                                 0x15
#define HWIO_FEATURE_CONFIG2_TAP_INSTR_DISABLE_BMSK                                                                  0x1fff80
#define HWIO_FEATURE_CONFIG2_TAP_INSTR_DISABLE_SHFT                                                                       0x7
#define HWIO_FEATURE_CONFIG2_QC_DAP_DEVICEEN_DISABLE_BMSK                                                                0x40
#define HWIO_FEATURE_CONFIG2_QC_DAP_DEVICEEN_DISABLE_SHFT                                                                 0x6
#define HWIO_FEATURE_CONFIG2_QC_DAP_SPNIDEN_DISABLE_BMSK                                                                 0x20
#define HWIO_FEATURE_CONFIG2_QC_DAP_SPNIDEN_DISABLE_SHFT                                                                  0x5
#define HWIO_FEATURE_CONFIG2_QC_DAP_SPIDEN_DISABLE_BMSK                                                                  0x10
#define HWIO_FEATURE_CONFIG2_QC_DAP_SPIDEN_DISABLE_SHFT                                                                   0x4
#define HWIO_FEATURE_CONFIG2_QC_DAP_NIDEN_DISABLE_BMSK                                                                    0x8
#define HWIO_FEATURE_CONFIG2_QC_DAP_NIDEN_DISABLE_SHFT                                                                    0x3
#define HWIO_FEATURE_CONFIG2_QC_DAP_DBGEN_DISABLE_BMSK                                                                    0x4
#define HWIO_FEATURE_CONFIG2_QC_DAP_DBGEN_DISABLE_SHFT                                                                    0x2
#define HWIO_FEATURE_CONFIG2_QC_APPS_SPNIDEN_DISABLE_BMSK                                                                 0x2
#define HWIO_FEATURE_CONFIG2_QC_APPS_SPNIDEN_DISABLE_SHFT                                                                 0x1
#define HWIO_FEATURE_CONFIG2_QC_APPS_SPIDEN_DISABLE_BMSK                                                                  0x1
#define HWIO_FEATURE_CONFIG2_QC_APPS_SPIDEN_DISABLE_SHFT                                                                  0x0

#define HWIO_FEATURE_CONFIG3_ADDR                                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006010)
#define HWIO_FEATURE_CONFIG3_RMSK                                                                                  0xffffffff
#define HWIO_FEATURE_CONFIG3_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG3_ADDR, HWIO_FEATURE_CONFIG3_RMSK)
#define HWIO_FEATURE_CONFIG3_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG3_ADDR, m)
#define HWIO_FEATURE_CONFIG3_TAP_GEN_SPARE_INSTR_DISABLE_BMSK                                                      0xffff0000
#define HWIO_FEATURE_CONFIG3_TAP_GEN_SPARE_INSTR_DISABLE_SHFT                                                            0x10
#define HWIO_FEATURE_CONFIG3_SEC_TAP_ACCESS_DISABLE_BMSK                                                               0xfffc
#define HWIO_FEATURE_CONFIG3_SEC_TAP_ACCESS_DISABLE_SHFT                                                                  0x2
#define HWIO_FEATURE_CONFIG3_TAP_CJI_CORE_SEL_DISABLE_BMSK                                                                0x3
#define HWIO_FEATURE_CONFIG3_TAP_CJI_CORE_SEL_DISABLE_SHFT                                                                0x0

#define HWIO_FEATURE_CONFIG4_ADDR                                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006014)
#define HWIO_FEATURE_CONFIG4_RMSK                                                                                  0xffffffff
#define HWIO_FEATURE_CONFIG4_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG4_ADDR, HWIO_FEATURE_CONFIG4_RMSK)
#define HWIO_FEATURE_CONFIG4_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG4_ADDR, m)
#define HWIO_FEATURE_CONFIG4_APPS_CONFIGURATION3_BMSK                                                              0xf0000000
#define HWIO_FEATURE_CONFIG4_APPS_CONFIGURATION3_SHFT                                                                    0x1c
#define HWIO_FEATURE_CONFIG4_APPS_CONFIGURATION2_BMSK                                                               0xf000000
#define HWIO_FEATURE_CONFIG4_APPS_CONFIGURATION2_SHFT                                                                    0x18
#define HWIO_FEATURE_CONFIG4_APPS_CONFIGURATION1_BMSK                                                                0xf00000
#define HWIO_FEATURE_CONFIG4_APPS_CONFIGURATION1_SHFT                                                                    0x14
#define HWIO_FEATURE_CONFIG4_APPS_CONFIGURATION0_BMSK                                                                 0xf0000
#define HWIO_FEATURE_CONFIG4_APPS_CONFIGURATION0_SHFT                                                                    0x10
#define HWIO_FEATURE_CONFIG4_TAP_GEN_SPARE_INSTR_DISABLE_BMSK                                                          0xffff
#define HWIO_FEATURE_CONFIG4_TAP_GEN_SPARE_INSTR_DISABLE_SHFT                                                             0x0

#define HWIO_FEATURE_CONFIG5_ADDR                                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006018)
#define HWIO_FEATURE_CONFIG5_RMSK                                                                                  0xffffffff
#define HWIO_FEATURE_CONFIG5_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG5_ADDR, HWIO_FEATURE_CONFIG5_RMSK)
#define HWIO_FEATURE_CONFIG5_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG5_ADDR, m)
#define HWIO_FEATURE_CONFIG5_MDSP_FW_DISABLE_BMSK                                                                  0xffffff00
#define HWIO_FEATURE_CONFIG5_MDSP_FW_DISABLE_SHFT                                                                         0x8
#define HWIO_FEATURE_CONFIG5_APPS_CFGCPUPRESENT_N_BMSK                                                                   0xf0
#define HWIO_FEATURE_CONFIG5_APPS_CFGCPUPRESENT_N_SHFT                                                                    0x4
#define HWIO_FEATURE_CONFIG5_MM_CAM_12MP_DISABLE_BMSK                                                                     0x8
#define HWIO_FEATURE_CONFIG5_MM_CAM_12MP_DISABLE_SHFT                                                                     0x3
#define HWIO_FEATURE_CONFIG5_MM_CAM_8MP_DISABLE_BMSK                                                                      0x4
#define HWIO_FEATURE_CONFIG5_MM_CAM_8MP_DISABLE_SHFT                                                                      0x2
#define HWIO_FEATURE_CONFIG5_MM_GFX_TURBO_DISABLE_BMSK                                                                    0x2
#define HWIO_FEATURE_CONFIG5_MM_GFX_TURBO_DISABLE_SHFT                                                                    0x1
#define HWIO_FEATURE_CONFIG5_MODEM_DSDA_DISABLE_BMSK                                                                      0x1
#define HWIO_FEATURE_CONFIG5_MODEM_DSDA_DISABLE_SHFT                                                                      0x0

#define HWIO_FEATURE_CONFIG6_ADDR                                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000601c)
#define HWIO_FEATURE_CONFIG6_RMSK                                                                                  0xffffffff
#define HWIO_FEATURE_CONFIG6_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG6_ADDR, HWIO_FEATURE_CONFIG6_RMSK)
#define HWIO_FEATURE_CONFIG6_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG6_ADDR, m)
#define HWIO_FEATURE_CONFIG6_SPARE0_BMSK                                                                           0xfffffc00
#define HWIO_FEATURE_CONFIG6_SPARE0_SHFT                                                                                  0xa
#define HWIO_FEATURE_CONFIG6_APPS_CLOCKCFG_BMSK                                                                         0x300
#define HWIO_FEATURE_CONFIG6_APPS_CLOCKCFG_SHFT                                                                           0x8
#define HWIO_FEATURE_CONFIG6_MDSP_FW_DISABLE_BMSK                                                                        0xff
#define HWIO_FEATURE_CONFIG6_MDSP_FW_DISABLE_SHFT                                                                         0x0

#define HWIO_FEATURE_CONFIG7_ADDR                                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006020)
#define HWIO_FEATURE_CONFIG7_RMSK                                                                                  0xffffffff
#define HWIO_FEATURE_CONFIG7_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG7_ADDR, HWIO_FEATURE_CONFIG7_RMSK)
#define HWIO_FEATURE_CONFIG7_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG7_ADDR, m)
#define HWIO_FEATURE_CONFIG7_SPARE0_BMSK                                                                           0xffff0000
#define HWIO_FEATURE_CONFIG7_SPARE0_SHFT                                                                                 0x10
#define HWIO_FEATURE_CONFIG7_RPM_PBL_BOOT_SPEED_BMSK                                                                   0xc000
#define HWIO_FEATURE_CONFIG7_RPM_PBL_BOOT_SPEED_SHFT                                                                      0xe
#define HWIO_FEATURE_CONFIG7_RPM_BOOT_FROM_ROM_BMSK                                                                    0x2000
#define HWIO_FEATURE_CONFIG7_RPM_BOOT_FROM_ROM_SHFT                                                                       0xd
#define HWIO_FEATURE_CONFIG7_APPS_BOOT_FROM_ROM_BMSK                                                                   0x1000
#define HWIO_FEATURE_CONFIG7_APPS_BOOT_FROM_ROM_SHFT                                                                      0xc
#define HWIO_FEATURE_CONFIG7_MSA_ENA_BMSK                                                                               0x800
#define HWIO_FEATURE_CONFIG7_MSA_ENA_SHFT                                                                                 0xb
#define HWIO_FEATURE_CONFIG7_FORCE_MSA_AUTH_EN_BMSK                                                                     0x400
#define HWIO_FEATURE_CONFIG7_FORCE_MSA_AUTH_EN_SHFT                                                                       0xa
#define HWIO_FEATURE_CONFIG7_FLCB_SKIP_BMSK                                                                             0x200
#define HWIO_FEATURE_CONFIG7_FLCB_SKIP_SHFT                                                                               0x9
#define HWIO_FEATURE_CONFIG7_QCOM_PMIC_FEATURE_ENABLE_BMSK                                                              0x100
#define HWIO_FEATURE_CONFIG7_QCOM_PMIC_FEATURE_ENABLE_SHFT                                                                0x8
#define HWIO_FEATURE_CONFIG7_BOOT_ROM_CFG_BMSK                                                                           0xe0
#define HWIO_FEATURE_CONFIG7_BOOT_ROM_CFG_SHFT                                                                            0x5
#define HWIO_FEATURE_CONFIG7_STACKED_MEMORY_ID_BMSK                                                                      0x1f
#define HWIO_FEATURE_CONFIG7_STACKED_MEMORY_ID_SHFT                                                                       0x0

#define HWIO_OEM_CONFIG0_ADDR                                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006024)
#define HWIO_OEM_CONFIG0_RMSK                                                                                      0xffffffff
#define HWIO_OEM_CONFIG0_IN          \
        in_dword_masked(HWIO_OEM_CONFIG0_ADDR, HWIO_OEM_CONFIG0_RMSK)
#define HWIO_OEM_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG0_ADDR, m)
#define HWIO_OEM_CONFIG0_SPARE1_DISABLE_BMSK                                                                       0x80000000
#define HWIO_OEM_CONFIG0_SPARE1_DISABLE_SHFT                                                                             0x1f
#define HWIO_OEM_CONFIG0_SPARE0_DISABLE_BMSK                                                                       0x40000000
#define HWIO_OEM_CONFIG0_SPARE0_DISABLE_SHFT                                                                             0x1e
#define HWIO_OEM_CONFIG0_VENUS_0_DBGEN_DISABLE_BMSK                                                                0x20000000
#define HWIO_OEM_CONFIG0_VENUS_0_DBGEN_DISABLE_SHFT                                                                      0x1d
#define HWIO_OEM_CONFIG0_RPM_DAPEN_DISABLE_BMSK                                                                    0x10000000
#define HWIO_OEM_CONFIG0_RPM_DAPEN_DISABLE_SHFT                                                                          0x1c
#define HWIO_OEM_CONFIG0_RPM_LPASS_WCSS_NIDEN_DISABLE_BMSK                                                          0x8000000
#define HWIO_OEM_CONFIG0_RPM_LPASS_WCSS_NIDEN_DISABLE_SHFT                                                               0x1b
#define HWIO_OEM_CONFIG0_RPM_DBGEN_DISABLE_BMSK                                                                     0x4000000
#define HWIO_OEM_CONFIG0_RPM_DBGEN_DISABLE_SHFT                                                                          0x1a
#define HWIO_OEM_CONFIG0_WCSS_DBGEN_DISABLE_BMSK                                                                    0x2000000
#define HWIO_OEM_CONFIG0_WCSS_DBGEN_DISABLE_SHFT                                                                         0x19
#define HWIO_OEM_CONFIG0_LPASS_DBGEN_DISABLE_BMSK                                                                   0x1000000
#define HWIO_OEM_CONFIG0_LPASS_DBGEN_DISABLE_SHFT                                                                        0x18
#define HWIO_OEM_CONFIG0_MSS_NIDEN_DISABLE_BMSK                                                                      0x800000
#define HWIO_OEM_CONFIG0_MSS_NIDEN_DISABLE_SHFT                                                                          0x17
#define HWIO_OEM_CONFIG0_MSS_DBGEN_DISABLE_BMSK                                                                      0x400000
#define HWIO_OEM_CONFIG0_MSS_DBGEN_DISABLE_SHFT                                                                          0x16
#define HWIO_OEM_CONFIG0_ALL_DEBUG_DISABLE_BMSK                                                                      0x200000
#define HWIO_OEM_CONFIG0_ALL_DEBUG_DISABLE_SHFT                                                                          0x15
#define HWIO_OEM_CONFIG0_SPARE1_BMSK                                                                                 0x1e0000
#define HWIO_OEM_CONFIG0_SPARE1_SHFT                                                                                     0x11
#define HWIO_OEM_CONFIG0_SDC_EMMC_MODE1P2_GPIO_DISABLE_BMSK                                                           0x10000
#define HWIO_OEM_CONFIG0_SDC_EMMC_MODE1P2_GPIO_DISABLE_SHFT                                                              0x10
#define HWIO_OEM_CONFIG0_SDC_EMMC_MODE1P2_EN_BMSK                                                                      0x8000
#define HWIO_OEM_CONFIG0_SDC_EMMC_MODE1P2_EN_SHFT                                                                         0xf
#define HWIO_OEM_CONFIG0_FAST_BOOT_BMSK                                                                                0x7c00
#define HWIO_OEM_CONFIG0_FAST_BOOT_SHFT                                                                                   0xa
#define HWIO_OEM_CONFIG0_SDP_ENUM_SKIP_BMSK                                                                             0x200
#define HWIO_OEM_CONFIG0_SDP_ENUM_SKIP_SHFT                                                                               0x9
#define HWIO_OEM_CONFIG0_SDCC_MCLK_BOOT_FREQ_BMSK                                                                       0x100
#define HWIO_OEM_CONFIG0_SDCC_MCLK_BOOT_FREQ_SHFT                                                                         0x8
#define HWIO_OEM_CONFIG0_APPS_PBL_BOOT_SPEED_BMSK                                                                        0xc0
#define HWIO_OEM_CONFIG0_APPS_PBL_BOOT_SPEED_SHFT                                                                         0x6
#define HWIO_OEM_CONFIG0_FORCE_USB_BOOT_DISABLE_BMSK                                                                     0x20
#define HWIO_OEM_CONFIG0_FORCE_USB_BOOT_DISABLE_SHFT                                                                      0x5
#define HWIO_OEM_CONFIG0_SPARE0_BMSK                                                                                     0x10
#define HWIO_OEM_CONFIG0_SPARE0_SHFT                                                                                      0x4
#define HWIO_OEM_CONFIG0_PBL_PMIC_POWER_DOWN_MSM_BMSK                                                                     0x8
#define HWIO_OEM_CONFIG0_PBL_PMIC_POWER_DOWN_MSM_SHFT                                                                     0x3
#define HWIO_OEM_CONFIG0_USB_ENUM_TIMEOUT_BMSK                                                                            0x4
#define HWIO_OEM_CONFIG0_USB_ENUM_TIMEOUT_SHFT                                                                            0x2
#define HWIO_OEM_CONFIG0_DLOAD_TIMEOUT_BMSK                                                                               0x2
#define HWIO_OEM_CONFIG0_DLOAD_TIMEOUT_SHFT                                                                               0x1
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_BMSK                                                                             0x1
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_SHFT                                                                             0x0

#define HWIO_OEM_CONFIG1_ADDR                                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006028)
#define HWIO_OEM_CONFIG1_RMSK                                                                                      0xffffffff
#define HWIO_OEM_CONFIG1_IN          \
        in_dword_masked(HWIO_OEM_CONFIG1_ADDR, HWIO_OEM_CONFIG1_RMSK)
#define HWIO_OEM_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG1_ADDR, m)
#define HWIO_OEM_CONFIG1_SPARE3_BMSK                                                                               0xfc000000
#define HWIO_OEM_CONFIG1_SPARE3_SHFT                                                                                     0x1a
#define HWIO_OEM_CONFIG1_ROOT_CERT_TOTAL_NUM_BMSK                                                                   0x3c00000
#define HWIO_OEM_CONFIG1_ROOT_CERT_TOTAL_NUM_SHFT                                                                        0x16
#define HWIO_OEM_CONFIG1_WDOG_EN_BMSK                                                                                0x200000
#define HWIO_OEM_CONFIG1_WDOG_EN_SHFT                                                                                    0x15
#define HWIO_OEM_CONFIG1_SPARE2_BMSK                                                                                 0x180000
#define HWIO_OEM_CONFIG1_SPARE2_SHFT                                                                                     0x13
#define HWIO_OEM_CONFIG1_SPDM_SECURE_MODE_BMSK                                                                        0x40000
#define HWIO_OEM_CONFIG1_SPDM_SECURE_MODE_SHFT                                                                           0x12
#define HWIO_OEM_CONFIG1_IMEI_ESN_SELECT_BMSK                                                                         0x30000
#define HWIO_OEM_CONFIG1_IMEI_ESN_SELECT_SHFT                                                                            0x10
#define HWIO_OEM_CONFIG1_SPARE1_BMSK                                                                                   0xc000
#define HWIO_OEM_CONFIG1_SPARE1_SHFT                                                                                      0xe
#define HWIO_OEM_CONFIG1_CUST_PRIV_KEY_SELECT_BMSK                                                                     0x2000
#define HWIO_OEM_CONFIG1_CUST_PRIV_KEY_SELECT_SHFT                                                                        0xd
#define HWIO_OEM_CONFIG1_SW_FUSE_PROG_DISABLE_BMSK                                                                     0x1000
#define HWIO_OEM_CONFIG1_SW_FUSE_PROG_DISABLE_SHFT                                                                        0xc
#define HWIO_OEM_CONFIG1_SPARE0_BMSK                                                                                    0xe00
#define HWIO_OEM_CONFIG1_SPARE0_SHFT                                                                                      0x9
#define HWIO_OEM_CONFIG1_DAP_DEVICEEN_DISABLE_BMSK                                                                      0x100
#define HWIO_OEM_CONFIG1_DAP_DEVICEEN_DISABLE_SHFT                                                                        0x8
#define HWIO_OEM_CONFIG1_DAP_SPNIDEN_DISABLE_BMSK                                                                        0x80
#define HWIO_OEM_CONFIG1_DAP_SPNIDEN_DISABLE_SHFT                                                                         0x7
#define HWIO_OEM_CONFIG1_DAP_SPIDEN_DISABLE_BMSK                                                                         0x40
#define HWIO_OEM_CONFIG1_DAP_SPIDEN_DISABLE_SHFT                                                                          0x6
#define HWIO_OEM_CONFIG1_DAP_NIDEN_DISABLE_BMSK                                                                          0x20
#define HWIO_OEM_CONFIG1_DAP_NIDEN_DISABLE_SHFT                                                                           0x5
#define HWIO_OEM_CONFIG1_DAP_DBGEN_DISABLE_BMSK                                                                          0x10
#define HWIO_OEM_CONFIG1_DAP_DBGEN_DISABLE_SHFT                                                                           0x4
#define HWIO_OEM_CONFIG1_APPS_SPNIDEN_DISABLE_BMSK                                                                        0x8
#define HWIO_OEM_CONFIG1_APPS_SPNIDEN_DISABLE_SHFT                                                                        0x3
#define HWIO_OEM_CONFIG1_APPS_SPIDEN_DISABLE_BMSK                                                                         0x4
#define HWIO_OEM_CONFIG1_APPS_SPIDEN_DISABLE_SHFT                                                                         0x2
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_BMSK                                                                          0x2
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_SHFT                                                                          0x1
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_BMSK                                                                          0x1
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_SHFT                                                                          0x0

#define HWIO_OEM_CONFIG2_ADDR                                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000602c)
#define HWIO_OEM_CONFIG2_RMSK                                                                                      0xffffffff
#define HWIO_OEM_CONFIG2_IN          \
        in_dword_masked(HWIO_OEM_CONFIG2_ADDR, HWIO_OEM_CONFIG2_RMSK)
#define HWIO_OEM_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG2_ADDR, m)
#define HWIO_OEM_CONFIG2_OEM_HW_ID_BMSK                                                                            0xffff0000
#define HWIO_OEM_CONFIG2_OEM_HW_ID_SHFT                                                                                  0x10
#define HWIO_OEM_CONFIG2_ANTI_ROLLBACK_FEATURE_EN_BMSK                                                                 0xff00
#define HWIO_OEM_CONFIG2_ANTI_ROLLBACK_FEATURE_EN_SHFT                                                                    0x8
#define HWIO_OEM_CONFIG2_SPARE0_BMSK                                                                                     0xff
#define HWIO_OEM_CONFIG2_SPARE0_SHFT                                                                                      0x0

#define HWIO_OEM_CONFIG3_ADDR                                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006030)
#define HWIO_OEM_CONFIG3_RMSK                                                                                      0xffffffff
#define HWIO_OEM_CONFIG3_IN          \
        in_dword_masked(HWIO_OEM_CONFIG3_ADDR, HWIO_OEM_CONFIG3_RMSK)
#define HWIO_OEM_CONFIG3_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG3_ADDR, m)
#define HWIO_OEM_CONFIG3_SPARE0_BMSK                                                                               0xffff0000
#define HWIO_OEM_CONFIG3_SPARE0_SHFT                                                                                     0x10
#define HWIO_OEM_CONFIG3_OEM_PRODUCT_ID_BMSK                                                                           0xffff
#define HWIO_OEM_CONFIG3_OEM_PRODUCT_ID_SHFT                                                                              0x0

#define HWIO_BOOT_CONFIG_ADDR                                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006034)
#define HWIO_BOOT_CONFIG_RMSK                                                                                           0x7ff
#define HWIO_BOOT_CONFIG_IN          \
        in_dword_masked(HWIO_BOOT_CONFIG_ADDR, HWIO_BOOT_CONFIG_RMSK)
#define HWIO_BOOT_CONFIG_INM(m)      \
        in_dword_masked(HWIO_BOOT_CONFIG_ADDR, m)
#define HWIO_BOOT_CONFIG_FORCE_MSA_AUTH_EN_BMSK                                                                         0x400
#define HWIO_BOOT_CONFIG_FORCE_MSA_AUTH_EN_SHFT                                                                           0xa
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_BMSK                                                                       0x300
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_SHFT                                                                         0x8
#define HWIO_BOOT_CONFIG_RPM_BOOT_FROM_ROM_BMSK                                                                          0x80
#define HWIO_BOOT_CONFIG_RPM_BOOT_FROM_ROM_SHFT                                                                           0x7
#define HWIO_BOOT_CONFIG_APPS_BOOT_FROM_ROM_BMSK                                                                         0x40
#define HWIO_BOOT_CONFIG_APPS_BOOT_FROM_ROM_SHFT                                                                          0x6
#define HWIO_BOOT_CONFIG_FAST_BOOT_BMSK                                                                                  0x3e
#define HWIO_BOOT_CONFIG_FAST_BOOT_SHFT                                                                                   0x1
#define HWIO_BOOT_CONFIG_WDOG_EN_BMSK                                                                                     0x1
#define HWIO_BOOT_CONFIG_WDOG_EN_SHFT                                                                                     0x0

#define HWIO_SECURE_BOOTn_ADDR(n)                                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006038 + 0x4 * (n))
#define HWIO_SECURE_BOOTn_RMSK                                                                                          0x17f
#define HWIO_SECURE_BOOTn_MAXn                                                                                             28
#define HWIO_SECURE_BOOTn_INI(n)        \
        in_dword_masked(HWIO_SECURE_BOOTn_ADDR(n), HWIO_SECURE_BOOTn_RMSK)
#define HWIO_SECURE_BOOTn_INMI(n,mask)    \
        in_dword_masked(HWIO_SECURE_BOOTn_ADDR(n), mask)
#define HWIO_SECURE_BOOTn_FUSE_SRC_BMSK                                                                                 0x100
#define HWIO_SECURE_BOOTn_FUSE_SRC_SHFT                                                                                   0x8
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_BMSK                                                                            0x40
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_SHFT                                                                             0x6
#define HWIO_SECURE_BOOTn_AUTH_EN_BMSK                                                                                   0x20
#define HWIO_SECURE_BOOTn_AUTH_EN_SHFT                                                                                    0x5
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_BMSK                                                                           0x10
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_SHFT                                                                            0x4
#define HWIO_SECURE_BOOTn_ROM_PK_HASH_INDEX_BMSK                                                                          0xf
#define HWIO_SECURE_BOOTn_ROM_PK_HASH_INDEX_SHFT                                                                          0x0

#define HWIO_OVERRIDE_0_ADDR                                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060b0)
#define HWIO_OVERRIDE_0_RMSK                                                                                       0x10000003
#define HWIO_OVERRIDE_0_IN          \
        in_dword_masked(HWIO_OVERRIDE_0_ADDR, HWIO_OVERRIDE_0_RMSK)
#define HWIO_OVERRIDE_0_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_0_ADDR, m)
#define HWIO_OVERRIDE_0_OUT(v)      \
        out_dword(HWIO_OVERRIDE_0_ADDR,v)
#define HWIO_OVERRIDE_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_0_ADDR,m,v,HWIO_OVERRIDE_0_IN)
#define HWIO_OVERRIDE_0_TX_DISABLE_BMSK                                                                            0x10000000
#define HWIO_OVERRIDE_0_TX_DISABLE_SHFT                                                                                  0x1c
#define HWIO_OVERRIDE_0_SDC_EMMC_MODE1P2_EN_BMSK                                                                          0x2
#define HWIO_OVERRIDE_0_SDC_EMMC_MODE1P2_EN_SHFT                                                                          0x1
#define HWIO_OVERRIDE_0_SDC_EMMC_MODE1P2_OVERRIDE_BMSK                                                                    0x1
#define HWIO_OVERRIDE_0_SDC_EMMC_MODE1P2_OVERRIDE_SHFT                                                                    0x0

#define HWIO_OVERRIDE_1_ADDR                                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060b4)
#define HWIO_OVERRIDE_1_RMSK                                                                                       0xffffffff
#define HWIO_OVERRIDE_1_IN          \
        in_dword_masked(HWIO_OVERRIDE_1_ADDR, HWIO_OVERRIDE_1_RMSK)
#define HWIO_OVERRIDE_1_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_1_ADDR, m)
#define HWIO_OVERRIDE_1_OUT(v)      \
        out_dword(HWIO_OVERRIDE_1_ADDR,v)
#define HWIO_OVERRIDE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_1_ADDR,m,v,HWIO_OVERRIDE_1_IN)
#define HWIO_OVERRIDE_1_OVERRIDE_1_BMSK                                                                            0xffffffff
#define HWIO_OVERRIDE_1_OVERRIDE_1_SHFT                                                                                   0x0

#define HWIO_OVERRIDE_2_ADDR                                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060b8)
#define HWIO_OVERRIDE_2_RMSK                                                                                         0x7ffc00
#define HWIO_OVERRIDE_2_IN          \
        in_dword_masked(HWIO_OVERRIDE_2_ADDR, HWIO_OVERRIDE_2_RMSK)
#define HWIO_OVERRIDE_2_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_2_ADDR, m)
#define HWIO_OVERRIDE_2_OUT(v)      \
        out_dword(HWIO_OVERRIDE_2_ADDR,v)
#define HWIO_OVERRIDE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_2_ADDR,m,v,HWIO_OVERRIDE_2_IN)
#define HWIO_OVERRIDE_2_OVRID_DAP_DEVICEEN_DISABLE_BMSK                                                              0x400000
#define HWIO_OVERRIDE_2_OVRID_DAP_DEVICEEN_DISABLE_SHFT                                                                  0x16
#define HWIO_OVERRIDE_2_OVRID_DAP_NIDEN_DISABLE_BMSK                                                                 0x200000
#define HWIO_OVERRIDE_2_OVRID_DAP_NIDEN_DISABLE_SHFT                                                                     0x15
#define HWIO_OVERRIDE_2_OVRID_DAP_DBGEN_DISABLE_BMSK                                                                 0x100000
#define HWIO_OVERRIDE_2_OVRID_DAP_DBGEN_DISABLE_SHFT                                                                     0x14
#define HWIO_OVERRIDE_2_OVRID_APPS_NIDEN_DISABLE_BMSK                                                                 0x80000
#define HWIO_OVERRIDE_2_OVRID_APPS_NIDEN_DISABLE_SHFT                                                                    0x13
#define HWIO_OVERRIDE_2_OVRID_APPS_DBGEN_DISABLE_BMSK                                                                 0x40000
#define HWIO_OVERRIDE_2_OVRID_APPS_DBGEN_DISABLE_SHFT                                                                    0x12
#define HWIO_OVERRIDE_2_OVRID_SPARE1_DISABLE_BMSK                                                                     0x20000
#define HWIO_OVERRIDE_2_OVRID_SPARE1_DISABLE_SHFT                                                                        0x11
#define HWIO_OVERRIDE_2_OVRID_SPARE0_DISABLE_BMSK                                                                     0x10000
#define HWIO_OVERRIDE_2_OVRID_SPARE0_DISABLE_SHFT                                                                        0x10
#define HWIO_OVERRIDE_2_OVRID_VENUS_0_DBGEN_DISABLE_BMSK                                                               0x8000
#define HWIO_OVERRIDE_2_OVRID_VENUS_0_DBGEN_DISABLE_SHFT                                                                  0xf
#define HWIO_OVERRIDE_2_OVRID_RPM_DAPEN_DISABLE_BMSK                                                                   0x4000
#define HWIO_OVERRIDE_2_OVRID_RPM_DAPEN_DISABLE_SHFT                                                                      0xe
#define HWIO_OVERRIDE_2_OVRID_RPM_LPASS_WCSS_NIDEN_DISABLE_BMSK                                                        0x2000
#define HWIO_OVERRIDE_2_OVRID_RPM_LPASS_WCSS_NIDEN_DISABLE_SHFT                                                           0xd
#define HWIO_OVERRIDE_2_OVRID_RPM_DBGEN_DISABLE_BMSK                                                                   0x1000
#define HWIO_OVERRIDE_2_OVRID_RPM_DBGEN_DISABLE_SHFT                                                                      0xc
#define HWIO_OVERRIDE_2_OVRID_WCSS_DBGEN_DISABLE_BMSK                                                                   0x800
#define HWIO_OVERRIDE_2_OVRID_WCSS_DBGEN_DISABLE_SHFT                                                                     0xb
#define HWIO_OVERRIDE_2_OVRID_LPASS_DBGEN_DISABLE_BMSK                                                                  0x400
#define HWIO_OVERRIDE_2_OVRID_LPASS_DBGEN_DISABLE_SHFT                                                                    0xa

#define HWIO_OVERRIDE_3_ADDR                                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060bc)
#define HWIO_OVERRIDE_3_RMSK                                                                                             0x1f
#define HWIO_OVERRIDE_3_IN          \
        in_dword_masked(HWIO_OVERRIDE_3_ADDR, HWIO_OVERRIDE_3_RMSK)
#define HWIO_OVERRIDE_3_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_3_ADDR, m)
#define HWIO_OVERRIDE_3_OUT(v)      \
        out_dword(HWIO_OVERRIDE_3_ADDR,v)
#define HWIO_OVERRIDE_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_3_ADDR,m,v,HWIO_OVERRIDE_3_IN)
#define HWIO_OVERRIDE_3_OVRID_DAP_SPNIDEN_DISABLE_BMSK                                                                   0x10
#define HWIO_OVERRIDE_3_OVRID_DAP_SPNIDEN_DISABLE_SHFT                                                                    0x4
#define HWIO_OVERRIDE_3_OVRID_DAP_SPIDEN_DISABLE_BMSK                                                                     0x8
#define HWIO_OVERRIDE_3_OVRID_DAP_SPIDEN_DISABLE_SHFT                                                                     0x3
#define HWIO_OVERRIDE_3_OVRID_APPS_SPNIDEN_DISABLE_BMSK                                                                   0x4
#define HWIO_OVERRIDE_3_OVRID_APPS_SPNIDEN_DISABLE_SHFT                                                                   0x2
#define HWIO_OVERRIDE_3_OVRID_APPS_SPIDEN_DISABLE_BMSK                                                                    0x2
#define HWIO_OVERRIDE_3_OVRID_APPS_SPIDEN_DISABLE_SHFT                                                                    0x1
#define HWIO_OVERRIDE_3_OVRID_SPDM_SECURE_MODE_BMSK                                                                       0x1
#define HWIO_OVERRIDE_3_OVRID_SPDM_SECURE_MODE_SHFT                                                                       0x0

#define HWIO_OVERRIDE_4_ADDR                                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c0)
#define HWIO_OVERRIDE_4_RMSK                                                                                              0x3
#define HWIO_OVERRIDE_4_IN          \
        in_dword_masked(HWIO_OVERRIDE_4_ADDR, HWIO_OVERRIDE_4_RMSK)
#define HWIO_OVERRIDE_4_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_4_ADDR, m)
#define HWIO_OVERRIDE_4_OUT(v)      \
        out_dword(HWIO_OVERRIDE_4_ADDR,v)
#define HWIO_OVERRIDE_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_4_ADDR,m,v,HWIO_OVERRIDE_4_IN)
#define HWIO_OVERRIDE_4_OVRID_MSS_NIDEN_DISABLE_BMSK                                                                      0x2
#define HWIO_OVERRIDE_4_OVRID_MSS_NIDEN_DISABLE_SHFT                                                                      0x1
#define HWIO_OVERRIDE_4_OVRID_MSS_DBGEN_DISABLE_BMSK                                                                      0x1
#define HWIO_OVERRIDE_4_OVRID_MSS_DBGEN_DISABLE_SHFT                                                                      0x0

#define HWIO_CAPT_SEC_GPIO_ADDR                                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c4)
#define HWIO_CAPT_SEC_GPIO_RMSK                                                                                       0x3ffff
#define HWIO_CAPT_SEC_GPIO_IN          \
        in_dword_masked(HWIO_CAPT_SEC_GPIO_ADDR, HWIO_CAPT_SEC_GPIO_RMSK)
#define HWIO_CAPT_SEC_GPIO_INM(m)      \
        in_dword_masked(HWIO_CAPT_SEC_GPIO_ADDR, m)
#define HWIO_CAPT_SEC_GPIO_OUT(v)      \
        out_dword(HWIO_CAPT_SEC_GPIO_ADDR,v)
#define HWIO_CAPT_SEC_GPIO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CAPT_SEC_GPIO_ADDR,m,v,HWIO_CAPT_SEC_GPIO_IN)
#define HWIO_CAPT_SEC_GPIO_SDC_EMMC_MODE1P2_EN_BMSK                                                                   0x20000
#define HWIO_CAPT_SEC_GPIO_SDC_EMMC_MODE1P2_EN_SHFT                                                                      0x11
#define HWIO_CAPT_SEC_GPIO_FORCE_USB_BOOT_GPIO_BMSK                                                                   0x10000
#define HWIO_CAPT_SEC_GPIO_FORCE_USB_BOOT_GPIO_SHFT                                                                      0x10
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_BMSK                                                                       0xffff
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_SHFT                                                                          0x0

#define HWIO_APP_PROC_CFG_ADDR                                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c8)
#define HWIO_APP_PROC_CFG_RMSK                                                                                      0x1ffffff
#define HWIO_APP_PROC_CFG_IN          \
        in_dword_masked(HWIO_APP_PROC_CFG_ADDR, HWIO_APP_PROC_CFG_RMSK)
#define HWIO_APP_PROC_CFG_INM(m)      \
        in_dword_masked(HWIO_APP_PROC_CFG_ADDR, m)
#define HWIO_APP_PROC_CFG_OUT(v)      \
        out_dword(HWIO_APP_PROC_CFG_ADDR,v)
#define HWIO_APP_PROC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_PROC_CFG_ADDR,m,v,HWIO_APP_PROC_CFG_IN)
#define HWIO_APP_PROC_CFG_WCSS_DBG_NIDEN_BMSK                                                                       0x1000000
#define HWIO_APP_PROC_CFG_WCSS_DBG_NIDEN_SHFT                                                                            0x18
#define HWIO_APP_PROC_CFG_LPASS_DBG_NIDEN_BMSK                                                                       0x800000
#define HWIO_APP_PROC_CFG_LPASS_DBG_NIDEN_SHFT                                                                           0x17
#define HWIO_APP_PROC_CFG_RPM_DBG_NIDEN_BMSK                                                                         0x400000
#define HWIO_APP_PROC_CFG_RPM_DBG_NIDEN_SHFT                                                                             0x16
#define HWIO_APP_PROC_CFG_DAP_DBG_NIDEN_BMSK                                                                         0x200000
#define HWIO_APP_PROC_CFG_DAP_DBG_NIDEN_SHFT                                                                             0x15
#define HWIO_APP_PROC_CFG_DAP_DBG_SPNIDEN_BMSK                                                                       0x100000
#define HWIO_APP_PROC_CFG_DAP_DBG_SPNIDEN_SHFT                                                                           0x14
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC3_BMSK                                                                         0xf0000
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC3_SHFT                                                                            0x10
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC2_BMSK                                                                          0xf000
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC2_SHFT                                                                             0xc
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC1_BMSK                                                                           0xf00
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC1_SHFT                                                                             0x8
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC0_BMSK                                                                            0xf0
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC0_SHFT                                                                             0x4
#define HWIO_APP_PROC_CFG_APPS_DBG_NIDEN_BMSK                                                                             0x8
#define HWIO_APP_PROC_CFG_APPS_DBG_NIDEN_SHFT                                                                             0x3
#define HWIO_APP_PROC_CFG_APPS_DBG_SPNIDEN_BMSK                                                                           0x4
#define HWIO_APP_PROC_CFG_APPS_DBG_SPNIDEN_SHFT                                                                           0x2
#define HWIO_APP_PROC_CFG_APPS_CP15_DISABLE_BMSK                                                                          0x2
#define HWIO_APP_PROC_CFG_APPS_CP15_DISABLE_SHFT                                                                          0x1
#define HWIO_APP_PROC_CFG_APPS_CFG_NMFI_BMSK                                                                              0x1
#define HWIO_APP_PROC_CFG_APPS_CFG_NMFI_SHFT                                                                              0x0

#define HWIO_MSS_PROC_CFG_ADDR                                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060cc)
#define HWIO_MSS_PROC_CFG_RMSK                                                                                            0x1
#define HWIO_MSS_PROC_CFG_IN          \
        in_dword_masked(HWIO_MSS_PROC_CFG_ADDR, HWIO_MSS_PROC_CFG_RMSK)
#define HWIO_MSS_PROC_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_PROC_CFG_ADDR, m)
#define HWIO_MSS_PROC_CFG_OUT(v)      \
        out_dword(HWIO_MSS_PROC_CFG_ADDR,v)
#define HWIO_MSS_PROC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_PROC_CFG_ADDR,m,v,HWIO_MSS_PROC_CFG_IN)
#define HWIO_MSS_PROC_CFG_MSS_DBG_NIDEN_BMSK                                                                              0x1
#define HWIO_MSS_PROC_CFG_MSS_DBG_NIDEN_SHFT                                                                              0x0

#define HWIO_KDF_CFG_ADDR                                                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d0)
#define HWIO_KDF_CFG_RMSK                                                                                                 0x1
#define HWIO_KDF_CFG_IN          \
        in_dword_masked(HWIO_KDF_CFG_ADDR, HWIO_KDF_CFG_RMSK)
#define HWIO_KDF_CFG_INM(m)      \
        in_dword_masked(HWIO_KDF_CFG_ADDR, m)
#define HWIO_KDF_CFG_OUT(v)      \
        out_dword(HWIO_KDF_CFG_ADDR,v)
#define HWIO_KDF_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_KDF_CFG_ADDR,m,v,HWIO_KDF_CFG_IN)
#define HWIO_KDF_CFG_CE1_CE2_SAME_HW_KEY_BMSK                                                                             0x1
#define HWIO_KDF_CFG_CE1_CE2_SAME_HW_KEY_SHFT                                                                             0x0

#define HWIO_QFPROM_CLK_CTL_ADDR                                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d4)
#define HWIO_QFPROM_CLK_CTL_RMSK                                                                                          0x1
#define HWIO_QFPROM_CLK_CTL_IN          \
        in_dword_masked(HWIO_QFPROM_CLK_CTL_ADDR, HWIO_QFPROM_CLK_CTL_RMSK)
#define HWIO_QFPROM_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CLK_CTL_ADDR, m)
#define HWIO_QFPROM_CLK_CTL_OUT(v)      \
        out_dword(HWIO_QFPROM_CLK_CTL_ADDR,v)
#define HWIO_QFPROM_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CLK_CTL_ADDR,m,v,HWIO_QFPROM_CLK_CTL_IN)
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_BMSK                                                                                 0x1
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_SHFT                                                                                 0x0

#define HWIO_HDCP_KSV_LSB_ADDR                                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d8)
#define HWIO_HDCP_KSV_LSB_RMSK                                                                                     0xffffffff
#define HWIO_HDCP_KSV_LSB_IN          \
        in_dword_masked(HWIO_HDCP_KSV_LSB_ADDR, HWIO_HDCP_KSV_LSB_RMSK)
#define HWIO_HDCP_KSV_LSB_INM(m)      \
        in_dword_masked(HWIO_HDCP_KSV_LSB_ADDR, m)
#define HWIO_HDCP_KSV_LSB_KSV_LSB_BMSK                                                                             0xffffffff
#define HWIO_HDCP_KSV_LSB_KSV_LSB_SHFT                                                                                    0x0

#define HWIO_HDCP_KSV_MSB_ADDR                                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060dc)
#define HWIO_HDCP_KSV_MSB_RMSK                                                                                           0xff
#define HWIO_HDCP_KSV_MSB_IN          \
        in_dword_masked(HWIO_HDCP_KSV_MSB_ADDR, HWIO_HDCP_KSV_MSB_RMSK)
#define HWIO_HDCP_KSV_MSB_INM(m)      \
        in_dword_masked(HWIO_HDCP_KSV_MSB_ADDR, m)
#define HWIO_HDCP_KSV_MSB_KSV_MSB_BMSK                                                                                   0xff
#define HWIO_HDCP_KSV_MSB_KSV_MSB_SHFT                                                                                    0x0

#define HWIO_JTAG_ID_ADDR                                                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060e0)
#define HWIO_JTAG_ID_RMSK                                                                                          0xffffffff
#define HWIO_JTAG_ID_IN          \
        in_dword_masked(HWIO_JTAG_ID_ADDR, HWIO_JTAG_ID_RMSK)
#define HWIO_JTAG_ID_INM(m)      \
        in_dword_masked(HWIO_JTAG_ID_ADDR, m)
#define HWIO_JTAG_ID_JTAG_ID_BMSK                                                                                  0xffffffff
#define HWIO_JTAG_ID_JTAG_ID_SHFT                                                                                         0x0

#define HWIO_OEM_ID_ADDR                                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060e4)
#define HWIO_OEM_ID_RMSK                                                                                           0xffffffff
#define HWIO_OEM_ID_IN          \
        in_dword_masked(HWIO_OEM_ID_ADDR, HWIO_OEM_ID_RMSK)
#define HWIO_OEM_ID_INM(m)      \
        in_dword_masked(HWIO_OEM_ID_ADDR, m)
#define HWIO_OEM_ID_OEM_ID_BMSK                                                                                    0xffff0000
#define HWIO_OEM_ID_OEM_ID_SHFT                                                                                          0x10
#define HWIO_OEM_ID_OEM_PRODUCT_ID_BMSK                                                                                0xffff
#define HWIO_OEM_ID_OEM_PRODUCT_ID_SHFT                                                                                   0x0

#define HWIO_TEST_BUS_SEL_ADDR                                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060e8)
#define HWIO_TEST_BUS_SEL_RMSK                                                                                            0x7
#define HWIO_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_TEST_BUS_SEL_ADDR, HWIO_TEST_BUS_SEL_RMSK)
#define HWIO_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TEST_BUS_SEL_ADDR, m)
#define HWIO_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TEST_BUS_SEL_ADDR,v)
#define HWIO_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TEST_BUS_SEL_ADDR,m,v,HWIO_TEST_BUS_SEL_IN)
#define HWIO_TEST_BUS_SEL_TEST_EN_BMSK                                                                                    0x4
#define HWIO_TEST_BUS_SEL_TEST_EN_SHFT                                                                                    0x2
#define HWIO_TEST_BUS_SEL_TEST_SELECT_BMSK                                                                                0x3
#define HWIO_TEST_BUS_SEL_TEST_SELECT_SHFT                                                                                0x0

#define HWIO_SPDM_DYN_SECURE_MODE_ADDR                                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060ec)
#define HWIO_SPDM_DYN_SECURE_MODE_RMSK                                                                                    0x1
#define HWIO_SPDM_DYN_SECURE_MODE_IN          \
        in_dword_masked(HWIO_SPDM_DYN_SECURE_MODE_ADDR, HWIO_SPDM_DYN_SECURE_MODE_RMSK)
#define HWIO_SPDM_DYN_SECURE_MODE_INM(m)      \
        in_dword_masked(HWIO_SPDM_DYN_SECURE_MODE_ADDR, m)
#define HWIO_SPDM_DYN_SECURE_MODE_OUT(v)      \
        out_dword(HWIO_SPDM_DYN_SECURE_MODE_ADDR,v)
#define HWIO_SPDM_DYN_SECURE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPDM_DYN_SECURE_MODE_ADDR,m,v,HWIO_SPDM_DYN_SECURE_MODE_IN)
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_BMSK                                                                        0x1
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_SHFT                                                                        0x0

#define HWIO_BOOT_PARTITION_SELECT_ADDR                                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060f0)
#define HWIO_BOOT_PARTITION_SELECT_RMSK                                                                            0xffffffff
#define HWIO_BOOT_PARTITION_SELECT_IN          \
        in_dword_masked(HWIO_BOOT_PARTITION_SELECT_ADDR, HWIO_BOOT_PARTITION_SELECT_RMSK)
#define HWIO_BOOT_PARTITION_SELECT_INM(m)      \
        in_dword_masked(HWIO_BOOT_PARTITION_SELECT_ADDR, m)
#define HWIO_BOOT_PARTITION_SELECT_OUT(v)      \
        out_dword(HWIO_BOOT_PARTITION_SELECT_ADDR,v)
#define HWIO_BOOT_PARTITION_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BOOT_PARTITION_SELECT_ADDR,m,v,HWIO_BOOT_PARTITION_SELECT_IN)
#define HWIO_BOOT_PARTITION_SELECT_PARTITION_BMSK                                                                  0xffffffff
#define HWIO_BOOT_PARTITION_SELECT_PARTITION_SHFT                                                                         0x0

/*----------------------------------------------------------------------------
 * MODULE: GCC_CLK_CTL_REG
 *--------------------------------------------------------------------------*/

#define GCC_CLK_CTL_REG_REG_BASE                                                                      (CLK_CTL_BASE      + 0x00000000)

#define HWIO_GCC_GPLL0_MODE_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000000)
#define HWIO_GCC_GPLL0_MODE_RMSK                                                                        0x3fff0f
#define HWIO_GCC_GPLL0_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, HWIO_GCC_GPLL0_MODE_RMSK)
#define HWIO_GCC_GPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, m)
#define HWIO_GCC_GPLL0_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_MODE_ADDR,v)
#define HWIO_GCC_GPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_MODE_ADDR,m,v,HWIO_GCC_GPLL0_MODE_IN)
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_BMSK                                                     0x200000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_SHFT                                                         0x15
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_BMSK                                                       0x100000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_SHFT                                                           0x14
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_BMSK                                                          0xfc000
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_SHFT                                                              0xe
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_BMSK                                                           0x3f00
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_SHFT                                                              0x8
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_BMSK                                                                 0x8
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_SHFT                                                                 0x3
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_BMSK                                                                 0x4
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_SHFT                                                                 0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_BMSK                                                                0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_SHFT                                                                0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_BMSK                                                                 0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_SHFT                                                                 0x0

#define HWIO_GCC_GPLL0_L_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000004)
#define HWIO_GCC_GPLL0_L_VAL_RMSK                                                                           0xff
#define HWIO_GCC_GPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, HWIO_GCC_GPLL0_L_VAL_RMSK)
#define HWIO_GCC_GPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_L_VAL_ADDR,m,v,HWIO_GCC_GPLL0_L_VAL_IN)
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_BMSK                                                                     0xff
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_SHFT                                                                      0x0

#define HWIO_GCC_GPLL0_M_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000008)
#define HWIO_GCC_GPLL0_M_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL0_M_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_M_VAL_ADDR, HWIO_GCC_GPLL0_M_VAL_RMSK)
#define HWIO_GCC_GPLL0_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_M_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_M_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_M_VAL_ADDR,m,v,HWIO_GCC_GPLL0_M_VAL_IN)
#define HWIO_GCC_GPLL0_M_VAL_PLL_M_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL0_M_VAL_PLL_M_SHFT                                                                      0x0

#define HWIO_GCC_GPLL0_N_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000000c)
#define HWIO_GCC_GPLL0_N_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL0_N_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_N_VAL_ADDR, HWIO_GCC_GPLL0_N_VAL_RMSK)
#define HWIO_GCC_GPLL0_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_N_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_N_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_N_VAL_ADDR,m,v,HWIO_GCC_GPLL0_N_VAL_IN)
#define HWIO_GCC_GPLL0_N_VAL_PLL_N_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL0_N_VAL_PLL_N_SHFT                                                                      0x0

#define HWIO_GCC_GPLL0_USER_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000010)
#define HWIO_GCC_GPLL0_USER_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL0_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, HWIO_GCC_GPLL0_USER_CTL_RMSK)
#define HWIO_GCC_GPLL0_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL0_USER_CTL_IN)
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_25_BMSK                                                0xfe000000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_25_SHFT                                                      0x19
#define HWIO_GCC_GPLL0_USER_CTL_MN_EN_BMSK                                                             0x1000000
#define HWIO_GCC_GPLL0_USER_CTL_MN_EN_SHFT                                                                  0x18
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_21_BMSK                                                  0xe00000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_21_SHFT                                                      0x15
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_BMSK                                                            0x100000
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_SHFT                                                                0x14
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_13_BMSK                                                   0xfe000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_13_SHFT                                                       0xd
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_BMSK                                                        0x1000
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_SHFT                                                           0xc
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS11_10_BMSK                                                     0xc00
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS11_10_SHFT                                                       0xa
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_BMSK                                                        0x300
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_SHFT                                                          0x8
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_BMSK                                                             0x80
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_SHFT                                                              0x7
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS6_5_BMSK                                                        0x60
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS6_5_SHFT                                                         0x5
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_BMSK                                                         0x10
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_SHFT                                                          0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                         0x8
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                         0x3
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_BIST_BMSK                                                          0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_BIST_SHFT                                                          0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_BMSK                                                           0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_SHFT                                                           0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                          0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                          0x0

#define HWIO_GCC_GPLL0_CONFIG_CTL_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000014)
#define HWIO_GCC_GPLL0_CONFIG_CTL_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL0_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, HWIO_GCC_GPLL0_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL0_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL0_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BITS31_30_BMSK                                              0xc0000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BITS31_30_SHFT                                                    0x1e
#define HWIO_GCC_GPLL0_CONFIG_CTL_FORCE_PFD_UP_BMSK                                                   0x20000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_FORCE_PFD_UP_SHFT                                                         0x1d
#define HWIO_GCC_GPLL0_CONFIG_CTL_FORCE_PFD_DOWN_BMSK                                                 0x10000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_FORCE_PFD_DOWN_SHFT                                                       0x1c
#define HWIO_GCC_GPLL0_CONFIG_CTL_NMOSC_FREQ_CTRL_BMSK                                                 0xc000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_NMOSC_FREQ_CTRL_SHFT                                                      0x1a
#define HWIO_GCC_GPLL0_CONFIG_CTL_PFD_DZSEL_BMSK                                                       0x3000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_PFD_DZSEL_SHFT                                                            0x18
#define HWIO_GCC_GPLL0_CONFIG_CTL_NMOSC_EN_BMSK                                                         0x800000
#define HWIO_GCC_GPLL0_CONFIG_CTL_NMOSC_EN_SHFT                                                             0x17
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BIT22_BMSK                                                    0x400000
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BIT22_SHFT                                                        0x16
#define HWIO_GCC_GPLL0_CONFIG_CTL_ICP_DIV_BMSK                                                          0x300000
#define HWIO_GCC_GPLL0_CONFIG_CTL_ICP_DIV_SHFT                                                              0x14
#define HWIO_GCC_GPLL0_CONFIG_CTL_IREG_DIV_BMSK                                                          0xc0000
#define HWIO_GCC_GPLL0_CONFIG_CTL_IREG_DIV_SHFT                                                             0x12
#define HWIO_GCC_GPLL0_CONFIG_CTL_CUSEL_BMSK                                                             0x30000
#define HWIO_GCC_GPLL0_CONFIG_CTL_CUSEL_SHFT                                                                0x10
#define HWIO_GCC_GPLL0_CONFIG_CTL_REF_MODE_BMSK                                                           0x8000
#define HWIO_GCC_GPLL0_CONFIG_CTL_REF_MODE_SHFT                                                              0xf
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BIT14_BMSK                                                      0x4000
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BIT14_SHFT                                                         0xe
#define HWIO_GCC_GPLL0_CONFIG_CTL_CFG_LOCKDET_BMSK                                                        0x3000
#define HWIO_GCC_GPLL0_CONFIG_CTL_CFG_LOCKDET_SHFT                                                           0xc
#define HWIO_GCC_GPLL0_CONFIG_CTL_FORCE_ISEED_BMSK                                                         0x800
#define HWIO_GCC_GPLL0_CONFIG_CTL_FORCE_ISEED_SHFT                                                           0xb
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BITS10_0_BMSK                                                    0x7ff
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BITS10_0_SHFT                                                      0x0

#define HWIO_GCC_GPLL0_TEST_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000018)
#define HWIO_GCC_GPLL0_TEST_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL0_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, HWIO_GCC_GPLL0_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL0_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL0_TEST_CTL_IN)
#define HWIO_GCC_GPLL0_TEST_CTL_RESERVE_BITS31_15_BMSK                                                0xffff8000
#define HWIO_GCC_GPLL0_TEST_CTL_RESERVE_BITS31_15_SHFT                                                       0xf
#define HWIO_GCC_GPLL0_TEST_CTL_PLLOUT_LV_TEST_SEL_BMSK                                                   0x4000
#define HWIO_GCC_GPLL0_TEST_CTL_PLLOUT_LV_TEST_SEL_SHFT                                                      0xe
#define HWIO_GCC_GPLL0_TEST_CTL_RESERVE_BITS13_10_BMSK                                                    0x3c00
#define HWIO_GCC_GPLL0_TEST_CTL_RESERVE_BITS13_10_SHFT                                                       0xa
#define HWIO_GCC_GPLL0_TEST_CTL_ICP_TST_EN_BMSK                                                            0x200
#define HWIO_GCC_GPLL0_TEST_CTL_ICP_TST_EN_SHFT                                                              0x9
#define HWIO_GCC_GPLL0_TEST_CTL_ICP_EXT_SEL_BMSK                                                           0x100
#define HWIO_GCC_GPLL0_TEST_CTL_ICP_EXT_SEL_SHFT                                                             0x8
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_BMSK                                                              0x80
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_SHFT                                                               0x7
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_BMSK                                                            0x40
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_SHFT                                                             0x6
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_BMSK                                                             0x30
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_SHFT                                                              0x4
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_BMSK                                                              0xc
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_SHFT                                                              0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_BMSK                                                               0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_SHFT                                                               0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_BMSK                                                               0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_SHFT                                                               0x0

#define HWIO_GCC_GPLL0_STATUS_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000001c)
#define HWIO_GCC_GPLL0_STATUS_RMSK                                                                       0x3ffff
#define HWIO_GCC_GPLL0_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, HWIO_GCC_GPLL0_STATUS_RMSK)
#define HWIO_GCC_GPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, m)
#define HWIO_GCC_GPLL0_STATUS_PLL_ACTIVE_FLAG_BMSK                                                       0x20000
#define HWIO_GCC_GPLL0_STATUS_PLL_ACTIVE_FLAG_SHFT                                                          0x11
#define HWIO_GCC_GPLL0_STATUS_PLL_LOCK_DET_BMSK                                                          0x10000
#define HWIO_GCC_GPLL0_STATUS_PLL_LOCK_DET_SHFT                                                             0x10
#define HWIO_GCC_GPLL0_STATUS_PLL_D_BMSK                                                                  0xffff
#define HWIO_GCC_GPLL0_STATUS_PLL_D_SHFT                                                                     0x0

#define HWIO_GCC_GPLL2_MODE_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000080)
#define HWIO_GCC_GPLL2_MODE_RMSK                                                                        0x3fff0f
#define HWIO_GCC_GPLL2_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, HWIO_GCC_GPLL2_MODE_RMSK)
#define HWIO_GCC_GPLL2_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, m)
#define HWIO_GCC_GPLL2_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_MODE_ADDR,v)
#define HWIO_GCC_GPLL2_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_MODE_ADDR,m,v,HWIO_GCC_GPLL2_MODE_IN)
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_BMSK                                                     0x200000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_SHFT                                                         0x15
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_BMSK                                                       0x100000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_SHFT                                                           0x14
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_BMSK                                                          0xfc000
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_SHFT                                                              0xe
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_BMSK                                                           0x3f00
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_SHFT                                                              0x8
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_BMSK                                                                 0x8
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_SHFT                                                                 0x3
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_BMSK                                                                 0x4
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_SHFT                                                                 0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_BMSK                                                                0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_SHFT                                                                0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_BMSK                                                                 0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_SHFT                                                                 0x0

#define HWIO_GCC_GPLL2_L_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000084)
#define HWIO_GCC_GPLL2_L_VAL_RMSK                                                                           0xff
#define HWIO_GCC_GPLL2_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, HWIO_GCC_GPLL2_L_VAL_RMSK)
#define HWIO_GCC_GPLL2_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_L_VAL_ADDR,m,v,HWIO_GCC_GPLL2_L_VAL_IN)
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_BMSK                                                                     0xff
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_SHFT                                                                      0x0

#define HWIO_GCC_GPLL2_M_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000088)
#define HWIO_GCC_GPLL2_M_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL2_M_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_M_VAL_ADDR, HWIO_GCC_GPLL2_M_VAL_RMSK)
#define HWIO_GCC_GPLL2_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_M_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_M_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_M_VAL_ADDR,m,v,HWIO_GCC_GPLL2_M_VAL_IN)
#define HWIO_GCC_GPLL2_M_VAL_PLL_M_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL2_M_VAL_PLL_M_SHFT                                                                      0x0

#define HWIO_GCC_GPLL2_N_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000008c)
#define HWIO_GCC_GPLL2_N_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL2_N_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_N_VAL_ADDR, HWIO_GCC_GPLL2_N_VAL_RMSK)
#define HWIO_GCC_GPLL2_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_N_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_N_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_N_VAL_ADDR,m,v,HWIO_GCC_GPLL2_N_VAL_IN)
#define HWIO_GCC_GPLL2_N_VAL_PLL_N_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL2_N_VAL_PLL_N_SHFT                                                                      0x0

#define HWIO_GCC_GPLL2_USER_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000090)
#define HWIO_GCC_GPLL2_USER_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL2_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, HWIO_GCC_GPLL2_USER_CTL_RMSK)
#define HWIO_GCC_GPLL2_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL2_USER_CTL_IN)
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_25_BMSK                                                0xfe000000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_25_SHFT                                                      0x19
#define HWIO_GCC_GPLL2_USER_CTL_MN_EN_BMSK                                                             0x1000000
#define HWIO_GCC_GPLL2_USER_CTL_MN_EN_SHFT                                                                  0x18
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_21_BMSK                                                  0xe00000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_21_SHFT                                                      0x15
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_BMSK                                                            0x100000
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_SHFT                                                                0x14
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_13_BMSK                                                   0xfe000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_13_SHFT                                                       0xd
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_BMSK                                                        0x1000
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_SHFT                                                           0xc
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS11_10_BMSK                                                     0xc00
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS11_10_SHFT                                                       0xa
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_BMSK                                                        0x300
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_SHFT                                                          0x8
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_BMSK                                                             0x80
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_SHFT                                                              0x7
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS6_5_BMSK                                                        0x60
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS6_5_SHFT                                                         0x5
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_BMSK                                                         0x10
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_SHFT                                                          0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                         0x8
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                         0x3
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_BIST_BMSK                                                          0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_BIST_SHFT                                                          0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_BMSK                                                           0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_SHFT                                                           0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                          0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                          0x0

#define HWIO_GCC_GPLL2_CONFIG_CTL_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000094)
#define HWIO_GCC_GPLL2_CONFIG_CTL_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL2_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, HWIO_GCC_GPLL2_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL2_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL2_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BITS31_30_BMSK                                              0xc0000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BITS31_30_SHFT                                                    0x1e
#define HWIO_GCC_GPLL2_CONFIG_CTL_FORCE_PFD_UP_BMSK                                                   0x20000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_FORCE_PFD_UP_SHFT                                                         0x1d
#define HWIO_GCC_GPLL2_CONFIG_CTL_FORCE_PFD_DOWN_BMSK                                                 0x10000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_FORCE_PFD_DOWN_SHFT                                                       0x1c
#define HWIO_GCC_GPLL2_CONFIG_CTL_NMOSC_FREQ_CTRL_BMSK                                                 0xc000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_NMOSC_FREQ_CTRL_SHFT                                                      0x1a
#define HWIO_GCC_GPLL2_CONFIG_CTL_PFD_DZSEL_BMSK                                                       0x3000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_PFD_DZSEL_SHFT                                                            0x18
#define HWIO_GCC_GPLL2_CONFIG_CTL_NMOSC_EN_BMSK                                                         0x800000
#define HWIO_GCC_GPLL2_CONFIG_CTL_NMOSC_EN_SHFT                                                             0x17
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BIT22_BMSK                                                    0x400000
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BIT22_SHFT                                                        0x16
#define HWIO_GCC_GPLL2_CONFIG_CTL_ICP_DIV_BMSK                                                          0x300000
#define HWIO_GCC_GPLL2_CONFIG_CTL_ICP_DIV_SHFT                                                              0x14
#define HWIO_GCC_GPLL2_CONFIG_CTL_IREG_DIV_BMSK                                                          0xc0000
#define HWIO_GCC_GPLL2_CONFIG_CTL_IREG_DIV_SHFT                                                             0x12
#define HWIO_GCC_GPLL2_CONFIG_CTL_CUSEL_BMSK                                                             0x30000
#define HWIO_GCC_GPLL2_CONFIG_CTL_CUSEL_SHFT                                                                0x10
#define HWIO_GCC_GPLL2_CONFIG_CTL_REF_MODE_BMSK                                                           0x8000
#define HWIO_GCC_GPLL2_CONFIG_CTL_REF_MODE_SHFT                                                              0xf
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BIT14_BMSK                                                      0x4000
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BIT14_SHFT                                                         0xe
#define HWIO_GCC_GPLL2_CONFIG_CTL_CFG_LOCKDET_BMSK                                                        0x3000
#define HWIO_GCC_GPLL2_CONFIG_CTL_CFG_LOCKDET_SHFT                                                           0xc
#define HWIO_GCC_GPLL2_CONFIG_CTL_FORCE_ISEED_BMSK                                                         0x800
#define HWIO_GCC_GPLL2_CONFIG_CTL_FORCE_ISEED_SHFT                                                           0xb
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BITS10_0_BMSK                                                    0x7ff
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BITS10_0_SHFT                                                      0x0

#define HWIO_GCC_GPLL2_TEST_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000098)
#define HWIO_GCC_GPLL2_TEST_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL2_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, HWIO_GCC_GPLL2_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL2_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL2_TEST_CTL_IN)
#define HWIO_GCC_GPLL2_TEST_CTL_RESERVE_BITS31_15_BMSK                                                0xffff8000
#define HWIO_GCC_GPLL2_TEST_CTL_RESERVE_BITS31_15_SHFT                                                       0xf
#define HWIO_GCC_GPLL2_TEST_CTL_PLLOUT_LV_TEST_SEL_BMSK                                                   0x4000
#define HWIO_GCC_GPLL2_TEST_CTL_PLLOUT_LV_TEST_SEL_SHFT                                                      0xe
#define HWIO_GCC_GPLL2_TEST_CTL_RESERVE_BITS13_10_BMSK                                                    0x3c00
#define HWIO_GCC_GPLL2_TEST_CTL_RESERVE_BITS13_10_SHFT                                                       0xa
#define HWIO_GCC_GPLL2_TEST_CTL_ICP_TST_EN_BMSK                                                            0x200
#define HWIO_GCC_GPLL2_TEST_CTL_ICP_TST_EN_SHFT                                                              0x9
#define HWIO_GCC_GPLL2_TEST_CTL_ICP_EXT_SEL_BMSK                                                           0x100
#define HWIO_GCC_GPLL2_TEST_CTL_ICP_EXT_SEL_SHFT                                                             0x8
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_BMSK                                                              0x80
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_SHFT                                                               0x7
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_BMSK                                                            0x40
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_SHFT                                                             0x6
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_BMSK                                                             0x30
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_SHFT                                                              0x4
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_BMSK                                                              0xc
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_SHFT                                                              0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_BMSK                                                               0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_SHFT                                                               0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_BMSK                                                               0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_SHFT                                                               0x0

#define HWIO_GCC_GPLL2_STATUS_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000009c)
#define HWIO_GCC_GPLL2_STATUS_RMSK                                                                       0x3ffff
#define HWIO_GCC_GPLL2_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, HWIO_GCC_GPLL2_STATUS_RMSK)
#define HWIO_GCC_GPLL2_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, m)
#define HWIO_GCC_GPLL2_STATUS_PLL_ACTIVE_FLAG_BMSK                                                       0x20000
#define HWIO_GCC_GPLL2_STATUS_PLL_ACTIVE_FLAG_SHFT                                                          0x11
#define HWIO_GCC_GPLL2_STATUS_PLL_LOCK_DET_BMSK                                                          0x10000
#define HWIO_GCC_GPLL2_STATUS_PLL_LOCK_DET_SHFT                                                             0x10
#define HWIO_GCC_GPLL2_STATUS_PLL_D_BMSK                                                                  0xffff
#define HWIO_GCC_GPLL2_STATUS_PLL_D_SHFT                                                                     0x0

#define HWIO_GCC_GPLL3_MODE_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000000c0)
#define HWIO_GCC_GPLL3_MODE_RMSK                                                                        0x3fff0f
#define HWIO_GCC_GPLL3_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_MODE_ADDR, HWIO_GCC_GPLL3_MODE_RMSK)
#define HWIO_GCC_GPLL3_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_MODE_ADDR, m)
#define HWIO_GCC_GPLL3_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_MODE_ADDR,v)
#define HWIO_GCC_GPLL3_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_MODE_ADDR,m,v,HWIO_GCC_GPLL3_MODE_IN)
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_RESET_BMSK                                                     0x200000
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_RESET_SHFT                                                         0x15
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_ENA_BMSK                                                       0x100000
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_ENA_SHFT                                                           0x14
#define HWIO_GCC_GPLL3_MODE_PLL_BIAS_COUNT_BMSK                                                          0xfc000
#define HWIO_GCC_GPLL3_MODE_PLL_BIAS_COUNT_SHFT                                                              0xe
#define HWIO_GCC_GPLL3_MODE_PLL_LOCK_COUNT_BMSK                                                           0x3f00
#define HWIO_GCC_GPLL3_MODE_PLL_LOCK_COUNT_SHFT                                                              0x8
#define HWIO_GCC_GPLL3_MODE_PLL_PLLTEST_BMSK                                                                 0x8
#define HWIO_GCC_GPLL3_MODE_PLL_PLLTEST_SHFT                                                                 0x3
#define HWIO_GCC_GPLL3_MODE_PLL_RESET_N_BMSK                                                                 0x4
#define HWIO_GCC_GPLL3_MODE_PLL_RESET_N_SHFT                                                                 0x2
#define HWIO_GCC_GPLL3_MODE_PLL_BYPASSNL_BMSK                                                                0x2
#define HWIO_GCC_GPLL3_MODE_PLL_BYPASSNL_SHFT                                                                0x1
#define HWIO_GCC_GPLL3_MODE_PLL_OUTCTRL_BMSK                                                                 0x1
#define HWIO_GCC_GPLL3_MODE_PLL_OUTCTRL_SHFT                                                                 0x0

#define HWIO_GCC_GPLL3_L_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x000000c4)
#define HWIO_GCC_GPLL3_L_VAL_RMSK                                                                           0xff
#define HWIO_GCC_GPLL3_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_L_VAL_ADDR, HWIO_GCC_GPLL3_L_VAL_RMSK)
#define HWIO_GCC_GPLL3_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL3_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL3_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_L_VAL_ADDR,m,v,HWIO_GCC_GPLL3_L_VAL_IN)
#define HWIO_GCC_GPLL3_L_VAL_PLL_L_BMSK                                                                     0xff
#define HWIO_GCC_GPLL3_L_VAL_PLL_L_SHFT                                                                      0x0

#define HWIO_GCC_GPLL3_M_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x000000c8)
#define HWIO_GCC_GPLL3_M_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL3_M_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_M_VAL_ADDR, HWIO_GCC_GPLL3_M_VAL_RMSK)
#define HWIO_GCC_GPLL3_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_M_VAL_ADDR, m)
#define HWIO_GCC_GPLL3_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_M_VAL_ADDR,v)
#define HWIO_GCC_GPLL3_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_M_VAL_ADDR,m,v,HWIO_GCC_GPLL3_M_VAL_IN)
#define HWIO_GCC_GPLL3_M_VAL_PLL_M_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL3_M_VAL_PLL_M_SHFT                                                                      0x0

#define HWIO_GCC_GPLL3_N_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x000000cc)
#define HWIO_GCC_GPLL3_N_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL3_N_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_N_VAL_ADDR, HWIO_GCC_GPLL3_N_VAL_RMSK)
#define HWIO_GCC_GPLL3_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_N_VAL_ADDR, m)
#define HWIO_GCC_GPLL3_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_N_VAL_ADDR,v)
#define HWIO_GCC_GPLL3_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_N_VAL_ADDR,m,v,HWIO_GCC_GPLL3_N_VAL_IN)
#define HWIO_GCC_GPLL3_N_VAL_PLL_N_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL3_N_VAL_PLL_N_SHFT                                                                      0x0

#define HWIO_GCC_GPLL3_USER_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000000d0)
#define HWIO_GCC_GPLL3_USER_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL3_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_USER_CTL_ADDR, HWIO_GCC_GPLL3_USER_CTL_RMSK)
#define HWIO_GCC_GPLL3_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL3_USER_CTL_IN)
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS31_25_BMSK                                                0xfe000000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS31_25_SHFT                                                      0x19
#define HWIO_GCC_GPLL3_USER_CTL_MN_EN_BMSK                                                             0x1000000
#define HWIO_GCC_GPLL3_USER_CTL_MN_EN_SHFT                                                                  0x18
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS23_21_BMSK                                                  0xe00000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS23_21_SHFT                                                      0x15
#define HWIO_GCC_GPLL3_USER_CTL_VCO_SEL_BMSK                                                            0x100000
#define HWIO_GCC_GPLL3_USER_CTL_VCO_SEL_SHFT                                                                0x14
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS19_13_BMSK                                                   0xfe000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS19_13_SHFT                                                       0xd
#define HWIO_GCC_GPLL3_USER_CTL_PRE_DIV_RATIO_BMSK                                                        0x1000
#define HWIO_GCC_GPLL3_USER_CTL_PRE_DIV_RATIO_SHFT                                                           0xc
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS11_10_BMSK                                                     0xc00
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS11_10_SHFT                                                       0xa
#define HWIO_GCC_GPLL3_USER_CTL_POST_DIV_RATIO_BMSK                                                        0x300
#define HWIO_GCC_GPLL3_USER_CTL_POST_DIV_RATIO_SHFT                                                          0x8
#define HWIO_GCC_GPLL3_USER_CTL_OUTPUT_INV_BMSK                                                             0x80
#define HWIO_GCC_GPLL3_USER_CTL_OUTPUT_INV_SHFT                                                              0x7
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS6_5_BMSK                                                        0x60
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS6_5_SHFT                                                         0x5
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_TEST_BMSK                                                         0x10
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_TEST_SHFT                                                          0x4
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                         0x8
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                         0x3
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_BIST_BMSK                                                          0x4
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_BIST_SHFT                                                          0x2
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX_BMSK                                                           0x2
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX_SHFT                                                           0x1
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                          0x1
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                          0x0

#define HWIO_GCC_GPLL3_CONFIG_CTL_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x000000d4)
#define HWIO_GCC_GPLL3_CONFIG_CTL_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL3_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR, HWIO_GCC_GPLL3_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL3_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL3_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL3_CONFIG_CTL_RESERVE_BITS31_30_BMSK                                              0xc0000000
#define HWIO_GCC_GPLL3_CONFIG_CTL_RESERVE_BITS31_30_SHFT                                                    0x1e
#define HWIO_GCC_GPLL3_CONFIG_CTL_FORCE_PFD_UP_BMSK                                                   0x20000000
#define HWIO_GCC_GPLL3_CONFIG_CTL_FORCE_PFD_UP_SHFT                                                         0x1d
#define HWIO_GCC_GPLL3_CONFIG_CTL_FORCE_PFD_DOWN_BMSK                                                 0x10000000
#define HWIO_GCC_GPLL3_CONFIG_CTL_FORCE_PFD_DOWN_SHFT                                                       0x1c
#define HWIO_GCC_GPLL3_CONFIG_CTL_NMOSC_FREQ_CTRL_BMSK                                                 0xc000000
#define HWIO_GCC_GPLL3_CONFIG_CTL_NMOSC_FREQ_CTRL_SHFT                                                      0x1a
#define HWIO_GCC_GPLL3_CONFIG_CTL_PFD_DZSEL_BMSK                                                       0x3000000
#define HWIO_GCC_GPLL3_CONFIG_CTL_PFD_DZSEL_SHFT                                                            0x18
#define HWIO_GCC_GPLL3_CONFIG_CTL_NMOSC_EN_BMSK                                                         0x800000
#define HWIO_GCC_GPLL3_CONFIG_CTL_NMOSC_EN_SHFT                                                             0x17
#define HWIO_GCC_GPLL3_CONFIG_CTL_RESERVE_BIT22_BMSK                                                    0x400000
#define HWIO_GCC_GPLL3_CONFIG_CTL_RESERVE_BIT22_SHFT                                                        0x16
#define HWIO_GCC_GPLL3_CONFIG_CTL_ICP_DIV_BMSK                                                          0x300000
#define HWIO_GCC_GPLL3_CONFIG_CTL_ICP_DIV_SHFT                                                              0x14
#define HWIO_GCC_GPLL3_CONFIG_CTL_IREG_DIV_BMSK                                                          0xc0000
#define HWIO_GCC_GPLL3_CONFIG_CTL_IREG_DIV_SHFT                                                             0x12
#define HWIO_GCC_GPLL3_CONFIG_CTL_CUSEL_BMSK                                                             0x30000
#define HWIO_GCC_GPLL3_CONFIG_CTL_CUSEL_SHFT                                                                0x10
#define HWIO_GCC_GPLL3_CONFIG_CTL_REF_MODE_BMSK                                                           0x8000
#define HWIO_GCC_GPLL3_CONFIG_CTL_REF_MODE_SHFT                                                              0xf
#define HWIO_GCC_GPLL3_CONFIG_CTL_RESERVE_BIT14_BMSK                                                      0x4000
#define HWIO_GCC_GPLL3_CONFIG_CTL_RESERVE_BIT14_SHFT                                                         0xe
#define HWIO_GCC_GPLL3_CONFIG_CTL_CFG_LOCKDET_BMSK                                                        0x3000
#define HWIO_GCC_GPLL3_CONFIG_CTL_CFG_LOCKDET_SHFT                                                           0xc
#define HWIO_GCC_GPLL3_CONFIG_CTL_FORCE_ISEED_BMSK                                                         0x800
#define HWIO_GCC_GPLL3_CONFIG_CTL_FORCE_ISEED_SHFT                                                           0xb
#define HWIO_GCC_GPLL3_CONFIG_CTL_RESERVE_BITS10_0_BMSK                                                    0x7ff
#define HWIO_GCC_GPLL3_CONFIG_CTL_RESERVE_BITS10_0_SHFT                                                      0x0

#define HWIO_GCC_GPLL3_TEST_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000000d8)
#define HWIO_GCC_GPLL3_TEST_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL3_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_TEST_CTL_ADDR, HWIO_GCC_GPLL3_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL3_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL3_TEST_CTL_IN)
#define HWIO_GCC_GPLL3_TEST_CTL_RESERVE_BITS31_15_BMSK                                                0xffff8000
#define HWIO_GCC_GPLL3_TEST_CTL_RESERVE_BITS31_15_SHFT                                                       0xf
#define HWIO_GCC_GPLL3_TEST_CTL_PLLOUT_LV_TEST_SEL_BMSK                                                   0x4000
#define HWIO_GCC_GPLL3_TEST_CTL_PLLOUT_LV_TEST_SEL_SHFT                                                      0xe
#define HWIO_GCC_GPLL3_TEST_CTL_RESERVE_BITS13_10_BMSK                                                    0x3c00
#define HWIO_GCC_GPLL3_TEST_CTL_RESERVE_BITS13_10_SHFT                                                       0xa
#define HWIO_GCC_GPLL3_TEST_CTL_ICP_TST_EN_BMSK                                                            0x200
#define HWIO_GCC_GPLL3_TEST_CTL_ICP_TST_EN_SHFT                                                              0x9
#define HWIO_GCC_GPLL3_TEST_CTL_ICP_EXT_SEL_BMSK                                                           0x100
#define HWIO_GCC_GPLL3_TEST_CTL_ICP_EXT_SEL_SHFT                                                             0x8
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_SEL_BMSK                                                              0x80
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_SEL_SHFT                                                               0x7
#define HWIO_GCC_GPLL3_TEST_CTL_BYP_TESTAMP_BMSK                                                            0x40
#define HWIO_GCC_GPLL3_TEST_CTL_BYP_TESTAMP_SHFT                                                             0x6
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_SEL_BMSK                                                             0x30
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_SEL_SHFT                                                              0x4
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_SEL_BMSK                                                              0xc
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_SEL_SHFT                                                              0x2
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_EN_BMSK                                                               0x2
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_EN_SHFT                                                               0x1
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_EN_BMSK                                                               0x1
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_EN_SHFT                                                               0x0

#define HWIO_GCC_GPLL3_STATUS_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000000dc)
#define HWIO_GCC_GPLL3_STATUS_RMSK                                                                       0x3ffff
#define HWIO_GCC_GPLL3_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_STATUS_ADDR, HWIO_GCC_GPLL3_STATUS_RMSK)
#define HWIO_GCC_GPLL3_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_STATUS_ADDR, m)
#define HWIO_GCC_GPLL3_STATUS_PLL_ACTIVE_FLAG_BMSK                                                       0x20000
#define HWIO_GCC_GPLL3_STATUS_PLL_ACTIVE_FLAG_SHFT                                                          0x11
#define HWIO_GCC_GPLL3_STATUS_PLL_LOCK_DET_BMSK                                                          0x10000
#define HWIO_GCC_GPLL3_STATUS_PLL_LOCK_DET_SHFT                                                             0x10
#define HWIO_GCC_GPLL3_STATUS_PLL_D_BMSK                                                                  0xffff
#define HWIO_GCC_GPLL3_STATUS_PLL_D_SHFT                                                                     0x0

#define HWIO_GCC_SYSTEM_NOC_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000100)
#define HWIO_GCC_SYSTEM_NOC_BCR_RMSK                                                                         0x1
#define HWIO_GCC_SYSTEM_NOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BCR_ADDR, HWIO_GCC_SYSTEM_NOC_BCR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BCR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_BCR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_BCR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_BCR_IN)
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000120)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR, HWIO_GCC_SYSTEM_NOC_CMD_RCGR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_CMD_RCGR_IN)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000124)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR, HWIO_GCC_SYSTEM_NOC_CFG_RCGR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_CFG_RCGR_IN)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000138)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_RMSK                                                             0x30001
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_IN          \
        in_dword_masked(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR, HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_RMSK)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR, m)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR,v)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR,m,v,HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_IN)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_DIVIDE_BMSK                                                      0x30000
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_DIVIDE_SHFT                                                         0x10
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000150)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR, HWIO_GCC_CONFIG_NOC_CMD_RCGR_RMSK)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR,m,v,HWIO_GCC_CONFIG_NOC_CMD_RCGR_IN)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000154)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR, HWIO_GCC_CONFIG_NOC_CFG_RCGR_RMSK)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR,m,v,HWIO_GCC_CONFIG_NOC_CFG_RCGR_IN)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000190)
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_CMD_RCGR_ADDR, HWIO_GCC_PERIPH_NOC_CMD_RCGR_RMSK)
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_CMD_RCGR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_CMD_RCGR_IN)
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000194)
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_CFG_RCGR_ADDR, HWIO_GCC_PERIPH_NOC_CFG_RCGR_RMSK)
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_CFG_RCGR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_CFG_RCGR_IN)
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000104)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_SYS_NOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000010c)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_SYS_NOC_APCS_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000110)
#define HWIO_GCC_SYS_NOC_APCS_AHB_CBCR_RMSK                                                           0x80000000
#define HWIO_GCC_SYS_NOC_APCS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_APCS_AHB_CBCR_ADDR, HWIO_GCC_SYS_NOC_APCS_AHB_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_APCS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_APCS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_APCS_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SYS_NOC_APCS_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f

#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000114)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR, HWIO_GCC_SNOC_CNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_CNOC_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000118)
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_PNOC_AHB_CBCR_ADDR, HWIO_GCC_SNOC_PNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_PNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_PNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_PNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_PNOC_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SYS_NOC_AT_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0000011c)
#define HWIO_GCC_SYS_NOC_AT_CBCR_RMSK                                                                 0x80000001
#define HWIO_GCC_SYS_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, HWIO_GCC_SYS_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AT_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_CONFIG_NOC_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000140)
#define HWIO_GCC_CONFIG_NOC_BCR_RMSK                                                                         0x1
#define HWIO_GCC_CONFIG_NOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_BCR_ADDR, HWIO_GCC_CONFIG_NOC_BCR_RMSK)
#define HWIO_GCC_CONFIG_NOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_BCR_ADDR, m)
#define HWIO_GCC_CONFIG_NOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CONFIG_NOC_BCR_ADDR,v)
#define HWIO_GCC_CONFIG_NOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CONFIG_NOC_BCR_ADDR,m,v,HWIO_GCC_CONFIG_NOC_BCR_IN)
#define HWIO_GCC_CONFIG_NOC_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_CONFIG_NOC_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000144)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_CFG_NOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000148)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR, HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_IN)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000014c)
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000158)
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPSS_SMMU_AHB_CBCR_ADDR, HWIO_GCC_LPSS_SMMU_AHB_CBCR_RMSK)
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPSS_SMMU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPSS_SMMU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPSS_SMMU_AHB_CBCR_ADDR,m,v,HWIO_GCC_LPSS_SMMU_AHB_CBCR_IN)
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_COPSS_SMMU_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0000015c)
#define HWIO_GCC_COPSS_SMMU_AHB_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_COPSS_SMMU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_COPSS_SMMU_AHB_CBCR_ADDR, HWIO_GCC_COPSS_SMMU_AHB_CBCR_RMSK)
#define HWIO_GCC_COPSS_SMMU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_COPSS_SMMU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_COPSS_SMMU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_COPSS_SMMU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_COPSS_SMMU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_COPSS_SMMU_AHB_CBCR_ADDR,m,v,HWIO_GCC_COPSS_SMMU_AHB_CBCR_IN)
#define HWIO_GCC_COPSS_SMMU_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_COPSS_SMMU_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_COPSS_SMMU_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_COPSS_SMMU_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_PERIPH_NOC_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000180)
#define HWIO_GCC_PERIPH_NOC_BCR_RMSK                                                                         0x1
#define HWIO_GCC_PERIPH_NOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_BCR_ADDR, HWIO_GCC_PERIPH_NOC_BCR_RMSK)
#define HWIO_GCC_PERIPH_NOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_BCR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_BCR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_BCR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_BCR_IN)
#define HWIO_GCC_PERIPH_NOC_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_PERIPH_NOC_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000184)
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_AHB_CBCR_ADDR, HWIO_GCC_PERIPH_NOC_AHB_CBCR_RMSK)
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_AHB_CBCR_IN)
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00000188)
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_ADDR, HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_PERIPH_NOC_AT_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000018c)
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_AT_CBCR_ADDR, HWIO_GCC_PERIPH_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_AT_CBCR_IN)
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000001c0)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_RMSK                                                           0xf0008001
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR, HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_RMSK)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_IN)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_IMEM_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000200)
#define HWIO_GCC_IMEM_BCR_RMSK                                                                               0x1
#define HWIO_GCC_IMEM_BCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, HWIO_GCC_IMEM_BCR_RMSK)
#define HWIO_GCC_IMEM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, m)
#define HWIO_GCC_IMEM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_BCR_ADDR,v)
#define HWIO_GCC_IMEM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_BCR_ADDR,m,v,HWIO_GCC_IMEM_BCR_IN)
#define HWIO_GCC_IMEM_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_IMEM_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_IMEM_AXI_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000204)
#define HWIO_GCC_IMEM_AXI_CBCR_RMSK                                                                   0xf000fff0
#define HWIO_GCC_IMEM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, HWIO_GCC_IMEM_AXI_CBCR_RMSK)
#define HWIO_GCC_IMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_IMEM_AXI_CBCR_IN)
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                          0x70000000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                0x1c
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                     0x4000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                        0xe
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                   0x2000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                      0xd
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                  0x1000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                     0xc
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_BMSK                                                                 0xf00
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_SHFT                                                                   0x8
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_BMSK                                                                   0xf0
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_SHFT                                                                    0x4

#define HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000208)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK                                                               0xf0008001
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_IMEM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_MMSS_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000240)
#define HWIO_GCC_MMSS_BCR_RMSK                                                                               0x1
#define HWIO_GCC_MMSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_BCR_ADDR, HWIO_GCC_MMSS_BCR_RMSK)
#define HWIO_GCC_MMSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_BCR_ADDR, m)
#define HWIO_GCC_MMSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_BCR_ADDR,v)
#define HWIO_GCC_MMSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_BCR_ADDR,m,v,HWIO_GCC_MMSS_BCR_IN)
#define HWIO_GCC_MMSS_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_MMSS_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000244)
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_RMSK                                                           0xf0008000
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_ADDR, HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_RMSK)
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_IN)
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf

#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000024c)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_RMSK                                                           0xf0008001
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR, HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000250)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_MMSS_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR, HWIO_GCC_MMSS_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_MMSS_NOC_AT_CBCR_IN)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000280)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK                                                                0xf0008001
#define HWIO_GCC_MSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000284)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_RMSK                                                            0x80000003
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR, HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_IN)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x000002c0)
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_RMSK                                                         0xf0008001
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_ADDR, HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_QDSS_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000300)
#define HWIO_GCC_QDSS_BCR_RMSK                                                                               0x1
#define HWIO_GCC_QDSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, HWIO_GCC_QDSS_BCR_RMSK)
#define HWIO_GCC_QDSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, m)
#define HWIO_GCC_QDSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_BCR_ADDR,v)
#define HWIO_GCC_QDSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_BCR_ADDR,m,v,HWIO_GCC_QDSS_BCR_IN)
#define HWIO_GCC_QDSS_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_QDSS_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000304)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000308)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK                                                               0xf0008001
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000340)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_RMSK                                                                0x80000013
#define HWIO_GCC_QDSS_AT_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR, HWIO_GCC_QDSS_AT_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_AT_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_AT_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_QDSS_AT_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000344)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_RMSK                                                                     0x71f
#define HWIO_GCC_QDSS_AT_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR, HWIO_GCC_QDSS_AT_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_AT_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_QDSS_AT_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000030c)
#define HWIO_GCC_QDSS_AT_CBCR_RMSK                                                                    0x80007ff1
#define HWIO_GCC_QDSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CBCR_ADDR, HWIO_GCC_QDSS_AT_CBCR_RMSK)
#define HWIO_GCC_QDSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CBCR_ADDR,m,v,HWIO_GCC_QDSS_AT_CBCR_IN)
#define HWIO_GCC_QDSS_AT_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_QDSS_AT_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_BMSK                                                      0x4000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_SHFT                                                         0xe
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                    0x2000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                       0xd
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                   0x1000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                      0xc
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_BMSK                                                                  0xf00
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_SHFT                                                                    0x8
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_BMSK                                                                    0xf0
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_SHFT                                                                     0x4
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000310)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_ETR_USB_CBCR_IN)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000358)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_QDSS_STM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_SHFT                                                               0x0

#define HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000035c)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_SHFT                                                              0x0

#define HWIO_GCC_QDSS_STM_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000314)
#define HWIO_GCC_QDSS_STM_CBCR_RMSK                                                                   0xf0008001
#define HWIO_GCC_QDSS_STM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, HWIO_GCC_QDSS_STM_CBCR_RMSK)
#define HWIO_GCC_QDSS_STM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CBCR_ADDR,m,v,HWIO_GCC_QDSS_STM_CBCR_IN)
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                          0x70000000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                0x1c
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000380)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_SHFT                                                        0x0

#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000384)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK                                                             0x71f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_SHFT                                                       0x0

#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000318)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000398)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR, HWIO_GCC_QDSS_TSCTR_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0000039c)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR, HWIO_GCC_QDSS_TSCTR_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000031c)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000320)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_QDSS_DAP_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000324)
#define HWIO_GCC_QDSS_DAP_CBCR_RMSK                                                                   0x80000001
#define HWIO_GCC_QDSS_DAP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, HWIO_GCC_QDSS_DAP_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000328)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000032c)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000330)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x000010d0)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK                                                              0x80000002
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_SHFT                                                           0x1f
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_BMSK                                                             0x2
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_SHFT                                                             0x1

#define HWIO_GCC_USB_HS_BCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000480)
#define HWIO_GCC_USB_HS_BCR_RMSK                                                                             0x1
#define HWIO_GCC_USB_HS_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_BCR_ADDR, HWIO_GCC_USB_HS_BCR_RMSK)
#define HWIO_GCC_USB_HS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_BCR_ADDR, m)
#define HWIO_GCC_USB_HS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_BCR_ADDR,v)
#define HWIO_GCC_USB_HS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_BCR_ADDR,m,v,HWIO_GCC_USB_HS_BCR_IN)
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_BMSK                                                                    0x1
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_SHFT                                                                    0x0

#define HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000484)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_RMSK                                                              0x80007ff1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR, HWIO_GCC_USB_HS_SYSTEM_CBCR_RMSK)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CBCR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_USB_HS_AHB_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000488)
#define HWIO_GCC_USB_HS_AHB_CBCR_RMSK                                                                 0xf000fff1
#define HWIO_GCC_USB_HS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_AHB_CBCR_ADDR, HWIO_GCC_USB_HS_AHB_CBCR_RMSK)
#define HWIO_GCC_USB_HS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_AHB_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_AHB_CBCR_IN)
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                        0x70000000
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                              0x1c
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                0x8000
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                   0xf
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000048c)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_RMSK                                                   0x80000001
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000490)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR, HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_RMSK)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_SHFT                                                          0x0

#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000494)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_RMSK                                                               0x71f
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR, HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_RMSK)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_SHFT                                                         0x0

#define HWIO_GCC_USB2A_PHY_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x000004a8)
#define HWIO_GCC_USB2A_PHY_BCR_RMSK                                                                          0x1
#define HWIO_GCC_USB2A_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB2A_PHY_BCR_ADDR, HWIO_GCC_USB2A_PHY_BCR_RMSK)
#define HWIO_GCC_USB2A_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2A_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB2A_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2A_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB2A_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2A_PHY_BCR_ADDR,m,v,HWIO_GCC_USB2A_PHY_BCR_IN)
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_SHFT                                                                 0x0

#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x000004ac)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR, HWIO_GCC_USB2A_PHY_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB2A_PHY_SLEEP_CBCR_IN)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_SDCC1_BCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x000004c0)
#define HWIO_GCC_SDCC1_BCR_RMSK                                                                              0x1
#define HWIO_GCC_SDCC1_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_BCR_ADDR, HWIO_GCC_SDCC1_BCR_RMSK)
#define HWIO_GCC_SDCC1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_BCR_ADDR, m)
#define HWIO_GCC_SDCC1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_BCR_ADDR,v)
#define HWIO_GCC_SDCC1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_BCR_ADDR,m,v,HWIO_GCC_SDCC1_BCR_IN)
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_SHFT                                                                     0x0

#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x000004d0)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_RMSK                                                             0x800000f3
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                           0x80
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                            0x7
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                           0x40
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                            0x6
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                           0x20
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                            0x5
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x000004d4)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_RMSK                                                                 0x371f
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_BMSK                                                            0x3000
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SHFT                                                               0xc
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_SDCC1_APPS_M_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000004d8)
#define HWIO_GCC_SDCC1_APPS_M_RMSK                                                                          0xff
#define HWIO_GCC_SDCC1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_M_ADDR, HWIO_GCC_SDCC1_APPS_M_RMSK)
#define HWIO_GCC_SDCC1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_M_ADDR,m,v,HWIO_GCC_SDCC1_APPS_M_IN)
#define HWIO_GCC_SDCC1_APPS_M_M_BMSK                                                                        0xff
#define HWIO_GCC_SDCC1_APPS_M_M_SHFT                                                                         0x0

#define HWIO_GCC_SDCC1_APPS_N_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000004dc)
#define HWIO_GCC_SDCC1_APPS_N_RMSK                                                                          0xff
#define HWIO_GCC_SDCC1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_N_ADDR, HWIO_GCC_SDCC1_APPS_N_RMSK)
#define HWIO_GCC_SDCC1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_N_ADDR,m,v,HWIO_GCC_SDCC1_APPS_N_IN)
#define HWIO_GCC_SDCC1_APPS_N_N_BMSK                                                                        0xff
#define HWIO_GCC_SDCC1_APPS_N_N_SHFT                                                                         0x0

#define HWIO_GCC_SDCC1_APPS_D_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000004e0)
#define HWIO_GCC_SDCC1_APPS_D_RMSK                                                                          0xff
#define HWIO_GCC_SDCC1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_D_ADDR, HWIO_GCC_SDCC1_APPS_D_RMSK)
#define HWIO_GCC_SDCC1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_D_ADDR,m,v,HWIO_GCC_SDCC1_APPS_D_IN)
#define HWIO_GCC_SDCC1_APPS_D_D_BMSK                                                                        0xff
#define HWIO_GCC_SDCC1_APPS_D_D_SHFT                                                                         0x0

#define HWIO_GCC_SDCC1_APPS_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x000004c4)
#define HWIO_GCC_SDCC1_APPS_CBCR_RMSK                                                                 0x80007ff1
#define HWIO_GCC_SDCC1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, HWIO_GCC_SDCC1_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CBCR_IN)
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_SDCC1_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000004c8)
#define HWIO_GCC_SDCC1_AHB_CBCR_RMSK                                                                  0xf000fff1
#define HWIO_GCC_SDCC1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, HWIO_GCC_SDCC1_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_AHB_CBCR_IN)
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                         0x70000000
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                               0x1c
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                 0x8000
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                    0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_BMSK                                                                0xf00
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_SHFT                                                                  0x8
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_BMSK                                                                  0xf0
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_SHFT                                                                   0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000004cc)
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_SDCC2_BCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000500)
#define HWIO_GCC_SDCC2_BCR_RMSK                                                                              0x1
#define HWIO_GCC_SDCC2_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_BCR_ADDR, HWIO_GCC_SDCC2_BCR_RMSK)
#define HWIO_GCC_SDCC2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_BCR_ADDR, m)
#define HWIO_GCC_SDCC2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_BCR_ADDR,v)
#define HWIO_GCC_SDCC2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_BCR_ADDR,m,v,HWIO_GCC_SDCC2_BCR_IN)
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_SHFT                                                                     0x0

#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000510)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_RMSK                                                             0x800000f3
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_D_BMSK                                                           0x80
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                            0x7
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_M_BMSK                                                           0x40
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                            0x6
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_N_BMSK                                                           0x20
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                            0x5
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000514)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_RMSK                                                                 0x371f
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_BMSK                                                            0x3000
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_SHFT                                                               0xc
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_SDCC2_APPS_M_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000518)
#define HWIO_GCC_SDCC2_APPS_M_RMSK                                                                          0xff
#define HWIO_GCC_SDCC2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_M_ADDR, HWIO_GCC_SDCC2_APPS_M_RMSK)
#define HWIO_GCC_SDCC2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_M_ADDR,m,v,HWIO_GCC_SDCC2_APPS_M_IN)
#define HWIO_GCC_SDCC2_APPS_M_M_BMSK                                                                        0xff
#define HWIO_GCC_SDCC2_APPS_M_M_SHFT                                                                         0x0

#define HWIO_GCC_SDCC2_APPS_N_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000051c)
#define HWIO_GCC_SDCC2_APPS_N_RMSK                                                                          0xff
#define HWIO_GCC_SDCC2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_N_ADDR, HWIO_GCC_SDCC2_APPS_N_RMSK)
#define HWIO_GCC_SDCC2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_N_ADDR,m,v,HWIO_GCC_SDCC2_APPS_N_IN)
#define HWIO_GCC_SDCC2_APPS_N_N_BMSK                                                                        0xff
#define HWIO_GCC_SDCC2_APPS_N_N_SHFT                                                                         0x0

#define HWIO_GCC_SDCC2_APPS_D_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000520)
#define HWIO_GCC_SDCC2_APPS_D_RMSK                                                                          0xff
#define HWIO_GCC_SDCC2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_D_ADDR, HWIO_GCC_SDCC2_APPS_D_RMSK)
#define HWIO_GCC_SDCC2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_D_ADDR,m,v,HWIO_GCC_SDCC2_APPS_D_IN)
#define HWIO_GCC_SDCC2_APPS_D_D_BMSK                                                                        0xff
#define HWIO_GCC_SDCC2_APPS_D_D_SHFT                                                                         0x0

#define HWIO_GCC_SDCC2_APPS_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000504)
#define HWIO_GCC_SDCC2_APPS_CBCR_RMSK                                                                 0x80007ff1
#define HWIO_GCC_SDCC2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, HWIO_GCC_SDCC2_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CBCR_IN)
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_SDCC2_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000508)
#define HWIO_GCC_SDCC2_AHB_CBCR_RMSK                                                                  0xf000fff1
#define HWIO_GCC_SDCC2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, HWIO_GCC_SDCC2_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_AHB_CBCR_IN)
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                         0x70000000
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                               0x1c
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                 0x8000
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                    0xf
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_BMSK                                                                0xf00
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_SHFT                                                                  0x8
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_BMSK                                                                  0xf0
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_SHFT                                                                   0x4
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000050c)
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_BCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x000005c0)
#define HWIO_GCC_BLSP1_BCR_RMSK                                                                              0x1
#define HWIO_GCC_BLSP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, HWIO_GCC_BLSP1_BCR_RMSK)
#define HWIO_GCC_BLSP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_BCR_IN)
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_SHFT                                                                     0x0

#define HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x000005c8)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK                                                                0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_SHFT                                                              0x1f

#define HWIO_GCC_BLSP1_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000005c4)
#define HWIO_GCC_BLSP1_AHB_CBCR_RMSK                                                                  0xf000fff0
#define HWIO_GCC_BLSP1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, HWIO_GCC_BLSP1_AHB_CBCR_RMSK)
#define HWIO_GCC_BLSP1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_AHB_CBCR_IN)
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                         0x70000000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                               0x1c
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                 0x8000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                    0xf
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_BMSK                                                                0xf00
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_SHFT                                                                  0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_BMSK                                                                  0xf0
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_SHFT                                                                   0x4

#define HWIO_GCC_BLSP1_QUP1_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000640)
#define HWIO_GCC_BLSP1_QUP1_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, HWIO_GCC_BLSP1_QUP1_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_BCR_IN)
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000644)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000648)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000064c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000650)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000654)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000658)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_N_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_N_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000065c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_D_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_D_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_UART1_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000680)
#define HWIO_GCC_BLSP1_UART1_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_UART1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, HWIO_GCC_BLSP1_UART1_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_BCR_IN)
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000684)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000688)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000068c)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000690)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BLSP1_UART1_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000694)
#define HWIO_GCC_BLSP1_UART1_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, HWIO_GCC_BLSP1_UART1_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART1_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000698)
#define HWIO_GCC_BLSP1_UART1_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, HWIO_GCC_BLSP1_UART1_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_N_N_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_N_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART1_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000069c)
#define HWIO_GCC_BLSP1_UART1_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, HWIO_GCC_BLSP1_UART1_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_D_D_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_D_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_QUP2_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000006c0)
#define HWIO_GCC_BLSP1_QUP2_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, HWIO_GCC_BLSP1_QUP2_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_BCR_IN)
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000006c4)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000006c8)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000006cc)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000006d0)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000006d4)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000006d8)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_N_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_N_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000006dc)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_D_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_D_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_UART2_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000700)
#define HWIO_GCC_BLSP1_UART2_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_UART2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, HWIO_GCC_BLSP1_UART2_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_BCR_IN)
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000704)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000708)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000070c)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000710)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BLSP1_UART2_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000714)
#define HWIO_GCC_BLSP1_UART2_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, HWIO_GCC_BLSP1_UART2_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART2_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000718)
#define HWIO_GCC_BLSP1_UART2_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, HWIO_GCC_BLSP1_UART2_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_N_N_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_N_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART2_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000071c)
#define HWIO_GCC_BLSP1_UART2_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, HWIO_GCC_BLSP1_UART2_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_D_D_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_D_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_QUP3_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000740)
#define HWIO_GCC_BLSP1_QUP3_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, HWIO_GCC_BLSP1_QUP3_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_BCR_IN)
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000744)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000748)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000074c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000750)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000754)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000758)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_N_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_N_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000075c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_D_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_D_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_UART3_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000780)
#define HWIO_GCC_BLSP1_UART3_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_UART3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_BCR_ADDR, HWIO_GCC_BLSP1_UART3_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_BCR_IN)
#define HWIO_GCC_BLSP1_UART3_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_UART3_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000784)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART3_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000788)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART3_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000078c)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000790)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BLSP1_UART3_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000794)
#define HWIO_GCC_BLSP1_UART3_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR, HWIO_GCC_BLSP1_UART3_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART3_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000798)
#define HWIO_GCC_BLSP1_UART3_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR, HWIO_GCC_BLSP1_UART3_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_N_N_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_N_N_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART3_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000079c)
#define HWIO_GCC_BLSP1_UART3_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR, HWIO_GCC_BLSP1_UART3_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_D_D_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_D_D_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_QUP4_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000007c0)
#define HWIO_GCC_BLSP1_QUP4_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, HWIO_GCC_BLSP1_QUP4_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_BCR_IN)
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000007c4)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000007c8)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000007cc)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000007d0)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000007d4)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000007d8)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_N_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_N_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000007dc)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_D_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_D_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_UART4_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000800)
#define HWIO_GCC_BLSP1_UART4_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_UART4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_BCR_ADDR, HWIO_GCC_BLSP1_UART4_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_BCR_IN)
#define HWIO_GCC_BLSP1_UART4_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_UART4_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000804)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART4_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000808)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART4_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000080c)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000810)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BLSP1_UART4_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000814)
#define HWIO_GCC_BLSP1_UART4_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR, HWIO_GCC_BLSP1_UART4_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART4_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000818)
#define HWIO_GCC_BLSP1_UART4_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR, HWIO_GCC_BLSP1_UART4_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_N_N_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_N_N_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART4_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000081c)
#define HWIO_GCC_BLSP1_UART4_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR, HWIO_GCC_BLSP1_UART4_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_D_D_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_D_D_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_QUP5_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000840)
#define HWIO_GCC_BLSP1_QUP5_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP1_QUP5_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_BCR_ADDR, HWIO_GCC_BLSP1_QUP5_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_BCR_IN)
#define HWIO_GCC_BLSP1_QUP5_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP1_QUP5_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000844)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000848)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000084c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000850)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000854)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000858)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_N_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_N_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000085c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_D_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_D_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_UART5_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000880)
#define HWIO_GCC_BLSP1_UART5_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_UART5_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_BCR_ADDR, HWIO_GCC_BLSP1_UART5_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART5_BCR_IN)
#define HWIO_GCC_BLSP1_UART5_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_UART5_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000884)
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART5_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART5_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000888)
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART5_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART5_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000088c)
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000890)
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BLSP1_UART5_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000894)
#define HWIO_GCC_BLSP1_UART5_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART5_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_M_ADDR, HWIO_GCC_BLSP1_UART5_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART5_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART5_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART5_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART5_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART5_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000898)
#define HWIO_GCC_BLSP1_UART5_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART5_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_N_ADDR, HWIO_GCC_BLSP1_UART5_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART5_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART5_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART5_APPS_N_N_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART5_APPS_N_N_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART5_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000089c)
#define HWIO_GCC_BLSP1_UART5_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART5_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_D_ADDR, HWIO_GCC_BLSP1_UART5_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART5_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART5_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART5_APPS_D_D_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART5_APPS_D_D_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_QUP6_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000008c0)
#define HWIO_GCC_BLSP1_QUP6_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP1_QUP6_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_BCR_ADDR, HWIO_GCC_BLSP1_QUP6_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_BCR_IN)
#define HWIO_GCC_BLSP1_QUP6_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP1_QUP6_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000008c4)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000008c8)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000008cc)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000008d0)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000008d4)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000008d8)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_N_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_N_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000008dc)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_D_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_D_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_UART6_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000900)
#define HWIO_GCC_BLSP1_UART6_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_UART6_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_BCR_ADDR, HWIO_GCC_BLSP1_UART6_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART6_BCR_IN)
#define HWIO_GCC_BLSP1_UART6_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_UART6_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000904)
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART6_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART6_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000908)
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART6_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART6_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000090c)
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000910)
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BLSP1_UART6_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000914)
#define HWIO_GCC_BLSP1_UART6_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART6_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_M_ADDR, HWIO_GCC_BLSP1_UART6_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART6_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART6_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART6_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART6_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART6_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000918)
#define HWIO_GCC_BLSP1_UART6_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART6_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_N_ADDR, HWIO_GCC_BLSP1_UART6_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART6_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART6_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART6_APPS_N_N_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART6_APPS_N_N_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART6_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000091c)
#define HWIO_GCC_BLSP1_UART6_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART6_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_D_ADDR, HWIO_GCC_BLSP1_UART6_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART6_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART6_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART6_APPS_D_D_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART6_APPS_D_D_SHFT                                                                   0x0

#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000600)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_SHFT                                                          0x0

#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000604)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK                                                                0x1f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_SHFT                                                         0x0

#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c80)
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_RMSK                                                             0xf0008001
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_XPU_AHB_CBCR_ADDR, HWIO_GCC_PERIPH_XPU_AHB_CBCR_RMSK)
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_XPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_XPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_XPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_PERIPH_XPU_AHB_CBCR_IN)
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_PDM_BCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00000cc0)
#define HWIO_GCC_PDM_BCR_RMSK                                                                                0x1
#define HWIO_GCC_PDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, HWIO_GCC_PDM_BCR_RMSK)
#define HWIO_GCC_PDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, m)
#define HWIO_GCC_PDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_BCR_ADDR,v)
#define HWIO_GCC_PDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_BCR_ADDR,m,v,HWIO_GCC_PDM_BCR_IN)
#define HWIO_GCC_PDM_BCR_BLK_ARES_BMSK                                                                       0x1
#define HWIO_GCC_PDM_BCR_BLK_ARES_SHFT                                                                       0x0

#define HWIO_GCC_PDM_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000cc4)
#define HWIO_GCC_PDM_AHB_CBCR_RMSK                                                                    0xf0008001
#define HWIO_GCC_PDM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, HWIO_GCC_PDM_AHB_CBCR_RMSK)
#define HWIO_GCC_PDM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PDM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PDM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PDM_AHB_CBCR_IN)
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                           0x70000000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                 0x1c
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                   0x8000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                      0xf
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_PDM_XO4_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000cc8)
#define HWIO_GCC_PDM_XO4_CBCR_RMSK                                                                    0x80030001
#define HWIO_GCC_PDM_XO4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, HWIO_GCC_PDM_XO4_CBCR_RMSK)
#define HWIO_GCC_PDM_XO4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, m)
#define HWIO_GCC_PDM_XO4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_XO4_CBCR_ADDR,v)
#define HWIO_GCC_PDM_XO4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_XO4_CBCR_ADDR,m,v,HWIO_GCC_PDM_XO4_CBCR_IN)
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_BMSK                                                               0x30000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_SHFT                                                                  0x10
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_PDM2_CBCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ccc)
#define HWIO_GCC_PDM2_CBCR_RMSK                                                                       0x80000001
#define HWIO_GCC_PDM2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, HWIO_GCC_PDM2_CBCR_RMSK)
#define HWIO_GCC_PDM2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, m)
#define HWIO_GCC_PDM2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CBCR_ADDR,v)
#define HWIO_GCC_PDM2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CBCR_ADDR,m,v,HWIO_GCC_PDM2_CBCR_IN)
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_SHFT                                                                     0x1f
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_BMSK                                                                   0x1
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_SHFT                                                                   0x0

#define HWIO_GCC_PDM2_CMD_RCGR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000cd0)
#define HWIO_GCC_PDM2_CMD_RCGR_RMSK                                                                   0x80000013
#define HWIO_GCC_PDM2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, HWIO_GCC_PDM2_CMD_RCGR_RMSK)
#define HWIO_GCC_PDM2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CMD_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CMD_RCGR_IN)
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_SHFT                                                                0x1f
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                          0x10
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                           0x4
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_BMSK                                                                  0x2
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_SHFT                                                                  0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_BMSK                                                                   0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_SHFT                                                                   0x0

#define HWIO_GCC_PDM2_CFG_RCGR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000cd4)
#define HWIO_GCC_PDM2_CFG_RCGR_RMSK                                                                        0x71f
#define HWIO_GCC_PDM2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, HWIO_GCC_PDM2_CFG_RCGR_RMSK)
#define HWIO_GCC_PDM2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CFG_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CFG_RCGR_IN)
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_BMSK                                                                0x700
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SHFT                                                                  0x8
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_BMSK                                                                 0x1f
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_SHFT                                                                  0x0

#define HWIO_GCC_PRNG_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d00)
#define HWIO_GCC_PRNG_BCR_RMSK                                                                               0x1
#define HWIO_GCC_PRNG_BCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, HWIO_GCC_PRNG_BCR_RMSK)
#define HWIO_GCC_PRNG_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, m)
#define HWIO_GCC_PRNG_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_BCR_ADDR,v)
#define HWIO_GCC_PRNG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_BCR_ADDR,m,v,HWIO_GCC_PRNG_BCR_IN)
#define HWIO_GCC_PRNG_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_PRNG_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_PRNG_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d04)
#define HWIO_GCC_PRNG_AHB_CBCR_RMSK                                                                   0xf0008000
#define HWIO_GCC_PRNG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, HWIO_GCC_PRNG_AHB_CBCR_RMSK)
#define HWIO_GCC_PRNG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PRNG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PRNG_AHB_CBCR_IN)
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                          0x70000000
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                0x1c
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf

#define HWIO_GCC_TCSR_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000dc0)
#define HWIO_GCC_TCSR_BCR_RMSK                                                                               0x1
#define HWIO_GCC_TCSR_BCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, HWIO_GCC_TCSR_BCR_RMSK)
#define HWIO_GCC_TCSR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, m)
#define HWIO_GCC_TCSR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_BCR_ADDR,v)
#define HWIO_GCC_TCSR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_BCR_ADDR,m,v,HWIO_GCC_TCSR_BCR_IN)
#define HWIO_GCC_TCSR_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_TCSR_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_TCSR_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000dc4)
#define HWIO_GCC_TCSR_AHB_CBCR_RMSK                                                                   0xf0008001
#define HWIO_GCC_TCSR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, HWIO_GCC_TCSR_AHB_CBCR_RMSK)
#define HWIO_GCC_TCSR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TCSR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TCSR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_AHB_CBCR_ADDR,m,v,HWIO_GCC_TCSR_AHB_CBCR_IN)
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                          0x70000000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                0x1c
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_BOOT_ROM_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e00)
#define HWIO_GCC_BOOT_ROM_BCR_RMSK                                                                           0x1
#define HWIO_GCC_BOOT_ROM_BCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, HWIO_GCC_BOOT_ROM_BCR_RMSK)
#define HWIO_GCC_BOOT_ROM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_BCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_BCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_BCR_IN)
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e04)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK                                                               0xf000fff0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_AHB_CBCR_IN)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_SHFT                                                                0x4

#define HWIO_GCC_MSG_RAM_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e40)
#define HWIO_GCC_MSG_RAM_BCR_RMSK                                                                            0x1
#define HWIO_GCC_MSG_RAM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, HWIO_GCC_MSG_RAM_BCR_RMSK)
#define HWIO_GCC_MSG_RAM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_BCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_BCR_ADDR,m,v,HWIO_GCC_MSG_RAM_BCR_IN)
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e44)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK                                                                0xf000fff0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSG_RAM_AHB_CBCR_IN)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_SHFT                                                                 0x4

#define HWIO_GCC_TLMM_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e80)
#define HWIO_GCC_TLMM_BCR_RMSK                                                                               0x1
#define HWIO_GCC_TLMM_BCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, HWIO_GCC_TLMM_BCR_RMSK)
#define HWIO_GCC_TLMM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, m)
#define HWIO_GCC_TLMM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_BCR_ADDR,v)
#define HWIO_GCC_TLMM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_BCR_ADDR,m,v,HWIO_GCC_TLMM_BCR_IN)
#define HWIO_GCC_TLMM_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_TLMM_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_TLMM_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e84)
#define HWIO_GCC_TLMM_AHB_CBCR_RMSK                                                                   0xf0008000
#define HWIO_GCC_TLMM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_AHB_CBCR_ADDR, HWIO_GCC_TLMM_AHB_CBCR_RMSK)
#define HWIO_GCC_TLMM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                          0x70000000
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                0x1c
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf

#define HWIO_GCC_TLMM_CBCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e88)
#define HWIO_GCC_TLMM_CBCR_RMSK                                                                       0x80000000
#define HWIO_GCC_TLMM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, HWIO_GCC_TLMM_CBCR_RMSK)
#define HWIO_GCC_TLMM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_SHFT                                                                     0x1f

#define HWIO_GCC_MPM_BCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ec0)
#define HWIO_GCC_MPM_BCR_RMSK                                                                                0x1
#define HWIO_GCC_MPM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, HWIO_GCC_MPM_BCR_RMSK)
#define HWIO_GCC_MPM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, m)
#define HWIO_GCC_MPM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_BCR_ADDR,v)
#define HWIO_GCC_MPM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_BCR_ADDR,m,v,HWIO_GCC_MPM_BCR_IN)
#define HWIO_GCC_MPM_BCR_BLK_ARES_BMSK                                                                       0x1
#define HWIO_GCC_MPM_BCR_BLK_ARES_SHFT                                                                       0x0

#define HWIO_GCC_MPM_MISC_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ec4)
#define HWIO_GCC_MPM_MISC_RMSK                                                                               0x7
#define HWIO_GCC_MPM_MISC_IN          \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, HWIO_GCC_MPM_MISC_RMSK)
#define HWIO_GCC_MPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, m)
#define HWIO_GCC_MPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_MPM_MISC_ADDR,v)
#define HWIO_GCC_MPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_MISC_ADDR,m,v,HWIO_GCC_MPM_MISC_IN)
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_BMSK                                                             0x4
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_SHFT                                                             0x2
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_BMSK                                                                 0x2
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_SHFT                                                                 0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_BMSK                                                                0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_SHFT                                                                0x0

#define HWIO_GCC_MPM_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ec8)
#define HWIO_GCC_MPM_AHB_CBCR_RMSK                                                                    0xf0008000
#define HWIO_GCC_MPM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, HWIO_GCC_MPM_AHB_CBCR_RMSK)
#define HWIO_GCC_MPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MPM_AHB_CBCR_IN)
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                           0x70000000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                 0x1c
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                   0x8000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                      0xf

#define HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f00)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK                                                              0x80000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, m)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_SHFT                                                            0x1f

#define HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f04)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK                                                                0xf000fff0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,m,v,HWIO_GCC_RPM_BUS_AHB_CBCR_IN)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_SHFT                                                                 0x4

#define HWIO_GCC_RPM_SLEEP_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f08)
#define HWIO_GCC_RPM_SLEEP_CBCR_RMSK                                                                  0x80000001
#define HWIO_GCC_RPM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, HWIO_GCC_RPM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_RPM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_RPM_SLEEP_CBCR_IN)
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_RPM_TIMER_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f0c)
#define HWIO_GCC_RPM_TIMER_CBCR_RMSK                                                                  0x80000003
#define HWIO_GCC_RPM_TIMER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, HWIO_GCC_RPM_TIMER_CBCR_RMSK)
#define HWIO_GCC_RPM_TIMER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, m)
#define HWIO_GCC_RPM_TIMER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_TIMER_CBCR_ADDR,v)
#define HWIO_GCC_RPM_TIMER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_TIMER_CBCR_ADDR,m,v,HWIO_GCC_RPM_TIMER_CBCR_IN)
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_RPM_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f10)
#define HWIO_GCC_RPM_CMD_RCGR_RMSK                                                                    0x80000013
#define HWIO_GCC_RPM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, HWIO_GCC_RPM_CMD_RCGR_RMSK)
#define HWIO_GCC_RPM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CMD_RCGR_ADDR,m,v,HWIO_GCC_RPM_CMD_RCGR_IN)
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_SHFT                                                                    0x0

#define HWIO_GCC_RPM_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f14)
#define HWIO_GCC_RPM_CFG_RCGR_RMSK                                                                         0x71f
#define HWIO_GCC_RPM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, HWIO_GCC_RPM_CFG_RCGR_RMSK)
#define HWIO_GCC_RPM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CFG_RCGR_ADDR,m,v,HWIO_GCC_RPM_CFG_RCGR_IN)
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0

#define HWIO_GCC_RPM_MISC_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f24)
#define HWIO_GCC_RPM_MISC_RMSK                                                                              0xf1
#define HWIO_GCC_RPM_MISC_IN          \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, HWIO_GCC_RPM_MISC_RMSK)
#define HWIO_GCC_RPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, m)
#define HWIO_GCC_RPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_RPM_MISC_ADDR,v)
#define HWIO_GCC_RPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_MISC_ADDR,m,v,HWIO_GCC_RPM_MISC_IN)
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_BMSK                                                       0xf0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_SHFT                                                        0x4
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_BMSK                                                        0x1
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SHFT                                                        0x0

#define HWIO_GCC_SEC_CTRL_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f40)
#define HWIO_GCC_SEC_CTRL_BCR_RMSK                                                                           0x1
#define HWIO_GCC_SEC_CTRL_BCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, HWIO_GCC_SEC_CTRL_BCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BCR_IN)
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_ACC_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f80)
#define HWIO_GCC_ACC_CMD_RCGR_RMSK                                                                    0x80000013
#define HWIO_GCC_ACC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, HWIO_GCC_ACC_CMD_RCGR_RMSK)
#define HWIO_GCC_ACC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CMD_RCGR_ADDR,m,v,HWIO_GCC_ACC_CMD_RCGR_IN)
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_SHFT                                                                    0x0

#define HWIO_GCC_ACC_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f84)
#define HWIO_GCC_ACC_CFG_RCGR_RMSK                                                                         0x71f
#define HWIO_GCC_ACC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, HWIO_GCC_ACC_CFG_RCGR_RMSK)
#define HWIO_GCC_ACC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CFG_RCGR_ADDR,m,v,HWIO_GCC_ACC_CFG_RCGR_IN)
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0

#define HWIO_GCC_ACC_MISC_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f94)
#define HWIO_GCC_ACC_MISC_RMSK                                                                               0x1
#define HWIO_GCC_ACC_MISC_IN          \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, HWIO_GCC_ACC_MISC_RMSK)
#define HWIO_GCC_ACC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, m)
#define HWIO_GCC_ACC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_ACC_MISC_ADDR,v)
#define HWIO_GCC_ACC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_MISC_ADDR,m,v,HWIO_GCC_ACC_MISC_IN)
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_BMSK                                                           0x1
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_SHFT                                                           0x0

#define HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f44)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK                                                               0x80007ff1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_ACC_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f48)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK                                                               0xf0008001
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_AHB_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SEC_CTRL_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f4c)
#define HWIO_GCC_SEC_CTRL_CBCR_RMSK                                                                   0x80007ff1
#define HWIO_GCC_SEC_CTRL_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, HWIO_GCC_SEC_CTRL_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_BMSK                                                     0x4000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_SHFT                                                        0xe
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                   0x2000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                      0xd
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                  0x1000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                     0xc
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_BMSK                                                                 0xf00
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_SHFT                                                                   0x8
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_BMSK                                                                   0xf0
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_SHFT                                                                    0x4
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f50)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f54)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f98)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CMD_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_SHFT                                                               0x0

#define HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f9c)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CFG_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_SHFT                                                              0x0

#define HWIO_GCC_SPMI_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fc0)
#define HWIO_GCC_SPMI_BCR_RMSK                                                                               0x1
#define HWIO_GCC_SPMI_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, HWIO_GCC_SPMI_BCR_RMSK)
#define HWIO_GCC_SPMI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, m)
#define HWIO_GCC_SPMI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_BCR_ADDR,v)
#define HWIO_GCC_SPMI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_BCR_ADDR,m,v,HWIO_GCC_SPMI_BCR_IN)
#define HWIO_GCC_SPMI_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_SPMI_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fd0)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_SPMI_SER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_SHFT                                                               0x0

#define HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fd4)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_SHFT                                                              0x0

#define HWIO_GCC_SPMI_SER_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fc4)
#define HWIO_GCC_SPMI_SER_CBCR_RMSK                                                                   0x80007ff1
#define HWIO_GCC_SPMI_SER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, HWIO_GCC_SPMI_SER_CBCR_RMSK)
#define HWIO_GCC_SPMI_SER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CBCR_ADDR,m,v,HWIO_GCC_SPMI_SER_CBCR_IN)
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_BMSK                                                     0x4000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                        0xe
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                   0x2000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                      0xd
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                  0x1000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                     0xc
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_BMSK                                                                 0xf00
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_SHFT                                                                   0x8
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_BMSK                                                                   0xf0
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_SHFT                                                                    0x4
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fc8)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_RMSK                                                              0xf0008000
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR, HWIO_GCC_SPMI_CNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_CNOC_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf

#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fe8)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_SHFT                                                               0x0

#define HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fec)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_SHFT                                                              0x0

#define HWIO_GCC_SPMI_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fcc)
#define HWIO_GCC_SPMI_AHB_CBCR_RMSK                                                                   0x80007ff1
#define HWIO_GCC_SPMI_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, HWIO_GCC_SPMI_AHB_CBCR_RMSK)
#define HWIO_GCC_SPMI_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                     0x4000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                        0xe
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                   0x2000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                      0xd
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                  0x1000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                     0xc
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_BMSK                                                                 0xf00
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_SHFT                                                                   0x8
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_BMSK                                                                   0xf0
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_SHFT                                                                    0x4
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_SPDM_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001000)
#define HWIO_GCC_SPDM_BCR_RMSK                                                                               0x1
#define HWIO_GCC_SPDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, HWIO_GCC_SPDM_BCR_RMSK)
#define HWIO_GCC_SPDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, m)
#define HWIO_GCC_SPDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BCR_ADDR,v)
#define HWIO_GCC_SPDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BCR_ADDR,m,v,HWIO_GCC_SPDM_BCR_IN)
#define HWIO_GCC_SPDM_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_SPDM_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK                                                               0xf0008001
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SPDM_FF_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000100c)
#define HWIO_GCC_SPDM_FF_CBCR_RMSK                                                                    0x80000001
#define HWIO_GCC_SPDM_FF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, HWIO_GCC_SPDM_FF_CBCR_RMSK)
#define HWIO_GCC_SPDM_FF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_FF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_FF_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_FF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_FF_CBCR_ADDR,m,v,HWIO_GCC_SPDM_FF_CBCR_IN)
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_BIMC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001014)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_SNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000101c)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_PNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_PNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_SPDM_RPM_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_RPM_CY_CBCR_IN)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_CE1_BCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001040)
#define HWIO_GCC_CE1_BCR_RMSK                                                                                0x1
#define HWIO_GCC_CE1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_BCR_ADDR, HWIO_GCC_CE1_BCR_RMSK)
#define HWIO_GCC_CE1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_BCR_ADDR, m)
#define HWIO_GCC_CE1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_BCR_ADDR,v)
#define HWIO_GCC_CE1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_BCR_ADDR,m,v,HWIO_GCC_CE1_BCR_IN)
#define HWIO_GCC_CE1_BCR_BLK_ARES_BMSK                                                                       0x1
#define HWIO_GCC_CE1_BCR_BLK_ARES_SHFT                                                                       0x0

#define HWIO_GCC_CE1_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001050)
#define HWIO_GCC_CE1_CMD_RCGR_RMSK                                                                    0x80000013
#define HWIO_GCC_CE1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CE1_CMD_RCGR_ADDR, HWIO_GCC_CE1_CMD_RCGR_RMSK)
#define HWIO_GCC_CE1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CE1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CE1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_CMD_RCGR_ADDR,m,v,HWIO_GCC_CE1_CMD_RCGR_IN)
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_CE1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_CE1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_CE1_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_CE1_CMD_RCGR_UPDATE_SHFT                                                                    0x0

#define HWIO_GCC_CE1_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001054)
#define HWIO_GCC_CE1_CFG_RCGR_RMSK                                                                         0x71f
#define HWIO_GCC_CE1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CE1_CFG_RCGR_ADDR, HWIO_GCC_CE1_CFG_RCGR_RMSK)
#define HWIO_GCC_CE1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CE1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CE1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_CFG_RCGR_ADDR,m,v,HWIO_GCC_CE1_CFG_RCGR_IN)
#define HWIO_GCC_CE1_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_CE1_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0

#define HWIO_GCC_CE1_CBCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001044)
#define HWIO_GCC_CE1_CBCR_RMSK                                                                        0x80007ff0
#define HWIO_GCC_CE1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_CBCR_ADDR, HWIO_GCC_CE1_CBCR_RMSK)
#define HWIO_GCC_CE1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_CBCR_ADDR, m)
#define HWIO_GCC_CE1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_CBCR_ADDR,v)
#define HWIO_GCC_CE1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_CBCR_ADDR,m,v,HWIO_GCC_CE1_CBCR_IN)
#define HWIO_GCC_CE1_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_GCC_CE1_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_CORE_ON_BMSK                                                          0x4000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_CORE_ON_SHFT                                                             0xe
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                        0x2000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                           0xd
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                       0x1000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                          0xc
#define HWIO_GCC_CE1_CBCR_WAKEUP_BMSK                                                                      0xf00
#define HWIO_GCC_CE1_CBCR_WAKEUP_SHFT                                                                        0x8
#define HWIO_GCC_CE1_CBCR_SLEEP_BMSK                                                                        0xf0
#define HWIO_GCC_CE1_CBCR_SLEEP_SHFT                                                                         0x4

#define HWIO_GCC_CE1_AXI_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001048)
#define HWIO_GCC_CE1_AXI_CBCR_RMSK                                                                    0x80000000
#define HWIO_GCC_CE1_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_AXI_CBCR_ADDR, HWIO_GCC_CE1_AXI_CBCR_RMSK)
#define HWIO_GCC_CE1_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CE1_AXI_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_CE1_AXI_CBCR_CLK_OFF_SHFT                                                                  0x1f

#define HWIO_GCC_CE1_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000104c)
#define HWIO_GCC_CE1_AHB_CBCR_RMSK                                                                    0xf0008000
#define HWIO_GCC_CE1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_AHB_CBCR_ADDR, HWIO_GCC_CE1_AHB_CBCR_RMSK)
#define HWIO_GCC_CE1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CE1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CE1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_AHB_CBCR_ADDR,m,v,HWIO_GCC_CE1_AHB_CBCR_IN)
#define HWIO_GCC_CE1_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_CE1_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                           0x70000000
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                 0x1c
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                   0x8000
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                      0xf

#define HWIO_GCC_GCC_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000010c0)
#define HWIO_GCC_GCC_AHB_CBCR_RMSK                                                                    0x80000001
#define HWIO_GCC_GCC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, HWIO_GCC_GCC_AHB_CBCR_RMSK)
#define HWIO_GCC_GCC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GCC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_GCC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_AHB_CBCR_ADDR,m,v,HWIO_GCC_GCC_AHB_CBCR_IN)
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_GCC_XO_CMD_RCGR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x000010e8)
#define HWIO_GCC_GCC_XO_CMD_RCGR_RMSK                                                                 0x80000002
#define HWIO_GCC_GCC_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, HWIO_GCC_GCC_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_GCC_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_XO_CMD_RCGR_IN)
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_SHFT                                                              0x1f
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_BMSK                                                                0x2
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_SHFT                                                                0x1

#define HWIO_GCC_GCC_XO_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x000010c4)
#define HWIO_GCC_GCC_XO_CBCR_RMSK                                                                     0x80000001
#define HWIO_GCC_GCC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, HWIO_GCC_GCC_XO_CBCR_RMSK)
#define HWIO_GCC_GCC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_CBCR_IN)
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x000010c8)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_GCC_XO_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_DIV4_CBCR_IN)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x000010cc)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_GCC_IM_SLEEP_CBCR_IN)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_BIMC_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001100)
#define HWIO_GCC_BIMC_BCR_RMSK                                                                               0x1
#define HWIO_GCC_BIMC_BCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, HWIO_GCC_BIMC_BCR_RMSK)
#define HWIO_GCC_BIMC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, m)
#define HWIO_GCC_BIMC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_BCR_ADDR,v)
#define HWIO_GCC_BIMC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_BCR_ADDR,m,v,HWIO_GCC_BIMC_BCR_IN)
#define HWIO_GCC_BIMC_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_BIMC_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_BIMC_GDSCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001104)
#define HWIO_GCC_BIMC_GDSCR_RMSK                                                                      0xf8ffffff
#define HWIO_GCC_BIMC_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, HWIO_GCC_BIMC_GDSCR_RMSK)
#define HWIO_GCC_BIMC_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, m)
#define HWIO_GCC_BIMC_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GDSCR_ADDR,v)
#define HWIO_GCC_BIMC_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GDSCR_ADDR,m,v,HWIO_GCC_BIMC_GDSCR_IN)
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_BMSK                                                               0x80000000
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_SHFT                                                                     0x1f
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_BMSK                                                           0x78000000
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_SHFT                                                                 0x1b
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_BMSK                                                           0xf00000
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_SHFT                                                               0x14
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_BMSK                                                             0xf0000
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_SHFT                                                                0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_BMSK                                                             0xf000
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_SHFT                                                                0xc
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_BMSK                                                          0x800
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_SHFT                                                            0xb
#define HWIO_GCC_BIMC_GDSCR_RESTORE_BMSK                                                                   0x400
#define HWIO_GCC_BIMC_GDSCR_RESTORE_SHFT                                                                     0xa
#define HWIO_GCC_BIMC_GDSCR_SAVE_BMSK                                                                      0x200
#define HWIO_GCC_BIMC_GDSCR_SAVE_SHFT                                                                        0x9
#define HWIO_GCC_BIMC_GDSCR_RETAIN_BMSK                                                                    0x100
#define HWIO_GCC_BIMC_GDSCR_RETAIN_SHFT                                                                      0x8
#define HWIO_GCC_BIMC_GDSCR_EN_REST_BMSK                                                                    0x80
#define HWIO_GCC_BIMC_GDSCR_EN_REST_SHFT                                                                     0x7
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_BMSK                                                                     0x40
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_SHFT                                                                      0x6
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_BMSK                                                                   0x20
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_SHFT                                                                    0x5
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_BMSK                                                                0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_SHFT                                                                 0x4
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_BMSK                                                                     0x8
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_SHFT                                                                     0x3
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_BMSK                                                                 0x4
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_SHFT                                                                 0x2
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_BMSK                                                                  0x2
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_SHFT                                                                  0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_BMSK                                                                 0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_SHFT                                                                 0x0

#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001140)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK                                                            0x80000002
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_SHFT                                                           0x1

#define HWIO_GCC_BIMC_XO_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001108)
#define HWIO_GCC_BIMC_XO_CBCR_RMSK                                                                    0x80000001
#define HWIO_GCC_BIMC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, HWIO_GCC_BIMC_XO_CBCR_RMSK)
#define HWIO_GCC_BIMC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_XO_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_XO_CBCR_ADDR,m,v,HWIO_GCC_BIMC_XO_CBCR_IN)
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000110c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK                                                               0xf0008001
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_BIMC_SLEEP_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001110)
#define HWIO_GCC_BIMC_SLEEP_CBCR_RMSK                                                                 0x80000001
#define HWIO_GCC_BIMC_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, HWIO_GCC_BIMC_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BIMC_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SLEEP_CBCR_IN)
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001114)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_RMSK                                                            0xf0008001
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR, HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001158)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_SHFT                                                               0x0

#define HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000115c)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_SHFT                                                              0x0

#define HWIO_GCC_BIMC_MISC_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000116c)
#define HWIO_GCC_BIMC_MISC_RMSK                                                                         0x3f0f00
#define HWIO_GCC_BIMC_MISC_IN          \
        in_dword_masked(HWIO_GCC_BIMC_MISC_ADDR, HWIO_GCC_BIMC_MISC_RMSK)
#define HWIO_GCC_BIMC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_MISC_ADDR, m)
#define HWIO_GCC_BIMC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_MISC_ADDR,v)
#define HWIO_GCC_BIMC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_MISC_ADDR,m,v,HWIO_GCC_BIMC_MISC_IN)
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_FRQSW_FSM_STATUS_BMSK                                               0x3f0000
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_FRQSW_FSM_STATUS_SHFT                                                   0x10
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_BMSK                                                      0x800
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_SHFT                                                        0xb
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_MODE_EN_BMSK                                                    0x400
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_MODE_EN_SHFT                                                      0xa
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_BMSK                                                    0x200
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_SHFT                                                      0x9
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_BMSK                                                         0x100
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_SHFT                                                           0x8

#define HWIO_GCC_BIMC_CBCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001118)
#define HWIO_GCC_BIMC_CBCR_RMSK                                                                       0x80000001
#define HWIO_GCC_BIMC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, HWIO_GCC_BIMC_CBCR_RMSK)
#define HWIO_GCC_BIMC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CBCR_IN)
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_SHFT                                                                     0x1f
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_BMSK                                                                   0x1
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_SHFT                                                                   0x0

#define HWIO_GCC_BIMC_APCS_AXI_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000111c)
#define HWIO_GCC_BIMC_APCS_AXI_CBCR_RMSK                                                              0x80000000
#define HWIO_GCC_BIMC_APCS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_APCS_AXI_CBCR_ADDR, HWIO_GCC_BIMC_APCS_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_APCS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_APCS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_APCS_AXI_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_BIMC_APCS_AXI_CBCR_CLK_OFF_SHFT                                                            0x1f

#define HWIO_GCC_BIMC_SMMU_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001120)
#define HWIO_GCC_BIMC_SMMU_CBCR_RMSK                                                                  0x80000001
#define HWIO_GCC_BIMC_SMMU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SMMU_CBCR_ADDR, HWIO_GCC_BIMC_SMMU_CBCR_RMSK)
#define HWIO_GCC_BIMC_SMMU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SMMU_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SMMU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SMMU_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SMMU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SMMU_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SMMU_CBCR_IN)
#define HWIO_GCC_BIMC_SMMU_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_BIMC_SMMU_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_BIMC_SMMU_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_BIMC_SMMU_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001180)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK                                                                0xf0008001
#define HWIO_GCC_DDR_DIM_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_CFG_CBCR_IN)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000118c)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x000011c0)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_RMSK                                                               0x80000003
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR, HWIO_GCC_LPASS_Q6_AXI_CBCR_RMSK)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR,m,v,HWIO_GCC_LPASS_Q6_AXI_CBCR_IN)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_APCS_AHB_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000120c)
#define HWIO_GCC_APCS_AHB_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_APCS_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APCS_AHB_CMD_RCGR_ADDR, HWIO_GCC_APCS_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_APCS_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_APCS_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APCS_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_APCS_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_APCS_AHB_CMD_RCGR_IN)
#define HWIO_GCC_APCS_AHB_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_APCS_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_APCS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_APCS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_APCS_AHB_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_APCS_AHB_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_APCS_AHB_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_APCS_AHB_CMD_RCGR_UPDATE_SHFT                                                               0x0

#define HWIO_GCC_APCS_AHB_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001210)
#define HWIO_GCC_APCS_AHB_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_APCS_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APCS_AHB_CFG_RCGR_ADDR, HWIO_GCC_APCS_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_APCS_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_APCS_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APCS_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_APCS_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_APCS_AHB_CFG_RCGR_IN)
#define HWIO_GCC_APCS_AHB_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_APCS_AHB_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_APCS_AHB_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_APCS_AHB_CFG_RCGR_SRC_DIV_SHFT                                                              0x0

#define HWIO_GCC_APCS_AHB_MISC_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00001220)
#define HWIO_GCC_APCS_AHB_MISC_RMSK                                                                         0xf1
#define HWIO_GCC_APCS_AHB_MISC_IN          \
        in_dword_masked(HWIO_GCC_APCS_AHB_MISC_ADDR, HWIO_GCC_APCS_AHB_MISC_RMSK)
#define HWIO_GCC_APCS_AHB_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_AHB_MISC_ADDR, m)
#define HWIO_GCC_APCS_AHB_MISC_OUT(v)      \
        out_dword(HWIO_GCC_APCS_AHB_MISC_ADDR,v)
#define HWIO_GCC_APCS_AHB_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_AHB_MISC_ADDR,m,v,HWIO_GCC_APCS_AHB_MISC_IN)
#define HWIO_GCC_APCS_AHB_MISC_APCS_AHB_CLK_AUTO_SCALE_DIV_BMSK                                             0xf0
#define HWIO_GCC_APCS_AHB_MISC_APCS_AHB_CLK_AUTO_SCALE_DIV_SHFT                                              0x4
#define HWIO_GCC_APCS_AHB_MISC_APCS_AHB_CLK_AUTO_SCALE_DIS_BMSK                                              0x1
#define HWIO_GCC_APCS_AHB_MISC_APCS_AHB_CLK_AUTO_SCALE_DIS_SHFT                                              0x0

#define HWIO_GCC_APCS_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00001204)
#define HWIO_GCC_APCS_AHB_CBCR_RMSK                                                                   0xf0008000
#define HWIO_GCC_APCS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APCS_AHB_CBCR_ADDR, HWIO_GCC_APCS_AHB_CBCR_RMSK)
#define HWIO_GCC_APCS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_APCS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APCS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_APCS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_AHB_CBCR_ADDR,m,v,HWIO_GCC_APCS_AHB_CBCR_IN)
#define HWIO_GCC_APCS_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_APCS_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_APCS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                          0x70000000
#define HWIO_GCC_APCS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                0x1c
#define HWIO_GCC_APCS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_APCS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf

#define HWIO_GCC_APCS_AXI_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00001208)
#define HWIO_GCC_APCS_AXI_CBCR_RMSK                                                                   0x80000000
#define HWIO_GCC_APCS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APCS_AXI_CBCR_ADDR, HWIO_GCC_APCS_AXI_CBCR_RMSK)
#define HWIO_GCC_APCS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_APCS_AXI_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_APCS_AXI_CBCR_CLK_OFF_SHFT                                                                 0x1f

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001240)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK                                                                  0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001244)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001280)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_RMSK                                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001284)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001288)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_RMSK                                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000128c)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001290)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_RMSK                                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001294)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001298)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_RMSK                                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000129c)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012a0)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_RMSK                                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012a4)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012c0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012c4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012c8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012cc)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012d0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012d4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012d8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012dc)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012e0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012e4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012e8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012ec)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012f0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012f4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_DEHR_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001300)
#define HWIO_GCC_DEHR_BCR_RMSK                                                                               0x1
#define HWIO_GCC_DEHR_BCR_IN          \
        in_dword_masked(HWIO_GCC_DEHR_BCR_ADDR, HWIO_GCC_DEHR_BCR_RMSK)
#define HWIO_GCC_DEHR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DEHR_BCR_ADDR, m)
#define HWIO_GCC_DEHR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_DEHR_BCR_ADDR,v)
#define HWIO_GCC_DEHR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DEHR_BCR_ADDR,m,v,HWIO_GCC_DEHR_BCR_IN)
#define HWIO_GCC_DEHR_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_DEHR_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_DEHR_CBCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001304)
#define HWIO_GCC_DEHR_CBCR_RMSK                                                                       0xf000fff1
#define HWIO_GCC_DEHR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DEHR_CBCR_ADDR, HWIO_GCC_DEHR_CBCR_RMSK)
#define HWIO_GCC_DEHR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DEHR_CBCR_ADDR, m)
#define HWIO_GCC_DEHR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DEHR_CBCR_ADDR,v)
#define HWIO_GCC_DEHR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DEHR_CBCR_ADDR,m,v,HWIO_GCC_DEHR_CBCR_IN)
#define HWIO_GCC_DEHR_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_GCC_DEHR_CBCR_CLK_OFF_SHFT                                                                     0x1f
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                              0x70000000
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                    0x1c
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                      0x8000
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                         0xf
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_BMSK                                                         0x4000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_SHFT                                                            0xe
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                       0x2000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                          0xd
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                      0x1000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                         0xc
#define HWIO_GCC_DEHR_CBCR_WAKEUP_BMSK                                                                     0xf00
#define HWIO_GCC_DEHR_CBCR_WAKEUP_SHFT                                                                       0x8
#define HWIO_GCC_DEHR_CBCR_SLEEP_BMSK                                                                       0xf0
#define HWIO_GCC_DEHR_CBCR_SLEEP_SHFT                                                                        0x4
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_BMSK                                                                   0x1
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_SHFT                                                                   0x0

#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00001340)
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_RMSK                                                     0xf0008001
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_RBCPR_BCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001380)
#define HWIO_GCC_RBCPR_BCR_RMSK                                                                              0x1
#define HWIO_GCC_RBCPR_BCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_BCR_ADDR, HWIO_GCC_RBCPR_BCR_RMSK)
#define HWIO_GCC_RBCPR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_BCR_ADDR, m)
#define HWIO_GCC_RBCPR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_BCR_ADDR,v)
#define HWIO_GCC_RBCPR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_BCR_ADDR,m,v,HWIO_GCC_RBCPR_BCR_IN)
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_SHFT                                                                     0x0

#define HWIO_GCC_RBCPR_CBCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001384)
#define HWIO_GCC_RBCPR_CBCR_RMSK                                                                      0x80000001
#define HWIO_GCC_RBCPR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CBCR_ADDR, HWIO_GCC_RBCPR_CBCR_RMSK)
#define HWIO_GCC_RBCPR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_CBCR_IN)
#define HWIO_GCC_RBCPR_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_GCC_RBCPR_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_GCC_RBCPR_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001388)
#define HWIO_GCC_RBCPR_AHB_CBCR_RMSK                                                                  0xf0008001
#define HWIO_GCC_RBCPR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_AHB_CBCR_ADDR, HWIO_GCC_RBCPR_AHB_CBCR_RMSK)
#define HWIO_GCC_RBCPR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                         0x70000000
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                               0x1c
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                 0x8000
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                    0xf
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_RBCPR_CMD_RCGR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000138c)
#define HWIO_GCC_RBCPR_CMD_RCGR_RMSK                                                                  0x80000013
#define HWIO_GCC_RBCPR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CMD_RCGR_ADDR, HWIO_GCC_RBCPR_CMD_RCGR_RMSK)
#define HWIO_GCC_RBCPR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CMD_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CMD_RCGR_IN)
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_OFF_SHFT                                                               0x1f
#define HWIO_GCC_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                         0x10
#define HWIO_GCC_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                          0x4
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_BMSK                                                                 0x2
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_SHFT                                                                 0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_BMSK                                                                  0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_SHFT                                                                  0x0

#define HWIO_GCC_RBCPR_CFG_RCGR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001390)
#define HWIO_GCC_RBCPR_CFG_RCGR_RMSK                                                                       0x71f
#define HWIO_GCC_RBCPR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CFG_RCGR_ADDR, HWIO_GCC_RBCPR_CFG_RCGR_RMSK)
#define HWIO_GCC_RBCPR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CFG_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CFG_RCGR_IN)
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_BMSK                                                               0x700
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SHFT                                                                 0x8
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_BMSK                                                                0x1f
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_SHFT                                                                 0x0

#define HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001440)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK                                                                      0xf
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL3_BMSK                                                                0x8
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL3_SHFT                                                                0x3
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_BMSK                                                                0x4
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_SHFT                                                                0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_BMSK                                                                0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_SHFT                                                                0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_BMSK                                                                0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_SHFT                                                                0x0

#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001444)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK                                                       0x7fffffff
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL3_CLK_SRC_ENA_BMSK                                0x40000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL3_CLK_SRC_ENA_SHFT                                      0x1e
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL2_CLK_SRC_ENA_BMSK                                0x20000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL2_CLK_SRC_ENA_SHFT                                      0x1d
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_ENA_BMSK                            0x10000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_ENA_SHFT                                  0x1c
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_WCSS_GPLL1_CLK_SRC_ENA_BMSK                                 0x8000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_WCSS_GPLL1_CLK_SRC_ENA_SHFT                                      0x1b
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_BMSK                                 0x4000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                      0x1a
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_BMSK                                0x2000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_SHFT                                     0x19
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                       0x1000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                            0x18
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_ENA_BMSK                                0x800000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_ENA_SHFT                                    0x17
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APCS_AXI_CLK_ENA_BMSK                                   0x400000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APCS_AXI_CLK_ENA_SHFT                                       0x16
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APCS_AHB_CLK_ENA_BMSK                                        0x200000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APCS_AHB_CLK_ENA_SHFT                                            0x15
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APCS_AXI_CLK_ENA_BMSK                                        0x100000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APCS_AXI_CLK_ENA_SHFT                                            0x14
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                          0x80000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                             0x13
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                                 0x40000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                                    0x12
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                        0x20000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                           0x11
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                      0x10000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                         0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                         0x8000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                            0xf
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                       0x4000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                          0xe
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                          0x2000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                             0xd
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                       0x1000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                          0xc
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                          0x800
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                            0xb
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                       0x400
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                         0xa
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                        0x200
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                          0x9
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                           0x100
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                             0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                                0x80
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                                 0x7
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                       0x40
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                        0x6
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                                 0x20
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                                  0x5
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                             0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                              0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                              0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                              0x3
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                                  0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                                  0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                              0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                              0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                              0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                              0x0

#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001448)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK                                                        0x7fffffff
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL3_CLK_SRC_SLEEP_ENA_BMSK                           0x40000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL3_CLK_SRC_SLEEP_ENA_SHFT                                 0x1e
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL2_CLK_SRC_SLEEP_ENA_BMSK                           0x20000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL2_CLK_SRC_SLEEP_ENA_SHFT                                 0x1d
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_SLEEP_ENA_BMSK                       0x10000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_SLEEP_ENA_SHFT                             0x1c
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_WCSS_GPLL1_CLK_SRC_SLEEP_ENA_BMSK                            0x8000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_WCSS_GPLL1_CLK_SRC_SLEEP_ENA_SHFT                                 0x1b
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                            0x4000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                                 0x1a
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                           0x2000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                                0x19
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                                  0x1000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                       0x18
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_SLEEP_ENA_BMSK                           0x800000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_SLEEP_ENA_SHFT                               0x17
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APCS_AXI_CLK_SLEEP_ENA_BMSK                              0x400000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APCS_AXI_CLK_SLEEP_ENA_SHFT                                  0x16
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APCS_AHB_CLK_SLEEP_ENA_BMSK                                   0x200000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APCS_AHB_CLK_SLEEP_ENA_SHFT                                       0x15
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APCS_AXI_CLK_SLEEP_ENA_BMSK                                   0x100000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APCS_AXI_CLK_SLEEP_ENA_SHFT                                       0x14
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                     0x80000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                        0x13
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                            0x40000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                               0x12
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                                   0x20000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                      0x11
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                                 0x10000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                    0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                    0x8000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                       0xf
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                                  0x4000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                     0xe
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                     0x2000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                        0xd
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_BMSK                                  0x1000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_SHFT                                     0xc
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_BMSK                     0x800
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_SHFT                       0xb
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                                  0x400
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                    0xa
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                                   0x200
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                     0x9
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                      0x100
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                        0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                           0x80
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                            0x7
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                                  0x40
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                                   0x6
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                            0x20
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                             0x5
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                        0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                         0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                         0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                         0x3
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_BMSK                                             0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_SHFT                                             0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_BMSK                                         0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_SHFT                                         0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_BMSK                                         0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_SHFT                                         0x0

#define HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001480)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK                                                                     0xf
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL3_BMSK                                                               0x8
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL3_SHFT                                                               0x3
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_BMSK                                                               0x4
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_SHFT                                                               0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_BMSK                                                               0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_SHFT                                                               0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_BMSK                                                               0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_SHFT                                                               0x0

#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001484)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK                                                      0x7fffffff
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL3_CLK_SRC_ENA_BMSK                               0x40000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL3_CLK_SRC_ENA_SHFT                                     0x1e
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL2_CLK_SRC_ENA_BMSK                               0x20000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL2_CLK_SRC_ENA_SHFT                                     0x1d
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_ENA_BMSK                           0x10000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_ENA_SHFT                                 0x1c
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_WCSS_GPLL1_CLK_SRC_ENA_BMSK                                0x8000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_WCSS_GPLL1_CLK_SRC_ENA_SHFT                                     0x1b
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_BMSK                                0x4000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                     0x1a
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_BMSK                               0x2000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_SHFT                                    0x19
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                      0x1000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                           0x18
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_ENA_BMSK                               0x800000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_ENA_SHFT                                   0x17
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APCS_AXI_CLK_ENA_BMSK                                  0x400000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APCS_AXI_CLK_ENA_SHFT                                      0x16
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APCS_AHB_CLK_ENA_BMSK                                       0x200000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APCS_AHB_CLK_ENA_SHFT                                           0x15
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APCS_AXI_CLK_ENA_BMSK                                       0x100000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APCS_AXI_CLK_ENA_SHFT                                           0x14
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                         0x80000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                            0x13
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                                0x40000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                                   0x12
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                       0x20000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                          0x11
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                     0x10000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                        0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                        0x8000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                           0xf
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                      0x4000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                         0xe
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                         0x2000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                            0xd
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                      0x1000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                         0xc
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                         0x800
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                           0xb
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                      0x400
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                        0xa
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                       0x200
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                         0x9
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                          0x100
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                            0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                               0x80
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                                0x7
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                      0x40
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                       0x6
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                                0x20
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                                 0x5
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                            0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                             0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                             0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                             0x3
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                                 0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                                 0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                             0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                             0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                             0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                             0x0

#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001488)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK                                                       0x7fffffff
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL3_CLK_SRC_SLEEP_ENA_BMSK                          0x40000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL3_CLK_SRC_SLEEP_ENA_SHFT                                0x1e
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL2_CLK_SRC_SLEEP_ENA_BMSK                          0x20000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL2_CLK_SRC_SLEEP_ENA_SHFT                                0x1d
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_SLEEP_ENA_BMSK                      0x10000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_SLEEP_ENA_SHFT                            0x1c
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_WCSS_GPLL1_CLK_SRC_SLEEP_ENA_BMSK                           0x8000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_WCSS_GPLL1_CLK_SRC_SLEEP_ENA_SHFT                                0x1b
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                           0x4000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                                0x1a
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                          0x2000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                               0x19
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                                 0x1000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                      0x18
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_SLEEP_ENA_BMSK                          0x800000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_SLEEP_ENA_SHFT                              0x17
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APCS_AXI_CLK_SLEEP_ENA_BMSK                             0x400000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APCS_AXI_CLK_SLEEP_ENA_SHFT                                 0x16
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APCS_AHB_CLK_SLEEP_ENA_BMSK                                  0x200000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APCS_AHB_CLK_SLEEP_ENA_SHFT                                      0x15
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APCS_AXI_CLK_SLEEP_ENA_BMSK                                  0x100000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APCS_AXI_CLK_SLEEP_ENA_SHFT                                      0x14
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                    0x80000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                       0x13
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                           0x40000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                              0x12
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                                  0x20000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                     0x11
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                                0x10000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                   0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                   0x8000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                      0xf
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                                 0x4000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                    0xe
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                    0x2000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                       0xd
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_BMSK                                 0x1000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_SHFT                                    0xc
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_BMSK                    0x800
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_SHFT                      0xb
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                                 0x400
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                   0xa
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                                  0x200
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                    0x9
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                     0x100
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                       0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                          0x80
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                           0x7
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                                 0x40
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                                  0x6
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                           0x20
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                            0x5
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                       0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                        0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                        0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                        0x3
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_BMSK                                            0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_SHFT                                            0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_BMSK                                        0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_SHFT                                        0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_BMSK                                        0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_SHFT                                        0x0

#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000014c0)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK                                                                  0xf
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL3_BMSK                                                            0x8
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL3_SHFT                                                            0x3
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_BMSK                                                            0x4
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_SHFT                                                            0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_BMSK                                                            0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_SHFT                                                            0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_BMSK                                                            0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_SHFT                                                            0x0

#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x000014c4)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK                                                   0x7fffffff
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL3_CLK_SRC_ENA_BMSK                            0x40000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL3_CLK_SRC_ENA_SHFT                                  0x1e
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL2_CLK_SRC_ENA_BMSK                            0x20000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL2_CLK_SRC_ENA_SHFT                                  0x1d
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_ENA_BMSK                        0x10000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_ENA_SHFT                              0x1c
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_WCSS_GPLL1_CLK_SRC_ENA_BMSK                             0x8000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_WCSS_GPLL1_CLK_SRC_ENA_SHFT                                  0x1b
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_BMSK                             0x4000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                  0x1a
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_BMSK                            0x2000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_SHFT                                 0x19
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                   0x1000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                        0x18
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_ENA_BMSK                            0x800000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_ENA_SHFT                                0x17
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APCS_AXI_CLK_ENA_BMSK                               0x400000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APCS_AXI_CLK_ENA_SHFT                                   0x16
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APCS_AHB_CLK_ENA_BMSK                                    0x200000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APCS_AHB_CLK_ENA_SHFT                                        0x15
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APCS_AXI_CLK_ENA_BMSK                                    0x100000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APCS_AXI_CLK_ENA_SHFT                                        0x14
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                      0x80000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                         0x13
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                             0x40000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                                0x12
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                    0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                       0x11
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                  0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                     0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                     0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                        0xf
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                   0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                      0xe
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                      0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                         0xd
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                   0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                      0xc
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                      0x800
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                        0xb
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                   0x400
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                     0xa
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                    0x200
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                      0x9
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                       0x100
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                         0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                            0x80
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                             0x7
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                   0x40
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                    0x6
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                             0x20
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                              0x5
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                         0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                          0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                          0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                          0x3
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                              0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                              0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                          0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                          0x0

#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000014c8)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK                                                    0x7fffffff
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL3_CLK_SRC_SLEEP_ENA_BMSK                       0x40000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL3_CLK_SRC_SLEEP_ENA_SHFT                             0x1e
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL2_CLK_SRC_SLEEP_ENA_BMSK                       0x20000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL2_CLK_SRC_SLEEP_ENA_SHFT                             0x1d
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_SLEEP_ENA_BMSK                   0x10000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_SLEEP_ENA_SHFT                         0x1c
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_WCSS_GPLL1_CLK_SRC_SLEEP_ENA_BMSK                        0x8000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_WCSS_GPLL1_CLK_SRC_SLEEP_ENA_SHFT                             0x1b
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                        0x4000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                             0x1a
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                       0x2000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                            0x19
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                              0x1000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                   0x18
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_SLEEP_ENA_BMSK                       0x800000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_SLEEP_ENA_SHFT                           0x17
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APCS_AXI_CLK_SLEEP_ENA_BMSK                          0x400000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APCS_AXI_CLK_SLEEP_ENA_SHFT                              0x16
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APCS_AHB_CLK_SLEEP_ENA_BMSK                               0x200000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APCS_AHB_CLK_SLEEP_ENA_SHFT                                   0x15
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APCS_AXI_CLK_SLEEP_ENA_BMSK                               0x100000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APCS_AXI_CLK_SLEEP_ENA_SHFT                                   0x14
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                 0x80000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                    0x13
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                        0x40000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                           0x12
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                               0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                  0x11
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                             0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                   0xf
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                              0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                 0xe
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                 0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                    0xd
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_BMSK                              0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_SHFT                                 0xc
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_BMSK                 0x800
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_SHFT                   0xb
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                              0x400
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                0xa
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                               0x200
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                 0x9
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                  0x100
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                    0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                       0x80
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                        0x7
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                              0x40
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                               0x6
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                        0x20
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                         0x5
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                    0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                     0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                     0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                     0x3
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_BMSK                                         0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_SHFT                                         0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_BMSK                                     0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_SHFT                                     0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_BMSK                                     0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_SHFT                                     0x0

#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001500)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_RMSK                                                                   0xf
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL3_BMSK                                                             0x8
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL3_SHFT                                                             0x3
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_BMSK                                                             0x4
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_SHFT                                                             0x2
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_BMSK                                                             0x2
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_SHFT                                                             0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_BMSK                                                             0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_SHFT                                                             0x0

#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001504)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RMSK                                                    0x7fffffff
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL3_CLK_SRC_ENA_BMSK                             0x40000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL3_CLK_SRC_ENA_SHFT                                   0x1e
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL2_CLK_SRC_ENA_BMSK                             0x20000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL2_CLK_SRC_ENA_SHFT                                   0x1d
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_ENA_BMSK                         0x10000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_ENA_SHFT                               0x1c
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_WCSS_GPLL1_CLK_SRC_ENA_BMSK                              0x8000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_WCSS_GPLL1_CLK_SRC_ENA_SHFT                                   0x1b
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_BMSK                              0x4000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                   0x1a
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_BMSK                             0x2000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_SHFT                                  0x19
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                    0x1000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                         0x18
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_ENA_BMSK                             0x800000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_ENA_SHFT                                 0x17
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APCS_AXI_CLK_ENA_BMSK                                0x400000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APCS_AXI_CLK_ENA_SHFT                                    0x16
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APCS_AHB_CLK_ENA_BMSK                                     0x200000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APCS_AHB_CLK_ENA_SHFT                                         0x15
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APCS_AXI_CLK_ENA_BMSK                                     0x100000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APCS_AXI_CLK_ENA_SHFT                                         0x14
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                       0x80000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                          0x13
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                              0x40000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                                 0x12
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                     0x20000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                        0x11
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                   0x10000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                      0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                      0x8000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                         0xf
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                    0x4000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                       0xe
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                       0x2000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                          0xd
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                    0x1000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                       0xc
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                       0x800
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                         0xb
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                    0x400
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                      0xa
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                     0x200
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                       0x9
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                        0x100
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                          0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                             0x80
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                              0x7
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                    0x40
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                     0x6
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                              0x20
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                               0x5
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                          0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                           0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                           0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                           0x3
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                               0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                               0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                           0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                           0x0

#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00001508)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RMSK                                                     0x7fffffff
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL3_CLK_SRC_SLEEP_ENA_BMSK                        0x40000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL3_CLK_SRC_SLEEP_ENA_SHFT                              0x1e
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL2_CLK_SRC_SLEEP_ENA_BMSK                        0x20000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL2_CLK_SRC_SLEEP_ENA_SHFT                              0x1d
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_SLEEP_ENA_BMSK                    0x10000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_SLEEP_ENA_SHFT                          0x1c
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_WCSS_GPLL1_CLK_SRC_SLEEP_ENA_BMSK                         0x8000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_WCSS_GPLL1_CLK_SRC_SLEEP_ENA_SHFT                              0x1b
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                         0x4000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                              0x1a
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                        0x2000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                             0x19
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                               0x1000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                    0x18
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_SLEEP_ENA_BMSK                        0x800000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_SLEEP_ENA_SHFT                            0x17
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APCS_AXI_CLK_SLEEP_ENA_BMSK                           0x400000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APCS_AXI_CLK_SLEEP_ENA_SHFT                               0x16
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APCS_AHB_CLK_SLEEP_ENA_BMSK                                0x200000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APCS_AHB_CLK_SLEEP_ENA_SHFT                                    0x15
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APCS_AXI_CLK_SLEEP_ENA_BMSK                                0x100000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APCS_AXI_CLK_SLEEP_ENA_SHFT                                    0x14
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                  0x80000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                     0x13
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                         0x40000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                            0x12
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                                0x20000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                   0x11
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                              0x10000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                 0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                 0x8000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                    0xf
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                               0x4000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                  0xe
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                  0x2000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                     0xd
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_BMSK                               0x1000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_SHFT                                  0xc
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_BMSK                  0x800
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_SHFT                    0xb
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                               0x400
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                 0xa
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                                0x200
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                  0x9
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                   0x100
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                     0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                        0x80
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                         0x7
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                               0x40
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                                0x6
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                         0x20
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                          0x5
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                     0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                      0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                      0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                      0x3
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_BMSK                                          0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_SHFT                                          0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_BMSK                                      0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_SHFT                                      0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_BMSK                                      0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_SHFT                                      0x0

#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001540)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_RMSK                                                                0xf
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR, HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL3_BMSK                                                          0x8
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL3_SHFT                                                          0x3
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL2_BMSK                                                          0x4
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL2_SHFT                                                          0x2
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL1_BMSK                                                          0x2
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL1_SHFT                                                          0x1
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL0_BMSK                                                          0x1
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL0_SHFT                                                          0x0

#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001544)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RMSK                                                 0x7fffffff
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL3_CLK_SRC_ENA_BMSK                          0x40000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL3_CLK_SRC_ENA_SHFT                                0x1e
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL2_CLK_SRC_ENA_BMSK                          0x20000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL2_CLK_SRC_ENA_SHFT                                0x1d
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_ENA_BMSK                      0x10000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_ENA_SHFT                            0x1c
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_WCSS_GPLL1_CLK_SRC_ENA_BMSK                           0x8000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_WCSS_GPLL1_CLK_SRC_ENA_SHFT                                0x1b
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_BMSK                           0x4000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                0x1a
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_BMSK                          0x2000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_SHFT                               0x19
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                 0x1000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                      0x18
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_ENA_BMSK                          0x800000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_ENA_SHFT                              0x17
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BIMC_APCS_AXI_CLK_ENA_BMSK                             0x400000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BIMC_APCS_AXI_CLK_ENA_SHFT                                 0x16
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_APCS_AHB_CLK_ENA_BMSK                                  0x200000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_APCS_AHB_CLK_ENA_SHFT                                      0x15
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_APCS_AXI_CLK_ENA_BMSK                                  0x100000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_APCS_AXI_CLK_ENA_SHFT                                      0x14
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                    0x80000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                       0x13
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                           0x40000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                              0x12
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                  0x20000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                     0x11
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                0x10000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                   0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                   0x8000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                      0xf
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                 0x4000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                    0xe
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                    0x2000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                       0xd
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                 0x1000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                    0xc
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                    0x800
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                      0xb
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                 0x400
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                   0xa
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                  0x200
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                    0x9
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                     0x100
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                       0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                          0x80
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                           0x7
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                 0x40
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                  0x6
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                           0x20
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                            0x5
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                       0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                        0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                        0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                        0x3
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                            0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                            0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                        0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                        0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                        0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                        0x0

#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001548)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RMSK                                                  0x7fffffff
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL3_CLK_SRC_SLEEP_ENA_BMSK                     0x40000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL3_CLK_SRC_SLEEP_ENA_SHFT                           0x1e
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL2_CLK_SRC_SLEEP_ENA_BMSK                     0x20000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL2_CLK_SRC_SLEEP_ENA_SHFT                           0x1d
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_SLEEP_ENA_BMSK                 0x10000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_SLEEP_ENA_SHFT                       0x1c
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_WCSS_GPLL1_CLK_SRC_SLEEP_ENA_BMSK                      0x8000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_WCSS_GPLL1_CLK_SRC_SLEEP_ENA_SHFT                           0x1b
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                      0x4000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                           0x1a
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                     0x2000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                          0x19
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                            0x1000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                 0x18
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_SLEEP_ENA_BMSK                     0x800000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_SLEEP_ENA_SHFT                         0x17
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BIMC_APCS_AXI_CLK_SLEEP_ENA_BMSK                        0x400000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BIMC_APCS_AXI_CLK_SLEEP_ENA_SHFT                            0x16
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_APCS_AHB_CLK_SLEEP_ENA_BMSK                             0x200000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_APCS_AHB_CLK_SLEEP_ENA_SHFT                                 0x15
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_APCS_AXI_CLK_SLEEP_ENA_BMSK                             0x100000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_APCS_AXI_CLK_SLEEP_ENA_SHFT                                 0x14
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                               0x80000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                  0x13
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                      0x40000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                         0x12
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                             0x20000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                0x11
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                           0x10000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                              0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                              0x8000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                 0xf
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                            0x4000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                               0xe
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                               0x2000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                  0xd
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_BMSK                            0x1000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_SHFT                               0xc
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_BMSK               0x800
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_SHFT                 0xb
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                            0x400
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                              0xa
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                             0x200
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                               0x9
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                0x100
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                  0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                     0x80
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                      0x7
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                            0x40
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                             0x6
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                      0x20
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                       0x5
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                  0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                   0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                   0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                   0x3
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_BMSK                                       0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_SHFT                                       0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_BMSK                                   0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_SHFT                                   0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_BMSK                                   0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_SHFT                                   0x0

#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001580)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_RMSK                                                                     0xf
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR, HWIO_GCC_WCSS_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_WCSS_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL3_BMSK                                                               0x8
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL3_SHFT                                                               0x3
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL2_BMSK                                                               0x4
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL2_SHFT                                                               0x2
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL1_BMSK                                                               0x2
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL1_SHFT                                                               0x1
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL0_BMSK                                                               0x1
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL0_SHFT                                                               0x0

#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001584)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_RMSK                                                      0x7fffffff
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL3_CLK_SRC_ENA_BMSK                               0x40000000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL3_CLK_SRC_ENA_SHFT                                     0x1e
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL2_CLK_SRC_ENA_BMSK                               0x20000000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL2_CLK_SRC_ENA_SHFT                                     0x1d
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_ENA_BMSK                           0x10000000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_ENA_SHFT                                 0x1c
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_WCSS_GPLL1_CLK_SRC_ENA_BMSK                                0x8000000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_WCSS_GPLL1_CLK_SRC_ENA_SHFT                                     0x1b
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_BMSK                                0x4000000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                     0x1a
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_BMSK                               0x2000000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_SHFT                                    0x19
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                      0x1000000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                           0x18
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_ENA_BMSK                               0x800000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_ENA_SHFT                                   0x17
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BIMC_APCS_AXI_CLK_ENA_BMSK                                  0x400000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BIMC_APCS_AXI_CLK_ENA_SHFT                                      0x16
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APCS_AHB_CLK_ENA_BMSK                                       0x200000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APCS_AHB_CLK_ENA_SHFT                                           0x15
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APCS_AXI_CLK_ENA_BMSK                                       0x100000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APCS_AXI_CLK_ENA_SHFT                                           0x14
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                         0x80000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                            0x13
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                                0x40000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                                   0x12
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                       0x20000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                          0x11
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                     0x10000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                        0x10
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                        0x8000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                           0xf
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                      0x4000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                         0xe
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                         0x2000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                            0xd
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                      0x1000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                         0xc
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                         0x800
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                           0xb
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                      0x400
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                        0xa
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                       0x200
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                         0x9
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                          0x100
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                            0x8
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                               0x80
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                                0x7
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                      0x40
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                       0x6
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                                0x20
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                                 0x5
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                            0x10
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                             0x4
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                             0x8
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                             0x3
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                                 0x4
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                                 0x2
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                             0x2
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                             0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                             0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                             0x0

#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001588)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_RMSK                                                       0x7fffffff
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL3_CLK_SRC_SLEEP_ENA_BMSK                          0x40000000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL3_CLK_SRC_SLEEP_ENA_SHFT                                0x1e
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL2_CLK_SRC_SLEEP_ENA_BMSK                          0x20000000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APCS_GPLL2_CLK_SRC_SLEEP_ENA_SHFT                                0x1d
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_SLEEP_ENA_BMSK                      0x10000000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_SLEEP_ENA_SHFT                            0x1c
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_WCSS_GPLL1_CLK_SRC_SLEEP_ENA_BMSK                           0x8000000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_WCSS_GPLL1_CLK_SRC_SLEEP_ENA_SHFT                                0x1b
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                           0x4000000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                                0x1a
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                          0x2000000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                               0x19
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                                 0x1000000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                      0x18
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_SLEEP_ENA_BMSK                          0x800000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_SLEEP_ENA_SHFT                              0x17
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BIMC_APCS_AXI_CLK_SLEEP_ENA_BMSK                             0x400000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BIMC_APCS_AXI_CLK_SLEEP_ENA_SHFT                                 0x16
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APCS_AHB_CLK_SLEEP_ENA_BMSK                                  0x200000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APCS_AHB_CLK_SLEEP_ENA_SHFT                                      0x15
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APCS_AXI_CLK_SLEEP_ENA_BMSK                                  0x100000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APCS_AXI_CLK_SLEEP_ENA_SHFT                                      0x14
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                    0x80000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                       0x13
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                           0x40000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                              0x12
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                                  0x20000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                     0x11
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                                0x10000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                   0x10
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                   0x8000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                      0xf
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                                 0x4000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                    0xe
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                    0x2000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                       0xd
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_BMSK                                 0x1000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_SHFT                                    0xc
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_BMSK                    0x800
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_SHFT                      0xb
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                                 0x400
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                   0xa
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                                  0x200
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                    0x9
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                     0x100
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                       0x8
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                          0x80
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                           0x7
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                                 0x40
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                                  0x6
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                           0x20
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                            0x5
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                       0x10
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                        0x4
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                        0x8
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                        0x3
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_BMSK                                            0x4
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_SHFT                                            0x2
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_BMSK                                        0x2
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_SHFT                                        0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_BMSK                                        0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_SHFT                                        0x0

#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x000015c0)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK                                                                    0xf
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL3_BMSK                                                              0x8
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL3_SHFT                                                              0x3
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_BMSK                                                              0x4
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_SHFT                                                              0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_BMSK                                                              0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_SHFT                                                              0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_BMSK                                                              0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_SHFT                                                              0x0

#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x000015c4)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK                                                     0x7fffffff
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL3_CLK_SRC_ENA_BMSK                              0x40000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL3_CLK_SRC_ENA_SHFT                                    0x1e
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL2_CLK_SRC_ENA_BMSK                              0x20000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APCS_GPLL2_CLK_SRC_ENA_SHFT                                    0x1d
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_ENA_BMSK                          0x10000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MMSS_APCS_PLL0_CLK_SRC_ENA_SHFT                                0x1c
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_WCSS_GPLL1_CLK_SRC_ENA_BMSK                               0x8000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_WCSS_GPLL1_CLK_SRC_ENA_SHFT                                    0x1b
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_BMSK                               0x4000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                    0x1a
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_BMSK                              0x2000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_SHFT                                   0x19
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                     0x1000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                          0x18
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_ENA_BMSK                              0x800000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APCS_AHB_CLK_ENA_SHFT                                  0x17
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APCS_AXI_CLK_ENA_BMSK                                 0x400000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APCS_AXI_CLK_ENA_SHFT                                     0x16
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APCS_AHB_CLK_ENA_BMSK                                      0x200000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APCS_AHB_CLK_ENA_SHFT                                          0x15
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APCS_AXI_CLK_ENA_BMSK                                      0x100000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APCS_AXI_CLK_ENA_SHFT                                          0x14
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                        0x80000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                           0x13
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                               0x40000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                                  0x12
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                      0x20000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                         0x11
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                    0x10000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                       0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                       0x8000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                          0xf
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                     0x4000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                        0xe
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                        0x2000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                           0xd
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                     0x1000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                        0xc
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                        0x800
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                          0xb
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                     0x400
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                       0xa
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                      0x200
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                        0x9
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                         0x100
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                           0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                              0x80
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                               0x7
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                     0x40
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                      0x6
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                               0x20
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                                0x5
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                           0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                            0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                            0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                            0x3
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                                0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                                0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                            0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                            0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                            0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                            0x0

#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001600)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001604)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001608)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000160c)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001610)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001614)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001618)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000161c)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001620)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001624)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001628)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000162c)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001630)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001634)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001638)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000163c)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001640)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001644)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001648)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000164c)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001650)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001654)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001658)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000165c)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001660)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001664)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001668)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000166c)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001670)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001674)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001678)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000167c)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_MSS_RESTART_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00001680)
#define HWIO_GCC_MSS_RESTART_RMSK                                                                            0x1
#define HWIO_GCC_MSS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_MSS_RESTART_ADDR, HWIO_GCC_MSS_RESTART_RMSK)
#define HWIO_GCC_MSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_RESTART_ADDR, m)
#define HWIO_GCC_MSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_MSS_RESTART_ADDR,v)
#define HWIO_GCC_MSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_RESTART_ADDR,m,v,HWIO_GCC_MSS_RESTART_IN)
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_BMSK                                                                0x1
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_SHFT                                                                0x0

#define HWIO_GCC_LPASS_RESTART_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x000016c0)
#define HWIO_GCC_LPASS_RESTART_RMSK                                                                          0x1
#define HWIO_GCC_LPASS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_LPASS_RESTART_ADDR, HWIO_GCC_LPASS_RESTART_RMSK)
#define HWIO_GCC_LPASS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_RESTART_ADDR, m)
#define HWIO_GCC_LPASS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_RESTART_ADDR,v)
#define HWIO_GCC_LPASS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_RESTART_ADDR,m,v,HWIO_GCC_LPASS_RESTART_IN)
#define HWIO_GCC_LPASS_RESTART_LPASS_RESTART_BMSK                                                            0x1
#define HWIO_GCC_LPASS_RESTART_LPASS_RESTART_SHFT                                                            0x0

#define HWIO_GCC_WCSS_RESTART_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001700)
#define HWIO_GCC_WCSS_RESTART_RMSK                                                                           0x1
#define HWIO_GCC_WCSS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_WCSS_RESTART_ADDR, HWIO_GCC_WCSS_RESTART_RMSK)
#define HWIO_GCC_WCSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_RESTART_ADDR, m)
#define HWIO_GCC_WCSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_RESTART_ADDR,v)
#define HWIO_GCC_WCSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_RESTART_ADDR,m,v,HWIO_GCC_WCSS_RESTART_IN)
#define HWIO_GCC_WCSS_RESTART_WCSS_RESTART_BMSK                                                              0x1
#define HWIO_GCC_WCSS_RESTART_WCSS_RESTART_SHFT                                                              0x0

#define HWIO_GCC_VENUS_RESTART_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00001740)
#define HWIO_GCC_VENUS_RESTART_RMSK                                                                          0x1
#define HWIO_GCC_VENUS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_VENUS_RESTART_ADDR, HWIO_GCC_VENUS_RESTART_RMSK)
#define HWIO_GCC_VENUS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS_RESTART_ADDR, m)
#define HWIO_GCC_VENUS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_VENUS_RESTART_ADDR,v)
#define HWIO_GCC_VENUS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS_RESTART_ADDR,m,v,HWIO_GCC_VENUS_RESTART_IN)
#define HWIO_GCC_VENUS_RESTART_VENUS_RESTART_BMSK                                                            0x1
#define HWIO_GCC_VENUS_RESTART_VENUS_RESTART_SHFT                                                            0x0

#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001784)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_RMSK                                                               0xffff
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_IN          \
        in_dword_masked(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR, HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_RMSK)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR, m)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR,v)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR,m,v,HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_IN)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_FLUSH_ETR_DEBUG_TIMER_VAL_BMSK                                     0xffff
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_FLUSH_ETR_DEBUG_TIMER_VAL_SHFT                                        0x0

#define HWIO_GCC_WDOG_DEBUG_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001780)
#define HWIO_GCC_WDOG_DEBUG_RMSK                                                                         0x7ffff
#define HWIO_GCC_WDOG_DEBUG_IN          \
        in_dword_masked(HWIO_GCC_WDOG_DEBUG_ADDR, HWIO_GCC_WDOG_DEBUG_RMSK)
#define HWIO_GCC_WDOG_DEBUG_INM(m)      \
        in_dword_masked(HWIO_GCC_WDOG_DEBUG_ADDR, m)
#define HWIO_GCC_WDOG_DEBUG_OUT(v)      \
        out_dword(HWIO_GCC_WDOG_DEBUG_ADDR,v)
#define HWIO_GCC_WDOG_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WDOG_DEBUG_ADDR,m,v,HWIO_GCC_WDOG_DEBUG_IN)
#define HWIO_GCC_WDOG_DEBUG_SRST_V1_MODE_BMSK                                                            0x40000
#define HWIO_GCC_WDOG_DEBUG_SRST_V1_MODE_SHFT                                                               0x12
#define HWIO_GCC_WDOG_DEBUG_WDOG_DEBUG_EN_BMSK                                                           0x20000
#define HWIO_GCC_WDOG_DEBUG_WDOG_DEBUG_EN_SHFT                                                              0x11
#define HWIO_GCC_WDOG_DEBUG_PROC_HALT_EN_BMSK                                                            0x10000
#define HWIO_GCC_WDOG_DEBUG_PROC_HALT_EN_SHFT                                                               0x10
#define HWIO_GCC_WDOG_DEBUG_DEBUG_TIMER_VAL_BMSK                                                          0xffff
#define HWIO_GCC_WDOG_DEBUG_DEBUG_TIMER_VAL_SHFT                                                             0x0

#define HWIO_GCC_RESET_STATUS_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000017c0)
#define HWIO_GCC_RESET_STATUS_RMSK                                                                           0xf
#define HWIO_GCC_RESET_STATUS_IN          \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, HWIO_GCC_RESET_STATUS_RMSK)
#define HWIO_GCC_RESET_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, m)
#define HWIO_GCC_RESET_STATUS_OUT(v)      \
        out_dword(HWIO_GCC_RESET_STATUS_ADDR,v)
#define HWIO_GCC_RESET_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_STATUS_ADDR,m,v,HWIO_GCC_RESET_STATUS_IN)
#define HWIO_GCC_RESET_STATUS_TSENSE_RESET_STATUS_BMSK                                                       0x8
#define HWIO_GCC_RESET_STATUS_TSENSE_RESET_STATUS_SHFT                                                       0x3
#define HWIO_GCC_RESET_STATUS_SRST_STATUS_BMSK                                                               0x4
#define HWIO_GCC_RESET_STATUS_SRST_STATUS_SHFT                                                               0x2
#define HWIO_GCC_RESET_STATUS_WDOG_RESET_STATUS_BMSK                                                         0x3
#define HWIO_GCC_RESET_STATUS_WDOG_RESET_STATUS_SHFT                                                         0x0

#define HWIO_GCC_SW_SRST_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001800)
#define HWIO_GCC_SW_SRST_RMSK                                                                                0x1
#define HWIO_GCC_SW_SRST_IN          \
        in_dword_masked(HWIO_GCC_SW_SRST_ADDR, HWIO_GCC_SW_SRST_RMSK)
#define HWIO_GCC_SW_SRST_INM(m)      \
        in_dword_masked(HWIO_GCC_SW_SRST_ADDR, m)
#define HWIO_GCC_SW_SRST_OUT(v)      \
        out_dword(HWIO_GCC_SW_SRST_ADDR,v)
#define HWIO_GCC_SW_SRST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SW_SRST_ADDR,m,v,HWIO_GCC_SW_SRST_IN)
#define HWIO_GCC_SW_SRST_SW_SRST_BMSK                                                                        0x1
#define HWIO_GCC_SW_SRST_SW_SRST_SHFT                                                                        0x0

#define HWIO_GCC_PROC_HALT_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001840)
#define HWIO_GCC_PROC_HALT_RMSK                                                                              0x1
#define HWIO_GCC_PROC_HALT_IN          \
        in_dword_masked(HWIO_GCC_PROC_HALT_ADDR, HWIO_GCC_PROC_HALT_RMSK)
#define HWIO_GCC_PROC_HALT_INM(m)      \
        in_dword_masked(HWIO_GCC_PROC_HALT_ADDR, m)
#define HWIO_GCC_PROC_HALT_OUT(v)      \
        out_dword(HWIO_GCC_PROC_HALT_ADDR,v)
#define HWIO_GCC_PROC_HALT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PROC_HALT_ADDR,m,v,HWIO_GCC_PROC_HALT_IN)
#define HWIO_GCC_PROC_HALT_PROC_HALT_BMSK                                                                    0x1
#define HWIO_GCC_PROC_HALT_PROC_HALT_SHFT                                                                    0x0

#define HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001880)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK                                                                  0x1f1ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_IN          \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, m)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,v)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,m,v,HWIO_GCC_GCC_DEBUG_CLK_CTL_IN)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_BMSK                                                       0x10000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_SHFT                                                          0x10
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_BMSK                                                          0xf000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_SHFT                                                             0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_BMSK                                                            0x1ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_SHFT                                                              0x0

#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001884)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK                                                             0x1fffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN          \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,v)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,m,v,HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_BMSK                                                      0x100000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_SHFT                                                          0x14
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_BMSK                                             0xfffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_SHFT                                                 0x0

#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001888)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK                                                         0x3ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_IN          \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_BMSK                                        0x2000000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_SHFT                                             0x19
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_BMSK                                             0x1ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_SHFT                                                   0x0

#define HWIO_GCC_PLLTEST_PAD_CFG_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0000188c)
#define HWIO_GCC_PLLTEST_PAD_CFG_RMSK                                                                    0xf3f9f
#define HWIO_GCC_PLLTEST_PAD_CFG_IN          \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, HWIO_GCC_PLLTEST_PAD_CFG_RMSK)
#define HWIO_GCC_PLLTEST_PAD_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, m)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT(v)      \
        out_dword(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,v)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,m,v,HWIO_GCC_PLLTEST_PAD_CFG_IN)
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_BMSK                                                        0xc0000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_SHFT                                                           0x12
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_BMSK                                                        0x30000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_SHFT                                                           0x10
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_BMSK                                                               0x2000
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_SHFT                                                                  0xd
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_BMSK                                                             0x1000
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_SHFT                                                                0xc
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_BMSK                                                            0x800
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_SHFT                                                              0xb
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_BMSK                                                            0x400
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_SHFT                                                              0xa
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_BMSK                                                           0x380
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_SHFT                                                             0x7
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_BMSK                                                               0x1f
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_SHFT                                                                0x0

#define HWIO_GCC_JITTER_PROBE_CFG_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001890)
#define HWIO_GCC_JITTER_PROBE_CFG_RMSK                                                                     0x1ff
#define HWIO_GCC_JITTER_PROBE_CFG_IN          \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_CFG_ADDR, HWIO_GCC_JITTER_PROBE_CFG_RMSK)
#define HWIO_GCC_JITTER_PROBE_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_CFG_ADDR, m)
#define HWIO_GCC_JITTER_PROBE_CFG_OUT(v)      \
        out_dword(HWIO_GCC_JITTER_PROBE_CFG_ADDR,v)
#define HWIO_GCC_JITTER_PROBE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_JITTER_PROBE_CFG_ADDR,m,v,HWIO_GCC_JITTER_PROBE_CFG_IN)
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_BMSK                                                     0x100
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_SHFT                                                       0x8
#define HWIO_GCC_JITTER_PROBE_CFG_INIT_COUNTER_BMSK                                                         0xff
#define HWIO_GCC_JITTER_PROBE_CFG_INIT_COUNTER_SHFT                                                          0x0

#define HWIO_GCC_JITTER_PROBE_VAL_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001894)
#define HWIO_GCC_JITTER_PROBE_VAL_RMSK                                                                      0xff
#define HWIO_GCC_JITTER_PROBE_VAL_IN          \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_VAL_ADDR, HWIO_GCC_JITTER_PROBE_VAL_RMSK)
#define HWIO_GCC_JITTER_PROBE_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_VAL_ADDR, m)
#define HWIO_GCC_JITTER_PROBE_VAL_COUNT_VALUE_BMSK                                                          0xff
#define HWIO_GCC_JITTER_PROBE_VAL_COUNT_VALUE_SHFT                                                           0x0

#define HWIO_GCC_GP1_CBCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001900)
#define HWIO_GCC_GP1_CBCR_RMSK                                                                        0x80000001
#define HWIO_GCC_GP1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, HWIO_GCC_GP1_CBCR_RMSK)
#define HWIO_GCC_GP1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, m)
#define HWIO_GCC_GP1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CBCR_ADDR,v)
#define HWIO_GCC_GP1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CBCR_ADDR,m,v,HWIO_GCC_GP1_CBCR_IN)
#define HWIO_GCC_GP1_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_GCC_GP1_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_BMSK                                                                    0x1
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_SHFT                                                                    0x0

#define HWIO_GCC_GP1_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001904)
#define HWIO_GCC_GP1_CMD_RCGR_RMSK                                                                    0x800000f3
#define HWIO_GCC_GP1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, HWIO_GCC_GP1_CMD_RCGR_RMSK)
#define HWIO_GCC_GP1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP1_CMD_RCGR_IN)
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_BMSK                                                                  0x80
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_SHFT                                                                   0x7
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_BMSK                                                                  0x40
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_SHFT                                                                   0x6
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_BMSK                                                                  0x20
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_SHFT                                                                   0x5
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_SHFT                                                                    0x0

#define HWIO_GCC_GP1_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001908)
#define HWIO_GCC_GP1_CFG_RCGR_RMSK                                                                        0x371f
#define HWIO_GCC_GP1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, HWIO_GCC_GP1_CFG_RCGR_RMSK)
#define HWIO_GCC_GP1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP1_CFG_RCGR_IN)
#define HWIO_GCC_GP1_CFG_RCGR_MODE_BMSK                                                                   0x3000
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SHFT                                                                      0xc
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0

#define HWIO_GCC_GP1_M_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000190c)
#define HWIO_GCC_GP1_M_RMSK                                                                                 0xff
#define HWIO_GCC_GP1_M_IN          \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, HWIO_GCC_GP1_M_RMSK)
#define HWIO_GCC_GP1_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, m)
#define HWIO_GCC_GP1_M_OUT(v)      \
        out_dword(HWIO_GCC_GP1_M_ADDR,v)
#define HWIO_GCC_GP1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_M_ADDR,m,v,HWIO_GCC_GP1_M_IN)
#define HWIO_GCC_GP1_M_M_BMSK                                                                               0xff
#define HWIO_GCC_GP1_M_M_SHFT                                                                                0x0

#define HWIO_GCC_GP1_N_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001910)
#define HWIO_GCC_GP1_N_RMSK                                                                                 0xff
#define HWIO_GCC_GP1_N_IN          \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, HWIO_GCC_GP1_N_RMSK)
#define HWIO_GCC_GP1_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, m)
#define HWIO_GCC_GP1_N_OUT(v)      \
        out_dword(HWIO_GCC_GP1_N_ADDR,v)
#define HWIO_GCC_GP1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_N_ADDR,m,v,HWIO_GCC_GP1_N_IN)
#define HWIO_GCC_GP1_N_N_BMSK                                                                               0xff
#define HWIO_GCC_GP1_N_N_SHFT                                                                                0x0

#define HWIO_GCC_GP1_D_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001914)
#define HWIO_GCC_GP1_D_RMSK                                                                                 0xff
#define HWIO_GCC_GP1_D_IN          \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, HWIO_GCC_GP1_D_RMSK)
#define HWIO_GCC_GP1_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, m)
#define HWIO_GCC_GP1_D_OUT(v)      \
        out_dword(HWIO_GCC_GP1_D_ADDR,v)
#define HWIO_GCC_GP1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_D_ADDR,m,v,HWIO_GCC_GP1_D_IN)
#define HWIO_GCC_GP1_D_D_BMSK                                                                               0xff
#define HWIO_GCC_GP1_D_D_SHFT                                                                                0x0

#define HWIO_GCC_GP2_CBCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001940)
#define HWIO_GCC_GP2_CBCR_RMSK                                                                        0x80000001
#define HWIO_GCC_GP2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, HWIO_GCC_GP2_CBCR_RMSK)
#define HWIO_GCC_GP2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, m)
#define HWIO_GCC_GP2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CBCR_ADDR,v)
#define HWIO_GCC_GP2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CBCR_ADDR,m,v,HWIO_GCC_GP2_CBCR_IN)
#define HWIO_GCC_GP2_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_GCC_GP2_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_BMSK                                                                    0x1
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_SHFT                                                                    0x0

#define HWIO_GCC_GP2_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001944)
#define HWIO_GCC_GP2_CMD_RCGR_RMSK                                                                    0x800000f3
#define HWIO_GCC_GP2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, HWIO_GCC_GP2_CMD_RCGR_RMSK)
#define HWIO_GCC_GP2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP2_CMD_RCGR_IN)
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_BMSK                                                                  0x80
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_SHFT                                                                   0x7
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_BMSK                                                                  0x40
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_SHFT                                                                   0x6
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_BMSK                                                                  0x20
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_SHFT                                                                   0x5
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_SHFT                                                                    0x0

#define HWIO_GCC_GP2_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001948)
#define HWIO_GCC_GP2_CFG_RCGR_RMSK                                                                        0x371f
#define HWIO_GCC_GP2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, HWIO_GCC_GP2_CFG_RCGR_RMSK)
#define HWIO_GCC_GP2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP2_CFG_RCGR_IN)
#define HWIO_GCC_GP2_CFG_RCGR_MODE_BMSK                                                                   0x3000
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SHFT                                                                      0xc
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0

#define HWIO_GCC_GP2_M_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000194c)
#define HWIO_GCC_GP2_M_RMSK                                                                                 0xff
#define HWIO_GCC_GP2_M_IN          \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, HWIO_GCC_GP2_M_RMSK)
#define HWIO_GCC_GP2_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, m)
#define HWIO_GCC_GP2_M_OUT(v)      \
        out_dword(HWIO_GCC_GP2_M_ADDR,v)
#define HWIO_GCC_GP2_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_M_ADDR,m,v,HWIO_GCC_GP2_M_IN)
#define HWIO_GCC_GP2_M_M_BMSK                                                                               0xff
#define HWIO_GCC_GP2_M_M_SHFT                                                                                0x0

#define HWIO_GCC_GP2_N_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001950)
#define HWIO_GCC_GP2_N_RMSK                                                                                 0xff
#define HWIO_GCC_GP2_N_IN          \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, HWIO_GCC_GP2_N_RMSK)
#define HWIO_GCC_GP2_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, m)
#define HWIO_GCC_GP2_N_OUT(v)      \
        out_dword(HWIO_GCC_GP2_N_ADDR,v)
#define HWIO_GCC_GP2_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_N_ADDR,m,v,HWIO_GCC_GP2_N_IN)
#define HWIO_GCC_GP2_N_N_BMSK                                                                               0xff
#define HWIO_GCC_GP2_N_N_SHFT                                                                                0x0

#define HWIO_GCC_GP2_D_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001954)
#define HWIO_GCC_GP2_D_RMSK                                                                                 0xff
#define HWIO_GCC_GP2_D_IN          \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, HWIO_GCC_GP2_D_RMSK)
#define HWIO_GCC_GP2_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, m)
#define HWIO_GCC_GP2_D_OUT(v)      \
        out_dword(HWIO_GCC_GP2_D_ADDR,v)
#define HWIO_GCC_GP2_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_D_ADDR,m,v,HWIO_GCC_GP2_D_IN)
#define HWIO_GCC_GP2_D_D_BMSK                                                                               0xff
#define HWIO_GCC_GP2_D_D_SHFT                                                                                0x0

#define HWIO_GCC_GP3_CBCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001980)
#define HWIO_GCC_GP3_CBCR_RMSK                                                                        0x80000001
#define HWIO_GCC_GP3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, HWIO_GCC_GP3_CBCR_RMSK)
#define HWIO_GCC_GP3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, m)
#define HWIO_GCC_GP3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CBCR_ADDR,v)
#define HWIO_GCC_GP3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CBCR_ADDR,m,v,HWIO_GCC_GP3_CBCR_IN)
#define HWIO_GCC_GP3_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_GCC_GP3_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_BMSK                                                                    0x1
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_SHFT                                                                    0x0

#define HWIO_GCC_GP3_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001984)
#define HWIO_GCC_GP3_CMD_RCGR_RMSK                                                                    0x800000f3
#define HWIO_GCC_GP3_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, HWIO_GCC_GP3_CMD_RCGR_RMSK)
#define HWIO_GCC_GP3_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP3_CMD_RCGR_IN)
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_BMSK                                                                  0x80
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_SHFT                                                                   0x7
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_BMSK                                                                  0x40
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_SHFT                                                                   0x6
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_BMSK                                                                  0x20
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_SHFT                                                                   0x5
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_SHFT                                                                    0x0

#define HWIO_GCC_GP3_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001988)
#define HWIO_GCC_GP3_CFG_RCGR_RMSK                                                                        0x371f
#define HWIO_GCC_GP3_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, HWIO_GCC_GP3_CFG_RCGR_RMSK)
#define HWIO_GCC_GP3_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP3_CFG_RCGR_IN)
#define HWIO_GCC_GP3_CFG_RCGR_MODE_BMSK                                                                   0x3000
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SHFT                                                                      0xc
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0

#define HWIO_GCC_GP3_M_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000198c)
#define HWIO_GCC_GP3_M_RMSK                                                                                 0xff
#define HWIO_GCC_GP3_M_IN          \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, HWIO_GCC_GP3_M_RMSK)
#define HWIO_GCC_GP3_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, m)
#define HWIO_GCC_GP3_M_OUT(v)      \
        out_dword(HWIO_GCC_GP3_M_ADDR,v)
#define HWIO_GCC_GP3_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_M_ADDR,m,v,HWIO_GCC_GP3_M_IN)
#define HWIO_GCC_GP3_M_M_BMSK                                                                               0xff
#define HWIO_GCC_GP3_M_M_SHFT                                                                                0x0

#define HWIO_GCC_GP3_N_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001990)
#define HWIO_GCC_GP3_N_RMSK                                                                                 0xff
#define HWIO_GCC_GP3_N_IN          \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, HWIO_GCC_GP3_N_RMSK)
#define HWIO_GCC_GP3_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, m)
#define HWIO_GCC_GP3_N_OUT(v)      \
        out_dword(HWIO_GCC_GP3_N_ADDR,v)
#define HWIO_GCC_GP3_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_N_ADDR,m,v,HWIO_GCC_GP3_N_IN)
#define HWIO_GCC_GP3_N_N_BMSK                                                                               0xff
#define HWIO_GCC_GP3_N_N_SHFT                                                                                0x0

#define HWIO_GCC_GP3_D_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001994)
#define HWIO_GCC_GP3_D_RMSK                                                                                 0xff
#define HWIO_GCC_GP3_D_IN          \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, HWIO_GCC_GP3_D_RMSK)
#define HWIO_GCC_GP3_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, m)
#define HWIO_GCC_GP3_D_OUT(v)      \
        out_dword(HWIO_GCC_GP3_D_ADDR,v)
#define HWIO_GCC_GP3_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_D_ADDR,m,v,HWIO_GCC_GP3_D_IN)
#define HWIO_GCC_GP3_D_D_BMSK                                                                               0xff
#define HWIO_GCC_GP3_D_D_SHFT                                                                                0x0

#define HWIO_GCC_APCS_BOOT_CLOCK_CTL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x000019c0)
#define HWIO_GCC_APCS_BOOT_CLOCK_CTL_RMSK                                                                    0x1
#define HWIO_GCC_APCS_BOOT_CLOCK_CTL_IN          \
        in_dword_masked(HWIO_GCC_APCS_BOOT_CLOCK_CTL_ADDR, HWIO_GCC_APCS_BOOT_CLOCK_CTL_RMSK)
#define HWIO_GCC_APCS_BOOT_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_BOOT_CLOCK_CTL_ADDR, m)
#define HWIO_GCC_APCS_BOOT_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_APCS_BOOT_CLOCK_CTL_ADDR,v)
#define HWIO_GCC_APCS_BOOT_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_BOOT_CLOCK_CTL_ADDR,m,v,HWIO_GCC_APCS_BOOT_CLOCK_CTL_IN)
#define HWIO_GCC_APCS_BOOT_CLOCK_CTL_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_APCS_BOOT_CLOCK_CTL_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001a00)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK                                                                     0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_IN          \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, m)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,v)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,m,v,HWIO_GCC_USB_BOOT_CLOCK_CTL_IN)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001fc0)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_RMSK                                                                     0x1
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_IN          \
        in_dword_masked(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR, HWIO_GCC_RAW_SLEEP_CLK_CTRL_RMSK)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR, m)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR,v)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR,m,v,HWIO_GCC_RAW_SLEEP_CLK_CTRL_IN)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_BMSK                                                      0x1
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_SHFT                                                      0x0


#endif /* __QFPROM_HWIO_8X10_H__ */
