#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 24 14:32:06 2025
# Process ID: 4052
# Current directory: E:/program/cpu/SCCPU_FPGA-main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13656 E:\program\cpu\SCCPU_FPGA-main\SCCPU_SOC.xpr
# Log file: E:/program/cpu/SCCPU_FPGA-main/vivado.log
# Journal file: E:/program/cpu/SCCPU_FPGA-main\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/program/cpu/SCCPU_FPGA-main/SCCPU_SOC.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -srcset imem -vlnv xilinx.com:ip:dist_mem_gen:8.0 [get_ips  imem] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips imem] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
reset_run synth_1
generate_target all [get_files E:/program/cpu/SCCPU_FPGA-main/SCCPU_SOC.srcs/sources_1/ip/imem/imem.xci]
export_ip_user_files -of_objects [get_files E:/program/cpu/SCCPU_FPGA-main/SCCPU_SOC.srcs/sources_1/ip/imem/imem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/program/cpu/SCCPU_FPGA-main/SCCPU_SOC.srcs/sources_1/ip/imem/imem.xci] -directory E:/program/cpu/SCCPU_FPGA-main/SCCPU_SOC.ip_user_files/sim_scripts -ip_user_files_dir E:/program/cpu/SCCPU_FPGA-main/SCCPU_SOC.ip_user_files -ipstatic_source_dir E:/program/cpu/SCCPU_FPGA-main/SCCPU_SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/program/cpu/SCCPU_FPGA-main/SCCPU_SOC.cache/compile_simlib/modelsim} {questa=E:/program/cpu/SCCPU_FPGA-main/SCCPU_SOC.cache/compile_simlib/questa} {riviera=E:/program/cpu/SCCPU_FPGA-main/SCCPU_SOC.cache/compile_simlib/riviera} {activehdl=E:/program/cpu/SCCPU_FPGA-main/SCCPU_SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset imem
set_property top imem [get_fileset imem]
move_files -fileset [get_fileset imem] [get_files -of_objects [get_fileset sources_1] E:/program/cpu/SCCPU_FPGA-main/SCCPU_SOC.srcs/sources_1/ip/imem/imem.xci]
launch_run imem_synth_1
wait_on_run imem_synth_1

launch_simulation
source RVSCCPUSOC_Top.tcl
synth_design -rtl -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {disp_an_o[7]} {disp_an_o[6]} {disp_an_o[5]} {disp_an_o[4]} {disp_an_o[3]} {disp_an_o[2]} {disp_an_o[1]} {disp_an_o[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw_i[15]} {sw_i[14]} {sw_i[13]} {sw_i[12]} {sw_i[11]} {sw_i[10]} {sw_i[9]} {sw_i[8]} {sw_i[7]} {sw_i[6]} {sw_i[5]} {sw_i[4]} {sw_i[3]} {sw_i[2]} {sw_i[1]} {sw_i[0]}]]
set_property target_constrs_file E:/program/cpu/SCCPU_FPGA-main/SCCPU_SOC.srcs/constrs_1/imports/constraints/Nexys4DDR_CPU.xdc [current_fileset -constrset]
save_constraints -force
launch_runs synth_1 -jobs 10
wait_on_run synth_1
update_files -from_files E:/program/cpu/SCCPU_FPGA-main/SCCPU_SOC.ip_user_files/mem_init_files/riscv_sidascsorting_fpga.coe -to_files E:/program/EDA/ziliao/CODExp/testcode/task/riscv_sidascsorting_fpga.coe -filesets [get_filesets *]
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
close_sim
