// Seed: 1721947504
module module_0;
  initial begin
    if (id_1) disable id_2;
  end
  for (genvar id_3 = 1; 1'b0; id_3 = 1) begin : id_4
    assign id_3 = 1;
    wire id_5;
  end
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  genvar id_3;
  assign id_3[1] = 1;
  integer id_4 (
      .id_0(),
      .id_1(1),
      .id_2(id_2 - 1 == 1'd0),
      .id_3(id_1),
      .id_4(1)
  );
  tri id_5;
  assign id_5 = 1;
  module_0();
endmodule
