Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Jan 10 12:48:54 2020
| Host         : remco-N750JK running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file Block_Diagram_wrapper_control_sets_placed.rpt
| Design       : Block_Diagram_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    88 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |           25 |
|     10 |            1 |
|     12 |            1 |
|    16+ |           59 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             984 |          175 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1552 |          294 |
| Yes          | No                    | No                     |            1044 |          129 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1014 |          237 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                                            Enable Signal                                                                            |                                                                 Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Block_Diagram_i/clk_div_0/U0/clk_out                |                                                                                                                                                                     | Block_Diagram_i/PID_0/U0/output_loaded[15]_i_1_n_0                                                                                              |                1 |              2 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                 |                1 |              4 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | Block_Diagram_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                          |                1 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | Block_Diagram_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | Block_Diagram_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                          |                3 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | Block_Diagram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                2 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                2 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                1 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | Block_Diagram_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                2 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | Block_Diagram_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                2 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | Block_Diagram_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | Block_Diagram_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                2 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | Block_Diagram_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | Block_Diagram_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                2 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | Block_Diagram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                2 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | Block_Diagram_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                2 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | Block_Diagram_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                1 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | Block_Diagram_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                2 |              8 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                |                2 |             10 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | Block_Diagram_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                          |                1 |             12 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/quadrature_decoder_0/U0/debounce_cnt                                                                                                                | Block_Diagram_i/quadrature_decoder_0/U0/debounce_cnt[7]_i_1_n_0                                                                                 |                3 |             16 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                                 |                2 |             24 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                 |                8 |             24 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                 |                2 |             24 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                                 |                3 |             24 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/quadrature_decoder_0/U0/position0                                                                                                                   | Block_Diagram_i/quadrature_decoder_0/U0/clear                                                                                                   |                4 |             26 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                 |                4 |             26 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                 |                3 |             28 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                 |                3 |             28 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                 |                3 |             32 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_5/U0/gpio_core_1/Read_Reg_Rst__0                                                                                       |                7 |             32 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | Block_Diagram_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                8 |             32 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                   | Block_Diagram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                7 |             32 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                  | Block_Diagram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                6 |             32 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | Block_Diagram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                9 |             34 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | Block_Diagram_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                6 |             34 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                8 |             36 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                          |                5 |             36 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/quadrature_decoder_0/U0/set_origin_cnt                                                                                                              | Block_Diagram_i/quadrature_decoder_0/U0/set_origin_cnt[0]_i_1_n_0                                                                               |                5 |             38 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | Block_Diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                8 |             38 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                          |                7 |             38 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                 |                7 |             40 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                                 |                9 |             40 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | Block_Diagram_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |               13 |             64 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                            | Block_Diagram_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |               17 |             64 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | Block_Diagram_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |               20 |             64 |
|  Block_Diagram_i/clk_div_0/U0/clk_out                |                                                                                                                                                                     | Block_Diagram_i/PID_0/U0/d[31]_i_1_n_0                                                                                                          |               10 |             64 |
|  Block_Diagram_i/clk_div_0/U0/clk_out                |                                                                                                                                                                     | Block_Diagram_i/PID_0/U0/i[31]_i_1_n_0                                                                                                          |               10 |             64 |
|  Block_Diagram_i/clk_div_0/U0/clk_out                |                                                                                                                                                                     | Block_Diagram_i/PID_0/U0/p[31]_i_1_n_0                                                                                                          |               10 |             64 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |               11 |             64 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |               13 |             64 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[16]                       |               12 |             64 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | Block_Diagram_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |               21 |             64 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | Block_Diagram_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |               13 |             64 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                            | Block_Diagram_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |               15 |             64 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | Block_Diagram_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |               13 |             64 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                            | Block_Diagram_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |               17 |             64 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | Block_Diagram_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |               21 |             64 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                 |               10 |             68 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                 |                9 |             68 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                 |                8 |             70 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                 |               13 |             94 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                 |               10 |             94 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |               24 |             94 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |               20 |             94 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |               18 |             94 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                                 |               10 |             96 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                                 |                8 |             96 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                                 |               11 |             96 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                                 |                8 |             96 |
|  Block_Diagram_i/clk_div_0/U0/clk_out                | Block_Diagram_i/axi_gpio_6/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |                                                                                                                                                 |               14 |            102 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               18 |            120 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[0]                      |               28 |            128 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[0]                      |               29 |            128 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Block_Diagram_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[0]                      |               26 |            128 |
|  Block_Diagram_i/clk_div_0/U0/clk_out                |                                                                                                                                                                     | Block_Diagram_i/PID_0/U0/clear                                                                                                                  |               24 |            156 |
|  Block_Diagram_i/clk_div_0/U0/clk_out                |                                                                                                                                                                     |                                                                                                                                                 |               66 |            242 |
|  Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     |                                                                                                                                                 |              110 |            744 |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


