# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd"
vhdl xil_defaultlib  "../../../lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd"
vhdl xil_defaultlib  "../../../lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd"

# Do not sort compile order
nosort
