===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 0.8980 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2339 ( 20.4%)    0.2339 ( 26.0%)  FIR Parser
    0.6826 ( 59.5%)    0.4332 ( 48.2%)  'firrtl.circuit' Pipeline
    0.0999 (  8.7%)    0.0544 (  6.1%)    'firrtl.module' Pipeline
    0.0999 (  8.7%)    0.0544 (  6.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0112 (  1.0%)    0.0112 (  1.3%)    InferWidths
    0.0855 (  7.5%)    0.0855 (  9.5%)    LowerFIRRTLTypes
    0.4409 ( 38.4%)    0.2370 ( 26.4%)    'firrtl.module' Pipeline
    0.0700 (  6.1%)    0.0388 (  4.3%)      ExpandWhens
    0.3708 ( 32.3%)    0.1981 ( 22.1%)      Canonicalizer
    0.0201 (  1.8%)    0.0201 (  2.2%)    Inliner
    0.0248 (  2.2%)    0.0248 (  2.8%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0728 (  6.3%)    0.0728 (  8.1%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0912 (  8.0%)    0.0912 ( 10.2%)  'hw.module' Pipeline
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWCleanup
    0.0420 (  3.7%)    0.0420 (  4.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0483 (  4.2%)    0.0483 (  5.4%)    Canonicalizer
    0.0052 (  0.5%)    0.0052 (  0.6%)  HWLegalizeNames
    0.0119 (  1.0%)    0.0119 (  1.3%)  'hw.module' Pipeline
    0.0119 (  1.0%)    0.0119 (  1.3%)    PrettifyVerilog
    0.0491 (  4.3%)    0.0491 (  5.5%)  Output
    0.0007 (  0.1%)    0.0007 (  0.1%)  Rest
    1.1475 (100.0%)    0.8980 (100.0%)  Total

{
  totalTime: 0.906,
  maxMemory: 68042752
}
