   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "arm_spline_interp_init_f32.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.arm_spline_init_f32,"ax",%progbits
  20              	 .align 2
  21              	 .global arm_spline_init_f32
  22              	 .thumb
  23              	 .thumb_func
  25              	arm_spline_init_f32:
  26              	.LFB149:
  27              	 .file 1 "../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c"
   1:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** /* ----------------------------------------------------------------------
   2:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * Project:      CMSIS DSP Library
   3:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * Title:        arm_spline_interp_init_f32.c
   4:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * Description:  Floating-point cubic spline initialization function
   5:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  *
   6:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * $Date:        13 November 2019
   7:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * $Revision:    V1.6.0
   8:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  *
   9:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * Target Processor: Cortex-M cores
  10:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * -------------------------------------------------------------------- */
  11:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** /*
  12:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  *
  14:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  *
  16:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * not use this file except in compliance with the License.
  18:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * You may obtain a copy of the License at
  19:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  *
  20:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  *
  22:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * See the License for the specific language governing permissions and
  26:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * limitations under the License.
  27:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  */
  28:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
  29:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** #include "CMSIS_DSP/cmsis_dsp.h"
  30:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
  31:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** /**
  32:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****   @ingroup groupSupport
  33:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  */
  34:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
  35:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** /**
  36:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****   @addtogroup SplineInterpolate
  37:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****   @{
  38:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
  39:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****   @par Initialization function
  40:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
  41:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****   The initialization function takes as input two arrays that the user has to allocate:
  42:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****   <code>coeffs</code> will contain the b, c, and d coefficients for the (n-1) intervals 
  43:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****   (n is the number of known points), hence its size must be 3*(n-1); <code>tempBuffer</code>
  44:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****   is temporally used for internal computations and its size is n+n-1.
  45:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
  46:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****   @par
  47:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
  48:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****   The x input array must be strictly sorted in ascending order and it must
  49:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****   not contain twice the same value (x(i)<x(i+1)).
  50:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  
  51:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** */
  52:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
  53:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** /**
  54:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * @brief Initialization function for the floating-point cubic spline interpolation.
  55:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * @param[in,out] S           points to an instance of the floating-point spline structure.
  56:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * @param[in]     type        type of cubic spline interpolation (boundary conditions)
  57:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * @param[in]     x           points to the x values of the known data points.
  58:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * @param[in]     y           points to the y values of the known data points.
  59:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * @param[in]     n           number of known data points.
  60:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * @param[in]     coeffs      coefficients array for b, c, and d
  61:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  * @param[in]     tempBuffer  buffer array for internal computations
  62:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  *
  63:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****  */
  64:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
  65:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** void arm_spline_init_f32(
  66:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         arm_spline_instance_f32 * S,
  67:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         arm_spline_type type,
  68:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****   const float32_t * x,
  69:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****   const float32_t * y,
  70:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         uint32_t n, 
  71:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         float32_t * coeffs,
  72:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         float32_t * tempBuffer)
  73:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** {
  28              	 .loc 1 73 0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32              	 
  33 0000 80B4     	 push {r7}
  34              	.LCFI0:
  35              	 .cfi_def_cfa_offset 4
  36              	 .cfi_offset 7,-4
  37 0002 91B0     	 sub sp,sp,#68
  38              	.LCFI1:
  39              	 .cfi_def_cfa_offset 72
  40 0004 00AF     	 add r7,sp,#0
  41              	.LCFI2:
  42              	 .cfi_def_cfa_register 7
  43 0006 F860     	 str r0,[r7,#12]
  44 0008 7A60     	 str r2,[r7,#4]
  45 000a 3B60     	 str r3,[r7]
  46 000c 0B46     	 mov r3,r1
  47 000e FB72     	 strb r3,[r7,#11]
  74:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     /*** COEFFICIENTS COMPUTATION ***/
  75:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     /* Type (boundary conditions):
  76:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         - Natural spline          ( S1''(x1) = 0 ; Sn''(xn) = 0 )
  77:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         - Parabolic runout spline ( S1''(x1) = S2''(x2) ; Sn-1''(xn-1) = Sn''(xn) ) */
  78:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     
  79:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     /* (n-1)-long buffers for b, c, and d coefficients */
  80:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     float32_t * b = coeffs;
  48              	 .loc 1 80 0
  49 0010 FB6C     	 ldr r3,[r7,#76]
  50 0012 3B63     	 str r3,[r7,#48]
  81:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     float32_t * c = coeffs+(n-1);
  51              	 .loc 1 81 0
  52 0014 BB6C     	 ldr r3,[r7,#72]
  53 0016 03F18043 	 add r3,r3,#1073741824
  54 001a 013B     	 subs r3,r3,#1
  55 001c 9B00     	 lsls r3,r3,#2
  56 001e FA6C     	 ldr r2,[r7,#76]
  57 0020 1344     	 add r3,r3,r2
  58 0022 FB62     	 str r3,[r7,#44]
  82:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     float32_t * d = coeffs+(2*(n-1));    
  59              	 .loc 1 82 0
  60 0024 BB6C     	 ldr r3,[r7,#72]
  61 0026 03F18043 	 add r3,r3,#1073741824
  62 002a 013B     	 subs r3,r3,#1
  63 002c DB00     	 lsls r3,r3,#3
  64 002e FA6C     	 ldr r2,[r7,#76]
  65 0030 1344     	 add r3,r3,r2
  66 0032 BB62     	 str r3,[r7,#40]
  83:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
  84:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     float32_t * u = tempBuffer;   /* (n-1)-long scratch buffer for u elements */
  67              	 .loc 1 84 0
  68 0034 3B6D     	 ldr r3,[r7,#80]
  69 0036 7B62     	 str r3,[r7,#36]
  85:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     float32_t * z = tempBuffer+(n-1); /* n-long scratch buffer for z elements */
  70              	 .loc 1 85 0
  71 0038 BB6C     	 ldr r3,[r7,#72]
  72 003a 03F18043 	 add r3,r3,#1073741824
  73 003e 013B     	 subs r3,r3,#1
  74 0040 9B00     	 lsls r3,r3,#2
  75 0042 3A6D     	 ldr r2,[r7,#80]
  76 0044 1344     	 add r3,r3,r2
  77 0046 3B62     	 str r3,[r7,#32]
  86:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
  87:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     float32_t hi, hm1; /* h(i) and h(i-1) */
  88:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     float32_t Bi; /* B(i), i-th element of matrix B=LZ */
  89:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     float32_t li; /* l(i), i-th element of matrix L    */
  90:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     float32_t cp1; /* Temporary value for c(i+1) */
  91:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
  92:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     int32_t i; /* Loop counter */
  93:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
  94:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     S->x = x;
  78              	 .loc 1 94 0
  79 0048 FB68     	 ldr r3,[r7,#12]
  80 004a 7A68     	 ldr r2,[r7,#4]
  81 004c 5A60     	 str r2,[r3,#4]
  95:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     S->y = y;
  82              	 .loc 1 95 0
  83 004e FB68     	 ldr r3,[r7,#12]
  84 0050 3A68     	 ldr r2,[r7]
  85 0052 9A60     	 str r2,[r3,#8]
  96:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     S->n_x = n;
  86              	 .loc 1 96 0
  87 0054 FB68     	 ldr r3,[r7,#12]
  88 0056 BA6C     	 ldr r2,[r7,#72]
  89 0058 DA60     	 str r2,[r3,#12]
  97:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
  98:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     /* == Solve LZ=B to obtain z(i) and u(i) == */
  99:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
 100:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     /* -- Row 1 -- */
 101:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     /* B(0) = 0, not computed */
 102:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     /* u(1,2) = a(1,2)/a(1,1) = a(1,2) */
 103:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     if(type == ARM_SPLINE_NATURAL)
  90              	 .loc 1 103 0
  91 005a FB7A     	 ldrb r3,[r7,#11]
  92 005c 002B     	 cmp r3,#0
  93 005e 04D1     	 bne .L2
 104:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         u[0] = 0;  /* a(1,2) = 0 */
  94              	 .loc 1 104 0
  95 0060 7B6A     	 ldr r3,[r7,#36]
  96 0062 4FF00002 	 mov r2,#0
  97 0066 1A60     	 str r2,[r3]
  98 0068 05E0     	 b .L3
  99              	.L2:
 105:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     else if(type == ARM_SPLINE_PARABOLIC_RUNOUT)
 100              	 .loc 1 105 0
 101 006a FB7A     	 ldrb r3,[r7,#11]
 102 006c 012B     	 cmp r3,#1
 103 006e 02D1     	 bne .L3
 106:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         u[0] = -1; /* a(1,2) = -1 */
 104              	 .loc 1 106 0
 105 0070 7B6A     	 ldr r3,[r7,#36]
 106 0072 B54A     	 ldr r2,.L10
 107 0074 1A60     	 str r2,[r3]
 108              	.L3:
 107:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
 108:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     z[0] = 0;  /* z(1) = B(1)/a(1,1) = 0 always */
 109              	 .loc 1 108 0
 110 0076 3B6A     	 ldr r3,[r7,#32]
 111 0078 4FF00002 	 mov r2,#0
 112 007c 1A60     	 str r2,[r3]
 109:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
 110:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     /* -- Rows 2 to N-1 (N=n+1) -- */
 111:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     hm1 = x[1] - x[0]; /* Initialize h(i-1) = h(1) = x(2)-x(1) */
 113              	 .loc 1 111 0
 114 007e 7B68     	 ldr r3,[r7,#4]
 115 0080 0433     	 adds r3,r3,#4
 116 0082 93ED007A 	 flds s14,[r3]
 117 0086 7B68     	 ldr r3,[r7,#4]
 118 0088 D3ED007A 	 flds s15,[r3]
 119 008c 77EE677A 	 fsubs s15,s14,s15
 120 0090 C7ED0F7A 	 fsts s15,[r7,#60]
 112:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
 113:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     for (i=1; i<(int32_t)n-1; i++)
 121              	 .loc 1 113 0
 122 0094 0123     	 movs r3,#1
 123 0096 7B63     	 str r3,[r7,#52]
 124 0098 89E0     	 b .L4
 125              	.L5:
 114:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     {
 115:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         /* Compute B(i) */
 116:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         hi = x[i+1]-x[i];
 126              	 .loc 1 116 0 discriminator 3
 127 009a 7B6B     	 ldr r3,[r7,#52]
 128 009c 0133     	 adds r3,r3,#1
 129 009e 9B00     	 lsls r3,r3,#2
 130 00a0 7A68     	 ldr r2,[r7,#4]
 131 00a2 1344     	 add r3,r3,r2
 132 00a4 93ED007A 	 flds s14,[r3]
 133 00a8 7B6B     	 ldr r3,[r7,#52]
 134 00aa 9B00     	 lsls r3,r3,#2
 135 00ac 7A68     	 ldr r2,[r7,#4]
 136 00ae 1344     	 add r3,r3,r2
 137 00b0 D3ED007A 	 flds s15,[r3]
 138 00b4 77EE677A 	 fsubs s15,s14,s15
 139 00b8 C7ED077A 	 fsts s15,[r7,#28]
 117:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         Bi = 3*(y[i+1]-y[i])/hi - 3*(y[i]-y[i-1])/hm1;
 140              	 .loc 1 117 0 discriminator 3
 141 00bc 7B6B     	 ldr r3,[r7,#52]
 142 00be 0133     	 adds r3,r3,#1
 143 00c0 9B00     	 lsls r3,r3,#2
 144 00c2 3A68     	 ldr r2,[r7]
 145 00c4 1344     	 add r3,r3,r2
 146 00c6 93ED007A 	 flds s14,[r3]
 147 00ca 7B6B     	 ldr r3,[r7,#52]
 148 00cc 9B00     	 lsls r3,r3,#2
 149 00ce 3A68     	 ldr r2,[r7]
 150 00d0 1344     	 add r3,r3,r2
 151 00d2 D3ED007A 	 flds s15,[r3]
 152 00d6 77EE677A 	 fsubs s15,s14,s15
 153 00da B0EE087A 	 fconsts s14,#8
 154 00de 27EE877A 	 fmuls s14,s15,s14
 155 00e2 D7ED077A 	 flds s15,[r7,#28]
 156 00e6 87EE277A 	 fdivs s14,s14,s15
 157 00ea 7B6B     	 ldr r3,[r7,#52]
 158 00ec 9B00     	 lsls r3,r3,#2
 159 00ee 3A68     	 ldr r2,[r7]
 160 00f0 1344     	 add r3,r3,r2
 161 00f2 D3ED006A 	 flds s13,[r3]
 162 00f6 7B6B     	 ldr r3,[r7,#52]
 163 00f8 03F18043 	 add r3,r3,#1073741824
 164 00fc 013B     	 subs r3,r3,#1
 165 00fe 9B00     	 lsls r3,r3,#2
 166 0100 3A68     	 ldr r2,[r7]
 167 0102 1344     	 add r3,r3,r2
 168 0104 D3ED007A 	 flds s15,[r3]
 169 0108 76EEE77A 	 fsubs s15,s13,s15
 170 010c F0EE086A 	 fconsts s13,#8
 171 0110 67EEA66A 	 fmuls s13,s15,s13
 172 0114 D7ED0F7A 	 flds s15,[r7,#60]
 173 0118 C6EEA77A 	 fdivs s15,s13,s15
 174 011c 77EE677A 	 fsubs s15,s14,s15
 175 0120 C7ED067A 	 fsts s15,[r7,#24]
 118:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
 119:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         /* l(i) = a(i)-a(i,i-1)*u(i-1) = 2[h(i-1)+h(i)]-h(i-1)*u(i-1) */
 120:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         li = 2*(hi+hm1) - hm1*u[i-1];
 176              	 .loc 1 120 0 discriminator 3
 177 0124 97ED077A 	 flds s14,[r7,#28]
 178 0128 D7ED0F7A 	 flds s15,[r7,#60]
 179 012c 77EE277A 	 fadds s15,s14,s15
 180 0130 37EEA77A 	 fadds s14,s15,s15
 181 0134 7B6B     	 ldr r3,[r7,#52]
 182 0136 03F18043 	 add r3,r3,#1073741824
 183 013a 013B     	 subs r3,r3,#1
 184 013c 9B00     	 lsls r3,r3,#2
 185 013e 7A6A     	 ldr r2,[r7,#36]
 186 0140 1344     	 add r3,r3,r2
 187 0142 D3ED006A 	 flds s13,[r3]
 188 0146 D7ED0F7A 	 flds s15,[r7,#60]
 189 014a 66EEA77A 	 fmuls s15,s13,s15
 190 014e 77EE677A 	 fsubs s15,s14,s15
 191 0152 C7ED057A 	 fsts s15,[r7,#20]
 121:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
 122:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         /* u(i) = a(i,i+1)/l(i) = h(i)/l(i) */
 123:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         u[i] = hi/li;
 192              	 .loc 1 123 0 discriminator 3
 193 0156 7B6B     	 ldr r3,[r7,#52]
 194 0158 9B00     	 lsls r3,r3,#2
 195 015a 7A6A     	 ldr r2,[r7,#36]
 196 015c 1344     	 add r3,r3,r2
 197 015e 97ED077A 	 flds s14,[r7,#28]
 198 0162 D7ED057A 	 flds s15,[r7,#20]
 199 0166 C7EE277A 	 fdivs s15,s14,s15
 200 016a C3ED007A 	 fsts s15,[r3]
 124:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
 125:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         /* z(i) = [B(i)-h(i-1)*z(i-1)]/l(i) */
 126:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         z[i] = (Bi-hm1*z[i-1])/li;
 201              	 .loc 1 126 0 discriminator 3
 202 016e 7B6B     	 ldr r3,[r7,#52]
 203 0170 9B00     	 lsls r3,r3,#2
 204 0172 3A6A     	 ldr r2,[r7,#32]
 205 0174 1A44     	 add r2,r2,r3
 206 0176 7B6B     	 ldr r3,[r7,#52]
 207 0178 03F18043 	 add r3,r3,#1073741824
 208 017c 013B     	 subs r3,r3,#1
 209 017e 9B00     	 lsls r3,r3,#2
 210 0180 396A     	 ldr r1,[r7,#32]
 211 0182 0B44     	 add r3,r3,r1
 212 0184 93ED007A 	 flds s14,[r3]
 213 0188 D7ED0F7A 	 flds s15,[r7,#60]
 214 018c 67EE277A 	 fmuls s15,s14,s15
 215 0190 97ED067A 	 flds s14,[r7,#24]
 216 0194 37EE677A 	 fsubs s14,s14,s15
 217 0198 D7ED057A 	 flds s15,[r7,#20]
 218 019c C7EE277A 	 fdivs s15,s14,s15
 219 01a0 C2ED007A 	 fsts s15,[r2]
 127:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
 128:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         /* Update h(i-1) for next iteration */
 129:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         hm1 = hi;
 220              	 .loc 1 129 0 discriminator 3
 221 01a4 FB69     	 ldr r3,[r7,#28]
 222 01a6 FB63     	 str r3,[r7,#60]
 113:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     {
 223              	 .loc 1 113 0 discriminator 3
 224 01a8 7B6B     	 ldr r3,[r7,#52]
 225 01aa 0133     	 adds r3,r3,#1
 226 01ac 7B63     	 str r3,[r7,#52]
 227              	.L4:
 113:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     {
 228              	 .loc 1 113 0 is_stmt 0 discriminator 1
 229 01ae BB6C     	 ldr r3,[r7,#72]
 230 01b0 5A1E     	 subs r2,r3,#1
 231 01b2 7B6B     	 ldr r3,[r7,#52]
 232 01b4 9A42     	 cmp r2,r3
 233 01b6 3FF770AF 	 bgt .L5
 130:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     }
 131:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
 132:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     /* -- Row N -- */
 133:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     /* l(N) = a(N,N)-a(N,N-1)u(N-1) */
 134:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     /* z(N) = [-a(N,N-1)z(N-1)]/l(N) */
 135:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     if(type == ARM_SPLINE_NATURAL)
 234              	 .loc 1 135 0 is_stmt 1
 235 01ba FB7A     	 ldrb r3,[r7,#11]
 236 01bc 002B     	 cmp r3,#0
 237 01be 0AD1     	 bne .L6
 136:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     {
 137:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         /* li = 1;     a(N,N) = 1; a(N,N-1) = 0 */
 138:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         z[n-1] = 0; /* a(N,N-1) = 0 */
 238              	 .loc 1 138 0
 239 01c0 BB6C     	 ldr r3,[r7,#72]
 240 01c2 03F18043 	 add r3,r3,#1073741824
 241 01c6 013B     	 subs r3,r3,#1
 242 01c8 9B00     	 lsls r3,r3,#2
 243 01ca 3A6A     	 ldr r2,[r7,#32]
 244 01cc 1344     	 add r3,r3,r2
 245 01ce 4FF00002 	 mov r2,#0
 246 01d2 1A60     	 str r2,[r3]
 247 01d4 27E0     	 b .L7
 248              	.L6:
 139:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     }
 140:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     else if(type == ARM_SPLINE_PARABOLIC_RUNOUT)
 249              	 .loc 1 140 0
 250 01d6 FB7A     	 ldrb r3,[r7,#11]
 251 01d8 012B     	 cmp r3,#1
 252 01da 24D1     	 bne .L7
 141:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     {
 142:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         li = 1+u[n-2];      /* a(N,N) = 1; a(N,N-1) = -1 */
 253              	 .loc 1 142 0
 254 01dc BB6C     	 ldr r3,[r7,#72]
 255 01de 03F18043 	 add r3,r3,#1073741824
 256 01e2 023B     	 subs r3,r3,#2
 257 01e4 9B00     	 lsls r3,r3,#2
 258 01e6 7A6A     	 ldr r2,[r7,#36]
 259 01e8 1344     	 add r3,r3,r2
 260 01ea D3ED007A 	 flds s15,[r3]
 261 01ee B7EE007A 	 fconsts s14,#112
 262 01f2 77EE877A 	 fadds s15,s15,s14
 263 01f6 C7ED057A 	 fsts s15,[r7,#20]
 143:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         z[n-1] = z[n-2]/li; /* a(N,N-1) = -1 */
 264              	 .loc 1 143 0
 265 01fa BB6C     	 ldr r3,[r7,#72]
 266 01fc 03F18043 	 add r3,r3,#1073741824
 267 0200 013B     	 subs r3,r3,#1
 268 0202 9B00     	 lsls r3,r3,#2
 269 0204 3A6A     	 ldr r2,[r7,#32]
 270 0206 1A44     	 add r2,r2,r3
 271 0208 BB6C     	 ldr r3,[r7,#72]
 272 020a 03F18043 	 add r3,r3,#1073741824
 273 020e 023B     	 subs r3,r3,#2
 274 0210 9B00     	 lsls r3,r3,#2
 275 0212 396A     	 ldr r1,[r7,#32]
 276 0214 0B44     	 add r3,r3,r1
 277 0216 93ED007A 	 flds s14,[r3]
 278 021a D7ED057A 	 flds s15,[r7,#20]
 279 021e C7EE277A 	 fdivs s15,s14,s15
 280 0222 C2ED007A 	 fsts s15,[r2]
 281              	.L7:
 144:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     }
 145:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
 146:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     /* == Solve UX = Z to obtain c(i) and    */
 147:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     /*    compute b(i) and d(i) from c(i) == */
 148:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
 149:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     cp1 = z[n-1]; /* Initialize c(i+1) = c(N) = z(N) */
 282              	 .loc 1 149 0
 283 0226 BB6C     	 ldr r3,[r7,#72]
 284 0228 03F18043 	 add r3,r3,#1073741824
 285 022c 013B     	 subs r3,r3,#1
 286 022e 9B00     	 lsls r3,r3,#2
 287 0230 3A6A     	 ldr r2,[r7,#32]
 288 0232 1344     	 add r3,r3,r2
 289 0234 1B68     	 ldr r3,[r3]
 290 0236 BB63     	 str r3,[r7,#56]
 150:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
 151:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     for (i=n-2; i>=0; i--) 
 291              	 .loc 1 151 0
 292 0238 BB6C     	 ldr r3,[r7,#72]
 293 023a 023B     	 subs r3,r3,#2
 294 023c 7B63     	 str r3,[r7,#52]
 295 023e 78E0     	 b .L8
 296              	.L9:
 152:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     {
 153:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         /* c(i) = z(i)-u(i+1)c(i+1) */
 154:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         c[i] = z[i]-u[i]*cp1;
 297              	 .loc 1 154 0 discriminator 3
 298 0240 7B6B     	 ldr r3,[r7,#52]
 299 0242 9B00     	 lsls r3,r3,#2
 300 0244 FA6A     	 ldr r2,[r7,#44]
 301 0246 1344     	 add r3,r3,r2
 302 0248 7A6B     	 ldr r2,[r7,#52]
 303 024a 9200     	 lsls r2,r2,#2
 304 024c 396A     	 ldr r1,[r7,#32]
 305 024e 0A44     	 add r2,r2,r1
 306 0250 92ED007A 	 flds s14,[r2]
 307 0254 7A6B     	 ldr r2,[r7,#52]
 308 0256 9200     	 lsls r2,r2,#2
 309 0258 796A     	 ldr r1,[r7,#36]
 310 025a 0A44     	 add r2,r2,r1
 311 025c D2ED006A 	 flds s13,[r2]
 312 0260 D7ED0E7A 	 flds s15,[r7,#56]
 313 0264 66EEA77A 	 fmuls s15,s13,s15
 314 0268 77EE677A 	 fsubs s15,s14,s15
 315 026c C3ED007A 	 fsts s15,[r3]
 155:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
 156:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         hi = x[i+1]-x[i];
 316              	 .loc 1 156 0 discriminator 3
 317 0270 7B6B     	 ldr r3,[r7,#52]
 318 0272 0133     	 adds r3,r3,#1
 319 0274 9B00     	 lsls r3,r3,#2
 320 0276 7A68     	 ldr r2,[r7,#4]
 321 0278 1344     	 add r3,r3,r2
 322 027a 93ED007A 	 flds s14,[r3]
 323 027e 7B6B     	 ldr r3,[r7,#52]
 324 0280 9B00     	 lsls r3,r3,#2
 325 0282 7A68     	 ldr r2,[r7,#4]
 326 0284 1344     	 add r3,r3,r2
 327 0286 D3ED007A 	 flds s15,[r3]
 328 028a 77EE677A 	 fsubs s15,s14,s15
 329 028e C7ED077A 	 fsts s15,[r7,#28]
 157:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         /* b(i) = [y(i+1)-y(i)]/h(i)-h(i)*[c(i+1)+2*c(i)]/3 */
 158:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         b[i] = (y[i+1]-y[i])/hi-hi*(cp1+2*c[i])/3;
 330              	 .loc 1 158 0 discriminator 3
 331 0292 7B6B     	 ldr r3,[r7,#52]
 332 0294 9B00     	 lsls r3,r3,#2
 333 0296 3A6B     	 ldr r2,[r7,#48]
 334 0298 1344     	 add r3,r3,r2
 335 029a 7A6B     	 ldr r2,[r7,#52]
 336 029c 0132     	 adds r2,r2,#1
 337 029e 9200     	 lsls r2,r2,#2
 338 02a0 3968     	 ldr r1,[r7]
 339 02a2 0A44     	 add r2,r2,r1
 340 02a4 92ED007A 	 flds s14,[r2]
 341 02a8 7A6B     	 ldr r2,[r7,#52]
 342 02aa 9200     	 lsls r2,r2,#2
 343 02ac 3968     	 ldr r1,[r7]
 344 02ae 0A44     	 add r2,r2,r1
 345 02b0 D2ED007A 	 flds s15,[r2]
 346 02b4 37EE677A 	 fsubs s14,s14,s15
 347 02b8 D7ED077A 	 flds s15,[r7,#28]
 348 02bc 87EE277A 	 fdivs s14,s14,s15
 349 02c0 7A6B     	 ldr r2,[r7,#52]
 350 02c2 9200     	 lsls r2,r2,#2
 351 02c4 F96A     	 ldr r1,[r7,#44]
 352 02c6 0A44     	 add r2,r2,r1
 353 02c8 D2ED007A 	 flds s15,[r2]
 354 02cc 77EEA76A 	 fadds s13,s15,s15
 355 02d0 D7ED0E7A 	 flds s15,[r7,#56]
 356 02d4 76EEA76A 	 fadds s13,s13,s15
 357 02d8 D7ED077A 	 flds s15,[r7,#28]
 358 02dc 66EEA77A 	 fmuls s15,s13,s15
 359 02e0 F0EE086A 	 fconsts s13,#8
 360 02e4 C7EEA67A 	 fdivs s15,s15,s13
 361 02e8 77EE677A 	 fsubs s15,s14,s15
 362 02ec C3ED007A 	 fsts s15,[r3]
 159:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
 160:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         /* d(i) = [c(i+1)-c(i)]/[3*h(i)] */
 161:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         d[i] = (cp1-c[i])/(3*hi);
 363              	 .loc 1 161 0 discriminator 3
 364 02f0 7B6B     	 ldr r3,[r7,#52]
 365 02f2 9B00     	 lsls r3,r3,#2
 366 02f4 BA6A     	 ldr r2,[r7,#40]
 367 02f6 1344     	 add r3,r3,r2
 368 02f8 7A6B     	 ldr r2,[r7,#52]
 369 02fa 9200     	 lsls r2,r2,#2
 370 02fc F96A     	 ldr r1,[r7,#44]
 371 02fe 0A44     	 add r2,r2,r1
 372 0300 D2ED007A 	 flds s15,[r2]
 373 0304 97ED0E7A 	 flds s14,[r7,#56]
 374 0308 37EE677A 	 fsubs s14,s14,s15
 375 030c D7ED077A 	 flds s15,[r7,#28]
 376 0310 F0EE086A 	 fconsts s13,#8
 377 0314 67EEA67A 	 fmuls s15,s15,s13
 378 0318 C7EE277A 	 fdivs s15,s14,s15
 379 031c C3ED007A 	 fsts s15,[r3]
 162:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
 163:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         /* Update c(i+1) for next iteration */
 164:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****         cp1 = c[i];
 380              	 .loc 1 164 0 discriminator 3
 381 0320 7B6B     	 ldr r3,[r7,#52]
 382 0322 9B00     	 lsls r3,r3,#2
 383 0324 FA6A     	 ldr r2,[r7,#44]
 384 0326 1344     	 add r3,r3,r2
 385 0328 1B68     	 ldr r3,[r3]
 386 032a BB63     	 str r3,[r7,#56]
 151:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     {
 387              	 .loc 1 151 0 discriminator 3
 388 032c 7B6B     	 ldr r3,[r7,#52]
 389 032e 013B     	 subs r3,r3,#1
 390 0330 7B63     	 str r3,[r7,#52]
 391              	.L8:
 151:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     {
 392              	 .loc 1 151 0 is_stmt 0 discriminator 1
 393 0332 7B6B     	 ldr r3,[r7,#52]
 394 0334 002B     	 cmp r3,#0
 395 0336 83DA     	 bge .L9
 165:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     }
 166:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
 167:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     /* == Finally, store the coefficients in the instance == */
 168:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** 
 169:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c ****     S->coeffs = coeffs;
 396              	 .loc 1 169 0 is_stmt 1
 397 0338 FB68     	 ldr r3,[r7,#12]
 398 033a FA6C     	 ldr r2,[r7,#76]
 399 033c 1A61     	 str r2,[r3,#16]
 170:../Dave/Generated/CMSIS_DSP/Source/SupportFunctions/arm_spline_interp_init_f32.c **** }
 400              	 .loc 1 170 0
 401 033e 4437     	 adds r7,r7,#68
 402              	.LCFI3:
 403              	 .cfi_def_cfa_offset 4
 404 0340 BD46     	 mov sp,r7
 405              	.LCFI4:
 406              	 .cfi_def_cfa_register 13
 407              	 
 408 0342 5DF8047B 	 ldr r7,[sp],#4
 409              	.LCFI5:
 410              	 .cfi_restore 7
 411              	 .cfi_def_cfa_offset 0
 412 0346 7047     	 bx lr
 413              	.L11:
 414              	 .align 2
 415              	.L10:
 416 0348 000080BF 	 .word -1082130432
 417              	 .cfi_endproc
 418              	.LFE149:
 420              	 .text
 421              	.Letext0:
 422              	 .file 2 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 423              	 .file 3 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 424              	 .file 4 "C:/Users/Rui Mendes/Desktop/DAVE/_Naive/_ForTesting/Dave/Generated/CMSIS_DSP/Include/arm_math.h"
 425              	 .file 5 "C:/Users/Rui Mendes/Desktop/DAVE/_Naive/_ForTesting/Libraries/CMSIS/Include/cmsis_gcc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 arm_spline_interp_init_f32.c
    {standard input}:20     .text.arm_spline_init_f32:00000000 $t
    {standard input}:25     .text.arm_spline_init_f32:00000000 arm_spline_init_f32
    {standard input}:416    .text.arm_spline_init_f32:00000348 $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
