read -sv run_verilog_mid/adder_32b_29_59_d2be0f0738884ac6db272dd2749fe508.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_29_59_d2be0f0738884ac6db272dd2749fe508_yosys.v
