--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraint_led.ucf -ucf constraints.ucf -ucf constraint_clk.ucf -ucf
constraint_pushbtn.ucf -ucf constraint_switch.ucf -ucf constraint_rgbLed.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkgen/DCM_SP_INST/CLKIN
  Logical resource: clkgen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkgen/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkgen/DCM_SP_INST/CLKIN
  Logical resource: clkgen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkgen/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: clkgen/DCM_SP_INST/CLKIN
  Logical resource: clkgen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkgen/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen/CLKFX_BUF" derived from  NET 
"clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  multiplied by 1.56 to 62.500 nS 
and duty cycle corrected to HIGH 31.250 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 74 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.680ns.
--------------------------------------------------------------------------------

Paths for end point sender/en (SLICE_X6Y7.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_5 (FF)
  Destination:          sender/en (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.631ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.223 - 0.272)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_5 to sender/en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y4.XQ        Tcko                  0.631   sender/SentData<5>
                                                       sender/SentData_5
    SLICE_X3Y4.F1        net (fanout=1)        0.471   sender/SentData<5>
    SLICE_X3Y4.X         Tilo                  0.643   sender/SentData_not0001_inv113
                                                       sender/SentData_not0001_inv113
    SLICE_X4Y5.F4        net (fanout=1)        0.660   sender/SentData_not0001_inv113
    SLICE_X4Y5.X         Tilo                  0.692   sender/SentData_not0001_inv
                                                       sender/SentData_not0001_inv164
    SLICE_X6Y7.CE        net (fanout=5)        1.223   sender/SentData_not0001_inv
    SLICE_X6Y7.CLK       Tceck                 0.311   sender/en
                                                       sender/en
    -------------------------------------------------  ---------------------------
    Total                                      4.631ns (2.277ns logic, 2.354ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     57.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_6 (FF)
  Destination:          sender/en (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.552ns (Levels of Logic = 2)
  Clock Path Skew:      -0.068ns (0.223 - 0.291)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_6 to sender/en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y5.YQ        Tcko                  0.580   sender/SentData<7>
                                                       sender/SentData_6
    SLICE_X3Y4.F2        net (fanout=1)        0.443   sender/SentData<6>
    SLICE_X3Y4.X         Tilo                  0.643   sender/SentData_not0001_inv113
                                                       sender/SentData_not0001_inv113
    SLICE_X4Y5.F4        net (fanout=1)        0.660   sender/SentData_not0001_inv113
    SLICE_X4Y5.X         Tilo                  0.692   sender/SentData_not0001_inv
                                                       sender/SentData_not0001_inv164
    SLICE_X6Y7.CE        net (fanout=5)        1.223   sender/SentData_not0001_inv
    SLICE_X6Y7.CLK       Tceck                 0.311   sender/en
                                                       sender/en
    -------------------------------------------------  ---------------------------
    Total                                      4.552ns (2.226ns logic, 2.326ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_0 (FF)
  Destination:          sender/en (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.391ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.223 - 0.293)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_0 to sender/en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y3.YQ        Tcko                  0.676   sender/SentData<1>
                                                       sender/SentData_0
    SLICE_X4Y2.F4        net (fanout=1)        0.358   sender/SentData<0>
    SLICE_X4Y2.X         Tilo                  0.692   sender/SentData_not0001_inv146
                                                       sender/SentData_not0001_inv146
    SLICE_X4Y5.F1        net (fanout=1)        0.439   sender/SentData_not0001_inv146
    SLICE_X4Y5.X         Tilo                  0.692   sender/SentData_not0001_inv
                                                       sender/SentData_not0001_inv164
    SLICE_X6Y7.CE        net (fanout=5)        1.223   sender/SentData_not0001_inv
    SLICE_X6Y7.CLK       Tceck                 0.311   sender/en
                                                       sender/en
    -------------------------------------------------  ---------------------------
    Total                                      4.391ns (2.371ns logic, 2.020ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point sender/SentData_7 (SLICE_X5Y5.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_5 (FF)
  Destination:          sender/SentData_7 (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.627ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.247 - 0.272)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_5 to sender/SentData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y4.XQ        Tcko                  0.631   sender/SentData<5>
                                                       sender/SentData_5
    SLICE_X3Y4.F1        net (fanout=1)        0.471   sender/SentData<5>
    SLICE_X3Y4.X         Tilo                  0.643   sender/SentData_not0001_inv113
                                                       sender/SentData_not0001_inv113
    SLICE_X4Y5.F4        net (fanout=1)        0.660   sender/SentData_not0001_inv113
    SLICE_X4Y5.X         Tilo                  0.692   sender/SentData_not0001_inv
                                                       sender/SentData_not0001_inv164
    SLICE_X5Y5.CE        net (fanout=5)        1.219   sender/SentData_not0001_inv
    SLICE_X5Y5.CLK       Tceck                 0.311   sender/SentData<7>
                                                       sender/SentData_7
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (2.277ns logic, 2.350ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     57.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_6 (FF)
  Destination:          sender/SentData_7 (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.548ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_6 to sender/SentData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y5.YQ        Tcko                  0.580   sender/SentData<7>
                                                       sender/SentData_6
    SLICE_X3Y4.F2        net (fanout=1)        0.443   sender/SentData<6>
    SLICE_X3Y4.X         Tilo                  0.643   sender/SentData_not0001_inv113
                                                       sender/SentData_not0001_inv113
    SLICE_X4Y5.F4        net (fanout=1)        0.660   sender/SentData_not0001_inv113
    SLICE_X4Y5.X         Tilo                  0.692   sender/SentData_not0001_inv
                                                       sender/SentData_not0001_inv164
    SLICE_X5Y5.CE        net (fanout=5)        1.219   sender/SentData_not0001_inv
    SLICE_X5Y5.CLK       Tceck                 0.311   sender/SentData<7>
                                                       sender/SentData_7
    -------------------------------------------------  ---------------------------
    Total                                      4.548ns (2.226ns logic, 2.322ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_0 (FF)
  Destination:          sender/SentData_7 (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.387ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.025 - 0.032)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_0 to sender/SentData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y3.YQ        Tcko                  0.676   sender/SentData<1>
                                                       sender/SentData_0
    SLICE_X4Y2.F4        net (fanout=1)        0.358   sender/SentData<0>
    SLICE_X4Y2.X         Tilo                  0.692   sender/SentData_not0001_inv146
                                                       sender/SentData_not0001_inv146
    SLICE_X4Y5.F1        net (fanout=1)        0.439   sender/SentData_not0001_inv146
    SLICE_X4Y5.X         Tilo                  0.692   sender/SentData_not0001_inv
                                                       sender/SentData_not0001_inv164
    SLICE_X5Y5.CE        net (fanout=5)        1.219   sender/SentData_not0001_inv
    SLICE_X5Y5.CLK       Tceck                 0.311   sender/SentData<7>
                                                       sender/SentData_7
    -------------------------------------------------  ---------------------------
    Total                                      4.387ns (2.371ns logic, 2.016ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point sender/SentData_6 (SLICE_X5Y5.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_5 (FF)
  Destination:          sender/SentData_6 (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.627ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.247 - 0.272)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_5 to sender/SentData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y4.XQ        Tcko                  0.631   sender/SentData<5>
                                                       sender/SentData_5
    SLICE_X3Y4.F1        net (fanout=1)        0.471   sender/SentData<5>
    SLICE_X3Y4.X         Tilo                  0.643   sender/SentData_not0001_inv113
                                                       sender/SentData_not0001_inv113
    SLICE_X4Y5.F4        net (fanout=1)        0.660   sender/SentData_not0001_inv113
    SLICE_X4Y5.X         Tilo                  0.692   sender/SentData_not0001_inv
                                                       sender/SentData_not0001_inv164
    SLICE_X5Y5.CE        net (fanout=5)        1.219   sender/SentData_not0001_inv
    SLICE_X5Y5.CLK       Tceck                 0.311   sender/SentData<7>
                                                       sender/SentData_6
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (2.277ns logic, 2.350ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     57.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_6 (FF)
  Destination:          sender/SentData_6 (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.548ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_6 to sender/SentData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y5.YQ        Tcko                  0.580   sender/SentData<7>
                                                       sender/SentData_6
    SLICE_X3Y4.F2        net (fanout=1)        0.443   sender/SentData<6>
    SLICE_X3Y4.X         Tilo                  0.643   sender/SentData_not0001_inv113
                                                       sender/SentData_not0001_inv113
    SLICE_X4Y5.F4        net (fanout=1)        0.660   sender/SentData_not0001_inv113
    SLICE_X4Y5.X         Tilo                  0.692   sender/SentData_not0001_inv
                                                       sender/SentData_not0001_inv164
    SLICE_X5Y5.CE        net (fanout=5)        1.219   sender/SentData_not0001_inv
    SLICE_X5Y5.CLK       Tceck                 0.311   sender/SentData<7>
                                                       sender/SentData_6
    -------------------------------------------------  ---------------------------
    Total                                      4.548ns (2.226ns logic, 2.322ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_0 (FF)
  Destination:          sender/SentData_6 (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.387ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.025 - 0.032)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_0 to sender/SentData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y3.YQ        Tcko                  0.676   sender/SentData<1>
                                                       sender/SentData_0
    SLICE_X4Y2.F4        net (fanout=1)        0.358   sender/SentData<0>
    SLICE_X4Y2.X         Tilo                  0.692   sender/SentData_not0001_inv146
                                                       sender/SentData_not0001_inv146
    SLICE_X4Y5.F1        net (fanout=1)        0.439   sender/SentData_not0001_inv146
    SLICE_X4Y5.X         Tilo                  0.692   sender/SentData_not0001_inv
                                                       sender/SentData_not0001_inv164
    SLICE_X5Y5.CE        net (fanout=5)        1.219   sender/SentData_not0001_inv
    SLICE_X5Y5.CLK       Tceck                 0.311   sender/SentData<7>
                                                       sender/SentData_6
    -------------------------------------------------  ---------------------------
    Total                                      4.387ns (2.371ns logic, 2.016ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clkgen/CLKFX_BUF" derived from
 NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 multiplied by 1.56 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS 

--------------------------------------------------------------------------------

Paths for end point sender/disable_input_0 (SLICE_X4Y9.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/disable_input_1 (FF)
  Destination:          sender/disable_input_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/disable_input_1 to sender/disable_input_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y9.XQ        Tcko                  0.505   sender/disable_input<1>
                                                       sender/disable_input_1
    SLICE_X4Y9.G2        net (fanout=2)        0.391   sender/disable_input<1>
    SLICE_X4Y9.CLK       Tckg        (-Th)    -0.517   sender/disable_input<1>
                                                       sender/disable_input_next1
                                                       sender/disable_input_0
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (1.022ns logic, 0.391ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------

Paths for end point sender/disable_input_0 (SLICE_X4Y9.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/disable_input_0 (FF)
  Destination:          sender/disable_input_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/disable_input_0 to sender/disable_input_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y9.YQ        Tcko                  0.541   sender/disable_input<1>
                                                       sender/disable_input_0
    SLICE_X4Y9.G4        net (fanout=2)        0.362   sender/disable_input<0>
    SLICE_X4Y9.CLK       Tckg        (-Th)    -0.517   sender/disable_input<1>
                                                       sender/disable_input_next1
                                                       sender/disable_input_0
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (1.058ns logic, 0.362ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------

Paths for end point sender/SentData_5 (SLICE_X2Y4.CE), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/SentData_1 (FF)
  Destination:          sender/SentData_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.479ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.272 - 0.249)
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/SentData_1 to sender/SentData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y3.XQ        Tcko                  0.505   sender/SentData<1>
                                                       sender/SentData_1
    SLICE_X4Y5.G3        net (fanout=1)        0.271   sender/SentData<1>
    SLICE_X4Y5.Y         Tilo                  0.566   sender/SentData_not0001_inv
                                                       sender/SentData_not0001_inv32
    SLICE_X4Y5.F3        net (fanout=1)        0.034   sender/SentData_not0001_inv32/O
    SLICE_X4Y5.X         Tilo                  0.554   sender/SentData_not0001_inv
                                                       sender/SentData_not0001_inv164
    SLICE_X2Y4.CE        net (fanout=5)        0.549   sender/SentData_not0001_inv
    SLICE_X2Y4.CLK       Tckce       (-Th)     0.000   sender/SentData<5>
                                                       sender/SentData_5
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (1.625ns logic, 0.854ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/SentData_2 (FF)
  Destination:          sender/SentData_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.614ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.272 - 0.247)
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/SentData_2 to sender/SentData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y4.YQ        Tcko                  0.541   sender/SentData<3>
                                                       sender/SentData_2
    SLICE_X4Y5.G1        net (fanout=1)        0.370   sender/SentData<2>
    SLICE_X4Y5.Y         Tilo                  0.566   sender/SentData_not0001_inv
                                                       sender/SentData_not0001_inv32
    SLICE_X4Y5.F3        net (fanout=1)        0.034   sender/SentData_not0001_inv32/O
    SLICE_X4Y5.X         Tilo                  0.554   sender/SentData_not0001_inv
                                                       sender/SentData_not0001_inv164
    SLICE_X2Y4.CE        net (fanout=5)        0.549   sender/SentData_not0001_inv
    SLICE_X2Y4.CLK       Tckce       (-Th)     0.000   sender/SentData<5>
                                                       sender/SentData_5
    -------------------------------------------------  ---------------------------
    Total                                      2.614ns (1.661ns logic, 0.953ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/SentData_4 (FF)
  Destination:          sender/SentData_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.737ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/SentData_4 to sender/SentData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y4.YQ        Tcko                  0.541   sender/SentData<5>
                                                       sender/SentData_4
    SLICE_X5Y4.F4        net (fanout=1)        0.274   sender/SentData<4>
    SLICE_X5Y4.X         Tilo                  0.514   sender/SentData_not0001_inv65
                                                       sender/SentData_not0001_inv65
    SLICE_X4Y5.F2        net (fanout=1)        0.305   sender/SentData_not0001_inv65
    SLICE_X4Y5.X         Tilo                  0.554   sender/SentData_not0001_inv
                                                       sender/SentData_not0001_inv164
    SLICE_X2Y4.CE        net (fanout=5)        0.549   sender/SentData_not0001_inv
    SLICE_X2Y4.CLK       Tckce       (-Th)     0.000   sender/SentData<5>
                                                       sender/SentData_5
    -------------------------------------------------  ---------------------------
    Total                                      2.737ns (1.609ns logic, 1.128ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen/CLKFX_BUF" derived from
 NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 multiplied by 1.56 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS 

--------------------------------------------------------------------------------
Slack: 59.498ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: clkgen/DCM_SP_INST/CLKFX
  Logical resource: clkgen/DCM_SP_INST/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: clkgen/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 60.898ns (period - (min low pulse limit / (low pulse / period)))
  Period: 62.500ns
  Low pulse: 31.250ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: sender/disable_input<1>/CLK
  Logical resource: sender/disable_input_1/CK
  Location pin: SLICE_X4Y9.CLK
  Clock network: CLK16
--------------------------------------------------------------------------------
Slack: 60.898ns (period - (min high pulse limit / (high pulse / period)))
  Period: 62.500ns
  High pulse: 31.250ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: sender/disable_input<1>/CLK
  Logical resource: sender/disable_input_1/CK
  Location pin: SLICE_X4Y9.CLK
  Clock network: CLK16
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clkgen/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clkgen/CLKIN_IBUFG             |     40.000ns|     10.000ns|      2.995ns|            0|            0|            0|           74|
| clkgen/CLKFX_BUF              |     62.500ns|      4.680ns|          N/A|            0|            0|           74|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.680|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 74 paths, 0 nets, and 29 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 19 00:08:13 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



