`timescale 1ns/1ps

import common::*;

module storequeue(/*AUTOARG*/);
   input                  clk;
   input                  reset_n;



// Dispatch
   output logic [1:0] 	         sq_left;
   input                         disp2sq_instr0_valid;
   input                         disp2sq_instr1_valid;
   input [ROB_WIDTH:0] 		 disp2sq_instr0_robid;
   input [ROB_WIDTH:0] 		 disp2sq_instr1_robid;
   //debug
   input [ROB_WIDTH:0] 		 disp2sq_instr0_pc;
   input [ROB_WIDTH:0] 		 disp2sq_instr1_pc;

   
// WB
   input                         lsuint_wb_valid;
   input                         lsuint_wb_is_store;
   input [31:0] 		 lsuint_wb_data;
   input [31:0] 		 lsuint_wb_addr;
   input [31:0] 		 lsuint_wb_robid;
   
   
    
// Retire
   input 			 retire0_valid;
   input 			 retire1_valid;
   input [ROB_WIDTH:0] 		 retire0_robid;
   input [ROB_WIDTH:0] 		 retire1_robid;
   output logic [31:0] 		 retire_sq2mem_data;
   output logic [31:0] 		 retire_sq2mem_addr;
   output 			 retire_sq2mem_valid;
     
      
//flush
   input                         flush_valid;
   input                         flush_robid;
                         
////////////////////

   logic [SQ_WIDTH-1:0] 	 sq_head,sq_tail;
   logic [1:0] 			 commit_num;

   logic [ROB_WIDTH:0] 		 sq_reg_robid[SQ_NUM-1:0];
   logic [31:0] 		 sq_reg_data[SQ_NUM-1:0];
   logic [31:0] 		 sq_reg_addr[SQ_NUM-1:0];
   logic 			 sq_reg_valid[SQ_NUM-1:0];
   logic 			 sq_reg_ready[SQ_NUM-1:0];

   logic [SQ_WIDTH:0] 		 sq_empty_num;
   
   
//dispatch write to sq reg 
   always_ff@(posedge clk) begin
     int i;        
      if(~reset_n) 
	for (i=0;i<SQ_NUM;i=i+1) begin
	   sq_reg_valid[i] <= '0;
	   sq_reg_robid[i] <= '0;
	end
      else if (flush_valid) begin
	 for(i=0;i<SQ_NUM;i=i+1) begin
	    if (sq_reg_valid[i] & (flush_robid[ROB_WIDTH] ^ sq_reg_robid[i][ROB_WIDTH] ^ (sq_reg_robid[i][ROB_WIDTH-1:0] > flush_robid[ROB_WIDTH-1:0])))
		sq_reg_valid <= '0;	    
	 end	 
      end
      else if (disp2sq_instr0_valid) begin
	 sq_reg_valid[sq_head] <= '1;
	 sq_reg_robid[sq_head] <= disp2sq_instr0_robid;     
	 if (disp2sq_instr1_valid) begin
	    sq_reg_valid[sq_head+1] <= '1;
	    sq_reg_robid[sq_head+1] <= disp2sq_instr1_robid;
	 end
      end
      else if (disp2sq_instr1_valid) begin
	 sq_reg_valid[sq_head] <= '1;
	 sq_reg_robid[sq_head] <= disp2sq_instr1_robid;
      end      
   end
	
// sq_head logic
   always_comb begin
      int i;
      sq_head = sq_tail;      
	for (i=0;i<SQ_NUM;i=i+1)
	  if(sq_reg_valid[i] & ~sq_reg_valid[i+1])
	    sq_head = i+1;	    
   end

// sq_left
   always_comb begin
      int i;
      for (i=0;i<SQ_NUM;i=i+1) begin
	 sq_empty_num = sq_empty_num + sq_reg_valid[i];	 
      end
      sq_left = (sq_empty_num > 1)? 2'b10:
                (sq_empty_num == '0) ? 2'b00: 2'b01;
   
   end
   
      
//deq logic
   always_ff@(posedge clk) begin
      if (~reset_n) 
	 sq_tail <='0;
      else if (sq_reg_ready[sq_tail] & sq_reg_ready[sq_tail])
	sq_tail <= sq_tail + 1;	       
   end // 

   // retire
   always_ff@(posedge clk) begin
      int i;      
      if(~reset_n)
	for(i=0;i<SQ_NUM;i=i+1)
	sq_reg_ready[i] <= '0;
      else begin
	for(i=0;i<SQ_NUM;i=i+1)
	  if (


      end            
   end
   // output to mem
   assign retire_sq2mem_data  = sq_reg_data[sq_tail];    
   assign retire_sq2mem_addr  = sq_reg_addr[sq_tail]; 
   assign retire_sq2mem_valid = sq_reg_valid[sq_tail] & sq_reg_ready[sq_tail];  


   
//wb 
   always_ff@(posedge clk) begin
      int i;
      
      if (~reset_n) begin
	 sq_reg_addr <= '0;
	 sq_reg_data <= '0;
      end      
      else
	for (i=0;i<SQ_NUM;i=i+1) begin
	   if(lsuint_wb_valid & lsuint_wb_is_store & lsuint_wb_robid == sq_reg_robid[i]) begin
	      sq_reg_addr[i] <= lsuint_wb_addr;
	      sq_reg_data[i] <= lsuint_wb_data;	      
	   end	  
      end
   end    
//flush
   
   

endmodule
