description = "CAN Controller"
[[register]]
  name = "SRR"
  type = "rw"
  width = 32
  description = "Software Reset and Enable"
  default = "0x00000000"
  offset = "0x00000000"
  [[register.field]]
    name = "RESERVED"
    bits = "31:2"
    type = "rw"
  [[register.field]]
    name = "CEN"
    bits = "1"
    type = "rw"
    shortdesc = '''CAN Enable The Enable bit for the CAN controller.'''
    longdesc = '''1: The CAN controller is in loopback, Sleep or Normal mode depending on the LBACK and SLEEP bits in the MSR. 0: The CAN controller is in the Configuration mode. If the CEN bit is changed during core operation, it is recommended to reset the core so that operations start afresh.'''
  [[register.field]]
    name = "SRST"
    bits = "0"
    type = "rw"
    shortdesc = '''Reset The Software reset bit for the CAN controller.'''
    longdesc = '''1: CAN controller is reset. If a 1 is written to this bit, all the CAN controller configuration registers (including the SRR) are reset. Reads to this bit always return a 0.'''
[[register]]
  name = "MSR"
  type = "rw"
  width = 32
  description = "Mode Select"
  default = "0x00000000"
  offset = "0x00000004"
  [[register.field]]
    name = "RESERVED"
    bits = "31:3"
    type = "rw"
  [[register.field]]
    name = "SNOOP"
    bits = "2"
    type = "rw"
    shortdesc = '''Snoop Mode Select The Snoop Mode Select bit.'''
    longdesc = '''1: CAN controller is in Snoop mode. 0: CAN controller is in Normal, Loopback, Configuration, or Sleep mode. This bit can be written to only when CEN bit in SRR is 0.'''
  [[register.field]]
    name = "LBACK"
    bits = "1"
    type = "rw"
    shortdesc = '''Loopback Mode Select The Loopback Mode Select bit.'''
    longdesc = '''1: CAN controller is in Loopback mode. 0: CAN controller is in Normal, Snoop, Configuration, or Sleep mode. This bit can be written to only when CEN bit in SRR is 0.'''
  [[register.field]]
    name = "SLEEP"
    bits = "0"
    type = "rw"
    shortdesc = '''Sleep Mode Select The Sleep Mode select bit.'''
    longdesc = '''1: CAN controller is in Sleep mode. 0: CAN controller is in Normal, Snoop, Configuration or Loopback mode. This bit is cleared when the CAN controller wakes up from the Sleep mode.'''
[[register]]
  name = "BRPR"
  type = "rw"
  width = 32
  description = "Baud Rate Prescaler"
  default = "0x00000000"
  offset = "0x00000008"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "BRP"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Baud Rate Prescaler These bits indicate the prescaler value.'''
    longdesc = '''The actual value ranges from 1 to 256.'''
[[register]]
  name = "BTR"
  type = "rw"
  width = 32
  description = "Bit Timing and Synchronization"
  default = "0x00000000"
  offset = "0x0000000C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:9"
    type = "rw"
  [[register.field]]
    name = "SJW"
    bits = "8:7"
    type = "rw"
    shortdesc = '''Synchronization Jump Width Indicates the Synchronization Jump Width as specified in the CAN 2.'''
    longdesc = '''0A and CAN 2.0B standard. The actual value is one more than the value written to the register.'''
  [[register.field]]
    name = "TS2"
    bits = "6:4"
    type = "rw"
    shortdesc = '''Time Segment 2 Indicates Phase Segment 2 as specified in the CAN 2.'''
    longdesc = '''0A and CAN 2.0B standard. The actual value is one more than the value written to the register.'''
  [[register.field]]
    name = "TS1"
    bits = "3:0"
    type = "rw"
    shortdesc = '''Time Segment 1 Indicates the Sum of Propagation Segment and Phase Segment 1 as specified in the CAN 2.'''
    longdesc = '''0A and CAN 2.0B standard. The actual value is one more than the value written to the register.'''
[[register]]
  name = "ECR"
  type = "ro"
  width = 32
  description = "Rx and Tx Error Counters"
  default = "0x00000000"
  offset = "0x00000010"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
  [[register.field]]
    name = "REC"
    bits = "15:8"
    type = "ro"
  [[register.field]]
    name = "TEC"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "ESR"
  type = "mixed"
  width = 32
  description = "Error Status"
  default = "0x00000000"
  offset = "0x00000014"
  [[register.field]]
    name = "RESERVED"
    bits = "31:5"
    type = "rw"
  [[register.field]]
    name = "ACKER"
    bits = "4"
    type = "wtc"
    shortdesc = '''ACK Error Indicates an acknowledgment error.'''
    longdesc = '''1: Indicates an acknowledgment error has occurred. 0: Indicates an acknowledgment error has not occurred on the bus since the last write to this register. If this bit is set, writing a 1 clears it.'''
  [[register.field]]
    name = "BERR"
    bits = "3"
    type = "wtc"
    shortdesc = '''Bit Error Indicates the received bit is not the same as the transmitted bit during bus communication.'''
    longdesc = '''1: Indicates a bit error has occurred. 0: Indicates a bit error has not occurred on the bus since the last write to this register. If this bit is set, writing a 1 clears it.'''
  [[register.field]]
    name = "STER"
    bits = "2"
    type = "wtc"
    shortdesc = '''Stuff Error Indicates an error if there is a stuffing violation.'''
    longdesc = '''1: Indicates a stuff error has occurred. 0: Indicates a stuff error has not occurred on the bus since the last write to this register. If this bit is set, writing a 1 clears it.'''
  [[register.field]]
    name = "FMER"
    bits = "1"
    type = "wtc"
    shortdesc = '''Form Error Indicates an error in one of the fixed form fields in the message frame.'''
    longdesc = '''1: Indicates a form error has occurred. 0: Indicates a form error has not occurred on the bus since the last write to this register. If this bit is set, writing a 1 clears it.'''
  [[register.field]]
    name = "CRCER"
    bits = "0"
    type = "wtc"
    shortdesc = '''CRC Error Indicates a CRC error has occurred.'''
    longdesc = '''1: Indicates a CRC error has occurred. 0: Indicates a CRC error has not occurred on the bus since the last write to this register. If this bit is set, writing a 1 clears it. In case of a CRC Error and a CRC delimiter corruption, only the FMER bit is set.'''
[[register]]
  name = "SR"
  type = "mixed"
  width = 32
  description = "Controller Status"
  default = "0x00000001"
  offset = "0x00000018"
  [[register.field]]
    name = "RESERVED"
    bits = "31:13"
    type = "rw"
  [[register.field]]
    name = "SNOOP"
    bits = "12"
    type = "ro"
    shortdesc = '''Snoop Mode Indicates the CAN controller is in Snoop Mode.'''
    longdesc = '''1: Indicates the CAN controller is in Snoop Mode. 0: Indicates the CAN controller is not in Snoop mode.'''
  [[register.field]]
    name = "ACFBSY"
    bits = "11"
    type = "ro"
    shortdesc = '''Acceptance Filter Busy indicator.'''
    longdesc = '''Indicates write-ablity of the Mask and ID registers, read-only: 0: writable 1: not writable. This bit reads 1 when a 0 is written to any of the valid UAF bits in an Acceptance Filter Register.'''
  [[register.field]]
    name = "TXFLL"
    bits = "10"
    type = "ro"
    shortdesc = '''Transmit FIFO Full Indicates that the TX FIFO is full.'''
    longdesc = '''1: Indicates the TX FIFO is full. 0: Indicates the TX FIFO is not full.'''
  [[register.field]]
    name = "TXBFLL"
    bits = "9"
    type = "ro"
    shortdesc = '''High Priority Transmit Buffer Full Indicates the High Priority Transmit Buffer is full.'''
    longdesc = '''1: Indicates the High Priority Transmit Buffer is full. 0: Indicates the High Priority Transmit Buffer is not full.'''
  [[register.field]]
    name = "ESTAT"
    bits = "8:7"
    type = "ro"
    shortdesc = '''Error Status Indicates the error status of the CAN controller.'''
    longdesc = '''00: Indicates Configuration Mode (CONFIG = 1). Error State is undefined. 01: Indicates Error Active State. 11: Indicates Error Passive State. 10: Indicates Bus Off State.'''
  [[register.field]]
    name = "ERRWRN"
    bits = "6"
    type = "ro"
    shortdesc = '''Error Warning Indicates that either the Transmit Error counter or the Receive Error counter has exceeded a value of 96.'''
    longdesc = '''1: One or more error counters have a value greater than or equal to 96. 0: Neither of the error counters has a value greater than or equal to 96.'''
  [[register.field]]
    name = "BBSY"
    bits = "5"
    type = "ro"
    shortdesc = '''Bus Busy Indicates the CAN bus status.'''
    longdesc = '''1: Indicates that the CAN controller is either receiving a message or transmitting a message. 0: Indicates that the CAN controller is either in Configuration mode or the bus is idle.'''
  [[register.field]]
    name = "BIDLE"
    bits = "4"
    type = "ro"
    shortdesc = '''Bus Idle Indicates the CAN bus status.'''
    longdesc = '''1: Indicates no bus communication is taking place. 0: Indicates the CAN controller is either in Configuration mode or the bus is busy.'''
  [[register.field]]
    name = "NORMAL"
    bits = "3"
    type = "ro"
    shortdesc = '''Normal Mode Indicates the CAN controller is in Normal Mode.'''
    longdesc = '''1: Indicates the CAN controller is in Normal Mode. 0: Indicates the CAN controller is not in Normal mode.'''
  [[register.field]]
    name = "SLEEP"
    bits = "2"
    type = "ro"
    shortdesc = '''Sleep Mode Indicates the CAN controller is in Sleep mode.'''
    longdesc = '''1: Indicates the CAN controller is in Sleep mode. 0: Indicates the CAN controller is not in Sleep mode.'''
  [[register.field]]
    name = "LBACK"
    bits = "1"
    type = "ro"
    shortdesc = '''Loopback Mode Indicates the CAN controller is in Loopback mode.'''
    longdesc = '''1: Indicates the CAN controller is in Loopback mode. 0: Indicates the CAN controller is not in Loopback mode.'''
  [[register.field]]
    name = "CONFIG"
    bits = "0"
    type = "ro"
    shortdesc = '''Configuration Mode Indicator Indicates the CAN controller is in Configuration mode.'''
    longdesc = '''1: Indicates the CAN controller is in Configuration mode. 0: Indicates the CAN controller is not in Configuration mode.'''
[[register]]
  name = "ISR"
  type = "mixed"
  width = 32
  description = "Interrupt Status"
  default = "0x00006000"
  offset = "0x0000001C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "rw"
  [[register.field]]
    name = "TXFEMP"
    bits = "14"
    type = "ro"
    shortdesc = '''Transmit FIFO EmptyInterrupt A 1 indicates that the Transmit FIFO is empty.'''
    longdesc = '''The interrupt continues to assert as long as the TX FIFO is empty. This bit can be cleared only by writing to the ICR.'''
  [[register.field]]
    name = "TXFWMEMP"
    bits = "13"
    type = "ro"
    shortdesc = '''Transmit FIFO Watermark Empty Interrupt A 1 indicates that the TX FIFO is empty based on watermark programming.'''
    longdesc = '''The interrupt continues to assert as long as the number of empty spaces in the TX FIFO is greater than TX FIFO empty watermark. This bit can be cleared only by writing to the Interrupt Clear Register.'''
  [[register.field]]
    name = "RXFWMFLL"
    bits = "12"
    type = "ro"
    shortdesc = '''Receive FIFO Watermark Full Interrupt A 1 indicates that the RX FIFO is full based on watermark programming.'''
    longdesc = '''The interrupt continues to assert as long as the RX FIFO count is above RX FIFO Full watermark. This bit can be cleared only by writing to the Interrupt Clear Register.'''
  [[register.field]]
    name = "WKUP"
    bits = "11"
    type = "ro"
    shortdesc = '''Wake up Interrupt A 1 indicates that the CAN controller entered Normal mode from Sleep Mode.'''
    longdesc = '''This bit can be cleared by writing to the ICR. This bit is also cleared when a 0 is written to the CEN bit in the SRR.'''
  [[register.field]]
    name = "SLP"
    bits = "10"
    type = "ro"
    shortdesc = '''Sleep Interrupt A 1 indicates that the CAN controller entered Sleep mode.'''
    longdesc = '''This bit can be cleared by writing to the ICR. This bit is also cleared when a 0 is written to the CEN bit in the SRR.'''
  [[register.field]]
    name = "BSOFF"
    bits = "9"
    type = "ro"
    shortdesc = '''Bus Off Interrupt A 1 indicates that the CAN controller entered the Bus Off state.'''
    longdesc = '''This bit can be cleared by writing to the ICR. This bit is also cleared when a 0 is written to the CEN bit in the SRR.'''
  [[register.field]]
    name = "ERROR"
    bits = "8"
    type = "ro"
    shortdesc = '''Error Interrupt A 1 indicates that an error occurred during message transmission or reception.'''
    longdesc = '''This bit can be cleared by writing to the ICR. This bit is also cleared when a 0 is written to the CEN bit in the SRR.'''
  [[register.field]]
    name = "RXNEMP"
    bits = "7"
    type = "ro"
    shortdesc = '''Receive FIFO Not Empty Interrupt A 1 indicates that the Receive FIFO is not empty.'''
    longdesc = '''This bit can be cleared only by writing to the ICR.'''
  [[register.field]]
    name = "RXOFLW"
    bits = "6"
    type = "ro"
    shortdesc = '''RX FIFO Overflow Interrupt A 1 indicates that a message has been lost.'''
    longdesc = '''This condition occurs when a new message is being received and the Receive FIFO is Full. This bit can be cleared by writing to the ICR. This bit is also cleared when a 0 is written to the CEN bit in the SRR.'''
  [[register.field]]
    name = "RXUFLW"
    bits = "5"
    type = "ro"
    shortdesc = '''RX FIFO Underflow Interrupt A 1 indicates that a read operation was attempted on an empty RX FIFO.'''
    longdesc = '''This bit can be cleared only by writing to the ICR.'''
  [[register.field]]
    name = "RXOK"
    bits = "4"
    type = "ro"
    shortdesc = '''New Message Received Interrupt A 1 indicates that a message was received successfully and stored into the RX FIFO.'''
    longdesc = '''This bit can be cleared by writing to the ICR. This bit is also cleared when a 0 is written to the CEN bit in the SRR.'''
  [[register.field]]
    name = "TXBFLL"
    bits = "3"
    type = "ro"
    shortdesc = '''High Priority Transmit Buffer Full Interrupt A 1 indicates that the High Priority Transmit Buffer is full.'''
    longdesc = '''The status of the bit is unaffected if write transactions occur on the High Priority Transmit Buffer when it is already full. This bit can be cleared only by writing to the ICR.'''
  [[register.field]]
    name = "TXFLL"
    bits = "2"
    type = "ro"
    shortdesc = '''Transmit FIFO Full Interrupt A 1 indicates that the TX FIFO is full.'''
    longdesc = '''The status of the bit is unaffected if write transactions occur on the Transmit FIFO when it is already full. This bit can be cleared only by writing to the Interrupt Clear Register.'''
  [[register.field]]
    name = "TXOK"
    bits = "1"
    type = "ro"
    shortdesc = '''Transmission Successful Interrupt A 1 indicates that a message was transmitted successfully.'''
    longdesc = '''This bit can be cleared by writing to the ICR. This bit is also cleared when a 0 is written to the CEN bit in the SRR. In Loopback mode, both TXOK and RXOK bits are set. The RXOK bit is set before the TXOK bit.'''
  [[register.field]]
    name = "ARBLST"
    bits = "0"
    type = "ro"
    shortdesc = '''Arbitration Lost Interrupt A 1 indicates that arbitration was lost during message transmission.'''
    longdesc = '''This bit can be cleared by writing to the ICR. This bit is also cleared when a 0 is written to the CEN bit in the SRR.'''
[[register]]
  name = "IER"
  type = "rw"
  width = 32
  description = "Interrupt Enable"
  default = "0x00000000"
  offset = "0x00000020"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "rw"
  [[register.field]]
    name = "ETXFEMP"
    bits = "14"
    type = "rw"
    shortdesc = '''Enable TXFIFO Empty Interrupt Writes to this bit enable or disable interrupts when the TXFEMP bit in the ISR is set.'''
    longdesc = '''1: Enable interrupt generation if TXFEMP bit in ISR is set. 0: Disable interrupt generation if TXFEMP bit in ISR is set.'''
  [[register.field]]
    name = "ETXFWMEMP"
    bits = "13"
    type = "rw"
    shortdesc = '''Enable TXFIFO watermark Empty Interrupt Writes to this bit enable or disable interrupts when the TXFWMEMP bit in the ISR is set.'''
    longdesc = '''1: Enable interrupt generation if TXFWMEMP bit in ISR is set. 0: Disable interrupt generation if TXFWMEMP bit in ISR is set.'''
  [[register.field]]
    name = "ERXFWMFLL"
    bits = "12"
    type = "rw"
    shortdesc = '''Enable RXFIFO watermark Full Interrupt Writes to this bit enable or disable interrupts when the RXFLL bit in the ISR is set.'''
    longdesc = '''1: Enable interrupt generation if RXFWMFLL bit in ISR is set. 0: Disable interrupt generation if RXFWMFLL bit in ISR is set.'''
  [[register.field]]
    name = "EWKUP"
    bits = "11"
    type = "rw"
    shortdesc = '''Enable Wake up Interrupt Writes to this bit enable or disable interrupts when the WKUP bit in the ISR is set.'''
    longdesc = '''1: Enable interrupt generation if WKUP bit in ISR is set. 0: Disable interrupt generation if WKUP bit in ISR is set.'''
  [[register.field]]
    name = "ESLP"
    bits = "10"
    type = "rw"
    shortdesc = '''Enable Sleep Interrupt Writes to this bit enable or disable interrupts when the SLP bit in the ISR is set.'''
    longdesc = '''1: Enable interrupt generation if SLP bit in ISR is set. 0: Disable interrupt generation if SLP bit in ISR is set.'''
  [[register.field]]
    name = "EBSOFF"
    bits = "9"
    type = "rw"
    shortdesc = '''Enable Bus OFF Interrupt Writes to this bit enable or disable interrupts when the BSOFF bit in the ISR is set.'''
    longdesc = '''1: Enable interrupt generation if BSOFF bit in ISR is set. 0: Disable interrupt generation if BSOFF bit in ISR is set.'''
  [[register.field]]
    name = "EERROR"
    bits = "8"
    type = "rw"
    shortdesc = '''Enable Error Interrupt Writes to this bit enable or disable interrupts when the ERROR bit in the ISR is set.'''
    longdesc = '''1: Enable interrupt generation if ERROR bit in ISR is set. 0: Disable interrupt generation if ERROR bit in ISR is set.'''
  [[register.field]]
    name = "ERXNEMP"
    bits = "7"
    type = "rw"
    shortdesc = '''Enable Receive FIFO Not Empty Interrupt Writes to this bit enable or disable interrupts when the RXNEMP bit in the ISR is set.'''
    longdesc = '''1: Enable interrupt generation if RXNEMP bit in ISR is set. 0: Disable interrupt generation if RXNEMP bit in ISR is set.'''
  [[register.field]]
    name = "ERXOFLW"
    bits = "6"
    type = "rw"
    shortdesc = '''Enable RX FIFO Overflow Interrupt Writes to this bit enable or disable interrupts when the RXOFLW bit in the ISR is set.'''
    longdesc = '''1: Enable interrupt generation if RXOFLW bit in ISR is set. 0: Disable interrupt generation if RXOFLW bit in ISR is set.'''
  [[register.field]]
    name = "ERXUFLW"
    bits = "5"
    type = "rw"
    shortdesc = '''Enable RX FIFO Underflow Interrupt Writes to this bit enable or disable interrupts when the RXUFLW bit in the ISR is set.'''
    longdesc = '''1: Enable interrupt generation if RXUFLW bit in ISR is set. 0: Disable interrupt generation if RXUFLW bit in ISR is set.'''
  [[register.field]]
    name = "ERXOK"
    bits = "4"
    type = "rw"
    shortdesc = '''Enable New Message Received Interrupt Writes to this bit enable or disable interrupts when the RXOK bit in the ISR is set.'''
    longdesc = '''1: Enable interrupt generation if RXOK bit in ISR is set. 0: Disable interrupt generation if RXOK bit in ISR is set.'''
  [[register.field]]
    name = "ETXBFLL"
    bits = "3"
    type = "rw"
    shortdesc = '''Enable High Priority Transmit Buffer Full Interrupt Writes to this bit enable or disable interrupts when the TXBFLL bit in the ISR is set.'''
    longdesc = '''1: Enable interrupt generation if TXBFLL bit in ISR is set. 0: Disable interrupt generation if TXBFLL bit in ISR is set.'''
  [[register.field]]
    name = "ETXFLL"
    bits = "2"
    type = "rw"
    shortdesc = '''Enable Transmit FIFO Full Interrupt Writes to this bit enable or disable interrupts when TXFLL bit in the ISR is set.'''
    longdesc = '''1: Enable interrupt generation if TXFLL bit in ISR is set. 0: Disable interrupt generation if TXFLL bit in ISR is set.'''
  [[register.field]]
    name = "ETXOK"
    bits = "1"
    type = "rw"
    shortdesc = '''Enable Transmission Successful Interrupt Writes to this bit enable or disable interrupts when the TXOK bit in the ISR is set.'''
    longdesc = '''1: Enable interrupt generation if TXOK bit in ISR is set. 0: Disable interrupt generation if TXOK bit in ISR is set.'''
  [[register.field]]
    name = "EARBLST"
    bits = "0"
    type = "rw"
    shortdesc = '''Enable Arbitration Lost Interrupt Writes to this bit enable or disable interrupts when the ARBLST bit in the ISR is set.'''
    longdesc = '''1: Enable interrupt generation if ARBLST bit in ISR is set. 0: Disable interrupt generation if ARBLST bit in ISR is set.'''
[[register]]
  name = "ICR"
  type = "mixed"
  width = 32
  description = "Interrupt Clear"
  default = "0x00000000"
  offset = "0x00000024"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "rw"
  [[register.field]]
    name = "CTXFEMP"
    bits = "14"
    type = "wo"
  [[register.field]]
    name = "CTXFWMEMP"
    bits = "13"
    type = "wo"
  [[register.field]]
    name = "CRXFWMFLL"
    bits = "12"
    type = "wo"
  [[register.field]]
    name = "CWKUP"
    bits = "11"
    type = "wo"
  [[register.field]]
    name = "CSLP"
    bits = "10"
    type = "wo"
  [[register.field]]
    name = "CBSOFF"
    bits = "9"
    type = "wo"
  [[register.field]]
    name = "CERROR"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "CRXNEMP"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "CRXOFLW"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "CRXUFLW"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "CRXOK"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "CTXBFLL"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "CTXFLL"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "CTXOK"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "CARBLST"
    bits = "0"
    type = "wo"
[[register]]
  name = "TCR"
  type = "mixed"
  width = 32
  description = "Timestamp Clear."
  default = "0x00000000"
  offset = "0x00000028"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "rw"
  [[register.field]]
    name = "CTS"
    bits = "0"
    type = "wo"
    shortdesc = '''Clear Timestamp Internal free running counter is cleared to 0 when CTS=1.'''
    longdesc = '''This bit only needs to be written once with a 1 to clear the counter. The bit will automatically return to 0.'''
[[register]]
  name = "WIR"
  type = "rw"
  width = 32
  description = "Rx and Tx Watermark Settings."
  default = "0x00003F3F"
  offset = "0x0000002C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "EW"
    bits = "15:8"
    type = "rw"
    shortdesc = '''TXFIFO Empty watermark TXFIFO generates an EMPTY interrupt based on the value programmed in this field.'''
    longdesc = '''The valid range is (1-63). No protection is given for illegal programming in this field. This field can be written to only when CEN bit in SRR is 0.'''
  [[register.field]]
    name = "FW"
    bits = "7:0"
    type = "rw"
    shortdesc = '''RXFIFO Full watermark RXFIFO generates FULL interrupt based on the value programmed in this field.'''
    longdesc = '''The valid range is (1-63). No protection is given for illegal programming in this field. This field can be written to only when CEN bit in SRR is 0.'''
[[register]]
  name = "TXFIFO_ID"
  type = "wo"
  width = 32
  description = "Tx Message FIFO, Identifier, Request."
  default = "0x00000000"
  offset = "0x00000030"
  [[register.field]]
    name = "IDH"
    bits = "31:21"
    type = "wo"
    shortdesc = '''Standard Message ID The Identifier portion for a Standard Frame is 11 bits.'''
    longdesc = '''These bits indicate the Standard Frame ID. This field is valid for both Standard and Extended Frames.'''
  [[register.field]]
    name = "SRRRTR"
    bits = "20"
    type = "wo"
    shortdesc = '''Substitute Remote Transmission Request This bit differentiates between data frames and remote frames.'''
    longdesc = '''Valid only for Standard Frames. For Extended frames this bit is 1. 1: Indicates that the message frame is a Remote Frame. 0: Indicates that the message frame is a Data Frame.'''
  [[register.field]]
    name = "IDE"
    bits = "19"
    type = "wo"
    shortdesc = '''Identifier Extension This bit differentiates between frames using the Standard Identifier and those using the Extended Identifier.'''
    longdesc = '''Valid for both Standard and Extended Frames. 1: Indicates the use of an Extended Message Identifier. 0: Indicates the use of a Standard Message Identifier.'''
  [[register.field]]
    name = "IDL"
    bits = "18:1"
    type = "wo"
    shortdesc = '''Extended Message ID This field indicates the Extended Identifier.'''
    longdesc = '''Valid only for Extended Frames. For Standard Frames, reads from this field return 0s. For Standard Frames, writes to this field should be 0s.'''
  [[register.field]]
    name = "RTR"
    bits = "0"
    type = "wo"
    shortdesc = '''Remote Transmission Request This bit differentiates between data frames and remote frames.'''
    longdesc = '''Valid only for Extended Frames. 1: Indicates the message object is a Remote Frame 0: Indicates the message object is a Data Frame For Standard Frames, reads from this bit returns 0 For Standard Frames, writes to this bit should be 0'''
[[register]]
  name = "TXFIFO_DLC"
  type = "rw"
  width = 32
  description = "Tx Message FIFO Data Length Code."
  default = "0x00000000"
  offset = "0x00000034"
  [[register.field]]
    name = "DLC"
    bits = "31:28"
    type = "rw"
    shortdesc = '''Data Length Code This is the data length portion of the control field of the CAN frame.'''
    longdesc = '''This indicates the number valid data bytes in Data Word 1 and Data Word 2 registers.'''
  [[register.field]]
    name = "RESERVED"
    bits = "27:0"
    type = "rw"
[[register]]
  name = "TXFIFO_DATA1"
  type = "rw"
  width = 32
  description = "Tx Message FIFO, data word 1."
  default = "0x00000000"
  offset = "0x00000038"
  [[register.field]]
    name = "DB0"
    bits = "31:24"
    type = "rw"
  [[register.field]]
    name = "DB1"
    bits = "23:16"
    type = "rw"
  [[register.field]]
    name = "DB2"
    bits = "15:8"
    type = "rw"
  [[register.field]]
    name = "DB3"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "TXFIFO_DATA2"
  type = "rw"
  width = 32
  description = "Tx Message FIFO, data word 2."
  default = "0x00000000"
  offset = "0x0000003C"
  [[register.field]]
    name = "DB4"
    bits = "31:24"
    type = "rw"
  [[register.field]]
    name = "DB5"
    bits = "23:16"
    type = "rw"
  [[register.field]]
    name = "DB6"
    bits = "15:8"
    type = "rw"
  [[register.field]]
    name = "DB7"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "TXHPB_ID"
  type = "wo"
  width = 32
  description = "High Priority Tx Message FIFO, Identifier, Request."
  default = "0x00000000"
  offset = "0x00000040"
  [[register.field]]
    name = "IDH"
    bits = "31:21"
    type = "wo"
    shortdesc = '''Standard Message ID The Identifier portion for a Standard Frame is 11 bits.'''
    longdesc = '''These bits indicate the Standard Frame ID. This field is valid for both Standard and Extended Frames.'''
  [[register.field]]
    name = "SRRRTR"
    bits = "20"
    type = "wo"
    shortdesc = '''Substitute Remote Transmission Request This bit differentiates between data frames and remote frames.'''
    longdesc = '''Valid only for Standard Frames. For Extended frames this bit is 1. 1: Indicates that the message frame is a Remote Frame. 0: Indicates that the message frame is a Data Frame.'''
  [[register.field]]
    name = "IDE"
    bits = "19"
    type = "wo"
    shortdesc = '''Identifier Extension This bit differentiates between frames using the Standard Identifier and those using the Extended Identifier.'''
    longdesc = '''Valid for both Standard and Extended Frames. 1: Indicates the use of an Extended Message Identifier. 0: Indicates the use of a Standard Message Identifier.'''
  [[register.field]]
    name = "IDL"
    bits = "18:1"
    type = "wo"
    shortdesc = '''Extended Message ID This field indicates the Extended Identifier.'''
    longdesc = '''Valid only for Extended Frames. For Standard Frames, reads from this field return 0s. For Standard Frames, writes to this field should be 0s.'''
  [[register.field]]
    name = "RTR"
    bits = "0"
    type = "wo"
    shortdesc = '''Remote Transmission Request This bit differentiates between data frames and remote frames.'''
    longdesc = '''Valid only for Extended Frames. 1: Indicates the message object is a Remote Frame 0: Indicates the message object is a Data Frame For Standard Frames, reads from this bit returns 0 For Standard Frames, writes to this bit should be 0'''
[[register]]
  name = "TXHPB_DLC"
  type = "rw"
  width = 32
  description = "High Priority Tx Message FIFO Data Length Code."
  default = "0x00000000"
  offset = "0x00000044"
  [[register.field]]
    name = "DLC"
    bits = "31:28"
    type = "rw"
    shortdesc = '''Data Length Code This is the data length portion of the control field of the CAN frame.'''
    longdesc = '''This indicates the number valid data bytes in Data Word 1 and Data Word 2 registers.'''
  [[register.field]]
    name = "RESERVED"
    bits = "27:0"
    type = "rw"
[[register]]
  name = "TXHPB_DATA1"
  type = "rw"
  width = 32
  description = "High Priority Tx Message FIFO, data word 1."
  default = "0x00000000"
  offset = "0x00000048"
  [[register.field]]
    name = "DB0"
    bits = "31:24"
    type = "rw"
  [[register.field]]
    name = "DB1"
    bits = "23:16"
    type = "rw"
  [[register.field]]
    name = "DB2"
    bits = "15:8"
    type = "rw"
  [[register.field]]
    name = "DB3"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "TXHPB_DATA2"
  type = "rw"
  width = 32
  description = "High Priority Tx Message FIFO, data word 0."
  default = "0x00000000"
  offset = "0x0000004C"
  [[register.field]]
    name = "DB4"
    bits = "31:24"
    type = "rw"
  [[register.field]]
    name = "DB5"
    bits = "23:16"
    type = "rw"
  [[register.field]]
    name = "DB6"
    bits = "15:8"
    type = "rw"
  [[register.field]]
    name = "DB7"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "RXFIFO_ID"
  type = "ro"
  width = 32
  description = "Rx Message FIFO, Identifier, Request."
  default = "0x00000000"
  offset = "0x00000050"
  [[register.field]]
    name = "IDH"
    bits = "31:21"
    type = "ro"
    shortdesc = '''Standard Message ID The Identifier portion for a Standard Frame is 11 bits.'''
    longdesc = '''These bits indicate the Standard Frame ID. This field is valid for both Standard and Extended Frames.'''
  [[register.field]]
    name = "SRRRTR"
    bits = "20"
    type = "ro"
    shortdesc = '''Substitute Remote Transmission Request This bit differentiates between data frames and remote frames.'''
    longdesc = '''Valid only for Standard Frames. For Extended frames this bit is 1. 1: Indicates that the message frame is a Remote Frame. 0: Indicates that the message frame is a Data Frame.'''
  [[register.field]]
    name = "IDE"
    bits = "19"
    type = "ro"
    shortdesc = '''Identifier Extension This bit differentiates between frames using the Standard Identifier and those using the Extended Identifier.'''
    longdesc = '''Valid for both Standard and Extended Frames. 1: Indicates the use of an Extended Message Identifier. 0: Indicates the use of a Standard Message Identifier.'''
  [[register.field]]
    name = "IDL"
    bits = "18:1"
    type = "ro"
    shortdesc = '''Extended Message ID This field indicates the Extended Identifier.'''
    longdesc = '''Valid only for Extended Frames. For Standard Frames, reads from this field return 0s For Standard Frames, writes to this field should be 0s'''
  [[register.field]]
    name = "RTR"
    bits = "0"
    type = "ro"
    shortdesc = '''Remote Transmission Request This bit differentiates between data frames and remote frames.'''
    longdesc = '''Valid only for Extended Frames. 1: Indicates the message object is a Remote Frame 0: Indicates the message object is a Data Frame For Standard Frames, reads from this bit returns 0 For Standard Frames, writes to this bit should be 0'''
[[register]]
  name = "RXFIFO_DLC"
  type = "rw"
  width = 32
  description = "Rx Message FIFO Data Length Code."
  default = "0x00000000"
  offset = "0x00000054"
  [[register.field]]
    name = "DLC"
    bits = "31:28"
    type = "rw"
    shortdesc = '''Data Length Code This is the data length portion of the control field of the CAN frame.'''
    longdesc = '''This indicates the number valid data bytes in Data Word 1 and Data Word 2 registers.'''
  [[register.field]]
    name = "RESERVED"
    bits = "27:16"
    type = "rw"
  [[register.field]]
    name = "RXT"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "RXFIFO_DATA1"
  type = "rw"
  width = 32
  description = "Rx Message FIFO, data word 1."
  default = "0x00000000"
  offset = "0x00000058"
  [[register.field]]
    name = "DB0"
    bits = "31:24"
    type = "rw"
  [[register.field]]
    name = "DB1"
    bits = "23:16"
    type = "rw"
  [[register.field]]
    name = "DB2"
    bits = "15:8"
    type = "rw"
  [[register.field]]
    name = "DB3"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "RXFIFO_DATA2"
  type = "rw"
  width = 32
  description = "Rx Message FIFO, data word 2."
  default = "0x00000000"
  offset = "0x0000005C"
  [[register.field]]
    name = "DB4"
    bits = "31:24"
    type = "rw"
  [[register.field]]
    name = "DB5"
    bits = "23:16"
    type = "rw"
  [[register.field]]
    name = "DB6"
    bits = "15:8"
    type = "rw"
  [[register.field]]
    name = "DB7"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "AFR"
  type = "rw"
  width = 32
  description = "Acceptance Filter Enables."
  default = "0x00000000"
  offset = "0x00000060"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "rw"
  [[register.field]]
    name = "UAF4"
    bits = "3"
    type = "rw"
    shortdesc = '''Use Acceptance Filter Number 4 Enables the use of acceptance filter pair 4.'''
    longdesc = '''1: Indicates Acceptance Filter Mask Register 4 and Acceptance Filter ID Register 4 are used for acceptance filtering. 0: Indicates Acceptance Filter Mask Register 4 and Acceptance Filter ID Register 4 are not used for acceptance filtering.'''
  [[register.field]]
    name = "UAF3"
    bits = "2"
    type = "rw"
    shortdesc = '''Use Acceptance Filter Number 3 Enables the use of acceptance filter pair 3.'''
    longdesc = '''1: Indicates Acceptance Filter Mask Register 3 and Acceptance Filter ID Register 3 are used for acceptance filtering. 0: Indicates Acceptance Filter Mask Register 3 and Acceptance Filter ID Register 3 are not used for acceptance filtering.'''
  [[register.field]]
    name = "UAF2"
    bits = "1"
    type = "rw"
    shortdesc = '''Use Acceptance Filter Number 2 Enables the use of acceptance filter pair 2.'''
    longdesc = '''1: Indicates Acceptance Filter Mask Register 2 and Acceptance Filter ID Register 2 are used for acceptance filtering. 0: Indicates Acceptance Filter Mask Register 2 and Acceptance Filter ID Register 2 are not used for acceptance filtering.'''
  [[register.field]]
    name = "UAF1"
    bits = "0"
    type = "rw"
    shortdesc = '''Use Acceptance Filter Number 1.'''
    longdesc = '''Enables the use of acceptance filter pair 1. 1: Indicates Acceptance Filter Mask Register 1 and Acceptance Filter ID Register 1 are used for acceptance filtering. 0: Indicates Acceptance Filter Mask Register 1 and Acceptance Filter ID Register 1 are not used for acceptance filtering.'''
[[register]]
  name = "AFMR1"
  type = "rw"
  width = 32
  description = "Acceptance Filter 1 Mask."
  default = "0x00000000"
  offset = "0x00000064"
  [[register.field]]
    name = "AMIDH"
    bits = "31:21"
    type = "rw"
    shortdesc = '''Standard Message ID Mask These bits are used for masking the Identifier in a Standard Frame.'''
    longdesc = '''1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier.'''
  [[register.field]]
    name = "AMSRR"
    bits = "20"
    type = "rw"
    shortdesc = '''Substitute Remote Transmission Request Mask This bit is used for masking the RTR bit in a Standard Frame.'''
    longdesc = '''1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier.'''
  [[register.field]]
    name = "AMIDE"
    bits = "19"
    type = "rw"
    shortdesc = '''Identifier Extension Mask Used for masking the IDE bit in CAN frames.'''
    longdesc = '''1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier. If AMIDE = 1 and the AIIDE bit in the corresponding Acceptance ID register is 0, this mask is applicable to only Standard frames. If AMIDE = 1 and the AIIDE bit in the corresponding Acceptance ID register is 1, this mask is applicable to only extended frames. If AMIDE = 0 this mask is applicable to Standard frame.'''
  [[register.field]]
    name = "AMIDL"
    bits = "18:1"
    type = "rw"
    shortdesc = '''Extended Message ID Mask These bits are used for masking the Identifier in an Extended Frame.'''
    longdesc = '''1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier.'''
  [[register.field]]
    name = "AMRTR"
    bits = "0"
    type = "rw"
    shortdesc = '''Remote Transmission Request Mask.'''
    longdesc = '''This bit is used for masking the RTR bit in an Extended Frame. 1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier.'''
[[register]]
  name = "AFIR1"
  type = "rw"
  width = 32
  description = "Acceptance Filter 1 ID."
  default = "0x00000000"
  offset = "0x00000068"
  [[register.field]]
    name = "AIIDH"
    bits = "31:21"
    type = "rw"
  [[register.field]]
    name = "AISRR"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "AIIDE"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "AIIDL"
    bits = "18:1"
    type = "rw"
  [[register.field]]
    name = "AIRTR"
    bits = "0"
    type = "rw"
[[register]]
  name = "AFMR2"
  type = "rw"
  width = 32
  description = "Acceptance Filter 2 Mask."
  default = "0x00000000"
  offset = "0x0000006C"
  [[register.field]]
    name = "AMIDH"
    bits = "31:21"
    type = "rw"
    shortdesc = '''Standard Message ID Mask These bits are used for masking the Identifier in a Standard Frame.'''
    longdesc = '''1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier.'''
  [[register.field]]
    name = "AMSRR"
    bits = "20"
    type = "rw"
    shortdesc = '''Substitute Remote Transmission Request Mask This bit is used for masking the RTR bit in a Standard Frame.'''
    longdesc = '''1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier.'''
  [[register.field]]
    name = "AMIDE"
    bits = "19"
    type = "rw"
    shortdesc = '''Identifier Extension Mask Used for masking the IDE bit in CAN frames.'''
    longdesc = '''1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier. If AMIDE = 1 and the AIIDE bit in the corresponding Acceptance ID register is 0, this mask is applicable to only Standard frames. If AMIDE = 1 and the AIIDE bit in the corresponding Acceptance ID register is 1, this mask is applicable to only extended frames. If AMIDE = 0 this mask is applicable to Standard frame.'''
  [[register.field]]
    name = "AMIDL"
    bits = "18:1"
    type = "rw"
    shortdesc = '''Extended Message ID Mask These bits are used for masking the Identifier in an Extended Frame.'''
    longdesc = '''1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier.'''
  [[register.field]]
    name = "AMRTR"
    bits = "0"
    type = "rw"
    shortdesc = '''Remote Transmission Request Mask.'''
    longdesc = '''This bit is used for masking the RTR bit in an Extended Frame. 1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier.'''
[[register]]
  name = "AFIR2"
  type = "rw"
  width = 32
  description = "Acceptance Filter 2 ID."
  default = "0x00000000"
  offset = "0x00000070"
  [[register.field]]
    name = "AIIDH"
    bits = "31:21"
    type = "rw"
  [[register.field]]
    name = "AISRR"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "AIIDE"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "AIIDL"
    bits = "18:1"
    type = "rw"
  [[register.field]]
    name = "AIRTR"
    bits = "0"
    type = "rw"
[[register]]
  name = "AFMR3"
  type = "rw"
  width = 32
  description = "Acceptance Filter 3 Mask."
  default = "0x00000000"
  offset = "0x00000074"
  [[register.field]]
    name = "AMIDH"
    bits = "31:21"
    type = "rw"
    shortdesc = '''Standard Message ID Mask These bits are used for masking the Identifier in a Standard Frame.'''
    longdesc = '''1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier.'''
  [[register.field]]
    name = "AMSRR"
    bits = "20"
    type = "rw"
    shortdesc = '''Substitute Remote Transmission Request Mask This bit is used for masking the RTR bit in a Standard Frame.'''
    longdesc = '''1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier.'''
  [[register.field]]
    name = "AMIDE"
    bits = "19"
    type = "rw"
    shortdesc = '''Identifier Extension Mask Used for masking the IDE bit in CAN frames.'''
    longdesc = '''1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier. If AMIDE = 1 and the AIIDE bit in the corresponding Acceptance ID register is 0, this mask is applicable to only Standard frames. If AMIDE = 1 and the AIIDE bit in the corresponding Acceptance ID register is 1, this mask is applicable to only extended frames. If AMIDE = 0 this mask is applicable to Standard frame.'''
  [[register.field]]
    name = "AMIDL"
    bits = "18:1"
    type = "rw"
    shortdesc = '''Extended Message ID Mask These bits are used for masking the Identifier in an Extended Frame.'''
    longdesc = '''1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier.'''
  [[register.field]]
    name = "AMRTR"
    bits = "0"
    type = "rw"
    shortdesc = '''Remote Transmission Request Mask.'''
    longdesc = '''This bit is used for masking the RTR bit in an Extended Frame. 1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier.'''
[[register]]
  name = "AFIR3"
  type = "rw"
  width = 32
  description = "Acceptance Filter 3 ID."
  default = "0x00000000"
  offset = "0x00000078"
  [[register.field]]
    name = "AIIDH"
    bits = "31:21"
    type = "rw"
  [[register.field]]
    name = "AISRR"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "AIIDE"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "AIIDL"
    bits = "18:1"
    type = "rw"
  [[register.field]]
    name = "AIRTR"
    bits = "0"
    type = "rw"
[[register]]
  name = "AFMR4"
  type = "rw"
  width = 32
  description = "Acceptance Filter 4 Mask."
  default = "0x00000000"
  offset = "0x0000007C"
  [[register.field]]
    name = "AMIDH"
    bits = "31:21"
    type = "rw"
    shortdesc = '''Standard Message ID Mask These bits are used for masking the Identifier in a Standard Frame.'''
    longdesc = '''1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier.'''
  [[register.field]]
    name = "AMSRR"
    bits = "20"
    type = "rw"
    shortdesc = '''Substitute Remote Transmission Request Mask This bit is used for masking the RTR bit in a Standard Frame.'''
    longdesc = '''1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier.'''
  [[register.field]]
    name = "AMIDE"
    bits = "19"
    type = "rw"
    shortdesc = '''Identifier Extension Mask Used for masking the IDE bit in CAN frames.'''
    longdesc = '''1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier. If AMIDE = 1 and the AIIDE bit in the corresponding Acceptance ID register is 0, this mask is applicable to only Standard frames. If AMIDE = 1 and the AIIDE bit in the corresponding Acceptance ID register is 1, this mask is applicable to only extended frames. If AMIDE = 0 this mask is applicable to Standard frame.'''
  [[register.field]]
    name = "AMIDL"
    bits = "18:1"
    type = "rw"
    shortdesc = '''Extended Message ID Mask These bits are used for masking the Identifier in an Extended Frame.'''
    longdesc = '''1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier.'''
  [[register.field]]
    name = "AMRTR"
    bits = "0"
    type = "rw"
    shortdesc = '''Remote Transmission Request Mask.'''
    longdesc = '''This bit is used for masking the RTR bit in an Extended Frame. 1: Indicates the corresponding bit in Acceptance Mask ID Register is used when comparing the incoming message identifier. 0: Indicates the corresponding bit in Acceptance Mask ID Register is not used when comparing the incoming message identifier.'''
[[register]]
  name = "AFIR4"
  type = "rw"
  width = 32
  description = "Acceptance Filter 4 ID."
  default = "0x00000000"
  offset = "0x00000080"
  [[register.field]]
    name = "AIIDH"
    bits = "31:21"
    type = "rw"
  [[register.field]]
    name = "AISRR"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "AIIDE"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "AIIDL"
    bits = "18:1"
    type = "rw"
  [[register.field]]
    name = "AIRTR"
    bits = "0"
    type = "rw"
