#-- Lattice, Inc.
#-- Project file X:\GIT\cube2\engine_test\engine_test_lse.prj

#device
-a SBTiCE40UP
-d iCE40UP5K
-t UWG30
#constraint file

#options
-optimization_goal Area
-twr_paths 3
-bram_utilization 100.00
-ramstyle Auto
-romstyle Auto
-use_carry_chain 1
-carry_chain_length 0
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1
-max_fanout 10000
-fsm_encoding_style Auto
-use_io_insertion 1
-use_io_reg auto
-resolve_mixed_drivers 0
-RWCheckOnRam 0
-fix_gated_clocks 1
-top MF8A18_SoC
-loop_limit 1950

-ver "src/addsub8.v"
-ver "src/RAM32K.v"
-ver "src/mf8_alu.v"
-ver "src/mf8_pcs.v"
-ver "src/mf8_reg.v"
-ver "src/mf8_core.v"
-ver "src/MF8A18_SoC.v"
-ver "src/MF8A18.v"
-ver "src/ROM512K16.v"
-p "X:/GIT/cube2/engine_test"

#set result format/file last
-output_edif engine_test_Implmnt/engine_test.edf

#set log file
-logfile "engine_test_Implmnt/engine_test_lse.log"
