// Seed: 2818954962
module module_0 ();
  supply1 [1 : -1  >  1] id_1 = -1;
endmodule
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    input wand id_3,
    input supply1 module_1,
    output supply1 id_5,
    input tri id_6
);
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    input uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    input supply0 id_4,
    output wand id_5,
    input supply0 id_6,
    output wor id_7,
    input wire id_8,
    output wor id_9
);
  parameter id_11 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  final $clog2(2);
  ;
endmodule
