
My Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000056c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000000  20000000  20000000  0001056c  2**0
                  CONTENTS
  2 .bss          00000020  20000000  20000000  00020000  2**2
                  ALLOC
  3 .stack        00002000  20000020  20000020  00020000  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0001056c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00010594  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000969d  00000000  00000000  000105ed  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000136c  00000000  00000000  00019c8a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00000d4a  00000000  00000000  0001aff6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000210  00000000  00000000  0001bd40  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000170  00000000  00000000  0001bf50  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00014061  00000000  00000000  0001c0c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000062fc  00000000  00000000  00030121  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00072df3  00000000  00000000  0003641d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000398  00000000  00000000  000a9210  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
   0:	20 20 00 20 25 01 00 00 21 01 00 00 21 01 00 00       . %...!...!...
	...
  2c:	21 01 00 00 00 00 00 00 00 00 00 00 21 01 00 00     !...........!...
  3c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  4c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  5c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  6c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  7c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  8c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  9c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
	...

000000b4 <__do_global_dtors_aux>:
  b4:	b510      	push	{r4, lr}
  b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
  b8:	7823      	ldrb	r3, [r4, #0]
  ba:	2b00      	cmp	r3, #0
  bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
  be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
  c0:	2b00      	cmp	r3, #0
  c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
  c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
  c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
  c8:	bf00      	nop
  ca:	2301      	movs	r3, #1
  cc:	7023      	strb	r3, [r4, #0]
  ce:	bd10      	pop	{r4, pc}
  d0:	20000000 	.word	0x20000000
  d4:	00000000 	.word	0x00000000
  d8:	0000056c 	.word	0x0000056c

000000dc <frame_dummy>:
  dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
  de:	b510      	push	{r4, lr}
  e0:	2b00      	cmp	r3, #0
  e2:	d003      	beq.n	ec <frame_dummy+0x10>
  e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
  e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
  e8:	e000      	b.n	ec <frame_dummy+0x10>
  ea:	bf00      	nop
  ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
  ee:	6803      	ldr	r3, [r0, #0]
  f0:	2b00      	cmp	r3, #0
  f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
  f4:	bd10      	pop	{r4, pc}
  f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
  f8:	2b00      	cmp	r3, #0
  fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
  fc:	4798      	blx	r3
  fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
 100:	00000000 	.word	0x00000000
 104:	20000004 	.word	0x20000004
 108:	0000056c 	.word	0x0000056c
 10c:	0000056c 	.word	0x0000056c
 110:	00000000 	.word	0x00000000

00000114 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
 114:	b510      	push	{r4, lr}
	system_init();
 116:	4b01      	ldr	r3, [pc, #4]	; (11c <atmel_start_init+0x8>)
 118:	4798      	blx	r3
}
 11a:	bd10      	pop	{r4, pc}
 11c:	000001e9 	.word	0x000001e9

00000120 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
 120:	e7fe      	b.n	120 <Dummy_Handler>
	...

00000124 <Reset_Handler>:
{
 124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
 126:	4a23      	ldr	r2, [pc, #140]	; (1b4 <Reset_Handler+0x90>)
 128:	4b23      	ldr	r3, [pc, #140]	; (1b8 <Reset_Handler+0x94>)
 12a:	429a      	cmp	r2, r3
 12c:	d009      	beq.n	142 <Reset_Handler+0x1e>
 12e:	4b22      	ldr	r3, [pc, #136]	; (1b8 <Reset_Handler+0x94>)
 130:	4a20      	ldr	r2, [pc, #128]	; (1b4 <Reset_Handler+0x90>)
 132:	e003      	b.n	13c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
 134:	6811      	ldr	r1, [r2, #0]
 136:	6019      	str	r1, [r3, #0]
 138:	3304      	adds	r3, #4
 13a:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
 13c:	491f      	ldr	r1, [pc, #124]	; (1bc <Reset_Handler+0x98>)
 13e:	428b      	cmp	r3, r1
 140:	d3f8      	bcc.n	134 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
 142:	4b1f      	ldr	r3, [pc, #124]	; (1c0 <Reset_Handler+0x9c>)
 144:	e002      	b.n	14c <Reset_Handler+0x28>
                *pDest++ = 0;
 146:	2200      	movs	r2, #0
 148:	601a      	str	r2, [r3, #0]
 14a:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
 14c:	4a1d      	ldr	r2, [pc, #116]	; (1c4 <Reset_Handler+0xa0>)
 14e:	4293      	cmp	r3, r2
 150:	d3f9      	bcc.n	146 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 152:	4a1d      	ldr	r2, [pc, #116]	; (1c8 <Reset_Handler+0xa4>)
 154:	21ff      	movs	r1, #255	; 0xff
 156:	4b1d      	ldr	r3, [pc, #116]	; (1cc <Reset_Handler+0xa8>)
 158:	438b      	bics	r3, r1
 15a:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
 15c:	39fd      	subs	r1, #253	; 0xfd
 15e:	2390      	movs	r3, #144	; 0x90
 160:	005b      	lsls	r3, r3, #1
 162:	4a1b      	ldr	r2, [pc, #108]	; (1d0 <Reset_Handler+0xac>)
 164:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
 166:	4a1b      	ldr	r2, [pc, #108]	; (1d4 <Reset_Handler+0xb0>)
 168:	78d3      	ldrb	r3, [r2, #3]
 16a:	2503      	movs	r5, #3
 16c:	43ab      	bics	r3, r5
 16e:	2402      	movs	r4, #2
 170:	4323      	orrs	r3, r4
 172:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
 174:	78d3      	ldrb	r3, [r2, #3]
 176:	270c      	movs	r7, #12
 178:	43bb      	bics	r3, r7
 17a:	2608      	movs	r6, #8
 17c:	4333      	orrs	r3, r6
 17e:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
 180:	4b15      	ldr	r3, [pc, #84]	; (1d8 <Reset_Handler+0xb4>)
 182:	7b98      	ldrb	r0, [r3, #14]
 184:	2230      	movs	r2, #48	; 0x30
 186:	4390      	bics	r0, r2
 188:	2220      	movs	r2, #32
 18a:	4310      	orrs	r0, r2
 18c:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
 18e:	7b99      	ldrb	r1, [r3, #14]
 190:	43b9      	bics	r1, r7
 192:	4331      	orrs	r1, r6
 194:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
 196:	7b9a      	ldrb	r2, [r3, #14]
 198:	43aa      	bics	r2, r5
 19a:	4322      	orrs	r2, r4
 19c:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
 19e:	4a0f      	ldr	r2, [pc, #60]	; (1dc <Reset_Handler+0xb8>)
 1a0:	6851      	ldr	r1, [r2, #4]
 1a2:	2380      	movs	r3, #128	; 0x80
 1a4:	430b      	orrs	r3, r1
 1a6:	6053      	str	r3, [r2, #4]
        __libc_init_array();
 1a8:	4b0d      	ldr	r3, [pc, #52]	; (1e0 <Reset_Handler+0xbc>)
 1aa:	4798      	blx	r3
        main();
 1ac:	4b0d      	ldr	r3, [pc, #52]	; (1e4 <Reset_Handler+0xc0>)
 1ae:	4798      	blx	r3
 1b0:	e7fe      	b.n	1b0 <Reset_Handler+0x8c>
 1b2:	46c0      	nop			; (mov r8, r8)
 1b4:	0000056c 	.word	0x0000056c
 1b8:	20000000 	.word	0x20000000
 1bc:	20000000 	.word	0x20000000
 1c0:	20000000 	.word	0x20000000
 1c4:	20000020 	.word	0x20000020
 1c8:	e000ed00 	.word	0xe000ed00
 1cc:	00000000 	.word	0x00000000
 1d0:	41007000 	.word	0x41007000
 1d4:	41005000 	.word	0x41005000
 1d8:	41004800 	.word	0x41004800
 1dc:	41004000 	.word	0x41004000
 1e0:	00000505 	.word	0x00000505
 1e4:	0000039d 	.word	0x0000039d

000001e8 <system_init>:
#include <hal_init.h>
#include <hpl_gclk_base.h>
#include <hpl_pm_base.h>

void system_init(void)
{
 1e8:	b570      	push	{r4, r5, r6, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
 1ea:	4b15      	ldr	r3, [pc, #84]	; (240 <system_init+0x58>)
 1ec:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = ~data;
}

static inline void hri_port_clear_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
 1ee:	22c0      	movs	r2, #192	; 0xc0
 1f0:	05d2      	lsls	r2, r2, #23
 1f2:	2380      	movs	r3, #128	; 0x80
 1f4:	02db      	lsls	r3, r3, #11
 1f6:	6153      	str	r3, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
 1f8:	6093      	str	r3, [r2, #8]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
 1fa:	4b12      	ldr	r3, [pc, #72]	; (244 <system_init+0x5c>)
 1fc:	2080      	movs	r0, #128	; 0x80
 1fe:	05c0      	lsls	r0, r0, #23
 200:	6298      	str	r0, [r3, #40]	; 0x28
 202:	4911      	ldr	r1, [pc, #68]	; (248 <system_init+0x60>)
 204:	6299      	str	r1, [r3, #40]	; 0x28
static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                    bool value)
{
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
 206:	2552      	movs	r5, #82	; 0x52
 208:	5d5c      	ldrb	r4, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
 20a:	2101      	movs	r1, #1
 20c:	438c      	bics	r4, r1
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
 20e:	555c      	strb	r4, [r3, r5]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
 210:	2480      	movs	r4, #128	; 0x80
 212:	0324      	lsls	r4, r4, #12
 214:	6154      	str	r4, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
 216:	6094      	str	r4, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
 218:	6298      	str	r0, [r3, #40]	; 0x28
 21a:	4c0c      	ldr	r4, [pc, #48]	; (24c <system_init+0x64>)
 21c:	629c      	str	r4, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
 21e:	3501      	adds	r5, #1
 220:	5d5c      	ldrb	r4, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
 222:	438c      	bics	r4, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
 224:	555c      	strb	r4, [r3, r5]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
 226:	2480      	movs	r4, #128	; 0x80
 228:	0564      	lsls	r4, r4, #21
 22a:	6154      	str	r4, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
 22c:	6094      	str	r4, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
 22e:	6298      	str	r0, [r3, #40]	; 0x28
 230:	4a07      	ldr	r2, [pc, #28]	; (250 <system_init+0x68>)
 232:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
 234:	205c      	movs	r0, #92	; 0x5c
 236:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN;
 238:	438a      	bics	r2, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
 23a:	541a      	strb	r2, [r3, r0]

	// Set pin direction to output
	gpio_set_pin_direction(G_LED, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(G_LED, GPIO_PIN_FUNCTION_OFF);
}
 23c:	bd70      	pop	{r4, r5, r6, pc}
 23e:	46c0      	nop			; (mov r8, r8)
 240:	00000299 	.word	0x00000299
 244:	41004400 	.word	0x41004400
 248:	c0000004 	.word	0xc0000004
 24c:	c0000008 	.word	0xc0000008
 250:	c0001000 	.word	0xc0001000

00000254 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
 254:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
 256:	4b04      	ldr	r3, [pc, #16]	; (268 <delay_ms+0x14>)
 258:	681c      	ldr	r4, [r3, #0]
 25a:	4b04      	ldr	r3, [pc, #16]	; (26c <delay_ms+0x18>)
 25c:	4798      	blx	r3
 25e:	0001      	movs	r1, r0
 260:	0020      	movs	r0, r4
 262:	4b03      	ldr	r3, [pc, #12]	; (270 <delay_ms+0x1c>)
 264:	4798      	blx	r3
}
 266:	bd10      	pop	{r4, pc}
 268:	2000001c 	.word	0x2000001c
 26c:	00000275 	.word	0x00000275
 270:	00000291 	.word	0x00000291

00000274 <_get_cycles_for_ms>:

/**
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
 274:	b510      	push	{r4, lr}
 276:	0003      	movs	r3, r0
		return (ms * (freq / 10000) + 2) / 3 * 10;
 278:	2064      	movs	r0, #100	; 0x64
 27a:	4358      	muls	r0, r3
 27c:	3002      	adds	r0, #2
 27e:	2103      	movs	r1, #3
 280:	4b02      	ldr	r3, [pc, #8]	; (28c <_get_cycles_for_ms+0x18>)
 282:	4798      	blx	r3
 284:	0083      	lsls	r3, r0, #2
 286:	181b      	adds	r3, r3, r0
 288:	0058      	lsls	r0, r3, #1
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
 28a:	bd10      	pop	{r4, pc}
 28c:	000003ed 	.word	0x000003ed

00000290 <_delay_cycles>:
{
#ifndef _UNIT_TEST_
	(void)hw;
	(void)cycles;
#if defined __GNUC__
	__asm(".syntax unified\n"
 290:	3901      	subs	r1, #1
 292:	d8fd      	bhi.n	290 <_delay_cycles>
	__asm("__delay:\n"
	      "subs r1, r1, #1\n"
	      "bhi __delay\n");
#endif
#endif
}
 294:	4770      	bx	lr
	...

00000298 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
 298:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
 29a:	4b07      	ldr	r3, [pc, #28]	; (2b8 <_init_chip+0x20>)
 29c:	685a      	ldr	r2, [r3, #4]
 29e:	605a      	str	r2, [r3, #4]
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_pm_init();
 2a0:	4b06      	ldr	r3, [pc, #24]	; (2bc <_init_chip+0x24>)
 2a2:	4798      	blx	r3
	_sysctrl_init_sources();
 2a4:	4b06      	ldr	r3, [pc, #24]	; (2c0 <_init_chip+0x28>)
 2a6:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
 2a8:	2008      	movs	r0, #8
 2aa:	4c06      	ldr	r4, [pc, #24]	; (2c4 <_init_chip+0x2c>)
 2ac:	47a0      	blx	r4
#endif
	_sysctrl_init_referenced_generators();
 2ae:	4b06      	ldr	r3, [pc, #24]	; (2c8 <_init_chip+0x30>)
 2b0:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
 2b2:	20f7      	movs	r0, #247	; 0xf7
 2b4:	47a0      	blx	r4
#if CONF_DMAC_ENABLE
	_pm_enable_bus_clock(PM_BUS_AHB, DMAC);
	_pm_enable_bus_clock(PM_BUS_APBB, DMAC);
	_dma_init();
#endif
}
 2b6:	bd10      	pop	{r4, pc}
 2b8:	41004000 	.word	0x41004000
 2bc:	000002e5 	.word	0x000002e5
 2c0:	00000305 	.word	0x00000305
 2c4:	000002cd 	.word	0x000002cd
 2c8:	00000351 	.word	0x00000351

000002cc <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GEN_0_GENEN == 1
	if (bm & (1ul << 0)) {
 2cc:	07c3      	lsls	r3, r0, #31
 2ce:	d506      	bpl.n	2de <_gclk_init_generators_by_fref+0x12>
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->GENDIV.reg = data;
 2d0:	4b03      	ldr	r3, [pc, #12]	; (2e0 <_gclk_init_generators_by_fref+0x14>)
 2d2:	2280      	movs	r2, #128	; 0x80
 2d4:	0052      	lsls	r2, r2, #1
 2d6:	609a      	str	r2, [r3, #8]
	((Gclk *)hw)->GENCTRL.reg = data;
 2d8:	2283      	movs	r2, #131	; 0x83
 2da:	0252      	lsls	r2, r2, #9
 2dc:	605a      	str	r2, [r3, #4]
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GEN_8_GENEN << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SRC | GCLK_GENCTRL_ID(8));
	}
#endif
}
 2de:	4770      	bx	lr
 2e0:	40000c00 	.word	0x40000c00

000002e4 <_pm_init>:
}

static inline void hri_pm_set_CPUSEL_CPUDIV_bf(const void *const hw, hri_pm_cpusel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->CPUSEL.reg |= PM_CPUSEL_CPUDIV(mask);
 2e4:	4b06      	ldr	r3, [pc, #24]	; (300 <_pm_init+0x1c>)
 2e6:	7a1a      	ldrb	r2, [r3, #8]
 2e8:	b2d2      	uxtb	r2, r2
 2ea:	721a      	strb	r2, [r3, #8]
}

static inline void hri_pm_set_APBASEL_APBADIV_bf(const void *const hw, hri_pm_apbasel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBASEL.reg |= PM_APBASEL_APBADIV(mask);
 2ec:	7a5a      	ldrb	r2, [r3, #9]
 2ee:	b2d2      	uxtb	r2, r2
 2f0:	725a      	strb	r2, [r3, #9]
}

static inline void hri_pm_set_APBBSEL_APBBDIV_bf(const void *const hw, hri_pm_apbbsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBBSEL.reg |= PM_APBBSEL_APBBDIV(mask);
 2f2:	7a9a      	ldrb	r2, [r3, #10]
 2f4:	b2d2      	uxtb	r2, r2
 2f6:	729a      	strb	r2, [r3, #10]
}

static inline void hri_pm_set_APBCSEL_APBCDIV_bf(const void *const hw, hri_pm_apbcsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBCSEL.reg |= PM_APBCSEL_APBCDIV(mask);
 2f8:	7ada      	ldrb	r2, [r3, #11]
 2fa:	b2d2      	uxtb	r2, r2
 2fc:	72da      	strb	r2, [r3, #11]
{
	hri_pm_set_CPUSEL_CPUDIV_bf(PM, CONF_CPU_DIV);
	hri_pm_set_APBASEL_APBADIV_bf(PM, CONF_APBA_DIV);
	hri_pm_set_APBBSEL_APBBDIV_bf(PM, CONF_APBB_DIV);
	hri_pm_set_APBCSEL_APBCDIV_bf(PM, CONF_APBC_DIV);
}
 2fe:	4770      	bx	lr
 300:	40000400 	.word	0x40000400

00000304 <_sysctrl_init_sources>:
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
 304:	4b0f      	ldr	r3, [pc, #60]	; (344 <_sysctrl_init_sources+0x40>)
 306:	6a19      	ldr	r1, [r3, #32]
	tmp = (tmp & SYSCTRL_OSC8M_CALIB_Msk) >> SYSCTRL_OSC8M_CALIB_Pos;
 308:	0c09      	lsrs	r1, r1, #16
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_FRANGE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
 30a:	6a1a      	ldr	r2, [r3, #32]

#if CONF_OSC8M_CONFIG == 1
	calib = hri_sysctrl_read_OSC8M_CALIB_bf(hw);

	hri_sysctrl_write_OSC8M_reg(hw,
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
 30c:	0f92      	lsrs	r2, r2, #30
 30e:	0792      	lsls	r2, r2, #30
#if CONF_OSC8M_OVERWRITE_CALIBRATION == 1
	                                SYSCTRL_OSC8M_CALIB(CONF_OSC8M_CALIB) |
#else
	                                SYSCTRL_OSC8M_CALIB(calib) |
 310:	0409      	lsls	r1, r1, #16
 312:	480d      	ldr	r0, [pc, #52]	; (348 <_sysctrl_init_sources+0x44>)
 314:	4001      	ands	r1, r0
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
 316:	430a      	orrs	r2, r1
	hri_sysctrl_write_OSC8M_reg(hw,
 318:	490c      	ldr	r1, [pc, #48]	; (34c <_sysctrl_init_sources+0x48>)
 31a:	430a      	orrs	r2, r1
}

static inline void hri_sysctrl_write_OSC8M_reg(const void *const hw, hri_sysctrl_osc8m_reg_t data)
{
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSC8M.reg = data;
 31c:	621a      	str	r2, [r3, #32]
	((Sysctrl *)hw)->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
 31e:	699a      	ldr	r2, [r3, #24]
 320:	2102      	movs	r1, #2
 322:	430a      	orrs	r2, r1
 324:	619a      	str	r2, [r3, #24]
	tmp = ((Sysctrl *)hw)->OSCULP32K.reg;
 326:	7f1a      	ldrb	r2, [r3, #28]
	tmp = (tmp & SYSCTRL_OSCULP32K_CALIB_Msk) >> SYSCTRL_OSCULP32K_CALIB_Pos;
 328:	311d      	adds	r1, #29
 32a:	400a      	ands	r2, r1
	((Sysctrl *)hw)->OSCULP32K.reg = data;
 32c:	771a      	strb	r2, [r3, #28]
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC32KRDY) >> SYSCTRL_PCLKSR_OSC32KRDY_Pos;
}

static inline bool hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(const void *const hw)
{
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC8MRDY) >> SYSCTRL_PCLKSR_OSC8MRDY_Pos;
 32e:	4b05      	ldr	r3, [pc, #20]	; (344 <_sysctrl_init_sources+0x40>)
 330:	68db      	ldr	r3, [r3, #12]
#endif
#endif

#if CONF_OSC8M_CONFIG == 1
#if CONF_OSC8M_ENABLE == 1
	while (!hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(hw))
 332:	071b      	lsls	r3, r3, #28
 334:	d5fb      	bpl.n	32e <_sysctrl_init_sources+0x2a>
	((Sysctrl *)hw)->OSC8M.reg |= SYSCTRL_OSC8M_ONDEMAND;
 336:	4a03      	ldr	r2, [pc, #12]	; (344 <_sysctrl_init_sources+0x40>)
 338:	6a13      	ldr	r3, [r2, #32]
 33a:	2180      	movs	r1, #128	; 0x80
 33c:	430b      	orrs	r3, r1
 33e:	6213      	str	r3, [r2, #32]
	hri_sysctrl_set_OSC8M_ONDEMAND_bit(hw);
#endif
#endif

	(void)calib, (void)hw;
}
 340:	4770      	bx	lr
 342:	46c0      	nop			; (mov r8, r8)
 344:	40000800 	.word	0x40000800
 348:	0fff0000 	.word	0x0fff0000
 34c:	00000302 	.word	0x00000302

00000350 <_sysctrl_init_referenced_generators>:
	((Sysctrl *)hw)->OSC32K.reg &= ~SYSCTRL_OSC32K_ENABLE;
 350:	4a02      	ldr	r2, [pc, #8]	; (35c <_sysctrl_init_referenced_generators+0xc>)
 352:	6993      	ldr	r3, [r2, #24]
 354:	2102      	movs	r1, #2
 356:	438b      	bics	r3, r1
 358:	6193      	str	r3, [r2, #24]
	/* Disable after all possible configurations needs sync written. */
	hri_sysctrl_clear_OSC32K_ENABLE_bit(hw);
#endif

	(void)hw;
}
 35a:	4770      	bx	lr
 35c:	40000800 	.word	0x40000800

00000360 <SET_R_LED_OFF>:
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
 360:	2280      	movs	r2, #128	; 0x80
 362:	0312      	lsls	r2, r2, #12
 364:	23c0      	movs	r3, #192	; 0xc0
 366:	05db      	lsls	r3, r3, #23
 368:	619a      	str	r2, [r3, #24]
/**
 * Desliga o LED da placa de expansão
 */
void SET_R_LED_OFF(void){
	gpio_set_pin_level(R_LED, true);
}
 36a:	4770      	bx	lr

0000036c <SET_G_LED_ON>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
 36c:	2280      	movs	r2, #128	; 0x80
 36e:	0552      	lsls	r2, r2, #21
 370:	23c0      	movs	r3, #192	; 0xc0
 372:	05db      	lsls	r3, r3, #23
 374:	615a      	str	r2, [r3, #20]
/**
 * Liga o LED da placa de expansão
 */
void SET_G_LED_ON(void){
	gpio_set_pin_level(G_LED, false);
}
 376:	4770      	bx	lr

00000378 <SET_G_LED_OFF>:
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
 378:	2280      	movs	r2, #128	; 0x80
 37a:	0552      	lsls	r2, r2, #21
 37c:	23c0      	movs	r3, #192	; 0xc0
 37e:	05db      	lsls	r3, r3, #23
 380:	619a      	str	r2, [r3, #24]
/**
 * Desliga o LED da placa de expansão
 */
void SET_G_LED_OFF(void){
	gpio_set_pin_level(G_LED, true);
}
 382:	4770      	bx	lr

00000384 <SET_B_LED_ON>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
 384:	2280      	movs	r2, #128	; 0x80
 386:	02d2      	lsls	r2, r2, #11
 388:	23c0      	movs	r3, #192	; 0xc0
 38a:	05db      	lsls	r3, r3, #23
 38c:	615a      	str	r2, [r3, #20]
/**
 * Liga o LED da placa de expansão
 */
void SET_B_LED_ON(void){
	gpio_set_pin_level(B_LED, false);
}
 38e:	4770      	bx	lr

00000390 <SET_B_LED_OFF>:
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
 390:	2280      	movs	r2, #128	; 0x80
 392:	02d2      	lsls	r2, r2, #11
 394:	23c0      	movs	r3, #192	; 0xc0
 396:	05db      	lsls	r3, r3, #23
 398:	619a      	str	r2, [r3, #24]
/**
 * Desliga o LED da placa de expansão
 */
void SET_B_LED_OFF(void){
	gpio_set_pin_level(B_LED, true);
}
 39a:	4770      	bx	lr

0000039c <main>:

int main(void)
{
 39c:	b570      	push	{r4, r5, r6, lr}
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
 39e:	4b0c      	ldr	r3, [pc, #48]	; (3d0 <main+0x34>)
 3a0:	4798      	blx	r3
	SET_R_LED_OFF();
 3a2:	4b0c      	ldr	r3, [pc, #48]	; (3d4 <main+0x38>)
 3a4:	4798      	blx	r3
	SET_G_LED_OFF();
 3a6:	4b0c      	ldr	r3, [pc, #48]	; (3d8 <main+0x3c>)
 3a8:	4798      	blx	r3
	SET_B_LED_OFF();
 3aa:	4b0c      	ldr	r3, [pc, #48]	; (3dc <main+0x40>)
 3ac:	4798      	blx	r3

	/* Replace with your application code */
	while (1) {
		SET_B_LED_ON();
 3ae:	4b0c      	ldr	r3, [pc, #48]	; (3e0 <main+0x44>)
 3b0:	4798      	blx	r3
		SET_G_LED_ON();
 3b2:	4b0c      	ldr	r3, [pc, #48]	; (3e4 <main+0x48>)
 3b4:	4798      	blx	r3
		delay_ms(500);
 3b6:	25fa      	movs	r5, #250	; 0xfa
 3b8:	006d      	lsls	r5, r5, #1
 3ba:	0028      	movs	r0, r5
 3bc:	4c0a      	ldr	r4, [pc, #40]	; (3e8 <main+0x4c>)
 3be:	47a0      	blx	r4
		SET_B_LED_OFF();
 3c0:	4b06      	ldr	r3, [pc, #24]	; (3dc <main+0x40>)
 3c2:	4798      	blx	r3
		SET_G_LED_OFF();
 3c4:	4b04      	ldr	r3, [pc, #16]	; (3d8 <main+0x3c>)
 3c6:	4798      	blx	r3
		delay_ms(500);
 3c8:	0028      	movs	r0, r5
 3ca:	47a0      	blx	r4
 3cc:	e7ef      	b.n	3ae <main+0x12>
 3ce:	46c0      	nop			; (mov r8, r8)
 3d0:	00000115 	.word	0x00000115
 3d4:	00000361 	.word	0x00000361
 3d8:	00000379 	.word	0x00000379
 3dc:	00000391 	.word	0x00000391
 3e0:	00000385 	.word	0x00000385
 3e4:	0000036d 	.word	0x0000036d
 3e8:	00000255 	.word	0x00000255

000003ec <__udivsi3>:
 3ec:	2200      	movs	r2, #0
 3ee:	0843      	lsrs	r3, r0, #1
 3f0:	428b      	cmp	r3, r1
 3f2:	d374      	bcc.n	4de <__udivsi3+0xf2>
 3f4:	0903      	lsrs	r3, r0, #4
 3f6:	428b      	cmp	r3, r1
 3f8:	d35f      	bcc.n	4ba <__udivsi3+0xce>
 3fa:	0a03      	lsrs	r3, r0, #8
 3fc:	428b      	cmp	r3, r1
 3fe:	d344      	bcc.n	48a <__udivsi3+0x9e>
 400:	0b03      	lsrs	r3, r0, #12
 402:	428b      	cmp	r3, r1
 404:	d328      	bcc.n	458 <__udivsi3+0x6c>
 406:	0c03      	lsrs	r3, r0, #16
 408:	428b      	cmp	r3, r1
 40a:	d30d      	bcc.n	428 <__udivsi3+0x3c>
 40c:	22ff      	movs	r2, #255	; 0xff
 40e:	0209      	lsls	r1, r1, #8
 410:	ba12      	rev	r2, r2
 412:	0c03      	lsrs	r3, r0, #16
 414:	428b      	cmp	r3, r1
 416:	d302      	bcc.n	41e <__udivsi3+0x32>
 418:	1212      	asrs	r2, r2, #8
 41a:	0209      	lsls	r1, r1, #8
 41c:	d065      	beq.n	4ea <__udivsi3+0xfe>
 41e:	0b03      	lsrs	r3, r0, #12
 420:	428b      	cmp	r3, r1
 422:	d319      	bcc.n	458 <__udivsi3+0x6c>
 424:	e000      	b.n	428 <__udivsi3+0x3c>
 426:	0a09      	lsrs	r1, r1, #8
 428:	0bc3      	lsrs	r3, r0, #15
 42a:	428b      	cmp	r3, r1
 42c:	d301      	bcc.n	432 <__udivsi3+0x46>
 42e:	03cb      	lsls	r3, r1, #15
 430:	1ac0      	subs	r0, r0, r3
 432:	4152      	adcs	r2, r2
 434:	0b83      	lsrs	r3, r0, #14
 436:	428b      	cmp	r3, r1
 438:	d301      	bcc.n	43e <__udivsi3+0x52>
 43a:	038b      	lsls	r3, r1, #14
 43c:	1ac0      	subs	r0, r0, r3
 43e:	4152      	adcs	r2, r2
 440:	0b43      	lsrs	r3, r0, #13
 442:	428b      	cmp	r3, r1
 444:	d301      	bcc.n	44a <__udivsi3+0x5e>
 446:	034b      	lsls	r3, r1, #13
 448:	1ac0      	subs	r0, r0, r3
 44a:	4152      	adcs	r2, r2
 44c:	0b03      	lsrs	r3, r0, #12
 44e:	428b      	cmp	r3, r1
 450:	d301      	bcc.n	456 <__udivsi3+0x6a>
 452:	030b      	lsls	r3, r1, #12
 454:	1ac0      	subs	r0, r0, r3
 456:	4152      	adcs	r2, r2
 458:	0ac3      	lsrs	r3, r0, #11
 45a:	428b      	cmp	r3, r1
 45c:	d301      	bcc.n	462 <__udivsi3+0x76>
 45e:	02cb      	lsls	r3, r1, #11
 460:	1ac0      	subs	r0, r0, r3
 462:	4152      	adcs	r2, r2
 464:	0a83      	lsrs	r3, r0, #10
 466:	428b      	cmp	r3, r1
 468:	d301      	bcc.n	46e <__udivsi3+0x82>
 46a:	028b      	lsls	r3, r1, #10
 46c:	1ac0      	subs	r0, r0, r3
 46e:	4152      	adcs	r2, r2
 470:	0a43      	lsrs	r3, r0, #9
 472:	428b      	cmp	r3, r1
 474:	d301      	bcc.n	47a <__udivsi3+0x8e>
 476:	024b      	lsls	r3, r1, #9
 478:	1ac0      	subs	r0, r0, r3
 47a:	4152      	adcs	r2, r2
 47c:	0a03      	lsrs	r3, r0, #8
 47e:	428b      	cmp	r3, r1
 480:	d301      	bcc.n	486 <__udivsi3+0x9a>
 482:	020b      	lsls	r3, r1, #8
 484:	1ac0      	subs	r0, r0, r3
 486:	4152      	adcs	r2, r2
 488:	d2cd      	bcs.n	426 <__udivsi3+0x3a>
 48a:	09c3      	lsrs	r3, r0, #7
 48c:	428b      	cmp	r3, r1
 48e:	d301      	bcc.n	494 <__udivsi3+0xa8>
 490:	01cb      	lsls	r3, r1, #7
 492:	1ac0      	subs	r0, r0, r3
 494:	4152      	adcs	r2, r2
 496:	0983      	lsrs	r3, r0, #6
 498:	428b      	cmp	r3, r1
 49a:	d301      	bcc.n	4a0 <__udivsi3+0xb4>
 49c:	018b      	lsls	r3, r1, #6
 49e:	1ac0      	subs	r0, r0, r3
 4a0:	4152      	adcs	r2, r2
 4a2:	0943      	lsrs	r3, r0, #5
 4a4:	428b      	cmp	r3, r1
 4a6:	d301      	bcc.n	4ac <__udivsi3+0xc0>
 4a8:	014b      	lsls	r3, r1, #5
 4aa:	1ac0      	subs	r0, r0, r3
 4ac:	4152      	adcs	r2, r2
 4ae:	0903      	lsrs	r3, r0, #4
 4b0:	428b      	cmp	r3, r1
 4b2:	d301      	bcc.n	4b8 <__udivsi3+0xcc>
 4b4:	010b      	lsls	r3, r1, #4
 4b6:	1ac0      	subs	r0, r0, r3
 4b8:	4152      	adcs	r2, r2
 4ba:	08c3      	lsrs	r3, r0, #3
 4bc:	428b      	cmp	r3, r1
 4be:	d301      	bcc.n	4c4 <__udivsi3+0xd8>
 4c0:	00cb      	lsls	r3, r1, #3
 4c2:	1ac0      	subs	r0, r0, r3
 4c4:	4152      	adcs	r2, r2
 4c6:	0883      	lsrs	r3, r0, #2
 4c8:	428b      	cmp	r3, r1
 4ca:	d301      	bcc.n	4d0 <__udivsi3+0xe4>
 4cc:	008b      	lsls	r3, r1, #2
 4ce:	1ac0      	subs	r0, r0, r3
 4d0:	4152      	adcs	r2, r2
 4d2:	0843      	lsrs	r3, r0, #1
 4d4:	428b      	cmp	r3, r1
 4d6:	d301      	bcc.n	4dc <__udivsi3+0xf0>
 4d8:	004b      	lsls	r3, r1, #1
 4da:	1ac0      	subs	r0, r0, r3
 4dc:	4152      	adcs	r2, r2
 4de:	1a41      	subs	r1, r0, r1
 4e0:	d200      	bcs.n	4e4 <__udivsi3+0xf8>
 4e2:	4601      	mov	r1, r0
 4e4:	4152      	adcs	r2, r2
 4e6:	4610      	mov	r0, r2
 4e8:	4770      	bx	lr
 4ea:	e7ff      	b.n	4ec <__udivsi3+0x100>
 4ec:	b501      	push	{r0, lr}
 4ee:	2000      	movs	r0, #0
 4f0:	f000 f806 	bl	500 <__aeabi_idiv0>
 4f4:	bd02      	pop	{r1, pc}
 4f6:	46c0      	nop			; (mov r8, r8)

000004f8 <__aeabi_uidivmod>:
 4f8:	2900      	cmp	r1, #0
 4fa:	d0f7      	beq.n	4ec <__udivsi3+0x100>
 4fc:	e776      	b.n	3ec <__udivsi3>
 4fe:	4770      	bx	lr

00000500 <__aeabi_idiv0>:
 500:	4770      	bx	lr
 502:	46c0      	nop			; (mov r8, r8)

00000504 <__libc_init_array>:
 504:	b570      	push	{r4, r5, r6, lr}
 506:	2600      	movs	r6, #0
 508:	4d0c      	ldr	r5, [pc, #48]	; (53c <__libc_init_array+0x38>)
 50a:	4c0d      	ldr	r4, [pc, #52]	; (540 <__libc_init_array+0x3c>)
 50c:	1b64      	subs	r4, r4, r5
 50e:	10a4      	asrs	r4, r4, #2
 510:	42a6      	cmp	r6, r4
 512:	d109      	bne.n	528 <__libc_init_array+0x24>
 514:	2600      	movs	r6, #0
 516:	f000 f819 	bl	54c <_init>
 51a:	4d0a      	ldr	r5, [pc, #40]	; (544 <__libc_init_array+0x40>)
 51c:	4c0a      	ldr	r4, [pc, #40]	; (548 <__libc_init_array+0x44>)
 51e:	1b64      	subs	r4, r4, r5
 520:	10a4      	asrs	r4, r4, #2
 522:	42a6      	cmp	r6, r4
 524:	d105      	bne.n	532 <__libc_init_array+0x2e>
 526:	bd70      	pop	{r4, r5, r6, pc}
 528:	00b3      	lsls	r3, r6, #2
 52a:	58eb      	ldr	r3, [r5, r3]
 52c:	4798      	blx	r3
 52e:	3601      	adds	r6, #1
 530:	e7ee      	b.n	510 <__libc_init_array+0xc>
 532:	00b3      	lsls	r3, r6, #2
 534:	58eb      	ldr	r3, [r5, r3]
 536:	4798      	blx	r3
 538:	3601      	adds	r6, #1
 53a:	e7f2      	b.n	522 <__libc_init_array+0x1e>
 53c:	00000558 	.word	0x00000558
 540:	00000558 	.word	0x00000558
 544:	00000558 	.word	0x00000558
 548:	0000055c 	.word	0x0000055c

0000054c <_init>:
 54c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 54e:	46c0      	nop			; (mov r8, r8)
 550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 552:	bc08      	pop	{r3}
 554:	469e      	mov	lr, r3
 556:	4770      	bx	lr

00000558 <__init_array_start>:
 558:	000000dd 	.word	0x000000dd

0000055c <_fini>:
 55c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 55e:	46c0      	nop			; (mov r8, r8)
 560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 562:	bc08      	pop	{r3}
 564:	469e      	mov	lr, r3
 566:	4770      	bx	lr

00000568 <__fini_array_start>:
 568:	000000b5 	.word	0x000000b5
