v 20070626 1
T 200 4800 5 10 0 0 0 0 1
author=Bert Timmerman <bert.timmerman@xs4all.nl>
T 200 4600 5 10 0 0 0 0 1
description=Pre-programmed Gate Array Logic
T 200 4200 5 10 0 0 0 0 1
dist-license=GPL
T 200 4400 5 10 0 0 0 0 1
use-license=unlimited
T 300 3100 5 10 1 1 0 0 1
device=GAL16V8
T 200 3600 5 10 0 0 0 0 1
value=EPS000123-12
T 300 3300 5 10 1 1 0 0 1
refdes=U?
P 300 2700 0 2700 1 0 1
{
T 136 2750 5 8 1 1 0 0 1
pinnumber=1
T 136 2750 5 8 0 0 0 0 1
pinseq=1
T 450 2725 9 10 1 1 0 0 1
pinlabel=CLK
T 300 2700 5 10 0 0 0 0 1
pintype=clk
}
P 300 2400 0 2400 1 0 1
{
T 96 2450 5 8 1 1 0 0 1
pinnumber=2
T 96 2450 5 8 0 0 0 0 1
pinseq=2
T 350 2425 9 10 1 1 0 0 1
pinlabel=a
T 300 2400 5 10 0 0 0 0 1
pintype=in
}
P 300 2100 0 2100 1 0 1
{
T 120 2150 5 8 1 1 0 0 1
pinnumber=3
T 120 2150 5 8 0 0 0 0 1
pinseq=3
T 350 2125 9 10 1 1 0 0 1
pinlabel=b
T 300 2100 5 10 0 0 0 0 1
pintype=in
}
P 300 1800 0 1800 1 0 1
{
T 96 1850 5 8 1 1 0 0 1
pinnumber=4
T 96 1850 5 8 0 0 0 0 1
pinseq=4
T 350 1825 9 10 1 1 0 0 1
pinlabel=c
T 300 1800 5 10 0 0 0 0 1
pintype=in
}
P 300 1500 0 1500 1 0 1
{
T 120 1550 5 8 1 1 0 0 1
pinnumber=5
T 120 1550 5 8 0 0 0 0 1
pinseq=5
T 350 1525 9 10 1 1 0 0 1
pinlabel=d
T 300 1500 5 10 0 0 0 0 1
pintype=in
}
P 300 1200 0 1200 1 0 1
{
T 104 1250 5 8 1 1 0 0 1
pinnumber=6
T 104 1250 5 8 0 0 0 0 1
pinseq=6
T 350 1225 9 10 1 1 0 0 1
pinlabel=e
T 300 1200 5 10 0 0 0 0 1
pintype=in
}
P 300 900 0 900 1 0 1
{
T 120 950 5 8 1 1 0 0 1
pinnumber=7
T 120 950 5 8 0 0 0 0 1
pinseq=7
T 350 925 9 10 1 1 0 0 1
pinlabel=OVER
T 300 900 5 10 0 0 0 0 1
pintype=in
}
P 1600 600 1900 600 1 0 1
{
T 1700 650 5 8 1 1 0 0 1
pinnumber=12
T 1700 650 5 8 0 0 0 0 1
pinseq=9
T 1525 625 9 10 1 1 0 6 1
pinlabel=Q10
T 1600 600 5 10 0 0 0 0 1
pintype=io
}
P 1600 900 1900 900 1 0 1
{
T 1700 950 5 8 1 1 0 0 1
pinnumber=13
T 1700 950 5 8 0 0 0 0 1
pinseq=10
T 1525 925 9 10 1 1 0 6 1
pinlabel=Q11
T 1600 900 5 10 0 0 0 0 1
pintype=io
}
P 1600 1200 1900 1200 1 0 1
{
T 1700 1250 5 8 1 1 0 0 1
pinnumber=14
T 1700 1250 5 8 0 0 0 0 1
pinseq=11
T 1525 1225 9 10 1 1 0 6 1
pinlabel=PW
T 1600 1200 5 10 0 0 0 0 1
pintype=io
}
P 1600 1500 1900 1500 1 0 1
{
T 1700 1550 5 8 1 1 0 0 1
pinnumber=15
T 1700 1550 5 8 0 0 0 0 1
pinseq=12
T 1525 1525 9 10 1 1 0 6 1
pinlabel=Q4
T 1600 1500 5 10 0 0 0 0 1
pintype=io
}
P 1600 1800 1900 1800 1 0 1
{
T 1700 1850 5 8 1 1 0 0 1
pinnumber=16
T 1700 1850 5 8 0 0 0 0 1
pinseq=13
T 1525 1825 9 10 1 1 0 6 1
pinlabel=Q3
T 1600 1800 5 10 0 0 0 0 1
pintype=io
}
P 1600 2100 1900 2100 1 0 1
{
T 1700 2150 5 8 1 1 0 0 1
pinnumber=17
T 1700 2150 5 8 0 0 0 0 1
pinseq=14
T 1525 2125 9 10 1 1 0 6 1
pinlabel=Q2
T 1600 2100 5 10 0 0 0 0 1
pintype=io
}
P 1600 2400 1900 2400 1 0 1
{
T 1700 2450 5 8 1 1 0 0 1
pinnumber=18
T 1700 2450 5 8 0 0 0 0 1
pinseq=15
T 1525 2425 9 10 1 1 0 6 1
pinlabel=Q1
T 1600 2400 5 10 0 0 0 0 1
pintype=io
}
P 1600 2700 1900 2700 1 0 1
{
T 1700 2750 5 8 1 1 0 0 1
pinnumber=19
T 1700 2750 5 8 0 0 0 0 1
pinseq=16
T 1525 2725 9 10 1 1 0 6 1
pinlabel=Q0
T 1600 2700 5 10 0 0 0 0 1
pintype=io
}
B 300 300 1300 2700 3 0 0 0 -1 -1 0 0 -1 -1 -1 -1
L 300 2600 400 2700 3 0 0 0 -1 -1
L 300 2800 400 2700 3 0 0 0 -1 -1
