Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/u0694842/Desktop/oct14/Processor/testFin_isim_beh.exe -prj C:/Users/u0694842/Desktop/oct14/Processor/testFin_beh.prj work.testFin work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/u0694842/Desktop/oct14/Processor/Test_Cases.v" into library work
WARNING:HDLCompiler:568 - "C:/Users/u0694842/Desktop/oct14/Processor/Test_Cases.v" Line 48: Constant value is truncated to fit in <27> bits.
Analyzing Verilog file "C:/Users/u0694842/Desktop/oct14/Processor/testFin.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Test_Cases
Compiling module testFin
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/u0694842/Desktop/oct14/Processor/testFin_isim_beh.exe
Fuse Memory Usage: 27716 KB
Fuse CPU Usage: 467 ms
