// Seed: 3608433554
module module_0;
  assign id_1 = id_1;
  module_2 modCall_1 ();
  assign id_1 = id_1[""];
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3, id_4, id_5;
  wire id_6;
  module_0 modCall_1 ();
  always $display;
  id_7(
      id_8, id_5.find
  );
  wire id_9;
endmodule
module module_2;
  assign id_1 = 1;
  wire id_2;
  reg  id_3;
  assign id_1 = id_3;
  always $display;
  wire id_4, id_5;
  always_comb
    if (1) begin : LABEL_0
      id_1 <= 1;
    end else;
  wire id_6;
  assign id_1 = id_1;
  wire id_7;
endmodule
