Analysis & Synthesis report for CtrlBox
Thu Jun 23 16:48:40 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |CtrlBox|trigger_singal_generator:U5|state
  9. State Machine - |CtrlBox|switch_jitter:U4|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: Top-level Entity: |CtrlBox
 16. Parameter Settings for User Entity Instance: RTC:time_1MHz
 17. Parameter Settings for User Entity Instance: i2c_slave:U2
 18. Parameter Settings for User Entity Instance: i2c_data:U3
 19. Parameter Settings for User Entity Instance: switch_jitter:U4
 20. Parameter Settings for User Entity Instance: trigger_singal_generator:U5
 21. Parameter Settings for User Entity Instance: pwm_generation:U7
 22. Parameter Settings for Inferred Entity Instance: trigger_singal_generator:U5|lpm_divide:Div1
 23. Parameter Settings for Inferred Entity Instance: trigger_singal_generator:U5|lpm_divide:Div0
 24. Port Connectivity Checks: "pwm_generation:U7"
 25. Port Connectivity Checks: "pulse_generation:U6"
 26. Port Connectivity Checks: "trigger_singal_generator:U5"
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Jun 23 16:48:40 2016            ;
; Quartus II 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name               ; CtrlBox                                          ;
; Top-level Entity Name       ; CtrlBox                                          ;
; Family                      ; Cyclone                                          ;
; Total logic elements        ; 1,611                                            ;
; Total pins                  ; 8                                                ;
; Total virtual pins          ; 0                                                ;
; Total memory bits           ; 0                                                ;
; Total PLLs                  ; 0                                                ;
+-----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C3T100C8        ;                    ;
; Top-level entity name                                                      ; CtrlBox            ; CtrlBox            ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; switch_jitter.v                  ; yes             ; User Verilog HDL File        ; C:/Users/shiha/Desktop/New FPGA ctrl/switch_jitter.v                  ;         ;
; i2c_data.v                       ; yes             ; User Verilog HDL File        ; C:/Users/shiha/Desktop/New FPGA ctrl/i2c_data.v                       ;         ;
; emc.v                            ; yes             ; User Verilog HDL File        ; C:/Users/shiha/Desktop/New FPGA ctrl/emc.v                            ;         ;
; CtrlBox.v                        ; yes             ; User Verilog HDL File        ; C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v                        ;         ;
; trigger_singal_generator.v       ; yes             ; User Verilog HDL File        ; C:/Users/shiha/Desktop/New FPGA ctrl/trigger_singal_generator.v       ;         ;
; RTC.v                            ; yes             ; User Verilog HDL File        ; C:/Users/shiha/Desktop/New FPGA ctrl/RTC.v                            ;         ;
; pulse_generation.v               ; yes             ; User Verilog HDL File        ; C:/Users/shiha/Desktop/New FPGA ctrl/pulse_generation.v               ;         ;
; i2c_slave.v                      ; yes             ; User Verilog HDL File        ; C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v                      ;         ;
; PWM_generation.v                 ; yes             ; User Verilog HDL File        ; C:/Users/shiha/Desktop/New FPGA ctrl/PWM_generation.v                 ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc      ;         ;
; db/lpm_divide_i8m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/lpm_divide_i8m.tdf            ;         ;
; db/sign_div_unsign_enh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/sign_div_unsign_enh.tdf       ;         ;
; db/alt_u_div_cue.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/alt_u_div_cue.tdf             ;         ;
; db/add_sub_3dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_3dc.tdf               ;         ;
; db/add_sub_4dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_4dc.tdf               ;         ;
; db/add_sub_kec.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_kec.tdf               ;         ;
; db/add_sub_lec.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_lec.tdf               ;         ;
; db/add_sub_mec.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_mec.tdf               ;         ;
; db/add_sub_nec.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_nec.tdf               ;         ;
; db/add_sub_oec.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_oec.tdf               ;         ;
; db/add_sub_pec.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_pec.tdf               ;         ;
; db/add_sub_5dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_5dc.tdf               ;         ;
; db/add_sub_6dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_6dc.tdf               ;         ;
; db/add_sub_7dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_7dc.tdf               ;         ;
; db/add_sub_8dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_8dc.tdf               ;         ;
; db/add_sub_9dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_9dc.tdf               ;         ;
; db/add_sub_adc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_adc.tdf               ;         ;
; db/add_sub_bdc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_bdc.tdf               ;         ;
; db/add_sub_jec.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_jec.tdf               ;         ;
; db/lpm_divide_h8m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/lpm_divide_h8m.tdf            ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/sign_div_unsign_dnh.tdf       ;         ;
; db/alt_u_div_aue.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/shiha/Desktop/New FPGA ctrl/db/alt_u_div_aue.tdf             ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Total logic elements                        ; 1611     ;
;     -- Combinational with no register       ; 1318     ;
;     -- Register only                        ; 126      ;
;     -- Combinational with a register        ; 167      ;
;                                             ;          ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 376      ;
;     -- 3 input functions                    ; 806      ;
;     -- 2 input functions                    ; 179      ;
;     -- 1 input functions                    ; 123      ;
;     -- 0 input functions                    ; 1        ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 875      ;
;     -- arithmetic mode                      ; 736      ;
;     -- qfbk mode                            ; 0        ;
;     -- register cascade mode                ; 0        ;
;     -- synchronous clear/load mode          ; 91       ;
;     -- asynchronous clear/load mode         ; 257      ;
;                                             ;          ;
; Total registers                             ; 293      ;
; Total logic cells in carry chains           ; 815      ;
; I/O pins                                    ; 8        ;
; Maximum fan-out node                        ; emc:U1|r ;
; Maximum fan-out                             ; 245      ;
; Total fan-out                               ; 5394     ;
; Average fan-out                             ; 3.33     ;
+---------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                         ; Library Name ;
+--------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CtrlBox                                   ; 1611 (2)    ; 293          ; 0           ; 8    ; 0            ; 1318 (2)     ; 126 (0)           ; 167 (0)          ; 815 (0)         ; 0 (0)      ; |CtrlBox                                                                                                                                                    ; work         ;
;    |RTC:time_1MHz|                         ; 11 (11)     ; 7            ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (7)            ; 6 (6)           ; 0 (0)      ; |CtrlBox|RTC:time_1MHz                                                                                                                                      ; work         ;
;    |emc:U1|                                ; 24 (24)     ; 11           ; 0           ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 11 (11)          ; 10 (10)         ; 0 (0)      ; |CtrlBox|emc:U1                                                                                                                                             ; work         ;
;    |i2c_data:U3|                           ; 138 (138)   ; 119          ; 0           ; 0    ; 0            ; 19 (19)      ; 117 (117)         ; 2 (2)            ; 1 (1)           ; 0 (0)      ; |CtrlBox|i2c_data:U3                                                                                                                                        ; work         ;
;    |i2c_slave:U2|                          ; 61 (61)     ; 37           ; 0           ; 0    ; 0            ; 24 (24)      ; 2 (2)             ; 35 (35)          ; 0 (0)           ; 0 (0)      ; |CtrlBox|i2c_slave:U2                                                                                                                                       ; work         ;
;    |pulse_generation:U6|                   ; 208 (208)   ; 36           ; 0           ; 0    ; 0            ; 172 (172)    ; 0 (0)             ; 36 (36)          ; 183 (183)       ; 0 (0)      ; |CtrlBox|pulse_generation:U6                                                                                                                                ; work         ;
;    |switch_jitter:U4|                      ; 48 (48)     ; 30           ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 30 (30)          ; 25 (25)         ; 0 (0)      ; |CtrlBox|switch_jitter:U4                                                                                                                                   ; work         ;
;    |trigger_singal_generator:U5|           ; 1119 (143)  ; 53           ; 0           ; 0    ; 0            ; 1066 (90)    ; 7 (7)             ; 46 (46)          ; 590 (62)        ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5                                                                                                                        ; work         ;
;       |lpm_divide:Div0|                    ; 323 (0)     ; 0            ; 0           ; 0    ; 0            ; 323 (0)      ; 0 (0)             ; 0 (0)            ; 180 (0)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0                                                                                                        ; work         ;
;          |lpm_divide_h8m:auto_generated|   ; 323 (0)     ; 0            ; 0           ; 0    ; 0            ; 323 (0)      ; 0 (0)             ; 0 (0)            ; 180 (0)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_dnh:divider|  ; 323 (0)     ; 0            ; 0           ; 0    ; 0            ; 323 (0)      ; 0 (0)             ; 0 (0)            ; 180 (0)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider                                              ; work         ;
;                |alt_u_div_aue:divider|     ; 323 (143)   ; 0            ; 0           ; 0    ; 0            ; 323 (143)    ; 0 (0)             ; 0 (0)            ; 180 (0)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider                        ; work         ;
;                   |add_sub_5dc:add_sub_2|  ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_5dc:add_sub_2  ; work         ;
;                   |add_sub_6dc:add_sub_3|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_6dc:add_sub_3  ; work         ;
;                   |add_sub_7dc:add_sub_4|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_7dc:add_sub_4  ; work         ;
;                   |add_sub_8dc:add_sub_5|  ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_8dc:add_sub_5  ; work         ;
;                   |add_sub_9dc:add_sub_6|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_9dc:add_sub_6  ; work         ;
;                   |add_sub_adc:add_sub_7|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_adc:add_sub_7  ; work         ;
;                   |add_sub_bdc:add_sub_8|  ; 12 (12)     ; 0            ; 0           ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8  ; work         ;
;                   |add_sub_jec:add_sub_9|  ; 10 (10)     ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_jec:add_sub_9  ; work         ;
;                   |add_sub_kec:add_sub_10| ; 14 (14)     ; 0            ; 0           ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10 ; work         ;
;                   |add_sub_lec:add_sub_11| ; 12 (12)     ; 0            ; 0           ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_lec:add_sub_11 ; work         ;
;                   |add_sub_mec:add_sub_12| ; 16 (16)     ; 0            ; 0           ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 16 (16)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_mec:add_sub_12 ; work         ;
;                   |add_sub_nec:add_sub_13| ; 17 (17)     ; 0            ; 0           ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 17 (17)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13 ; work         ;
;                   |add_sub_oec:add_sub_14| ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14 ; work         ;
;                   |add_sub_pec:add_sub_15| ; 19 (19)     ; 0            ; 0           ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15 ; work         ;
;                   |add_sub_pec:add_sub_16| ; 17 (17)     ; 0            ; 0           ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 17 (17)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_16 ; work         ;
;       |lpm_divide:Div1|                    ; 653 (0)     ; 0            ; 0           ; 0    ; 0            ; 653 (0)      ; 0 (0)             ; 0 (0)            ; 348 (0)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1                                                                                                        ; work         ;
;          |lpm_divide_i8m:auto_generated|   ; 653 (0)     ; 0            ; 0           ; 0    ; 0            ; 653 (0)      ; 0 (0)             ; 0 (0)            ; 348 (0)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_enh:divider|  ; 653 (0)     ; 0            ; 0           ; 0    ; 0            ; 653 (0)      ; 0 (0)             ; 0 (0)            ; 348 (0)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider                                              ; work         ;
;                |alt_u_div_cue:divider|     ; 653 (304)   ; 0            ; 0           ; 0    ; 0            ; 653 (304)    ; 0 (0)             ; 0 (0)            ; 348 (0)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider                        ; work         ;
;                   |add_sub_5dc:add_sub_2|  ; 3 (3)       ; 0            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_5dc:add_sub_2  ; work         ;
;                   |add_sub_6dc:add_sub_3|  ; 4 (4)       ; 0            ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_6dc:add_sub_3  ; work         ;
;                   |add_sub_7dc:add_sub_4|  ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_7dc:add_sub_4  ; work         ;
;                   |add_sub_8dc:add_sub_5|  ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_8dc:add_sub_5  ; work         ;
;                   |add_sub_9dc:add_sub_6|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_9dc:add_sub_6  ; work         ;
;                   |add_sub_adc:add_sub_7|  ; 10 (10)     ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_adc:add_sub_7  ; work         ;
;                   |add_sub_bdc:add_sub_8|  ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_bdc:add_sub_8  ; work         ;
;                   |add_sub_jec:add_sub_9|  ; 13 (13)     ; 0            ; 0           ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 13 (13)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_jec:add_sub_9  ; work         ;
;                   |add_sub_kec:add_sub_10| ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_kec:add_sub_10 ; work         ;
;                   |add_sub_lec:add_sub_11| ; 12 (12)     ; 0            ; 0           ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_lec:add_sub_11 ; work         ;
;                   |add_sub_mec:add_sub_12| ; 13 (13)     ; 0            ; 0           ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 13 (13)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_mec:add_sub_12 ; work         ;
;                   |add_sub_nec:add_sub_13| ; 14 (14)     ; 0            ; 0           ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_nec:add_sub_13 ; work         ;
;                   |add_sub_oec:add_sub_14| ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_oec:add_sub_14 ; work         ;
;                   |add_sub_pec:add_sub_15| ; 19 (19)     ; 0            ; 0           ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_15 ; work         ;
;                   |add_sub_pec:add_sub_16| ; 19 (19)     ; 0            ; 0           ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_16 ; work         ;
;                   |add_sub_pec:add_sub_17| ; 19 (19)     ; 0            ; 0           ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_17 ; work         ;
;                   |add_sub_pec:add_sub_18| ; 16 (16)     ; 0            ; 0           ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 16 (16)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_18 ; work         ;
;                   |add_sub_pec:add_sub_19| ; 19 (19)     ; 0            ; 0           ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_19 ; work         ;
;                   |add_sub_pec:add_sub_20| ; 19 (19)     ; 0            ; 0           ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_20 ; work         ;
;                   |add_sub_pec:add_sub_21| ; 19 (19)     ; 0            ; 0           ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_21 ; work         ;
;                   |add_sub_pec:add_sub_22| ; 19 (19)     ; 0            ; 0           ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_22 ; work         ;
;                   |add_sub_pec:add_sub_23| ; 19 (19)     ; 0            ; 0           ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_23 ; work         ;
;                   |add_sub_pec:add_sub_24| ; 19 (19)     ; 0            ; 0           ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_24 ; work         ;
;                   |add_sub_pec:add_sub_25| ; 19 (19)     ; 0            ; 0           ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_25 ; work         ;
;                   |add_sub_pec:add_sub_26| ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 17 (17)         ; 0 (0)      ; |CtrlBox|trigger_singal_generator:U5|lpm_divide:Div1|lpm_divide_i8m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_cue:divider|add_sub_pec:add_sub_26 ; work         ;
+--------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |CtrlBox|trigger_singal_generator:U5|state ;
+------------+-----------+------------+-----------+----------+
; Name       ; state.RTN ; state.WAIT ; state.CHG ; state.00 ;
+------------+-----------+------------+-----------+----------+
; state.00   ; 0         ; 0          ; 0         ; 0        ;
; state.CHG  ; 0         ; 0          ; 1         ; 1        ;
; state.WAIT ; 0         ; 1          ; 0         ; 1        ;
; state.RTN  ; 1         ; 0          ; 0         ; 1        ;
+------------+-----------+------------+-----------+----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |CtrlBox|switch_jitter:U4|state               ;
+------------+------------+------------+-----------+------------+
; Name       ; state.DONE ; state.WAIT ; state.RUN ; state.IDEL ;
+------------+------------+------------+-----------+------------+
; state.IDEL ; 0          ; 0          ; 0         ; 0          ;
; state.RUN  ; 0          ; 0          ; 1         ; 1          ;
; state.WAIT ; 0          ; 1          ; 0         ; 1          ;
; state.DONE ; 1          ; 0          ; 0         ; 1          ;
+------------+------------+------------+-----------+------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+----------------------------------------------------+-------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal     ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------+------------------------+
; i2c_slave:U2|SDA_shadow                            ; i2c_slave:U2|SDA_shadow ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                         ;                        ;
+----------------------------------------------------+-------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; trigger_singal_generator:U5|state~8   ; Lost fanout        ;
; trigger_singal_generator:U5|state~9   ; Lost fanout        ;
; switch_jitter:U4|state~8              ; Lost fanout        ;
; switch_jitter:U4|state~9              ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 293   ;
; Number of registers using Synchronous Clear  ; 91    ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 224   ;
; Number of registers using Asynchronous Load  ; 33    ;
; Number of registers using Clock Enable       ; 186   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; pulse_generation:U6|Pulse_0            ; 1       ;
; pulse_generation:U6|Pulse_1            ; 1       ;
; pulse_generation:U6|Pulse_2            ; 1       ;
; i2c_slave:U2|adr_match                 ; 3       ;
; i2c_slave:U2|bitcnt[0]                 ; 12      ;
; i2c_slave:U2|bitcnt[1]                 ; 11      ;
; i2c_slave:U2|bitcnt[2]                 ; 10      ;
; i2c_data:U3|frequency_r[0]             ; 48      ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CtrlBox|trigger_singal_generator:U5|dcnt[0]              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |CtrlBox|trigger_singal_generator:U5|en_trigger_before[1] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CtrlBox|RTC:time_1MHz|counter[0]                         ;
; 6:1                ; 25 bits   ; 100 LEs       ; 25 LEs               ; 75 LEs                 ; Yes        ; |CtrlBox|switch_jitter:U4|counter[24]                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |CtrlBox|trigger_singal_generator:U5|counter[4]           ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; Yes        ; |CtrlBox|pulse_generation:U6|cnt[2]                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |CtrlBox|switch_jitter:U4|Selector3                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |CtrlBox|trigger_singal_generator:U5|Selector3            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |CtrlBox|trigger_singal_generator:U5|Selector0            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CtrlBox ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; Pulse_channel  ; 1     ; Signed Integer                                 ;
; PWM_channel    ; 0     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RTC:time_1MHz ;
+----------------+--------+----------------------------------+
; Parameter Name ; Value  ; Type                             ;
+----------------+--------+----------------------------------+
; DIVIDE         ; 110010 ; Unsigned Binary                  ;
+----------------+--------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_slave:U2 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; I2C_ADR        ; 0100111 ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_data:U3 ;
+----------------+----------+------------------------------+
; Parameter Name ; Value    ; Type                         ;
+----------------+----------+------------------------------+
; ENABLE         ; 10100000 ; Unsigned Binary              ;
; Single_Repeat  ; 10100010 ; Unsigned Binary              ;
; charging_en    ; 10100001 ; Unsigned Binary              ;
; Freq           ; 10110010 ; Unsigned Binary              ;
; pw_0           ; 11000001 ; Unsigned Binary              ;
; pw_1           ; 11000010 ; Unsigned Binary              ;
; pw_2           ; 11000011 ; Unsigned Binary              ;
; pw_3           ; 11000100 ; Unsigned Binary              ;
; pw_4           ; 11000101 ; Unsigned Binary              ;
; pw_5           ; 11000110 ; Unsigned Binary              ;
; pd_0           ; 11010001 ; Unsigned Binary              ;
; pd_1           ; 11010010 ; Unsigned Binary              ;
; pd_2           ; 11010011 ; Unsigned Binary              ;
; pd_3           ; 11010100 ; Unsigned Binary              ;
; pd_4           ; 11010101 ; Unsigned Binary              ;
; pd_5           ; 11010110 ; Unsigned Binary              ;
; pwmd_0         ; 11100001 ; Unsigned Binary              ;
; pwmd_1         ; 11100010 ; Unsigned Binary              ;
; pwmd_2         ; 11100011 ; Unsigned Binary              ;
; pwmd_3         ; 11100100 ; Unsigned Binary              ;
; pwmd_4         ; 11100101 ; Unsigned Binary              ;
; pwmd_5         ; 11100110 ; Unsigned Binary              ;
+----------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_jitter:U4 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; IDEL           ; 00    ; Unsigned Binary                      ;
; RUN            ; 01    ; Unsigned Binary                      ;
; WAIT           ; 10    ; Unsigned Binary                      ;
; DONE           ; 11    ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trigger_singal_generator:U5 ;
+----------------+-----------------------------+---------------------------+
; Parameter Name ; Value                       ; Type                      ;
+----------------+-----------------------------+---------------------------+
; IDEL           ; 00                          ; Unsigned Binary           ;
; CHG            ; 01                          ; Unsigned Binary           ;
; WAIT           ; 10                          ; Unsigned Binary           ;
; RTN            ; 11                          ; Unsigned Binary           ;
; timebase       ; 000000000011000011010100000 ; Unsigned Binary           ;
+----------------+-----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_generation:U7 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; dev            ; 10    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: trigger_singal_generator:U5|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                                            ;
; LPM_WIDTHD             ; 15             ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_i8m ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: trigger_singal_generator:U5|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                            ;
; LPM_WIDTHD             ; 15             ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_h8m ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_generation:U7"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; PWM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulse_generation:U6"                                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Pulse[5..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "trigger_singal_generator:U5" ;
+-----------+-------+----------+--------------------------+
; Port      ; Type  ; Severity ; Details                  ;
+-----------+-------+----------+--------------------------+
; trigger_2 ; Input ; Info     ; Stuck at GND             ;
; trigger_3 ; Input ; Info     ; Stuck at GND             ;
; trigger_4 ; Input ; Info     ; Stuck at GND             ;
+-----------+-------+----------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Jun 23 16:48:24 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CtrlBox -c CtrlBox
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file switch_jitter.v
    Info (12023): Found entity 1: switch_jitter
Info (12021): Found 1 design units, including 1 entities, in source file i2c_data.v
    Info (12023): Found entity 1: i2c_data
Info (12021): Found 1 design units, including 1 entities, in source file emc.v
    Info (12023): Found entity 1: emc
Info (12021): Found 1 design units, including 1 entities, in source file ctrlbox.v
    Info (12023): Found entity 1: CtrlBox
Info (12021): Found 1 design units, including 1 entities, in source file trigger_singal_generator.v
    Info (12023): Found entity 1: trigger_singal_generator
Info (12021): Found 1 design units, including 1 entities, in source file rtc.v
    Info (12023): Found entity 1: RTC
Info (12021): Found 1 design units, including 1 entities, in source file pulse_generation.v
    Info (12023): Found entity 1: pulse_generation
Info (12021): Found 1 design units, including 1 entities, in source file i2c_slave.v
    Info (12023): Found entity 1: i2c_slave
Info (12021): Found 1 design units, including 1 entities, in source file pwm_generation.v
    Info (12023): Found entity 1: pwm_generation
Info (12127): Elaborating entity "CtrlBox" for the top level hierarchy
Info (12128): Elaborating entity "emc" for hierarchy "emc:U1"
Info (12128): Elaborating entity "RTC" for hierarchy "RTC:time_1MHz"
Info (12128): Elaborating entity "i2c_slave" for hierarchy "i2c_slave:U2"
Info (10041): Inferred latch for "SDA_shadow" at i2c_slave.v(25)
Info (12128): Elaborating entity "i2c_data" for hierarchy "i2c_data:U3"
Info (12128): Elaborating entity "switch_jitter" for hierarchy "switch_jitter:U4"
Info (12128): Elaborating entity "trigger_singal_generator" for hierarchy "trigger_singal_generator:U5"
Warning (10230): Verilog HDL assignment warning at trigger_singal_generator.v(94): truncated value with size 32 to match size of target (27)
Info (12128): Elaborating entity "pulse_generation" for hierarchy "pulse_generation:U6"
Info (12128): Elaborating entity "pwm_generation" for hierarchy "pwm_generation:U7"
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "trigger_singal_generator:U5|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "trigger_singal_generator:U5|Div0"
Info (12130): Elaborated megafunction instantiation "trigger_singal_generator:U5|lpm_divide:Div1"
Info (12133): Instantiated megafunction "trigger_singal_generator:U5|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "27"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i8m.tdf
    Info (12023): Found entity 1: lpm_divide_i8m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info (12023): Found entity 1: sign_div_unsign_enh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_cue.tdf
    Info (12023): Found entity 1: alt_u_div_cue
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf
    Info (12023): Found entity 1: add_sub_3dc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf
    Info (12023): Found entity 1: add_sub_4dc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kec.tdf
    Info (12023): Found entity 1: add_sub_kec
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lec.tdf
    Info (12023): Found entity 1: add_sub_lec
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mec.tdf
    Info (12023): Found entity 1: add_sub_mec
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nec.tdf
    Info (12023): Found entity 1: add_sub_nec
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oec.tdf
    Info (12023): Found entity 1: add_sub_oec
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pec.tdf
    Info (12023): Found entity 1: add_sub_pec
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf
    Info (12023): Found entity 1: add_sub_5dc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf
    Info (12023): Found entity 1: add_sub_6dc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf
    Info (12023): Found entity 1: add_sub_7dc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf
    Info (12023): Found entity 1: add_sub_8dc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9dc.tdf
    Info (12023): Found entity 1: add_sub_9dc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_adc.tdf
    Info (12023): Found entity 1: add_sub_adc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bdc.tdf
    Info (12023): Found entity 1: add_sub_bdc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jec.tdf
    Info (12023): Found entity 1: add_sub_jec
Info (12130): Elaborated megafunction instantiation "trigger_singal_generator:U5|lpm_divide:Div0"
Info (12133): Instantiated megafunction "trigger_singal_generator:U5|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h8m.tdf
    Info (12023): Found entity 1: lpm_divide_h8m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_aue.tdf
    Info (12023): Found entity 1: alt_u_div_aue
Warning (13012): Latch i2c_slave:U2|SDA_shadow has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SDA~synth
Info (18000): Registers with preset signals will power-up high
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1619 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 4 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1611 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 503 megabytes
    Info: Processing ended: Thu Jun 23 16:48:40 2016
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


