
system_TC8234.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <TZ_SAU_Setup>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	4b2d      	ldr	r3, [pc, #180]	; (bc <TZ_SAU_Setup+0xbc>)
   6:	2200      	movs	r2, #0
   8:	609a      	str	r2, [r3, #8]
   a:	4b2c      	ldr	r3, [pc, #176]	; (bc <TZ_SAU_Setup+0xbc>)
   c:	2200      	movs	r2, #0
   e:	60da      	str	r2, [r3, #12]
  10:	4b2a      	ldr	r3, [pc, #168]	; (bc <TZ_SAU_Setup+0xbc>)
  12:	4a2b      	ldr	r2, [pc, #172]	; (c0 <TZ_SAU_Setup+0xc0>)
  14:	611a      	str	r2, [r3, #16]
  16:	4b29      	ldr	r3, [pc, #164]	; (bc <TZ_SAU_Setup+0xbc>)
  18:	2201      	movs	r2, #1
  1a:	609a      	str	r2, [r3, #8]
  1c:	4b27      	ldr	r3, [pc, #156]	; (bc <TZ_SAU_Setup+0xbc>)
  1e:	4a29      	ldr	r2, [pc, #164]	; (c4 <TZ_SAU_Setup+0xc4>)
  20:	60da      	str	r2, [r3, #12]
  22:	4b26      	ldr	r3, [pc, #152]	; (bc <TZ_SAU_Setup+0xbc>)
  24:	4a28      	ldr	r2, [pc, #160]	; (c8 <TZ_SAU_Setup+0xc8>)
  26:	611a      	str	r2, [r3, #16]
  28:	4b24      	ldr	r3, [pc, #144]	; (bc <TZ_SAU_Setup+0xbc>)
  2a:	2202      	movs	r2, #2
  2c:	609a      	str	r2, [r3, #8]
  2e:	4b23      	ldr	r3, [pc, #140]	; (bc <TZ_SAU_Setup+0xbc>)
  30:	4a26      	ldr	r2, [pc, #152]	; (cc <TZ_SAU_Setup+0xcc>)
  32:	60da      	str	r2, [r3, #12]
  34:	4b21      	ldr	r3, [pc, #132]	; (bc <TZ_SAU_Setup+0xbc>)
  36:	4a26      	ldr	r2, [pc, #152]	; (d0 <TZ_SAU_Setup+0xd0>)
  38:	611a      	str	r2, [r3, #16]
  3a:	4b20      	ldr	r3, [pc, #128]	; (bc <TZ_SAU_Setup+0xbc>)
  3c:	2203      	movs	r2, #3
  3e:	609a      	str	r2, [r3, #8]
  40:	4b1e      	ldr	r3, [pc, #120]	; (bc <TZ_SAU_Setup+0xbc>)
  42:	4a24      	ldr	r2, [pc, #144]	; (d4 <TZ_SAU_Setup+0xd4>)
  44:	60da      	str	r2, [r3, #12]
  46:	4b1d      	ldr	r3, [pc, #116]	; (bc <TZ_SAU_Setup+0xbc>)
  48:	4a23      	ldr	r2, [pc, #140]	; (d8 <TZ_SAU_Setup+0xd8>)
  4a:	611a      	str	r2, [r3, #16]
  4c:	4b1b      	ldr	r3, [pc, #108]	; (bc <TZ_SAU_Setup+0xbc>)
  4e:	2204      	movs	r2, #4
  50:	609a      	str	r2, [r3, #8]
  52:	4b1a      	ldr	r3, [pc, #104]	; (bc <TZ_SAU_Setup+0xbc>)
  54:	22a0      	movs	r2, #160	; 0xa0
  56:	05d2      	lsls	r2, r2, #23
  58:	60da      	str	r2, [r3, #12]
  5a:	4b18      	ldr	r3, [pc, #96]	; (bc <TZ_SAU_Setup+0xbc>)
  5c:	4a1f      	ldr	r2, [pc, #124]	; (dc <TZ_SAU_Setup+0xdc>)
  5e:	611a      	str	r2, [r3, #16]
  60:	4b16      	ldr	r3, [pc, #88]	; (bc <TZ_SAU_Setup+0xbc>)
  62:	2205      	movs	r2, #5
  64:	609a      	str	r2, [r3, #8]
  66:	4b15      	ldr	r3, [pc, #84]	; (bc <TZ_SAU_Setup+0xbc>)
  68:	4a1d      	ldr	r2, [pc, #116]	; (e0 <TZ_SAU_Setup+0xe0>)
  6a:	60da      	str	r2, [r3, #12]
  6c:	4b13      	ldr	r3, [pc, #76]	; (bc <TZ_SAU_Setup+0xbc>)
  6e:	4a1d      	ldr	r2, [pc, #116]	; (e4 <TZ_SAU_Setup+0xe4>)
  70:	611a      	str	r2, [r3, #16]
  72:	4b12      	ldr	r3, [pc, #72]	; (bc <TZ_SAU_Setup+0xbc>)
  74:	2201      	movs	r2, #1
  76:	601a      	str	r2, [r3, #0]
  78:	4b1b      	ldr	r3, [pc, #108]	; (e8 <TZ_SAU_Setup+0xe8>)
  7a:	4a1b      	ldr	r2, [pc, #108]	; (e8 <TZ_SAU_Setup+0xe8>)
  7c:	6912      	ldr	r2, [r2, #16]
  7e:	2108      	movs	r1, #8
  80:	438a      	bics	r2, r1
  82:	611a      	str	r2, [r3, #16]
  84:	4b18      	ldr	r3, [pc, #96]	; (e8 <TZ_SAU_Setup+0xe8>)
  86:	4a18      	ldr	r2, [pc, #96]	; (e8 <TZ_SAU_Setup+0xe8>)
  88:	68d2      	ldr	r2, [r2, #12]
  8a:	4918      	ldr	r1, [pc, #96]	; (ec <TZ_SAU_Setup+0xec>)
  8c:	400a      	ands	r2, r1
  8e:	f244 0100 	movw	r1, #16384	; 0x4000
  92:	430a      	orrs	r2, r1
  94:	60da      	str	r2, [r3, #12]
  96:	4a16      	ldr	r2, [pc, #88]	; (f0 <TZ_SAU_Setup+0xf0>)
  98:	f240 2380 	movw	r3, #640	; 0x280
  9c:	2100      	movs	r1, #0
  9e:	50d1      	str	r1, [r2, r3]
  a0:	4a13      	ldr	r2, [pc, #76]	; (f0 <TZ_SAU_Setup+0xf0>)
  a2:	f240 2384 	movw	r3, #644	; 0x284
  a6:	2100      	movs	r1, #0
  a8:	50d1      	str	r1, [r2, r3]
  aa:	4a11      	ldr	r2, [pc, #68]	; (f0 <TZ_SAU_Setup+0xf0>)
  ac:	f240 2388 	movw	r3, #648	; 0x288
  b0:	2100      	movs	r1, #0
  b2:	50d1      	str	r1, [r2, r3]
  b4:	46c0      	nop			; (mov r8, r8)
  b6:	46bd      	mov	sp, r7
  b8:	bd80      	pop	{r7, pc}
  ba:	46c0      	nop			; (mov r8, r8)
  bc:	e000edd0 	.word	0xe000edd0
  c0:	00040003 	.word	0x00040003
  c4:	10040000 	.word	0x10040000
  c8:	1007ffe1 	.word	0x1007ffe1
  cc:	2000fc00 	.word	0x2000fc00
  d0:	2000ffe3 	.word	0x2000ffe3
  d4:	30010000 	.word	0x30010000
  d8:	3001ffe1 	.word	0x3001ffe1
  dc:	5fffffe1 	.word	0x5fffffe1
  e0:	00807c00 	.word	0x00807c00
  e4:	00807fe3 	.word	0x00807fe3
  e8:	e000ed00 	.word	0xe000ed00
  ec:	ffffbff2 	.word	0xffffbff2
  f0:	e000e100 	.word	0xe000e100

000000f4 <SCU_Setup>:
  f4:	b580      	push	{r7, lr}
  f6:	af00      	add	r7, sp, #0
  f8:	4b0f      	ldr	r3, [pc, #60]	; (138 <SCU_Setup+0x44>)
  fa:	2201      	movs	r2, #1
  fc:	601a      	str	r2, [r3, #0]
  fe:	4b0e      	ldr	r3, [pc, #56]	; (138 <SCU_Setup+0x44>)
 100:	2200      	movs	r2, #0
 102:	605a      	str	r2, [r3, #4]
 104:	4b0c      	ldr	r3, [pc, #48]	; (138 <SCU_Setup+0x44>)
 106:	2200      	movs	r2, #0
 108:	609a      	str	r2, [r3, #8]
 10a:	4b0b      	ldr	r3, [pc, #44]	; (138 <SCU_Setup+0x44>)
 10c:	2280      	movs	r2, #128	; 0x80
 10e:	0252      	lsls	r2, r2, #9
 110:	60da      	str	r2, [r3, #12]
 112:	4b09      	ldr	r3, [pc, #36]	; (138 <SCU_Setup+0x44>)
 114:	2200      	movs	r2, #0
 116:	611a      	str	r2, [r3, #16]
 118:	4b07      	ldr	r3, [pc, #28]	; (138 <SCU_Setup+0x44>)
 11a:	2200      	movs	r2, #0
 11c:	615a      	str	r2, [r3, #20]
 11e:	4b06      	ldr	r3, [pc, #24]	; (138 <SCU_Setup+0x44>)
 120:	2200      	movs	r2, #0
 122:	619a      	str	r2, [r3, #24]
 124:	4b04      	ldr	r3, [pc, #16]	; (138 <SCU_Setup+0x44>)
 126:	2200      	movs	r2, #0
 128:	621a      	str	r2, [r3, #32]
 12a:	4b03      	ldr	r3, [pc, #12]	; (138 <SCU_Setup+0x44>)
 12c:	f64f 7200 	movw	r2, #65280	; 0xff00
 130:	625a      	str	r2, [r3, #36]	; 0x24
 132:	46c0      	nop			; (mov r8, r8)
 134:	46bd      	mov	sp, r7
 136:	bd80      	pop	{r7, pc}
 138:	4002f000 	.word	0x4002f000

0000013c <SystemCoreClockUpdate>:
 13c:	b580      	push	{r7, lr}
 13e:	af00      	add	r7, sp, #0
 140:	46c0      	nop			; (mov r8, r8)
 142:	46bd      	mov	sp, r7
 144:	bd80      	pop	{r7, pc}
 146:	46c0      	nop			; (mov r8, r8)

00000148 <SystemInit>:
 148:	b580      	push	{r7, lr}
 14a:	af00      	add	r7, sp, #0
 14c:	4b04      	ldr	r3, [pc, #16]	; (160 <SystemInit+0x18>)
 14e:	4a05      	ldr	r2, [pc, #20]	; (164 <SystemInit+0x1c>)
 150:	609a      	str	r2, [r3, #8]
 152:	f7ff ff55 	bl	0 <TZ_SAU_Setup>
 156:	f7ff ffcd 	bl	f4 <SCU_Setup>
 15a:	46c0      	nop			; (mov r8, r8)
 15c:	46bd      	mov	sp, r7
 15e:	bd80      	pop	{r7, pc}
 160:	e000ed00 	.word	0xe000ed00
 164:	00000000 	.word	0x00000000
