<stg><name>fft_stage.2_Pipeline_SKIP_X_SKIP_Y</name>


<trans_list>

<trans id="342" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %m2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %j1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %m1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %trunc_ln17_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln17

]]></Node>
<StgValue><ssdm name="trunc_ln17_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:9 %bound_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i14 0, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i32 0, i32 %m1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i32 0, i32 %j1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i32 0, i32 %m2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i32 0, i32 %j2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i7 0, i7 %k2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void %for.body26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body26:0 %j1_19 = load i32 %j1

]]></Node>
<StgValue><ssdm name="j1_19"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body26:1 %m1_13 = load i32 %m1

]]></Node>
<StgValue><ssdm name="m1_13"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body26:2 %indvar_flatten_load = load i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32">
<![CDATA[
for.body26:3 %trunc_ln1027 = trunc i32 %m1_13

]]></Node>
<StgValue><ssdm name="trunc_ln1027"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32">
<![CDATA[
for.body26:4 %trunc_ln1027_24 = trunc i32 %j1_19

]]></Node>
<StgValue><ssdm name="trunc_ln1027_24"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body26:5 %add40 = add i6 %trunc_ln1027_24, i6 %trunc_ln1027

]]></Node>
<StgValue><ssdm name="add40"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body26:6 %icmp_ln1027 = icmp_eq  i14 %indvar_flatten_load, i14 %bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body26:7 %add_ln1027 = add i14 %indvar_flatten_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln1027"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body26:8 %br_ln1027 = br i1 %icmp_ln1027, void %for.end_ifconv, void %if.end199.loopexit129.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1027"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.end_ifconv:0 %k2_load = load i7 %k2

]]></Node>
<StgValue><ssdm name="k2_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end_ifconv:3 %icmp_ln50 = icmp_ult  i32 %j1_19, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end_ifconv:4 %j1_20 = add i32 %j1_19, i32 1

]]></Node>
<StgValue><ssdm name="j1_20"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end_ifconv:5 %icmp_ln54 = icmp_eq  i32 %j1_19, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end_ifconv:6 %add_ln57 = add i32 %m1_13, i32 8

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:7 %j1_21 = select i1 %icmp_ln54, i32 0, i32 %j1_19

]]></Node>
<StgValue><ssdm name="j1_21"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:8 %m1_14 = select i1 %icmp_ln54, i32 %add_ln57, i32 %m1_13

]]></Node>
<StgValue><ssdm name="m1_14"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:9 %j1_22 = select i1 %icmp_ln50, i32 %j1_20, i32 %j1_21

]]></Node>
<StgValue><ssdm name="j1_22"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:10 %m1_15 = select i1 %icmp_ln50, i32 %m1_13, i32 %m1_14

]]></Node>
<StgValue><ssdm name="m1_15"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.end_ifconv:13 %icmp_ln1027_9 = icmp_eq  i7 %k2_load, i7 %trunc_ln17_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027_9"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:16 %select_ln1027_16 = select i1 %icmp_ln1027_9, i32 %j1_22, i32 %j1_19

]]></Node>
<StgValue><ssdm name="select_ln1027_16"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="32">
<![CDATA[
for.end_ifconv:17 %trunc_ln1027_25 = trunc i32 %select_ln1027_16

]]></Node>
<StgValue><ssdm name="trunc_ln1027_25"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="32">
<![CDATA[
for.end_ifconv:18 %trunc_ln1027_26 = trunc i32 %m1_15

]]></Node>
<StgValue><ssdm name="trunc_ln1027_26"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="32">
<![CDATA[
for.end_ifconv:19 %trunc_ln1027_27 = trunc i32 %j1_22

]]></Node>
<StgValue><ssdm name="trunc_ln1027_27"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end_ifconv:20 %add40_mid1 = add i6 %trunc_ln1027_27, i6 %trunc_ln1027_26

]]></Node>
<StgValue><ssdm name="add40_mid1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:30 %select_ln1027_18 = select i1 %icmp_ln1027_9, i32 %m1_15, i32 %m1_13

]]></Node>
<StgValue><ssdm name="select_ln1027_18"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.end_ifconv:143 %add_ln22 = add i7 %k2_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.end_ifconv:144 %k2_6 = select i1 %icmp_ln1027_9, i7 1, i7 %add_ln22

]]></Node>
<StgValue><ssdm name="k2_6"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end_ifconv:145 %store_ln22 = store i14 %add_ln1027, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end_ifconv:146 %store_ln22 = store i32 %select_ln1027_18, i32 %m1

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end_ifconv:147 %store_ln22 = store i32 %select_ln1027_16, i32 %j1

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end_ifconv:150 %store_ln22 = store i7 %k2_6, i7 %k2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end_ifconv:1 %j2_load = load i32 %j2

]]></Node>
<StgValue><ssdm name="j2_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end_ifconv:2 %m2_load = load i32 %m2

]]></Node>
<StgValue><ssdm name="m2_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:14 %select_ln1027 = select i1 %icmp_ln1027_9, i32 0, i32 %m2_load

]]></Node>
<StgValue><ssdm name="select_ln1027"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:15 %select_ln1027_15 = select i1 %icmp_ln1027_9, i32 0, i32 %j2_load

]]></Node>
<StgValue><ssdm name="select_ln1027_15"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.end_ifconv:21 %select_ln1027_17 = select i1 %icmp_ln1027_9, i6 %add40_mid1, i6 %add40

]]></Node>
<StgValue><ssdm name="select_ln1027_17"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end_ifconv:22 %add_ln1027_3 = add i6 %select_ln1027_17, i6 4

]]></Node>
<StgValue><ssdm name="add_ln1027_3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
for.end_ifconv:25 %zext_ln1027 = zext i32 %select_ln1027_16

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:26 %w_6_addr = getelementptr i16 %w_6, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="w_6_addr"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:27 %w_6_load = load i5 %w_6_addr

]]></Node>
<StgValue><ssdm name="w_6_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:28 %w_11_addr = getelementptr i16 %w_11, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="w_11_addr"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:29 %w_11_load = load i5 %w_11_addr

]]></Node>
<StgValue><ssdm name="w_11_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="32">
<![CDATA[
for.end_ifconv:31 %trunc_ln1027_28 = trunc i32 %select_ln1027

]]></Node>
<StgValue><ssdm name="trunc_ln1027_28"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="32">
<![CDATA[
for.end_ifconv:32 %trunc_ln1027_29 = trunc i32 %select_ln1027_15

]]></Node>
<StgValue><ssdm name="trunc_ln1027_29"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="32">
<![CDATA[
for.end_ifconv:33 %trunc_ln1027_30 = trunc i32 %select_ln1027_15

]]></Node>
<StgValue><ssdm name="trunc_ln1027_30"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end_ifconv:41 %add_ln28 = add i2 %trunc_ln1027_30, i2 %trunc_ln1027_25

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end_ifconv:47 %add_ln29 = add i12 %trunc_ln1027_29, i12 %trunc_ln1027_28

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end_ifconv:67 %add_ln30 = add i12 %add_ln29, i12 4

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end_ifconv:135 %icmp_ln40 = icmp_ult  i32 %select_ln1027_15, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end_ifconv:136 %j2_10 = add i32 %select_ln1027_15, i32 1

]]></Node>
<StgValue><ssdm name="j2_10"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end_ifconv:137 %icmp_ln44 = icmp_eq  i32 %select_ln1027_15, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end_ifconv:138 %add_ln47 = add i32 %select_ln1027, i32 8

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:139 %j2_11 = select i1 %icmp_ln44, i32 0, i32 %select_ln1027_15

]]></Node>
<StgValue><ssdm name="j2_11"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:140 %m2_7 = select i1 %icmp_ln44, i32 %add_ln47, i32 %select_ln1027

]]></Node>
<StgValue><ssdm name="m2_7"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:141 %j2_12 = select i1 %icmp_ln40, i32 %j2_10, i32 %j2_11

]]></Node>
<StgValue><ssdm name="j2_12"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:142 %m2_8 = select i1 %icmp_ln40, i32 %select_ln1027, i32 %m2_7

]]></Node>
<StgValue><ssdm name="m2_8"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end_ifconv:148 %store_ln22 = store i32 %m2_8, i32 %m2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end_ifconv:149 %store_ln22 = store i32 %j2_12, i32 %j2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.end_ifconv:23 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln1027_3, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.end_ifconv:24 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln1027_17, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:27 %w_6_load = load i5 %w_6_addr

]]></Node>
<StgValue><ssdm name="w_6_load"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:29 %w_11_load = load i5 %w_11_addr

]]></Node>
<StgValue><ssdm name="w_11_load"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
for.end_ifconv:36 %zext_ln27 = zext i32 %select_ln1027_15

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:37 %w_6_addr_1 = getelementptr i16 %w_6, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="w_6_addr_1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:38 %w_11_addr_1 = getelementptr i16 %w_11, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="w_11_addr_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:39 %w2_M_real = load i5 %w_6_addr_1

]]></Node>
<StgValue><ssdm name="w2_M_real"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:40 %w2_M_imag = load i5 %w_11_addr_1

]]></Node>
<StgValue><ssdm name="w2_M_imag"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end_ifconv:48 %add_ln388 = add i12 %tmp, i12 %add_ln29

]]></Node>
<StgValue><ssdm name="add_ln388"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="12">
<![CDATA[
for.end_ifconv:49 %zext_ln388 = zext i12 %add_ln388

]]></Node>
<StgValue><ssdm name="zext_ln388"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:50 %I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln388

]]></Node>
<StgValue><ssdm name="I_addr"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end_ifconv:51 %add_ln328 = add i12 %tmp_s, i12 %add_ln29

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="12">
<![CDATA[
for.end_ifconv:56 %I_load = load i12 %I_addr

]]></Node>
<StgValue><ssdm name="I_load"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end_ifconv:68 %add_ln388_7 = add i12 %tmp_s, i12 %add_ln30

]]></Node>
<StgValue><ssdm name="add_ln388_7"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="12">
<![CDATA[
for.end_ifconv:69 %zext_ln388_11 = zext i12 %add_ln388_7

]]></Node>
<StgValue><ssdm name="zext_ln388_11"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:70 %I_addr_21 = getelementptr i32 %I, i64 0, i64 %zext_ln388_11

]]></Node>
<StgValue><ssdm name="I_addr_21"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end_ifconv:71 %add_ln388_8 = add i12 %tmp, i12 %add_ln30

]]></Node>
<StgValue><ssdm name="add_ln388_8"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="12">
<![CDATA[
for.end_ifconv:76 %I_load_20 = load i12 %I_addr_21

]]></Node>
<StgValue><ssdm name="I_load_20"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="123" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:39 %w2_M_real = load i5 %w_6_addr_1

]]></Node>
<StgValue><ssdm name="w2_M_real"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:40 %w2_M_imag = load i5 %w_11_addr_1

]]></Node>
<StgValue><ssdm name="w2_M_imag"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="2">
<![CDATA[
for.end_ifconv:42 %zext_ln28 = zext i2 %add_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:43 %w_6_addr_2 = getelementptr i16 %w_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="w_6_addr_2"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:44 %w_11_addr_2 = getelementptr i16 %w_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="w_11_addr_2"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:45 %w12_M_real = load i5 %w_6_addr_2

]]></Node>
<StgValue><ssdm name="w12_M_real"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:46 %w12_M_imag = load i5 %w_11_addr_2

]]></Node>
<StgValue><ssdm name="w12_M_imag"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="12">
<![CDATA[
for.end_ifconv:56 %I_load = load i12 %I_addr

]]></Node>
<StgValue><ssdm name="I_load"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="32">
<![CDATA[
for.end_ifconv:57 %trunc_ln388 = trunc i32 %I_load

]]></Node>
<StgValue><ssdm name="trunc_ln388"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:58 %p_r_M_real = bitcast i16 %trunc_ln388

]]></Node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end_ifconv:59 %trunc_ln388_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln388_s"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:60 %p_r_M_imag = bitcast i16 %trunc_ln388_s

]]></Node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="12">
<![CDATA[
for.end_ifconv:72 %zext_ln388_12 = zext i12 %add_ln388_8

]]></Node>
<StgValue><ssdm name="zext_ln388_12"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:73 %I_addr_22 = getelementptr i32 %I, i64 0, i64 %zext_ln388_12

]]></Node>
<StgValue><ssdm name="I_addr_22"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="12">
<![CDATA[
for.end_ifconv:76 %I_load_20 = load i12 %I_addr_21

]]></Node>
<StgValue><ssdm name="I_load_20"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="32">
<![CDATA[
for.end_ifconv:77 %trunc_ln388_13 = trunc i32 %I_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln388_13"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:78 %p_r_M_real_78 = bitcast i16 %trunc_ln388_13

]]></Node>
<StgValue><ssdm name="p_r_M_real_78"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end_ifconv:79 %trunc_ln388_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_20, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln388_6"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:80 %p_r_M_imag_86 = bitcast i16 %trunc_ln388_6

]]></Node>
<StgValue><ssdm name="p_r_M_imag_86"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="12">
<![CDATA[
for.end_ifconv:87 %I_load_21 = load i12 %I_addr_22

]]></Node>
<StgValue><ssdm name="I_load_21"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="143" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:45 %w12_M_real = load i5 %w_6_addr_2

]]></Node>
<StgValue><ssdm name="w12_M_real"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:46 %w12_M_imag = load i5 %w_11_addr_2

]]></Node>
<StgValue><ssdm name="w12_M_imag"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:61 %mul_i_i = hmul i16 %p_r_M_real, i16 %w_6_load

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:62 %mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_11_load

]]></Node>
<StgValue><ssdm name="mul3_i_i"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:64 %mul6_i_i = hmul i16 %p_r_M_real, i16 %w_11_load

]]></Node>
<StgValue><ssdm name="mul6_i_i"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:65 %mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_6_load

]]></Node>
<StgValue><ssdm name="mul9_i_i"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:81 %mul_i_i7 = hmul i16 %p_r_M_real_78, i16 %w2_M_real

]]></Node>
<StgValue><ssdm name="mul_i_i7"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:82 %mul3_i_i7 = hmul i16 %p_r_M_imag_86, i16 %w2_M_imag

]]></Node>
<StgValue><ssdm name="mul3_i_i7"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="12">
<![CDATA[
for.end_ifconv:87 %I_load_21 = load i12 %I_addr_22

]]></Node>
<StgValue><ssdm name="I_load_21"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="32">
<![CDATA[
for.end_ifconv:88 %trunc_ln388_14 = trunc i32 %I_load_21

]]></Node>
<StgValue><ssdm name="trunc_ln388_14"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:89 %p_r_M_real_80 = bitcast i16 %trunc_ln388_14

]]></Node>
<StgValue><ssdm name="p_r_M_real_80"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end_ifconv:90 %trunc_ln388_8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_21, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln388_8"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:91 %p_r_M_imag_88 = bitcast i16 %trunc_ln388_8

]]></Node>
<StgValue><ssdm name="p_r_M_imag_88"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="156" st_id="7" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:61 %mul_i_i = hmul i16 %p_r_M_real, i16 %w_6_load

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:62 %mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_11_load

]]></Node>
<StgValue><ssdm name="mul3_i_i"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:64 %mul6_i_i = hmul i16 %p_r_M_real, i16 %w_11_load

]]></Node>
<StgValue><ssdm name="mul6_i_i"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:65 %mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_6_load

]]></Node>
<StgValue><ssdm name="mul9_i_i"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:81 %mul_i_i7 = hmul i16 %p_r_M_real_78, i16 %w2_M_real

]]></Node>
<StgValue><ssdm name="mul_i_i7"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:82 %mul3_i_i7 = hmul i16 %p_r_M_imag_86, i16 %w2_M_imag

]]></Node>
<StgValue><ssdm name="mul3_i_i7"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:84 %mul6_i_i7 = hmul i16 %p_r_M_real_78, i16 %w2_M_imag

]]></Node>
<StgValue><ssdm name="mul6_i_i7"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:85 %mul9_i_i7 = hmul i16 %p_r_M_imag_86, i16 %w2_M_real

]]></Node>
<StgValue><ssdm name="mul9_i_i7"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:92 %mul_i_i8 = hmul i16 %p_r_M_real_80, i16 %w12_M_real

]]></Node>
<StgValue><ssdm name="mul_i_i8"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:93 %mul3_i_i8 = hmul i16 %p_r_M_imag_88, i16 %w12_M_imag

]]></Node>
<StgValue><ssdm name="mul3_i_i8"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:95 %mul6_i_i8 = hmul i16 %p_r_M_real_80, i16 %w12_M_imag

]]></Node>
<StgValue><ssdm name="mul6_i_i8"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:96 %mul9_i_i8 = hmul i16 %p_r_M_imag_88, i16 %w12_M_real

]]></Node>
<StgValue><ssdm name="mul9_i_i8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="168" st_id="8" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:61 %mul_i_i = hmul i16 %p_r_M_real, i16 %w_6_load

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:62 %mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_11_load

]]></Node>
<StgValue><ssdm name="mul3_i_i"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:64 %mul6_i_i = hmul i16 %p_r_M_real, i16 %w_11_load

]]></Node>
<StgValue><ssdm name="mul6_i_i"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:65 %mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_6_load

]]></Node>
<StgValue><ssdm name="mul9_i_i"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:81 %mul_i_i7 = hmul i16 %p_r_M_real_78, i16 %w2_M_real

]]></Node>
<StgValue><ssdm name="mul_i_i7"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:82 %mul3_i_i7 = hmul i16 %p_r_M_imag_86, i16 %w2_M_imag

]]></Node>
<StgValue><ssdm name="mul3_i_i7"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:84 %mul6_i_i7 = hmul i16 %p_r_M_real_78, i16 %w2_M_imag

]]></Node>
<StgValue><ssdm name="mul6_i_i7"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:85 %mul9_i_i7 = hmul i16 %p_r_M_imag_86, i16 %w2_M_real

]]></Node>
<StgValue><ssdm name="mul9_i_i7"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:92 %mul_i_i8 = hmul i16 %p_r_M_real_80, i16 %w12_M_real

]]></Node>
<StgValue><ssdm name="mul_i_i8"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:93 %mul3_i_i8 = hmul i16 %p_r_M_imag_88, i16 %w12_M_imag

]]></Node>
<StgValue><ssdm name="mul3_i_i8"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:95 %mul6_i_i8 = hmul i16 %p_r_M_real_80, i16 %w12_M_imag

]]></Node>
<StgValue><ssdm name="mul6_i_i8"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:96 %mul9_i_i8 = hmul i16 %p_r_M_imag_88, i16 %w12_M_real

]]></Node>
<StgValue><ssdm name="mul9_i_i8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="180" st_id="9" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:61 %mul_i_i = hmul i16 %p_r_M_real, i16 %w_6_load

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:62 %mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_11_load

]]></Node>
<StgValue><ssdm name="mul3_i_i"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:64 %mul6_i_i = hmul i16 %p_r_M_real, i16 %w_11_load

]]></Node>
<StgValue><ssdm name="mul6_i_i"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:65 %mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_6_load

]]></Node>
<StgValue><ssdm name="mul9_i_i"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:81 %mul_i_i7 = hmul i16 %p_r_M_real_78, i16 %w2_M_real

]]></Node>
<StgValue><ssdm name="mul_i_i7"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:82 %mul3_i_i7 = hmul i16 %p_r_M_imag_86, i16 %w2_M_imag

]]></Node>
<StgValue><ssdm name="mul3_i_i7"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:84 %mul6_i_i7 = hmul i16 %p_r_M_real_78, i16 %w2_M_imag

]]></Node>
<StgValue><ssdm name="mul6_i_i7"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:85 %mul9_i_i7 = hmul i16 %p_r_M_imag_86, i16 %w2_M_real

]]></Node>
<StgValue><ssdm name="mul9_i_i7"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:92 %mul_i_i8 = hmul i16 %p_r_M_real_80, i16 %w12_M_real

]]></Node>
<StgValue><ssdm name="mul_i_i8"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:93 %mul3_i_i8 = hmul i16 %p_r_M_imag_88, i16 %w12_M_imag

]]></Node>
<StgValue><ssdm name="mul3_i_i8"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:95 %mul6_i_i8 = hmul i16 %p_r_M_real_80, i16 %w12_M_imag

]]></Node>
<StgValue><ssdm name="mul6_i_i8"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:96 %mul9_i_i8 = hmul i16 %p_r_M_imag_88, i16 %w12_M_real

]]></Node>
<StgValue><ssdm name="mul9_i_i8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="192" st_id="10" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:63 %p_r = hsub i16 %mul_i_i, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:66 %p_r_M_imag_92 = hadd i16 %mul6_i_i, i16 %mul9_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_92"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:83 %p_r_9 = hsub i16 %mul_i_i7, i16 %mul3_i_i7

]]></Node>
<StgValue><ssdm name="p_r_9"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:84 %mul6_i_i7 = hmul i16 %p_r_M_real_78, i16 %w2_M_imag

]]></Node>
<StgValue><ssdm name="mul6_i_i7"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:85 %mul9_i_i7 = hmul i16 %p_r_M_imag_86, i16 %w2_M_real

]]></Node>
<StgValue><ssdm name="mul9_i_i7"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:92 %mul_i_i8 = hmul i16 %p_r_M_real_80, i16 %w12_M_real

]]></Node>
<StgValue><ssdm name="mul_i_i8"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:93 %mul3_i_i8 = hmul i16 %p_r_M_imag_88, i16 %w12_M_imag

]]></Node>
<StgValue><ssdm name="mul3_i_i8"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:95 %mul6_i_i8 = hmul i16 %p_r_M_real_80, i16 %w12_M_imag

]]></Node>
<StgValue><ssdm name="mul6_i_i8"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:96 %mul9_i_i8 = hmul i16 %p_r_M_imag_88, i16 %w12_M_real

]]></Node>
<StgValue><ssdm name="mul9_i_i8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="201" st_id="11" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:63 %p_r = hsub i16 %mul_i_i, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:66 %p_r_M_imag_92 = hadd i16 %mul6_i_i, i16 %mul9_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_92"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:83 %p_r_9 = hsub i16 %mul_i_i7, i16 %mul3_i_i7

]]></Node>
<StgValue><ssdm name="p_r_9"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:86 %p_r_M_imag_102 = hadd i16 %mul6_i_i7, i16 %mul9_i_i7

]]></Node>
<StgValue><ssdm name="p_r_M_imag_102"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:94 %p_r_10 = hsub i16 %mul_i_i8, i16 %mul3_i_i8

]]></Node>
<StgValue><ssdm name="p_r_10"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:97 %p_r_M_imag_103 = hadd i16 %mul6_i_i8, i16 %mul9_i_i8

]]></Node>
<StgValue><ssdm name="p_r_M_imag_103"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="207" st_id="12" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:63 %p_r = hsub i16 %mul_i_i, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:66 %p_r_M_imag_92 = hadd i16 %mul6_i_i, i16 %mul9_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_92"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:83 %p_r_9 = hsub i16 %mul_i_i7, i16 %mul3_i_i7

]]></Node>
<StgValue><ssdm name="p_r_9"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:86 %p_r_M_imag_102 = hadd i16 %mul6_i_i7, i16 %mul9_i_i7

]]></Node>
<StgValue><ssdm name="p_r_M_imag_102"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:94 %p_r_10 = hsub i16 %mul_i_i8, i16 %mul3_i_i8

]]></Node>
<StgValue><ssdm name="p_r_10"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:97 %p_r_M_imag_103 = hadd i16 %mul6_i_i8, i16 %mul9_i_i8

]]></Node>
<StgValue><ssdm name="p_r_M_imag_103"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="12">
<![CDATA[
for.end_ifconv:52 %zext_ln328 = zext i12 %add_ln328

]]></Node>
<StgValue><ssdm name="zext_ln328"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:53 %I_addr_20 = getelementptr i32 %I, i64 0, i64 %zext_ln328

]]></Node>
<StgValue><ssdm name="I_addr_20"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:63 %p_r = hsub i16 %mul_i_i, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:66 %p_r_M_imag_92 = hadd i16 %mul6_i_i, i16 %mul9_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_92"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:83 %p_r_9 = hsub i16 %mul_i_i7, i16 %mul3_i_i7

]]></Node>
<StgValue><ssdm name="p_r_9"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:86 %p_r_M_imag_102 = hadd i16 %mul6_i_i7, i16 %mul9_i_i7

]]></Node>
<StgValue><ssdm name="p_r_M_imag_102"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:94 %p_r_10 = hsub i16 %mul_i_i8, i16 %mul3_i_i8

]]></Node>
<StgValue><ssdm name="p_r_10"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:97 %p_r_M_imag_103 = hadd i16 %mul6_i_i8, i16 %mul9_i_i8

]]></Node>
<StgValue><ssdm name="p_r_M_imag_103"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="12">
<![CDATA[
for.end_ifconv:98 %I_load_22 = load i12 %I_addr_20

]]></Node>
<StgValue><ssdm name="I_load_22"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="222" st_id="14" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:63 %p_r = hsub i16 %mul_i_i, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:66 %p_r_M_imag_92 = hadd i16 %mul6_i_i, i16 %mul9_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_92"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:83 %p_r_9 = hsub i16 %mul_i_i7, i16 %mul3_i_i7

]]></Node>
<StgValue><ssdm name="p_r_9"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:86 %p_r_M_imag_102 = hadd i16 %mul6_i_i7, i16 %mul9_i_i7

]]></Node>
<StgValue><ssdm name="p_r_M_imag_102"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:94 %p_r_10 = hsub i16 %mul_i_i8, i16 %mul3_i_i8

]]></Node>
<StgValue><ssdm name="p_r_10"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:97 %p_r_M_imag_103 = hadd i16 %mul6_i_i8, i16 %mul9_i_i8

]]></Node>
<StgValue><ssdm name="p_r_M_imag_103"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="12">
<![CDATA[
for.end_ifconv:98 %I_load_22 = load i12 %I_addr_20

]]></Node>
<StgValue><ssdm name="I_load_22"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="32">
<![CDATA[
for.end_ifconv:99 %trunc_ln328 = trunc i32 %I_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln328"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:100 %p_r_M_real_82 = bitcast i16 %trunc_ln328

]]></Node>
<StgValue><ssdm name="p_r_M_real_82"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end_ifconv:101 %trunc_ln328_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_22, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln328_4"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:102 %p_r_M_imag_90 = bitcast i16 %trunc_ln328_4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_90"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="233" st_id="15" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:86 %p_r_M_imag_102 = hadd i16 %mul6_i_i7, i16 %mul9_i_i7

]]></Node>
<StgValue><ssdm name="p_r_M_imag_102"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:94 %p_r_10 = hsub i16 %mul_i_i8, i16 %mul3_i_i8

]]></Node>
<StgValue><ssdm name="p_r_10"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:97 %p_r_M_imag_103 = hadd i16 %mul6_i_i8, i16 %mul9_i_i8

]]></Node>
<StgValue><ssdm name="p_r_M_imag_103"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:103 %p_r_M_real_91 = hadd i16 %p_r_M_real_82, i16 %p_r_9

]]></Node>
<StgValue><ssdm name="p_r_M_real_91"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:107 %p_r_M_real_89 = hsub i16 %p_r_M_real_82, i16 %p_r_9

]]></Node>
<StgValue><ssdm name="p_r_M_real_89"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="238" st_id="16" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:103 %p_r_M_real_91 = hadd i16 %p_r_M_real_82, i16 %p_r_9

]]></Node>
<StgValue><ssdm name="p_r_M_real_91"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:104 %p_r_M_imag_99 = hadd i16 %p_r_M_imag_90, i16 %p_r_M_imag_102

]]></Node>
<StgValue><ssdm name="p_r_M_imag_99"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:105 %p_r_M_real_94 = hadd i16 %p_r, i16 %p_r_10

]]></Node>
<StgValue><ssdm name="p_r_M_real_94"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:106 %p_r_M_imag_104 = hadd i16 %p_r_M_imag_92, i16 %p_r_M_imag_103

]]></Node>
<StgValue><ssdm name="p_r_M_imag_104"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:107 %p_r_M_real_89 = hsub i16 %p_r_M_real_82, i16 %p_r_9

]]></Node>
<StgValue><ssdm name="p_r_M_real_89"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:108 %p_r_M_imag_97 = hsub i16 %p_r_M_imag_90, i16 %p_r_M_imag_102

]]></Node>
<StgValue><ssdm name="p_r_M_imag_97"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:109 %p_r_M_real_95 = hsub i16 %p_r, i16 %p_r_10

]]></Node>
<StgValue><ssdm name="p_r_M_real_95"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:110 %p_r_M_imag_105 = hsub i16 %p_r_M_imag_92, i16 %p_r_M_imag_103

]]></Node>
<StgValue><ssdm name="p_r_M_imag_105"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="246" st_id="17" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:103 %p_r_M_real_91 = hadd i16 %p_r_M_real_82, i16 %p_r_9

]]></Node>
<StgValue><ssdm name="p_r_M_real_91"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:104 %p_r_M_imag_99 = hadd i16 %p_r_M_imag_90, i16 %p_r_M_imag_102

]]></Node>
<StgValue><ssdm name="p_r_M_imag_99"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:105 %p_r_M_real_94 = hadd i16 %p_r, i16 %p_r_10

]]></Node>
<StgValue><ssdm name="p_r_M_real_94"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:106 %p_r_M_imag_104 = hadd i16 %p_r_M_imag_92, i16 %p_r_M_imag_103

]]></Node>
<StgValue><ssdm name="p_r_M_imag_104"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:107 %p_r_M_real_89 = hsub i16 %p_r_M_real_82, i16 %p_r_9

]]></Node>
<StgValue><ssdm name="p_r_M_real_89"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:108 %p_r_M_imag_97 = hsub i16 %p_r_M_imag_90, i16 %p_r_M_imag_102

]]></Node>
<StgValue><ssdm name="p_r_M_imag_97"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:109 %p_r_M_real_95 = hsub i16 %p_r, i16 %p_r_10

]]></Node>
<StgValue><ssdm name="p_r_M_real_95"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:110 %p_r_M_imag_105 = hsub i16 %p_r_M_imag_92, i16 %p_r_M_imag_103

]]></Node>
<StgValue><ssdm name="p_r_M_imag_105"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="254" st_id="18" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:103 %p_r_M_real_91 = hadd i16 %p_r_M_real_82, i16 %p_r_9

]]></Node>
<StgValue><ssdm name="p_r_M_real_91"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:104 %p_r_M_imag_99 = hadd i16 %p_r_M_imag_90, i16 %p_r_M_imag_102

]]></Node>
<StgValue><ssdm name="p_r_M_imag_99"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:105 %p_r_M_real_94 = hadd i16 %p_r, i16 %p_r_10

]]></Node>
<StgValue><ssdm name="p_r_M_real_94"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:106 %p_r_M_imag_104 = hadd i16 %p_r_M_imag_92, i16 %p_r_M_imag_103

]]></Node>
<StgValue><ssdm name="p_r_M_imag_104"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:107 %p_r_M_real_89 = hsub i16 %p_r_M_real_82, i16 %p_r_9

]]></Node>
<StgValue><ssdm name="p_r_M_real_89"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:108 %p_r_M_imag_97 = hsub i16 %p_r_M_imag_90, i16 %p_r_M_imag_102

]]></Node>
<StgValue><ssdm name="p_r_M_imag_97"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:109 %p_r_M_real_95 = hsub i16 %p_r, i16 %p_r_10

]]></Node>
<StgValue><ssdm name="p_r_M_real_95"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:110 %p_r_M_imag_105 = hsub i16 %p_r_M_imag_92, i16 %p_r_M_imag_103

]]></Node>
<StgValue><ssdm name="p_r_M_imag_105"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="262" st_id="19" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:103 %p_r_M_real_91 = hadd i16 %p_r_M_real_82, i16 %p_r_9

]]></Node>
<StgValue><ssdm name="p_r_M_real_91"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:104 %p_r_M_imag_99 = hadd i16 %p_r_M_imag_90, i16 %p_r_M_imag_102

]]></Node>
<StgValue><ssdm name="p_r_M_imag_99"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:105 %p_r_M_real_94 = hadd i16 %p_r, i16 %p_r_10

]]></Node>
<StgValue><ssdm name="p_r_M_real_94"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:106 %p_r_M_imag_104 = hadd i16 %p_r_M_imag_92, i16 %p_r_M_imag_103

]]></Node>
<StgValue><ssdm name="p_r_M_imag_104"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:107 %p_r_M_real_89 = hsub i16 %p_r_M_real_82, i16 %p_r_9

]]></Node>
<StgValue><ssdm name="p_r_M_real_89"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:108 %p_r_M_imag_97 = hsub i16 %p_r_M_imag_90, i16 %p_r_M_imag_102

]]></Node>
<StgValue><ssdm name="p_r_M_imag_97"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:109 %p_r_M_real_95 = hsub i16 %p_r, i16 %p_r_10

]]></Node>
<StgValue><ssdm name="p_r_M_real_95"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:110 %p_r_M_imag_105 = hsub i16 %p_r_M_imag_92, i16 %p_r_M_imag_103

]]></Node>
<StgValue><ssdm name="p_r_M_imag_105"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="270" st_id="20" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:104 %p_r_M_imag_99 = hadd i16 %p_r_M_imag_90, i16 %p_r_M_imag_102

]]></Node>
<StgValue><ssdm name="p_r_M_imag_99"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:105 %p_r_M_real_94 = hadd i16 %p_r, i16 %p_r_10

]]></Node>
<StgValue><ssdm name="p_r_M_real_94"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:106 %p_r_M_imag_104 = hadd i16 %p_r_M_imag_92, i16 %p_r_M_imag_103

]]></Node>
<StgValue><ssdm name="p_r_M_imag_104"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:108 %p_r_M_imag_97 = hsub i16 %p_r_M_imag_90, i16 %p_r_M_imag_102

]]></Node>
<StgValue><ssdm name="p_r_M_imag_97"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:109 %p_r_M_real_95 = hsub i16 %p_r, i16 %p_r_10

]]></Node>
<StgValue><ssdm name="p_r_M_real_95"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:110 %p_r_M_imag_105 = hsub i16 %p_r_M_imag_92, i16 %p_r_M_imag_103

]]></Node>
<StgValue><ssdm name="p_r_M_imag_105"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="276" st_id="21" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:111 %p_r_M_real_88 = hadd i16 %p_r_M_real_91, i16 %p_r_M_real_94

]]></Node>
<StgValue><ssdm name="p_r_M_real_88"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:112 %p_r_M_imag_96 = hadd i16 %p_r_M_imag_99, i16 %p_r_M_imag_104

]]></Node>
<StgValue><ssdm name="p_r_M_imag_96"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:117 %p_r_M_real_90 = hadd i16 %p_r_M_real_89, i16 %p_r_M_real_95

]]></Node>
<StgValue><ssdm name="p_r_M_real_90"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:118 %p_r_M_imag_98 = hadd i16 %p_r_M_imag_97, i16 %p_r_M_imag_105

]]></Node>
<StgValue><ssdm name="p_r_M_imag_98"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:123 %p_r_M_real_92 = hsub i16 %p_r_M_real_91, i16 %p_r_M_real_94

]]></Node>
<StgValue><ssdm name="p_r_M_real_92"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:124 %p_r_M_imag_100 = hsub i16 %p_r_M_imag_99, i16 %p_r_M_imag_104

]]></Node>
<StgValue><ssdm name="p_r_M_imag_100"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="282" st_id="22" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:111 %p_r_M_real_88 = hadd i16 %p_r_M_real_91, i16 %p_r_M_real_94

]]></Node>
<StgValue><ssdm name="p_r_M_real_88"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:112 %p_r_M_imag_96 = hadd i16 %p_r_M_imag_99, i16 %p_r_M_imag_104

]]></Node>
<StgValue><ssdm name="p_r_M_imag_96"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:117 %p_r_M_real_90 = hadd i16 %p_r_M_real_89, i16 %p_r_M_real_95

]]></Node>
<StgValue><ssdm name="p_r_M_real_90"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:118 %p_r_M_imag_98 = hadd i16 %p_r_M_imag_97, i16 %p_r_M_imag_105

]]></Node>
<StgValue><ssdm name="p_r_M_imag_98"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:123 %p_r_M_real_92 = hsub i16 %p_r_M_real_91, i16 %p_r_M_real_94

]]></Node>
<StgValue><ssdm name="p_r_M_real_92"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:124 %p_r_M_imag_100 = hsub i16 %p_r_M_imag_99, i16 %p_r_M_imag_104

]]></Node>
<StgValue><ssdm name="p_r_M_imag_100"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:129 %p_r_M_real_93 = hsub i16 %p_r_M_real_89, i16 %p_r_M_real_95

]]></Node>
<StgValue><ssdm name="p_r_M_real_93"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:130 %p_r_M_imag_101 = hsub i16 %p_r_M_imag_97, i16 %p_r_M_imag_105

]]></Node>
<StgValue><ssdm name="p_r_M_imag_101"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="290" st_id="23" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:111 %p_r_M_real_88 = hadd i16 %p_r_M_real_91, i16 %p_r_M_real_94

]]></Node>
<StgValue><ssdm name="p_r_M_real_88"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:112 %p_r_M_imag_96 = hadd i16 %p_r_M_imag_99, i16 %p_r_M_imag_104

]]></Node>
<StgValue><ssdm name="p_r_M_imag_96"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:117 %p_r_M_real_90 = hadd i16 %p_r_M_real_89, i16 %p_r_M_real_95

]]></Node>
<StgValue><ssdm name="p_r_M_real_90"/></StgValue>
</operation>

<operation id="293" st_id="23" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:118 %p_r_M_imag_98 = hadd i16 %p_r_M_imag_97, i16 %p_r_M_imag_105

]]></Node>
<StgValue><ssdm name="p_r_M_imag_98"/></StgValue>
</operation>

<operation id="294" st_id="23" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:123 %p_r_M_real_92 = hsub i16 %p_r_M_real_91, i16 %p_r_M_real_94

]]></Node>
<StgValue><ssdm name="p_r_M_real_92"/></StgValue>
</operation>

<operation id="295" st_id="23" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:124 %p_r_M_imag_100 = hsub i16 %p_r_M_imag_99, i16 %p_r_M_imag_104

]]></Node>
<StgValue><ssdm name="p_r_M_imag_100"/></StgValue>
</operation>

<operation id="296" st_id="23" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:129 %p_r_M_real_93 = hsub i16 %p_r_M_real_89, i16 %p_r_M_real_95

]]></Node>
<StgValue><ssdm name="p_r_M_real_93"/></StgValue>
</operation>

<operation id="297" st_id="23" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:130 %p_r_M_imag_101 = hsub i16 %p_r_M_imag_97, i16 %p_r_M_imag_105

]]></Node>
<StgValue><ssdm name="p_r_M_imag_101"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="298" st_id="24" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:111 %p_r_M_real_88 = hadd i16 %p_r_M_real_91, i16 %p_r_M_real_94

]]></Node>
<StgValue><ssdm name="p_r_M_real_88"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:112 %p_r_M_imag_96 = hadd i16 %p_r_M_imag_99, i16 %p_r_M_imag_104

]]></Node>
<StgValue><ssdm name="p_r_M_imag_96"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:117 %p_r_M_real_90 = hadd i16 %p_r_M_real_89, i16 %p_r_M_real_95

]]></Node>
<StgValue><ssdm name="p_r_M_real_90"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:118 %p_r_M_imag_98 = hadd i16 %p_r_M_imag_97, i16 %p_r_M_imag_105

]]></Node>
<StgValue><ssdm name="p_r_M_imag_98"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:123 %p_r_M_real_92 = hsub i16 %p_r_M_real_91, i16 %p_r_M_real_94

]]></Node>
<StgValue><ssdm name="p_r_M_real_92"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:124 %p_r_M_imag_100 = hsub i16 %p_r_M_imag_99, i16 %p_r_M_imag_104

]]></Node>
<StgValue><ssdm name="p_r_M_imag_100"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:129 %p_r_M_real_93 = hsub i16 %p_r_M_real_89, i16 %p_r_M_real_95

]]></Node>
<StgValue><ssdm name="p_r_M_real_93"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:130 %p_r_M_imag_101 = hsub i16 %p_r_M_imag_97, i16 %p_r_M_imag_105

]]></Node>
<StgValue><ssdm name="p_r_M_imag_101"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="306" st_id="25" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:111 %p_r_M_real_88 = hadd i16 %p_r_M_real_91, i16 %p_r_M_real_94

]]></Node>
<StgValue><ssdm name="p_r_M_real_88"/></StgValue>
</operation>

<operation id="307" st_id="25" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:112 %p_r_M_imag_96 = hadd i16 %p_r_M_imag_99, i16 %p_r_M_imag_104

]]></Node>
<StgValue><ssdm name="p_r_M_imag_96"/></StgValue>
</operation>

<operation id="308" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:113 %bitcast_ln36 = bitcast i16 %p_r_M_real_88

]]></Node>
<StgValue><ssdm name="bitcast_ln36"/></StgValue>
</operation>

<operation id="309" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:114 %bitcast_ln36_4 = bitcast i16 %p_r_M_imag_96

]]></Node>
<StgValue><ssdm name="bitcast_ln36_4"/></StgValue>
</operation>

<operation id="310" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end_ifconv:115 %add3_i_i290_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln36_4, i16 %bitcast_ln36

]]></Node>
<StgValue><ssdm name="add3_i_i290_partset"/></StgValue>
</operation>

<operation id="311" st_id="25" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:117 %p_r_M_real_90 = hadd i16 %p_r_M_real_89, i16 %p_r_M_real_95

]]></Node>
<StgValue><ssdm name="p_r_M_real_90"/></StgValue>
</operation>

<operation id="312" st_id="25" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:118 %p_r_M_imag_98 = hadd i16 %p_r_M_imag_97, i16 %p_r_M_imag_105

]]></Node>
<StgValue><ssdm name="p_r_M_imag_98"/></StgValue>
</operation>

<operation id="313" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:119 %bitcast_ln37 = bitcast i16 %p_r_M_real_90

]]></Node>
<StgValue><ssdm name="bitcast_ln37"/></StgValue>
</operation>

<operation id="314" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:120 %bitcast_ln37_4 = bitcast i16 %p_r_M_imag_98

]]></Node>
<StgValue><ssdm name="bitcast_ln37_4"/></StgValue>
</operation>

<operation id="315" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end_ifconv:121 %add3_i_i294_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln37_4, i16 %bitcast_ln37

]]></Node>
<StgValue><ssdm name="add3_i_i294_partset"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:123 %p_r_M_real_92 = hsub i16 %p_r_M_real_91, i16 %p_r_M_real_94

]]></Node>
<StgValue><ssdm name="p_r_M_real_92"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:124 %p_r_M_imag_100 = hsub i16 %p_r_M_imag_99, i16 %p_r_M_imag_104

]]></Node>
<StgValue><ssdm name="p_r_M_imag_100"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:125 %bitcast_ln38 = bitcast i16 %p_r_M_real_92

]]></Node>
<StgValue><ssdm name="bitcast_ln38"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:126 %bitcast_ln38_4 = bitcast i16 %p_r_M_imag_100

]]></Node>
<StgValue><ssdm name="bitcast_ln38_4"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end_ifconv:127 %sub3_i_i298_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln38_4, i16 %bitcast_ln38

]]></Node>
<StgValue><ssdm name="sub3_i_i298_partset"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:129 %p_r_M_real_93 = hsub i16 %p_r_M_real_89, i16 %p_r_M_real_95

]]></Node>
<StgValue><ssdm name="p_r_M_real_93"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:130 %p_r_M_imag_101 = hsub i16 %p_r_M_imag_97, i16 %p_r_M_imag_105

]]></Node>
<StgValue><ssdm name="p_r_M_imag_101"/></StgValue>
</operation>

<operation id="341" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0">
<![CDATA[
if.end199.loopexit129.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="323" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:54 %X_addr18 = getelementptr i32 %X, i64 0, i64 %zext_ln328

]]></Node>
<StgValue><ssdm name="X_addr18"/></StgValue>
</operation>

<operation id="324" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:74 %X_addr = getelementptr i32 %X, i64 0, i64 %zext_ln388_11

]]></Node>
<StgValue><ssdm name="X_addr"/></StgValue>
</operation>

<operation id="325" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.end_ifconv:116 %store_ln36 = store i32 %add3_i_i290_partset, i12 %X_addr18

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="326" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.end_ifconv:122 %store_ln37 = store i32 %add3_i_i294_partset, i12 %X_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="327" st_id="26" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:129 %p_r_M_real_93 = hsub i16 %p_r_M_real_89, i16 %p_r_M_real_95

]]></Node>
<StgValue><ssdm name="p_r_M_real_93"/></StgValue>
</operation>

<operation id="328" st_id="26" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:130 %p_r_M_imag_101 = hsub i16 %p_r_M_imag_97, i16 %p_r_M_imag_105

]]></Node>
<StgValue><ssdm name="p_r_M_imag_101"/></StgValue>
</operation>

<operation id="329" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:131 %bitcast_ln39 = bitcast i16 %p_r_M_real_93

]]></Node>
<StgValue><ssdm name="bitcast_ln39"/></StgValue>
</operation>

<operation id="330" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:132 %bitcast_ln39_4 = bitcast i16 %p_r_M_imag_101

]]></Node>
<StgValue><ssdm name="bitcast_ln39_4"/></StgValue>
</operation>

<operation id="331" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end_ifconv:133 %sub3_i_i302_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln39_4, i16 %bitcast_ln39

]]></Node>
<StgValue><ssdm name="sub3_i_i302_partset"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="332" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.end_ifconv:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @SKIP_X_SKIP_Y_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="333" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.end_ifconv:12 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 64, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="334" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end_ifconv:34 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="335" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.end_ifconv:35 %specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="336" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:55 %X_addr_14 = getelementptr i32 %X, i64 0, i64 %zext_ln388

]]></Node>
<StgValue><ssdm name="X_addr_14"/></StgValue>
</operation>

<operation id="337" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:75 %X_addr_15 = getelementptr i32 %X, i64 0, i64 %zext_ln388_12

]]></Node>
<StgValue><ssdm name="X_addr_15"/></StgValue>
</operation>

<operation id="338" st_id="27" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.end_ifconv:128 %store_ln38 = store i32 %sub3_i_i298_partset, i12 %X_addr_14

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="339" st_id="27" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.end_ifconv:134 %store_ln39 = store i32 %sub3_i_i302_partset, i12 %X_addr_15

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
for.end_ifconv:151 %br_ln22 = br void %for.body26

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
