Version 4.0 HI-TECH Software Intermediate Code
[v F17068 `(v ~T0 @X0 0 tf ]
[v F17070 `(v ~T0 @X0 0 tf ]
[v F17093 `(v ~T0 @X0 0 tf ]
[v F17095 `(v ~T0 @X0 0 tf ]
"53 gemsecs.c
[; ;gemsecs.c: 53: LINK_STATES m_protocol(LINK_STATES *m_link)
[c E16751 0 1 2 3 4 5 6 .. ]
[n E16751 . LINK_STATE_IDLE LINK_STATE_ENQ LINK_STATE_EOT LINK_STATE_ACK LINK_STATE_DONE LINK_STATE_NAK LINK_STATE_ERROR  ]
"28 ./gemsecs.h
[; ;./gemsecs.h: 28:  typedef struct block10_type {
[s S2235 `ul 1 `uc 1 :7 `uc 1 :1 `uc 1 `uc 1 :7 `uc 1 :1 `uc 1 `uc 1 :7 `uc 1 :1 `uc 1 ]
[n S2235 block10_type systemb bidl bidh ebit function stream wbit didl didh rbit ]
"41
[; ;./gemsecs.h: 41:  typedef union block10 {
[u S2236 `uc -> 10 `i `S2235 1 ]
[n S2236 block10 b block ]
"124
[; ;./gemsecs.h: 124:  typedef struct header254 {
[s S2248 `us 1 `uc -> 244 `i `S2236 1 `uc 1 ]
[n S2248 header254 checksum data block length ]
"17 gemsecs.c
[; ;gemsecs.c: 17: extern header254 H254[];
[v _H254 `S2248 ~T0 @X0 -> 0 `x e ]
"154 ./mcc_generated_files/uart1.h
[; ;./mcc_generated_files/uart1.h: 154:  uint8_t UART1_is_rx_ready(void);
[v _UART1_is_rx_ready `(uc ~T0 @X0 0 ef ]
"300
[; ;./mcc_generated_files/uart1.h: 300:  uint8_t UART1_Read(void);
[v _UART1_Read `(uc ~T0 @X0 0 ef ]
"67 gemsecs.c
[; ;gemsecs.c: 67:     V.uart = 1;
[c E16721 0 1 2 3 4 5 6 .. ]
[n E16721 . SEQ_STATE_INIT SEQ_STATE_RX SEQ_STATE_TX SEQ_STATE_TRIGGER SEQ_STATE_QUEUE SEQ_STATE_DONE SEQ_STATE_ERROR  ]
[c E16730 0 1 2 3 4 .. ]
[n E16730 . UI_STATE_INIT UI_STATE_HOST UI_STATE_DEBUG UI_STATE_LOG UI_STATE_ERROR  ]
[c E16737 0 1 2 3 4 5 .. ]
[n E16737 . GEM_STATE_DISABLE GEM_STATE_COMM GEM_STATE_OFFLINE GEM_STATE_ONLINE GEM_STATE_REMOTE GEM_STATE_ERROR  ]
[c E16745 0 1 2 3 .. ]
[n E16745 . GEM_GENERIC GEM_VII80 GEM_E220 GEM_ERROR  ]
[c E16698 0 1 2 3 4 5 6 7 8 .. ]
[n E16698 . DIS_STR DIS_TERM DIS_LOG DIS_LOAD DIS_UNLOAD DIS_PUMP DIS_HELP DIS_SEQUENCE DIS_ERR  ]
"119 ./vconfig.h
[; ;./vconfig.h: 119:  typedef struct terminal_type {
[s S2231 `uc -> 32 `i `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `E16698 1 `E16698 1 `l 1 `us 1 ]
[n S2231 terminal_type ack TID mcode mparm cmdlen log_seq info help_temp ceid log_num ]
"194
[; ;./vconfig.h: 194:  typedef struct V_data {
[s S2232 `E16721 1 `E16730 1 `E16737 1 `E16745 1 `E16751 1 `E16751 1 `E16751 1 `uc -> 64 `i `uc -> 160 `i `uc -> 64 `i `ul 1 `ul 1 `l 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `E16730 1 `us 1 `us 1 `us 1 `us 1 `us 1 `us 1 `us 1 `us 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :2 `uc 1 `S2231 1 `uc 1 `uc 1 `uc 1 `uc 1 `Vuc 1 ]
[n S2232 V_data s_state ui_state g_state e_types m_l_state r_l_state t_l_state buf terminal info ticks systemb testing stream function error abort msg_error msg_ret alarm ui_sw r_checksum t_checksum checksum_error timer_error ping mode_pwm equip_timeout sequences rbit wbit ebit failed_send failed_receive queue debug help stack help_id response uart llid sid ping_count ticker ]
"3 gemsecs.c
[; ;gemsecs.c: 3: extern struct V_data V;
[v _V `S2232 ~T0 @X0 0 e ]
[v F17124 `(v ~T0 @X0 1 tf2`uc`us ]
"29 ./timers.h
[; ;./timers.h: 29: __attribute__((inline)) void StartTimer(uint8_t timer, uint16_t count);
[v _StartTimer `TF17124 ~T0 @X0 0 e ]
"68 gemsecs.c
[; ;gemsecs.c: 68:     StartTimer(TMR_T2, 3000);
[c E17110 0 1 2 3 4 5 6 7 8 9 10 11 .. ]
[n E17110 APP_TIMERS TMR_INTERNAL TMR_T1 TMR_T2 TMR_T3 TMR_T4 TMR_MC_TX TMR_HBIO TMR_INFO TMR_HELP TMR_HELPDIS TMR_DISPLAY TMR_COUNT  ]
"69
[; ;gemsecs.c: 69:     V.error = LINK_ERROR_NONE;
[c E16760 10 11 12 13 14 15 16 17 18 .. ]
[n E16760 . LINK_ERROR_NONE LINK_ERROR_T1 LINK_ERROR_T2 LINK_ERROR_T3 LINK_ERROR_T4 LINK_ERROR_CHECKSUM LINK_ERROR_NAK LINK_ERROR_ABORT LINK_ERROR_SEND  ]
"154 ./mcc_generated_files/uart2.h
[; ;./mcc_generated_files/uart2.h: 154: uint8_t UART2_is_rx_ready(void);
[v _UART2_is_rx_ready `(uc ~T0 @X0 0 ef ]
"300
[; ;./mcc_generated_files/uart2.h: 300: uint8_t UART2_Read(void);
[v _UART2_Read `(uc ~T0 @X0 0 ef ]
[v F17128 `(a ~T0 @X0 1 tf1`uc ]
"30 ./timers.h
[; ;./timers.h: 30: __attribute__((inline)) _Bool TimerDone(uint8_t timer);
[v _TimerDone `TF17128 ~T0 @X0 0 e ]
"46 ./gemsecs.h
[; ;./gemsecs.h: 46:  typedef struct header10 {
[s S2237 `us 1 `S2236 1 `uc 1 ]
[n S2237 header10 checksum block length ]
"4 gemsecs.c
[; ;gemsecs.c: 4: extern header10 r_block;
[v _r_block `S2237 ~T0 @X0 0 e ]
"5
[; ;gemsecs.c: 5: extern struct header10 H10[];
[v _H10 `S2237 ~T0 @X0 -> 0 `x e ]
"31 ./timers.h
[; ;./timers.h: 31: void WaitMs(uint16_t numMilliseconds);
[v _WaitMs `(v ~T0 @X0 0 ef1`us ]
"157 ./gemsecs.h
[; ;./gemsecs.h: 157:  void secs_II_monitor_message(uint8_t, uint8_t, uint16_t);
[v _secs_II_monitor_message `(v ~T0 @X0 0 ef3`uc`uc`us ]
"158
[; ;./gemsecs.h: 158:  GEM_STATES secs_gem_state(uint8_t, uint8_t);
[v _secs_gem_state `(E16737 ~T0 @X0 0 ef2`uc`uc ]
"78 ./mcc_generated_files/uart1.h
[; ;./mcc_generated_files/uart1.h: 78:  extern volatile uint8_t uart1RxCount;
[v _uart1RxCount `Vuc ~T0 @X0 0 e ]
"78 ./mcc_generated_files/uart2.h
[; ;./mcc_generated_files/uart2.h: 78: extern volatile uint8_t uart2RxCount;
[v _uart2RxCount `Vuc ~T0 @X0 0 e ]
"46188 /opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 46188:     struct {
[s S2086 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2086 . LATE0 LATE1 LATE2 ]
"46193
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 46193:     struct {
[s S2087 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2087 . LE0 LE1 LE2 ]
"46187
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 46187: typedef union {
[u S2085 `S2086 1 `S2087 1 ]
[n S2085 . . . ]
"46199
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 46199: extern volatile LATEbits_t LATEbits __attribute__((address(0x3FBE)));
[v _LATEbits `VS2085 ~T0 @X0 0 e@16318 ]
"327 ./mcc_generated_files/uart1.h
[; ;./mcc_generated_files/uart1.h: 327:  void UART1_Write(uint8_t txData);
[v _UART1_Write `(v ~T0 @X0 0 ef1`uc ]
"131 ./gemsecs.h
[; ;./gemsecs.h: 131:  typedef struct response_type {
[s S2249 `*uc 1 `uc 1 `*uc 1 `uc 1 :1 `uc 1 ]
[n S2249 response_type header length reply reply_length respond ]
"302 ./mcc_generated_files/uart1.h
[; ;./mcc_generated_files/uart1.h: 302:  void UART1_put_buffer(uint8_t);
[v _UART1_put_buffer `(v ~T0 @X0 0 ef1`uc ]
"154 ./gemsecs.h
[; ;./gemsecs.h: 154:  response_type secs_II_message(uint8_t, uint8_t);
[v _secs_II_message `(S2249 ~T0 @X0 0 ef2`uc`uc ]
"20 gemsecs.c
[; ;gemsecs.c: 20: static _Bool secs_send(uint8_t *, const uint8_t, const _Bool, const uint8_t);
[v _secs_send `(a ~T0 @X0 0 sf4`*uc`Cuc`Ca`Cuc ]
"204 ./mcc_generated_files/uart2.h
[; ;./mcc_generated_files/uart2.h: 204: uint8_t UART2_is_tx_ready(void);
[v _UART2_is_tx_ready `(uc ~T0 @X0 0 ef ]
"327
[; ;./mcc_generated_files/uart2.h: 327: void UART2_put_buffer(uint8_t);
[v _UART2_put_buffer `(v ~T0 @X0 0 ef1`uc ]
"325
[; ;./mcc_generated_files/uart2.h: 325: void UART2_Write(uint8_t txData);
[v _UART2_Write `(v ~T0 @X0 0 ef1`uc ]
"204 ./mcc_generated_files/uart1.h
[; ;./mcc_generated_files/uart1.h: 204:  uint8_t UART1_is_tx_ready(void);
[v _UART1_is_tx_ready `(uc ~T0 @X0 0 ef ]
"563 gemsecs.c
[; ;gemsecs.c: 563:  if (V.msg_error == MSG_ERROR_NONE) {
[c E16771 0 1 3 5 7 9 11 20 .. ]
[n E16771 . MSG_ERROR_NONE MSG_ERROR_ID MSG_ERROR_STREAM MSG_ERROR_FUNCTION MSG_ERROR_DATA MSG_ERROR_TIMEOUT MSG_ERROR_DATASIZE MSG_ERROR_RESET  ]
"110 ./gemsecs.h
[; ;./gemsecs.h: 110:  typedef struct header33 {
[s S2246 `us 1 `uc -> 23 `i `S2236 1 `uc 1 ]
[n S2246 header33 checksum data block length ]
"139
[; ;./gemsecs.h: 139:  typedef struct gem_message_type {
[s S2250 `S2246 1 `S2249 1 `us 1 ]
[n S2250 gem_message_type message block delay ]
"18 gemsecs.c
[; ;gemsecs.c: 18: extern gem_message_type S[4];
[v _S `S2250 ~T0 @X0 -> 0 `x e ]
"15
[; ;gemsecs.c: 15: extern const header33 HC33[];
[v _HC33 `CS2246 ~T0 @X0 -> 0 `x e ]
"115 /opt/microchip/xc8/v2.05/pic/include/c99/stdio.h
[v _sprintf `(i ~T0 @X0 0 e1v`*uc`*Cuc ]
"54 /opt/microchip/xc8/v2.05/pic/include/c99/string.h
[; ;/opt/microchip/xc8/v2.05/pic/include/c99/string.h: 54: size_t strlen (const char *);
[v _strlen `(ui ~T0 @X0 0 ef1`*Cuc ]
"14 gemsecs.c
[; ;gemsecs.c: 14: extern struct header33 H33[];
[v _H33 `S2246 ~T0 @X0 -> 0 `x e ]
"692
[; ;gemsecs.c: 692: P_CODES s10f1_opcmd(void)
[c E16683 0 1 2 3 4 5 6 7 8 9 10 11 12 .. ]
[n E16683 . CODE_TS CODE_TM CODE_ONLOCAL CODE_ONREMOTE CODE_OFFLINE CODE_DEBUG CODE_LOG CODE_LOAD CODE_UNLOAD CODE_PUMP CODE_HELP CODE_SEQUENCE CODE_ERR  ]
"45852 /opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 45852:     struct {
[s S2077 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2077 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"45862
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 45862:     struct {
[s S2078 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2078 . LB0 LB1 LB2 LB3 LB4 LB5 LB6 LB7 ]
"45851
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 45851: typedef union {
[u S2076 `S2077 1 `S2078 1 ]
[n S2076 . . . ]
"45873
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 45873: extern volatile LATBbits_t LATBbits __attribute__((address(0x3FBB)));
[v _LATBbits `VS2076 ~T0 @X0 0 e@16315 ]
"52 ./gemsecs.h
[; ;./gemsecs.h: 52:  typedef struct header12 {
[s S2238 `us 1 `uc -> 2 `i `S2236 1 `uc 1 ]
[n S2238 header12 checksum data block length ]
"6 gemsecs.c
[; ;gemsecs.c: 6: extern struct header12 H12[];
[v _H12 `S2238 ~T0 @X0 -> 0 `x e ]
"66 ./gemsecs.h
[; ;./gemsecs.h: 66:  typedef struct header14 {
[s S2240 `us 1 `uc -> 4 `i `S2236 1 `uc 1 ]
[n S2240 header14 checksum data block length ]
"8 gemsecs.c
[; ;gemsecs.c: 8: extern struct header14 H14[];
[v _H14 `S2240 ~T0 @X0 -> 0 `x e ]
"73 ./gemsecs.h
[; ;./gemsecs.h: 73:  typedef struct header17 {
[s S2241 `us 1 `uc -> 7 `i `S2236 1 `uc 1 ]
[n S2241 header17 checksum data block length ]
"9 gemsecs.c
[; ;gemsecs.c: 9: extern struct header17 H17[];
[v _H17 `S2241 ~T0 @X0 -> 0 `x e ]
"95 ./gemsecs.h
[; ;./gemsecs.h: 95:  typedef struct header26 {
[s S2244 `us 1 `uc -> 14 `i `uc -> 2 `i `S2236 1 `uc 1 ]
[n S2244 header26 checksum data datam block length ]
"12 gemsecs.c
[; ;gemsecs.c: 12: extern struct header26 H26[];
[v _H26 `S2244 ~T0 @X0 -> 0 `x e ]
"59 ./gemsecs.h
[; ;./gemsecs.h: 59:  typedef struct header13 {
[s S2239 `us 1 `uc -> 3 `i `S2236 1 `uc 1 ]
[n S2239 header13 checksum data block length ]
"7 gemsecs.c
[; ;gemsecs.c: 7: extern struct header13 H13[];
[v _H13 `S2239 ~T0 @X0 -> 0 `x e ]
"117 ./gemsecs.h
[; ;./gemsecs.h: 117:  typedef struct header53 {
[s S2247 `us 1 `uc -> 43 `i `S2236 1 `uc 1 ]
[n S2247 header53 checksum data block length ]
"16 gemsecs.c
[; ;gemsecs.c: 16: extern struct header53 H53[];
[v _H53 `S2247 ~T0 @X0 -> 0 `x e ]
"57 ./mydisplay.h
[; ;./mydisplay.h: 57: D_CODES set_display_info(const D_CODES);
[v _set_display_info `(E16698 ~T0 @X0 0 ef1`CE16698 ]
"249 ./mcc_generated_files/memory.h
[; ;./mcc_generated_files/memory.h: 249: void DATAEE_WriteByte(uint16_t bAdd, uint8_t bData);
[v _DATAEE_WriteByte `(v ~T0 @X0 0 ef2`us`uc ]
"58 ./mydisplay.h
[; ;./mydisplay.h: 58: D_CODES set_temp_display_help(const D_CODES);
[v _set_temp_display_help `(E16698 ~T0 @X0 0 ef1`CE16698 ]
[v F17187 `(E16698 ~T0 @X0 1 tf ]
"53
[; ;./mydisplay.h: 53: __attribute__((inline)) D_CODES display_info(void);
[v _display_info `TF17187 ~T0 @X0 0 e ]
"250 /opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 250: __asm("STATUS_CSHAD equ 03880h");
[; <" STATUS_CSHAD equ 03880h ;# ">
"339
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 339: __asm("WREG_CSHAD equ 03881h");
[; <" WREG_CSHAD equ 03881h ;# ">
"359
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 359: __asm("BSR_CSHAD equ 03882h");
[; <" BSR_CSHAD equ 03882h ;# ">
"366
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 366: __asm("SHADCON equ 03883h");
[; <" SHADCON equ 03883h ;# ">
"386
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 386: __asm("STATUS_SHAD equ 03884h");
[; <" STATUS_SHAD equ 03884h ;# ">
"475
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 475: __asm("WREG_SHAD equ 03885h");
[; <" WREG_SHAD equ 03885h ;# ">
"495
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 495: __asm("BSR_SHAD equ 03886h");
[; <" BSR_SHAD equ 03886h ;# ">
"502
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 502: __asm("PCLATH_SHAD equ 03887h");
[; <" PCLATH_SHAD equ 03887h ;# ">
"522
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 522: __asm("PCLATU_SHAD equ 03888h");
[; <" PCLATU_SHAD equ 03888h ;# ">
"542
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 542: __asm("FSR0SH equ 03889h");
[; <" FSR0SH equ 03889h ;# ">
"549
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 549: __asm("FSR0L_SHAD equ 03889h");
[; <" FSR0L_SHAD equ 03889h ;# ">
"569
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 569: __asm("FSR0H_SHAD equ 0388Ah");
[; <" FSR0H_SHAD equ 0388Ah ;# ">
"589
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 589: __asm("FSR1SH equ 0388Bh");
[; <" FSR1SH equ 0388Bh ;# ">
"596
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 596: __asm("FSR1L_SHAD equ 0388Bh");
[; <" FSR1L_SHAD equ 0388Bh ;# ">
"616
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 616: __asm("FSR1H_SHAD equ 0388Ch");
[; <" FSR1H_SHAD equ 0388Ch ;# ">
"636
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 636: __asm("FSR2SH equ 0388Dh");
[; <" FSR2SH equ 0388Dh ;# ">
"643
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 643: __asm("FSR2L_SHAD equ 0388Dh");
[; <" FSR2L_SHAD equ 0388Dh ;# ">
"663
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 663: __asm("FSR2H_SHAD equ 0388Eh");
[; <" FSR2H_SHAD equ 0388Eh ;# ">
"683
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 683: __asm("PRODSH equ 0388Fh");
[; <" PRODSH equ 0388Fh ;# ">
"690
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 690: __asm("PRODL_SHAD equ 0388Fh");
[; <" PRODL_SHAD equ 0388Fh ;# ">
"710
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 710: __asm("PRODH_SHAD equ 03890h");
[; <" PRODH_SHAD equ 03890h ;# ">
"730
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 730: __asm("IVTADL equ 0389Dh");
[; <" IVTADL equ 0389Dh ;# ">
"750
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 750: __asm("IVTADH equ 0389Eh");
[; <" IVTADH equ 0389Eh ;# ">
"770
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 770: __asm("IVTADU equ 0389Fh");
[; <" IVTADU equ 0389Fh ;# ">
"790
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 790: __asm("WDTCON0 equ 0395Bh");
[; <" WDTCON0 equ 0395Bh ;# ">
"865
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 865: __asm("WDTCON1 equ 0395Ch");
[; <" WDTCON1 equ 0395Ch ;# ">
"959
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 959: __asm("WDTPSL equ 0395Dh");
[; <" WDTPSL equ 0395Dh ;# ">
"1087
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 1087: __asm("WDTPSH equ 0395Eh");
[; <" WDTPSH equ 0395Eh ;# ">
"1215
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 1215: __asm("WDTTMR equ 0395Fh");
[; <" WDTTMR equ 0395Fh ;# ">
"1303
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 1303: __asm("CRCDATA equ 03960h");
[; <" CRCDATA equ 03960h ;# ">
"1310
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 1310: __asm("CRCDATL equ 03960h");
[; <" CRCDATL equ 03960h ;# ">
"1372
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 1372: __asm("CRCDATH equ 03961h");
[; <" CRCDATH equ 03961h ;# ">
"1434
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 1434: __asm("CRCACC equ 03962h");
[; <" CRCACC equ 03962h ;# ">
"1441
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 1441: __asm("CRCACCL equ 03962h");
[; <" CRCACCL equ 03962h ;# ">
"1503
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 1503: __asm("CRCACCH equ 03963h");
[; <" CRCACCH equ 03963h ;# ">
"1565
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 1565: __asm("CRCSHFT equ 03964h");
[; <" CRCSHFT equ 03964h ;# ">
"1572
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 1572: __asm("CRCSHIFTL equ 03964h");
[; <" CRCSHIFTL equ 03964h ;# ">
"1634
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 1634: __asm("CRCSHIFTH equ 03965h");
[; <" CRCSHIFTH equ 03965h ;# ">
"1696
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 1696: __asm("CRCXOR equ 03966h");
[; <" CRCXOR equ 03966h ;# ">
"1703
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 1703: __asm("CRCXORL equ 03966h");
[; <" CRCXORL equ 03966h ;# ">
"1760
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 1760: __asm("CRCXORH equ 03967h");
[; <" CRCXORH equ 03967h ;# ">
"1822
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 1822: __asm("CRCCON0 equ 03968h");
[; <" CRCCON0 equ 03968h ;# ">
"1882
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 1882: __asm("CRCCON1 equ 03969h");
[; <" CRCCON1 equ 03969h ;# ">
"1960
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 1960: __asm("SCANLADR equ 03976h");
[; <" SCANLADR equ 03976h ;# ">
"1967
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 1967: __asm("SCANLADRL equ 03976h");
[; <" SCANLADRL equ 03976h ;# ">
"2095
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 2095: __asm("SCANLADRH equ 03977h");
[; <" SCANLADRH equ 03977h ;# ">
"2223
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 2223: __asm("SCANLADRU equ 03978h");
[; <" SCANLADRU equ 03978h ;# ">
"2329
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 2329: __asm("SCANHADR equ 03979h");
[; <" SCANHADR equ 03979h ;# ">
"2336
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 2336: __asm("SCANHADRL equ 03979h");
[; <" SCANHADRL equ 03979h ;# ">
"2464
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 2464: __asm("SCANHADRH equ 0397Ah");
[; <" SCANHADRH equ 0397Ah ;# ">
"2592
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 2592: __asm("SCANHADRU equ 0397Bh");
[; <" SCANHADRU equ 0397Bh ;# ">
"2696
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 2696: __asm("SCANCON0 equ 0397Ch");
[; <" SCANCON0 equ 0397Ch ;# ">
"2747
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 2747: __asm("SCANTRIG equ 0397Dh");
[; <" SCANTRIG equ 0397Dh ;# ">
"2767
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 2767: __asm("IPR0 equ 03980h");
[; <" IPR0 equ 03980h ;# ">
"2829
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 2829: __asm("IPR1 equ 03981h");
[; <" IPR1 equ 03981h ;# ">
"2913
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 2913: __asm("IPR2 equ 03982h");
[; <" IPR2 equ 03982h ;# ">
"2984
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 2984: __asm("IPR3 equ 03983h");
[; <" IPR3 equ 03983h ;# ">
"3062
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 3062: __asm("IPR4 equ 03984h");
[; <" IPR4 equ 03984h ;# ">
"3127
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 3127: __asm("IPR5 equ 03985h");
[; <" IPR5 equ 03985h ;# ">
"3216
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 3216: __asm("IPR6 equ 03986h");
[; <" IPR6 equ 03986h ;# ">
"3278
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 3278: __asm("IPR7 equ 03987h");
[; <" IPR7 equ 03987h ;# ">
"3323
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 3323: __asm("IPR8 equ 03988h");
[; <" IPR8 equ 03988h ;# ">
"3350
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 3350: __asm("IPR9 equ 03989h");
[; <" IPR9 equ 03989h ;# ">
"3388
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 3388: __asm("IPR10 equ 0398Ah");
[; <" IPR10 equ 0398Ah ;# ">
"3414
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 3414: __asm("PIE0 equ 03990h");
[; <" PIE0 equ 03990h ;# ">
"3476
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 3476: __asm("PIE1 equ 03991h");
[; <" PIE1 equ 03991h ;# ">
"3569
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 3569: __asm("PIE2 equ 03992h");
[; <" PIE2 equ 03992h ;# ">
"3640
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 3640: __asm("PIE3 equ 03993h");
[; <" PIE3 equ 03993h ;# ">
"3750
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 3750: __asm("PIE4 equ 03994h");
[; <" PIE4 equ 03994h ;# ">
"3807
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 3807: __asm("PIE5 equ 03995h");
[; <" PIE5 equ 03995h ;# ">
"3869
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 3869: __asm("PIE6 equ 03996h");
[; <" PIE6 equ 03996h ;# ">
"3931
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 3931: __asm("PIE7 equ 03997h");
[; <" PIE7 equ 03997h ;# ">
"3976
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 3976: __asm("PIE8 equ 03998h");
[; <" PIE8 equ 03998h ;# ">
"4003
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4003: __asm("PIE9 equ 03999h");
[; <" PIE9 equ 03999h ;# ">
"4041
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4041: __asm("PIE10 equ 0399Ah");
[; <" PIE10 equ 0399Ah ;# ">
"4067
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4067: __asm("PIR0 equ 039A0h");
[; <" PIR0 equ 039A0h ;# ">
"4129
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4129: __asm("PIR1 equ 039A1h");
[; <" PIR1 equ 039A1h ;# ">
"4222
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4222: __asm("PIR2 equ 039A2h");
[; <" PIR2 equ 039A2h ;# ">
"4293
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4293: __asm("PIR3 equ 039A3h");
[; <" PIR3 equ 039A3h ;# ">
"4371
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4371: __asm("PIR4 equ 039A4h");
[; <" PIR4 equ 039A4h ;# ">
"4428
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4428: __asm("PIR5 equ 039A5h");
[; <" PIR5 equ 039A5h ;# ">
"4490
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4490: __asm("PIR6 equ 039A6h");
[; <" PIR6 equ 039A6h ;# ">
"4552
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4552: __asm("PIR7 equ 039A7h");
[; <" PIR7 equ 039A7h ;# ">
"4597
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4597: __asm("PIR8 equ 039A8h");
[; <" PIR8 equ 039A8h ;# ">
"4624
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4624: __asm("PIR9 equ 039A9h");
[; <" PIR9 equ 039A9h ;# ">
"4662
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4662: __asm("PIR10 equ 039AAh");
[; <" PIR10 equ 039AAh ;# ">
"4688
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4688: __asm("PMD0 equ 039C0h");
[; <" PMD0 equ 039C0h ;# ">
"4765
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4765: __asm("PMD1 equ 039C1h");
[; <" PMD1 equ 039C1h ;# ">
"4835
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4835: __asm("PMD2 equ 039C2h");
[; <" PMD2 equ 039C2h ;# ">
"4880
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4880: __asm("PMD3 equ 039C3h");
[; <" PMD3 equ 039C3h ;# ">
"4942
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4942: __asm("PMD4 equ 039C4h");
[; <" PMD4 equ 039C4h ;# ">
"4975
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 4975: __asm("PMD5 equ 039C5h");
[; <" PMD5 equ 039C5h ;# ">
"5020
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 5020: __asm("PMD6 equ 039C6h");
[; <" PMD6 equ 039C6h ;# ">
"5070
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 5070: __asm("PMD7 equ 039C7h");
[; <" PMD7 equ 039C7h ;# ">
"5096
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 5096: __asm("BORCON equ 039D0h");
[; <" BORCON equ 039D0h ;# ">
"5123
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 5123: __asm("VREGCON equ 039D1h");
[; <" VREGCON equ 039D1h ;# ">
"5144
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 5144: __asm("CPUDOZE equ 039D8h");
[; <" CPUDOZE equ 039D8h ;# ">
"5209
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 5209: __asm("OSCCON1 equ 039D9h");
[; <" OSCCON1 equ 039D9h ;# ">
"5279
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 5279: __asm("OSCCON2 equ 039DAh");
[; <" OSCCON2 equ 039DAh ;# ">
"5349
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 5349: __asm("OSCCON3 equ 039DBh");
[; <" OSCCON3 equ 039DBh ;# ">
"5389
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 5389: __asm("OSCSTAT equ 039DCh");
[; <" OSCSTAT equ 039DCh ;# ">
"5394
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 5394: __asm("OSCSTAT1 equ 039DCh");
[; <" OSCSTAT1 equ 039DCh ;# ">
"5501
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 5501: __asm("OSCEN equ 039DDh");
[; <" OSCEN equ 039DDh ;# ">
"5552
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 5552: __asm("OSCTUNE equ 039DEh");
[; <" OSCTUNE equ 039DEh ;# ">
"5656
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 5656: __asm("OSCFRQ equ 039DFh");
[; <" OSCFRQ equ 039DFh ;# ">
"5736
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 5736: __asm("NVMADRL equ 039E0h");
[; <" NVMADRL equ 039E0h ;# ">
"5864
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 5864: __asm("NVMADRH equ 039E1h");
[; <" NVMADRH equ 039E1h ;# ">
"5920
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 5920: __asm("NVMDAT equ 039E3h");
[; <" NVMDAT equ 039E3h ;# ">
"6048
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 6048: __asm("NVMCON1 equ 039E5h");
[; <" NVMCON1 equ 039E5h ;# ">
"6138
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 6138: __asm("NVMCON2 equ 039E6h");
[; <" NVMCON2 equ 039E6h ;# ">
"6158
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 6158: __asm("PRLOCK equ 039EFh");
[; <" PRLOCK equ 039EFh ;# ">
"6178
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 6178: __asm("ISRPR equ 039F1h");
[; <" ISRPR equ 039F1h ;# ">
"6246
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 6246: __asm("MAINPR equ 039F2h");
[; <" MAINPR equ 039F2h ;# ">
"6314
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 6314: __asm("DMA1PR equ 039F3h");
[; <" DMA1PR equ 039F3h ;# ">
"6382
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 6382: __asm("DMA2PR equ 039F4h");
[; <" DMA2PR equ 039F4h ;# ">
"6450
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 6450: __asm("SCANPR equ 039F7h");
[; <" SCANPR equ 039F7h ;# ">
"6518
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 6518: __asm("RA0PPS equ 03A00h");
[; <" RA0PPS equ 03A00h ;# ">
"6568
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 6568: __asm("RA1PPS equ 03A01h");
[; <" RA1PPS equ 03A01h ;# ">
"6618
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 6618: __asm("RA2PPS equ 03A02h");
[; <" RA2PPS equ 03A02h ;# ">
"6668
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 6668: __asm("RA3PPS equ 03A03h");
[; <" RA3PPS equ 03A03h ;# ">
"6718
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 6718: __asm("RA4PPS equ 03A04h");
[; <" RA4PPS equ 03A04h ;# ">
"6768
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 6768: __asm("RA5PPS equ 03A05h");
[; <" RA5PPS equ 03A05h ;# ">
"6818
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 6818: __asm("RA6PPS equ 03A06h");
[; <" RA6PPS equ 03A06h ;# ">
"6868
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 6868: __asm("RA7PPS equ 03A07h");
[; <" RA7PPS equ 03A07h ;# ">
"6918
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 6918: __asm("RB0PPS equ 03A08h");
[; <" RB0PPS equ 03A08h ;# ">
"6968
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 6968: __asm("RB1PPS equ 03A09h");
[; <" RB1PPS equ 03A09h ;# ">
"7018
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7018: __asm("RB2PPS equ 03A0Ah");
[; <" RB2PPS equ 03A0Ah ;# ">
"7068
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7068: __asm("RB3PPS equ 03A0Bh");
[; <" RB3PPS equ 03A0Bh ;# ">
"7118
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7118: __asm("RB4PPS equ 03A0Ch");
[; <" RB4PPS equ 03A0Ch ;# ">
"7168
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7168: __asm("RB5PPS equ 03A0Dh");
[; <" RB5PPS equ 03A0Dh ;# ">
"7218
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7218: __asm("RB6PPS equ 03A0Eh");
[; <" RB6PPS equ 03A0Eh ;# ">
"7268
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7268: __asm("RB7PPS equ 03A0Fh");
[; <" RB7PPS equ 03A0Fh ;# ">
"7318
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7318: __asm("RC0PPS equ 03A10h");
[; <" RC0PPS equ 03A10h ;# ">
"7368
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7368: __asm("RC1PPS equ 03A11h");
[; <" RC1PPS equ 03A11h ;# ">
"7418
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7418: __asm("RC2PPS equ 03A12h");
[; <" RC2PPS equ 03A12h ;# ">
"7468
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7468: __asm("RC3PPS equ 03A13h");
[; <" RC3PPS equ 03A13h ;# ">
"7518
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7518: __asm("RC4PPS equ 03A14h");
[; <" RC4PPS equ 03A14h ;# ">
"7568
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7568: __asm("RC5PPS equ 03A15h");
[; <" RC5PPS equ 03A15h ;# ">
"7618
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7618: __asm("RC6PPS equ 03A16h");
[; <" RC6PPS equ 03A16h ;# ">
"7668
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7668: __asm("RC7PPS equ 03A17h");
[; <" RC7PPS equ 03A17h ;# ">
"7718
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7718: __asm("RD0PPS equ 03A18h");
[; <" RD0PPS equ 03A18h ;# ">
"7768
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7768: __asm("RD1PPS equ 03A19h");
[; <" RD1PPS equ 03A19h ;# ">
"7818
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7818: __asm("RD2PPS equ 03A1Ah");
[; <" RD2PPS equ 03A1Ah ;# ">
"7868
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7868: __asm("RD3PPS equ 03A1Bh");
[; <" RD3PPS equ 03A1Bh ;# ">
"7918
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7918: __asm("RD4PPS equ 03A1Ch");
[; <" RD4PPS equ 03A1Ch ;# ">
"7968
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 7968: __asm("RD5PPS equ 03A1Dh");
[; <" RD5PPS equ 03A1Dh ;# ">
"8018
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8018: __asm("RD6PPS equ 03A1Eh");
[; <" RD6PPS equ 03A1Eh ;# ">
"8068
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8068: __asm("RD7PPS equ 03A1Fh");
[; <" RD7PPS equ 03A1Fh ;# ">
"8118
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8118: __asm("RE0PPS equ 03A20h");
[; <" RE0PPS equ 03A20h ;# ">
"8168
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8168: __asm("RE1PPS equ 03A21h");
[; <" RE1PPS equ 03A21h ;# ">
"8218
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8218: __asm("RE2PPS equ 03A22h");
[; <" RE2PPS equ 03A22h ;# ">
"8268
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8268: __asm("RF0PPS equ 03A28h");
[; <" RF0PPS equ 03A28h ;# ">
"8318
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8318: __asm("RF1PPS equ 03A29h");
[; <" RF1PPS equ 03A29h ;# ">
"8368
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8368: __asm("RF2PPS equ 03A2Ah");
[; <" RF2PPS equ 03A2Ah ;# ">
"8418
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8418: __asm("RF3PPS equ 03A2Bh");
[; <" RF3PPS equ 03A2Bh ;# ">
"8468
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8468: __asm("RF4PPS equ 03A2Ch");
[; <" RF4PPS equ 03A2Ch ;# ">
"8518
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8518: __asm("RF5PPS equ 03A2Dh");
[; <" RF5PPS equ 03A2Dh ;# ">
"8568
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8568: __asm("RF6PPS equ 03A2Eh");
[; <" RF6PPS equ 03A2Eh ;# ">
"8618
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8618: __asm("RF7PPS equ 03A2Fh");
[; <" RF7PPS equ 03A2Fh ;# ">
"8668
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8668: __asm("ANSELA equ 03A40h");
[; <" ANSELA equ 03A40h ;# ">
"8730
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8730: __asm("WPUA equ 03A41h");
[; <" WPUA equ 03A41h ;# ">
"8792
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8792: __asm("ODCONA equ 03A42h");
[; <" ODCONA equ 03A42h ;# ">
"8854
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8854: __asm("SLRCONA equ 03A43h");
[; <" SLRCONA equ 03A43h ;# ">
"8916
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8916: __asm("INLVLA equ 03A44h");
[; <" INLVLA equ 03A44h ;# ">
"8978
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 8978: __asm("IOCAP equ 03A45h");
[; <" IOCAP equ 03A45h ;# ">
"9040
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 9040: __asm("IOCAN equ 03A46h");
[; <" IOCAN equ 03A46h ;# ">
"9102
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 9102: __asm("IOCAF equ 03A47h");
[; <" IOCAF equ 03A47h ;# ">
"9164
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 9164: __asm("ANSELB equ 03A50h");
[; <" ANSELB equ 03A50h ;# ">
"9226
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 9226: __asm("WPUB equ 03A51h");
[; <" WPUB equ 03A51h ;# ">
"9288
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 9288: __asm("ODCONB equ 03A52h");
[; <" ODCONB equ 03A52h ;# ">
"9350
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 9350: __asm("SLRCONB equ 03A53h");
[; <" SLRCONB equ 03A53h ;# ">
"9412
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 9412: __asm("INLVLB equ 03A54h");
[; <" INLVLB equ 03A54h ;# ">
"9474
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 9474: __asm("IOCBP equ 03A55h");
[; <" IOCBP equ 03A55h ;# ">
"9536
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 9536: __asm("IOCBN equ 03A56h");
[; <" IOCBN equ 03A56h ;# ">
"9598
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 9598: __asm("IOCBF equ 03A57h");
[; <" IOCBF equ 03A57h ;# ">
"9660
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 9660: __asm("RB1I2C equ 03A5Ah");
[; <" RB1I2C equ 03A5Ah ;# ">
"9768
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 9768: __asm("RB2I2C equ 03A5Bh");
[; <" RB2I2C equ 03A5Bh ;# ">
"9876
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 9876: __asm("ANSELC equ 03A60h");
[; <" ANSELC equ 03A60h ;# ">
"9938
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 9938: __asm("WPUC equ 03A61h");
[; <" WPUC equ 03A61h ;# ">
"10000
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 10000: __asm("ODCONC equ 03A62h");
[; <" ODCONC equ 03A62h ;# ">
"10062
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 10062: __asm("SLRCONC equ 03A63h");
[; <" SLRCONC equ 03A63h ;# ">
"10124
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 10124: __asm("INLVLC equ 03A64h");
[; <" INLVLC equ 03A64h ;# ">
"10186
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 10186: __asm("IOCCP equ 03A65h");
[; <" IOCCP equ 03A65h ;# ">
"10248
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 10248: __asm("IOCCN equ 03A66h");
[; <" IOCCN equ 03A66h ;# ">
"10310
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 10310: __asm("IOCCF equ 03A67h");
[; <" IOCCF equ 03A67h ;# ">
"10372
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 10372: __asm("RC3I2C equ 03A6Ah");
[; <" RC3I2C equ 03A6Ah ;# ">
"10480
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 10480: __asm("RC4I2C equ 03A6Bh");
[; <" RC4I2C equ 03A6Bh ;# ">
"10588
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 10588: __asm("ANSELD equ 03A70h");
[; <" ANSELD equ 03A70h ;# ">
"10650
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 10650: __asm("WPUD equ 03A71h");
[; <" WPUD equ 03A71h ;# ">
"10712
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 10712: __asm("ODCOND equ 03A72h");
[; <" ODCOND equ 03A72h ;# ">
"10774
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 10774: __asm("SLRCOND equ 03A73h");
[; <" SLRCOND equ 03A73h ;# ">
"10836
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 10836: __asm("INLVLD equ 03A74h");
[; <" INLVLD equ 03A74h ;# ">
"10898
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 10898: __asm("RD0I2C equ 03A7Ah");
[; <" RD0I2C equ 03A7Ah ;# ">
"11006
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11006: __asm("RD1I2C equ 03A7Bh");
[; <" RD1I2C equ 03A7Bh ;# ">
"11114
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11114: __asm("ANSELE equ 03A80h");
[; <" ANSELE equ 03A80h ;# ">
"11146
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11146: __asm("WPUE equ 03A81h");
[; <" WPUE equ 03A81h ;# ">
"11184
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11184: __asm("ODCONE equ 03A82h");
[; <" ODCONE equ 03A82h ;# ">
"11216
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11216: __asm("SLRCONE equ 03A83h");
[; <" SLRCONE equ 03A83h ;# ">
"11248
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11248: __asm("INLVLE equ 03A84h");
[; <" INLVLE equ 03A84h ;# ">
"11286
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11286: __asm("IOCEP equ 03A85h");
[; <" IOCEP equ 03A85h ;# ">
"11307
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11307: __asm("IOCEN equ 03A86h");
[; <" IOCEN equ 03A86h ;# ">
"11328
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11328: __asm("IOCEF equ 03A87h");
[; <" IOCEF equ 03A87h ;# ">
"11349
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11349: __asm("ANSELF equ 03A90h");
[; <" ANSELF equ 03A90h ;# ">
"11411
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11411: __asm("WPUF equ 03A91h");
[; <" WPUF equ 03A91h ;# ">
"11473
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11473: __asm("ODCONF equ 03A92h");
[; <" ODCONF equ 03A92h ;# ">
"11535
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11535: __asm("SLRCONF equ 03A93h");
[; <" SLRCONF equ 03A93h ;# ">
"11597
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11597: __asm("INLVLF equ 03A94h");
[; <" INLVLF equ 03A94h ;# ">
"11659
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11659: __asm("PPSLOCK equ 03ABFh");
[; <" PPSLOCK equ 03ABFh ;# ">
"11679
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11679: __asm("INT0PPS equ 03AC0h");
[; <" INT0PPS equ 03AC0h ;# ">
"11699
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11699: __asm("INT1PPS equ 03AC1h");
[; <" INT1PPS equ 03AC1h ;# ">
"11719
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11719: __asm("INT2PPS equ 03AC2h");
[; <" INT2PPS equ 03AC2h ;# ">
"11739
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11739: __asm("T0CKIPPS equ 03AC3h");
[; <" T0CKIPPS equ 03AC3h ;# ">
"11759
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11759: __asm("T1CKIPPS equ 03AC4h");
[; <" T1CKIPPS equ 03AC4h ;# ">
"11779
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11779: __asm("T1GPPS equ 03AC5h");
[; <" T1GPPS equ 03AC5h ;# ">
"11799
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11799: __asm("T3CKIPPS equ 03AC6h");
[; <" T3CKIPPS equ 03AC6h ;# ">
"11819
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11819: __asm("T3GPPS equ 03AC7h");
[; <" T3GPPS equ 03AC7h ;# ">
"11839
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11839: __asm("T5CKIPPS equ 03AC8h");
[; <" T5CKIPPS equ 03AC8h ;# ">
"11859
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11859: __asm("T5GPPS equ 03AC9h");
[; <" T5GPPS equ 03AC9h ;# ">
"11879
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11879: __asm("T2INPPS equ 03ACAh");
[; <" T2INPPS equ 03ACAh ;# ">
"11899
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11899: __asm("T4INPPS equ 03ACBh");
[; <" T4INPPS equ 03ACBh ;# ">
"11919
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11919: __asm("T6INPPS equ 03ACCh");
[; <" T6INPPS equ 03ACCh ;# ">
"11939
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11939: __asm("CCP1PPS equ 03ACDh");
[; <" CCP1PPS equ 03ACDh ;# ">
"11959
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11959: __asm("CCP2PPS equ 03ACEh");
[; <" CCP2PPS equ 03ACEh ;# ">
"11979
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11979: __asm("CCP3PPS equ 03ACFh");
[; <" CCP3PPS equ 03ACFh ;# ">
"11999
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 11999: __asm("CCP4PPS equ 03AD0h");
[; <" CCP4PPS equ 03AD0h ;# ">
"12019
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12019: __asm("SMT1WINPPS equ 03AD1h");
[; <" SMT1WINPPS equ 03AD1h ;# ">
"12039
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12039: __asm("SMT1SIGPPS equ 03AD2h");
[; <" SMT1SIGPPS equ 03AD2h ;# ">
"12059
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12059: __asm("CWG1INPPS equ 03AD3h");
[; <" CWG1INPPS equ 03AD3h ;# ">
"12079
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12079: __asm("CWG2INPPS equ 03AD4h");
[; <" CWG2INPPS equ 03AD4h ;# ">
"12099
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12099: __asm("CWG3INPPS equ 03AD5h");
[; <" CWG3INPPS equ 03AD5h ;# ">
"12119
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12119: __asm("MD1CARLPPS equ 03AD6h");
[; <" MD1CARLPPS equ 03AD6h ;# ">
"12139
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12139: __asm("MD1CARHPPS equ 03AD7h");
[; <" MD1CARHPPS equ 03AD7h ;# ">
"12159
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12159: __asm("MD1SRCPPS equ 03AD8h");
[; <" MD1SRCPPS equ 03AD8h ;# ">
"12179
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12179: __asm("CLCIN0PPS equ 03AD9h");
[; <" CLCIN0PPS equ 03AD9h ;# ">
"12199
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12199: __asm("CLCIN1PPS equ 03ADAh");
[; <" CLCIN1PPS equ 03ADAh ;# ">
"12219
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12219: __asm("CLCIN2PPS equ 03ADBh");
[; <" CLCIN2PPS equ 03ADBh ;# ">
"12239
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12239: __asm("CLCIN3PPS equ 03ADCh");
[; <" CLCIN3PPS equ 03ADCh ;# ">
"12259
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12259: __asm("ADACTPPS equ 03ADDh");
[; <" ADACTPPS equ 03ADDh ;# ">
"12279
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12279: __asm("SPI1SCKPPS equ 03ADEh");
[; <" SPI1SCKPPS equ 03ADEh ;# ">
"12299
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12299: __asm("SPI1SDIPPS equ 03ADFh");
[; <" SPI1SDIPPS equ 03ADFh ;# ">
"12319
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12319: __asm("SPI1SSPPS equ 03AE0h");
[; <" SPI1SSPPS equ 03AE0h ;# ">
"12339
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12339: __asm("I2C1SCLPPS equ 03AE1h");
[; <" I2C1SCLPPS equ 03AE1h ;# ">
"12359
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12359: __asm("I2C1SDAPPS equ 03AE2h");
[; <" I2C1SDAPPS equ 03AE2h ;# ">
"12379
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12379: __asm("I2C2SCLPPS equ 03AE3h");
[; <" I2C2SCLPPS equ 03AE3h ;# ">
"12399
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12399: __asm("I2C2SDAPPS equ 03AE4h");
[; <" I2C2SDAPPS equ 03AE4h ;# ">
"12419
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12419: __asm("U1RXPPS equ 03AE5h");
[; <" U1RXPPS equ 03AE5h ;# ">
"12439
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12439: __asm("U1CTSPPS equ 03AE6h");
[; <" U1CTSPPS equ 03AE6h ;# ">
"12459
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12459: __asm("U2RXPPS equ 03AE8h");
[; <" U2RXPPS equ 03AE8h ;# ">
"12479
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12479: __asm("U2CTSPPS equ 03AE9h");
[; <" U2CTSPPS equ 03AE9h ;# ">
"12499
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12499: __asm("DMA2BUF equ 03BC9h");
[; <" DMA2BUF equ 03BC9h ;# ">
"12627
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12627: __asm("DMA2DCNT equ 03BCAh");
[; <" DMA2DCNT equ 03BCAh ;# ">
"12634
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12634: __asm("DMA2DCNTL equ 03BCAh");
[; <" DMA2DCNTL equ 03BCAh ;# ">
"12762
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12762: __asm("DMA2DCNTH equ 03BCBh");
[; <" DMA2DCNTH equ 03BCBh ;# ">
"12842
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12842: __asm("DMA2DPTR equ 03BCCh");
[; <" DMA2DPTR equ 03BCCh ;# ">
"12849
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12849: __asm("DMA2DPTRL equ 03BCCh");
[; <" DMA2DPTRL equ 03BCCh ;# ">
"12977
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 12977: __asm("DMA2DPTRH equ 03BCDh");
[; <" DMA2DPTRH equ 03BCDh ;# ">
"13105
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 13105: __asm("DMA2DSZ equ 03BCEh");
[; <" DMA2DSZ equ 03BCEh ;# ">
"13112
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 13112: __asm("DMA2DSZL equ 03BCEh");
[; <" DMA2DSZL equ 03BCEh ;# ">
"13240
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 13240: __asm("DMA2DSZH equ 03BCFh");
[; <" DMA2DSZH equ 03BCFh ;# ">
"13320
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 13320: __asm("DMA2DSA equ 03BD0h");
[; <" DMA2DSA equ 03BD0h ;# ">
"13327
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 13327: __asm("DMA2DSAL equ 03BD0h");
[; <" DMA2DSAL equ 03BD0h ;# ">
"13455
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 13455: __asm("DMA2DSAH equ 03BD1h");
[; <" DMA2DSAH equ 03BD1h ;# ">
"13583
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 13583: __asm("DMA2SCNT equ 03BD2h");
[; <" DMA2SCNT equ 03BD2h ;# ">
"13590
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 13590: __asm("DMA2SCNTL equ 03BD2h");
[; <" DMA2SCNTL equ 03BD2h ;# ">
"13718
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 13718: __asm("DMA2SCNTH equ 03BD3h");
[; <" DMA2SCNTH equ 03BD3h ;# ">
"13800
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 13800: __asm("DMA2SPTR equ 03BD4h");
[; <" DMA2SPTR equ 03BD4h ;# ">
"13807
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 13807: __asm("DMA2SPTRL equ 03BD4h");
[; <" DMA2SPTRL equ 03BD4h ;# ">
"13935
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 13935: __asm("DMA2SPTRH equ 03BD5h");
[; <" DMA2SPTRH equ 03BD5h ;# ">
"14063
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 14063: __asm("DMA2SPTRU equ 03BD6h");
[; <" DMA2SPTRU equ 03BD6h ;# ">
"14167
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 14167: __asm("DMA2SSZ equ 03BD7h");
[; <" DMA2SSZ equ 03BD7h ;# ">
"14174
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 14174: __asm("DMA2SSZL equ 03BD7h");
[; <" DMA2SSZL equ 03BD7h ;# ">
"14302
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 14302: __asm("DMA2SSZH equ 03BD8h");
[; <" DMA2SSZH equ 03BD8h ;# ">
"14384
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 14384: __asm("DMA2SSA equ 03BD9h");
[; <" DMA2SSA equ 03BD9h ;# ">
"14391
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 14391: __asm("DMA2SSAL equ 03BD9h");
[; <" DMA2SSAL equ 03BD9h ;# ">
"14519
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 14519: __asm("DMA2SSAH equ 03BDAh");
[; <" DMA2SSAH equ 03BDAh ;# ">
"14647
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 14647: __asm("DMA2SSAU equ 03BDBh");
[; <" DMA2SSAU equ 03BDBh ;# ">
"14751
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 14751: __asm("DMA2CON0 equ 03BDCh");
[; <" DMA2CON0 equ 03BDCh ;# ">
"14831
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 14831: __asm("DMA2CON1 equ 03BDDh");
[; <" DMA2CON1 equ 03BDDh ;# ">
"14875
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 14875: __asm("DMA2AIRQ equ 03BDEh");
[; <" DMA2AIRQ equ 03BDEh ;# ">
"14991
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 14991: __asm("DMA2SIRQ equ 03BDFh");
[; <" DMA2SIRQ equ 03BDFh ;# ">
"15107
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 15107: __asm("DMA1BUF equ 03BE9h");
[; <" DMA1BUF equ 03BE9h ;# ">
"15235
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 15235: __asm("DMA1DCNT equ 03BEAh");
[; <" DMA1DCNT equ 03BEAh ;# ">
"15242
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 15242: __asm("DMA1DCNTL equ 03BEAh");
[; <" DMA1DCNTL equ 03BEAh ;# ">
"15370
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 15370: __asm("DMA1DCNTH equ 03BEBh");
[; <" DMA1DCNTH equ 03BEBh ;# ">
"15450
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 15450: __asm("DMA1DPTR equ 03BECh");
[; <" DMA1DPTR equ 03BECh ;# ">
"15457
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 15457: __asm("DMA1DPTRL equ 03BECh");
[; <" DMA1DPTRL equ 03BECh ;# ">
"15585
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 15585: __asm("DMA1DPTRH equ 03BEDh");
[; <" DMA1DPTRH equ 03BEDh ;# ">
"15713
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 15713: __asm("DMA1DSZ equ 03BEEh");
[; <" DMA1DSZ equ 03BEEh ;# ">
"15720
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 15720: __asm("DMA1DSZL equ 03BEEh");
[; <" DMA1DSZL equ 03BEEh ;# ">
"15848
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 15848: __asm("DMA1DSZH equ 03BEFh");
[; <" DMA1DSZH equ 03BEFh ;# ">
"15928
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 15928: __asm("DMA1DSA equ 03BF0h");
[; <" DMA1DSA equ 03BF0h ;# ">
"15935
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 15935: __asm("DMA1DSAL equ 03BF0h");
[; <" DMA1DSAL equ 03BF0h ;# ">
"16063
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 16063: __asm("DMA1DSAH equ 03BF1h");
[; <" DMA1DSAH equ 03BF1h ;# ">
"16191
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 16191: __asm("DMA1SCNT equ 03BF2h");
[; <" DMA1SCNT equ 03BF2h ;# ">
"16198
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 16198: __asm("DMA1SCNTL equ 03BF2h");
[; <" DMA1SCNTL equ 03BF2h ;# ">
"16326
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 16326: __asm("DMA1SCNTH equ 03BF3h");
[; <" DMA1SCNTH equ 03BF3h ;# ">
"16408
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 16408: __asm("DMA1SPTR equ 03BF4h");
[; <" DMA1SPTR equ 03BF4h ;# ">
"16415
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 16415: __asm("DMA1SPTRL equ 03BF4h");
[; <" DMA1SPTRL equ 03BF4h ;# ">
"16543
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 16543: __asm("DMA1SPTRH equ 03BF5h");
[; <" DMA1SPTRH equ 03BF5h ;# ">
"16671
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 16671: __asm("DMA1SPTRU equ 03BF6h");
[; <" DMA1SPTRU equ 03BF6h ;# ">
"16775
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 16775: __asm("DMA1SSZ equ 03BF7h");
[; <" DMA1SSZ equ 03BF7h ;# ">
"16782
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 16782: __asm("DMA1SSZL equ 03BF7h");
[; <" DMA1SSZL equ 03BF7h ;# ">
"16910
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 16910: __asm("DMA1SSZH equ 03BF8h");
[; <" DMA1SSZH equ 03BF8h ;# ">
"16992
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 16992: __asm("DMA1SSA equ 03BF9h");
[; <" DMA1SSA equ 03BF9h ;# ">
"16999
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 16999: __asm("DMA1SSAL equ 03BF9h");
[; <" DMA1SSAL equ 03BF9h ;# ">
"17127
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 17127: __asm("DMA1SSAH equ 03BFAh");
[; <" DMA1SSAH equ 03BFAh ;# ">
"17255
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 17255: __asm("DMA1SSAU equ 03BFBh");
[; <" DMA1SSAU equ 03BFBh ;# ">
"17359
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 17359: __asm("DMA1CON0 equ 03BFCh");
[; <" DMA1CON0 equ 03BFCh ;# ">
"17439
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 17439: __asm("DMA1CON1 equ 03BFDh");
[; <" DMA1CON1 equ 03BFDh ;# ">
"17483
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 17483: __asm("DMA1AIRQ equ 03BFEh");
[; <" DMA1AIRQ equ 03BFEh ;# ">
"17599
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 17599: __asm("DMA1SIRQ equ 03BFFh");
[; <" DMA1SIRQ equ 03BFFh ;# ">
"17715
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 17715: __asm("CLC4CON equ 03C56h");
[; <" CLC4CON equ 03C56h ;# ">
"17843
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 17843: __asm("CLC4POL equ 03C57h");
[; <" CLC4POL equ 03C57h ;# ">
"17921
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 17921: __asm("CLC4SEL0 equ 03C58h");
[; <" CLC4SEL0 equ 03C58h ;# ">
"18049
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 18049: __asm("CLC4SEL1 equ 03C59h");
[; <" CLC4SEL1 equ 03C59h ;# ">
"18177
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 18177: __asm("CLC4SEL2 equ 03C5Ah");
[; <" CLC4SEL2 equ 03C5Ah ;# ">
"18305
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 18305: __asm("CLC4SEL3 equ 03C5Bh");
[; <" CLC4SEL3 equ 03C5Bh ;# ">
"18433
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 18433: __asm("CLC4GLS0 equ 03C5Ch");
[; <" CLC4GLS0 equ 03C5Ch ;# ">
"18545
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 18545: __asm("CLC4GLS1 equ 03C5Dh");
[; <" CLC4GLS1 equ 03C5Dh ;# ">
"18657
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 18657: __asm("CLC4GLS2 equ 03C5Eh");
[; <" CLC4GLS2 equ 03C5Eh ;# ">
"18769
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 18769: __asm("CLC4GLS3 equ 03C5Fh");
[; <" CLC4GLS3 equ 03C5Fh ;# ">
"18881
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 18881: __asm("CLC3CON equ 03C60h");
[; <" CLC3CON equ 03C60h ;# ">
"19009
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 19009: __asm("CLC3POL equ 03C61h");
[; <" CLC3POL equ 03C61h ;# ">
"19087
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 19087: __asm("CLC3SEL0 equ 03C62h");
[; <" CLC3SEL0 equ 03C62h ;# ">
"19215
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 19215: __asm("CLC3SEL1 equ 03C63h");
[; <" CLC3SEL1 equ 03C63h ;# ">
"19343
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 19343: __asm("CLC3SEL2 equ 03C64h");
[; <" CLC3SEL2 equ 03C64h ;# ">
"19471
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 19471: __asm("CLC3SEL3 equ 03C65h");
[; <" CLC3SEL3 equ 03C65h ;# ">
"19599
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 19599: __asm("CLC3GLS0 equ 03C66h");
[; <" CLC3GLS0 equ 03C66h ;# ">
"19711
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 19711: __asm("CLC3GLS1 equ 03C67h");
[; <" CLC3GLS1 equ 03C67h ;# ">
"19823
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 19823: __asm("CLC3GLS2 equ 03C68h");
[; <" CLC3GLS2 equ 03C68h ;# ">
"19935
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 19935: __asm("CLC3GLS3 equ 03C69h");
[; <" CLC3GLS3 equ 03C69h ;# ">
"20047
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 20047: __asm("CLC2CON equ 03C6Ah");
[; <" CLC2CON equ 03C6Ah ;# ">
"20175
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 20175: __asm("CLC2POL equ 03C6Bh");
[; <" CLC2POL equ 03C6Bh ;# ">
"20253
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 20253: __asm("CLC2SEL0 equ 03C6Ch");
[; <" CLC2SEL0 equ 03C6Ch ;# ">
"20381
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 20381: __asm("CLC2SEL1 equ 03C6Dh");
[; <" CLC2SEL1 equ 03C6Dh ;# ">
"20509
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 20509: __asm("CLC2SEL2 equ 03C6Eh");
[; <" CLC2SEL2 equ 03C6Eh ;# ">
"20637
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 20637: __asm("CLC2SEL3 equ 03C6Fh");
[; <" CLC2SEL3 equ 03C6Fh ;# ">
"20765
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 20765: __asm("CLC2GLS0 equ 03C70h");
[; <" CLC2GLS0 equ 03C70h ;# ">
"20877
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 20877: __asm("CLC2GLS1 equ 03C71h");
[; <" CLC2GLS1 equ 03C71h ;# ">
"20989
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 20989: __asm("CLC2GLS2 equ 03C72h");
[; <" CLC2GLS2 equ 03C72h ;# ">
"21101
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 21101: __asm("CLC2GLS3 equ 03C73h");
[; <" CLC2GLS3 equ 03C73h ;# ">
"21213
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 21213: __asm("CLC1CON equ 03C74h");
[; <" CLC1CON equ 03C74h ;# ">
"21341
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 21341: __asm("CLC1POL equ 03C75h");
[; <" CLC1POL equ 03C75h ;# ">
"21419
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 21419: __asm("CLC1SEL0 equ 03C76h");
[; <" CLC1SEL0 equ 03C76h ;# ">
"21547
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 21547: __asm("CLC1SEL1 equ 03C77h");
[; <" CLC1SEL1 equ 03C77h ;# ">
"21675
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 21675: __asm("CLC1SEL2 equ 03C78h");
[; <" CLC1SEL2 equ 03C78h ;# ">
"21803
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 21803: __asm("CLC1SEL3 equ 03C79h");
[; <" CLC1SEL3 equ 03C79h ;# ">
"21931
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 21931: __asm("CLC1GLS0 equ 03C7Ah");
[; <" CLC1GLS0 equ 03C7Ah ;# ">
"22043
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 22043: __asm("CLC1GLS1 equ 03C7Bh");
[; <" CLC1GLS1 equ 03C7Bh ;# ">
"22155
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 22155: __asm("CLC1GLS2 equ 03C7Ch");
[; <" CLC1GLS2 equ 03C7Ch ;# ">
"22267
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 22267: __asm("CLC1GLS3 equ 03C7Dh");
[; <" CLC1GLS3 equ 03C7Dh ;# ">
"22379
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 22379: __asm("CLCDATA0 equ 03C7Eh");
[; <" CLCDATA0 equ 03C7Eh ;# ">
"22417
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 22417: __asm("CLKRCON equ 03CE5h");
[; <" CLKRCON equ 03CE5h ;# ">
"22503
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 22503: __asm("CLKRCLK equ 03CE6h");
[; <" CLKRCLK equ 03CE6h ;# ">
"22583
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 22583: __asm("MD1CON0 equ 03CFAh");
[; <" MD1CON0 equ 03CFAh ;# ">
"22651
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 22651: __asm("MD1CON1 equ 03CFBh");
[; <" MD1CON1 equ 03CFBh ;# ">
"22717
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 22717: __asm("MD1SRC equ 03CFCh");
[; <" MD1SRC equ 03CFCh ;# ">
"22809
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 22809: __asm("MD1CARL equ 03CFDh");
[; <" MD1CARL equ 03CFDh ;# ">
"22901
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 22901: __asm("MD1CARH equ 03CFEh");
[; <" MD1CARH equ 03CFEh ;# ">
"22993
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 22993: __asm("SPI1RXB equ 03D10h");
[; <" SPI1RXB equ 03D10h ;# ">
"23063
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 23063: __asm("SPI1TXB equ 03D11h");
[; <" SPI1TXB equ 03D11h ;# ">
"23133
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 23133: __asm("SPI1TCNT equ 03D12h");
[; <" SPI1TCNT equ 03D12h ;# ">
"23140
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 23140: __asm("SPI1TCNTL equ 03D12h");
[; <" SPI1TCNTL equ 03D12h ;# ">
"23160
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 23160: __asm("SPI1TCNTH equ 03D13h");
[; <" SPI1TCNTH equ 03D13h ;# ">
"23180
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 23180: __asm("SPI1CON0 equ 03D14h");
[; <" SPI1CON0 equ 03D14h ;# ">
"23246
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 23246: __asm("SPI1CON1 equ 03D15h");
[; <" SPI1CON1 equ 03D15h ;# ">
"23348
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 23348: __asm("SPI1CON2 equ 03D16h");
[; <" SPI1CON2 equ 03D16h ;# ">
"23426
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 23426: __asm("SPI1STATUS equ 03D17h");
[; <" SPI1STATUS equ 03D17h ;# ">
"23508
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 23508: __asm("SPI1TWIDTH equ 03D18h");
[; <" SPI1TWIDTH equ 03D18h ;# ">
"23548
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 23548: __asm("SPI1BAUD equ 03D19h");
[; <" SPI1BAUD equ 03D19h ;# ">
"23618
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 23618: __asm("SPI1INTF equ 03D1Ah");
[; <" SPI1INTF equ 03D1Ah ;# ">
"23710
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 23710: __asm("SPI1INTE equ 03D1Bh");
[; <" SPI1INTE equ 03D1Bh ;# ">
"23802
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 23802: __asm("SPI1CLK equ 03D1Ch");
[; <" SPI1CLK equ 03D1Ch ;# ">
"23870
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 23870: __asm("I2C2RXB equ 03D54h");
[; <" I2C2RXB equ 03D54h ;# ">
"23890
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 23890: __asm("I2C2TXB equ 03D55h");
[; <" I2C2TXB equ 03D55h ;# ">
"23910
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 23910: __asm("I2C2CNT equ 03D56h");
[; <" I2C2CNT equ 03D56h ;# ">
"23980
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 23980: __asm("I2C2ADB0 equ 03D57h");
[; <" I2C2ADB0 equ 03D57h ;# ">
"24000
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 24000: __asm("I2C2ADB1 equ 03D58h");
[; <" I2C2ADB1 equ 03D58h ;# ">
"24020
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 24020: __asm("I2C2ADR0 equ 03D59h");
[; <" I2C2ADR0 equ 03D59h ;# ">
"24040
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 24040: __asm("I2C2ADR1 equ 03D5Ah");
[; <" I2C2ADR1 equ 03D5Ah ;# ">
"24061
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 24061: __asm("I2C2ADR2 equ 03D5Bh");
[; <" I2C2ADR2 equ 03D5Bh ;# ">
"24081
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 24081: __asm("I2C2ADR3 equ 03D5Ch");
[; <" I2C2ADR3 equ 03D5Ch ;# ">
"24102
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 24102: __asm("I2C2CON0 equ 03D5Dh");
[; <" I2C2CON0 equ 03D5Dh ;# ">
"24179
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 24179: __asm("I2C2CON1 equ 03D5Eh");
[; <" I2C2CON1 equ 03D5Eh ;# ">
"24236
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 24236: __asm("I2C2CON2 equ 03D5Fh");
[; <" I2C2CON2 equ 03D5Fh ;# ">
"24312
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 24312: __asm("I2C2ERR equ 03D60h");
[; <" I2C2ERR equ 03D60h ;# ">
"24402
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 24402: __asm("I2C2STAT0 equ 03D61h");
[; <" I2C2STAT0 equ 03D61h ;# ">
"24492
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 24492: __asm("I2C2STAT1 equ 03D62h");
[; <" I2C2STAT1 equ 03D62h ;# ">
"24539
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 24539: __asm("I2C2PIR equ 03D63h");
[; <" I2C2PIR equ 03D63h ;# ">
"24641
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 24641: __asm("I2C2PIE equ 03D64h");
[; <" I2C2PIE equ 03D64h ;# ">
"24743
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 24743: __asm("I2C2CLK equ 03D65h");
[; <" I2C2CLK equ 03D65h ;# ">
"24823
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 24823: __asm("I2C2BTO equ 03D66h");
[; <" I2C2BTO equ 03D66h ;# ">
"24891
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 24891: __asm("I2C1RXB equ 03D6Ah");
[; <" I2C1RXB equ 03D6Ah ;# ">
"24911
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 24911: __asm("I2C1TXB equ 03D6Bh");
[; <" I2C1TXB equ 03D6Bh ;# ">
"24931
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 24931: __asm("I2C1CNT equ 03D6Ch");
[; <" I2C1CNT equ 03D6Ch ;# ">
"25001
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25001: __asm("I2C1ADB0 equ 03D6Dh");
[; <" I2C1ADB0 equ 03D6Dh ;# ">
"25021
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25021: __asm("I2C1ADB1 equ 03D6Eh");
[; <" I2C1ADB1 equ 03D6Eh ;# ">
"25041
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25041: __asm("I2C1ADR0 equ 03D6Fh");
[; <" I2C1ADR0 equ 03D6Fh ;# ">
"25061
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25061: __asm("I2C1ADR1 equ 03D70h");
[; <" I2C1ADR1 equ 03D70h ;# ">
"25082
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25082: __asm("I2C1ADR2 equ 03D71h");
[; <" I2C1ADR2 equ 03D71h ;# ">
"25102
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25102: __asm("I2C1ADR3 equ 03D72h");
[; <" I2C1ADR3 equ 03D72h ;# ">
"25123
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25123: __asm("I2C1CON0 equ 03D73h");
[; <" I2C1CON0 equ 03D73h ;# ">
"25200
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25200: __asm("I2C1CON1 equ 03D74h");
[; <" I2C1CON1 equ 03D74h ;# ">
"25257
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25257: __asm("I2C1CON2 equ 03D75h");
[; <" I2C1CON2 equ 03D75h ;# ">
"25333
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25333: __asm("I2C1ERR equ 03D76h");
[; <" I2C1ERR equ 03D76h ;# ">
"25423
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25423: __asm("I2C1STAT0 equ 03D77h");
[; <" I2C1STAT0 equ 03D77h ;# ">
"25513
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25513: __asm("I2C1STAT1 equ 03D78h");
[; <" I2C1STAT1 equ 03D78h ;# ">
"25560
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25560: __asm("I2C1PIR equ 03D79h");
[; <" I2C1PIR equ 03D79h ;# ">
"25662
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25662: __asm("I2C1PIE equ 03D7Ah");
[; <" I2C1PIE equ 03D7Ah ;# ">
"25764
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25764: __asm("I2C1CLK equ 03D7Bh");
[; <" I2C1CLK equ 03D7Bh ;# ">
"25844
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25844: __asm("I2C1BTO equ 03D7Ch");
[; <" I2C1BTO equ 03D7Ch ;# ">
"25912
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25912: __asm("U2RXB equ 03DD0h");
[; <" U2RXB equ 03DD0h ;# ">
"25917
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25917: __asm("U2RXBL equ 03DD0h");
[; <" U2RXBL equ 03DD0h ;# ">
"25950
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25950: __asm("U2TXB equ 03DD2h");
[; <" U2TXB equ 03DD2h ;# ">
"25955
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25955: __asm("U2TXBL equ 03DD2h");
[; <" U2TXBL equ 03DD2h ;# ">
"25988
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25988: __asm("U2P1 equ 03DD4h");
[; <" U2P1 equ 03DD4h ;# ">
"25995
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 25995: __asm("U2P1L equ 03DD4h");
[; <" U2P1L equ 03DD4h ;# ">
"26015
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26015: __asm("U2P2 equ 03DD6h");
[; <" U2P2 equ 03DD6h ;# ">
"26022
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26022: __asm("U2P2L equ 03DD6h");
[; <" U2P2L equ 03DD6h ;# ">
"26042
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26042: __asm("U2P3 equ 03DD8h");
[; <" U2P3 equ 03DD8h ;# ">
"26049
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26049: __asm("U2P3L equ 03DD8h");
[; <" U2P3L equ 03DD8h ;# ">
"26069
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26069: __asm("U2CON0 equ 03DDAh");
[; <" U2CON0 equ 03DDAh ;# ">
"26185
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26185: __asm("U2CON1 equ 03DDBh");
[; <" U2CON1 equ 03DDBh ;# ">
"26265
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26265: __asm("U2CON2 equ 03DDCh");
[; <" U2CON2 equ 03DDCh ;# ">
"26397
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26397: __asm("U2BRG equ 03DDDh");
[; <" U2BRG equ 03DDDh ;# ">
"26404
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26404: __asm("U2BRGL equ 03DDDh");
[; <" U2BRGL equ 03DDDh ;# ">
"26424
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26424: __asm("U2BRGH equ 03DDEh");
[; <" U2BRGH equ 03DDEh ;# ">
"26444
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26444: __asm("U2FIFO equ 03DDFh");
[; <" U2FIFO equ 03DDFh ;# ">
"26574
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26574: __asm("U2UIR equ 03DE0h");
[; <" U2UIR equ 03DE0h ;# ">
"26630
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26630: __asm("U2ERRIR equ 03DE1h");
[; <" U2ERRIR equ 03DE1h ;# ">
"26742
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26742: __asm("U2ERRIE equ 03DE2h");
[; <" U2ERRIE equ 03DE2h ;# ">
"26854
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26854: __asm("U1RXB equ 03DE8h");
[; <" U1RXB equ 03DE8h ;# ">
"26859
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26859: __asm("U1RXBL equ 03DE8h");
[; <" U1RXBL equ 03DE8h ;# ">
"26892
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26892: __asm("U1RXCHK equ 03DE9h");
[; <" U1RXCHK equ 03DE9h ;# ">
"26912
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26912: __asm("U1TXB equ 03DEAh");
[; <" U1TXB equ 03DEAh ;# ">
"26917
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26917: __asm("U1TXBL equ 03DEAh");
[; <" U1TXBL equ 03DEAh ;# ">
"26950
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26950: __asm("U1TXCHK equ 03DEBh");
[; <" U1TXCHK equ 03DEBh ;# ">
"26970
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26970: __asm("U1P1 equ 03DECh");
[; <" U1P1 equ 03DECh ;# ">
"26977
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26977: __asm("U1P1L equ 03DECh");
[; <" U1P1L equ 03DECh ;# ">
"26997
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 26997: __asm("U1P1H equ 03DEDh");
[; <" U1P1H equ 03DEDh ;# ">
"27017
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 27017: __asm("U1P2 equ 03DEEh");
[; <" U1P2 equ 03DEEh ;# ">
"27024
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 27024: __asm("U1P2L equ 03DEEh");
[; <" U1P2L equ 03DEEh ;# ">
"27044
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 27044: __asm("U1P2H equ 03DEFh");
[; <" U1P2H equ 03DEFh ;# ">
"27064
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 27064: __asm("U1P3 equ 03DF0h");
[; <" U1P3 equ 03DF0h ;# ">
"27071
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 27071: __asm("U1P3L equ 03DF0h");
[; <" U1P3L equ 03DF0h ;# ">
"27091
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 27091: __asm("U1P3H equ 03DF1h");
[; <" U1P3H equ 03DF1h ;# ">
"27111
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 27111: __asm("U1CON0 equ 03DF2h");
[; <" U1CON0 equ 03DF2h ;# ">
"27227
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 27227: __asm("U1CON1 equ 03DF3h");
[; <" U1CON1 equ 03DF3h ;# ">
"27307
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 27307: __asm("U1CON2 equ 03DF4h");
[; <" U1CON2 equ 03DF4h ;# ">
"27449
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 27449: __asm("U1BRG equ 03DF5h");
[; <" U1BRG equ 03DF5h ;# ">
"27456
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 27456: __asm("U1BRGL equ 03DF5h");
[; <" U1BRGL equ 03DF5h ;# ">
"27476
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 27476: __asm("U1BRGH equ 03DF6h");
[; <" U1BRGH equ 03DF6h ;# ">
"27496
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 27496: __asm("U1FIFO equ 03DF7h");
[; <" U1FIFO equ 03DF7h ;# ">
"27626
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 27626: __asm("U1UIR equ 03DF8h");
[; <" U1UIR equ 03DF8h ;# ">
"27682
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 27682: __asm("U1ERRIR equ 03DF9h");
[; <" U1ERRIR equ 03DF9h ;# ">
"27794
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 27794: __asm("U1ERRIE equ 03DFAh");
[; <" U1ERRIE equ 03DFAh ;# ">
"27906
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 27906: __asm("DAC1CON1 equ 03E9Ch");
[; <" DAC1CON1 equ 03E9Ch ;# ">
"27966
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 27966: __asm("DAC1CON0 equ 03E9Eh");
[; <" DAC1CON0 equ 03E9Eh ;# ">
"28067
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 28067: __asm("CM2CON0 equ 03EB8h");
[; <" CM2CON0 equ 03EB8h ;# ">
"28147
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 28147: __asm("CM2CON1 equ 03EB9h");
[; <" CM2CON1 equ 03EB9h ;# ">
"28187
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 28187: __asm("CM2NCH equ 03EBAh");
[; <" CM2NCH equ 03EBAh ;# ">
"28247
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 28247: __asm("CM2PCH equ 03EBBh");
[; <" CM2PCH equ 03EBBh ;# ">
"28307
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 28307: __asm("CM1CON0 equ 03EBCh");
[; <" CM1CON0 equ 03EBCh ;# ">
"28387
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 28387: __asm("CM1CON1 equ 03EBDh");
[; <" CM1CON1 equ 03EBDh ;# ">
"28427
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 28427: __asm("CM1NCH equ 03EBEh");
[; <" CM1NCH equ 03EBEh ;# ">
"28487
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 28487: __asm("CM1PCH equ 03EBFh");
[; <" CM1PCH equ 03EBFh ;# ">
"28547
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 28547: __asm("CMOUT equ 03EC0h");
[; <" CMOUT equ 03EC0h ;# ">
"28573
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 28573: __asm("FVRCON equ 03EC1h");
[; <" FVRCON equ 03EC1h ;# ">
"28662
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 28662: __asm("ZCDCON equ 03EC3h");
[; <" ZCDCON equ 03EC3h ;# ">
"28742
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 28742: __asm("HLVDCON0 equ 03EC9h");
[; <" HLVDCON0 equ 03EC9h ;# ">
"28822
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 28822: __asm("HLVDCON1 equ 03ECAh");
[; <" HLVDCON1 equ 03ECAh ;# ">
"28894
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 28894: __asm("ADCP equ 03ED7h");
[; <" ADCP equ 03ED7h ;# ">
"28945
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 28945: __asm("ADLTH equ 03EDEh");
[; <" ADLTH equ 03EDEh ;# ">
"28952
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 28952: __asm("ADLTHL equ 03EDEh");
[; <" ADLTHL equ 03EDEh ;# ">
"29080
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 29080: __asm("ADLTHH equ 03EDFh");
[; <" ADLTHH equ 03EDFh ;# ">
"29208
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 29208: __asm("ADUTH equ 03EE0h");
[; <" ADUTH equ 03EE0h ;# ">
"29215
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 29215: __asm("ADUTHL equ 03EE0h");
[; <" ADUTHL equ 03EE0h ;# ">
"29343
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 29343: __asm("ADUTHH equ 03EE1h");
[; <" ADUTHH equ 03EE1h ;# ">
"29471
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 29471: __asm("ADERR equ 03EE2h");
[; <" ADERR equ 03EE2h ;# ">
"29478
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 29478: __asm("ADERRL equ 03EE2h");
[; <" ADERRL equ 03EE2h ;# ">
"29606
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 29606: __asm("ADERRH equ 03EE3h");
[; <" ADERRH equ 03EE3h ;# ">
"29734
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 29734: __asm("ADSTPT equ 03EE4h");
[; <" ADSTPT equ 03EE4h ;# ">
"29741
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 29741: __asm("ADSTPTL equ 03EE4h");
[; <" ADSTPTL equ 03EE4h ;# ">
"29869
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 29869: __asm("ADSTPTH equ 03EE5h");
[; <" ADSTPTH equ 03EE5h ;# ">
"29997
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 29997: __asm("ADFLTR equ 03EE6h");
[; <" ADFLTR equ 03EE6h ;# ">
"30004
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 30004: __asm("ADFLTRL equ 03EE6h");
[; <" ADFLTRL equ 03EE6h ;# ">
"30132
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 30132: __asm("ADFLTRH equ 03EE7h");
[; <" ADFLTRH equ 03EE7h ;# ">
"30262
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 30262: __asm("ADACC equ 03EE8h");
[; <" ADACC equ 03EE8h ;# ">
"30269
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 30269: __asm("ADACCL equ 03EE8h");
[; <" ADACCL equ 03EE8h ;# ">
"30397
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 30397: __asm("ADACCH equ 03EE9h");
[; <" ADACCH equ 03EE9h ;# ">
"30525
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 30525: __asm("ADACCU equ 03EEAh");
[; <" ADACCU equ 03EEAh ;# ">
"30653
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 30653: __asm("ADCNT equ 03EEBh");
[; <" ADCNT equ 03EEBh ;# ">
"30781
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 30781: __asm("ADRPT equ 03EECh");
[; <" ADRPT equ 03EECh ;# ">
"30909
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 30909: __asm("ADPREV equ 03EEDh");
[; <" ADPREV equ 03EEDh ;# ">
"30916
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 30916: __asm("ADPREVL equ 03EEDh");
[; <" ADPREVL equ 03EEDh ;# ">
"31044
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 31044: __asm("ADPREVH equ 03EEEh");
[; <" ADPREVH equ 03EEEh ;# ">
"31172
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 31172: __asm("ADRES equ 03EEFh");
[; <" ADRES equ 03EEFh ;# ">
"31179
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 31179: __asm("ADRESL equ 03EEFh");
[; <" ADRESL equ 03EEFh ;# ">
"31307
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 31307: __asm("ADRESH equ 03EF0h");
[; <" ADRESH equ 03EF0h ;# ">
"31427
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 31427: __asm("ADPCH equ 03EF1h");
[; <" ADPCH equ 03EF1h ;# ">
"31485
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 31485: __asm("ADACQ equ 03EF3h");
[; <" ADACQ equ 03EF3h ;# ">
"31492
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 31492: __asm("ADACQL equ 03EF3h");
[; <" ADACQL equ 03EF3h ;# ">
"31620
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 31620: __asm("ADACQH equ 03EF4h");
[; <" ADACQH equ 03EF4h ;# ">
"31712
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 31712: __asm("ADCAP equ 03EF5h");
[; <" ADCAP equ 03EF5h ;# ">
"31764
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 31764: __asm("ADPRE equ 03EF6h");
[; <" ADPRE equ 03EF6h ;# ">
"31771
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 31771: __asm("ADPREL equ 03EF6h");
[; <" ADPREL equ 03EF6h ;# ">
"31899
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 31899: __asm("ADPREH equ 03EF7h");
[; <" ADPREH equ 03EF7h ;# ">
"31991
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 31991: __asm("ADCON0 equ 03EF8h");
[; <" ADCON0 equ 03EF8h ;# ">
"32118
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 32118: __asm("ADCON1 equ 03EF9h");
[; <" ADCON1 equ 03EF9h ;# ">
"32193
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 32193: __asm("ADCON2 equ 03EFAh");
[; <" ADCON2 equ 03EFAh ;# ">
"32371
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 32371: __asm("ADCON3 equ 03EFBh");
[; <" ADCON3 equ 03EFBh ;# ">
"32501
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 32501: __asm("ADSTAT equ 03EFCh");
[; <" ADSTAT equ 03EFCh ;# ">
"32626
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 32626: __asm("ADREF equ 03EFDh");
[; <" ADREF equ 03EFDh ;# ">
"32708
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 32708: __asm("ADACT equ 03EFEh");
[; <" ADACT equ 03EFEh ;# ">
"32800
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 32800: __asm("ADCLK equ 03EFFh");
[; <" ADCLK equ 03EFFh ;# ">
"32906
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 32906: __asm("SMT1TMR equ 03F12h");
[; <" SMT1TMR equ 03F12h ;# ">
"32913
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 32913: __asm("SMT1TMRL equ 03F12h");
[; <" SMT1TMRL equ 03F12h ;# ">
"33041
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 33041: __asm("SMT1TMRH equ 03F13h");
[; <" SMT1TMRH equ 03F13h ;# ">
"33169
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 33169: __asm("SMT1TMRU equ 03F14h");
[; <" SMT1TMRU equ 03F14h ;# ">
"33299
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 33299: __asm("SMT1CPR equ 03F15h");
[; <" SMT1CPR equ 03F15h ;# ">
"33306
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 33306: __asm("SMT1CPRL equ 03F15h");
[; <" SMT1CPRL equ 03F15h ;# ">
"33434
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 33434: __asm("SMT1CPRH equ 03F16h");
[; <" SMT1CPRH equ 03F16h ;# ">
"33562
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 33562: __asm("SMT1CPRU equ 03F17h");
[; <" SMT1CPRU equ 03F17h ;# ">
"33692
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 33692: __asm("SMT1CPW equ 03F18h");
[; <" SMT1CPW equ 03F18h ;# ">
"33699
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 33699: __asm("SMT1CPWL equ 03F18h");
[; <" SMT1CPWL equ 03F18h ;# ">
"33827
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 33827: __asm("SMT1CPWH equ 03F19h");
[; <" SMT1CPWH equ 03F19h ;# ">
"33955
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 33955: __asm("SMT1CPWU equ 03F1Ah");
[; <" SMT1CPWU equ 03F1Ah ;# ">
"34085
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 34085: __asm("SMT1PR equ 03F1Bh");
[; <" SMT1PR equ 03F1Bh ;# ">
"34092
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 34092: __asm("SMT1PRL equ 03F1Bh");
[; <" SMT1PRL equ 03F1Bh ;# ">
"34220
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 34220: __asm("SMT1PRH equ 03F1Ch");
[; <" SMT1PRH equ 03F1Ch ;# ">
"34348
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 34348: __asm("SMT1PRU equ 03F1Dh");
[; <" SMT1PRU equ 03F1Dh ;# ">
"34476
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 34476: __asm("SMT1CON0 equ 03F1Eh");
[; <" SMT1CON0 equ 03F1Eh ;# ">
"34594
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 34594: __asm("SMT1CON1 equ 03F1Fh");
[; <" SMT1CON1 equ 03F1Fh ;# ">
"34674
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 34674: __asm("SMT1STAT equ 03F20h");
[; <" SMT1STAT equ 03F20h ;# ">
"34773
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 34773: __asm("SMT1CLK equ 03F21h");
[; <" SMT1CLK equ 03F21h ;# ">
"34841
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 34841: __asm("SMT1SIG equ 03F22h");
[; <" SMT1SIG equ 03F22h ;# ">
"34933
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 34933: __asm("SMT1WIN equ 03F23h");
[; <" SMT1WIN equ 03F23h ;# ">
"35027
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 35027: __asm("NCO1ACC equ 03F38h");
[; <" NCO1ACC equ 03F38h ;# ">
"35034
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 35034: __asm("NCO1ACCL equ 03F38h");
[; <" NCO1ACCL equ 03F38h ;# ">
"35162
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 35162: __asm("NCO1ACCH equ 03F39h");
[; <" NCO1ACCH equ 03F39h ;# ">
"35290
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 35290: __asm("NCO1ACCU equ 03F3Ah");
[; <" NCO1ACCU equ 03F3Ah ;# ">
"35420
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 35420: __asm("NCO1INC equ 03F3Bh");
[; <" NCO1INC equ 03F3Bh ;# ">
"35427
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 35427: __asm("NCO1INCL equ 03F3Bh");
[; <" NCO1INCL equ 03F3Bh ;# ">
"35555
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 35555: __asm("NCO1INCH equ 03F3Ch");
[; <" NCO1INCH equ 03F3Ch ;# ">
"35683
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 35683: __asm("NCO1INCU equ 03F3Dh");
[; <" NCO1INCU equ 03F3Dh ;# ">
"35811
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 35811: __asm("NCO1CON equ 03F3Eh");
[; <" NCO1CON equ 03F3Eh ;# ">
"35879
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 35879: __asm("NCO1CLK equ 03F3Fh");
[; <" NCO1CLK equ 03F3Fh ;# ">
"36011
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 36011: __asm("CWG3CLK equ 03F40h");
[; <" CWG3CLK equ 03F40h ;# ">
"36016
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 36016: __asm("CWG3CLKCON equ 03F40h");
[; <" CWG3CLKCON equ 03F40h ;# ">
"36065
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 36065: __asm("CWG3ISM equ 03F41h");
[; <" CWG3ISM equ 03F41h ;# ">
"36111
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 36111: __asm("CWG3DBR equ 03F42h");
[; <" CWG3DBR equ 03F42h ;# ">
"36215
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 36215: __asm("CWG3DBF equ 03F43h");
[; <" CWG3DBF equ 03F43h ;# ">
"36319
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 36319: __asm("CWG3CON0 equ 03F44h");
[; <" CWG3CON0 equ 03F44h ;# ">
"36420
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 36420: __asm("CWG3CON1 equ 03F45h");
[; <" CWG3CON1 equ 03F45h ;# ">
"36498
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 36498: __asm("CWG3AS0 equ 03F46h");
[; <" CWG3AS0 equ 03F46h ;# ">
"36618
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 36618: __asm("CWG3AS1 equ 03F47h");
[; <" CWG3AS1 equ 03F47h ;# ">
"36674
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 36674: __asm("CWG3STR equ 03F48h");
[; <" CWG3STR equ 03F48h ;# ">
"36786
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 36786: __asm("CWG2CLK equ 03F49h");
[; <" CWG2CLK equ 03F49h ;# ">
"36791
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 36791: __asm("CWG2CLKCON equ 03F49h");
[; <" CWG2CLKCON equ 03F49h ;# ">
"36840
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 36840: __asm("CWG2ISM equ 03F4Ah");
[; <" CWG2ISM equ 03F4Ah ;# ">
"36886
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 36886: __asm("CWG2DBR equ 03F4Bh");
[; <" CWG2DBR equ 03F4Bh ;# ">
"36990
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 36990: __asm("CWG2DBF equ 03F4Ch");
[; <" CWG2DBF equ 03F4Ch ;# ">
"37094
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 37094: __asm("CWG2CON0 equ 03F4Dh");
[; <" CWG2CON0 equ 03F4Dh ;# ">
"37195
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 37195: __asm("CWG2CON1 equ 03F4Eh");
[; <" CWG2CON1 equ 03F4Eh ;# ">
"37273
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 37273: __asm("CWG2AS0 equ 03F4Fh");
[; <" CWG2AS0 equ 03F4Fh ;# ">
"37393
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 37393: __asm("CWG2AS1 equ 03F50h");
[; <" CWG2AS1 equ 03F50h ;# ">
"37449
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 37449: __asm("CWG2STR equ 03F51h");
[; <" CWG2STR equ 03F51h ;# ">
"37561
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 37561: __asm("CWG1CLK equ 03F52h");
[; <" CWG1CLK equ 03F52h ;# ">
"37566
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 37566: __asm("CWG1CLKCON equ 03F52h");
[; <" CWG1CLKCON equ 03F52h ;# ">
"37615
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 37615: __asm("CWG1ISM equ 03F53h");
[; <" CWG1ISM equ 03F53h ;# ">
"37661
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 37661: __asm("CWG1DBR equ 03F54h");
[; <" CWG1DBR equ 03F54h ;# ">
"37765
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 37765: __asm("CWG1DBF equ 03F55h");
[; <" CWG1DBF equ 03F55h ;# ">
"37869
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 37869: __asm("CWG1CON0 equ 03F56h");
[; <" CWG1CON0 equ 03F56h ;# ">
"37970
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 37970: __asm("CWG1CON1 equ 03F57h");
[; <" CWG1CON1 equ 03F57h ;# ">
"38048
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 38048: __asm("CWG1AS0 equ 03F58h");
[; <" CWG1AS0 equ 03F58h ;# ">
"38168
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 38168: __asm("CWG1AS1 equ 03F59h");
[; <" CWG1AS1 equ 03F59h ;# ">
"38224
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 38224: __asm("CWG1STR equ 03F5Ah");
[; <" CWG1STR equ 03F5Ah ;# ">
"38336
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 38336: __asm("CCPTMRS0 equ 03F5Eh");
[; <" CCPTMRS0 equ 03F5Eh ;# ">
"38424
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 38424: __asm("CCPTMRS1 equ 03F5Fh");
[; <" CCPTMRS1 equ 03F5Fh ;# ">
"38512
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 38512: __asm("PWM8DC equ 03F60h");
[; <" PWM8DC equ 03F60h ;# ">
"38519
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 38519: __asm("PWM8DCL equ 03F60h");
[; <" PWM8DCL equ 03F60h ;# ">
"38585
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 38585: __asm("PWM8DCH equ 03F61h");
[; <" PWM8DCH equ 03F61h ;# ">
"38755
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 38755: __asm("PWM8CON equ 03F62h");
[; <" PWM8CON equ 03F62h ;# ">
"38811
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 38811: __asm("PWM7DC equ 03F64h");
[; <" PWM7DC equ 03F64h ;# ">
"38818
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 38818: __asm("PWM7DCL equ 03F64h");
[; <" PWM7DCL equ 03F64h ;# ">
"38884
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 38884: __asm("PWM7DCH equ 03F65h");
[; <" PWM7DCH equ 03F65h ;# ">
"39054
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 39054: __asm("PWM7CON equ 03F66h");
[; <" PWM7CON equ 03F66h ;# ">
"39110
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 39110: __asm("PWM6DC equ 03F68h");
[; <" PWM6DC equ 03F68h ;# ">
"39117
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 39117: __asm("PWM6DCL equ 03F68h");
[; <" PWM6DCL equ 03F68h ;# ">
"39183
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 39183: __asm("PWM6DCH equ 03F69h");
[; <" PWM6DCH equ 03F69h ;# ">
"39353
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 39353: __asm("PWM6CON equ 03F6Ah");
[; <" PWM6CON equ 03F6Ah ;# ">
"39409
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 39409: __asm("PWM5DC equ 03F6Ch");
[; <" PWM5DC equ 03F6Ch ;# ">
"39416
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 39416: __asm("PWM5DCL equ 03F6Ch");
[; <" PWM5DCL equ 03F6Ch ;# ">
"39482
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 39482: __asm("PWM5DCH equ 03F6Dh");
[; <" PWM5DCH equ 03F6Dh ;# ">
"39652
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 39652: __asm("PWM5CON equ 03F6Eh");
[; <" PWM5CON equ 03F6Eh ;# ">
"39708
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 39708: __asm("CCPR4 equ 03F70h");
[; <" CCPR4 equ 03F70h ;# ">
"39715
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 39715: __asm("CCPR4L equ 03F70h");
[; <" CCPR4L equ 03F70h ;# ">
"39735
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 39735: __asm("CCPR4H equ 03F71h");
[; <" CCPR4H equ 03F71h ;# ">
"39755
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 39755: __asm("CCP4CON equ 03F72h");
[; <" CCP4CON equ 03F72h ;# ">
"39882
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 39882: __asm("CCP4CAP equ 03F73h");
[; <" CCP4CAP equ 03F73h ;# ">
"39950
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 39950: __asm("CCPR3 equ 03F74h");
[; <" CCPR3 equ 03F74h ;# ">
"39957
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 39957: __asm("CCPR3L equ 03F74h");
[; <" CCPR3L equ 03F74h ;# ">
"39977
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 39977: __asm("CCPR3H equ 03F75h");
[; <" CCPR3H equ 03F75h ;# ">
"39997
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 39997: __asm("CCP3CON equ 03F76h");
[; <" CCP3CON equ 03F76h ;# ">
"40124
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 40124: __asm("CCP3CAP equ 03F77h");
[; <" CCP3CAP equ 03F77h ;# ">
"40192
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 40192: __asm("CCPR2 equ 03F78h");
[; <" CCPR2 equ 03F78h ;# ">
"40199
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 40199: __asm("CCPR2L equ 03F78h");
[; <" CCPR2L equ 03F78h ;# ">
"40219
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 40219: __asm("CCPR2H equ 03F79h");
[; <" CCPR2H equ 03F79h ;# ">
"40239
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 40239: __asm("CCP2CON equ 03F7Ah");
[; <" CCP2CON equ 03F7Ah ;# ">
"40366
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 40366: __asm("CCP2CAP equ 03F7Bh");
[; <" CCP2CAP equ 03F7Bh ;# ">
"40434
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 40434: __asm("CCPR1 equ 03F7Ch");
[; <" CCPR1 equ 03F7Ch ;# ">
"40441
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 40441: __asm("CCPR1L equ 03F7Ch");
[; <" CCPR1L equ 03F7Ch ;# ">
"40461
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 40461: __asm("CCPR1H equ 03F7Dh");
[; <" CCPR1H equ 03F7Dh ;# ">
"40481
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 40481: __asm("CCP1CON equ 03F7Eh");
[; <" CCP1CON equ 03F7Eh ;# ">
"40608
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 40608: __asm("CCP1CAP equ 03F7Fh");
[; <" CCP1CAP equ 03F7Fh ;# ">
"40676
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 40676: __asm("T6TMR equ 03F92h");
[; <" T6TMR equ 03F92h ;# ">
"40681
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 40681: __asm("TMR6 equ 03F92h");
[; <" TMR6 equ 03F92h ;# ">
"40714
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 40714: __asm("T6PR equ 03F93h");
[; <" T6PR equ 03F93h ;# ">
"40719
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 40719: __asm("PR6 equ 03F93h");
[; <" PR6 equ 03F93h ;# ">
"40752
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 40752: __asm("T6CON equ 03F94h");
[; <" T6CON equ 03F94h ;# ">
"40898
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 40898: __asm("T6HLT equ 03F95h");
[; <" T6HLT equ 03F95h ;# ">
"41026
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 41026: __asm("T6CLKCON equ 03F96h");
[; <" T6CLKCON equ 03F96h ;# ">
"41031
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 41031: __asm("T6CLK equ 03F96h");
[; <" T6CLK equ 03F96h ;# ">
"41184
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 41184: __asm("T6RST equ 03F97h");
[; <" T6RST equ 03F97h ;# ">
"41276
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 41276: __asm("TMR5L equ 03F98h");
[; <" TMR5L equ 03F98h ;# ">
"41346
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 41346: __asm("TMR5H equ 03F99h");
[; <" TMR5H equ 03F99h ;# ">
"41416
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 41416: __asm("T5CON equ 03F9Ah");
[; <" T5CON equ 03F9Ah ;# ">
"41421
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 41421: __asm("TMR5CON equ 03F9Ah");
[; <" TMR5CON equ 03F9Ah ;# ">
"41606
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 41606: __asm("T5GCON equ 03F9Bh");
[; <" T5GCON equ 03F9Bh ;# ">
"41611
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 41611: __asm("TMR5GCON equ 03F9Bh");
[; <" TMR5GCON equ 03F9Bh ;# ">
"41820
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 41820: __asm("T5GATE equ 03F9Ch");
[; <" T5GATE equ 03F9Ch ;# ">
"41825
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 41825: __asm("TMR5GATE equ 03F9Ch");
[; <" TMR5GATE equ 03F9Ch ;# ">
"41986
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 41986: __asm("T5CLK equ 03F9Dh");
[; <" T5CLK equ 03F9Dh ;# ">
"41991
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 41991: __asm("TMR5CLK equ 03F9Dh");
[; <" TMR5CLK equ 03F9Dh ;# ">
"42152
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 42152: __asm("T4TMR equ 03F9Eh");
[; <" T4TMR equ 03F9Eh ;# ">
"42157
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 42157: __asm("TMR4 equ 03F9Eh");
[; <" TMR4 equ 03F9Eh ;# ">
"42190
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 42190: __asm("T4PR equ 03F9Fh");
[; <" T4PR equ 03F9Fh ;# ">
"42195
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 42195: __asm("PR4 equ 03F9Fh");
[; <" PR4 equ 03F9Fh ;# ">
"42228
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 42228: __asm("T4CON equ 03FA0h");
[; <" T4CON equ 03FA0h ;# ">
"42374
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 42374: __asm("T4HLT equ 03FA1h");
[; <" T4HLT equ 03FA1h ;# ">
"42502
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 42502: __asm("T4CLKCON equ 03FA2h");
[; <" T4CLKCON equ 03FA2h ;# ">
"42507
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 42507: __asm("T4CLK equ 03FA2h");
[; <" T4CLK equ 03FA2h ;# ">
"42660
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 42660: __asm("T4RST equ 03FA3h");
[; <" T4RST equ 03FA3h ;# ">
"42752
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 42752: __asm("TMR3L equ 03FA4h");
[; <" TMR3L equ 03FA4h ;# ">
"42822
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 42822: __asm("TMR3H equ 03FA5h");
[; <" TMR3H equ 03FA5h ;# ">
"42892
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 42892: __asm("T3CON equ 03FA6h");
[; <" T3CON equ 03FA6h ;# ">
"42897
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 42897: __asm("TMR3CON equ 03FA6h");
[; <" TMR3CON equ 03FA6h ;# ">
"43082
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 43082: __asm("T3GCON equ 03FA7h");
[; <" T3GCON equ 03FA7h ;# ">
"43087
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 43087: __asm("TMR3GCON equ 03FA7h");
[; <" TMR3GCON equ 03FA7h ;# ">
"43296
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 43296: __asm("T3GATE equ 03FA8h");
[; <" T3GATE equ 03FA8h ;# ">
"43301
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 43301: __asm("TMR3GATE equ 03FA8h");
[; <" TMR3GATE equ 03FA8h ;# ">
"43462
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 43462: __asm("T3CLK equ 03FA9h");
[; <" T3CLK equ 03FA9h ;# ">
"43467
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 43467: __asm("TMR3CLK equ 03FA9h");
[; <" TMR3CLK equ 03FA9h ;# ">
"43628
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 43628: __asm("T2TMR equ 03FAAh");
[; <" T2TMR equ 03FAAh ;# ">
"43633
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 43633: __asm("TMR2 equ 03FAAh");
[; <" TMR2 equ 03FAAh ;# ">
"43666
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 43666: __asm("T2PR equ 03FABh");
[; <" T2PR equ 03FABh ;# ">
"43671
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 43671: __asm("PR2 equ 03FABh");
[; <" PR2 equ 03FABh ;# ">
"43704
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 43704: __asm("T2CON equ 03FACh");
[; <" T2CON equ 03FACh ;# ">
"43850
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 43850: __asm("T2HLT equ 03FADh");
[; <" T2HLT equ 03FADh ;# ">
"43978
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 43978: __asm("T2CLKCON equ 03FAEh");
[; <" T2CLKCON equ 03FAEh ;# ">
"43983
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 43983: __asm("T2CLK equ 03FAEh");
[; <" T2CLK equ 03FAEh ;# ">
"44136
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 44136: __asm("T2RST equ 03FAFh");
[; <" T2RST equ 03FAFh ;# ">
"44228
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 44228: __asm("TMR1L equ 03FB0h");
[; <" TMR1L equ 03FB0h ;# ">
"44298
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 44298: __asm("TMR1H equ 03FB1h");
[; <" TMR1H equ 03FB1h ;# ">
"44368
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 44368: __asm("T1CON equ 03FB2h");
[; <" T1CON equ 03FB2h ;# ">
"44373
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 44373: __asm("TMR1CON equ 03FB2h");
[; <" TMR1CON equ 03FB2h ;# ">
"44558
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 44558: __asm("T1GCON equ 03FB3h");
[; <" T1GCON equ 03FB3h ;# ">
"44563
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 44563: __asm("TMR1GCON equ 03FB3h");
[; <" TMR1GCON equ 03FB3h ;# ">
"44772
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 44772: __asm("T1GATE equ 03FB4h");
[; <" T1GATE equ 03FB4h ;# ">
"44777
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 44777: __asm("TMR1GATE equ 03FB4h");
[; <" TMR1GATE equ 03FB4h ;# ">
"44938
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 44938: __asm("T1CLK equ 03FB5h");
[; <" T1CLK equ 03FB5h ;# ">
"44943
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 44943: __asm("TMR1CLK equ 03FB5h");
[; <" TMR1CLK equ 03FB5h ;# ">
"45104
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 45104: __asm("TMR0L equ 03FB6h");
[; <" TMR0L equ 03FB6h ;# ">
"45109
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 45109: __asm("TMR0 equ 03FB6h");
[; <" TMR0 equ 03FB6h ;# ">
"45242
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 45242: __asm("TMR0H equ 03FB7h");
[; <" TMR0H equ 03FB7h ;# ">
"45247
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 45247: __asm("PR0 equ 03FB7h");
[; <" PR0 equ 03FB7h ;# ">
"45496
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 45496: __asm("T0CON0 equ 03FB8h");
[; <" T0CON0 equ 03FB8h ;# ">
"45594
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 45594: __asm("T0CON1 equ 03FB9h");
[; <" T0CON1 equ 03FB9h ;# ">
"45736
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 45736: __asm("LATA equ 03FBAh");
[; <" LATA equ 03FBAh ;# ">
"45848
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 45848: __asm("LATB equ 03FBBh");
[; <" LATB equ 03FBBh ;# ">
"45960
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 45960: __asm("LATC equ 03FBCh");
[; <" LATC equ 03FBCh ;# ">
"46072
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 46072: __asm("LATD equ 03FBDh");
[; <" LATD equ 03FBDh ;# ">
"46184
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 46184: __asm("LATE equ 03FBEh");
[; <" LATE equ 03FBEh ;# ">
"46236
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 46236: __asm("LATF equ 03FBFh");
[; <" LATF equ 03FBFh ;# ">
"46348
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 46348: __asm("TRISA equ 03FC2h");
[; <" TRISA equ 03FC2h ;# ">
"46410
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 46410: __asm("TRISB equ 03FC3h");
[; <" TRISB equ 03FC3h ;# ">
"46472
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 46472: __asm("TRISC equ 03FC4h");
[; <" TRISC equ 03FC4h ;# ">
"46534
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 46534: __asm("TRISD equ 03FC5h");
[; <" TRISD equ 03FC5h ;# ">
"46596
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 46596: __asm("TRISE equ 03FC6h");
[; <" TRISE equ 03FC6h ;# ">
"46628
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 46628: __asm("TRISF equ 03FC7h");
[; <" TRISF equ 03FC7h ;# ">
"46690
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 46690: __asm("PORTA equ 03FCAh");
[; <" PORTA equ 03FCAh ;# ">
"46774
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 46774: __asm("PORTB equ 03FCBh");
[; <" PORTB equ 03FCBh ;# ">
"46845
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 46845: __asm("PORTC equ 03FCCh");
[; <" PORTC equ 03FCCh ;# ">
"46931
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 46931: __asm("PORTD equ 03FCDh");
[; <" PORTD equ 03FCDh ;# ">
"46993
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 46993: __asm("PORTE equ 03FCEh");
[; <" PORTE equ 03FCEh ;# ">
"47049
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47049: __asm("PORTF equ 03FCFh");
[; <" PORTF equ 03FCFh ;# ">
"47111
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47111: __asm("INTCON0 equ 03FD2h");
[; <" INTCON0 equ 03FD2h ;# ">
"47171
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47171: __asm("INTCON1 equ 03FD3h");
[; <" INTCON1 equ 03FD3h ;# ">
"47207
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47207: __asm("IVTLOCK equ 03FD4h");
[; <" IVTLOCK equ 03FD4h ;# ">
"47229
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47229: __asm("IVTBASE equ 03FD5h");
[; <" IVTBASE equ 03FD5h ;# ">
"47236
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47236: __asm("IVTBASEL equ 03FD5h");
[; <" IVTBASEL equ 03FD5h ;# ">
"47298
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47298: __asm("IVTBASEH equ 03FD6h");
[; <" IVTBASEH equ 03FD6h ;# ">
"47360
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47360: __asm("IVTBASEU equ 03FD7h");
[; <" IVTBASEU equ 03FD7h ;# ">
"47404
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47404: __asm("STATUS equ 03FD8h");
[; <" STATUS equ 03FD8h ;# ">
"47520
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47520: __asm("FSR2 equ 03FD9h");
[; <" FSR2 equ 03FD9h ;# ">
"47527
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47527: __asm("FSR2L equ 03FD9h");
[; <" FSR2L equ 03FD9h ;# ">
"47547
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47547: __asm("FSR2H equ 03FDAh");
[; <" FSR2H equ 03FDAh ;# ">
"47567
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47567: __asm("PLUSW2 equ 03FDBh");
[; <" PLUSW2 equ 03FDBh ;# ">
"47587
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47587: __asm("PREINC2 equ 03FDCh");
[; <" PREINC2 equ 03FDCh ;# ">
"47607
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47607: __asm("POSTDEC2 equ 03FDDh");
[; <" POSTDEC2 equ 03FDDh ;# ">
"47627
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47627: __asm("POSTINC2 equ 03FDEh");
[; <" POSTINC2 equ 03FDEh ;# ">
"47647
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47647: __asm("INDF2 equ 03FDFh");
[; <" INDF2 equ 03FDFh ;# ">
"47667
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47667: __asm("BSR equ 03FE0h");
[; <" BSR equ 03FE0h ;# ">
"47687
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47687: __asm("FSR1 equ 03FE1h");
[; <" FSR1 equ 03FE1h ;# ">
"47694
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47694: __asm("FSR1L equ 03FE1h");
[; <" FSR1L equ 03FE1h ;# ">
"47714
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47714: __asm("FSR1H equ 03FE2h");
[; <" FSR1H equ 03FE2h ;# ">
"47734
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47734: __asm("PLUSW1 equ 03FE3h");
[; <" PLUSW1 equ 03FE3h ;# ">
"47754
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47754: __asm("PREINC1 equ 03FE4h");
[; <" PREINC1 equ 03FE4h ;# ">
"47774
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47774: __asm("POSTDEC1 equ 03FE5h");
[; <" POSTDEC1 equ 03FE5h ;# ">
"47794
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47794: __asm("POSTINC1 equ 03FE6h");
[; <" POSTINC1 equ 03FE6h ;# ">
"47814
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47814: __asm("INDF1 equ 03FE7h");
[; <" INDF1 equ 03FE7h ;# ">
"47834
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47834: __asm("WREG equ 03FE8h");
[; <" WREG equ 03FE8h ;# ">
"47872
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47872: __asm("FSR0 equ 03FE9h");
[; <" FSR0 equ 03FE9h ;# ">
"47879
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47879: __asm("FSR0L equ 03FE9h");
[; <" FSR0L equ 03FE9h ;# ">
"47899
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47899: __asm("FSR0H equ 03FEAh");
[; <" FSR0H equ 03FEAh ;# ">
"47919
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47919: __asm("PLUSW0 equ 03FEBh");
[; <" PLUSW0 equ 03FEBh ;# ">
"47939
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47939: __asm("PREINC0 equ 03FECh");
[; <" PREINC0 equ 03FECh ;# ">
"47959
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47959: __asm("POSTDEC0 equ 03FEDh");
[; <" POSTDEC0 equ 03FEDh ;# ">
"47979
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47979: __asm("POSTINC0 equ 03FEEh");
[; <" POSTINC0 equ 03FEEh ;# ">
"47999
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 47999: __asm("INDF0 equ 03FEFh");
[; <" INDF0 equ 03FEFh ;# ">
"48019
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48019: __asm("PCON0 equ 03FF0h");
[; <" PCON0 equ 03FF0h ;# ">
"48172
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48172: __asm("PCON1 equ 03FF1h");
[; <" PCON1 equ 03FF1h ;# ">
"48211
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48211: __asm("PROD equ 03FF3h");
[; <" PROD equ 03FF3h ;# ">
"48218
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48218: __asm("PRODL equ 03FF3h");
[; <" PRODL equ 03FF3h ;# ">
"48238
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48238: __asm("PRODH equ 03FF4h");
[; <" PRODH equ 03FF4h ;# ">
"48258
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48258: __asm("TABLAT equ 03FF5h");
[; <" TABLAT equ 03FF5h ;# ">
"48280
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48280: __asm("TBLPTR equ 03FF6h");
[; <" TBLPTR equ 03FF6h ;# ">
"48287
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48287: __asm("TBLPTRL equ 03FF6h");
[; <" TBLPTRL equ 03FF6h ;# ">
"48307
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48307: __asm("TBLPTRH equ 03FF7h");
[; <" TBLPTRH equ 03FF7h ;# ">
"48327
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48327: __asm("TBLPTRU equ 03FF8h");
[; <" TBLPTRU equ 03FF8h ;# ">
"48358
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48358: __asm("PCLAT equ 03FF9h");
[; <" PCLAT equ 03FF9h ;# ">
"48365
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48365: __asm("PCL equ 03FF9h");
[; <" PCL equ 03FF9h ;# ">
"48385
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48385: __asm("PCLATH equ 03FFAh");
[; <" PCLATH equ 03FFAh ;# ">
"48405
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48405: __asm("PCLATU equ 03FFBh");
[; <" PCLATU equ 03FFBh ;# ">
"48425
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48425: __asm("STKPTR equ 03FFCh");
[; <" STKPTR equ 03FFCh ;# ">
"48511
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48511: __asm("TOS equ 03FFDh");
[; <" TOS equ 03FFDh ;# ">
"48518
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48518: __asm("TOSL equ 03FFDh");
[; <" TOSL equ 03FFDh ;# ">
"48538
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48538: __asm("TOSH equ 03FFEh");
[; <" TOSH equ 03FFEh ;# ">
"48558
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f57k42.h: 48558: __asm("TOSU equ 03FFFh");
[; <" TOSU equ 03FFFh ;# ">
"389 ./mcc_generated_files/uart2.h
[; ;./mcc_generated_files/uart2.h: 389: void (*UART2_RxInterruptHandler)(void);
[v _UART2_RxInterruptHandler `*F17068 ~T0 @X0 1 e ]
"407
[; ;./mcc_generated_files/uart2.h: 407: void (*UART2_TxInterruptHandler)(void);
[v _UART2_TxInterruptHandler `*F17070 ~T0 @X0 1 e ]
"389 ./mcc_generated_files/uart1.h
[; ;./mcc_generated_files/uart1.h: 389:  void (*UART1_RxInterruptHandler)(void);
[v _UART1_RxInterruptHandler `*F17093 ~T0 @X0 1 e ]
"407
[; ;./mcc_generated_files/uart1.h: 407:  void (*UART1_TxInterruptHandler)(void);
[v _UART1_TxInterruptHandler `*F17095 ~T0 @X0 1 e ]
"25 gemsecs.c
[; ;gemsecs.c: 25: uint16_t block_checksum(uint8_t *byte_block, const uint16_t byte_count)
[v _block_checksum `(us ~T0 @X0 1 ef2`*uc`Cus ]
"26
[; ;gemsecs.c: 26: {
{
[e :U _block_checksum ]
"25
[; ;gemsecs.c: 25: uint16_t block_checksum(uint8_t *byte_block, const uint16_t byte_count)
[v _byte_block `*uc ~T0 @X0 1 r1 ]
[v _byte_count `Cus ~T0 @X0 1 r2 ]
"26
[; ;gemsecs.c: 26: {
[f ]
"27
[; ;gemsecs.c: 27:  uint16_t sum = 0, i;
[v _sum `us ~T0 @X0 1 a ]
[e = _sum -> -> 0 `i `us ]
[v _i `us ~T0 @X0 1 a ]
"29
[; ;gemsecs.c: 29:  for (i = 0; i < byte_count; i++) {
{
[e = _i -> -> 0 `i `us ]
[e $ < -> _i `ui -> _byte_count `ui 2252  ]
[e $U 2253  ]
[e :U 2252 ]
{
"30
[; ;gemsecs.c: 30:   sum += byte_block[i];
[e =+ _sum -> *U + _byte_block * -> _i `ux -> -> # *U _byte_block `ui `ux `us ]
"31
[; ;gemsecs.c: 31:  }
}
[e ++ _i -> -> 1 `i `us ]
[e $ < -> _i `ui -> _byte_count `ui 2252  ]
[e :U 2253 ]
}
"36
[; ;gemsecs.c: 36:  return sum;
[e ) _sum ]
[e $UE 2251  ]
"37
[; ;gemsecs.c: 37: }
[e :UE 2251 ]
}
"42
[; ;gemsecs.c: 42: uint16_t run_checksum(const uint8_t byte_block, const _Bool clear)
[v _run_checksum `(us ~T0 @X0 1 ef2`Cuc`Ca ]
"43
[; ;gemsecs.c: 43: {
{
[e :U _run_checksum ]
"42
[; ;gemsecs.c: 42: uint16_t run_checksum(const uint8_t byte_block, const _Bool clear)
[v _byte_block `Cuc ~T0 @X0 1 r1 ]
[v _clear `Ca ~T0 @X0 1 r2 ]
"43
[; ;gemsecs.c: 43: {
[f ]
"44
[; ;gemsecs.c: 44:  static uint16_t sum = 0;
[v F17359 `us ~T0 @X0 1 s sum ]
[i F17359
-> -> 0 `i `us
]
"46
[; ;gemsecs.c: 46:  if (clear)
[e $ ! != -> _clear `i -> 0 `i 2256  ]
"47
[; ;gemsecs.c: 47:   sum = 0;
[e = F17359 -> -> 0 `i `us ]
[e :U 2256 ]
"49
[; ;gemsecs.c: 49:  sum += byte_block;
[e =+ F17359 -> _byte_block `us ]
"50
[; ;gemsecs.c: 50:  return sum;
[e ) F17359 ]
[e $UE 2255  ]
"51
[; ;gemsecs.c: 51: }
[e :UE 2255 ]
}
"53
[; ;gemsecs.c: 53: LINK_STATES m_protocol(LINK_STATES *m_link)
[v _m_protocol `(E16751 ~T0 @X0 1 ef1`*E16751 ]
"54
[; ;gemsecs.c: 54: {
{
[e :U _m_protocol ]
"53
[; ;gemsecs.c: 53: LINK_STATES m_protocol(LINK_STATES *m_link)
[v _m_link `*E16751 ~T0 @X0 1 r1 ]
"54
[; ;gemsecs.c: 54: {
[f ]
"55
[; ;gemsecs.c: 55:  uint8_t rxData;
[v _rxData `uc ~T0 @X0 1 a ]
"56
[; ;gemsecs.c: 56:  static uint8_t rxData_l = 0, *b_block = (uint8_t*) & H254[0];
[v F17363 `uc ~T0 @X0 1 s rxData_l ]
[i F17363
-> -> 0 `i `uc
]
[v F17364 `*uc ~T0 @X0 1 s b_block ]
[i F17364
-> &U *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux `*uc
]
"58
[; ;gemsecs.c: 58:  switch (*m_link) {
[e $U 2259  ]
{
"59
[; ;gemsecs.c: 59:  case LINK_STATE_IDLE:
[e :U 2260 ]
"63
[; ;gemsecs.c: 63:   if (UART1_is_rx_ready()) {
[e $ ! != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 2261  ]
{
"64
[; ;gemsecs.c: 64:    rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"65
[; ;gemsecs.c: 65:    if (rxData == 0x05) {
[e $ ! == -> _rxData `i -> 5 `i 2262  ]
{
"67
[; ;gemsecs.c: 67:     V.uart = 1;
[e = . _V 40 -> -> 1 `i `uc ]
"68
[; ;gemsecs.c: 68:     StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E17110 2 `uc -> -> 3000 `i `us ]
"69
[; ;gemsecs.c: 69:     V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E16760 0 `uc ]
"70
[; ;gemsecs.c: 70:     *m_link = LINK_STATE_ENQ;
[e = *U _m_link . `E16751 1 ]
"71
[; ;gemsecs.c: 71:    }
}
[e :U 2262 ]
"72
[; ;gemsecs.c: 72:   }
}
[e :U 2261 ]
"73
[; ;gemsecs.c: 73:   if (UART2_is_rx_ready()) {
[e $ ! != -> ( _UART2_is_rx_ready ..  `i -> 0 `i 2263  ]
{
"74
[; ;gemsecs.c: 74:    rxData = UART2_Read();
[e = _rxData ( _UART2_Read ..  ]
"75
[; ;gemsecs.c: 75:    if (rxData == 0x05) {
[e $ ! == -> _rxData `i -> 5 `i 2264  ]
{
"77
[; ;gemsecs.c: 77:     V.uart = 2;
[e = . _V 40 -> -> 2 `i `uc ]
"78
[; ;gemsecs.c: 78:     StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E17110 2 `uc -> -> 3000 `i `us ]
"79
[; ;gemsecs.c: 79:     V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E16760 0 `uc ]
"80
[; ;gemsecs.c: 80:     *m_link = LINK_STATE_ENQ;
[e = *U _m_link . `E16751 1 ]
"81
[; ;gemsecs.c: 81:    }
}
[e :U 2264 ]
"82
[; ;gemsecs.c: 82:   }
}
[e :U 2263 ]
"83
[; ;gemsecs.c: 83:   break;
[e $U 2258  ]
"84
[; ;gemsecs.c: 84:  case LINK_STATE_ENQ:
[e :U 2265 ]
"85
[; ;gemsecs.c: 85:   rxData_l = 0;
[e = F17363 -> -> 0 `i `uc ]
"86
[; ;gemsecs.c: 86:   if (TimerDone(TMR_T2)) {
[e $ ! != -> ( _TimerDone (1 -> . `E17110 2 `uc `i -> 0 `i 2266  ]
{
"87
[; ;gemsecs.c: 87:    V.error = LINK_ERROR_T2;
[e = . _V 15 -> . `E16760 2 `uc ]
"88
[; ;gemsecs.c: 88:    V.timer_error++;
[e ++ . _V 24 -> -> 1 `i `us ]
"89
[; ;gemsecs.c: 89:    V.failed_receive = 2;
[e = . _V 33 -> -> 2 `i `uc ]
"90
[; ;gemsecs.c: 90:    *m_link = LINK_STATE_NAK;
[e = *U _m_link . `E16751 5 ]
"91
[; ;gemsecs.c: 91:   } else {
}
[e $U 2267  ]
[e :U 2266 ]
{
"108
[; ;gemsecs.c: 108:    if (V.uart == 2 && UART1_is_rx_ready()) {
[e $ ! && == -> . _V 40 `i -> 2 `i != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 2268  ]
{
"109
[; ;gemsecs.c: 109:     rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"110
[; ;gemsecs.c: 110:     if (rxData == 0x04) {
[e $ ! == -> _rxData `i -> 4 `i 2269  ]
{
"111
[; ;gemsecs.c: 111:      StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E17110 2 `uc -> -> 3000 `i `us ]
"112
[; ;gemsecs.c: 112:      V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E16760 0 `uc ]
"113
[; ;gemsecs.c: 113:      *m_link = LINK_STATE_EOT;
[e = *U _m_link . `E16751 2 ]
"114
[; ;gemsecs.c: 114:     }
}
[e :U 2269 ]
"115
[; ;gemsecs.c: 115:    }
}
[e :U 2268 ]
"116
[; ;gemsecs.c: 116:    if (V.uart == 1 && UART2_is_rx_ready()) {
[e $ ! && == -> . _V 40 `i -> 1 `i != -> ( _UART2_is_rx_ready ..  `i -> 0 `i 2270  ]
{
"117
[; ;gemsecs.c: 117:     rxData = UART2_Read();
[e = _rxData ( _UART2_Read ..  ]
"118
[; ;gemsecs.c: 118:     if (rxData == 0x04) {
[e $ ! == -> _rxData `i -> 4 `i 2271  ]
{
"119
[; ;gemsecs.c: 119:      StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E17110 2 `uc -> -> 3000 `i `us ]
"120
[; ;gemsecs.c: 120:      V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E16760 0 `uc ]
"121
[; ;gemsecs.c: 121:      *m_link = LINK_STATE_EOT;
[e = *U _m_link . `E16751 2 ]
"122
[; ;gemsecs.c: 122:     }
}
[e :U 2271 ]
"123
[; ;gemsecs.c: 123:    }
}
[e :U 2270 ]
"125
[; ;gemsecs.c: 125:   }
}
[e :U 2267 ]
"126
[; ;gemsecs.c: 126:   break;
[e $U 2258  ]
"127
[; ;gemsecs.c: 127:  case LINK_STATE_EOT:
[e :U 2272 ]
"128
[; ;gemsecs.c: 128:   if (TimerDone(TMR_T2)) {
[e $ ! != -> ( _TimerDone (1 -> . `E17110 2 `uc `i -> 0 `i 2273  ]
{
"129
[; ;gemsecs.c: 129:    V.error = LINK_ERROR_T2;
[e = . _V 15 -> . `E16760 2 `uc ]
"130
[; ;gemsecs.c: 130:    V.timer_error++;
[e ++ . _V 24 -> -> 1 `i `us ]
"131
[; ;gemsecs.c: 131:    V.failed_receive = 2;
[e = . _V 33 -> -> 2 `i `uc ]
"132
[; ;gemsecs.c: 132:    *m_link = LINK_STATE_NAK;
[e = *U _m_link . `E16751 5 ]
"133
[; ;gemsecs.c: 133:   } else {
}
[e $U 2274  ]
[e :U 2273 ]
{
"134
[; ;gemsecs.c: 134:    if (V.uart == 1 && UART1_is_rx_ready()) {
[e $ ! && == -> . _V 40 `i -> 1 `i != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 2275  ]
{
"135
[; ;gemsecs.c: 135:     rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"136
[; ;gemsecs.c: 136:     if (rxData_l == 0) {
[e $ ! == -> F17363 `i -> 0 `i 2276  ]
{
"137
[; ;gemsecs.c: 137:      r_block.length = rxData;
[e = . _r_block 2 _rxData ]
"138
[; ;gemsecs.c: 138:      run_checksum(0, 1);
[e ( _run_checksum (2 , -> -> 0 `i `uc -> -> 1 `i `a ]
"139
[; ;gemsecs.c: 139:      rxData_l++;
[e ++ F17363 -> -> 1 `i `uc ]
"140
[; ;gemsecs.c: 140:      b_block[sizeof(header254) - rxData_l] = rxData;
[e = *U + F17364 * -> - -> # `S2248 `ui -> F17363 `ui `ux -> -> # *U F17364 `ui `ux _rxData ]
"141
[; ;gemsecs.c: 141:     } else {
}
[e $U 2277  ]
[e :U 2276 ]
{
"145
[; ;gemsecs.c: 145:      if (rxData_l <= sizeof(block10))
[e $ ! <= -> F17363 `ui -> # `S2236 `ui 2278  ]
"146
[; ;gemsecs.c: 146:       H10[1].block.b[sizeof(block10) - rxData_l] = rxData;
[e = *U + &U . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 0 * -> - -> # `S2236 `ui -> F17363 `ui `ux -> -> # *U &U . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 0 `ui `ux _rxData ]
[e :U 2278 ]
"147
[; ;gemsecs.c: 147:      if (rxData_l <= r_block.length)
[e $ ! <= -> F17363 `i -> . _r_block 2 `i 2279  ]
"148
[; ;gemsecs.c: 148:       V.r_checksum = run_checksum(rxData, 0);
[e = . _V 21 ( _run_checksum (2 , _rxData -> -> 0 `i `a ]
[e :U 2279 ]
"150
[; ;gemsecs.c: 150:      if (rxData_l == r_block.length + 1)
[e $ ! == -> F17363 `i + -> . _r_block 2 `i -> 1 `i 2280  ]
"151
[; ;gemsecs.c: 151:       H10[1].checksum = (uint16_t) rxData << 8;
[e = . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 -> << -> -> _rxData `us `ui -> 8 `i `us ]
[e :U 2280 ]
"152
[; ;gemsecs.c: 152:      if (rxData_l == r_block.length + 2)
[e $ ! == -> F17363 `i + -> . _r_block 2 `i -> 2 `i 2281  ]
"153
[; ;gemsecs.c: 153:       H10[1].checksum += rxData;
[e =+ . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 -> _rxData `us ]
[e :U 2281 ]
"155
[; ;gemsecs.c: 155:      rxData_l++;
[e ++ F17363 -> -> 1 `i `uc ]
"156
[; ;gemsecs.c: 156:      b_block[sizeof(header254) - rxData_l] = rxData;
[e = *U + F17364 * -> - -> # `S2248 `ui -> F17363 `ui `ux -> -> # *U F17364 `ui `ux _rxData ]
"157
[; ;gemsecs.c: 157:      if (rxData_l > (r_block.length + 2)) {
[e $ ! > -> F17363 `i + -> . _r_block 2 `i -> 2 `i 2282  ]
{
"158
[; ;gemsecs.c: 158:       if (V.r_checksum == H10[1].checksum) {
[e $ ! == -> . _V 21 `ui -> . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 `ui 2283  ]
{
"159
[; ;gemsecs.c: 159:        *m_link = LINK_STATE_ACK;
[e = *U _m_link . `E16751 3 ]
"160
[; ;gemsecs.c: 160:       } else {
}
[e $U 2284  ]
[e :U 2283 ]
{
"161
[; ;gemsecs.c: 161:        while (UART1_is_rx_ready())
[e $U 2285  ]
[e :U 2286 ]
"162
[; ;gemsecs.c: 162:         rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
[e :U 2285 ]
"161
[; ;gemsecs.c: 161:        while (UART1_is_rx_ready())
[e $ != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 2286  ]
[e :U 2287 ]
"163
[; ;gemsecs.c: 163:        WaitMs(1500);
[e ( _WaitMs (1 -> -> 1500 `i `us ]
"164
[; ;gemsecs.c: 164:        V.error = LINK_ERROR_CHECKSUM;
[e = . _V 15 -> . `E16760 5 `uc ]
"165
[; ;gemsecs.c: 165:        V.checksum_error++;
[e ++ . _V 23 -> -> 1 `i `us ]
"166
[; ;gemsecs.c: 166:        V.failed_receive = 3;
[e = . _V 33 -> -> 3 `i `uc ]
"167
[; ;gemsecs.c: 167:        *m_link = LINK_STATE_NAK;
[e = *U _m_link . `E16751 5 ]
"168
[; ;gemsecs.c: 168:       }
}
[e :U 2284 ]
"169
[; ;gemsecs.c: 169:      }
}
[e :U 2282 ]
"170
[; ;gemsecs.c: 170:     }
}
[e :U 2277 ]
"171
[; ;gemsecs.c: 171:    }
}
[e :U 2275 ]
"173
[; ;gemsecs.c: 173:    if (V.uart == 2 && UART2_is_rx_ready()) {
[e $ ! && == -> . _V 40 `i -> 2 `i != -> ( _UART2_is_rx_ready ..  `i -> 0 `i 2288  ]
{
"174
[; ;gemsecs.c: 174:     rxData = UART2_Read();
[e = _rxData ( _UART2_Read ..  ]
"175
[; ;gemsecs.c: 175:     if (rxData_l == 0) {
[e $ ! == -> F17363 `i -> 0 `i 2289  ]
{
"176
[; ;gemsecs.c: 176:      r_block.length = rxData;
[e = . _r_block 2 _rxData ]
"177
[; ;gemsecs.c: 177:      run_checksum(0, 1);
[e ( _run_checksum (2 , -> -> 0 `i `uc -> -> 1 `i `a ]
"178
[; ;gemsecs.c: 178:      rxData_l++;
[e ++ F17363 -> -> 1 `i `uc ]
"179
[; ;gemsecs.c: 179:      b_block[sizeof(header254) - rxData_l] = rxData;
[e = *U + F17364 * -> - -> # `S2248 `ui -> F17363 `ui `ux -> -> # *U F17364 `ui `ux _rxData ]
"180
[; ;gemsecs.c: 180:     } else {
}
[e $U 2290  ]
[e :U 2289 ]
{
"184
[; ;gemsecs.c: 184:      if (rxData_l <= sizeof(block10))
[e $ ! <= -> F17363 `ui -> # `S2236 `ui 2291  ]
"185
[; ;gemsecs.c: 185:       H10[1].block.b[sizeof(block10) - rxData_l] = rxData;
[e = *U + &U . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 0 * -> - -> # `S2236 `ui -> F17363 `ui `ux -> -> # *U &U . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 0 `ui `ux _rxData ]
[e :U 2291 ]
"186
[; ;gemsecs.c: 186:      if (rxData_l <= r_block.length)
[e $ ! <= -> F17363 `i -> . _r_block 2 `i 2292  ]
"187
[; ;gemsecs.c: 187:       V.r_checksum = run_checksum(rxData, 0);
[e = . _V 21 ( _run_checksum (2 , _rxData -> -> 0 `i `a ]
[e :U 2292 ]
"189
[; ;gemsecs.c: 189:      if (rxData_l == r_block.length + 1)
[e $ ! == -> F17363 `i + -> . _r_block 2 `i -> 1 `i 2293  ]
"190
[; ;gemsecs.c: 190:       H10[1].checksum = (uint16_t) rxData << 8;
[e = . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 -> << -> -> _rxData `us `ui -> 8 `i `us ]
[e :U 2293 ]
"191
[; ;gemsecs.c: 191:      if (rxData_l == r_block.length + 2)
[e $ ! == -> F17363 `i + -> . _r_block 2 `i -> 2 `i 2294  ]
"192
[; ;gemsecs.c: 192:       H10[1].checksum += rxData;
[e =+ . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 -> _rxData `us ]
[e :U 2294 ]
"194
[; ;gemsecs.c: 194:      rxData_l++;
[e ++ F17363 -> -> 1 `i `uc ]
"195
[; ;gemsecs.c: 195:      b_block[sizeof(header254) - rxData_l] = rxData;
[e = *U + F17364 * -> - -> # `S2248 `ui -> F17363 `ui `ux -> -> # *U F17364 `ui `ux _rxData ]
"196
[; ;gemsecs.c: 196:      if (rxData_l > (r_block.length + 2)) {
[e $ ! > -> F17363 `i + -> . _r_block 2 `i -> 2 `i 2295  ]
{
"197
[; ;gemsecs.c: 197:       if (V.r_checksum == H10[1].checksum) {
[e $ ! == -> . _V 21 `ui -> . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 `ui 2296  ]
{
"198
[; ;gemsecs.c: 198:        *m_link = LINK_STATE_ACK;
[e = *U _m_link . `E16751 3 ]
"199
[; ;gemsecs.c: 199:       } else {
}
[e $U 2297  ]
[e :U 2296 ]
{
"200
[; ;gemsecs.c: 200:        while (UART2_is_rx_ready())
[e $U 2298  ]
[e :U 2299 ]
"201
[; ;gemsecs.c: 201:         rxData = UART2_Read();
[e = _rxData ( _UART2_Read ..  ]
[e :U 2298 ]
"200
[; ;gemsecs.c: 200:        while (UART2_is_rx_ready())
[e $ != -> ( _UART2_is_rx_ready ..  `i -> 0 `i 2299  ]
[e :U 2300 ]
"202
[; ;gemsecs.c: 202:        WaitMs(1500);
[e ( _WaitMs (1 -> -> 1500 `i `us ]
"203
[; ;gemsecs.c: 203:        V.error = LINK_ERROR_CHECKSUM;
[e = . _V 15 -> . `E16760 5 `uc ]
"204
[; ;gemsecs.c: 204:        V.checksum_error++;
[e ++ . _V 23 -> -> 1 `i `us ]
"205
[; ;gemsecs.c: 205:        V.failed_receive = 4;
[e = . _V 33 -> -> 4 `i `uc ]
"206
[; ;gemsecs.c: 206:        *m_link = LINK_STATE_NAK;
[e = *U _m_link . `E16751 5 ]
"207
[; ;gemsecs.c: 207:       }
}
[e :U 2297 ]
"208
[; ;gemsecs.c: 208:      }
}
[e :U 2295 ]
"209
[; ;gemsecs.c: 209:     }
}
[e :U 2290 ]
"210
[; ;gemsecs.c: 210:    }
}
[e :U 2288 ]
"211
[; ;gemsecs.c: 211:   }
}
[e :U 2274 ]
"212
[; ;gemsecs.c: 212:   break;
[e $U 2258  ]
"213
[; ;gemsecs.c: 213:  case LINK_STATE_ACK:
[e :U 2301 ]
"217
[; ;gemsecs.c: 217:   V.stream = H10[1].block.block.stream;
[e = . _V 13 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 ]
"218
[; ;gemsecs.c: 218:   V.function = H10[1].block.block.function;
[e = . _V 14 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 4 ]
"219
[; ;gemsecs.c: 219:   V.systemb = H10[1].block.block.systemb;
[e = . _V 11 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 ]
"220
[; ;gemsecs.c: 220:   V.rbit = H10[1].block.block.rbit;
[e = . _V 29 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 9 ]
"221
[; ;gemsecs.c: 221:   V.wbit = H10[1].block.block.wbit;
[e = . _V 30 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 6 ]
"222
[; ;gemsecs.c: 222:   V.ebit = H10[1].block.block.ebit;
[e = . _V 31 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 3 ]
"223
[; ;gemsecs.c: 223:   V.failed_receive = 0;
[e = . _V 33 -> -> 0 `i `uc ]
"224
[; ;gemsecs.c: 224:   secs_II_monitor_message(V.stream, V.function, 1000);
[e ( _secs_II_monitor_message (3 , , . _V 13 . _V 14 -> -> 1000 `i `us ]
"225
[; ;gemsecs.c: 225:   V.g_state = secs_gem_state(V.stream, V.function);
[e = . _V 2 ( _secs_gem_state (2 , . _V 13 . _V 14 ]
"226
[; ;gemsecs.c: 226:   *m_link = LINK_STATE_DONE;
[e = *U _m_link . `E16751 4 ]
"229
[; ;gemsecs.c: 229:   break;
[e $U 2258  ]
"230
[; ;gemsecs.c: 230:  case LINK_STATE_NAK:
[e :U 2302 ]
"231
[; ;gemsecs.c: 231:   *m_link = LINK_STATE_ERROR;
[e = *U _m_link . `E16751 6 ]
"232
[; ;gemsecs.c: 232:   while ((uart1RxCount)) {
[e $U 2303  ]
[e :U 2304 ]
{
"233
[; ;gemsecs.c: 233:    UART1_Read();
[e ( _UART1_Read ..  ]
"234
[; ;gemsecs.c: 234:   }
}
[e :U 2303 ]
"232
[; ;gemsecs.c: 232:   while ((uart1RxCount)) {
[e $ != -> _uart1RxCount `i -> 0 `i 2304  ]
[e :U 2305 ]
"235
[; ;gemsecs.c: 235:   while ((uart2RxCount)) {
[e $U 2306  ]
[e :U 2307 ]
{
"236
[; ;gemsecs.c: 236:    UART2_Read();
[e ( _UART2_Read ..  ]
"237
[; ;gemsecs.c: 237:   }
}
[e :U 2306 ]
"235
[; ;gemsecs.c: 235:   while ((uart2RxCount)) {
[e $ != -> _uart2RxCount `i -> 0 `i 2307  ]
[e :U 2308 ]
"238
[; ;gemsecs.c: 238:   break;
[e $U 2258  ]
"239
[; ;gemsecs.c: 239:  case LINK_STATE_ERROR:
[e :U 2309 ]
"240
[; ;gemsecs.c: 240:   break;
[e $U 2258  ]
"241
[; ;gemsecs.c: 241:  case LINK_STATE_DONE:
[e :U 2310 ]
"242
[; ;gemsecs.c: 242:   V.failed_receive = 0;
[e = . _V 33 -> -> 0 `i `uc ]
"245
[; ;gemsecs.c: 245:  default:
[e :U 2311 ]
"246
[; ;gemsecs.c: 246:   *m_link = LINK_STATE_IDLE;
[e = *U _m_link . `E16751 0 ]
"247
[; ;gemsecs.c: 247:   break;
[e $U 2258  ]
"248
[; ;gemsecs.c: 248:  }
}
[e $U 2258  ]
[e :U 2259 ]
[e [\ -> *U _m_link `ui , $ -> . `E16751 0 `ui 2260
 , $ -> . `E16751 1 `ui 2265
 , $ -> . `E16751 2 `ui 2272
 , $ -> . `E16751 3 `ui 2301
 , $ -> . `E16751 5 `ui 2302
 , $ -> . `E16751 6 `ui 2309
 , $ -> . `E16751 4 `ui 2310
 2311 ]
[e :U 2258 ]
"250
[; ;gemsecs.c: 250:  return *m_link;
[e ) *U _m_link ]
[e $UE 2257  ]
"251
[; ;gemsecs.c: 251: }
[e :UE 2257 ]
}
"253
[; ;gemsecs.c: 253: LINK_STATES r_protocol(LINK_STATES * r_link)
[v _r_protocol `(E16751 ~T0 @X0 1 ef1`*E16751 ]
"254
[; ;gemsecs.c: 254: {
{
[e :U _r_protocol ]
"253
[; ;gemsecs.c: 253: LINK_STATES r_protocol(LINK_STATES * r_link)
[v _r_link `*E16751 ~T0 @X0 1 r1 ]
"254
[; ;gemsecs.c: 254: {
[f ]
"255
[; ;gemsecs.c: 255:  uint8_t rxData;
[v _rxData `uc ~T0 @X0 1 a ]
"256
[; ;gemsecs.c: 256:  static uint8_t rxData_l = 0, retry = 3, *b_block, d = 1;
[v F17368 `uc ~T0 @X0 1 s rxData_l ]
[i F17368
-> -> 0 `i `uc
]
[v F17369 `uc ~T0 @X0 1 s retry ]
[i F17369
-> -> 3 `i `uc
]
[v F17370 `*uc ~T0 @X0 1 s b_block ]
[v F17371 `uc ~T0 @X0 1 s d ]
[i F17371
-> -> 1 `i `uc
]
"258
[; ;gemsecs.c: 258:  switch (*r_link) {
[e $U 2314  ]
{
"259
[; ;gemsecs.c: 259:  case LINK_STATE_IDLE:
[e :U 2315 ]
"260
[; ;gemsecs.c: 260:   if (UART1_is_rx_ready()) {
[e $ ! != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 2316  ]
{
"261
[; ;gemsecs.c: 261:    rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"262
[; ;gemsecs.c: 262:    if (rxData == 0x05) {
[e $ ! == -> _rxData `i -> 5 `i 2317  ]
{
"264
[; ;gemsecs.c: 264:     do { LATEbits.LATE1 = 1; } while(0);
[e :U 2320 ]
{
[e = . . _LATEbits 0 1 -> -> 1 `i `uc ]
}
[e :U 2319 ]
"265
[; ;gemsecs.c: 265:     V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E16760 0 `uc ]
"266
[; ;gemsecs.c: 266:     *r_link = LINK_STATE_ENQ;
[e = *U _r_link . `E16751 1 ]
"267
[; ;gemsecs.c: 267:     if (TimerDone(TMR_HBIO))
[e $ ! != -> ( _TimerDone (1 -> . `E17110 6 `uc `i -> 0 `i 2321  ]
"268
[; ;gemsecs.c: 268:      StartTimer(TMR_HBIO, 5000);
[e ( _StartTimer (2 , -> . `E17110 6 `uc -> -> 5000 `i `us ]
[e :U 2321 ]
"269
[; ;gemsecs.c: 269:    }
}
[e :U 2317 ]
"270
[; ;gemsecs.c: 270:   }
}
[e :U 2316 ]
"271
[; ;gemsecs.c: 271:   break;
[e $U 2313  ]
"272
[; ;gemsecs.c: 272:  case LINK_STATE_ENQ:
[e :U 2322 ]
"273
[; ;gemsecs.c: 273:   rxData_l = 0;
[e = F17368 -> -> 0 `i `uc ]
"274
[; ;gemsecs.c: 274:   d = 1;
[e = F17371 -> -> 1 `i `uc ]
"275
[; ;gemsecs.c: 275:   b_block = (uint8_t*) & H254[0];
[e = F17370 -> &U *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux `*uc ]
"276
[; ;gemsecs.c: 276:   UART1_Write(0x04);
[e ( _UART1_Write (1 -> -> 4 `i `uc ]
"277
[; ;gemsecs.c: 277:   StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E17110 2 `uc -> -> 3000 `i `us ]
"278
[; ;gemsecs.c: 278:   *r_link = LINK_STATE_EOT;
[e = *U _r_link . `E16751 2 ]
"286
[; ;gemsecs.c: 286:   break;
[e $U 2313  ]
"287
[; ;gemsecs.c: 287:  case LINK_STATE_EOT:
[e :U 2323 ]
"288
[; ;gemsecs.c: 288:   if (TimerDone(TMR_T2)) {
[e $ ! != -> ( _TimerDone (1 -> . `E17110 2 `uc `i -> 0 `i 2324  ]
{
"289
[; ;gemsecs.c: 289:    V.timer_error++;
[e ++ . _V 24 -> -> 1 `i `us ]
"290
[; ;gemsecs.c: 290:    if (!retry--) {
[e $ ! ! != -> -- F17369 -> -> 1 `i `uc `i -> 0 `i 2325  ]
{
"291
[; ;gemsecs.c: 291:     V.error = LINK_ERROR_T2;
[e = . _V 15 -> . `E16760 2 `uc ]
"292
[; ;gemsecs.c: 292:     V.failed_receive = 1;
[e = . _V 33 -> -> 1 `i `uc ]
"293
[; ;gemsecs.c: 293:     *r_link = LINK_STATE_NAK;
[e = *U _r_link . `E16751 5 ]
"294
[; ;gemsecs.c: 294:    } else {
}
[e $U 2326  ]
[e :U 2325 ]
{
"295
[; ;gemsecs.c: 295:     *r_link = LINK_STATE_IDLE;
[e = *U _r_link . `E16751 0 ]
"296
[; ;gemsecs.c: 296:    }
}
[e :U 2326 ]
"297
[; ;gemsecs.c: 297:   } else {
}
[e $U 2327  ]
[e :U 2324 ]
{
"298
[; ;gemsecs.c: 298:    if (UART1_is_rx_ready()) {
[e $ ! != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 2328  ]
{
"299
[; ;gemsecs.c: 299:     rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"300
[; ;gemsecs.c: 300:     if (rxData_l == 0) {
[e $ ! == -> F17368 `i -> 0 `i 2329  ]
{
"301
[; ;gemsecs.c: 301:      r_block.length = rxData;
[e = . _r_block 2 _rxData ]
"302
[; ;gemsecs.c: 302:      run_checksum(0, 1);
[e ( _run_checksum (2 , -> -> 0 `i `uc -> -> 1 `i `a ]
"303
[; ;gemsecs.c: 303:      rxData_l++;
[e ++ F17368 -> -> 1 `i `uc ]
"304
[; ;gemsecs.c: 304:      b_block[sizeof(header254) - rxData_l] = rxData;
[e = *U + F17370 * -> - -> # `S2248 `ui -> F17368 `ui `ux -> -> # *U F17370 `ui `ux _rxData ]
"305
[; ;gemsecs.c: 305:     } else {
}
[e $U 2330  ]
[e :U 2329 ]
{
"309
[; ;gemsecs.c: 309:      if (rxData_l <= sizeof(block10))
[e $ ! <= -> F17368 `ui -> # `S2236 `ui 2331  ]
"310
[; ;gemsecs.c: 310:       H10[1].block.b[sizeof(block10) - rxData_l] = rxData;
[e = *U + &U . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 0 * -> - -> # `S2236 `ui -> F17368 `ui `ux -> -> # *U &U . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 0 `ui `ux _rxData ]
[e :U 2331 ]
"312
[; ;gemsecs.c: 312:      if (d <= 16) {
[e $ ! <= -> F17371 `i -> 16 `i 2332  ]
{
"313
[; ;gemsecs.c: 313:       if (rxData_l == sizeof(block10) + d) {
[e $ ! == -> F17368 `ui + -> # `S2236 `ui -> F17371 `ui 2333  ]
{
"314
[; ;gemsecs.c: 314:        V.response.ack[d - 1] = rxData;
[e = *U + &U . . _V 39 0 * -> -> - -> F17371 `i -> 1 `i `ui `ux -> -> # *U &U . . _V 39 0 `ui `ux _rxData ]
"315
[; ;gemsecs.c: 315:        d++;
[e ++ F17371 -> -> 1 `i `uc ]
"316
[; ;gemsecs.c: 316:       }
}
[e :U 2333 ]
"317
[; ;gemsecs.c: 317:      }
}
[e :U 2332 ]
"319
[; ;gemsecs.c: 319:      if (rxData_l <= r_block.length)
[e $ ! <= -> F17368 `i -> . _r_block 2 `i 2334  ]
"320
[; ;gemsecs.c: 320:       V.r_checksum = run_checksum(rxData, 0);
[e = . _V 21 ( _run_checksum (2 , _rxData -> -> 0 `i `a ]
[e :U 2334 ]
"322
[; ;gemsecs.c: 322:      if (rxData_l == r_block.length + 1)
[e $ ! == -> F17368 `i + -> . _r_block 2 `i -> 1 `i 2335  ]
"323
[; ;gemsecs.c: 323:       H10[1].checksum = (uint16_t) rxData << 8;
[e = . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 -> << -> -> _rxData `us `ui -> 8 `i `us ]
[e :U 2335 ]
"324
[; ;gemsecs.c: 324:      if (rxData_l == r_block.length + 2)
[e $ ! == -> F17368 `i + -> . _r_block 2 `i -> 2 `i 2336  ]
"325
[; ;gemsecs.c: 325:       H10[1].checksum += rxData;
[e =+ . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 -> _rxData `us ]
[e :U 2336 ]
"327
[; ;gemsecs.c: 327:      rxData_l++;
[e ++ F17368 -> -> 1 `i `uc ]
"328
[; ;gemsecs.c: 328:      b_block[sizeof(header254) - rxData_l] = rxData;
[e = *U + F17370 * -> - -> # `S2248 `ui -> F17368 `ui `ux -> -> # *U F17370 `ui `ux _rxData ]
"329
[; ;gemsecs.c: 329:      if (rxData_l > (r_block.length + 2)) {
[e $ ! > -> F17368 `i + -> . _r_block 2 `i -> 2 `i 2337  ]
{
"330
[; ;gemsecs.c: 330:       if (V.r_checksum == H10[1].checksum) {
[e $ ! == -> . _V 21 `ui -> . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 `ui 2338  ]
{
"331
[; ;gemsecs.c: 331:        *r_link = LINK_STATE_ACK;
[e = *U _r_link . `E16751 3 ]
"332
[; ;gemsecs.c: 332:        do { LATEbits.LATE1 = 1; } while(0);
[e :U 2341 ]
{
[e = . . _LATEbits 0 1 -> -> 1 `i `uc ]
}
[e :U 2340 ]
"333
[; ;gemsecs.c: 333:       } else {
}
[e $U 2342  ]
[e :U 2338 ]
{
"334
[; ;gemsecs.c: 334:        while (UART1_is_rx_ready())
[e $U 2343  ]
[e :U 2344 ]
"335
[; ;gemsecs.c: 335:         rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
[e :U 2343 ]
"334
[; ;gemsecs.c: 334:        while (UART1_is_rx_ready())
[e $ != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 2344  ]
[e :U 2345 ]
"336
[; ;gemsecs.c: 336:        WaitMs(1500);
[e ( _WaitMs (1 -> -> 1500 `i `us ]
"337
[; ;gemsecs.c: 337:        V.error = LINK_ERROR_CHECKSUM;
[e = . _V 15 -> . `E16760 5 `uc ]
"338
[; ;gemsecs.c: 338:        V.checksum_error++;
[e ++ . _V 23 -> -> 1 `i `us ]
"339
[; ;gemsecs.c: 339:        V.failed_receive = 2;
[e = . _V 33 -> -> 2 `i `uc ]
"340
[; ;gemsecs.c: 340:        *r_link = LINK_STATE_NAK;
[e = *U _r_link . `E16751 5 ]
"341
[; ;gemsecs.c: 341:       }
}
[e :U 2342 ]
"342
[; ;gemsecs.c: 342:      }
}
[e :U 2337 ]
"343
[; ;gemsecs.c: 343:     }
}
[e :U 2330 ]
"344
[; ;gemsecs.c: 344:    }
}
[e :U 2328 ]
"345
[; ;gemsecs.c: 345:   }
}
[e :U 2327 ]
"346
[; ;gemsecs.c: 346:   break;
[e $U 2313  ]
"347
[; ;gemsecs.c: 347:  case LINK_STATE_ACK:
[e :U 2346 ]
"348
[; ;gemsecs.c: 348:   UART1_Write(0x06);
[e ( _UART1_Write (1 -> -> 6 `i `uc ]
"349
[; ;gemsecs.c: 349:   V.stream = H10[1].block.block.stream;
[e = . _V 13 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 ]
"350
[; ;gemsecs.c: 350:   V.function = H10[1].block.block.function;
[e = . _V 14 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 4 ]
"351
[; ;gemsecs.c: 351:   V.systemb = H10[1].block.block.systemb;
[e = . _V 11 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 ]
"352
[; ;gemsecs.c: 352:   V.rbit = H10[1].block.block.rbit;
[e = . _V 29 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 9 ]
"353
[; ;gemsecs.c: 353:   V.wbit = H10[1].block.block.wbit;
[e = . _V 30 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 6 ]
"354
[; ;gemsecs.c: 354:   V.ebit = H10[1].block.block.ebit;
[e = . _V 31 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 3 ]
"355
[; ;gemsecs.c: 355:   secs_II_monitor_message(V.stream, V.function, 500);
[e ( _secs_II_monitor_message (3 , , . _V 13 . _V 14 -> -> 500 `i `us ]
"356
[; ;gemsecs.c: 356:   V.g_state = secs_gem_state(V.stream, V.function);
[e = . _V 2 ( _secs_gem_state (2 , . _V 13 . _V 14 ]
"357
[; ;gemsecs.c: 357:   V.failed_receive = 0;
[e = . _V 33 -> -> 0 `i `uc ]
"358
[; ;gemsecs.c: 358:   *r_link = LINK_STATE_DONE;
[e = *U _r_link . `E16751 4 ]
"359
[; ;gemsecs.c: 359:   V.abort = LINK_ERROR_NONE;
[e = . _V 16 -> . `E16760 0 `uc ]
"361
[; ;gemsecs.c: 361:   break;
[e $U 2313  ]
"362
[; ;gemsecs.c: 362:  case LINK_STATE_NAK:
[e :U 2347 ]
"363
[; ;gemsecs.c: 363:   UART1_Write(0x15);
[e ( _UART1_Write (1 -> -> 21 `i `uc ]
"364
[; ;gemsecs.c: 364:   *r_link = LINK_STATE_ERROR;
[e = *U _r_link . `E16751 6 ]
"365
[; ;gemsecs.c: 365:   while ((uart1RxCount)) {
[e $U 2348  ]
[e :U 2349 ]
{
"366
[; ;gemsecs.c: 366:    UART1_Read();
[e ( _UART1_Read ..  ]
"367
[; ;gemsecs.c: 367:   }
}
[e :U 2348 ]
"365
[; ;gemsecs.c: 365:   while ((uart1RxCount)) {
[e $ != -> _uart1RxCount `i -> 0 `i 2349  ]
[e :U 2350 ]
"368
[; ;gemsecs.c: 368:   retry = 3;
[e = F17369 -> -> 3 `i `uc ]
"369
[; ;gemsecs.c: 369:   break;
[e $U 2313  ]
"370
[; ;gemsecs.c: 370:  case LINK_STATE_ERROR:
[e :U 2351 ]
"371
[; ;gemsecs.c: 371:   break;
[e $U 2313  ]
"372
[; ;gemsecs.c: 372:  case LINK_STATE_DONE:
[e :U 2352 ]
"373
[; ;gemsecs.c: 373:   V.failed_receive = 0;
[e = . _V 33 -> -> 0 `i `uc ]
"374
[; ;gemsecs.c: 374:   V.abort = LINK_ERROR_NONE;
[e = . _V 16 -> . `E16760 0 `uc ]
"376
[; ;gemsecs.c: 376:  default:
[e :U 2353 ]
"377
[; ;gemsecs.c: 377:   *r_link = LINK_STATE_IDLE;
[e = *U _r_link . `E16751 0 ]
"378
[; ;gemsecs.c: 378:   break;
[e $U 2313  ]
"379
[; ;gemsecs.c: 379:  }
}
[e $U 2313  ]
[e :U 2314 ]
[e [\ -> *U _r_link `ui , $ -> . `E16751 0 `ui 2315
 , $ -> . `E16751 1 `ui 2322
 , $ -> . `E16751 2 `ui 2323
 , $ -> . `E16751 3 `ui 2346
 , $ -> . `E16751 5 `ui 2347
 , $ -> . `E16751 6 `ui 2351
 , $ -> . `E16751 4 `ui 2352
 2353 ]
[e :U 2313 ]
"381
[; ;gemsecs.c: 381:  return *r_link;
[e ) *U _r_link ]
[e $UE 2312  ]
"382
[; ;gemsecs.c: 382: }
[e :UE 2312 ]
}
"384
[; ;gemsecs.c: 384: LINK_STATES t_protocol(LINK_STATES * t_link)
[v _t_protocol `(E16751 ~T0 @X0 1 ef1`*E16751 ]
"385
[; ;gemsecs.c: 385: {
{
[e :U _t_protocol ]
"384
[; ;gemsecs.c: 384: LINK_STATES t_protocol(LINK_STATES * t_link)
[v _t_link `*E16751 ~T0 @X0 1 r1 ]
"385
[; ;gemsecs.c: 385: {
[f ]
"386
[; ;gemsecs.c: 386:  uint8_t rxData;
[v _rxData `uc ~T0 @X0 1 a ]
"387
[; ;gemsecs.c: 387:  static uint8_t retry, requeue = 0;
[v F17375 `uc ~T0 @X0 1 s retry ]
[v F17376 `uc ~T0 @X0 1 s requeue ]
[i F17376
-> -> 0 `i `uc
]
"388
[; ;gemsecs.c: 388:  static response_type block;
[v F17377 `S2249 ~T0 @X0 1 s block ]
"390
[; ;gemsecs.c: 390:  switch (*t_link) {
[e $U 2356  ]
{
"391
[; ;gemsecs.c: 391:  case LINK_STATE_IDLE:
[e :U 2357 ]
"393
[; ;gemsecs.c: 393:   V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E16760 0 `uc ]
"394
[; ;gemsecs.c: 394:   retry = 3;
[e = F17375 -> -> 3 `i `uc ]
"395
[; ;gemsecs.c: 395:   UART1_Write(0x05);
[e ( _UART1_Write (1 -> -> 5 `i `uc ]
"396
[; ;gemsecs.c: 396:   StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E17110 2 `uc -> -> 3000 `i `us ]
"397
[; ;gemsecs.c: 397:   *t_link = LINK_STATE_ENQ;
[e = *U _t_link . `E16751 1 ]
"402
[; ;gemsecs.c: 402:   break;
[e $U 2355  ]
"403
[; ;gemsecs.c: 403:  case LINK_STATE_ENQ:
[e :U 2358 ]
"404
[; ;gemsecs.c: 404:   if (TimerDone(TMR_T2)) {
[e $ ! != -> ( _TimerDone (1 -> . `E17110 2 `uc `i -> 0 `i 2359  ]
{
"405
[; ;gemsecs.c: 405:    V.timer_error++;
[e ++ . _V 24 -> -> 1 `i `us ]
"406
[; ;gemsecs.c: 406:    if (!retry--) {
[e $ ! ! != -> -- F17375 -> -> 1 `i `uc `i -> 0 `i 2360  ]
{
"407
[; ;gemsecs.c: 407:     V.error = LINK_ERROR_T2;
[e = . _V 15 -> . `E16760 2 `uc ]
"408
[; ;gemsecs.c: 408:     V.failed_send = 1;
[e = . _V 32 -> -> 1 `i `uc ]
"409
[; ;gemsecs.c: 409:     *t_link = LINK_STATE_NAK;
[e = *U _t_link . `E16751 5 ]
"410
[; ;gemsecs.c: 410:    } else {
}
[e $U 2361  ]
[e :U 2360 ]
{
"411
[; ;gemsecs.c: 411:     StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E17110 2 `uc -> -> 3000 `i `us ]
"412
[; ;gemsecs.c: 412:    }
}
[e :U 2361 ]
"413
[; ;gemsecs.c: 413:   } else {
}
[e $U 2362  ]
[e :U 2359 ]
{
"414
[; ;gemsecs.c: 414:    if (UART1_is_rx_ready()) {
[e $ ! != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 2363  ]
{
"415
[; ;gemsecs.c: 415:     rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"416
[; ;gemsecs.c: 416:     if (rxData == 0x04) {
[e $ ! == -> _rxData `i -> 4 `i 2364  ]
{
"417
[; ;gemsecs.c: 417:      StartTimer(TMR_T3, 5000);
[e ( _StartTimer (2 , -> . `E17110 3 `uc -> -> 5000 `i `us ]
"418
[; ;gemsecs.c: 418:      *t_link = LINK_STATE_EOT;
[e = *U _t_link . `E16751 2 ]
"419
[; ;gemsecs.c: 419:     }
}
[e :U 2364 ]
"420
[; ;gemsecs.c: 420:     if (rxData == 0x05) {
[e $ ! == -> _rxData `i -> 5 `i 2365  ]
{
"421
[; ;gemsecs.c: 421:      UART1_put_buffer(0x04);
[e ( _UART1_put_buffer (1 -> -> 4 `i `uc ]
"422
[; ;gemsecs.c: 422:      *t_link = LINK_STATE_DONE;
[e = *U _t_link . `E16751 4 ]
"423
[; ;gemsecs.c: 423:     }
}
[e :U 2365 ]
"424
[; ;gemsecs.c: 424:    }
}
[e :U 2363 ]
"425
[; ;gemsecs.c: 425:   }
}
[e :U 2362 ]
"426
[; ;gemsecs.c: 426:   break;
[e $U 2355  ]
"427
[; ;gemsecs.c: 427:  case LINK_STATE_EOT:
[e :U 2366 ]
"428
[; ;gemsecs.c: 428:   if (!requeue)
[e $ ! ! != -> F17376 `i -> 0 `i 2367  ]
"429
[; ;gemsecs.c: 429:    block = secs_II_message(V.stream, V.function);
[e = F17377 ( _secs_II_message (2 , . _V 13 . _V 14 ]
[e :U 2367 ]
"431
[; ;gemsecs.c: 431:   if (V.abort == LINK_ERROR_ABORT) {
[e $ ! == -> . _V 16 `i -> . `E16760 7 `i 2368  ]
{
"432
[; ;gemsecs.c: 432:    secs_send((uint8_t*) block.header, block.length, 0, 1);
[e ( _secs_send (4 , , , . F17377 0 . F17377 1 -> -> 0 `i `a -> -> 1 `i `uc ]
"433
[; ;gemsecs.c: 433:    V.failed_send = 2;
[e = . _V 32 -> -> 2 `i `uc ]
"434
[; ;gemsecs.c: 434:    *t_link = LINK_STATE_ERROR;
[e = *U _t_link . `E16751 6 ]
"435
[; ;gemsecs.c: 435:   } else {
}
[e $U 2369  ]
[e :U 2368 ]
{
"436
[; ;gemsecs.c: 436:    if (!requeue) {
[e $ ! ! != -> F17376 `i -> 0 `i 2370  ]
{
"437
[; ;gemsecs.c: 437:     secs_send((uint8_t*) block.header, block.length, 0, 1);
[e ( _secs_send (4 , , , . F17377 0 . F17377 1 -> -> 0 `i `a -> -> 1 `i `uc ]
"438
[; ;gemsecs.c: 438:     if (V.queue)
[e $ ! != -> . _V 34 `i -> 0 `i 2371  ]
"439
[; ;gemsecs.c: 439:      requeue = 1;
[e = F17376 -> -> 1 `i `uc ]
[e :U 2371 ]
"440
[; ;gemsecs.c: 440:    } else {
}
[e $U 2372  ]
[e :U 2370 ]
{
"441
[; ;gemsecs.c: 441:     requeue = 0;
[e = F17376 -> -> 0 `i `uc ]
"442
[; ;gemsecs.c: 442:     V.queue = 0;
[e = . _V 34 -> -> 0 `i `uc ]
"443
[; ;gemsecs.c: 443:     secs_send((uint8_t*) block.reply, block.reply_length, 0, 1);
[e ( _secs_send (4 , , , . F17377 2 . F17377 3 -> -> 0 `i `a -> -> 1 `i `uc ]
"444
[; ;gemsecs.c: 444:    }
}
[e :U 2372 ]
"445
[; ;gemsecs.c: 445:    if (V.error == LINK_ERROR_NONE) {
[e $ ! == -> . _V 15 `i -> . `E16760 0 `i 2373  ]
{
"446
[; ;gemsecs.c: 446:     *t_link = LINK_STATE_ACK;
[e = *U _t_link . `E16751 3 ]
"447
[; ;gemsecs.c: 447:    } else {
}
[e $U 2374  ]
[e :U 2373 ]
{
"448
[; ;gemsecs.c: 448:     V.failed_send = 3;
[e = . _V 32 -> -> 3 `i `uc ]
"449
[; ;gemsecs.c: 449:     *t_link = LINK_STATE_ERROR;
[e = *U _t_link . `E16751 6 ]
"450
[; ;gemsecs.c: 450:    }
}
[e :U 2374 ]
"451
[; ;gemsecs.c: 451:   }
}
[e :U 2369 ]
"459
[; ;gemsecs.c: 459:   break;
[e $U 2355  ]
"460
[; ;gemsecs.c: 460:  case LINK_STATE_ACK:
[e :U 2375 ]
"461
[; ;gemsecs.c: 461:   if (TimerDone(TMR_T3)) {
[e $ ! != -> ( _TimerDone (1 -> . `E17110 3 `uc `i -> 0 `i 2376  ]
{
"462
[; ;gemsecs.c: 462:    V.timer_error++;
[e ++ . _V 24 -> -> 1 `i `us ]
"463
[; ;gemsecs.c: 463:    V.error = LINK_ERROR_T3;
[e = . _V 15 -> . `E16760 3 `uc ]
"464
[; ;gemsecs.c: 464:    V.failed_send = 4;
[e = . _V 32 -> -> 4 `i `uc ]
"465
[; ;gemsecs.c: 465:    *t_link = LINK_STATE_NAK;
[e = *U _t_link . `E16751 5 ]
"466
[; ;gemsecs.c: 466:   } else {
}
[e $U 2377  ]
[e :U 2376 ]
{
"467
[; ;gemsecs.c: 467:    if (UART1_is_rx_ready()) {
[e $ ! != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 2378  ]
{
"468
[; ;gemsecs.c: 468:     rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"469
[; ;gemsecs.c: 469:     if (rxData == 0x06) {
[e $ ! == -> _rxData `i -> 6 `i 2379  ]
{
"470
[; ;gemsecs.c: 470:      V.failed_send = 0;
[e = . _V 32 -> -> 0 `i `uc ]
"471
[; ;gemsecs.c: 471:      *t_link = LINK_STATE_DONE;
[e = *U _t_link . `E16751 4 ]
"472
[; ;gemsecs.c: 472:      V.abort = LINK_ERROR_NONE;
[e = . _V 16 -> . `E16760 0 `uc ]
"474
[; ;gemsecs.c: 474:     }
}
[e :U 2379 ]
"475
[; ;gemsecs.c: 475:    }
}
[e :U 2378 ]
"476
[; ;gemsecs.c: 476:   }
}
[e :U 2377 ]
"477
[; ;gemsecs.c: 477:   break;
[e $U 2355  ]
"478
[; ;gemsecs.c: 478:  case LINK_STATE_NAK:
[e :U 2380 ]
"479
[; ;gemsecs.c: 479:   *t_link = LINK_STATE_ERROR;
[e = *U _t_link . `E16751 6 ]
"480
[; ;gemsecs.c: 480:   while ((uart1RxCount)) {
[e $U 2381  ]
[e :U 2382 ]
{
"481
[; ;gemsecs.c: 481:    UART1_Read();
[e ( _UART1_Read ..  ]
"482
[; ;gemsecs.c: 482:   }
}
[e :U 2381 ]
"480
[; ;gemsecs.c: 480:   while ((uart1RxCount)) {
[e $ != -> _uart1RxCount `i -> 0 `i 2382  ]
[e :U 2383 ]
"483
[; ;gemsecs.c: 483:   break;
[e $U 2355  ]
"484
[; ;gemsecs.c: 484:  case LINK_STATE_ERROR:
[e :U 2384 ]
"485
[; ;gemsecs.c: 485:   break;
[e $U 2355  ]
"486
[; ;gemsecs.c: 486:  case LINK_STATE_DONE:
[e :U 2385 ]
"487
[; ;gemsecs.c: 487:   V.failed_send = 0;
[e = . _V 32 -> -> 0 `i `uc ]
"488
[; ;gemsecs.c: 488:   V.abort = LINK_ERROR_NONE;
[e = . _V 16 -> . `E16760 0 `uc ]
"490
[; ;gemsecs.c: 490:   break;
[e $U 2355  ]
"491
[; ;gemsecs.c: 491:  default:
[e :U 2386 ]
"492
[; ;gemsecs.c: 492:   *t_link = LINK_STATE_IDLE;
[e = *U _t_link . `E16751 0 ]
"493
[; ;gemsecs.c: 493:   break;
[e $U 2355  ]
"494
[; ;gemsecs.c: 494:  }
}
[e $U 2355  ]
[e :U 2356 ]
[e [\ -> *U _t_link `ui , $ -> . `E16751 0 `ui 2357
 , $ -> . `E16751 1 `ui 2358
 , $ -> . `E16751 2 `ui 2366
 , $ -> . `E16751 3 `ui 2375
 , $ -> . `E16751 5 `ui 2380
 , $ -> . `E16751 6 `ui 2384
 , $ -> . `E16751 4 `ui 2385
 2386 ]
[e :U 2355 ]
"496
[; ;gemsecs.c: 496:  return *t_link;
[e ) *U _t_link ]
[e $UE 2354  ]
"497
[; ;gemsecs.c: 497: }
[e :UE 2354 ]
}
"500
[; ;gemsecs.c: 500: static _Bool secs_send(uint8_t *byte_block, const uint8_t length, const _Bool fake, const uint8_t s_uart)
[v _secs_send `(a ~T0 @X0 1 sf4`*uc`Cuc`Ca`Cuc ]
"501
[; ;gemsecs.c: 501: {
{
[e :U _secs_send ]
"500
[; ;gemsecs.c: 500: static _Bool secs_send(uint8_t *byte_block, const uint8_t length, const _Bool fake, const uint8_t s_uart)
[v _byte_block `*uc ~T0 @X0 1 r1 ]
[v _length `Cuc ~T0 @X0 1 r2 ]
[v _fake `Ca ~T0 @X0 1 r3 ]
[v _s_uart `Cuc ~T0 @X0 1 r4 ]
"501
[; ;gemsecs.c: 501: {
[f ]
"502
[; ;gemsecs.c: 502:  uint8_t i, *k;
[v _i `uc ~T0 @X0 1 a ]
[v _k `*uc ~T0 @X0 1 a ]
"503
[; ;gemsecs.c: 503:  uint16_t checksum;
[v _checksum `us ~T0 @X0 1 a ]
"505
[; ;gemsecs.c: 505:  k = (uint8_t *) byte_block;
[e = _k _byte_block ]
"507
[; ;gemsecs.c: 507:  ++V.ticks;
[e =+ . _V 10 -> -> -> 1 `i `l `ul ]
"508
[; ;gemsecs.c: 508:  V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E16760 0 `uc ]
"509
[; ;gemsecs.c: 509:  if ((length - 3) != k[length - 1]) {
[e $ ! != - -> _length `i -> 3 `i -> *U + _k * -> - -> _length `i -> 1 `i `x -> -> # *U _k `i `x `i 2388  ]
{
"510
[; ;gemsecs.c: 510:   V.error = LINK_ERROR_SEND;
[e = . _V 15 -> . `E16760 8 `uc ]
"511
[; ;gemsecs.c: 511:   V.failed_send = 1;
[e = . _V 32 -> -> 1 `i `uc ]
"512
[; ;gemsecs.c: 512:   return 0;
[e ) -> -> 0 `i `a ]
[e $UE 2387  ]
"513
[; ;gemsecs.c: 513:  }
}
[e :U 2388 ]
"520
[; ;gemsecs.c: 520:  checksum = block_checksum(&k[2], length - 3);
[e = _checksum ( _block_checksum (2 , &U *U + _k * -> -> 2 `i `x -> -> # *U _k `i `x -> - -> _length `i -> 3 `i `us ]
"521
[; ;gemsecs.c: 521:  k[0] = checksum & 0xff;
[e = *U + _k * -> -> 0 `i `x -> -> # *U _k `i `x -> & -> _checksum `ui -> -> 255 `i `ui `uc ]
"522
[; ;gemsecs.c: 522:  k[1] = (checksum >> 8)&0xff;
[e = *U + _k * -> -> 1 `i `x -> -> # *U _k `i `x -> & >> -> _checksum `ui -> 8 `i -> -> 255 `i `ui `uc ]
"523
[; ;gemsecs.c: 523:  V.t_checksum = checksum;
[e = . _V 22 _checksum ]
"525
[; ;gemsecs.c: 525:  switch (s_uart) {
[e $U 2390  ]
{
"526
[; ;gemsecs.c: 526:  case 2:
[e :U 2391 ]
"527
[; ;gemsecs.c: 527:   while (UART2_is_tx_ready() < 64);
[e $U 2392  ]
[e :U 2393 ]
[e :U 2392 ]
[e $ < -> ( _UART2_is_tx_ready ..  `i -> 64 `i 2393  ]
[e :U 2394 ]
"528
[; ;gemsecs.c: 528:   for (i = length; i > 0; i--) {
{
[e = _i _length ]
[e $ > -> _i `i -> 0 `i 2395  ]
[e $U 2396  ]
[e :U 2395 ]
{
"529
[; ;gemsecs.c: 529:    if (fake) {
[e $ ! != -> _fake `i -> 0 `i 2398  ]
{
"530
[; ;gemsecs.c: 530:     UART2_put_buffer(k[i - 1]);
[e ( _UART2_put_buffer (1 *U + _k * -> - -> _i `i -> 1 `i `x -> -> # *U _k `i `x ]
"531
[; ;gemsecs.c: 531:    } else {
}
[e $U 2399  ]
[e :U 2398 ]
{
"533
[; ;gemsecs.c: 533:     UART2_Write(k[i - 1]);
[e ( _UART2_Write (1 *U + _k * -> - -> _i `i -> 1 `i `x -> -> # *U _k `i `x ]
"534
[; ;gemsecs.c: 534:    }
}
[e :U 2399 ]
"535
[; ;gemsecs.c: 535:   }
}
[e -- _i -> -> 1 `i `uc ]
[e $ > -> _i `i -> 0 `i 2395  ]
[e :U 2396 ]
}
"536
[; ;gemsecs.c: 536:   break;
[e $U 2389  ]
"537
[; ;gemsecs.c: 537:  case 1:
[e :U 2400 ]
"538
[; ;gemsecs.c: 538:  default:
[e :U 2401 ]
"539
[; ;gemsecs.c: 539:   while (UART1_is_tx_ready() < 64);
[e $U 2402  ]
[e :U 2403 ]
[e :U 2402 ]
[e $ < -> ( _UART1_is_tx_ready ..  `i -> 64 `i 2403  ]
[e :U 2404 ]
"540
[; ;gemsecs.c: 540:   for (i = length; i > 0; i--) {
{
[e = _i _length ]
[e $ > -> _i `i -> 0 `i 2405  ]
[e $U 2406  ]
[e :U 2405 ]
{
"541
[; ;gemsecs.c: 541:    if (fake) {
[e $ ! != -> _fake `i -> 0 `i 2408  ]
{
"542
[; ;gemsecs.c: 542:     UART1_put_buffer(k[i - 1]);
[e ( _UART1_put_buffer (1 *U + _k * -> - -> _i `i -> 1 `i `x -> -> # *U _k `i `x ]
"543
[; ;gemsecs.c: 543:    } else {
}
[e $U 2409  ]
[e :U 2408 ]
{
"545
[; ;gemsecs.c: 545:     UART1_Write(k[i - 1]);
[e ( _UART1_Write (1 *U + _k * -> - -> _i `i -> 1 `i `x -> -> # *U _k `i `x ]
"546
[; ;gemsecs.c: 546:    }
}
[e :U 2409 ]
"547
[; ;gemsecs.c: 547:   }
}
[e -- _i -> -> 1 `i `uc ]
[e $ > -> _i `i -> 0 `i 2405  ]
[e :U 2406 ]
}
"548
[; ;gemsecs.c: 548:   break;
[e $U 2389  ]
"549
[; ;gemsecs.c: 549:  }
}
[e $U 2389  ]
[e :U 2390 ]
[e [\ -> _s_uart `i , $ -> 2 `i 2391
 , $ -> 1 `i 2400
 2401 ]
[e :U 2389 ]
"551
[; ;gemsecs.c: 551:  return 1;
[e ) -> -> 1 `i `a ]
[e $UE 2387  ]
"552
[; ;gemsecs.c: 552: }
[e :UE 2387 ]
}
"557
[; ;gemsecs.c: 557: void hb_message()
[v _hb_message `(v ~T0 @X0 1 ef ]
"558
[; ;gemsecs.c: 558: {
{
[e :U _hb_message ]
[f ]
"559
[; ;gemsecs.c: 559:  V.ping++;
[e ++ . _V 25 -> -> 1 `i `us ]
"560
[; ;gemsecs.c: 560:  V.s_state = SEQ_STATE_TX;
[e = . _V 0 . `E16721 2 ]
"561
[; ;gemsecs.c: 561:  V.failed_send = 0;
[e = . _V 32 -> -> 0 `i `uc ]
"562
[; ;gemsecs.c: 562:  V.t_l_state = LINK_STATE_IDLE;
[e = . _V 6 . `E16751 0 ]
"563
[; ;gemsecs.c: 563:  if (V.msg_error == MSG_ERROR_NONE) {
[e $ ! == -> . _V 17 `i -> . `E16771 0 `i 2411  ]
{
"564
[; ;gemsecs.c: 564:   V.stream = 1;
[e = . _V 13 -> -> 1 `i `uc ]
"565
[; ;gemsecs.c: 565:   V.function = 2;
[e = . _V 14 -> -> 2 `i `uc ]
"566
[; ;gemsecs.c: 566:  } else {
}
[e $U 2412  ]
[e :U 2411 ]
{
"567
[; ;gemsecs.c: 567:   V.stream = 1;
[e = . _V 13 -> -> 1 `i `uc ]
"568
[; ;gemsecs.c: 568:   V.function = 14;
[e = . _V 14 -> -> 14 `i `uc ]
"569
[; ;gemsecs.c: 569:  }
}
[e :U 2412 ]
"570
[; ;gemsecs.c: 570: }
[e :UE 2410 ]
}
"572
[; ;gemsecs.c: 572: _Bool sequence_messages(const uint8_t sid)
[v _sequence_messages `(a ~T0 @X0 1 ef1`uc ]
"573
[; ;gemsecs.c: 573: {
{
[e :U _sequence_messages ]
"572
[; ;gemsecs.c: 572: _Bool sequence_messages(const uint8_t sid)
[v _sid `Cuc ~T0 @X0 1 r1 ]
"573
[; ;gemsecs.c: 573: {
[f ]
"574
[; ;gemsecs.c: 574:  V.msg_error = MSG_ERROR_NONE;
[e = . _V 17 -> . `E16771 0 `uc ]
"575
[; ;gemsecs.c: 575:  switch (sid) {
[e $U 2415  ]
{
"576
[; ;gemsecs.c: 576:  case 1:
[e :U 2416 ]
"577
[; ;gemsecs.c: 577:   S[0].message = HC33[1];
[e = . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 0 *U + &U _HC33 * -> -> -> 1 `i `ui `ux -> -> # *U &U _HC33 `ui `ux ]
"578
[; ;gemsecs.c: 578:   S[1].message = HC33[1];
[e = . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 *U + &U _HC33 * -> -> -> 1 `i `ui `ux -> -> # *U &U _HC33 `ui `ux ]
"579
[; ;gemsecs.c: 579:   S[2].message = HC33[1];
[e = . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 0 *U + &U _HC33 * -> -> -> 1 `i `ui `ux -> -> # *U &U _HC33 `ui `ux ]
"580
[; ;gemsecs.c: 580:   S[3].message = HC33[0];
[e = . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 0 *U + &U _HC33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _HC33 `ui `ux ]
"581
[; ;gemsecs.c: 581:   S[4].message = HC33[0];
[e = . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 0 *U + &U _HC33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _HC33 `ui `ux ]
"582
[; ;gemsecs.c: 582:   S[5].message = HC33[0];
[e = . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 0 *U + &U _HC33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _HC33 `ui `ux ]
"584
[; ;gemsecs.c: 584:   S[0].message.data[0] = 0x01;
[e = *U + &U . . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux -> -> 1 `i `uc ]
"585
[; ;gemsecs.c: 585:   S[1].message.data[0] = 0x02;
[e = *U + &U . . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux -> -> 2 `i `uc ]
"586
[; ;gemsecs.c: 586:   S[2].message.data[0] = 0x03;
[e = *U + &U . . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux -> -> 3 `i `uc ]
"587
[; ;gemsecs.c: 587:   S[3].message.data[0] = 0x01;
[e = *U + &U . . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux -> -> 1 `i `uc ]
"588
[; ;gemsecs.c: 588:   S[4].message.data[0] = 0x02;
[e = *U + &U . . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux -> -> 2 `i `uc ]
"589
[; ;gemsecs.c: 589:   S[5].message.data[0] = 0x03;
[e = *U + &U . . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux -> -> 3 `i `uc ]
"591
[; ;gemsecs.c: 591:   S[0].delay = 10000;
[e = . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 2 -> -> 10000 `i `us ]
"592
[; ;gemsecs.c: 592:   S[1].delay = 10000;
[e = . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 2 -> -> 10000 `i `us ]
"593
[; ;gemsecs.c: 593:   S[2].delay = 10000;
[e = . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 2 -> -> 10000 `i `us ]
"594
[; ;gemsecs.c: 594:   S[3].delay = 10000;
[e = . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 2 -> -> 10000 `i `us ]
"595
[; ;gemsecs.c: 595:   S[4].delay = 10000;
[e = . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 2 -> -> 10000 `i `us ]
"596
[; ;gemsecs.c: 596:   S[5].delay = 10000;
[e = . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 2 -> -> 10000 `i `us ]
"598
[; ;gemsecs.c: 598:   S[0].block.header = (uint8_t*) & S[0].message;
[e = . . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 1 0 -> &U . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 0 `*uc ]
"599
[; ;gemsecs.c: 599:   S[0].block.length = sizeof(header33);
[e = . . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 1 1 -> -> # `S2246 `ui `uc ]
"600
[; ;gemsecs.c: 600:   S[1].block.header = (uint8_t*) & S[1].message;
[e = . . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 1 0 -> &U . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 `*uc ]
"601
[; ;gemsecs.c: 601:   S[1].block.length = sizeof(header33);
[e = . . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 1 1 -> -> # `S2246 `ui `uc ]
"602
[; ;gemsecs.c: 602:   S[2].block.header = (uint8_t*) & S[2].message;
[e = . . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 1 0 -> &U . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 0 `*uc ]
"603
[; ;gemsecs.c: 603:   S[2].block.length = sizeof(header33);
[e = . . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 1 1 -> -> # `S2246 `ui `uc ]
"604
[; ;gemsecs.c: 604:   S[3].block.header = (uint8_t*) & S[3].message;
[e = . . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 1 0 -> &U . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 0 `*uc ]
"605
[; ;gemsecs.c: 605:   S[3].block.length = sizeof(header33);
[e = . . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 1 1 -> -> # `S2246 `ui `uc ]
"606
[; ;gemsecs.c: 606:   S[4].block.header = (uint8_t*) & S[4].message;
[e = . . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 1 0 -> &U . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 0 `*uc ]
"607
[; ;gemsecs.c: 607:   S[4].block.length = sizeof(header33);
[e = . . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 1 1 -> -> # `S2246 `ui `uc ]
"608
[; ;gemsecs.c: 608:   S[5].block.header = (uint8_t*) & S[5].message;
[e = . . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 1 0 -> &U . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 0 `*uc ]
"609
[; ;gemsecs.c: 609:   S[5].block.length = sizeof(header33);
[e = . . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 1 1 -> -> # `S2246 `ui `uc ]
"610
[; ;gemsecs.c: 610:   V.stack = 6;
[e = . _V 37 -> -> 6 `i `uc ]
"611
[; ;gemsecs.c: 611:   break;
[e $U 2414  ]
"612
[; ;gemsecs.c: 612:  default:
[e :U 2417 ]
"613
[; ;gemsecs.c: 613:   V.stack = 0;
[e = . _V 37 -> -> 0 `i `uc ]
"614
[; ;gemsecs.c: 614:   return 0;
[e ) -> -> 0 `i `a ]
[e $UE 2413  ]
"615
[; ;gemsecs.c: 615:   break;
[e $U 2414  ]
"616
[; ;gemsecs.c: 616:  }
}
[e $U 2414  ]
[e :U 2415 ]
[e [\ -> _sid `i , $ -> 1 `i 2416
 2417 ]
[e :U 2414 ]
"617
[; ;gemsecs.c: 617:  StartTimer(TMR_HBIO, S[V.stack - 1].delay);
[e ( _StartTimer (2 , -> . `E17110 6 `uc . *U + &U _S * -> -> - -> . _V 37 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 2 ]
"618
[; ;gemsecs.c: 618:  return 1;
[e ) -> -> 1 `i `a ]
[e $UE 2413  ]
"619
[; ;gemsecs.c: 619: }
[e :UE 2413 ]
}
"621
[; ;gemsecs.c: 621: uint8_t terminal_format(uint8_t *data, uint8_t i)
[v _terminal_format `(uc ~T0 @X0 1 ef2`*uc`uc ]
"622
[; ;gemsecs.c: 622: {
{
[e :U _terminal_format ]
"621
[; ;gemsecs.c: 621: uint8_t terminal_format(uint8_t *data, uint8_t i)
[v _data `*uc ~T0 @X0 1 r1 ]
[v _i `uc ~T0 @X0 1 r2 ]
"622
[; ;gemsecs.c: 622: {
[f ]
"623
[; ;gemsecs.c: 623:  uint8_t j;
[v _j `uc ~T0 @X0 1 a ]
"625
[; ;gemsecs.c: 625:  sprintf(V.terminal, "R%d %d, T%d %d C%d  FGB@MCHP %s                                                           ",
[e ( _sprintf (1 , , , , , , (. , &U . _V 8 :s 1C -> . _V 5 `ui -> . _V 33 `i -> . _V 6 `ui -> . _V 32 `i -> . _V 23 `ui :s 2C ]
"628
[; ;gemsecs.c: 628:  for (j = 0; j < 34; j++) {
{
[e = _j -> -> 0 `i `uc ]
[e $ < -> _j `i -> 34 `i 2419  ]
[e $U 2420  ]
[e :U 2419 ]
{
"629
[; ;gemsecs.c: 629:   data[i--] = V.terminal[j];
[e = *U + _data * -> -- _i -> -> 1 `i `uc `ux -> -> # *U _data `ui `ux -> *U + &U . _V 8 * -> _j `ux -> -> # *U &U . _V 8 `ui `ux `uc ]
"630
[; ;gemsecs.c: 630:  }
}
[e ++ _j -> -> 1 `i `uc ]
[e $ < -> _j `i -> 34 `i 2419  ]
[e :U 2420 ]
}
"631
[; ;gemsecs.c: 631:  return(strlen(V.terminal));
[e ) -> ( _strlen (1 -> &U . _V 8 `*Cuc `uc ]
[e $UE 2418  ]
"632
[; ;gemsecs.c: 632: }
[e :UE 2418 ]
}
"637
[; ;gemsecs.c: 637: static void parse_ll(void)
[v _parse_ll `(v ~T0 @X0 1 sf ]
"638
[; ;gemsecs.c: 638: {
{
[e :U _parse_ll ]
[f ]
"639
[; ;gemsecs.c: 639:  if (V.response.cmdlen > 1) {
[e $ ! > -> . . _V 39 4 `i -> 1 `i 2423  ]
{
"640
[; ;gemsecs.c: 640:   switch (V.response.mparm) {
[e $U 2425  ]
{
"641
[; ;gemsecs.c: 641:   case '1':
[e :U 2426 ]
"642
[; ;gemsecs.c: 642:   case '2':
[e :U 2427 ]
"643
[; ;gemsecs.c: 643:   case '3':
[e :U 2428 ]
"644
[; ;gemsecs.c: 644:   case 'A':
[e :U 2429 ]
"645
[; ;gemsecs.c: 645:   case 'B':
[e :U 2430 ]
"646
[; ;gemsecs.c: 646:   case 'C':
[e :U 2431 ]
"647
[; ;gemsecs.c: 647:   case 'a':
[e :U 2432 ]
"648
[; ;gemsecs.c: 648:   case 'b':
[e :U 2433 ]
"649
[; ;gemsecs.c: 649:   case 'c':
[e :U 2434 ]
"650
[; ;gemsecs.c: 650:    H33[0].data[0] = V.response.mparm & 0x03;
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> & -> . . _V 39 3 `i -> 3 `i `uc ]
"651
[; ;gemsecs.c: 651:    break;
[e $U 2424  ]
"652
[; ;gemsecs.c: 652:   default:
[e :U 2435 ]
"653
[; ;gemsecs.c: 653:    H33[0].data[0] = 0x01;
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 1 `i `uc ]
"654
[; ;gemsecs.c: 654:    break;
[e $U 2424  ]
"655
[; ;gemsecs.c: 655:   }
}
[e $U 2424  ]
[e :U 2425 ]
[e [\ -> . . _V 39 3 `i , $ -> -> 49 `ui `i 2426
 , $ -> -> 50 `ui `i 2427
 , $ -> -> 51 `ui `i 2428
 , $ -> -> 65 `ui `i 2429
 , $ -> -> 66 `ui `i 2430
 , $ -> -> 67 `ui `i 2431
 , $ -> -> 97 `ui `i 2432
 , $ -> -> 98 `ui `i 2433
 , $ -> -> 99 `ui `i 2434
 2435 ]
[e :U 2424 ]
"656
[; ;gemsecs.c: 656:  } else {
}
[e $U 2436  ]
[e :U 2423 ]
{
"657
[; ;gemsecs.c: 657:   H33[0].data[0] = 0x01;
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 1 `i `uc ]
"658
[; ;gemsecs.c: 658:  }
}
[e :U 2436 ]
"659
[; ;gemsecs.c: 659:  V.llid = H33[0].data[0];
[e = . _V 41 *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux ]
"660
[; ;gemsecs.c: 660: }
[e :UE 2422 ]
}
"665
[; ;gemsecs.c: 665: static void parse_sid(void)
[v _parse_sid `(v ~T0 @X0 1 sf ]
"666
[; ;gemsecs.c: 666: {
{
[e :U _parse_sid ]
[f ]
"667
[; ;gemsecs.c: 667:  if (V.response.cmdlen > 1) {
[e $ ! > -> . . _V 39 4 `i -> 1 `i 2438  ]
{
"668
[; ;gemsecs.c: 668:   switch (V.response.mparm) {
[e $U 2440  ]
{
"669
[; ;gemsecs.c: 669:   case '1':
[e :U 2441 ]
"670
[; ;gemsecs.c: 670:   case '2':
[e :U 2442 ]
"671
[; ;gemsecs.c: 671:   case '3':
[e :U 2443 ]
"672
[; ;gemsecs.c: 672:   case 'A':
[e :U 2444 ]
"673
[; ;gemsecs.c: 673:   case 'B':
[e :U 2445 ]
"674
[; ;gemsecs.c: 674:   case 'C':
[e :U 2446 ]
"675
[; ;gemsecs.c: 675:   case 'a':
[e :U 2447 ]
"676
[; ;gemsecs.c: 676:   case 'b':
[e :U 2448 ]
"677
[; ;gemsecs.c: 677:   case 'c':
[e :U 2449 ]
"678
[; ;gemsecs.c: 678:    V.sid = V.response.mparm & 0x03;
[e = . _V 42 -> & -> . . _V 39 3 `i -> 3 `i `uc ]
"679
[; ;gemsecs.c: 679:    break;
[e $U 2439  ]
"680
[; ;gemsecs.c: 680:   default:
[e :U 2450 ]
"681
[; ;gemsecs.c: 681:    V.sid = 0x01;
[e = . _V 42 -> -> 1 `i `uc ]
"682
[; ;gemsecs.c: 682:    break;
[e $U 2439  ]
"683
[; ;gemsecs.c: 683:   }
}
[e $U 2439  ]
[e :U 2440 ]
[e [\ -> . . _V 39 3 `i , $ -> -> 49 `ui `i 2441
 , $ -> -> 50 `ui `i 2442
 , $ -> -> 51 `ui `i 2443
 , $ -> -> 65 `ui `i 2444
 , $ -> -> 66 `ui `i 2445
 , $ -> -> 67 `ui `i 2446
 , $ -> -> 97 `ui `i 2447
 , $ -> -> 98 `ui `i 2448
 , $ -> -> 99 `ui `i 2449
 2450 ]
[e :U 2439 ]
"684
[; ;gemsecs.c: 684:  } else {
}
[e $U 2451  ]
[e :U 2438 ]
{
"685
[; ;gemsecs.c: 685:   V.sid = 0x01;
[e = . _V 42 -> -> 1 `i `uc ]
"686
[; ;gemsecs.c: 686:  }
}
[e :U 2451 ]
"687
[; ;gemsecs.c: 687: }
[e :UE 2437 ]
}
"692
[; ;gemsecs.c: 692: P_CODES s10f1_opcmd(void)
[v _s10f1_opcmd `(E16683 ~T0 @X0 1 ef ]
"693
[; ;gemsecs.c: 693: {
{
[e :U _s10f1_opcmd ]
[f ]
"694
[; ;gemsecs.c: 694:  sprintf(V.info, " Terminal          ");
[e ( _sprintf (1 , &U . _V 9 :s 3C ]
"695
[; ;gemsecs.c: 695:  V.response.cmdlen = V.response.ack[6];
[e = . . _V 39 4 *U + &U . . _V 39 0 * -> -> -> 6 `i `ui `ux -> -> # *U &U . . _V 39 0 `ui `ux ]
"696
[; ;gemsecs.c: 696:  V.response.TID = V.response.ack[4];
[e = . . _V 39 1 *U + &U . . _V 39 0 * -> -> -> 4 `i `ui `ux -> -> # *U &U . . _V 39 0 `ui `ux ]
"697
[; ;gemsecs.c: 697:  V.response.mcode = V.response.ack[7];
[e = . . _V 39 2 *U + &U . . _V 39 0 * -> -> -> 7 `i `ui `ux -> -> # *U &U . . _V 39 0 `ui `ux ]
"698
[; ;gemsecs.c: 698:  V.response.mparm = V.response.ack[8];
[e = . . _V 39 3 *U + &U . . _V 39 0 * -> -> -> 8 `i `ui `ux -> -> # *U &U . . _V 39 0 `ui `ux ]
"700
[; ;gemsecs.c: 700:  if (V.response.cmdlen == 0)
[e $ ! == -> . . _V 39 4 `i -> 0 `i 2453  ]
"701
[; ;gemsecs.c: 701:   return CODE_ERR;
[e ) . `E16683 12 ]
[e $UE 2452  ]
[e :U 2453 ]
"703
[; ;gemsecs.c: 703:  if (V.response.mcode == 'M' || V.response.mcode == 'm')
[e $ ! || == -> . . _V 39 2 `ui -> 77 `ui == -> . . _V 39 2 `ui -> 109 `ui 2454  ]
"704
[; ;gemsecs.c: 704:   return CODE_TS;
[e ) . `E16683 0 ]
[e $UE 2452  ]
[e :U 2454 ]
"706
[; ;gemsecs.c: 706:  if (V.response.mcode == 'C' || V.response.mcode == 'c') {
[e $ ! || == -> . . _V 39 2 `ui -> 67 `ui == -> . . _V 39 2 `ui -> 99 `ui 2455  ]
{
"707
[; ;gemsecs.c: 707:   parse_ll();
[e ( _parse_ll ..  ]
"709
[; ;gemsecs.c: 709:   switch (V.e_types) {
[e $U 2457  ]
{
"710
[; ;gemsecs.c: 710:   case GEM_VII80:
[e :U 2458 ]
"711
[; ;gemsecs.c: 711:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"712
[; ;gemsecs.c: 712:    H33[0].data[17] = '6';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 54 `ui `uc ]
"713
[; ;gemsecs.c: 713:    break;
[e $U 2456  ]
"714
[; ;gemsecs.c: 714:   case GEM_E220:
[e :U 2459 ]
"715
[; ;gemsecs.c: 715:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"716
[; ;gemsecs.c: 716:    H33[0].data[17] = '0';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 48 `ui `uc ]
"717
[; ;gemsecs.c: 717:    break;
[e $U 2456  ]
"718
[; ;gemsecs.c: 718:   default:
[e :U 2460 ]
"719
[; ;gemsecs.c: 719:    break;
[e $U 2456  ]
"720
[; ;gemsecs.c: 720:   }
}
[e $U 2456  ]
[e :U 2457 ]
[e [\ -> . _V 3 `ui , $ -> . `E16745 1 `ui 2458
 , $ -> . `E16745 2 `ui 2459
 2460 ]
[e :U 2456 ]
"722
[; ;gemsecs.c: 722:   return CODE_LOAD;
[e ) . `E16683 7 ]
[e $UE 2452  ]
"723
[; ;gemsecs.c: 723:  }
}
[e :U 2455 ]
"725
[; ;gemsecs.c: 725:  if (V.response.mcode == 'R' || V.response.mcode == 'r') {
[e $ ! || == -> . . _V 39 2 `ui -> 82 `ui == -> . . _V 39 2 `ui -> 114 `ui 2461  ]
{
"726
[; ;gemsecs.c: 726:   parse_ll();
[e ( _parse_ll ..  ]
"728
[; ;gemsecs.c: 728:   switch (V.e_types) {
[e $U 2463  ]
{
"729
[; ;gemsecs.c: 729:   case GEM_VII80:
[e :U 2464 ]
"730
[; ;gemsecs.c: 730:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"731
[; ;gemsecs.c: 731:    H33[0].data[17] = '7';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 55 `ui `uc ]
"732
[; ;gemsecs.c: 732:    break;
[e $U 2462  ]
"733
[; ;gemsecs.c: 733:   case GEM_E220:
[e :U 2465 ]
"734
[; ;gemsecs.c: 734:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"735
[; ;gemsecs.c: 735:    H33[0].data[17] = '0';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 48 `ui `uc ]
"736
[; ;gemsecs.c: 736:    break;
[e $U 2462  ]
"737
[; ;gemsecs.c: 737:   default:
[e :U 2466 ]
"738
[; ;gemsecs.c: 738:    break;
[e $U 2462  ]
"739
[; ;gemsecs.c: 739:   }
}
[e $U 2462  ]
[e :U 2463 ]
[e [\ -> . _V 3 `ui , $ -> . `E16745 1 `ui 2464
 , $ -> . `E16745 2 `ui 2465
 2466 ]
[e :U 2462 ]
"741
[; ;gemsecs.c: 741:   return CODE_LOAD;
[e ) . `E16683 7 ]
[e $UE 2452  ]
"742
[; ;gemsecs.c: 742:  }
}
[e :U 2461 ]
"744
[; ;gemsecs.c: 744:  if (V.response.mcode == 'P' || V.response.mcode == 'p') {
[e $ ! || == -> . . _V 39 2 `ui -> 80 `ui == -> . . _V 39 2 `ui -> 112 `ui 2467  ]
{
"745
[; ;gemsecs.c: 745:   parse_ll();
[e ( _parse_ll ..  ]
"747
[; ;gemsecs.c: 747:   switch (V.e_types) {
[e $U 2469  ]
{
"748
[; ;gemsecs.c: 748:   case GEM_VII80:
[e :U 2470 ]
"749
[; ;gemsecs.c: 749:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"750
[; ;gemsecs.c: 750:    H33[0].data[17] = '8';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 56 `ui `uc ]
"751
[; ;gemsecs.c: 751:    break;
[e $U 2468  ]
"752
[; ;gemsecs.c: 752:   case GEM_E220:
[e :U 2471 ]
"753
[; ;gemsecs.c: 753:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"754
[; ;gemsecs.c: 754:    H33[0].data[17] = '0';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 48 `ui `uc ]
"755
[; ;gemsecs.c: 755:    break;
[e $U 2468  ]
"756
[; ;gemsecs.c: 756:   default:
[e :U 2472 ]
"757
[; ;gemsecs.c: 757:    break;
[e $U 2468  ]
"758
[; ;gemsecs.c: 758:   }
}
[e $U 2468  ]
[e :U 2469 ]
[e [\ -> . _V 3 `ui , $ -> . `E16745 1 `ui 2470
 , $ -> . `E16745 2 `ui 2471
 2472 ]
[e :U 2468 ]
"760
[; ;gemsecs.c: 760:   return CODE_PUMP;
[e ) . `E16683 9 ]
[e $UE 2452  ]
"761
[; ;gemsecs.c: 761:  }
}
[e :U 2467 ]
"763
[; ;gemsecs.c: 763:  if (V.response.mcode == 'O' || V.response.mcode == 'o') {
[e $ ! || == -> . . _V 39 2 `ui -> 79 `ui == -> . . _V 39 2 `ui -> 111 `ui 2473  ]
{
"764
[; ;gemsecs.c: 764:   parse_ll();
[e ( _parse_ll ..  ]
"766
[; ;gemsecs.c: 766:   switch (V.e_types) {
[e $U 2475  ]
{
"767
[; ;gemsecs.c: 767:   case GEM_VII80:
[e :U 2476 ]
"768
[; ;gemsecs.c: 768:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"769
[; ;gemsecs.c: 769:    H33[0].data[17] = '2';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 50 `ui `uc ]
"770
[; ;gemsecs.c: 770:    break;
[e $U 2474  ]
"771
[; ;gemsecs.c: 771:   case GEM_E220:
[e :U 2477 ]
"772
[; ;gemsecs.c: 772:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"773
[; ;gemsecs.c: 773:    H33[0].data[17] = '0';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 48 `ui `uc ]
"774
[; ;gemsecs.c: 774:    break;
[e $U 2474  ]
"775
[; ;gemsecs.c: 775:   default:
[e :U 2478 ]
"776
[; ;gemsecs.c: 776:    break;
[e $U 2474  ]
"777
[; ;gemsecs.c: 777:   }
}
[e $U 2474  ]
[e :U 2475 ]
[e [\ -> . _V 3 `ui , $ -> . `E16745 1 `ui 2476
 , $ -> . `E16745 2 `ui 2477
 2478 ]
[e :U 2474 ]
"779
[; ;gemsecs.c: 779:   return CODE_UNLOAD;
[e ) . `E16683 8 ]
[e $UE 2452  ]
"780
[; ;gemsecs.c: 780:  }
}
[e :U 2473 ]
"782
[; ;gemsecs.c: 782:  if (V.response.mcode == 'L' || V.response.mcode == 'l') {
[e $ ! || == -> . . _V 39 2 `ui -> 76 `ui == -> . . _V 39 2 `ui -> 108 `ui 2479  ]
{
"783
[; ;gemsecs.c: 783:   sprintf(V.info, " Log file reset          ");
[e ( _sprintf (1 , &U . _V 9 :s 4C ]
"784
[; ;gemsecs.c: 784:   return CODE_LOG;
[e ) . `E16683 6 ]
[e $UE 2452  ]
"785
[; ;gemsecs.c: 785:  }
}
[e :U 2479 ]
"787
[; ;gemsecs.c: 787:  if (V.response.mcode == 'S' || V.response.mcode == 's') {
[e $ ! || == -> . . _V 39 2 `ui -> 83 `ui == -> . . _V 39 2 `ui -> 115 `ui 2480  ]
{
"788
[; ;gemsecs.c: 788:   switch (V.e_types) {
[e $U 2482  ]
{
"789
[; ;gemsecs.c: 789:   case GEM_VII80:
[e :U 2483 ]
"790
[; ;gemsecs.c: 790:    break;
[e $U 2481  ]
"791
[; ;gemsecs.c: 791:   case GEM_E220:
[e :U 2484 ]
"792
[; ;gemsecs.c: 792:    break;
[e $U 2481  ]
"793
[; ;gemsecs.c: 793:   default:
[e :U 2485 ]
"794
[; ;gemsecs.c: 794:    break;
[e $U 2481  ]
"795
[; ;gemsecs.c: 795:   }
}
[e $U 2481  ]
[e :U 2482 ]
[e [\ -> . _V 3 `ui , $ -> . `E16745 1 `ui 2483
 , $ -> . `E16745 2 `ui 2484
 2485 ]
[e :U 2481 ]
"796
[; ;gemsecs.c: 796:   return CODE_SEQUENCE;
[e ) . `E16683 11 ]
[e $UE 2452  ]
"797
[; ;gemsecs.c: 797:  }
}
[e :U 2480 ]
"799
[; ;gemsecs.c: 799:  if (V.response.mcode == 'D' || V.response.mcode == 'd') {
[e $ ! || == -> . . _V 39 2 `ui -> 68 `ui == -> . . _V 39 2 `ui -> 100 `ui 2486  ]
{
"800
[; ;gemsecs.c: 800:   sprintf(V.info, " Debug Toggle            ");
[e ( _sprintf (1 , &U . _V 9 :s 5C ]
"801
[; ;gemsecs.c: 801:   return CODE_DEBUG;
[e ) . `E16683 5 ]
[e $UE 2452  ]
"802
[; ;gemsecs.c: 802:  }
}
[e :U 2486 ]
"804
[; ;gemsecs.c: 804:  return CODE_TS;
[e ) . `E16683 0 ]
[e $UE 2452  ]
"805
[; ;gemsecs.c: 805: }
[e :UE 2452 ]
}
"810
[; ;gemsecs.c: 810: P_CODES s6f11_opcmd(void)
[v _s6f11_opcmd `(E16683 ~T0 @X0 1 ef ]
"811
[; ;gemsecs.c: 811: {
{
[e :U _s6f11_opcmd ]
[f ]
"812
[; ;gemsecs.c: 812:  V.response.ceid = V.response.ack[9];
[e = . . _V 39 8 -> *U + &U . . _V 39 0 * -> -> -> 9 `i `ui `ux -> -> # *U &U . . _V 39 0 `ui `ux `l ]
"813
[; ;gemsecs.c: 813:  V.response.ceid = H254[0].data[(sizeof(H254[0].data) - 1) - 9];
[e = . . _V 39 8 -> *U + &U . *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux 1 * -> - - * -> # *U &U . *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux 1 `ui -> -> 244 `i `ui -> -> 1 `i `ui -> -> 9 `i `ui `ux -> -> # *U &U . *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux 1 `ui `ux `l ]
"815
[; ;gemsecs.c: 815:  V.testing = (sizeof(H254[0].data) - 1) - 9;
[e = . _V 12 -> - - * -> # *U &U . *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux 1 `ui -> -> 244 `i `ui -> -> 1 `i `ui -> -> 9 `i `ui `l ]
"817
[; ;gemsecs.c: 817:  return(P_CODES) V.response.ceid;
[e ) -> . . _V 39 8 `E16683 ]
[e $UE 2487  ]
"818
[; ;gemsecs.c: 818: }
[e :UE 2487 ]
}
"823
[; ;gemsecs.c: 823: _Bool gem_messages(response_type *block, const uint8_t sid)
[v _gem_messages `(a ~T0 @X0 1 ef2`*S2249`uc ]
"824
[; ;gemsecs.c: 824: {
{
[e :U _gem_messages ]
"823
[; ;gemsecs.c: 823: _Bool gem_messages(response_type *block, const uint8_t sid)
[v _block `*S2249 ~T0 @X0 1 r1 ]
[v _sid `Cuc ~T0 @X0 1 r2 ]
"824
[; ;gemsecs.c: 824: {
[f ]
"825
[; ;gemsecs.c: 825:  if (!V.stack)
[e $ ! ! != -> . _V 37 `i -> 0 `i 2489  ]
"826
[; ;gemsecs.c: 826:   return 0;
[e ) -> -> 0 `i `a ]
[e $UE 2488  ]
[e :U 2489 ]
"828
[; ;gemsecs.c: 828:  StartTimer(TMR_HBIO, S[V.stack - 1].delay);
[e ( _StartTimer (2 , -> . `E17110 6 `uc . *U + &U _S * -> -> - -> . _V 37 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 2 ]
"830
[; ;gemsecs.c: 830:  switch (sid) {
[e $U 2491  ]
{
"831
[; ;gemsecs.c: 831:  case 1:
[e :U 2492 ]
"832
[; ;gemsecs.c: 832:  default:
[e :U 2493 ]
"833
[; ;gemsecs.c: 833:   *block = S[V.stack - 1].block;
[e = *U _block . *U + &U _S * -> -> - -> . _V 37 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 1 ]
"834
[; ;gemsecs.c: 834:   S[V.stack - 1].message.block.block.systemb = V.ticks;
[e = . . . . *U + &U _S * -> -> - -> . _V 37 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 2 1 0 . _V 10 ]
"835
[; ;gemsecs.c: 835:   V.llid = S[V.stack - 1].message.data[0];
[e = . _V 41 *U + &U . . *U + &U _S * -> -> - -> . _V 37 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> - -> . _V 37 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux ]
"836
[; ;gemsecs.c: 836:   break;
[e $U 2490  ]
"837
[; ;gemsecs.c: 837:  }
}
[e $U 2490  ]
[e :U 2491 ]
[e [\ -> _sid `i , $ -> 1 `i 2492
 2493 ]
[e :U 2490 ]
"839
[; ;gemsecs.c: 839:  V.stack--;
[e -- . _V 37 -> -> 1 `i `uc ]
"840
[; ;gemsecs.c: 840:  return 1;
[e ) -> -> 1 `i `a ]
[e $UE 2488  ]
"841
[; ;gemsecs.c: 841: }
[e :UE 2488 ]
}
"846
[; ;gemsecs.c: 846: response_type secs_II_message(const uint8_t stream, const uint8_t function)
[v _secs_II_message `(S2249 ~T0 @X0 1 ef2`uc`uc ]
"847
[; ;gemsecs.c: 847: {
{
[e :U _secs_II_message ]
"846
[; ;gemsecs.c: 846: response_type secs_II_message(const uint8_t stream, const uint8_t function)
[v _stream `Cuc ~T0 @X0 1 r1 ]
[v _function `Cuc ~T0 @X0 1 r2 ]
"847
[; ;gemsecs.c: 847: {
[f ]
"848
[; ;gemsecs.c: 848:  static response_type block;
[v F17403 `S2249 ~T0 @X0 1 s block ]
"849
[; ;gemsecs.c: 849:  uint16_t i = 0;
[v _i `us ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `us ]
"851
[; ;gemsecs.c: 851:  do { LATBbits.LATB4 = ~LATBbits.LATB4; } while(0);
[e :U 2497 ]
{
[e = . . _LATBbits 0 4 -> ~ -> . . _LATBbits 0 4 `i `uc ]
}
[e :U 2496 ]
"852
[; ;gemsecs.c: 852:  V.abort = LINK_ERROR_NONE;
[e = . _V 16 -> . `E16760 0 `uc ]
"853
[; ;gemsecs.c: 853:  V.queue = 0;
[e = . _V 34 -> -> 0 `i `uc ]
"854
[; ;gemsecs.c: 854:  block.respond = 0;
[e = . F17403 4 -> -> 0 `i `uc ]
"856
[; ;gemsecs.c: 856:  if (TimerDone(TMR_HBIO)) {
[e $ ! != -> ( _TimerDone (1 -> . `E17110 6 `uc `i -> 0 `i 2498  ]
{
"857
[; ;gemsecs.c: 857:   if (V.stack) {
[e $ ! != -> . _V 37 `i -> 0 `i 2499  ]
{
"858
[; ;gemsecs.c: 858:    gem_messages(&block, V.sid);
[e ( _gem_messages (2 , &U F17403 . _V 42 ]
"859
[; ;gemsecs.c: 859:    return(block);
[e ) F17403 ]
[e $UE 2494  ]
"860
[; ;gemsecs.c: 860:   }
}
[e :U 2499 ]
"861
[; ;gemsecs.c: 861:   StartTimer(TMR_HBIO, 5000);
[e ( _StartTimer (2 , -> . `E17110 6 `uc -> -> 5000 `i `us ]
"862
[; ;gemsecs.c: 862:  }
}
[e :U 2498 ]
"864
[; ;gemsecs.c: 864:  switch (stream) {
[e $U 2501  ]
{
"865
[; ;gemsecs.c: 865:  case 1:
[e :U 2502 ]
"866
[; ;gemsecs.c: 866:   switch (function) {
[e $U 2504  ]
{
"867
[; ;gemsecs.c: 867:   case 1:
[e :U 2505 ]
"868
[; ;gemsecs.c: 868:    block.header = (uint8_t*) & H12[0];
[e = . F17403 0 -> &U *U + &U _H12 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H12 `ui `ux `*uc ]
"869
[; ;gemsecs.c: 869:    block.length = sizeof(header12);
[e = . F17403 1 -> -> # `S2238 `ui `uc ]
"870
[; ;gemsecs.c: 870:    H12[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H12 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H12 `ui `ux 2 1 0 . _V 11 ]
"871
[; ;gemsecs.c: 871:    H10[0].block.block.systemb = V.ticks;
[e = . . . *U + &U _H10 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 10 ]
"872
[; ;gemsecs.c: 872:    block.respond = 1;
[e = . F17403 4 -> -> 1 `i `uc ]
"873
[; ;gemsecs.c: 873:    block.reply = (uint8_t*) & H10[0];
[e = . F17403 2 -> &U *U + &U _H10 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"874
[; ;gemsecs.c: 874:    block.reply_length = sizeof(header10);
[e = . F17403 3 -> -> # `S2237 `ui `uc ]
"875
[; ;gemsecs.c: 875:    V.queue = 1;
[e = . _V 34 -> -> 1 `i `uc ]
"876
[; ;gemsecs.c: 876:    break;
[e $U 2503  ]
"877
[; ;gemsecs.c: 877:   case 2:
[e :U 2506 ]
"878
[; ;gemsecs.c: 878:    block.header = (uint8_t*) & H10[0];
[e = . F17403 0 -> &U *U + &U _H10 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"879
[; ;gemsecs.c: 879:    block.length = sizeof(header10);
[e = . F17403 1 -> -> # `S2237 `ui `uc ]
"880
[; ;gemsecs.c: 880:    H10[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"881
[; ;gemsecs.c: 881:    break;
[e $U 2503  ]
"882
[; ;gemsecs.c: 882:   case 3:
[e :U 2507 ]
"883
[; ;gemsecs.c: 883:    block.header = (uint8_t*) & H14[0];
[e = . F17403 0 -> &U *U + &U _H14 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H14 `ui `ux `*uc ]
"884
[; ;gemsecs.c: 884:    block.length = sizeof(header14);
[e = . F17403 1 -> -> # `S2240 `ui `uc ]
"885
[; ;gemsecs.c: 885:    H14[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H14 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H14 `ui `ux 2 1 0 . _V 11 ]
"886
[; ;gemsecs.c: 886:    break;
[e $U 2503  ]
"887
[; ;gemsecs.c: 887:   case 13:
[e :U 2508 ]
"888
[; ;gemsecs.c: 888:    block.header = (uint8_t*) & H17[0];
[e = . F17403 0 -> &U *U + &U _H17 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H17 `ui `ux `*uc ]
"889
[; ;gemsecs.c: 889:    block.length = sizeof(header17);
[e = . F17403 1 -> -> # `S2241 `ui `uc ]
"890
[; ;gemsecs.c: 890:    H17[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H17 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H17 `ui `ux 2 1 0 . _V 11 ]
"891
[; ;gemsecs.c: 891:    H12[1].block.block.systemb = V.ticks;
[e = . . . *U + &U _H12 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H12 `ui `ux 2 1 0 . _V 10 ]
"892
[; ;gemsecs.c: 892:    block.respond = 1;
[e = . F17403 4 -> -> 1 `i `uc ]
"893
[; ;gemsecs.c: 893:    block.reply = (uint8_t*) & H12[1];
[e = . F17403 2 -> &U *U + &U _H12 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H12 `ui `ux `*uc ]
"894
[; ;gemsecs.c: 894:    block.reply_length = sizeof(header12);
[e = . F17403 3 -> -> # `S2238 `ui `uc ]
"895
[; ;gemsecs.c: 895:    V.queue = 1;
[e = . _V 34 -> -> 1 `i `uc ]
"896
[; ;gemsecs.c: 896:    break;
[e $U 2503  ]
"902
[; ;gemsecs.c: 902:   default:
[e :U 2509 ]
"903
[; ;gemsecs.c: 903:    H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"904
[; ;gemsecs.c: 904:    block.header = (uint8_t*) & H10[2];
[e = . F17403 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"905
[; ;gemsecs.c: 905:    block.length = sizeof(header10);
[e = . F17403 1 -> -> # `S2237 `ui `uc ]
"906
[; ;gemsecs.c: 906:    H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"907
[; ;gemsecs.c: 907:    V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E16760 7 `uc ]
"908
[; ;gemsecs.c: 908:    break;
[e $U 2503  ]
"909
[; ;gemsecs.c: 909:   }
}
[e $U 2503  ]
[e :U 2504 ]
[e [\ -> _function `i , $ -> 1 `i 2505
 , $ -> 2 `i 2506
 , $ -> 3 `i 2507
 , $ -> 13 `i 2508
 2509 ]
[e :U 2503 ]
"910
[; ;gemsecs.c: 910:   break;
[e $U 2500  ]
"911
[; ;gemsecs.c: 911:  case 2:
[e :U 2510 ]
"912
[; ;gemsecs.c: 912:   switch (function) {
[e $U 2512  ]
{
"913
[; ;gemsecs.c: 913:   case 17:
[e :U 2513 ]
"915
[; ;gemsecs.c: 915:    block.header = (uint8_t*) & H26[0];
[e = . F17403 0 -> &U *U + &U _H26 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H26 `ui `ux `*uc ]
"916
[; ;gemsecs.c: 916:    block.length = sizeof(header26);
[e = . F17403 1 -> -> # `S2244 `ui `uc ]
"917
[; ;gemsecs.c: 917:    H26[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H26 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H26 `ui `ux 3 1 0 . _V 11 ]
"923
[; ;gemsecs.c: 923:    break;
[e $U 2511  ]
"924
[; ;gemsecs.c: 924:   case 25:
[e :U 2514 ]
"925
[; ;gemsecs.c: 925:    block.header = (uint8_t*) & H13[3];
[e = . F17403 0 -> &U *U + &U _H13 * -> -> -> 3 `i `ui `ux -> -> # *U &U _H13 `ui `ux `*uc ]
"926
[; ;gemsecs.c: 926:    block.length = sizeof(header13);
[e = . F17403 1 -> -> # `S2239 `ui `uc ]
"927
[; ;gemsecs.c: 927:    H13[3].block.block.systemb = V.systemb;
[e = . . . *U + &U _H13 * -> -> -> 3 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 0 . _V 11 ]
"928
[; ;gemsecs.c: 928:    break;
[e $U 2511  ]
"929
[; ;gemsecs.c: 929:   default:
[e :U 2515 ]
"930
[; ;gemsecs.c: 930:    H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"931
[; ;gemsecs.c: 931:    block.header = (uint8_t*) & H10[2];
[e = . F17403 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"932
[; ;gemsecs.c: 932:    block.length = sizeof(header10);
[e = . F17403 1 -> -> # `S2237 `ui `uc ]
"933
[; ;gemsecs.c: 933:    H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"934
[; ;gemsecs.c: 934:    V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E16760 7 `uc ]
"935
[; ;gemsecs.c: 935:    break;
[e $U 2511  ]
"936
[; ;gemsecs.c: 936:   }
}
[e $U 2511  ]
[e :U 2512 ]
[e [\ -> _function `i , $ -> 17 `i 2513
 , $ -> 25 `i 2514
 2515 ]
[e :U 2511 ]
"937
[; ;gemsecs.c: 937:   break;
[e $U 2500  ]
"938
[; ;gemsecs.c: 938:  case 5:
[e :U 2516 ]
"939
[; ;gemsecs.c: 939:   switch (function) {
[e $U 2518  ]
{
"940
[; ;gemsecs.c: 940:   case 1:
[e :U 2519 ]
"941
[; ;gemsecs.c: 941:    block.header = (uint8_t*) & H13[2];
[e = . F17403 0 -> &U *U + &U _H13 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H13 `ui `ux `*uc ]
"942
[; ;gemsecs.c: 942:    block.length = sizeof(header13);
[e = . F17403 1 -> -> # `S2239 `ui `uc ]
"943
[; ;gemsecs.c: 943:    H13[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H13 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 0 . _V 11 ]
"944
[; ;gemsecs.c: 944:    break;
[e $U 2517  ]
"945
[; ;gemsecs.c: 945:   default:
[e :U 2520 ]
"946
[; ;gemsecs.c: 946:    H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"947
[; ;gemsecs.c: 947:    block.header = (uint8_t*) & H10[2];
[e = . F17403 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"948
[; ;gemsecs.c: 948:    block.length = sizeof(header10);
[e = . F17403 1 -> -> # `S2237 `ui `uc ]
"949
[; ;gemsecs.c: 949:    H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"950
[; ;gemsecs.c: 950:    V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E16760 7 `uc ]
"951
[; ;gemsecs.c: 951:    break;
[e $U 2517  ]
"952
[; ;gemsecs.c: 952:   }
}
[e $U 2517  ]
[e :U 2518 ]
[e [\ -> _function `i , $ -> 1 `i 2519
 2520 ]
[e :U 2517 ]
"953
[; ;gemsecs.c: 953:   break;
[e $U 2500  ]
"954
[; ;gemsecs.c: 954:  case 6:
[e :U 2521 ]
"955
[; ;gemsecs.c: 955:   switch (function) {
[e $U 2523  ]
{
"956
[; ;gemsecs.c: 956:   case 11:
[e :U 2524 ]
"957
[; ;gemsecs.c: 957:    block.header = (uint8_t*) & H13[0];
[e = . F17403 0 -> &U *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux `*uc ]
"958
[; ;gemsecs.c: 958:    block.length = sizeof(header13);
[e = . F17403 1 -> -> # `S2239 `ui `uc ]
"959
[; ;gemsecs.c: 959:    H13[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 0 . _V 11 ]
"960
[; ;gemsecs.c: 960:    H13[0].block.block.function = 12;
[e = . . . *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 4 -> -> 12 `i `uc ]
"961
[; ;gemsecs.c: 961:    break;
[e $U 2522  ]
"962
[; ;gemsecs.c: 962:   case 13:
[e :U 2525 ]
"963
[; ;gemsecs.c: 963:    block.header = (uint8_t*) & H13[0];
[e = . F17403 0 -> &U *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux `*uc ]
"964
[; ;gemsecs.c: 964:    block.length = sizeof(header13);
[e = . F17403 1 -> -> # `S2239 `ui `uc ]
"965
[; ;gemsecs.c: 965:    H13[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 0 . _V 11 ]
"966
[; ;gemsecs.c: 966:    H13[0].block.block.function = 14;
[e = . . . *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 4 -> -> 14 `i `uc ]
"967
[; ;gemsecs.c: 967:    break;
[e $U 2522  ]
"968
[; ;gemsecs.c: 968:   case 25:
[e :U 2526 ]
"969
[; ;gemsecs.c: 969:    block.header = (uint8_t*) & H13[0];
[e = . F17403 0 -> &U *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux `*uc ]
"970
[; ;gemsecs.c: 970:    block.length = sizeof(header13);
[e = . F17403 1 -> -> # `S2239 `ui `uc ]
"971
[; ;gemsecs.c: 971:    H13[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 0 . _V 11 ]
"972
[; ;gemsecs.c: 972:    H13[0].block.block.function = 26;
[e = . . . *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 4 -> -> 26 `i `uc ]
"973
[; ;gemsecs.c: 973:    break;
[e $U 2522  ]
"974
[; ;gemsecs.c: 974:   default:
[e :U 2527 ]
"975
[; ;gemsecs.c: 975:    H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"976
[; ;gemsecs.c: 976:    block.header = (uint8_t*) & H10[2];
[e = . F17403 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"977
[; ;gemsecs.c: 977:    block.length = sizeof(header10);
[e = . F17403 1 -> -> # `S2237 `ui `uc ]
"978
[; ;gemsecs.c: 978:    H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"979
[; ;gemsecs.c: 979:    V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E16760 7 `uc ]
"980
[; ;gemsecs.c: 980:    break;
[e $U 2522  ]
"981
[; ;gemsecs.c: 981:   }
}
[e $U 2522  ]
[e :U 2523 ]
[e [\ -> _function `i , $ -> 11 `i 2524
 , $ -> 13 `i 2525
 , $ -> 25 `i 2526
 2527 ]
[e :U 2522 ]
"982
[; ;gemsecs.c: 982:   break;
[e $U 2500  ]
"983
[; ;gemsecs.c: 983:  case 9:
[e :U 2528 ]
"984
[; ;gemsecs.c: 984:   switch (function) {
[e $U 2530  ]
{
"985
[; ;gemsecs.c: 985:   case 1:
[e :U 2531 ]
"986
[; ;gemsecs.c: 986:    break;
[e $U 2529  ]
"987
[; ;gemsecs.c: 987:   case 3:
[e :U 2532 ]
"988
[; ;gemsecs.c: 988:    break;
[e $U 2529  ]
"989
[; ;gemsecs.c: 989:   case 5:
[e :U 2533 ]
"990
[; ;gemsecs.c: 990:    break;
[e $U 2529  ]
"991
[; ;gemsecs.c: 991:   case 7:
[e :U 2534 ]
"992
[; ;gemsecs.c: 992:    break;
[e $U 2529  ]
"993
[; ;gemsecs.c: 993:   case 9:
[e :U 2535 ]
"994
[; ;gemsecs.c: 994:    V.equip_timeout++;
[e ++ . _V 27 -> -> 1 `i `us ]
"995
[; ;gemsecs.c: 995:    break;
[e $U 2529  ]
"996
[; ;gemsecs.c: 996:   case 11:
[e :U 2536 ]
"997
[; ;gemsecs.c: 997:    break;
[e $U 2529  ]
"998
[; ;gemsecs.c: 998:   case 13:
[e :U 2537 ]
"999
[; ;gemsecs.c: 999:    break;
[e $U 2529  ]
"1000
[; ;gemsecs.c: 1000:   default:
[e :U 2538 ]
"1001
[; ;gemsecs.c: 1001:    H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"1002
[; ;gemsecs.c: 1002:    block.header = (uint8_t*) & H10[2];
[e = . F17403 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"1003
[; ;gemsecs.c: 1003:    block.length = sizeof(header10);
[e = . F17403 1 -> -> # `S2237 `ui `uc ]
"1004
[; ;gemsecs.c: 1004:    H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"1005
[; ;gemsecs.c: 1005:    V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E16760 7 `uc ]
"1006
[; ;gemsecs.c: 1006:    break;
[e $U 2529  ]
"1007
[; ;gemsecs.c: 1007:   }
}
[e $U 2529  ]
[e :U 2530 ]
[e [\ -> _function `i , $ -> 1 `i 2531
 , $ -> 3 `i 2532
 , $ -> 5 `i 2533
 , $ -> 7 `i 2534
 , $ -> 9 `i 2535
 , $ -> 11 `i 2536
 , $ -> 13 `i 2537
 2538 ]
[e :U 2529 ]
"1008
[; ;gemsecs.c: 1008:   break;
[e $U 2500  ]
"1009
[; ;gemsecs.c: 1009:  case 10:
[e :U 2539 ]
"1010
[; ;gemsecs.c: 1010:   switch (function) {
[e $U 2541  ]
{
"1011
[; ;gemsecs.c: 1011:   case 1:
[e :U 2542 ]
"1012
[; ;gemsecs.c: 1012:    block.header = (uint8_t*) & H13[1];
[e = . F17403 0 -> &U *U + &U _H13 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H13 `ui `ux `*uc ]
"1013
[; ;gemsecs.c: 1013:    block.length = sizeof(header13);
[e = . F17403 1 -> -> # `S2239 `ui `uc ]
"1014
[; ;gemsecs.c: 1014:    H13[1].block.block.systemb = V.systemb;
[e = . . . *U + &U _H13 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 0 . _V 11 ]
"1015
[; ;gemsecs.c: 1015:    H53[0].block.block.systemb = V.ticks;
[e = . . . *U + &U _H53 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H53 `ui `ux 2 1 0 . _V 10 ]
"1016
[; ;gemsecs.c: 1016:    StartTimer(TMR_INFO, 3000);
[e ( _StartTimer (2 , -> . `E17110 7 `uc -> -> 3000 `i `us ]
"1017
[; ;gemsecs.c: 1017:    set_display_info(DIS_TERM);
[e ( _set_display_info (1 . `E16698 1 ]
"1019
[; ;gemsecs.c: 1019:    switch (s10f1_opcmd()) {
[e $U 2544  ]
{
"1020
[; ;gemsecs.c: 1020:    case CODE_TM:
[e :U 2545 ]
"1021
[; ;gemsecs.c: 1021:     block.respond = 1;
[e = . F17403 4 -> -> 1 `i `uc ]
"1022
[; ;gemsecs.c: 1022:     block.reply = (uint8_t*) & H53[1];
[e = . F17403 2 -> &U *U + &U _H53 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H53 `ui `ux `*uc ]
"1023
[; ;gemsecs.c: 1023:     block.reply_length = sizeof(header53);
[e = . F17403 3 -> -> # `S2247 `ui `uc ]
"1024
[; ;gemsecs.c: 1024:     H53[1].data[38] = V.response.TID;
[e = *U + &U . *U + &U _H53 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H53 `ui `ux 1 * -> -> -> 38 `i `ui `ux -> -> # *U &U . *U + &U _H53 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H53 `ui `ux 1 `ui `ux . . _V 39 1 ]
"1025
[; ;gemsecs.c: 1025:     V.queue = 1;
[e = . _V 34 -> -> 1 `i `uc ]
"1026
[; ;gemsecs.c: 1026:     break;
[e $U 2543  ]
"1027
[; ;gemsecs.c: 1027:    case CODE_LOAD:
[e :U 2546 ]
"1028
[; ;gemsecs.c: 1028:     block.respond = 1;
[e = . F17403 4 -> -> 1 `i `uc ]
"1029
[; ;gemsecs.c: 1029:     block.reply = (uint8_t*) & H33[0];
[e = . F17403 2 -> &U *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux `*uc ]
"1030
[; ;gemsecs.c: 1030:     block.reply_length = sizeof(header33);
[e = . F17403 3 -> -> # `S2246 `ui `uc ]
"1031
[; ;gemsecs.c: 1031:     V.queue = 1;
[e = . _V 34 -> -> 1 `i `uc ]
"1032
[; ;gemsecs.c: 1032:     set_display_info(DIS_LOAD);
[e ( _set_display_info (1 . `E16698 3 ]
"1033
[; ;gemsecs.c: 1033:     break;
[e $U 2543  ]
"1034
[; ;gemsecs.c: 1034:    case CODE_UNLOAD:
[e :U 2547 ]
"1035
[; ;gemsecs.c: 1035:     block.respond = 1;
[e = . F17403 4 -> -> 1 `i `uc ]
"1036
[; ;gemsecs.c: 1036:     block.reply = (uint8_t*) & H33[0];
[e = . F17403 2 -> &U *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux `*uc ]
"1037
[; ;gemsecs.c: 1037:     block.reply_length = sizeof(header33);
[e = . F17403 3 -> -> # `S2246 `ui `uc ]
"1038
[; ;gemsecs.c: 1038:     V.queue = 1;
[e = . _V 34 -> -> 1 `i `uc ]
"1039
[; ;gemsecs.c: 1039:     set_display_info(DIS_UNLOAD);
[e ( _set_display_info (1 . `E16698 4 ]
"1040
[; ;gemsecs.c: 1040:     break;
[e $U 2543  ]
"1041
[; ;gemsecs.c: 1041:    case CODE_PUMP:
[e :U 2548 ]
"1042
[; ;gemsecs.c: 1042:     block.respond = 1;
[e = . F17403 4 -> -> 1 `i `uc ]
"1043
[; ;gemsecs.c: 1043:     block.reply = (uint8_t*) & H33[0];
[e = . F17403 2 -> &U *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux `*uc ]
"1044
[; ;gemsecs.c: 1044:     block.reply_length = sizeof(header33);
[e = . F17403 3 -> -> # `S2246 `ui `uc ]
"1045
[; ;gemsecs.c: 1045:     V.queue = 1;
[e = . _V 34 -> -> 1 `i `uc ]
"1046
[; ;gemsecs.c: 1046:     set_display_info(DIS_PUMP);
[e ( _set_display_info (1 . `E16698 5 ]
"1047
[; ;gemsecs.c: 1047:     break;
[e $U 2543  ]
"1048
[; ;gemsecs.c: 1048:    case CODE_SEQUENCE:
[e :U 2549 ]
"1049
[; ;gemsecs.c: 1049:     parse_sid();
[e ( _parse_sid ..  ]
"1050
[; ;gemsecs.c: 1050:     sequence_messages(V.sid);
[e ( _sequence_messages (1 . _V 42 ]
"1051
[; ;gemsecs.c: 1051:     set_display_info(DIS_SEQUENCE);
[e ( _set_display_info (1 . `E16698 7 ]
"1052
[; ;gemsecs.c: 1052:     V.sequences++;
[e ++ . _V 28 -> -> 1 `i `us ]
"1053
[; ;gemsecs.c: 1053:     break;
[e $U 2543  ]
"1054
[; ;gemsecs.c: 1054:    case CODE_TS:
[e :U 2550 ]
"1055
[; ;gemsecs.c: 1055:     block.respond = 1;
[e = . F17403 4 -> -> 1 `i `uc ]
"1056
[; ;gemsecs.c: 1056:     block.reply = (uint8_t*) & H53[0];
[e = . F17403 2 -> &U *U + &U _H53 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H53 `ui `ux `*uc ]
"1057
[; ;gemsecs.c: 1057:     block.reply_length = sizeof(header53);
[e = . F17403 3 -> -> # `S2247 `ui `uc ]
"1058
[; ;gemsecs.c: 1058:     H53[0].data[38] = V.response.TID;
[e = *U + &U . *U + &U _H53 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H53 `ui `ux 1 * -> -> -> 38 `i `ui `ux -> -> # *U &U . *U + &U _H53 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H53 `ui `ux 1 `ui `ux . . _V 39 1 ]
"1060
[; ;gemsecs.c: 1060:     V.queue = 1;
[e = . _V 34 -> -> 1 `i `uc ]
"1061
[; ;gemsecs.c: 1061:     break;
[e $U 2543  ]
"1062
[; ;gemsecs.c: 1062:    case CODE_LOG:
[e :U 2551 ]
"1063
[; ;gemsecs.c: 1063:     do {
[e :U 2554 ]
{
"1064
[; ;gemsecs.c: 1064:      DATAEE_WriteByte(i, 0xff);
[e ( _DATAEE_WriteByte (2 , _i -> -> 255 `i `uc ]
"1065
[; ;gemsecs.c: 1065:     } while (++i <= 1023);
}
[e $ <= -> =+ _i -> -> 1 `i `us `ui -> -> 1023 `i `ui 2554  ]
[e :U 2553 ]
"1066
[; ;gemsecs.c: 1066:     V.response.log_num = 0;
[e = . . _V 39 9 -> -> 0 `i `us ]
"1067
[; ;gemsecs.c: 1067:     V.response.log_seq = 0;
[e = . . _V 39 5 -> -> 0 `i `uc ]
"1068
[; ;gemsecs.c: 1068:     set_display_info(DIS_LOG);
[e ( _set_display_info (1 . `E16698 2 ]
"1069
[; ;gemsecs.c: 1069:     break;
[e $U 2543  ]
"1070
[; ;gemsecs.c: 1070:    case CODE_DEBUG:
[e :U 2555 ]
"1071
[; ;gemsecs.c: 1071:     V.debug = !V.debug;
[e = . _V 35 -> -> ! != -> . _V 35 `i -> 0 `i `i `uc ]
"1072
[; ;gemsecs.c: 1072:    default:
[e :U 2556 ]
"1073
[; ;gemsecs.c: 1073:     break;
[e $U 2543  ]
"1074
[; ;gemsecs.c: 1074:    }
}
[e $U 2543  ]
[e :U 2544 ]
[e [\ -> ( _s10f1_opcmd ..  `ui , $ -> . `E16683 1 `ui 2545
 , $ -> . `E16683 7 `ui 2546
 , $ -> . `E16683 8 `ui 2547
 , $ -> . `E16683 9 `ui 2548
 , $ -> . `E16683 11 `ui 2549
 , $ -> . `E16683 0 `ui 2550
 , $ -> . `E16683 6 `ui 2551
 , $ -> . `E16683 5 `ui 2555
 2556 ]
[e :U 2543 ]
"1075
[; ;gemsecs.c: 1075:    set_temp_display_help(display_info());
[e ( _set_temp_display_help (1 ( _display_info ..  ]
"1076
[; ;gemsecs.c: 1076:    break;
[e $U 2540  ]
"1077
[; ;gemsecs.c: 1077:   default:
[e :U 2557 ]
"1078
[; ;gemsecs.c: 1078:    H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"1079
[; ;gemsecs.c: 1079:    block.header = (uint8_t*) & H10[2];
[e = . F17403 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"1080
[; ;gemsecs.c: 1080:    block.length = sizeof(header10);
[e = . F17403 1 -> -> # `S2237 `ui `uc ]
"1081
[; ;gemsecs.c: 1081:    H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"1082
[; ;gemsecs.c: 1082:    V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E16760 7 `uc ]
"1083
[; ;gemsecs.c: 1083:    break;
[e $U 2540  ]
"1084
[; ;gemsecs.c: 1084:   }
}
[e $U 2540  ]
[e :U 2541 ]
[e [\ -> _function `i , $ -> 1 `i 2542
 2557 ]
[e :U 2540 ]
"1085
[; ;gemsecs.c: 1085:   break;
[e $U 2500  ]
"1086
[; ;gemsecs.c: 1086:  default:
[e :U 2558 ]
"1087
[; ;gemsecs.c: 1087:   H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"1088
[; ;gemsecs.c: 1088:   block.header = (uint8_t*) & H10[2];
[e = . F17403 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"1089
[; ;gemsecs.c: 1089:   block.length = sizeof(header10);
[e = . F17403 1 -> -> # `S2237 `ui `uc ]
"1090
[; ;gemsecs.c: 1090:   H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"1091
[; ;gemsecs.c: 1091:   V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E16760 7 `uc ]
"1092
[; ;gemsecs.c: 1092:   break;
[e $U 2500  ]
"1093
[; ;gemsecs.c: 1093:  }
}
[e $U 2500  ]
[e :U 2501 ]
[e [\ -> _stream `i , $ -> 1 `i 2502
 , $ -> 2 `i 2510
 , $ -> 5 `i 2516
 , $ -> 6 `i 2521
 , $ -> 9 `i 2528
 , $ -> 10 `i 2539
 2558 ]
[e :U 2500 ]
"1095
[; ;gemsecs.c: 1095:  return(block);
[e ) F17403 ]
[e $UE 2494  ]
"1096
[; ;gemsecs.c: 1096: }
[e :UE 2494 ]
}
"1101
[; ;gemsecs.c: 1101: static void ee_logger(const uint8_t stream, const uint8_t function, const uint16_t dtime, uint8_t *msg_data)
[v _ee_logger `(v ~T0 @X0 1 sf4`Cuc`Cuc`Cus`*uc ]
"1102
[; ;gemsecs.c: 1102: {
{
[e :U _ee_logger ]
"1101
[; ;gemsecs.c: 1101: static void ee_logger(const uint8_t stream, const uint8_t function, const uint16_t dtime, uint8_t *msg_data)
[v _stream `Cuc ~T0 @X0 1 r1 ]
[v _function `Cuc ~T0 @X0 1 r2 ]
[v _dtime `Cus ~T0 @X0 1 r3 ]
[v _msg_data `*uc ~T0 @X0 1 r4 ]
"1102
[; ;gemsecs.c: 1102: {
[f ]
"1103
[; ;gemsecs.c: 1103:  uint16_t i = 0;
[v _i `us ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `us ]
"1105
[; ;gemsecs.c: 1105:  do {
[e :U 2562 ]
{
"1106
[; ;gemsecs.c: 1106:   DATAEE_WriteByte(i + ((V.response.log_seq & 0x03) << 8), msg_data[254 + 2 - i]);
[e ( _DATAEE_WriteByte (2 , -> + -> _i `ui -> << & -> . . _V 39 5 `i -> 3 `i -> 8 `i `ui `us *U + _msg_data * -> - -> + -> 254 `i -> 2 `i `ui -> _i `ui `ux -> -> # *U _msg_data `ui `ux ]
"1107
[; ;gemsecs.c: 1107:  } while (++i <= 255);
}
[e $ <= -> =+ _i -> -> 1 `i `us `ui -> -> 255 `i `ui 2562  ]
[e :U 2561 ]
"1109
[; ;gemsecs.c: 1109:  sprintf(V.info, "Saved S%dF%d      ", stream, function);
[e ( _sprintf (1 , , (. , &U . _V 9 :s 6C -> _stream `i -> _function `i ]
"1110
[; ;gemsecs.c: 1110:  StartTimer(TMR_INFO, dtime);
[e ( _StartTimer (2 , -> . `E17110 7 `uc _dtime ]
"1111
[; ;gemsecs.c: 1111:  V.response.info = DIS_LOG;
[e = . . _V 39 6 . `E16698 2 ]
"1112
[; ;gemsecs.c: 1112:  V.response.log_num++;
[e ++ . . _V 39 9 -> -> 1 `i `us ]
"1113
[; ;gemsecs.c: 1113:  V.response.log_seq++;
[e ++ . . _V 39 5 -> -> 1 `i `uc ]
"1114
[; ;gemsecs.c: 1114:  if (V.response.log_seq >= 3)
[e $ ! >= -> . . _V 39 5 `i -> 3 `i 2563  ]
"1115
[; ;gemsecs.c: 1115:   V.response.log_seq = 0;
[e = . . _V 39 5 -> -> 0 `i `uc ]
[e :U 2563 ]
"1116
[; ;gemsecs.c: 1116: }
[e :UE 2559 ]
}
"1121
[; ;gemsecs.c: 1121: void secs_II_monitor_message(const uint8_t stream, const uint8_t function, const uint16_t dtime)
[v _secs_II_monitor_message `(v ~T0 @X0 1 ef3`uc`uc`us ]
"1122
[; ;gemsecs.c: 1122: {
{
[e :U _secs_II_monitor_message ]
"1121
[; ;gemsecs.c: 1121: void secs_II_monitor_message(const uint8_t stream, const uint8_t function, const uint16_t dtime)
[v _stream `Cuc ~T0 @X0 1 r1 ]
[v _function `Cuc ~T0 @X0 1 r2 ]
[v _dtime `Cus ~T0 @X0 1 r3 ]
"1122
[; ;gemsecs.c: 1122: {
[f ]
"1123
[; ;gemsecs.c: 1123:  uint8_t * msg_data = (uint8_t*) & H254[0];
[v _msg_data `*uc ~T0 @X0 1 a ]
[e = _msg_data -> &U *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux `*uc ]
"1124
[; ;gemsecs.c: 1124:  static uint8_t store1_1 = 1, store1_13 = 1, store6_11 = 1;
[v F17416 `uc ~T0 @X0 1 s store1_1 ]
[i F17416
-> -> 1 `i `uc
]
[v F17417 `uc ~T0 @X0 1 s store1_13 ]
[i F17417
-> -> 1 `i `uc
]
[v F17418 `uc ~T0 @X0 1 s store6_11 ]
[i F17418
-> -> 1 `i `uc
]
"1127
[; ;gemsecs.c: 1127:  ++V.ticks;
[e =+ . _V 10 -> -> -> 1 `i `l `ul ]
"1128
[; ;gemsecs.c: 1128:  switch (stream) {
[e $U 2566  ]
{
"1129
[; ;gemsecs.c: 1129:  case 1:
[e :U 2567 ]
"1130
[; ;gemsecs.c: 1130:   switch (function) {
[e $U 2569  ]
{
"1131
[; ;gemsecs.c: 1131:   case 1:
[e :U 2570 ]
"1132
[; ;gemsecs.c: 1132:    if (!store1_1)
[e $ ! ! != -> F17416 `i -> 0 `i 2571  ]
"1133
[; ;gemsecs.c: 1133:     break;
[e $U 2568  ]
[e :U 2571 ]
"1134
[; ;gemsecs.c: 1134:    store1_1 = 0;
[e = F17416 -> -> 0 `i `uc ]
"1136
[; ;gemsecs.c: 1136:    ee_logger(stream, function, dtime, msg_data);
[e ( _ee_logger (4 , , , _stream _function _dtime _msg_data ]
"1137
[; ;gemsecs.c: 1137:    break;
[e $U 2568  ]
"1138
[; ;gemsecs.c: 1138:   case 13:
[e :U 2572 ]
"1139
[; ;gemsecs.c: 1139:    if (!store1_13)
[e $ ! ! != -> F17417 `i -> 0 `i 2573  ]
"1140
[; ;gemsecs.c: 1140:     break;
[e $U 2568  ]
[e :U 2573 ]
"1141
[; ;gemsecs.c: 1141:    store1_13 = 0;
[e = F17417 -> -> 0 `i `uc ]
"1143
[; ;gemsecs.c: 1143:    ee_logger(stream, function, dtime, msg_data);
[e ( _ee_logger (4 , , , _stream _function _dtime _msg_data ]
"1144
[; ;gemsecs.c: 1144:    break;
[e $U 2568  ]
"1145
[; ;gemsecs.c: 1145:   default:
[e :U 2574 ]
"1146
[; ;gemsecs.c: 1146:    break;
[e $U 2568  ]
"1147
[; ;gemsecs.c: 1147:   }
}
[e $U 2568  ]
[e :U 2569 ]
[e [\ -> _function `i , $ -> 1 `i 2570
 , $ -> 13 `i 2572
 2574 ]
[e :U 2568 ]
"1148
[; ;gemsecs.c: 1148:   break;
[e $U 2565  ]
"1149
[; ;gemsecs.c: 1149:  case 2:
[e :U 2575 ]
"1150
[; ;gemsecs.c: 1150:   switch (function) {
[e $U 2577  ]
{
"1151
[; ;gemsecs.c: 1151:   case 41:
[e :U 2578 ]
"1152
[; ;gemsecs.c: 1152:   case 42:
[e :U 2579 ]
"1154
[; ;gemsecs.c: 1154:    ee_logger(stream, function, dtime, msg_data);
[e ( _ee_logger (4 , , , _stream _function _dtime _msg_data ]
"1155
[; ;gemsecs.c: 1155:    if (function == 42) {
[e $ ! == -> _function `i -> 42 `i 2580  ]
{
"1160
[; ;gemsecs.c: 1160:     V.msg_ret = 0;
[e = . _V 18 -> -> 0 `i `uc ]
"1161
[; ;gemsecs.c: 1161:     V.msg_error = MSG_ERROR_NONE;
[e = . _V 17 -> . `E16771 0 `uc ]
"1162
[; ;gemsecs.c: 1162:     V.response.info = DIS_STR;
[e = . . _V 39 6 . `E16698 0 ]
"1164
[; ;gemsecs.c: 1164:    }
}
[e :U 2580 ]
"1165
[; ;gemsecs.c: 1165:    break;
[e $U 2576  ]
"1166
[; ;gemsecs.c: 1166:   default:
[e :U 2581 ]
"1167
[; ;gemsecs.c: 1167:    break;
[e $U 2576  ]
"1168
[; ;gemsecs.c: 1168:   }
}
[e $U 2576  ]
[e :U 2577 ]
[e [\ -> _function `i , $ -> 41 `i 2578
 , $ -> 42 `i 2579
 2581 ]
[e :U 2576 ]
"1169
[; ;gemsecs.c: 1169:  case 6:
[e :U 2582 ]
"1170
[; ;gemsecs.c: 1170:   switch (function) {
[e $U 2584  ]
{
"1171
[; ;gemsecs.c: 1171:   case 11:
[e :U 2585 ]
"1172
[; ;gemsecs.c: 1172:    if (!store6_11)
[e $ ! ! != -> F17418 `i -> 0 `i 2586  ]
"1173
[; ;gemsecs.c: 1173:     break;
[e $U 2583  ]
[e :U 2586 ]
"1174
[; ;gemsecs.c: 1174:    store6_11 = 0;
[e = F17418 -> -> 0 `i `uc ]
"1176
[; ;gemsecs.c: 1176:    ee_logger(stream, function, dtime, msg_data);
[e ( _ee_logger (4 , , , _stream _function _dtime _msg_data ]
"1177
[; ;gemsecs.c: 1177:    break;
[e $U 2583  ]
"1178
[; ;gemsecs.c: 1178:   default:
[e :U 2587 ]
"1179
[; ;gemsecs.c: 1179:    break;
[e $U 2583  ]
"1180
[; ;gemsecs.c: 1180:   }
}
[e $U 2583  ]
[e :U 2584 ]
[e [\ -> _function `i , $ -> 11 `i 2585
 2587 ]
[e :U 2583 ]
"1182
[; ;gemsecs.c: 1182:   break;
[e $U 2565  ]
"1183
[; ;gemsecs.c: 1183:  default:
[e :U 2588 ]
"1184
[; ;gemsecs.c: 1184:   break;
[e $U 2565  ]
"1185
[; ;gemsecs.c: 1185:  }
}
[e $U 2565  ]
[e :U 2566 ]
[e [\ -> _stream `i , $ -> 1 `i 2567
 , $ -> 2 `i 2575
 , $ -> 6 `i 2582
 2588 ]
[e :U 2565 ]
"1186
[; ;gemsecs.c: 1186: }
[e :UE 2564 ]
}
"1192
[; ;gemsecs.c: 1192: GEM_STATES secs_gem_state(const uint8_t stream, const uint8_t function)
[v _secs_gem_state `(E16737 ~T0 @X0 1 ef2`uc`uc ]
"1193
[; ;gemsecs.c: 1193: {
{
[e :U _secs_gem_state ]
"1192
[; ;gemsecs.c: 1192: GEM_STATES secs_gem_state(const uint8_t stream, const uint8_t function)
[v _stream `Cuc ~T0 @X0 1 r1 ]
[v _function `Cuc ~T0 @X0 1 r2 ]
"1193
[; ;gemsecs.c: 1193: {
[f ]
"1194
[; ;gemsecs.c: 1194:  static GEM_STATES block = GEM_STATE_DISABLE;
[v F17422 `E16737 ~T0 @X0 1 s block ]
[i F17422
. `E16737 0
]
"1195
[; ;gemsecs.c: 1195:  static GEM_EQUIP equipment = GEM_GENERIC;
[v F17423 `E16745 ~T0 @X0 1 s equipment ]
[i F17423
. `E16745 0
]
"1197
[; ;gemsecs.c: 1197:  switch (stream) {
[e $U 2591  ]
{
"1198
[; ;gemsecs.c: 1198:  case 1:
[e :U 2592 ]
"1199
[; ;gemsecs.c: 1199:   switch (function) {
[e $U 2594  ]
{
"1203
[; ;gemsecs.c: 1203:   case 2:
[e :U 2595 ]
"1204
[; ;gemsecs.c: 1204:    if (block != GEM_STATE_REMOTE)
[e $ ! != -> F17422 `ui -> . `E16737 4 `ui 2596  ]
"1205
[; ;gemsecs.c: 1205:     if (TimerDone(TMR_HBIO))
[e $ ! != -> ( _TimerDone (1 -> . `E17110 6 `uc `i -> 0 `i 2597  ]
"1206
[; ;gemsecs.c: 1206:      StartTimer(TMR_HBIO, 30000);
[e ( _StartTimer (2 , -> . `E17110 6 `uc -> -> 30000 `i `us ]
[e :U 2597 ]
[e :U 2596 ]
"1208
[; ;gemsecs.c: 1208:    block = GEM_STATE_REMOTE;
[e = F17422 . `E16737 4 ]
"1209
[; ;gemsecs.c: 1209:    V.ticker = 0;
[e = . _V 44 -> -> 0 `i `uc ]
"1211
[; ;gemsecs.c: 1211:    break;
[e $U 2593  ]
"1212
[; ;gemsecs.c: 1212:   case 13:
[e :U 2598 ]
"1213
[; ;gemsecs.c: 1213:    switch (V.response.ack[4]) {
[e $U 2600  ]
{
"1214
[; ;gemsecs.c: 1214:    case 'V':
[e :U 2601 ]
"1215
[; ;gemsecs.c: 1215:     switch (V.response.ack[5]) {
[e $U 2603  ]
{
"1216
[; ;gemsecs.c: 1216:     case 'I':
[e :U 2604 ]
"1217
[; ;gemsecs.c: 1217:      equipment = GEM_VII80;
[e = F17423 . `E16745 1 ]
"1218
[; ;gemsecs.c: 1218:      break;
[e $U 2602  ]
"1219
[; ;gemsecs.c: 1219:     default:
[e :U 2605 ]
"1220
[; ;gemsecs.c: 1220:      equipment = GEM_GENERIC;
[e = F17423 . `E16745 0 ]
"1221
[; ;gemsecs.c: 1221:      break;
[e $U 2602  ]
"1222
[; ;gemsecs.c: 1222:     }
}
[e $U 2602  ]
[e :U 2603 ]
[e [\ -> *U + &U . . _V 39 0 * -> -> -> 5 `i `ui `ux -> -> # *U &U . . _V 39 0 `ui `ux `i , $ -> -> 73 `ui `i 2604
 2605 ]
[e :U 2602 ]
"1223
[; ;gemsecs.c: 1223:     break;
[e $U 2599  ]
"1224
[; ;gemsecs.c: 1224:    case 'E':
[e :U 2606 ]
"1225
[; ;gemsecs.c: 1225:     switch (V.response.ack[5]) {
[e $U 2608  ]
{
"1226
[; ;gemsecs.c: 1226:     case '2':
[e :U 2609 ]
"1227
[; ;gemsecs.c: 1227:     case '5':
[e :U 2610 ]
"1228
[; ;gemsecs.c: 1228:      equipment = GEM_E220;
[e = F17423 . `E16745 2 ]
"1229
[; ;gemsecs.c: 1229:      break;
[e $U 2607  ]
"1230
[; ;gemsecs.c: 1230:     default:
[e :U 2611 ]
"1231
[; ;gemsecs.c: 1231:      equipment = GEM_GENERIC;
[e = F17423 . `E16745 0 ]
"1232
[; ;gemsecs.c: 1232:      break;
[e $U 2607  ]
"1233
[; ;gemsecs.c: 1233:     }
}
[e $U 2607  ]
[e :U 2608 ]
[e [\ -> *U + &U . . _V 39 0 * -> -> -> 5 `i `ui `ux -> -> # *U &U . . _V 39 0 `ui `ux `i , $ -> -> 50 `ui `i 2609
 , $ -> -> 53 `ui `i 2610
 2611 ]
[e :U 2607 ]
"1234
[; ;gemsecs.c: 1234:     break;
[e $U 2599  ]
"1235
[; ;gemsecs.c: 1235:    default:
[e :U 2612 ]
"1236
[; ;gemsecs.c: 1236:     equipment = GEM_GENERIC;
[e = F17423 . `E16745 0 ]
"1237
[; ;gemsecs.c: 1237:     break;
[e $U 2599  ]
"1238
[; ;gemsecs.c: 1238:    }
}
[e $U 2599  ]
[e :U 2600 ]
[e [\ -> *U + &U . . _V 39 0 * -> -> -> 4 `i `ui `ux -> -> # *U &U . . _V 39 0 `ui `ux `i , $ -> -> 86 `ui `i 2601
 , $ -> -> 69 `ui `i 2606
 2612 ]
[e :U 2599 ]
"1239
[; ;gemsecs.c: 1239:    block = GEM_STATE_REMOTE;
[e = F17422 . `E16737 4 ]
"1240
[; ;gemsecs.c: 1240:    V.ticker = 0;
[e = . _V 44 -> -> 0 `i `uc ]
"1241
[; ;gemsecs.c: 1241:    break;
[e $U 2593  ]
"1242
[; ;gemsecs.c: 1242:   case 14:
[e :U 2613 ]
"1243
[; ;gemsecs.c: 1243:    block = GEM_STATE_COMM;
[e = F17422 . `E16737 1 ]
"1244
[; ;gemsecs.c: 1244:    V.ticker = 15;
[e = . _V 44 -> -> 15 `i `uc ]
"1245
[; ;gemsecs.c: 1245:    break;
[e $U 2593  ]
"1249
[; ;gemsecs.c: 1249:   case 16:
[e :U 2614 ]
"1250
[; ;gemsecs.c: 1250:    block = GEM_STATE_OFFLINE;
[e = F17422 . `E16737 2 ]
"1251
[; ;gemsecs.c: 1251:    V.ticker = 0;
[e = . _V 44 -> -> 0 `i `uc ]
"1252
[; ;gemsecs.c: 1252:    break;
[e $U 2593  ]
"1256
[; ;gemsecs.c: 1256:   case 18:
[e :U 2615 ]
"1257
[; ;gemsecs.c: 1257:    block = GEM_STATE_ONLINE;
[e = F17422 . `E16737 3 ]
"1258
[; ;gemsecs.c: 1258:    V.ticker = 0;
[e = . _V 44 -> -> 0 `i `uc ]
"1259
[; ;gemsecs.c: 1259:    break;
[e $U 2593  ]
"1260
[; ;gemsecs.c: 1260:   default:
[e :U 2616 ]
"1261
[; ;gemsecs.c: 1261:    if (block == GEM_STATE_DISABLE) {
[e $ ! == -> F17422 `ui -> . `E16737 0 `ui 2617  ]
{
"1262
[; ;gemsecs.c: 1262:     block = GEM_STATE_COMM;
[e = F17422 . `E16737 1 ]
"1263
[; ;gemsecs.c: 1263:     V.ticker = 15;
[e = . _V 44 -> -> 15 `i `uc ]
"1264
[; ;gemsecs.c: 1264:    }
}
[e :U 2617 ]
"1265
[; ;gemsecs.c: 1265:    break;
[e $U 2593  ]
"1266
[; ;gemsecs.c: 1266:   }
}
[e $U 2593  ]
[e :U 2594 ]
[e [\ -> _function `i , $ -> 2 `i 2595
 , $ -> 13 `i 2598
 , $ -> 14 `i 2613
 , $ -> 16 `i 2614
 , $ -> 18 `i 2615
 2616 ]
[e :U 2593 ]
"1267
[; ;gemsecs.c: 1267:   break;
[e $U 2590  ]
"1268
[; ;gemsecs.c: 1268:  case 5:
[e :U 2618 ]
"1269
[; ;gemsecs.c: 1269:   switch (function) {
[e $U 2620  ]
{
"1270
[; ;gemsecs.c: 1270:   default:
[e :U 2621 ]
"1271
[; ;gemsecs.c: 1271:    V.alarm = function;
[e = . _V 19 _function ]
"1272
[; ;gemsecs.c: 1272:    break;
[e $U 2619  ]
"1273
[; ;gemsecs.c: 1273:   }
}
[e $U 2619  ]
[e :U 2620 ]
[e [\ -> _function `i 2621 ]
[e :U 2619 ]
"1274
[; ;gemsecs.c: 1274:   break;
[e $U 2590  ]
"1275
[; ;gemsecs.c: 1275:  case 9:
[e :U 2622 ]
"1276
[; ;gemsecs.c: 1276:   switch (function) {
[e $U 2624  ]
{
"1277
[; ;gemsecs.c: 1277:   default:
[e :U 2625 ]
"1278
[; ;gemsecs.c: 1278:    V.alarm = function;
[e = . _V 19 _function ]
"1279
[; ;gemsecs.c: 1279:    if (V.ticker != 45)
[e $ ! != -> . _V 44 `i -> 45 `i 2626  ]
"1280
[; ;gemsecs.c: 1280:     V.ticker = 15;
[e = . _V 44 -> -> 15 `i `uc ]
[e :U 2626 ]
"1281
[; ;gemsecs.c: 1281:    break;
[e $U 2623  ]
"1282
[; ;gemsecs.c: 1282:   }
}
[e $U 2623  ]
[e :U 2624 ]
[e [\ -> _function `i 2625 ]
[e :U 2623 ]
"1283
[; ;gemsecs.c: 1283:   break;
[e $U 2590  ]
"1284
[; ;gemsecs.c: 1284:  default:
[e :U 2627 ]
"1285
[; ;gemsecs.c: 1285:   if (block == GEM_STATE_DISABLE) {
[e $ ! == -> F17422 `ui -> . `E16737 0 `ui 2628  ]
{
"1286
[; ;gemsecs.c: 1286:    block = GEM_STATE_COMM;
[e = F17422 . `E16737 1 ]
"1287
[; ;gemsecs.c: 1287:    V.ticker = 45;
[e = . _V 44 -> -> 45 `i `uc ]
"1288
[; ;gemsecs.c: 1288:   }
}
[e :U 2628 ]
"1289
[; ;gemsecs.c: 1289:   break;
[e $U 2590  ]
"1290
[; ;gemsecs.c: 1290:  }
}
[e $U 2590  ]
[e :U 2591 ]
[e [\ -> _stream `i , $ -> 1 `i 2592
 , $ -> 5 `i 2618
 , $ -> 9 `i 2622
 2627 ]
[e :U 2590 ]
"1292
[; ;gemsecs.c: 1292:  V.e_types = equipment;
[e = . _V 3 F17423 ]
"1293
[; ;gemsecs.c: 1293:  return(block);
[e ) F17422 ]
[e $UE 2589  ]
"1294
[; ;gemsecs.c: 1294: }
[e :UE 2589 ]
}
[p f _sprintf 8650880 ]
[a 2C 49 46 52 55 71 0 ]
[a 6C 83 97 118 101 100 32 83 37 100 70 37 100 32 32 32 32 32 32 0 ]
[a 4C 32 76 111 103 32 102 105 108 101 32 114 101 115 101 116 32 32 32 32 32 32 32 32 32 32 0 ]
[a 3C 32 84 101 114 109 105 110 97 108 32 32 32 32 32 32 32 32 32 32 0 ]
[a 5C 32 68 101 98 117 103 32 84 111 103 103 108 101 32 32 32 32 32 32 32 32 32 32 32 32 0 ]
[a 1C 82 37 100 32 37 100 44 32 84 37 100 32 37 100 32 67 37 100 32 32 70 71 66 64 77 67 72 80 32 37 115 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 0 ]
