Yebin Lee , Soontae Kim, DRAM energy reduction by prefetching-based memory traffic clustering, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI, May 02-04, 2011, Lausanne, Switzerland
Su Myat Min , Haris Javaid , Sri Parameswaran, XDRA: exploration and optimization of last-level cache for energy reduction in DDR DRAMs, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas
Chen Zhao , Kuizhi Mei , Nanning Zheng, Design of write merging and read prefetching buffer in DRAM controller for embedded processor, Microprocessors & Microsystems, v.38 n.5, p.451-457, July, 2014
Sparsh Mittal, A survey of architectural techniques for DRAM power management, International Journal of High Performance Systems Architecture, v.4 n.2, p.110-119, December 2012
