
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003263                       # Number of seconds simulated
sim_ticks                                  3263016660                       # Number of ticks simulated
final_tick                               574765939779                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 391529                       # Simulator instruction rate (inst/s)
host_op_rate                                   503841                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 297420                       # Simulator tick rate (ticks/s)
host_mem_usage                               16944056                       # Number of bytes of host memory used
host_seconds                                 10971.07                       # Real time elapsed on the host
sim_insts                                  4295493937                       # Number of instructions simulated
sim_ops                                    5527680712                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        93952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        30848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        30592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        41856                       # Number of bytes read from this memory
system.physmem.bytes_read::total               204544                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       164352                       # Number of bytes written to this memory
system.physmem.bytes_written::total            164352                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          734                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          241                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          239                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          327                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1598                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1284                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1284                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       549185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     28792988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       549185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9453829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       627640                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9375374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       509958                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12827394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                62685552                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       549185                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       549185                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       627640                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       509958                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2235968                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50368115                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50368115                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50368115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       549185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     28792988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       549185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9453829                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       627640                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9375374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       509958                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12827394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              113053667                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7824981                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2873806                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2510193                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185646                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1413036                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1373346                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207798                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5896                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3383174                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15980073                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2873806                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581144                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3290434                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         909012                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        352094                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668075                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74523                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7748046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.376785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.177014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4457612     57.53%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163630      2.11%     59.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298643      3.85%     63.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280780      3.62%     67.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456284      5.89%     73.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475881      6.14%     79.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114220      1.47%     80.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85645      1.11%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415351     18.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7748046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367260                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.042187                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3491444                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       340351                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3181650                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12973                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721618                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313739                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          723                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17883789                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721618                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3639721                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         102494                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40948                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3044475                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       198781                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17399798                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69192                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        78114                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23117282                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79212719                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79212719                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8204232                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2056                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           539695                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2667258                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582562                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9678                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       207212                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16449821                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2000                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13839603                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18497                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5028054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13785335                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples      7748046                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.786206                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841364                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2689293     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1439925     18.58%     53.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1259930     16.26%     69.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       774555     10.00%     79.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       804832     10.39%     89.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473464      6.11%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211290      2.73%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56291      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38466      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7748046                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54878     66.21%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17913     21.61%     87.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10089     12.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10861630     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109531      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2372984     17.15%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494458      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13839603                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.768644                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82880                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005989                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35528628                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21479929                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13378063                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13922483                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34179                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       782304                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143621                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721618                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          50429                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5151                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16451824                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19996                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2667258                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582562                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1000                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3166                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97632                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110421                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208053                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13574545                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2277929                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265057                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2760173                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048282                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482244                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.734770                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13393862                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13378063                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8220093                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20108115                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.709661                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408795                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5080121                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185939                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7026428                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618429                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.312549                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3230583     45.98%     45.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493697     21.26%     67.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833709     11.87%     79.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283758      4.04%     83.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272264      3.87%     87.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       114112      1.62%     88.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       299015      4.26%     92.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88637      1.26%     94.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410653      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7026428                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410653                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23067674                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33626058                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  76935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.782498                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.782498                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.277959                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.277959                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62764907                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17548978                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18403628                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7824981                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2905511                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2370017                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195334                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1217091                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1129863                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          311695                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8673                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2902756                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15961553                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2905511                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1441558                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3539979                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1036206                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        474903                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1432469                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        94411                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7756190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4216211     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          233715      3.01%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          434150      5.60%     62.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          435765      5.62%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          269545      3.48%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          216727      2.79%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          135324      1.74%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          125949      1.62%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1688804     21.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7756190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371312                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.039820                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3028192                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       469463                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3399123                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21179                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        838232                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       490292                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19134529                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        838232                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3249096                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          93252                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        75138                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3195196                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       305272                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18444554                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        127402                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        93221                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25922668                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86020086                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86020086                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15962654                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9959919                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3262                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1572                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           854614                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1704908                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       866867                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11196                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       259636                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17378785                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3144                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13821847                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27505                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5909326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18068532                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      7756190                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.782041                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898584                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2654706     34.23%     34.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1697624     21.89%     56.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1096731     14.14%     70.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       731810      9.44%     79.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       774842      9.99%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       368954      4.76%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       297227      3.83%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66537      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        67759      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7756190                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86175     72.53%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16169     13.61%     86.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16461     13.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11561335     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       185521      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1571      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1336429      9.67%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       736991      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13821847                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766375                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             118805                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008595                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35546193                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23291286                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13501678                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13940652                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        43695                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       664483                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          146                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       207801                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        838232                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          48117                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8384                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17381936                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        34973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1704908                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       866867                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1572                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6598                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       121785                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       108844                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230629                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13635344                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1274489                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       186502                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1993181                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1932720                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            718692                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.742540                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13506179                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13501678                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8601531                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24684111                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.725458                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348464                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9296344                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11446157                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5935769                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3144                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       197433                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6917958                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.654557                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150199                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2620335     37.88%     37.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1941662     28.07%     65.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       807986     11.68%     77.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       401515      5.80%     83.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       399209      5.77%     89.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       160849      2.33%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       160876      2.33%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86567      1.25%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       338959      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6917958                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9296344                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11446157                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1699485                       # Number of memory references committed
system.switch_cpus1.commit.loads              1040419                       # Number of loads committed
system.switch_cpus1.commit.membars               1572                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1652001                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10312149                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       236033                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       338959                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23960925                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35602747                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2997                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  68791                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9296344                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11446157                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9296344                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841727                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841727                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188034                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188034                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61247023                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18763577                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17585539                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3144                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 7824981                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2959318                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2416411                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       198515                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1229913                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1163306                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          303934                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8740                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3058342                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16064256                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2959318                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1467240                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3479764                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1032790                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        425947                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1488909                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        76843                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7796716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.546851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.341578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4316952     55.37%     55.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          283570      3.64%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          429134      5.50%     64.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          295263      3.79%     68.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          208207      2.67%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          201808      2.59%     73.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          122193      1.57%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          262294      3.36%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1677295     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7796716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.378189                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.052945                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3146858                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       447199                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3321693                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48507                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        832446                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       496432                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19225336                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        832446                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3324467                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          47560                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       144463                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3189101                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       258668                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18646285                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        107963                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        88094                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26164611                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     86775298                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     86775298                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16065870                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10098736                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3337                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1601                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           772003                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1707739                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       871519                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10460                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       213187                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17368718                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3197                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13862406                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27737                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5810416                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17767531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7796716                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777980                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.920574                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2781171     35.67%     35.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1579398     20.26%     55.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1101834     14.13%     70.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       747111      9.58%     79.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       765530      9.82%     89.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       362280      4.65%     94.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       324252      4.16%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62145      0.80%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        72995      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7796716                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          75064     70.62%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14971     14.08%     84.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16262     15.30%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11594198     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       174929      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1596      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1361296      9.82%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       730387      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13862406                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.771558                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             106297                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007668                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     35655562                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23182368                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13476345                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13968703                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        43605                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       663779                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          616                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       207551                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        832446                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          25087                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4639                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17371917                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62541                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1707739                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       871519                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1601                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3890                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       119874                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       108932                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       228806                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13605837                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1272451                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       256569                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1984474                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1933793                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            712023                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738769                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13482390                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13476345                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8725927                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24788839                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.722221                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352010                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9340893                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11514031                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5857914                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3192                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       199914                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      6964270                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.653300                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.177498                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2653637     38.10%     38.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2000907     28.73%     66.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       757351     10.87%     77.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       423783      6.09%     83.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       354149      5.09%     88.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       159196      2.29%     91.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       151479      2.18%     93.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       104521      1.50%     94.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       359247      5.16%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      6964270                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9340893                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11514031                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1707928                       # Number of memory references committed
system.switch_cpus2.commit.loads              1043960                       # Number of loads committed
system.switch_cpus2.commit.membars               1596                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1670475                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10365690                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       238155                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       359247                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            23976968                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35576898                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1679                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  28265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9340893                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11514031                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9340893                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.837712                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.837712                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.193727                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.193727                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61106044                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18745884                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17680773                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3192                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 7824981                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2882903                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2346355                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       193659                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1227842                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1131833                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          295423                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8571                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3181454                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15744691                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2882903                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1427256                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3305718                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         992597                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        463200                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1555123                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        77986                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7746060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.504009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.304915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4440342     57.32%     57.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          178819      2.31%     59.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          231373      2.99%     62.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          348713      4.50%     67.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          339154      4.38%     71.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          258643      3.34%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          151953      1.96%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          229552      2.96%     79.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1567511     20.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7746060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.368423                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.012106                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3286775                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       453329                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3185370                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25100                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        795484                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       487680                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          221                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      18831658                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1196                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        795484                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3462523                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          93568                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       105317                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3030610                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       258556                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18277529                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           46                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        110940                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        81857                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     25470377                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     85108736                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     85108736                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15786426                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9683923                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3851                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2169                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           737821                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1695752                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       895376                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17584                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       311170                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16979375                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3663                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13654432                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25789                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5549891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     16894391                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          579                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7746060                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.762758                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896663                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2670747     34.48%     34.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1709905     22.07%     56.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1109157     14.32%     70.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       750561      9.69%     80.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       702579      9.07%     89.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       374934      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       276578      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        82716      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68883      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7746060                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          66903     69.37%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13731     14.24%     83.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15811     16.39%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11363529     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       192843      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1542      0.01%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1348418      9.88%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       748100      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13654432                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.744980                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              96446                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007063                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35177158                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22533009                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13268479                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13750878                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46757                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       654026                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          225                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227726                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           28                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        795484                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          54101                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9022                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16983038                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       116447                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1695752                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       895376                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2121                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6870                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           84                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117553                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109806                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       227359                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13390942                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1268714                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       263489                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2000455                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1875679                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            731741                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.711307                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13272157                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13268479                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8522803                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23929396                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.695656                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356165                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9245447                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11363247                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5619811                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3084                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       196618                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      6950576                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.634864                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.152609                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2661185     38.29%     38.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2007989     28.89%     67.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       737026     10.60%     77.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       422606      6.08%     83.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       353068      5.08%     88.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       177242      2.55%     91.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       171450      2.47%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        73874      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       346136      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      6950576                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9245447                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11363247                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1709376                       # Number of memory references committed
system.switch_cpus3.commit.loads              1041726                       # Number of loads committed
system.switch_cpus3.commit.membars               1542                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1629885                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10242336                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       231884                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       346136                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            23587498                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           34762057                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2937                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  78921                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9245447                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11363247                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9245447                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.846360                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.846360                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.181530                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.181530                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60256078                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18328574                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17390979                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3084                       # number of misc regfile writes
system.l2.replacements                           1598                       # number of replacements
system.l2.tagsinuse                      131071.932224                       # Cycle average of tags in use
system.l2.total_refs                          1598581                       # Total number of references to valid blocks.
system.l2.sampled_refs                         132670                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.049303                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         41940.372731                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.913827                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    388.800998                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.958069                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    120.608411                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.721982                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    114.808185                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.969430                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    170.261943                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst            101.924350                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          24902.532073                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          19565.251532                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          17671.850635                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          26037.958058                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.319980                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002966                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.000920                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000120                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.000876                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001299                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000778                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.189991                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.149271                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.134826                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.198654                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4299                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3439                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2856                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4482                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   15077                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6103                       # number of Writeback hits
system.l2.Writeback_hits::total                  6103                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4299                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3439                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2856                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4482                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15077                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4299                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3439                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2856                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4482                       # number of overall hits
system.l2.overall_hits::total                   15077                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          734                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          241                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          239                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          327                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1598                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          734                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          241                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          239                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          327                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1598                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          734                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          241                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          239                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          327                       # number of overall misses
system.l2.overall_misses::total                  1598                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       810752                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     45213392                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       772378                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     15575347                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       803035                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     15834909                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       850052                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     19254807                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        99114672                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       810752                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     45213392                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       772378                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     15575347                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       803035                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     15834909                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       850052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     19254807                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         99114672                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       810752                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     45213392                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       772378                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     15575347                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       803035                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     15834909                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       850052                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     19254807                       # number of overall miss cycles
system.l2.overall_miss_latency::total        99114672                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5033                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3680                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3095                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4809                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               16675                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6103                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6103                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5033                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3680                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3095                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4809                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16675                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5033                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3680                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3095                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4809                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16675                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.145837                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.065489                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.077221                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.067998                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.095832                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.145837                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.065489                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.077221                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.067998                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095832                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.145837                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.065489                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.077221                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.067998                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095832                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 57910.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61598.626703                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 55169.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64627.995851                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 50189.687500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 66254.849372                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 65388.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 58883.201835                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62024.200250                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 57910.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61598.626703                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 55169.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64627.995851                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 50189.687500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 66254.849372                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 65388.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 58883.201835                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62024.200250                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 57910.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61598.626703                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 55169.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64627.995851                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 50189.687500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 66254.849372                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 65388.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 58883.201835                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62024.200250                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1284                       # number of writebacks
system.l2.writebacks::total                      1284                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          734                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          241                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          239                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          327                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1598                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1598                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1598                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       727652                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     40952616                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       692168                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     14193523                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       708443                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     14447351                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       774365                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     17354449                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     89850567                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       727652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     40952616                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       692168                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     14193523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       708443                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     14447351                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       774365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     17354449                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     89850567                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       727652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     40952616                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       692168                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     14193523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       708443                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     14447351                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       774365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     17354449                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     89850567                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.145837                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.065489                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.077221                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.067998                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.095832                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.145837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.065489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.077221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.067998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.095832                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.145837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.065489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.077221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.067998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.095832                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51975.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55793.754768                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49440.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58894.286307                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44277.687500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 60449.167364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 59566.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 53071.709480                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56226.887985                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 51975.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55793.754768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 49440.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58894.286307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 44277.687500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 60449.167364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 59566.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 53071.709480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56226.887985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 51975.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55793.754768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 49440.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58894.286307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 44277.687500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 60449.167364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 59566.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 53071.709480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56226.887985                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.910436                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700174                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848155.302583                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.910436                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023895                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868446                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668060                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668060                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668060                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668060                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668060                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668060                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       897279                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       897279                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       897279                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       897279                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       897279                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       897279                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668075                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668075                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668075                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668075                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668075                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668075                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000009                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000009                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 59818.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59818.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 59818.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59818.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 59818.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59818.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       844909                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       844909                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       844909                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       844909                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       844909                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       844909                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56327.266667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56327.266667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 56327.266667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56327.266667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 56327.266667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56327.266667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5033                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936608                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5289                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42340.065797                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.871159                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.128841                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.776840                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.223160                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068252                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068252                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505192                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505192                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505192                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505192                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        13553                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        13553                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13553                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13553                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13553                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13553                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    462979307                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    462979307                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    462979307                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    462979307                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    462979307                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    462979307                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2081805                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2081805                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2518745                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2518745                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2518745                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2518745                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006510                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006510                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005381                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005381                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005381                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005381                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34160.651295                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34160.651295                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34160.651295                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34160.651295                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34160.651295                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34160.651295                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1913                       # number of writebacks
system.cpu0.dcache.writebacks::total             1913                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8520                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8520                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8520                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8520                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8520                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8520                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5033                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5033                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5033                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5033                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5033                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5033                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     79183513                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     79183513                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     79183513                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     79183513                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     79183513                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     79183513                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002418                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002418                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001998                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001998                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001998                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001998                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15732.865686                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15732.865686                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15732.865686                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15732.865686                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15732.865686                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15732.865686                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.958044                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086072137                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2345728.157667                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.958044                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022369                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741920                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1432453                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1432453                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1432453                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1432453                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1432453                       # number of overall hits
system.cpu1.icache.overall_hits::total        1432453                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1005617                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1005617                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1005617                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1005617                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1005617                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1005617                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1432469                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1432469                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1432469                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1432469                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1432469                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1432469                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 62851.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62851.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 62851.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62851.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 62851.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62851.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       789324                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       789324                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       789324                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       789324                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       789324                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       789324                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56380.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56380.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 56380.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56380.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 56380.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56380.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3680                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166187254                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3936                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              42222.371443                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   218.916614                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    37.083386                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.855143                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.144857                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       971696                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         971696                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       655972                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        655972                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1572                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1572                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1572                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1572                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1627668                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1627668                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1627668                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1627668                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9676                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9676                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9676                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9676                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9676                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9676                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    275655620                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    275655620                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    275655620                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    275655620                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    275655620                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    275655620                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       981372                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       981372                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       655972                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       655972                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1572                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1572                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1637344                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1637344                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1637344                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1637344                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009860                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009860                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005910                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005910                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005910                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005910                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28488.592394                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28488.592394                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28488.592394                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28488.592394                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28488.592394                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28488.592394                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          929                       # number of writebacks
system.cpu1.dcache.writebacks::total              929                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5996                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5996                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         5996                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5996                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         5996                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5996                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3680                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3680                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3680                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3680                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     41507873                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     41507873                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     41507873                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     41507873                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     41507873                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     41507873                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003750                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003750                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002248                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002248                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002248                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002248                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11279.313315                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11279.313315                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11279.313315                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11279.313315                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11279.313315                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11279.313315                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.721953                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089430177                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2358073.976190                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.721953                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025195                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.739939                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1488890                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1488890                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1488890                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1488890                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1488890                       # number of overall hits
system.cpu2.icache.overall_hits::total        1488890                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1018583                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1018583                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1018583                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1018583                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1018583                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1018583                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1488909                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1488909                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1488909                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1488909                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1488909                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1488909                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 53609.631579                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 53609.631579                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 53609.631579                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 53609.631579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 53609.631579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 53609.631579                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       831474                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       831474                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       831474                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       831474                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       831474                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       831474                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51967.125000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51967.125000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 51967.125000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51967.125000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 51967.125000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51967.125000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3095                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161218028                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3351                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              48110.423157                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.558607                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.441393                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.830307                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.169693                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       968387                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         968387                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       660776                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        660776                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1600                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1600                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1596                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1596                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1629163                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1629163                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1629163                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1629163                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6357                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6357                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6357                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6357                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6357                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6357                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    160126166                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    160126166                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    160126166                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    160126166                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    160126166                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    160126166                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       974744                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       974744                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       660776                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       660776                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1596                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1596                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1635520                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1635520                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1635520                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1635520                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006522                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006522                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003887                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003887                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003887                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003887                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 25188.951707                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 25188.951707                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 25188.951707                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25188.951707                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 25188.951707                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 25188.951707                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          852                       # number of writebacks
system.cpu2.dcache.writebacks::total              852                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3262                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3262                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3262                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3262                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3262                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3262                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3095                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3095                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3095                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3095                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3095                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3095                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     41750429                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     41750429                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     41750429                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     41750429                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     41750429                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     41750429                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001892                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001892                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001892                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001892                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13489.637803                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13489.637803                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13489.637803                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13489.637803                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13489.637803                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13489.637803                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.969406                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086608300                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190742.540323                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.969406                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020784                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1555105                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1555105                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1555105                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1555105                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1555105                       # number of overall hits
system.cpu3.icache.overall_hits::total        1555105                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1075687                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1075687                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1075687                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1075687                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1075687                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1075687                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1555123                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1555123                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1555123                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1555123                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1555123                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1555123                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59760.388889                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59760.388889                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59760.388889                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59760.388889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59760.388889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59760.388889                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       864392                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       864392                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       864392                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       864392                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       864392                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       864392                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 66491.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 66491.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 66491.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 66491.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 66491.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 66491.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4809                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170713518                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5065                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33704.544521                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.328805                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.671195                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884097                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115903                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       964996                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         964996                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       664181                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        664181                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1620                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1620                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1542                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1542                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1629177                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1629177                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1629177                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1629177                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12260                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12260                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          299                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          299                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12559                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12559                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12559                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12559                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    323033403                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    323033403                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     16900752                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     16900752                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    339934155                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    339934155                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    339934155                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    339934155                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       977256                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       977256                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       664480                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       664480                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1542                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1542                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1641736                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1641736                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1641736                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1641736                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012545                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012545                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000450                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000450                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007650                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007650                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007650                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007650                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 26348.564682                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26348.564682                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 56524.254181                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 56524.254181                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 27066.976272                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27066.976272                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 27066.976272                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27066.976272                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       105177                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        35059                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2409                       # number of writebacks
system.cpu3.dcache.writebacks::total             2409                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7451                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7451                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          299                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          299                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7750                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7750                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7750                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7750                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4809                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4809                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4809                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4809                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4809                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4809                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     59484203                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     59484203                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     59484203                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     59484203                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     59484203                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     59484203                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004921                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004921                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002929                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002929                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002929                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002929                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 12369.349761                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12369.349761                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 12369.349761                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12369.349761                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 12369.349761                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12369.349761                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
