#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Dec  3 13:47:20 2021
# Process ID: 7176
# Current directory: C:/Users/micha/OneDrive/Documents/GitHub/EGRE_365_Final_Project/final_project.runs/synth_1
# Command line: vivado.exe -log spi_fsm_toplevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source spi_fsm_toplevel.tcl
# Log file: C:/Users/micha/OneDrive/Documents/GitHub/EGRE_365_Final_Project/final_project.runs/synth_1/spi_fsm_toplevel.vds
# Journal file: C:/Users/micha/OneDrive/Documents/GitHub/EGRE_365_Final_Project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source spi_fsm_toplevel.tcl -notrace
Command: synth_design -top spi_fsm_toplevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2348
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1016.301 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'spi_fsm_toplevel' [C:/Users/micha/OneDrive/Documents/GitHub/EGRE_365_Final_Project/final_project.srcs/sources_1/new/spi_fsm_toplevel_skeleton.vhd:28]
INFO: [Synth 8-638] synthesizing module 'spi_controller' [C:/Users/micha/OneDrive/Documents/GitHub/EGRE_365_Final_Project/final_project.srcs/sources_1/imports/lab8_2019/spi_controller.vhd:73]
	Parameter N bound to: 16 - type: integer 
	Parameter CLK_DIV bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_controller' (1#1) [C:/Users/micha/OneDrive/Documents/GitHub/EGRE_365_Final_Project/final_project.srcs/sources_1/imports/lab8_2019/spi_controller.vhd:73]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/micha/OneDrive/Documents/GitHub/EGRE_365_Final_Project/final_project.srcs/sources_1/imports/new/FSM.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'FSM' (2#1) [C:/Users/micha/OneDrive/Documents/GitHub/EGRE_365_Final_Project/final_project.srcs/sources_1/imports/new/FSM.vhd:20]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/micha/OneDrive/Documents/GitHub/EGRE_365_Final_Project/final_project.srcs/sources_1/imports/lab6_assignment_sources/clock_divider.vhd:29]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (3#1) [C:/Users/micha/OneDrive/Documents/GitHub/EGRE_365_Final_Project/final_project.srcs/sources_1/imports/lab6_assignment_sources/clock_divider.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'spi_fsm_toplevel' (4#1) [C:/Users/micha/OneDrive/Documents/GitHub/EGRE_365_Final_Project/final_project.srcs/sources_1/new/spi_fsm_toplevel_skeleton.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.301 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.301 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.301 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1016.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/micha/OneDrive/Documents/GitHub/EGRE_365_Final_Project/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/micha/OneDrive/Documents/GitHub/EGRE_365_Final_Project/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/micha/OneDrive/Documents/GitHub/EGRE_365_Final_Project/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_fsm_toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_fsm_toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1059.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1059.609 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1059.609 ; gain = 43.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1059.609 ; gain = 43.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1059.609 ; gain = 43.309
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_st_present_reg' in module 'spi_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                st_tx_rx |                               01 |                               01
                  st_end |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_st_present_reg' using encoding 'sequential' in module 'spi_controller'
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/micha/OneDrive/Documents/GitHub/EGRE_365_Final_Project/final_project.srcs/sources_1/imports/new/FSM.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'count_reset_reg' [C:/Users/micha/OneDrive/Documents/GitHub/EGRE_365_Final_Project/final_project.srcs/sources_1/imports/new/FSM.vhd:108]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1059.609 ; gain = 43.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 7     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 18    
	   3 Input    5 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 12    
	  26 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
	  36 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.609 ; gain = 43.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1059.609 ; gain = 43.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1064.574 ; gain = 48.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.414 ; gain = 58.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1074.414 ; gain = 58.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1074.414 ; gain = 58.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1074.414 ; gain = 58.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1074.414 ; gain = 58.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1074.414 ; gain = 58.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1074.414 ; gain = 58.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     4|
|4     |LUT2   |    18|
|5     |LUT3   |    25|
|6     |LUT4   |    31|
|7     |LUT5   |     7|
|8     |LUT6   |    23|
|9     |FDCE   |    57|
|10    |FDPE   |     8|
|11    |FDRE   |    51|
|12    |LDC    |     6|
|13    |LDP    |     1|
|14    |IBUF   |     3|
|15    |OBUF   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1074.414 ; gain = 58.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1074.414 ; gain = 14.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1074.414 ; gain = 58.113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1076.063 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1084.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LDC => LDCE: 6 instances
  LDP => LDPE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1084.266 ; gain = 67.965
INFO: [Common 17-1381] The checkpoint 'C:/Users/micha/OneDrive/Documents/GitHub/EGRE_365_Final_Project/final_project.runs/synth_1/spi_fsm_toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spi_fsm_toplevel_utilization_synth.rpt -pb spi_fsm_toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  3 13:47:51 2021...
