(S (NP (NP (DT An) (JJ all-digital) (NN comparator)) (PP (IN with) (NP (JJ full) (NN input) (NN range)))) (VP (VBZ is) (VP (VBN presented))) (. .))
(S (NP (PRP It)) (VP (VBZ outperforms) (NP (DT the) (JJ nowaday) (JJ all-digital) (NNS comparators)) (PP (IN with) (NP (PRP$ its) (JJ large) (JJ rail-to-rail) (NN input) (NN range)))) (. .))
(S (NP (DT This)) (VP (VBZ is) (VP (VBN achieved) (PP (IN by) (NP (NP (DT the) (VBN proposed) (NNP Yin-yang) (NN balance) (NN mechanism)) (PP (IN between) (NP (NP (DT the) (CD two) (JJ logic) (NNS gates)) (: :) (NP (NP (NNP NAND3)) (CC and) (NP (NP (NNP OAI)) (PRN (-LRB- -LRB-) (NP (NNP Or-And-Invert)) (-RRB- -RRB-)))))))))) (. .))
(S (NP (NP (DT The) (JJ important) (NN design) (NNS considerations)) (SBAR (S (VP (TO to) (VP (VB achieve) (NP (DT this) (NN balance))))))) (VP (VBP are) (VP (VBN presented) (, ,) (PP (JJ such) (IN as) (NP (NP (DT the) (NN driving) (NN strength) (NN manipulation)) (CC and) (NP (NP (DT the) (NN use)) (PP (IN of) (NP (NN pre-distortion) (NN technique)))))))) (. .))
(S (S (VP (VBN Constructed) (PP (ADVP (RB only)) (IN by) (NP (ADJP (RB commercially) (JJ available)) (JJ digital) (NN standard) (NNS cells))))) (, ,) (NP (NP (DT the) (NN layout)) (PP (IN of) (NP (DT the) (VBN proposed) (NN comparator)))) (VP (VBZ is) (VP (VBN generated) (ADVP (RB automatically)) (PP (IN by) (NP (JJ standard) (JJ digital) (NNP Place) (CC &) (NNP Route) (NN routine))) (PP (IN within) (NP (JJ several) (NNS minutes))))) (. .))
(S (S (NP (NP (DT The) (NNP Verilog) (NN code)) (PP (IN for) (NP (DT the) (VBN proposed) (NN circuit)))) (VP (VBZ is) (VP (VBN given)))) (, ,) (CC and) (S (NP (DT the) (NN circuit)) (VP (VBZ is) (VP (ADVP (RB successfully)) (VBN implemented) (PP (IN in) (NP (CD 130nm) (NNP CMOS) (NN technology))) (PP (IN with) (NP (NP (DT the) (NN power) (NN consumption)) (PP (IN of) (NP (CD 0.176mW))))) (PP (IN at) (NP (NP (DT the) (NN clock)) (PP (IN of) (NP (CD 330MHz)))))))) (. .))
