{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 09:57:47 2020 " "Info: Processing started: Mon Jun 22 09:57:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3_1 -c lab3_1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3_1 -c lab3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\] " "Info: Detected ripple clock \"freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:m2\|lpm_counter:divider_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] " "Info: Detected ripple clock \"freq_div:m2\|lpm_counter:divider_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:m2\|lpm_counter:divider_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] register clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 72.46 MHz 13.8 ns Internal " "Info: Clock \"clk\" has Internal fmax of 72.46 MHz between source register \"clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" and destination register \"clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" (period= 13.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.700 ns + Longest register register " "Info: + Longest register to register delay is 11.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC4_A36 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_A36; Fanout = 5; REG Node = 'clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.300 ns) 2.500 ns clock:m3\|count_00_59_bcd:m7\|LessThan0~0 2 COMB LC1_A36 1 " "Info: 2: + IC(0.200 ns) + CELL(2.300 ns) = 2.500 ns; Loc. = LC1_A36; Fanout = 1; COMB Node = 'clock:m3\|count_00_59_bcd:m7\|LessThan0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] clock:m3|count_00_59_bcd:m7|LessThan0~0 } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.300 ns) 6.300 ns clock:m3\|count_00_59_bcd:m7\|LessThan0~1 3 COMB LC8_A35 3 " "Info: 3: + IC(1.500 ns) + CELL(2.300 ns) = 6.300 ns; Loc. = LC8_A35; Fanout = 3; COMB Node = 'clock:m3\|count_00_59_bcd:m7\|LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { clock:m3|count_00_59_bcd:m7|LessThan0~0 clock:m3|count_00_59_bcd:m7|LessThan0~1 } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.200 ns) 10.100 ns clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~1 4 COMB LC3_A36 4 " "Info: 4: + IC(1.600 ns) + CELL(2.200 ns) = 10.100 ns; Loc. = LC3_A36; Fanout = 4; COMB Node = 'clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { clock:m3|count_00_59_bcd:m7|LessThan0~1 clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~1 } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.400 ns) 11.700 ns clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 5 REG LC4_A36 5 " "Info: 5: + IC(0.200 ns) + CELL(1.400 ns) = 11.700 ns; Loc. = LC4_A36; Fanout = 5; REG Node = 'clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~1 clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.200 ns ( 70.09 % ) " "Info: Total cell delay = 8.200 ns ( 70.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 29.91 % ) " "Info: Total interconnect delay = 3.500 ns ( 29.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] clock:m3|count_00_59_bcd:m7|LessThan0~0 clock:m3|count_00_59_bcd:m7|LessThan0~1 clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~1 clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} clock:m3|count_00_59_bcd:m7|LessThan0~0 {} clock:m3|count_00_59_bcd:m7|LessThan0~1 {} clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~1 {} clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.200ns 1.500ns 1.600ns 0.200ns } { 0.000ns 2.300ns 2.300ns 2.200ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.700 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 9.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 28 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\] 2 REG LC1_B10 28 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_B10; Fanout = 28; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.400 ns) + CELL(0.000 ns) 9.700 ns clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 3 REG LC4_A36 5 " "Info: 3: + IC(5.400 ns) + CELL(0.000 ns) = 9.700 ns; Loc. = LC4_A36; Fanout = 5; REG Node = 'clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 21.65 % ) " "Info: Total cell delay = 2.100 ns ( 21.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.600 ns ( 78.35 % ) " "Info: Total interconnect delay = 7.600 ns ( 78.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns 5.400ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.700 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 28 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\] 2 REG LC1_B10 28 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_B10; Fanout = 28; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.400 ns) + CELL(0.000 ns) 9.700 ns clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 3 REG LC4_A36 5 " "Info: 3: + IC(5.400 ns) + CELL(0.000 ns) = 9.700 ns; Loc. = LC4_A36; Fanout = 5; REG Node = 'clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 21.65 % ) " "Info: Total cell delay = 2.100 ns ( 21.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.600 ns ( 78.35 % ) " "Info: Total interconnect delay = 7.600 ns ( 78.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns 5.400ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns 5.400ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns 5.400ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] clock:m3|count_00_59_bcd:m7|LessThan0~0 clock:m3|count_00_59_bcd:m7|LessThan0~1 clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~1 clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} clock:m3|count_00_59_bcd:m7|LessThan0~0 {} clock:m3|count_00_59_bcd:m7|LessThan0~1 {} clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~1 {} clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.200ns 1.500ns 1.600ns 0.200ns } { 0.000ns 2.300ns 2.300ns 2.200ns 1.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns 5.400ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns 5.400ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] enable clk 5.700 ns register " "Info: tsu for register \"clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" (data pin = \"enable\", clock pin = \"clk\") is 5.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.000 ns + Longest pin register " "Info: + Longest pin to register delay is 14.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns enable 1 PIN PIN_47 15 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 15; PIN Node = 'enable'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(2.200 ns) 12.300 ns clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~0 2 COMB LC2_A19 7 " "Info: 2: + IC(4.200 ns) + CELL(2.200 ns) = 12.300 ns; Loc. = LC2_A19; Fanout = 7; COMB Node = 'clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { enable clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~0 } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.500 ns) 14.000 ns clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 3 REG LC4_A19 5 " "Info: 3: + IC(0.200 ns) + CELL(1.500 ns) = 14.000 ns; Loc. = LC4_A19; Fanout = 5; REG Node = 'clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~0 clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.600 ns ( 68.57 % ) " "Info: Total cell delay = 9.600 ns ( 68.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 31.43 % ) " "Info: Total interconnect delay = 4.400 ns ( 31.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { enable clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~0 clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { enable {} enable~out {} clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~0 {} clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.200ns 0.200ns } { 0.000ns 5.900ns 2.200ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.700 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 9.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 28 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\] 2 REG LC1_B10 28 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_B10; Fanout = 28; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.400 ns) + CELL(0.000 ns) 9.700 ns clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 3 REG LC4_A19 5 " "Info: 3: + IC(5.400 ns) + CELL(0.000 ns) = 9.700 ns; Loc. = LC4_A19; Fanout = 5; REG Node = 'clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 21.65 % ) " "Info: Total cell delay = 2.100 ns ( 21.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.600 ns ( 78.35 % ) " "Info: Total interconnect delay = 7.600 ns ( 78.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns 5.400ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { enable clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~0 clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { enable {} enable~out {} clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~0 {} clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.200ns 0.200ns } { 0.000ns 5.900ns 2.200ns 1.500ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns 5.400ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg7_out\[5\] clock:m3\|count_00_23_bcd:m6\|lpm_counter:count0reg_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 36.700 ns register " "Info: tco from clock \"clk\" to destination pin \"seg7_out\[5\]\" through register \"clock:m3\|count_00_23_bcd:m6\|lpm_counter:count0reg_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" is 36.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.700 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 28 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\] 2 REG LC1_B10 28 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_B10; Fanout = 28; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.400 ns) + CELL(0.000 ns) 9.700 ns clock:m3\|count_00_23_bcd:m6\|lpm_counter:count0reg_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 3 REG LC4_F31 6 " "Info: 3: + IC(5.400 ns) + CELL(0.000 ns) = 9.700 ns; Loc. = LC4_F31; Fanout = 6; REG Node = 'clock:m3\|count_00_23_bcd:m6\|lpm_counter:count0reg_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 21.65 % ) " "Info: Total cell delay = 2.100 ns ( 21.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.600 ns ( 78.35 % ) " "Info: Total interconnect delay = 7.600 ns ( 78.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns 5.400ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.300 ns + Longest register pin " "Info: + Longest register to pin delay is 26.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock:m3\|count_00_23_bcd:m6\|lpm_counter:count0reg_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC4_F31 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_F31; Fanout = 6; REG Node = 'clock:m3\|count_00_23_bcd:m6\|lpm_counter:count0reg_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(2.200 ns) 5.800 ns count_out\[0\]~22 2 COMB LC5_A30 1 " "Info: 2: + IC(3.600 ns) + CELL(2.200 ns) = 5.800 ns; Loc. = LC5_A30; Fanout = 1; COMB Node = 'count_out\[0\]~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] count_out[0]~22 } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 8.200 ns count_out\[0\]~23 3 COMB LC6_A30 1 " "Info: 3: + IC(0.200 ns) + CELL(2.200 ns) = 8.200 ns; Loc. = LC6_A30; Fanout = 1; COMB Node = 'count_out\[0\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { count_out[0]~22 count_out[0]~23 } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 10.600 ns count_out\[0\]~24 4 COMB LC4_A30 7 " "Info: 4: + IC(0.200 ns) + CELL(2.200 ns) = 10.600 ns; Loc. = LC4_A30; Fanout = 7; COMB Node = 'count_out\[0\]~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { count_out[0]~23 count_out[0]~24 } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.300 ns) 16.800 ns bcd_to_seg7_1:m4\|WideOr1~0 5 COMB LC1_F19 1 " "Info: 5: + IC(3.900 ns) + CELL(2.300 ns) = 16.800 ns; Loc. = LC1_F19; Fanout = 1; COMB Node = 'bcd_to_seg7_1:m4\|WideOr1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { count_out[0]~24 bcd_to_seg7_1:m4|WideOr1~0 } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(6.300 ns) 26.300 ns seg7_out\[5\] 6 PIN PIN_26 0 " "Info: 6: + IC(3.200 ns) + CELL(6.300 ns) = 26.300 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'seg7_out\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { bcd_to_seg7_1:m4|WideOr1~0 seg7_out[5] } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.200 ns ( 57.79 % ) " "Info: Total cell delay = 15.200 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.100 ns ( 42.21 % ) " "Info: Total interconnect delay = 11.100 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.300 ns" { clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] count_out[0]~22 count_out[0]~23 count_out[0]~24 bcd_to_seg7_1:m4|WideOr1~0 seg7_out[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.300 ns" { clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] {} count_out[0]~22 {} count_out[0]~23 {} count_out[0]~24 {} bcd_to_seg7_1:m4|WideOr1~0 {} seg7_out[5] {} } { 0.000ns 3.600ns 0.200ns 0.200ns 3.900ns 3.200ns } { 0.000ns 2.200ns 2.200ns 2.200ns 2.300ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns 5.400ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.300 ns" { clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] count_out[0]~22 count_out[0]~23 count_out[0]~24 bcd_to_seg7_1:m4|WideOr1~0 seg7_out[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.300 ns" { clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] {} count_out[0]~22 {} count_out[0]~23 {} count_out[0]~24 {} bcd_to_seg7_1:m4|WideOr1~0 {} seg7_out[5] {} } { 0.000ns 3.600ns 0.200ns 0.200ns 3.900ns 3.200ns } { 0.000ns 2.200ns 2.200ns 2.200ns 2.300ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "clock:m3\|count_00_59_bcd:m8\|lpm_counter:count0reg_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] enable clk -0.200 ns register " "Info: th for register \"clock:m3\|count_00_59_bcd:m8\|lpm_counter:count0reg_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" (data pin = \"enable\", clock pin = \"clk\") is -0.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.700 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 28 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\] 2 REG LC1_B10 28 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_B10; Fanout = 28; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.400 ns) + CELL(0.000 ns) 9.700 ns clock:m3\|count_00_59_bcd:m8\|lpm_counter:count0reg_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 3 REG LC5_A20 5 " "Info: 3: + IC(5.400 ns) + CELL(0.000 ns) = 9.700 ns; Loc. = LC5_A20; Fanout = 5; REG Node = 'clock:m3\|count_00_59_bcd:m8\|lpm_counter:count0reg_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 21.65 % ) " "Info: Total cell delay = 2.100 ns ( 21.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.600 ns ( 78.35 % ) " "Info: Total interconnect delay = 7.600 ns ( 78.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns 5.400ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns enable 1 PIN PIN_47 15 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 15; PIN Node = 'enable'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.500 ns) 11.600 ns clock:m3\|count_00_59_bcd:m8\|lpm_counter:count0reg_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC5_A20 5 " "Info: 2: + IC(4.200 ns) + CELL(1.500 ns) = 11.600 ns; Loc. = LC5_A20; Fanout = 5; REG Node = 'clock:m3\|count_00_59_bcd:m8\|lpm_counter:count0reg_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { enable clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.400 ns ( 63.79 % ) " "Info: Total cell delay = 7.400 ns ( 63.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.200 ns ( 36.21 % ) " "Info: Total interconnect delay = 4.200 ns ( 36.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { enable clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { enable {} enable~out {} clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.200ns } { 0.000ns 5.900ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns 5.400ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { enable clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { enable {} enable~out {} clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.200ns } { 0.000ns 5.900ns 1.500ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 09:57:48 2020 " "Info: Processing ended: Mon Jun 22 09:57:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
