
*** Running vivado
    with args -log design_1_graph_acc_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_graph_acc_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_graph_acc_0_0.tcl -notrace
Command: synth_design -top design_1_graph_acc_0_0 -part xcku115-flvb2104-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-1540] The version limit for your license is '2019.10' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17740 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 378.230 ; gain = 45.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_graph_acc_0_0' [f:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/bd/design_1/ip/design_1_graph_acc_0_0/synth/design_1_graph_acc_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'graph_acc' [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:66]
	Parameter PAGE_SIZE_WIDTH bound to: 12 - type: integer 
	Parameter SYSTEM_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter SIZE_WIDTH bound to: 24 - type: integer 
	Parameter SFR_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter SFR_DATA_WIDTH bound to: 512 - type: integer 
	Parameter OPCODE_BIT bound to: 32 - type: integer 
	Parameter SFR_STATE_BIT bound to: 4 - type: integer 
	Parameter ARG_ADDR_T bound to: 40'b0000010010000000000000000000000000000000 
	Parameter DEBUG_SFR_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter AXI_M_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter AXI_M_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI_READ_SUPPORT bound to: 1 - type: integer 
	Parameter AXI_WRITE_SUPPORT bound to: 1 - type: integer 
	Parameter DEBUG_DATA_WIDTH bound to: 2048 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_master' [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/axi_master.v:22]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_LINE_SIZE bound to: 1024 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 2 - type: integer 
	Parameter BITS_PER_BYTE bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 7 - type: integer 
	Parameter C_WLEN_COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'bready_reg' into 'rready_reg' [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/axi_master.v:191]
WARNING: [Synth 8-6014] Unused sequential element bready_reg was removed.  [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/axi_master.v:191]
INFO: [Synth 8-256] done synthesizing module 'axi_master' (1#1) [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/axi_master.v:22]
WARNING: [Synth 8-689] width (35) of port connection 'M_AXI_AWADDR' does not match port width (40) of module 'axi_master' [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:248]
WARNING: [Synth 8-689] width (35) of port connection 'M_AXI_ARADDR' does not match port width (40) of module 'axi_master' [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:269]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARLOCK' does not match port width (2) of module 'axi_master' [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:273]
WARNING: [Synth 8-689] width (512) of port connection 'APB_WDATA' does not match port width (1024) of module 'axi_master' [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:289]
WARNING: [Synth 8-689] width (512) of port connection 'APB_RDATA' does not match port width (1024) of module 'axi_master' [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:293]
INFO: [Synth 8-638] synthesizing module 'SFR_Interface' [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/SFR_Interface.v:39]
	Parameter SFR_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter SFR_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter DEBUG_SFR_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEBUG_DATA_WIDTH bound to: 4096 - type: integer 
	Parameter SFR_STATE_BIT bound to: 4 - type: integer 
	Parameter ARG_ADDR bound to: 40'b0000000000100000000000000000000000000000 
	Parameter DEBUG_BASE_ADDR bound to: 40'b0000000000100000000000000000000100000000 
	Parameter DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter CLK_COUNT_FOR_POLLING_EN bound to: 10 - type: integer 
	Parameter STATE_POLLING bound to: 4'b0000 
	Parameter STATE_STANDBY bound to: 4'b0001 
	Parameter STATE_FINISH bound to: 4'b0100 
	Parameter STATE_FINISH_1 bound to: 4'b0101 
	Parameter STATE_DEBUG_REG_WRITE bound to: 4'b0110 
	Parameter STATE_DEBUG_REG_WRITE_1 bound to: 4'b0111 
	Parameter STATE_ERR bound to: 4'b1111 
	Parameter SFR_ADDR_OFFSET_BITWIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element debug_idx_l_reg was removed.  [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/SFR_Interface.v:229]
WARNING: [Synth 8-6014] Unused sequential element err_reg was removed.  [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/SFR_Interface.v:304]
INFO: [Synth 8-256] done synthesizing module 'SFR_Interface' (2#1) [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/SFR_Interface.v:39]
WARNING: [Synth 8-689] width (512) of port connection 'wdata' does not match port width (1024) of module 'SFR_Interface' [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:311]
WARNING: [Synth 8-689] width (512) of port connection 'rdata' does not match port width (1024) of module 'SFR_Interface' [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:315]
WARNING: [Synth 8-350] instance 'SFR_Interface_i' of module 'SFR_Interface' requires 13 connections, but only 12 given [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:305]
WARNING: [Synth 8-689] width (35) of port connection 'M_AXI_AWADDR' does not match port width (40) of module 'axi_master' [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:339]
WARNING: [Synth 8-689] width (35) of port connection 'M_AXI_ARADDR' does not match port width (40) of module 'axi_master' [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:359]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARLOCK' does not match port width (2) of module 'axi_master' [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:363]
WARNING: [Synth 8-689] width (512) of port connection 'APB_WDATA' does not match port width (1024) of module 'axi_master' [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:379]
WARNING: [Synth 8-689] width (512) of port connection 'APB_RDATA' does not match port width (1024) of module 'axi_master' [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:383]
WARNING: [Synth 8-3848] Net DRAM_apb_waddr in module/entity graph_acc does not have driver. [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:327]
WARNING: [Synth 8-3848] Net DRAM_apb_wdata in module/entity graph_acc does not have driver. [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:326]
WARNING: [Synth 8-3848] Net DRAM_apb_wenable in module/entity graph_acc does not have driver. [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:325]
WARNING: [Synth 8-3848] Net DRAM_apb_raddr in module/entity graph_acc does not have driver. [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:321]
WARNING: [Synth 8-3848] Net DRAM_apb_renable in module/entity graph_acc does not have driver. [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:324]
WARNING: [Synth 8-3848] Net finished in module/entity graph_acc does not have driver. [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:302]
INFO: [Synth 8-256] done synthesizing module 'graph_acc' (3#1) [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:66]
INFO: [Synth 8-256] done synthesizing module 'design_1_graph_acc_0_0' (4#1) [f:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/bd/design_1/ip/design_1_graph_acc_0_0/synth/design_1_graph_acc_0_0.v:57]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BVALID
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4095]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4094]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4093]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4092]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4091]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4090]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4089]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4088]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4087]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4086]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4085]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4084]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4083]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4082]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4081]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4080]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4079]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4078]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4077]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4076]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4075]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4074]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4073]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4072]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4071]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4070]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4069]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4068]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4067]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4066]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4065]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4064]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4063]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4062]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4061]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4060]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4059]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4058]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4057]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4056]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4055]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4054]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4053]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4052]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4051]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4050]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4049]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4048]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4047]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4046]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4045]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4044]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4043]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4042]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4041]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4040]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4039]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4038]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4037]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4036]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4035]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4034]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4033]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4032]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4031]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4030]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4029]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4028]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4027]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4026]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4025]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4024]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4023]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4022]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4021]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4020]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4019]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4018]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4017]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4016]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4015]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4014]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4013]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4012]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4011]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4010]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4009]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4008]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4007]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4006]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4005]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4004]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4003]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4002]
WARNING: [Synth 8-3331] design SFR_Interface has unconnected port DEBUGdata[4001]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 430.707 ; gain = 97.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin SFR_Interface_i:finished to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:305]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[39] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[38] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[37] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[36] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[35] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[34] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[33] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[32] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[31] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[30] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[29] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[28] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[27] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[26] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[25] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[24] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[23] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[22] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[21] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[20] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[19] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[18] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[17] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[16] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[15] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[14] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[13] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[12] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[11] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[10] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[9] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[8] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[7] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[6] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[5] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[4] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[3] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[2] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[1] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WADDR[0] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[511] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[510] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[509] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[508] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[507] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[506] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[505] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[504] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[503] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[502] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[501] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[500] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[499] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[498] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[497] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[496] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[495] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[494] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[493] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[492] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[491] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[490] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[489] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[488] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[487] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[486] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[485] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[484] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[483] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[482] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[481] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[480] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[479] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[478] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[477] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[476] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[475] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[474] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[473] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[472] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[471] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[470] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[469] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[468] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[467] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[466] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[465] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[464] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[463] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[462] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[461] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[460] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[459] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[458] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[457] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[456] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[455] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[454] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
WARNING: [Synth 8-3295] tying undriven pin DRAM_axi_master_i:APB_WDATA[453] to constant 0 [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v:335]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 430.707 ; gain = 97.492
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flvb2104-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1172.574 ; gain = 2.902
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1172.574 ; gain = 839.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flvb2104-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1172.574 ; gain = 839.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1172.574 ; gain = 839.359
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rready_reg' into 'aresetn_r_reg' [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/axi_master.v:191]
WARNING: [Synth 8-6014] Unused sequential element rready_reg was removed.  [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/axi_master.v:191]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SFR_Interface'
INFO: [Synth 8-5545] ROM "polling_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ARGdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "waddr0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1172.574 ; gain = 839.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register DEBUGdata_l_reg [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/SFR_Interface.v:236]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	             4096 Bit    Registers := 1     
	             1024 Bit    Registers := 7     
	               40 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register DEBUGdata_l_reg [F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/SFR_Interface.v:236]
Hierarchical RTL Component report 
Module axi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 3     
	               40 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module SFR_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	             1024 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "waddr0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "polling_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3096] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3097] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3098] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3099] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3135] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3136] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3137] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3138] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3139] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3140] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3141] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3142] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3144] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3145] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3146] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3147] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3148] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3149] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3151] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3153] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3154] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3155] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3156] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3157] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3165] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3169] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3170] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SFR_Interface_i /\DEBUGdata_l_reg[3171] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/aresetn_r_reg' (FD) to 'inst/DRAM_axi_master_i/aresetn_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/awaddr_offset_reg[0]' (FDRE) to 'inst/SFR_axi_master_i/awaddr_offset_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/awaddr_offset_reg[1]' (FDRE) to 'inst/SFR_axi_master_i/awaddr_offset_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/awaddr_offset_reg[2]' (FDRE) to 'inst/SFR_axi_master_i/awaddr_offset_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/awaddr_offset_reg[3]' (FDRE) to 'inst/SFR_axi_master_i/awaddr_offset_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/awaddr_offset_reg[4]' (FDRE) to 'inst/SFR_axi_master_i/awaddr_offset_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/awaddr_offset_reg[5]' (FDRE) to 'inst/SFR_axi_master_i/awaddr_offset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[10]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[11]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[12]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[13]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[14]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[15]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[16]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[17]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[18]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[19]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[20]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[21]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[22]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[23]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[24]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[25]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[26]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[27]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[28]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[30]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[31]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[32]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/write_addr_reg[33]' (FDE) to 'inst/SFR_axi_master_i/write_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/araddr_offset_reg[0]' (FDRE) to 'inst/SFR_axi_master_i/araddr_offset_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/araddr_offset_reg[1]' (FDRE) to 'inst/SFR_axi_master_i/araddr_offset_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/araddr_offset_reg[2]' (FDRE) to 'inst/SFR_axi_master_i/araddr_offset_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/araddr_offset_reg[3]' (FDRE) to 'inst/SFR_axi_master_i/araddr_offset_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/araddr_offset_reg[4]' (FDRE) to 'inst/SFR_axi_master_i/araddr_offset_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/araddr_offset_reg[5]' (FDRE) to 'inst/SFR_axi_master_i/araddr_offset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/araddr_offset_reg[6]' (FDRE) to 'inst/DRAM_axi_master_i/araddr_offset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[7]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[8]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[9]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[10]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[11]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[12]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[13]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[14]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[15]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[16]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[17]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[18]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[19]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[20]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[21]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[22]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[23]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[24]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[25]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[26]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[27]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[28]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[30]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[31]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[32]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/SFR_axi_master_i/read_addr_reg[33]' (FDE) to 'inst/SFR_axi_master_i/read_addr_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/DRAM_axi_master_i/awaddr_offset_reg[0]' (FDRE) to 'inst/DRAM_axi_master_i/awaddr_offset_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/DRAM_axi_master_i/awaddr_offset_reg[1]' (FDRE) to 'inst/DRAM_axi_master_i/awaddr_offset_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/DRAM_axi_master_i/awaddr_offset_reg[2]' (FDRE) to 'inst/DRAM_axi_master_i/awaddr_offset_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/DRAM_axi_master_i/awaddr_offset_reg[3]' (FDRE) to 'inst/DRAM_axi_master_i/awaddr_offset_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/DRAM_axi_master_i/awaddr_offset_reg[4]' (FDRE) to 'inst/DRAM_axi_master_i/awaddr_offset_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/DRAM_axi_master_i/awaddr_offset_reg[5]' (FDRE) to 'inst/DRAM_axi_master_i/awaddr_offset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/DRAM_axi_master_i/araddr_offset_reg[0]' (FDRE) to 'inst/DRAM_axi_master_i/araddr_offset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/DRAM_axi_master_i/araddr_offset_reg[1]' (FDRE) to 'inst/DRAM_axi_master_i/araddr_offset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/DRAM_axi_master_i/araddr_offset_reg[2]' (FDRE) to 'inst/DRAM_axi_master_i/araddr_offset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/DRAM_axi_master_i/araddr_offset_reg[3]' (FDRE) to 'inst/DRAM_axi_master_i/araddr_offset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/DRAM_axi_master_i/araddr_offset_reg[4]' (FDRE) to 'inst/DRAM_axi_master_i/araddr_offset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/DRAM_axi_master_i/araddr_offset_reg[5]' (FDRE) to 'inst/DRAM_axi_master_i/araddr_offset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/DRAM_axi_master_i/aresetn_rr_reg' (FD) to 'inst/SFR_axi_master_i/aresetn_rr_reg'
INFO: [Synth 8-3886] merging instance 'inst/DRAM_axi_master_i/aresetn_rrr_reg' (FD) to 'inst/SFR_axi_master_i/aresetn_rrr_reg'
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_addr_reg[39]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_addr_reg[38]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_addr_reg[37]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_addr_reg[36]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_addr_reg[35]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_addr_reg[34]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_addr_reg[6]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_addr_reg[5]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_addr_reg[4]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_addr_reg[3]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_addr_reg[2]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_addr_reg[1]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_addr_reg[0]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/awaddr_offset_reg[6]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1023]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1022]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1021]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1020]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1019]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1018]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1017]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1016]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1015]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1014]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1013]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1012]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1011]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1010]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1009]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1008]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1007]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1006]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1005]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1004]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1003]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1002]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1001]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[1000]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[999]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[998]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[997]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[996]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[995]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[994]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[993]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[992]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[991]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[990]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[989]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[988]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[987]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[986]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[985]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[984]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[983]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[982]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[981]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[980]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[979]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[978]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[977]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[976]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[975]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[974]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[973]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[972]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[971]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[970]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[969]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[968]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[967]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[966]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[965]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[964]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[963]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[962]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[961]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[960]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[959]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[958]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[957]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[956]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[955]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[954]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[953]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[952]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[951]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[950]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[949]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[948]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[947]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[946]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[945]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[944]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[943]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[942]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[941]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[940]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[939]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFR_axi_master_i/write_data_reg[938]) is unused and will be removed from module design_1_graph_acc_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1172.574 ; gain = 839.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1411.402 ; gain = 1078.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1411.617 ; gain = 1078.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1431.129 ; gain = 1097.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1431.129 ; gain = 1097.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1431.129 ; gain = 1097.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1431.129 ; gain = 1097.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1431.129 ; gain = 1097.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1431.129 ; gain = 1097.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1431.129 ; gain = 1097.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT3   |     2|
|5     |LUT4   |     5|
|6     |LUT5   |     8|
|7     |LUT6   |    34|
|8     |FDCE   |    36|
|9     |FDRE   |     8|
|10    |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------+------+
|      |Instance              |Module        |Cells |
+------+----------------------+--------------+------+
|1     |top                   |              |   103|
|2     |  inst                |graph_acc     |   103|
|3     |    DRAM_axi_master_i |axi_master    |     2|
|4     |    SFR_Interface_i   |SFR_Interface |    86|
|5     |    SFR_axi_master_i  |axi_master_0  |    14|
+------+----------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1431.129 ; gain = 1097.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9262 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1431.129 ; gain = 356.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1431.129 ; gain = 1097.914
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
315 Infos, 223 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1470.426 ; gain = 1137.211
INFO: [Common 17-1381] The checkpoint 'F:/JUYG/PCIe_setup_DRAM_rev1/project_1.runs/design_1_graph_acc_0_0_synth_1/design_1_graph_acc_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/JUYG/PCIe_setup_DRAM_rev1/project_1.runs/design_1_graph_acc_0_0_synth_1/design_1_graph_acc_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_graph_acc_0_0_utilization_synth.rpt -pb design_1_graph_acc_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.751 . Memory (MB): peak = 1470.426 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 13:46:40 2019...
