{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733263288109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733263288109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 15:01:28 2024 " "Processing started: Tue Dec  3 15:01:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733263288109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263288109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bumper_Pool -c Bumper_Pool " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bumper_Pool -c Bumper_Pool" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263288110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733263288528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733263288528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bumper_pool.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bumper_pool.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bumper_Pool-behavioral " "Found design unit 1: Bumper_Pool-behavioral" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263296211 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bumper_Pool " "Found entity 1: Bumper_Pool" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263296211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263296211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pll-SYN " "Found design unit 1: my_pll-SYN" {  } { { "my_PLL.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263296214 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_PLL " "Found entity 1: my_PLL" {  } { { "my_PLL.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263296214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263296214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bumper_Pool " "Elaborating entity \"Bumper_Pool\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733263296248 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "command_valid Bumper_Pool.vhd(145) " "VHDL Signal Declaration warning at Bumper_Pool.vhd(145): used explicit default value for signal \"command_valid\" because signal was never assigned a value" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 145 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733263296267 "|Bumper_Pool"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "command_startofpacket Bumper_Pool.vhd(147) " "VHDL Signal Declaration warning at Bumper_Pool.vhd(147): used explicit default value for signal \"command_startofpacket\" because signal was never assigned a value" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 147 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733263296267 "|Bumper_Pool"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "command_endofpacket Bumper_Pool.vhd(148) " "VHDL Signal Declaration warning at Bumper_Pool.vhd(148): used explicit default value for signal \"command_endofpacket\" because signal was never assigned a value" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 148 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733263296268 "|Bumper_Pool"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_ready Bumper_Pool.vhd(149) " "Verilog HDL or VHDL warning at Bumper_Pool.vhd(149): object \"command_ready\" assigned a value but never read" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733263296268 "|Bumper_Pool"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_channel Bumper_Pool.vhd(153) " "Verilog HDL or VHDL warning at Bumper_Pool.vhd(153): object \"response_channel\" assigned a value but never read" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733263296268 "|Bumper_Pool"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_startofpacket Bumper_Pool.vhd(155) " "Verilog HDL or VHDL warning at Bumper_Pool.vhd(155): object \"response_startofpacket\" assigned a value but never read" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733263296268 "|Bumper_Pool"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_endofpacket Bumper_Pool.vhd(156) " "Verilog HDL or VHDL warning at Bumper_Pool.vhd(156): object \"response_endofpacket\" assigned a value but never read" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733263296268 "|Bumper_Pool"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sample_trigger Bumper_Pool.vhd(160) " "Verilog HDL or VHDL warning at Bumper_Pool.vhd(160): object \"sample_trigger\" assigned a value but never read" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733263296268 "|Bumper_Pool"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_1 Bumper_Pool.vhd(1455) " "VHDL Process Statement warning at Bumper_Pool.vhd(1455): signal \"player_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733263296308 "|Bumper_Pool"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_1 Bumper_Pool.vhd(1456) " "VHDL Process Statement warning at Bumper_Pool.vhd(1456): signal \"player_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733263296308 "|Bumper_Pool"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_1 Bumper_Pool.vhd(1457) " "VHDL Process Statement warning at Bumper_Pool.vhd(1457): signal \"player_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733263296308 "|Bumper_Pool"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_1 Bumper_Pool.vhd(1461) " "VHDL Process Statement warning at Bumper_Pool.vhd(1461): signal \"player_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733263296308 "|Bumper_Pool"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_1 Bumper_Pool.vhd(1466) " "VHDL Process Statement warning at Bumper_Pool.vhd(1466): signal \"player_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733263296309 "|Bumper_Pool"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_1 Bumper_Pool.vhd(1476) " "VHDL Process Statement warning at Bumper_Pool.vhd(1476): signal \"player_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1476 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733263296309 "|Bumper_Pool"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_2 Bumper_Pool.vhd(1488) " "VHDL Process Statement warning at Bumper_Pool.vhd(1488): signal \"player_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733263296309 "|Bumper_Pool"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_2 Bumper_Pool.vhd(1489) " "VHDL Process Statement warning at Bumper_Pool.vhd(1489): signal \"player_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1489 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733263296309 "|Bumper_Pool"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_2 Bumper_Pool.vhd(1490) " "VHDL Process Statement warning at Bumper_Pool.vhd(1490): signal \"player_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1490 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733263296309 "|Bumper_Pool"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_2 Bumper_Pool.vhd(1499) " "VHDL Process Statement warning at Bumper_Pool.vhd(1499): signal \"player_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1499 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733263296309 "|Bumper_Pool"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_2 Bumper_Pool.vhd(1509) " "VHDL Process Statement warning at Bumper_Pool.vhd(1509): signal \"player_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733263296309 "|Bumper_Pool"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_VGA_R Bumper_Pool.vhd(1105) " "VHDL Process Statement warning at Bumper_Pool.vhd(1105): inferring latch(es) for signal or variable \"next_VGA_R\", which holds its previous value in one or more paths through the process" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733263296311 "|Bumper_Pool"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_VGA_G Bumper_Pool.vhd(1105) " "VHDL Process Statement warning at Bumper_Pool.vhd(1105): inferring latch(es) for signal or variable \"next_VGA_G\", which holds its previous value in one or more paths through the process" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733263296311 "|Bumper_Pool"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_VGA_B Bumper_Pool.vhd(1105) " "VHDL Process Statement warning at Bumper_Pool.vhd(1105): inferring latch(es) for signal or variable \"next_VGA_B\", which holds its previous value in one or more paths through the process" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733263296312 "|Bumper_Pool"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_B\[0\] Bumper_Pool.vhd(1105) " "Inferred latch for \"next_VGA_B\[0\]\" at Bumper_Pool.vhd(1105)" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263296358 "|Bumper_Pool"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_B\[1\] Bumper_Pool.vhd(1105) " "Inferred latch for \"next_VGA_B\[1\]\" at Bumper_Pool.vhd(1105)" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263296358 "|Bumper_Pool"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_B\[2\] Bumper_Pool.vhd(1105) " "Inferred latch for \"next_VGA_B\[2\]\" at Bumper_Pool.vhd(1105)" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263296358 "|Bumper_Pool"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_B\[3\] Bumper_Pool.vhd(1105) " "Inferred latch for \"next_VGA_B\[3\]\" at Bumper_Pool.vhd(1105)" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263296358 "|Bumper_Pool"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_G\[0\] Bumper_Pool.vhd(1105) " "Inferred latch for \"next_VGA_G\[0\]\" at Bumper_Pool.vhd(1105)" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263296358 "|Bumper_Pool"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_G\[1\] Bumper_Pool.vhd(1105) " "Inferred latch for \"next_VGA_G\[1\]\" at Bumper_Pool.vhd(1105)" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263296358 "|Bumper_Pool"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_G\[2\] Bumper_Pool.vhd(1105) " "Inferred latch for \"next_VGA_G\[2\]\" at Bumper_Pool.vhd(1105)" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263296359 "|Bumper_Pool"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_G\[3\] Bumper_Pool.vhd(1105) " "Inferred latch for \"next_VGA_G\[3\]\" at Bumper_Pool.vhd(1105)" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263296359 "|Bumper_Pool"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_R\[0\] Bumper_Pool.vhd(1105) " "Inferred latch for \"next_VGA_R\[0\]\" at Bumper_Pool.vhd(1105)" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263296359 "|Bumper_Pool"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_R\[1\] Bumper_Pool.vhd(1105) " "Inferred latch for \"next_VGA_R\[1\]\" at Bumper_Pool.vhd(1105)" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263296359 "|Bumper_Pool"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_R\[2\] Bumper_Pool.vhd(1105) " "Inferred latch for \"next_VGA_R\[2\]\" at Bumper_Pool.vhd(1105)" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263296359 "|Bumper_Pool"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_R\[3\] Bumper_Pool.vhd(1105) " "Inferred latch for \"next_VGA_R\[3\]\" at Bumper_Pool.vhd(1105)" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263296359 "|Bumper_Pool"}
{ "Warning" "WSGN_SEARCH_FILE" "my_adc.vhd 2 1 " "Using design file my_adc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_ADC-rtl " "Found design unit 1: my_ADC-rtl" {  } { { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263296595 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_ADC " "Found entity 1: my_ADC" {  } { { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263296595 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733263296595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ADC my_ADC:u0 " "Elaborating entity \"my_ADC\" for hierarchy \"my_ADC:u0\"" {  } { { "Bumper_Pool.vhd" "u0" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263296595 ""}
{ "Warning" "WSGN_SEARCH_FILE" "my_adc_modular_adc_0.v 1 1 " "Using design file my_adc_modular_adc_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 my_ADC_modular_adc_0 " "Found entity 1: my_ADC_modular_adc_0" {  } { { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263296625 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733263296625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ADC_modular_adc_0 my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0 " "Elaborating entity \"my_ADC_modular_adc_0\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\"" {  } { { "my_adc.vhd" "modular_adc_0" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263296626 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_modular_adc_control.v 1 1 " "Using design file altera_modular_adc_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263296652 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733263296652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "my_adc_modular_adc_0.v" "control_internal" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263296652 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1733263296675 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_modular_adc_control_fsm.v 1 1 " "Using design file altera_modular_adc_control_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263296678 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733263296678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263296682 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733263296683 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263296738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263296748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263296748 ""}  } { { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733263296748 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_modular_adc_control_avrg_fifo.v 1 1 " "Using design file altera_modular_adc_control_avrg_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263296765 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733263296765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263296765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263297095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263297106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297106 ""}  } { { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733263297106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263297177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263297177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263297177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263297202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263297202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263297203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263297226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263297226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263297227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263297285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263297285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263297286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263297358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263297358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263297359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263297424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263297424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263297424 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Using design file fiftyfivenm_adcblock_top_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263297448 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733263297448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263297449 ""}
{ "Warning" "WSGN_SEARCH_FILE" "chsel_code_converter_sw_to_hw.v 1 1 " "Using design file chsel_code_converter_sw_to_hw.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263297473 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733263297473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263297474 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Using design file fiftyfivenm_adcblock_primitive_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263297498 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733263297498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263297498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_PLL my_PLL:my_PLL_inst " "Elaborating entity \"my_PLL\" for hierarchy \"my_PLL:my_PLL_inst\"" {  } { { "Bumper_Pool.vhd" "my_PLL_inst" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263297519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_PLL:my_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"my_PLL:my_PLL_inst\|altpll:altpll_component\"" {  } { { "my_PLL.vhd" "altpll_component" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_PLL.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263297631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_PLL:my_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"my_PLL:my_PLL_inst\|altpll:altpll_component\"" {  } { { "my_PLL.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_PLL.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263297647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_PLL:my_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"my_PLL:my_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 500 " "Parameter \"clk0_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 251 " "Parameter \"clk0_multiply_by\" = \"251\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733263297647 ""}  } { { "my_PLL.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_PLL.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733263297647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_PLL_altpll " "Found entity 1: my_PLL_altpll" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/my_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733263297688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263297688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_PLL_altpll my_PLL:my_PLL_inst\|altpll:altpll_component\|my_PLL_altpll:auto_generated " "Elaborating entity \"my_PLL_altpll\" for hierarchy \"my_PLL:my_PLL_inst\|altpll:altpll_component\|my_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263297689 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298533 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298533 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298533 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298533 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298533 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298533 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298533 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298533 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298533 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298533 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298533 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298533 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1733263298533 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1733263298533 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298670 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298670 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298670 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298670 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298670 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298670 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298670 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298670 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298670 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298670 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298670 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/my_adc.vhd" 53 0 0 } } { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733263298670 "|Bumper_Pool|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1733263298670 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1733263298670 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_VGA_R\[0\] " "LATCH primitive \"next_VGA_R\[0\]\" is permanently enabled" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733263299607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_VGA_R\[1\] " "LATCH primitive \"next_VGA_R\[1\]\" is permanently enabled" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733263299607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_VGA_R\[2\] " "LATCH primitive \"next_VGA_R\[2\]\" is permanently enabled" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733263299607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_VGA_R\[3\] " "LATCH primitive \"next_VGA_R\[3\]\" is permanently enabled" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733263299607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_VGA_G\[0\] " "LATCH primitive \"next_VGA_G\[0\]\" is permanently enabled" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733263299607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_VGA_G\[1\] " "LATCH primitive \"next_VGA_G\[1\]\" is permanently enabled" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733263299607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_VGA_G\[2\] " "LATCH primitive \"next_VGA_G\[2\]\" is permanently enabled" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733263299607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_VGA_G\[3\] " "LATCH primitive \"next_VGA_G\[3\]\" is permanently enabled" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733263299607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_VGA_B\[0\] " "LATCH primitive \"next_VGA_B\[0\]\" is permanently enabled" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733263299607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_VGA_B\[1\] " "LATCH primitive \"next_VGA_B\[1\]\" is permanently enabled" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733263299607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_VGA_B\[2\] " "LATCH primitive \"next_VGA_B\[2\]\" is permanently enabled" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733263299607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_VGA_B\[3\] " "LATCH primitive \"next_VGA_B\[3\]\" is permanently enabled" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 1105 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733263299607 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733263300182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733263300182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733263300182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733263300182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733263300182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733263300182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733263300182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733263300182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733263300182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733263300182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733263300182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733263300182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733263300182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733263300182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733263300182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733263300182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "Bumper_Pool.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733263300182 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1733263300182 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/altera_modular_adc_control_fsm.v" 735 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733263300189 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1733263300189 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733263300713 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733263301705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.map.smsg " "Generated suppressed messages file C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Bumper_Pool/Bumper_Pool.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263301796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733263302056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733263302056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1376 " "Implemented 1376 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733263302247 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733263302247 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1733263302247 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1340 " "Implemented 1340 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733263302247 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1733263302247 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733263302247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733263302289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 15:01:42 2024 " "Processing ended: Tue Dec  3 15:01:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733263302289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733263302289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733263302289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733263302289 ""}
