TimeQuest Timing Analyzer report for Relogio
Fri May  5 19:01:52 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Relogio                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; CLOCK_50                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                          ;
; Divisor50Clk:divisor_clk|clk_temp ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Divisor50Clk:divisor_clk|clk_temp } ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+-------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                 ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 228.36 MHz ; 228.36 MHz      ; CLOCK_50                          ;      ;
; 410.17 MHz ; 410.17 MHz      ; Divisor50Clk:divisor_clk|clk_temp ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -3.379 ; -59.264       ;
; Divisor50Clk:divisor_clk|clk_temp ; -1.438 ; -34.936       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -2.692 ; -2.692        ;
; Divisor50Clk:divisor_clk|clk_temp ; 0.445  ; 0.000         ;
+-----------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -1.631 ; -33.403       ;
; Divisor50Clk:divisor_clk|clk_temp ; -0.611 ; -67.210       ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                           ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.379 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.415      ;
; -3.342 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.378      ;
; -3.336 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.372      ;
; -3.323 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 4.362      ;
; -3.308 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.343      ;
; -3.299 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.335      ;
; -3.280 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 4.319      ;
; -3.271 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.306      ;
; -3.267 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.303      ;
; -3.252 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.290      ;
; -3.224 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.260      ;
; -3.196 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.231      ;
; -3.191 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.229      ;
; -3.190 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.228      ;
; -3.153 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.189      ;
; -3.117 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.155      ;
; -3.116 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.154      ;
; -3.110 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.146      ;
; -3.101 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.136      ;
; -3.099 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.137      ;
; -3.098 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.136      ;
; -3.082 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.117      ;
; -3.072 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.107      ;
; -3.064 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.099      ;
; -3.060 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.096      ;
; -3.045 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.083      ;
; -3.041 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.076      ;
; -3.035 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.070      ;
; -3.023 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.059      ;
; -3.016 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.054      ;
; -3.008 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.044      ;
; -3.004 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 4.043      ;
; -3.004 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.039      ;
; -2.996 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.031      ;
; -2.989 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 4.024      ;
; -2.985 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.023      ;
; -2.965 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.001      ;
; -2.963 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.998      ;
; -2.960 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.995      ;
; -2.959 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.994      ;
; -2.948 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.984      ;
; -2.940 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.978      ;
; -2.937 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.972      ;
; -2.929 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.964      ;
; -2.927 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.965      ;
; -2.926 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.964      ;
; -2.889 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.924      ;
; -2.888 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.924      ;
; -2.884 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.919      ;
; -2.876 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.911      ;
; -2.875 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.910      ;
; -2.874 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.910      ;
; -2.871 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.906      ;
; -2.865 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.903      ;
; -2.864 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.902      ;
; -2.846 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.881      ;
; -2.845 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.881      ;
; -2.839 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.874      ;
; -2.834 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.870      ;
; -2.831 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.867      ;
; -2.820 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.858      ;
; -2.817 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.852      ;
; -2.815 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.850      ;
; -2.810 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.848      ;
; -2.809 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.847      ;
; -2.803 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.838      ;
; -2.770 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.805      ;
; -2.764 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.799      ;
; -2.751 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.787      ;
; -2.730 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.765      ;
; -2.728 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.764      ;
; -2.715 ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.755      ;
; -2.714 ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.754      ;
; -2.708 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.743      ;
; -2.708 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.744      ;
; -2.706 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.741      ;
; -2.705 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.743      ;
; -2.704 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.742      ;
; -2.701 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.736      ;
; -2.699 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.734      ;
; -2.692 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.730      ;
; -2.691 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.729      ;
; -2.689 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.725      ;
; -2.685 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.721      ;
; -2.680 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.716      ;
; -2.680 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.715      ;
; -2.680 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.718      ;
; -2.679 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.717      ;
; -2.670 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.705      ;
; -2.661 ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.700      ;
; -2.657 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.692      ;
; -2.650 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.685      ;
; -2.643 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.679      ;
; -2.637 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.672      ;
; -2.634 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.669      ;
; -2.632 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.667      ;
; -2.625 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.660      ;
; -2.624 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.663      ;
; -2.618 ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.657      ;
; -2.616 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 3.651      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                                       ;
+--------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.438 ; ContadorMod10:unidade_hora|Q[3] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 2.475      ;
; -1.412 ; ContadorMod10:dezena_hora|Q[2]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.450      ;
; -1.366 ; ContadorMod10:dezena_hora|Q[3]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.404      ;
; -1.360 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.398      ;
; -1.359 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.397      ;
; -1.352 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.390      ;
; -1.331 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.369      ;
; -1.247 ; ContadorMod10:unidade_hora|Q[1] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 2.284      ;
; -1.191 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.229      ;
; -1.190 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.228      ;
; -1.187 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.225      ;
; -1.184 ; ContadorMod10:dezena_hora|Q[1]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.222      ;
; -1.169 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.207      ;
; -1.168 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.206      ;
; -1.161 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.199      ;
; -1.161 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.199      ;
; -1.149 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.187      ;
; -1.145 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.005      ; 2.188      ;
; -1.145 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.005      ; 2.188      ;
; -1.145 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.005      ; 2.188      ;
; -1.145 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.005      ; 2.188      ;
; -1.127 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.165      ;
; -1.119 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.157      ;
; -1.109 ; ContadorMod10:unidade_hora|Q[2] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 2.146      ;
; -1.102 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.140      ;
; -1.091 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.129      ;
; -1.087 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.125      ;
; -1.034 ; ContadorMod10:dezena_hora|Q[0]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.072      ;
; -1.030 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.068      ;
; -1.025 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.063      ;
; -1.023 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.061      ;
; -1.022 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.060      ;
; -0.986 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.024      ;
; -0.986 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.024      ;
; -0.955 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.993      ;
; -0.950 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.988      ;
; -0.942 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.980      ;
; -0.907 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.945      ;
; -0.899 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.937      ;
; -0.899 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.937      ;
; -0.897 ; ContadorMod10:unidade_hora|Q[0] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 1.934      ;
; -0.892 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.930      ;
; -0.889 ; ContadorMod10:unidade_seg|Q[3]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.927      ;
; -0.887 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.925      ;
; -0.885 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.923      ;
; -0.885 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.923      ;
; -0.883 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.921      ;
; -0.882 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.920      ;
; -0.882 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.920      ;
; -0.879 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.917      ;
; -0.875 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.913      ;
; -0.874 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.912      ;
; -0.870 ; ContadorMod10:unidade_hora|Q[0] ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.011     ; 1.897      ;
; -0.866 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.904      ;
; -0.850 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.888      ;
; -0.845 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.883      ;
; -0.794 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.832      ;
; -0.793 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.831      ;
; -0.789 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.827      ;
; -0.781 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.819      ;
; -0.772 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.810      ;
; -0.758 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.796      ;
; -0.750 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.788      ;
; -0.748 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.784      ;
; -0.748 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.784      ;
; -0.747 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.785      ;
; -0.746 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.784      ;
; -0.745 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.003     ; 1.780      ;
; -0.744 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.782      ;
; -0.743 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.781      ;
; -0.743 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.003     ; 1.778      ;
; -0.743 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.003     ; 1.778      ;
; -0.740 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.778      ;
; -0.732 ; ContadorMod10:unidade_hora|Q[2] ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.008     ; 1.762      ;
; -0.730 ; ContadorMod10:unidade_min|Q[1]  ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 1.767      ;
; -0.720 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.758      ;
; -0.719 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.757      ;
; -0.717 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.755      ;
; -0.716 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.754      ;
; -0.712 ; ContadorMod10:unidade_seg|Q[1]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.750      ;
; -0.709 ; ContadorMod10:unidade_hora|Q[3] ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.008     ; 1.739      ;
; -0.708 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.746      ;
; -0.705 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.743      ;
; -0.700 ; ContadorMod10:unidade_min|Q[2]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.738      ;
; -0.687 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.003     ; 1.722      ;
; -0.687 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.725      ;
; -0.685 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.723      ;
; -0.670 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.708      ;
; -0.660 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.698      ;
; -0.559 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.597      ;
; -0.552 ; ContadorMod10:unidade_min|Q[2]  ; display0_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.004     ; 1.586      ;
; -0.551 ; ContadorMod10:unidade_seg|Q[2]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.589      ;
; -0.550 ; ContadorMod10:unidade_hora|Q[1] ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.008     ; 1.580      ;
; -0.546 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.586      ;
; -0.546 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.586      ;
; -0.546 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.586      ;
; -0.546 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.586      ;
; -0.540 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.578      ;
; -0.536 ; ContadorMod10:dezena_seg|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.007      ; 1.581      ;
; -0.535 ; ContadorMod10:unidade_min|Q[1]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.573      ;
+--------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                 ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.692 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; 0.000        ; 2.860      ; 0.731      ;
; -2.192 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; -0.500       ; 2.860      ; 0.731      ;
; 0.972  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.976  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 1.011  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.297      ;
; 1.011  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.297      ;
; 1.012  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.298      ;
; 1.012  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.298      ;
; 1.016  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.198  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.484      ;
; 1.234  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.520      ;
; 1.249  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.535      ;
; 1.401  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.687      ;
; 1.404  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.690      ;
; 1.408  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.694      ;
; 1.444  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.730      ;
; 1.444  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.730      ;
; 1.449  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.735      ;
; 1.481  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.767      ;
; 1.484  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.770      ;
; 1.484  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.770      ;
; 1.491  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.777      ;
; 1.509  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.795      ;
; 1.524  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.810      ;
; 1.525  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.811      ;
; 1.561  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.847      ;
; 1.564  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.850      ;
; 1.564  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.850      ;
; 1.570  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.856      ;
; 1.589  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.875      ;
; 1.598  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.884      ;
; 1.604  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.890      ;
; 1.608  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 1.895      ;
; 1.623  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.909      ;
; 1.630  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.916      ;
; 1.644  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.930      ;
; 1.675  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 1.962      ;
; 1.684  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.970      ;
; 1.698  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.984      ;
; 1.703  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.989      ;
; 1.710  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.996      ;
; 1.724  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.010      ;
; 1.732  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.019      ;
; 1.735  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.021      ;
; 1.749  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.035      ;
; 1.753  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 2.037      ;
; 1.764  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.050      ;
; 1.778  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.064      ;
; 1.795  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.081      ;
; 1.804  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.090      ;
; 1.813  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.098      ;
; 1.814  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.099      ;
; 1.815  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.100      ;
; 1.815  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.101      ;
; 1.818  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.103      ;
; 1.820  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.105      ;
; 1.821  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.106      ;
; 1.822  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.107      ;
; 1.829  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.115      ;
; 1.831  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.118      ;
; 1.844  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.130      ;
; 1.863  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.149      ;
; 1.891  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 2.175      ;
; 1.892  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.179      ;
; 1.909  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.195      ;
; 1.913  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 2.197      ;
; 1.919  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.003      ; 2.208      ;
; 1.926  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.212      ;
; 1.938  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.224      ;
; 1.939  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.225      ;
; 1.943  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.229      ;
; 1.950  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.236      ;
; 1.968  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.255      ;
; 1.975  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.261      ;
; 1.980  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.267      ;
; 1.989  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.275      ;
; 1.991  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.278      ;
; 1.999  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.003      ; 2.288      ;
; 2.001  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.287      ;
; 2.015  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.301      ;
; 2.015  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.301      ;
; 2.018  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.304      ;
; 2.023  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.309      ;
; 2.023  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.309      ;
; 2.025  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.311      ;
; 2.039  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.326      ;
; 2.047  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 2.331      ;
; 2.048  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.334      ;
; 2.051  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 2.335      ;
; 2.055  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.341      ;
; 2.062  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.348      ;
; 2.070  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 2.354      ;
; 2.070  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.355      ;
; 2.074  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.359      ;
; 2.079  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.003      ; 2.368      ;
; 2.098  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.384      ;
; 2.099  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.385      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                                       ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.445 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; cont_enable[0]                  ; cont_enable[0]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.617 ; load_enable_temp[3]             ; load_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.903      ;
; 0.621 ; load_enable_temp[5]             ; load_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.907      ;
; 0.634 ; ContadorMod10:unidade_seg|Q[3]  ; display0_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.920      ;
; 0.639 ; ContadorMod10:unidade_seg|Q[2]  ; display0_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.925      ;
; 0.651 ; ContadorMod10:dezena_hora|Q[2]  ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.937      ;
; 0.656 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.942      ;
; 0.664 ; ContadorMod10:unidade_seg|Q[0]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.950      ;
; 0.811 ; ContadorMod10:dezena_hora|Q[1]  ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.097      ;
; 0.820 ; ContadorMod10:unidade_min|Q[0]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.106      ;
; 0.839 ; load_enable_temp[2]             ; load_enable[2]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.126      ;
; 0.883 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.168      ;
; 0.888 ; ContadorMod10:dezena_min|Q[0]   ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.175      ;
; 0.889 ; ContadorMod10:dezena_min|Q[3]   ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.176      ;
; 0.945 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.231      ;
; 0.963 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.249      ;
; 0.971 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.257      ;
; 0.992 ; ContadorMod10:dezena_hora|Q[3]  ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.278      ;
; 0.996 ; ContadorMod10:dezena_min|Q[3]   ; display1_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.282      ;
; 1.000 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.286      ;
; 1.000 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.286      ;
; 1.001 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.287      ;
; 1.004 ; ContadorMod10:unidade_min|Q[3]  ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.289      ;
; 1.006 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.292      ;
; 1.008 ; ContadorMod10:dezena_min|Q[2]   ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.295      ;
; 1.009 ; ContadorMod10:dezena_min|Q[1]   ; display1_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.295      ;
; 1.012 ; ContadorMod10:unidade_seg|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.298      ;
; 1.018 ; ContadorMod10:dezena_min|Q[0]   ; display1_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.304      ;
; 1.032 ; ContadorMod10:dezena_min|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.318      ;
; 1.045 ; ContadorMod10:unidade_seg|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.331      ;
; 1.045 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.331      ;
; 1.046 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.332      ;
; 1.061 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.347      ;
; 1.085 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.371      ;
; 1.085 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.371      ;
; 1.085 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.371      ;
; 1.085 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.371      ;
; 1.086 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.372      ;
; 1.086 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.372      ;
; 1.086 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.372      ;
; 1.086 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.372      ;
; 1.095 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.381      ;
; 1.095 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.381      ;
; 1.095 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.381      ;
; 1.095 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.381      ;
; 1.126 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.412      ;
; 1.129 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.415      ;
; 1.134 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.420      ;
; 1.134 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.420      ;
; 1.134 ; ContadorMod10:unidade_min|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.004     ; 1.416      ;
; 1.135 ; ContadorMod10:unidade_min|Q[0]  ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.004     ; 1.417      ;
; 1.138 ; load_enable_temp[4]             ; load_enable[4]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.423      ;
; 1.143 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.003     ; 1.426      ;
; 1.143 ; ContadorMod10:unidade_min|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.004     ; 1.425      ;
; 1.144 ; ContadorMod10:unidade_min|Q[3]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.430      ;
; 1.147 ; ContadorMod10:dezena_min|Q[1]   ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.434      ;
; 1.148 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.434      ;
; 1.148 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.003     ; 1.431      ;
; 1.148 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.003     ; 1.431      ;
; 1.149 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.435      ;
; 1.150 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.436      ;
; 1.150 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.436      ;
; 1.150 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.003     ; 1.433      ;
; 1.152 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.438      ;
; 1.154 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 1.438      ;
; 1.159 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.445      ;
; 1.160 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.446      ;
; 1.174 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.459      ;
; 1.174 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.459      ;
; 1.177 ; ContadorMod10:dezena_seg|Q[1]   ; display1_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.007      ; 1.470      ;
; 1.177 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.462      ;
; 1.183 ; ContadorMod10:dezena_seg|Q[3]   ; display1_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.007      ; 1.476      ;
; 1.183 ; ContadorMod10:dezena_seg|Q[0]   ; display1_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.007      ; 1.476      ;
; 1.210 ; ContadorMod10:unidade_min|Q[2]  ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.495      ;
; 1.227 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.513      ;
; 1.230 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.516      ;
; 1.230 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.516      ;
; 1.241 ; ContadorMod10:dezena_hora|Q[0]  ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.527      ;
; 1.247 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.532      ;
; 1.247 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.532      ;
; 1.247 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.532      ;
; 1.247 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.532      ;
; 1.255 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.541      ;
; 1.276 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 1.560      ;
; 1.283 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.569      ;
; 1.285 ; ContadorMod10:unidade_min|Q[3]  ; display0_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.004     ; 1.567      ;
; 1.287 ; ContadorMod10:unidade_min|Q[1]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.573      ;
; 1.288 ; ContadorMod10:dezena_seg|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.007      ; 1.581      ;
; 1.289 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.575      ;
; 1.292 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.578      ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[5]|clk           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[0]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[0]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[1]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[1]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[2]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[2]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[3]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[3]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[1]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[1]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[4]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[4]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[5]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[5]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[4]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[4]                  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 2.739 ; 2.739 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.739 ; 2.739 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.433 ; 2.433 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.970 ; 1.970 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.503 ; 1.503 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.288 ; 2.288 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.340 ; 2.340 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.880 ; 0.880 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.442 ; 2.442 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; -0.011 ; -0.011 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; -1.016 ; -1.016 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; -1.350 ; -1.350 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; -1.379 ; -1.379 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.948 ; -0.948 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.658 ; -0.658 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.421 ; -0.421 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.011 ; -0.011 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.066 ; -0.066 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.976 ; 7.976 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.866 ; 7.866 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.976 ; 7.976 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.864 ; 7.864 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.940 ; 7.940 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.619 ; 7.619 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.642 ; 7.642 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.645 ; 7.645 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.952 ; 7.952 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.894 ; 7.894 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.583 ; 7.583 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.584 ; 7.584 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.564 ; 7.564 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.604 ; 7.604 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.952 ; 7.952 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.851 ; 7.851 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.496 ; 8.496 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.352 ; 8.352 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.130 ; 8.130 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.144 ; 8.144 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.174 ; 8.174 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.367 ; 8.367 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.479 ; 8.479 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.496 ; 8.496 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.414 ; 8.414 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.123 ; 8.123 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.414 ; 8.414 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.407 ; 8.407 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.186 ; 8.186 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.162 ; 8.162 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.235 ; 8.235 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.221 ; 8.221 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.257 ; 7.257 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.569 ; 7.569 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.586 ; 7.586 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.478 ; 7.478 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.585 ; 7.585 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.264 ; 7.264 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.257 ; 7.257 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.257 ; 7.257 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.235 ; 7.235 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.616 ; 7.616 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.235 ; 7.235 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.236 ; 7.236 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.250 ; 7.250 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.251 ; 7.251 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.609 ; 7.609 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.501 ; 7.501 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.799 ; 7.799 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.014 ; 8.014 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.799 ; 7.799 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.837 ; 7.837 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.836 ; 7.836 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.041 ; 8.041 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.137 ; 8.137 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.168 ; 8.168 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.808 ; 7.808 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.814 ; 7.814 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.021 ; 8.021 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.015 ; 8.015 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.821 ; 7.821 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.808 ; 7.808 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.851 ; 7.851 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.839 ; 7.839 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -0.835 ; -9.816        ;
; Divisor50Clk:divisor_clk|clk_temp ; 0.068  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -1.721 ; -1.721        ;
; Divisor50Clk:divisor_clk|clk_temp ; 0.215  ; 0.000         ;
+-----------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -1.380 ; -27.380       ;
; Divisor50Clk:divisor_clk|clk_temp ; -0.500 ; -55.000       ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                           ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.835 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.865      ;
; -0.815 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.845      ;
; -0.780 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.810      ;
; -0.776 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.806      ;
; -0.775 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.804      ;
; -0.756 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.786      ;
; -0.755 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.784      ;
; -0.747 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.780      ;
; -0.730 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.760      ;
; -0.721 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.751      ;
; -0.720 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.749      ;
; -0.696 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.726      ;
; -0.688 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.721      ;
; -0.687 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.719      ;
; -0.682 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.711      ;
; -0.676 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.706      ;
; -0.671 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.701      ;
; -0.670 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.699      ;
; -0.662 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.691      ;
; -0.653 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.682      ;
; -0.647 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.677      ;
; -0.641 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.671      ;
; -0.637 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.666      ;
; -0.633 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.662      ;
; -0.627 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.656      ;
; -0.617 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.646      ;
; -0.613 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.642      ;
; -0.608 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.641      ;
; -0.600 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.630      ;
; -0.598 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.627      ;
; -0.594 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.626      ;
; -0.593 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.622      ;
; -0.591 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.621      ;
; -0.588 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.618      ;
; -0.587 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.616      ;
; -0.582 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.611      ;
; -0.581 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.610      ;
; -0.577 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.606      ;
; -0.576 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.606      ;
; -0.574 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.606      ;
; -0.574 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.606      ;
; -0.567 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.599      ;
; -0.567 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.599      ;
; -0.565 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.597      ;
; -0.564 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.596      ;
; -0.564 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.596      ;
; -0.561 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.590      ;
; -0.559 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.589      ;
; -0.558 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.587      ;
; -0.549 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.581      ;
; -0.548 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.577      ;
; -0.541 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.571      ;
; -0.540 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.569      ;
; -0.539 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.569      ;
; -0.532 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.561      ;
; -0.530 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.559      ;
; -0.530 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.560      ;
; -0.526 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.555      ;
; -0.525 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.557      ;
; -0.523 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.552      ;
; -0.520 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.549      ;
; -0.517 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.547      ;
; -0.517 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.547      ;
; -0.516 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.545      ;
; -0.508 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.538      ;
; -0.508 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.537      ;
; -0.504 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.534      ;
; -0.494 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.523      ;
; -0.493 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.525      ;
; -0.476 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.505      ;
; -0.476 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.508      ;
; -0.476 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.508      ;
; -0.471 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.501      ;
; -0.471 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.504      ;
; -0.470 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.499      ;
; -0.465 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.494      ;
; -0.464 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.494      ;
; -0.461 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.491      ;
; -0.458 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.488      ;
; -0.457 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.486      ;
; -0.454 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.484      ;
; -0.449 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.478      ;
; -0.447 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.476      ;
; -0.444 ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.477      ;
; -0.437 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.467      ;
; -0.436 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.468      ;
; -0.436 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.468      ;
; -0.434 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.466      ;
; -0.434 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.466      ;
; -0.432 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.461      ;
; -0.425 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.454      ;
; -0.423 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.452      ;
; -0.418 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.447      ;
; -0.411 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.440      ;
; -0.410 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.439      ;
; -0.405 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.435      ;
; -0.404 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.433      ;
; -0.404 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.433      ;
; -0.403 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.432      ;
; -0.402 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.431      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                                      ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.068 ; ContadorMod10:dezena_hora|Q[2]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.964      ;
; 0.072 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 0.963      ;
; 0.072 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 0.963      ;
; 0.072 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 0.963      ;
; 0.072 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 0.963      ;
; 0.081 ; ContadorMod10:unidade_hora|Q[3] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.950      ;
; 0.082 ; ContadorMod10:dezena_hora|Q[3]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.950      ;
; 0.108 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.924      ;
; 0.109 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.923      ;
; 0.115 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.917      ;
; 0.124 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.908      ;
; 0.133 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.899      ;
; 0.136 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.896      ;
; 0.138 ; ContadorMod10:dezena_hora|Q[1]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.894      ;
; 0.149 ; ContadorMod10:unidade_hora|Q[1] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.882      ;
; 0.176 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.856      ;
; 0.177 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.855      ;
; 0.183 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.849      ;
; 0.183 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.849      ;
; 0.186 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.846      ;
; 0.192 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.840      ;
; 0.193 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.839      ;
; 0.194 ; ContadorMod10:dezena_hora|Q[0]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.838      ;
; 0.194 ; ContadorMod10:unidade_hora|Q[2] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.837      ;
; 0.204 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.828      ;
; 0.210 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.822      ;
; 0.213 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.819      ;
; 0.222 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.810      ;
; 0.227 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.805      ;
; 0.228 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.804      ;
; 0.230 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.802      ;
; 0.240 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.792      ;
; 0.240 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.792      ;
; 0.244 ; ContadorMod10:unidade_seg|Q[3]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.788      ;
; 0.245 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.787      ;
; 0.248 ; ContadorMod10:unidade_hora|Q[0] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.783      ;
; 0.251 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.781      ;
; 0.255 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.777      ;
; 0.260 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.772      ;
; 0.260 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.772      ;
; 0.262 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.770      ;
; 0.271 ; ContadorMod10:unidade_hora|Q[0] ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.009     ; 0.752      ;
; 0.271 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.761      ;
; 0.271 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.761      ;
; 0.272 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.760      ;
; 0.274 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.758      ;
; 0.274 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.758      ;
; 0.276 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.756      ;
; 0.277 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.755      ;
; 0.279 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.753      ;
; 0.282 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.750      ;
; 0.282 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.750      ;
; 0.283 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.749      ;
; 0.286 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.746      ;
; 0.287 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.745      ;
; 0.294 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.739      ;
; 0.294 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.739      ;
; 0.294 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.739      ;
; 0.294 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.739      ;
; 0.300 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.731      ;
; 0.300 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.731      ;
; 0.300 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.731      ;
; 0.300 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.731      ;
; 0.302 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.730      ;
; 0.303 ; ContadorMod10:unidade_seg|Q[1]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.729      ;
; 0.308 ; ContadorMod10:unidade_min|Q[2]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.724      ;
; 0.308 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.724      ;
; 0.308 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.724      ;
; 0.309 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.723      ;
; 0.309 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.723      ;
; 0.311 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.721      ;
; 0.313 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.719      ;
; 0.314 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.003     ; 0.715      ;
; 0.315 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.717      ;
; 0.316 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 0.714      ;
; 0.317 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 0.713      ;
; 0.318 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.004     ; 0.710      ;
; 0.319 ; ContadorMod10:unidade_hora|Q[2] ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.006     ; 0.707      ;
; 0.319 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.004     ; 0.709      ;
; 0.319 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.004     ; 0.709      ;
; 0.320 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.712      ;
; 0.320 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.712      ;
; 0.325 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.707      ;
; 0.325 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.707      ;
; 0.327 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.705      ;
; 0.328 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.704      ;
; 0.332 ; ContadorMod10:unidade_min|Q[1]  ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.700      ;
; 0.333 ; ContadorMod10:unidade_hora|Q[3] ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.006     ; 0.693      ;
; 0.334 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.698      ;
; 0.334 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.698      ;
; 0.336 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.696      ;
; 0.337 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.695      ;
; 0.337 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.695      ;
; 0.337 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.695      ;
; 0.338 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.694      ;
; 0.339 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.693      ;
; 0.360 ; ContadorMod10:unidade_seg|Q[2]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.672      ;
; 0.361 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.671      ;
; 0.361 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.671      ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                 ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.721 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; 0.000        ; 1.795      ; 0.367      ;
; -1.221 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; -0.500       ; 1.795      ; 0.367      ;
; 0.358  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.362  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.368  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.372  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.439  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.591      ;
; 0.448  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.600      ;
; 0.484  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.636      ;
; 0.496  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.500  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.508  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.660      ;
; 0.512  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.531  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.683      ;
; 0.531  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.683      ;
; 0.532  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.684      ;
; 0.535  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.544  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.696      ;
; 0.547  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.699      ;
; 0.556  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.708      ;
; 0.566  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.718      ;
; 0.566  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.718      ;
; 0.567  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.719      ;
; 0.570  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.722      ;
; 0.577  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.729      ;
; 0.578  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.730      ;
; 0.578  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.731      ;
; 0.591  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.743      ;
; 0.592  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.745      ;
; 0.601  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.753      ;
; 0.604  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.756      ;
; 0.606  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.758      ;
; 0.612  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.764      ;
; 0.613  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.765      ;
; 0.622  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.775      ;
; 0.636  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.641  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.641  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.648  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.649  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.658  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.810      ;
; 0.658  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.808      ;
; 0.659  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.812      ;
; 0.661  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.813      ;
; 0.661  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.813      ;
; 0.676  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.828      ;
; 0.678  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.003      ; 0.833      ;
; 0.683  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.835      ;
; 0.692  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.845      ;
; 0.696  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.848      ;
; 0.696  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.848      ;
; 0.697  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.848      ;
; 0.698  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.849      ;
; 0.698  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.849      ;
; 0.699  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.851      ;
; 0.701  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.852      ;
; 0.703  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.854      ;
; 0.703  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.855      ;
; 0.704  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.855      ;
; 0.705  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.856      ;
; 0.709  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.862      ;
; 0.711  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.863      ;
; 0.713  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.003      ; 0.868      ;
; 0.728  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.878      ;
; 0.729  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.879      ;
; 0.729  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.882      ;
; 0.731  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.883      ;
; 0.735  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.888      ;
; 0.737  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.889      ;
; 0.743  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.895      ;
; 0.744  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.896      ;
; 0.746  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.746  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.748  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.003      ; 0.903      ;
; 0.751  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.902      ;
; 0.759  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.764  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.764  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.764  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.764  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.766  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.766  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.773  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.926      ;
; 0.779  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.932      ;
; 0.781  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.933      ;
; 0.781  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.933      ;
; 0.782  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.932      ;
; 0.783  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.003      ; 0.938      ;
; 0.786  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.937      ;
; 0.787  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.939      ;
; 0.795  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.945      ;
; 0.799  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.949      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                                       ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cont_enable[0]                  ; cont_enable[0]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; load_enable_temp[3]             ; load_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.391      ;
; 0.243 ; load_enable_temp[5]             ; load_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.395      ;
; 0.248 ; ContadorMod10:unidade_seg|Q[3]  ; display0_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.400      ;
; 0.251 ; ContadorMod10:unidade_seg|Q[2]  ; display0_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.403      ;
; 0.257 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; ContadorMod10:dezena_hora|Q[2]  ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.410      ;
; 0.266 ; ContadorMod10:unidade_seg|Q[0]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.418      ;
; 0.315 ; ContadorMod10:unidade_min|Q[0]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.467      ;
; 0.316 ; load_enable_temp[2]             ; load_enable[2]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.468      ;
; 0.316 ; ContadorMod10:dezena_hora|Q[1]  ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.468      ;
; 0.338 ; ContadorMod10:dezena_min|Q[0]   ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 0.492      ;
; 0.341 ; ContadorMod10:dezena_min|Q[3]   ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 0.495      ;
; 0.342 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 0.492      ;
; 0.366 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.518      ;
; 0.371 ; ContadorMod10:dezena_hora|Q[3]  ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; ContadorMod10:dezena_min|Q[3]   ; display1_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; ContadorMod10:unidade_min|Q[3]  ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; ContadorMod10:dezena_min|Q[2]   ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 0.528      ;
; 0.376 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; ContadorMod10:dezena_min|Q[1]   ; display1_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; ContadorMod10:dezena_min|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.532      ;
; 0.382 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; ContadorMod10:unidade_seg|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; ContadorMod10:dezena_min|Q[0]   ; display1_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.537      ;
; 0.388 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.540      ;
; 0.393 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.545      ;
; 0.394 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.546      ;
; 0.395 ; ContadorMod10:unidade_seg|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.547      ;
; 0.399 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.551      ;
; 0.428 ; ContadorMod10:unidade_min|Q[0]  ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.003     ; 0.577      ;
; 0.428 ; ContadorMod10:unidade_min|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.003     ; 0.577      ;
; 0.431 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.583      ;
; 0.431 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.583      ;
; 0.431 ; ContadorMod10:dezena_min|Q[1]   ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 0.585      ;
; 0.433 ; ContadorMod10:unidade_min|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.003     ; 0.582      ;
; 0.434 ; ContadorMod10:unidade_min|Q[3]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.586      ;
; 0.435 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.587      ;
; 0.435 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.003     ; 0.584      ;
; 0.436 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.588      ;
; 0.437 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.589      ;
; 0.438 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.590      ;
; 0.439 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.591      ;
; 0.439 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.003     ; 0.588      ;
; 0.439 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.003     ; 0.588      ;
; 0.439 ; ContadorMod10:dezena_seg|Q[1]   ; display1_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.005      ; 0.596      ;
; 0.440 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.004     ; 0.588      ;
; 0.441 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.593      ;
; 0.442 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.594      ;
; 0.443 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 0.593      ;
; 0.443 ; ContadorMod10:dezena_seg|Q[3]   ; display1_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.005      ; 0.600      ;
; 0.443 ; ContadorMod10:dezena_seg|Q[0]   ; display1_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.005      ; 0.600      ;
; 0.444 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.596      ;
; 0.446 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.598      ;
; 0.450 ; ContadorMod10:unidade_min|Q[2]  ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.602      ;
; 0.451 ; ContadorMod10:dezena_hora|Q[0]  ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.603      ;
; 0.458 ; load_enable_temp[4]             ; load_enable[4]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.609      ;
; 0.470 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 0.620      ;
; 0.470 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.622      ;
; 0.470 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 0.620      ;
; 0.472 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.624      ;
; 0.473 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 0.623      ;
; 0.473 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.625      ;
; 0.477 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.629      ;
; 0.478 ; ContadorMod10:unidade_min|Q[1]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.630      ;
; 0.478 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 0.628      ;
; 0.481 ; ContadorMod10:unidade_min|Q[3]  ; display0_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.003     ; 0.630      ;
; 0.481 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.633      ;
; 0.485 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.637      ;
; 0.485 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.637      ;
; 0.487 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.639      ;
; 0.488 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.640      ;
; 0.490 ; ContadorMod10:unidade_min|Q[2]  ; display0_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.003     ; 0.639      ;
; 0.490 ; ContadorMod10:dezena_seg|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.005      ; 0.647      ;
; 0.490 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.642      ;
; 0.490 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.642      ;
; 0.492 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.644      ;
; 0.492 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.644      ;
; 0.497 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.649      ;
; 0.499 ; ContadorMod10:unidade_hora|Q[1] ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.006     ; 0.645      ;
; 0.513 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.665      ;
; 0.513 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.665      ;
; 0.513 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.665      ;
; 0.513 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.665      ;
; 0.514 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.666      ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[5]|clk           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[4]                  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 0.819  ; 0.819  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.819  ; 0.819  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.615  ; 0.615  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.463  ; 0.463  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.249  ; 0.249  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.542  ; 0.542  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.525  ; 0.525  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.038 ; -0.038 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.647  ; 0.647  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 0.391  ; 0.391  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.064 ; -0.064 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.171 ; -0.171 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.204 ; -0.204 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.019 ; -0.019 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.092  ; 0.092  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.189  ; 0.189  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.391  ; 0.391  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.333  ; 0.333  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.992 ; 3.992 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.970 ; 3.970 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.992 ; 3.992 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.943 ; 3.943 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.988 ; 3.988 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.877 ; 3.877 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.872 ; 3.872 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.872 ; 3.872 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.006 ; 4.006 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.006 ; 4.006 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.837 ; 3.837 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.841 ; 3.841 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.852 ; 3.852 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.851 ; 3.851 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.004 ; 4.004 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.957 ; 3.957 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.192 ; 4.192 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.123 ; 4.123 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.039 ; 4.039 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.083 ; 4.083 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.089 ; 4.089 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.133 ; 4.133 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.182 ; 4.182 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.192 ; 4.192 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.227 ; 4.227 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.074 ; 4.074 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.227 ; 4.227 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.224 ; 4.224 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.080 ; 4.080 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.060 ; 4.060 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.086 ; 4.086 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.086 ; 4.086 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.745 ; 3.745 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.845 ; 3.845 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.864 ; 3.864 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.817 ; 3.817 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.862 ; 3.862 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.751 ; 3.751 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.745 ; 3.745 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.746 ; 3.746 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.720 ; 3.720 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.888 ; 3.888 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.720 ; 3.720 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.721 ; 3.721 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.734 ; 3.734 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.738 ; 3.738 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.882 ; 3.882 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.839 ; 3.839 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.929 ; 3.929 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.000 ; 4.000 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.929 ; 3.929 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.968 ; 3.968 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.968 ; 3.968 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.026 ; 4.026 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.058 ; 4.058 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.086 ; 4.086 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.933 ; 3.933 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.936 ; 3.936 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.094 ; 4.094 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.091 ; 4.091 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.944 ; 3.944 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.933 ; 3.933 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.958 ; 3.958 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.964 ; 3.964 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                              ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                   ; -3.379  ; -2.692 ; N/A      ; N/A     ; -1.631              ;
;  CLOCK_50                          ; -3.379  ; -2.692 ; N/A      ; N/A     ; -1.631              ;
;  Divisor50Clk:divisor_clk|clk_temp ; -1.438  ; 0.215  ; N/A      ; N/A     ; -0.611              ;
; Design-wide TNS                    ; -94.2   ; -2.692 ; 0.0      ; 0.0     ; -100.613            ;
;  CLOCK_50                          ; -59.264 ; -2.692 ; N/A      ; N/A     ; -33.403             ;
;  Divisor50Clk:divisor_clk|clk_temp ; -34.936 ; 0.000  ; N/A      ; N/A     ; -67.210             ;
+------------------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 2.739 ; 2.739 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.739 ; 2.739 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.433 ; 2.433 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.970 ; 1.970 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.503 ; 1.503 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.288 ; 2.288 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.340 ; 2.340 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.880 ; 0.880 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.442 ; 2.442 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 0.391  ; 0.391  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.064 ; -0.064 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.171 ; -0.171 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.204 ; -0.204 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.019 ; -0.019 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.092  ; 0.092  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.189  ; 0.189  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.391  ; 0.391  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.333  ; 0.333  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.976 ; 7.976 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.866 ; 7.866 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.976 ; 7.976 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.864 ; 7.864 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.940 ; 7.940 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.619 ; 7.619 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.642 ; 7.642 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.645 ; 7.645 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.952 ; 7.952 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.894 ; 7.894 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.583 ; 7.583 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.584 ; 7.584 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.564 ; 7.564 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.604 ; 7.604 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.952 ; 7.952 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.851 ; 7.851 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.496 ; 8.496 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.352 ; 8.352 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.130 ; 8.130 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.144 ; 8.144 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.174 ; 8.174 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.367 ; 8.367 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.479 ; 8.479 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.496 ; 8.496 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.414 ; 8.414 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.123 ; 8.123 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.414 ; 8.414 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.407 ; 8.407 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.186 ; 8.186 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.162 ; 8.162 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.235 ; 8.235 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.221 ; 8.221 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.745 ; 3.745 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.845 ; 3.845 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.864 ; 3.864 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.817 ; 3.817 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.862 ; 3.862 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.751 ; 3.751 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.745 ; 3.745 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.746 ; 3.746 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.720 ; 3.720 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.888 ; 3.888 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.720 ; 3.720 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.721 ; 3.721 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.734 ; 3.734 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.738 ; 3.738 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.882 ; 3.882 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.839 ; 3.839 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.929 ; 3.929 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.000 ; 4.000 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.929 ; 3.929 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.968 ; 3.968 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.968 ; 3.968 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.026 ; 4.026 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.058 ; 4.058 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.086 ; 4.086 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.933 ; 3.933 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.936 ; 3.936 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.094 ; 4.094 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.091 ; 4.091 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.944 ; 3.944 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.933 ; 3.933 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.958 ; 3.958 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.964 ; 3.964 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; CLOCK_50                          ; CLOCK_50                          ; 675      ; 0        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50                          ; 1        ; 1        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 238      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; CLOCK_50                          ; CLOCK_50                          ; 675      ; 0        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50                          ; 1        ; 1        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 238      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 76    ; 76   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May  5 19:01:51 2017
Info: Command: quartus_sta ex2c -c Relogio
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Relogio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name Divisor50Clk:divisor_clk|clk_temp Divisor50Clk:divisor_clk|clk_temp
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.379
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.379       -59.264 CLOCK_50 
    Info (332119):    -1.438       -34.936 Divisor50Clk:divisor_clk|clk_temp 
Info (332146): Worst-case hold slack is -2.692
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.692        -2.692 CLOCK_50 
    Info (332119):     0.445         0.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631       -33.403 CLOCK_50 
    Info (332119):    -0.611       -67.210 Divisor50Clk:divisor_clk|clk_temp 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.835
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.835        -9.816 CLOCK_50 
    Info (332119):     0.068         0.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332146): Worst-case hold slack is -1.721
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.721        -1.721 CLOCK_50 
    Info (332119):     0.215         0.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -27.380 CLOCK_50 
    Info (332119):    -0.500       -55.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 313 megabytes
    Info: Processing ended: Fri May  5 19:01:52 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


