\hypertarget{group___u_a_r_t___register___masks}{}\section{U\+A\+RT Register Masks}
\label{group___u_a_r_t___register___masks}\index{UART Register Masks@{UART Register Masks}}
\subsection*{B\+DH -\/ U\+A\+RT Baud Rate Registers\+: High}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga2680dc8176b0c933b4a1b77c5dbb64b7}\label{group___u_a_r_t___register___masks_ga2680dc8176b0c933b4a1b77c5dbb64b7}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+S\+B\+R\+\_\+\+M\+A\+SK}~(0x1\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gac38d8a98be282d97c4837597a6c02cda}\label{group___u_a_r_t___register___masks_gac38d8a98be282d97c4837597a6c02cda}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+S\+B\+R\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga7d337242135cdbd812b7da47758fbdb6}{U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+S\+BR}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+S\+B\+R\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+S\+B\+R\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga0882debd8f2c52d4ab8461b22b6519d9}\label{group___u_a_r_t___register___masks_ga0882debd8f2c52d4ab8461b22b6519d9}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+R\+X\+E\+D\+G\+I\+E\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga97c5d15ae3144492e364744236aa10f7}\label{group___u_a_r_t___register___masks_ga97c5d15ae3144492e364744236aa10f7}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+R\+X\+E\+D\+G\+I\+E\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga2f219c309508a7b5a350e2b5cdb1f0bf}{U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+R\+X\+E\+D\+G\+IE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+R\+X\+E\+D\+G\+I\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+R\+X\+E\+D\+G\+I\+E\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{B\+DL -\/ U\+A\+RT Baud Rate Registers\+: Low}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga4471e77a5cfda8db1950aac0b204d964}\label{group___u_a_r_t___register___masks_ga4471e77a5cfda8db1950aac0b204d964}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+B\+D\+L\+\_\+\+S\+B\+R\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gad59af590652e14fd8d4a0d46ce48205a}\label{group___u_a_r_t___register___masks_gad59af590652e14fd8d4a0d46ce48205a}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+B\+D\+L\+\_\+\+S\+B\+R\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga558b42c8b256ac9201985ce5c618f642}{U\+A\+R\+T\+\_\+\+B\+D\+L\+\_\+\+S\+BR}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+B\+D\+L\+\_\+\+S\+B\+R\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+B\+D\+L\+\_\+\+S\+B\+R\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C1 -\/ U\+A\+RT Control Register 1}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga5a1c05b549b94de9232fbac665b3f584}\label{group___u_a_r_t___register___masks_ga5a1c05b549b94de9232fbac665b3f584}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C1\+\_\+\+P\+T\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga1638e7faa5063dab6afd34353fde4c89}\label{group___u_a_r_t___register___masks_ga1638e7faa5063dab6afd34353fde4c89}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C1\+\_\+\+P\+T\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gaf1c2f3c8a89397e4ccce509a2800250a}{U\+A\+R\+T\+\_\+\+C1\+\_\+\+PT}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C1\+\_\+\+P\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C1\+\_\+\+P\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga0204f696872c2e5f92413bb11d0170d1}\label{group___u_a_r_t___register___masks_ga0204f696872c2e5f92413bb11d0170d1}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C1\+\_\+\+P\+E\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga1113f7bea6e6612fcc04db049d41cd1e}\label{group___u_a_r_t___register___masks_ga1113f7bea6e6612fcc04db049d41cd1e}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C1\+\_\+\+P\+E\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga5aa3c8b737df2a5511d41513d4e4533f}{U\+A\+R\+T\+\_\+\+C1\+\_\+\+PE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C1\+\_\+\+P\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C1\+\_\+\+P\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga52e0789bf5650788a4ecbed75cd2b3d3}\label{group___u_a_r_t___register___masks_ga52e0789bf5650788a4ecbed75cd2b3d3}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C1\+\_\+\+I\+L\+T\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga6066d98a54cf4ba19f40a196a0bd3ee0}\label{group___u_a_r_t___register___masks_ga6066d98a54cf4ba19f40a196a0bd3ee0}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C1\+\_\+\+I\+L\+T\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga1598f03dbad6c945f32558c959ac6395}{U\+A\+R\+T\+\_\+\+C1\+\_\+\+I\+LT}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C1\+\_\+\+I\+L\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C1\+\_\+\+I\+L\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga84ef48b565c1e3526a3c392b8ce9cf83}\label{group___u_a_r_t___register___masks_ga84ef48b565c1e3526a3c392b8ce9cf83}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C1\+\_\+\+W\+A\+K\+E\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gac7a94bf100cb9654ac28fe9e58b1db42}\label{group___u_a_r_t___register___masks_gac7a94bf100cb9654ac28fe9e58b1db42}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C1\+\_\+\+W\+A\+K\+E\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga3a2197e67db725e3c544ba09ad5e0bbf}{U\+A\+R\+T\+\_\+\+C1\+\_\+\+W\+A\+KE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C1\+\_\+\+W\+A\+K\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C1\+\_\+\+W\+A\+K\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gabbe5c7cb60072d535d068446606414c5}\label{group___u_a_r_t___register___masks_gabbe5c7cb60072d535d068446606414c5}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C1\+\_\+\+M\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga591070f161ecf5cf35b0e6927b5e4c77}\label{group___u_a_r_t___register___masks_ga591070f161ecf5cf35b0e6927b5e4c77}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C1\+\_\+\+M\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga3af9677680bdf096bee0166fef054578}{U\+A\+R\+T\+\_\+\+C1\+\_\+M}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C1\+\_\+\+M\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C1\+\_\+\+M\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaaeb3cc3491cd77f71150bfa9cce03518}\label{group___u_a_r_t___register___masks_gaaeb3cc3491cd77f71150bfa9cce03518}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C1\+\_\+\+R\+S\+R\+C\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gac773b486d570b26d17a7d522016f683a}\label{group___u_a_r_t___register___masks_gac773b486d570b26d17a7d522016f683a}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C1\+\_\+\+R\+S\+R\+C\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gada4ce6830d36936f49a6877cbf95ef88}{U\+A\+R\+T\+\_\+\+C1\+\_\+\+R\+S\+RC}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C1\+\_\+\+R\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C1\+\_\+\+R\+S\+R\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga08f1bbd905640d81967f9fb6d4ed8ec8}\label{group___u_a_r_t___register___masks_ga08f1bbd905640d81967f9fb6d4ed8ec8}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C1\+\_\+\+L\+O\+O\+P\+S\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gac6beea8a7bad0b0fc3c3535f629fcf3a}\label{group___u_a_r_t___register___masks_gac6beea8a7bad0b0fc3c3535f629fcf3a}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C1\+\_\+\+L\+O\+O\+P\+S\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gaa1bea216b81e950a7517643e4c53f1b8}{U\+A\+R\+T\+\_\+\+C1\+\_\+\+L\+O\+O\+PS}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C1\+\_\+\+L\+O\+O\+P\+S\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C1\+\_\+\+L\+O\+O\+P\+S\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C2 -\/ U\+A\+RT Control Register 2}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga8d243e5b3a3ece12bdeca818bacb15ee}\label{group___u_a_r_t___register___masks_ga8d243e5b3a3ece12bdeca818bacb15ee}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C2\+\_\+\+S\+B\+K\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga94f62ff8a45a08ae54b40da725fb245b}\label{group___u_a_r_t___register___masks_ga94f62ff8a45a08ae54b40da725fb245b}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C2\+\_\+\+S\+B\+K\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga5d861d856f5540b2349706263333089b}{U\+A\+R\+T\+\_\+\+C2\+\_\+\+S\+BK}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C2\+\_\+\+S\+B\+K\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C2\+\_\+\+S\+B\+K\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga279868a42acca3c1eeba8c53bb94b208}\label{group___u_a_r_t___register___masks_ga279868a42acca3c1eeba8c53bb94b208}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+W\+U\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaa163993d547a96c2ea002ff52e6b0971}\label{group___u_a_r_t___register___masks_gaa163993d547a96c2ea002ff52e6b0971}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+W\+U\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gadbfac0194fbb2ff77f387fc784c43db9}{U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+WU}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+W\+U\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+W\+U\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga181a8e8fd0f780d45f1bff7c76836fe5}\label{group___u_a_r_t___register___masks_ga181a8e8fd0f780d45f1bff7c76836fe5}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+E\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga65bf907ff7aaa0afeb5a3c34ff3a4b2c}\label{group___u_a_r_t___register___masks_ga65bf907ff7aaa0afeb5a3c34ff3a4b2c}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+E\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gabc3ac11f306e028e40b72324f9ad2134}{U\+A\+R\+T\+\_\+\+C2\+\_\+\+RE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga3ac02e42b689641339aadf50ba868492}\label{group___u_a_r_t___register___masks_ga3ac02e42b689641339aadf50ba868492}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+E\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga249d6d4f12178dac9cb19afecf1b165c}\label{group___u_a_r_t___register___masks_ga249d6d4f12178dac9cb19afecf1b165c}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+E\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga5d3a9fe7e0515bf26c00deeb9feee1f7}{U\+A\+R\+T\+\_\+\+C2\+\_\+\+TE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga646831f578232754b613c506d70eb282}\label{group___u_a_r_t___register___masks_ga646831f578232754b613c506d70eb282}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C2\+\_\+\+I\+L\+I\+E\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaccb0ebb3f9bca9de659c4935cd895b06}\label{group___u_a_r_t___register___masks_gaccb0ebb3f9bca9de659c4935cd895b06}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C2\+\_\+\+I\+L\+I\+E\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga474c8e26d806cf79cbddfdf496fc0364}{U\+A\+R\+T\+\_\+\+C2\+\_\+\+I\+L\+IE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C2\+\_\+\+I\+L\+I\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C2\+\_\+\+I\+L\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaa2cb31ebff38bb70191a8852eb0216aa}\label{group___u_a_r_t___register___masks_gaa2cb31ebff38bb70191a8852eb0216aa}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+I\+E\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga586c552161616eeaf685b689dde5543a}\label{group___u_a_r_t___register___masks_ga586c552161616eeaf685b689dde5543a}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+I\+E\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gaed8f6d904d9a0d90e1d229c80feba333}{U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+IE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+I\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga74dd6677d7d42454ae44951e847f13bc}\label{group___u_a_r_t___register___masks_ga74dd6677d7d42454ae44951e847f13bc}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+C\+I\+E\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga65e55db1b4ca8940fee39d77256fbcaf}\label{group___u_a_r_t___register___masks_ga65e55db1b4ca8940fee39d77256fbcaf}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+C\+I\+E\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gad31f5502fa085d8e935b3b0b39e2bc1c}{U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+C\+IE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+C\+I\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+C\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga0b4f935e44fda4076d7c8964c9d1e409}\label{group___u_a_r_t___register___masks_ga0b4f935e44fda4076d7c8964c9d1e409}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+I\+E\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaa216636f49f8f34524a376362792be1c}\label{group___u_a_r_t___register___masks_gaa216636f49f8f34524a376362792be1c}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+I\+E\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gabf3aa2f03e44054106f21bf212203ef0}{U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+IE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+I\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+I\+E\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S1 -\/ U\+A\+RT Status Register 1}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga4116bba67a2cf49c9623e62e3b499ee3}\label{group___u_a_r_t___register___masks_ga4116bba67a2cf49c9623e62e3b499ee3}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S1\+\_\+\+P\+F\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga79ce3db2e0a8eaa687b01942adf36468}\label{group___u_a_r_t___register___masks_ga79ce3db2e0a8eaa687b01942adf36468}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S1\+\_\+\+P\+F\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga2bac368f791a24b95f7f99618b6c4200}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+PF}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S1\+\_\+\+P\+F\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S1\+\_\+\+P\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga83b62a5246fdb7f0aaaffb92074c9e0f}\label{group___u_a_r_t___register___masks_ga83b62a5246fdb7f0aaaffb92074c9e0f}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S1\+\_\+\+F\+E\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga2795a7498ce3e3d09703c4cec6378531}\label{group___u_a_r_t___register___masks_ga2795a7498ce3e3d09703c4cec6378531}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S1\+\_\+\+F\+E\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga04b763409625dda02fc70e246fe93896}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+FE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S1\+\_\+\+F\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S1\+\_\+\+F\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gadfaa4f856facd373c0441b6e89bd87ba}\label{group___u_a_r_t___register___masks_gadfaa4f856facd373c0441b6e89bd87ba}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S1\+\_\+\+N\+F\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga7b2eb195cce2f086cd1b0c136eced375}\label{group___u_a_r_t___register___masks_ga7b2eb195cce2f086cd1b0c136eced375}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S1\+\_\+\+N\+F\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga760a28191818b8f67d146ea395e0fe5c}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+NF}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S1\+\_\+\+N\+F\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S1\+\_\+\+N\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gac8102fb901477551dcc8505b3afb5272}\label{group___u_a_r_t___register___masks_gac8102fb901477551dcc8505b3afb5272}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S1\+\_\+\+O\+R\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga34422d4914b457201229c9e14c74ced6}\label{group___u_a_r_t___register___masks_ga34422d4914b457201229c9e14c74ced6}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S1\+\_\+\+O\+R\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga6a14f8ba40e6532f7ec986123702c119}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+OR}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S1\+\_\+\+O\+R\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S1\+\_\+\+O\+R\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gac1b555f14295616d01152013fe7704b9}\label{group___u_a_r_t___register___masks_gac1b555f14295616d01152013fe7704b9}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S1\+\_\+\+I\+D\+L\+E\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaf3efb8b468c18b3060dfc91b94256f82}\label{group___u_a_r_t___register___masks_gaf3efb8b468c18b3060dfc91b94256f82}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S1\+\_\+\+I\+D\+L\+E\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga59de164dc42e25b8ecf4625ad1271025}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+I\+D\+LE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S1\+\_\+\+I\+D\+L\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S1\+\_\+\+I\+D\+L\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gab62f7e1b8548b5bbe5686f31c4beae61}\label{group___u_a_r_t___register___masks_gab62f7e1b8548b5bbe5686f31c4beae61}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S1\+\_\+\+R\+D\+R\+F\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga346046d0c13d06cc9c382967d1efc56e}\label{group___u_a_r_t___register___masks_ga346046d0c13d06cc9c382967d1efc56e}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S1\+\_\+\+R\+D\+R\+F\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gac46eb706bfaad219357e4a1968daf839}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+R\+D\+RF}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S1\+\_\+\+R\+D\+R\+F\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S1\+\_\+\+R\+D\+R\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga8a78686c3c82eeb352b85f0699361558}\label{group___u_a_r_t___register___masks_ga8a78686c3c82eeb352b85f0699361558}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+C\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga400fc3dbecf13c75447bbc006c49bdbc}\label{group___u_a_r_t___register___masks_ga400fc3dbecf13c75447bbc006c49bdbc}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+C\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga6547a749564447be3c48693c268e0373}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+TC}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+C\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaa7d30e83d1a7d0a544393186508a667e}\label{group___u_a_r_t___register___masks_gaa7d30e83d1a7d0a544393186508a667e}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+D\+R\+E\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga5c58dab9e10b6e9c41ecf6999b56ea0c}\label{group___u_a_r_t___register___masks_ga5c58dab9e10b6e9c41ecf6999b56ea0c}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+D\+R\+E\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gac96f17340c0eafb40ca8a6688fc08a88}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+D\+RE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+D\+R\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+D\+R\+E\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S2 -\/ U\+A\+RT Status Register 2}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaa16c5c48ff5ecf080e485880145828c0}\label{group___u_a_r_t___register___masks_gaa16c5c48ff5ecf080e485880145828c0}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+A\+F\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga0eb8d9ed83a7cb0ed2edc0d3906ac5f1}\label{group___u_a_r_t___register___masks_ga0eb8d9ed83a7cb0ed2edc0d3906ac5f1}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+A\+F\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga6fb68989d33d0cd0c7908bd5bf3e498b}{U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+AF}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+A\+F\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+A\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gab2b333a78ce968eece87bcecd87a8673}\label{group___u_a_r_t___register___masks_gab2b333a78ce968eece87bcecd87a8673}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S2\+\_\+\+B\+R\+K13\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga6b19eb1eefbef73859cc6eec77d863e4}\label{group___u_a_r_t___register___masks_ga6b19eb1eefbef73859cc6eec77d863e4}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S2\+\_\+\+B\+R\+K13\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga239a880d2d8279a8d9b91ac1a828735e}{U\+A\+R\+T\+\_\+\+S2\+\_\+\+B\+R\+K13}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S2\+\_\+\+B\+R\+K13\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S2\+\_\+\+B\+R\+K13\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gac04113c9c307f88a4e51db472d274eee}\label{group___u_a_r_t___register___masks_gac04113c9c307f88a4e51db472d274eee}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+W\+U\+I\+D\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga9a972894e69ee588eab48c8436be9fde}\label{group___u_a_r_t___register___masks_ga9a972894e69ee588eab48c8436be9fde}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+W\+U\+I\+D\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga7e1318e556cb7bc793cf3949d11ed655}{U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+W\+U\+ID}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+W\+U\+I\+D\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+W\+U\+I\+D\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga80b6af8d528290157cd93b8e33402e9e}\label{group___u_a_r_t___register___masks_ga80b6af8d528290157cd93b8e33402e9e}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+I\+N\+V\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga9e9f9f846534bbefdb7c7b88a66d29fc}\label{group___u_a_r_t___register___masks_ga9e9f9f846534bbefdb7c7b88a66d29fc}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+I\+N\+V\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga3cf566570570ff8a6a70e2cbea1959a8}{U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+I\+NV}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+I\+N\+V\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+I\+N\+V\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga864a0b6ff26ed84f04d0b2f36a30468a}\label{group___u_a_r_t___register___masks_ga864a0b6ff26ed84f04d0b2f36a30468a}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S2\+\_\+\+M\+S\+B\+F\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaf1e853675fb82a43501d259573de5eca}\label{group___u_a_r_t___register___masks_gaf1e853675fb82a43501d259573de5eca}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S2\+\_\+\+M\+S\+B\+F\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga4df4aaa4974f36b04468c277f050dc18}{U\+A\+R\+T\+\_\+\+S2\+\_\+\+M\+S\+BF}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S2\+\_\+\+M\+S\+B\+F\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S2\+\_\+\+M\+S\+B\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga17b9dd16869c5185f2be9c1394fcede5}\label{group___u_a_r_t___register___masks_ga17b9dd16869c5185f2be9c1394fcede5}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+E\+D\+G\+I\+F\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gab5a85582d800238efb298c45e578a83e}\label{group___u_a_r_t___register___masks_gab5a85582d800238efb298c45e578a83e}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+E\+D\+G\+I\+F\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga459c87da07a68b9fe3cf87e1e1791a96}{U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+E\+D\+G\+IF}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+E\+D\+G\+I\+F\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+E\+D\+G\+I\+F\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C3 -\/ U\+A\+RT Control Register 3}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gadf1ad2301848b5812b84658d02cc2006}\label{group___u_a_r_t___register___masks_gadf1ad2301848b5812b84658d02cc2006}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C3\+\_\+\+P\+E\+I\+E\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gad14f9faaee56b818a04794694960fa6a}\label{group___u_a_r_t___register___masks_gad14f9faaee56b818a04794694960fa6a}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C3\+\_\+\+P\+E\+I\+E\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gab96d251fa95f8fdd25ae55374c23f698}{U\+A\+R\+T\+\_\+\+C3\+\_\+\+P\+E\+IE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C3\+\_\+\+P\+E\+I\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C3\+\_\+\+P\+E\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaf165d0ae5fd464a2ec367e29d1dedcb2}\label{group___u_a_r_t___register___masks_gaf165d0ae5fd464a2ec367e29d1dedcb2}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C3\+\_\+\+F\+E\+I\+E\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gac08e14a1c915cfa377176fc6d491e38d}\label{group___u_a_r_t___register___masks_gac08e14a1c915cfa377176fc6d491e38d}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C3\+\_\+\+F\+E\+I\+E\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gae7d1ccc17fbd5c274fd85b1e8dca26c3}{U\+A\+R\+T\+\_\+\+C3\+\_\+\+F\+E\+IE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C3\+\_\+\+F\+E\+I\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C3\+\_\+\+F\+E\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga1e485aea10f0176919ae060d0ee1d709}\label{group___u_a_r_t___register___masks_ga1e485aea10f0176919ae060d0ee1d709}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C3\+\_\+\+N\+E\+I\+E\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gae70ab8b995df889314915948d51ae783}\label{group___u_a_r_t___register___masks_gae70ab8b995df889314915948d51ae783}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C3\+\_\+\+N\+E\+I\+E\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga7582f63e07e8c9277c1b946740b7ae65}{U\+A\+R\+T\+\_\+\+C3\+\_\+\+N\+E\+IE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C3\+\_\+\+N\+E\+I\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C3\+\_\+\+N\+E\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga85999d87eca30c526580b0d060f2aff5}\label{group___u_a_r_t___register___masks_ga85999d87eca30c526580b0d060f2aff5}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C3\+\_\+\+O\+R\+I\+E\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga3e65d9370ba1e2d05042db7ed72e599b}\label{group___u_a_r_t___register___masks_ga3e65d9370ba1e2d05042db7ed72e599b}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C3\+\_\+\+O\+R\+I\+E\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga04167af161829d23c6b8ab2a6a2a85d0}{U\+A\+R\+T\+\_\+\+C3\+\_\+\+O\+R\+IE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C3\+\_\+\+O\+R\+I\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C3\+\_\+\+O\+R\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga6c9c90706e66f4bfa8fb53dd0407e579}\label{group___u_a_r_t___register___masks_ga6c9c90706e66f4bfa8fb53dd0407e579}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C3\+\_\+\+T\+X\+I\+N\+V\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga99b840aeb5c25012354a1cd40ec35de7}\label{group___u_a_r_t___register___masks_ga99b840aeb5c25012354a1cd40ec35de7}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C3\+\_\+\+T\+X\+I\+N\+V\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gaa6ad5229b8a54a92275e3b0df3e7fa34}{U\+A\+R\+T\+\_\+\+C3\+\_\+\+T\+X\+I\+NV}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C3\+\_\+\+T\+X\+I\+N\+V\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C3\+\_\+\+T\+X\+I\+N\+V\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gae9909f5ed584e6647deec86775f025e7}\label{group___u_a_r_t___register___masks_gae9909f5ed584e6647deec86775f025e7}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C3\+\_\+\+T\+X\+D\+I\+R\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gafd8df440afc872879f09780112122e6a}\label{group___u_a_r_t___register___masks_gafd8df440afc872879f09780112122e6a}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C3\+\_\+\+T\+X\+D\+I\+R\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gad35a402902991eca559706c36b3d03b1}{U\+A\+R\+T\+\_\+\+C3\+\_\+\+T\+X\+D\+IR}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C3\+\_\+\+T\+X\+D\+I\+R\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C3\+\_\+\+T\+X\+D\+I\+R\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaec915ed2882cf21feb385399e44b5a9b}\label{group___u_a_r_t___register___masks_gaec915ed2882cf21feb385399e44b5a9b}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C3\+\_\+\+T8\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga98e310521d3edf56770be85701a65142}\label{group___u_a_r_t___register___masks_ga98e310521d3edf56770be85701a65142}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C3\+\_\+\+T8\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga3b929e2da40f805287829de95e818a27}{U\+A\+R\+T\+\_\+\+C3\+\_\+\+T8}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C3\+\_\+\+T8\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C3\+\_\+\+T8\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gae17bda6e18ad786d2cedf0105976d9dc}\label{group___u_a_r_t___register___masks_gae17bda6e18ad786d2cedf0105976d9dc}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C3\+\_\+\+R8\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gab1799b4eb595a66cc5995e206e001f78}\label{group___u_a_r_t___register___masks_gab1799b4eb595a66cc5995e206e001f78}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C3\+\_\+\+R8\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gac668b91c6cd9a74233365d17fdd23f47}{U\+A\+R\+T\+\_\+\+C3\+\_\+\+R8}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C3\+\_\+\+R8\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C3\+\_\+\+R8\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{D -\/ U\+A\+RT Data Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gabb8507803e62ff2f8cc3a3c7f9fc43c2}\label{group___u_a_r_t___register___masks_gabb8507803e62ff2f8cc3a3c7f9fc43c2}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+D\+\_\+\+R\+T\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga045cb82177942d68eb711a61ee412768}\label{group___u_a_r_t___register___masks_ga045cb82177942d68eb711a61ee412768}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+D\+\_\+\+R\+T\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga39c00eb3f36315de588767113f3133cd}\label{group___u_a_r_t___register___masks_ga39c00eb3f36315de588767113f3133cd}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+D\+\_\+\+RT}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+D\+\_\+\+R\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+D\+\_\+\+R\+T\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{M\+A1 -\/ U\+A\+RT Match Address Registers 1}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaa4fe1e60d0ca635fd633af77c3b63998}\label{group___u_a_r_t___register___masks_gaa4fe1e60d0ca635fd633af77c3b63998}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+M\+A1\+\_\+\+M\+A\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga878daa0e87ec3da2299c223b6b234976}\label{group___u_a_r_t___register___masks_ga878daa0e87ec3da2299c223b6b234976}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+M\+A1\+\_\+\+M\+A\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga6602fd7e07866385c7cd1ad2784fe334}{U\+A\+R\+T\+\_\+\+M\+A1\+\_\+\+MA}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+M\+A1\+\_\+\+M\+A\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+M\+A1\+\_\+\+M\+A\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{M\+A2 -\/ U\+A\+RT Match Address Registers 2}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga700f51ab869350daee42b8ae9c655ffd}\label{group___u_a_r_t___register___masks_ga700f51ab869350daee42b8ae9c655ffd}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+M\+A2\+\_\+\+M\+A\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga1ecfe245065ed459b087fc0d629b3f07}\label{group___u_a_r_t___register___masks_ga1ecfe245065ed459b087fc0d629b3f07}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+M\+A2\+\_\+\+M\+A\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gaf2427a2534075e01475f46219e742b00}{U\+A\+R\+T\+\_\+\+M\+A2\+\_\+\+MA}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+M\+A2\+\_\+\+M\+A\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+M\+A2\+\_\+\+M\+A\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C4 -\/ U\+A\+RT Control Register 4}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga2f0ab4e5358add87747c744f8ba324fb}\label{group___u_a_r_t___register___masks_ga2f0ab4e5358add87747c744f8ba324fb}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C4\+\_\+\+B\+R\+F\+A\+\_\+\+M\+A\+SK}~(0x1\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gae8cac47de1cbd8f8bd2cb10133e4f603}\label{group___u_a_r_t___register___masks_gae8cac47de1cbd8f8bd2cb10133e4f603}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C4\+\_\+\+B\+R\+F\+A\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga6f2c51a18bd4fe60b12fc2e68a18988b}{U\+A\+R\+T\+\_\+\+C4\+\_\+\+B\+R\+FA}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C4\+\_\+\+B\+R\+F\+A\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C4\+\_\+\+B\+R\+F\+A\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga9e9d5093d6aec7bd4c3f418ee54f8801}\label{group___u_a_r_t___register___masks_ga9e9d5093d6aec7bd4c3f418ee54f8801}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C4\+\_\+\+M10\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gafd4cf70aa0988a96e3744eae7a0f036d}\label{group___u_a_r_t___register___masks_gafd4cf70aa0988a96e3744eae7a0f036d}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C4\+\_\+\+M10\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga7cf6f5b1c9f67f2caf54ed725b3ba92e}{U\+A\+R\+T\+\_\+\+C4\+\_\+\+M10}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C4\+\_\+\+M10\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C4\+\_\+\+M10\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gac1c8fa0730a887b5d4d43f426b27c955}\label{group___u_a_r_t___register___masks_gac1c8fa0730a887b5d4d43f426b27c955}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C4\+\_\+\+M\+A\+E\+N2\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga5ec71022d0264fefd4c63118d90adbb2}\label{group___u_a_r_t___register___masks_ga5ec71022d0264fefd4c63118d90adbb2}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C4\+\_\+\+M\+A\+E\+N2\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gab2614230f0e93d3d59cf0c644411be46}{U\+A\+R\+T\+\_\+\+C4\+\_\+\+M\+A\+E\+N2}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C4\+\_\+\+M\+A\+E\+N2\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C4\+\_\+\+M\+A\+E\+N2\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaa345d5da303c56b2881394dc0e003337}\label{group___u_a_r_t___register___masks_gaa345d5da303c56b2881394dc0e003337}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C4\+\_\+\+M\+A\+E\+N1\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga28655a6deae1adc48798c91db8ce24e1}\label{group___u_a_r_t___register___masks_ga28655a6deae1adc48798c91db8ce24e1}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C4\+\_\+\+M\+A\+E\+N1\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gafa848be1edfc0802b6988e09a2b7a3a4}{U\+A\+R\+T\+\_\+\+C4\+\_\+\+M\+A\+E\+N1}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C4\+\_\+\+M\+A\+E\+N1\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C4\+\_\+\+M\+A\+E\+N1\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C5 -\/ U\+A\+RT Control Register 5}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaef3503f3521ec37397d2d19e7da7bd58}\label{group___u_a_r_t___register___masks_gaef3503f3521ec37397d2d19e7da7bd58}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C5\+\_\+\+R\+D\+M\+A\+S\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gab95d268a11167ac6ab4cf41332bf5aa6}\label{group___u_a_r_t___register___masks_gab95d268a11167ac6ab4cf41332bf5aa6}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C5\+\_\+\+R\+D\+M\+A\+S\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga3e482d8d4ea645ab1cb89bad9c899194}{U\+A\+R\+T\+\_\+\+C5\+\_\+\+R\+D\+M\+AS}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C5\+\_\+\+R\+D\+M\+A\+S\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C5\+\_\+\+R\+D\+M\+A\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga593bf2d9f1d2a222d8cbde7b88aba833}\label{group___u_a_r_t___register___masks_ga593bf2d9f1d2a222d8cbde7b88aba833}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C5\+\_\+\+T\+D\+M\+A\+S\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gadf4f03768249772994b3082c369698e7}\label{group___u_a_r_t___register___masks_gadf4f03768249772994b3082c369698e7}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C5\+\_\+\+T\+D\+M\+A\+S\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gaea4ac16ae4172f75bf05eb28f8bcd6d5}{U\+A\+R\+T\+\_\+\+C5\+\_\+\+T\+D\+M\+AS}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C5\+\_\+\+T\+D\+M\+A\+S\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C5\+\_\+\+T\+D\+M\+A\+S\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C7816 -\/ U\+A\+RT 7816 Control Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gae34238a46464deaac39303c8b11431a2}\label{group___u_a_r_t___register___masks_gae34238a46464deaac39303c8b11431a2}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C7816\+\_\+\+I\+S\+O\+\_\+7816\+E\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaee54546d1f78919cbcae5b7a5ec44f17}\label{group___u_a_r_t___register___masks_gaee54546d1f78919cbcae5b7a5ec44f17}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C7816\+\_\+\+I\+S\+O\+\_\+7816\+E\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga66f91cf519df746474ee52bd1bf7e71a}{U\+A\+R\+T\+\_\+\+C7816\+\_\+\+I\+S\+O\+\_\+7816E}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C7816\+\_\+\+I\+S\+O\+\_\+7816\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C7816\+\_\+\+I\+S\+O\+\_\+7816\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga5c2601e69d81abd9d74da1eedefe0073}\label{group___u_a_r_t___register___masks_ga5c2601e69d81abd9d74da1eedefe0073}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C7816\+\_\+\+T\+T\+Y\+P\+E\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga53eb4e563ed15c4c1e73d1fd15a77b2e}\label{group___u_a_r_t___register___masks_ga53eb4e563ed15c4c1e73d1fd15a77b2e}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C7816\+\_\+\+T\+T\+Y\+P\+E\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gaf3a33b295da01f9685476c4c0b5f6350}{U\+A\+R\+T\+\_\+\+C7816\+\_\+\+T\+T\+Y\+PE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C7816\+\_\+\+T\+T\+Y\+P\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C7816\+\_\+\+T\+T\+Y\+P\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga52afeea9fbaec9489c45792a907b195b}\label{group___u_a_r_t___register___masks_ga52afeea9fbaec9489c45792a907b195b}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C7816\+\_\+\+I\+N\+I\+T\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga7fe58f80db753fac78feefc4ab257d0d}\label{group___u_a_r_t___register___masks_ga7fe58f80db753fac78feefc4ab257d0d}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C7816\+\_\+\+I\+N\+I\+T\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga5d84e7b71c75740849fcda8982c796b6}{U\+A\+R\+T\+\_\+\+C7816\+\_\+\+I\+N\+IT}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C7816\+\_\+\+I\+N\+I\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C7816\+\_\+\+I\+N\+I\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga7d492736d5d2ffba794d54fa0d6b8d92}\label{group___u_a_r_t___register___masks_ga7d492736d5d2ffba794d54fa0d6b8d92}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C7816\+\_\+\+A\+N\+A\+C\+K\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gae5c391d165239e4ed2d80e7ac31a0232}\label{group___u_a_r_t___register___masks_gae5c391d165239e4ed2d80e7ac31a0232}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C7816\+\_\+\+A\+N\+A\+C\+K\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga4bfeb7fd58add67276f19313c42f1d1c}{U\+A\+R\+T\+\_\+\+C7816\+\_\+\+A\+N\+A\+CK}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C7816\+\_\+\+A\+N\+A\+C\+K\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C7816\+\_\+\+A\+N\+A\+C\+K\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga031dcabb12ed66e1a74a735e962c0418}\label{group___u_a_r_t___register___masks_ga031dcabb12ed66e1a74a735e962c0418}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C7816\+\_\+\+O\+N\+A\+C\+K\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga969b1c4c1e85e7745b73b993b93b4c6f}\label{group___u_a_r_t___register___masks_ga969b1c4c1e85e7745b73b993b93b4c6f}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C7816\+\_\+\+O\+N\+A\+C\+K\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga200b02f63886684317bac797dae1e51f}{U\+A\+R\+T\+\_\+\+C7816\+\_\+\+O\+N\+A\+CK}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C7816\+\_\+\+O\+N\+A\+C\+K\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C7816\+\_\+\+O\+N\+A\+C\+K\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{I\+E7816 -\/ U\+A\+RT 7816 Interrupt Enable Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gad8d954bf21c5ed93f49c9418f0b1bc5e}\label{group___u_a_r_t___register___masks_gad8d954bf21c5ed93f49c9418f0b1bc5e}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+R\+X\+T\+E\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga0df3e70bd53348388872ae57a8f7f156}\label{group___u_a_r_t___register___masks_ga0df3e70bd53348388872ae57a8f7f156}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+R\+X\+T\+E\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga89648c58d4459c6a081c0abf7eda34b8}{U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+R\+X\+TE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+R\+X\+T\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+R\+X\+T\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga5968d2ee914444772fe2e6fa65ca848b}\label{group___u_a_r_t___register___masks_ga5968d2ee914444772fe2e6fa65ca848b}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+T\+X\+T\+E\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gad0266a63ef5e0bb5dfaa2c87c2a1639e}\label{group___u_a_r_t___register___masks_gad0266a63ef5e0bb5dfaa2c87c2a1639e}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+T\+X\+T\+E\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga3e38b84d9d75fc7645f9ab3b82966e62}{U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+T\+X\+TE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+T\+X\+T\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+T\+X\+T\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga64b8f696aa038e3a27d743e024632e7d}\label{group___u_a_r_t___register___masks_ga64b8f696aa038e3a27d743e024632e7d}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+G\+T\+V\+E\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga92681ae737e84944e46e525a831303b9}\label{group___u_a_r_t___register___masks_ga92681ae737e84944e46e525a831303b9}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+G\+T\+V\+E\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga3b3565dc080fe2075a27f7fab807a2e5}{U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+G\+T\+VE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+G\+T\+V\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+G\+T\+V\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga43276e693ac6c3a08896783e340bcde4}\label{group___u_a_r_t___register___masks_ga43276e693ac6c3a08896783e340bcde4}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+A\+D\+T\+E\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga7bce3db9774940ac81b2596fb0a430d0}\label{group___u_a_r_t___register___masks_ga7bce3db9774940ac81b2596fb0a430d0}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+A\+D\+T\+E\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gab4c33943d2e28a7d4419e55332468359}{U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+A\+D\+TE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+A\+D\+T\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+A\+D\+T\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga6e0fc67109bbfda4ecffbb29a7bdcac7}\label{group___u_a_r_t___register___masks_ga6e0fc67109bbfda4ecffbb29a7bdcac7}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+I\+N\+I\+T\+D\+E\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga92e0d4cc206532c7e058e7b0eae64492}\label{group___u_a_r_t___register___masks_ga92e0d4cc206532c7e058e7b0eae64492}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+I\+N\+I\+T\+D\+E\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga37032c1701a391f5504551e0f0f8c426}{U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+I\+N\+I\+T\+DE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+I\+N\+I\+T\+D\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+I\+N\+I\+T\+D\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga1c4d8cb11c43f38d1d2254ae85517aa0}\label{group___u_a_r_t___register___masks_ga1c4d8cb11c43f38d1d2254ae85517aa0}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+B\+W\+T\+E\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga9836d1c354b24274e92d300009b0b416}\label{group___u_a_r_t___register___masks_ga9836d1c354b24274e92d300009b0b416}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+B\+W\+T\+E\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga3ebc6409120580e2f760c4960738f09f}{U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+B\+W\+TE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+B\+W\+T\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+B\+W\+T\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga9722a9d0abe861759ebfce9a874790d7}\label{group___u_a_r_t___register___masks_ga9722a9d0abe861759ebfce9a874790d7}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+C\+W\+T\+E\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gae0328d827cea2e36c9e0f47a2dd8254d}\label{group___u_a_r_t___register___masks_gae0328d827cea2e36c9e0f47a2dd8254d}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+C\+W\+T\+E\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga32006913f3d9f3e3729bf5d0d65bd088}{U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+C\+W\+TE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+C\+W\+T\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+C\+W\+T\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga65824b38972042fd8ddaa1b7a5b7cf98}\label{group___u_a_r_t___register___masks_ga65824b38972042fd8ddaa1b7a5b7cf98}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+W\+T\+E\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga6e2ca36b5cad7ae3a90b5ae5d54ca3f3}\label{group___u_a_r_t___register___masks_ga6e2ca36b5cad7ae3a90b5ae5d54ca3f3}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+W\+T\+E\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gacc2fef97f7c84a787ad71005dc0c3c30}{U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+W\+TE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+W\+T\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+W\+T\+E\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{I\+S7816 -\/ U\+A\+RT 7816 Interrupt Status Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga70556c9c160817cdae5da7b0e96d755e}\label{group___u_a_r_t___register___masks_ga70556c9c160817cdae5da7b0e96d755e}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+R\+X\+T\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga189a4242177b8a2ebe2cd216a1fdfb41}\label{group___u_a_r_t___register___masks_ga189a4242177b8a2ebe2cd216a1fdfb41}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+R\+X\+T\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga2e07a29afc64917b4d040b221e2ea415}{U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+R\+XT}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+R\+X\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+R\+X\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gae05e13012c95c5f0ebc11ec8a0d474c6}\label{group___u_a_r_t___register___masks_gae05e13012c95c5f0ebc11ec8a0d474c6}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+T\+X\+T\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga460ed2c07230c4c0de6ae3701a1f84f1}\label{group___u_a_r_t___register___masks_ga460ed2c07230c4c0de6ae3701a1f84f1}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+T\+X\+T\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gaa1871af657f4b1ccc1968d276e6f465a}{U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+T\+XT}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+T\+X\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+T\+X\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga863b3dbfbf807a29466c8acf12054673}\label{group___u_a_r_t___register___masks_ga863b3dbfbf807a29466c8acf12054673}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+G\+T\+V\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga522eab69113bfd36e6f58835baa045a8}\label{group___u_a_r_t___register___masks_ga522eab69113bfd36e6f58835baa045a8}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+G\+T\+V\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga5ab2b6e3feea53f32153dbca3f56dbc5}{U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+G\+TV}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+G\+T\+V\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+G\+T\+V\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga728d8301ea0592fc8f21c5f3e1a0b8c8}\label{group___u_a_r_t___register___masks_ga728d8301ea0592fc8f21c5f3e1a0b8c8}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+A\+D\+T\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gad62ca467688c22ce934e0060b18b2241}\label{group___u_a_r_t___register___masks_gad62ca467688c22ce934e0060b18b2241}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+A\+D\+T\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga1aac9c296b1be00fb8648f738ca5855f}{U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+A\+DT}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+A\+D\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+A\+D\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga48d3ed5c444bdfed8d0baa49bd44d1c2}\label{group___u_a_r_t___register___masks_ga48d3ed5c444bdfed8d0baa49bd44d1c2}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+I\+N\+I\+T\+D\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaf36d718f5eb5c052b7670168d8b429b1}\label{group___u_a_r_t___register___masks_gaf36d718f5eb5c052b7670168d8b429b1}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+I\+N\+I\+T\+D\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga6cb4bb7d090cf81948ed5b7b36dd4ca1}{U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+I\+N\+I\+TD}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+I\+N\+I\+T\+D\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+I\+N\+I\+T\+D\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gab2edbcc850e211bdeadca83910170e5a}\label{group___u_a_r_t___register___masks_gab2edbcc850e211bdeadca83910170e5a}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+B\+W\+T\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gab670b08a2ab5d4631892ca58eb447284}\label{group___u_a_r_t___register___masks_gab670b08a2ab5d4631892ca58eb447284}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+B\+W\+T\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gab6391c2de33ce9e7609bef16473015d3}{U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+B\+WT}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+B\+W\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+B\+W\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gae20bf90aa36595094749fe075ce5cf0e}\label{group___u_a_r_t___register___masks_gae20bf90aa36595094749fe075ce5cf0e}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+C\+W\+T\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gad6a4add4b3460d31343487ae64ee43c9}\label{group___u_a_r_t___register___masks_gad6a4add4b3460d31343487ae64ee43c9}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+C\+W\+T\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga62240001cf0b6b573bb22129b1bd31d8}{U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+C\+WT}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+C\+W\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+C\+W\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga8f453ccf4624330f7b4e850238b029e3}\label{group___u_a_r_t___register___masks_ga8f453ccf4624330f7b4e850238b029e3}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+W\+T\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga4d7a1e1c191f1d8114ccef43b758ebfd}\label{group___u_a_r_t___register___masks_ga4d7a1e1c191f1d8114ccef43b758ebfd}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+W\+T\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gac0bff69c43a767ff07d220e4ae91f68a}{U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+WT}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+W\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+W\+T\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{W\+P7816 -\/ U\+A\+RT 7816 Wait Parameter Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gacc9888c452ec79d9bcc54eb93f7a4b79}\label{group___u_a_r_t___register___masks_gacc9888c452ec79d9bcc54eb93f7a4b79}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+P7816\+\_\+\+W\+T\+X\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga508f290069c91d644708f8a0c16eb700}\label{group___u_a_r_t___register___masks_ga508f290069c91d644708f8a0c16eb700}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+P7816\+\_\+\+W\+T\+X\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gae574b729c7e8a7f314fb22be9b5ad305}{U\+A\+R\+T\+\_\+\+W\+P7816\+\_\+\+W\+TX}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+P7816\+\_\+\+W\+T\+X\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+P7816\+\_\+\+W\+T\+X\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{W\+N7816 -\/ U\+A\+RT 7816 Wait N Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga2ca85f017d51ef94ac685ce60d365795}\label{group___u_a_r_t___register___masks_ga2ca85f017d51ef94ac685ce60d365795}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+N7816\+\_\+\+G\+T\+N\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gab7deaf09ea769ec9cb28b66bfc90d141}\label{group___u_a_r_t___register___masks_gab7deaf09ea769ec9cb28b66bfc90d141}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+N7816\+\_\+\+G\+T\+N\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gace5f01806058a7519f09ca698a48dedd}{U\+A\+R\+T\+\_\+\+W\+N7816\+\_\+\+G\+TN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+N7816\+\_\+\+G\+T\+N\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+N7816\+\_\+\+G\+T\+N\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{W\+F7816 -\/ U\+A\+RT 7816 Wait FD Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gafe82535b1014fd5cc4cfd50169d743ac}\label{group___u_a_r_t___register___masks_gafe82535b1014fd5cc4cfd50169d743ac}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+F7816\+\_\+\+G\+T\+F\+D\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga721ba0567ed0305bffa0ee30353aa2c8}\label{group___u_a_r_t___register___masks_ga721ba0567ed0305bffa0ee30353aa2c8}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+F7816\+\_\+\+G\+T\+F\+D\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga1deec30c17d2cc28d8db76346756785f}{U\+A\+R\+T\+\_\+\+W\+F7816\+\_\+\+G\+T\+FD}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+F7816\+\_\+\+G\+T\+F\+D\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+F7816\+\_\+\+G\+T\+F\+D\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{E\+T7816 -\/ U\+A\+RT 7816 Error Threshold Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga9ef739359fd7d60427900938502e5100}\label{group___u_a_r_t___register___masks_ga9ef739359fd7d60427900938502e5100}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+E\+T7816\+\_\+\+R\+X\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+M\+A\+SK}~(0x\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gacd8498adcff369769fb56dde33ce7465}\label{group___u_a_r_t___register___masks_gacd8498adcff369769fb56dde33ce7465}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+E\+T7816\+\_\+\+R\+X\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga497482306b260f45732d82ac5503aba4}{U\+A\+R\+T\+\_\+\+E\+T7816\+\_\+\+R\+X\+T\+H\+R\+E\+S\+H\+O\+LD}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+E\+T7816\+\_\+\+R\+X\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+E\+T7816\+\_\+\+R\+X\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga6c3c5365dc3ba6ac54a4bd4330ff60cf}\label{group___u_a_r_t___register___masks_ga6c3c5365dc3ba6ac54a4bd4330ff60cf}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+E\+T7816\+\_\+\+T\+X\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+M\+A\+SK}~(0x\+F0\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga427963f9e067b0856aa8830cae622291}\label{group___u_a_r_t___register___masks_ga427963f9e067b0856aa8830cae622291}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+E\+T7816\+\_\+\+T\+X\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga0f26cca6a1f58b4b08ff7b471d66881d}{U\+A\+R\+T\+\_\+\+E\+T7816\+\_\+\+T\+X\+T\+H\+R\+E\+S\+H\+O\+LD}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+E\+T7816\+\_\+\+T\+X\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+E\+T7816\+\_\+\+T\+X\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{T\+L7816 -\/ U\+A\+RT 7816 Transmit Length Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga000fb6043015c4cb478d32febfb4a913}\label{group___u_a_r_t___register___masks_ga000fb6043015c4cb478d32febfb4a913}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+T\+L7816\+\_\+\+T\+L\+E\+N\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaafcee96c5728fbbbc56c3b2ea55bd753}\label{group___u_a_r_t___register___masks_gaafcee96c5728fbbbc56c3b2ea55bd753}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+T\+L7816\+\_\+\+T\+L\+E\+N\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gaf537ccbe6ddd913ae8f3a988393519e4}{U\+A\+R\+T\+\_\+\+T\+L7816\+\_\+\+T\+L\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+T\+L7816\+\_\+\+T\+L\+E\+N\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+T\+L7816\+\_\+\+T\+L\+E\+N\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{A\+P7816\+A\+\_\+\+T0 -\/ U\+A\+RT 7816 A\+TR Duration Timer Register A}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaf6d47c14433fd255931fd79234276f6e}\label{group___u_a_r_t___register___masks_gaf6d47c14433fd255931fd79234276f6e}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+A\+P7816\+A\+\_\+\+T0\+\_\+\+A\+D\+T\+I\+\_\+\+H\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gad419b5bbcf7d2ac90db13170723f3090}\label{group___u_a_r_t___register___masks_gad419b5bbcf7d2ac90db13170723f3090}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+A\+P7816\+A\+\_\+\+T0\+\_\+\+A\+D\+T\+I\+\_\+\+H\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga43e9b61e16a5f00b4c010750f710a9f5}{U\+A\+R\+T\+\_\+\+A\+P7816\+A\+\_\+\+T0\+\_\+\+A\+D\+T\+I\+\_\+H}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+A\+P7816\+A\+\_\+\+T0\+\_\+\+A\+D\+T\+I\+\_\+\+H\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+A\+P7816\+A\+\_\+\+T0\+\_\+\+A\+D\+T\+I\+\_\+\+H\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{A\+P7816\+B\+\_\+\+T0 -\/ U\+A\+RT 7816 A\+TR Duration Timer Register B}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga106b58f80480cffc2abf9b65ad884b37}\label{group___u_a_r_t___register___masks_ga106b58f80480cffc2abf9b65ad884b37}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+A\+P7816\+B\+\_\+\+T0\+\_\+\+A\+D\+T\+I\+\_\+\+L\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gab7a62b7b779d0d8464a1f1fb43357a46}\label{group___u_a_r_t___register___masks_gab7a62b7b779d0d8464a1f1fb43357a46}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+A\+P7816\+B\+\_\+\+T0\+\_\+\+A\+D\+T\+I\+\_\+\+L\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga68bd535b3ad544b5a9bb603fed834668}{U\+A\+R\+T\+\_\+\+A\+P7816\+B\+\_\+\+T0\+\_\+\+A\+D\+T\+I\+\_\+L}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+A\+P7816\+B\+\_\+\+T0\+\_\+\+A\+D\+T\+I\+\_\+\+L\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+A\+P7816\+B\+\_\+\+T0\+\_\+\+A\+D\+T\+I\+\_\+\+L\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{W\+P7816\+A\+\_\+\+T0 -\/ U\+A\+RT 7816 Wait Parameter Register A}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga79d0b4b5371d39d518daab659778e675}\label{group___u_a_r_t___register___masks_ga79d0b4b5371d39d518daab659778e675}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+P7816\+A\+\_\+\+T0\+\_\+\+W\+I\+\_\+\+H\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gacb138b26718a9aebf77f1b99cfee0924}\label{group___u_a_r_t___register___masks_gacb138b26718a9aebf77f1b99cfee0924}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+P7816\+A\+\_\+\+T0\+\_\+\+W\+I\+\_\+\+H\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga7aece2206d6a0c77bbc9d1e9f90841dd}{U\+A\+R\+T\+\_\+\+W\+P7816\+A\+\_\+\+T0\+\_\+\+W\+I\+\_\+H}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+P7816\+A\+\_\+\+T0\+\_\+\+W\+I\+\_\+\+H\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+P7816\+A\+\_\+\+T0\+\_\+\+W\+I\+\_\+\+H\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{W\+P7816\+B\+\_\+\+T0 -\/ U\+A\+RT 7816 Wait Parameter Register B}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gabc56ff29bf4c0086406e9071162b9b2b}\label{group___u_a_r_t___register___masks_gabc56ff29bf4c0086406e9071162b9b2b}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+P7816\+B\+\_\+\+T0\+\_\+\+W\+I\+\_\+\+L\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gacc1d29d1d78d039ebbc1ec05563f5d35}\label{group___u_a_r_t___register___masks_gacc1d29d1d78d039ebbc1ec05563f5d35}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+P7816\+B\+\_\+\+T0\+\_\+\+W\+I\+\_\+\+L\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga24121de4ed246d82e431c8a3d030e0ec}{U\+A\+R\+T\+\_\+\+W\+P7816\+B\+\_\+\+T0\+\_\+\+W\+I\+\_\+L}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+P7816\+B\+\_\+\+T0\+\_\+\+W\+I\+\_\+\+L\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+P7816\+B\+\_\+\+T0\+\_\+\+W\+I\+\_\+\+L\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{W\+P7816\+A\+\_\+\+T1 -\/ U\+A\+RT 7816 Wait Parameter Register A}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga7dcda8a32e529eff87d31db1a87d0594}\label{group___u_a_r_t___register___masks_ga7dcda8a32e529eff87d31db1a87d0594}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+P7816\+A\+\_\+\+T1\+\_\+\+B\+W\+I\+\_\+\+H\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga972fd0381a0870dd9e2da858a5b6b028}\label{group___u_a_r_t___register___masks_ga972fd0381a0870dd9e2da858a5b6b028}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+P7816\+A\+\_\+\+T1\+\_\+\+B\+W\+I\+\_\+\+H\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga8dc80e4a4bc9204991479a41218bbaad}{U\+A\+R\+T\+\_\+\+W\+P7816\+A\+\_\+\+T1\+\_\+\+B\+W\+I\+\_\+H}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+P7816\+A\+\_\+\+T1\+\_\+\+B\+W\+I\+\_\+\+H\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+P7816\+A\+\_\+\+T1\+\_\+\+B\+W\+I\+\_\+\+H\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{W\+P7816\+B\+\_\+\+T1 -\/ U\+A\+RT 7816 Wait Parameter Register B}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga6289d920dae80049cd133b195116b843}\label{group___u_a_r_t___register___masks_ga6289d920dae80049cd133b195116b843}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+P7816\+B\+\_\+\+T1\+\_\+\+B\+W\+I\+\_\+\+L\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga207775fc42ffe17d3a5cc5822608ef2a}\label{group___u_a_r_t___register___masks_ga207775fc42ffe17d3a5cc5822608ef2a}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+P7816\+B\+\_\+\+T1\+\_\+\+B\+W\+I\+\_\+\+L\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga0248c8e1ada933b11672a04e695d25df}{U\+A\+R\+T\+\_\+\+W\+P7816\+B\+\_\+\+T1\+\_\+\+B\+W\+I\+\_\+L}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+P7816\+B\+\_\+\+T1\+\_\+\+B\+W\+I\+\_\+\+L\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+P7816\+B\+\_\+\+T1\+\_\+\+B\+W\+I\+\_\+\+L\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{W\+G\+P7816\+\_\+\+T1 -\/ U\+A\+RT 7816 Wait and Guard Parameter Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga77fbf8e133f6b1595186d9b53bd60869}\label{group___u_a_r_t___register___masks_ga77fbf8e133f6b1595186d9b53bd60869}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+G\+P7816\+\_\+\+T1\+\_\+\+B\+G\+I\+\_\+\+M\+A\+SK}~(0x\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gaf770c25336fbb5a17d9a1ac8925bcb41}\label{group___u_a_r_t___register___masks_gaf770c25336fbb5a17d9a1ac8925bcb41}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+G\+P7816\+\_\+\+T1\+\_\+\+B\+G\+I\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga2c8a42e98bc4476d4e926e0be6f9c700}{U\+A\+R\+T\+\_\+\+W\+G\+P7816\+\_\+\+T1\+\_\+\+B\+GI}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+G\+P7816\+\_\+\+T1\+\_\+\+B\+G\+I\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+G\+P7816\+\_\+\+T1\+\_\+\+B\+G\+I\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga6980efea83eb7e238b17bbc716949395}\label{group___u_a_r_t___register___masks_ga6980efea83eb7e238b17bbc716949395}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+G\+P7816\+\_\+\+T1\+\_\+\+C\+W\+I1\+\_\+\+M\+A\+SK}~(0x\+F0\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga5a75b862a75563f0acdf3ec3c45c4ffc}\label{group___u_a_r_t___register___masks_ga5a75b862a75563f0acdf3ec3c45c4ffc}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+G\+P7816\+\_\+\+T1\+\_\+\+C\+W\+I1\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_gae1898bf4e8ee7c26f4a5529488d5b82d}{U\+A\+R\+T\+\_\+\+W\+G\+P7816\+\_\+\+T1\+\_\+\+C\+W\+I1}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+G\+P7816\+\_\+\+T1\+\_\+\+C\+W\+I1\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+G\+P7816\+\_\+\+T1\+\_\+\+C\+W\+I1\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{W\+P7816\+C\+\_\+\+T1 -\/ U\+A\+RT 7816 Wait Parameter Register C}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga0973467a530bc4bdcb42347275c7e59d}\label{group___u_a_r_t___register___masks_ga0973467a530bc4bdcb42347275c7e59d}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+P7816\+C\+\_\+\+T1\+\_\+\+C\+W\+I2\+\_\+\+M\+A\+SK}~(0x1\+F\+U)
\item 
\mbox{\Hypertarget{group___u_a_r_t___register___masks_gafd28af6ec314fdeb7f0398d4fd515b57}\label{group___u_a_r_t___register___masks_gafd28af6ec314fdeb7f0398d4fd515b57}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+P7816\+C\+\_\+\+T1\+\_\+\+C\+W\+I2\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___register___masks_ga4cbdb62fb02c1c723440646bc9d444fa}{U\+A\+R\+T\+\_\+\+W\+P7816\+C\+\_\+\+T1\+\_\+\+C\+W\+I2}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+P7816\+C\+\_\+\+T1\+\_\+\+C\+W\+I2\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+P7816\+C\+\_\+\+T1\+\_\+\+C\+W\+I2\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___register___masks_ga43e9b61e16a5f00b4c010750f710a9f5}\label{group___u_a_r_t___register___masks_ga43e9b61e16a5f00b4c010750f710a9f5}} 
\index{UART Register Masks@{UART Register Masks}!UART\_AP7816A\_T0\_ADTI\_H@{UART\_AP7816A\_T0\_ADTI\_H}}
\index{UART\_AP7816A\_T0\_ADTI\_H@{UART\_AP7816A\_T0\_ADTI\_H}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_AP7816A\_T0\_ADTI\_H}{UART\_AP7816A\_T0\_ADTI\_H}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+A\+P7816\+A\+\_\+\+T0\+\_\+\+A\+D\+T\+I\+\_\+H(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+A\+P7816\+A\+\_\+\+T0\+\_\+\+A\+D\+T\+I\+\_\+\+H\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+A\+P7816\+A\+\_\+\+T0\+\_\+\+A\+D\+T\+I\+\_\+\+H\+\_\+\+M\+A\+SK)}

A\+D\+T\+I\+\_\+H -\/ A\+TR Duration Time Integer High (C7816\mbox{[}T\+T\+Y\+PE\mbox{]} = 0) \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga68bd535b3ad544b5a9bb603fed834668}\label{group___u_a_r_t___register___masks_ga68bd535b3ad544b5a9bb603fed834668}} 
\index{UART Register Masks@{UART Register Masks}!UART\_AP7816B\_T0\_ADTI\_L@{UART\_AP7816B\_T0\_ADTI\_L}}
\index{UART\_AP7816B\_T0\_ADTI\_L@{UART\_AP7816B\_T0\_ADTI\_L}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_AP7816B\_T0\_ADTI\_L}{UART\_AP7816B\_T0\_ADTI\_L}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+A\+P7816\+B\+\_\+\+T0\+\_\+\+A\+D\+T\+I\+\_\+L(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+A\+P7816\+B\+\_\+\+T0\+\_\+\+A\+D\+T\+I\+\_\+\+L\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+A\+P7816\+B\+\_\+\+T0\+\_\+\+A\+D\+T\+I\+\_\+\+L\+\_\+\+M\+A\+SK)}

A\+D\+T\+I\+\_\+L -\/ A\+TR Duration Time Integer Low (C7816\mbox{[}T\+T\+Y\+PE\mbox{]} = 0) \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga2f219c309508a7b5a350e2b5cdb1f0bf}\label{group___u_a_r_t___register___masks_ga2f219c309508a7b5a350e2b5cdb1f0bf}} 
\index{UART Register Masks@{UART Register Masks}!UART\_BDH\_RXEDGIE@{UART\_BDH\_RXEDGIE}}
\index{UART\_BDH\_RXEDGIE@{UART\_BDH\_RXEDGIE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_BDH\_RXEDGIE}{UART\_BDH\_RXEDGIE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+R\+X\+E\+D\+G\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+R\+X\+E\+D\+G\+I\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+R\+X\+E\+D\+G\+I\+E\+\_\+\+M\+A\+SK)}

R\+X\+E\+D\+G\+IE -\/ RxD Input Active Edge Interrupt Enable 0b0..Hardware interrupts from R\+X\+E\+D\+G\+IF disabled using polling. 0b1..R\+X\+E\+D\+G\+IF interrupt request enabled. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga7d337242135cdbd812b7da47758fbdb6}\label{group___u_a_r_t___register___masks_ga7d337242135cdbd812b7da47758fbdb6}} 
\index{UART Register Masks@{UART Register Masks}!UART\_BDH\_SBR@{UART\_BDH\_SBR}}
\index{UART\_BDH\_SBR@{UART\_BDH\_SBR}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_BDH\_SBR}{UART\_BDH\_SBR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+S\+BR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+S\+B\+R\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+S\+B\+R\+\_\+\+M\+A\+SK)}

S\+BR -\/ U\+A\+RT Baud Rate Bits \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga558b42c8b256ac9201985ce5c618f642}\label{group___u_a_r_t___register___masks_ga558b42c8b256ac9201985ce5c618f642}} 
\index{UART Register Masks@{UART Register Masks}!UART\_BDL\_SBR@{UART\_BDL\_SBR}}
\index{UART\_BDL\_SBR@{UART\_BDL\_SBR}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_BDL\_SBR}{UART\_BDL\_SBR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+B\+D\+L\+\_\+\+S\+BR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+B\+D\+L\+\_\+\+S\+B\+R\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+B\+D\+L\+\_\+\+S\+B\+R\+\_\+\+M\+A\+SK)}

S\+BR -\/ U\+A\+RT Baud Rate Bits \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga1598f03dbad6c945f32558c959ac6395}\label{group___u_a_r_t___register___masks_ga1598f03dbad6c945f32558c959ac6395}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C1\_ILT@{UART\_C1\_ILT}}
\index{UART\_C1\_ILT@{UART\_C1\_ILT}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C1\_ILT}{UART\_C1\_ILT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C1\+\_\+\+I\+LT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C1\+\_\+\+I\+L\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C1\+\_\+\+I\+L\+T\+\_\+\+M\+A\+SK)}

I\+LT -\/ Idle Line Type Select 0b0..Idle character bit count starts after start bit. 0b1..Idle character bit count starts after stop bit. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gaa1bea216b81e950a7517643e4c53f1b8}\label{group___u_a_r_t___register___masks_gaa1bea216b81e950a7517643e4c53f1b8}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C1\_LOOPS@{UART\_C1\_LOOPS}}
\index{UART\_C1\_LOOPS@{UART\_C1\_LOOPS}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C1\_LOOPS}{UART\_C1\_LOOPS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C1\+\_\+\+L\+O\+O\+PS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C1\+\_\+\+L\+O\+O\+P\+S\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C1\+\_\+\+L\+O\+O\+P\+S\+\_\+\+M\+A\+SK)}

L\+O\+O\+PS -\/ Loop Mode Select 0b0..Normal operation. 0b1..Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by R\+S\+RC. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga3af9677680bdf096bee0166fef054578}\label{group___u_a_r_t___register___masks_ga3af9677680bdf096bee0166fef054578}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C1\_M@{UART\_C1\_M}}
\index{UART\_C1\_M@{UART\_C1\_M}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C1\_M}{UART\_C1\_M}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C1\+\_\+M(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C1\+\_\+\+M\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C1\+\_\+\+M\+\_\+\+M\+A\+SK)}

M -\/ 9-\/bit or 8-\/bit Mode Select 0b0..Normal-\/start + 8 data bits (M\+S\+B/\+L\+SB first as determined by M\+S\+BF) + stop. 0b1..Use-\/start + 9 data bits (M\+S\+B/\+L\+SB first as determined by M\+S\+BF) + stop. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga5aa3c8b737df2a5511d41513d4e4533f}\label{group___u_a_r_t___register___masks_ga5aa3c8b737df2a5511d41513d4e4533f}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C1\_PE@{UART\_C1\_PE}}
\index{UART\_C1\_PE@{UART\_C1\_PE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C1\_PE}{UART\_C1\_PE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C1\+\_\+\+PE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C1\+\_\+\+P\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C1\+\_\+\+P\+E\+\_\+\+M\+A\+SK)}

PE -\/ Parity Enable 0b0..Parity function disabled. 0b1..Parity function enabled. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gaf1c2f3c8a89397e4ccce509a2800250a}\label{group___u_a_r_t___register___masks_gaf1c2f3c8a89397e4ccce509a2800250a}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C1\_PT@{UART\_C1\_PT}}
\index{UART\_C1\_PT@{UART\_C1\_PT}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C1\_PT}{UART\_C1\_PT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C1\+\_\+\+PT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C1\+\_\+\+P\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C1\+\_\+\+P\+T\+\_\+\+M\+A\+SK)}

PT -\/ Parity Type 0b0..Even parity. 0b1..Odd parity. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gada4ce6830d36936f49a6877cbf95ef88}\label{group___u_a_r_t___register___masks_gada4ce6830d36936f49a6877cbf95ef88}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C1\_RSRC@{UART\_C1\_RSRC}}
\index{UART\_C1\_RSRC@{UART\_C1\_RSRC}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C1\_RSRC}{UART\_C1\_RSRC}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C1\+\_\+\+R\+S\+RC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C1\+\_\+\+R\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C1\+\_\+\+R\+S\+R\+C\+\_\+\+M\+A\+SK)}

R\+S\+RC -\/ Receiver Source Select 0b0..Selects internal loop back mode. The receiver input is internally connected to transmitter output. 0b1..Single wire U\+A\+RT mode where the receiver input is connected to the transmit pin input signal. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga3a2197e67db725e3c544ba09ad5e0bbf}\label{group___u_a_r_t___register___masks_ga3a2197e67db725e3c544ba09ad5e0bbf}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C1\_WAKE@{UART\_C1\_WAKE}}
\index{UART\_C1\_WAKE@{UART\_C1\_WAKE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C1\_WAKE}{UART\_C1\_WAKE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C1\+\_\+\+W\+A\+KE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C1\+\_\+\+W\+A\+K\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C1\+\_\+\+W\+A\+K\+E\+\_\+\+M\+A\+SK)}

W\+A\+KE -\/ Receiver Wakeup Method Select 0b0..Idle line wakeup. 0b1..Address mark wakeup. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga474c8e26d806cf79cbddfdf496fc0364}\label{group___u_a_r_t___register___masks_ga474c8e26d806cf79cbddfdf496fc0364}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C2\_ILIE@{UART\_C2\_ILIE}}
\index{UART\_C2\_ILIE@{UART\_C2\_ILIE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C2\_ILIE}{UART\_C2\_ILIE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C2\+\_\+\+I\+L\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C2\+\_\+\+I\+L\+I\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C2\+\_\+\+I\+L\+I\+E\+\_\+\+M\+A\+SK)}

I\+L\+IE -\/ Idle Line Interrupt Enable 0b0..I\+D\+LE interrupt requests disabled. 0b1..I\+D\+LE interrupt requests enabled. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gabc3ac11f306e028e40b72324f9ad2134}\label{group___u_a_r_t___register___masks_gabc3ac11f306e028e40b72324f9ad2134}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C2\_RE@{UART\_C2\_RE}}
\index{UART\_C2\_RE@{UART\_C2\_RE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C2\_RE}{UART\_C2\_RE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C2\+\_\+\+RE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+E\+\_\+\+M\+A\+SK)}

RE -\/ Receiver Enable 0b0..Receiver off. 0b1..Receiver on. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gaed8f6d904d9a0d90e1d229c80feba333}\label{group___u_a_r_t___register___masks_gaed8f6d904d9a0d90e1d229c80feba333}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C2\_RIE@{UART\_C2\_RIE}}
\index{UART\_C2\_RIE@{UART\_C2\_RIE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C2\_RIE}{UART\_C2\_RIE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+I\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+I\+E\+\_\+\+M\+A\+SK)}

R\+IE -\/ Receiver Full Interrupt or D\+MA Transfer Enable 0b0..R\+D\+RF interrupt and D\+MA transfer requests disabled. 0b1..R\+D\+RF interrupt or D\+MA transfer requests enabled. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gadbfac0194fbb2ff77f387fc784c43db9}\label{group___u_a_r_t___register___masks_gadbfac0194fbb2ff77f387fc784c43db9}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C2\_RWU@{UART\_C2\_RWU}}
\index{UART\_C2\_RWU@{UART\_C2\_RWU}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C2\_RWU}{UART\_C2\_RWU}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+WU(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+W\+U\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+W\+U\+\_\+\+M\+A\+SK)}

R\+WU -\/ Receiver Wakeup Control 0b0..Normal operation. 0b1..R\+WU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing R\+WU. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga5d861d856f5540b2349706263333089b}\label{group___u_a_r_t___register___masks_ga5d861d856f5540b2349706263333089b}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C2\_SBK@{UART\_C2\_SBK}}
\index{UART\_C2\_SBK@{UART\_C2\_SBK}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C2\_SBK}{UART\_C2\_SBK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C2\+\_\+\+S\+BK(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C2\+\_\+\+S\+B\+K\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C2\+\_\+\+S\+B\+K\+\_\+\+M\+A\+SK)}

S\+BK -\/ Send Break 0b0..Normal transmitter operation. 0b1..Queue break characters to be sent. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gad31f5502fa085d8e935b3b0b39e2bc1c}\label{group___u_a_r_t___register___masks_gad31f5502fa085d8e935b3b0b39e2bc1c}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C2\_TCIE@{UART\_C2\_TCIE}}
\index{UART\_C2\_TCIE@{UART\_C2\_TCIE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C2\_TCIE}{UART\_C2\_TCIE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+C\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+C\+I\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+C\+I\+E\+\_\+\+M\+A\+SK)}

T\+C\+IE -\/ Transmission Complete Interrupt Enable 0b0..TC interrupt requests disabled. 0b1..TC interrupt requests enabled. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga5d3a9fe7e0515bf26c00deeb9feee1f7}\label{group___u_a_r_t___register___masks_ga5d3a9fe7e0515bf26c00deeb9feee1f7}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C2\_TE@{UART\_C2\_TE}}
\index{UART\_C2\_TE@{UART\_C2\_TE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C2\_TE}{UART\_C2\_TE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C2\+\_\+\+TE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+E\+\_\+\+M\+A\+SK)}

TE -\/ Transmitter Enable 0b0..Transmitter off. 0b1..Transmitter on. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gabf3aa2f03e44054106f21bf212203ef0}\label{group___u_a_r_t___register___masks_gabf3aa2f03e44054106f21bf212203ef0}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C2\_TIE@{UART\_C2\_TIE}}
\index{UART\_C2\_TIE@{UART\_C2\_TIE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C2\_TIE}{UART\_C2\_TIE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+I\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+I\+E\+\_\+\+M\+A\+SK)}

T\+IE -\/ Transmitter Interrupt or D\+MA Transfer Enable. 0b0..T\+D\+RE interrupt and D\+MA transfer requests disabled. 0b1..T\+D\+RE interrupt or D\+MA transfer requests enabled. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gae7d1ccc17fbd5c274fd85b1e8dca26c3}\label{group___u_a_r_t___register___masks_gae7d1ccc17fbd5c274fd85b1e8dca26c3}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C3\_FEIE@{UART\_C3\_FEIE}}
\index{UART\_C3\_FEIE@{UART\_C3\_FEIE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C3\_FEIE}{UART\_C3\_FEIE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C3\+\_\+\+F\+E\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C3\+\_\+\+F\+E\+I\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C3\+\_\+\+F\+E\+I\+E\+\_\+\+M\+A\+SK)}

F\+E\+IE -\/ Framing Error Interrupt Enable 0b0..FE interrupt requests are disabled. 0b1..FE interrupt requests are enabled. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga7582f63e07e8c9277c1b946740b7ae65}\label{group___u_a_r_t___register___masks_ga7582f63e07e8c9277c1b946740b7ae65}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C3\_NEIE@{UART\_C3\_NEIE}}
\index{UART\_C3\_NEIE@{UART\_C3\_NEIE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C3\_NEIE}{UART\_C3\_NEIE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C3\+\_\+\+N\+E\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C3\+\_\+\+N\+E\+I\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C3\+\_\+\+N\+E\+I\+E\+\_\+\+M\+A\+SK)}

N\+E\+IE -\/ Noise Error Interrupt Enable 0b0..NF interrupt requests are disabled. 0b1..NF interrupt requests are enabled. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga04167af161829d23c6b8ab2a6a2a85d0}\label{group___u_a_r_t___register___masks_ga04167af161829d23c6b8ab2a6a2a85d0}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C3\_ORIE@{UART\_C3\_ORIE}}
\index{UART\_C3\_ORIE@{UART\_C3\_ORIE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C3\_ORIE}{UART\_C3\_ORIE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C3\+\_\+\+O\+R\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C3\+\_\+\+O\+R\+I\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C3\+\_\+\+O\+R\+I\+E\+\_\+\+M\+A\+SK)}

O\+R\+IE -\/ Overrun Error Interrupt Enable 0b0..OR interrupts are disabled. 0b1..OR interrupt requests are enabled. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gab96d251fa95f8fdd25ae55374c23f698}\label{group___u_a_r_t___register___masks_gab96d251fa95f8fdd25ae55374c23f698}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C3\_PEIE@{UART\_C3\_PEIE}}
\index{UART\_C3\_PEIE@{UART\_C3\_PEIE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C3\_PEIE}{UART\_C3\_PEIE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C3\+\_\+\+P\+E\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C3\+\_\+\+P\+E\+I\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C3\+\_\+\+P\+E\+I\+E\+\_\+\+M\+A\+SK)}

P\+E\+IE -\/ Parity Error Interrupt Enable 0b0..PF interrupt requests are disabled. 0b1..PF interrupt requests are enabled. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gac668b91c6cd9a74233365d17fdd23f47}\label{group___u_a_r_t___register___masks_gac668b91c6cd9a74233365d17fdd23f47}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C3\_R8@{UART\_C3\_R8}}
\index{UART\_C3\_R8@{UART\_C3\_R8}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C3\_R8}{UART\_C3\_R8}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C3\+\_\+\+R8(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C3\+\_\+\+R8\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C3\+\_\+\+R8\+\_\+\+M\+A\+SK)}

R8 -\/ Received Bit 8 \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga3b929e2da40f805287829de95e818a27}\label{group___u_a_r_t___register___masks_ga3b929e2da40f805287829de95e818a27}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C3\_T8@{UART\_C3\_T8}}
\index{UART\_C3\_T8@{UART\_C3\_T8}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C3\_T8}{UART\_C3\_T8}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C3\+\_\+\+T8(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C3\+\_\+\+T8\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C3\+\_\+\+T8\+\_\+\+M\+A\+SK)}

T8 -\/ Transmit Bit 8 \mbox{\Hypertarget{group___u_a_r_t___register___masks_gad35a402902991eca559706c36b3d03b1}\label{group___u_a_r_t___register___masks_gad35a402902991eca559706c36b3d03b1}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C3\_TXDIR@{UART\_C3\_TXDIR}}
\index{UART\_C3\_TXDIR@{UART\_C3\_TXDIR}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C3\_TXDIR}{UART\_C3\_TXDIR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C3\+\_\+\+T\+X\+D\+IR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C3\+\_\+\+T\+X\+D\+I\+R\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C3\+\_\+\+T\+X\+D\+I\+R\+\_\+\+M\+A\+SK)}

T\+X\+D\+IR -\/ Transmitter Pin Data Direction in Single-\/\+Wire mode 0b0..T\+XD pin is an input in single wire mode. 0b1..T\+XD pin is an output in single wire mode. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gaa6ad5229b8a54a92275e3b0df3e7fa34}\label{group___u_a_r_t___register___masks_gaa6ad5229b8a54a92275e3b0df3e7fa34}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C3\_TXINV@{UART\_C3\_TXINV}}
\index{UART\_C3\_TXINV@{UART\_C3\_TXINV}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C3\_TXINV}{UART\_C3\_TXINV}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C3\+\_\+\+T\+X\+I\+NV(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C3\+\_\+\+T\+X\+I\+N\+V\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C3\+\_\+\+T\+X\+I\+N\+V\+\_\+\+M\+A\+SK)}

T\+X\+I\+NV -\/ Transmit Data Inversion. 0b0..Transmit data is not inverted. 0b1..Transmit data is inverted. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga6f2c51a18bd4fe60b12fc2e68a18988b}\label{group___u_a_r_t___register___masks_ga6f2c51a18bd4fe60b12fc2e68a18988b}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C4\_BRFA@{UART\_C4\_BRFA}}
\index{UART\_C4\_BRFA@{UART\_C4\_BRFA}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C4\_BRFA}{UART\_C4\_BRFA}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C4\+\_\+\+B\+R\+FA(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C4\+\_\+\+B\+R\+F\+A\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C4\+\_\+\+B\+R\+F\+A\+\_\+\+M\+A\+SK)}

B\+R\+FA -\/ Baud Rate Fine Adjust \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga7cf6f5b1c9f67f2caf54ed725b3ba92e}\label{group___u_a_r_t___register___masks_ga7cf6f5b1c9f67f2caf54ed725b3ba92e}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C4\_M10@{UART\_C4\_M10}}
\index{UART\_C4\_M10@{UART\_C4\_M10}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C4\_M10}{UART\_C4\_M10}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C4\+\_\+\+M10(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C4\+\_\+\+M10\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C4\+\_\+\+M10\+\_\+\+M\+A\+SK)}

M10 -\/ 10-\/bit Mode select 0b0..The parity bit is the ninth bit in the serial transmission. 0b1..The parity bit is the tenth bit in the serial transmission. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gafa848be1edfc0802b6988e09a2b7a3a4}\label{group___u_a_r_t___register___masks_gafa848be1edfc0802b6988e09a2b7a3a4}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C4\_MAEN1@{UART\_C4\_MAEN1}}
\index{UART\_C4\_MAEN1@{UART\_C4\_MAEN1}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C4\_MAEN1}{UART\_C4\_MAEN1}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C4\+\_\+\+M\+A\+E\+N1(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C4\+\_\+\+M\+A\+E\+N1\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C4\+\_\+\+M\+A\+E\+N1\+\_\+\+M\+A\+SK)}

M\+A\+E\+N1 -\/ Match Address Mode Enable 1 0b0..All data received is transferred to the data buffer if M\+A\+E\+N2 is cleared. 0b1..All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of M\+A1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816\mbox{[}I\+S\+O7816E\mbox{]} is set/enabled. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gab2614230f0e93d3d59cf0c644411be46}\label{group___u_a_r_t___register___masks_gab2614230f0e93d3d59cf0c644411be46}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C4\_MAEN2@{UART\_C4\_MAEN2}}
\index{UART\_C4\_MAEN2@{UART\_C4\_MAEN2}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C4\_MAEN2}{UART\_C4\_MAEN2}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C4\+\_\+\+M\+A\+E\+N2(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C4\+\_\+\+M\+A\+E\+N2\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C4\+\_\+\+M\+A\+E\+N2\+\_\+\+M\+A\+SK)}

M\+A\+E\+N2 -\/ Match Address Mode Enable 2 0b0..All data received is transferred to the data buffer if M\+A\+E\+N1 is cleared. 0b1..All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of M\+A2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816\mbox{[}I\+S\+O7816E\mbox{]} is set/enabled. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga3e482d8d4ea645ab1cb89bad9c899194}\label{group___u_a_r_t___register___masks_ga3e482d8d4ea645ab1cb89bad9c899194}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C5\_RDMAS@{UART\_C5\_RDMAS}}
\index{UART\_C5\_RDMAS@{UART\_C5\_RDMAS}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C5\_RDMAS}{UART\_C5\_RDMAS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C5\+\_\+\+R\+D\+M\+AS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C5\+\_\+\+R\+D\+M\+A\+S\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C5\+\_\+\+R\+D\+M\+A\+S\+\_\+\+M\+A\+SK)}

R\+D\+M\+AS -\/ Receiver Full D\+MA Select 0b0..If C2\mbox{[}R\+IE\mbox{]} and S1\mbox{[}R\+D\+RF\mbox{]} are set, the R\+D\+FR interrupt request signal is asserted to request an interrupt service. 0b1..If C2\mbox{[}R\+IE\mbox{]} and S1\mbox{[}R\+D\+RF\mbox{]} are set, the R\+D\+RF D\+MA request signal is asserted to request a D\+MA transfer. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gaea4ac16ae4172f75bf05eb28f8bcd6d5}\label{group___u_a_r_t___register___masks_gaea4ac16ae4172f75bf05eb28f8bcd6d5}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C5\_TDMAS@{UART\_C5\_TDMAS}}
\index{UART\_C5\_TDMAS@{UART\_C5\_TDMAS}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C5\_TDMAS}{UART\_C5\_TDMAS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C5\+\_\+\+T\+D\+M\+AS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C5\+\_\+\+T\+D\+M\+A\+S\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C5\+\_\+\+T\+D\+M\+A\+S\+\_\+\+M\+A\+SK)}

T\+D\+M\+AS -\/ Transmitter D\+MA Select 0b0..If C2\mbox{[}T\+IE\mbox{]} is set and the S1\mbox{[}T\+D\+RE\mbox{]} flag is set, the T\+D\+RE interrupt request signal is asserted to request interrupt service. 0b1..If C2\mbox{[}T\+IE\mbox{]} is set and the S1\mbox{[}T\+D\+RE\mbox{]} flag is set, the T\+D\+RE D\+MA request signal is asserted to request a D\+MA transfer. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga4bfeb7fd58add67276f19313c42f1d1c}\label{group___u_a_r_t___register___masks_ga4bfeb7fd58add67276f19313c42f1d1c}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C7816\_ANACK@{UART\_C7816\_ANACK}}
\index{UART\_C7816\_ANACK@{UART\_C7816\_ANACK}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C7816\_ANACK}{UART\_C7816\_ANACK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C7816\+\_\+\+A\+N\+A\+CK(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C7816\+\_\+\+A\+N\+A\+C\+K\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C7816\+\_\+\+A\+N\+A\+C\+K\+\_\+\+M\+A\+SK)}

A\+N\+A\+CK -\/ Generate N\+A\+CK on Error 0b0..No N\+A\+CK is automatically generated. 0b1..A N\+A\+CK is automatically generated if a parity error is detected or if an invalid initial character is detected. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga5d84e7b71c75740849fcda8982c796b6}\label{group___u_a_r_t___register___masks_ga5d84e7b71c75740849fcda8982c796b6}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C7816\_INIT@{UART\_C7816\_INIT}}
\index{UART\_C7816\_INIT@{UART\_C7816\_INIT}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C7816\_INIT}{UART\_C7816\_INIT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C7816\+\_\+\+I\+N\+IT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C7816\+\_\+\+I\+N\+I\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C7816\+\_\+\+I\+N\+I\+T\+\_\+\+M\+A\+SK)}

I\+N\+IT -\/ Detect Initial Character 0b0..Normal operating mode. Receiver does not seek to identify initial character. 0b1..Receiver searches for initial character. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga66f91cf519df746474ee52bd1bf7e71a}\label{group___u_a_r_t___register___masks_ga66f91cf519df746474ee52bd1bf7e71a}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C7816\_ISO\_7816E@{UART\_C7816\_ISO\_7816E}}
\index{UART\_C7816\_ISO\_7816E@{UART\_C7816\_ISO\_7816E}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C7816\_ISO\_7816E}{UART\_C7816\_ISO\_7816E}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C7816\+\_\+\+I\+S\+O\+\_\+7816E(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C7816\+\_\+\+I\+S\+O\+\_\+7816\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C7816\+\_\+\+I\+S\+O\+\_\+7816\+E\+\_\+\+M\+A\+SK)}

I\+S\+O\+\_\+7816E -\/ I\+S\+O-\/7816 Functionality Enabled 0b0..I\+S\+O-\/7816 functionality is turned off/not enabled. 0b1..I\+S\+O-\/7816 functionality is turned on/enabled. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga200b02f63886684317bac797dae1e51f}\label{group___u_a_r_t___register___masks_ga200b02f63886684317bac797dae1e51f}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C7816\_ONACK@{UART\_C7816\_ONACK}}
\index{UART\_C7816\_ONACK@{UART\_C7816\_ONACK}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C7816\_ONACK}{UART\_C7816\_ONACK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C7816\+\_\+\+O\+N\+A\+CK(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C7816\+\_\+\+O\+N\+A\+C\+K\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C7816\+\_\+\+O\+N\+A\+C\+K\+\_\+\+M\+A\+SK)}

O\+N\+A\+CK -\/ Generate N\+A\+CK on Overflow 0b0..The received data does not generate a N\+A\+CK when the receipt of the data results in an overflow event. 0b1..If the receiver buffer overflows, a N\+A\+CK is automatically sent on a received character. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gaf3a33b295da01f9685476c4c0b5f6350}\label{group___u_a_r_t___register___masks_gaf3a33b295da01f9685476c4c0b5f6350}} 
\index{UART Register Masks@{UART Register Masks}!UART\_C7816\_TTYPE@{UART\_C7816\_TTYPE}}
\index{UART\_C7816\_TTYPE@{UART\_C7816\_TTYPE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_C7816\_TTYPE}{UART\_C7816\_TTYPE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C7816\+\_\+\+T\+T\+Y\+PE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+C7816\+\_\+\+T\+T\+Y\+P\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+C7816\+\_\+\+T\+T\+Y\+P\+E\+\_\+\+M\+A\+SK)}

T\+T\+Y\+PE -\/ Transfer Type 0b0..T = 0 per the I\+S\+O-\/7816 specification. 0b1..T = 1 per the I\+S\+O-\/7816 specification. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga497482306b260f45732d82ac5503aba4}\label{group___u_a_r_t___register___masks_ga497482306b260f45732d82ac5503aba4}} 
\index{UART Register Masks@{UART Register Masks}!UART\_ET7816\_RXTHRESHOLD@{UART\_ET7816\_RXTHRESHOLD}}
\index{UART\_ET7816\_RXTHRESHOLD@{UART\_ET7816\_RXTHRESHOLD}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_ET7816\_RXTHRESHOLD}{UART\_ET7816\_RXTHRESHOLD}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+E\+T7816\+\_\+\+R\+X\+T\+H\+R\+E\+S\+H\+O\+LD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+E\+T7816\+\_\+\+R\+X\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+E\+T7816\+\_\+\+R\+X\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+M\+A\+SK)}

R\+X\+T\+H\+R\+E\+S\+H\+O\+LD -\/ Receive N\+A\+CK Threshold \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga0f26cca6a1f58b4b08ff7b471d66881d}\label{group___u_a_r_t___register___masks_ga0f26cca6a1f58b4b08ff7b471d66881d}} 
\index{UART Register Masks@{UART Register Masks}!UART\_ET7816\_TXTHRESHOLD@{UART\_ET7816\_TXTHRESHOLD}}
\index{UART\_ET7816\_TXTHRESHOLD@{UART\_ET7816\_TXTHRESHOLD}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_ET7816\_TXTHRESHOLD}{UART\_ET7816\_TXTHRESHOLD}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+E\+T7816\+\_\+\+T\+X\+T\+H\+R\+E\+S\+H\+O\+LD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+E\+T7816\+\_\+\+T\+X\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+E\+T7816\+\_\+\+T\+X\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+M\+A\+SK)}

T\+X\+T\+H\+R\+E\+S\+H\+O\+LD -\/ Transmit N\+A\+CK Threshold 0b0000..T\+XT asserts on the first N\+A\+CK that is received. 0b0001..T\+XT asserts on the second N\+A\+CK that is received. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gab4c33943d2e28a7d4419e55332468359}\label{group___u_a_r_t___register___masks_gab4c33943d2e28a7d4419e55332468359}} 
\index{UART Register Masks@{UART Register Masks}!UART\_IE7816\_ADTE@{UART\_IE7816\_ADTE}}
\index{UART\_IE7816\_ADTE@{UART\_IE7816\_ADTE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_IE7816\_ADTE}{UART\_IE7816\_ADTE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+A\+D\+TE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+A\+D\+T\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+A\+D\+T\+E\+\_\+\+M\+A\+SK)}

A\+D\+TE -\/ A\+TR Duration Timer Interrupt Enable 0b0..The assertion of I\+S7816\mbox{[}A\+DT\mbox{]} does not result in the generation of an interrupt. 0b1..The assertion of I\+S7816\mbox{[}A\+DT\mbox{]} results in the generation of an interrupt. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga3ebc6409120580e2f760c4960738f09f}\label{group___u_a_r_t___register___masks_ga3ebc6409120580e2f760c4960738f09f}} 
\index{UART Register Masks@{UART Register Masks}!UART\_IE7816\_BWTE@{UART\_IE7816\_BWTE}}
\index{UART\_IE7816\_BWTE@{UART\_IE7816\_BWTE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_IE7816\_BWTE}{UART\_IE7816\_BWTE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+B\+W\+TE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+B\+W\+T\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+B\+W\+T\+E\+\_\+\+M\+A\+SK)}

B\+W\+TE -\/ Block Wait Timer Interrupt Enable 0b0..The assertion of I\+S7816\mbox{[}B\+WT\mbox{]} does not result in the generation of an interrupt. 0b1..The assertion of I\+S7816\mbox{[}B\+WT\mbox{]} results in the generation of an interrupt. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga32006913f3d9f3e3729bf5d0d65bd088}\label{group___u_a_r_t___register___masks_ga32006913f3d9f3e3729bf5d0d65bd088}} 
\index{UART Register Masks@{UART Register Masks}!UART\_IE7816\_CWTE@{UART\_IE7816\_CWTE}}
\index{UART\_IE7816\_CWTE@{UART\_IE7816\_CWTE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_IE7816\_CWTE}{UART\_IE7816\_CWTE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+C\+W\+TE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+C\+W\+T\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+C\+W\+T\+E\+\_\+\+M\+A\+SK)}

C\+W\+TE -\/ Character Wait Timer Interrupt Enable 0b0..The assertion of I\+S7816\mbox{[}C\+WT\mbox{]} does not result in the generation of an interrupt. 0b1..The assertion of I\+S7816\mbox{[}C\+WT\mbox{]} results in the generation of an interrupt. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga3b3565dc080fe2075a27f7fab807a2e5}\label{group___u_a_r_t___register___masks_ga3b3565dc080fe2075a27f7fab807a2e5}} 
\index{UART Register Masks@{UART Register Masks}!UART\_IE7816\_GTVE@{UART\_IE7816\_GTVE}}
\index{UART\_IE7816\_GTVE@{UART\_IE7816\_GTVE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_IE7816\_GTVE}{UART\_IE7816\_GTVE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+G\+T\+VE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+G\+T\+V\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+G\+T\+V\+E\+\_\+\+M\+A\+SK)}

G\+T\+VE -\/ Guard Timer Violated Interrupt Enable 0b0..The assertion of I\+S7816\mbox{[}G\+TV\mbox{]} does not result in the generation of an interrupt. 0b1..The assertion of I\+S7816\mbox{[}G\+TV\mbox{]} results in the generation of an interrupt. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga37032c1701a391f5504551e0f0f8c426}\label{group___u_a_r_t___register___masks_ga37032c1701a391f5504551e0f0f8c426}} 
\index{UART Register Masks@{UART Register Masks}!UART\_IE7816\_INITDE@{UART\_IE7816\_INITDE}}
\index{UART\_IE7816\_INITDE@{UART\_IE7816\_INITDE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_IE7816\_INITDE}{UART\_IE7816\_INITDE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+I\+N\+I\+T\+DE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+I\+N\+I\+T\+D\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+I\+N\+I\+T\+D\+E\+\_\+\+M\+A\+SK)}

I\+N\+I\+T\+DE -\/ Initial Character Detected Interrupt Enable 0b0..The assertion of I\+S7816\mbox{[}I\+N\+I\+TD\mbox{]} does not result in the generation of an interrupt. 0b1..The assertion of I\+S7816\mbox{[}I\+N\+I\+TD\mbox{]} results in the generation of an interrupt. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga89648c58d4459c6a081c0abf7eda34b8}\label{group___u_a_r_t___register___masks_ga89648c58d4459c6a081c0abf7eda34b8}} 
\index{UART Register Masks@{UART Register Masks}!UART\_IE7816\_RXTE@{UART\_IE7816\_RXTE}}
\index{UART\_IE7816\_RXTE@{UART\_IE7816\_RXTE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_IE7816\_RXTE}{UART\_IE7816\_RXTE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+R\+X\+TE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+R\+X\+T\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+R\+X\+T\+E\+\_\+\+M\+A\+SK)}

R\+X\+TE -\/ Receive Threshold Exceeded Interrupt Enable 0b0..The assertion of I\+S7816\mbox{[}R\+XT\mbox{]} does not result in the generation of an interrupt. 0b1..The assertion of I\+S7816\mbox{[}R\+XT\mbox{]} results in the generation of an interrupt. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga3e38b84d9d75fc7645f9ab3b82966e62}\label{group___u_a_r_t___register___masks_ga3e38b84d9d75fc7645f9ab3b82966e62}} 
\index{UART Register Masks@{UART Register Masks}!UART\_IE7816\_TXTE@{UART\_IE7816\_TXTE}}
\index{UART\_IE7816\_TXTE@{UART\_IE7816\_TXTE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_IE7816\_TXTE}{UART\_IE7816\_TXTE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+T\+X\+TE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+T\+X\+T\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+T\+X\+T\+E\+\_\+\+M\+A\+SK)}

T\+X\+TE -\/ Transmit Threshold Exceeded Interrupt Enable 0b0..The assertion of I\+S7816\mbox{[}T\+XT\mbox{]} does not result in the generation of an interrupt. 0b1..The assertion of I\+S7816\mbox{[}T\+XT\mbox{]} results in the generation of an interrupt. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gacc2fef97f7c84a787ad71005dc0c3c30}\label{group___u_a_r_t___register___masks_gacc2fef97f7c84a787ad71005dc0c3c30}} 
\index{UART Register Masks@{UART Register Masks}!UART\_IE7816\_WTE@{UART\_IE7816\_WTE}}
\index{UART\_IE7816\_WTE@{UART\_IE7816\_WTE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_IE7816\_WTE}{UART\_IE7816\_WTE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+W\+TE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+W\+T\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+W\+T\+E\+\_\+\+M\+A\+SK)}

W\+TE -\/ Wait Timer Interrupt Enable 0b0..The assertion of I\+S7816\mbox{[}WT\mbox{]} does not result in the generation of an interrupt. 0b1..The assertion of I\+S7816\mbox{[}WT\mbox{]} results in the generation of an interrupt. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga1aac9c296b1be00fb8648f738ca5855f}\label{group___u_a_r_t___register___masks_ga1aac9c296b1be00fb8648f738ca5855f}} 
\index{UART Register Masks@{UART Register Masks}!UART\_IS7816\_ADT@{UART\_IS7816\_ADT}}
\index{UART\_IS7816\_ADT@{UART\_IS7816\_ADT}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_IS7816\_ADT}{UART\_IS7816\_ADT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+A\+DT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+A\+D\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+A\+D\+T\+\_\+\+M\+A\+SK)}

A\+DT -\/ A\+TR Duration Time Interrupt 0b0..A\+TR Duration time (A\+DT) has not been violated. 0b1..A\+TR Duration time (A\+DT) has been violated. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gab6391c2de33ce9e7609bef16473015d3}\label{group___u_a_r_t___register___masks_gab6391c2de33ce9e7609bef16473015d3}} 
\index{UART Register Masks@{UART Register Masks}!UART\_IS7816\_BWT@{UART\_IS7816\_BWT}}
\index{UART\_IS7816\_BWT@{UART\_IS7816\_BWT}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_IS7816\_BWT}{UART\_IS7816\_BWT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+B\+WT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+B\+W\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+B\+W\+T\+\_\+\+M\+A\+SK)}

B\+WT -\/ Block Wait Timer Interrupt 0b0..Block wait time (B\+WT) has not been violated. 0b1..Block wait time (B\+WT) has been violated. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga62240001cf0b6b573bb22129b1bd31d8}\label{group___u_a_r_t___register___masks_ga62240001cf0b6b573bb22129b1bd31d8}} 
\index{UART Register Masks@{UART Register Masks}!UART\_IS7816\_CWT@{UART\_IS7816\_CWT}}
\index{UART\_IS7816\_CWT@{UART\_IS7816\_CWT}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_IS7816\_CWT}{UART\_IS7816\_CWT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+C\+WT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+C\+W\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+C\+W\+T\+\_\+\+M\+A\+SK)}

C\+WT -\/ Character Wait Timer Interrupt 0b0..Character wait time (C\+WT) has not been violated. 0b1..Character wait time (C\+WT) has been violated. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga5ab2b6e3feea53f32153dbca3f56dbc5}\label{group___u_a_r_t___register___masks_ga5ab2b6e3feea53f32153dbca3f56dbc5}} 
\index{UART Register Masks@{UART Register Masks}!UART\_IS7816\_GTV@{UART\_IS7816\_GTV}}
\index{UART\_IS7816\_GTV@{UART\_IS7816\_GTV}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_IS7816\_GTV}{UART\_IS7816\_GTV}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+G\+TV(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+G\+T\+V\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+G\+T\+V\+\_\+\+M\+A\+SK)}

G\+TV -\/ Guard Timer Violated Interrupt 0b0..A guard time (GT, C\+GT, or B\+GT) has not been violated. 0b1..A guard time (GT, C\+GT, or B\+GT) has been violated. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga6cb4bb7d090cf81948ed5b7b36dd4ca1}\label{group___u_a_r_t___register___masks_ga6cb4bb7d090cf81948ed5b7b36dd4ca1}} 
\index{UART Register Masks@{UART Register Masks}!UART\_IS7816\_INITD@{UART\_IS7816\_INITD}}
\index{UART\_IS7816\_INITD@{UART\_IS7816\_INITD}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_IS7816\_INITD}{UART\_IS7816\_INITD}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+I\+N\+I\+TD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+I\+N\+I\+T\+D\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+I\+N\+I\+T\+D\+\_\+\+M\+A\+SK)}

I\+N\+I\+TD -\/ Initial Character Detected Interrupt 0b0..A valid initial character has not been received. 0b1..A valid initial character has been received. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga2e07a29afc64917b4d040b221e2ea415}\label{group___u_a_r_t___register___masks_ga2e07a29afc64917b4d040b221e2ea415}} 
\index{UART Register Masks@{UART Register Masks}!UART\_IS7816\_RXT@{UART\_IS7816\_RXT}}
\index{UART\_IS7816\_RXT@{UART\_IS7816\_RXT}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_IS7816\_RXT}{UART\_IS7816\_RXT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+R\+XT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+R\+X\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+R\+X\+T\+\_\+\+M\+A\+SK)}

R\+XT -\/ Receive Threshold Exceeded Interrupt 0b0..The number of consecutive N\+A\+C\+KS generated as a result of parity errors and buffer overruns is less than or equal to the value in E\+T7816\mbox{[}R\+X\+T\+H\+R\+E\+S\+H\+O\+LD\mbox{]}. 0b1..The number of consecutive N\+A\+C\+KS generated as a result of parity errors and buffer overruns is greater than the value in E\+T7816\mbox{[}R\+X\+T\+H\+R\+E\+S\+H\+O\+LD\mbox{]}. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gaa1871af657f4b1ccc1968d276e6f465a}\label{group___u_a_r_t___register___masks_gaa1871af657f4b1ccc1968d276e6f465a}} 
\index{UART Register Masks@{UART Register Masks}!UART\_IS7816\_TXT@{UART\_IS7816\_TXT}}
\index{UART\_IS7816\_TXT@{UART\_IS7816\_TXT}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_IS7816\_TXT}{UART\_IS7816\_TXT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+T\+XT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+T\+X\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+T\+X\+T\+\_\+\+M\+A\+SK)}

T\+XT -\/ Transmit Threshold Exceeded Interrupt 0b0..The number of retries and corresponding N\+A\+C\+KS does not exceed the value in E\+T7816\mbox{[}T\+X\+T\+H\+R\+E\+S\+H\+O\+LD\mbox{]}. 0b1..The number of retries and corresponding N\+A\+C\+KS exceeds the value in E\+T7816\mbox{[}T\+X\+T\+H\+R\+E\+S\+H\+O\+LD\mbox{]}. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gac0bff69c43a767ff07d220e4ae91f68a}\label{group___u_a_r_t___register___masks_gac0bff69c43a767ff07d220e4ae91f68a}} 
\index{UART Register Masks@{UART Register Masks}!UART\_IS7816\_WT@{UART\_IS7816\_WT}}
\index{UART\_IS7816\_WT@{UART\_IS7816\_WT}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_IS7816\_WT}{UART\_IS7816\_WT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+WT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+W\+T\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+W\+T\+\_\+\+M\+A\+SK)}

WT -\/ Wait Timer Interrupt 0b0..Wait time (WT) has not been violated. 0b1..Wait time (WT) has been violated. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga6602fd7e07866385c7cd1ad2784fe334}\label{group___u_a_r_t___register___masks_ga6602fd7e07866385c7cd1ad2784fe334}} 
\index{UART Register Masks@{UART Register Masks}!UART\_MA1\_MA@{UART\_MA1\_MA}}
\index{UART\_MA1\_MA@{UART\_MA1\_MA}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_MA1\_MA}{UART\_MA1\_MA}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+M\+A1\+\_\+\+MA(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+M\+A1\+\_\+\+M\+A\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+M\+A1\+\_\+\+M\+A\+\_\+\+M\+A\+SK)}

MA -\/ Match Address \mbox{\Hypertarget{group___u_a_r_t___register___masks_gaf2427a2534075e01475f46219e742b00}\label{group___u_a_r_t___register___masks_gaf2427a2534075e01475f46219e742b00}} 
\index{UART Register Masks@{UART Register Masks}!UART\_MA2\_MA@{UART\_MA2\_MA}}
\index{UART\_MA2\_MA@{UART\_MA2\_MA}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_MA2\_MA}{UART\_MA2\_MA}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+M\+A2\+\_\+\+MA(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+M\+A2\+\_\+\+M\+A\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+M\+A2\+\_\+\+M\+A\+\_\+\+M\+A\+SK)}

MA -\/ Match Address \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga04b763409625dda02fc70e246fe93896}\label{group___u_a_r_t___register___masks_ga04b763409625dda02fc70e246fe93896}} 
\index{UART Register Masks@{UART Register Masks}!UART\_S1\_FE@{UART\_S1\_FE}}
\index{UART\_S1\_FE@{UART\_S1\_FE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_S1\_FE}{UART\_S1\_FE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S1\+\_\+\+FE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S1\+\_\+\+F\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S1\+\_\+\+F\+E\+\_\+\+M\+A\+SK)}

FE -\/ Framing Error Flag 0b0..No framing error detected. 0b1..Framing error. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga59de164dc42e25b8ecf4625ad1271025}\label{group___u_a_r_t___register___masks_ga59de164dc42e25b8ecf4625ad1271025}} 
\index{UART Register Masks@{UART Register Masks}!UART\_S1\_IDLE@{UART\_S1\_IDLE}}
\index{UART\_S1\_IDLE@{UART\_S1\_IDLE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_S1\_IDLE}{UART\_S1\_IDLE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S1\+\_\+\+I\+D\+LE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S1\+\_\+\+I\+D\+L\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S1\+\_\+\+I\+D\+L\+E\+\_\+\+M\+A\+SK)}

I\+D\+LE -\/ Idle Line Flag 0b0..Receiver input is either active now or has never become active since the I\+D\+LE flag was last cleared. 0b1..Receiver input has become idle or the flag has not been cleared since it last asserted. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga760a28191818b8f67d146ea395e0fe5c}\label{group___u_a_r_t___register___masks_ga760a28191818b8f67d146ea395e0fe5c}} 
\index{UART Register Masks@{UART Register Masks}!UART\_S1\_NF@{UART\_S1\_NF}}
\index{UART\_S1\_NF@{UART\_S1\_NF}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_S1\_NF}{UART\_S1\_NF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S1\+\_\+\+NF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S1\+\_\+\+N\+F\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S1\+\_\+\+N\+F\+\_\+\+M\+A\+SK)}

NF -\/ Noise Flag 0b0..No noise detected. 0b1..Noise detected in the received character in D. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga6a14f8ba40e6532f7ec986123702c119}\label{group___u_a_r_t___register___masks_ga6a14f8ba40e6532f7ec986123702c119}} 
\index{UART Register Masks@{UART Register Masks}!UART\_S1\_OR@{UART\_S1\_OR}}
\index{UART\_S1\_OR@{UART\_S1\_OR}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_S1\_OR}{UART\_S1\_OR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S1\+\_\+\+OR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S1\+\_\+\+O\+R\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S1\+\_\+\+O\+R\+\_\+\+M\+A\+SK)}

OR -\/ Receiver Overrun Flag 0b0..No overrun has occurred since the last time the flag was cleared. 0b1..Overrun has occurred or the overrun flag has not been cleared since the last overrun occured. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga2bac368f791a24b95f7f99618b6c4200}\label{group___u_a_r_t___register___masks_ga2bac368f791a24b95f7f99618b6c4200}} 
\index{UART Register Masks@{UART Register Masks}!UART\_S1\_PF@{UART\_S1\_PF}}
\index{UART\_S1\_PF@{UART\_S1\_PF}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_S1\_PF}{UART\_S1\_PF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S1\+\_\+\+PF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S1\+\_\+\+P\+F\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S1\+\_\+\+P\+F\+\_\+\+M\+A\+SK)}

PF -\/ Parity Error Flag 0b0..No parity error detected. 0b1..Parity error. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gac46eb706bfaad219357e4a1968daf839}\label{group___u_a_r_t___register___masks_gac46eb706bfaad219357e4a1968daf839}} 
\index{UART Register Masks@{UART Register Masks}!UART\_S1\_RDRF@{UART\_S1\_RDRF}}
\index{UART\_S1\_RDRF@{UART\_S1\_RDRF}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_S1\_RDRF}{UART\_S1\_RDRF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S1\+\_\+\+R\+D\+RF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S1\+\_\+\+R\+D\+R\+F\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S1\+\_\+\+R\+D\+R\+F\+\_\+\+M\+A\+SK)}

R\+D\+RF -\/ Receive Data Register Full Flag 0b0..Receive data buffer is empty. 0b1..Receive data buffer is full. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga6547a749564447be3c48693c268e0373}\label{group___u_a_r_t___register___masks_ga6547a749564447be3c48693c268e0373}} 
\index{UART Register Masks@{UART Register Masks}!UART\_S1\_TC@{UART\_S1\_TC}}
\index{UART\_S1\_TC@{UART\_S1\_TC}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_S1\_TC}{UART\_S1\_TC}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S1\+\_\+\+TC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+C\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+C\+\_\+\+M\+A\+SK)}

TC -\/ Transmit Complete Flag 0b0..Transmitter active (sending data, a preamble, or a break). 0b1..Transmitter idle (transmission activity complete). \mbox{\Hypertarget{group___u_a_r_t___register___masks_gac96f17340c0eafb40ca8a6688fc08a88}\label{group___u_a_r_t___register___masks_gac96f17340c0eafb40ca8a6688fc08a88}} 
\index{UART Register Masks@{UART Register Masks}!UART\_S1\_TDRE@{UART\_S1\_TDRE}}
\index{UART\_S1\_TDRE@{UART\_S1\_TDRE}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_S1\_TDRE}{UART\_S1\_TDRE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+D\+RE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+D\+R\+E\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+D\+R\+E\+\_\+\+M\+A\+SK)}

T\+D\+RE -\/ Transmit Data Register Empty Flag 0b0..Transmit data buffer is full. 0b1..Transmit data buffer is empty. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga239a880d2d8279a8d9b91ac1a828735e}\label{group___u_a_r_t___register___masks_ga239a880d2d8279a8d9b91ac1a828735e}} 
\index{UART Register Masks@{UART Register Masks}!UART\_S2\_BRK13@{UART\_S2\_BRK13}}
\index{UART\_S2\_BRK13@{UART\_S2\_BRK13}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_S2\_BRK13}{UART\_S2\_BRK13}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S2\+\_\+\+B\+R\+K13(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S2\+\_\+\+B\+R\+K13\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S2\+\_\+\+B\+R\+K13\+\_\+\+M\+A\+SK)}

B\+R\+K13 -\/ Break Transmit Character Length 0b0..Break character is 10, 11, or 12 bits long. 0b1..Break character is 13 or 14 bits long. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga4df4aaa4974f36b04468c277f050dc18}\label{group___u_a_r_t___register___masks_ga4df4aaa4974f36b04468c277f050dc18}} 
\index{UART Register Masks@{UART Register Masks}!UART\_S2\_MSBF@{UART\_S2\_MSBF}}
\index{UART\_S2\_MSBF@{UART\_S2\_MSBF}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_S2\_MSBF}{UART\_S2\_MSBF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S2\+\_\+\+M\+S\+BF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S2\+\_\+\+M\+S\+B\+F\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S2\+\_\+\+M\+S\+B\+F\+\_\+\+M\+A\+SK)}

M\+S\+BF -\/ Most Significant Bit First 0b0..L\+SB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0. 0b1..M\+SB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1\mbox{[}M\mbox{]} and C1\mbox{[}PE\mbox{]}. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1\mbox{[}M\mbox{]} and C1\mbox{[}PE\mbox{]}. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga6fb68989d33d0cd0c7908bd5bf3e498b}\label{group___u_a_r_t___register___masks_ga6fb68989d33d0cd0c7908bd5bf3e498b}} 
\index{UART Register Masks@{UART Register Masks}!UART\_S2\_RAF@{UART\_S2\_RAF}}
\index{UART\_S2\_RAF@{UART\_S2\_RAF}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_S2\_RAF}{UART\_S2\_RAF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+AF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+A\+F\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+A\+F\+\_\+\+M\+A\+SK)}

R\+AF -\/ Receiver Active Flag 0b0..U\+A\+RT receiver idle/inactive waiting for a start bit. 0b1..U\+A\+RT receiver active, RxD input not idle. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga7e1318e556cb7bc793cf3949d11ed655}\label{group___u_a_r_t___register___masks_ga7e1318e556cb7bc793cf3949d11ed655}} 
\index{UART Register Masks@{UART Register Masks}!UART\_S2\_RWUID@{UART\_S2\_RWUID}}
\index{UART\_S2\_RWUID@{UART\_S2\_RWUID}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_S2\_RWUID}{UART\_S2\_RWUID}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+W\+U\+ID(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+W\+U\+I\+D\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+W\+U\+I\+D\+\_\+\+M\+A\+SK)}

R\+W\+U\+ID -\/ Receive Wakeup Idle Detect 0b0..S1\mbox{[}I\+D\+LE\mbox{]} is not set upon detection of an idle character. 0b1..S1\mbox{[}I\+D\+LE\mbox{]} is set upon detection of an idle character. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga459c87da07a68b9fe3cf87e1e1791a96}\label{group___u_a_r_t___register___masks_ga459c87da07a68b9fe3cf87e1e1791a96}} 
\index{UART Register Masks@{UART Register Masks}!UART\_S2\_RXEDGIF@{UART\_S2\_RXEDGIF}}
\index{UART\_S2\_RXEDGIF@{UART\_S2\_RXEDGIF}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_S2\_RXEDGIF}{UART\_S2\_RXEDGIF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+E\+D\+G\+IF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+E\+D\+G\+I\+F\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+E\+D\+G\+I\+F\+\_\+\+M\+A\+SK)}

R\+X\+E\+D\+G\+IF -\/ RxD Pin Active Edge Interrupt Flag 0b0..No active edge on the receive pin has occurred. 0b1..An active edge on the receive pin has occurred. \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga3cf566570570ff8a6a70e2cbea1959a8}\label{group___u_a_r_t___register___masks_ga3cf566570570ff8a6a70e2cbea1959a8}} 
\index{UART Register Masks@{UART Register Masks}!UART\_S2\_RXINV@{UART\_S2\_RXINV}}
\index{UART\_S2\_RXINV@{UART\_S2\_RXINV}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_S2\_RXINV}{UART\_S2\_RXINV}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+I\+NV(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+I\+N\+V\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+I\+N\+V\+\_\+\+M\+A\+SK)}

R\+X\+I\+NV -\/ Receive Data Inversion 0b0..Receive data is not inverted. 0b1..Receive data is inverted. \mbox{\Hypertarget{group___u_a_r_t___register___masks_gaf537ccbe6ddd913ae8f3a988393519e4}\label{group___u_a_r_t___register___masks_gaf537ccbe6ddd913ae8f3a988393519e4}} 
\index{UART Register Masks@{UART Register Masks}!UART\_TL7816\_TLEN@{UART\_TL7816\_TLEN}}
\index{UART\_TL7816\_TLEN@{UART\_TL7816\_TLEN}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_TL7816\_TLEN}{UART\_TL7816\_TLEN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+T\+L7816\+\_\+\+T\+L\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+T\+L7816\+\_\+\+T\+L\+E\+N\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+T\+L7816\+\_\+\+T\+L\+E\+N\+\_\+\+M\+A\+SK)}

T\+L\+EN -\/ Transmit Length \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga1deec30c17d2cc28d8db76346756785f}\label{group___u_a_r_t___register___masks_ga1deec30c17d2cc28d8db76346756785f}} 
\index{UART Register Masks@{UART Register Masks}!UART\_WF7816\_GTFD@{UART\_WF7816\_GTFD}}
\index{UART\_WF7816\_GTFD@{UART\_WF7816\_GTFD}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_WF7816\_GTFD}{UART\_WF7816\_GTFD}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+W\+F7816\+\_\+\+G\+T\+FD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+F7816\+\_\+\+G\+T\+F\+D\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+F7816\+\_\+\+G\+T\+F\+D\+\_\+\+M\+A\+SK)}

G\+T\+FD -\/ FD Multiplier \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga2c8a42e98bc4476d4e926e0be6f9c700}\label{group___u_a_r_t___register___masks_ga2c8a42e98bc4476d4e926e0be6f9c700}} 
\index{UART Register Masks@{UART Register Masks}!UART\_WGP7816\_T1\_BGI@{UART\_WGP7816\_T1\_BGI}}
\index{UART\_WGP7816\_T1\_BGI@{UART\_WGP7816\_T1\_BGI}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_WGP7816\_T1\_BGI}{UART\_WGP7816\_T1\_BGI}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+W\+G\+P7816\+\_\+\+T1\+\_\+\+B\+GI(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+G\+P7816\+\_\+\+T1\+\_\+\+B\+G\+I\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+G\+P7816\+\_\+\+T1\+\_\+\+B\+G\+I\+\_\+\+M\+A\+SK)}

B\+GI -\/ Block Guard Time Integer (C7816\mbox{[}T\+T\+Y\+PE\mbox{]} = 1) \mbox{\Hypertarget{group___u_a_r_t___register___masks_gae1898bf4e8ee7c26f4a5529488d5b82d}\label{group___u_a_r_t___register___masks_gae1898bf4e8ee7c26f4a5529488d5b82d}} 
\index{UART Register Masks@{UART Register Masks}!UART\_WGP7816\_T1\_CWI1@{UART\_WGP7816\_T1\_CWI1}}
\index{UART\_WGP7816\_T1\_CWI1@{UART\_WGP7816\_T1\_CWI1}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_WGP7816\_T1\_CWI1}{UART\_WGP7816\_T1\_CWI1}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+W\+G\+P7816\+\_\+\+T1\+\_\+\+C\+W\+I1(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+G\+P7816\+\_\+\+T1\+\_\+\+C\+W\+I1\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+G\+P7816\+\_\+\+T1\+\_\+\+C\+W\+I1\+\_\+\+M\+A\+SK)}

C\+W\+I1 -\/ Character Wait Time Integer 1 (C7816\mbox{[}T\+T\+Y\+PE\mbox{]} = 1) \mbox{\Hypertarget{group___u_a_r_t___register___masks_gace5f01806058a7519f09ca698a48dedd}\label{group___u_a_r_t___register___masks_gace5f01806058a7519f09ca698a48dedd}} 
\index{UART Register Masks@{UART Register Masks}!UART\_WN7816\_GTN@{UART\_WN7816\_GTN}}
\index{UART\_WN7816\_GTN@{UART\_WN7816\_GTN}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_WN7816\_GTN}{UART\_WN7816\_GTN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+W\+N7816\+\_\+\+G\+TN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+N7816\+\_\+\+G\+T\+N\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+N7816\+\_\+\+G\+T\+N\+\_\+\+M\+A\+SK)}

G\+TN -\/ Guard Band N \mbox{\Hypertarget{group___u_a_r_t___register___masks_gae574b729c7e8a7f314fb22be9b5ad305}\label{group___u_a_r_t___register___masks_gae574b729c7e8a7f314fb22be9b5ad305}} 
\index{UART Register Masks@{UART Register Masks}!UART\_WP7816\_WTX@{UART\_WP7816\_WTX}}
\index{UART\_WP7816\_WTX@{UART\_WP7816\_WTX}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_WP7816\_WTX}{UART\_WP7816\_WTX}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+W\+P7816\+\_\+\+W\+TX(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+P7816\+\_\+\+W\+T\+X\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+P7816\+\_\+\+W\+T\+X\+\_\+\+M\+A\+SK)}

W\+TX -\/ Wait Time Multiplier (C7816\mbox{[}T\+T\+Y\+PE\mbox{]} = 1) \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga7aece2206d6a0c77bbc9d1e9f90841dd}\label{group___u_a_r_t___register___masks_ga7aece2206d6a0c77bbc9d1e9f90841dd}} 
\index{UART Register Masks@{UART Register Masks}!UART\_WP7816A\_T0\_WI\_H@{UART\_WP7816A\_T0\_WI\_H}}
\index{UART\_WP7816A\_T0\_WI\_H@{UART\_WP7816A\_T0\_WI\_H}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_WP7816A\_T0\_WI\_H}{UART\_WP7816A\_T0\_WI\_H}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+W\+P7816\+A\+\_\+\+T0\+\_\+\+W\+I\+\_\+H(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+P7816\+A\+\_\+\+T0\+\_\+\+W\+I\+\_\+\+H\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+P7816\+A\+\_\+\+T0\+\_\+\+W\+I\+\_\+\+H\+\_\+\+M\+A\+SK)}

W\+I\+\_\+H -\/ Wait Time Integer High (C7816\mbox{[}T\+T\+Y\+PE\mbox{]} = 0) \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga8dc80e4a4bc9204991479a41218bbaad}\label{group___u_a_r_t___register___masks_ga8dc80e4a4bc9204991479a41218bbaad}} 
\index{UART Register Masks@{UART Register Masks}!UART\_WP7816A\_T1\_BWI\_H@{UART\_WP7816A\_T1\_BWI\_H}}
\index{UART\_WP7816A\_T1\_BWI\_H@{UART\_WP7816A\_T1\_BWI\_H}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_WP7816A\_T1\_BWI\_H}{UART\_WP7816A\_T1\_BWI\_H}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+W\+P7816\+A\+\_\+\+T1\+\_\+\+B\+W\+I\+\_\+H(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+P7816\+A\+\_\+\+T1\+\_\+\+B\+W\+I\+\_\+\+H\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+P7816\+A\+\_\+\+T1\+\_\+\+B\+W\+I\+\_\+\+H\+\_\+\+M\+A\+SK)}

B\+W\+I\+\_\+H -\/ Block Wait Time Integer High (C7816\mbox{[}T\+T\+Y\+PE\mbox{]} = 1) \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga24121de4ed246d82e431c8a3d030e0ec}\label{group___u_a_r_t___register___masks_ga24121de4ed246d82e431c8a3d030e0ec}} 
\index{UART Register Masks@{UART Register Masks}!UART\_WP7816B\_T0\_WI\_L@{UART\_WP7816B\_T0\_WI\_L}}
\index{UART\_WP7816B\_T0\_WI\_L@{UART\_WP7816B\_T0\_WI\_L}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_WP7816B\_T0\_WI\_L}{UART\_WP7816B\_T0\_WI\_L}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+W\+P7816\+B\+\_\+\+T0\+\_\+\+W\+I\+\_\+L(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+P7816\+B\+\_\+\+T0\+\_\+\+W\+I\+\_\+\+L\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+P7816\+B\+\_\+\+T0\+\_\+\+W\+I\+\_\+\+L\+\_\+\+M\+A\+SK)}

W\+I\+\_\+L -\/ Wait Time Integer Low (C7816\mbox{[}T\+T\+Y\+PE\mbox{]} = 0) \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga0248c8e1ada933b11672a04e695d25df}\label{group___u_a_r_t___register___masks_ga0248c8e1ada933b11672a04e695d25df}} 
\index{UART Register Masks@{UART Register Masks}!UART\_WP7816B\_T1\_BWI\_L@{UART\_WP7816B\_T1\_BWI\_L}}
\index{UART\_WP7816B\_T1\_BWI\_L@{UART\_WP7816B\_T1\_BWI\_L}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_WP7816B\_T1\_BWI\_L}{UART\_WP7816B\_T1\_BWI\_L}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+W\+P7816\+B\+\_\+\+T1\+\_\+\+B\+W\+I\+\_\+L(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+P7816\+B\+\_\+\+T1\+\_\+\+B\+W\+I\+\_\+\+L\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+P7816\+B\+\_\+\+T1\+\_\+\+B\+W\+I\+\_\+\+L\+\_\+\+M\+A\+SK)}

B\+W\+I\+\_\+L -\/ Block Wait Time Integer Low (C7816\mbox{[}T\+T\+Y\+PE\mbox{]} = 1) \mbox{\Hypertarget{group___u_a_r_t___register___masks_ga4cbdb62fb02c1c723440646bc9d444fa}\label{group___u_a_r_t___register___masks_ga4cbdb62fb02c1c723440646bc9d444fa}} 
\index{UART Register Masks@{UART Register Masks}!UART\_WP7816C\_T1\_CWI2@{UART\_WP7816C\_T1\_CWI2}}
\index{UART\_WP7816C\_T1\_CWI2@{UART\_WP7816C\_T1\_CWI2}!UART Register Masks@{UART Register Masks}}
\subsubsection{\texorpdfstring{UART\_WP7816C\_T1\_CWI2}{UART\_WP7816C\_T1\_CWI2}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+W\+P7816\+C\+\_\+\+T1\+\_\+\+C\+W\+I2(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ U\+A\+R\+T\+\_\+\+W\+P7816\+C\+\_\+\+T1\+\_\+\+C\+W\+I2\+\_\+\+S\+H\+I\+FT)) \& U\+A\+R\+T\+\_\+\+W\+P7816\+C\+\_\+\+T1\+\_\+\+C\+W\+I2\+\_\+\+M\+A\+SK)}

C\+W\+I2 -\/ Character Wait Time Integer 2 (C7816\mbox{[}T\+T\+Y\+PE\mbox{]} = 1) 