```verilog
module elevator_floor16(
input [3:0] floor,
output reg [15:0] leds);
always@(*) begin
leds=16'b0;
leds[floor]=1'b1;
end
endmodule
```

