{
  "models": { "ILA":"m0", "VERILOG": "m1" },
  "state mapping": {
      "in": "in",
      "rcon": "rcon",
      "out_1": "out_1",
      "out_2": "out_2",
      "out_2": "out_2"
    },

  "interface mapping": {
      "in":"**KEEP**",
      "rcon":"**KEEP**",
      "out_1":"**SO**",
      "out_2":"**SO**",
      "clk":"**CLOCK**"
  },
  "mapping control": [
   ]
}
