
---------- Begin Simulation Statistics ----------
final_tick                               190187779151000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  26938                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827456                       # Number of bytes of host memory used
host_op_rate                                    47315                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   371.22                       # Real time elapsed on the host
host_tick_rate                              100330416                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      17564243                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.037245                       # Number of seconds simulated
sim_ticks                                 37244882250                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1200211                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2402602                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3111295                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       176305                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4245947                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1899195                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3111295                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1212100                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4305063                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           32716                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       117736                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15731639                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9262904                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       176325                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713376                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1327132                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6749318                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564223                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     73443902                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.239152                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.177785                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     69074141     94.05%     94.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1172197      1.60%     95.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       532368      0.72%     96.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       966339      1.32%     97.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       155174      0.21%     97.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       140357      0.19%     98.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        44622      0.06%     98.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        31572      0.04%     98.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1327132      1.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     73443902                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541010                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353407     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564223                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       7.448974                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 7.448974                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      69453426                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26640909                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1266414                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1917750                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         176579                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1671206                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4628650                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1391229                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              390808                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  9919                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4305063                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            906508                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              73303619                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         34400                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16863574                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          195                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          353158                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.057794                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1004969                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1931911                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.226388                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     74485382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.393920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.582222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         69420749     93.20%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           309905      0.42%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           322225      0.43%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           348570      0.47%     94.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           538278      0.72%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           821787      1.10%     96.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           241190      0.32%     96.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           229360      0.31%     96.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2253318      3.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     74485382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       224457                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3110425                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.477674                       # Inst execution rate
system.switch_cpus.iew.exec_refs             18831192                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             390800                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        21317429                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5137075                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        28095                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       584637                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     24304676                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      18440392                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       379634                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      35581825                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         285916                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      13211183                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         176579                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      13732389                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1251066                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        45890                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          428                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          756                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1213069                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       318166                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          756                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       181954                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        42503                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21920660                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21394358                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.713118                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15632022                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.287212                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21452195                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         55380730                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17830067                       # number of integer regfile writes
system.switch_cpus.ipc                       0.134247                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.134247                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100971      0.28%      0.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16929167     47.08%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          522      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     18519304     51.50%     98.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       411498      1.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       35961462                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2862027                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.079586                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           85317      2.98%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      2.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2758691     96.39%     99.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18019      0.63%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       38722518                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    149425169                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21394358                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     31045351                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           24304676                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          35961462                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6740338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       154839                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     10075020                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     74485382                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.482799                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.328402                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     62587248     84.03%     84.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3729885      5.01%     89.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1778766      2.39%     91.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1360942      1.83%     93.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2373462      3.19%     96.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1345637      1.81%     98.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       942099      1.26%     99.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       222152      0.30%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       145191      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     74485382                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.482771                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              906560                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    55                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       204852                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       191874                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5137075                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       584637                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        25538831                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 74489742                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        39594006                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614526                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       11101095                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1817857                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       27092188                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        143517                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68094325                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25730744                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     32381521                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2805956                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          62978                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         176579                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      30086824                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9766839                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     34794560                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         4153                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         2014                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9778578                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2007                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             96430311                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            49678546                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417292                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       550340                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2835674                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         550340                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190187779151000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1197711                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52670                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1147541                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4678                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4678                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1197713                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3604991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3604991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3604991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     80323776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     80323776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80323776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1202391                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1202391    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1202391                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2745169000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6720797750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  37244882250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190187779151000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190187779151000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190187779151000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410465                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       132768                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2522164                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7913                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7913                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410407                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4253928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4254052                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     95898496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               95902464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1237640                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3370880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2656022                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.207205                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.405303                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2105682     79.28%     79.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 550340     20.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2656022                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1497933500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2127471000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190187779151000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       215989                       # number of demand (read+write) hits
system.l2.demand_hits::total                   215989                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       215989                       # number of overall hits
system.l2.overall_hits::total                  215989                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1202329                       # number of demand (read+write) misses
system.l2.demand_misses::total                1202393                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1202329                       # number of overall misses
system.l2.overall_misses::total               1202393                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5093500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 121654811000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     121659904500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5093500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 121654811000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    121659904500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418318                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418382                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418318                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418382                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.847715                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.847722                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.847715                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.847722                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        83500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101182.630545                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101181.481013                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        83500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101182.630545                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101181.481013                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               52670                       # number of writebacks
system.l2.writebacks::total                     52670                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1202329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1202390                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1202329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1202390                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4483500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 109631561000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 109636044500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4483500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 109631561000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 109636044500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.847715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.847719                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.847715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.847719                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91182.663813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91181.766731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91182.663813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91181.766731                       # average overall mshr miss latency
system.l2.replacements                        1237640                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        80098                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            80098                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        80098                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        80098                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       512911                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        512911                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3235                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3235                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4678                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4678                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    396138000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     396138000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.591179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.591179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84681.060282                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84681.060282                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    349358000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    349358000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.591179                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.591179                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74681.060282                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74681.060282                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5093500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5093500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        83500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82153.225806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4483500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4483500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        73500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        73500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       212754                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            212754                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1197651                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1197653                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 121258673000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 121258673000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410407                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.849154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.849154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101247.085336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101246.916260                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1197651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1197651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 109282203000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 109282203000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.849154                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.849153                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91247.118735                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91247.118735                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190187779151000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.920805                       # Cycle average of tags in use
system.l2.tags.total_refs                     2319118                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1237640                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.873823                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      73.719087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.004110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.090307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1972.106796                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.035996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.962943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998985                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          368                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1572                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6911036                       # Number of tag accesses
system.l2.tags.data_accesses                  6911036                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190187779151000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     76948864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           76952960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3370880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3370880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1202326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1202390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52670                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52670                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       104820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   2066025165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2066135140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       104820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           106538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       90505857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             90505857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       90505857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       104820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2066025165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2156640997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     52446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1199021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027694982750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3239                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3239                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2330490                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49238                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1202388                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      52670                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1202388                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    52670                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3306                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   224                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             76750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             74818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             76069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             75481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             76357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             75683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             75930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             74053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             74994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             72025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            72221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            72123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            72954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            76712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            76809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            76103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3340                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  37567326250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5995410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             60050113750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31330.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50080.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   108890                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   17683                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  9.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                33.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1202388                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                52670                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  242305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  492678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  397452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   66643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1124908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     71.201186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    68.401172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    30.664990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1033666     91.89%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        83788      7.45%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5570      0.50%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1219      0.11%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          371      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          160      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           59      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           36      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           39      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1124908                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     361.333128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.981363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   9358.312909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         3235     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            1      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-98303            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::507904-524287            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3239                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.182464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.172121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.601410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2937     90.68%     90.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               67      2.07%     92.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              182      5.62%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               52      1.61%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3239                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               76741248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  211584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3354560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                76952832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3370880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2060.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        90.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2066.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   37244781500                       # Total gap between requests
system.mem_ctrls.avgGap                      29675.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     76737344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3354560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 104819.770238366109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 2060345995.589769840240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 90067676.344982936978                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1202327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        52670                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1971000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  60048142750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 752970269000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32311.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49943.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14295999.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    10.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3982506360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2116721970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4240738740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          143529120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2939823120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16811277330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        145109280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        30379705920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        815.674640                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    240329250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1243580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35760961750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4049451000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2152303890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4320706740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          130077180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2939823120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16810685100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        145642560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        30548689590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        820.211738                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    242130250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1243580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35759160750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    37244871000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190187779151000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       906385                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           906396                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       906385                       # number of overall hits
system.cpu.icache.overall_hits::total          906396                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          123                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            124                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          123                       # number of overall misses
system.cpu.icache.overall_misses::total           124                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8846500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8846500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8846500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8846500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       906508                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       906520                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       906508                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       906520                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000136                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000136                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71922.764228                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71342.741935                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71922.764228                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71342.741935                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           62                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           62                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5185500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5185500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5185500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5185500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 85008.196721                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85008.196721                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 85008.196721                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85008.196721                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       906385                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          906396                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          123                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           124                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8846500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8846500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       906508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       906520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71922.764228                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71342.741935                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           62                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5185500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5185500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 85008.196721                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85008.196721                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190187779151000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007942                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000196                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007746                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1813102                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1813102                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190187779151000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190187779151000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190187779151000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190187779151000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190187779151000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190187779151000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190187779151000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1868602                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1868602                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1868602                       # number of overall hits
system.cpu.dcache.overall_hits::total         1868602                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2847836                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2847838                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2847836                       # number of overall misses
system.cpu.dcache.overall_misses::total       2847838                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 219877244191                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 219877244191                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 219877244191                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 219877244191                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4716438                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4716440                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4716438                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4716440                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.603811                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.603811                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.603811                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.603811                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 77208.534547                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77208.480325                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 77208.534547                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77208.480325                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     55047401                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           25                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1258090                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.754740                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           25                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        80098                       # number of writebacks
system.cpu.dcache.writebacks::total             80098                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1429518                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1429518                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1429518                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1429518                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418318                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418318                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418318                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418318                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 126093846728                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 126093846728                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 126093846728                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 126093846728                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.300718                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.300718                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.300718                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.300718                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88903.790778                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88903.790778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88903.790778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88903.790778                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417292                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1610094                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1610094                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2839873                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2839875                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 219424828500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 219424828500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4449967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4449969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.638178                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.638179                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77265.718749                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77265.664334                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1429356                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1429356                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 125652156000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 125652156000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.316972                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.316972                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89082.340730                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89082.340730                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258508                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258508                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         7963                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7963                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    452415691                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    452415691                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.029883                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029883                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 56814.729499                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56814.729499                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          162                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          162                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7801                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7801                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    441690728                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    441690728                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029275                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029275                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 56619.757467                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56619.757467                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190187779151000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.200435                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3285283                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417292                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.318000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.200435                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000196                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000196                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          388                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          628                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10851196                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10851196                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190307446998000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  25163                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827592                       # Number of bytes of host memory used
host_op_rate                                    44670                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1589.65                       # Real time elapsed on the host
host_tick_rate                               75279260                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      71009647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.119668                       # Number of seconds simulated
sim_ticks                                119667847000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4395781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8791550                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5247752                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       109151                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9589461                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4633331                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5247752                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       614421                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9612909                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           14084                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        60678                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45784260                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26355373                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       109151                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501738                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4406070                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4513106                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445404                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    238637972                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.223960                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.159125                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    225969906     94.69%     94.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2878325      1.21%     95.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1897494      0.80%     96.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2937150      1.23%     97.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       145906      0.06%     97.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       316006      0.13%     98.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        61378      0.03%     98.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        25737      0.01%     98.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4406070      1.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    238637972                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428657                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661127     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445404                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       7.977856                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 7.977856                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     229271492                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59289972                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2401840                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2186732                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         109205                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5366425                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13187630                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5118580                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              214219                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  6348                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9612909                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            491054                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             238679400                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17251                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34666679                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          218410                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.040165                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       547089                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4647415                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.144845                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    239335694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.256850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.275286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        228413334     95.44%     95.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           713904      0.30%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           729700      0.30%     96.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           730349      0.31%     96.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1098849      0.46%     96.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2317472      0.97%     97.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           506248      0.21%     97.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           517901      0.22%     98.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4307937      1.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    239335694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       132899                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8759166                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.475892                       # Inst execution rate
system.switch_cpus.iew.exec_refs             70981038                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             214217                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        49006939                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13508470                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        16399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       321114                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57946797                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      70766821                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       207106                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     113897845                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         923512                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      53077734                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         109205                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      54809616                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      5051918                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        24124                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          259                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       879782                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       180604                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          169                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       107780                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        25119                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          55010393                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55970018                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.746436                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41061724                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.233856                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55998830                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        187036508                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46951741                       # number of integer regfile writes
system.switch_cpus.ipc                       0.125347                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.125347                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        65870      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      42995697     37.68%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          299      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     37.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     70815493     62.06%     99.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       227589      0.20%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      114104948                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            11590708                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.101579                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           47505      0.41%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       11530936     99.48%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12267      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      125629786                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    479314811                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55970018                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62448278                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57946797                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         114104948                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4501381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       178510                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      7032329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    239335694                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.476757                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.308048                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    201446111     84.17%     84.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11942532      4.99%     89.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5338194      2.23%     91.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3825868      1.60%     92.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8540188      3.57%     96.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4572477      1.91%     98.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2988459      1.25%     99.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       400387      0.17%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       281478      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    239335694                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.476757                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              491054                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        62423                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        77684                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13508470                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       321114                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        88851570                       # number of misc regfile reads
system.switch_cpus.numCycles                239335694                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       112268237                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303536                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       42537163                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3909153                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      108649284                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        186148                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     157038587                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58709584                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76745721                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5395828                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          46896                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         109205                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     117652114                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6442166                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     76204896                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1157                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1007                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          32288423                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1003                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            292190412                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116619272                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5153835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1973489                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10307670                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1973489                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 119667847000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4394356                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26348                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4369433                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1413                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1413                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4394356                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13187319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13187319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13187319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    283015488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    283015488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               283015488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4395769                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4395769    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4395769                       # Request fanout histogram
system.membus.reqLayer2.occupancy          9230241000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24637978750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 119667847000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 119667847000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 119667847000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 119667847000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5150931                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        68858                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9500698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2904                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2904                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5150931                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15461505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15461505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    332566080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              332566080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4415721                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1686272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9569556                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.206226                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.404595                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7596067     79.38%     79.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1973489     20.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9569556                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5196345000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7730752500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 119667847000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       758067                       # number of demand (read+write) hits
system.l2.demand_hits::total                   758067                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       758067                       # number of overall hits
system.l2.overall_hits::total                  758067                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      4395768                       # number of demand (read+write) misses
system.l2.demand_misses::total                4395768                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      4395768                       # number of overall misses
system.l2.overall_misses::total               4395768                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 446326170000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     446326170000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 446326170000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    446326170000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5153835                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5153835                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5153835                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5153835                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.852912                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.852912                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.852912                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.852912                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101535.424526                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101535.424526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101535.424526                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101535.424526                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26348                       # number of writebacks
system.l2.writebacks::total                     26348                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      4395768                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4395768                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4395768                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4395768                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 402368480000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 402368480000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 402368480000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 402368480000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.852912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.852912                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.852912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.852912                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91535.422252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91535.422252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91535.422252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91535.422252                       # average overall mshr miss latency
system.l2.replacements                        4415721                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        42510                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            42510                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        42510                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        42510                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1953550                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1953550                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1491                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1491                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1413                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    129223000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     129223000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.486570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.486570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91452.937013                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91452.937013                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    115093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    115093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.486570                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.486570                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81452.937013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81452.937013                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       756576                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            756576                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4394355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4394355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 446196947000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 446196947000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5150931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5150931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.853119                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.853119                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101538.666539                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101538.666539                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4394355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4394355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 402253387000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 402253387000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.853119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.853119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91538.664264                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91538.664264                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 119667847000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     8357762                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4417769                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.891851                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.397081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2035.602919                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.993947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1558                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25031061                       # Number of tag accesses
system.l2.tags.data_accesses                 25031061                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 119667847000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    281329216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          281329216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1686272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1686272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      4395769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4395769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26348                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26348                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   2350917335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2350917335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       14091270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14091270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       14091270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2350917335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2365008606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   4390339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.181153504500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1621                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1621                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8449090                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24680                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4395769                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26348                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4395769                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26348                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5430                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   111                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            280593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            271283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            273074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            278690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            279603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            271410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            284419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            281546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            277543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            264211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           264473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           269235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           269167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           272309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           277032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           275751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1682                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 138934047000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21951695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            221252903250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31645.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50395.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   276367                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8867                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  6.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                33.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4395769                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26348                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  715527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1856972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1560338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  257502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4131344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     68.418653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    66.905284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    20.011090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3889350     94.14%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       236012      5.71%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5000      0.12%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          602      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          167      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           88      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           44      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           37      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           44      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4131344                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2635.562616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     84.905406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  43044.050639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767         1611     99.38%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            3      0.19%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            2      0.12%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-229375            1      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::622592-655359            1      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::753664-786431            1      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::917504-950271            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1621                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.186922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.175247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.642316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1479     91.24%     91.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               27      1.67%     92.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               72      4.44%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               41      2.53%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1621                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              280981696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  347520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1679296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               281329216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1686272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2348.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2350.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  119667861000                       # Total gap between requests
system.mem_ctrls.avgGap                      27061.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    280981696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1679296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 2348013297.172464370728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 14032975.791734600440                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      4395769                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26348                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 221252903250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2793280309250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50333.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 106014889.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     6.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14591668140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7755655545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15491800800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           74056140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9446402160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      54214111320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        298464960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       101872159065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        851.290983                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    338640750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3995940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 115333266250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14906128020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7922794935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15855212520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           62911440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9446402160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      54226125780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        288347520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       102707922375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        858.275008                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    311751500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3995940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 115360155500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   156912718000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190307446998000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1397439                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1397450                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1397439                       # number of overall hits
system.cpu.icache.overall_hits::total         1397450                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          123                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            124                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          123                       # number of overall misses
system.cpu.icache.overall_misses::total           124                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8846500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8846500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8846500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8846500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1397562                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1397574                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1397562                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1397574                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000088                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000089                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000088                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000089                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71922.764228                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71342.741935                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71922.764228                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71342.741935                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           62                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           62                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5185500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5185500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5185500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5185500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 85008.196721                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85008.196721                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 85008.196721                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85008.196721                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1397439                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1397450                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          123                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           124                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8846500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8846500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1397562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1397574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71922.764228                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71342.741935                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           62                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5185500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5185500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 85008.196721                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85008.196721                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190307446998000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.046923                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1397512                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22540.516129                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000825                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.046099                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000090                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2795210                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2795210                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190307446998000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190307446998000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190307446998000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190307446998000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190307446998000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190307446998000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190307446998000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4978838                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4978838                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4978838                       # number of overall hits
system.cpu.dcache.overall_hits::total         4978838                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     12876904                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12876906                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     12876904                       # number of overall misses
system.cpu.dcache.overall_misses::total      12876906                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 997481900397                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 997481900397                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 997481900397                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 997481900397                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17855742                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17855744                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17855742                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17855744                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.721163                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.721163                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.721163                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.721163                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 77462.866881                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77462.854850                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 77462.866881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77462.854850                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    275449204                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           53                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6327816                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.529901                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    26.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       122608                       # number of writebacks
system.cpu.dcache.writebacks::total            122608                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      6304751                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6304751                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      6304751                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6304751                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6572153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6572153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6572153                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6572153                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 588175474478                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 588175474478                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 588175474478                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 588175474478                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.368069                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.368069                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.368069                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.368069                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89495.097646                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89495.097646                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89495.097646                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89495.097646                       # average overall mshr miss latency
system.cpu.dcache.replacements                6571127                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4582782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4582782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     12865979                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12865981                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 996875087000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 996875087000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17448761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17448763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.737358                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.737358                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77481.479412                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77481.467367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      6304492                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6304492                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6561487                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6561487                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 587584710500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 587584710500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.376043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.376043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89550.540983                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89550.540983                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       396056                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         396056                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10925                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10925                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    606813397                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    606813397                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.026844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 55543.560366                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55543.560366                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          259                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          259                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10666                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10666                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    590763978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    590763978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 55387.584662                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55387.584662                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190307446998000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.844214                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11550989                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6572151                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.757566                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.844214                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000824                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000824                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          610                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42283639                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42283639                       # Number of data accesses

---------- End Simulation Statistics   ----------
