#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002ad85213ba0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000002ad852f8a60_0 .net "PC", 31 0, v000002ad852ec890_0;  1 drivers
v000002ad852f8ce0_0 .var "clk", 0 0;
v000002ad852f7c00_0 .net "clkout", 0 0, L_000002ad85205860;  1 drivers
v000002ad852f8920_0 .net "cycles_consumed", 31 0, v000002ad852f5d30_0;  1 drivers
v000002ad852f7700_0 .net "regs0", 31 0, L_000002ad85204c90;  1 drivers
v000002ad852f7340_0 .net "regs1", 31 0, L_000002ad85205a90;  1 drivers
v000002ad852f81a0_0 .net "regs2", 31 0, L_000002ad852057f0;  1 drivers
v000002ad852f72a0_0 .net "regs3", 31 0, L_000002ad85205a20;  1 drivers
v000002ad852f7160_0 .net "regs4", 31 0, L_000002ad852055c0;  1 drivers
v000002ad852f7200_0 .net "regs5", 31 0, L_000002ad85205630;  1 drivers
v000002ad852f8e20_0 .var "rst", 0 0;
S_000002ad85216c60 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000002ad85213ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000002ad85216df0 .param/l "RType" 0 4 2, C4<000000>;
P_000002ad85216e28 .param/l "add" 0 4 5, C4<100000>;
P_000002ad85216e60 .param/l "addi" 0 4 8, C4<001000>;
P_000002ad85216e98 .param/l "addu" 0 4 5, C4<100001>;
P_000002ad85216ed0 .param/l "and_" 0 4 5, C4<100100>;
P_000002ad85216f08 .param/l "andi" 0 4 8, C4<001100>;
P_000002ad85216f40 .param/l "beq" 0 4 10, C4<000100>;
P_000002ad85216f78 .param/l "bne" 0 4 10, C4<000101>;
P_000002ad85216fb0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000002ad85216fe8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002ad85217020 .param/l "j" 0 4 12, C4<000010>;
P_000002ad85217058 .param/l "jal" 0 4 12, C4<000011>;
P_000002ad85217090 .param/l "jr" 0 4 6, C4<001000>;
P_000002ad852170c8 .param/l "lw" 0 4 8, C4<100011>;
P_000002ad85217100 .param/l "nor_" 0 4 5, C4<100111>;
P_000002ad85217138 .param/l "or_" 0 4 5, C4<100101>;
P_000002ad85217170 .param/l "ori" 0 4 8, C4<001101>;
P_000002ad852171a8 .param/l "sgt" 0 4 6, C4<101011>;
P_000002ad852171e0 .param/l "sll" 0 4 6, C4<000000>;
P_000002ad85217218 .param/l "slt" 0 4 5, C4<101010>;
P_000002ad85217250 .param/l "slti" 0 4 8, C4<101010>;
P_000002ad85217288 .param/l "srl" 0 4 6, C4<000010>;
P_000002ad852172c0 .param/l "sub" 0 4 5, C4<100010>;
P_000002ad852172f8 .param/l "subu" 0 4 5, C4<100011>;
P_000002ad85217330 .param/l "sw" 0 4 8, C4<101011>;
P_000002ad85217368 .param/l "xor_" 0 4 5, C4<100110>;
P_000002ad852173a0 .param/l "xori" 0 4 8, C4<001110>;
L_000002ad85205470 .functor NOT 1, v000002ad852f8e20_0, C4<0>, C4<0>, C4<0>;
L_000002ad85204bb0 .functor NOT 1, v000002ad852f8e20_0, C4<0>, C4<0>, C4<0>;
L_000002ad85205080 .functor NOT 1, v000002ad852f8e20_0, C4<0>, C4<0>, C4<0>;
L_000002ad852051d0 .functor NOT 1, v000002ad852f8e20_0, C4<0>, C4<0>, C4<0>;
L_000002ad85205390 .functor NOT 1, v000002ad852f8e20_0, C4<0>, C4<0>, C4<0>;
L_000002ad85204de0 .functor NOT 1, v000002ad852f8e20_0, C4<0>, C4<0>, C4<0>;
L_000002ad852050f0 .functor NOT 1, v000002ad852f8e20_0, C4<0>, C4<0>, C4<0>;
L_000002ad85205710 .functor NOT 1, v000002ad852f8e20_0, C4<0>, C4<0>, C4<0>;
L_000002ad85205860 .functor OR 1, v000002ad852f8ce0_0, v000002ad851fc330_0, C4<0>, C4<0>;
L_000002ad85204c20 .functor OR 1, L_000002ad852f8740, L_000002ad852f8ba0, C4<0>, C4<0>;
L_000002ad85205160 .functor AND 1, L_000002ad85352630, L_000002ad85351870, C4<1>, C4<1>;
L_000002ad85205780 .functor NOT 1, v000002ad852f8e20_0, C4<0>, C4<0>, C4<0>;
L_000002ad852058d0 .functor OR 1, L_000002ad85352bd0, L_000002ad85352ef0, C4<0>, C4<0>;
L_000002ad85205940 .functor OR 1, L_000002ad852058d0, L_000002ad85351af0, C4<0>, C4<0>;
L_000002ad852059b0 .functor OR 1, L_000002ad853515f0, L_000002ad85352450, C4<0>, C4<0>;
L_000002ad852056a0 .functor AND 1, L_000002ad85351550, L_000002ad852059b0, C4<1>, C4<1>;
L_000002ad85204ec0 .functor OR 1, L_000002ad85351190, L_000002ad85352090, C4<0>, C4<0>;
L_000002ad85204f30 .functor AND 1, L_000002ad85352db0, L_000002ad85204ec0, C4<1>, C4<1>;
v000002ad852ec7f0_0 .net "ALUOp", 3 0, v000002ad851fc150_0;  1 drivers
v000002ad852ecf70_0 .net "ALUResult", 31 0, v000002ad8522d400_0;  1 drivers
v000002ad852eddd0_0 .net "ALUSrc", 0 0, v000002ad851fb610_0;  1 drivers
v000002ad852ec1b0_0 .net "ALUin2", 31 0, L_000002ad85351cd0;  1 drivers
v000002ad852eca70_0 .net "MemReadEn", 0 0, v000002ad851fb890_0;  1 drivers
v000002ad852ec6b0_0 .net "MemWriteEn", 0 0, v000002ad851fae90_0;  1 drivers
v000002ad852edf10_0 .net "MemtoReg", 0 0, v000002ad851fbf70_0;  1 drivers
v000002ad852ecbb0_0 .net "PC", 31 0, v000002ad852ec890_0;  alias, 1 drivers
v000002ad852ed1f0_0 .net "PCPlus1", 31 0, L_000002ad852f86a0;  1 drivers
v000002ad852ed290_0 .net "PCsrc", 1 0, v000002ad8522cfa0_0;  1 drivers
v000002ad852ec110_0 .net "RegDst", 0 0, v000002ad851fafd0_0;  1 drivers
v000002ad852ed010_0 .net "RegWriteEn", 0 0, v000002ad851fc1f0_0;  1 drivers
v000002ad852ec2f0_0 .net "WriteRegister", 4 0, L_000002ad853517d0;  1 drivers
v000002ad852ec610_0 .net *"_ivl_0", 0 0, L_000002ad85205470;  1 drivers
L_000002ad852f90d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002ad852ed970_0 .net/2u *"_ivl_10", 4 0, L_000002ad852f90d0;  1 drivers
L_000002ad852f94c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad852ed330_0 .net *"_ivl_101", 15 0, L_000002ad852f94c0;  1 drivers
v000002ad852ec930_0 .net *"_ivl_102", 31 0, L_000002ad85352f90;  1 drivers
L_000002ad852f9508 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad852ec430_0 .net *"_ivl_105", 25 0, L_000002ad852f9508;  1 drivers
L_000002ad852f9550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad852eccf0_0 .net/2u *"_ivl_106", 31 0, L_000002ad852f9550;  1 drivers
v000002ad852ecc50_0 .net *"_ivl_108", 0 0, L_000002ad85352630;  1 drivers
L_000002ad852f9598 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002ad852edc90_0 .net/2u *"_ivl_110", 5 0, L_000002ad852f9598;  1 drivers
v000002ad852ed510_0 .net *"_ivl_112", 0 0, L_000002ad85351870;  1 drivers
v000002ad852ed470_0 .net *"_ivl_115", 0 0, L_000002ad85205160;  1 drivers
v000002ad852ed0b0_0 .net *"_ivl_116", 47 0, L_000002ad85351b90;  1 drivers
L_000002ad852f95e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad852ed650_0 .net *"_ivl_119", 15 0, L_000002ad852f95e0;  1 drivers
L_000002ad852f9118 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002ad852ecd90_0 .net/2u *"_ivl_12", 5 0, L_000002ad852f9118;  1 drivers
v000002ad852ec4d0_0 .net *"_ivl_120", 47 0, L_000002ad853529f0;  1 drivers
L_000002ad852f9628 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad852ece30_0 .net *"_ivl_123", 15 0, L_000002ad852f9628;  1 drivers
v000002ad852eced0_0 .net *"_ivl_125", 0 0, L_000002ad85352e50;  1 drivers
v000002ad852ed150_0 .net *"_ivl_126", 31 0, L_000002ad85352590;  1 drivers
v000002ad852ed3d0_0 .net *"_ivl_128", 47 0, L_000002ad85351690;  1 drivers
v000002ad852ede70_0 .net *"_ivl_130", 47 0, L_000002ad853519b0;  1 drivers
v000002ad852ed5b0_0 .net *"_ivl_132", 47 0, L_000002ad85351e10;  1 drivers
v000002ad852ec570_0 .net *"_ivl_134", 47 0, L_000002ad85352810;  1 drivers
L_000002ad852f9670 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ad852ec750_0 .net/2u *"_ivl_138", 1 0, L_000002ad852f9670;  1 drivers
v000002ad852ed6f0_0 .net *"_ivl_14", 0 0, L_000002ad852f75c0;  1 drivers
v000002ad852ed790_0 .net *"_ivl_140", 0 0, L_000002ad853526d0;  1 drivers
L_000002ad852f96b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002ad852ed830_0 .net/2u *"_ivl_142", 1 0, L_000002ad852f96b8;  1 drivers
v000002ad852eda10_0 .net *"_ivl_144", 0 0, L_000002ad85351f50;  1 drivers
L_000002ad852f9700 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002ad852ed8d0_0 .net/2u *"_ivl_146", 1 0, L_000002ad852f9700;  1 drivers
v000002ad852edab0_0 .net *"_ivl_148", 0 0, L_000002ad85351a50;  1 drivers
L_000002ad852f9748 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002ad852edb50_0 .net/2u *"_ivl_150", 31 0, L_000002ad852f9748;  1 drivers
L_000002ad852f9790 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002ad852edbf0_0 .net/2u *"_ivl_152", 31 0, L_000002ad852f9790;  1 drivers
v000002ad852f4c20_0 .net *"_ivl_154", 31 0, L_000002ad853512d0;  1 drivers
v000002ad852f3780_0 .net *"_ivl_156", 31 0, L_000002ad85352130;  1 drivers
L_000002ad852f9160 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002ad852f3e60_0 .net/2u *"_ivl_16", 4 0, L_000002ad852f9160;  1 drivers
v000002ad852f3500_0 .net *"_ivl_160", 0 0, L_000002ad85205780;  1 drivers
L_000002ad852f9820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad852f30a0_0 .net/2u *"_ivl_162", 31 0, L_000002ad852f9820;  1 drivers
L_000002ad852f98f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002ad852f3280_0 .net/2u *"_ivl_166", 5 0, L_000002ad852f98f8;  1 drivers
v000002ad852f4d60_0 .net *"_ivl_168", 0 0, L_000002ad85352bd0;  1 drivers
L_000002ad852f9940 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002ad852f4220_0 .net/2u *"_ivl_170", 5 0, L_000002ad852f9940;  1 drivers
v000002ad852f3320_0 .net *"_ivl_172", 0 0, L_000002ad85352ef0;  1 drivers
v000002ad852f42c0_0 .net *"_ivl_175", 0 0, L_000002ad852058d0;  1 drivers
L_000002ad852f9988 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002ad852f4ea0_0 .net/2u *"_ivl_176", 5 0, L_000002ad852f9988;  1 drivers
v000002ad852f31e0_0 .net *"_ivl_178", 0 0, L_000002ad85351af0;  1 drivers
v000002ad852f4680_0 .net *"_ivl_181", 0 0, L_000002ad85205940;  1 drivers
L_000002ad852f99d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad852f4360_0 .net/2u *"_ivl_182", 15 0, L_000002ad852f99d0;  1 drivers
v000002ad852f38c0_0 .net *"_ivl_184", 31 0, L_000002ad85352310;  1 drivers
v000002ad852f3140_0 .net *"_ivl_187", 0 0, L_000002ad85351910;  1 drivers
v000002ad852f3640_0 .net *"_ivl_188", 15 0, L_000002ad85351370;  1 drivers
v000002ad852f4400_0 .net *"_ivl_19", 4 0, L_000002ad852f8060;  1 drivers
v000002ad852f4720_0 .net *"_ivl_190", 31 0, L_000002ad85352c70;  1 drivers
v000002ad852f4cc0_0 .net *"_ivl_194", 31 0, L_000002ad85351c30;  1 drivers
L_000002ad852f9a18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad852f44a0_0 .net *"_ivl_197", 25 0, L_000002ad852f9a18;  1 drivers
L_000002ad852f9a60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad852f33c0_0 .net/2u *"_ivl_198", 31 0, L_000002ad852f9a60;  1 drivers
L_000002ad852f9088 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002ad852f35a0_0 .net/2u *"_ivl_2", 5 0, L_000002ad852f9088;  1 drivers
v000002ad852f3f00_0 .net *"_ivl_20", 4 0, L_000002ad852f7660;  1 drivers
v000002ad852f3c80_0 .net *"_ivl_200", 0 0, L_000002ad85351550;  1 drivers
L_000002ad852f9aa8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002ad852f4900_0 .net/2u *"_ivl_202", 5 0, L_000002ad852f9aa8;  1 drivers
v000002ad852f47c0_0 .net *"_ivl_204", 0 0, L_000002ad853515f0;  1 drivers
L_000002ad852f9af0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002ad852f3aa0_0 .net/2u *"_ivl_206", 5 0, L_000002ad852f9af0;  1 drivers
v000002ad852f45e0_0 .net *"_ivl_208", 0 0, L_000002ad85352450;  1 drivers
v000002ad852f3fa0_0 .net *"_ivl_211", 0 0, L_000002ad852059b0;  1 drivers
v000002ad852f4b80_0 .net *"_ivl_213", 0 0, L_000002ad852056a0;  1 drivers
L_000002ad852f9b38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002ad852f49a0_0 .net/2u *"_ivl_214", 5 0, L_000002ad852f9b38;  1 drivers
v000002ad852f4e00_0 .net *"_ivl_216", 0 0, L_000002ad853524f0;  1 drivers
L_000002ad852f9b80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002ad852f36e0_0 .net/2u *"_ivl_218", 31 0, L_000002ad852f9b80;  1 drivers
v000002ad852f4a40_0 .net *"_ivl_220", 31 0, L_000002ad85351730;  1 drivers
v000002ad852f4540_0 .net *"_ivl_224", 31 0, L_000002ad85351eb0;  1 drivers
L_000002ad852f9bc8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad852f3960_0 .net *"_ivl_227", 25 0, L_000002ad852f9bc8;  1 drivers
L_000002ad852f9c10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad852f3dc0_0 .net/2u *"_ivl_228", 31 0, L_000002ad852f9c10;  1 drivers
v000002ad852f4f40_0 .net *"_ivl_230", 0 0, L_000002ad85352db0;  1 drivers
L_000002ad852f9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002ad852f4860_0 .net/2u *"_ivl_232", 5 0, L_000002ad852f9c58;  1 drivers
v000002ad852f3820_0 .net *"_ivl_234", 0 0, L_000002ad85351190;  1 drivers
L_000002ad852f9ca0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002ad852f4ae0_0 .net/2u *"_ivl_236", 5 0, L_000002ad852f9ca0;  1 drivers
v000002ad852f3460_0 .net *"_ivl_238", 0 0, L_000002ad85352090;  1 drivers
v000002ad852f3a00_0 .net *"_ivl_24", 0 0, L_000002ad85205080;  1 drivers
v000002ad852f3b40_0 .net *"_ivl_241", 0 0, L_000002ad85204ec0;  1 drivers
v000002ad852f3be0_0 .net *"_ivl_243", 0 0, L_000002ad85204f30;  1 drivers
L_000002ad852f9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002ad852f3d20_0 .net/2u *"_ivl_244", 5 0, L_000002ad852f9ce8;  1 drivers
v000002ad852f4040_0 .net *"_ivl_246", 0 0, L_000002ad853521d0;  1 drivers
v000002ad852f40e0_0 .net *"_ivl_248", 31 0, L_000002ad85352270;  1 drivers
L_000002ad852f91a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002ad852f4180_0 .net/2u *"_ivl_26", 4 0, L_000002ad852f91a8;  1 drivers
v000002ad852f5470_0 .net *"_ivl_29", 4 0, L_000002ad852f7d40;  1 drivers
v000002ad852f5fb0_0 .net *"_ivl_32", 0 0, L_000002ad852051d0;  1 drivers
L_000002ad852f91f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002ad852f5e70_0 .net/2u *"_ivl_34", 4 0, L_000002ad852f91f0;  1 drivers
v000002ad852f65f0_0 .net *"_ivl_37", 4 0, L_000002ad852f8100;  1 drivers
v000002ad852f51f0_0 .net *"_ivl_40", 0 0, L_000002ad85205390;  1 drivers
L_000002ad852f9238 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad852f56f0_0 .net/2u *"_ivl_42", 15 0, L_000002ad852f9238;  1 drivers
v000002ad852f5290_0 .net *"_ivl_45", 15 0, L_000002ad852f77a0;  1 drivers
v000002ad852f6230_0 .net *"_ivl_48", 0 0, L_000002ad85204de0;  1 drivers
v000002ad852f53d0_0 .net *"_ivl_5", 5 0, L_000002ad852f70c0;  1 drivers
L_000002ad852f9280 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad852f6550_0 .net/2u *"_ivl_50", 36 0, L_000002ad852f9280;  1 drivers
L_000002ad852f92c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad852f5330_0 .net/2u *"_ivl_52", 31 0, L_000002ad852f92c8;  1 drivers
v000002ad852f6910_0 .net *"_ivl_55", 4 0, L_000002ad852f7a20;  1 drivers
v000002ad852f6d70_0 .net *"_ivl_56", 36 0, L_000002ad852f7ac0;  1 drivers
v000002ad852f6370_0 .net *"_ivl_58", 36 0, L_000002ad852f89c0;  1 drivers
v000002ad852f5510_0 .net *"_ivl_62", 0 0, L_000002ad852050f0;  1 drivers
L_000002ad852f9310 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002ad852f5bf0_0 .net/2u *"_ivl_64", 5 0, L_000002ad852f9310;  1 drivers
v000002ad852f55b0_0 .net *"_ivl_67", 5 0, L_000002ad852f8f60;  1 drivers
v000002ad852f5790_0 .net *"_ivl_70", 0 0, L_000002ad85205710;  1 drivers
L_000002ad852f9358 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad852f67d0_0 .net/2u *"_ivl_72", 57 0, L_000002ad852f9358;  1 drivers
L_000002ad852f93a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad852f6730_0 .net/2u *"_ivl_74", 31 0, L_000002ad852f93a0;  1 drivers
v000002ad852f62d0_0 .net *"_ivl_77", 25 0, L_000002ad852f8420;  1 drivers
v000002ad852f5830_0 .net *"_ivl_78", 57 0, L_000002ad852f8380;  1 drivers
v000002ad852f58d0_0 .net *"_ivl_8", 0 0, L_000002ad85204bb0;  1 drivers
v000002ad852f5650_0 .net *"_ivl_80", 57 0, L_000002ad852f8560;  1 drivers
L_000002ad852f93e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002ad852f5ab0_0 .net/2u *"_ivl_84", 31 0, L_000002ad852f93e8;  1 drivers
L_000002ad852f9430 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002ad852f6690_0 .net/2u *"_ivl_88", 5 0, L_000002ad852f9430;  1 drivers
v000002ad852f69b0_0 .net *"_ivl_90", 0 0, L_000002ad852f8740;  1 drivers
L_000002ad852f9478 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002ad852f5970_0 .net/2u *"_ivl_92", 5 0, L_000002ad852f9478;  1 drivers
v000002ad852f5a10_0 .net *"_ivl_94", 0 0, L_000002ad852f8ba0;  1 drivers
v000002ad852f5b50_0 .net *"_ivl_97", 0 0, L_000002ad85204c20;  1 drivers
v000002ad852f6870_0 .net *"_ivl_98", 47 0, L_000002ad852f8c40;  1 drivers
v000002ad852f5c90_0 .net "adderResult", 31 0, L_000002ad85352b30;  1 drivers
v000002ad852f64b0_0 .net "address", 31 0, L_000002ad852f8600;  1 drivers
v000002ad852f6a50_0 .net "clk", 0 0, L_000002ad85205860;  alias, 1 drivers
v000002ad852f5d30_0 .var "cycles_consumed", 31 0;
o000002ad852a1888 .functor BUFZ 1, C4<z>; HiZ drive
v000002ad852f6c30_0 .net "excep_flag", 0 0, o000002ad852a1888;  0 drivers
v000002ad852f6cd0_0 .net "extImm", 31 0, L_000002ad85351ff0;  1 drivers
v000002ad852f5dd0_0 .net "funct", 5 0, L_000002ad852f82e0;  1 drivers
v000002ad852f6af0_0 .net "hlt", 0 0, v000002ad851fc330_0;  1 drivers
v000002ad852f5f10_0 .net "imm", 15 0, L_000002ad852f78e0;  1 drivers
v000002ad852f6050_0 .net "immediate", 31 0, L_000002ad85352d10;  1 drivers
v000002ad852f60f0_0 .net "input_clk", 0 0, v000002ad852f8ce0_0;  1 drivers
v000002ad852f6190_0 .net "instruction", 31 0, L_000002ad853528b0;  1 drivers
v000002ad852f6b90_0 .net "memoryReadData", 31 0, v000002ad852ec070_0;  1 drivers
v000002ad852f6e10_0 .net "nextPC", 31 0, L_000002ad85352770;  1 drivers
v000002ad852f6eb0_0 .net "opcode", 5 0, L_000002ad852f7fc0;  1 drivers
v000002ad852f6f50_0 .net "rd", 4 0, L_000002ad852f84c0;  1 drivers
v000002ad852f6410_0 .net "readData1", 31 0, L_000002ad852054e0;  1 drivers
v000002ad852f50b0_0 .net "readData1_w", 31 0, L_000002ad85355730;  1 drivers
v000002ad852f5150_0 .net "readData2", 31 0, L_000002ad85204e50;  1 drivers
v000002ad852f7980_0 .net "regs0", 31 0, L_000002ad85204c90;  alias, 1 drivers
v000002ad852f7520_0 .net "regs1", 31 0, L_000002ad85205a90;  alias, 1 drivers
v000002ad852f73e0_0 .net "regs2", 31 0, L_000002ad852057f0;  alias, 1 drivers
v000002ad852f7b60_0 .net "regs3", 31 0, L_000002ad85205a20;  alias, 1 drivers
v000002ad852f7de0_0 .net "regs4", 31 0, L_000002ad852055c0;  alias, 1 drivers
v000002ad852f87e0_0 .net "regs5", 31 0, L_000002ad85205630;  alias, 1 drivers
v000002ad852f7ca0_0 .net "rs", 4 0, L_000002ad852f7f20;  1 drivers
v000002ad852f8b00_0 .net "rst", 0 0, v000002ad852f8e20_0;  1 drivers
v000002ad852f8ec0_0 .net "rt", 4 0, L_000002ad852f7840;  1 drivers
v000002ad852f7e80_0 .net "shamt", 31 0, L_000002ad852f8240;  1 drivers
v000002ad852f8d80_0 .net "wire_instruction", 31 0, L_000002ad852052b0;  1 drivers
v000002ad852f7480_0 .net "writeData", 31 0, L_000002ad85353750;  1 drivers
v000002ad852f8880_0 .net "zero", 0 0, L_000002ad85354510;  1 drivers
L_000002ad852f70c0 .part L_000002ad853528b0, 26, 6;
L_000002ad852f7fc0 .functor MUXZ 6, L_000002ad852f70c0, L_000002ad852f9088, L_000002ad85205470, C4<>;
L_000002ad852f75c0 .cmp/eq 6, L_000002ad852f7fc0, L_000002ad852f9118;
L_000002ad852f8060 .part L_000002ad853528b0, 11, 5;
L_000002ad852f7660 .functor MUXZ 5, L_000002ad852f8060, L_000002ad852f9160, L_000002ad852f75c0, C4<>;
L_000002ad852f84c0 .functor MUXZ 5, L_000002ad852f7660, L_000002ad852f90d0, L_000002ad85204bb0, C4<>;
L_000002ad852f7d40 .part L_000002ad853528b0, 21, 5;
L_000002ad852f7f20 .functor MUXZ 5, L_000002ad852f7d40, L_000002ad852f91a8, L_000002ad85205080, C4<>;
L_000002ad852f8100 .part L_000002ad853528b0, 16, 5;
L_000002ad852f7840 .functor MUXZ 5, L_000002ad852f8100, L_000002ad852f91f0, L_000002ad852051d0, C4<>;
L_000002ad852f77a0 .part L_000002ad853528b0, 0, 16;
L_000002ad852f78e0 .functor MUXZ 16, L_000002ad852f77a0, L_000002ad852f9238, L_000002ad85205390, C4<>;
L_000002ad852f7a20 .part L_000002ad853528b0, 6, 5;
L_000002ad852f7ac0 .concat [ 5 32 0 0], L_000002ad852f7a20, L_000002ad852f92c8;
L_000002ad852f89c0 .functor MUXZ 37, L_000002ad852f7ac0, L_000002ad852f9280, L_000002ad85204de0, C4<>;
L_000002ad852f8240 .part L_000002ad852f89c0, 0, 32;
L_000002ad852f8f60 .part L_000002ad853528b0, 0, 6;
L_000002ad852f82e0 .functor MUXZ 6, L_000002ad852f8f60, L_000002ad852f9310, L_000002ad852050f0, C4<>;
L_000002ad852f8420 .part L_000002ad853528b0, 0, 26;
L_000002ad852f8380 .concat [ 26 32 0 0], L_000002ad852f8420, L_000002ad852f93a0;
L_000002ad852f8560 .functor MUXZ 58, L_000002ad852f8380, L_000002ad852f9358, L_000002ad85205710, C4<>;
L_000002ad852f8600 .part L_000002ad852f8560, 0, 32;
L_000002ad852f86a0 .arith/sum 32, v000002ad852ec890_0, L_000002ad852f93e8;
L_000002ad852f8740 .cmp/eq 6, L_000002ad852f7fc0, L_000002ad852f9430;
L_000002ad852f8ba0 .cmp/eq 6, L_000002ad852f7fc0, L_000002ad852f9478;
L_000002ad852f8c40 .concat [ 32 16 0 0], L_000002ad852f8600, L_000002ad852f94c0;
L_000002ad85352f90 .concat [ 6 26 0 0], L_000002ad852f7fc0, L_000002ad852f9508;
L_000002ad85352630 .cmp/eq 32, L_000002ad85352f90, L_000002ad852f9550;
L_000002ad85351870 .cmp/eq 6, L_000002ad852f82e0, L_000002ad852f9598;
L_000002ad85351b90 .concat [ 32 16 0 0], L_000002ad852054e0, L_000002ad852f95e0;
L_000002ad853529f0 .concat [ 32 16 0 0], v000002ad852ec890_0, L_000002ad852f9628;
L_000002ad85352e50 .part L_000002ad852f78e0, 15, 1;
LS_000002ad85352590_0_0 .concat [ 1 1 1 1], L_000002ad85352e50, L_000002ad85352e50, L_000002ad85352e50, L_000002ad85352e50;
LS_000002ad85352590_0_4 .concat [ 1 1 1 1], L_000002ad85352e50, L_000002ad85352e50, L_000002ad85352e50, L_000002ad85352e50;
LS_000002ad85352590_0_8 .concat [ 1 1 1 1], L_000002ad85352e50, L_000002ad85352e50, L_000002ad85352e50, L_000002ad85352e50;
LS_000002ad85352590_0_12 .concat [ 1 1 1 1], L_000002ad85352e50, L_000002ad85352e50, L_000002ad85352e50, L_000002ad85352e50;
LS_000002ad85352590_0_16 .concat [ 1 1 1 1], L_000002ad85352e50, L_000002ad85352e50, L_000002ad85352e50, L_000002ad85352e50;
LS_000002ad85352590_0_20 .concat [ 1 1 1 1], L_000002ad85352e50, L_000002ad85352e50, L_000002ad85352e50, L_000002ad85352e50;
LS_000002ad85352590_0_24 .concat [ 1 1 1 1], L_000002ad85352e50, L_000002ad85352e50, L_000002ad85352e50, L_000002ad85352e50;
LS_000002ad85352590_0_28 .concat [ 1 1 1 1], L_000002ad85352e50, L_000002ad85352e50, L_000002ad85352e50, L_000002ad85352e50;
LS_000002ad85352590_1_0 .concat [ 4 4 4 4], LS_000002ad85352590_0_0, LS_000002ad85352590_0_4, LS_000002ad85352590_0_8, LS_000002ad85352590_0_12;
LS_000002ad85352590_1_4 .concat [ 4 4 4 4], LS_000002ad85352590_0_16, LS_000002ad85352590_0_20, LS_000002ad85352590_0_24, LS_000002ad85352590_0_28;
L_000002ad85352590 .concat [ 16 16 0 0], LS_000002ad85352590_1_0, LS_000002ad85352590_1_4;
L_000002ad85351690 .concat [ 16 32 0 0], L_000002ad852f78e0, L_000002ad85352590;
L_000002ad853519b0 .arith/sum 48, L_000002ad853529f0, L_000002ad85351690;
L_000002ad85351e10 .functor MUXZ 48, L_000002ad853519b0, L_000002ad85351b90, L_000002ad85205160, C4<>;
L_000002ad85352810 .functor MUXZ 48, L_000002ad85351e10, L_000002ad852f8c40, L_000002ad85204c20, C4<>;
L_000002ad85352b30 .part L_000002ad85352810, 0, 32;
L_000002ad853526d0 .cmp/eq 2, v000002ad8522cfa0_0, L_000002ad852f9670;
L_000002ad85351f50 .cmp/eq 2, v000002ad8522cfa0_0, L_000002ad852f96b8;
L_000002ad85351a50 .cmp/eq 2, v000002ad8522cfa0_0, L_000002ad852f9700;
L_000002ad853512d0 .functor MUXZ 32, L_000002ad852f9790, L_000002ad852f9748, L_000002ad85351a50, C4<>;
L_000002ad85352130 .functor MUXZ 32, L_000002ad853512d0, L_000002ad85352b30, L_000002ad85351f50, C4<>;
L_000002ad85352770 .functor MUXZ 32, L_000002ad85352130, L_000002ad852f86a0, L_000002ad853526d0, C4<>;
L_000002ad853528b0 .functor MUXZ 32, L_000002ad852052b0, L_000002ad852f9820, L_000002ad85205780, C4<>;
L_000002ad85352bd0 .cmp/eq 6, L_000002ad852f7fc0, L_000002ad852f98f8;
L_000002ad85352ef0 .cmp/eq 6, L_000002ad852f7fc0, L_000002ad852f9940;
L_000002ad85351af0 .cmp/eq 6, L_000002ad852f7fc0, L_000002ad852f9988;
L_000002ad85352310 .concat [ 16 16 0 0], L_000002ad852f78e0, L_000002ad852f99d0;
L_000002ad85351910 .part L_000002ad852f78e0, 15, 1;
LS_000002ad85351370_0_0 .concat [ 1 1 1 1], L_000002ad85351910, L_000002ad85351910, L_000002ad85351910, L_000002ad85351910;
LS_000002ad85351370_0_4 .concat [ 1 1 1 1], L_000002ad85351910, L_000002ad85351910, L_000002ad85351910, L_000002ad85351910;
LS_000002ad85351370_0_8 .concat [ 1 1 1 1], L_000002ad85351910, L_000002ad85351910, L_000002ad85351910, L_000002ad85351910;
LS_000002ad85351370_0_12 .concat [ 1 1 1 1], L_000002ad85351910, L_000002ad85351910, L_000002ad85351910, L_000002ad85351910;
L_000002ad85351370 .concat [ 4 4 4 4], LS_000002ad85351370_0_0, LS_000002ad85351370_0_4, LS_000002ad85351370_0_8, LS_000002ad85351370_0_12;
L_000002ad85352c70 .concat [ 16 16 0 0], L_000002ad852f78e0, L_000002ad85351370;
L_000002ad85351ff0 .functor MUXZ 32, L_000002ad85352c70, L_000002ad85352310, L_000002ad85205940, C4<>;
L_000002ad85351c30 .concat [ 6 26 0 0], L_000002ad852f7fc0, L_000002ad852f9a18;
L_000002ad85351550 .cmp/eq 32, L_000002ad85351c30, L_000002ad852f9a60;
L_000002ad853515f0 .cmp/eq 6, L_000002ad852f82e0, L_000002ad852f9aa8;
L_000002ad85352450 .cmp/eq 6, L_000002ad852f82e0, L_000002ad852f9af0;
L_000002ad853524f0 .cmp/eq 6, L_000002ad852f7fc0, L_000002ad852f9b38;
L_000002ad85351730 .functor MUXZ 32, L_000002ad85351ff0, L_000002ad852f9b80, L_000002ad853524f0, C4<>;
L_000002ad85352d10 .functor MUXZ 32, L_000002ad85351730, L_000002ad852f8240, L_000002ad852056a0, C4<>;
L_000002ad85351eb0 .concat [ 6 26 0 0], L_000002ad852f7fc0, L_000002ad852f9bc8;
L_000002ad85352db0 .cmp/eq 32, L_000002ad85351eb0, L_000002ad852f9c10;
L_000002ad85351190 .cmp/eq 6, L_000002ad852f82e0, L_000002ad852f9c58;
L_000002ad85352090 .cmp/eq 6, L_000002ad852f82e0, L_000002ad852f9ca0;
L_000002ad853521d0 .cmp/eq 6, L_000002ad852f7fc0, L_000002ad852f9ce8;
L_000002ad85352270 .functor MUXZ 32, L_000002ad852054e0, v000002ad852ec890_0, L_000002ad853521d0, C4<>;
L_000002ad85355730 .functor MUXZ 32, L_000002ad85352270, L_000002ad85204e50, L_000002ad85204f30, C4<>;
S_000002ad85190b80 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000002ad85216c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002ad85208850 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002ad85204d00 .functor NOT 1, v000002ad851fb610_0, C4<0>, C4<0>, C4<0>;
v000002ad851fad50_0 .net *"_ivl_0", 0 0, L_000002ad85204d00;  1 drivers
v000002ad851fbed0_0 .net "in1", 31 0, L_000002ad85204e50;  alias, 1 drivers
v000002ad851fadf0_0 .net "in2", 31 0, L_000002ad85352d10;  alias, 1 drivers
v000002ad851fb7f0_0 .net "out", 31 0, L_000002ad85351cd0;  alias, 1 drivers
v000002ad851fb750_0 .net "s", 0 0, v000002ad851fb610_0;  alias, 1 drivers
L_000002ad85351cd0 .functor MUXZ 32, L_000002ad85352d10, L_000002ad85204e50, L_000002ad85204d00, C4<>;
S_000002ad85190d10 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000002ad85216c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002ad8522b450 .param/l "RType" 0 4 2, C4<000000>;
P_000002ad8522b488 .param/l "add" 0 4 5, C4<100000>;
P_000002ad8522b4c0 .param/l "addi" 0 4 8, C4<001000>;
P_000002ad8522b4f8 .param/l "addu" 0 4 5, C4<100001>;
P_000002ad8522b530 .param/l "and_" 0 4 5, C4<100100>;
P_000002ad8522b568 .param/l "andi" 0 4 8, C4<001100>;
P_000002ad8522b5a0 .param/l "beq" 0 4 10, C4<000100>;
P_000002ad8522b5d8 .param/l "bne" 0 4 10, C4<000101>;
P_000002ad8522b610 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002ad8522b648 .param/l "j" 0 4 12, C4<000010>;
P_000002ad8522b680 .param/l "jal" 0 4 12, C4<000011>;
P_000002ad8522b6b8 .param/l "jr" 0 4 6, C4<001000>;
P_000002ad8522b6f0 .param/l "lw" 0 4 8, C4<100011>;
P_000002ad8522b728 .param/l "nor_" 0 4 5, C4<100111>;
P_000002ad8522b760 .param/l "or_" 0 4 5, C4<100101>;
P_000002ad8522b798 .param/l "ori" 0 4 8, C4<001101>;
P_000002ad8522b7d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002ad8522b808 .param/l "sll" 0 4 6, C4<000000>;
P_000002ad8522b840 .param/l "slt" 0 4 5, C4<101010>;
P_000002ad8522b878 .param/l "slti" 0 4 8, C4<101010>;
P_000002ad8522b8b0 .param/l "srl" 0 4 6, C4<000010>;
P_000002ad8522b8e8 .param/l "sub" 0 4 5, C4<100010>;
P_000002ad8522b920 .param/l "subu" 0 4 5, C4<100011>;
P_000002ad8522b958 .param/l "sw" 0 4 8, C4<101011>;
P_000002ad8522b990 .param/l "xor_" 0 4 5, C4<100110>;
P_000002ad8522b9c8 .param/l "xori" 0 4 8, C4<001110>;
v000002ad851fc150_0 .var "ALUOp", 3 0;
v000002ad851fb610_0 .var "ALUSrc", 0 0;
v000002ad851fb890_0 .var "MemReadEn", 0 0;
v000002ad851fae90_0 .var "MemWriteEn", 0 0;
v000002ad851fbf70_0 .var "MemtoReg", 0 0;
v000002ad851fafd0_0 .var "RegDst", 0 0;
v000002ad851fc1f0_0 .var "RegWriteEn", 0 0;
v000002ad851fc290_0 .net "funct", 5 0, L_000002ad852f82e0;  alias, 1 drivers
v000002ad851fc330_0 .var "hlt", 0 0;
v000002ad851faf30_0 .net "opcode", 5 0, L_000002ad852f7fc0;  alias, 1 drivers
v000002ad851fbbb0_0 .net "rst", 0 0, v000002ad852f8e20_0;  alias, 1 drivers
E_000002ad85208950 .event anyedge, v000002ad851fbbb0_0, v000002ad851faf30_0, v000002ad851fc290_0;
S_000002ad851aa350 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000002ad85216c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000002ad852052b0 .functor BUFZ 32, L_000002ad85351d70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ad851fb070 .array "InstMem", 0 1023, 31 0;
v000002ad851fb110_0 .net *"_ivl_0", 31 0, L_000002ad85351d70;  1 drivers
v000002ad851fb6b0_0 .net *"_ivl_3", 9 0, L_000002ad85352a90;  1 drivers
v000002ad851fbc50_0 .net *"_ivl_4", 11 0, L_000002ad853523b0;  1 drivers
L_000002ad852f97d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ad851fb1b0_0 .net *"_ivl_7", 1 0, L_000002ad852f97d8;  1 drivers
v000002ad851fb930_0 .net "address", 31 0, v000002ad852ec890_0;  alias, 1 drivers
v000002ad851fb9d0_0 .var/i "i", 31 0;
v000002ad851fbe30_0 .net "q", 31 0, L_000002ad852052b0;  alias, 1 drivers
L_000002ad85351d70 .array/port v000002ad851fb070, L_000002ad853523b0;
L_000002ad85352a90 .part v000002ad852ec890_0, 0, 10;
L_000002ad853523b0 .concat [ 10 2 0 0], L_000002ad85352a90, L_000002ad852f97d8;
S_000002ad851aa4e0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000002ad85216c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002ad852054e0 .functor BUFZ 32, L_000002ad85352950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002ad85204e50 .functor BUFZ 32, L_000002ad85351410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ad8522caa0_1 .array/port v000002ad8522caa0, 1;
L_000002ad85204c90 .functor BUFZ 32, v000002ad8522caa0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ad8522caa0_2 .array/port v000002ad8522caa0, 2;
L_000002ad85205a90 .functor BUFZ 32, v000002ad8522caa0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ad8522caa0_3 .array/port v000002ad8522caa0, 3;
L_000002ad852057f0 .functor BUFZ 32, v000002ad8522caa0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ad8522caa0_4 .array/port v000002ad8522caa0, 4;
L_000002ad85205a20 .functor BUFZ 32, v000002ad8522caa0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ad8522caa0_5 .array/port v000002ad8522caa0, 5;
L_000002ad852055c0 .functor BUFZ 32, v000002ad8522caa0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ad8522caa0_6 .array/port v000002ad8522caa0, 6;
L_000002ad85205630 .functor BUFZ 32, v000002ad8522caa0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ad851d78f0_0 .net *"_ivl_0", 31 0, L_000002ad85352950;  1 drivers
v000002ad8522c320_0 .net *"_ivl_10", 6 0, L_000002ad853510f0;  1 drivers
L_000002ad852f98b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ad8522d680_0 .net *"_ivl_13", 1 0, L_000002ad852f98b0;  1 drivers
v000002ad8522c1e0_0 .net *"_ivl_2", 6 0, L_000002ad853514b0;  1 drivers
L_000002ad852f9868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ad8522ba60_0 .net *"_ivl_5", 1 0, L_000002ad852f9868;  1 drivers
v000002ad8522c500_0 .net *"_ivl_8", 31 0, L_000002ad85351410;  1 drivers
v000002ad8522c5a0_0 .net "clk", 0 0, L_000002ad85205860;  alias, 1 drivers
v000002ad8522ce60_0 .var/i "i", 31 0;
v000002ad8522d540_0 .net "readData1", 31 0, L_000002ad852054e0;  alias, 1 drivers
v000002ad8522cbe0_0 .net "readData2", 31 0, L_000002ad85204e50;  alias, 1 drivers
v000002ad8522bce0_0 .net "readRegister1", 4 0, L_000002ad852f7f20;  alias, 1 drivers
v000002ad8522bb00_0 .net "readRegister2", 4 0, L_000002ad852f7840;  alias, 1 drivers
v000002ad8522caa0 .array "registers", 31 0, 31 0;
v000002ad8522c640_0 .net "regs0", 31 0, L_000002ad85204c90;  alias, 1 drivers
v000002ad8522d4a0_0 .net "regs1", 31 0, L_000002ad85205a90;  alias, 1 drivers
v000002ad8522bd80_0 .net "regs2", 31 0, L_000002ad852057f0;  alias, 1 drivers
v000002ad8522d360_0 .net "regs3", 31 0, L_000002ad85205a20;  alias, 1 drivers
v000002ad8522cf00_0 .net "regs4", 31 0, L_000002ad852055c0;  alias, 1 drivers
v000002ad8522c780_0 .net "regs5", 31 0, L_000002ad85205630;  alias, 1 drivers
v000002ad8522cd20_0 .net "rst", 0 0, v000002ad852f8e20_0;  alias, 1 drivers
v000002ad8522c6e0_0 .net "we", 0 0, v000002ad851fc1f0_0;  alias, 1 drivers
v000002ad8522d720_0 .net "writeData", 31 0, L_000002ad85353750;  alias, 1 drivers
v000002ad8522d0e0_0 .net "writeRegister", 4 0, L_000002ad853517d0;  alias, 1 drivers
E_000002ad85208190/0 .event negedge, v000002ad851fbbb0_0;
E_000002ad85208190/1 .event posedge, v000002ad8522c5a0_0;
E_000002ad85208190 .event/or E_000002ad85208190/0, E_000002ad85208190/1;
L_000002ad85352950 .array/port v000002ad8522caa0, L_000002ad853514b0;
L_000002ad853514b0 .concat [ 5 2 0 0], L_000002ad852f7f20, L_000002ad852f9868;
L_000002ad85351410 .array/port v000002ad8522caa0, L_000002ad853510f0;
L_000002ad853510f0 .concat [ 5 2 0 0], L_000002ad852f7840, L_000002ad852f98b0;
S_000002ad85190240 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002ad851aa4e0;
 .timescale 0 0;
v000002ad851d7530_0 .var/i "i", 31 0;
S_000002ad851903d0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000002ad85216c60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002ad852087d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002ad85204d70 .functor NOT 1, v000002ad851fafd0_0, C4<0>, C4<0>, C4<0>;
v000002ad8522d040_0 .net *"_ivl_0", 0 0, L_000002ad85204d70;  1 drivers
v000002ad8522bec0_0 .net "in1", 4 0, L_000002ad852f7840;  alias, 1 drivers
v000002ad8522d220_0 .net "in2", 4 0, L_000002ad852f84c0;  alias, 1 drivers
v000002ad8522d7c0_0 .net "out", 4 0, L_000002ad853517d0;  alias, 1 drivers
v000002ad8522bc40_0 .net "s", 0 0, v000002ad851fafd0_0;  alias, 1 drivers
L_000002ad853517d0 .functor MUXZ 5, L_000002ad852f84c0, L_000002ad852f7840, L_000002ad85204d70, C4<>;
S_000002ad851c2980 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000002ad85216c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002ad85208990 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002ad851c6df0 .functor NOT 1, v000002ad851fbf70_0, C4<0>, C4<0>, C4<0>;
v000002ad8522bf60_0 .net *"_ivl_0", 0 0, L_000002ad851c6df0;  1 drivers
v000002ad8522d2c0_0 .net "in1", 31 0, v000002ad8522d400_0;  alias, 1 drivers
v000002ad8522be20_0 .net "in2", 31 0, v000002ad852ec070_0;  alias, 1 drivers
v000002ad8522d860_0 .net "out", 31 0, L_000002ad85353750;  alias, 1 drivers
v000002ad8522cc80_0 .net "s", 0 0, v000002ad851fbf70_0;  alias, 1 drivers
L_000002ad85353750 .functor MUXZ 32, v000002ad852ec070_0, v000002ad8522d400_0, L_000002ad851c6df0, C4<>;
S_000002ad851c2b10 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000002ad85216c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002ad85176af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002ad85176b28 .param/l "AND" 0 9 12, C4<0010>;
P_000002ad85176b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000002ad85176b98 .param/l "OR" 0 9 12, C4<0011>;
P_000002ad85176bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002ad85176c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000002ad85176c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000002ad85176c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000002ad85176cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002ad85176ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002ad85176d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002ad85176d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002ad852f9d30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad8522d5e0_0 .net/2u *"_ivl_0", 31 0, L_000002ad852f9d30;  1 drivers
v000002ad8522cdc0_0 .net "opSel", 3 0, v000002ad851fc150_0;  alias, 1 drivers
v000002ad8522c460_0 .net "operand1", 31 0, L_000002ad85355730;  alias, 1 drivers
v000002ad8522d900_0 .net "operand2", 31 0, L_000002ad85351cd0;  alias, 1 drivers
v000002ad8522d400_0 .var "result", 31 0;
v000002ad8522bba0_0 .net "zero", 0 0, L_000002ad85354510;  alias, 1 drivers
E_000002ad85208590 .event anyedge, v000002ad851fc150_0, v000002ad8522c460_0, v000002ad851fb7f0_0;
L_000002ad85354510 .cmp/eq 32, v000002ad8522d400_0, L_000002ad852f9d30;
S_000002ad85176da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000002ad85216c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002ad8522da20 .param/l "RType" 0 4 2, C4<000000>;
P_000002ad8522da58 .param/l "add" 0 4 5, C4<100000>;
P_000002ad8522da90 .param/l "addi" 0 4 8, C4<001000>;
P_000002ad8522dac8 .param/l "addu" 0 4 5, C4<100001>;
P_000002ad8522db00 .param/l "and_" 0 4 5, C4<100100>;
P_000002ad8522db38 .param/l "andi" 0 4 8, C4<001100>;
P_000002ad8522db70 .param/l "beq" 0 4 10, C4<000100>;
P_000002ad8522dba8 .param/l "bne" 0 4 10, C4<000101>;
P_000002ad8522dbe0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002ad8522dc18 .param/l "j" 0 4 12, C4<000010>;
P_000002ad8522dc50 .param/l "jal" 0 4 12, C4<000011>;
P_000002ad8522dc88 .param/l "jr" 0 4 6, C4<001000>;
P_000002ad8522dcc0 .param/l "lw" 0 4 8, C4<100011>;
P_000002ad8522dcf8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002ad8522dd30 .param/l "or_" 0 4 5, C4<100101>;
P_000002ad8522dd68 .param/l "ori" 0 4 8, C4<001101>;
P_000002ad8522dda0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002ad8522ddd8 .param/l "sll" 0 4 6, C4<000000>;
P_000002ad8522de10 .param/l "slt" 0 4 5, C4<101010>;
P_000002ad8522de48 .param/l "slti" 0 4 8, C4<101010>;
P_000002ad8522de80 .param/l "srl" 0 4 6, C4<000010>;
P_000002ad8522deb8 .param/l "sub" 0 4 5, C4<100010>;
P_000002ad8522def0 .param/l "subu" 0 4 5, C4<100011>;
P_000002ad8522df28 .param/l "sw" 0 4 8, C4<101011>;
P_000002ad8522df60 .param/l "xor_" 0 4 5, C4<100110>;
P_000002ad8522df98 .param/l "xori" 0 4 8, C4<001110>;
v000002ad8522cfa0_0 .var "PCsrc", 1 0;
v000002ad8522c000_0 .net "excep_flag", 0 0, o000002ad852a1888;  alias, 0 drivers
v000002ad8522d180_0 .net "funct", 5 0, L_000002ad852f82e0;  alias, 1 drivers
v000002ad8522c0a0_0 .net "opcode", 5 0, L_000002ad852f7fc0;  alias, 1 drivers
v000002ad8522c140_0 .net "operand1", 31 0, L_000002ad852054e0;  alias, 1 drivers
v000002ad8522c280_0 .net "operand2", 31 0, L_000002ad85351cd0;  alias, 1 drivers
v000002ad8522c3c0_0 .net "rst", 0 0, v000002ad852f8e20_0;  alias, 1 drivers
E_000002ad852089d0/0 .event anyedge, v000002ad851fbbb0_0, v000002ad8522c000_0, v000002ad851faf30_0, v000002ad8522d540_0;
E_000002ad852089d0/1 .event anyedge, v000002ad851fb7f0_0, v000002ad851fc290_0;
E_000002ad852089d0 .event/or E_000002ad852089d0/0, E_000002ad852089d0/1;
S_000002ad851a95c0 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000002ad85216c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002ad8522c820 .array "DataMem", 0 1023, 31 0;
v000002ad8522c8c0_0 .net "address", 31 0, v000002ad8522d400_0;  alias, 1 drivers
v000002ad8522c960_0 .net "clock", 0 0, L_000002ad85205860;  alias, 1 drivers
v000002ad8522ca00_0 .net "data", 31 0, L_000002ad85204e50;  alias, 1 drivers
v000002ad8522cb40_0 .var/i "i", 31 0;
v000002ad852ec070_0 .var "q", 31 0;
v000002ad852ec250_0 .net "rden", 0 0, v000002ad851fb890_0;  alias, 1 drivers
v000002ad852ec390_0 .net "wren", 0 0, v000002ad851fae90_0;  alias, 1 drivers
E_000002ad85207f10 .event negedge, v000002ad8522c5a0_0;
S_000002ad851a9750 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000002ad85216c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002ad85208b10 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002ad852edd30_0 .net "PCin", 31 0, L_000002ad85352770;  alias, 1 drivers
v000002ad852ec890_0 .var "PCout", 31 0;
v000002ad852ec9d0_0 .net "clk", 0 0, L_000002ad85205860;  alias, 1 drivers
v000002ad852ecb10_0 .net "rst", 0 0, v000002ad852f8e20_0;  alias, 1 drivers
    .scope S_000002ad85176da0;
T_0 ;
    %wait E_000002ad852089d0;
    %load/vec4 v000002ad8522c3c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ad8522cfa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002ad8522c000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002ad8522cfa0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002ad8522c0a0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002ad8522c140_0;
    %load/vec4 v000002ad8522c280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002ad8522c0a0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002ad8522c140_0;
    %load/vec4 v000002ad8522c280_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002ad8522c0a0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002ad8522c0a0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002ad8522c0a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002ad8522d180_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002ad8522cfa0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ad8522cfa0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002ad851a9750;
T_1 ;
    %wait E_000002ad85208190;
    %load/vec4 v000002ad852ecb10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002ad852ec890_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002ad852edd30_0;
    %assign/vec4 v000002ad852ec890_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002ad851aa350;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ad851fb9d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002ad851fb9d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002ad851fb9d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad851fb070, 0, 4;
    %load/vec4 v000002ad851fb9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ad851fb9d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad851fb070, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad851fb070, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad851fb070, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad851fb070, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad851fb070, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad851fb070, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad851fb070, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad851fb070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad851fb070, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad851fb070, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad851fb070, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad851fb070, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad851fb070, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002ad85190d10;
T_3 ;
    %wait E_000002ad85208950;
    %load/vec4 v000002ad851fbbb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002ad851fc330_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ad851fb610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ad851fc1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ad851fae90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ad851fbf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ad851fb890_0, 0;
    %assign/vec4 v000002ad851fafd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002ad851fc330_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002ad851fc150_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002ad851fb610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002ad851fc1f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002ad851fae90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002ad851fbf70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002ad851fb890_0, 0, 1;
    %store/vec4 v000002ad851fafd0_0, 0, 1;
    %load/vec4 v000002ad851faf30_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fc330_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fafd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fc1f0_0, 0;
    %load/vec4 v000002ad851fc290_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fb610_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fb610_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fc1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fafd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fb610_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fc1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad851fafd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fb610_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fc1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fb610_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fc1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fb610_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fc1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fb610_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fc1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fb610_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fb890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fc1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fb610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fbf70_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fae90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad851fb610_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ad851fc150_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002ad851aa4e0;
T_4 ;
    %wait E_000002ad85208190;
    %fork t_1, S_000002ad85190240;
    %jmp t_0;
    .scope S_000002ad85190240;
t_1 ;
    %load/vec4 v000002ad8522cd20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ad851d7530_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002ad851d7530_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002ad851d7530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad8522caa0, 0, 4;
    %load/vec4 v000002ad851d7530_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ad851d7530_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002ad8522c6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002ad8522d720_0;
    %load/vec4 v000002ad8522d0e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad8522caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad8522caa0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002ad851aa4e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002ad851aa4e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ad8522ce60_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002ad8522ce60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002ad8522ce60_0;
    %ix/getv/s 4, v000002ad8522ce60_0;
    %load/vec4a v000002ad8522caa0, 4;
    %ix/getv/s 4, v000002ad8522ce60_0;
    %load/vec4a v000002ad8522caa0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002ad8522ce60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ad8522ce60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002ad851c2b10;
T_6 ;
    %wait E_000002ad85208590;
    %load/vec4 v000002ad8522cdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002ad8522d400_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002ad8522c460_0;
    %load/vec4 v000002ad8522d900_0;
    %add;
    %assign/vec4 v000002ad8522d400_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002ad8522c460_0;
    %load/vec4 v000002ad8522d900_0;
    %sub;
    %assign/vec4 v000002ad8522d400_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002ad8522c460_0;
    %load/vec4 v000002ad8522d900_0;
    %and;
    %assign/vec4 v000002ad8522d400_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002ad8522c460_0;
    %load/vec4 v000002ad8522d900_0;
    %or;
    %assign/vec4 v000002ad8522d400_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002ad8522c460_0;
    %load/vec4 v000002ad8522d900_0;
    %xor;
    %assign/vec4 v000002ad8522d400_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002ad8522c460_0;
    %load/vec4 v000002ad8522d900_0;
    %or;
    %inv;
    %assign/vec4 v000002ad8522d400_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002ad8522c460_0;
    %load/vec4 v000002ad8522d900_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002ad8522d400_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002ad8522d900_0;
    %load/vec4 v000002ad8522c460_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002ad8522d400_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002ad8522c460_0;
    %ix/getv 4, v000002ad8522d900_0;
    %shiftl 4;
    %assign/vec4 v000002ad8522d400_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002ad8522c460_0;
    %ix/getv 4, v000002ad8522d900_0;
    %shiftr 4;
    %assign/vec4 v000002ad8522d400_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002ad851a95c0;
T_7 ;
    %wait E_000002ad85207f10;
    %load/vec4 v000002ad852ec250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002ad8522c8c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002ad8522c820, 4;
    %assign/vec4 v000002ad852ec070_0, 0;
T_7.0 ;
    %load/vec4 v000002ad852ec390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002ad8522ca00_0;
    %ix/getv 3, v000002ad8522c8c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad8522c820, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002ad851a95c0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000002ad851a95c0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ad8522cb40_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002ad8522cb40_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002ad8522cb40_0;
    %load/vec4a v000002ad8522c820, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000002ad8522cb40_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002ad8522cb40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ad8522cb40_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002ad85216c60;
T_10 ;
    %wait E_000002ad85208190;
    %load/vec4 v000002ad852f8b00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ad852f5d30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002ad852f5d30_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002ad852f5d30_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002ad85213ba0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad852f8ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad852f8e20_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002ad85213ba0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002ad852f8ce0_0;
    %inv;
    %assign/vec4 v000002ad852f8ce0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002ad85213ba0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad852f8e20_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad852f8e20_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000002ad852f8920_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
