/* This file is autogenerated by scripts/decodetree.py.  */

typedef struct {
    int index;
    int rt;
    int size;
    int u;
    int vn;
} arg_disas_vfp0;

typedef struct {
    int index;
    int rt;
    int size;
    int vn;
} arg_disas_vfp1;

typedef struct {
    int imm;
    int vd;
} arg_disas_vfp10;

typedef struct {
    int vd;
    int vm;
} arg_disas_vfp11;

typedef struct {
    int e;
    int vd;
    int vm;
    int z;
} arg_disas_vfp12;

typedef struct {
    int t;
    int vd;
    int vm;
} arg_disas_vfp13;

typedef struct {
    int s;
    int vd;
    int vm;
} arg_disas_vfp14;

typedef struct {
    int imm;
    int opc;
    int vd;
} arg_disas_vfp15;

typedef struct {
    int rz;
    int s;
    int vd;
    int vm;
} arg_disas_vfp16;

typedef struct {
    int b;
    int e;
    int q;
    int rt;
    int vn;
} arg_disas_vfp2;

typedef struct {
    int l;
    int reg;
    int rt;
} arg_disas_vfp3;

typedef struct {
    int l;
    int rt;
    int vn;
} arg_disas_vfp4;

typedef struct {
    int op;
    int rt;
    int rt2;
    int vm;
} arg_disas_vfp5;

typedef struct {
    int imm;
    int l;
    int rn;
    int u;
    int vd;
} arg_disas_vfp6;

typedef struct {
    int imm;
    int l;
    int p;
    int rn;
    int u;
    int vd;
    int w;
} arg_disas_vfp7;

typedef struct {
    int vd;
    int vm;
    int vn;
} arg_disas_vfp8;

typedef struct {
    int o1;
    int o2;
    int vd;
    int vm;
    int vn;
} arg_disas_vfp9;

typedef arg_disas_vfp0 arg_VMOV_to_gp;
static bool trans_VMOV_to_gp(DisasContext *ctx, arg_VMOV_to_gp *a);
typedef arg_disas_vfp1 arg_VMOV_from_gp;
static bool trans_VMOV_from_gp(DisasContext *ctx, arg_VMOV_from_gp *a);
typedef arg_disas_vfp2 arg_VDUP;
static bool trans_VDUP(DisasContext *ctx, arg_VDUP *a);
typedef arg_disas_vfp3 arg_VMSR_VMRS;
static bool trans_VMSR_VMRS(DisasContext *ctx, arg_VMSR_VMRS *a);
typedef arg_disas_vfp4 arg_VMOV_single;
static bool trans_VMOV_single(DisasContext *ctx, arg_VMOV_single *a);
typedef arg_disas_vfp5 arg_VMOV_64_sp;
static bool trans_VMOV_64_sp(DisasContext *ctx, arg_VMOV_64_sp *a);
typedef arg_disas_vfp5 arg_VMOV_64_dp;
static bool trans_VMOV_64_dp(DisasContext *ctx, arg_VMOV_64_dp *a);
typedef arg_disas_vfp6 arg_VLDR_VSTR_sp;
static bool trans_VLDR_VSTR_sp(DisasContext *ctx, arg_VLDR_VSTR_sp *a);
typedef arg_disas_vfp6 arg_VLDR_VSTR_dp;
static bool trans_VLDR_VSTR_dp(DisasContext *ctx, arg_VLDR_VSTR_dp *a);
typedef arg_disas_vfp7 arg_VLDM_VSTM_sp;
static bool trans_VLDM_VSTM_sp(DisasContext *ctx, arg_VLDM_VSTM_sp *a);
typedef arg_disas_vfp7 arg_VLDM_VSTM_dp;
static bool trans_VLDM_VSTM_dp(DisasContext *ctx, arg_VLDM_VSTM_dp *a);
typedef arg_disas_vfp8 arg_VMLA_sp;
static bool trans_VMLA_sp(DisasContext *ctx, arg_VMLA_sp *a);
typedef arg_disas_vfp8 arg_VMLA_dp;
static bool trans_VMLA_dp(DisasContext *ctx, arg_VMLA_dp *a);
typedef arg_disas_vfp8 arg_VMLS_sp;
static bool trans_VMLS_sp(DisasContext *ctx, arg_VMLS_sp *a);
typedef arg_disas_vfp8 arg_VMLS_dp;
static bool trans_VMLS_dp(DisasContext *ctx, arg_VMLS_dp *a);
typedef arg_disas_vfp8 arg_VNMLS_sp;
static bool trans_VNMLS_sp(DisasContext *ctx, arg_VNMLS_sp *a);
typedef arg_disas_vfp8 arg_VNMLS_dp;
static bool trans_VNMLS_dp(DisasContext *ctx, arg_VNMLS_dp *a);
typedef arg_disas_vfp8 arg_VNMLA_sp;
static bool trans_VNMLA_sp(DisasContext *ctx, arg_VNMLA_sp *a);
typedef arg_disas_vfp8 arg_VNMLA_dp;
static bool trans_VNMLA_dp(DisasContext *ctx, arg_VNMLA_dp *a);
typedef arg_disas_vfp8 arg_VMUL_sp;
static bool trans_VMUL_sp(DisasContext *ctx, arg_VMUL_sp *a);
typedef arg_disas_vfp8 arg_VMUL_dp;
static bool trans_VMUL_dp(DisasContext *ctx, arg_VMUL_dp *a);
typedef arg_disas_vfp8 arg_VNMUL_sp;
static bool trans_VNMUL_sp(DisasContext *ctx, arg_VNMUL_sp *a);
typedef arg_disas_vfp8 arg_VNMUL_dp;
static bool trans_VNMUL_dp(DisasContext *ctx, arg_VNMUL_dp *a);
typedef arg_disas_vfp8 arg_VADD_sp;
static bool trans_VADD_sp(DisasContext *ctx, arg_VADD_sp *a);
typedef arg_disas_vfp8 arg_VADD_dp;
static bool trans_VADD_dp(DisasContext *ctx, arg_VADD_dp *a);
typedef arg_disas_vfp8 arg_VSUB_sp;
static bool trans_VSUB_sp(DisasContext *ctx, arg_VSUB_sp *a);
typedef arg_disas_vfp8 arg_VSUB_dp;
static bool trans_VSUB_dp(DisasContext *ctx, arg_VSUB_dp *a);
typedef arg_disas_vfp8 arg_VDIV_sp;
static bool trans_VDIV_sp(DisasContext *ctx, arg_VDIV_sp *a);
typedef arg_disas_vfp8 arg_VDIV_dp;
static bool trans_VDIV_dp(DisasContext *ctx, arg_VDIV_dp *a);
typedef arg_disas_vfp9 arg_VFM_sp;
static bool trans_VFM_sp(DisasContext *ctx, arg_VFM_sp *a);
typedef arg_disas_vfp9 arg_VFM_dp;
static bool trans_VFM_dp(DisasContext *ctx, arg_VFM_dp *a);
typedef arg_disas_vfp10 arg_VMOV_imm_sp;
static bool trans_VMOV_imm_sp(DisasContext *ctx, arg_VMOV_imm_sp *a);
typedef arg_disas_vfp10 arg_VMOV_imm_dp;
static bool trans_VMOV_imm_dp(DisasContext *ctx, arg_VMOV_imm_dp *a);
typedef arg_disas_vfp11 arg_VMOV_reg_sp;
static bool trans_VMOV_reg_sp(DisasContext *ctx, arg_VMOV_reg_sp *a);
typedef arg_disas_vfp11 arg_VMOV_reg_dp;
static bool trans_VMOV_reg_dp(DisasContext *ctx, arg_VMOV_reg_dp *a);
typedef arg_disas_vfp11 arg_VABS_sp;
static bool trans_VABS_sp(DisasContext *ctx, arg_VABS_sp *a);
typedef arg_disas_vfp11 arg_VABS_dp;
static bool trans_VABS_dp(DisasContext *ctx, arg_VABS_dp *a);
typedef arg_disas_vfp11 arg_VNEG_sp;
static bool trans_VNEG_sp(DisasContext *ctx, arg_VNEG_sp *a);
typedef arg_disas_vfp11 arg_VNEG_dp;
static bool trans_VNEG_dp(DisasContext *ctx, arg_VNEG_dp *a);
typedef arg_disas_vfp11 arg_VSQRT_sp;
static bool trans_VSQRT_sp(DisasContext *ctx, arg_VSQRT_sp *a);
typedef arg_disas_vfp11 arg_VSQRT_dp;
static bool trans_VSQRT_dp(DisasContext *ctx, arg_VSQRT_dp *a);
typedef arg_disas_vfp12 arg_VCMP_sp;
static bool trans_VCMP_sp(DisasContext *ctx, arg_VCMP_sp *a);
typedef arg_disas_vfp12 arg_VCMP_dp;
static bool trans_VCMP_dp(DisasContext *ctx, arg_VCMP_dp *a);
typedef arg_disas_vfp13 arg_VCVT_f32_f16;
static bool trans_VCVT_f32_f16(DisasContext *ctx, arg_VCVT_f32_f16 *a);
typedef arg_disas_vfp13 arg_VCVT_f64_f16;
static bool trans_VCVT_f64_f16(DisasContext *ctx, arg_VCVT_f64_f16 *a);
typedef arg_disas_vfp13 arg_VCVT_f16_f32;
static bool trans_VCVT_f16_f32(DisasContext *ctx, arg_VCVT_f16_f32 *a);
typedef arg_disas_vfp13 arg_VCVT_f16_f64;
static bool trans_VCVT_f16_f64(DisasContext *ctx, arg_VCVT_f16_f64 *a);
typedef arg_disas_vfp11 arg_VRINTR_sp;
static bool trans_VRINTR_sp(DisasContext *ctx, arg_VRINTR_sp *a);
typedef arg_disas_vfp11 arg_VRINTR_dp;
static bool trans_VRINTR_dp(DisasContext *ctx, arg_VRINTR_dp *a);
typedef arg_disas_vfp11 arg_VRINTZ_sp;
static bool trans_VRINTZ_sp(DisasContext *ctx, arg_VRINTZ_sp *a);
typedef arg_disas_vfp11 arg_VRINTZ_dp;
static bool trans_VRINTZ_dp(DisasContext *ctx, arg_VRINTZ_dp *a);
typedef arg_disas_vfp11 arg_VRINTX_sp;
static bool trans_VRINTX_sp(DisasContext *ctx, arg_VRINTX_sp *a);
typedef arg_disas_vfp11 arg_VRINTX_dp;
static bool trans_VRINTX_dp(DisasContext *ctx, arg_VRINTX_dp *a);
typedef arg_disas_vfp11 arg_VCVT_sp;
static bool trans_VCVT_sp(DisasContext *ctx, arg_VCVT_sp *a);
typedef arg_disas_vfp11 arg_VCVT_dp;
static bool trans_VCVT_dp(DisasContext *ctx, arg_VCVT_dp *a);
typedef arg_disas_vfp14 arg_VCVT_int_sp;
static bool trans_VCVT_int_sp(DisasContext *ctx, arg_VCVT_int_sp *a);
typedef arg_disas_vfp14 arg_VCVT_int_dp;
static bool trans_VCVT_int_dp(DisasContext *ctx, arg_VCVT_int_dp *a);
typedef arg_disas_vfp11 arg_VJCVT;
static bool trans_VJCVT(DisasContext *ctx, arg_VJCVT *a);
typedef arg_disas_vfp15 arg_VCVT_fix_sp;
static bool trans_VCVT_fix_sp(DisasContext *ctx, arg_VCVT_fix_sp *a);
typedef arg_disas_vfp15 arg_VCVT_fix_dp;
static bool trans_VCVT_fix_dp(DisasContext *ctx, arg_VCVT_fix_dp *a);
typedef arg_disas_vfp16 arg_VCVT_sp_int;
static bool trans_VCVT_sp_int(DisasContext *ctx, arg_VCVT_sp_int *a);
typedef arg_disas_vfp16 arg_VCVT_dp_int;
static bool trans_VCVT_dp_int(DisasContext *ctx, arg_VCVT_dp_int *a);

static void disas_vfp_extract_disas_vfp_Fmt_0(DisasContext *ctx, arg_disas_vfp0 *a, uint32_t insn)
{
    a->u = extract32(insn, 23, 1);
    a->rt = extract32(insn, 12, 4);
    a->vn = deposit32(extract32(insn, 16, 4), 4, 28, extract32(insn, 7, 1));
    a->size = 0;
    a->index = deposit32(extract32(insn, 5, 2), 2, 30, extract32(insn, 21, 1));
}

static void disas_vfp_extract_disas_vfp_Fmt_1(DisasContext *ctx, arg_disas_vfp0 *a, uint32_t insn)
{
    a->u = extract32(insn, 23, 1);
    a->rt = extract32(insn, 12, 4);
    a->vn = deposit32(extract32(insn, 16, 4), 4, 28, extract32(insn, 7, 1));
    a->size = 1;
    a->index = deposit32(extract32(insn, 6, 1), 1, 31, extract32(insn, 21, 1));
}

static void disas_vfp_extract_disas_vfp_Fmt_10(DisasContext *ctx, arg_disas_vfp5 *a, uint32_t insn)
{
    a->op = extract32(insn, 20, 1);
    a->rt2 = extract32(insn, 16, 4);
    a->rt = extract32(insn, 12, 4);
    a->vm = deposit32(extract32(insn, 0, 4), 4, 28, extract32(insn, 5, 1));
}

static void disas_vfp_extract_disas_vfp_Fmt_11(DisasContext *ctx, arg_disas_vfp6 *a, uint32_t insn)
{
    a->u = extract32(insn, 23, 1);
    a->l = extract32(insn, 20, 1);
    a->rn = extract32(insn, 16, 4);
    a->imm = extract32(insn, 0, 8);
    a->vd = deposit32(extract32(insn, 22, 1), 1, 31, extract32(insn, 12, 4));
}

static void disas_vfp_extract_disas_vfp_Fmt_12(DisasContext *ctx, arg_disas_vfp6 *a, uint32_t insn)
{
    a->u = extract32(insn, 23, 1);
    a->l = extract32(insn, 20, 1);
    a->rn = extract32(insn, 16, 4);
    a->imm = extract32(insn, 0, 8);
    a->vd = deposit32(extract32(insn, 12, 4), 4, 28, extract32(insn, 22, 1));
}

static void disas_vfp_extract_disas_vfp_Fmt_13(DisasContext *ctx, arg_disas_vfp7 *a, uint32_t insn)
{
    a->w = extract32(insn, 21, 1);
    a->l = extract32(insn, 20, 1);
    a->rn = extract32(insn, 16, 4);
    a->imm = extract32(insn, 0, 8);
    a->vd = deposit32(extract32(insn, 22, 1), 1, 31, extract32(insn, 12, 4));
    a->p = 0;
    a->u = 1;
}

static void disas_vfp_extract_disas_vfp_Fmt_14(DisasContext *ctx, arg_disas_vfp7 *a, uint32_t insn)
{
    a->w = extract32(insn, 21, 1);
    a->l = extract32(insn, 20, 1);
    a->rn = extract32(insn, 16, 4);
    a->imm = extract32(insn, 0, 8);
    a->vd = deposit32(extract32(insn, 12, 4), 4, 28, extract32(insn, 22, 1));
    a->p = 0;
    a->u = 1;
}

static void disas_vfp_extract_disas_vfp_Fmt_15(DisasContext *ctx, arg_disas_vfp7 *a, uint32_t insn)
{
    a->l = extract32(insn, 20, 1);
    a->rn = extract32(insn, 16, 4);
    a->imm = extract32(insn, 0, 8);
    a->vd = deposit32(extract32(insn, 22, 1), 1, 31, extract32(insn, 12, 4));
    a->p = 1;
    a->u = 0;
    a->w = 1;
}

static void disas_vfp_extract_disas_vfp_Fmt_16(DisasContext *ctx, arg_disas_vfp7 *a, uint32_t insn)
{
    a->l = extract32(insn, 20, 1);
    a->rn = extract32(insn, 16, 4);
    a->imm = extract32(insn, 0, 8);
    a->vd = deposit32(extract32(insn, 12, 4), 4, 28, extract32(insn, 22, 1));
    a->p = 1;
    a->u = 0;
    a->w = 1;
}

static void disas_vfp_extract_disas_vfp_Fmt_17(DisasContext *ctx, arg_disas_vfp8 *a, uint32_t insn)
{
    a->vm = deposit32(extract32(insn, 5, 1), 1, 31, extract32(insn, 0, 4));
    a->vn = deposit32(extract32(insn, 7, 1), 1, 31, extract32(insn, 16, 4));
    a->vd = deposit32(extract32(insn, 22, 1), 1, 31, extract32(insn, 12, 4));
}

static void disas_vfp_extract_disas_vfp_Fmt_18(DisasContext *ctx, arg_disas_vfp8 *a, uint32_t insn)
{
    a->vm = deposit32(extract32(insn, 0, 4), 4, 28, extract32(insn, 5, 1));
    a->vn = deposit32(extract32(insn, 16, 4), 4, 28, extract32(insn, 7, 1));
    a->vd = deposit32(extract32(insn, 12, 4), 4, 28, extract32(insn, 22, 1));
}

static void disas_vfp_extract_disas_vfp_Fmt_19(DisasContext *ctx, arg_disas_vfp9 *a, uint32_t insn)
{
    a->o2 = extract32(insn, 6, 1);
    a->vm = deposit32(extract32(insn, 5, 1), 1, 31, extract32(insn, 0, 4));
    a->vn = deposit32(extract32(insn, 7, 1), 1, 31, extract32(insn, 16, 4));
    a->vd = deposit32(extract32(insn, 22, 1), 1, 31, extract32(insn, 12, 4));
    a->o1 = 1;
}

static void disas_vfp_extract_disas_vfp_Fmt_2(DisasContext *ctx, arg_disas_vfp0 *a, uint32_t insn)
{
    a->index = extract32(insn, 21, 1);
    a->rt = extract32(insn, 12, 4);
    a->vn = deposit32(extract32(insn, 16, 4), 4, 28, extract32(insn, 7, 1));
    a->size = 2;
    a->u = 0;
}

static void disas_vfp_extract_disas_vfp_Fmt_20(DisasContext *ctx, arg_disas_vfp9 *a, uint32_t insn)
{
    a->o2 = extract32(insn, 6, 1);
    a->vm = deposit32(extract32(insn, 0, 4), 4, 28, extract32(insn, 5, 1));
    a->vn = deposit32(extract32(insn, 16, 4), 4, 28, extract32(insn, 7, 1));
    a->vd = deposit32(extract32(insn, 12, 4), 4, 28, extract32(insn, 22, 1));
    a->o1 = 1;
}

static void disas_vfp_extract_disas_vfp_Fmt_21(DisasContext *ctx, arg_disas_vfp9 *a, uint32_t insn)
{
    a->o2 = extract32(insn, 6, 1);
    a->vm = deposit32(extract32(insn, 5, 1), 1, 31, extract32(insn, 0, 4));
    a->vn = deposit32(extract32(insn, 7, 1), 1, 31, extract32(insn, 16, 4));
    a->vd = deposit32(extract32(insn, 22, 1), 1, 31, extract32(insn, 12, 4));
    a->o1 = 2;
}

static void disas_vfp_extract_disas_vfp_Fmt_22(DisasContext *ctx, arg_disas_vfp9 *a, uint32_t insn)
{
    a->o2 = extract32(insn, 6, 1);
    a->vm = deposit32(extract32(insn, 0, 4), 4, 28, extract32(insn, 5, 1));
    a->vn = deposit32(extract32(insn, 16, 4), 4, 28, extract32(insn, 7, 1));
    a->vd = deposit32(extract32(insn, 12, 4), 4, 28, extract32(insn, 22, 1));
    a->o1 = 2;
}

static void disas_vfp_extract_disas_vfp_Fmt_23(DisasContext *ctx, arg_disas_vfp10 *a, uint32_t insn)
{
    a->vd = deposit32(extract32(insn, 22, 1), 1, 31, extract32(insn, 12, 4));
    a->imm = deposit32(extract32(insn, 0, 4), 4, 28, extract32(insn, 16, 4));
}

static void disas_vfp_extract_disas_vfp_Fmt_24(DisasContext *ctx, arg_disas_vfp10 *a, uint32_t insn)
{
    a->vd = deposit32(extract32(insn, 12, 4), 4, 28, extract32(insn, 22, 1));
    a->imm = deposit32(extract32(insn, 0, 4), 4, 28, extract32(insn, 16, 4));
}

static void disas_vfp_extract_disas_vfp_Fmt_25(DisasContext *ctx, arg_disas_vfp11 *a, uint32_t insn)
{
    a->vd = deposit32(extract32(insn, 22, 1), 1, 31, extract32(insn, 12, 4));
    a->vm = deposit32(extract32(insn, 5, 1), 1, 31, extract32(insn, 0, 4));
}

static void disas_vfp_extract_disas_vfp_Fmt_26(DisasContext *ctx, arg_disas_vfp11 *a, uint32_t insn)
{
    a->vd = deposit32(extract32(insn, 12, 4), 4, 28, extract32(insn, 22, 1));
    a->vm = deposit32(extract32(insn, 0, 4), 4, 28, extract32(insn, 5, 1));
}

static void disas_vfp_extract_disas_vfp_Fmt_27(DisasContext *ctx, arg_disas_vfp12 *a, uint32_t insn)
{
    a->z = extract32(insn, 16, 1);
    a->e = extract32(insn, 7, 1);
    a->vd = deposit32(extract32(insn, 22, 1), 1, 31, extract32(insn, 12, 4));
    a->vm = deposit32(extract32(insn, 5, 1), 1, 31, extract32(insn, 0, 4));
}

static void disas_vfp_extract_disas_vfp_Fmt_28(DisasContext *ctx, arg_disas_vfp12 *a, uint32_t insn)
{
    a->z = extract32(insn, 16, 1);
    a->e = extract32(insn, 7, 1);
    a->vd = deposit32(extract32(insn, 12, 4), 4, 28, extract32(insn, 22, 1));
    a->vm = deposit32(extract32(insn, 0, 4), 4, 28, extract32(insn, 5, 1));
}

static void disas_vfp_extract_disas_vfp_Fmt_29(DisasContext *ctx, arg_disas_vfp13 *a, uint32_t insn)
{
    a->t = extract32(insn, 7, 1);
    a->vd = deposit32(extract32(insn, 22, 1), 1, 31, extract32(insn, 12, 4));
    a->vm = deposit32(extract32(insn, 5, 1), 1, 31, extract32(insn, 0, 4));
}

static void disas_vfp_extract_disas_vfp_Fmt_3(DisasContext *ctx, arg_disas_vfp1 *a, uint32_t insn)
{
    a->rt = extract32(insn, 12, 4);
    a->vn = deposit32(extract32(insn, 16, 4), 4, 28, extract32(insn, 7, 1));
    a->size = 0;
    a->index = deposit32(extract32(insn, 5, 2), 2, 30, extract32(insn, 21, 1));
}

static void disas_vfp_extract_disas_vfp_Fmt_30(DisasContext *ctx, arg_disas_vfp13 *a, uint32_t insn)
{
    a->t = extract32(insn, 7, 1);
    a->vd = deposit32(extract32(insn, 12, 4), 4, 28, extract32(insn, 22, 1));
    a->vm = deposit32(extract32(insn, 5, 1), 1, 31, extract32(insn, 0, 4));
}

static void disas_vfp_extract_disas_vfp_Fmt_31(DisasContext *ctx, arg_disas_vfp13 *a, uint32_t insn)
{
    a->t = extract32(insn, 7, 1);
    a->vd = deposit32(extract32(insn, 22, 1), 1, 31, extract32(insn, 12, 4));
    a->vm = deposit32(extract32(insn, 0, 4), 4, 28, extract32(insn, 5, 1));
}

static void disas_vfp_extract_disas_vfp_Fmt_32(DisasContext *ctx, arg_disas_vfp11 *a, uint32_t insn)
{
    a->vd = deposit32(extract32(insn, 12, 4), 4, 28, extract32(insn, 22, 1));
    a->vm = deposit32(extract32(insn, 5, 1), 1, 31, extract32(insn, 0, 4));
}

static void disas_vfp_extract_disas_vfp_Fmt_33(DisasContext *ctx, arg_disas_vfp11 *a, uint32_t insn)
{
    a->vd = deposit32(extract32(insn, 22, 1), 1, 31, extract32(insn, 12, 4));
    a->vm = deposit32(extract32(insn, 0, 4), 4, 28, extract32(insn, 5, 1));
}

static void disas_vfp_extract_disas_vfp_Fmt_34(DisasContext *ctx, arg_disas_vfp14 *a, uint32_t insn)
{
    a->s = extract32(insn, 7, 1);
    a->vd = deposit32(extract32(insn, 22, 1), 1, 31, extract32(insn, 12, 4));
    a->vm = deposit32(extract32(insn, 5, 1), 1, 31, extract32(insn, 0, 4));
}

static void disas_vfp_extract_disas_vfp_Fmt_35(DisasContext *ctx, arg_disas_vfp14 *a, uint32_t insn)
{
    a->s = extract32(insn, 7, 1);
    a->vd = deposit32(extract32(insn, 12, 4), 4, 28, extract32(insn, 22, 1));
    a->vm = deposit32(extract32(insn, 5, 1), 1, 31, extract32(insn, 0, 4));
}

static void disas_vfp_extract_disas_vfp_Fmt_36(DisasContext *ctx, arg_disas_vfp15 *a, uint32_t insn)
{
    a->vd = deposit32(extract32(insn, 22, 1), 1, 31, extract32(insn, 12, 4));
    a->imm = deposit32(extract32(insn, 5, 1), 1, 31, extract32(insn, 0, 4));
    a->opc = deposit32(deposit32(extract32(insn, 7, 1), 1, 31, extract32(insn, 16, 1)), 2, 30, extract32(insn, 18, 1));
}

static void disas_vfp_extract_disas_vfp_Fmt_37(DisasContext *ctx, arg_disas_vfp15 *a, uint32_t insn)
{
    a->vd = deposit32(extract32(insn, 12, 4), 4, 28, extract32(insn, 22, 1));
    a->imm = deposit32(extract32(insn, 5, 1), 1, 31, extract32(insn, 0, 4));
    a->opc = deposit32(deposit32(extract32(insn, 7, 1), 1, 31, extract32(insn, 16, 1)), 2, 30, extract32(insn, 18, 1));
}

static void disas_vfp_extract_disas_vfp_Fmt_38(DisasContext *ctx, arg_disas_vfp16 *a, uint32_t insn)
{
    a->s = extract32(insn, 16, 1);
    a->rz = extract32(insn, 7, 1);
    a->vd = deposit32(extract32(insn, 22, 1), 1, 31, extract32(insn, 12, 4));
    a->vm = deposit32(extract32(insn, 5, 1), 1, 31, extract32(insn, 0, 4));
}

static void disas_vfp_extract_disas_vfp_Fmt_39(DisasContext *ctx, arg_disas_vfp16 *a, uint32_t insn)
{
    a->s = extract32(insn, 16, 1);
    a->rz = extract32(insn, 7, 1);
    a->vd = deposit32(extract32(insn, 22, 1), 1, 31, extract32(insn, 12, 4));
    a->vm = deposit32(extract32(insn, 0, 4), 4, 28, extract32(insn, 5, 1));
}

static void disas_vfp_extract_disas_vfp_Fmt_4(DisasContext *ctx, arg_disas_vfp1 *a, uint32_t insn)
{
    a->rt = extract32(insn, 12, 4);
    a->vn = deposit32(extract32(insn, 16, 4), 4, 28, extract32(insn, 7, 1));
    a->size = 1;
    a->index = deposit32(extract32(insn, 6, 1), 1, 31, extract32(insn, 21, 1));
}

static void disas_vfp_extract_disas_vfp_Fmt_5(DisasContext *ctx, arg_disas_vfp1 *a, uint32_t insn)
{
    a->index = extract32(insn, 21, 1);
    a->rt = extract32(insn, 12, 4);
    a->vn = deposit32(extract32(insn, 16, 4), 4, 28, extract32(insn, 7, 1));
    a->size = 2;
}

static void disas_vfp_extract_disas_vfp_Fmt_6(DisasContext *ctx, arg_disas_vfp2 *a, uint32_t insn)
{
    a->b = extract32(insn, 22, 1);
    a->q = extract32(insn, 21, 1);
    a->rt = extract32(insn, 12, 4);
    a->e = extract32(insn, 5, 1);
    a->vn = deposit32(extract32(insn, 16, 4), 4, 28, extract32(insn, 7, 1));
}

static void disas_vfp_extract_disas_vfp_Fmt_7(DisasContext *ctx, arg_disas_vfp3 *a, uint32_t insn)
{
    a->l = extract32(insn, 20, 1);
    a->reg = extract32(insn, 16, 4);
    a->rt = extract32(insn, 12, 4);
}

static void disas_vfp_extract_disas_vfp_Fmt_8(DisasContext *ctx, arg_disas_vfp4 *a, uint32_t insn)
{
    a->l = extract32(insn, 20, 1);
    a->rt = extract32(insn, 12, 4);
    a->vn = deposit32(extract32(insn, 7, 1), 1, 31, extract32(insn, 16, 4));
}

static void disas_vfp_extract_disas_vfp_Fmt_9(DisasContext *ctx, arg_disas_vfp5 *a, uint32_t insn)
{
    a->op = extract32(insn, 20, 1);
    a->rt2 = extract32(insn, 16, 4);
    a->rt = extract32(insn, 12, 4);
    a->vm = deposit32(extract32(insn, 5, 1), 1, 31, extract32(insn, 0, 4));
}

static bool disas_vfp(DisasContext *ctx, uint32_t insn)
{
    union {
        arg_disas_vfp0 f_disas_vfp0;
        arg_disas_vfp1 f_disas_vfp1;
        arg_disas_vfp10 f_disas_vfp10;
        arg_disas_vfp11 f_disas_vfp11;
        arg_disas_vfp12 f_disas_vfp12;
        arg_disas_vfp13 f_disas_vfp13;
        arg_disas_vfp14 f_disas_vfp14;
        arg_disas_vfp15 f_disas_vfp15;
        arg_disas_vfp16 f_disas_vfp16;
        arg_disas_vfp2 f_disas_vfp2;
        arg_disas_vfp3 f_disas_vfp3;
        arg_disas_vfp4 f_disas_vfp4;
        arg_disas_vfp5 f_disas_vfp5;
        arg_disas_vfp6 f_disas_vfp6;
        arg_disas_vfp7 f_disas_vfp7;
        arg_disas_vfp8 f_disas_vfp8;
        arg_disas_vfp9 f_disas_vfp9;
    } u;

    switch (insn & 0x0f000f00) {
    case 0x0c000a00:
        /* ....1100 ........ ....1010 ........ */
        switch ((insn >> 23) & 0x1) {
        case 0x0:
            /* ....1100 0....... ....1010 ........ */
            disas_vfp_extract_disas_vfp_Fmt_9(ctx, &u.f_disas_vfp5, insn);
            switch (insn & 0x006000d0) {
            case 0x00400010:
                /* ....1100 010..... ....1010 00.1.... */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:72 */
                if (trans_VMOV_64_sp(ctx, &u.f_disas_vfp5)) return true;
                return false;
            }
            return false;
        case 0x1:
            /* ....1100 1....... ....1010 ........ */
            /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:92 */
            disas_vfp_extract_disas_vfp_Fmt_13(ctx, &u.f_disas_vfp7, insn);
            if (trans_VLDM_VSTM_sp(ctx, &u.f_disas_vfp7)) return true;
            return false;
        }
        return false;
    case 0x0c000b00:
        /* ....1100 ........ ....1011 ........ */
        switch ((insn >> 23) & 0x1) {
        case 0x0:
            /* ....1100 0....... ....1011 ........ */
            disas_vfp_extract_disas_vfp_Fmt_10(ctx, &u.f_disas_vfp5, insn);
            switch (insn & 0x006000d0) {
            case 0x00400010:
                /* ....1100 010..... ....1011 00.1.... */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:74 */
                if (trans_VMOV_64_dp(ctx, &u.f_disas_vfp5)) return true;
                return false;
            }
            return false;
        case 0x1:
            /* ....1100 1....... ....1011 ........ */
            /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:94 */
            disas_vfp_extract_disas_vfp_Fmt_14(ctx, &u.f_disas_vfp7, insn);
            if (trans_VLDM_VSTM_dp(ctx, &u.f_disas_vfp7)) return true;
            return false;
        }
        return false;
    case 0x0d000a00:
        /* ....1101 ........ ....1010 ........ */
        switch ((insn >> 21) & 0x1) {
        case 0x0:
            /* ....1101 ..0..... ....1010 ........ */
            /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:79 */
            disas_vfp_extract_disas_vfp_Fmt_11(ctx, &u.f_disas_vfp6, insn);
            if (trans_VLDR_VSTR_sp(ctx, &u.f_disas_vfp6)) return true;
            return false;
        case 0x1:
            /* ....1101 ..1..... ....1010 ........ */
            disas_vfp_extract_disas_vfp_Fmt_15(ctx, &u.f_disas_vfp7, insn);
            switch ((insn >> 23) & 0x1) {
            case 0x0:
                /* ....1101 0.1..... ....1010 ........ */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:97 */
                if (trans_VLDM_VSTM_sp(ctx, &u.f_disas_vfp7)) return true;
                return false;
            }
            return false;
        }
        return false;
    case 0x0d000b00:
        /* ....1101 ........ ....1011 ........ */
        switch ((insn >> 21) & 0x1) {
        case 0x0:
            /* ....1101 ..0..... ....1011 ........ */
            /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:81 */
            disas_vfp_extract_disas_vfp_Fmt_12(ctx, &u.f_disas_vfp6, insn);
            if (trans_VLDR_VSTR_dp(ctx, &u.f_disas_vfp6)) return true;
            return false;
        case 0x1:
            /* ....1101 ..1..... ....1011 ........ */
            disas_vfp_extract_disas_vfp_Fmt_16(ctx, &u.f_disas_vfp7, insn);
            switch ((insn >> 23) & 0x1) {
            case 0x0:
                /* ....1101 0.1..... ....1011 ........ */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:99 */
                if (trans_VLDM_VSTM_dp(ctx, &u.f_disas_vfp7)) return true;
                return false;
            }
            return false;
        }
        return false;
    case 0x0e000a00:
        /* ....1110 ........ ....1010 ........ */
        switch (insn & 0x00a00010) {
        case 0x00000000:
            /* ....1110 0.0..... ....1010 ...0.... */
            disas_vfp_extract_disas_vfp_Fmt_17(ctx, &u.f_disas_vfp8, insn);
            switch (insn & 0x00100040) {
            case 0x00000000:
                /* ....1110 0.00.... ....1010 .0.0.... */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:103 */
                if (trans_VMLA_sp(ctx, &u.f_disas_vfp8)) return true;
                return false;
            case 0x00000040:
                /* ....1110 0.00.... ....1010 .1.0.... */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:108 */
                if (trans_VMLS_sp(ctx, &u.f_disas_vfp8)) return true;
                return false;
            case 0x00100000:
                /* ....1110 0.01.... ....1010 .0.0.... */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:113 */
                if (trans_VNMLS_sp(ctx, &u.f_disas_vfp8)) return true;
                return false;
            case 0x00100040:
                /* ....1110 0.01.... ....1010 .1.0.... */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:118 */
                if (trans_VNMLA_sp(ctx, &u.f_disas_vfp8)) return true;
                return false;
            }
            return false;
        case 0x00000010:
            /* ....1110 0.0..... ....1010 ...1.... */
            disas_vfp_extract_disas_vfp_Fmt_8(ctx, &u.f_disas_vfp4, insn);
            switch (insn & 0x0040006f) {
            case 0x00000000:
                /* ....1110 000..... ....1010 .0010000 */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:69 */
                if (trans_VMOV_single(ctx, &u.f_disas_vfp4)) return true;
                return false;
            }
            return false;
        case 0x00200000:
            /* ....1110 0.1..... ....1010 ...0.... */
            disas_vfp_extract_disas_vfp_Fmt_17(ctx, &u.f_disas_vfp8, insn);
            switch (insn & 0x00100040) {
            case 0x00000000:
                /* ....1110 0.10.... ....1010 .0.0.... */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:123 */
                if (trans_VMUL_sp(ctx, &u.f_disas_vfp8)) return true;
                return false;
            case 0x00000040:
                /* ....1110 0.10.... ....1010 .1.0.... */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:128 */
                if (trans_VNMUL_sp(ctx, &u.f_disas_vfp8)) return true;
                return false;
            case 0x00100000:
                /* ....1110 0.11.... ....1010 .0.0.... */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:133 */
                if (trans_VADD_sp(ctx, &u.f_disas_vfp8)) return true;
                return false;
            case 0x00100040:
                /* ....1110 0.11.... ....1010 .1.0.... */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:138 */
                if (trans_VSUB_sp(ctx, &u.f_disas_vfp8)) return true;
                return false;
            }
            return false;
        case 0x00800000:
            /* ....1110 1.0..... ....1010 ...0.... */
            switch ((insn >> 20) & 0x1) {
            case 0x0:
                /* ....1110 1.00.... ....1010 ...0.... */
                disas_vfp_extract_disas_vfp_Fmt_17(ctx, &u.f_disas_vfp8, insn);
                switch ((insn >> 6) & 0x1) {
                case 0x0:
                    /* ....1110 1.00.... ....1010 .0.0.... */
                    /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:143 */
                    if (trans_VDIV_sp(ctx, &u.f_disas_vfp8)) return true;
                    return false;
                }
                return false;
            case 0x1:
                /* ....1110 1.01.... ....1010 ...0.... */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:148 */
                disas_vfp_extract_disas_vfp_Fmt_19(ctx, &u.f_disas_vfp9, insn);
                if (trans_VFM_sp(ctx, &u.f_disas_vfp9)) return true;
                return false;
            }
            return false;
        case 0x00a00000:
            /* ....1110 1.1..... ....1010 ...0.... */
            switch ((insn >> 20) & 0x1) {
            case 0x0:
                /* ....1110 1.10.... ....1010 ...0.... */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:152 */
                disas_vfp_extract_disas_vfp_Fmt_21(ctx, &u.f_disas_vfp9, insn);
                if (trans_VFM_sp(ctx, &u.f_disas_vfp9)) return true;
                return false;
            case 0x1:
                /* ....1110 1.11.... ....1010 ...0.... */
                switch ((insn >> 6) & 0x1) {
                case 0x0:
                    /* ....1110 1.11.... ....1010 .0.0.... */
                    disas_vfp_extract_disas_vfp_Fmt_23(ctx, &u.f_disas_vfp10, insn);
                    switch (insn & 0x000000a0) {
                    case 0x00000000:
                        /* ....1110 1.11.... ....1010 0000.... */
                        /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:157 */
                        if (trans_VMOV_imm_sp(ctx, &u.f_disas_vfp10)) return true;
                        return false;
                    }
                    return false;
                case 0x1:
                    /* ....1110 1.11.... ....1010 .1.0.... */
                    switch (insn & 0x000a0000) {
                    case 0x00000000:
                        /* ....1110 1.110.0. ....1010 .1.0.... */
                        switch ((insn >> 18) & 0x1) {
                        case 0x0:
                            /* ....1110 1.11000. ....1010 .1.0.... */
                            disas_vfp_extract_disas_vfp_Fmt_25(ctx, &u.f_disas_vfp11, insn);
                            switch (insn & 0x00010080) {
                            case 0x00000000:
                                /* ....1110 1.110000 ....1010 01.0.... */
                                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:162 */
                                if (trans_VMOV_reg_sp(ctx, &u.f_disas_vfp11)) return true;
                                return false;
                            case 0x00000080:
                                /* ....1110 1.110000 ....1010 11.0.... */
                                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:167 */
                                if (trans_VABS_sp(ctx, &u.f_disas_vfp11)) return true;
                                return false;
                            case 0x00010000:
                                /* ....1110 1.110001 ....1010 01.0.... */
                                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:172 */
                                if (trans_VNEG_sp(ctx, &u.f_disas_vfp11)) return true;
                                return false;
                            case 0x00010080:
                                /* ....1110 1.110001 ....1010 11.0.... */
                                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:177 */
                                if (trans_VSQRT_sp(ctx, &u.f_disas_vfp11)) return true;
                                return false;
                            }
                            return false;
                        case 0x1:
                            /* ....1110 1.11010. ....1010 .1.0.... */
                            /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:182 */
                            disas_vfp_extract_disas_vfp_Fmt_27(ctx, &u.f_disas_vfp12, insn);
                            if (trans_VCMP_sp(ctx, &u.f_disas_vfp12)) return true;
                            return false;
                        }
                        return false;
                    case 0x00020000:
                        /* ....1110 1.110.1. ....1010 .1.0.... */
                        switch (insn & 0x00050000) {
                        case 0x00000000:
                            /* ....1110 1.110010 ....1010 .1.0.... */
                            /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:188 */
                            disas_vfp_extract_disas_vfp_Fmt_29(ctx, &u.f_disas_vfp13, insn);
                            if (trans_VCVT_f32_f16(ctx, &u.f_disas_vfp13)) return true;
                            return false;
                        case 0x00010000:
                            /* ....1110 1.110011 ....1010 .1.0.... */
                            /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:194 */
                            disas_vfp_extract_disas_vfp_Fmt_29(ctx, &u.f_disas_vfp13, insn);
                            if (trans_VCVT_f16_f32(ctx, &u.f_disas_vfp13)) return true;
                            return false;
                        case 0x00040000:
                            /* ....1110 1.110110 ....1010 .1.0.... */
                            disas_vfp_extract_disas_vfp_Fmt_25(ctx, &u.f_disas_vfp11, insn);
                            switch ((insn >> 7) & 0x1) {
                            case 0x0:
                                /* ....1110 1.110110 ....1010 01.0.... */
                                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:199 */
                                if (trans_VRINTR_sp(ctx, &u.f_disas_vfp11)) return true;
                                return false;
                            case 0x1:
                                /* ....1110 1.110110 ....1010 11.0.... */
                                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:204 */
                                if (trans_VRINTZ_sp(ctx, &u.f_disas_vfp11)) return true;
                                return false;
                            }
                            return false;
                        case 0x00050000:
                            /* ....1110 1.110111 ....1010 .1.0.... */
                            switch ((insn >> 7) & 0x1) {
                            case 0x0:
                                /* ....1110 1.110111 ....1010 01.0.... */
                                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:209 */
                                disas_vfp_extract_disas_vfp_Fmt_25(ctx, &u.f_disas_vfp11, insn);
                                if (trans_VRINTX_sp(ctx, &u.f_disas_vfp11)) return true;
                                return false;
                            case 0x1:
                                /* ....1110 1.110111 ....1010 11.0.... */
                                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:215 */
                                disas_vfp_extract_disas_vfp_Fmt_32(ctx, &u.f_disas_vfp11, insn);
                                if (trans_VCVT_sp(ctx, &u.f_disas_vfp11)) return true;
                                return false;
                            }
                            return false;
                        }
                        return false;
                    case 0x00080000:
                        /* ....1110 1.111.0. ....1010 .1.0.... */
                        switch ((insn >> 18) & 0x1) {
                        case 0x0:
                            /* ....1110 1.11100. ....1010 .1.0.... */
                            disas_vfp_extract_disas_vfp_Fmt_34(ctx, &u.f_disas_vfp14, insn);
                            switch ((insn >> 16) & 0x1) {
                            case 0x0:
                                /* ....1110 1.111000 ....1010 .1.0.... */
                                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:221 */
                                if (trans_VCVT_int_sp(ctx, &u.f_disas_vfp14)) return true;
                                return false;
                            }
                            return false;
                        case 0x1:
                            /* ....1110 1.11110. ....1010 .1.0.... */
                            /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:241 */
                            disas_vfp_extract_disas_vfp_Fmt_38(ctx, &u.f_disas_vfp16, insn);
                            if (trans_VCVT_sp_int(ctx, &u.f_disas_vfp16)) return true;
                            return false;
                        }
                        return false;
                    case 0x000a0000:
                        /* ....1110 1.111.1. ....1010 .1.0.... */
                        /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:235 */
                        disas_vfp_extract_disas_vfp_Fmt_36(ctx, &u.f_disas_vfp15, insn);
                        if (trans_VCVT_fix_sp(ctx, &u.f_disas_vfp15)) return true;
                        return false;
                    }
                    return false;
                }
                return false;
            }
            return false;
        case 0x00a00010:
            /* ....1110 1.1..... ....1010 ...1.... */
            disas_vfp_extract_disas_vfp_Fmt_7(ctx, &u.f_disas_vfp3, insn);
            switch (insn & 0x004000ef) {
            case 0x00400000:
                /* ....1110 111..... ....1010 00010000 */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:68 */
                if (trans_VMSR_VMRS(ctx, &u.f_disas_vfp3)) return true;
                return false;
            }
            return false;
        }
        return false;
    case 0x0e000b00:
        /* ....1110 ........ ....1011 ........ */
        switch (insn & 0x00100010) {
        case 0x00000000:
            /* ....1110 ...0.... ....1011 ...0.... */
            switch (insn & 0x00a00000) {
            case 0x00000000:
                /* ....1110 0.00.... ....1011 ...0.... */
                disas_vfp_extract_disas_vfp_Fmt_18(ctx, &u.f_disas_vfp8, insn);
                switch ((insn >> 6) & 0x1) {
                case 0x0:
                    /* ....1110 0.00.... ....1011 .0.0.... */
                    /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:105 */
                    if (trans_VMLA_dp(ctx, &u.f_disas_vfp8)) return true;
                    return false;
                case 0x1:
                    /* ....1110 0.00.... ....1011 .1.0.... */
                    /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:110 */
                    if (trans_VMLS_dp(ctx, &u.f_disas_vfp8)) return true;
                    return false;
                }
                return false;
            case 0x00200000:
                /* ....1110 0.10.... ....1011 ...0.... */
                disas_vfp_extract_disas_vfp_Fmt_18(ctx, &u.f_disas_vfp8, insn);
                switch ((insn >> 6) & 0x1) {
                case 0x0:
                    /* ....1110 0.10.... ....1011 .0.0.... */
                    /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:125 */
                    if (trans_VMUL_dp(ctx, &u.f_disas_vfp8)) return true;
                    return false;
                case 0x1:
                    /* ....1110 0.10.... ....1011 .1.0.... */
                    /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:130 */
                    if (trans_VNMUL_dp(ctx, &u.f_disas_vfp8)) return true;
                    return false;
                }
                return false;
            case 0x00800000:
                /* ....1110 1.00.... ....1011 ...0.... */
                disas_vfp_extract_disas_vfp_Fmt_18(ctx, &u.f_disas_vfp8, insn);
                switch ((insn >> 6) & 0x1) {
                case 0x0:
                    /* ....1110 1.00.... ....1011 .0.0.... */
                    /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:145 */
                    if (trans_VDIV_dp(ctx, &u.f_disas_vfp8)) return true;
                    return false;
                }
                return false;
            case 0x00a00000:
                /* ....1110 1.10.... ....1011 ...0.... */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:154 */
                disas_vfp_extract_disas_vfp_Fmt_22(ctx, &u.f_disas_vfp9, insn);
                if (trans_VFM_dp(ctx, &u.f_disas_vfp9)) return true;
                return false;
            }
            return false;
        case 0x00000010:
            /* ....1110 ...0.... ....1011 ...1.... */
            switch (insn & 0x0080000f) {
            case 0x00000000:
                /* ....1110 0..0.... ....1011 ...10000 */
                switch ((insn >> 22) & 0x1) {
                case 0x0:
                    /* ....1110 00.0.... ....1011 ...10000 */
                    switch ((insn >> 5) & 0x1) {
                    case 0x0:
                        /* ....1110 00.0.... ....1011 ..010000 */
                        disas_vfp_extract_disas_vfp_Fmt_5(ctx, &u.f_disas_vfp1, insn);
                        switch ((insn >> 6) & 0x1) {
                        case 0x0:
                            /* ....1110 00.0.... ....1011 .0010000 */
                            /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:62 */
                            if (trans_VMOV_from_gp(ctx, &u.f_disas_vfp1)) return true;
                            return false;
                        }
                        return false;
                    case 0x1:
                        /* ....1110 00.0.... ....1011 ..110000 */
                        /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:60 */
                        disas_vfp_extract_disas_vfp_Fmt_4(ctx, &u.f_disas_vfp1, insn);
                        if (trans_VMOV_from_gp(ctx, &u.f_disas_vfp1)) return true;
                        return false;
                    }
                    return false;
                case 0x1:
                    /* ....1110 01.0.... ....1011 ...10000 */
                    /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:58 */
                    disas_vfp_extract_disas_vfp_Fmt_3(ctx, &u.f_disas_vfp1, insn);
                    if (trans_VMOV_from_gp(ctx, &u.f_disas_vfp1)) return true;
                    return false;
                }
                return false;
            case 0x00800000:
                /* ....1110 1..0.... ....1011 ...10000 */
                disas_vfp_extract_disas_vfp_Fmt_6(ctx, &u.f_disas_vfp2, insn);
                switch ((insn >> 6) & 0x1) {
                case 0x0:
                    /* ....1110 1..0.... ....1011 .0.10000 */
                    /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:65 */
                    if (trans_VDUP(ctx, &u.f_disas_vfp2)) return true;
                    return false;
                }
                return false;
            }
            return false;
        case 0x00100000:
            /* ....1110 ...1.... ....1011 ...0.... */
            switch (insn & 0x00a00000) {
            case 0x00000000:
                /* ....1110 0.01.... ....1011 ...0.... */
                disas_vfp_extract_disas_vfp_Fmt_18(ctx, &u.f_disas_vfp8, insn);
                switch ((insn >> 6) & 0x1) {
                case 0x0:
                    /* ....1110 0.01.... ....1011 .0.0.... */
                    /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:115 */
                    if (trans_VNMLS_dp(ctx, &u.f_disas_vfp8)) return true;
                    return false;
                case 0x1:
                    /* ....1110 0.01.... ....1011 .1.0.... */
                    /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:120 */
                    if (trans_VNMLA_dp(ctx, &u.f_disas_vfp8)) return true;
                    return false;
                }
                return false;
            case 0x00200000:
                /* ....1110 0.11.... ....1011 ...0.... */
                disas_vfp_extract_disas_vfp_Fmt_18(ctx, &u.f_disas_vfp8, insn);
                switch ((insn >> 6) & 0x1) {
                case 0x0:
                    /* ....1110 0.11.... ....1011 .0.0.... */
                    /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:135 */
                    if (trans_VADD_dp(ctx, &u.f_disas_vfp8)) return true;
                    return false;
                case 0x1:
                    /* ....1110 0.11.... ....1011 .1.0.... */
                    /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:140 */
                    if (trans_VSUB_dp(ctx, &u.f_disas_vfp8)) return true;
                    return false;
                }
                return false;
            case 0x00800000:
                /* ....1110 1.01.... ....1011 ...0.... */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:150 */
                disas_vfp_extract_disas_vfp_Fmt_20(ctx, &u.f_disas_vfp9, insn);
                if (trans_VFM_dp(ctx, &u.f_disas_vfp9)) return true;
                return false;
            case 0x00a00000:
                /* ....1110 1.11.... ....1011 ...0.... */
                switch ((insn >> 6) & 0x1) {
                case 0x0:
                    /* ....1110 1.11.... ....1011 .0.0.... */
                    disas_vfp_extract_disas_vfp_Fmt_24(ctx, &u.f_disas_vfp10, insn);
                    switch (insn & 0x000000a0) {
                    case 0x00000000:
                        /* ....1110 1.11.... ....1011 0000.... */
                        /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:159 */
                        if (trans_VMOV_imm_dp(ctx, &u.f_disas_vfp10)) return true;
                        return false;
                    }
                    return false;
                case 0x1:
                    /* ....1110 1.11.... ....1011 .1.0.... */
                    switch (insn & 0x000a0000) {
                    case 0x00000000:
                        /* ....1110 1.110.0. ....1011 .1.0.... */
                        switch ((insn >> 18) & 0x1) {
                        case 0x0:
                            /* ....1110 1.11000. ....1011 .1.0.... */
                            disas_vfp_extract_disas_vfp_Fmt_26(ctx, &u.f_disas_vfp11, insn);
                            switch (insn & 0x00010080) {
                            case 0x00000000:
                                /* ....1110 1.110000 ....1011 01.0.... */
                                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:164 */
                                if (trans_VMOV_reg_dp(ctx, &u.f_disas_vfp11)) return true;
                                return false;
                            case 0x00000080:
                                /* ....1110 1.110000 ....1011 11.0.... */
                                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:169 */
                                if (trans_VABS_dp(ctx, &u.f_disas_vfp11)) return true;
                                return false;
                            case 0x00010000:
                                /* ....1110 1.110001 ....1011 01.0.... */
                                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:174 */
                                if (trans_VNEG_dp(ctx, &u.f_disas_vfp11)) return true;
                                return false;
                            case 0x00010080:
                                /* ....1110 1.110001 ....1011 11.0.... */
                                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:179 */
                                if (trans_VSQRT_dp(ctx, &u.f_disas_vfp11)) return true;
                                return false;
                            }
                            return false;
                        case 0x1:
                            /* ....1110 1.11010. ....1011 .1.0.... */
                            /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:184 */
                            disas_vfp_extract_disas_vfp_Fmt_28(ctx, &u.f_disas_vfp12, insn);
                            if (trans_VCMP_dp(ctx, &u.f_disas_vfp12)) return true;
                            return false;
                        }
                        return false;
                    case 0x00020000:
                        /* ....1110 1.110.1. ....1011 .1.0.... */
                        switch (insn & 0x00050000) {
                        case 0x00000000:
                            /* ....1110 1.110010 ....1011 .1.0.... */
                            /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:190 */
                            disas_vfp_extract_disas_vfp_Fmt_30(ctx, &u.f_disas_vfp13, insn);
                            if (trans_VCVT_f64_f16(ctx, &u.f_disas_vfp13)) return true;
                            return false;
                        case 0x00010000:
                            /* ....1110 1.110011 ....1011 .1.0.... */
                            /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:196 */
                            disas_vfp_extract_disas_vfp_Fmt_31(ctx, &u.f_disas_vfp13, insn);
                            if (trans_VCVT_f16_f64(ctx, &u.f_disas_vfp13)) return true;
                            return false;
                        case 0x00040000:
                            /* ....1110 1.110110 ....1011 .1.0.... */
                            disas_vfp_extract_disas_vfp_Fmt_26(ctx, &u.f_disas_vfp11, insn);
                            switch ((insn >> 7) & 0x1) {
                            case 0x0:
                                /* ....1110 1.110110 ....1011 01.0.... */
                                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:201 */
                                if (trans_VRINTR_dp(ctx, &u.f_disas_vfp11)) return true;
                                return false;
                            case 0x1:
                                /* ....1110 1.110110 ....1011 11.0.... */
                                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:206 */
                                if (trans_VRINTZ_dp(ctx, &u.f_disas_vfp11)) return true;
                                return false;
                            }
                            return false;
                        case 0x00050000:
                            /* ....1110 1.110111 ....1011 .1.0.... */
                            switch ((insn >> 7) & 0x1) {
                            case 0x0:
                                /* ....1110 1.110111 ....1011 01.0.... */
                                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:211 */
                                disas_vfp_extract_disas_vfp_Fmt_26(ctx, &u.f_disas_vfp11, insn);
                                if (trans_VRINTX_dp(ctx, &u.f_disas_vfp11)) return true;
                                return false;
                            case 0x1:
                                /* ....1110 1.110111 ....1011 11.0.... */
                                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:217 */
                                disas_vfp_extract_disas_vfp_Fmt_33(ctx, &u.f_disas_vfp11, insn);
                                if (trans_VCVT_dp(ctx, &u.f_disas_vfp11)) return true;
                                return false;
                            }
                            return false;
                        }
                        return false;
                    case 0x00080000:
                        /* ....1110 1.111.0. ....1011 .1.0.... */
                        switch ((insn >> 18) & 0x1) {
                        case 0x0:
                            /* ....1110 1.11100. ....1011 .1.0.... */
                            switch ((insn >> 16) & 0x1) {
                            case 0x0:
                                /* ....1110 1.111000 ....1011 .1.0.... */
                                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:223 */
                                disas_vfp_extract_disas_vfp_Fmt_35(ctx, &u.f_disas_vfp14, insn);
                                if (trans_VCVT_int_dp(ctx, &u.f_disas_vfp14)) return true;
                                return false;
                            case 0x1:
                                /* ....1110 1.111001 ....1011 .1.0.... */
                                disas_vfp_extract_disas_vfp_Fmt_33(ctx, &u.f_disas_vfp11, insn);
                                switch ((insn >> 7) & 0x1) {
                                case 0x1:
                                    /* ....1110 1.111001 ....1011 11.0.... */
                                    /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:227 */
                                    if (trans_VJCVT(ctx, &u.f_disas_vfp11)) return true;
                                    return false;
                                }
                                return false;
                            }
                            return false;
                        case 0x1:
                            /* ....1110 1.11110. ....1011 .1.0.... */
                            /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:243 */
                            disas_vfp_extract_disas_vfp_Fmt_39(ctx, &u.f_disas_vfp16, insn);
                            if (trans_VCVT_dp_int(ctx, &u.f_disas_vfp16)) return true;
                            return false;
                        }
                        return false;
                    case 0x000a0000:
                        /* ....1110 1.111.1. ....1011 .1.0.... */
                        /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:237 */
                        disas_vfp_extract_disas_vfp_Fmt_37(ctx, &u.f_disas_vfp15, insn);
                        if (trans_VCVT_fix_dp(ctx, &u.f_disas_vfp15)) return true;
                        return false;
                    }
                    return false;
                }
                return false;
            }
            return false;
        case 0x00100010:
            /* ....1110 ...1.... ....1011 ...1.... */
            switch (insn & 0x0040000f) {
            case 0x00000000:
                /* ....1110 .0.1.... ....1011 ...10000 */
                switch ((insn >> 5) & 0x1) {
                case 0x0:
                    /* ....1110 .0.1.... ....1011 ..010000 */
                    disas_vfp_extract_disas_vfp_Fmt_2(ctx, &u.f_disas_vfp0, insn);
                    switch (insn & 0x00800040) {
                    case 0x00000000:
                        /* ....1110 00.1.... ....1011 .0010000 */
                        /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:55 */
                        if (trans_VMOV_to_gp(ctx, &u.f_disas_vfp0)) return true;
                        return false;
                    }
                    return false;
                case 0x1:
                    /* ....1110 .0.1.... ....1011 ..110000 */
                    /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:53 */
                    disas_vfp_extract_disas_vfp_Fmt_1(ctx, &u.f_disas_vfp0, insn);
                    if (trans_VMOV_to_gp(ctx, &u.f_disas_vfp0)) return true;
                    return false;
                }
                return false;
            case 0x00400000:
                /* ....1110 .1.1.... ....1011 ...10000 */
                /* /home/steve/code/code/qemu/4_2_0/qemu-4.2.0/target/arm/vfp.decode:51 */
                disas_vfp_extract_disas_vfp_Fmt_0(ctx, &u.f_disas_vfp0, insn);
                if (trans_VMOV_to_gp(ctx, &u.f_disas_vfp0)) return true;
                return false;
            }
            return false;
        }
        return false;
    }
    return false;
}
