Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/progs/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8c35c161e44d4915bdd9b8bde7be40c4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rstn_i' is not connected on this instance [D:/lab plic/laba2_individual/tb/tb_counter.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.tb_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_behav
