
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -303.09

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -22.95

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -22.95

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.56   17.93   36.00   36.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.93    0.02   36.01 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.65    8.93    7.35   43.36 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.93    0.01   43.38 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.38   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.38    8.38   library hold time
                                  8.38   data required time
-----------------------------------------------------------------------------
                                  8.38   data required time
                                -43.38   data arrival time
-----------------------------------------------------------------------------
                                 34.99   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.69   29.27   42.50   42.50 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 29.27    0.08   42.58 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.81   77.88   69.28  111.86 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.88    0.03  111.89 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.81   35.20  147.09 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.81    0.00  147.09 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.69   14.40   29.53  176.62 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.41    0.15  176.77 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.71   11.41   21.15  197.92 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.41    0.14  198.06 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.58   16.37   20.37  218.44 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.37    0.05  218.49 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.09   10.99   24.11  242.60 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.99    0.01  242.61 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.92    9.46   28.33  270.94 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.46    0.02  270.95 ^ resp_msg[13] (out)
                                270.95   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.95   data arrival time
-----------------------------------------------------------------------------
                                -22.95   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.69   29.27   42.50   42.50 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 29.27    0.08   42.58 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.81   77.88   69.28  111.86 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.88    0.03  111.89 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.81   35.20  147.09 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.81    0.00  147.09 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.69   14.40   29.53  176.62 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.41    0.15  176.77 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.71   11.41   21.15  197.92 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.41    0.14  198.06 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.58   16.37   20.37  218.44 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.37    0.05  218.49 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.09   10.99   24.11  242.60 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.99    0.01  242.61 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.92    9.46   28.33  270.94 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.46    0.02  270.95 ^ resp_msg[13] (out)
                                270.95   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.95   data arrival time
-----------------------------------------------------------------------------
                                -22.95   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
226.51963806152344

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7079

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.428442001342773

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7998

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.27   42.27 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  67.82  110.09 v _569_/SN (HAxp5_ASAP7_75t_R)
  38.14  148.23 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.75  165.98 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.39  186.36 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.18  206.55 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.20  223.74 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.37  250.11 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.08  276.20 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.47  286.66 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.58  312.24 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  312.25 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         312.25   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.84  299.16   library setup time
         299.16   data required time
---------------------------------------------------------
         299.16   data required time
        -312.25   data arrival time
---------------------------------------------------------
         -13.09   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.00   36.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.36   43.36 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.38 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.38   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.38    8.38   library hold time
           8.38   data required time
---------------------------------------------------------
           8.38   data required time
         -43.38   data arrival time
---------------------------------------------------------
          34.99   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
270.9539

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-22.9539

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.471515

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.34e-05   5.34e-09   2.35e-04  42.0%
Combinational          1.70e-04   1.54e-04   2.17e-08   3.24e-04  58.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.59e-04 100.0%
                          68.2%      31.8%       0.0%
