
*** Running vivado
    with args -log system_v_tpg_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_v_tpg_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Nov 11 00:43:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system_v_tpg_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.

****** vitis-run v2024.2 (64-bit)
  **** SW Build 5238363 on 2024-11-10-08:15:25
  **** Start of session at: Tue Nov 11 00:43:50 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

  **** HLS Build v2024.2 5238294
Sourcing Tcl script 'D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project 'D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_tpg 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution 'D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg_config.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg_zoneplate.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls -I d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src  d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'd:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 6.667 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 6.667ns.
INFO: [HLS 200-1510] Running: config_schedule -verbose 
WARNING: [HLS 200-484] The 'config_schedule -verbose' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix system_v_tpg_0_0_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 8.2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 263.566 MB.
INFO: [HLS 200-10] Analyzing design file 'D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp' ... 
WARNING: [HLS 207-5543] extra token before variable expression is ignored (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:428:33)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 52.844 seconds; current allocated memory: 283.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,509 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,169 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,302 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,256 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,946 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,707 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,587 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,593 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,707 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,789 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,765 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,741 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,689 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,582 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,566 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,588 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<30, ap_uint<10> >(ap_uint<30>, int, int, ap_uint<10>&)' into 'void hls::AXIGetBitFields<30, ap_uint<10> >(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<10>&)' (d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_axi_io.h:85:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:826:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<30, ap_uint<10> >(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:879:7)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1070:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1093:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternTemporalRamp(unsigned short, unsigned char)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1117:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternSolidRed(unsigned short, unsigned char)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1132:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternSolidGreen(unsigned short, unsigned char)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1153:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternSolidBlue(unsigned short, unsigned char)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1174:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternSolidBlack(unsigned short, unsigned char)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1195:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternSolidWhite(unsigned short, unsigned char)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1217:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1237:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1329:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1371:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1439:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternRainbow(unsigned short, unsigned char)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1275:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1530:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1553:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPRBS(unsigned short, unsigned char)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1825:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1621:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1720:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1736:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternMask(hls::Scalar<3, ap_uint<10> >, unsigned char, unsigned char)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1985:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:768:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:923:18)
INFO: [HLS 214-377] Adding 'ref.tmp13' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:803:14)
INFO: [HLS 214-377] Adding 'ref.tmp46' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721:26)
INFO: [HLS 214-377] Adding 'ref.tmp44' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:714:26)
INFO: [HLS 214-377] Adding 'ref.tmp42' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707:23)
INFO: [HLS 214-377] Adding 'ref.tmp40' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703:14)
INFO: [HLS 214-377] Adding 'ref.tmp38' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697:14)
INFO: [HLS 214-377] Adding 'ref.tmp36' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689:26)
INFO: [HLS 214-377] Adding 'ref.tmp34' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681:26)
INFO: [HLS 214-377] Adding 'ref.tmp32' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673:14)
INFO: [HLS 214-377] Adding 'ref.tmp30' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665:14)
INFO: [HLS 214-377] Adding 'ref.tmp28' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657:26)
INFO: [HLS 214-377] Adding 'ref.tmp26' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649:14)
INFO: [HLS 214-377] Adding 'ref.tmp24' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:641:26)
INFO: [HLS 214-377] Adding 'ref.tmp22' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:633:26)
INFO: [HLS 214-377] Adding 'ref.tmp20' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:625:26)
INFO: [HLS 214-377] Adding 'ref.tmp18' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:617:26)
INFO: [HLS 214-377] Adding 'ref.tmp16' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:609:26)
INFO: [HLS 214-377] Adding 'ref.tmp14' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:601:26)
INFO: [HLS 214-377] Adding 'ref.tmp12' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:593:26)
INFO: [HLS 214-377] Adding 'ref.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585:26)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'intpix' into disaggregation list because there's array-partition pragma applied on the struct field (d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'outpix' into disaggregation list because there's array-partition pragma applied on the struct field (d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'tmp' into disaggregation list because there's array-partition pragma applied on the struct field (d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-210] Disaggregating variable 'pix' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:826:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'tmp' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1621:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp46'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp44'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp42'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp40'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp38'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp36'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp34'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp32'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp30'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp28'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp26'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp24'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp22'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp20'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp18'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp16'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp14'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp12'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:553:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'outpix' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp13'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:770:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'intpix' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:769:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'outpix' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:768:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:923:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1011_3' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1011:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1013_4' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1013:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1987_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1987:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1961_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1961:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1930_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_734_3' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:734:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1761_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1761:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1724_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1724:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1682_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1682:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1833_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1833:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1578_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1578:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1535_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1535:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1277_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1277:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1465_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1465:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1396_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1349_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1349:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1243_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1243:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1218_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1218:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1196_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1196:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1175_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1175:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1154_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1154:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1133_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1133:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1118_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1118:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1103_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1103:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1075_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1075:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_869_1' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:869:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_871_2' is marked as complete unroll implied by the pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:871:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1011_3' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1011:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:921:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1013_4' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1013:24) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:921:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1987_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1987:21) in function 'tpgPatternMask' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1984:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1961_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1961:21) in function 'tpgPatternCrossHair' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1958:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1930_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930:21) in function 'tpgPatternBox' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_734_3' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:734:23) in function 'tpgBackground' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1761_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1761:21) in function 'tpgPatternDPColorSquare' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1735:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1724_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1724:21) in function 'tpgPatternDPBlackWhiteVerticalLine' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1719:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1682_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1682:22) in function 'tpgPatternDPColorRamp' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1619:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1833_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1833:21) in function 'tpgPRBS' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1824:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1578_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1578:21) in function 'tpgPatternCheckerBoard' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1552:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1535_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1535:21) in function 'tpgPatternVerticalHorizontalRamp' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1528:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1277_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1277:21) in function 'tpgPatternRainbow' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1465_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1465:21) in function 'tpgPatternCrossHatch' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1438:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1396_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396:21) in function 'tpgPatternTartanColorBars' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1370:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1349_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1349:21) in function 'tpgPatternZonePlate' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1322:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1243_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1243:21) in function 'tpgPatternColorBars' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1218_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1218:21) in function 'tpgPatternSolidWhite' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1215:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1196_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1196:21) in function 'tpgPatternSolidBlack' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1194:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1175_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1175:21) in function 'tpgPatternSolidBlue' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1173:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1154_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1154:21) in function 'tpgPatternSolidGreen' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1152:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1133_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1133:21) in function 'tpgPatternSolidRed' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1131:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1118_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1118:21) in function 'tpgPatternTemporalRamp' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1103_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1103:21) in function 'tpgPatternVerticalRamp' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1091:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1075:21) in function 'tpgPatternHorizontalRamp' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1068:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_869_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:869:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 1 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:823:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_871_2' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:871:24) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:823:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTemporalRamp(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidRed(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidGreen(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlue(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidWhite(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternRainbow(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPRBS(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternBox(hls::Scalar<3, ap_uint<10> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:762:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCrossHair(hls::Scalar<3, ap_uint<10> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:762:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternMask(hls::Scalar<3, ap_uint<10> >, unsigned char, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:762:0)
INFO: [HLS 214-248] Applying array_partition to 'tmp.i': Complete partitioning on dimension 1. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1621:18)
INFO: [HLS 214-248] Applying array_partition to 'outpix': Complete partitioning on dimension 1. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552:18)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp32': Complete partitioning on dimension 1. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1439:18)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp46': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp13': Complete partitioning on dimension 1. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1985:18)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ovrlayYUV' with compact=bit mode in 30-bits (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:325:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bckgndYUV' with compact=bit mode in 30-bits (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:324:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcYUV' with compact=bit mode in 30-bits (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:322:22)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721:26)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ23tpgPatternDPColorSquaretthhhE7hBarSel' dimension 1 completely based on constant index. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1740:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ23tpgPatternDPColorSquaretthhhE6xCount' dimension 1 completely based on constant index. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1743:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ22tpgPatternCheckerBoardtttthE7hBarSel' dimension 1 completely based on constant index. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1557:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ22tpgPatternCheckerBoardtttthE6xCount' dimension 1 completely based on constant index. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1560:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ20tpgPatternCrossHatchtttthE6xCount' dimension 1 completely based on constant index. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1447:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ25tpgPatternTartanColorBarstttthE7hBarSel' dimension 1 completely based on constant index. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1375:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ25tpgPatternTartanColorBarstttthE6xCount' dimension 1 completely based on constant index. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1378:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ19tpgPatternColorBarstthiE7hBarSel' dimension 1 completely based on constant index. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1238:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ19tpgPatternColorBarstthiE4xBar' dimension 1 completely based on constant index. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1239:0)
INFO: [HLS 214-449] Automatically partitioning array 'pixOut' dimension 1 completely based on constant index. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1872:18)
INFO: [HLS 214-449] Automatically partitioning array 'pixOut' dimension 1 completely based on constant index. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1959:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)::xBar' due to pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1239:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)::hBarSel' due to pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1238:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)::xCount' due to pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1447:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)::xCount' due to pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1560:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)::hBarSel' due to pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1557:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)::xCount' due to pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1743:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)::hBarSel' due to pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1740:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)::xCount' due to pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1378:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)::hBarSel' due to pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1375:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'tpgSinTableArray_9bit' due to pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:568:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp' due to pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:777:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp11' due to pipeline pragma (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:777:9)
INFO: [HLS 214-248] Applying array_partition to 'tpgSinTableArray_9bit': Cyclic partitioning with factor 3 on dimension 1. (d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src\v_tpg_zoneplate.h:2110:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ25tpgPatternTartanColorBarstttthE7hBarSel': Complete partitioning on dimension 1. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1375:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ25tpgPatternTartanColorBarstttthE6xCount': Complete partitioning on dimension 1. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1378:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ23tpgPatternDPColorSquaretthhhE7hBarSel': Complete partitioning on dimension 1. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1740:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ23tpgPatternDPColorSquaretthhhE6xCount': Complete partitioning on dimension 1. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1743:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22tpgPatternCheckerBoardtttthE7hBarSel': Complete partitioning on dimension 1. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1557:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22tpgPatternCheckerBoardtttthE6xCount': Complete partitioning on dimension 1. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1560:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ20tpgPatternCrossHatchtttthE6xCount': Complete partitioning on dimension 1. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1447:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ19tpgPatternColorBarstthiE7hBarSel': Complete partitioning on dimension 1. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1238:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ19tpgPatternColorBarstthiE4xBar': Complete partitioning on dimension 1. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1239:0)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp': Complete partitioning on dimension 1. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1872:18)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp11': Complete partitioning on dimension 1. (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1959:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 39.512 seconds; current allocated memory: 285.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 285.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 292.254 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 296.895 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 4096 for loop 'VITIS_LOOP_981_2' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 4096) < AVE (= 32767)) for loop 'VITIS_LOOP_981_2' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_979_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_979_1' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 4096 for loop 'loop_width' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825:31) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 4096) < AVE (= 32767)) for loop 'loop_width' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825:31) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'loop_height' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825:31) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'loop_height' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825:31) in function 'AXIvideo2MultiPixStream'.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpgHlsDataFlow' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:342:1), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'AXIvideo2MultiPixStream'
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:801:8) to (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774:21) in function 'tpgForeground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1273:39) to (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1311:5) in function 'tpgBackground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1618:43) to (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:711:5) in function 'tpgBackground'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1260:27) to (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1268:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1415:28) to (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1429:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1596:36) to (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1610:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1799:69) to (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1806:4) in function 'tpgBackground'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1809:69) in function 'tpgBackground'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008:12) to (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981:21) in function 'MultiPixStream2AXIvideo'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgForeground' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.355 seconds; current allocated memory: 322.594 MB.
WARNING: [HLS 200-1449] Process tpgBackground has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.138 seconds; current allocated memory: 455.016 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.996 seconds; current allocated memory: 458.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 459.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	45	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.636 seconds; current allocated memory: 460.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 460.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	14	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.688 seconds; current allocated memory: 461.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 461.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	36	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop_width'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.597 seconds; current allocated memory: 462.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 462.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	15	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.451 seconds; current allocated memory: 463.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 463.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	40	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 463.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 463.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<ap_uint<10> >'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.657 seconds; current allocated memory: 464.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 464.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<int>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.323 seconds; current allocated memory: 464.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 464.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground_Pipeline_VITIS_LOOP_565_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1304_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 11 bit ('b', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1289->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 4194283
   c  'mul' operation 24 bit ('mul_ln1304', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
  DSP Expression: add_ln1304_1 = mul_ln1304 + zext_ln1302_2 * 4194283
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1303_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 11 bit ('g', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 16777131
   c  'add' operation 23 bit ('add_ln1303', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1303->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
  DSP Expression: add_ln1303_1 = zext_ln1302_1 * 16777131 + sext_ln1303
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1303) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 11 bit ('r', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1281->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 8388565
   c  constant 131200
  DSP Expression: add_ln1303 = zext_ln1302 * 8388565 + 131200
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1302_2) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 11 bit ('b', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1289->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 29
   c  'add' operation 24 bit ('add_ln1302_1', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
  DSP Expression: add_ln1302_2 = zext_ln1302_6 + zext_ln1302_3 * 29
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1302_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 11 bit ('g', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 150
   c  'add' operation 23 bit ('add_ln1302', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
  DSP Expression: add_ln1302_1 = zext_ln1302_1 * 150 + zext_ln1302_5
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1302) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 11 bit ('r', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1281->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 77
   c  constant 16512
  DSP Expression: add_ln1302 = zext_ln1302 * 77 + 16512
INFO: [HLS 200-486] Changing DSP latency (root=add34_i) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  wire read operation ('Zplate_Hor_Control_Delta_read') on port 'Zplate_Hor_Control_Delta'
   b  'call' operation 16 bit ('tmp_7', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1347->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657) to 'reg<int>'
   c  'add' operation 16 bit ('tmp31')
  DSP Expression: add34_i = tmp31 + Zplate_Hor_Control_Delta_read * tmp_7
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 131071
   b  'load' operation 16 bit ('x', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736) on local variable 'x', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1734->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721
   d  'load' operation 16 bit ('x', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736) on local variable 'x', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1734->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721
  DSP Expression: mul_ln1347 = (zext_ln1347 + 131071) * zext_ln1347
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 47	0	18	626	44	2.4	5	2.3	5	13	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_565_2'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 8 to 16 with current asap = 8, alap = 16
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 12 with current asap = 0, alap = 12
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 12 with current asap = 0, alap = 12
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 12 with current asap = 0, alap = 12
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'VITIS_LOOP_565_2'
WARNING: [HLS 200-871] Estimated clock period (10.273 ns) exceeds the target (target clock period: 6.667 ns, clock uncertainty: 1.800 ns, effective delay budget: 4.867 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tpgBackground_Pipeline_VITIS_LOOP_565_2' consists of the following:
	multiplexor before 'phi' operation 10 bit ('outpix') with incoming values : ('outpix_10_read') ('conv2_i_i_i286_read') ('conv2_i_i_i299_read') ('conv2_i_i_i313_read') ('conv2_i_i_i_cast_cast_cast') ('conv2_i_i_i271_cast_cast_cast') ('outpix') ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736) ('DPtpgBarSelYuv_709_v_load', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1813->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('DPtpgBarSelYuv_601_v_load', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1803->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('trunc_ln1792_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1792->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('sext_ln1786', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1786->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('select_ln552', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552) ('tmp', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1702->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703) ('tpgBarSelYuv_v_load_2', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1607->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697) ('tpgBarSelRgb_b_load_2_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1611->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1540->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1288->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681) ('tpgBarSelYuv_v_load_1', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1426->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665) ('tpgBarSelRgb_b_load_1_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1430->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1361->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657) ('tpgBarSelYuv_v_load', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1265->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) ('tpgBarSelRgb_b_load_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1268->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1107->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:593) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1079->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585) [1020]  (3.205 ns)
	multiplexor before 'phi' operation 10 bit ('outpix') with incoming values : ('outpix_10_read') ('conv2_i_i_i286_read') ('conv2_i_i_i299_read') ('conv2_i_i_i313_read') ('conv2_i_i_i_cast_cast_cast') ('conv2_i_i_i271_cast_cast_cast') ('outpix') ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736) ('DPtpgBarSelYuv_709_v_load', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1813->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('DPtpgBarSelYuv_601_v_load', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1803->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('trunc_ln1792_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1792->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('sext_ln1786', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1786->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('select_ln552', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552) ('tmp', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1702->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703) ('tpgBarSelYuv_v_load_2', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1607->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697) ('tpgBarSelRgb_b_load_2_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1611->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1540->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1288->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681) ('tpgBarSelYuv_v_load_1', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1426->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665) ('tpgBarSelRgb_b_load_1_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1430->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1361->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657) ('tpgBarSelYuv_v_load', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1265->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) ('tpgBarSelRgb_b_load_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1268->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1107->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:593) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1079->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585) [1020]  (3.205 ns)
	'phi' operation 10 bit ('outpix') with incoming values : ('outpix_10_read') ('conv2_i_i_i286_read') ('conv2_i_i_i299_read') ('conv2_i_i_i313_read') ('conv2_i_i_i_cast_cast_cast') ('conv2_i_i_i271_cast_cast_cast') ('outpix') ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736) ('DPtpgBarSelYuv_709_v_load', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1813->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('DPtpgBarSelYuv_601_v_load', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1803->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('trunc_ln1792_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1792->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('sext_ln1786', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1786->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('select_ln552', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552) ('tmp', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1702->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703) ('tpgBarSelYuv_v_load_2', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1607->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697) ('tpgBarSelRgb_b_load_2_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1611->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1540->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1288->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681) ('tpgBarSelYuv_v_load_1', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1426->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665) ('tpgBarSelRgb_b_load_1_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1430->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1361->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657) ('tpgBarSelYuv_v_load', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1265->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) ('tpgBarSelRgb_b_load_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1268->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1107->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:593) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1079->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585) [1020]  (0.000 ns)
	'select' operation 10 bit ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736) [1032]  (0.687 ns)
	multiplexor before 'phi' operation 10 bit ('outpix') with incoming values : ('outpix_10_read') ('conv2_i_i_i286_read') ('conv2_i_i_i299_read') ('conv2_i_i_i313_read') ('conv2_i_i_i_cast_cast_cast') ('conv2_i_i_i271_cast_cast_cast') ('outpix') ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736) ('DPtpgBarSelYuv_709_v_load', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1813->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('DPtpgBarSelYuv_601_v_load', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1803->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('trunc_ln1792_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1792->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('sext_ln1786', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1786->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('select_ln552', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552) ('tmp', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1702->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703) ('tpgBarSelYuv_v_load_2', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1607->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697) ('tpgBarSelRgb_b_load_2_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1611->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1540->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1288->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681) ('tpgBarSelYuv_v_load_1', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1426->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665) ('tpgBarSelRgb_b_load_1_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1430->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1361->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657) ('tpgBarSelYuv_v_load', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1265->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) ('tpgBarSelRgb_b_load_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1268->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1107->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:593) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1079->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585) [1037]  (1.588 ns)
	'phi' operation 10 bit ('outpix') with incoming values : ('outpix_10_read') ('conv2_i_i_i286_read') ('conv2_i_i_i299_read') ('conv2_i_i_i313_read') ('conv2_i_i_i_cast_cast_cast') ('conv2_i_i_i271_cast_cast_cast') ('outpix') ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736) ('DPtpgBarSelYuv_709_v_load', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1813->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('DPtpgBarSelYuv_601_v_load', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1803->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('trunc_ln1792_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1792->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('sext_ln1786', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1786->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) ('select_ln552', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552) ('tmp', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1702->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703) ('tpgBarSelYuv_v_load_2', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1607->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697) ('tpgBarSelRgb_b_load_2_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1611->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1540->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1288->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681) ('tpgBarSelYuv_v_load_1', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1426->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665) ('tpgBarSelRgb_b_load_1_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1430->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1361->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657) ('tpgBarSelYuv_v_load', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1265->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) ('tpgBarSelRgb_b_load_cast', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1268->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1107->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:593) ('outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1079->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585) [1037]  (0.000 ns)
	'store' operation 0 bit ('outpix_5_write_ln552', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552) of variable 'outpix' on local variable 'outpix', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552 [1042]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.765 seconds; current allocated memory: 477.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 477.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	0	105	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.555 seconds; current allocated memory: 477.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 477.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground_Pipeline_VITIS_LOOP_774_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	6	116	15	2.5	5	2.2	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_774_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_774_2'
WARNING: [HLS 200-871] Estimated clock period (5.253 ns) exceeds the target (target clock period: 6.667 ns, clock uncertainty: 1.800 ns, effective delay budget: 4.867 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tpgForeground_Pipeline_VITIS_LOOP_774_2' consists of the following:
	'store' operation 0 bit ('x_write_ln1956', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793) of constant 0 on local variable 'x', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793 [61]  (1.588 ns)
	'load' operation 16 bit ('x', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) on local variable 'x', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793 [64]  (0.000 ns)
	'add' operation 16 bit ('x', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774) [66]  (2.077 ns)
	'store' operation 0 bit ('x_write_ln1956', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793) of variable 'x', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774 on local variable 'x', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793 [183]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.736 seconds; current allocated memory: 477.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 477.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	35	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.158 seconds; current allocated memory: 478.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 478.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	35	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_981_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_981_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.981 seconds; current allocated memory: 478.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 478.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	2	44	5	2.5	3	2.5	3	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.203 seconds; current allocated memory: 479.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 479.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	32	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_tpgForeground_U0 (from entry_proc_U0 to tpgForeground_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_MultiPixStream2AXIvideo_U0 (from entry_proc_U0 to MultiPixStream2AXIvideo_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.108 seconds; current allocated memory: 480.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 481.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	45	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.464 seconds; current allocated memory: 482.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 482.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reg_unsigned_short_s' pipeline 'reg<unsigned short>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 482.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 482.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 482.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 482.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 482.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 482.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reg_ap_uint_10_s' pipeline 'reg<ap_uint<10> >' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 482.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reg_int_s' pipeline 'reg<int>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 482.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground_Pipeline_VITIS_LOOP_565_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_xBar' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tpgPatternCrossHatch_unsigned_short_unsigned_short_unsigned_short_unsigned_sh' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgBackground_Pipeline_VITIS_LOOP_565_2' pipeline 'VITIS_LOOP_565_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16ns_1s_16ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_5ns_24ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_6s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_7ns_15ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_7s_18ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_8ns_23ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_8s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13ns_23_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_8s_24_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_20s_9ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_16_10_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_10_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_9_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_3ns_2_15_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground_Pipeline_VITIS_LOOP_565_2'.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-2168] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' using auto ROMs with 3 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' using auto ROMs with 3 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' using auto ROMs with 3 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.964 seconds; current allocated memory: 482.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.979 seconds; current allocated memory: 482.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground_Pipeline_VITIS_LOOP_774_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgForeground_Pipeline_VITIS_LOOP_774_2' pipeline 'VITIS_LOOP_774_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground_Pipeline_VITIS_LOOP_774_2'.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.769 seconds; current allocated memory: 482.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.61 seconds; current allocated memory: 482.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_10_1_1' is changed to 'sparsemux_7_2_10_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_10_1_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 482.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fidStored' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 482.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpgHlsDataFlow'.
INFO: [RTMG 210-285] Implementing FIFO 'field_id_val11_c_U(system_v_tpg_0_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fid_in_val12_c_U(system_v_tpg_0_0_fifo_w1_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'passthruStartX_val13_c_U(system_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'passthruStartY_val14_c_U(system_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'passthruEndX_val15_c_U(system_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'passthruEndY_val16_c_U(system_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndId_val19_c_U(system_v_tpg_0_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayId_val20_c_U(system_v_tpg_0_0_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maskId_val21_c_U(system_v_tpg_0_0_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'motionSpeed_val23_c7_U(system_v_tpg_0_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'crossHairX_val28_c_U(system_v_tpg_0_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'crossHairY_val29_c_U(system_v_tpg_0_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ZplateHorContStart_val30_c_U(system_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ZplateHorContDelta_val31_c_U(system_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ZplateVerContStart_val32_c_U(system_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ZplateVerContDelta_val33_c_U(system_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxSize_val34_c_U(system_v_tpg_0_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxColorR_val35_c_U(system_v_tpg_0_0_fifo_w10_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxColorG_val36_c_U(system_v_tpg_0_0_fifo_w10_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxColorB_val37_c_U(system_v_tpg_0_0_fifo_w10_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dpDynamicRange_val38_c_U(system_v_tpg_0_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dpYUVCoef_val39_c_U(system_v_tpg_0_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_U(system_v_tpg_0_0_fifo_w30_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_val5_c4_U(system_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_val10_c6_U(system_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'enableInput_val18_c_U(system_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'colorFormat_val27_c9_U(system_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_U(system_v_tpg_0_0_fifo_w30_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_val5_c3_U(system_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_val10_c5_U(system_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'motionSpeed_val23_c_U(system_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'colorFormat_val27_c8_U(system_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_U(system_v_tpg_0_0_fifo_w30_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_val5_c_U(system_v_tpg_0_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_val10_c_U(system_v_tpg_0_0_fifo_w13_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'colorFormat_val27_c_U(system_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tpgForeground_U0_U(system_v_tpg_0_0_start_for_tpgForeground_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(system_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.15 seconds; current allocated memory: 482.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/field_id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruStartX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruStartY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruEndX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruEndY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/enableInput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bck_motion_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 's' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'enableInput', 'passthruStartX', 'passthruStartY', 'passthruEndX', 'passthruEndY', 'dpDynamicRange', 'dpYUVCoef', 'field_id', 'bck_motion_en' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.526 seconds; current allocated memory: 482.246 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.74 seconds; current allocated memory: 482.246 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.891 seconds; current allocated memory: 486.793 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix system_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix system_v_tpg_0_0_.
INFO: [HLS 200-789] **** Estimated Fmax: 97.34 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:02:29; Allocated memory: 226.191 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Nov 11 00:46:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/sol_data.json outdir=D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/impl/ip srcdir=D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/impl/ip/misc
INFO: Copied 113 verilog file(s) to D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/impl/ip/hdl/verilog
INFO: Copied 78 vhdl file(s) to D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/impl/ip/drivers
INFO: Import ports from HDL: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/impl/ip/hdl/vhdl/system_v_tpg_0_0_v_tpg.vhd (system_v_tpg_0_0_v_tpg)
INFO: Add axi4lite interface s_axi_CTRL
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4stream interface s_axis_video
INFO: Add data interface fid_in
INFO: Add axi4stream interface m_axis_video
INFO: Add data interface fid
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/impl/ip/component.xml
INFO: Created IP archive D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/impl/ip/xilinx_com_ip_v_tpg_8_2.zip
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 00:47:00 2025...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:31; Allocated memory: 7.344 MB.
INFO: [HLS 200-112] Total CPU user time: 47 seconds. Total CPU system time: 8 seconds. Total elapsed time: 187.226 seconds; peak allocated memory: 496.980 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 3m 11s
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_AXIvideo2MultiPixStream.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_CTRL_s_axi.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_entry_proc.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_fifo_w1_d5_S.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_fifo_w8_d2_S.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_fifo_w8_d3_S.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_fifo_w8_d4_S.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_fifo_w10_d4_S.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_fifo_w12_d2_S.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_fifo_w13_d2_S.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_fifo_w16_d2_S.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_fifo_w16_d3_S.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_fifo_w16_d4_S.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_fifo_w16_d5_S.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_fifo_w30_d16_S.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_flow_control_loop_pipe_sequential_init.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_mac_muladd_16ns_5ns_24ns_25_4_1.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_mul_11ns_13ns_23_2_1.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_mul_16ns_8s_24_2_1.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_mul_20s_9ns_28_4_1.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_MultiPixStream2AXIvideo.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_reg_ap_uint_10_s.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_reg_int_s.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_reg_unsigned_short_s.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_regslice_both.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_sparsemux_7_2_9_1_1.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_sparsemux_7_2_10_1_1.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_sparsemux_7_2_10_1_1_x.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_sparsemux_7_2_11_1_1.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_sparsemux_7_16_10_1_1.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_start_for_tpgForeground_U0.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgForeground.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_urem_11ns_3ns_2_15_1.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_v_tpgHlsDataFlow.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/system_v_tpg_0_0_v_tpg.vhd" already exists in file group "xilinx_vhdlhlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_AXIvideo2MultiPixStream.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_CTRL_s_axi.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_entry_proc.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_fifo_w1_d5_S.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_fifo_w8_d2_S.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_fifo_w8_d3_S.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_fifo_w8_d4_S.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_fifo_w10_d4_S.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_fifo_w12_d2_S.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_fifo_w13_d2_S.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_fifo_w16_d2_S.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_fifo_w16_d3_S.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_fifo_w16_d4_S.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_fifo_w16_d5_S.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_fifo_w30_d16_S.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_flow_control_loop_pipe_sequential_init.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_hls_deadlock_detection_unit.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/system_v_tpg_0_0_hls_deadlock_detector.vh" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
INFO: [Common 17-14] Message 'IP_Flow 19-1971' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
compile_c: Time (s): cpu = 00:00:00 ; elapsed = 00:03:15 . Memory (MB): peak = 381.199 ; gain = 0.000
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_v_tpg_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0f2dfdc788b5115b to dir: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/0/f/0f2dfdc788b5115b/system_v_tpg_0_0.dcp to D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/system_v_tpg_0_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/0/f/0f2dfdc788b5115b/system_v_tpg_0_0_sim_netlist.v to D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/system_v_tpg_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/0/f/0f2dfdc788b5115b/system_v_tpg_0_0_sim_netlist.vhdl to D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/system_v_tpg_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/0/f/0f2dfdc788b5115b/system_v_tpg_0_0_stub.v to D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/system_v_tpg_0_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/0/f/0f2dfdc788b5115b/system_v_tpg_0_0_stub.vhdl to D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/system_v_tpg_0_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_v_tpg_0_0, cache-ID = 0f2dfdc788b5115b.
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 00:47:02 2025...
