

================================================================
== Vivado HLS Report for 'k2c_matmul_2'
================================================================
* Date:           Mon Apr 22 22:21:29 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        WEB_MODEL_2
* Solution:       solution2
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.192|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|        12|          6|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      5|       -|       -|
|Expression       |        -|      -|       0|    1289|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     53|    1416|     917|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     203|
|Register         |        -|      -|    1971|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     58|    3387|    2409|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      7|       1|       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |WebModel_fadd_32ncud_U126  |WebModel_fadd_32ncud  |        0|      2|  205|  203|
    |WebModel_fmul_32ndEe_U127  |WebModel_fmul_32ndEe  |        0|      3|  128|  129|
    |WebModel_mul_128nfYi_U130  |WebModel_mul_128nfYi  |        0|     16|  361|  195|
    |WebModel_mul_64nseOg_U129  |WebModel_mul_64nseOg  |        0|     16|  361|  195|
    |WebModel_mul_64s_bkb_U128  |WebModel_mul_64s_bkb  |        0|     16|  361|  195|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|     53| 1416|  917|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |WebModel_mac_mularcU_U131  |WebModel_mac_mularcU  | i0 * i1 + i2 |
    |WebModel_mac_mularcU_U132  |WebModel_mac_mularcU  | i0 * i1 + i2 |
    |WebModel_mac_mulasc4_U133  |WebModel_mac_mulasc4  | i0 * i1 + i2 |
    |WebModel_mul_mul_ibs_U134  |WebModel_mul_mul_ibs  |    i0 * i1   |
    |WebModel_mul_mul_ibs_U135  |WebModel_mul_mul_ibs  |    i0 * i1   |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |a10_fu_213_p2                   |     +    |      0|  0|   22|          15|           1|
    |i_3_fu_352_p2                   |     +    |      0|  0|   71|           1|          64|
    |indvar_flatten_next1_fu_395_p2  |     +    |      0|  0|  199|           1|         192|
    |indvar_flatten_op_fu_346_p2     |     +    |      0|  0|  135|           1|         128|
    |j_1_fu_427_p2                   |     +    |      0|  0|   71|           1|          64|
    |k_s_fu_290_p2                   |     +    |      0|  0|   71|           1|          64|
    |sum2_fu_416_p2                  |     +    |      0|  0|   23|          16|          16|
    |sum3_fu_371_p2                  |     +    |      0|  0|   16|           9|           9|
    |exitcond3_fu_208_p2             |   icmp   |      0|  0|   29|          64|          64|
    |exitcond_flatten1_fu_272_p2     |   icmp   |      0|  0|   93|         192|         192|
    |exitcond_flatten_fu_277_p2      |   icmp   |      0|  0|   50|         128|         128|
    |exitcond_fu_308_p2              |   icmp   |      0|  0|   29|          64|          64|
    |exitcond_mid_fu_255_p2          |   icmp   |      0|  0|   29|          64|           1|
    |tmp_2_fu_328_p2                 |    or    |      0|  0|    2|           1|           1|
    |exitcond_mid1_fu_313_p3         |  select  |      0|  0|    2|           1|           1|
    |i_mid2_fu_365_p3                |  select  |      0|  0|   64|           1|          64|
    |i_mid_fu_282_p3                 |  select  |      0|  0|   64|           1|           1|
    |indvar_flatten_next_fu_432_p3   |  select  |      0|  0|  128|           1|           1|
    |j_mid2_fu_334_p3                |  select  |      0|  0|   64|           1|           1|
    |k_cast_mid2_fu_300_p3           |  select  |      0|  0|    9|           1|           9|
    |k_mid2_fu_320_p3                |  select  |      0|  0|   64|           1|          64|
    |outrowidx_mid2_fu_407_p3        |  select  |      0|  0|   16|           1|          16|
    |outrowidx_mid_fu_401_p3         |  select  |      0|  0|   16|           1|           1|
    |sum_cast_mid221_v_fu_375_p3     |  select  |      0|  0|    9|           1|           9|
    |sum_cast_mid2_v_fu_380_p3       |  select  |      0|  0|    9|           1|           9|
    |ap_enable_pp0                   |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|    2|           2|           1|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |Total                           |          |      0|  0| 1289|         572|        1167|
    +--------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |C_address0                                |  15|          3|   15|         45|
    |C_d0                                      |  15|          3|   32|         96|
    |a_reg_120                                 |   9|          2|   15|         30|
    |ap_NS_fsm                                 |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1                   |  15|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_169_p4                |   9|          2|   64|        128|
    |ap_phi_mux_indvar_flatten1_phi_fu_135_p4  |   9|          2|  192|        384|
    |ap_phi_mux_indvar_flatten_phi_fu_158_p4   |   9|          2|  128|        256|
    |ap_phi_mux_j_phi_fu_180_p4                |   9|          2|   64|        128|
    |ap_phi_mux_k_phi_fu_147_p4                |   9|          2|   64|        128|
    |i_reg_165                                 |   9|          2|   64|        128|
    |indvar_flatten1_reg_131                   |   9|          2|  192|        384|
    |indvar_flatten_reg_154                    |   9|          2|  128|        256|
    |j_reg_176                                 |   9|          2|   64|        128|
    |k_reg_143                                 |   9|          2|   64|        128|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 203|         45| 1088|       2236|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+-----+----+-----+-----------+
    |                   Name                  |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------+-----+----+-----+-----------+
    |B_load_1_reg_669                         |   32|   0|   32|          0|
    |B_load_reg_674                           |   32|   0|   32|          0|
    |C_addr_1_reg_684                         |   15|   0|   15|          0|
    |a_reg_120                                |   15|   0|   15|          0|
    |ap_CS_fsm                                |   13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |    1|   0|    1|          0|
    |bound5_reg_553                           |  192|   0|  192|          0|
    |bound_reg_520                            |  128|   0|  128|          0|
    |exitcond_flatten1_reg_573                |    1|   0|    1|          0|
    |exitcond_flatten1_reg_573_pp0_iter1_reg  |    1|   0|    1|          0|
    |exitcond_flatten_reg_577                 |    1|   0|    1|          0|
    |exitcond_mid1_reg_601                    |    1|   0|    1|          0|
    |exitcond_mid_reg_558                     |    1|   0|    1|          0|
    |i_mid2_reg_639                           |   64|   0|   64|          0|
    |i_mid_reg_584                            |   64|   0|   64|          0|
    |i_reg_165                                |   64|   0|   64|          0|
    |indvar_flatten1_reg_131                  |  192|   0|  192|          0|
    |indvar_flatten_next1_reg_664             |  192|   0|  192|          0|
    |indvar_flatten_next_reg_694              |  128|   0|  128|          0|
    |indvar_flatten_op_reg_624                |  128|   0|  128|          0|
    |indvar_flatten_reg_154                   |  128|   0|  128|          0|
    |j_1_reg_689                              |   64|   0|   64|          0|
    |j_mid2_reg_613                           |   64|   0|   64|          0|
    |j_reg_176                                |   64|   0|   64|          0|
    |k_cast_mid2_reg_595                      |    9|   0|    9|          0|
    |k_mid2_reg_608                           |   64|   0|   64|          0|
    |k_reg_143                                |   64|   0|   64|          0|
    |outrowidx_mid1_reg_679                   |   16|   0|   16|          0|
    |outrowidx_reg_659                        |   16|   0|   16|          0|
    |sum3_reg_644                             |    9|   0|    9|          0|
    |sum_reg_568                              |    9|   0|    9|          0|
    |tmp_12_reg_563                           |   16|   0|   16|          0|
    |tmp_13_reg_590                           |    9|   0|    9|          0|
    |tmp_14_reg_629                           |    9|   0|    9|          0|
    |tmp_15_reg_634                           |   16|   0|   16|          0|
    |tmp_17_reg_619                           |    9|   0|    9|          0|
    |tmp_3_reg_699                            |   32|   0|   32|          0|
    |tmp_6_reg_542                            |    9|   0|    9|          0|
    |tmp_7_reg_547                            |   16|   0|   16|          0|
    |tmp_8_reg_526                            |    9|   0|    9|          0|
    |tmp_9_reg_505                            |    9|   0|    9|          0|
    |tmp_reg_492                              |   64|   0|   64|          0|
    +-----------------------------------------+-----+----+-----+-----------+
    |Total                                    | 1971|   0| 1971|          0|
    +-----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | k2c_matmul.2 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | k2c_matmul.2 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | k2c_matmul.2 | return value |
|ap_done     | out |    1| ap_ctrl_hs | k2c_matmul.2 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | k2c_matmul.2 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | k2c_matmul.2 | return value |
|C_address0  | out |   15|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|B_address0  | out |    7|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|B_address1  | out |    7|  ap_memory |       B      |     array    |
|B_ce1       | out |    1|  ap_memory |       B      |     array    |
|B_q1        |  in |   32|  ap_memory |       B      |     array    |
|B_offset    |  in |   64|   ap_none  |   B_offset   |    scalar    |
|outrows     |  in |   64|   ap_none  |    outrows   |    scalar    |
|outcols     |  in |   64|   ap_none  |    outcols   |    scalar    |
|innerdim    |  in |   64|   ap_none  |   innerdim   |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

