# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../upDownCounter.srcs/sources_1/new/upDownCounter.vhd" \
"../../../../upDownCounter.srcs/sim_1/new/tb_upDownCounter.vhd" \

# Do not sort compile order
nosort
