<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegisterBankInfo.cpp source code [llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>CodeGen</a>/<a href='./'>GlobalISel</a>/<a href='RegisterBankInfo.cpp.html'>RegisterBankInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/CodeGen/GlobalISel/RegisterBankInfo.cpp --------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file implements the RegisterBankInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html">"llvm/CodeGen/GlobalISel/RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/ADT/SmallString.h.html">"llvm/ADT/SmallString.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html">"llvm/CodeGen/GlobalISel/RegisterBank.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a> // For std::max.</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "registerbankinfo"</u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumPartialMappingsCreated = {&quot;registerbankinfo&quot;, &quot;NumPartialMappingsCreated&quot;, &quot;Number of partial mappings dynamically created&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPartialMappingsCreated" title='NumPartialMappingsCreated' data-ref="NumPartialMappingsCreated">NumPartialMappingsCreated</dfn>,</td></tr>
<tr><th id="36">36</th><td>          <q>"Number of partial mappings dynamically created"</q>);</td></tr>
<tr><th id="37">37</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumPartialMappingsAccessed = {&quot;registerbankinfo&quot;, &quot;NumPartialMappingsAccessed&quot;, &quot;Number of partial mappings dynamically accessed&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPartialMappingsAccessed" title='NumPartialMappingsAccessed' data-ref="NumPartialMappingsAccessed">NumPartialMappingsAccessed</dfn>,</td></tr>
<tr><th id="38">38</th><td>          <q>"Number of partial mappings dynamically accessed"</q>);</td></tr>
<tr><th id="39">39</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumValueMappingsCreated = {&quot;registerbankinfo&quot;, &quot;NumValueMappingsCreated&quot;, &quot;Number of value mappings dynamically created&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumValueMappingsCreated" title='NumValueMappingsCreated' data-ref="NumValueMappingsCreated">NumValueMappingsCreated</dfn>,</td></tr>
<tr><th id="40">40</th><td>          <q>"Number of value mappings dynamically created"</q>);</td></tr>
<tr><th id="41">41</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumValueMappingsAccessed = {&quot;registerbankinfo&quot;, &quot;NumValueMappingsAccessed&quot;, &quot;Number of value mappings dynamically accessed&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumValueMappingsAccessed" title='NumValueMappingsAccessed' data-ref="NumValueMappingsAccessed">NumValueMappingsAccessed</dfn>,</td></tr>
<tr><th id="42">42</th><td>          <q>"Number of value mappings dynamically accessed"</q>);</td></tr>
<tr><th id="43">43</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumOperandsMappingsCreated = {&quot;registerbankinfo&quot;, &quot;NumOperandsMappingsCreated&quot;, &quot;Number of operands mappings dynamically created&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumOperandsMappingsCreated" title='NumOperandsMappingsCreated' data-ref="NumOperandsMappingsCreated">NumOperandsMappingsCreated</dfn>,</td></tr>
<tr><th id="44">44</th><td>          <q>"Number of operands mappings dynamically created"</q>);</td></tr>
<tr><th id="45">45</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumOperandsMappingsAccessed = {&quot;registerbankinfo&quot;, &quot;NumOperandsMappingsAccessed&quot;, &quot;Number of operands mappings dynamically accessed&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumOperandsMappingsAccessed" title='NumOperandsMappingsAccessed' data-ref="NumOperandsMappingsAccessed">NumOperandsMappingsAccessed</dfn>,</td></tr>
<tr><th id="46">46</th><td>          <q>"Number of operands mappings dynamically accessed"</q>);</td></tr>
<tr><th id="47">47</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumInstructionMappingsCreated = {&quot;registerbankinfo&quot;, &quot;NumInstructionMappingsCreated&quot;, &quot;Number of instruction mappings dynamically created&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumInstructionMappingsCreated" title='NumInstructionMappingsCreated' data-ref="NumInstructionMappingsCreated">NumInstructionMappingsCreated</dfn>,</td></tr>
<tr><th id="48">48</th><td>          <q>"Number of instruction mappings dynamically created"</q>);</td></tr>
<tr><th id="49">49</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumInstructionMappingsAccessed = {&quot;registerbankinfo&quot;, &quot;NumInstructionMappingsAccessed&quot;, &quot;Number of instruction mappings dynamically accessed&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumInstructionMappingsAccessed" title='NumInstructionMappingsAccessed' data-ref="NumInstructionMappingsAccessed">NumInstructionMappingsAccessed</dfn>,</td></tr>
<tr><th id="50">50</th><td>          <q>"Number of instruction mappings dynamically accessed"</q>);</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><em>const</em> <em>unsigned</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="llvm::RegisterBankInfo::DefaultMappingID" title='llvm::RegisterBankInfo::DefaultMappingID' data-ref="llvm::RegisterBankInfo::DefaultMappingID">DefaultMappingID</dfn> = <span class="macro" title="(2147483647 *2U +1U)" data-ref="_M/UINT_MAX">UINT_MAX</span>;</td></tr>
<tr><th id="53">53</th><td><em>const</em> <em>unsigned</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="llvm::RegisterBankInfo::InvalidMappingID" title='llvm::RegisterBankInfo::InvalidMappingID' data-ref="llvm::RegisterBankInfo::InvalidMappingID">InvalidMappingID</dfn> = <span class="macro" title="(2147483647 *2U +1U)" data-ref="_M/UINT_MAX">UINT_MAX</span> - <var>1</var>;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>//------------------------------------------------------------------------------</i></td></tr>
<tr><th id="56">56</th><td><i>// RegisterBankInfo implementation.</i></td></tr>
<tr><th id="57">57</th><td><i>//------------------------------------------------------------------------------</i></td></tr>
<tr><th id="58">58</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="_ZN4llvm16RegisterBankInfoC1EPPNS_12RegisterBankEj" title='llvm::RegisterBankInfo::RegisterBankInfo' data-ref="_ZN4llvm16RegisterBankInfoC1EPPNS_12RegisterBankEj">RegisterBankInfo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> **<dfn class="local col1 decl" id="1RegBanks" title='RegBanks' data-type='llvm::RegisterBank **' data-ref="1RegBanks">RegBanks</dfn>,</td></tr>
<tr><th id="59">59</th><td>                                   <em>unsigned</em> <dfn class="local col2 decl" id="2NumRegBanks" title='NumRegBanks' data-type='unsigned int' data-ref="2NumRegBanks">NumRegBanks</dfn>)</td></tr>
<tr><th id="60">60</th><td>    : <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::RegBanks" title='llvm::RegisterBankInfo::RegBanks' data-ref="llvm::RegisterBankInfo::RegBanks">RegBanks</a>(<a class="local col1 ref" href="#1RegBanks" title='RegBanks' data-ref="1RegBanks">RegBanks</a>), <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::NumRegBanks" title='llvm::RegisterBankInfo::NumRegBanks' data-ref="llvm::RegisterBankInfo::NumRegBanks">NumRegBanks</a>(<a class="local col2 ref" href="#2NumRegBanks" title='NumRegBanks' data-ref="2NumRegBanks">NumRegBanks</a>) {</td></tr>
<tr><th id="61">61</th><td><u>#<span data-ppcond="61">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="62">62</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="3Idx" title='Idx' data-type='unsigned int' data-ref="3Idx">Idx</dfn> = <var>0</var>, <dfn class="local col4 decl" id="4End" title='End' data-type='unsigned int' data-ref="4End">End</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14getNumRegBanksEv" title='llvm::RegisterBankInfo::getNumRegBanks' data-ref="_ZNK4llvm16RegisterBankInfo14getNumRegBanksEv">getNumRegBanks</a>(); <a class="local col3 ref" href="#3Idx" title='Idx' data-ref="3Idx">Idx</a> != <a class="local col4 ref" href="#4End" title='End' data-ref="4End">End</a>; ++<a class="local col3 ref" href="#3Idx" title='Idx' data-ref="3Idx">Idx</a>) {</td></tr>
<tr><th id="63">63</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegBanks[Idx] != nullptr &amp;&amp; &quot;Invalid RegisterBank&quot;) ? void (0) : __assert_fail (&quot;RegBanks[Idx] != nullptr &amp;&amp; \&quot;Invalid RegisterBank\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 63, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#1RegBanks" title='RegBanks' data-ref="1RegBanks">RegBanks</a>[<a class="local col3 ref" href="#3Idx" title='Idx' data-ref="3Idx">Idx</a>] != <b>nullptr</b> &amp;&amp; <q>"Invalid RegisterBank"</q>);</td></tr>
<tr><th id="64">64</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegBanks[Idx]-&gt;isValid() &amp;&amp; &quot;RegisterBank should be valid&quot;) ? void (0) : __assert_fail (&quot;RegBanks[Idx]-&gt;isValid() &amp;&amp; \&quot;RegisterBank should be valid\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 64, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#1RegBanks" title='RegBanks' data-ref="1RegBanks">RegBanks</a>[<a class="local col3 ref" href="#3Idx" title='Idx' data-ref="3Idx">Idx</a>]-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank7isValidEv" title='llvm::RegisterBank::isValid' data-ref="_ZNK4llvm12RegisterBank7isValidEv">isValid</a>() &amp;&amp; <q>"RegisterBank should be valid"</q>);</td></tr>
<tr><th id="65">65</th><td>  }</td></tr>
<tr><th id="66">66</th><td><u>#<span data-ppcond="61">endif</span> // NDEBUG</u></td></tr>
<tr><th id="67">67</th><td>}</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><em>bool</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo6verifyERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::verify' data-ref="_ZNK4llvm16RegisterBankInfo6verifyERKNS_18TargetRegisterInfoE">verify</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col5 decl" id="5TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="5TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="70">70</th><td><u>#<span data-ppcond="70">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="71">71</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="6Idx" title='Idx' data-type='unsigned int' data-ref="6Idx">Idx</dfn> = <var>0</var>, <dfn class="local col7 decl" id="7End" title='End' data-type='unsigned int' data-ref="7End">End</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14getNumRegBanksEv" title='llvm::RegisterBankInfo::getNumRegBanks' data-ref="_ZNK4llvm16RegisterBankInfo14getNumRegBanksEv">getNumRegBanks</a>(); <a class="local col6 ref" href="#6Idx" title='Idx' data-ref="6Idx">Idx</a> != <a class="local col7 ref" href="#7End" title='End' data-ref="7End">End</a>; ++<a class="local col6 ref" href="#6Idx" title='Idx' data-ref="6Idx">Idx</a>) {</td></tr>
<tr><th id="72">72</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col8 decl" id="8RegBank" title='RegBank' data-type='const llvm::RegisterBank &amp;' data-ref="8RegBank">RegBank</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEj" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEj">getRegBank</a>(<a class="local col6 ref" href="#6Idx" title='Idx' data-ref="6Idx">Idx</a>);</td></tr>
<tr><th id="73">73</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx == RegBank.getID() &amp;&amp; &quot;ID does not match the index in the array&quot;) ? void (0) : __assert_fail (&quot;Idx == RegBank.getID() &amp;&amp; \&quot;ID does not match the index in the array\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 74, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#6Idx" title='Idx' data-ref="6Idx">Idx</a> == <a class="local col8 ref" href="#8RegBank" title='RegBank' data-ref="8RegBank">RegBank</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() &amp;&amp;</td></tr>
<tr><th id="74">74</th><td>           <q>"ID does not match the index in the array"</q>);</td></tr>
<tr><th id="75">75</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;registerbankinfo&quot;)) { dbgs() &lt;&lt; &quot;Verify &quot; &lt;&lt; RegBank &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Verify "</q> <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12RegisterBankE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12RegisterBankE">&lt;&lt;</a> <a class="local col8 ref" href="#8RegBank" title='RegBank' data-ref="8RegBank">RegBank</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="76">76</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegBank.verify(TRI) &amp;&amp; &quot;RegBank is invalid&quot;) ? void (0) : __assert_fail (&quot;RegBank.verify(TRI) &amp;&amp; \&quot;RegBank is invalid\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 76, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#8RegBank" title='RegBank' data-ref="8RegBank">RegBank</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank6verifyERKNS_18TargetRegisterInfoE" title='llvm::RegisterBank::verify' data-ref="_ZNK4llvm12RegisterBank6verifyERKNS_18TargetRegisterInfoE">verify</a>(<a class="local col5 ref" href="#5TRI" title='TRI' data-ref="5TRI">TRI</a>) &amp;&amp; <q>"RegBank is invalid"</q>);</td></tr>
<tr><th id="77">77</th><td>  }</td></tr>
<tr><th id="78">78</th><td><u>#<span data-ppcond="70">endif</span> // NDEBUG</u></td></tr>
<tr><th id="79">79</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="80">80</th><td>}</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *</td></tr>
<tr><th id="83">83</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="9Reg" title='Reg' data-type='unsigned int' data-ref="9Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="10MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="10MRI">MRI</dfn>,</td></tr>
<tr><th id="84">84</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="11TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="11TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="85">85</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#9Reg" title='Reg' data-ref="9Reg">Reg</a>))</td></tr>
<tr><th id="86">86</th><td>    <b>return</b> &amp;<a class="virtual member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE" title='llvm::RegisterBankInfo::getRegBankFromRegClass' data-ref="_ZNK4llvm16RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE">getRegBankFromRegClass</a>(<a class="member" href="#_ZNK4llvm16RegisterBankInfo22getMinimalPhysRegClassEjRKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm16RegisterBankInfo22getMinimalPhysRegClassEjRKNS_18TargetRegisterInfoE">getMinimalPhysRegClass</a>(<a class="local col9 ref" href="#9Reg" title='Reg' data-ref="9Reg">Reg</a>, <a class="local col1 ref" href="#11TRI" title='TRI' data-ref="11TRI">TRI</a>));</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg &amp;&amp; &quot;NoRegister does not have a register bank&quot;) ? void (0) : __assert_fail (&quot;Reg &amp;&amp; \&quot;NoRegister does not have a register bank\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 88, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#9Reg" title='Reg' data-ref="9Reg">Reg</a> &amp;&amp; <q>"NoRegister does not have a register bank"</q>);</td></tr>
<tr><th id="89">89</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::RegClassOrRegBank" title='llvm::RegClassOrRegBank' data-type='PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;' data-ref="llvm::RegClassOrRegBank">RegClassOrRegBank</a> &amp;<dfn class="local col2 decl" id="12RegClassOrBank" title='RegClassOrBank' data-type='const RegClassOrRegBank &amp;' data-ref="12RegClassOrBank">RegClassOrBank</dfn> = <a class="local col0 ref" href="#10MRI" title='MRI' data-ref="10MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankEj" title='llvm::MachineRegisterInfo::getRegClassOrRegBank' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankEj">getRegClassOrRegBank</a>(<a class="local col9 ref" href="#9Reg" title='Reg' data-ref="9Reg">Reg</a>);</td></tr>
<tr><th id="90">90</th><td>  <b>if</b> (<em>auto</em> *<dfn class="local col3 decl" id="13RB" title='RB' data-type='const llvm::RegisterBank *' data-ref="13RB"><a class="local col3 ref" href="#13RB" title='RB' data-ref="13RB">RB</a></dfn> = <a class="local col2 ref" href="#12RegClassOrBank" title='RegClassOrBank' data-ref="12RegClassOrBank">RegClassOrBank</a>.<a class="ref" href="../../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion8dyn_castEv" title='llvm::PointerUnion::dyn_cast' data-ref="_ZNK4llvm12PointerUnion8dyn_castEv">dyn_cast</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *&gt;())</td></tr>
<tr><th id="91">91</th><td>    <b>return</b> <a class="local col3 ref" href="#13RB" title='RB' data-ref="13RB">RB</a>;</td></tr>
<tr><th id="92">92</th><td>  <b>if</b> (<em>auto</em> *<dfn class="local col4 decl" id="14RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="14RC"><a class="local col4 ref" href="#14RC" title='RC' data-ref="14RC">RC</a></dfn> = <a class="local col2 ref" href="#12RegClassOrBank" title='RegClassOrBank' data-ref="12RegClassOrBank">RegClassOrBank</a>.<a class="ref" href="../../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion8dyn_castEv" title='llvm::PointerUnion::dyn_cast' data-ref="_ZNK4llvm12PointerUnion8dyn_castEv">dyn_cast</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;())</td></tr>
<tr><th id="93">93</th><td>    <b>return</b> &amp;<a class="virtual member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE" title='llvm::RegisterBankInfo::getRegBankFromRegClass' data-ref="_ZNK4llvm16RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE">getRegBankFromRegClass</a>(*<a class="local col4 ref" href="#14RC" title='RC' data-ref="14RC">RC</a>);</td></tr>
<tr><th id="94">94</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="95">95</th><td>}</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;</td></tr>
<tr><th id="98">98</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo22getMinimalPhysRegClassEjRKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm16RegisterBankInfo22getMinimalPhysRegClassEjRKNS_18TargetRegisterInfoE">getMinimalPhysRegClass</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="15Reg" title='Reg' data-type='unsigned int' data-ref="15Reg">Reg</dfn>,</td></tr>
<tr><th id="99">99</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col6 decl" id="16TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="16TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="100">100</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(Reg) &amp;&amp; &quot;Reg must be a physreg&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(Reg) &amp;&amp; \&quot;Reg must be a physreg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 101, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="101">101</th><td>         <q>"Reg must be a physreg"</q>);</td></tr>
<tr><th id="102">102</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="17RegRCIt" title='RegRCIt' data-type='const llvm::DenseMapIterator&lt;unsigned int, const llvm::TargetRegisterClass *, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, const llvm::TargetRegisterClass *&gt;, false&gt; &amp;' data-ref="17RegRCIt">RegRCIt</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PhysRegMinimalRCs" title='llvm::RegisterBankInfo::PhysRegMinimalRCs' data-ref="llvm::RegisterBankInfo::PhysRegMinimalRCs">PhysRegMinimalRCs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>);</td></tr>
<tr><th id="103">103</th><td>  <b>if</b> (<a class="local col7 ref" href="#17RegRCIt" title='RegRCIt' data-ref="17RegRCIt">RegRCIt</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PhysRegMinimalRCs" title='llvm::RegisterBankInfo::PhysRegMinimalRCs' data-ref="llvm::RegisterBankInfo::PhysRegMinimalRCs">PhysRegMinimalRCs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="104">104</th><td>    <b>return</b> *<a class="local col7 ref" href="#17RegRCIt" title='RegRCIt' data-ref="17RegRCIt">RegRCIt</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, const llvm::TargetRegisterClass *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="105">105</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="18PhysRC" title='PhysRC' data-type='const llvm::TargetRegisterClass *' data-ref="18PhysRC">PhysRC</dfn> = <a class="local col6 ref" href="#16TRI" title='TRI' data-ref="16TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE">getMinimalPhysRegClass</a>(<a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>);</td></tr>
<tr><th id="106">106</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PhysRegMinimalRCs" title='llvm::RegisterBankInfo::PhysRegMinimalRCs' data-ref="llvm::RegisterBankInfo::PhysRegMinimalRCs">PhysRegMinimalRCs</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>]</a> = <a class="local col8 ref" href="#18PhysRC" title='PhysRC' data-ref="18PhysRC">PhysRC</a>;</td></tr>
<tr><th id="107">107</th><td>  <b>return</b> *<a class="local col8 ref" href="#18PhysRC" title='PhysRC' data-ref="18PhysRC">PhysRC</a>;</td></tr>
<tr><th id="108">108</th><td>}</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo25getRegBankFromConstraintsERKNS_12MachineInstrEjRKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBankFromConstraints' data-ref="_ZNK4llvm16RegisterBankInfo25getRegBankFromConstraintsERKNS_12MachineInstrEjRKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoE">getRegBankFromConstraints</dfn>(</td></tr>
<tr><th id="111">111</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="19MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20OpIdx" title='OpIdx' data-type='unsigned int' data-ref="20OpIdx">OpIdx</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col1 decl" id="21TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="21TII">TII</dfn>,</td></tr>
<tr><th id="112">112</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col2 decl" id="22TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="22TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="113">113</th><td>  <i>// The mapping of the registers may be available via the</i></td></tr>
<tr><th id="114">114</th><td><i>  // register class constraints.</i></td></tr>
<tr><th id="115">115</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="23RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="23RC">RC</dfn> = <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::getRegClassConstraint' data-ref="_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">getRegClassConstraint</a>(<a class="local col0 ref" href="#20OpIdx" title='OpIdx' data-ref="20OpIdx">OpIdx</a>, &amp;<a class="local col1 ref" href="#21TII" title='TII' data-ref="21TII">TII</a>, &amp;<a class="local col2 ref" href="#22TRI" title='TRI' data-ref="22TRI">TRI</a>);</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <b>if</b> (!<a class="local col3 ref" href="#23RC" title='RC' data-ref="23RC">RC</a>)</td></tr>
<tr><th id="118">118</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col4 decl" id="24RegBank" title='RegBank' data-type='const llvm::RegisterBank &amp;' data-ref="24RegBank">RegBank</dfn> = <a class="virtual member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE" title='llvm::RegisterBankInfo::getRegBankFromRegClass' data-ref="_ZNK4llvm16RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE">getRegBankFromRegClass</a>(*<a class="local col3 ref" href="#23RC" title='RC' data-ref="23RC">RC</a>);</td></tr>
<tr><th id="121">121</th><td>  <i>// Sanity check that the target properly implemented getRegBankFromRegClass.</i></td></tr>
<tr><th id="122">122</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegBank.covers(*RC) &amp;&amp; &quot;The mapping of the register bank does not make sense&quot;) ? void (0) : __assert_fail (&quot;RegBank.covers(*RC) &amp;&amp; \&quot;The mapping of the register bank does not make sense\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 123, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#24RegBank" title='RegBank' data-ref="24RegBank">RegBank</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank6coversERKNS_19TargetRegisterClassE" title='llvm::RegisterBank::covers' data-ref="_ZNK4llvm12RegisterBank6coversERKNS_19TargetRegisterClassE">covers</a>(*<a class="local col3 ref" href="#23RC" title='RC' data-ref="23RC">RC</a>) &amp;&amp;</td></tr>
<tr><th id="123">123</th><td>         <q>"The mapping of the register bank does not make sense"</q>);</td></tr>
<tr><th id="124">124</th><td>  <b>return</b> &amp;<a class="local col4 ref" href="#24RegBank" title='RegBank' data-ref="24RegBank">RegBank</a>;</td></tr>
<tr><th id="125">125</th><td>}</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</dfn>(</td></tr>
<tr><th id="128">128</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="25Reg" title='Reg' data-type='unsigned int' data-ref="25Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col6 decl" id="26RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="26RC">RC</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="27MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="27MRI">MRI</dfn>) {</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <i>// If the register already has a class, fallback to MRI::constrainRegClass.</i></td></tr>
<tr><th id="131">131</th><td>  <em>auto</em> &amp;<dfn class="local col8 decl" id="28RegClassOrBank" title='RegClassOrBank' data-type='const llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt; &amp;' data-ref="28RegClassOrBank">RegClassOrBank</dfn> = <a class="local col7 ref" href="#27MRI" title='MRI' data-ref="27MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankEj" title='llvm::MachineRegisterInfo::getRegClassOrRegBank' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankEj">getRegClassOrRegBank</a>(<a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg">Reg</a>);</td></tr>
<tr><th id="132">132</th><td>  <b>if</b> (<a class="local col8 ref" href="#28RegClassOrBank" title='RegClassOrBank' data-ref="28RegClassOrBank">RegClassOrBank</a>.<a class="ref" href="../../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion2isEv" title='llvm::PointerUnion::is' data-ref="_ZNK4llvm12PointerUnion2isEv">is</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;())</td></tr>
<tr><th id="133">133</th><td>    <b>return</b> <a class="local col7 ref" href="#27MRI" title='MRI' data-ref="27MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg">Reg</a>, &amp;<a class="local col6 ref" href="#26RC" title='RC' data-ref="26RC">RC</a>);</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col9 decl" id="29RB" title='RB' data-type='const llvm::RegisterBank *' data-ref="29RB">RB</dfn> = <a class="local col8 ref" href="#28RegClassOrBank" title='RegClassOrBank' data-ref="28RegClassOrBank">RegClassOrBank</a>.<a class="ref" href="../../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion3getEv" title='llvm::PointerUnion::get' data-ref="_ZNK4llvm12PointerUnion3getEv">get</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *&gt;();</td></tr>
<tr><th id="136">136</th><td>  <i>// Otherwise, all we can do is ensure the bank covers the class, and set it.</i></td></tr>
<tr><th id="137">137</th><td>  <b>if</b> (<a class="local col9 ref" href="#29RB" title='RB' data-ref="29RB">RB</a> &amp;&amp; !<a class="local col9 ref" href="#29RB" title='RB' data-ref="29RB">RB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank6coversERKNS_19TargetRegisterClassE" title='llvm::RegisterBank::covers' data-ref="_ZNK4llvm12RegisterBank6coversERKNS_19TargetRegisterClassE">covers</a>(<a class="local col6 ref" href="#26RC" title='RC' data-ref="26RC">RC</a>))</td></tr>
<tr><th id="138">138</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <i>// If nothing was set or the class is simply compatible, set it.</i></td></tr>
<tr><th id="141">141</th><td>  <a class="local col7 ref" href="#27MRI" title='MRI' data-ref="27MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg">Reg</a>, &amp;<a class="local col6 ref" href="#26RC" title='RC' data-ref="26RC">RC</a>);</td></tr>
<tr><th id="142">142</th><td>  <b>return</b> &amp;<a class="local col6 ref" href="#26RC" title='RC' data-ref="26RC">RC</a>;</td></tr>
<tr><th id="143">143</th><td>}</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><i class="doc" data-doc="_ZL10isCopyLikeRKN4llvm12MachineInstrE">/// Check whether or not<span class="command"> \p</span> <span class="arg">MI</span> should be treated like a copy</i></td></tr>
<tr><th id="146">146</th><td><i class="doc" data-doc="_ZL10isCopyLikeRKN4llvm12MachineInstrE">/// for the mappings.</i></td></tr>
<tr><th id="147">147</th><td><i class="doc" data-doc="_ZL10isCopyLikeRKN4llvm12MachineInstrE">/// Copy like instruction are special for mapping because</i></td></tr>
<tr><th id="148">148</th><td><i class="doc" data-doc="_ZL10isCopyLikeRKN4llvm12MachineInstrE">/// they don't have actual register constraints. Moreover,</i></td></tr>
<tr><th id="149">149</th><td><i class="doc" data-doc="_ZL10isCopyLikeRKN4llvm12MachineInstrE">/// they sometimes have register classes assigned and we can</i></td></tr>
<tr><th id="150">150</th><td><i class="doc" data-doc="_ZL10isCopyLikeRKN4llvm12MachineInstrE">/// just use that instead of failing to provide a generic mapping.</i></td></tr>
<tr><th id="151">151</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10isCopyLikeRKN4llvm12MachineInstrE" title='isCopyLike' data-type='bool isCopyLike(const llvm::MachineInstr &amp; MI)' data-ref="_ZL10isCopyLikeRKN4llvm12MachineInstrE">isCopyLike</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="30MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="30MI">MI</dfn>) {</td></tr>
<tr><th id="152">152</th><td>  <b>return</b> <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() || <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() ||</td></tr>
<tr><th id="153">153</th><td>         <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>;</td></tr>
<tr><th id="154">154</th><td>}</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="157">157</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrMappingImpl' data-ref="_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE">getInstrMappingImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="31MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="31MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="158">158</th><td>  <i>// For copies we want to walk over the operands and try to find one</i></td></tr>
<tr><th id="159">159</th><td><i>  // that has a register bank since the instruction itself will not get</i></td></tr>
<tr><th id="160">160</th><td><i>  // us any constraint.</i></td></tr>
<tr><th id="161">161</th><td>  <em>bool</em> <dfn class="local col2 decl" id="32IsCopyLike" title='IsCopyLike' data-type='bool' data-ref="32IsCopyLike">IsCopyLike</dfn> = <a class="tu ref" href="#_ZL10isCopyLikeRKN4llvm12MachineInstrE" title='isCopyLike' data-use='c' data-ref="_ZL10isCopyLikeRKN4llvm12MachineInstrE">isCopyLike</a>(<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>);</td></tr>
<tr><th id="162">162</th><td>  <i>// For copy like instruction, only the mapping of the definition</i></td></tr>
<tr><th id="163">163</th><td><i>  // is important. The rest is not constrained.</i></td></tr>
<tr><th id="164">164</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="33NumOperandsForMapping" title='NumOperandsForMapping' data-type='unsigned int' data-ref="33NumOperandsForMapping">NumOperandsForMapping</dfn> = <a class="local col2 ref" href="#32IsCopyLike" title='IsCopyLike' data-ref="32IsCopyLike">IsCopyLike</a> ? <var>1</var> : <a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="34MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="34MF">MF</dfn> = *<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="167">167</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="35STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="35STI">STI</dfn> = <a class="local col4 ref" href="#34MF" title='MF' data-ref="34MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="168">168</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col6 decl" id="36TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="36TRI">TRI</dfn> = *<a class="local col5 ref" href="#35STI" title='STI' data-ref="35STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="169">169</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="37MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="37MRI">MRI</dfn> = <a class="local col4 ref" href="#34MF" title='MF' data-ref="34MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="170">170</th><td>  <i>// We may need to query the instruction encoding to guess the mapping.</i></td></tr>
<tr><th id="171">171</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col8 decl" id="38TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="38TII">TII</dfn> = *<a class="local col5 ref" href="#35STI" title='STI' data-ref="35STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <i>// Before doing anything complicated check if the mapping is not</i></td></tr>
<tr><th id="174">174</th><td><i>  // directly available.</i></td></tr>
<tr><th id="175">175</th><td>  <em>bool</em> <dfn class="local col9 decl" id="39CompleteMapping" title='CompleteMapping' data-type='bool' data-ref="39CompleteMapping">CompleteMapping</dfn> = <b>true</b>;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *, <var>8</var>&gt; <dfn class="local col0 decl" id="40OperandsMapping" title='OperandsMapping' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 8&gt;' data-ref="40OperandsMapping">OperandsMapping</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col3 ref" href="#33NumOperandsForMapping" title='NumOperandsForMapping' data-ref="33NumOperandsForMapping">NumOperandsForMapping</a>);</td></tr>
<tr><th id="178">178</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="41OpIdx" title='OpIdx' data-type='unsigned int' data-ref="41OpIdx">OpIdx</dfn> = <var>0</var>, <dfn class="local col2 decl" id="42EndIdx" title='EndIdx' data-type='unsigned int' data-ref="42EndIdx">EndIdx</dfn> = <a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#41OpIdx" title='OpIdx' data-ref="41OpIdx">OpIdx</a> != <a class="local col2 ref" href="#42EndIdx" title='EndIdx' data-ref="42EndIdx">EndIdx</a>;</td></tr>
<tr><th id="179">179</th><td>       ++<a class="local col1 ref" href="#41OpIdx" title='OpIdx' data-ref="41OpIdx">OpIdx</a>) {</td></tr>
<tr><th id="180">180</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="43MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="43MO">MO</dfn> = <a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#41OpIdx" title='OpIdx' data-ref="41OpIdx">OpIdx</a>);</td></tr>
<tr><th id="181">181</th><td>    <b>if</b> (!<a class="local col3 ref" href="#43MO" title='MO' data-ref="43MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="182">182</th><td>      <b>continue</b>;</td></tr>
<tr><th id="183">183</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="44Reg" title='Reg' data-type='unsigned int' data-ref="44Reg">Reg</dfn> = <a class="local col3 ref" href="#43MO" title='MO' data-ref="43MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="184">184</th><td>    <b>if</b> (!<a class="local col4 ref" href="#44Reg" title='Reg' data-ref="44Reg">Reg</a>)</td></tr>
<tr><th id="185">185</th><td>      <b>continue</b>;</td></tr>
<tr><th id="186">186</th><td>    <i>// The register bank of Reg is just a side effect of the current</i></td></tr>
<tr><th id="187">187</th><td><i>    // excution and in particular, there is no reason to believe this</i></td></tr>
<tr><th id="188">188</th><td><i>    // is the best default mapping for the current instruction.  Keep</i></td></tr>
<tr><th id="189">189</th><td><i>    // it as an alternative register bank if we cannot figure out</i></td></tr>
<tr><th id="190">190</th><td><i>    // something.</i></td></tr>
<tr><th id="191">191</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col5 decl" id="45AltRegBank" title='AltRegBank' data-type='const llvm::RegisterBank *' data-ref="45AltRegBank">AltRegBank</dfn> = <a class="member" href="#_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col4 ref" href="#44Reg" title='Reg' data-ref="44Reg">Reg</a>, <a class="local col7 ref" href="#37MRI" title='MRI' data-ref="37MRI">MRI</a>, <a class="local col6 ref" href="#36TRI" title='TRI' data-ref="36TRI">TRI</a>);</td></tr>
<tr><th id="192">192</th><td>    <i>// For copy-like instruction, we want to reuse the register bank</i></td></tr>
<tr><th id="193">193</th><td><i>    // that is already set on Reg, if any, since those instructions do</i></td></tr>
<tr><th id="194">194</th><td><i>    // not have any constraints.</i></td></tr>
<tr><th id="195">195</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col6 decl" id="46CurRegBank" title='CurRegBank' data-type='const llvm::RegisterBank *' data-ref="46CurRegBank">CurRegBank</dfn> = <a class="local col2 ref" href="#32IsCopyLike" title='IsCopyLike' data-ref="32IsCopyLike">IsCopyLike</a> ? <a class="local col5 ref" href="#45AltRegBank" title='AltRegBank' data-ref="45AltRegBank">AltRegBank</a> : <b>nullptr</b>;</td></tr>
<tr><th id="196">196</th><td>    <b>if</b> (!<a class="local col6 ref" href="#46CurRegBank" title='CurRegBank' data-ref="46CurRegBank">CurRegBank</a>) {</td></tr>
<tr><th id="197">197</th><td>      <i>// If this is a target specific instruction, we can deduce</i></td></tr>
<tr><th id="198">198</th><td><i>      // the register bank from the encoding constraints.</i></td></tr>
<tr><th id="199">199</th><td>      <a class="local col6 ref" href="#46CurRegBank" title='CurRegBank' data-ref="46CurRegBank">CurRegBank</a> = <a class="member" href="#_ZNK4llvm16RegisterBankInfo25getRegBankFromConstraintsERKNS_12MachineInstrEjRKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBankFromConstraints' data-ref="_ZNK4llvm16RegisterBankInfo25getRegBankFromConstraintsERKNS_12MachineInstrEjRKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoE">getRegBankFromConstraints</a>(<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>, <a class="local col1 ref" href="#41OpIdx" title='OpIdx' data-ref="41OpIdx">OpIdx</a>, <a class="local col8 ref" href="#38TII" title='TII' data-ref="38TII">TII</a>, <a class="local col6 ref" href="#36TRI" title='TRI' data-ref="36TRI">TRI</a>);</td></tr>
<tr><th id="200">200</th><td>      <b>if</b> (!<a class="local col6 ref" href="#46CurRegBank" title='CurRegBank' data-ref="46CurRegBank">CurRegBank</a>) {</td></tr>
<tr><th id="201">201</th><td>        <i>// All our attempts failed, give up.</i></td></tr>
<tr><th id="202">202</th><td>        <a class="local col9 ref" href="#39CompleteMapping" title='CompleteMapping' data-ref="39CompleteMapping">CompleteMapping</a> = <b>false</b>;</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>        <b>if</b> (!<a class="local col2 ref" href="#32IsCopyLike" title='IsCopyLike' data-ref="32IsCopyLike">IsCopyLike</a>)</td></tr>
<tr><th id="205">205</th><td>          <i>// MI does not carry enough information to guess the mapping.</i></td></tr>
<tr><th id="206">206</th><td>          <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" title='llvm::RegisterBankInfo::getInvalidInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv">getInvalidInstructionMapping</a>();</td></tr>
<tr><th id="207">207</th><td>        <b>continue</b>;</td></tr>
<tr><th id="208">208</th><td>      }</td></tr>
<tr><th id="209">209</th><td>    }</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="47Size" title='Size' data-type='unsigned int' data-ref="47Size">Size</dfn> = <a class="member" href="#_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col4 ref" href="#44Reg" title='Reg' data-ref="44Reg">Reg</a>, <a class="local col7 ref" href="#37MRI" title='MRI' data-ref="37MRI">MRI</a>, <a class="local col6 ref" href="#36TRI" title='TRI' data-ref="36TRI">TRI</a>);</td></tr>
<tr><th id="212">212</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="local col8 decl" id="48ValMapping" title='ValMapping' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="48ValMapping">ValMapping</dfn> = &amp;<a class="member" href="#_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE" title='llvm::RegisterBankInfo::getValueMapping' data-ref="_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE">getValueMapping</a>(<var>0</var>, <a class="local col7 ref" href="#47Size" title='Size' data-ref="47Size">Size</a>, *<a class="local col6 ref" href="#46CurRegBank" title='CurRegBank' data-ref="46CurRegBank">CurRegBank</a>);</td></tr>
<tr><th id="213">213</th><td>    <b>if</b> (<a class="local col2 ref" href="#32IsCopyLike" title='IsCopyLike' data-ref="32IsCopyLike">IsCopyLike</a>) {</td></tr>
<tr><th id="214">214</th><td>      <b>if</b> (!<a class="local col0 ref" href="#40OperandsMapping" title='OperandsMapping' data-ref="40OperandsMapping">OperandsMapping</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>) {</td></tr>
<tr><th id="215">215</th><td>        <b>if</b> (<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>()) {</td></tr>
<tr><th id="216">216</th><td>          <i>// For reg_sequence, the result size does not match the input.</i></td></tr>
<tr><th id="217">217</th><td>          <em>unsigned</em> <dfn class="local col9 decl" id="49ResultSize" title='ResultSize' data-type='unsigned int' data-ref="49ResultSize">ResultSize</dfn> = <a class="member" href="#_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="218">218</th><td>                                              <a class="local col7 ref" href="#37MRI" title='MRI' data-ref="37MRI">MRI</a>, <a class="local col6 ref" href="#36TRI" title='TRI' data-ref="36TRI">TRI</a>);</td></tr>
<tr><th id="219">219</th><td>          <a class="local col0 ref" href="#40OperandsMapping" title='OperandsMapping' data-ref="40OperandsMapping">OperandsMapping</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = &amp;<a class="member" href="#_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE" title='llvm::RegisterBankInfo::getValueMapping' data-ref="_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE">getValueMapping</a>(<var>0</var>, <a class="local col9 ref" href="#49ResultSize" title='ResultSize' data-ref="49ResultSize">ResultSize</a>, *<a class="local col6 ref" href="#46CurRegBank" title='CurRegBank' data-ref="46CurRegBank">CurRegBank</a>);</td></tr>
<tr><th id="220">220</th><td>        } <b>else</b> {</td></tr>
<tr><th id="221">221</th><td>          <a class="local col0 ref" href="#40OperandsMapping" title='OperandsMapping' data-ref="40OperandsMapping">OperandsMapping</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="local col8 ref" href="#48ValMapping" title='ValMapping' data-ref="48ValMapping">ValMapping</a>;</td></tr>
<tr><th id="222">222</th><td>        }</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>        <a class="local col9 ref" href="#39CompleteMapping" title='CompleteMapping' data-ref="39CompleteMapping">CompleteMapping</a> = <b>true</b>;</td></tr>
<tr><th id="225">225</th><td>      }</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>      <b>break</b>;</td></tr>
<tr><th id="228">228</th><td>    }</td></tr>
<tr><th id="229">229</th><td>    <a class="local col0 ref" href="#40OperandsMapping" title='OperandsMapping' data-ref="40OperandsMapping">OperandsMapping</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#41OpIdx" title='OpIdx' data-ref="41OpIdx">OpIdx</a>]</a> = <a class="local col8 ref" href="#48ValMapping" title='ValMapping' data-ref="48ValMapping">ValMapping</a>;</td></tr>
<tr><th id="230">230</th><td>  }</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>  <b>if</b> (<a class="local col2 ref" href="#32IsCopyLike" title='IsCopyLike' data-ref="32IsCopyLike">IsCopyLike</a> &amp;&amp; !<a class="local col9 ref" href="#39CompleteMapping" title='CompleteMapping' data-ref="39CompleteMapping">CompleteMapping</a>)</td></tr>
<tr><th id="233">233</th><td>    <i>// No way to deduce the type from what we have.</i></td></tr>
<tr><th id="234">234</th><td>    <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" title='llvm::RegisterBankInfo::getInvalidInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv">getInvalidInstructionMapping</a>();</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CompleteMapping &amp;&amp; &quot;Setting an uncomplete mapping&quot;) ? void (0) : __assert_fail (&quot;CompleteMapping &amp;&amp; \&quot;Setting an uncomplete mapping\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 236, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#39CompleteMapping" title='CompleteMapping' data-ref="39CompleteMapping">CompleteMapping</a> &amp;&amp; <q>"Setting an uncomplete mapping"</q>);</td></tr>
<tr><th id="237">237</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="238">238</th><td>      <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::DefaultMappingID" title='llvm::RegisterBankInfo::DefaultMappingID' data-ref="llvm::RegisterBankInfo::DefaultMappingID">DefaultMappingID</a>, <i>/*Cost*/</i> <var>1</var>,</td></tr>
<tr><th id="239">239</th><td>      <i>/*OperandsMapping*/</i> <a class="member" href="#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col0 ref" href="#40OperandsMapping" title='OperandsMapping' data-ref="40OperandsMapping">OperandsMapping</a>),</td></tr>
<tr><th id="240">240</th><td>      <a class="local col3 ref" href="#33NumOperandsForMapping" title='NumOperandsForMapping' data-ref="33NumOperandsForMapping">NumOperandsForMapping</a>);</td></tr>
<tr><th id="241">241</th><td>}</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><i class="doc" data-doc="_ZL18hashPartialMappingjjPKN4llvm12RegisterBankE">/// Hashing function for PartialMapping.</i></td></tr>
<tr><th id="244">244</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/Hashing.h.html#llvm::hash_code" title='llvm::hash_code' data-ref="llvm::hash_code">hash_code</a> <dfn class="tu decl def" id="_ZL18hashPartialMappingjjPKN4llvm12RegisterBankE" title='hashPartialMapping' data-type='llvm::hash_code hashPartialMapping(unsigned int StartIdx, unsigned int Length, const llvm::RegisterBank * RegBank)' data-ref="_ZL18hashPartialMappingjjPKN4llvm12RegisterBankE">hashPartialMapping</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="50StartIdx" title='StartIdx' data-type='unsigned int' data-ref="50StartIdx">StartIdx</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="51Length" title='Length' data-type='unsigned int' data-ref="51Length">Length</dfn>,</td></tr>
<tr><th id="245">245</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col2 decl" id="52RegBank" title='RegBank' data-type='const llvm::RegisterBank *' data-ref="52RegBank">RegBank</dfn>) {</td></tr>
<tr><th id="246">246</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Hashing.h.html#_ZN4llvm12hash_combineEDpRKT_" title='llvm::hash_combine' data-ref="_ZN4llvm12hash_combineEDpRKT_">hash_combine</a>(<a class="local col0 ref" href="#50StartIdx" title='StartIdx' data-ref="50StartIdx">StartIdx</a>, <a class="local col1 ref" href="#51Length" title='Length' data-ref="51Length">Length</a>, <a class="local col2 ref" href="#52RegBank" title='RegBank' data-ref="52RegBank">RegBank</a> ? <a class="local col2 ref" href="#52RegBank" title='RegBank' data-ref="52RegBank">RegBank</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() : <var>0</var>);</td></tr>
<tr><th id="247">247</th><td>}</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><i class="doc">/// Overloaded version of hash_value for a PartialMapping.</i></td></tr>
<tr><th id="250">250</th><td><a class="type" href="../../../include/llvm/ADT/Hashing.h.html#llvm::hash_code" title='llvm::hash_code' data-ref="llvm::hash_code">hash_code</a></td></tr>
<tr><th id="251">251</th><td><span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm10hash_valueERKNS_16RegisterBankInfo14PartialMappingE" title='llvm::hash_value' data-ref="_ZN4llvm10hash_valueERKNS_16RegisterBankInfo14PartialMappingE">hash_value</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> &amp;<dfn class="local col3 decl" id="53PartMapping" title='PartMapping' data-type='const RegisterBankInfo::PartialMapping &amp;' data-ref="53PartMapping">PartMapping</dfn>) {</td></tr>
<tr><th id="252">252</th><td>  <b>return</b> <a class="tu ref" href="#_ZL18hashPartialMappingjjPKN4llvm12RegisterBankE" title='hashPartialMapping' data-use='c' data-ref="_ZL18hashPartialMappingjjPKN4llvm12RegisterBankE">hashPartialMapping</a>(<a class="local col3 ref" href="#53PartMapping" title='PartMapping' data-ref="53PartMapping">PartMapping</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::StartIdx" title='llvm::RegisterBankInfo::PartialMapping::StartIdx' data-ref="llvm::RegisterBankInfo::PartialMapping::StartIdx">StartIdx</a>, <a class="local col3 ref" href="#53PartMapping" title='PartMapping' data-ref="53PartMapping">PartMapping</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::Length" title='llvm::RegisterBankInfo::PartialMapping::Length' data-ref="llvm::RegisterBankInfo::PartialMapping::Length">Length</a>,</td></tr>
<tr><th id="253">253</th><td>                            <a class="local col3 ref" href="#53PartMapping" title='PartMapping' data-ref="53PartMapping">PartMapping</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank">RegBank</a>);</td></tr>
<tr><th id="254">254</th><td>}</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> &amp;</td></tr>
<tr><th id="257">257</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo17getPartialMappingEjjRKNS_12RegisterBankE" title='llvm::RegisterBankInfo::getPartialMapping' data-ref="_ZNK4llvm16RegisterBankInfo17getPartialMappingEjjRKNS_12RegisterBankE">getPartialMapping</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="54StartIdx" title='StartIdx' data-type='unsigned int' data-ref="54StartIdx">StartIdx</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="55Length" title='Length' data-type='unsigned int' data-ref="55Length">Length</dfn>,</td></tr>
<tr><th id="258">258</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col6 decl" id="56RegBank" title='RegBank' data-type='const llvm::RegisterBank &amp;' data-ref="56RegBank">RegBank</dfn>) <em>const</em> {</td></tr>
<tr><th id="259">259</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#37" title='NumPartialMappingsAccessed' data-ref="NumPartialMappingsAccessed">NumPartialMappingsAccessed</a>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <a class="type" href="../../../include/llvm/ADT/Hashing.h.html#llvm::hash_code" title='llvm::hash_code' data-ref="llvm::hash_code">hash_code</a> <dfn class="local col7 decl" id="57Hash" title='Hash' data-type='llvm::hash_code' data-ref="57Hash">Hash</dfn> = <a class="tu ref" href="#_ZL18hashPartialMappingjjPKN4llvm12RegisterBankE" title='hashPartialMapping' data-use='c' data-ref="_ZL18hashPartialMappingjjPKN4llvm12RegisterBankE">hashPartialMapping</a>(<a class="local col4 ref" href="#54StartIdx" title='StartIdx' data-ref="54StartIdx">StartIdx</a>, <a class="local col5 ref" href="#55Length" title='Length' data-ref="55Length">Length</a>, &amp;<a class="local col6 ref" href="#56RegBank" title='RegBank' data-ref="56RegBank">RegBank</a>);</td></tr>
<tr><th id="262">262</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="58It" title='It' data-type='const llvm::DenseMapIterator&lt;unsigned int, std::unique_ptr&lt;const llvm::RegisterBankInfo::PartialMapping, std::default_delete&lt;const llvm::RegisterBankInfo::PartialMapping&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::unique_ptr&lt;const llvm::RegisterBankInfo::PartialMapping, std::default_delete&lt;const llvm::RegisterBankInfo::PartialMapping&gt; &gt; &gt;, false&gt; &amp;' data-ref="58It">It</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::MapOfPartialMappings" title='llvm::RegisterBankInfo::MapOfPartialMappings' data-ref="llvm::RegisterBankInfo::MapOfPartialMappings">MapOfPartialMappings</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="ref fake" href="../../../include/llvm/ADT/Hashing.h.html#_ZNK4llvm9hash_codecvmEv" title='llvm::hash_code::operator unsigned long' data-ref="_ZNK4llvm9hash_codecvmEv"></a><a class="local col7 ref" href="#57Hash" title='Hash' data-ref="57Hash">Hash</a>);</td></tr>
<tr><th id="263">263</th><td>  <b>if</b> (<a class="local col8 ref" href="#58It" title='It' data-ref="58It">It</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::MapOfPartialMappings" title='llvm::RegisterBankInfo::MapOfPartialMappings' data-ref="llvm::RegisterBankInfo::MapOfPartialMappings">MapOfPartialMappings</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="264">264</th><td>    <b>return</b> <a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="local col8 ref" href="#58It" title='It' data-ref="58It">It</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::unique_ptr&lt;const llvm::RegisterBankInfo::PartialMapping, std::default_delete&lt;const llvm::RegisterBankInfo::PartialMapping&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#35" title='NumPartialMappingsCreated' data-ref="NumPartialMappingsCreated">NumPartialMappingsCreated</a>;</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="59PartMapping" title='PartMapping' data-type='std::unique_ptr&lt;const llvm::RegisterBankInfo::PartialMapping, std::default_delete&lt;const llvm::RegisterBankInfo::PartialMapping&gt; &gt; &amp;' data-ref="59PartMapping">PartMapping</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::MapOfPartialMappings" title='llvm::RegisterBankInfo::MapOfPartialMappings' data-ref="llvm::RegisterBankInfo::MapOfPartialMappings">MapOfPartialMappings</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fake" href="../../../include/llvm/ADT/Hashing.h.html#_ZNK4llvm9hash_codecvmEv" title='llvm::hash_code::operator unsigned long' data-ref="_ZNK4llvm9hash_codecvmEv"></a><a class="local col7 ref" href="#57Hash" title='Hash' data-ref="57Hash">Hash</a>]</a>;</td></tr>
<tr><th id="269">269</th><td>  <a class="local col9 ref" href="#59PartMapping" title='PartMapping' data-ref="59PartMapping">PartMapping</a> <a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a>&gt;(<span class='refarg'><a class="local col4 ref" href="#54StartIdx" title='StartIdx' data-ref="54StartIdx">StartIdx</a></span>, <span class='refarg'><a class="local col5 ref" href="#55Length" title='Length' data-ref="55Length">Length</a></span>, <a class="local col6 ref" href="#56RegBank" title='RegBank' data-ref="56RegBank">RegBank</a>);</td></tr>
<tr><th id="270">270</th><td>  <b>return</b> <a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="local col9 ref" href="#59PartMapping" title='PartMapping' data-ref="59PartMapping">PartMapping</a>;</td></tr>
<tr><th id="271">271</th><td>}</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> &amp;</td></tr>
<tr><th id="274">274</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE" title='llvm::RegisterBankInfo::getValueMapping' data-ref="_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE">getValueMapping</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="60StartIdx" title='StartIdx' data-type='unsigned int' data-ref="60StartIdx">StartIdx</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="61Length" title='Length' data-type='unsigned int' data-ref="61Length">Length</dfn>,</td></tr>
<tr><th id="275">275</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col2 decl" id="62RegBank" title='RegBank' data-type='const llvm::RegisterBank &amp;' data-ref="62RegBank">RegBank</dfn>) <em>const</em> {</td></tr>
<tr><th id="276">276</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16RegisterBankInfo15getValueMappingEPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::getValueMapping' data-ref="_ZNK4llvm16RegisterBankInfo15getValueMappingEPKNS0_14PartialMappingEj">getValueMapping</a>(&amp;<a class="member" href="#_ZNK4llvm16RegisterBankInfo17getPartialMappingEjjRKNS_12RegisterBankE" title='llvm::RegisterBankInfo::getPartialMapping' data-ref="_ZNK4llvm16RegisterBankInfo17getPartialMappingEjjRKNS_12RegisterBankE">getPartialMapping</a>(<a class="local col0 ref" href="#60StartIdx" title='StartIdx' data-ref="60StartIdx">StartIdx</a>, <a class="local col1 ref" href="#61Length" title='Length' data-ref="61Length">Length</a>, <a class="local col2 ref" href="#62RegBank" title='RegBank' data-ref="62RegBank">RegBank</a>), <var>1</var>);</td></tr>
<tr><th id="277">277</th><td>}</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/Hashing.h.html#llvm::hash_code" title='llvm::hash_code' data-ref="llvm::hash_code">hash_code</a></td></tr>
<tr><th id="280">280</th><td><dfn class="tu decl def" id="_ZL16hashValueMappingPKN4llvm16RegisterBankInfo14PartialMappingEj" title='hashValueMapping' data-type='llvm::hash_code hashValueMapping(const RegisterBankInfo::PartialMapping * BreakDown, unsigned int NumBreakDowns)' data-ref="_ZL16hashValueMappingPKN4llvm16RegisterBankInfo14PartialMappingEj">hashValueMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> *<dfn class="local col3 decl" id="63BreakDown" title='BreakDown' data-type='const RegisterBankInfo::PartialMapping *' data-ref="63BreakDown">BreakDown</dfn>,</td></tr>
<tr><th id="281">281</th><td>                 <em>unsigned</em> <dfn class="local col4 decl" id="64NumBreakDowns" title='NumBreakDowns' data-type='unsigned int' data-ref="64NumBreakDowns">NumBreakDowns</dfn>) {</td></tr>
<tr><th id="282">282</th><td>  <b>if</b> (<a class="macro" href="../../../include/llvm/Support/Compiler.h.html#187" title="__builtin_expect((bool)(NumBreakDowns == 1), true)" data-ref="_M/LLVM_LIKELY">LLVM_LIKELY</a>(<a class="local col4 ref" href="#64NumBreakDowns" title='NumBreakDowns' data-ref="64NumBreakDowns">NumBreakDowns</a> == <var>1</var>))</td></tr>
<tr><th id="283">283</th><td>    <b>return</b> <a class="ref" href="#_ZN4llvm10hash_valueERKNS_16RegisterBankInfo14PartialMappingE" title='llvm::hash_value' data-ref="_ZN4llvm10hash_valueERKNS_16RegisterBankInfo14PartialMappingE">hash_value</a>(*<a class="local col3 ref" href="#63BreakDown" title='BreakDown' data-ref="63BreakDown">BreakDown</a>);</td></tr>
<tr><th id="284">284</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span>, <var>8</var>&gt; <dfn class="local col5 decl" id="65Hashes" title='Hashes' data-type='SmallVector&lt;size_t, 8&gt;' data-ref="65Hashes">Hashes</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col4 ref" href="#64NumBreakDowns" title='NumBreakDowns' data-ref="64NumBreakDowns">NumBreakDowns</a>);</td></tr>
<tr><th id="285">285</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="66Idx" title='Idx' data-type='unsigned int' data-ref="66Idx">Idx</dfn> = <var>0</var>; <a class="local col6 ref" href="#66Idx" title='Idx' data-ref="66Idx">Idx</a> != <a class="local col4 ref" href="#64NumBreakDowns" title='NumBreakDowns' data-ref="64NumBreakDowns">NumBreakDowns</a>; ++<a class="local col6 ref" href="#66Idx" title='Idx' data-ref="66Idx">Idx</a>)</td></tr>
<tr><th id="286">286</th><td>    <a class="local col5 ref" href="#65Hashes" title='Hashes' data-ref="65Hashes">Hashes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../../include/llvm/ADT/Hashing.h.html#_ZNK4llvm9hash_codecvmEv" title='llvm::hash_code::operator unsigned long' data-ref="_ZNK4llvm9hash_codecvmEv"></a><a class="ref" href="#_ZN4llvm10hash_valueERKNS_16RegisterBankInfo14PartialMappingE" title='llvm::hash_value' data-ref="_ZN4llvm10hash_valueERKNS_16RegisterBankInfo14PartialMappingE">hash_value</a>(<a class="local col3 ref" href="#63BreakDown" title='BreakDown' data-ref="63BreakDown">BreakDown</a>[<a class="local col6 ref" href="#66Idx" title='Idx' data-ref="66Idx">Idx</a>]));</td></tr>
<tr><th id="287">287</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Hashing.h.html#_ZN4llvm18hash_combine_rangeET_S0_" title='llvm::hash_combine_range' data-ref="_ZN4llvm18hash_combine_rangeET_S0_">hash_combine_range</a>(<a class="local col5 ref" href="#65Hashes" title='Hashes' data-ref="65Hashes">Hashes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col5 ref" href="#65Hashes" title='Hashes' data-ref="65Hashes">Hashes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="288">288</th><td>}</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> &amp;</td></tr>
<tr><th id="291">291</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo15getValueMappingEPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::getValueMapping' data-ref="_ZNK4llvm16RegisterBankInfo15getValueMappingEPKNS0_14PartialMappingEj">getValueMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> *<dfn class="local col7 decl" id="67BreakDown" title='BreakDown' data-type='const llvm::RegisterBankInfo::PartialMapping *' data-ref="67BreakDown">BreakDown</dfn>,</td></tr>
<tr><th id="292">292</th><td>                                  <em>unsigned</em> <dfn class="local col8 decl" id="68NumBreakDowns" title='NumBreakDowns' data-type='unsigned int' data-ref="68NumBreakDowns">NumBreakDowns</dfn>) <em>const</em> {</td></tr>
<tr><th id="293">293</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#41" title='NumValueMappingsAccessed' data-ref="NumValueMappingsAccessed">NumValueMappingsAccessed</a>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <a class="type" href="../../../include/llvm/ADT/Hashing.h.html#llvm::hash_code" title='llvm::hash_code' data-ref="llvm::hash_code">hash_code</a> <dfn class="local col9 decl" id="69Hash" title='Hash' data-type='llvm::hash_code' data-ref="69Hash">Hash</dfn> = <a class="tu ref" href="#_ZL16hashValueMappingPKN4llvm16RegisterBankInfo14PartialMappingEj" title='hashValueMapping' data-use='c' data-ref="_ZL16hashValueMappingPKN4llvm16RegisterBankInfo14PartialMappingEj">hashValueMapping</a>(<a class="local col7 ref" href="#67BreakDown" title='BreakDown' data-ref="67BreakDown">BreakDown</a>, <a class="local col8 ref" href="#68NumBreakDowns" title='NumBreakDowns' data-ref="68NumBreakDowns">NumBreakDowns</a>);</td></tr>
<tr><th id="296">296</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="70It" title='It' data-type='const llvm::DenseMapIterator&lt;unsigned int, std::unique_ptr&lt;const llvm::RegisterBankInfo::ValueMapping, std::default_delete&lt;const llvm::RegisterBankInfo::ValueMapping&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::unique_ptr&lt;const llvm::RegisterBankInfo::ValueMapping, std::default_delete&lt;const llvm::RegisterBankInfo::ValueMapping&gt; &gt; &gt;, false&gt; &amp;' data-ref="70It">It</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::MapOfValueMappings" title='llvm::RegisterBankInfo::MapOfValueMappings' data-ref="llvm::RegisterBankInfo::MapOfValueMappings">MapOfValueMappings</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="ref fake" href="../../../include/llvm/ADT/Hashing.h.html#_ZNK4llvm9hash_codecvmEv" title='llvm::hash_code::operator unsigned long' data-ref="_ZNK4llvm9hash_codecvmEv"></a><a class="local col9 ref" href="#69Hash" title='Hash' data-ref="69Hash">Hash</a>);</td></tr>
<tr><th id="297">297</th><td>  <b>if</b> (<a class="local col0 ref" href="#70It" title='It' data-ref="70It">It</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::MapOfValueMappings" title='llvm::RegisterBankInfo::MapOfValueMappings' data-ref="llvm::RegisterBankInfo::MapOfValueMappings">MapOfValueMappings</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="298">298</th><td>    <b>return</b> <a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="local col0 ref" href="#70It" title='It' data-ref="70It">It</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::unique_ptr&lt;const llvm::RegisterBankInfo::ValueMapping, std::default_delete&lt;const llvm::RegisterBankInfo::ValueMapping&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#39" title='NumValueMappingsCreated' data-ref="NumValueMappingsCreated">NumValueMappingsCreated</a>;</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <em>auto</em> &amp;<dfn class="local col1 decl" id="71ValMapping" title='ValMapping' data-type='std::unique_ptr&lt;const llvm::RegisterBankInfo::ValueMapping, std::default_delete&lt;const llvm::RegisterBankInfo::ValueMapping&gt; &gt; &amp;' data-ref="71ValMapping">ValMapping</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::MapOfValueMappings" title='llvm::RegisterBankInfo::MapOfValueMappings' data-ref="llvm::RegisterBankInfo::MapOfValueMappings">MapOfValueMappings</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fake" href="../../../include/llvm/ADT/Hashing.h.html#_ZNK4llvm9hash_codecvmEv" title='llvm::hash_code::operator unsigned long' data-ref="_ZNK4llvm9hash_codecvmEv"></a><a class="local col9 ref" href="#69Hash" title='Hash' data-ref="69Hash">Hash</a>]</a>;</td></tr>
<tr><th id="303">303</th><td>  <a class="local col1 ref" href="#71ValMapping" title='ValMapping' data-ref="71ValMapping">ValMapping</a> <a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a>&gt;(<span class='refarg'><a class="local col7 ref" href="#67BreakDown" title='BreakDown' data-ref="67BreakDown">BreakDown</a></span>, <span class='refarg'><a class="local col8 ref" href="#68NumBreakDowns" title='NumBreakDowns' data-ref="68NumBreakDowns">NumBreakDowns</a></span>);</td></tr>
<tr><th id="304">304</th><td>  <b>return</b> <a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="local col1 ref" href="#71ValMapping" title='ValMapping' data-ref="71ValMapping">ValMapping</a>;</td></tr>
<tr><th id="305">305</th><td>}</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><b>template</b> &lt;<b>typename</b> Iterator&gt;</td></tr>
<tr><th id="308">308</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *</td></tr>
<tr><th id="309">309</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo18getOperandsMappingET_S1_" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingET_S1_">getOperandsMapping</dfn>(Iterator <dfn class="local col2 decl" id="72Begin" title='Begin' data-type='Iterator' data-ref="72Begin">Begin</dfn>, Iterator <dfn class="local col3 decl" id="73End" title='End' data-type='Iterator' data-ref="73End">End</dfn>) <em>const</em> {</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#45" title='NumOperandsMappingsAccessed' data-ref="NumOperandsMappingsAccessed">NumOperandsMappingsAccessed</a>;</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <i>// The addresses of the value mapping are unique.</i></td></tr>
<tr><th id="314">314</th><td><i>  // Therefore, we can use them directly to hash the operand mapping.</i></td></tr>
<tr><th id="315">315</th><td>  <a class="type" href="../../../include/llvm/ADT/Hashing.h.html#llvm::hash_code" title='llvm::hash_code' data-ref="llvm::hash_code">hash_code</a> <dfn class="local col4 decl" id="74Hash" title='Hash' data-type='llvm::hash_code' data-ref="74Hash">Hash</dfn> = hash_combine_range(<a class="local col2 ref" href="#72Begin" title='Begin' data-ref="72Begin">Begin</a>, <a class="local col3 ref" href="#73End" title='End' data-ref="73End">End</a>);</td></tr>
<tr><th id="316">316</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="75Res" title='Res' data-type='std::unique_ptr&lt;llvm::RegisterBankInfo::ValueMapping [], std::default_delete&lt;llvm::RegisterBankInfo::ValueMapping []&gt; &gt; &amp;' data-ref="75Res">Res</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::MapOfOperandsMappings" title='llvm::RegisterBankInfo::MapOfOperandsMappings' data-ref="llvm::RegisterBankInfo::MapOfOperandsMappings">MapOfOperandsMappings</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fake" href="../../../include/llvm/ADT/Hashing.h.html#_ZNK4llvm9hash_codecvmEv" title='llvm::hash_code::operator unsigned long' data-ref="_ZNK4llvm9hash_codecvmEv"></a><a class="local col4 ref" href="#74Hash" title='Hash' data-ref="74Hash">Hash</a>]</a>;</td></tr>
<tr><th id="317">317</th><td>  <b>if</b> (<a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EcvbEv" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator bool' data-ref="_ZNKSt10unique_ptrIA_T_T0_EcvbEv"></a><a class="local col5 ref" href="#75Res" title='Res' data-ref="75Res">Res</a>)</td></tr>
<tr><th id="318">318</th><td>    <b>return</b> <a class="local col5 ref" href="#75Res" title='Res' data-ref="75Res">Res</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_E3getEv" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::get' data-ref="_ZNKSt10unique_ptrIA_T_T0_E3getEv">get</a>();</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#43" title='NumOperandsMappingsCreated' data-ref="NumOperandsMappingsCreated">NumOperandsMappingsCreated</a>;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <i>// Create the array of ValueMapping.</i></td></tr>
<tr><th id="323">323</th><td><i>  // Note: this array will not hash to this instance of operands</i></td></tr>
<tr><th id="324">324</th><td><i>  // mapping, because we use the pointer of the ValueMapping</i></td></tr>
<tr><th id="325">325</th><td><i>  // to hash and we expect them to uniquely identify an instance</i></td></tr>
<tr><th id="326">326</th><td><i>  // of value mapping.</i></td></tr>
<tr><th id="327">327</th><td>  <a class="local col5 ref" href="#75Res" title='Res' data-ref="75Res">Res</a> = <span class="namespace">llvm::</span>make_unique&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a>[]&gt;(<span class="namespace">std::</span>distance(<a class="local col2 ref" href="#72Begin" title='Begin' data-ref="72Begin">Begin</a>, <a class="local col3 ref" href="#73End" title='End' data-ref="73End">End</a>));</td></tr>
<tr><th id="328">328</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="76Idx" title='Idx' data-type='unsigned int' data-ref="76Idx">Idx</dfn> = <var>0</var>;</td></tr>
<tr><th id="329">329</th><td>  <b>for</b> (Iterator <dfn class="local col7 decl" id="77It" title='It' data-type='Iterator' data-ref="77It">It</dfn> = <a class="local col2 ref" href="#72Begin" title='Begin' data-ref="72Begin">Begin</a>; <a class="local col7 ref" href="#77It" title='It' data-ref="77It">It</a> != <a class="local col3 ref" href="#73End" title='End' data-ref="73End">End</a>; ++<a class="local col7 ref" href="#77It" title='It' data-ref="77It">It</a>, ++<a class="local col6 ref" href="#76Idx" title='Idx' data-ref="76Idx">Idx</a>) {</td></tr>
<tr><th id="330">330</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="local col8 decl" id="78ValMap" title='ValMap' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="78ValMap">ValMap</dfn> = *<a class="local col7 ref" href="#77It" title='It' data-ref="77It">It</a>;</td></tr>
<tr><th id="331">331</th><td>    <b>if</b> (!<a class="local col8 ref" href="#78ValMap" title='ValMap' data-ref="78ValMap">ValMap</a>)</td></tr>
<tr><th id="332">332</th><td>      <b>continue</b>;</td></tr>
<tr><th id="333">333</th><td>    <a class="local col5 ref" href="#75Res" title='Res' data-ref="75Res">Res</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col6 ref" href="#76Idx" title='Idx' data-ref="76Idx">Idx</a>]</a> <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#142" title='llvm::RegisterBankInfo::ValueMapping::operator=' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingaSERKS1_">=</a> *<a class="local col8 ref" href="#78ValMap" title='ValMap' data-ref="78ValMap">ValMap</a>;</td></tr>
<tr><th id="334">334</th><td>  }</td></tr>
<tr><th id="335">335</th><td>  <b>return</b> <a class="local col5 ref" href="#75Res" title='Res' data-ref="75Res">Res</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_E3getEv" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::get' data-ref="_ZNKSt10unique_ptrIA_T_T0_E3getEv">get</a>();</td></tr>
<tr><th id="336">336</th><td>}</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</dfn>(</td></tr>
<tr><th id="339">339</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *&gt; &amp;<dfn class="local col9 decl" id="79OpdsMapping" title='OpdsMapping' data-type='const SmallVectorImpl&lt;const RegisterBankInfo::ValueMapping *&gt; &amp;' data-ref="79OpdsMapping">OpdsMapping</dfn>)</td></tr>
<tr><th id="340">340</th><td>    <em>const</em> {</td></tr>
<tr><th id="341">341</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16RegisterBankInfo18getOperandsMappingET_S1_" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingET_S1_">getOperandsMapping</a>(<a class="local col9 ref" href="#79OpdsMapping" title='OpdsMapping' data-ref="79OpdsMapping">OpdsMapping</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col9 ref" href="#79OpdsMapping" title='OpdsMapping' data-ref="79OpdsMapping">OpdsMapping</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZNK4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="342">342</th><td>}</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</dfn>(</td></tr>
<tr><th id="345">345</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/initializer_list.html#std::initializer_list" title='std::initializer_list' data-ref="std::initializer_list">initializer_list</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *&gt; <dfn class="local col0 decl" id="80OpdsMapping" title='OpdsMapping' data-type='std::initializer_list&lt;const RegisterBankInfo::ValueMapping *&gt;' data-ref="80OpdsMapping">OpdsMapping</dfn>)</td></tr>
<tr><th id="346">346</th><td>    <em>const</em> {</td></tr>
<tr><th id="347">347</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16RegisterBankInfo18getOperandsMappingET_S1_" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingET_S1_">getOperandsMapping</a>(<a class="local col0 ref" href="#80OpdsMapping" title='OpdsMapping' data-ref="80OpdsMapping">OpdsMapping</a>.<a class="ref" href="../../../../../include/c++/7/initializer_list.html#_ZNKSt16initializer_list5beginEv" title='std::initializer_list::begin' data-ref="_ZNKSt16initializer_list5beginEv">begin</a>(), <a class="local col0 ref" href="#80OpdsMapping" title='OpdsMapping' data-ref="80OpdsMapping">OpdsMapping</a>.<a class="ref" href="../../../../../include/c++/7/initializer_list.html#_ZNKSt16initializer_list3endEv" title='std::initializer_list::end' data-ref="_ZNKSt16initializer_list3endEv">end</a>());</td></tr>
<tr><th id="348">348</th><td>}</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/Hashing.h.html#llvm::hash_code" title='llvm::hash_code' data-ref="llvm::hash_code">hash_code</a></td></tr>
<tr><th id="351">351</th><td><dfn class="tu decl def" id="_ZL22hashInstructionMappingjjPKN4llvm16RegisterBankInfo12ValueMappingEj" title='hashInstructionMapping' data-type='llvm::hash_code hashInstructionMapping(unsigned int ID, unsigned int Cost, const RegisterBankInfo::ValueMapping * OperandsMapping, unsigned int NumOperands)' data-ref="_ZL22hashInstructionMappingjjPKN4llvm16RegisterBankInfo12ValueMappingEj">hashInstructionMapping</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="81ID" title='ID' data-type='unsigned int' data-ref="81ID">ID</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="82Cost" title='Cost' data-type='unsigned int' data-ref="82Cost">Cost</dfn>,</td></tr>
<tr><th id="352">352</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="local col3 decl" id="83OperandsMapping" title='OperandsMapping' data-type='const RegisterBankInfo::ValueMapping *' data-ref="83OperandsMapping">OperandsMapping</dfn>,</td></tr>
<tr><th id="353">353</th><td>                       <em>unsigned</em> <dfn class="local col4 decl" id="84NumOperands" title='NumOperands' data-type='unsigned int' data-ref="84NumOperands">NumOperands</dfn>) {</td></tr>
<tr><th id="354">354</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Hashing.h.html#_ZN4llvm12hash_combineEDpRKT_" title='llvm::hash_combine' data-ref="_ZN4llvm12hash_combineEDpRKT_">hash_combine</a>(<a class="local col1 ref" href="#81ID" title='ID' data-ref="81ID">ID</a>, <a class="local col2 ref" href="#82Cost" title='Cost' data-ref="82Cost">Cost</a>, <a class="local col3 ref" href="#83OperandsMapping" title='OperandsMapping' data-ref="83OperandsMapping">OperandsMapping</a>, <a class="local col4 ref" href="#84NumOperands" title='NumOperands' data-ref="84NumOperands">NumOperands</a>);</td></tr>
<tr><th id="355">355</th><td>}</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="358">358</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo25getInstructionMappingImplEbjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMappingImpl' data-ref="_ZNK4llvm16RegisterBankInfo25getInstructionMappingImplEbjjPKNS0_12ValueMappingEj">getInstructionMappingImpl</dfn>(</td></tr>
<tr><th id="359">359</th><td>    <em>bool</em> <dfn class="local col5 decl" id="85IsInvalid" title='IsInvalid' data-type='bool' data-ref="85IsInvalid">IsInvalid</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="86ID" title='ID' data-type='unsigned int' data-ref="86ID">ID</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="87Cost" title='Cost' data-type='unsigned int' data-ref="87Cost">Cost</dfn>,</td></tr>
<tr><th id="360">360</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="local col8 decl" id="88OperandsMapping" title='OperandsMapping' data-type='const RegisterBankInfo::ValueMapping *' data-ref="88OperandsMapping">OperandsMapping</dfn>,</td></tr>
<tr><th id="361">361</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="89NumOperands" title='NumOperands' data-type='unsigned int' data-ref="89NumOperands">NumOperands</dfn>) <em>const</em> {</td></tr>
<tr><th id="362">362</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((IsInvalid &amp;&amp; ID == InvalidMappingID &amp;&amp; Cost == 0 &amp;&amp; OperandsMapping == nullptr &amp;&amp; NumOperands == 0) || !IsInvalid) &amp;&amp; &quot;Mismatch argument for invalid input&quot;) ? void (0) : __assert_fail (&quot;((IsInvalid &amp;&amp; ID == InvalidMappingID &amp;&amp; Cost == 0 &amp;&amp; OperandsMapping == nullptr &amp;&amp; NumOperands == 0) || !IsInvalid) &amp;&amp; \&quot;Mismatch argument for invalid input\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 365, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="local col5 ref" href="#85IsInvalid" title='IsInvalid' data-ref="85IsInvalid">IsInvalid</a> &amp;&amp; <a class="local col6 ref" href="#86ID" title='ID' data-ref="86ID">ID</a> == <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InvalidMappingID" title='llvm::RegisterBankInfo::InvalidMappingID' data-ref="llvm::RegisterBankInfo::InvalidMappingID">InvalidMappingID</a> &amp;&amp; <a class="local col7 ref" href="#87Cost" title='Cost' data-ref="87Cost">Cost</a> == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="363">363</th><td>           <a class="local col8 ref" href="#88OperandsMapping" title='OperandsMapping' data-ref="88OperandsMapping">OperandsMapping</a> == <b>nullptr</b> &amp;&amp; <a class="local col9 ref" href="#89NumOperands" title='NumOperands' data-ref="89NumOperands">NumOperands</a> == <var>0</var>) ||</td></tr>
<tr><th id="364">364</th><td>          !<a class="local col5 ref" href="#85IsInvalid" title='IsInvalid' data-ref="85IsInvalid">IsInvalid</a>) &amp;&amp;</td></tr>
<tr><th id="365">365</th><td>         <q>"Mismatch argument for invalid input"</q>);</td></tr>
<tr><th id="366">366</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#49" title='NumInstructionMappingsAccessed' data-ref="NumInstructionMappingsAccessed">NumInstructionMappingsAccessed</a>;</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <a class="type" href="../../../include/llvm/ADT/Hashing.h.html#llvm::hash_code" title='llvm::hash_code' data-ref="llvm::hash_code">hash_code</a> <dfn class="local col0 decl" id="90Hash" title='Hash' data-type='llvm::hash_code' data-ref="90Hash">Hash</dfn> =</td></tr>
<tr><th id="369">369</th><td>      <a class="tu ref" href="#_ZL22hashInstructionMappingjjPKN4llvm16RegisterBankInfo12ValueMappingEj" title='hashInstructionMapping' data-use='c' data-ref="_ZL22hashInstructionMappingjjPKN4llvm16RegisterBankInfo12ValueMappingEj">hashInstructionMapping</a>(<a class="local col6 ref" href="#86ID" title='ID' data-ref="86ID">ID</a>, <a class="local col7 ref" href="#87Cost" title='Cost' data-ref="87Cost">Cost</a>, <a class="local col8 ref" href="#88OperandsMapping" title='OperandsMapping' data-ref="88OperandsMapping">OperandsMapping</a>, <a class="local col9 ref" href="#89NumOperands" title='NumOperands' data-ref="89NumOperands">NumOperands</a>);</td></tr>
<tr><th id="370">370</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="91It" title='It' data-type='const llvm::DenseMapIterator&lt;unsigned int, std::unique_ptr&lt;const llvm::RegisterBankInfo::InstructionMapping, std::default_delete&lt;const llvm::RegisterBankInfo::InstructionMapping&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::unique_ptr&lt;const llvm::RegisterBankInfo::InstructionMapping, std::default_delete&lt;const llvm::RegisterBankInfo::InstructionMapping&gt; &gt; &gt;, false&gt; &amp;' data-ref="91It">It</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::MapOfInstructionMappings" title='llvm::RegisterBankInfo::MapOfInstructionMappings' data-ref="llvm::RegisterBankInfo::MapOfInstructionMappings">MapOfInstructionMappings</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="ref fake" href="../../../include/llvm/ADT/Hashing.h.html#_ZNK4llvm9hash_codecvmEv" title='llvm::hash_code::operator unsigned long' data-ref="_ZNK4llvm9hash_codecvmEv"></a><a class="local col0 ref" href="#90Hash" title='Hash' data-ref="90Hash">Hash</a>);</td></tr>
<tr><th id="371">371</th><td>  <b>if</b> (<a class="local col1 ref" href="#91It" title='It' data-ref="91It">It</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::MapOfInstructionMappings" title='llvm::RegisterBankInfo::MapOfInstructionMappings' data-ref="llvm::RegisterBankInfo::MapOfInstructionMappings">MapOfInstructionMappings</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="372">372</th><td>    <b>return</b> <a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="local col1 ref" href="#91It" title='It' data-ref="91It">It</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::unique_ptr&lt;const llvm::RegisterBankInfo::InstructionMapping, std::default_delete&lt;const llvm::RegisterBankInfo::InstructionMapping&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#47" title='NumInstructionMappingsCreated' data-ref="NumInstructionMappingsCreated">NumInstructionMappingsCreated</a>;</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <em>auto</em> &amp;<dfn class="local col2 decl" id="92InstrMapping" title='InstrMapping' data-type='std::unique_ptr&lt;const llvm::RegisterBankInfo::InstructionMapping, std::default_delete&lt;const llvm::RegisterBankInfo::InstructionMapping&gt; &gt; &amp;' data-ref="92InstrMapping">InstrMapping</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::MapOfInstructionMappings" title='llvm::RegisterBankInfo::MapOfInstructionMappings' data-ref="llvm::RegisterBankInfo::MapOfInstructionMappings">MapOfInstructionMappings</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fake" href="../../../include/llvm/ADT/Hashing.h.html#_ZNK4llvm9hash_codecvmEv" title='llvm::hash_code::operator unsigned long' data-ref="_ZNK4llvm9hash_codecvmEv"></a><a class="local col0 ref" href="#90Hash" title='Hash' data-ref="90Hash">Hash</a>]</a>;</td></tr>
<tr><th id="377">377</th><td>  <b>if</b> (<a class="local col5 ref" href="#85IsInvalid" title='IsInvalid' data-ref="85IsInvalid">IsInvalid</a>)</td></tr>
<tr><th id="378">378</th><td>    <a class="local col2 ref" href="#92InstrMapping" title='InstrMapping' data-ref="92InstrMapping">InstrMapping</a> <a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a>&gt;();</td></tr>
<tr><th id="379">379</th><td>  <b>else</b></td></tr>
<tr><th id="380">380</th><td>    <a class="local col2 ref" href="#92InstrMapping" title='InstrMapping' data-ref="92InstrMapping">InstrMapping</a> <a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a>&gt;(</td></tr>
<tr><th id="381">381</th><td>        <span class='refarg'><a class="local col6 ref" href="#86ID" title='ID' data-ref="86ID">ID</a></span>, <span class='refarg'><a class="local col7 ref" href="#87Cost" title='Cost' data-ref="87Cost">Cost</a></span>, <span class='refarg'><a class="local col8 ref" href="#88OperandsMapping" title='OperandsMapping' data-ref="88OperandsMapping">OperandsMapping</a></span>, <span class='refarg'><a class="local col9 ref" href="#89NumOperands" title='NumOperands' data-ref="89NumOperands">NumOperands</a></span>);</td></tr>
<tr><th id="382">382</th><td>  <b>return</b> <a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="local col2 ref" href="#92InstrMapping" title='InstrMapping' data-ref="92InstrMapping">InstrMapping</a>;</td></tr>
<tr><th id="383">383</th><td>}</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="386">386</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm16RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE">getInstrMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="93MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="93MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="387">387</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col4 decl" id="94Mapping" title='Mapping' data-type='const RegisterBankInfo::InstructionMapping &amp;' data-ref="94Mapping">Mapping</dfn> = <a class="member" href="#_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrMappingImpl' data-ref="_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE">getInstrMappingImpl</a>(<a class="local col3 ref" href="#93MI" title='MI' data-ref="93MI">MI</a>);</td></tr>
<tr><th id="388">388</th><td>  <b>if</b> (<a class="local col4 ref" href="#94Mapping" title='Mapping' data-ref="94Mapping">Mapping</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping7isValidEv" title='llvm::RegisterBankInfo::InstructionMapping::isValid' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping7isValidEv">isValid</a>())</td></tr>
<tr><th id="389">389</th><td>    <b>return</b> <a class="local col4 ref" href="#94Mapping" title='Mapping' data-ref="94Mapping">Mapping</a>;</td></tr>
<tr><th id="390">390</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;The target must implement this&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 390)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"The target must implement this"</q>);</td></tr>
<tr><th id="391">391</th><td>}</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="394">394</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo24getInstrPossibleMappingsERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrPossibleMappings' data-ref="_ZNK4llvm16RegisterBankInfo24getInstrPossibleMappingsERKNS_12MachineInstrE">getInstrPossibleMappings</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="95MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="95MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="395">395</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a> <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="96PossibleMappings" title='PossibleMappings' data-type='InstructionMappings' data-ref="96PossibleMappings">PossibleMappings</dfn>;</td></tr>
<tr><th id="396">396</th><td>  <i>// Put the default mapping first.</i></td></tr>
<tr><th id="397">397</th><td>  <a class="local col6 ref" href="#96PossibleMappings" title='PossibleMappings' data-ref="96PossibleMappings">PossibleMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="virtual member" href="#_ZNK4llvm16RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE">getInstrMapping</a>(<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI">MI</a>));</td></tr>
<tr><th id="398">398</th><td>  <i>// Then the alternative mapping, if any.</i></td></tr>
<tr><th id="399">399</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a> <dfn class="local col7 decl" id="97AltMappings" title='AltMappings' data-type='InstructionMappings' data-ref="97AltMappings">AltMappings</dfn> = <a class="virtual member" href="#_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrAlternativeMappings' data-ref="_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE">getInstrAlternativeMappings</a>(<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI">MI</a>);</td></tr>
<tr><th id="400">400</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> *<dfn class="local col8 decl" id="98AltMapping" title='AltMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping *' data-ref="98AltMapping">AltMapping</dfn> : <a class="local col7 ref" href="#97AltMappings" title='AltMappings' data-ref="97AltMappings">AltMappings</a>)</td></tr>
<tr><th id="401">401</th><td>    <a class="local col6 ref" href="#96PossibleMappings" title='PossibleMappings' data-ref="96PossibleMappings">PossibleMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#98AltMapping" title='AltMapping' data-ref="98AltMapping">AltMapping</a>);</td></tr>
<tr><th id="402">402</th><td><u>#<span data-ppcond="402">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="403">403</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> *<dfn class="local col9 decl" id="99Mapping" title='Mapping' data-type='const llvm::RegisterBankInfo::InstructionMapping *' data-ref="99Mapping">Mapping</dfn> : <a class="local col6 ref" href="#96PossibleMappings" title='PossibleMappings' data-ref="96PossibleMappings">PossibleMappings</a>)</td></tr>
<tr><th id="404">404</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Mapping-&gt;verify(MI) &amp;&amp; &quot;Mapping is invalid&quot;) ? void (0) : __assert_fail (&quot;Mapping-&gt;verify(MI) &amp;&amp; \&quot;Mapping is invalid\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 404, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#99Mapping" title='Mapping' data-ref="99Mapping">Mapping</a>-&gt;<a class="ref" href="#_ZNK4llvm16RegisterBankInfo18InstructionMapping6verifyERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::InstructionMapping::verify' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping6verifyERKNS_12MachineInstrE">verify</a>(<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI">MI</a>) &amp;&amp; <q>"Mapping is invalid"</q>);</td></tr>
<tr><th id="405">405</th><td><u>#<span data-ppcond="402">endif</span></u></td></tr>
<tr><th id="406">406</th><td>  <b>return</b> <a class="local col6 ref" href="#96PossibleMappings" title='PossibleMappings' data-ref="96PossibleMappings">PossibleMappings</a>;</td></tr>
<tr><th id="407">407</th><td>}</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="410">410</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrAlternativeMappings' data-ref="_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE">getInstrAlternativeMappings</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="100MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="100MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="411">411</th><td>  <i>// No alternative for MI.</i></td></tr>
<tr><th id="412">412</th><td>  <b>return</b> <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev">(</a>);</td></tr>
<tr><th id="413">413</th><td>}</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyDefaultMapping' data-ref="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE">applyDefaultMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col1 decl" id="101OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="101OpdMapper">OpdMapper</dfn>) {</td></tr>
<tr><th id="416">416</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="102MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="102MI">MI</dfn> = <a class="local col1 ref" href="#101OpdMapper" title='OpdMapper' data-ref="101OpdMapper">OpdMapper</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv">getMI</a>();</td></tr>
<tr><th id="417">417</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="103MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="103MRI">MRI</dfn> = <a class="local col1 ref" href="#101OpdMapper" title='OpdMapper' data-ref="101OpdMapper">OpdMapper</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper6getMRIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMRI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="418">418</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;registerbankinfo&quot;)) { dbgs() &lt;&lt; &quot;Applying default-like mapping\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Applying default-like mapping\n"</q>);</td></tr>
<tr><th id="419">419</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="104OpIdx" title='OpIdx' data-type='unsigned int' data-ref="104OpIdx">OpIdx</dfn> = <var>0</var>,</td></tr>
<tr><th id="420">420</th><td>                <dfn class="local col5 decl" id="105EndIdx" title='EndIdx' data-type='unsigned int' data-ref="105EndIdx">EndIdx</dfn> = <a class="local col1 ref" href="#101OpdMapper" title='OpdMapper' data-ref="101OpdMapper">OpdMapper</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping14getNumOperandsEv" title='llvm::RegisterBankInfo::InstructionMapping::getNumOperands' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="421">421</th><td>       <a class="local col4 ref" href="#104OpIdx" title='OpIdx' data-ref="104OpIdx">OpIdx</a> != <a class="local col5 ref" href="#105EndIdx" title='EndIdx' data-ref="105EndIdx">EndIdx</a>; ++<a class="local col4 ref" href="#104OpIdx" title='OpIdx' data-ref="104OpIdx">OpIdx</a>) {</td></tr>
<tr><th id="422">422</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;registerbankinfo&quot;)) { dbgs() &lt;&lt; &quot;OpIdx &quot; &lt;&lt; OpIdx; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"OpIdx "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#104OpIdx" title='OpIdx' data-ref="104OpIdx">OpIdx</a>);</td></tr>
<tr><th id="423">423</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="106MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="106MO">MO</dfn> = <a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#104OpIdx" title='OpIdx' data-ref="104OpIdx">OpIdx</a>);</td></tr>
<tr><th id="424">424</th><td>    <b>if</b> (!<a class="local col6 ref" href="#106MO" title='MO' data-ref="106MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="425">425</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;registerbankinfo&quot;)) { dbgs() &lt;&lt; &quot; is not a register, nothing to be done\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" is not a register, nothing to be done\n"</q>);</td></tr>
<tr><th id="426">426</th><td>      <b>continue</b>;</td></tr>
<tr><th id="427">427</th><td>    }</td></tr>
<tr><th id="428">428</th><td>    <b>if</b> (!<a class="local col6 ref" href="#106MO" title='MO' data-ref="106MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="429">429</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;registerbankinfo&quot;)) { dbgs() &lt;&lt; &quot; is %%noreg, nothing to be done\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" is %%noreg, nothing to be done\n"</q>);</td></tr>
<tr><th id="430">430</th><td>      <b>continue</b>;</td></tr>
<tr><th id="431">431</th><td>    }</td></tr>
<tr><th id="432">432</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpdMapper.getInstrMapping().getOperandMapping(OpIdx).NumBreakDowns != 0 &amp;&amp; &quot;Invalid mapping&quot;) ? void (0) : __assert_fail (&quot;OpdMapper.getInstrMapping().getOperandMapping(OpIdx).NumBreakDowns != 0 &amp;&amp; \&quot;Invalid mapping\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 434, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#101OpdMapper" title='OpdMapper' data-ref="101OpdMapper">OpdMapper</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<a class="local col4 ref" href="#104OpIdx" title='OpIdx' data-ref="104OpIdx">OpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::NumBreakDowns" title='llvm::RegisterBankInfo::ValueMapping::NumBreakDowns' data-ref="llvm::RegisterBankInfo::ValueMapping::NumBreakDowns">NumBreakDowns</a> !=</td></tr>
<tr><th id="433">433</th><td>               <var>0</var> &amp;&amp;</td></tr>
<tr><th id="434">434</th><td>           <q>"Invalid mapping"</q>);</td></tr>
<tr><th id="435">435</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpdMapper.getInstrMapping().getOperandMapping(OpIdx).NumBreakDowns == 1 &amp;&amp; &quot;This mapping is too complex for this function&quot;) ? void (0) : __assert_fail (&quot;OpdMapper.getInstrMapping().getOperandMapping(OpIdx).NumBreakDowns == 1 &amp;&amp; \&quot;This mapping is too complex for this function\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 437, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#101OpdMapper" title='OpdMapper' data-ref="101OpdMapper">OpdMapper</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<a class="local col4 ref" href="#104OpIdx" title='OpIdx' data-ref="104OpIdx">OpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::NumBreakDowns" title='llvm::RegisterBankInfo::ValueMapping::NumBreakDowns' data-ref="llvm::RegisterBankInfo::ValueMapping::NumBreakDowns">NumBreakDowns</a> ==</td></tr>
<tr><th id="436">436</th><td>               <var>1</var> &amp;&amp;</td></tr>
<tr><th id="437">437</th><td>           <q>"This mapping is too complex for this function"</q>);</td></tr>
<tr><th id="438">438</th><td>    <a class="type" href="../../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::const_iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::const_iterator">const_iterator</a>&gt; <dfn class="local col7 decl" id="107NewRegs" title='NewRegs' data-type='iterator_range&lt;SmallVectorImpl&lt;unsigned int&gt;::const_iterator&gt;' data-ref="107NewRegs">NewRegs</dfn> =</td></tr>
<tr><th id="439">439</th><td>        <a class="local col1 ref" href="#101OpdMapper" title='OpdMapper' data-ref="101OpdMapper">OpdMapper</a>.<a class="ref" href="#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<a class="local col4 ref" href="#104OpIdx" title='OpIdx' data-ref="104OpIdx">OpIdx</a>);</td></tr>
<tr><th id="440">440</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm5emptyERKT_" title='llvm::empty' data-ref="_ZN4llvm5emptyERKT_">empty</a>(<a class="local col7 ref" href="#107NewRegs" title='NewRegs' data-ref="107NewRegs">NewRegs</a>)) {</td></tr>
<tr><th id="441">441</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;registerbankinfo&quot;)) { dbgs() &lt;&lt; &quot; has not been repaired, nothing to be done\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" has not been repaired, nothing to be done\n"</q>);</td></tr>
<tr><th id="442">442</th><td>      <b>continue</b>;</td></tr>
<tr><th id="443">443</th><td>    }</td></tr>
<tr><th id="444">444</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="108OrigReg" title='OrigReg' data-type='unsigned int' data-ref="108OrigReg">OrigReg</dfn> = <a class="local col6 ref" href="#106MO" title='MO' data-ref="106MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="445">445</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="109NewReg" title='NewReg' data-type='unsigned int' data-ref="109NewReg">NewReg</dfn> = *<a class="local col7 ref" href="#107NewRegs" title='NewRegs' data-ref="107NewRegs">NewRegs</a>.<a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range5beginEv" title='llvm::iterator_range::begin' data-ref="_ZNK4llvm14iterator_range5beginEv">begin</a>();</td></tr>
<tr><th id="446">446</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;registerbankinfo&quot;)) { dbgs() &lt;&lt; &quot; changed, replace &quot; &lt;&lt; printReg(OrigReg, nullptr); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" changed, replace "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col8 ref" href="#108OrigReg" title='OrigReg' data-ref="108OrigReg">OrigReg</a>, <b>nullptr</b>));</td></tr>
<tr><th id="447">447</th><td>    <a class="local col6 ref" href="#106MO" title='MO' data-ref="106MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col9 ref" href="#109NewReg" title='NewReg' data-ref="109NewReg">NewReg</a>);</td></tr>
<tr><th id="448">448</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;registerbankinfo&quot;)) { dbgs() &lt;&lt; &quot; with &quot; &lt;&lt; printReg(NewReg, nullptr); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" with "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col9 ref" href="#109NewReg" title='NewReg' data-ref="109NewReg">NewReg</a>, <b>nullptr</b>));</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>    <i>// The OperandsMapper creates plain scalar, we may have to fix that.</i></td></tr>
<tr><th id="451">451</th><td><i>    // Check if the types match and if not, fix that.</i></td></tr>
<tr><th id="452">452</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="110OrigTy" title='OrigTy' data-type='llvm::LLT' data-ref="110OrigTy">OrigTy</dfn> = <a class="local col3 ref" href="#103MRI" title='MRI' data-ref="103MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#108OrigReg" title='OrigReg' data-ref="108OrigReg">OrigReg</a>);</td></tr>
<tr><th id="453">453</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="111NewTy" title='NewTy' data-type='llvm::LLT' data-ref="111NewTy">NewTy</dfn> = <a class="local col3 ref" href="#103MRI" title='MRI' data-ref="103MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#109NewReg" title='NewReg' data-ref="109NewReg">NewReg</a>);</td></tr>
<tr><th id="454">454</th><td>    <b>if</b> (<a class="local col0 ref" href="#110OrigTy" title='OrigTy' data-ref="110OrigTy">OrigTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col1 ref" href="#111NewTy" title='NewTy' data-ref="111NewTy">NewTy</a>) {</td></tr>
<tr><th id="455">455</th><td>      <i>// The default mapping is not supposed to change the size of</i></td></tr>
<tr><th id="456">456</th><td><i>      // the storage. However, right now we don't necessarily bump all</i></td></tr>
<tr><th id="457">457</th><td><i>      // the types to storage size. For instance, we can consider</i></td></tr>
<tr><th id="458">458</th><td><i>      // s16 G_AND legal whereas the storage size is going to be 32.</i></td></tr>
<tr><th id="459">459</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OrigTy.getSizeInBits() &lt;= NewTy.getSizeInBits() &amp;&amp; &quot;Types with difference size cannot be handled by the default &quot; &quot;mapping&quot;) ? void (0) : __assert_fail (&quot;OrigTy.getSizeInBits() &lt;= NewTy.getSizeInBits() &amp;&amp; \&quot;Types with difference size cannot be handled by the default \&quot; \&quot;mapping\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 461, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#110OrigTy" title='OrigTy' data-ref="110OrigTy">OrigTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <a class="local col1 ref" href="#111NewTy" title='NewTy' data-ref="111NewTy">NewTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &amp;&amp;</td></tr>
<tr><th id="460">460</th><td>             <q>"Types with difference size cannot be handled by the default "</q></td></tr>
<tr><th id="461">461</th><td>             <q>"mapping"</q>);</td></tr>
<tr><th id="462">462</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;registerbankinfo&quot;)) { dbgs() &lt;&lt; &quot;\nChange type of new opd from &quot; &lt;&lt; NewTy &lt;&lt; &quot; to &quot; &lt;&lt; OrigTy; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nChange type of new opd from "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col1 ref" href="#111NewTy" title='NewTy' data-ref="111NewTy">NewTy</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to "</q></td></tr>
<tr><th id="463">463</th><td>                        <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col0 ref" href="#110OrigTy" title='OrigTy' data-ref="110OrigTy">OrigTy</a>);</td></tr>
<tr><th id="464">464</th><td>      <a class="local col3 ref" href="#103MRI" title='MRI' data-ref="103MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7setTypeEjNS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeEjNS_3LLTE">setType</a>(<a class="local col9 ref" href="#109NewReg" title='NewReg' data-ref="109NewReg">NewReg</a>, <a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#110OrigTy" title='OrigTy' data-ref="110OrigTy">OrigTy</a>);</td></tr>
<tr><th id="465">465</th><td>    }</td></tr>
<tr><th id="466">466</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;registerbankinfo&quot;)) { dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="467">467</th><td>  }</td></tr>
<tr><th id="468">468</th><td>}</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><em>unsigned</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="112Reg" title='Reg' data-type='unsigned int' data-ref="112Reg">Reg</dfn>,</td></tr>
<tr><th id="471">471</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="113MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="113MRI">MRI</dfn>,</td></tr>
<tr><th id="472">472</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="114TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="114TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="473">473</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col2 ref" href="#112Reg" title='Reg' data-ref="112Reg">Reg</a>)) {</td></tr>
<tr><th id="474">474</th><td>    <i>// The size is not directly available for physical registers.</i></td></tr>
<tr><th id="475">475</th><td><i>    // Instead, we need to access a register class that contains Reg and</i></td></tr>
<tr><th id="476">476</th><td><i>    // get the size of that register class.</i></td></tr>
<tr><th id="477">477</th><td><i>    // Because this is expensive, we'll cache the register class by calling</i></td></tr>
<tr><th id="478">478</th><td>    <em>auto</em> *<dfn class="local col5 decl" id="115RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="115RC">RC</dfn> = &amp;<a class="member" href="#_ZNK4llvm16RegisterBankInfo22getMinimalPhysRegClassEjRKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm16RegisterBankInfo22getMinimalPhysRegClassEjRKNS_18TargetRegisterInfoE">getMinimalPhysRegClass</a>(<a class="local col2 ref" href="#112Reg" title='Reg' data-ref="112Reg">Reg</a>, <a class="local col4 ref" href="#114TRI" title='TRI' data-ref="114TRI">TRI</a>);</td></tr>
<tr><th id="479">479</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RC &amp;&amp; &quot;Expecting Register class&quot;) ? void (0) : __assert_fail (&quot;RC &amp;&amp; \&quot;Expecting Register class\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 479, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#115RC" title='RC' data-ref="115RC">RC</a> &amp;&amp; <q>"Expecting Register class"</q>);</td></tr>
<tr><th id="480">480</th><td>    <b>return</b> <a class="local col4 ref" href="#114TRI" title='TRI' data-ref="114TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col5 ref" href="#115RC" title='RC' data-ref="115RC">RC</a>);</td></tr>
<tr><th id="481">481</th><td>  }</td></tr>
<tr><th id="482">482</th><td>  <b>return</b> <a class="local col4 ref" href="#114TRI" title='TRI' data-ref="114TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsEjRKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsEjRKNS_19MachineRegisterInfoE">getRegSizeInBits</a>(<a class="local col2 ref" href="#112Reg" title='Reg' data-ref="112Reg">Reg</a>, <a class="local col3 ref" href="#113MRI" title='MRI' data-ref="113MRI">MRI</a>);</td></tr>
<tr><th id="483">483</th><td>}</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><i>//------------------------------------------------------------------------------</i></td></tr>
<tr><th id="486">486</th><td><i>// Helper classes implementation.</i></td></tr>
<tr><th id="487">487</th><td><i>//------------------------------------------------------------------------------</i></td></tr>
<tr><th id="488">488</th><td><u>#<span data-ppcond="488">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="489">489</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo14PartialMapping4dumpEv" title='llvm::RegisterBankInfo::PartialMapping::dump' data-ref="_ZNK4llvm16RegisterBankInfo14PartialMapping4dumpEv">dump</dfn>() <em>const</em> {</td></tr>
<tr><th id="490">490</th><td>  <a class="member" href="#_ZNK4llvm16RegisterBankInfo14PartialMapping5printERNS_11raw_ostreamE" title='llvm::RegisterBankInfo::PartialMapping::print' data-ref="_ZNK4llvm16RegisterBankInfo14PartialMapping5printERNS_11raw_ostreamE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</span>);</td></tr>
<tr><th id="491">491</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="492">492</th><td>}</td></tr>
<tr><th id="493">493</th><td><u>#<span data-ppcond="488">endif</span></u></td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td><em>bool</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo14PartialMapping6verifyEv" title='llvm::RegisterBankInfo::PartialMapping::verify' data-ref="_ZNK4llvm16RegisterBankInfo14PartialMapping6verifyEv">verify</dfn>() <em>const</em> {</td></tr>
<tr><th id="496">496</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegBank &amp;&amp; &quot;Register bank not set&quot;) ? void (0) : __assert_fail (&quot;RegBank &amp;&amp; \&quot;Register bank not set\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 496, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank">RegBank</a> &amp;&amp; <q>"Register bank not set"</q>);</td></tr>
<tr><th id="497">497</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Length &amp;&amp; &quot;Empty mapping&quot;) ? void (0) : __assert_fail (&quot;Length &amp;&amp; \&quot;Empty mapping\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 497, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::Length" title='llvm::RegisterBankInfo::PartialMapping::Length' data-ref="llvm::RegisterBankInfo::PartialMapping::Length">Length</a> &amp;&amp; <q>"Empty mapping"</q>);</td></tr>
<tr><th id="498">498</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((StartIdx &lt;= getHighBitIdx()) &amp;&amp; &quot;Overflow, switch to APInt?&quot;) ? void (0) : __assert_fail (&quot;(StartIdx &lt;= getHighBitIdx()) &amp;&amp; \&quot;Overflow, switch to APInt?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 498, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::StartIdx" title='llvm::RegisterBankInfo::PartialMapping::StartIdx' data-ref="llvm::RegisterBankInfo::PartialMapping::StartIdx">StartIdx</a> &lt;= <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14PartialMapping13getHighBitIdxEv" title='llvm::RegisterBankInfo::PartialMapping::getHighBitIdx' data-ref="_ZNK4llvm16RegisterBankInfo14PartialMapping13getHighBitIdxEv">getHighBitIdx</a>()) &amp;&amp; <q>"Overflow, switch to APInt?"</q>);</td></tr>
<tr><th id="499">499</th><td>  <i>// Check if the minimum width fits into RegBank.</i></td></tr>
<tr><th id="500">500</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegBank-&gt;getSize() &gt;= Length &amp;&amp; &quot;Register bank too small for Mask&quot;) ? void (0) : __assert_fail (&quot;RegBank-&gt;getSize() &gt;= Length &amp;&amp; \&quot;Register bank too small for Mask\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 500, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank">RegBank</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank7getSizeEv" title='llvm::RegisterBank::getSize' data-ref="_ZNK4llvm12RegisterBank7getSizeEv">getSize</a>() &gt;= <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::Length" title='llvm::RegisterBankInfo::PartialMapping::Length' data-ref="llvm::RegisterBankInfo::PartialMapping::Length">Length</a> &amp;&amp; <q>"Register bank too small for Mask"</q>);</td></tr>
<tr><th id="501">501</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="502">502</th><td>}</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo14PartialMapping5printERNS_11raw_ostreamE" title='llvm::RegisterBankInfo::PartialMapping::print' data-ref="_ZNK4llvm16RegisterBankInfo14PartialMapping5printERNS_11raw_ostreamE">print</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="116OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="116OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="505">505</th><td>  <a class="local col6 ref" href="#116OS" title='OS' data-ref="116OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"["</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::StartIdx" title='llvm::RegisterBankInfo::PartialMapping::StartIdx' data-ref="llvm::RegisterBankInfo::PartialMapping::StartIdx">StartIdx</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14PartialMapping13getHighBitIdxEv" title='llvm::RegisterBankInfo::PartialMapping::getHighBitIdx' data-ref="_ZNK4llvm16RegisterBankInfo14PartialMapping13getHighBitIdxEv">getHighBitIdx</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"], RegBank = "</q>;</td></tr>
<tr><th id="506">506</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank">RegBank</a>)</td></tr>
<tr><th id="507">507</th><td>    <a class="local col6 ref" href="#116OS" title='OS' data-ref="116OS">OS</a> <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12RegisterBankE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12RegisterBankE">&lt;&lt;</a> *<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank">RegBank</a>;</td></tr>
<tr><th id="508">508</th><td>  <b>else</b></td></tr>
<tr><th id="509">509</th><td>    <a class="local col6 ref" href="#116OS" title='OS' data-ref="116OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"nullptr"</q>;</td></tr>
<tr><th id="510">510</th><td>}</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><em>bool</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo12ValueMapping15partsAllUniformEv" title='llvm::RegisterBankInfo::ValueMapping::partsAllUniform' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping15partsAllUniformEv">partsAllUniform</dfn>() <em>const</em> {</td></tr>
<tr><th id="513">513</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::NumBreakDowns" title='llvm::RegisterBankInfo::ValueMapping::NumBreakDowns' data-ref="llvm::RegisterBankInfo::ValueMapping::NumBreakDowns">NumBreakDowns</a> &lt; <var>2</var>)</td></tr>
<tr><th id="514">514</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> *<dfn class="local col7 decl" id="117First" title='First' data-type='const llvm::RegisterBankInfo::PartialMapping *' data-ref="117First">First</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo12ValueMapping5beginEv" title='llvm::RegisterBankInfo::ValueMapping::begin' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping5beginEv">begin</a>();</td></tr>
<tr><th id="517">517</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> *<dfn class="local col8 decl" id="118Part" title='Part' data-type='const llvm::RegisterBankInfo::PartialMapping *' data-ref="118Part">Part</dfn> = <a class="local col7 ref" href="#117First" title='First' data-ref="117First">First</a> + <var>1</var>; <a class="local col8 ref" href="#118Part" title='Part' data-ref="118Part">Part</a> != <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo12ValueMapping3endEv" title='llvm::RegisterBankInfo::ValueMapping::end' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping3endEv">end</a>(); ++<a class="local col8 ref" href="#118Part" title='Part' data-ref="118Part">Part</a>) {</td></tr>
<tr><th id="518">518</th><td>    <b>if</b> (<a class="local col8 ref" href="#118Part" title='Part' data-ref="118Part">Part</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::Length" title='llvm::RegisterBankInfo::PartialMapping::Length' data-ref="llvm::RegisterBankInfo::PartialMapping::Length">Length</a> != <a class="local col7 ref" href="#117First" title='First' data-ref="117First">First</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::Length" title='llvm::RegisterBankInfo::PartialMapping::Length' data-ref="llvm::RegisterBankInfo::PartialMapping::Length">Length</a> || <a class="local col8 ref" href="#118Part" title='Part' data-ref="118Part">Part</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank">RegBank</a> != <a class="local col7 ref" href="#117First" title='First' data-ref="117First">First</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank">RegBank</a>)</td></tr>
<tr><th id="519">519</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="520">520</th><td>  }</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="523">523</th><td>}</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><em>bool</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo12ValueMapping6verifyEj" title='llvm::RegisterBankInfo::ValueMapping::verify' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping6verifyEj">verify</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="119MeaningfulBitWidth" title='MeaningfulBitWidth' data-type='unsigned int' data-ref="119MeaningfulBitWidth">MeaningfulBitWidth</dfn>) <em>const</em> {</td></tr>
<tr><th id="526">526</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumBreakDowns &amp;&amp; &quot;Value mapped nowhere?!&quot;) ? void (0) : __assert_fail (&quot;NumBreakDowns &amp;&amp; \&quot;Value mapped nowhere?!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 526, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::NumBreakDowns" title='llvm::RegisterBankInfo::ValueMapping::NumBreakDowns' data-ref="llvm::RegisterBankInfo::ValueMapping::NumBreakDowns">NumBreakDowns</a> &amp;&amp; <q>"Value mapped nowhere?!"</q>);</td></tr>
<tr><th id="527">527</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="120OrigValueBitWidth" title='OrigValueBitWidth' data-type='unsigned int' data-ref="120OrigValueBitWidth">OrigValueBitWidth</dfn> = <var>0</var>;</td></tr>
<tr><th id="528">528</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> &amp;<dfn class="local col1 decl" id="121PartMap" title='PartMap' data-type='const RegisterBankInfo::PartialMapping &amp;' data-ref="121PartMap">PartMap</dfn> : *<b>this</b>) {</td></tr>
<tr><th id="529">529</th><td>    <i>// Check that each register bank is big enough to hold the partial value:</i></td></tr>
<tr><th id="530">530</th><td><i>    // this check is done by PartialMapping::verify</i></td></tr>
<tr><th id="531">531</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PartMap.verify() &amp;&amp; &quot;Partial mapping is invalid&quot;) ? void (0) : __assert_fail (&quot;PartMap.verify() &amp;&amp; \&quot;Partial mapping is invalid\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 531, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#121PartMap" title='PartMap' data-ref="121PartMap">PartMap</a>.<a class="ref" href="#_ZNK4llvm16RegisterBankInfo14PartialMapping6verifyEv" title='llvm::RegisterBankInfo::PartialMapping::verify' data-ref="_ZNK4llvm16RegisterBankInfo14PartialMapping6verifyEv">verify</a>() &amp;&amp; <q>"Partial mapping is invalid"</q>);</td></tr>
<tr><th id="532">532</th><td>    <i>// The original value should completely be mapped.</i></td></tr>
<tr><th id="533">533</th><td><i>    // Thus the maximum accessed index + 1 is the size of the original value.</i></td></tr>
<tr><th id="534">534</th><td>    <a class="local col0 ref" href="#120OrigValueBitWidth" title='OrigValueBitWidth' data-ref="120OrigValueBitWidth">OrigValueBitWidth</a> =</td></tr>
<tr><th id="535">535</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#120OrigValueBitWidth" title='OrigValueBitWidth' data-ref="120OrigValueBitWidth">OrigValueBitWidth</a>, <a class="local col1 ref" href="#121PartMap" title='PartMap' data-ref="121PartMap">PartMap</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14PartialMapping13getHighBitIdxEv" title='llvm::RegisterBankInfo::PartialMapping::getHighBitIdx' data-ref="_ZNK4llvm16RegisterBankInfo14PartialMapping13getHighBitIdxEv">getHighBitIdx</a>() + <var>1</var>);</td></tr>
<tr><th id="536">536</th><td>  }</td></tr>
<tr><th id="537">537</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OrigValueBitWidth &gt;= MeaningfulBitWidth &amp;&amp; &quot;Meaningful bits not covered by the mapping&quot;) ? void (0) : __assert_fail (&quot;OrigValueBitWidth &gt;= MeaningfulBitWidth &amp;&amp; \&quot;Meaningful bits not covered by the mapping\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 538, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#120OrigValueBitWidth" title='OrigValueBitWidth' data-ref="120OrigValueBitWidth">OrigValueBitWidth</a> &gt;= <a class="local col9 ref" href="#119MeaningfulBitWidth" title='MeaningfulBitWidth' data-ref="119MeaningfulBitWidth">MeaningfulBitWidth</a> &amp;&amp;</td></tr>
<tr><th id="538">538</th><td>         <q>"Meaningful bits not covered by the mapping"</q>);</td></tr>
<tr><th id="539">539</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col2 decl" id="122ValueMask" title='ValueMask' data-type='llvm::APInt' data-ref="122ValueMask">ValueMask</dfn><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col0 ref" href="#120OrigValueBitWidth" title='OrigValueBitWidth' data-ref="120OrigValueBitWidth">OrigValueBitWidth</a>, <var>0</var>);</td></tr>
<tr><th id="540">540</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> &amp;<dfn class="local col3 decl" id="123PartMap" title='PartMap' data-type='const RegisterBankInfo::PartialMapping &amp;' data-ref="123PartMap">PartMap</dfn> : *<b>this</b>) {</td></tr>
<tr><th id="541">541</th><td>    <i>// Check that the union of the partial mappings covers the whole value,</i></td></tr>
<tr><th id="542">542</th><td><i>    // without overlaps.</i></td></tr>
<tr><th id="543">543</th><td><i>    // The high bit is exclusive in the APInt API, thus getHighBitIdx + 1.</i></td></tr>
<tr><th id="544">544</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col4 decl" id="124PartMapMask" title='PartMapMask' data-type='llvm::APInt' data-ref="124PartMapMask">PartMapMask</dfn> = <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a>::<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt10getBitsSetEjjj" title='llvm::APInt::getBitsSet' data-ref="_ZN4llvm5APInt10getBitsSetEjjj">getBitsSet</a>(<a class="local col0 ref" href="#120OrigValueBitWidth" title='OrigValueBitWidth' data-ref="120OrigValueBitWidth">OrigValueBitWidth</a>, <a class="local col3 ref" href="#123PartMap" title='PartMap' data-ref="123PartMap">PartMap</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::StartIdx" title='llvm::RegisterBankInfo::PartialMapping::StartIdx' data-ref="llvm::RegisterBankInfo::PartialMapping::StartIdx">StartIdx</a>,</td></tr>
<tr><th id="545">545</th><td>                                          <a class="local col3 ref" href="#123PartMap" title='PartMap' data-ref="123PartMap">PartMap</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14PartialMapping13getHighBitIdxEv" title='llvm::RegisterBankInfo::PartialMapping::getHighBitIdx' data-ref="_ZNK4llvm16RegisterBankInfo14PartialMapping13getHighBitIdxEv">getHighBitIdx</a>() + <var>1</var>);</td></tr>
<tr><th id="546">546</th><td>    <a class="local col2 ref" href="#122ValueMask" title='ValueMask' data-ref="122ValueMask">ValueMask</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInteOERKS0_" title='llvm::APInt::operator^=' data-ref="_ZN4llvm5APInteOERKS0_">^=</a> <a class="local col4 ref" href="#124PartMapMask" title='PartMapMask' data-ref="124PartMapMask">PartMapMask</a>;</td></tr>
<tr><th id="547">547</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((ValueMask &amp; PartMapMask) == PartMapMask &amp;&amp; &quot;Some partial mappings overlap&quot;) ? void (0) : __assert_fail (&quot;(ValueMask &amp; PartMapMask) == PartMapMask &amp;&amp; \&quot;Some partial mappings overlap\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 548, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col2 ref" href="#122ValueMask" title='ValueMask' data-ref="122ValueMask">ValueMask</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmanENS_5APIntERKS0_" title='llvm::operator&amp;' data-ref="_ZN4llvmanENS_5APIntERKS0_">&amp;</a> <a class="local col4 ref" href="#124PartMapMask" title='PartMapMask' data-ref="124PartMapMask">PartMapMask</a>) <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqERKS0_" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqERKS0_">==</a> <a class="local col4 ref" href="#124PartMapMask" title='PartMapMask' data-ref="124PartMapMask">PartMapMask</a> &amp;&amp;</td></tr>
<tr><th id="548">548</th><td>           <q>"Some partial mappings overlap"</q>);</td></tr>
<tr><th id="549">549</th><td>  }</td></tr>
<tr><th id="550">550</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ValueMask.isAllOnesValue() &amp;&amp; &quot;Value is not fully mapped&quot;) ? void (0) : __assert_fail (&quot;ValueMask.isAllOnesValue() &amp;&amp; \&quot;Value is not fully mapped\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 550, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#122ValueMask" title='ValueMask' data-ref="122ValueMask">ValueMask</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt14isAllOnesValueEv" title='llvm::APInt::isAllOnesValue' data-ref="_ZNK4llvm5APInt14isAllOnesValueEv">isAllOnesValue</a>() &amp;&amp; <q>"Value is not fully mapped"</q>);</td></tr>
<tr><th id="551">551</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="552">552</th><td>}</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><u>#<span data-ppcond="554">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="555">555</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo12ValueMapping4dumpEv" title='llvm::RegisterBankInfo::ValueMapping::dump' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping4dumpEv">dump</dfn>() <em>const</em> {</td></tr>
<tr><th id="556">556</th><td>  <a class="member" href="#_ZNK4llvm16RegisterBankInfo12ValueMapping5printERNS_11raw_ostreamE" title='llvm::RegisterBankInfo::ValueMapping::print' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping5printERNS_11raw_ostreamE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</span>);</td></tr>
<tr><th id="557">557</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="558">558</th><td>}</td></tr>
<tr><th id="559">559</th><td><u>#<span data-ppcond="554">endif</span></u></td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo12ValueMapping5printERNS_11raw_ostreamE" title='llvm::RegisterBankInfo::ValueMapping::print' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping5printERNS_11raw_ostreamE">print</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="125OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="125OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="562">562</th><td>  <a class="local col5 ref" href="#125OS" title='OS' data-ref="125OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#BreakDown: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::NumBreakDowns" title='llvm::RegisterBankInfo::ValueMapping::NumBreakDowns' data-ref="llvm::RegisterBankInfo::ValueMapping::NumBreakDowns">NumBreakDowns</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q>;</td></tr>
<tr><th id="563">563</th><td>  <em>bool</em> <dfn class="local col6 decl" id="126IsFirst" title='IsFirst' data-type='bool' data-ref="126IsFirst">IsFirst</dfn> = <b>true</b>;</td></tr>
<tr><th id="564">564</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> &amp;<dfn class="local col7 decl" id="127PartMap" title='PartMap' data-type='const llvm::RegisterBankInfo::PartialMapping &amp;' data-ref="127PartMap">PartMap</dfn> : *<b>this</b>) {</td></tr>
<tr><th id="565">565</th><td>    <b>if</b> (!<a class="local col6 ref" href="#126IsFirst" title='IsFirst' data-ref="126IsFirst">IsFirst</a>)</td></tr>
<tr><th id="566">566</th><td>      <a class="local col5 ref" href="#125OS" title='OS' data-ref="125OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="567">567</th><td>    <a class="local col5 ref" href="#125OS" title='OS' data-ref="125OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'['</kbd> <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_16RegisterBankInfo14PartialMappingE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_16RegisterBankInfo14PartialMappingE">&lt;&lt;</a> <a class="local col7 ref" href="#127PartMap" title='PartMap' data-ref="127PartMap">PartMap</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>']'</kbd>;</td></tr>
<tr><th id="568">568</th><td>    <a class="local col6 ref" href="#126IsFirst" title='IsFirst' data-ref="126IsFirst">IsFirst</a> = <b>false</b>;</td></tr>
<tr><th id="569">569</th><td>  }</td></tr>
<tr><th id="570">570</th><td>}</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td><em>bool</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo18InstructionMapping6verifyERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::InstructionMapping::verify' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping6verifyERKNS_12MachineInstrE">verify</dfn>(</td></tr>
<tr><th id="573">573</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="128MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="128MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="574">574</th><td>  <i>// Check that all the register operands are properly mapped.</i></td></tr>
<tr><th id="575">575</th><td><i>  // Check the constructor invariant.</i></td></tr>
<tr><th id="576">576</th><td><i>  // For PHI, we only care about mapping the definition.</i></td></tr>
<tr><th id="577">577</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumOperands == (isCopyLike(MI) ? 1 : MI.getNumOperands()) &amp;&amp; &quot;NumOperands must match, see constructor&quot;) ? void (0) : __assert_fail (&quot;NumOperands == (isCopyLike(MI) ? 1 : MI.getNumOperands()) &amp;&amp; \&quot;NumOperands must match, see constructor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 578, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping::NumOperands" title='llvm::RegisterBankInfo::InstructionMapping::NumOperands' data-ref="llvm::RegisterBankInfo::InstructionMapping::NumOperands">NumOperands</a> == (<a class="tu ref" href="#_ZL10isCopyLikeRKN4llvm12MachineInstrE" title='isCopyLike' data-use='c' data-ref="_ZL10isCopyLikeRKN4llvm12MachineInstrE">isCopyLike</a>(<a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI">MI</a>) ? <var>1</var> : <a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>()) &amp;&amp;</td></tr>
<tr><th id="578">578</th><td>         <q>"NumOperands must match, see constructor"</q>);</td></tr>
<tr><th id="579">579</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getParent() &amp;&amp; MI.getMF() &amp;&amp; &quot;MI must be connected to a MachineFunction&quot;) ? void (0) : __assert_fail (&quot;MI.getParent() &amp;&amp; MI.getMF() &amp;&amp; \&quot;MI must be connected to a MachineFunction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 580, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>() &amp;&amp; <a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>() &amp;&amp;</td></tr>
<tr><th id="580">580</th><td>         <q>"MI must be connected to a MachineFunction"</q>);</td></tr>
<tr><th id="581">581</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="129MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="129MF">MF</dfn> = *<a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="582">582</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> *<dfn class="local col0 decl" id="130RBI" title='RBI' data-type='const llvm::RegisterBankInfo *' data-ref="130RBI">RBI</dfn> = <a class="local col9 ref" href="#129MF" title='MF' data-ref="129MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo14getRegBankInfoEv" title='llvm::TargetSubtargetInfo::getRegBankInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo14getRegBankInfoEv">getRegBankInfo</a>();</td></tr>
<tr><th id="583">583</th><td>  (<em>void</em>)<a class="local col0 ref" href="#130RBI" title='RBI' data-ref="130RBI">RBI</a>;</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="131Idx" title='Idx' data-type='unsigned int' data-ref="131Idx">Idx</dfn> = <var>0</var>; <a class="local col1 ref" href="#131Idx" title='Idx' data-ref="131Idx">Idx</a> &lt; <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping::NumOperands" title='llvm::RegisterBankInfo::InstructionMapping::NumOperands' data-ref="llvm::RegisterBankInfo::InstructionMapping::NumOperands">NumOperands</a>; ++<a class="local col1 ref" href="#131Idx" title='Idx' data-ref="131Idx">Idx</a>) {</td></tr>
<tr><th id="586">586</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="132MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="132MO">MO</dfn> = <a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#131Idx" title='Idx' data-ref="131Idx">Idx</a>);</td></tr>
<tr><th id="587">587</th><td>    <b>if</b> (!<a class="local col2 ref" href="#132MO" title='MO' data-ref="132MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="588">588</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!getOperandMapping(Idx).isValid() &amp;&amp; &quot;We should not care about non-reg mapping&quot;) ? void (0) : __assert_fail (&quot;!getOperandMapping(Idx).isValid() &amp;&amp; \&quot;We should not care about non-reg mapping\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 589, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<a class="local col1 ref" href="#131Idx" title='Idx' data-ref="131Idx">Idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo12ValueMapping7isValidEv" title='llvm::RegisterBankInfo::ValueMapping::isValid' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping7isValidEv">isValid</a>() &amp;&amp;</td></tr>
<tr><th id="589">589</th><td>             <q>"We should not care about non-reg mapping"</q>);</td></tr>
<tr><th id="590">590</th><td>      <b>continue</b>;</td></tr>
<tr><th id="591">591</th><td>    }</td></tr>
<tr><th id="592">592</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="133Reg" title='Reg' data-type='unsigned int' data-ref="133Reg">Reg</dfn> = <a class="local col2 ref" href="#132MO" title='MO' data-ref="132MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="593">593</th><td>    <b>if</b> (!<a class="local col3 ref" href="#133Reg" title='Reg' data-ref="133Reg">Reg</a>)</td></tr>
<tr><th id="594">594</th><td>      <b>continue</b>;</td></tr>
<tr><th id="595">595</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getOperandMapping(Idx).isValid() &amp;&amp; &quot;We must have a mapping for reg operands&quot;) ? void (0) : __assert_fail (&quot;getOperandMapping(Idx).isValid() &amp;&amp; \&quot;We must have a mapping for reg operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 596, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<a class="local col1 ref" href="#131Idx" title='Idx' data-ref="131Idx">Idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo12ValueMapping7isValidEv" title='llvm::RegisterBankInfo::ValueMapping::isValid' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping7isValidEv">isValid</a>() &amp;&amp;</td></tr>
<tr><th id="596">596</th><td>           <q>"We must have a mapping for reg operands"</q>);</td></tr>
<tr><th id="597">597</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> &amp;<dfn class="local col4 decl" id="134MOMapping" title='MOMapping' data-type='const RegisterBankInfo::ValueMapping &amp;' data-ref="134MOMapping">MOMapping</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<a class="local col1 ref" href="#131Idx" title='Idx' data-ref="131Idx">Idx</a>);</td></tr>
<tr><th id="598">598</th><td>    (<em>void</em>)<a class="local col4 ref" href="#134MOMapping" title='MOMapping' data-ref="134MOMapping">MOMapping</a>;</td></tr>
<tr><th id="599">599</th><td>    <i>// Register size in bits.</i></td></tr>
<tr><th id="600">600</th><td><i>    // This size must match what the mapping expects.</i></td></tr>
<tr><th id="601">601</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MOMapping.verify(RBI-&gt;getSizeInBits( Reg, MF.getRegInfo(), *MF.getSubtarget().getRegisterInfo())) &amp;&amp; &quot;Value mapping is invalid&quot;) ? void (0) : __assert_fail (&quot;MOMapping.verify(RBI-&gt;getSizeInBits( Reg, MF.getRegInfo(), *MF.getSubtarget().getRegisterInfo())) &amp;&amp; \&quot;Value mapping is invalid\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 603, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#134MOMapping" title='MOMapping' data-ref="134MOMapping">MOMapping</a>.<a class="ref" href="#_ZNK4llvm16RegisterBankInfo12ValueMapping6verifyEj" title='llvm::RegisterBankInfo::ValueMapping::verify' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping6verifyEj">verify</a>(<a class="local col0 ref" href="#130RBI" title='RBI' data-ref="130RBI">RBI</a>-&gt;<a class="ref" href="#_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(</td></tr>
<tr><th id="602">602</th><td>               <a class="local col3 ref" href="#133Reg" title='Reg' data-ref="133Reg">Reg</a>, <a class="local col9 ref" href="#129MF" title='MF' data-ref="129MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>(), *<a class="local col9 ref" href="#129MF" title='MF' data-ref="129MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>())) &amp;&amp;</td></tr>
<tr><th id="603">603</th><td>           <q>"Value mapping is invalid"</q>);</td></tr>
<tr><th id="604">604</th><td>  }</td></tr>
<tr><th id="605">605</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="606">606</th><td>}</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><u>#<span data-ppcond="608">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="609">609</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo18InstructionMapping4dumpEv" title='llvm::RegisterBankInfo::InstructionMapping::dump' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping4dumpEv">dump</dfn>() <em>const</em> {</td></tr>
<tr><th id="610">610</th><td>  <a class="member" href="#_ZNK4llvm16RegisterBankInfo18InstructionMapping5printERNS_11raw_ostreamE" title='llvm::RegisterBankInfo::InstructionMapping::print' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping5printERNS_11raw_ostreamE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</span>);</td></tr>
<tr><th id="611">611</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="612">612</th><td>}</td></tr>
<tr><th id="613">613</th><td><u>#<span data-ppcond="608">endif</span></u></td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo18InstructionMapping5printERNS_11raw_ostreamE" title='llvm::RegisterBankInfo::InstructionMapping::print' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping5printERNS_11raw_ostreamE">print</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="135OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="135OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="616">616</th><td>  <a class="local col5 ref" href="#135OS" title='OS' data-ref="135OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ID: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping5getIDEv" title='llvm::RegisterBankInfo::InstructionMapping::getID' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping5getIDEv">getID</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Cost: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping7getCostEv" title='llvm::RegisterBankInfo::InstructionMapping::getCost' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping7getCostEv">getCost</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Mapping: "</q>;</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="136OpIdx" title='OpIdx' data-type='unsigned int' data-ref="136OpIdx">OpIdx</dfn> = <var>0</var>; <a class="local col6 ref" href="#136OpIdx" title='OpIdx' data-ref="136OpIdx">OpIdx</a> != <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping::NumOperands" title='llvm::RegisterBankInfo::InstructionMapping::NumOperands' data-ref="llvm::RegisterBankInfo::InstructionMapping::NumOperands">NumOperands</a>; ++<a class="local col6 ref" href="#136OpIdx" title='OpIdx' data-ref="136OpIdx">OpIdx</a>) {</td></tr>
<tr><th id="619">619</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> &amp;<dfn class="local col7 decl" id="137ValMapping" title='ValMapping' data-type='const llvm::RegisterBankInfo::ValueMapping &amp;' data-ref="137ValMapping">ValMapping</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<a class="local col6 ref" href="#136OpIdx" title='OpIdx' data-ref="136OpIdx">OpIdx</a>);</td></tr>
<tr><th id="620">620</th><td>    <b>if</b> (<a class="local col6 ref" href="#136OpIdx" title='OpIdx' data-ref="136OpIdx">OpIdx</a>)</td></tr>
<tr><th id="621">621</th><td>      <a class="local col5 ref" href="#135OS" title='OS' data-ref="135OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="622">622</th><td>    <a class="local col5 ref" href="#135OS" title='OS' data-ref="135OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"{ Idx: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#136OpIdx" title='OpIdx' data-ref="136OpIdx">OpIdx</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Map: "</q> <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_16RegisterBankInfo12ValueMappingE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_16RegisterBankInfo12ValueMappingE">&lt;&lt;</a> <a class="local col7 ref" href="#137ValMapping" title='ValMapping' data-ref="137ValMapping">ValMapping</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'}'</kbd>;</td></tr>
<tr><th id="623">623</th><td>  }</td></tr>
<tr><th id="624">624</th><td>}</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td><em>const</em> <em>int</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a>::<dfn class="decl def" id="llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx" title='llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx' data-ref="llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx">DontKnowIdx</dfn> = -<var>1</var>;</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a>::<dfn class="decl def" id="_ZN4llvm16RegisterBankInfo14OperandsMapperC1ERNS_12MachineInstrERKNS0_18InstructionMappingERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::OperandsMapper::OperandsMapper' data-ref="_ZN4llvm16RegisterBankInfo14OperandsMapperC1ERNS_12MachineInstrERKNS0_18InstructionMappingERNS_19MachineRegisterInfoE">OperandsMapper</dfn>(</td></tr>
<tr><th id="629">629</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="138MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="138MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col9 decl" id="139InstrMapping" title='InstrMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="139InstrMapping">InstrMapping</dfn>,</td></tr>
<tr><th id="630">630</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="140MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="140MRI">MRI</dfn>)</td></tr>
<tr><th id="631">631</th><td>    : <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::MRI" title='llvm::RegisterBankInfo::OperandsMapper::MRI' data-ref="llvm::RegisterBankInfo::OperandsMapper::MRI">MRI</a>(<a class="local col0 ref" href="#140MRI" title='MRI' data-ref="140MRI">MRI</a>), <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::MI" title='llvm::RegisterBankInfo::OperandsMapper::MI' data-ref="llvm::RegisterBankInfo::OperandsMapper::MI">MI</a>(<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>), <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::InstrMapping" title='llvm::RegisterBankInfo::OperandsMapper::InstrMapping' data-ref="llvm::RegisterBankInfo::OperandsMapper::InstrMapping">InstrMapping</a>(<a class="local col9 ref" href="#139InstrMapping" title='InstrMapping' data-ref="139InstrMapping">InstrMapping</a>) {</td></tr>
<tr><th id="632">632</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="141NumOpds" title='NumOpds' data-type='unsigned int' data-ref="141NumOpds">NumOpds</dfn> = <a class="local col9 ref" href="#139InstrMapping" title='InstrMapping' data-ref="139InstrMapping">InstrMapping</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping14getNumOperandsEv" title='llvm::RegisterBankInfo::InstructionMapping::getNumOperands' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="633">633</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx" title='llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx' data-ref="llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx">OpToNewVRegIdx</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeERKS2_" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeERKS2_">resize</a>(<a class="local col1 ref" href="#141NumOpds" title='NumOpds' data-ref="141NumOpds">NumOpds</a>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a>::<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx" title='llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx' data-ref="llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx">DontKnowIdx</a>);</td></tr>
<tr><th id="634">634</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (InstrMapping.verify(MI) &amp;&amp; &quot;Invalid mapping for MI&quot;) ? void (0) : __assert_fail (&quot;InstrMapping.verify(MI) &amp;&amp; \&quot;Invalid mapping for MI\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 634, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#139InstrMapping" title='InstrMapping' data-ref="139InstrMapping">InstrMapping</a>.<a class="ref" href="#_ZNK4llvm16RegisterBankInfo18InstructionMapping6verifyERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::InstructionMapping::verify' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping6verifyERKNS_12MachineInstrE">verify</a>(<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>) &amp;&amp; <q>"Invalid mapping for MI"</q>);</td></tr>
<tr><th id="635">635</th><td>}</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td><a class="type" href="../../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::iterator">iterator</a>&gt;</td></tr>
<tr><th id="638">638</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a>::<dfn class="decl def" id="_ZN4llvm16RegisterBankInfo14OperandsMapper11getVRegsMemEj" title='llvm::RegisterBankInfo::OperandsMapper::getVRegsMem' data-ref="_ZN4llvm16RegisterBankInfo14OperandsMapper11getVRegsMemEj">getVRegsMem</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="142OpIdx" title='OpIdx' data-type='unsigned int' data-ref="142OpIdx">OpIdx</dfn>) {</td></tr>
<tr><th id="639">639</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpIdx &lt; getInstrMapping().getNumOperands() &amp;&amp; &quot;Out-of-bound access&quot;) ? void (0) : __assert_fail (&quot;OpIdx &lt; getInstrMapping().getNumOperands() &amp;&amp; \&quot;Out-of-bound access\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 639, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#142OpIdx" title='OpIdx' data-ref="142OpIdx">OpIdx</a> &lt; <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping14getNumOperandsEv" title='llvm::RegisterBankInfo::InstructionMapping::getNumOperands' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping14getNumOperandsEv">getNumOperands</a>() &amp;&amp; <q>"Out-of-bound access"</q>);</td></tr>
<tr><th id="640">640</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="143NumPartialVal" title='NumPartialVal' data-type='unsigned int' data-ref="143NumPartialVal">NumPartialVal</dfn> =</td></tr>
<tr><th id="641">641</th><td>      <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<a class="local col2 ref" href="#142OpIdx" title='OpIdx' data-ref="142OpIdx">OpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::NumBreakDowns" title='llvm::RegisterBankInfo::ValueMapping::NumBreakDowns' data-ref="llvm::RegisterBankInfo::ValueMapping::NumBreakDowns">NumBreakDowns</a>;</td></tr>
<tr><th id="642">642</th><td>  <em>int</em> <dfn class="local col4 decl" id="144StartIdx" title='StartIdx' data-type='int' data-ref="144StartIdx">StartIdx</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx" title='llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx' data-ref="llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx">OpToNewVRegIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#142OpIdx" title='OpIdx' data-ref="142OpIdx">OpIdx</a>]</a>;</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>  <b>if</b> (<a class="local col4 ref" href="#144StartIdx" title='StartIdx' data-ref="144StartIdx">StartIdx</a> == <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a>::<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx" title='llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx' data-ref="llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx">DontKnowIdx</a>) {</td></tr>
<tr><th id="645">645</th><td>    <i>// This is the first time we try to access OpIdx.</i></td></tr>
<tr><th id="646">646</th><td><i>    // Create the cells that will hold all the partial values at the</i></td></tr>
<tr><th id="647">647</th><td><i>    // end of the list of NewVReg.</i></td></tr>
<tr><th id="648">648</th><td>    <a class="local col4 ref" href="#144StartIdx" title='StartIdx' data-ref="144StartIdx">StartIdx</a> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::NewVRegs" title='llvm::RegisterBankInfo::OperandsMapper::NewVRegs' data-ref="llvm::RegisterBankInfo::OperandsMapper::NewVRegs">NewVRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="649">649</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx" title='llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx' data-ref="llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx">OpToNewVRegIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#142OpIdx" title='OpIdx' data-ref="142OpIdx">OpIdx</a>]</a> = <a class="local col4 ref" href="#144StartIdx" title='StartIdx' data-ref="144StartIdx">StartIdx</a>;</td></tr>
<tr><th id="650">650</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="145i" title='i' data-type='unsigned int' data-ref="145i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#145i" title='i' data-ref="145i">i</a> &lt; <a class="local col3 ref" href="#143NumPartialVal" title='NumPartialVal' data-ref="143NumPartialVal">NumPartialVal</a>; ++<a class="local col5 ref" href="#145i" title='i' data-ref="145i">i</a>)</td></tr>
<tr><th id="651">651</th><td>      <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::NewVRegs" title='llvm::RegisterBankInfo::OperandsMapper::NewVRegs' data-ref="llvm::RegisterBankInfo::OperandsMapper::NewVRegs">NewVRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<var>0</var>);</td></tr>
<tr><th id="652">652</th><td>  }</td></tr>
<tr><th id="653">653</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::iterator">iterator</a> <dfn class="local col6 decl" id="146End" title='End' data-type='SmallVectorImpl&lt;unsigned int&gt;::iterator' data-ref="146End">End</dfn> =</td></tr>
<tr><th id="654">654</th><td>      <a class="member" href="#_ZN4llvm16RegisterBankInfo14OperandsMapper14getNewVRegsEndEjj" title='llvm::RegisterBankInfo::OperandsMapper::getNewVRegsEnd' data-ref="_ZN4llvm16RegisterBankInfo14OperandsMapper14getNewVRegsEndEjj">getNewVRegsEnd</a>(<a class="local col4 ref" href="#144StartIdx" title='StartIdx' data-ref="144StartIdx">StartIdx</a>, <a class="local col3 ref" href="#143NumPartialVal" title='NumPartialVal' data-ref="143NumPartialVal">NumPartialVal</a>);</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(&amp;<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::NewVRegs" title='llvm::RegisterBankInfo::OperandsMapper::NewVRegs' data-ref="llvm::RegisterBankInfo::OperandsMapper::NewVRegs">NewVRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#144StartIdx" title='StartIdx' data-ref="144StartIdx">StartIdx</a>]</a>, <a class="local col6 ref" href="#146End" title='End' data-ref="146End">End</a>);</td></tr>
<tr><th id="657">657</th><td>}</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::const_iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::const_iterator">const_iterator</a></td></tr>
<tr><th id="660">660</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo14OperandsMapper14getNewVRegsEndEjj" title='llvm::RegisterBankInfo::OperandsMapper::getNewVRegsEnd' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper14getNewVRegsEndEjj">getNewVRegsEnd</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="147StartIdx" title='StartIdx' data-type='unsigned int' data-ref="147StartIdx">StartIdx</dfn>,</td></tr>
<tr><th id="661">661</th><td>                                                 <em>unsigned</em> <dfn class="local col8 decl" id="148NumVal" title='NumVal' data-type='unsigned int' data-ref="148NumVal">NumVal</dfn>) <em>const</em> {</td></tr>
<tr><th id="662">662</th><td>  <b>return</b> <b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a> *&gt;(<b>this</b>)-&gt;<a class="member" href="#_ZN4llvm16RegisterBankInfo14OperandsMapper14getNewVRegsEndEjj" title='llvm::RegisterBankInfo::OperandsMapper::getNewVRegsEnd' data-ref="_ZN4llvm16RegisterBankInfo14OperandsMapper14getNewVRegsEndEjj">getNewVRegsEnd</a>(<a class="local col7 ref" href="#147StartIdx" title='StartIdx' data-ref="147StartIdx">StartIdx</a>, <a class="local col8 ref" href="#148NumVal" title='NumVal' data-ref="148NumVal">NumVal</a>);</td></tr>
<tr><th id="663">663</th><td>}</td></tr>
<tr><th id="664">664</th><td><a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::iterator">iterator</a></td></tr>
<tr><th id="665">665</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a>::<dfn class="decl def" id="_ZN4llvm16RegisterBankInfo14OperandsMapper14getNewVRegsEndEjj" title='llvm::RegisterBankInfo::OperandsMapper::getNewVRegsEnd' data-ref="_ZN4llvm16RegisterBankInfo14OperandsMapper14getNewVRegsEndEjj">getNewVRegsEnd</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="149StartIdx" title='StartIdx' data-type='unsigned int' data-ref="149StartIdx">StartIdx</dfn>,</td></tr>
<tr><th id="666">666</th><td>                                                 <em>unsigned</em> <dfn class="local col0 decl" id="150NumVal" title='NumVal' data-type='unsigned int' data-ref="150NumVal">NumVal</dfn>) {</td></tr>
<tr><th id="667">667</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((NewVRegs.size() == StartIdx + NumVal || NewVRegs.size() &gt; StartIdx + NumVal) &amp;&amp; &quot;NewVRegs too small to contain all the partial mapping&quot;) ? void (0) : __assert_fail (&quot;(NewVRegs.size() == StartIdx + NumVal || NewVRegs.size() &gt; StartIdx + NumVal) &amp;&amp; \&quot;NewVRegs too small to contain all the partial mapping\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 669, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::NewVRegs" title='llvm::RegisterBankInfo::OperandsMapper::NewVRegs' data-ref="llvm::RegisterBankInfo::OperandsMapper::NewVRegs">NewVRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <a class="local col9 ref" href="#149StartIdx" title='StartIdx' data-ref="149StartIdx">StartIdx</a> + <a class="local col0 ref" href="#150NumVal" title='NumVal' data-ref="150NumVal">NumVal</a> ||</td></tr>
<tr><th id="668">668</th><td>          <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::NewVRegs" title='llvm::RegisterBankInfo::OperandsMapper::NewVRegs' data-ref="llvm::RegisterBankInfo::OperandsMapper::NewVRegs">NewVRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <a class="local col9 ref" href="#149StartIdx" title='StartIdx' data-ref="149StartIdx">StartIdx</a> + <a class="local col0 ref" href="#150NumVal" title='NumVal' data-ref="150NumVal">NumVal</a>) &amp;&amp;</td></tr>
<tr><th id="669">669</th><td>         <q>"NewVRegs too small to contain all the partial mapping"</q>);</td></tr>
<tr><th id="670">670</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::NewVRegs" title='llvm::RegisterBankInfo::OperandsMapper::NewVRegs' data-ref="llvm::RegisterBankInfo::OperandsMapper::NewVRegs">NewVRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &lt;= <a class="local col9 ref" href="#149StartIdx" title='StartIdx' data-ref="149StartIdx">StartIdx</a> + <a class="local col0 ref" href="#150NumVal" title='NumVal' data-ref="150NumVal">NumVal</a> ? <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::NewVRegs" title='llvm::RegisterBankInfo::OperandsMapper::NewVRegs' data-ref="llvm::RegisterBankInfo::OperandsMapper::NewVRegs">NewVRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>()</td></tr>
<tr><th id="671">671</th><td>                                              : &amp;<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::NewVRegs" title='llvm::RegisterBankInfo::OperandsMapper::NewVRegs' data-ref="llvm::RegisterBankInfo::OperandsMapper::NewVRegs">NewVRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#149StartIdx" title='StartIdx' data-ref="149StartIdx">StartIdx</a> + <a class="local col0 ref" href="#150NumVal" title='NumVal' data-ref="150NumVal">NumVal</a>]</a>;</td></tr>
<tr><th id="672">672</th><td>}</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a>::<dfn class="decl def" id="_ZN4llvm16RegisterBankInfo14OperandsMapper11createVRegsEj" title='llvm::RegisterBankInfo::OperandsMapper::createVRegs' data-ref="_ZN4llvm16RegisterBankInfo14OperandsMapper11createVRegsEj">createVRegs</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="151OpIdx" title='OpIdx' data-type='unsigned int' data-ref="151OpIdx">OpIdx</dfn>) {</td></tr>
<tr><th id="675">675</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpIdx &lt; getInstrMapping().getNumOperands() &amp;&amp; &quot;Out-of-bound access&quot;) ? void (0) : __assert_fail (&quot;OpIdx &lt; getInstrMapping().getNumOperands() &amp;&amp; \&quot;Out-of-bound access\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 675, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#151OpIdx" title='OpIdx' data-ref="151OpIdx">OpIdx</a> &lt; <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping14getNumOperandsEv" title='llvm::RegisterBankInfo::InstructionMapping::getNumOperands' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping14getNumOperandsEv">getNumOperands</a>() &amp;&amp; <q>"Out-of-bound access"</q>);</td></tr>
<tr><th id="676">676</th><td>  <a class="type" href="../../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::iterator">iterator</a>&gt; <dfn class="local col2 decl" id="152NewVRegsForOpIdx" title='NewVRegsForOpIdx' data-type='iterator_range&lt;SmallVectorImpl&lt;unsigned int&gt;::iterator&gt;' data-ref="152NewVRegsForOpIdx">NewVRegsForOpIdx</dfn> =</td></tr>
<tr><th id="677">677</th><td>      <a class="member" href="#_ZN4llvm16RegisterBankInfo14OperandsMapper11getVRegsMemEj" title='llvm::RegisterBankInfo::OperandsMapper::getVRegsMem' data-ref="_ZN4llvm16RegisterBankInfo14OperandsMapper11getVRegsMemEj">getVRegsMem</a>(<a class="local col1 ref" href="#151OpIdx" title='OpIdx' data-ref="151OpIdx">OpIdx</a>);</td></tr>
<tr><th id="678">678</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> &amp;<dfn class="local col3 decl" id="153ValMapping" title='ValMapping' data-type='const llvm::RegisterBankInfo::ValueMapping &amp;' data-ref="153ValMapping">ValMapping</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<a class="local col1 ref" href="#151OpIdx" title='OpIdx' data-ref="151OpIdx">OpIdx</a>);</td></tr>
<tr><th id="679">679</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> *<dfn class="local col4 decl" id="154PartMap" title='PartMap' data-type='const llvm::RegisterBankInfo::PartialMapping *' data-ref="154PartMap">PartMap</dfn> = <a class="local col3 ref" href="#153ValMapping" title='ValMapping' data-ref="153ValMapping">ValMapping</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo12ValueMapping5beginEv" title='llvm::RegisterBankInfo::ValueMapping::begin' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping5beginEv">begin</a>();</td></tr>
<tr><th id="680">680</th><td>  <b>for</b> (<em>unsigned</em> &amp;<dfn class="local col5 decl" id="155NewVReg" title='NewVReg' data-type='unsigned int &amp;' data-ref="155NewVReg">NewVReg</dfn> : <a class="local col2 ref" href="#152NewVRegsForOpIdx" title='NewVRegsForOpIdx' data-ref="152NewVRegsForOpIdx">NewVRegsForOpIdx</a>) {</td></tr>
<tr><th id="681">681</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PartMap != ValMapping.end() &amp;&amp; &quot;Out-of-bound access&quot;) ? void (0) : __assert_fail (&quot;PartMap != ValMapping.end() &amp;&amp; \&quot;Out-of-bound access\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 681, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#154PartMap" title='PartMap' data-ref="154PartMap">PartMap</a> != <a class="local col3 ref" href="#153ValMapping" title='ValMapping' data-ref="153ValMapping">ValMapping</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo12ValueMapping3endEv" title='llvm::RegisterBankInfo::ValueMapping::end' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping3endEv">end</a>() &amp;&amp; <q>"Out-of-bound access"</q>);</td></tr>
<tr><th id="682">682</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewVReg == 0 &amp;&amp; &quot;Register has already been created&quot;) ? void (0) : __assert_fail (&quot;NewVReg == 0 &amp;&amp; \&quot;Register has already been created\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 682, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#155NewVReg" title='NewVReg' data-ref="155NewVReg">NewVReg</a> == <var>0</var> &amp;&amp; <q>"Register has already been created"</q>);</td></tr>
<tr><th id="683">683</th><td>    <i>// The new registers are always bound to scalar with the right size.</i></td></tr>
<tr><th id="684">684</th><td><i>    // The actual type has to be set when the target does the mapping</i></td></tr>
<tr><th id="685">685</th><td><i>    // of the instruction.</i></td></tr>
<tr><th id="686">686</th><td><i>    // The rationale is that this generic code cannot guess how the</i></td></tr>
<tr><th id="687">687</th><td><i>    // target plans to split the input type.</i></td></tr>
<tr><th id="688">688</th><td>    <a class="local col5 ref" href="#155NewVReg" title='NewVReg' data-ref="155NewVReg">NewVReg</a> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::MRI" title='llvm::RegisterBankInfo::OperandsMapper::MRI' data-ref="llvm::RegisterBankInfo::OperandsMapper::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col4 ref" href="#154PartMap" title='PartMap' data-ref="154PartMap">PartMap</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::Length" title='llvm::RegisterBankInfo::PartialMapping::Length' data-ref="llvm::RegisterBankInfo::PartialMapping::Length">Length</a>));</td></tr>
<tr><th id="689">689</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::MRI" title='llvm::RegisterBankInfo::OperandsMapper::MRI' data-ref="llvm::RegisterBankInfo::OperandsMapper::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE">setRegBank</a>(<a class="local col5 ref" href="#155NewVReg" title='NewVReg' data-ref="155NewVReg">NewVReg</a>, *<a class="local col4 ref" href="#154PartMap" title='PartMap' data-ref="154PartMap">PartMap</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank">RegBank</a>);</td></tr>
<tr><th id="690">690</th><td>    ++<a class="local col4 ref" href="#154PartMap" title='PartMap' data-ref="154PartMap">PartMap</a>;</td></tr>
<tr><th id="691">691</th><td>  }</td></tr>
<tr><th id="692">692</th><td>}</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a>::<dfn class="decl def" id="_ZN4llvm16RegisterBankInfo14OperandsMapper8setVRegsEjjj" title='llvm::RegisterBankInfo::OperandsMapper::setVRegs' data-ref="_ZN4llvm16RegisterBankInfo14OperandsMapper8setVRegsEjjj">setVRegs</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="156OpIdx" title='OpIdx' data-type='unsigned int' data-ref="156OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="695">695</th><td>                                                <em>unsigned</em> <dfn class="local col7 decl" id="157PartialMapIdx" title='PartialMapIdx' data-type='unsigned int' data-ref="157PartialMapIdx">PartialMapIdx</dfn>,</td></tr>
<tr><th id="696">696</th><td>                                                <em>unsigned</em> <dfn class="local col8 decl" id="158NewVReg" title='NewVReg' data-type='unsigned int' data-ref="158NewVReg">NewVReg</dfn>) {</td></tr>
<tr><th id="697">697</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpIdx &lt; getInstrMapping().getNumOperands() &amp;&amp; &quot;Out-of-bound access&quot;) ? void (0) : __assert_fail (&quot;OpIdx &lt; getInstrMapping().getNumOperands() &amp;&amp; \&quot;Out-of-bound access\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 697, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#156OpIdx" title='OpIdx' data-ref="156OpIdx">OpIdx</a> &lt; <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping14getNumOperandsEv" title='llvm::RegisterBankInfo::InstructionMapping::getNumOperands' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping14getNumOperandsEv">getNumOperands</a>() &amp;&amp; <q>"Out-of-bound access"</q>);</td></tr>
<tr><th id="698">698</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getInstrMapping().getOperandMapping(OpIdx).NumBreakDowns &gt; PartialMapIdx &amp;&amp; &quot;Out-of-bound access for partial mapping&quot;) ? void (0) : __assert_fail (&quot;getInstrMapping().getOperandMapping(OpIdx).NumBreakDowns &gt; PartialMapIdx &amp;&amp; \&quot;Out-of-bound access for partial mapping\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 700, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<a class="local col6 ref" href="#156OpIdx" title='OpIdx' data-ref="156OpIdx">OpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::NumBreakDowns" title='llvm::RegisterBankInfo::ValueMapping::NumBreakDowns' data-ref="llvm::RegisterBankInfo::ValueMapping::NumBreakDowns">NumBreakDowns</a> &gt;</td></tr>
<tr><th id="699">699</th><td>             <a class="local col7 ref" href="#157PartialMapIdx" title='PartialMapIdx' data-ref="157PartialMapIdx">PartialMapIdx</a> &amp;&amp;</td></tr>
<tr><th id="700">700</th><td>         <q>"Out-of-bound access for partial mapping"</q>);</td></tr>
<tr><th id="701">701</th><td>  <i>// Make sure the memory is initialized for that operand.</i></td></tr>
<tr><th id="702">702</th><td>  (<em>void</em>)<a class="member" href="#_ZN4llvm16RegisterBankInfo14OperandsMapper11getVRegsMemEj" title='llvm::RegisterBankInfo::OperandsMapper::getVRegsMem' data-ref="_ZN4llvm16RegisterBankInfo14OperandsMapper11getVRegsMemEj">getVRegsMem</a>(<a class="local col6 ref" href="#156OpIdx" title='OpIdx' data-ref="156OpIdx">OpIdx</a>);</td></tr>
<tr><th id="703">703</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewVRegs[OpToNewVRegIdx[OpIdx] + PartialMapIdx] == 0 &amp;&amp; &quot;This value is already set&quot;) ? void (0) : __assert_fail (&quot;NewVRegs[OpToNewVRegIdx[OpIdx] + PartialMapIdx] == 0 &amp;&amp; \&quot;This value is already set\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 704, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::NewVRegs" title='llvm::RegisterBankInfo::OperandsMapper::NewVRegs' data-ref="llvm::RegisterBankInfo::OperandsMapper::NewVRegs">NewVRegs</a>[<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx" title='llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx' data-ref="llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx">OpToNewVRegIdx</a>[<a class="local col6 ref" href="#156OpIdx" title='OpIdx' data-ref="156OpIdx">OpIdx</a>] + <a class="local col7 ref" href="#157PartialMapIdx" title='PartialMapIdx' data-ref="157PartialMapIdx">PartialMapIdx</a>] == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="704">704</th><td>         <q>"This value is already set"</q>);</td></tr>
<tr><th id="705">705</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::NewVRegs" title='llvm::RegisterBankInfo::OperandsMapper::NewVRegs' data-ref="llvm::RegisterBankInfo::OperandsMapper::NewVRegs">NewVRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx" title='llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx' data-ref="llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx">OpToNewVRegIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#156OpIdx" title='OpIdx' data-ref="156OpIdx">OpIdx</a>]</a> + <a class="local col7 ref" href="#157PartialMapIdx" title='PartialMapIdx' data-ref="157PartialMapIdx">PartialMapIdx</a>]</a> = <a class="local col8 ref" href="#158NewVReg" title='NewVReg' data-ref="158NewVReg">NewVReg</a>;</td></tr>
<tr><th id="706">706</th><td>}</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td><a class="type" href="../../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::const_iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::const_iterator">const_iterator</a>&gt;</td></tr>
<tr><th id="709">709</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="159OpIdx" title='OpIdx' data-type='unsigned int' data-ref="159OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="710">710</th><td>                                           <em>bool</em> <dfn class="local col0 decl" id="160ForDebug" title='ForDebug' data-type='bool' data-ref="160ForDebug">ForDebug</dfn>) <em>const</em> {</td></tr>
<tr><th id="711">711</th><td>  (<em>void</em>)<a class="local col0 ref" href="#160ForDebug" title='ForDebug' data-ref="160ForDebug">ForDebug</a>;</td></tr>
<tr><th id="712">712</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpIdx &lt; getInstrMapping().getNumOperands() &amp;&amp; &quot;Out-of-bound access&quot;) ? void (0) : __assert_fail (&quot;OpIdx &lt; getInstrMapping().getNumOperands() &amp;&amp; \&quot;Out-of-bound access\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 712, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#159OpIdx" title='OpIdx' data-ref="159OpIdx">OpIdx</a> &lt; <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping14getNumOperandsEv" title='llvm::RegisterBankInfo::InstructionMapping::getNumOperands' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping14getNumOperandsEv">getNumOperands</a>() &amp;&amp; <q>"Out-of-bound access"</q>);</td></tr>
<tr><th id="713">713</th><td>  <em>int</em> <dfn class="local col1 decl" id="161StartIdx" title='StartIdx' data-type='int' data-ref="161StartIdx">StartIdx</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx" title='llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx' data-ref="llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx">OpToNewVRegIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#159OpIdx" title='OpIdx' data-ref="159OpIdx">OpIdx</a>]</a>;</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>  <b>if</b> (<a class="local col1 ref" href="#161StartIdx" title='StartIdx' data-ref="161StartIdx">StartIdx</a> == <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a>::<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx" title='llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx' data-ref="llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx">DontKnowIdx</a>)</td></tr>
<tr><th id="716">716</th><td>    <b>return</b> <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::NewVRegs" title='llvm::RegisterBankInfo::OperandsMapper::NewVRegs' data-ref="llvm::RegisterBankInfo::OperandsMapper::NewVRegs">NewVRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZNK4llvm25SmallVectorTemplateCommon3endEv">end</a>(), <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::NewVRegs" title='llvm::RegisterBankInfo::OperandsMapper::NewVRegs' data-ref="llvm::RegisterBankInfo::OperandsMapper::NewVRegs">NewVRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZNK4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="162PartMapSize" title='PartMapSize' data-type='unsigned int' data-ref="162PartMapSize">PartMapSize</dfn> =</td></tr>
<tr><th id="719">719</th><td>      <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<a class="local col9 ref" href="#159OpIdx" title='OpIdx' data-ref="159OpIdx">OpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::NumBreakDowns" title='llvm::RegisterBankInfo::ValueMapping::NumBreakDowns' data-ref="llvm::RegisterBankInfo::ValueMapping::NumBreakDowns">NumBreakDowns</a>;</td></tr>
<tr><th id="720">720</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::const_iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::const_iterator">const_iterator</a> <dfn class="local col3 decl" id="163End" title='End' data-type='SmallVectorImpl&lt;unsigned int&gt;::const_iterator' data-ref="163End">End</dfn> =</td></tr>
<tr><th id="721">721</th><td>      <a class="member" href="#_ZNK4llvm16RegisterBankInfo14OperandsMapper14getNewVRegsEndEjj" title='llvm::RegisterBankInfo::OperandsMapper::getNewVRegsEnd' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper14getNewVRegsEndEjj">getNewVRegsEnd</a>(<a class="local col1 ref" href="#161StartIdx" title='StartIdx' data-ref="161StartIdx">StartIdx</a>, <a class="local col2 ref" href="#162PartMapSize" title='PartMapSize' data-ref="162PartMapSize">PartMapSize</a>);</td></tr>
<tr><th id="722">722</th><td>  <a class="type" href="../../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::const_iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::const_iterator">const_iterator</a>&gt; <dfn class="local col4 decl" id="164Res" title='Res' data-type='iterator_range&lt;SmallVectorImpl&lt;unsigned int&gt;::const_iterator&gt;' data-ref="164Res">Res</dfn> =</td></tr>
<tr><th id="723">723</th><td>      <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(&amp;<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::NewVRegs" title='llvm::RegisterBankInfo::OperandsMapper::NewVRegs' data-ref="llvm::RegisterBankInfo::OperandsMapper::NewVRegs">NewVRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#161StartIdx" title='StartIdx' data-ref="161StartIdx">StartIdx</a>]</a>, <a class="local col3 ref" href="#163End" title='End' data-ref="163End">End</a>);</td></tr>
<tr><th id="724">724</th><td><u>#<span data-ppcond="724">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="725">725</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="165VReg" title='VReg' data-type='unsigned int' data-ref="165VReg">VReg</dfn> : <a class="local col4 ref" href="#164Res" title='Res' data-ref="164Res">Res</a>)</td></tr>
<tr><th id="726">726</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((VReg || ForDebug) &amp;&amp; &quot;Some registers are uninitialized&quot;) ? void (0) : __assert_fail (&quot;(VReg || ForDebug) &amp;&amp; \&quot;Some registers are uninitialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp&quot;, 726, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col5 ref" href="#165VReg" title='VReg' data-ref="165VReg">VReg</a> || <a class="local col0 ref" href="#160ForDebug" title='ForDebug' data-ref="160ForDebug">ForDebug</a>) &amp;&amp; <q>"Some registers are uninitialized"</q>);</td></tr>
<tr><th id="727">727</th><td><u>#<span data-ppcond="724">endif</span></u></td></tr>
<tr><th id="728">728</th><td>  <b>return</b> <a class="local col4 ref" href="#164Res" title='Res' data-ref="164Res">Res</a>;</td></tr>
<tr><th id="729">729</th><td>}</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td><u>#<span data-ppcond="731">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="732">732</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo14OperandsMapper4dumpEv" title='llvm::RegisterBankInfo::OperandsMapper::dump' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper4dumpEv">dump</dfn>() <em>const</em> {</td></tr>
<tr><th id="733">733</th><td>  <a class="member" href="#_ZNK4llvm16RegisterBankInfo14OperandsMapper5printERNS_11raw_ostreamEb" title='llvm::RegisterBankInfo::OperandsMapper::print' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper5printERNS_11raw_ostreamEb">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</span>, <b>true</b>);</td></tr>
<tr><th id="734">734</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="735">735</th><td>}</td></tr>
<tr><th id="736">736</th><td><u>#<span data-ppcond="731">endif</span></u></td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo14OperandsMapper5printERNS_11raw_ostreamEb" title='llvm::RegisterBankInfo::OperandsMapper::print' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper5printERNS_11raw_ostreamEb">print</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="166OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="166OS">OS</dfn>,</td></tr>
<tr><th id="739">739</th><td>                                             <em>bool</em> <dfn class="local col7 decl" id="167ForDebug" title='ForDebug' data-type='bool' data-ref="167ForDebug">ForDebug</dfn>) <em>const</em> {</td></tr>
<tr><th id="740">740</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="168NumOpds" title='NumOpds' data-type='unsigned int' data-ref="168NumOpds">NumOpds</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping14getNumOperandsEv" title='llvm::RegisterBankInfo::InstructionMapping::getNumOperands' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="741">741</th><td>  <b>if</b> (<a class="local col7 ref" href="#167ForDebug" title='ForDebug' data-ref="167ForDebug">ForDebug</a>) {</td></tr>
<tr><th id="742">742</th><td>    <a class="local col6 ref" href="#166OS" title='OS' data-ref="166OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Mapping for "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv">getMI</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nwith "</q> <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_16RegisterBankInfo18InstructionMappingE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_16RegisterBankInfo18InstructionMappingE">&lt;&lt;</a> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="743">743</th><td>    <i>// Print out the internal state of the index table.</i></td></tr>
<tr><th id="744">744</th><td>    <a class="local col6 ref" href="#166OS" title='OS' data-ref="166OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Populated indices (CellNumber, IndexInNewVRegs): "</q>;</td></tr>
<tr><th id="745">745</th><td>    <em>bool</em> <dfn class="local col9 decl" id="169IsFirst" title='IsFirst' data-type='bool' data-ref="169IsFirst">IsFirst</dfn> = <b>true</b>;</td></tr>
<tr><th id="746">746</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="170Idx" title='Idx' data-type='unsigned int' data-ref="170Idx">Idx</dfn> = <var>0</var>; <a class="local col0 ref" href="#170Idx" title='Idx' data-ref="170Idx">Idx</a> != <a class="local col8 ref" href="#168NumOpds" title='NumOpds' data-ref="168NumOpds">NumOpds</a>; ++<a class="local col0 ref" href="#170Idx" title='Idx' data-ref="170Idx">Idx</a>) {</td></tr>
<tr><th id="747">747</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx" title='llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx' data-ref="llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx">OpToNewVRegIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#170Idx" title='Idx' data-ref="170Idx">Idx</a>]</a> != <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx" title='llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx' data-ref="llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx">DontKnowIdx</a>) {</td></tr>
<tr><th id="748">748</th><td>        <b>if</b> (!<a class="local col9 ref" href="#169IsFirst" title='IsFirst' data-ref="169IsFirst">IsFirst</a>)</td></tr>
<tr><th id="749">749</th><td>          <a class="local col6 ref" href="#166OS" title='OS' data-ref="166OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="750">750</th><td>        <a class="local col6 ref" href="#166OS" title='OS' data-ref="166OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'('</kbd> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#170Idx" title='Idx' data-ref="170Idx">Idx</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx" title='llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx' data-ref="llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx">OpToNewVRegIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#170Idx" title='Idx' data-ref="170Idx">Idx</a>]</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>')'</kbd>;</td></tr>
<tr><th id="751">751</th><td>        <a class="local col9 ref" href="#169IsFirst" title='IsFirst' data-ref="169IsFirst">IsFirst</a> = <b>false</b>;</td></tr>
<tr><th id="752">752</th><td>      }</td></tr>
<tr><th id="753">753</th><td>    }</td></tr>
<tr><th id="754">754</th><td>    <a class="local col6 ref" href="#166OS" title='OS' data-ref="166OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="755">755</th><td>  } <b>else</b></td></tr>
<tr><th id="756">756</th><td>    <a class="local col6 ref" href="#166OS" title='OS' data-ref="166OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Mapping ID: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping5getIDEv" title='llvm::RegisterBankInfo::InstructionMapping::getID' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping5getIDEv">getID</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd>;</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>  <a class="local col6 ref" href="#166OS" title='OS' data-ref="166OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Operand Mapping: "</q>;</td></tr>
<tr><th id="759">759</th><td>  <i>// If we have a function, we can pretty print the name of the registers.</i></td></tr>
<tr><th id="760">760</th><td><i>  // Otherwise we will print the raw numbers.</i></td></tr>
<tr><th id="761">761</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="171TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="171TRI">TRI</dfn> =</td></tr>
<tr><th id="762">762</th><td>      <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv">getMI</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv">getMI</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()</td></tr>
<tr><th id="763">763</th><td>          ? <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv">getMI</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>()</td></tr>
<tr><th id="764">764</th><td>          : <b>nullptr</b>;</td></tr>
<tr><th id="765">765</th><td>  <em>bool</em> <dfn class="local col2 decl" id="172IsFirst" title='IsFirst' data-type='bool' data-ref="172IsFirst">IsFirst</dfn> = <b>true</b>;</td></tr>
<tr><th id="766">766</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="173Idx" title='Idx' data-type='unsigned int' data-ref="173Idx">Idx</dfn> = <var>0</var>; <a class="local col3 ref" href="#173Idx" title='Idx' data-ref="173Idx">Idx</a> != <a class="local col8 ref" href="#168NumOpds" title='NumOpds' data-ref="168NumOpds">NumOpds</a>; ++<a class="local col3 ref" href="#173Idx" title='Idx' data-ref="173Idx">Idx</a>) {</td></tr>
<tr><th id="767">767</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx" title='llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx' data-ref="llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx">OpToNewVRegIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#173Idx" title='Idx' data-ref="173Idx">Idx</a>]</a> == <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx" title='llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx' data-ref="llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx">DontKnowIdx</a>)</td></tr>
<tr><th id="768">768</th><td>      <b>continue</b>;</td></tr>
<tr><th id="769">769</th><td>    <b>if</b> (!<a class="local col2 ref" href="#172IsFirst" title='IsFirst' data-ref="172IsFirst">IsFirst</a>)</td></tr>
<tr><th id="770">770</th><td>      <a class="local col6 ref" href="#166OS" title='OS' data-ref="166OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="771">771</th><td>    <a class="local col2 ref" href="#172IsFirst" title='IsFirst' data-ref="172IsFirst">IsFirst</a> = <b>false</b>;</td></tr>
<tr><th id="772">772</th><td>    <a class="local col6 ref" href="#166OS" title='OS' data-ref="166OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'('</kbd> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv">getMI</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#173Idx" title='Idx' data-ref="173Idx">Idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#171TRI" title='TRI' data-ref="171TRI">TRI</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", ["</q>;</td></tr>
<tr><th id="773">773</th><td>    <em>bool</em> <dfn class="local col4 decl" id="174IsFirstNewVReg" title='IsFirstNewVReg' data-type='bool' data-ref="174IsFirstNewVReg">IsFirstNewVReg</dfn> = <b>true</b>;</td></tr>
<tr><th id="774">774</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="175VReg" title='VReg' data-type='unsigned int' data-ref="175VReg">VReg</dfn> : <a class="member" href="#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<a class="local col3 ref" href="#173Idx" title='Idx' data-ref="173Idx">Idx</a>)) {</td></tr>
<tr><th id="775">775</th><td>      <b>if</b> (!<a class="local col4 ref" href="#174IsFirstNewVReg" title='IsFirstNewVReg' data-ref="174IsFirstNewVReg">IsFirstNewVReg</a>)</td></tr>
<tr><th id="776">776</th><td>        <a class="local col6 ref" href="#166OS" title='OS' data-ref="166OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="777">777</th><td>      <a class="local col4 ref" href="#174IsFirstNewVReg" title='IsFirstNewVReg' data-ref="174IsFirstNewVReg">IsFirstNewVReg</a> = <b>false</b>;</td></tr>
<tr><th id="778">778</th><td>      <a class="local col6 ref" href="#166OS" title='OS' data-ref="166OS">OS</a> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col5 ref" href="#175VReg" title='VReg' data-ref="175VReg">VReg</a>, <a class="local col1 ref" href="#171TRI" title='TRI' data-ref="171TRI">TRI</a>);</td></tr>
<tr><th id="779">779</th><td>    }</td></tr>
<tr><th id="780">780</th><td>    <a class="local col6 ref" href="#166OS" title='OS' data-ref="166OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"])"</q>;</td></tr>
<tr><th id="781">781</th><td>  }</td></tr>
<tr><th id="782">782</th><td>}</td></tr>
<tr><th id="783">783</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
