# APB-interface

The directory contains Design Verification project using System Verilog(SV) and UVM. 

The APB interface is a Design-under-Test(DUT), verified using SV and UVM and the entire test-bench is built from scratch.

The test-bench includes sequence, sequencer, driver to wiggle the inputs of the APB interface.
It also include a monitor to capture the inputs and response from DUT (APB interface) and a scoreboard to validate the response from the DUT.

