

================================================================
== Vivado HLS Report for 'Conv'
================================================================
* Date:           Tue Nov 10 19:25:51 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_core
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+-------------+------------------+-----------+-----------+-----------+----------+
        |                             |    Latency (cycles)   |     Iteration    |  Initiation Interval  |    Trip   |          |
        |          Loop Name          |   min   |     max     |      Latency     |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------+---------+-------------+------------------+-----------+-----------+-----------+----------+
        |- Loop 1                     |        ?|            ?|                 ?|          -|          -| 0 ~ 65535 |    no    |
        | + Loop 1.1                  |        ?|            ?|                 ?|          -|          -|          ?|    no    |
        |  ++ Loop 1.1.1              |        ?|            ?| 22 ~ 80967115012 |          -|          -|          ?|    no    |
        |   +++ Loop 1.1.1.1          |        0|  80967114990|   3 ~ 317518098  |          -|          -|  0 ~ 255  |    no    |
        |    ++++ Loop 1.1.1.1.1      |        0|    317518095|    2 ~ 1245169   |          -|          -|  0 ~ 255  |    no    |
        |     +++++ Loop 1.1.1.1.1.1  |        0|      1245165|                19|          -|          -| 0 ~ 65535 |    no    |
        +-----------------------------+---------+-------------+------------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 25 
27 --> 28 
28 --> 29 26 
29 --> 30 53 
30 --> 31 
31 --> 52 32 29 
32 --> 33 
33 --> 34 52 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 33 
52 --> 31 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 28 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.07>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%feature_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_out)"   --->   Operation 73 'read' 'feature_out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "%bias_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias)"   --->   Operation 74 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%W_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %W)"   --->   Operation 75 'read' 'W_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%feature_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_in)"   --->   Operation 76 'read' 'feature_in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%relu_en_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %relu_en_V)"   --->   Operation 77 'read' 'relu_en_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "%mode_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %mode_V)"   --->   Operation 78 'read' 'mode_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (1.00ns)   --->   "%Sy_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sy_V)"   --->   Operation 79 'read' 'Sy_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 80 [1/1] (1.00ns)   --->   "%Sx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sx_V)"   --->   Operation 80 'read' 'Sx_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%Ky_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Ky_V)"   --->   Operation 81 'read' 'Ky_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%Kx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Kx_V)"   --->   Operation 82 'read' 'Kx_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%CHout_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHout_V)"   --->   Operation 83 'read' 'CHout_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%Win_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Win_V)"   --->   Operation 84 'read' 'Win_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%Hin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Hin_V)"   --->   Operation 85 'read' 'Hin_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%CHin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHin_V)"   --->   Operation 86 'read' 'CHin_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_out_read, i32 2, i32 31)"   --->   Operation 87 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias_read, i32 2, i32 31)"   --->   Operation 88 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %W_read, i32 2, i32 31)"   --->   Operation 89 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_6 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_in_read, i32 2, i32 31)"   --->   Operation 90 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1371 = zext i8 %Kx_V_read to i9" [conv_core/conv_core.cpp:35]   --->   Operation 91 'zext' 'zext_ln1371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.91ns)   --->   "%add_ln1371 = add i9 -1, %zext_ln1371" [conv_core/conv_core.cpp:35]   --->   Operation 92 'add' 'add_ln1371' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1371, i32 8)" [conv_core/conv_core.cpp:35]   --->   Operation 93 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.91ns)   --->   "%sub_ln1371 = sub i9 1, %zext_ln1371" [conv_core/conv_core.cpp:35]   --->   Operation 94 'sub' 'sub_ln1371' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln1371_1 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %sub_ln1371, i32 1, i32 8)" [conv_core/conv_core.cpp:35]   --->   Operation 95 'partselect' 'trunc_ln1371_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%trunc_ln1371_2 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %add_ln1371, i32 1, i32 8)" [conv_core/conv_core.cpp:35]   --->   Operation 96 'partselect' 'trunc_ln1371_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.91ns)   --->   "%sub_ln1371_1 = sub i8 0, %trunc_ln1371_1" [conv_core/conv_core.cpp:35]   --->   Operation 97 'sub' 'sub_ln1371_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%pad_x_V = select i1 %tmp_7, i8 %sub_ln1371_1, i8 %trunc_ln1371_2" [conv_core/conv_core.cpp:35]   --->   Operation 98 'select' 'pad_x_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1371_1 = zext i8 %Ky_V_read to i9" [conv_core/conv_core.cpp:35]   --->   Operation 99 'zext' 'zext_ln1371_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.91ns)   --->   "%add_ln1371_1 = add i9 -1, %zext_ln1371_1" [conv_core/conv_core.cpp:35]   --->   Operation 100 'add' 'add_ln1371_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1371_1, i32 8)" [conv_core/conv_core.cpp:35]   --->   Operation 101 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.91ns)   --->   "%sub_ln1371_2 = sub i9 1, %zext_ln1371_1" [conv_core/conv_core.cpp:35]   --->   Operation 102 'sub' 'sub_ln1371_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln1371_4 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %sub_ln1371_2, i32 1, i32 8)" [conv_core/conv_core.cpp:35]   --->   Operation 103 'partselect' 'trunc_ln1371_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%trunc_ln1371_5 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %add_ln1371_1, i32 1, i32 8)" [conv_core/conv_core.cpp:35]   --->   Operation 104 'partselect' 'trunc_ln1371_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.91ns)   --->   "%sub_ln1371_3 = sub i8 0, %trunc_ln1371_4" [conv_core/conv_core.cpp:35]   --->   Operation 105 'sub' 'sub_ln1371_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%pad_y_V = select i1 %tmp_8, i8 %sub_ln1371_3, i8 %trunc_ln1371_5" [conv_core/conv_core.cpp:35]   --->   Operation 106 'select' 'pad_y_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %mode_V_read, i8 %pad_x_V, i8 0" [conv_core/conv_core.cpp:29]   --->   Operation 107 'select' 'select_ln29' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %mode_V_read, i8 %pad_y_V, i8 0" [conv_core/conv_core.cpp:29]   --->   Operation 108 'select' 'select_ln29_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.93>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln29, i1 false)" [conv_core/conv_core.cpp:38]   --->   Operation 109 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1371_2 = zext i9 %shl_ln to i17" [conv_core/conv_core.cpp:38]   --->   Operation 110 'zext' 'zext_ln1371_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1371_4 = zext i16 %Win_V_read to i17" [conv_core/conv_core.cpp:38]   --->   Operation 111 'zext' 'zext_ln1371_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (2.07ns)   --->   "%add_ln1371_2 = add i17 %zext_ln1371_4, %zext_ln1371_2" [conv_core/conv_core.cpp:38]   --->   Operation 112 'add' 'add_ln1371_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1371_5 = zext i17 %add_ln1371_2 to i18" [conv_core/conv_core.cpp:38]   --->   Operation 113 'zext' 'zext_ln1371_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1371_6 = zext i8 %Kx_V_read to i18" [conv_core/conv_core.cpp:38]   --->   Operation 114 'zext' 'zext_ln1371_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (2.10ns)   --->   "%sub_ln1371_4 = sub i18 %zext_ln1371_5, %zext_ln1371_6" [conv_core/conv_core.cpp:38]   --->   Operation 115 'sub' 'sub_ln1371_4' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1371 = sext i18 %sub_ln1371_4 to i19" [conv_core/conv_core.cpp:38]   --->   Operation 116 'sext' 'sext_ln1371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1371_3 = zext i8 %Sx_V_read to i19" [conv_core/conv_core.cpp:38]   --->   Operation 117 'zext' 'zext_ln1371_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [23/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 118 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln1371_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln29_1, i1 false)" [conv_core/conv_core.cpp:39]   --->   Operation 119 'bitconcatenate' 'shl_ln1371_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1371_8 = zext i9 %shl_ln1371_1 to i17" [conv_core/conv_core.cpp:39]   --->   Operation 120 'zext' 'zext_ln1371_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1371_9 = zext i16 %Hin_V_read to i17" [conv_core/conv_core.cpp:39]   --->   Operation 121 'zext' 'zext_ln1371_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (2.07ns)   --->   "%add_ln1371_3 = add i17 %zext_ln1371_9, %zext_ln1371_8" [conv_core/conv_core.cpp:39]   --->   Operation 122 'add' 'add_ln1371_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1371_10 = zext i17 %add_ln1371_3 to i18" [conv_core/conv_core.cpp:39]   --->   Operation 123 'zext' 'zext_ln1371_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1371_11 = zext i8 %Ky_V_read to i18" [conv_core/conv_core.cpp:39]   --->   Operation 124 'zext' 'zext_ln1371_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (2.10ns)   --->   "%sub_ln1371_5 = sub i18 %zext_ln1371_10, %zext_ln1371_11" [conv_core/conv_core.cpp:39]   --->   Operation 125 'sub' 'sub_ln1371_5' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1371_1 = sext i18 %sub_ln1371_5 to i19" [conv_core/conv_core.cpp:39]   --->   Operation 126 'sext' 'sext_ln1371_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1371_7 = zext i8 %Sy_V_read to i19" [conv_core/conv_core.cpp:39]   --->   Operation 127 'zext' 'zext_ln1371_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [23/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 128 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 129 [22/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 129 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [22/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 130 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.74>
ST_4 : Operation 131 [21/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 131 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [21/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 132 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.74>
ST_5 : Operation 133 [20/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 133 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [20/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 134 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.74>
ST_6 : Operation 135 [19/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 135 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [19/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 136 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.74>
ST_7 : Operation 137 [18/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 137 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [18/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 138 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.74>
ST_8 : Operation 139 [17/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 139 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [17/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 140 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.74>
ST_9 : Operation 141 [16/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 141 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [16/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 142 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.74>
ST_10 : Operation 143 [15/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 143 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [15/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 144 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.74>
ST_11 : Operation 145 [14/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 145 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [14/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 146 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.74>
ST_12 : Operation 147 [13/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 147 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [13/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 148 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.74>
ST_13 : Operation 149 [12/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 149 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [12/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 150 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.74>
ST_14 : Operation 151 [11/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 151 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [11/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 152 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.74>
ST_15 : Operation 153 [10/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 153 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [10/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 154 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.74>
ST_16 : Operation 155 [9/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 155 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 156 [9/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 156 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.74>
ST_17 : Operation 157 [8/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 157 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [8/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 158 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.74>
ST_18 : Operation 159 [7/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 159 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 160 [7/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 160 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.74>
ST_19 : Operation 161 [6/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 161 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [6/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 162 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.74>
ST_20 : Operation 163 [5/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 163 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 164 [5/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 164 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.74>
ST_21 : Operation 165 [4/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 165 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 166 [4/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 166 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.74>
ST_22 : Operation 167 [3/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 167 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [3/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 168 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.74>
ST_23 : Operation 169 [2/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 169 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 170 [2/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 170 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.82>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%p_cast26 = zext i30 %tmp_3 to i49"   --->   Operation 171 'zext' 'p_cast26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%p_cast25 = zext i30 %tmp_4 to i31"   --->   Operation 172 'zext' 'p_cast25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%p_cast24 = zext i30 %tmp_5 to i49"   --->   Operation 173 'zext' 'p_cast24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%p_cast = zext i30 %tmp_6 to i48"   --->   Operation 174 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !168"   --->   Operation 175 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHin_V), !map !175"   --->   Operation 176 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %Hin_V), !map !181"   --->   Operation 177 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %Win_V), !map !185"   --->   Operation 178 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHout_V), !map !189"   --->   Operation 179 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Kx_V), !map !193"   --->   Operation 180 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Ky_V), !map !197"   --->   Operation 181 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sx_V), !map !201"   --->   Operation 182 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sy_V), !map !205"   --->   Operation 183 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %mode_V), !map !209"   --->   Operation 184 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %relu_en_V), !map !213"   --->   Operation 185 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Conv_str) nounwind"   --->   Operation 186 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %feature_out, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:12]   --->   Operation 187 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:13]   --->   Operation 188 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %W, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:14]   --->   Operation 189 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:15]   --->   Operation 190 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %feature_in, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:15]   --->   Operation 191 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %relu_en_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:16]   --->   Operation 192 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %CHout_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:17]   --->   Operation 193 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Sx_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:18]   --->   Operation 194 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %Hin_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:19]   --->   Operation 195 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %CHin_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:20]   --->   Operation 196 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Kx_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:21]   --->   Operation 197 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %mode_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:22]   --->   Operation 198 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Sy_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:23]   --->   Operation 199 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Ky_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:24]   --->   Operation 200 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %Win_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:25]   --->   Operation 201 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:26]   --->   Operation 202 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 203 [1/23] (3.74ns)   --->   "%sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3" [conv_core/conv_core.cpp:38]   --->   Operation 203 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i19 %sdiv_ln1371 to i16" [conv_core/conv_core.cpp:38]   --->   Operation 204 'trunc' 'trunc_ln214' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 205 [1/1] (2.07ns)   --->   "%Wout_V = add i16 1, %trunc_ln214" [conv_core/conv_core.cpp:38]   --->   Operation 205 'add' 'Wout_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 206 [1/23] (3.74ns)   --->   "%sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7" [conv_core/conv_core.cpp:39]   --->   Operation 206 'sdiv' 'sdiv_ln1371_1' <Predicate = true> <Delay = 3.74> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 207 [1/1] (0.00ns)   --->   "%empty = trunc i19 %sdiv_ln1371_1 to i16" [conv_core/conv_core.cpp:39]   --->   Operation 207 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 208 [1/1] (2.07ns)   --->   "%add_ln41 = add i16 1, %empty" [conv_core/conv_core.cpp:41]   --->   Operation 208 'add' 'add_ln41' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i8 %Sy_V_read to i16" [conv_core/conv_core.cpp:49]   --->   Operation 209 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i8 %select_ln29_1 to i16" [conv_core/conv_core.cpp:49]   --->   Operation 210 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i8 %Sx_V_read to i16" [conv_core/conv_core.cpp:50]   --->   Operation 211 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln68_3 = zext i8 %select_ln29 to i16" [conv_core/conv_core.cpp:50]   --->   Operation 212 'zext' 'zext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 213 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i16 %CHin_V_read to i32" [conv_core/conv_core.cpp:60]   --->   Operation 213 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 214 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i16 %Win_V_read to i48" [conv_core/conv_core.cpp:60]   --->   Operation 214 'zext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i8 %Kx_V_read to i16" [conv_core/conv_core.cpp:60]   --->   Operation 215 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "%rhs_V_2_cast5 = zext i16 %CHout_V_read to i48"   --->   Operation 216 'zext' 'rhs_V_2_cast5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i16 %CHin_V_read to i24" [conv_core/conv_core.cpp:60]   --->   Operation 217 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i16 %CHout_V_read to i32" [conv_core/conv_core.cpp:70]   --->   Operation 218 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 219 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = zext i16 %Wout_V to i32" [conv_core/conv_core.cpp:38]   --->   Operation 219 'zext' 'rhs_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 220 [1/1] (1.76ns)   --->   "br label %.loopexit" [conv_core/conv_core.cpp:41]   --->   Operation 220 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 24> <Delay = 2.49>
ST_25 : Operation 221 [1/1] (0.00ns)   --->   "%i_op_assign_15 = phi i16 [ 0, %_ifconv ], [ %cout, %.loopexit.loopexit ]"   --->   Operation 221 'phi' 'i_op_assign_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 222 [1/1] (2.42ns)   --->   "%icmp_ln41 = icmp eq i16 %i_op_assign_15, %CHout_V_read" [conv_core/conv_core.cpp:41]   --->   Operation 222 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 223 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 223 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 224 [1/1] (2.07ns)   --->   "%cout = add i16 %i_op_assign_15, 1" [conv_core/conv_core.cpp:41]   --->   Operation 224 'add' 'cout' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 225 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %4, label %.preheader1636.preheader" [conv_core/conv_core.cpp:41]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i16 %i_op_assign_15 to i31" [conv_core/conv_core.cpp:66]   --->   Operation 226 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i16 %i_op_assign_15 to i32" [conv_core/conv_core.cpp:66]   --->   Operation 227 'zext' 'zext_ln66' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 228 [1/1] (2.49ns)   --->   "%add_ln66 = add i31 %zext_ln66_1, %p_cast25" [conv_core/conv_core.cpp:66]   --->   Operation 228 'add' 'add_ln66' <Predicate = (!icmp_ln41)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i31 %add_ln66 to i64" [conv_core/conv_core.cpp:66]   --->   Operation 229 'zext' 'zext_ln66_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 230 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr inbounds float* %gmem, i64 %zext_ln66_2" [conv_core/conv_core.cpp:66]   --->   Operation 230 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 231 [1/1] (1.76ns)   --->   "br label %.preheader1636" [conv_core/conv_core.cpp:42]   --->   Operation 231 'br' <Predicate = (!icmp_ln41)> <Delay = 1.76>
ST_25 : Operation 232 [1/1] (0.00ns)   --->   "ret void" [conv_core/conv_core.cpp:72]   --->   Operation 232 'ret' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 6.38>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%i_op_assign_16 = phi i16 [ 0, %.preheader1636.preheader ], [ %i, %.preheader1636.loopexit ]"   --->   Operation 233 'phi' 'i_op_assign_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "%phi_mul22 = phi i16 [ 0, %.preheader1636.preheader ], [ %add_ln1598, %.preheader1636.loopexit ]" [conv_core/conv_core.cpp:42]   --->   Operation 234 'phi' 'phi_mul22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 235 [1/1] (2.07ns)   --->   "%add_ln1598 = add i16 %phi_mul22, %zext_ln68" [conv_core/conv_core.cpp:42]   --->   Operation 235 'add' 'add_ln1598' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln1598 = zext i16 %i_op_assign_16 to i32" [conv_core/conv_core.cpp:42]   --->   Operation 236 'zext' 'zext_ln1598' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (2.42ns)   --->   "%icmp_ln42 = icmp eq i16 %i_op_assign_16, %add_ln41" [conv_core/conv_core.cpp:42]   --->   Operation 237 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 238 [1/1] (2.07ns)   --->   "%i = add i16 %i_op_assign_16, 1" [conv_core/conv_core.cpp:42]   --->   Operation 238 'add' 'i' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %.loopexit.loopexit, label %.preheader1635.preheader" [conv_core/conv_core.cpp:42]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 240 [1/1] (2.07ns)   --->   "%sub_ln68 = sub i16 %phi_mul22, %zext_ln68_1" [conv_core/conv_core.cpp:49]   --->   Operation 240 'sub' 'sub_ln68' <Predicate = (!icmp_ln42)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 241 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_1 = mul i32 %zext_ln1598, %rhs_V_1_cast" [conv_core/conv_core.cpp:70]   --->   Operation 241 'mul' 'ret_V_1' <Predicate = (!icmp_ln42)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 242 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 242 'br' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 8.51>
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln1352 = zext i32 %ret_V_1 to i48" [conv_core/conv_core.cpp:70]   --->   Operation 243 'zext' 'zext_ln1352' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 244 [1/1] (8.51ns)   --->   "%ret_V_2 = mul i48 %zext_ln1352, %rhs_V_2_cast5" [conv_core/conv_core.cpp:70]   --->   Operation 244 'mul' 'ret_V_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 245 [1/1] (1.76ns)   --->   "br label %.preheader1635" [conv_core/conv_core.cpp:43]   --->   Operation 245 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 27> <Delay = 2.55>
ST_28 : Operation 246 [1/1] (0.00ns)   --->   "%i_op_assign_17 = phi i16 [ %j, %3 ], [ 0, %.preheader1635.preheader ]"   --->   Operation 246 'phi' 'i_op_assign_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 247 [1/1] (0.00ns)   --->   "%ret_V_3 = phi i32 [ %add_ln1598_2, %3 ], [ 0, %.preheader1635.preheader ]" [conv_core/conv_core.cpp:43]   --->   Operation 247 'phi' 'ret_V_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 248 [1/1] (0.00ns)   --->   "%phi_mul19 = phi i16 [ %add_ln1598_1, %3 ], [ 0, %.preheader1635.preheader ]" [conv_core/conv_core.cpp:43]   --->   Operation 248 'phi' 'phi_mul19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 249 [1/1] (2.07ns)   --->   "%add_ln1598_1 = add i16 %phi_mul19, %zext_ln68_2" [conv_core/conv_core.cpp:43]   --->   Operation 249 'add' 'add_ln1598_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 250 [1/1] (2.55ns)   --->   "%add_ln1598_2 = add i32 %ret_V_3, %zext_ln215_4" [conv_core/conv_core.cpp:43]   --->   Operation 250 'add' 'add_ln1598_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 251 [1/1] (2.42ns)   --->   "%icmp_ln43 = icmp eq i16 %i_op_assign_17, %Wout_V" [conv_core/conv_core.cpp:43]   --->   Operation 251 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 252 [1/1] (2.07ns)   --->   "%j = add i16 %i_op_assign_17, 1" [conv_core/conv_core.cpp:43]   --->   Operation 252 'add' 'j' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %.preheader1636.loopexit, label %.preheader1634.preheader" [conv_core/conv_core.cpp:43]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 254 [1/1] (2.07ns)   --->   "%sub_ln68_1 = sub i16 %phi_mul19, %zext_ln68_3" [conv_core/conv_core.cpp:50]   --->   Operation 254 'sub' 'sub_ln68_1' <Predicate = (!icmp_ln43)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 255 [1/1] (1.76ns)   --->   "br label %.preheader1634" [conv_core/conv_core.cpp:46]   --->   Operation 255 'br' <Predicate = (!icmp_ln43)> <Delay = 1.76>
ST_28 : Operation 256 [1/1] (0.00ns)   --->   "br label %.preheader1636"   --->   Operation 256 'br' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 257 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ 0.000000e+00, %.preheader1634.preheader ], [ %sum_1, %.preheader1634.loopexit ]" [conv_core/conv_core.cpp:61]   --->   Operation 257 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 258 [1/1] (0.00ns)   --->   "%i_op_assign_18 = phi i8 [ 0, %.preheader1634.preheader ], [ %ii, %.preheader1634.loopexit ]"   --->   Operation 258 'phi' 'i_op_assign_18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 259 [1/1] (0.00ns)   --->   "%ret_V_9 = phi i16 [ 0, %.preheader1634.preheader ], [ %add_ln1598_3, %.preheader1634.loopexit ]" [conv_core/conv_core.cpp:46]   --->   Operation 259 'phi' 'ret_V_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 260 [1/1] (2.07ns)   --->   "%add_ln1598_3 = add i16 %ret_V_9, %zext_ln215_2" [conv_core/conv_core.cpp:46]   --->   Operation 260 'add' 'add_ln1598_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 261 [1/1] (1.55ns)   --->   "%icmp_ln46 = icmp eq i8 %i_op_assign_18, %Ky_V_read" [conv_core/conv_core.cpp:46]   --->   Operation 261 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 262 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 262 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 263 [1/1] (1.91ns)   --->   "%ii = add i8 %i_op_assign_18, 1" [conv_core/conv_core.cpp:46]   --->   Operation 263 'add' 'ii' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 264 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %3, label %.preheader1633.preheader" [conv_core/conv_core.cpp:46]   --->   Operation 264 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln68_4 = zext i8 %i_op_assign_18 to i16" [conv_core/conv_core.cpp:49]   --->   Operation 265 'zext' 'zext_ln68_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_29 : Operation 266 [1/1] (2.07ns)   --->   "%h_V = add i16 %sub_ln68, %zext_ln68_4" [conv_core/conv_core.cpp:49]   --->   Operation 266 'add' 'h_V' <Predicate = (!icmp_ln46)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 267 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %h_V to i32" [conv_core/conv_core.cpp:51]   --->   Operation 267 'sext' 'lhs_V' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_29 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i16 %h_V to i17" [conv_core/conv_core.cpp:60]   --->   Operation 268 'sext' 'sext_ln1352' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_29 : Operation 269 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_4 = mul nsw i32 %rhs_V_1, %lhs_V" [conv_core/conv_core.cpp:60]   --->   Operation 269 'mul' 'ret_V_4' <Predicate = (!icmp_ln46)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 270 [1/1] (2.42ns)   --->   "%icmp_ln51 = icmp slt i17 %sext_ln1352, %zext_ln1371_9" [conv_core/conv_core.cpp:51]   --->   Operation 270 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln46)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 271 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [conv_core/conv_core.cpp:66]   --->   Operation 271 'readreq' 'gmem_load_req' <Predicate = (icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 272 [1/1] (2.55ns)   --->   "%add_ln544 = add i32 %zext_ln66, %ret_V_3" [conv_core/conv_core.cpp:70]   --->   Operation 272 'add' 'add_ln544' <Predicate = (icmp_ln46)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i32 %add_ln544 to i48" [conv_core/conv_core.cpp:70]   --->   Operation 273 'zext' 'zext_ln544' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_29 : Operation 274 [1/1] (3.10ns)   --->   "%add_ln544_1 = add i48 %ret_V_2, %zext_ln544" [conv_core/conv_core.cpp:70]   --->   Operation 274 'add' 'add_ln544_1' <Predicate = (icmp_ln46)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.51>
ST_30 : Operation 275 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i32 %ret_V_4 to i48" [conv_core/conv_core.cpp:60]   --->   Operation 275 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 276 [1/1] (8.51ns)   --->   "%ret_V_5 = mul nsw i48 %lhs_V_1, %rhs_V_2" [conv_core/conv_core.cpp:60]   --->   Operation 276 'mul' 'ret_V_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1352_1 = zext i16 %ret_V_9 to i32" [conv_core/conv_core.cpp:60]   --->   Operation 277 'zext' 'zext_ln1352_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 278 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_10 = mul i32 %zext_ln1352_1, %rhs_V_1" [conv_core/conv_core.cpp:60]   --->   Operation 278 'mul' 'ret_V_10' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 279 [1/1] (0.97ns)   --->   "%xor_ln51 = xor i1 %icmp_ln51, true" [conv_core/conv_core.cpp:51]   --->   Operation 279 'xor' 'xor_ln51' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 280 [1/1] (1.76ns)   --->   "br label %.preheader1633" [conv_core/conv_core.cpp:47]   --->   Operation 280 'br' <Predicate = true> <Delay = 1.76>

State 31 <SV = 30> <Delay = 8.45>
ST_31 : Operation 281 [1/1] (0.00ns)   --->   "%i_op_assign_19 = phi i8 [ 0, %.preheader1633.preheader ], [ %jj, %.preheader1633.backedge ]"   --->   Operation 281 'phi' 'i_op_assign_19' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 282 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum_0, %.preheader1633.preheader ], [ %sum_1_be, %.preheader1633.backedge ]" [conv_core/conv_core.cpp:61]   --->   Operation 282 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 283 [1/1] (0.00ns)   --->   "%ret_V_11 = phi i24 [ 0, %.preheader1633.preheader ], [ %add_ln1598_4, %.preheader1633.backedge ]" [conv_core/conv_core.cpp:47]   --->   Operation 283 'phi' 'ret_V_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 284 [1/1] (2.31ns)   --->   "%add_ln1598_4 = add i24 %ret_V_11, %zext_ln215_3" [conv_core/conv_core.cpp:47]   --->   Operation 284 'add' 'add_ln1598_4' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 285 [1/1] (1.55ns)   --->   "%icmp_ln47 = icmp eq i8 %i_op_assign_19, %Kx_V_read" [conv_core/conv_core.cpp:47]   --->   Operation 285 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 286 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 286 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 287 [1/1] (1.91ns)   --->   "%jj = add i8 %i_op_assign_19, 1" [conv_core/conv_core.cpp:47]   --->   Operation 287 'add' 'jj' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 288 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %.preheader1634.loopexit, label %0" [conv_core/conv_core.cpp:47]   --->   Operation 288 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln68_5 = zext i8 %i_op_assign_19 to i16" [conv_core/conv_core.cpp:50]   --->   Operation 289 'zext' 'zext_ln68_5' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_31 : Operation 290 [1/1] (2.07ns)   --->   "%w_V = add i16 %zext_ln68_5, %sub_ln68_1" [conv_core/conv_core.cpp:50]   --->   Operation 290 'add' 'w_V' <Predicate = (!icmp_ln47)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln51_1)   --->   "%or_ln51 = or i16 %w_V, %h_V" [conv_core/conv_core.cpp:51]   --->   Operation 291 'or' 'or_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node or_ln51_1)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln51, i32 15)" [conv_core/conv_core.cpp:51]   --->   Operation 292 'bitselect' 'tmp_9' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_31 : Operation 293 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln51_1 = or i1 %tmp_9, %xor_ln51" [conv_core/conv_core.cpp:51]   --->   Operation 293 'or' 'or_ln51_1' <Predicate = (!icmp_ln47)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 294 [1/1] (1.76ns)   --->   "br i1 %or_ln51_1, label %.preheader1633.backedge, label %1" [conv_core/conv_core.cpp:51]   --->   Operation 294 'br' <Predicate = (!icmp_ln47)> <Delay = 1.76>
ST_31 : Operation 295 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i16 %w_V to i32" [conv_core/conv_core.cpp:51]   --->   Operation 295 'sext' 'lhs_V_2' <Predicate = (!icmp_ln47 & !or_ln51_1)> <Delay = 0.00>
ST_31 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln887_2 = sext i16 %w_V to i17" [conv_core/conv_core.cpp:51]   --->   Operation 296 'sext' 'sext_ln887_2' <Predicate = (!icmp_ln47 & !or_ln51_1)> <Delay = 0.00>
ST_31 : Operation 297 [1/1] (2.42ns)   --->   "%icmp_ln887 = icmp slt i17 %sext_ln887_2, %zext_ln1371_4" [conv_core/conv_core.cpp:51]   --->   Operation 297 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln47 & !or_ln51_1)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 298 [1/1] (1.76ns)   --->   "br i1 %icmp_ln887, label %.preheader.preheader, label %.preheader1633.backedge" [conv_core/conv_core.cpp:51]   --->   Operation 298 'br' <Predicate = (!icmp_ln47 & !or_ln51_1)> <Delay = 1.76>
ST_31 : Operation 299 [1/1] (3.36ns) (grouped into DSP with root node ret_V_7)   --->   "%ret_V_6 = mul nsw i32 %rhs_V_1, %lhs_V_2" [conv_core/conv_core.cpp:60]   --->   Operation 299 'mul' 'ret_V_6' <Predicate = (!icmp_ln47 & !or_ln51_1 & icmp_ln887)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 300 [1/1] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%sext_ln1353 = sext i32 %ret_V_6 to i48" [conv_core/conv_core.cpp:60]   --->   Operation 300 'sext' 'sext_ln1353' <Predicate = (!icmp_ln47 & !or_ln51_1 & icmp_ln887)> <Delay = 0.00>
ST_31 : Operation 301 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_7 = add i48 %ret_V_5, %sext_ln1353" [conv_core/conv_core.cpp:60]   --->   Operation 301 'add' 'ret_V_7' <Predicate = (!icmp_ln47 & !or_ln51_1 & icmp_ln887)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 302 [1/1] (0.00ns)   --->   "%lhs_V_11_cast = zext i24 %ret_V_11 to i32" [conv_core/conv_core.cpp:47]   --->   Operation 302 'zext' 'lhs_V_11_cast' <Predicate = (!icmp_ln47 & !or_ln51_1 & icmp_ln887)> <Delay = 0.00>
ST_31 : Operation 303 [1/1] (2.55ns)   --->   "%tmp = add i32 %ret_V_10, %lhs_V_11_cast" [conv_core/conv_core.cpp:60]   --->   Operation 303 'add' 'tmp' <Predicate = (!icmp_ln47 & !or_ln51_1 & icmp_ln887)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 304 [1/1] (0.00ns)   --->   "br label %.preheader1634"   --->   Operation 304 'br' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 8.51>
ST_32 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_cast = zext i32 %tmp to i48" [conv_core/conv_core.cpp:60]   --->   Operation 305 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 306 [1/1] (8.51ns)   --->   "%tmp1643 = mul i48 %tmp_cast, %rhs_V_2_cast5" [conv_core/conv_core.cpp:60]   --->   Operation 306 'mul' 'tmp1643' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 307 [1/1] (1.76ns)   --->   "br label %.preheader" [conv_core/conv_core.cpp:53]   --->   Operation 307 'br' <Predicate = true> <Delay = 1.76>

State 33 <SV = 32> <Delay = 5.65>
ST_33 : Operation 308 [1/1] (0.00ns)   --->   "%i_op_assign = phi i16 [ %cin, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 308 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 309 [1/1] (0.00ns)   --->   "%sum_2 = phi float [ %sum_3, %2 ], [ %sum_1, %.preheader.preheader ]"   --->   Operation 309 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 310 [1/1] (0.00ns)   --->   "%ret_V_12 = phi i32 [ %add_ln1352, %2 ], [ 0, %.preheader.preheader ]" [conv_core/conv_core.cpp:60]   --->   Operation 310 'phi' 'ret_V_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 311 [1/1] (2.42ns)   --->   "%icmp_ln53 = icmp eq i16 %i_op_assign, %CHin_V_read" [conv_core/conv_core.cpp:53]   --->   Operation 311 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 312 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 312 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 313 [1/1] (2.07ns)   --->   "%cin = add i16 %i_op_assign, 1" [conv_core/conv_core.cpp:53]   --->   Operation 313 'add' 'cin' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 314 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %.preheader1633.loopexit, label %2" [conv_core/conv_core.cpp:53]   --->   Operation 314 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i16 %i_op_assign to i48" [conv_core/conv_core.cpp:60]   --->   Operation 315 'zext' 'zext_ln215' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_33 : Operation 316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_8 = add i48 %zext_ln215, %ret_V_7" [conv_core/conv_core.cpp:60]   --->   Operation 316 'add' 'ret_V_8' <Predicate = (!icmp_ln53)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 317 [1/1] (4.88ns) (root node of TernaryAdder)   --->   "%add_ln60 = add i48 %ret_V_8, %p_cast" [conv_core/conv_core.cpp:60]   --->   Operation 317 'add' 'add_ln60' <Predicate = (!icmp_ln53)> <Delay = 4.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i48 %add_ln60 to i64" [conv_core/conv_core.cpp:60]   --->   Operation 318 'sext' 'sext_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_33 : Operation 319 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr inbounds float* %gmem, i64 %sext_ln60" [conv_core/conv_core.cpp:60]   --->   Operation 319 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_33 : Operation 320 [1/1] (2.55ns)   --->   "%add_ln1352 = add i32 %zext_ln215_4, %ret_V_12" [conv_core/conv_core.cpp:60]   --->   Operation 320 'add' 'add_ln1352' <Predicate = (!icmp_ln53)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 321 [1/1] (2.55ns)   --->   "%add_ln544_2 = add i32 %zext_ln66, %ret_V_12" [conv_core/conv_core.cpp:60]   --->   Operation 321 'add' 'add_ln544_2' <Predicate = (!icmp_ln53)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i32 %add_ln544_2 to i48" [conv_core/conv_core.cpp:60]   --->   Operation 322 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_33 : Operation 323 [1/1] (3.10ns)   --->   "%add_ln544_3 = add i48 %tmp1643, %zext_ln544_1" [conv_core/conv_core.cpp:60]   --->   Operation 323 'add' 'add_ln544_3' <Predicate = (!icmp_ln53)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 324 [1/1] (1.76ns)   --->   "br label %.preheader1633.backedge"   --->   Operation 324 'br' <Predicate = (icmp_ln53)> <Delay = 1.76>

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 325 [7/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [conv_core/conv_core.cpp:60]   --->   Operation 325 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i48 %add_ln544_3 to i49" [conv_core/conv_core.cpp:60]   --->   Operation 326 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 327 [1/1] (3.10ns)   --->   "%add_ln60_1 = add i49 %zext_ln60, %p_cast24" [conv_core/conv_core.cpp:60]   --->   Operation 327 'add' 'add_ln60_1' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i49 %add_ln60_1 to i64" [conv_core/conv_core.cpp:60]   --->   Operation 328 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 329 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr inbounds float* %gmem, i64 %zext_ln60_1" [conv_core/conv_core.cpp:60]   --->   Operation 329 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 330 [6/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [conv_core/conv_core.cpp:60]   --->   Operation 330 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 331 [7/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [conv_core/conv_core.cpp:60]   --->   Operation 331 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 332 [5/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [conv_core/conv_core.cpp:60]   --->   Operation 332 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 333 [6/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [conv_core/conv_core.cpp:60]   --->   Operation 333 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 334 [4/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [conv_core/conv_core.cpp:60]   --->   Operation 334 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 335 [5/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [conv_core/conv_core.cpp:60]   --->   Operation 335 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 336 [3/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [conv_core/conv_core.cpp:60]   --->   Operation 336 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 337 [4/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [conv_core/conv_core.cpp:60]   --->   Operation 337 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 8.75>
ST_39 : Operation 338 [2/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [conv_core/conv_core.cpp:60]   --->   Operation 338 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 339 [3/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [conv_core/conv_core.cpp:60]   --->   Operation 339 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 8.75>
ST_40 : Operation 340 [1/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [conv_core/conv_core.cpp:60]   --->   Operation 340 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 341 [2/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [conv_core/conv_core.cpp:60]   --->   Operation 341 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 8.75>
ST_41 : Operation 342 [1/1] (8.75ns)   --->   "%gmem_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_2)" [conv_core/conv_core.cpp:60]   --->   Operation 342 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 343 [1/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [conv_core/conv_core.cpp:60]   --->   Operation 343 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 8.75>
ST_42 : Operation 344 [1/1] (8.75ns)   --->   "%gmem_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_3)" [conv_core/conv_core.cpp:60]   --->   Operation 344 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 5.70>
ST_43 : Operation 345 [4/4] (5.70ns)   --->   "%tp = fmul float %gmem_addr_2_read, %gmem_addr_3_read" [conv_core/conv_core.cpp:60]   --->   Operation 345 'fmul' 'tp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.70>
ST_44 : Operation 346 [3/4] (5.70ns)   --->   "%tp = fmul float %gmem_addr_2_read, %gmem_addr_3_read" [conv_core/conv_core.cpp:60]   --->   Operation 346 'fmul' 'tp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.70>
ST_45 : Operation 347 [2/4] (5.70ns)   --->   "%tp = fmul float %gmem_addr_2_read, %gmem_addr_3_read" [conv_core/conv_core.cpp:60]   --->   Operation 347 'fmul' 'tp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.70>
ST_46 : Operation 348 [1/4] (5.70ns)   --->   "%tp = fmul float %gmem_addr_2_read, %gmem_addr_3_read" [conv_core/conv_core.cpp:60]   --->   Operation 348 'fmul' 'tp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 349 [5/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tp" [conv_core/conv_core.cpp:61]   --->   Operation 349 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 350 [4/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tp" [conv_core/conv_core.cpp:61]   --->   Operation 350 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 351 [3/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tp" [conv_core/conv_core.cpp:61]   --->   Operation 351 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 352 [2/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tp" [conv_core/conv_core.cpp:61]   --->   Operation 352 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 353 [1/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tp" [conv_core/conv_core.cpp:61]   --->   Operation 353 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 354 [1/1] (0.00ns)   --->   "br label %.preheader" [conv_core/conv_core.cpp:53]   --->   Operation 354 'br' <Predicate = true> <Delay = 0.00>

State 52 <SV = 33> <Delay = 0.00>
ST_52 : Operation 355 [1/1] (0.00ns)   --->   "%sum_1_be = phi float [ %sum_1, %0 ], [ %sum_1, %1 ], [ %sum_2, %.preheader1633.loopexit ]" [conv_core/conv_core.cpp:61]   --->   Operation 355 'phi' 'sum_1_be' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 356 [1/1] (0.00ns)   --->   "br label %.preheader1633"   --->   Operation 356 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 29> <Delay = 8.75>
ST_53 : Operation 357 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [conv_core/conv_core.cpp:66]   --->   Operation 357 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i48 %add_ln544_1 to i49" [conv_core/conv_core.cpp:70]   --->   Operation 358 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 359 [1/1] (3.10ns)   --->   "%add_ln70 = add i49 %p_cast26, %zext_ln70" [conv_core/conv_core.cpp:70]   --->   Operation 359 'add' 'add_ln70' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i49 %add_ln70 to i64" [conv_core/conv_core.cpp:70]   --->   Operation 360 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 361 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr inbounds float* %gmem, i64 %zext_ln70_1" [conv_core/conv_core.cpp:70]   --->   Operation 361 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 54 <SV = 30> <Delay = 8.75>
ST_54 : Operation 362 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [conv_core/conv_core.cpp:66]   --->   Operation 362 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 31> <Delay = 8.75>
ST_55 : Operation 363 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [conv_core/conv_core.cpp:66]   --->   Operation 363 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 32> <Delay = 8.75>
ST_56 : Operation 364 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [conv_core/conv_core.cpp:66]   --->   Operation 364 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 33> <Delay = 8.75>
ST_57 : Operation 365 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [conv_core/conv_core.cpp:66]   --->   Operation 365 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 34> <Delay = 8.75>
ST_58 : Operation 366 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [conv_core/conv_core.cpp:66]   --->   Operation 366 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 35> <Delay = 8.75>
ST_59 : Operation 367 [1/1] (8.75ns)   --->   "%gmem_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr)" [conv_core/conv_core.cpp:66]   --->   Operation 367 'read' 'gmem_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 36> <Delay = 7.25>
ST_60 : Operation 368 [5/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %gmem_addr_read" [conv_core/conv_core.cpp:66]   --->   Operation 368 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 37> <Delay = 7.25>
ST_61 : Operation 369 [4/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %gmem_addr_read" [conv_core/conv_core.cpp:66]   --->   Operation 369 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 38> <Delay = 7.25>
ST_62 : Operation 370 [3/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %gmem_addr_read" [conv_core/conv_core.cpp:66]   --->   Operation 370 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 39> <Delay = 7.25>
ST_63 : Operation 371 [2/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %gmem_addr_read" [conv_core/conv_core.cpp:66]   --->   Operation 371 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 40> <Delay = 7.25>
ST_64 : Operation 372 [1/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %gmem_addr_read" [conv_core/conv_core.cpp:66]   --->   Operation 372 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 41> <Delay = 5.43>
ST_65 : Operation 373 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp olt float %sum, 0.000000e+00" [conv_core/conv_core.cpp:67]   --->   Operation 373 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 42> <Delay = 8.75>
ST_66 : Operation 374 [1/1] (0.00ns)   --->   "%bitcast_ln67 = bitcast float %sum to i32" [conv_core/conv_core.cpp:67]   --->   Operation 374 'bitcast' 'bitcast_ln67' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln67, i32 23, i32 30)" [conv_core/conv_core.cpp:67]   --->   Operation 375 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %bitcast_ln67 to i23" [conv_core/conv_core.cpp:67]   --->   Operation 376 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 377 [1/1] (1.55ns)   --->   "%icmp_ln67 = icmp ne i8 %tmp_1, -1" [conv_core/conv_core.cpp:67]   --->   Operation 377 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 378 [1/1] (2.44ns)   --->   "%icmp_ln67_1 = icmp eq i23 %trunc_ln67, 0" [conv_core/conv_core.cpp:67]   --->   Operation 378 'icmp' 'icmp_ln67_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%or_ln67 = or i1 %icmp_ln67_1, %icmp_ln67" [conv_core/conv_core.cpp:67]   --->   Operation 379 'or' 'or_ln67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 380 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp olt float %sum, 0.000000e+00" [conv_core/conv_core.cpp:67]   --->   Operation 380 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%rhs_V = and i1 %or_ln67, %tmp_2" [conv_core/conv_core.cpp:67]   --->   Operation 381 'and' 'rhs_V' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%ret_V = and i1 %rhs_V, %relu_en_V_read" [conv_core/conv_core.cpp:67]   --->   Operation 382 'and' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 383 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln67 = select i1 %ret_V, float 0.000000e+00, float %sum" [conv_core/conv_core.cpp:67]   --->   Operation 383 'select' 'select_ln67' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 384 [1/1] (8.75ns)   --->   "%gmem_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [conv_core/conv_core.cpp:70]   --->   Operation 384 'writereq' 'gmem_addr_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 43> <Delay = 8.75>
ST_67 : Operation 385 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_addr_1, float %select_ln67, i4 -1)" [conv_core/conv_core.cpp:70]   --->   Operation 385 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 44> <Delay = 8.75>
ST_68 : Operation 386 [5/5] (8.75ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [conv_core/conv_core.cpp:70]   --->   Operation 386 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 45> <Delay = 8.75>
ST_69 : Operation 387 [4/5] (8.75ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [conv_core/conv_core.cpp:70]   --->   Operation 387 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 46> <Delay = 8.75>
ST_70 : Operation 388 [3/5] (8.75ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [conv_core/conv_core.cpp:70]   --->   Operation 388 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 47> <Delay = 8.75>
ST_71 : Operation 389 [2/5] (8.75ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [conv_core/conv_core.cpp:70]   --->   Operation 389 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 48> <Delay = 8.75>
ST_72 : Operation 390 [1/5] (8.75ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [conv_core/conv_core.cpp:70]   --->   Operation 390 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 391 [1/1] (0.00ns)   --->   "br label %.preheader1635" [conv_core/conv_core.cpp:43]   --->   Operation 391 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.08ns
The critical path consists of the following:
	s_axi read on port 'Ky_V' [24]  (1 ns)
	'sub' operation ('sub_ln1371_2', conv_core/conv_core.cpp:35) [77]  (1.92 ns)
	'sub' operation ('sub_ln1371_3', conv_core/conv_core.cpp:35) [80]  (1.92 ns)
	'select' operation ('pad_y.V', conv_core/conv_core.cpp:35) [81]  (0 ns)
	'select' operation ('select_ln29_1', conv_core/conv_core.cpp:29) [83]  (1.25 ns)

 <State 2>: 7.93ns
The critical path consists of the following:
	'add' operation ('add_ln1371_2', conv_core/conv_core.cpp:38) [87]  (2.08 ns)
	'sub' operation ('sub_ln1371_4', conv_core/conv_core.cpp:38) [90]  (2.11 ns)
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 3>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 4>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 5>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 6>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 7>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 8>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 9>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 10>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 11>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 12>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 13>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 14>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 15>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 16>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 17>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 18>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 19>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 20>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 21>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 22>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 23>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)

 <State 24>: 5.83ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', conv_core/conv_core.cpp:38) [93]  (3.75 ns)
	'add' operation ('Wout.V', conv_core/conv_core.cpp:38) [95]  (2.08 ns)

 <State 25>: 2.49ns
The critical path consists of the following:
	'phi' operation ('cout') with incoming values : ('cout', conv_core/conv_core.cpp:41) [121]  (0 ns)
	'add' operation ('add_ln66', conv_core/conv_core.cpp:66) [129]  (2.49 ns)

 <State 26>: 6.38ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', conv_core/conv_core.cpp:42) [134]  (0 ns)
	'mul' operation of DSP[143] ('ret.V', conv_core/conv_core.cpp:70) [143]  (6.38 ns)

 <State 27>: 8.51ns
The critical path consists of the following:
	'mul' operation ('ret.V', conv_core/conv_core.cpp:70) [145]  (8.51 ns)

 <State 28>: 2.55ns
The critical path consists of the following:
	'phi' operation ('ret.V', conv_core/conv_core.cpp:43) with incoming values : ('add_ln1598_2', conv_core/conv_core.cpp:43) [149]  (0 ns)
	'add' operation ('add_ln1598_2', conv_core/conv_core.cpp:43) [152]  (2.55 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:66) [248]  (8.75 ns)

 <State 30>: 8.51ns
The critical path consists of the following:
	'mul' operation ('ret.V', conv_core/conv_core.cpp:60) [175]  (8.51 ns)

 <State 31>: 8.46ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', conv_core/conv_core.cpp:47) [182]  (0 ns)
	'add' operation ('w.V', conv_core/conv_core.cpp:50) [192]  (2.08 ns)
	'mul' operation of DSP[205] ('ret.V', conv_core/conv_core.cpp:60) [203]  (3.36 ns)
	'add' operation of DSP[205] ('ret.V', conv_core/conv_core.cpp:60) [205]  (3.02 ns)

 <State 32>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp1643', conv_core/conv_core.cpp:60) [209]  (8.51 ns)

 <State 33>: 5.65ns
The critical path consists of the following:
	'phi' operation ('ret.V', conv_core/conv_core.cpp:60) with incoming values : ('add_ln1352', conv_core/conv_core.cpp:60) [214]  (0 ns)
	'add' operation ('add_ln544_2', conv_core/conv_core.cpp:60) [228]  (2.55 ns)
	'add' operation ('add_ln544_3', conv_core/conv_core.cpp:60) [230]  (3.1 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:60) [225]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:60) [225]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:60) [225]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:60) [225]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:60) [225]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:60) [225]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:60) [225]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_core/conv_core.cpp:60) [226]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_core/conv_core.cpp:60) [236]  (8.75 ns)

 <State 43>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tp', conv_core/conv_core.cpp:60) [237]  (5.7 ns)

 <State 44>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tp', conv_core/conv_core.cpp:60) [237]  (5.7 ns)

 <State 45>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tp', conv_core/conv_core.cpp:60) [237]  (5.7 ns)

 <State 46>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tp', conv_core/conv_core.cpp:60) [237]  (5.7 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv_core/conv_core.cpp:61) [238]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv_core/conv_core.cpp:61) [238]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv_core/conv_core.cpp:61) [238]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv_core/conv_core.cpp:61) [238]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv_core/conv_core.cpp:61) [238]  (7.26 ns)

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:66) [248]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:66) [248]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:66) [248]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:66) [248]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:66) [248]  (8.75 ns)

 <State 58>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:66) [248]  (8.75 ns)

 <State 59>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_core/conv_core.cpp:66) [249]  (8.75 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv_core/conv_core.cpp:66) [250]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv_core/conv_core.cpp:66) [250]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv_core/conv_core.cpp:66) [250]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv_core/conv_core.cpp:66) [250]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv_core/conv_core.cpp:66) [250]  (7.26 ns)

 <State 65>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', conv_core/conv_core.cpp:67) [257]  (5.43 ns)

 <State 66>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:70) [268]  (8.75 ns)

 <State 67>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_core/conv_core.cpp:70) [269]  (8.75 ns)

 <State 68>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv_core/conv_core.cpp:70) [270]  (8.75 ns)

 <State 69>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv_core/conv_core.cpp:70) [270]  (8.75 ns)

 <State 70>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv_core/conv_core.cpp:70) [270]  (8.75 ns)

 <State 71>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv_core/conv_core.cpp:70) [270]  (8.75 ns)

 <State 72>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv_core/conv_core.cpp:70) [270]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
