INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/301_lab/labs/lab2/lab2.srcs/sources_1/new/BCD_To_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_To_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/301_lab/labs/lab4/lab4.srcs/sources_1/new/Arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/301_lab/labs/lab4/lab4.srcs/sources_1/new/Bus_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/301_lab/labs/lab4/lab4.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/301_lab/labs/lab4/lab4.srcs/sim_1/new/Top_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/301_lab/labs/lab4/lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
