Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar  5 03:32:52 2024
| Host         : QPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.742        0.000                      0                  149        0.121        0.000                      0                  149        3.000        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       31.742        0.000                      0                  149        0.121        0.000                      0                  149       19.500        0.000                       0                    79  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.742ns  (required time - arrival time)
  Source:                 sync/vcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementL/c2/ff_01/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 1.905ns (24.501%)  route 5.870ns (75.499%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.567    -0.945    sync/vcounter/c1/clk
    SLICE_X8Y40          FDRE                                         r  sync/vcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.478    -0.467 r  sync/vcounter/c1/ff_04/Q
                         net (fo=14, routed)          0.948     0.482    sync/vcounter/c1/ff_04_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I4_O)        0.322     0.804 f  sync/vcounter/c1/ff_04_i_2__2/O
                         net (fo=3, routed)           0.494     1.298    sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_4
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.328     1.626 f  sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           0.846     2.472    sync/hcounter/c2/vgaBlue_OBUF[3]_inst_i_1_3
    SLICE_X6Y40          LUT6 (Prop_lut6_I5_O)        0.124     2.596 f  sync/hcounter/c2/ff_01_i_6/O
                         net (fo=4, routed)           0.724     3.319    sync/hcounter/c2/ff_02_5
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.443 f  sync/hcounter/c2/ff_01_i_3__2/O
                         net (fo=4, routed)           1.503     4.947    SLUGS/MovementL/c1/ff_05_1
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.152     5.099 f  SLUGS/MovementL/c1/ff_01_i_3__13/O
                         net (fo=6, routed)           0.790     5.889    SLUGS/MovementL/c1/ff_01_i_3__13_n_0
    SLICE_X5Y31          LUT4 (Prop_lut4_I3_O)        0.377     6.266 r  SLUGS/MovementL/c1/ff_01_i_1__1/O
                         net (fo=5, routed)           0.565     6.831    SLUGS/MovementL/c2/CE0
    SLICE_X4Y31          FDRE                                         r  SLUGS/MovementL/c2/ff_01/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.507    38.512    SLUGS/MovementL/c2/clk
    SLICE_X4Y31          FDRE                                         r  SLUGS/MovementL/c2/ff_01/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X4Y31          FDRE (Setup_fdre_C_CE)      -0.408    38.573    SLUGS/MovementL/c2/ff_01
  -------------------------------------------------------------------
                         required time                         38.573    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                 31.742    

Slack (MET) :             31.742ns  (required time - arrival time)
  Source:                 sync/vcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementL/c2/ff_02/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 1.905ns (24.501%)  route 5.870ns (75.499%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.567    -0.945    sync/vcounter/c1/clk
    SLICE_X8Y40          FDRE                                         r  sync/vcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.478    -0.467 r  sync/vcounter/c1/ff_04/Q
                         net (fo=14, routed)          0.948     0.482    sync/vcounter/c1/ff_04_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I4_O)        0.322     0.804 f  sync/vcounter/c1/ff_04_i_2__2/O
                         net (fo=3, routed)           0.494     1.298    sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_4
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.328     1.626 f  sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           0.846     2.472    sync/hcounter/c2/vgaBlue_OBUF[3]_inst_i_1_3
    SLICE_X6Y40          LUT6 (Prop_lut6_I5_O)        0.124     2.596 f  sync/hcounter/c2/ff_01_i_6/O
                         net (fo=4, routed)           0.724     3.319    sync/hcounter/c2/ff_02_5
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.443 f  sync/hcounter/c2/ff_01_i_3__2/O
                         net (fo=4, routed)           1.503     4.947    SLUGS/MovementL/c1/ff_05_1
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.152     5.099 f  SLUGS/MovementL/c1/ff_01_i_3__13/O
                         net (fo=6, routed)           0.790     5.889    SLUGS/MovementL/c1/ff_01_i_3__13_n_0
    SLICE_X5Y31          LUT4 (Prop_lut4_I3_O)        0.377     6.266 r  SLUGS/MovementL/c1/ff_01_i_1__1/O
                         net (fo=5, routed)           0.565     6.831    SLUGS/MovementL/c2/CE0
    SLICE_X4Y31          FDRE                                         r  SLUGS/MovementL/c2/ff_02/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.507    38.512    SLUGS/MovementL/c2/clk
    SLICE_X4Y31          FDRE                                         r  SLUGS/MovementL/c2/ff_02/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X4Y31          FDRE (Setup_fdre_C_CE)      -0.408    38.573    SLUGS/MovementL/c2/ff_02
  -------------------------------------------------------------------
                         required time                         38.573    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                 31.742    

Slack (MET) :             31.742ns  (required time - arrival time)
  Source:                 sync/vcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementL/c2/ff_03/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 1.905ns (24.501%)  route 5.870ns (75.499%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.567    -0.945    sync/vcounter/c1/clk
    SLICE_X8Y40          FDRE                                         r  sync/vcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.478    -0.467 r  sync/vcounter/c1/ff_04/Q
                         net (fo=14, routed)          0.948     0.482    sync/vcounter/c1/ff_04_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I4_O)        0.322     0.804 f  sync/vcounter/c1/ff_04_i_2__2/O
                         net (fo=3, routed)           0.494     1.298    sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_4
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.328     1.626 f  sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           0.846     2.472    sync/hcounter/c2/vgaBlue_OBUF[3]_inst_i_1_3
    SLICE_X6Y40          LUT6 (Prop_lut6_I5_O)        0.124     2.596 f  sync/hcounter/c2/ff_01_i_6/O
                         net (fo=4, routed)           0.724     3.319    sync/hcounter/c2/ff_02_5
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.443 f  sync/hcounter/c2/ff_01_i_3__2/O
                         net (fo=4, routed)           1.503     4.947    SLUGS/MovementL/c1/ff_05_1
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.152     5.099 f  SLUGS/MovementL/c1/ff_01_i_3__13/O
                         net (fo=6, routed)           0.790     5.889    SLUGS/MovementL/c1/ff_01_i_3__13_n_0
    SLICE_X5Y31          LUT4 (Prop_lut4_I3_O)        0.377     6.266 r  SLUGS/MovementL/c1/ff_01_i_1__1/O
                         net (fo=5, routed)           0.565     6.831    SLUGS/MovementL/c2/CE0
    SLICE_X4Y31          FDRE                                         r  SLUGS/MovementL/c2/ff_03/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.507    38.512    SLUGS/MovementL/c2/clk
    SLICE_X4Y31          FDRE                                         r  SLUGS/MovementL/c2/ff_03/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X4Y31          FDRE (Setup_fdre_C_CE)      -0.408    38.573    SLUGS/MovementL/c2/ff_03
  -------------------------------------------------------------------
                         required time                         38.573    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                 31.742    

Slack (MET) :             31.742ns  (required time - arrival time)
  Source:                 sync/vcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementL/c2/ff_04/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 1.905ns (24.501%)  route 5.870ns (75.499%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.567    -0.945    sync/vcounter/c1/clk
    SLICE_X8Y40          FDRE                                         r  sync/vcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.478    -0.467 r  sync/vcounter/c1/ff_04/Q
                         net (fo=14, routed)          0.948     0.482    sync/vcounter/c1/ff_04_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I4_O)        0.322     0.804 f  sync/vcounter/c1/ff_04_i_2__2/O
                         net (fo=3, routed)           0.494     1.298    sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_4
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.328     1.626 f  sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           0.846     2.472    sync/hcounter/c2/vgaBlue_OBUF[3]_inst_i_1_3
    SLICE_X6Y40          LUT6 (Prop_lut6_I5_O)        0.124     2.596 f  sync/hcounter/c2/ff_01_i_6/O
                         net (fo=4, routed)           0.724     3.319    sync/hcounter/c2/ff_02_5
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.443 f  sync/hcounter/c2/ff_01_i_3__2/O
                         net (fo=4, routed)           1.503     4.947    SLUGS/MovementL/c1/ff_05_1
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.152     5.099 f  SLUGS/MovementL/c1/ff_01_i_3__13/O
                         net (fo=6, routed)           0.790     5.889    SLUGS/MovementL/c1/ff_01_i_3__13_n_0
    SLICE_X5Y31          LUT4 (Prop_lut4_I3_O)        0.377     6.266 r  SLUGS/MovementL/c1/ff_01_i_1__1/O
                         net (fo=5, routed)           0.565     6.831    SLUGS/MovementL/c2/CE0
    SLICE_X4Y31          FDRE                                         r  SLUGS/MovementL/c2/ff_04/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.507    38.512    SLUGS/MovementL/c2/clk
    SLICE_X4Y31          FDRE                                         r  SLUGS/MovementL/c2/ff_04/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X4Y31          FDRE (Setup_fdre_C_CE)      -0.408    38.573    SLUGS/MovementL/c2/ff_04
  -------------------------------------------------------------------
                         required time                         38.573    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                 31.742    

Slack (MET) :             31.742ns  (required time - arrival time)
  Source:                 sync/vcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementL/c2/ff_05/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 1.905ns (24.501%)  route 5.870ns (75.499%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.567    -0.945    sync/vcounter/c1/clk
    SLICE_X8Y40          FDRE                                         r  sync/vcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.478    -0.467 r  sync/vcounter/c1/ff_04/Q
                         net (fo=14, routed)          0.948     0.482    sync/vcounter/c1/ff_04_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I4_O)        0.322     0.804 f  sync/vcounter/c1/ff_04_i_2__2/O
                         net (fo=3, routed)           0.494     1.298    sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_4
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.328     1.626 f  sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           0.846     2.472    sync/hcounter/c2/vgaBlue_OBUF[3]_inst_i_1_3
    SLICE_X6Y40          LUT6 (Prop_lut6_I5_O)        0.124     2.596 f  sync/hcounter/c2/ff_01_i_6/O
                         net (fo=4, routed)           0.724     3.319    sync/hcounter/c2/ff_02_5
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.443 f  sync/hcounter/c2/ff_01_i_3__2/O
                         net (fo=4, routed)           1.503     4.947    SLUGS/MovementL/c1/ff_05_1
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.152     5.099 f  SLUGS/MovementL/c1/ff_01_i_3__13/O
                         net (fo=6, routed)           0.790     5.889    SLUGS/MovementL/c1/ff_01_i_3__13_n_0
    SLICE_X5Y31          LUT4 (Prop_lut4_I3_O)        0.377     6.266 r  SLUGS/MovementL/c1/ff_01_i_1__1/O
                         net (fo=5, routed)           0.565     6.831    SLUGS/MovementL/c2/CE0
    SLICE_X4Y31          FDRE                                         r  SLUGS/MovementL/c2/ff_05/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.507    38.512    SLUGS/MovementL/c2/clk
    SLICE_X4Y31          FDRE                                         r  SLUGS/MovementL/c2/ff_05/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X4Y31          FDRE (Setup_fdre_C_CE)      -0.408    38.573    SLUGS/MovementL/c2/ff_05
  -------------------------------------------------------------------
                         required time                         38.573    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                 31.742    

Slack (MET) :             31.833ns  (required time - arrival time)
  Source:                 sync/vcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementL/c3/ff_01/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 1.876ns (23.834%)  route 5.995ns (76.166%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.567    -0.945    sync/vcounter/c1/clk
    SLICE_X8Y40          FDRE                                         r  sync/vcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.478    -0.467 r  sync/vcounter/c1/ff_04/Q
                         net (fo=14, routed)          0.948     0.482    sync/vcounter/c1/ff_04_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I4_O)        0.322     0.804 f  sync/vcounter/c1/ff_04_i_2__2/O
                         net (fo=3, routed)           0.494     1.298    sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_4
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.328     1.626 f  sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           0.846     2.472    sync/hcounter/c2/vgaBlue_OBUF[3]_inst_i_1_3
    SLICE_X6Y40          LUT6 (Prop_lut6_I5_O)        0.124     2.596 f  sync/hcounter/c2/ff_01_i_6/O
                         net (fo=4, routed)           0.724     3.319    sync/hcounter/c2/ff_02_5
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.443 f  sync/hcounter/c2/ff_01_i_3__2/O
                         net (fo=4, routed)           1.503     4.947    SLUGS/MovementL/c1/ff_05_1
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.152     5.099 f  SLUGS/MovementL/c1/ff_01_i_3__13/O
                         net (fo=6, routed)           0.924     6.023    SLUGS/MovementL/c1/ff_01_i_3__13_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I3_O)        0.348     6.371 r  SLUGS/MovementL/c1/ff_01_i_1__13/O
                         net (fo=5, routed)           0.555     6.927    SLUGS/MovementL/c3/ff_05_1
    SLICE_X8Y31          FDRE                                         r  SLUGS/MovementL/c3/ff_01/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.440    38.445    SLUGS/MovementL/c3/clk
    SLICE_X8Y31          FDRE                                         r  SLUGS/MovementL/c3/ff_01/C
                         clock pessimism              0.578    39.022    
                         clock uncertainty           -0.094    38.928    
    SLICE_X8Y31          FDRE (Setup_fdre_C_CE)      -0.169    38.759    SLUGS/MovementL/c3/ff_01
  -------------------------------------------------------------------
                         required time                         38.759    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 31.833    

Slack (MET) :             31.833ns  (required time - arrival time)
  Source:                 sync/vcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementL/c3/ff_02/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 1.876ns (23.834%)  route 5.995ns (76.166%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.567    -0.945    sync/vcounter/c1/clk
    SLICE_X8Y40          FDRE                                         r  sync/vcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.478    -0.467 r  sync/vcounter/c1/ff_04/Q
                         net (fo=14, routed)          0.948     0.482    sync/vcounter/c1/ff_04_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I4_O)        0.322     0.804 f  sync/vcounter/c1/ff_04_i_2__2/O
                         net (fo=3, routed)           0.494     1.298    sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_4
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.328     1.626 f  sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           0.846     2.472    sync/hcounter/c2/vgaBlue_OBUF[3]_inst_i_1_3
    SLICE_X6Y40          LUT6 (Prop_lut6_I5_O)        0.124     2.596 f  sync/hcounter/c2/ff_01_i_6/O
                         net (fo=4, routed)           0.724     3.319    sync/hcounter/c2/ff_02_5
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.443 f  sync/hcounter/c2/ff_01_i_3__2/O
                         net (fo=4, routed)           1.503     4.947    SLUGS/MovementL/c1/ff_05_1
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.152     5.099 f  SLUGS/MovementL/c1/ff_01_i_3__13/O
                         net (fo=6, routed)           0.924     6.023    SLUGS/MovementL/c1/ff_01_i_3__13_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I3_O)        0.348     6.371 r  SLUGS/MovementL/c1/ff_01_i_1__13/O
                         net (fo=5, routed)           0.555     6.927    SLUGS/MovementL/c3/ff_05_1
    SLICE_X8Y31          FDRE                                         r  SLUGS/MovementL/c3/ff_02/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.440    38.445    SLUGS/MovementL/c3/clk
    SLICE_X8Y31          FDRE                                         r  SLUGS/MovementL/c3/ff_02/C
                         clock pessimism              0.578    39.022    
                         clock uncertainty           -0.094    38.928    
    SLICE_X8Y31          FDRE (Setup_fdre_C_CE)      -0.169    38.759    SLUGS/MovementL/c3/ff_02
  -------------------------------------------------------------------
                         required time                         38.759    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 31.833    

Slack (MET) :             31.833ns  (required time - arrival time)
  Source:                 sync/vcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementL/c3/ff_03/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 1.876ns (23.834%)  route 5.995ns (76.166%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.567    -0.945    sync/vcounter/c1/clk
    SLICE_X8Y40          FDRE                                         r  sync/vcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.478    -0.467 r  sync/vcounter/c1/ff_04/Q
                         net (fo=14, routed)          0.948     0.482    sync/vcounter/c1/ff_04_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I4_O)        0.322     0.804 f  sync/vcounter/c1/ff_04_i_2__2/O
                         net (fo=3, routed)           0.494     1.298    sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_4
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.328     1.626 f  sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           0.846     2.472    sync/hcounter/c2/vgaBlue_OBUF[3]_inst_i_1_3
    SLICE_X6Y40          LUT6 (Prop_lut6_I5_O)        0.124     2.596 f  sync/hcounter/c2/ff_01_i_6/O
                         net (fo=4, routed)           0.724     3.319    sync/hcounter/c2/ff_02_5
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.443 f  sync/hcounter/c2/ff_01_i_3__2/O
                         net (fo=4, routed)           1.503     4.947    SLUGS/MovementL/c1/ff_05_1
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.152     5.099 f  SLUGS/MovementL/c1/ff_01_i_3__13/O
                         net (fo=6, routed)           0.924     6.023    SLUGS/MovementL/c1/ff_01_i_3__13_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I3_O)        0.348     6.371 r  SLUGS/MovementL/c1/ff_01_i_1__13/O
                         net (fo=5, routed)           0.555     6.927    SLUGS/MovementL/c3/ff_05_1
    SLICE_X8Y31          FDRE                                         r  SLUGS/MovementL/c3/ff_03/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.440    38.445    SLUGS/MovementL/c3/clk
    SLICE_X8Y31          FDRE                                         r  SLUGS/MovementL/c3/ff_03/C
                         clock pessimism              0.578    39.022    
                         clock uncertainty           -0.094    38.928    
    SLICE_X8Y31          FDRE (Setup_fdre_C_CE)      -0.169    38.759    SLUGS/MovementL/c3/ff_03
  -------------------------------------------------------------------
                         required time                         38.759    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 31.833    

Slack (MET) :             31.833ns  (required time - arrival time)
  Source:                 sync/vcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementL/c3/ff_04/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 1.876ns (23.834%)  route 5.995ns (76.166%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.567    -0.945    sync/vcounter/c1/clk
    SLICE_X8Y40          FDRE                                         r  sync/vcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.478    -0.467 r  sync/vcounter/c1/ff_04/Q
                         net (fo=14, routed)          0.948     0.482    sync/vcounter/c1/ff_04_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I4_O)        0.322     0.804 f  sync/vcounter/c1/ff_04_i_2__2/O
                         net (fo=3, routed)           0.494     1.298    sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_4
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.328     1.626 f  sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           0.846     2.472    sync/hcounter/c2/vgaBlue_OBUF[3]_inst_i_1_3
    SLICE_X6Y40          LUT6 (Prop_lut6_I5_O)        0.124     2.596 f  sync/hcounter/c2/ff_01_i_6/O
                         net (fo=4, routed)           0.724     3.319    sync/hcounter/c2/ff_02_5
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.443 f  sync/hcounter/c2/ff_01_i_3__2/O
                         net (fo=4, routed)           1.503     4.947    SLUGS/MovementL/c1/ff_05_1
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.152     5.099 f  SLUGS/MovementL/c1/ff_01_i_3__13/O
                         net (fo=6, routed)           0.924     6.023    SLUGS/MovementL/c1/ff_01_i_3__13_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I3_O)        0.348     6.371 r  SLUGS/MovementL/c1/ff_01_i_1__13/O
                         net (fo=5, routed)           0.555     6.927    SLUGS/MovementL/c3/ff_05_1
    SLICE_X8Y31          FDRE                                         r  SLUGS/MovementL/c3/ff_04/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.440    38.445    SLUGS/MovementL/c3/clk
    SLICE_X8Y31          FDRE                                         r  SLUGS/MovementL/c3/ff_04/C
                         clock pessimism              0.578    39.022    
                         clock uncertainty           -0.094    38.928    
    SLICE_X8Y31          FDRE (Setup_fdre_C_CE)      -0.169    38.759    SLUGS/MovementL/c3/ff_04
  -------------------------------------------------------------------
                         required time                         38.759    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 31.833    

Slack (MET) :             31.833ns  (required time - arrival time)
  Source:                 sync/vcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementL/c3/ff_05/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 1.876ns (23.834%)  route 5.995ns (76.166%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.567    -0.945    sync/vcounter/c1/clk
    SLICE_X8Y40          FDRE                                         r  sync/vcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.478    -0.467 r  sync/vcounter/c1/ff_04/Q
                         net (fo=14, routed)          0.948     0.482    sync/vcounter/c1/ff_04_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I4_O)        0.322     0.804 f  sync/vcounter/c1/ff_04_i_2__2/O
                         net (fo=3, routed)           0.494     1.298    sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_4
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.328     1.626 f  sync/vcounter/c2/vgaBlue_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           0.846     2.472    sync/hcounter/c2/vgaBlue_OBUF[3]_inst_i_1_3
    SLICE_X6Y40          LUT6 (Prop_lut6_I5_O)        0.124     2.596 f  sync/hcounter/c2/ff_01_i_6/O
                         net (fo=4, routed)           0.724     3.319    sync/hcounter/c2/ff_02_5
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     3.443 f  sync/hcounter/c2/ff_01_i_3__2/O
                         net (fo=4, routed)           1.503     4.947    SLUGS/MovementL/c1/ff_05_1
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.152     5.099 f  SLUGS/MovementL/c1/ff_01_i_3__13/O
                         net (fo=6, routed)           0.924     6.023    SLUGS/MovementL/c1/ff_01_i_3__13_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I3_O)        0.348     6.371 r  SLUGS/MovementL/c1/ff_01_i_1__13/O
                         net (fo=5, routed)           0.555     6.927    SLUGS/MovementL/c3/ff_05_1
    SLICE_X8Y31          FDRE                                         r  SLUGS/MovementL/c3/ff_05/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          1.440    38.445    SLUGS/MovementL/c3/clk
    SLICE_X8Y31          FDRE                                         r  SLUGS/MovementL/c3/ff_05/C
                         clock pessimism              0.578    39.022    
                         clock uncertainty           -0.094    38.928    
    SLICE_X8Y31          FDRE (Setup_fdre_C_CE)      -0.169    38.759    SLUGS/MovementL/c3/ff_05
  -------------------------------------------------------------------
                         required time                         38.759    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 31.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 engry/energycounter/c2/ff_03/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            engry/energycounter/c2/ff_01/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.564    -0.617    engry/energycounter/c2/clk
    SLICE_X13Y39         FDRE                                         r  engry/energycounter/c2/ff_03/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  engry/energycounter/c2/ff_03/Q
                         net (fo=6, routed)           0.068    -0.408    engry/energycounter/c2/currentval[7]
    SLICE_X12Y39         LUT6 (Prop_lut6_I1_O)        0.045    -0.363 r  engry/energycounter/c2/ff_01_i_2__7/O
                         net (fo=1, routed)           0.000    -0.363    engry/energycounter/c2/B_4
    SLICE_X12Y39         FDRE                                         r  engry/energycounter/c2/ff_01/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.834    -0.856    engry/energycounter/c2/clk
    SLICE_X12Y39         FDRE                                         r  engry/energycounter/c2/ff_01/C
                         clock pessimism              0.251    -0.604    
    SLICE_X12Y39         FDRE (Hold_fdre_C_D)         0.120    -0.484    engry/energycounter/c2/ff_01
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SLUGS/MovementR/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementR/c1/ff_01/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.547%)  route 0.121ns (39.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.587    -0.594    SLUGS/MovementR/c1/clk
    SLICE_X5Y32          FDRE                                         r  SLUGS/MovementR/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  SLUGS/MovementR/c1/ff_04/Q
                         net (fo=8, routed)           0.121    -0.332    SLUGS/MovementR/c1/ff_04_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.045    -0.287 r  SLUGS/MovementR/c1/ff_01_i_2__13/O
                         net (fo=1, routed)           0.000    -0.287    SLUGS/MovementR/c1/B_4
    SLICE_X4Y32          FDRE                                         r  SLUGS/MovementR/c1/ff_01/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.856    -0.834    SLUGS/MovementR/c1/clk
    SLICE_X4Y32          FDRE                                         r  SLUGS/MovementR/c1/ff_01/C
                         clock pessimism              0.252    -0.581    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.091    -0.490    SLUGS/MovementR/c1/ff_01
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SLUGS/MovementR/c2/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementR/c2/ff_01/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.588    -0.593    SLUGS/MovementR/c2/clk
    SLICE_X3Y31          FDRE                                         r  SLUGS/MovementR/c2/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  SLUGS/MovementR/c2/ff_01/Q
                         net (fo=6, routed)           0.117    -0.335    SLUGS/MovementR/c2/ff_01_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.045    -0.290 r  SLUGS/MovementR/c2/ff_01_i_2__5/O
                         net (fo=1, routed)           0.000    -0.290    SLUGS/MovementR/c2/B_4
    SLICE_X3Y31          FDRE                                         r  SLUGS/MovementR/c2/ff_01/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.857    -0.833    SLUGS/MovementR/c2/clk
    SLICE_X3Y31          FDRE                                         r  SLUGS/MovementR/c2/ff_01/C
                         clock pessimism              0.239    -0.593    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.091    -0.502    SLUGS/MovementR/c2/ff_01
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 SLUGS/MovementL/c1/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementL/c1/ff_04/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.453%)  route 0.089ns (26.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.584    -0.597    SLUGS/MovementL/c1/clk
    SLICE_X6Y29          FDRE                                         r  SLUGS/MovementL/c1/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  SLUGS/MovementL/c1/ff_05/Q
                         net (fo=5, routed)           0.089    -0.360    SLUGS/MovementL/c1/movementL[0]
    SLICE_X6Y29          LUT4 (Prop_lut4_I3_O)        0.098    -0.262 r  SLUGS/MovementL/c1/ff_04_i_1__13/O
                         net (fo=1, routed)           0.000    -0.262    SLUGS/MovementL/c1/B_1
    SLICE_X6Y29          FDRE                                         r  SLUGS/MovementL/c1/ff_04/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.853    -0.837    SLUGS/MovementL/c1/clk
    SLICE_X6Y29          FDRE                                         r  SLUGS/MovementL/c1/ff_04/C
                         clock pessimism              0.239    -0.597    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.120    -0.477    SLUGS/MovementL/c1/ff_04
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 sync/hcounter/c2/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hcounter/c2/ff_01/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.187ns (49.937%)  route 0.187ns (50.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.591    -0.590    sync/hcounter/c2/clk
    SLICE_X7Y39          FDRE                                         r  sync/hcounter/c2/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  sync/hcounter/c2/ff_02/Q
                         net (fo=28, routed)          0.187    -0.262    sync/hcounter/c2/ff_02_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I3_O)        0.046    -0.216 r  sync/hcounter/c2/ff_01_i_2/O
                         net (fo=1, routed)           0.000    -0.216    sync/hcounter/c2/B_4
    SLICE_X6Y39          FDRE                                         r  sync/hcounter/c2/ff_01/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.862    -0.828    sync/hcounter/c2/clk
    SLICE_X6Y39          FDRE                                         r  sync/hcounter/c2/ff_01/C
                         clock pessimism              0.250    -0.577    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.133    -0.444    sync/hcounter/c2/ff_01
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 engry/energycounter/c2/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            engry/energycounter/c2/ff_03/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.769%)  route 0.141ns (40.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.564    -0.617    engry/energycounter/c2/clk
    SLICE_X12Y39         FDRE                                         r  engry/energycounter/c2/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  engry/energycounter/c2/ff_05/Q
                         net (fo=10, routed)          0.141    -0.313    engry/energycounter/c2/ff_05_0[0]
    SLICE_X13Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  engry/energycounter/c2/ff_03_i_1__2/O
                         net (fo=1, routed)           0.000    -0.268    engry/energycounter/c2/B_2
    SLICE_X13Y39         FDRE                                         r  engry/energycounter/c2/ff_03/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.834    -0.856    engry/energycounter/c2/clk
    SLICE_X13Y39         FDRE                                         r  engry/energycounter/c2/ff_03/C
                         clock pessimism              0.251    -0.604    
    SLICE_X13Y39         FDRE (Hold_fdre_C_D)         0.092    -0.512    engry/energycounter/c2/ff_03
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 sync/hcounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hcounter/c1/ff_02/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.591    -0.590    sync/hcounter/c1/clk
    SLICE_X3Y36          FDRE                                         r  sync/hcounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  sync/hcounter/c1/ff_02/Q
                         net (fo=24, routed)          0.168    -0.281    sync/hcounter/c1/ff_02_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.042    -0.239 r  sync/hcounter/c1/ff_02_i_1__12/O
                         net (fo=1, routed)           0.000    -0.239    sync/hcounter/c1/ff_02_i_1__12_n_0
    SLICE_X3Y36          FDRE                                         r  sync/hcounter/c1/ff_02/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.861    -0.829    sync/hcounter/c1/clk
    SLICE_X3Y36          FDRE                                         r  sync/hcounter/c1/ff_02/C
                         clock pessimism              0.238    -0.590    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.105    -0.485    sync/hcounter/c1/ff_02
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sync/vcounter/c2/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c2/ff_01/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.121%)  route 0.158ns (45.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.565    -0.616    sync/vcounter/c2/clk
    SLICE_X9Y41          FDRE                                         r  sync/vcounter/c2/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  sync/vcounter/c2/ff_01/Q
                         net (fo=11, routed)          0.158    -0.318    sync/vcounter/c2/ff_01_0[2]
    SLICE_X9Y41          LUT6 (Prop_lut6_I1_O)        0.045    -0.273 r  sync/vcounter/c2/ff_01_i_2__9/O
                         net (fo=1, routed)           0.000    -0.273    sync/vcounter/c2/B_4
    SLICE_X9Y41          FDRE                                         r  sync/vcounter/c2/ff_01/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.835    -0.855    sync/vcounter/c2/clk
    SLICE_X9Y41          FDRE                                         r  sync/vcounter/c2/ff_01/C
                         clock pessimism              0.238    -0.616    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.092    -0.524    sync/vcounter/c2/ff_01
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SLUGS/MovementR/c3/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementR/c3/ff_03/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.249ns (64.283%)  route 0.138ns (35.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.588    -0.593    SLUGS/MovementR/c3/clk
    SLICE_X6Y33          FDRE                                         r  SLUGS/MovementR/c3/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  SLUGS/MovementR/c3/ff_05/Q
                         net (fo=8, routed)           0.138    -0.307    SLUGS/MovementR/c3/ff_05_0
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.101    -0.206 r  SLUGS/MovementR/c3/ff_03_i_1__8/O
                         net (fo=1, routed)           0.000    -0.206    SLUGS/MovementR/c3/ff_03_i_1__8_n_0
    SLICE_X6Y33          FDRE                                         r  SLUGS/MovementR/c3/ff_03/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.857    -0.833    SLUGS/MovementR/c3/clk
    SLICE_X6Y33          FDRE                                         r  SLUGS/MovementR/c3/ff_03/C
                         clock pessimism              0.239    -0.593    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.131    -0.462    SLUGS/MovementR/c3/ff_03
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SLUGS/MovementL/c3/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementL/c3/ff_03/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.249ns (64.270%)  route 0.138ns (35.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.559    -0.622    SLUGS/MovementL/c3/clk
    SLICE_X8Y31          FDRE                                         r  SLUGS/MovementL/c3/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  SLUGS/MovementL/c3/ff_05/Q
                         net (fo=8, routed)           0.138    -0.336    SLUGS/MovementL/c3/ff_01_0[0]
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.101    -0.235 r  SLUGS/MovementL/c3/ff_03_i_1__1/O
                         net (fo=1, routed)           0.000    -0.235    SLUGS/MovementL/c3/B_2
    SLICE_X8Y31          FDRE                                         r  SLUGS/MovementL/c3/ff_03/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=77, routed)          0.827    -0.863    SLUGS/MovementL/c3/clk
    SLICE_X8Y31          FDRE                                         r  SLUGS/MovementL/c3/ff_03/C
                         clock pessimism              0.240    -0.622    
    SLICE_X8Y31          FDRE (Hold_fdre_C_D)         0.131    -0.491    SLUGS/MovementL/c3/ff_03
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y31      SLUGS/MovementL/c1/ff_02/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y31      SLUGS/MovementL/c1/ff_03/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y29      SLUGS/MovementL/c1/ff_04/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y29      SLUGS/MovementL/c1/ff_05/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y31      SLUGS/MovementL/c2/ff_01/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y30      SLUGS/MovementR/c1/ff_05/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y31      SLUGS/MovementR/c2/ff_01/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y31      SLUGS/MovementR/c2/ff_02/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y31      SLUGS/MovementL/c1/ff_02/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y31      SLUGS/MovementL/c1/ff_03/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y29      SLUGS/MovementL/c1/ff_04/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y29      SLUGS/MovementL/c1/ff_04/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y29      SLUGS/MovementL/c1/ff_05/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y29      SLUGS/MovementL/c1/ff_05/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y31      SLUGS/MovementL/c2/ff_01/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y30      SLUGS/MovementR/c1/ff_05/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y31      SLUGS/MovementR/c2/ff_01/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y31      SLUGS/MovementR/c2/ff_02/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y31      SLUGS/MovementL/c1/ff_02/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y31      SLUGS/MovementL/c1/ff_02/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y31      SLUGS/MovementL/c1/ff_03/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y31      SLUGS/MovementL/c1/ff_03/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y29      SLUGS/MovementL/c1/ff_04/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y29      SLUGS/MovementL/c1/ff_04/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y29      SLUGS/MovementL/c1/ff_05/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y29      SLUGS/MovementL/c1/ff_05/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y31      SLUGS/MovementL/c2/ff_01/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y31      SLUGS/MovementL/c2/ff_01/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



