read -sv run_verilog_mid/adder_32b_9_86_99432cf11696b747cccc4fbb297cc000.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_86_99432cf11696b747cccc4fbb297cc000_yosys.v
