module alternating_counters(
# bad option "alternating_counters(": must be blank, cget, configure, copy, data, get, put, read, redither, transparency, or write
  input clock,
# invalid command name "input"
  input reset,
# invalid command name "input"
  input latch,
# invalid command name "input"
  output logic out_a,
# invalid command name "output"
  output logic out_b
# invalid command name "output"
);
# invalid command name ")"

  logic [7:0] count_a;
# invalid command name "7:0"
  logic [7:0] count_b;
# invalid command name "7:0"

  initial begin
# invalid command name "initial"
    count_a <= 8'h0;
# invalid command name "count_a"
    count_b <= 8'h80;
# invalid command name "count_b"
  end
# wrong # args: should be "endpoint_image option ?arg arg ...?"
     
  always @(clock) begin
# invalid command name "always"

    count_a <= count_a - 1;
# invalid command name "count_a"
    count_b <= count_b + 1;
# invalid command name "count_b"

    out_b = latch ? count_b : out_a;
# invalid command name "out_b"
    out_a = latch ? count_a : out_b;  
# invalid command name "out_a"

  end
# wrong # args: should be "endpoint_image option ?arg arg ...?"
   
endmodule
# invalid command name "endmodule"
do clarvi_test.do ../example-asm/build/mem.txt TRACE
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:47 on Nov 27,2017
# vlog -reportprogress 300 clarvi.sv "+define+TRACE" 
# ** Warning: riscv.svh(39): (vlog-13233) Design unit "clarvi_sv_unit" already exists and will be overwritten. Design unit compiled with different set of options.
# -- Compiling package clarvi_sv_unit
# -- Compiling module clarvi
# 
# Top level modules:
# 	clarvi
# End time: 21:49:47 on Nov 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:47 on Nov 27,2017
# vlog -reportprogress 300 clarvi_avalon.sv 
# -- Compiling module clarvi_avalon
# 
# Top level modules:
# 	clarvi_avalon
# End time: 21:49:47 on Nov 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:47 on Nov 27,2017
# vlog -reportprogress 300 bram.sv 
# -- Compiling module dual_port_bram
# 
# Top level modules:
# 	dual_port_bram
# End time: 21:49:47 on Nov 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:47 on Nov 27,2017
# vlog -reportprogress 300 clarvi_sim.sv 
# -- Compiling module clarvi_sim
# -- Compiling module memory_debug
# -- Compiling module mock_waitrequest
# -- Compiling module mock_interrupt
# 
# Top level modules:
# 	clarvi_sim
# 	mock_waitrequest
# 	mock_interrupt
# End time: 21:49:47 on Nov 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.clarvi_sim -t ns -voptargs="+acc=npr" -GINIT_FILE=../example-asm/build/mem.txt 
# Start time: 21:49:47 on Nov 27,2017
# Loading sv_std.std
# Loading work.clarvi_sim
# Loading work.dual_port_bram
# Loading work.memory_debug
# Loading work.clarvi_avalon
# Loading work.clarvi_sv_unit
# Loading work.clarvi
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: unknown  Hostname: ecad-VirtualBox  ProcessID: 2534
#           Attempting to use alternate WLF file "./wlftdYr5Vi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdYr5Vi
run
# 0xxxxxxxxx:   ---
# 0xxxxxxxxx:   ---
# 0xxxxxxxxx:   ---
# 0xxxxxxxxx:   ---
# 0xxxxxxxxx:   ---
# 0x00000000:   AUIPC	sp, 0x00010000		sp := 0x00010000 
# 0x00000004:   ADDI	sp, sp, -32		sp := 0x0000ffe0, sp = 0x00010000 
# 0x00000008:   AUIPC	t0, 0x00000000		t0 := 0x00000008 
# 0x0000000c:   ADDI	t0, t0, 20		t0 := 0x0000001c, t0 = 0x00000008 
# 0x00000010:   CSRRW	zero, MTVEC, t0 
# 0x00000014:   JAL	ra, 108		ra := 0x00000018, target = 0x00000080 
# 0x00000018:   ---
# 0x0000001c:   ---
# 0x00000020:   ---
# 0x00000080:   ADDI	sp, sp, -32		sp := 0x0000ffc0, sp = 0x0000ffe0 
# 0x00000084:   SW	ra, 0(sp)		mem[0000ffc0] := 0x00000018, sp = 0x0000ffc0, ra = 0x00000018 
# 0x00000088:   ADDI	a0, zero, 12		a0 := 0x0000000c,  
# 0x0000008c:   ADDI	a1, zero, 4		a1 := 0x00000004,  
# 0x00000090:   JAL	ra, -112		ra := 0x00000094, target = 0x00000020 
# 0x00000094:   ---
# 0x00000098:   ---
# 0x0000009c:   ---
# 0x00000020:   ADDI	sp, sp, -32		sp := 0x0000ffa0, sp = 0x0000ffc0 
# 0x00000024:   SW	ra, 0(sp)		mem[0000ffa0] := 0x00000094, sp = 0x0000ffa0, ra = 0x00000094 
# 0x00000028:   ADDI	t0, zero, 0		t0 := 0x00000000,  
# 0x0000002c:   ADDI	t1, zero, 0		t1 := 0x00000000,  
# 0x00000030:   ADDI	t5, zero, 1		t5 := 0x00000001,  
# 0x00000034:   ADDI	t3, zero, -1		t3 := 0xffffffff,  
# 0x00000038:   BNE	a1, zero, 0x00000040	a1 = 0x00000004, branch     taken 
# 0x0000003c:   ---
# 0x00000040:   ---
# 0x00000044:   ---
# 0x00000040:   ADDI	t2, zero, 31		t2 := 0x0000001f,  
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x80000000, t5 = 0x00000001, t2 = 0x0000001f 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x80000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000001f 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000001e, t2 = 0x0000001f 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000001e, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x40000000, t5 = 0x00000001, t2 = 0x0000001e 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x40000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000001e 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000001d, t2 = 0x0000001e 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000001d, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x20000000, t5 = 0x00000001, t2 = 0x0000001d 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x20000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000001d 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000001c, t2 = 0x0000001d 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000001c, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x10000000, t5 = 0x00000001, t2 = 0x0000001c 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x10000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000001c 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000001b, t2 = 0x0000001c 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000001b, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x08000000, t5 = 0x00000001, t2 = 0x0000001b 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x08000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000001b 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000001a, t2 = 0x0000001b 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000001a, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x04000000, t5 = 0x00000001, t2 = 0x0000001a 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x04000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000001a 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000019, t2 = 0x0000001a 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000019, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x02000000, t5 = 0x00000001, t2 = 0x00000019 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x02000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000019 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000018, t2 = 0x00000019 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000018, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x01000000, t5 = 0x00000001, t2 = 0x00000018 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x01000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000018 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000017, t2 = 0x00000018 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000017, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00800000, t5 = 0x00000001, t2 = 0x00000017 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00800000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000017 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000016, t2 = 0x00000017 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000016, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00400000, t5 = 0x00000001, t2 = 0x00000016 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00400000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000016 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000015, t2 = 0x00000016 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000015, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00200000, t5 = 0x00000001, t2 = 0x00000015 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00200000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000015 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000014, t2 = 0x00000015 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000014, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00100000, t5 = 0x00000001, t2 = 0x00000014 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00100000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000014 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000013, t2 = 0x00000014 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000013, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00080000, t5 = 0x00000001, t2 = 0x00000013 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00080000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000013 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000012, t2 = 0x00000013 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000012, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00040000, t5 = 0x00000001, t2 = 0x00000012 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00040000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000012 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000011, t2 = 0x00000012 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000011, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00020000, t5 = 0x00000001, t2 = 0x00000011 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00020000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000011 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000010, t2 = 0x00000011 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000010, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00010000, t5 = 0x00000001, t2 = 0x00000010 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00010000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000010 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000000f, t2 = 0x00000010 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000000f, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00008000, t5 = 0x00000001, t2 = 0x0000000f 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00008000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000000f 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000000e, t2 = 0x0000000f 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000000e, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00004000, t5 = 0x00000001, t2 = 0x0000000e 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00004000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000000e 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000000d, t2 = 0x0000000e 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000000d, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00002000, t5 = 0x00000001, t2 = 0x0000000d 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00002000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000000d 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000000c, t2 = 0x0000000d 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000000c, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00001000, t5 = 0x00000001, t2 = 0x0000000c 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00001000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000000c 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000000b, t2 = 0x0000000c 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000000b, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000800, t5 = 0x00000001, t2 = 0x0000000b 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00000800 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000000b 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000000a, t2 = 0x0000000b 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000000a, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000400, t5 = 0x00000001, t2 = 0x0000000a 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00000400 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000000a 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000009, t2 = 0x0000000a 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000009, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000200, t5 = 0x00000001, t2 = 0x00000009 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00000200 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000009 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000008, t2 = 0x00000009 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000008, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000100, t5 = 0x00000001, t2 = 0x00000008 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00000100 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000008 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000007, t2 = 0x00000008 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000007, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000080, t5 = 0x00000001, t2 = 0x00000007 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00000080 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000007 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000006, t2 = 0x00000007 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000006, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000040, t5 = 0x00000001, t2 = 0x00000006 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00000040 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000006 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000005, t2 = 0x00000006 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000005, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000020, t5 = 0x00000001, t2 = 0x00000005 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00000020 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000005 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000004, t2 = 0x00000005 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000004, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000010, t5 = 0x00000001, t2 = 0x00000004 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00000010 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000004 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000003, t2 = 0x00000004 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000003, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000008, t5 = 0x00000001, t2 = 0x00000003 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000008, a0 = 0x0000000c, t4 = 0x00000008 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x00000008, t2 = 0x00000003 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000001, t1 = 0x00000000, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000001, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000002, t2 = 0x00000003 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000002, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000002, t1 = 0x00000001 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000004, t5 = 0x00000001, t2 = 0x00000002 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000004, a0 = 0x0000000c, t4 = 0x00000004 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x00000004, t2 = 0x00000002 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000003, t1 = 0x00000002, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000003, a1 = 0x00000004, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000001, t2 = 0x00000002 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000001, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000006, t1 = 0x00000003 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000002, t5 = 0x00000001, t2 = 0x00000001 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00000002 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000001 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000006, t1 = 0x00000006, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000006, a1 = 0x00000004, branch not taken 
# 0x0000005c:   SUB	t1, t1, a1		t1 := 0x00000002, t1 = 0x00000006, a1 = 0x00000004 
# 0x00000060:   OR	t0, t0, t4		t0 := 0x00000002, t0 = 0x00000000, t4 = 0x00000002 
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000000, t2 = 0x00000001 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000000, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000004, t1 = 0x00000002 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000001, t5 = 0x00000001, t2 = 0x00000000 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000000c, t4 = 0x00000001 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000000 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000004, t1 = 0x00000004, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000004, a1 = 0x00000004, branch not taken 
# 0x0000005c:   SUB	t1, t1, a1		t1 := 0x00000000, t1 = 0x00000004, a1 = 0x00000004 
# 0x00000060:   OR	t0, t0, t4		t0 := 0x00000003, t0 = 0x00000002, t4 = 0x00000001 
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0xffffffff, t2 = 0x00000000 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0xffffffff, t3 = 0xffffffff, branch not taken 
# 0x0000006c:   ADDI	a0, t0, 0		a0 := 0x00000003, t0 = 0x00000003 
# 0x00000070:   ADDI	a1, t1, 0		a1 := 0x00000000, t1 = 0x00000000 
# 0x00000074:   LW 	ra, 0(sp)		ra := 0x00000094 = mem[0x0000ffa0], sp = 0x0000ffa0 
# 0x00000078:   ADDI	sp, sp, 32		sp := 0x0000ffc0, sp = 0x0000ffa0 
# 0x0000007c:   JALR	zero, ra, 0		, ra = 0x00000094, target = 0x00000094 
# 0x00000080:   ---
# 0x00000084:   ---
# 0x00000088:   ---
# Debug output: a0 = 0x00000003
# 0x00000094:   CSRRW	zero, DSCRATCH, a0 
# Debug output: a1 = 0x00000000
# 0x00000098:   CSRRW	zero, DSCRATCH, a1 
# 0x0000009c:   ADDI	a0, zero, 93		a0 := 0x0000005d,  
# 0x000000a0:   ADDI	a1, zero, 7		a1 := 0x00000007,  
# 0x000000a4:   JAL	ra, -132		ra := 0x000000a8, target = 0x00000020 
# 0x000000a8:   ---
# 0x000000ac:   ---
# 0x000000b0:   ---
# 0x00000020:   ADDI	sp, sp, -32		sp := 0x0000ffa0, sp = 0x0000ffc0 
# 0x00000024:   SW	ra, 0(sp)		mem[0000ffa0] := 0x000000a8, sp = 0x0000ffa0, ra = 0x000000a8 
# 0x00000028:   ADDI	t0, zero, 0		t0 := 0x00000000,  
# 0x0000002c:   ADDI	t1, zero, 0		t1 := 0x00000000,  
# 0x00000030:   ADDI	t5, zero, 1		t5 := 0x00000001,  
# 0x00000034:   ADDI	t3, zero, -1		t3 := 0xffffffff,  
# 0x00000038:   BNE	a1, zero, 0x00000040	a1 = 0x00000007, branch     taken 
# 0x0000003c:   ---
# 0x00000040:   ---
# 0x00000044:   ---
# 0x00000040:   ADDI	t2, zero, 31		t2 := 0x0000001f,  
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x80000000, t5 = 0x00000001, t2 = 0x0000001f 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x80000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000001f 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000001e, t2 = 0x0000001f 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000001e, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x40000000, t5 = 0x00000001, t2 = 0x0000001e 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x40000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000001e 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000001d, t2 = 0x0000001e 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000001d, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x20000000, t5 = 0x00000001, t2 = 0x0000001d 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x20000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000001d 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000001c, t2 = 0x0000001d 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000001c, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x10000000, t5 = 0x00000001, t2 = 0x0000001c 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x10000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000001c 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000001b, t2 = 0x0000001c 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000001b, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x08000000, t5 = 0x00000001, t2 = 0x0000001b 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x08000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000001b 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000001a, t2 = 0x0000001b 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000001a, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x04000000, t5 = 0x00000001, t2 = 0x0000001a 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x04000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000001a 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000019, t2 = 0x0000001a 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000019, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x02000000, t5 = 0x00000001, t2 = 0x00000019 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x02000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000019 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000018, t2 = 0x00000019 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000018, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x01000000, t5 = 0x00000001, t2 = 0x00000018 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x01000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000018 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000017, t2 = 0x00000018 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000017, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00800000, t5 = 0x00000001, t2 = 0x00000017 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00800000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000017 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000016, t2 = 0x00000017 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000016, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00400000, t5 = 0x00000001, t2 = 0x00000016 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00400000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000016 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000015, t2 = 0x00000016 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000015, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00200000, t5 = 0x00000001, t2 = 0x00000015 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00200000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000015 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000014, t2 = 0x00000015 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000014, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00100000, t5 = 0x00000001, t2 = 0x00000014 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00100000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000014 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000013, t2 = 0x00000014 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000013, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00080000, t5 = 0x00000001, t2 = 0x00000013 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00080000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000013 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000012, t2 = 0x00000013 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000012, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00040000, t5 = 0x00000001, t2 = 0x00000012 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00040000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000012 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000011, t2 = 0x00000012 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000011, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00020000, t5 = 0x00000001, t2 = 0x00000011 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00020000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000011 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000010, t2 = 0x00000011 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000010, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00010000, t5 = 0x00000001, t2 = 0x00000010 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00010000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000010 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000000f, t2 = 0x00000010 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000000f, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00008000, t5 = 0x00000001, t2 = 0x0000000f 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00008000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000000f 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000000e, t2 = 0x0000000f 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000000e, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00004000, t5 = 0x00000001, t2 = 0x0000000e 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00004000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000000e 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000000d, t2 = 0x0000000e 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000000d, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00002000, t5 = 0x00000001, t2 = 0x0000000d 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00002000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000000d 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000000c, t2 = 0x0000000d 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000000c, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00001000, t5 = 0x00000001, t2 = 0x0000000c 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00001000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000000c 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000000b, t2 = 0x0000000c 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000000b, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000800, t5 = 0x00000001, t2 = 0x0000000b 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00000800 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000000b 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000000a, t2 = 0x0000000b 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000000a, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000400, t5 = 0x00000001, t2 = 0x0000000a 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00000400 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000000a 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000009, t2 = 0x0000000a 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000009, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000200, t5 = 0x00000001, t2 = 0x00000009 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00000200 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000009 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000008, t2 = 0x00000009 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000008, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000100, t5 = 0x00000001, t2 = 0x00000008 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00000100 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000008 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000007, t2 = 0x00000008 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000007, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000080, t5 = 0x00000001, t2 = 0x00000007 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00000080 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000007 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000006, t2 = 0x00000007 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000006, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000040, t5 = 0x00000001, t2 = 0x00000006 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000040, a0 = 0x0000005d, t4 = 0x00000040 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x00000040, t2 = 0x00000006 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000001, t1 = 0x00000000, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000001, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000005, t2 = 0x00000006 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000005, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000002, t1 = 0x00000001 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000020, t5 = 0x00000001, t2 = 0x00000005 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00000020 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000005 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000002, t1 = 0x00000002, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000002, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000004, t2 = 0x00000005 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000004, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000004, t1 = 0x00000002 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000010, t5 = 0x00000001, t2 = 0x00000004 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000010, a0 = 0x0000005d, t4 = 0x00000010 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x00000010, t2 = 0x00000004 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000005, t1 = 0x00000004, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000005, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000003, t2 = 0x00000004 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000003, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x0000000a, t1 = 0x00000005 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000008, t5 = 0x00000001, t2 = 0x00000003 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000008, a0 = 0x0000005d, t4 = 0x00000008 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x00000008, t2 = 0x00000003 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x0000000b, t1 = 0x0000000a, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x0000000b, a1 = 0x00000007, branch not taken 
# 0x0000005c:   SUB	t1, t1, a1		t1 := 0x00000004, t1 = 0x0000000b, a1 = 0x00000007 
# 0x00000060:   OR	t0, t0, t4		t0 := 0x00000008, t0 = 0x00000000, t4 = 0x00000008 
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000002, t2 = 0x00000003 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000002, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000008, t1 = 0x00000004 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000004, t5 = 0x00000001, t2 = 0x00000002 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000004, a0 = 0x0000005d, t4 = 0x00000004 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x00000004, t2 = 0x00000002 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000009, t1 = 0x00000008, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000009, a1 = 0x00000007, branch not taken 
# 0x0000005c:   SUB	t1, t1, a1		t1 := 0x00000002, t1 = 0x00000009, a1 = 0x00000007 
# 0x00000060:   OR	t0, t0, t4		t0 := 0x0000000c, t0 = 0x00000008, t4 = 0x00000004 
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000001, t2 = 0x00000002 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000001, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000004, t1 = 0x00000002 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000002, t5 = 0x00000001, t2 = 0x00000001 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x0000005d, t4 = 0x00000002 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000001 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000004, t1 = 0x00000004, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000004, a1 = 0x00000007, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000000, t2 = 0x00000001 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000000, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000008, t1 = 0x00000004 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000001, t5 = 0x00000001, t2 = 0x00000000 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000001, a0 = 0x0000005d, t4 = 0x00000001 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x00000001, t2 = 0x00000000 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000009, t1 = 0x00000008, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000009, a1 = 0x00000007, branch not taken 
# 0x0000005c:   SUB	t1, t1, a1		t1 := 0x00000002, t1 = 0x00000009, a1 = 0x00000007 
# 0x00000060:   OR	t0, t0, t4		t0 := 0x0000000d, t0 = 0x0000000c, t4 = 0x00000001 
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0xffffffff, t2 = 0x00000000 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0xffffffff, t3 = 0xffffffff, branch not taken 
# 0x0000006c:   ADDI	a0, t0, 0		a0 := 0x0000000d, t0 = 0x0000000d 
# 0x00000070:   ADDI	a1, t1, 0		a1 := 0x00000002, t1 = 0x00000002 
# 0x00000074:   LW 	ra, 0(sp)		ra := 0x000000a8 = mem[0x0000ffa0], sp = 0x0000ffa0 
# 0x00000078:   ADDI	sp, sp, 32		sp := 0x0000ffc0, sp = 0x0000ffa0 
# 0x0000007c:   JALR	zero, ra, 0		, ra = 0x000000a8, target = 0x000000a8 
# 0x00000080:   ---
# 0x00000084:   ---
# 0x00000088:   ---
# Debug output: a0 = 0x0000000d
# 0x000000a8:   CSRRW	zero, DSCRATCH, a0 
# Debug output: a1 = 0x00000002
# 0x000000ac:   CSRRW	zero, DSCRATCH, a1 
# 0x000000b0:   LUI	a0, 0x12345000		a0 := 0x12345000 
# 0x000000b4:   ORI	a0, a0, 1656		a0 := 0x12345678, a0 = 0x12345000 
# 0x000000b8:   ADDI	a1, zero, 255		a1 := 0x000000ff,  
# 0x000000bc:   JAL	ra, -156		ra := 0x000000c0, target = 0x00000020 
# 0x000000c0:   ---
# 0x000000c4:   ---
# 0x000000c8:   ---
# 0x00000020:   ADDI	sp, sp, -32		sp := 0x0000ffa0, sp = 0x0000ffc0 
# 0x00000024:   SW	ra, 0(sp)		mem[0000ffa0] := 0x000000c0, sp = 0x0000ffa0, ra = 0x000000c0 
# 0x00000028:   ADDI	t0, zero, 0		t0 := 0x00000000,  
# 0x0000002c:   ADDI	t1, zero, 0		t1 := 0x00000000,  
# 0x00000030:   ADDI	t5, zero, 1		t5 := 0x00000001,  
# 0x00000034:   ADDI	t3, zero, -1		t3 := 0xffffffff,  
# 0x00000038:   BNE	a1, zero, 0x00000040	a1 = 0x000000ff, branch     taken 
# 0x0000003c:   ---
# 0x00000040:   ---
# 0x00000044:   ---
# 0x00000040:   ADDI	t2, zero, 31		t2 := 0x0000001f,  
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x80000000, t5 = 0x00000001, t2 = 0x0000001f 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x80000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000001f 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000001e, t2 = 0x0000001f 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000001e, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x40000000, t5 = 0x00000001, t2 = 0x0000001e 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x40000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000001e 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000001d, t2 = 0x0000001e 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000001d, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x20000000, t5 = 0x00000001, t2 = 0x0000001d 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x20000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000001d 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000000, t1 = 0x00000000, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000000, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000001c, t2 = 0x0000001d 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000001c, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x10000000, t5 = 0x00000001, t2 = 0x0000001c 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x10000000, a0 = 0x12345678, t4 = 0x10000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x10000000, t2 = 0x0000001c 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000001, t1 = 0x00000000, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000001, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000001b, t2 = 0x0000001c 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000001b, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000002, t1 = 0x00000001 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x08000000, t5 = 0x00000001, t2 = 0x0000001b 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x08000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000001b 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000002, t1 = 0x00000002, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000002, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000001a, t2 = 0x0000001b 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000001a, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000004, t1 = 0x00000002 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x04000000, t5 = 0x00000001, t2 = 0x0000001a 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x04000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000001a 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000004, t1 = 0x00000004, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000004, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000019, t2 = 0x0000001a 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000019, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000008, t1 = 0x00000004 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x02000000, t5 = 0x00000001, t2 = 0x00000019 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x02000000, a0 = 0x12345678, t4 = 0x02000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x02000000, t2 = 0x00000019 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000009, t1 = 0x00000008, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000009, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000018, t2 = 0x00000019 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000018, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000012, t1 = 0x00000009 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x01000000, t5 = 0x00000001, t2 = 0x00000018 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x01000000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000018 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000012, t1 = 0x00000012, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000012, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000017, t2 = 0x00000018 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000017, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000024, t1 = 0x00000012 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00800000, t5 = 0x00000001, t2 = 0x00000017 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x00800000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000017 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000024, t1 = 0x00000024, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000024, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000016, t2 = 0x00000017 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000016, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000048, t1 = 0x00000024 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00400000, t5 = 0x00000001, t2 = 0x00000016 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x00400000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000016 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000048, t1 = 0x00000048, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000048, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000015, t2 = 0x00000016 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000015, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000090, t1 = 0x00000048 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00200000, t5 = 0x00000001, t2 = 0x00000015 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00200000, a0 = 0x12345678, t4 = 0x00200000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x00200000, t2 = 0x00000015 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000091, t1 = 0x00000090, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000091, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000014, t2 = 0x00000015 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000014, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000122, t1 = 0x00000091 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00100000, t5 = 0x00000001, t2 = 0x00000014 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00100000, a0 = 0x12345678, t4 = 0x00100000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x00100000, t2 = 0x00000014 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000123, t1 = 0x00000122, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000123, a1 = 0x000000ff, branch not taken 
# 0x0000005c:   SUB	t1, t1, a1		t1 := 0x00000024, t1 = 0x00000123, a1 = 0x000000ff 
# 0x00000060:   OR	t0, t0, t4		t0 := 0x00100000, t0 = 0x00000000, t4 = 0x00100000 
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000013, t2 = 0x00000014 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000013, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000048, t1 = 0x00000024 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00080000, t5 = 0x00000001, t2 = 0x00000013 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x00080000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000013 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000048, t1 = 0x00000048, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000048, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000012, t2 = 0x00000013 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000012, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000090, t1 = 0x00000048 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00040000, t5 = 0x00000001, t2 = 0x00000012 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00040000, a0 = 0x12345678, t4 = 0x00040000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x00040000, t2 = 0x00000012 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000091, t1 = 0x00000090, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000091, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000011, t2 = 0x00000012 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000011, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000122, t1 = 0x00000091 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00020000, t5 = 0x00000001, t2 = 0x00000011 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x00020000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000011 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000122, t1 = 0x00000122, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000122, a1 = 0x000000ff, branch not taken 
# 0x0000005c:   SUB	t1, t1, a1		t1 := 0x00000023, t1 = 0x00000122, a1 = 0x000000ff 
# 0x00000060:   OR	t0, t0, t4		t0 := 0x00120000, t0 = 0x00100000, t4 = 0x00020000 
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000010, t2 = 0x00000011 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000010, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000046, t1 = 0x00000023 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00010000, t5 = 0x00000001, t2 = 0x00000010 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x00010000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000010 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000046, t1 = 0x00000046, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000046, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000000f, t2 = 0x00000010 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000000f, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x0000008c, t1 = 0x00000046 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00008000, t5 = 0x00000001, t2 = 0x0000000f 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x00008000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000000f 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x0000008c, t1 = 0x0000008c, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x0000008c, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000000e, t2 = 0x0000000f 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000000e, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000118, t1 = 0x0000008c 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00004000, t5 = 0x00000001, t2 = 0x0000000e 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00004000, a0 = 0x12345678, t4 = 0x00004000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x00004000, t2 = 0x0000000e 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000119, t1 = 0x00000118, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000119, a1 = 0x000000ff, branch not taken 
# 0x0000005c:   SUB	t1, t1, a1		t1 := 0x0000001a, t1 = 0x00000119, a1 = 0x000000ff 
# 0x00000060:   OR	t0, t0, t4		t0 := 0x00124000, t0 = 0x00120000, t4 = 0x00004000 
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000000d, t2 = 0x0000000e 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000000d, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000034, t1 = 0x0000001a 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00002000, t5 = 0x00000001, t2 = 0x0000000d 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x00002000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000000d 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000034, t1 = 0x00000034, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000034, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000000c, t2 = 0x0000000d 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000000c, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000068, t1 = 0x00000034 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00001000, t5 = 0x00000001, t2 = 0x0000000c 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00001000, a0 = 0x12345678, t4 = 0x00001000 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x00001000, t2 = 0x0000000c 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000069, t1 = 0x00000068, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000069, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000000b, t2 = 0x0000000c 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000000b, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x000000d2, t1 = 0x00000069 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000800, t5 = 0x00000001, t2 = 0x0000000b 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x00000800 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x0000000b 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x000000d2, t1 = 0x000000d2, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x000000d2, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x0000000a, t2 = 0x0000000b 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x0000000a, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x000001a4, t1 = 0x000000d2 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000400, t5 = 0x00000001, t2 = 0x0000000a 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000400, a0 = 0x12345678, t4 = 0x00000400 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x00000400, t2 = 0x0000000a 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x000001a5, t1 = 0x000001a4, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x000001a5, a1 = 0x000000ff, branch not taken 
# 0x0000005c:   SUB	t1, t1, a1		t1 := 0x000000a6, t1 = 0x000001a5, a1 = 0x000000ff 
# 0x00000060:   OR	t0, t0, t4		t0 := 0x00124400, t0 = 0x00124000, t4 = 0x00000400 
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000009, t2 = 0x0000000a 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000009, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x0000014c, t1 = 0x000000a6 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000200, t5 = 0x00000001, t2 = 0x00000009 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000200, a0 = 0x12345678, t4 = 0x00000200 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x00000200, t2 = 0x00000009 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x0000014d, t1 = 0x0000014c, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x0000014d, a1 = 0x000000ff, branch not taken 
# 0x0000005c:   SUB	t1, t1, a1		t1 := 0x0000004e, t1 = 0x0000014d, a1 = 0x000000ff 
# 0x00000060:   OR	t0, t0, t4		t0 := 0x00124600, t0 = 0x00124400, t4 = 0x00000200 
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000008, t2 = 0x00000009 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000008, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x0000009c, t1 = 0x0000004e 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000100, t5 = 0x00000001, t2 = 0x00000008 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x00000100 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000008 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x0000009c, t1 = 0x0000009c, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x0000009c, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000007, t2 = 0x00000008 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000007, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000138, t1 = 0x0000009c 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000080, t5 = 0x00000001, t2 = 0x00000007 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x00000080 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000007 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000138, t1 = 0x00000138, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000138, a1 = 0x000000ff, branch not taken 
# 0x0000005c:   SUB	t1, t1, a1		t1 := 0x00000039, t1 = 0x00000138, a1 = 0x000000ff 
# 0x00000060:   OR	t0, t0, t4		t0 := 0x00124680, t0 = 0x00124600, t4 = 0x00000080 
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000006, t2 = 0x00000007 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000006, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000072, t1 = 0x00000039 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000040, t5 = 0x00000001, t2 = 0x00000006 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000040, a0 = 0x12345678, t4 = 0x00000040 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x00000040, t2 = 0x00000006 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000073, t1 = 0x00000072, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000073, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000005, t2 = 0x00000006 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000005, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x000000e6, t1 = 0x00000073 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000020, t5 = 0x00000001, t2 = 0x00000005 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000020, a0 = 0x12345678, t4 = 0x00000020 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x00000020, t2 = 0x00000005 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x000000e7, t1 = 0x000000e6, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x000000e7, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000004, t2 = 0x00000005 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000004, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x000001ce, t1 = 0x000000e7 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000010, t5 = 0x00000001, t2 = 0x00000004 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000010, a0 = 0x12345678, t4 = 0x00000010 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x00000010, t2 = 0x00000004 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x000001cf, t1 = 0x000001ce, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x000001cf, a1 = 0x000000ff, branch not taken 
# 0x0000005c:   SUB	t1, t1, a1		t1 := 0x000000d0, t1 = 0x000001cf, a1 = 0x000000ff 
# 0x00000060:   OR	t0, t0, t4		t0 := 0x00124690, t0 = 0x00124680, t4 = 0x00000010 
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000003, t2 = 0x00000004 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000003, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x000001a0, t1 = 0x000000d0 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000008, t5 = 0x00000001, t2 = 0x00000003 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000008, a0 = 0x12345678, t4 = 0x00000008 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000001, t6 = 0x00000008, t2 = 0x00000003 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x000001a1, t1 = 0x000001a0, t6 = 0x00000001 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x000001a1, a1 = 0x000000ff, branch not taken 
# 0x0000005c:   SUB	t1, t1, a1		t1 := 0x000000a2, t1 = 0x000001a1, a1 = 0x000000ff 
# 0x00000060:   OR	t0, t0, t4		t0 := 0x00124698, t0 = 0x00124690, t4 = 0x00000008 
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000002, t2 = 0x00000003 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000002, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000144, t1 = 0x000000a2 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000004, t5 = 0x00000001, t2 = 0x00000002 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x00000004 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000002 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000144, t1 = 0x00000144, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000144, a1 = 0x000000ff, branch not taken 
# 0x0000005c:   SUB	t1, t1, a1		t1 := 0x00000045, t1 = 0x00000144, a1 = 0x000000ff 
# 0x00000060:   OR	t0, t0, t4		t0 := 0x0012469c, t0 = 0x00124698, t4 = 0x00000004 
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000001, t2 = 0x00000002 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000001, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x0000008a, t1 = 0x00000045 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000002, t5 = 0x00000001, t2 = 0x00000001 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x00000002 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000001 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x0000008a, t1 = 0x0000008a, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x0000008a, a1 = 0x000000ff, branch     taken 
# 0x0000005c:   ---
# 0x00000060:   ---
# 0x00000064:   ---
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0x00000000, t2 = 0x00000001 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0x00000000, t3 = 0xffffffff, branch     taken 
# 0x0000006c:   ---
# 0x00000070:   ---
# 0x00000074:   ---
# 0x00000044:   SLI	t1, t1, 1		t1 := 0x00000114, t1 = 0x0000008a 
# 0x00000048:   SL	t4, t5, t2		t4 := 0x00000001, t5 = 0x00000001, t2 = 0x00000000 
# 0x0000004c:   AND	t6, a0, t4		t6 := 0x00000000, a0 = 0x12345678, t4 = 0x00000001 
# 0x00000050:   SRL	t6, t6, t2		t6 := 0x00000000, t6 = 0x00000000, t2 = 0x00000000 
# 0x00000054:   OR	t1, t1, t6		t1 := 0x00000114, t1 = 0x00000114, t6 = 0x00000000 
# 0x00000058:   BLT	t1, a1, 0x00000064	t1 = 0x00000114, a1 = 0x000000ff, branch not taken 
# 0x0000005c:   SUB	t1, t1, a1		t1 := 0x00000015, t1 = 0x00000114, a1 = 0x000000ff 
# 0x00000060:   OR	t0, t0, t4		t0 := 0x0012469d, t0 = 0x0012469c, t4 = 0x00000001 
# 0x00000064:   ADDI	t2, t2, -1		t2 := 0xffffffff, t2 = 0x00000000 
# 0x00000068:   BNE	t2, t3, 0x00000044	t2 = 0xffffffff, t3 = 0xffffffff, branch not taken 
# 0x0000006c:   ADDI	a0, t0, 0		a0 := 0x0012469d, t0 = 0x0012469d 
# 0x00000070:   ADDI	a1, t1, 0		a1 := 0x00000015, t1 = 0x00000015 
# 0x00000074:   LW 	ra, 0(sp)		ra := 0x000000c0 = mem[0x0000ffa0], sp = 0x0000ffa0 
# 0x00000078:   ADDI	sp, sp, 32		sp := 0x0000ffc0, sp = 0x0000ffa0 
# 0x0000007c:   JALR	zero, ra, 0		, ra = 0x000000c0, target = 0x000000c0 
# 0x00000080:   ---
# 0x00000084:   ---
# 0x00000088:   ---
# Debug output: a0 = 0x0012469d
# 0x000000c0:   CSRRW	zero, DSCRATCH, a0 
# Debug output: a1 = 0x00000015
# 0x000000c4:   CSRRW	zero, DSCRATCH, a1 
# 0x000000c8:   LW 	ra, 0(sp)		ra := 0x00000018 = mem[0x0000ffc0], sp = 0x0000ffc0 
# 0x000000cc:   ADDI	sp, sp, 32		sp := 0x0000ffe0, sp = 0x0000ffc0 
# 0x000000d0:   JALR	zero, ra, 0		, ra = 0x00000018, target = 0x00000018 
# 0x000000d4:   ---
# 0x000000d8:   ---
# 0x000000dc:   ---
# 0x00000018:   ECALL 
# time: 14250, '{op:ECALL, rd:zero, rs1:zero, rs2:zero, rs1_used:0, rs2_used:0, immediate_used:0, immediate:x, funct12:F12_ECALL, memory_write:0, memory_read:0, memory_read_unsigned:0, memory_width:B, enable_wb:0, pc:24} instruction at 00000018, stopping simulator
# ** Note: $stop    : clarvi_debug.sv(44)
#    Time: 14250 ns  Iteration: 1  Instance: /clarvi_sim/clarvi/clarvi
# Break in Module clarvi at clarvi_debug.sv line 44
# FATAL ERROR: Unable to read lock file necessary for use of uncounted nodelocked license. Exiting.
# End time: 21:54:47 on Nov 27,2017, Elapsed time: 0:05:00
# Errors: 4, Warnings: 2
