


ARM Macro Assembler    Page 1 


    1 00000000         ;/******************************************************
                       ***********************/
    2 00000000         ;/* LPC32x0.S: Startup file for Philips LPC32x0 device s
                       eries                 */
    3 00000000         ;/******************************************************
                       ***********************/
    4 00000000         ;/* <<< Use Configuration Wizard in Context Menu >>>    
                                             */ 
    5 00000000         ;/******************************************************
                       ***********************/
    6 00000000         ;/* This file is part of the uVision/ARM development too
                       ls.                   */
    7 00000000         ;/* Copyright (c) 2005-2008 Keil Software. All rights re
                       served.               */
    8 00000000         ;/* This software may only be used under the terms of a 
                       valid, current,       */
    9 00000000         ;/* end user licence from KEIL for a compatible version 
                       of KEIL software      */
   10 00000000         ;/* development tools. Nothing else gives you the right 
                       to use this software. */
   11 00000000         ;/******************************************************
                       ***********************/
   12 00000000         
   13 00000000         
   14 00000000         ;/*
   15 00000000         ; *  The LPC32x0.S code is executed after CPU Reset. Thi
                       s file may be 
   16 00000000         ; *  translated with the following SET symbols. In uVisi
                       on these SET 
   17 00000000         ; *  symbols are entered under Options - ASM - Define.
   18 00000000         ; *
   19 00000000         ; *  EMC_NO_INIT:   when set, the external memory contro
                       ller is not initialized 
   20 00000000         ; *                 in startup (if 2-nd level bootloader
                        is used this should 
   21 00000000         ; *                 set as bootloader already initialize
                       s SDRAM).
   22 00000000         ; *
   23 00000000         ; *  EMC_DYNAMIC_NO_INIT: when set, the dynamic memory i
                       nterface of the 
   24 00000000         ; *                 external memory controller is not in
                       itialized in startup 
   25 00000000         ; *
   26 00000000         ; *  EMC_STATIC_NO_INIT:  when set, the static memory in
                       terface of the 
   27 00000000         ; *                 external memory controller is not in
                       itialized in startup 
   28 00000000         ; *
   29 00000000         ; *  NAND_NO_INIT:  when set, the NAND Flash controller 
                       is not initialized in 
   30 00000000         ; *                 startup (if 2-nd level bootloader is
                        used this should 
   31 00000000         ; *                 be set as bootloader already initial
                       izes NAND Flash 
   32 00000000         ; *                 controller).
   33 00000000         ; *
   34 00000000         ; *  RAM_INTVEC:    when set, the startup code copies ex
                       ception vectors 
   35 00000000         ; *                 from on-chip Flash to on-chip RAM.



ARM Macro Assembler    Page 2 


   36 00000000         ; *
   37 00000000         ; *  REMAP:         when set, the startup code remaps ex
                       ception vectors from
   38 00000000         ; *                 on-chip RAM to address 0.
   39 00000000         ; *
   40 00000000         ; */
   41 00000000         
   42 00000000         
   43 00000000         ; Standard definitions of Mode bits and Interrupt (I & F
                       ) flags in PSRs
   44 00000000         
   45 00000000 00000010 
                       Mode_USR
                               EQU              0x10
   46 00000000 00000011 
                       Mode_FIQ
                               EQU              0x11
   47 00000000 00000012 
                       Mode_IRQ
                               EQU              0x12
   48 00000000 00000013 
                       Mode_SVC
                               EQU              0x13
   49 00000000 00000017 
                       Mode_ABT
                               EQU              0x17
   50 00000000 0000001B 
                       Mode_UND
                               EQU              0x1B
   51 00000000 0000001F 
                       Mode_SYS
                               EQU              0x1F
   52 00000000         
   53 00000000 00000080 
                       I_Bit   EQU              0x80        ; when I bit is set
                                                            , IRQ is disabled
   54 00000000 00000040 
                       F_Bit   EQU              0x40        ; when F bit is set
                                                            , FIQ is disabled
   55 00000000         
   56 00000000         
   57 00000000         ;----------------------- Memory Definitions ------------
                       ------------------------
   58 00000000         
   59 00000000         ; Internal Memory Base Addresses
   60 00000000 08000000 
                       IRAM_BASE
                               EQU              0x08000000
   61 00000000 0C000000 
                       IROM_BASE
                               EQU              0x0C000000
   62 00000000         
   63 00000000         ; External Memory Base Addresses
   64 00000000 80000000 
                       DYN_MEM0_BASE
                               EQU              0x80000000
   65 00000000 A0000000 
                       DYN_MEM1_BASE
                               EQU              0xA0000000



ARM Macro Assembler    Page 3 


   66 00000000 E0000000 
                       STA_MEM0_BASE
                               EQU              0xE0000000
   67 00000000 E1000000 
                       STA_MEM1_BASE
                               EQU              0xE1000000
   68 00000000 E2000000 
                       STA_MEM2_BASE
                               EQU              0xE2000000
   69 00000000 E3000000 
                       STA_MEM3_BASE
                               EQU              0xE3000000
   70 00000000         
   71 00000000         
   72 00000000         ; System Control User Interface
   73 00000000 40004000 
                       SYSTEM_BASE
                               EQU              0x40004000  ; System Control   
                                                                   Base Address
                                                            
   74 00000000 00000014 
                       BOOT_MAP_OFS
                               EQU              0x14        ; Boot Map Control 
                                                            Reg    Address Offs
                                                            et
   75 00000000 00000068 
                       SDRAMCLK_CTRL_OFS
                               EQU              0x68        ; SDRAM Clock Contr
                                                            ol Reg Address Offs
                                                            et
   76 00000000 0000006C 
                       DDR_LAP_NOM_OFS
                               EQU              0x6C        ; DDR DQS Nominal V
                                                            alue   Address Offs
                                                            et
   77 00000000 00000070 
                       DDR_LAP_COUNT_OFS
                               EQU              0x70        ; DDR Ring Osc Coun
                                                            ter    Address Offs
                                                            et
   78 00000000 00000074 
                       DDR_CAL_DELAY_OFS
                               EQU              0x74        ; DDR DQS Calibrate
                                                             Value Address Offs
                                                            et
   79 00000000         
   80 00000000         ; Constants
   81 00000000 00000001 
                       REMAP_BIT
                               EQU              (1<<0)      ; Remap RAM to 0
   82 00000000         
   83 00000000         ;----------------------- Stack and Heap Definitions ----
                       ------------------------
   84 00000000         
   85 00000000         ;// <h> Stack Configuration (Stack Sizes in Bytes)
   86 00000000         ;//   <o0> Undefined Mode      <0x0-0xFFFFFFFF:8>
   87 00000000         ;//   <o1> Supervisor Mode     <0x0-0xFFFFFFFF:8>
   88 00000000         ;//   <o2> Abort Mode          <0x0-0xFFFFFFFF:8>
   89 00000000         ;//   <o3> Fast Interrupt Mode <0x0-0xFFFFFFFF:8>



ARM Macro Assembler    Page 4 


   90 00000000         ;//   <o4> Interrupt Mode      <0x0-0xFFFFFFFF:8>
   91 00000000         ;//   <o5> User/System Mode    <0x0-0xFFFFFFFF:8>
   92 00000000         ;// </h>
   93 00000000         
   94 00000000 00000000 
                       UND_Stack_Size
                               EQU              0x00000000
   95 00000000 00000100 
                       SVC_Stack_Size
                               EQU              0x00000100
   96 00000000 00000000 
                       ABT_Stack_Size
                               EQU              0x00000000
   97 00000000 00000000 
                       FIQ_Stack_Size
                               EQU              0x00000000
   98 00000000 00001000 
                       IRQ_Stack_Size
                               EQU              0x00001000
   99 00000000 00000800 
                       USR_Stack_Size
                               EQU              0x00000800
  100 00000000         
  102 00000000 00001100 
                       ISR_Stack_Size
                               EQU              (UND_Stack_Size + SVC_Stack_Siz
e + ABT_Stack_Size +                           FIQ_Stack_Size + IRQ_Stack_Size
)
  103 00000000         
  104 00000000                 AREA             STACK, NOINIT, READWRITE, ALIGN
=3
  105 00000000         
  106 00000000         Stack_Mem
                               SPACE            USR_Stack_Size
  107 00000800         __initial_sp
                               SPACE            ISR_Stack_Size
  108 00001900         Stack_Top
  109 00001900         
  110 00001900         
  111 00001900         ;// <h> Heap Configuration
  112 00001900         ;//   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF>
  113 00001900         ;// </h>
  114 00001900         
  115 00001900 00400000 
                       Heap_Size
                               EQU              0x00400000
  116 00001900         
  117 00001900                 AREA             HEAP, NOINIT, READWRITE, ALIGN=
3
  118 00000000         __heap_base
  119 00000000         Heap_Mem
                               SPACE            Heap_Size
  120 00400000         __heap_limit
  121 00400000         
  122 00400000         
  123 00400000         ;----------------------- Clock Definitions -------------
                       ------------------------
  124 00400000         
  125 00400000         ; Clock User Interface



ARM Macro Assembler    Page 5 


  126 00400000 00000044 
                       PWR_CTRL_OFS
                               EQU              0x44        ; Power Control Reg
                                                            ister  Address Offs
                                                            et
  127 00400000 0000004C 
                       OSC_CTRL_OFS
                               EQU              0x4C        ; Main Oscilator Ct
                                                            rl Reg Address Offs
                                                            et
  128 00400000 00000050 
                       SYSCLK_CTRL_OFS
                               EQU              0x50        ; SYSCLK Control Re
                                                            gister Address Offs
                                                            et
  129 00400000 00000048 
                       PLL397_CTRL_OFS
                               EQU              0x48        ; PLL397 Control Re
                                                            gister Address Offs
                                                            et
  130 00400000 00000058 
                       HCLKPLL_CTRL_OFS
                               EQU              0x58        ; ARM and HCLK Ctrl
                                                             Reg   Address Offs
                                                            et
  131 00400000 00000040 
                       HCLKDIV_CTRL_OFS
                               EQU              0x40        ; HCLK Divider Sett
                                                            ings   Address Offs
                                                            et
  132 00400000         
  133 00400000         ; Constants
  134 00400000 00000004 
                       NORMAL_RUN_BIT
                               EQU              (1<<2)      ; Run mode control 
                                                                              b
                                                            it
  135 00400000 00000002 
                       SYSCLK_PLL_BIT
                               EQU              (1<<1)      ; PLL397 used for s
                                                            ystem clock       b
                                                            it
  136 00400000 00000001 
                       PLL_LOCK_BIT
                               EQU              (1<<0)      ; PLL locked       
                                                                              b
                                                            it
  137 00400000 00010000 
                       HCLKPLL_PD_BIT
                               EQU              (1<<16)     ; HCLK PLL power do
                                                            wn mode           b
                                                            it
  138 00400000         
  139 00400000         ;// <e> Clock Configuration
  140 00400000 00000000 
                       CLOCK_SETUP
                               EQU              0
  141 00400000         
  142 00400000         ;//   <h> Main Oscillator Control Register (OSC_CTRL)



ARM Macro Assembler    Page 6 


  143 00400000         ;//     <e0.0>                     Main Oscillator Disab
                       le
  144 00400000         ;//     </e>
  145 00400000         ;//   </h>
  146 00400000 00000000 
                       OSC_CTRL_Val
                               EQU              0x00000000
  147 00400000         
  148 00400000         ;//   <h> SYSCLK Control Register (SYSCLK_CTRL)
  149 00400000         ;//     <o0.2..11>                 Bad Phase Length Befo
                       re Clock Switching Trigger <0x000-0x3FF>
  150 00400000         ;//     <o0.1>                     Oscillator Switch
  151 00400000         ;//                   <0=> Switch to main oscillator
  152 00400000         ;//                   <1=> Switch to 13MHz clock source 
                       (PLL397 output)
  153 00400000         ;//   </h>
  154 00400000 00000140 
                       SYSCLK_CTRL_Val
                               EQU              0x00000140
  155 00400000         
  156 00400000         ;//   <h> PLL397 Control Register (PLL397_CTRL)
  157 00400000         ;//     <o0.1>                     PLL397 Operational Co
                       ntrol
  158 00400000         ;//                   <0=> PLL397 is running
  159 00400000         ;//                   <1=> PLL397 is stopped and is in l
                       ow power mode
  160 00400000         ;//   </h>
  161 00400000 00000000 
                       PLL397_CTRL_Val
                               EQU              0x00000000
  162 00400000         
  163 00400000         ;//   <h> HCLK PLL Control Register (HCLKPLL_CTRL)
  164 00400000         ;//     <i> Example for 208MHz PLL from 13MHz oscillator
                       
  165 00400000         ;//     <i> settings:
  166 00400000         ;//     <i> - PLL Power Down: PLL in operating mode
  167 00400000         ;//     <i> - Bypass Control: CCO clock is sent to post-
                       divider
  168 00400000         ;//     <i> - Direct Output Control: CCO clock is the di
                       rect output of the PLL
  169 00400000         ;//     <i> - Feedback Divider Path Control: don't care
  170 00400000         ;//     <i> - PLL Post-divider Settings (P): don't care
  171 00400000         ;//     <i> - PLL Pre-divider Settings (N): 1
  172 00400000         ;//     <i> - PLL Feedback Divider (M): 16
  173 00400000         ;//     <o0.16>                    PLL Power Down
  174 00400000         ;//                   <0=> PLL in power down mode
  175 00400000         ;//                   <1=> PLL in operating mode
  176 00400000         ;//     <o0.15>                    Bypass Control
  177 00400000         ;//                   <0=> CCO clock is sent to post-div
                       ider
  178 00400000         ;//                   <1=> PLL input bypasses the CCO
  179 00400000         ;//     <o0.14>                    Direct Output Control
                       
  180 00400000         ;//                   <0=> The output of the post-divide
                       r is output of the PLL
  181 00400000         ;//                   <1=> CCO clock is the direct outpu
                       t of the PLL
  182 00400000         ;//     <o0.13>                    Feedback Divider Path
                        Control



ARM Macro Assembler    Page 7 


  183 00400000         ;//                   <0=> Clocked by CCO clock
  184 00400000         ;//                   <1=> Clocked by PLL_CLKOUT
  185 00400000         ;//     <o0.11..12>                PLL Post-divider Sett
                       ings (P)
  186 00400000         ;//                   <0=> / 2 (P=1)
  187 00400000         ;//                   <1=> / 4 (P=2)
  188 00400000         ;//                   <2=> / 8 (P=4)
  189 00400000         ;//                   <3=> / 16 (P=8)
  190 00400000         ;//     <o0.9..10>                 PLL Pre-divider Setti
                       ngs (N)
  191 00400000         ;//                   <0=> 1
  192 00400000         ;//                   <1=> 2
  193 00400000         ;//                   <2=> 3
  194 00400000         ;//                   <3=> 4
  195 00400000         ;//     <o0.1..8>                  PLL Feedback Divider 
                       (M) 
  196 00400000         ;//                   <1-256><#-1>
  197 00400000         ;//   </h>
  198 00400000 0001401E 
                       HCLKPLL_CTRL_Val
                               EQU              0x0001401E
  199 00400000         
  200 00400000         ;//   <h> HCLK Divider Control Register (HCLKDIV_CTRL)
  201 00400000         ;//     <o0.7..8>                  DDRAM_CLK Control
  202 00400000         ;//                   <0=> Stopped
  203 00400000         ;//                   <1=> Nominal speed
  204 00400000         ;//                   <2=> Half speed
  205 00400000         ;//     <o0.2..6>                  PERIPH_CLK Divider Co
                       ntrol <1-32><#-1>
  206 00400000         ;//                   <i>  PERIPH_CLK = ARM PLL clock / 
                       value
  207 00400000         ;//     <o0.0..1>                  HCLK Divider Control
  208 00400000         ;//                   <0=> HCLK = ARM PLL clock
  209 00400000         ;//                   <1=> HCLK = ARM PLL clock / 2
  210 00400000         ;//                   <2=> HCLK = ARM PLL clock / 4
  211 00400000         ;//   </h>
  212 00400000 0000003D 
                       HCLKDIV_CTRL_Val
                               EQU              0x0000003D
  213 00400000         
  214 00400000         ;// </e> Clock Configuration
  215 00400000         
  216 00400000         
  217 00400000         ;----------------------- EMC Definitions ---------------
                       ------------------------
  218 00400000         
  219 00400000         ; External Memory Controller (EMC) User Interface
  220 00400000 31080000 
                       EMC_BASE
                               EQU              0x31080000  ; EMC Controller   
                                                                   Base Address
                                                            
  221 00400000 00000000 
                       EMCControl_OFS
                               EQU              0x00        ; Memory Controller
                                                             Contr Address Offs
                                                            et
  222 00400000 00000004 
                       EMCStatus_OFS



ARM Macro Assembler    Page 8 


                               EQU              0x04        ; EMC Status       
                                                                   Address Offs
                                                            et
  223 00400000 00000008 
                       EMCConfig_OFS
                               EQU              0x08        ; Mem Controller Op
                                                            er Cfg Address Offs
                                                            et
  224 00400000 00000020 
                       EMCDynControl_OFS
                               EQU              0x20        ; Dynamic Mem Contr
                                                            ol Reg Address Offs
                                                            et
  225 00400000 00000024 
                       EMCDynRefresh_OFS
                               EQU              0x24        ; Dynamic Mem Refre
                                                            sh Reg Address Offs
                                                            et
  226 00400000 00000028 
                       EMCDynReadCfg_OFS
                               EQU              0x28        ; Dynamic Mem Read 
                                                            Config Address Offs
                                                            et
  227 00400000 00000030 
                       EMCDynRP_OFS
                               EQU              0x30        ; Precharge Cmd Per
                                                            iod    Address Offs
                                                            et
  228 00400000 00000034 
                       EMCDynRAS_OFS
                               EQU              0x34        ; Active to Prchg P
                                                            eriod  Address Offs
                                                            et
  229 00400000 00000038 
                       EMCDynSREX_OFS
                               EQU              0x38        ; Self-refresh Exit
                                                             Time  Address Offs
                                                            et
  230 00400000 00000044 
                       EMCDynWR_OFS
                               EQU              0x44        ; Write Recovery Ti
                                                            me     Address Offs
                                                            et
  231 00400000 00000048 
                       EMCDynRC_OFS
                               EQU              0x48        ; Act to Act Cmd Pe
                                                            riod   Address Offs
                                                            et
  232 00400000 0000004C 
                       EMCDynRFC_OFS
                               EQU              0x4C        ; Auto-refresh Peri
                                                            od     Address Offs
                                                            et
  233 00400000 00000050 
                       EMCDynXSR_OFS
                               EQU              0x50        ; Exit Selfref to A
                                                            ct Cmd Address Offs
                                                            et
  234 00400000 00000054 



ARM Macro Assembler    Page 9 


                       EMCDynRRD_OFS
                               EQU              0x54        ; Active bank A to 
                                                            B      Address Offs
                                                            et
  235 00400000 00000058 
                       EMCDynMRD_OFS
                               EQU              0x58        ; Load Mode to Act 
                                                            Cmd    Address Offs
                                                            et
  236 00400000 0000005C 
                       EMCDynCDLR_OFS
                               EQU              0x5C        ; Last data into Re
                                                            ad Cmd Address Offs
                                                            et
  237 00400000 00000080 
                       EMCStaExtWait_OFS
                               EQU              0x80        ; Static Mem Extend
                                                             Wait  Address Offs
                                                            et
  238 00400000 00000100 
                       EMCDynConfig0_OFS
                               EQU              0x100       ; SDRAM0 Config Inf
                                                            o      Address Offs
                                                            et
  239 00400000 00000104 
                       EMCDynRasCas0_OFS
                               EQU              0x104       ; RAS0 and CAS0 Lat
                                                            encies Address Offs
                                                            et
  240 00400000 00000120 
                       EMCDynConfig1_OFS
                               EQU              0x120       ; SDRAM1 Config Inf
                                                            o      Address Offs
                                                            et
  241 00400000 00000124 
                       EMCDynRasCas1_OFS
                               EQU              0x124       ; RAS1 and CAS1 Lat
                                                            encies Address Offs
                                                            et
  242 00400000 00000200 
                       EMCStaConfig0_OFS
                               EQU              0x200       ; CS0 Memory Config
                                                                   Address Offs
                                                            et
  243 00400000 00000204 
                       EMCStaWaitWen0_OFS
                               EQU              0x204       ; CS0 to Wr Enable 
                                                            Delay  Address Offs
                                                            et
  244 00400000 00000208 
                       EMCStaWaitOen0_OFS
                               EQU              0x208       ; CS0 to Out Enable
                                                             Delay Address Offs
                                                            et
  245 00400000 0000020C 
                       EMCStaWaitRd0_OFS
                               EQU              0x20C       ; CS0 to Rd Access 
                                                            Delay  Address Offs
                                                            et



ARM Macro Assembler    Page 10 


  246 00400000 00000210 
                       EMCStaWaitPage0_OFS
                               EQU              0x210       ; CS0 Seq Access De
                                                            lay    Address Offs
                                                            et
  247 00400000 00000214 
                       EMCStaWaitWr0_OFS
                               EQU              0x214       ; CS0 to Wr Access 
                                                            Delay  Address Offs
                                                            et
  248 00400000 00000218 
                       EMCStaWaitTurn0_OFS
                               EQU              0x218       ; CS0 Turnaround Cy
                                                            cles   Address Offs
                                                            et
  249 00400000 00000220 
                       EMCStaConfig1_OFS
                               EQU              0x220       ; CS1 Memory Config
                                                                   Address Offs
                                                            et
  250 00400000 00000224 
                       EMCStaWaitWen1_OFS
                               EQU              0x224       ; CS1 to Wr Enable 
                                                            Delay  Address Offs
                                                            et
  251 00400000 00000228 
                       EMCStaWaitOen1_OFS
                               EQU              0x228       ; CS1 to Out Enable
                                                             Delay Address Offs
                                                            et
  252 00400000 0000022C 
                       EMCStaWaitRd1_OFS
                               EQU              0x22C       ; CS1 to Rd Access 
                                                            Delay  Address Offs
                                                            et
  253 00400000 00000230 
                       EMCStaWaitPage1_OFS
                               EQU              0x230       ; CS1 Seq Access De
                                                            lay    Address Offs
                                                            et
  254 00400000 00000234 
                       EMCStaWaitWr1_OFS
                               EQU              0x234       ; CS1 to Wr Access 
                                                            Delay  Address Offs
                                                            et
  255 00400000 00000238 
                       EMCStaWaitTurn1_OFS
                               EQU              0x238       ; CS1 Turnaround Cy
                                                            cles   Address Offs
                                                            et
  256 00400000 00000240 
                       EMCStaConfig2_OFS
                               EQU              0x240       ; CS2 Memory Config
                                                                   Address Offs
                                                            et
  257 00400000 00000244 
                       EMCStaWaitWen2_OFS
                               EQU              0x244       ; CS2 to Wr Enable 
                                                            Delay  Address Offs



ARM Macro Assembler    Page 11 


                                                            et
  258 00400000 00000248 
                       EMCStaWaitOen2_OFS
                               EQU              0x248       ; CS2 to Out Enable
                                                             Delay Address Offs
                                                            et
  259 00400000 0000024C 
                       EMCStaWaitRd2_OFS
                               EQU              0x24C       ; CS2 to Rd Access 
                                                            Delay  Address Offs
                                                            et
  260 00400000 00000250 
                       EMCStaWaitPage2_OFS
                               EQU              0x250       ; CS2 Seq Access De
                                                            lay    Address Offs
                                                            et
  261 00400000 00000254 
                       EMCStaWaitWr2_OFS
                               EQU              0x254       ; CS2 to Wr Access 
                                                            Delay  Address Offs
                                                            et
  262 00400000 00000258 
                       EMCStaWaitTurn2_OFS
                               EQU              0x258       ; CS2 Turnaround Cy
                                                            cles   Address Offs
                                                            et
  263 00400000 00000260 
                       EMCStaConfig3_OFS
                               EQU              0x260       ; CS3 Memory Config
                                                                   Address Offs
                                                            et
  264 00400000 00000264 
                       EMCStaWaitWen3_OFS
                               EQU              0x264       ; CS3 to Wr Enable 
                                                            Delay  Address Offs
                                                            et
  265 00400000 00000268 
                       EMCStaWaitOen3_OFS
                               EQU              0x268       ; CS3 to Out Enable
                                                             Delay Address Offs
                                                            et
  266 00400000 0000026C 
                       EMCStaWaitRd3_OFS
                               EQU              0x26C       ; CS3 to Rd Access 
                                                            Delay  Address Offs
                                                            et
  267 00400000 00000270 
                       EMCStaWaitPage3_OFS
                               EQU              0x270       ; CS3 Seq Access De
                                                            lay    Address Offs
                                                            et
  268 00400000 00000274 
                       EMCStaWaitWr3_OFS
                               EQU              0x274       ; CS3 to Wr Access 
                                                            Delay  Address Offs
                                                            et
  269 00400000 00000278 
                       EMCStaWaitTurn3_OFS
                               EQU              0x278       ; CS3 Turnaround Cy



ARM Macro Assembler    Page 12 


                                                            cles   Address Offs
                                                            et
  270 00400000 00000400 
                       EMCAHBControl0_OFS
                               EQU              0x400       ; AHB port 0 Contro
                                                            l Reg  Address Offs
                                                            et
  271 00400000 00000404 
                       EMCAHBStatus0_OFS
                               EQU              0x404       ; AHB port 0 Status
                                                              Reg  Address Offs
                                                            et
  272 00400000 00000408 
                       EMCAHBTimeOut0_OFS
                               EQU              0x408       ; AHB port 0 Timeou
                                                            t Reg  Address Offs
                                                            et
  273 00400000 00000440 
                       EMCAHBControl2_OFS
                               EQU              0x440       ; AHB port 2 Contro
                                                            l Reg  Address Offs
                                                            et
  274 00400000 00000444 
                       EMCAHBStatus2_OFS
                               EQU              0x444       ; AHB port 2 Status
                                                              Reg  Address Offs
                                                            et
  275 00400000 00000448 
                       EMCAHBTimeOut2_OFS
                               EQU              0x448       ; AHB port 2 Timeou
                                                            t Reg  Address Offs
                                                            et
  276 00400000 00000460 
                       EMCAHBControl3_OFS
                               EQU              0x460       ; AHB port 3 Contro
                                                            l Reg  Address Offs
                                                            et
  277 00400000 00000464 
                       EMCAHBStatus3_OFS
                               EQU              0x464       ; AHB port 3 Status
                                                              Reg  Address Offs
                                                            et
  278 00400000 00000468 
                       EMCAHBTimeOut3_OFS
                               EQU              0x468       ; AHB port 3 Timeou
                                                            t Reg  Address Offs
                                                            et
  279 00400000 00000480 
                       EMCAHBControl4_OFS
                               EQU              0x480       ; AHB port 4 Contro
                                                            l Reg  Address Offs
                                                            et
  280 00400000 00000484 
                       EMCAHBStatus4_OFS
                               EQU              0x484       ; AHB port 4 Status
                                                              Reg  Address Offs
                                                            et
  281 00400000 00000488 
                       EMCAHBTimeOut4_OFS



ARM Macro Assembler    Page 13 


                               EQU              0x488       ; AHB port 4 Timeou
                                                            t Reg  Address Offs
                                                            et
  282 00400000         
  283 00400000 80018000 
                       SDRAM0_MODE_REG
                               EQU              0x80018000  ; SDRAM0 Mode Regis
                                                            ter     Address
  284 00400000 8102C000 
                       SDRAM0_EXT_MODE_REG
                               EQU              0x8102C000  ; SDRAM0 Extended M
                                                            ode Reg Address
  285 00400000 A0018000 
                       SDRAM1_MODE_REG
                               EQU              0xA0018000  ; SDRAM1 Mode Regis
                                                            ter     Address
  286 00400000 A102C000 
                       SDRAM1_EXT_MODE_REG
                               EQU              0xA102C000  ; SDRAM1 Extended M
                                                            ode Reg Address
  287 00400000         
  288 00400000         ; Constants
  289 00400000 00000000 
                       NORMAL_CMD
                               EQU              (0x0 << 7)  ; NORMAL        Com
                                                            mand
  290 00400000 00000080 
                       MODE_CMD
                               EQU              (0x1 << 7)  ; MODE          Com
                                                            mand
  291 00400000 00000100 
                       PALL_CMD
                               EQU              (0x2 << 7)  ; Precharge All Com
                                                            mand
  292 00400000 00000180 
                       NOP_CMD EQU              (0x3 << 7)  ; NOP           Com
                                                            mand
  293 00400000 00000004 
                       REFSH_MODE
                               EQU              (0x1 << 2)  ; Self-refresh mode
                                                            
  294 00400000         
  295 00400000         ;//     External Memory Controller Setup (EMC) ---------
                       ------------------------
  296 00400000         ;// <e> External Memory Controller Setup (EMC)
  297 00400000 00000001 
                       EMC_SETUP
                               EQU              1
  298 00400000         
  299 00400000         ;//   <h> EMC Control Register (EMCControl)
  300 00400000         ;//     <i> Controls operation of the memory controller
  301 00400000         ;//     <o0.2> L: SDRAM Low-power mode enable
  302 00400000         ;//     <o0.0> E: SDRAM Controller enable
  303 00400000         ;//   </h>
  304 00400000 00000000 
                       EMCControl_Val
                               EQU              0x00000000
  305 00400000         
  306 00400000         ;//   <h> EMC Configuration Register (EMCConfig)



ARM Macro Assembler    Page 14 


  307 00400000         ;//     <i> Configures operation of the memory controlle
                       r
  308 00400000         ;//     <o0.0> Endian mode
  309 00400000         ;//       <0=> Little-endian
  310 00400000         ;//       <1=> Big-endian
  311 00400000         ;//   </h>
  312 00400000 00000000 
                       EMCConfig_Val
                               EQU              0x00000000
  313 00400000         
  314 00400000         ;//       Dynamic Memory Interface Setup ---------------
                       ------------------------
  315 00400000         ;//   <e> Dynamic Memory Interface Setup
  316 00400000 00000000 
                       EMC_DYNAMIC_SETUP
                               EQU              0
  317 00400000         
  318 00400000         ;//     <h> SDRAM Clock Control Register (SDRAMCLK_CTRL)
                       
  319 00400000         ;//       <o0.22> SDRAM_PIN_SPEED3: Slew rate on the pin
                        SDRAM pin CLK
  320 00400000         ;//                   <0=> Fast
  321 00400000         ;//                   <1=> Slow
  322 00400000         ;//                   <i>  Default: Fast
  323 00400000         ;//       <o0.21> SDRAM_PIN_SPEED2: Slew rate on the pin
                       s SDRAM pads A[14:0], CKE, CS_N, RAS_N, CAS_N, WR_N
  324 00400000         ;//                   <0=> Fast
  325 00400000         ;//                   <1=> Slow
  326 00400000         ;//                   <i>  Default: Fast
  327 00400000         ;//       <o0.20> SDRAM_PIN_SPEED1: Slew rate on the pin
                       s SDRAM pads D[31:0], DQM[3:0]
  328 00400000         ;//                   <0=> Fast
  329 00400000         ;//                   <1=> Slow
  330 00400000         ;//                   <i>  Default: Fast
  331 00400000         ;//       <o0.19> SW_DDR_RESET: Reset SDRAM Controller w
                       hen writing from 0 to 1
  332 00400000         ;//                   <0=> No Reset
  333 00400000         ;//                   <1=> Reset Active
  334 00400000         ;//                   <i>  Default: No Reset
  335 00400000         ;//       <o0.14..18> HCLKDELAY_DELAY: Delay of the HCLK
                       DELAY input from the HCLK <0-31>
  336 00400000         ;//                   <i>  Delay = value programmed * 0.
                       25ns
  337 00400000         ;//                   <i>  Default: 0
  338 00400000         ;//       <o0.13> Delay circuitry Adder status
  339 00400000         ;//                   <0=> No overflow or sign bit
  340 00400000         ;//                   <1=> Last calibration produced ove
                       rflow or negative number
  341 00400000         ;//       <o0.10..12> Sensitivity factor for DDR SDRAM c
                       alibration <0-7>
  342 00400000         ;//                   <i>  Number of bits to shift error
                        value
  343 00400000         ;//                   <i>  Default: 0
  344 00400000         ;//       <o0.9> CAL_DELAY: Delay settings for DDR SDRAM
                       
  345 00400000         ;//                   <0=> Un-calibrated
  346 00400000         ;//                   <1=> Calibrated
  347 00400000         ;//                   <i>  Default: Un-calibrated
  348 00400000         ;//       <o0.8> SW_DDR_CAL: Perform DDR calibration



ARM Macro Assembler    Page 15 


  349 00400000         ;//                   <0=> No manual DDR delay calibrati
                       on
  350 00400000         ;//                   <1=> Perform a DDR delay calibrati
                       on
  351 00400000         ;//                   <i>  Default: No manual DDR delay 
                       calibration
  352 00400000         ;//       <o0.7> RTC_TICK_EN: Automatic DDR delay calibr
                       ation
  353 00400000         ;//                   <0=> No
  354 00400000         ;//                   <1=> Yes, on each RTC TICK
  355 00400000         ;//                   <i>  Default: No
  356 00400000         ;//       <o0.2..6> DDR_DQSIN_DELAY: Delay of the DQS in
                       put from the DDR SDRAM device
  357 00400000         ;//                   <0-15>
  358 00400000         ;//                   <i>  Delay = value programmed * 0.
                       25ns
  359 00400000         ;//                   <i>  Default: 0
  360 00400000         ;//       <o0.1> DDR_SEL: Pin multiplexing selection
  361 00400000         ;//                   <0=> SDR SDRAM used
  362 00400000         ;//                   <1=> DDR SDRAM used
  363 00400000         ;//                   <i>  Default: SDR SDRAM used
  364 00400000         ;//       <o0.0> Clock enable
  365 00400000         ;//                   <0=> SDRAM HCLK and inverted HCLK 
                       enabled
  366 00400000         ;//                   <1=> All clocks to SDRAM block dis
                       abled
  367 00400000         ;//                   <i>  Default: SDRAM HCLK and inver
                       ted HCLK enabled
  368 00400000         ;//     </h>
  369 00400000 0001C000 
                       SDRAMCLK_CTRL_Val
                               EQU              0x0001C000
  370 00400000         
  371 00400000         ;//     <h> Dynamic Memory Refresh Timer Register (EMCDy
                       namicRefresh)
  372 00400000         ;//       <i> Configures dynamic memory refresh operatio
                       n
  373 00400000         ;//       <o0.0..10> REFRESH: Refresh timer <0x000-0x7FF
                       >
  374 00400000         ;//         <i> 0 = refresh disabled, 0x01-0x7FF: value 
                       * 16 CCLKS
  375 00400000         ;//     </h>
  376 00400000 00000032 
                       EMCDynRefresh_Val
                               EQU              0x00000032
  377 00400000         
  378 00400000         ;//     <h> Dynamic Memory Read Configuration Register (
                       EMCDynamicReadConfig)
  379 00400000         ;//       <i> Configures the dynamic memory read strateg
                       y
  380 00400000         ;//       <o0.12> DRP: DDR-SDRAM read data capture polar
                       ity
  381 00400000         ;//         <0=> Data captured on the negative edge of H
                       CLK
  382 00400000         ;//         <1=> Data captured on the positive edge of H
                       CLK
  383 00400000         ;//       <o0.8..9> DRD: DDR-SDRAM read data strategy
  384 00400000         ;//         <0=> Clock out delayed strategy
  385 00400000         ;//         <1=> Command delayed strategy



ARM Macro Assembler    Page 16 


  386 00400000         ;//         <2=> Command delayed strategy plus one clock
                        cycle
  387 00400000         ;//         <3=> Command delayed strategy plus two clock
                        cycles
  388 00400000         ;//       <o0.4> SRP: SDR-SDRAM read data capture polari
                       ty
  389 00400000         ;//         <0=> Data captured on the negative edge of H
                       CLK
  390 00400000         ;//         <1=> Data captured on the positive edge of H
                       CLK
  391 00400000         ;//       <o0.0..1> SRD: SDR-SDRAM read data strategy
  392 00400000         ;//         <0=> Clock out delayed strategy
  393 00400000         ;//         <1=> Command delayed strategy
  394 00400000         ;//         <2=> Command delayed strategy plus one clock
                        cycle
  395 00400000         ;//         <3=> Command delayed strategy plus two clock
                        cycles
  396 00400000         ;//     </h>
  397 00400000 00000011 
                       EMCDynReadCfg_Val
                               EQU              0x00000011
  398 00400000         
  399 00400000         ;//     <h> Dynamic Memory Timings
  400 00400000         ;//       <i> All delays are in clock cycles
  401 00400000         ;//       <h> Dynamic Memory Precharge Command Period Re
                       gister (EMCDynamictRP)
  402 00400000         ;//         <o0.0..3> tRP: Precharge command period <1-1
                       6> <#-1>
  403 00400000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tRP
  404 00400000         ;//       </h>
  405 00400000         ;//       <h> Dynamic Memory Active to Precharge Command
                        Period Register (EMCDynamictRAS)
  406 00400000         ;//         <o1.0..3> tRAS: Active to precharge command 
                       period <1-16> <#-1>
  407 00400000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tRAS
  408 00400000         ;//       </h>
  409 00400000         ;//       <h> Dynamic Memory Self-refresh Exit Time Regi
                       ster (EMCDynamictSREX)
  410 00400000         ;//         <o2.0..3> tSREX: Self-refresh exit time <1-1
                       6> <#-1>
  411 00400000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tSREX 
  412 00400000         ;//           <i> for devices without this parameter you
                        use the same value as tXSR
  413 00400000         ;//       </h>
  414 00400000         ;//       <h> Dynamic Memory Write Recovery Time Registe
                       r (EMCDynamictWR)
  415 00400000         ;//         <o3.0..3> tWR: Write recovery time <1-16> <#
                       -1>
  416 00400000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tWR, tDPL, tRWL, or tRDL
  417 00400000         ;//       </h>
  418 00400000         ;//       <h> Dynamic Memory Active to Active Command Pe
                       riod Register (EMCDynamictRC)
  419 00400000         ;//         <o4.0..4> tRC: Active to active command peri
                       od <1-32> <#-1>
  420 00400000         ;//           <i> This value is normally found in SDRAM 



ARM Macro Assembler    Page 17 


                       data sheets as tRC
  421 00400000         ;//       </h>
  422 00400000         ;//       <h> Dynamic Memory Auto-refresh Period Registe
                       r (EMCDynamictRFC)
  423 00400000         ;//         <o5.0..4> tRFC: Auto-refresh period and auto
                       -refresh to active command period <1-32> <#-1>
  424 00400000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tRFC or tRC
  425 00400000         ;//       </h>
  426 00400000         ;//       <h> Dynamic Memory Exit Self-refresh Register 
                       (EMCDynamictXSR)
  427 00400000         ;//         <o6.0..8> tXSR: Exit self-refresh to active 
                       command time <1-256> <#-1>
  428 00400000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tXSR
  429 00400000         ;//       </h>
  430 00400000         ;//       <h> Dynamic Memory Active Bank A to Active Ban
                       k B Time Register (EMCDynamicRRD)
  431 00400000         ;//         <o7.0..3> tRRD: Active bank A to active bank
                        B latency <1-16> <#-1>
  432 00400000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tRRD
  433 00400000         ;//       </h>
  434 00400000         ;//       <h> Dynamic Memory Load Mode Register to Activ
                       e Command Time (EMCDynamictMRD)
  435 00400000         ;//         <o8.0..3> tMRD: Load mode register to active
                        command time <1-16> <#-1>
  436 00400000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tMRD or tRSA
  437 00400000         ;//       </h>
  438 00400000         ;//       <h> Dynamic Memory Last Data In to Read Comman
                       d Time (EMCDynamictCDLR)
  439 00400000         ;//         <o9.0..3> tCDLR: Last data in to read comman
                       d time <1-16> <#-1>
  440 00400000         ;//           <i> This value is normally found in SDRAM 
                       data sheets as tCDLR
  441 00400000         ;//       </h>
  442 00400000         ;//     </h>
  443 00400000 00000001 
                       EMCDynRP_Val
                               EQU              0x00000001
  444 00400000 00000004 
                       EMCDynRAS_Val
                               EQU              0x00000004
  445 00400000 00000008 
                       EMCDynSREX_Val
                               EQU              0x00000008
  446 00400000 00000001 
                       EMCDynWR_Val
                               EQU              0x00000001
  447 00400000 00000007 
                       EMCDynRC_Val
                               EQU              0x00000007
  448 00400000 00000008 
                       EMCDynRFC_Val
                               EQU              0x00000008
  449 00400000 00000008 
                       EMCDynXSR_Val
                               EQU              0x00000008



ARM Macro Assembler    Page 18 


  450 00400000 00000002 
                       EMCDynRRD_Val
                               EQU              0x00000002
  451 00400000 00000002 
                       EMCDynMRD_Val
                               EQU              0x00000002
  452 00400000 00000001 
                       EMCDynCDLR_Val
                               EQU              0x00000001
  453 00400000         
  454 00400000         ;//     <e> Configure External Bus Behaviour for Dynamic
                        CS0 Area
  455 00400000 00000000 
                       EMC_DYNCS0_SETUP
                               EQU              0
  456 00400000         
  457 00400000         ;//       <h> Dynamic Memory Configuration Register (EMC
                       DynamicConfig0)
  458 00400000         ;//         <i> Defines the configuration information fo
                       r the dynamic memory CS0
  459 00400000         ;//         <o0.20> P: Write protect enable
  460 00400000         ;//         <o0.14> AM 14: External bus data width
  461 00400000         ;//           <0=> 16 bit
  462 00400000         ;//           <1=> 32 bit
  463 00400000         ;//         <o0.12..13> AM 13..12: External bus memory t
                       ype
  464 00400000         ;//           <0=> High-performance
  465 00400000         ;//           <1=> Low-power SDRAM
  466 00400000         ;//         <o0.7..11> AM 11..7: External bus address ma
                       pping (Row, Bank, Column)
  467 00400000         ;//           <0x00=> 16 Mb = 2MB (2Mx8), 2 banks, row l
                       ength = 11, column length = 9
  468 00400000         ;//           <0x01=> 16 Mb = 2MB (1Mx16), 2 banks, row 
                       length = 11, column length = 8
  469 00400000         ;//           <0x04=> 64 Mb = 8MB (8Mx8), 4 banks, row l
                       ength = 12, column length = 9
  470 00400000         ;//           <0x05=> 64 Mb = 8MB (4Mx16), 4 banks, row 
                       length = 12, column length = 8
  471 00400000         ;//           <0x08=> 128 Mb = 16MB (16Mx8), 4 banks, ro
                       w length = 12, column length = 10
  472 00400000         ;//           <0x09=> 128 Mb = 16MB (8Mx16), 4 banks, ro
                       w length = 12, column length = 9
  473 00400000         ;//           <0x0C=> 256 Mb = 32MB (32Mx8), 4 banks, ro
                       w length = 13, column length = 10
  474 00400000         ;//           <0x0D=> 256 Mb = 32MB (16Mx16), 4 banks, r
                       ow length = 13, column length = 9
  475 00400000         ;//           <0x10=> 512 Mb = 64MB (64Mx8), 4 banks, ro
                       w length = 13, column length = 11
  476 00400000         ;//           <0x11=> 512 Mb = 64MB (32Mx16), 4 banks, r
                       ow length = 13, column length = 10
  477 00400000         ;//         <o0.3..4> MD: Memory device
  478 00400000         ;//           <0=> SDR SDRAM
  479 00400000         ;//           <2=> Low-power SDR SDRAM
  480 00400000         ;//           <4=> DDR SDRAM
  481 00400000         ;//           <6=> Low-power DDR SDRAM
  482 00400000         ;//       </h>
  483 00400000 00005682 
                       EMCDynConfig0_Val
                               EQU              0x00005682



ARM Macro Assembler    Page 19 


  484 00400000         
  485 00400000         ;//       <h> Dynamic Memory RAS & CAS Delay register (E
                       MCDynamicRASCAS0)
  486 00400000         ;//         <i> Controls the RAS and CAS latencies for t
                       he dynamic memory CS0
  487 00400000         ;//         <o0.7..10 > CAS: CAS latency
  488 00400000         ;//           <1=> 0.5 clock cycle
  489 00400000         ;//           <2=> 1 clock cycles
  490 00400000         ;//           <3=> 1.5 clock cycle
  491 00400000         ;//           <4=> 2 clock cycles
  492 00400000         ;//           <5=> 2.5 clock cycle
  493 00400000         ;//           <6=> 3 clock cycles
  494 00400000         ;//           <7=> 3.5 clock cycle
  495 00400000         ;//           <8=> 4 clock cycles
  496 00400000         ;//           <9=> 4.5 clock cycle
  497 00400000         ;//           <10=> 5 clock cycles
  498 00400000         ;//           <11=> 5.5 clock cycle
  499 00400000         ;//           <12=> 6 clock cycles
  500 00400000         ;//           <13=> 6.5 clock cycle
  501 00400000         ;//           <14=> 7 clock cycles
  502 00400000         ;//           <15=> 7.5 clock cycle
  503 00400000         ;//         <o0.0..3> RAS: RAS latency (active to read/w
                       rite delay, in clock cycles) <1-15>
  504 00400000         ;//       </h>
  505 00400000 00000303 
                       EMCDynRasCas0_Val
                               EQU              0x00000303
  506 00400000         
  507 00400000         ;//       <e> Configure AHB0 Interface for SDRAM Control
                       ler
  508 00400000         ;//         <h> SDRAM Controller AHB Control Register (E
                       MCAHBControl0)
  509 00400000         ;//           <o1.0..1> E: AHB Port Buffer Enable
  510 00400000         ;//         </h>
  511 00400000         ;//         <h> SDRAM Controller AHB Timeout Register (E
                       MCAHBTime0)
  512 00400000         ;//           <o2.0..9> AHBTIMEOUT: AHB timeout <0-511>
  513 00400000         ;//             <i> 0 = timeout disabled, 1-511 value: n
                       umber of AHB cycles
  514 00400000         ;//         </h>
  515 00400000         ;//       </e> Configure AHB0 Interface for SDRAM Contro
                       ller
  516 00400000 00000001 
                       EMC_AHB0_SETUP
                               EQU              1
  517 00400000 00000001 
                       EMCAHBControl0_Val
                               EQU              0x00000001
  518 00400000 00000064 
                       EMCAHBTimeOut0_Val
                               EQU              0x00000064
  519 00400000         
  520 00400000         ;//       <e> Configure AHB2 Interface for SDRAM Control
                       ler
  521 00400000         ;//         <h> SDRAM Controller AHB Control Register (E
                       MCAHBControl2)
  522 00400000         ;//           <o1.0..1> E: AHB Port Buffer Enable
  523 00400000         ;//         </h>
  524 00400000         ;//         <h> SDRAM Controller AHB Timeout Register (E



ARM Macro Assembler    Page 20 


                       MCAHBTime2)
  525 00400000         ;//           <o2.0..9> AHBTIMEOUT: AHB timeout <0-511>
  526 00400000         ;//             <i> 0 = timeout disabled, 1-511 value: n
                       umber of AHB cycles
  527 00400000         ;//         </h>
  528 00400000         ;//       </e> Configure AHB2 Interface for SDRAM Contro
                       ller
  529 00400000 00000001 
                       EMC_AHB2_SETUP
                               EQU              1
  530 00400000 00000001 
                       EMCAHBControl2_Val
                               EQU              0x00000001
  531 00400000 00000190 
                       EMCAHBTimeOut2_Val
                               EQU              0x00000190
  532 00400000         
  533 00400000         ;//       <e> Configure AHB3 Interface for SDRAM Control
                       ler
  534 00400000         ;//         <h> SDRAM Controller AHB Control Register (E
                       MCAHBControl3)
  535 00400000         ;//           <o1.0..1> E: AHB Port Buffer Enable
  536 00400000         ;//         </h>
  537 00400000         ;//         <h> SDRAM Controller AHB Timeout Register (E
                       MCAHBTime3)
  538 00400000         ;//           <o2.0..9> AHBTIMEOUT: AHB timeout <0-511>
  539 00400000         ;//             <i> 0 = timeout disabled, 1-511 value: n
                       umber of AHB cycles
  540 00400000         ;//         </h>
  541 00400000         ;//       </e> Configure AHB3 Interface for SDRAM Contro
                       ller
  542 00400000 00000001 
                       EMC_AHB3_SETUP
                               EQU              1
  543 00400000 00000001 
                       EMCAHBControl3_Val
                               EQU              0x00000001
  544 00400000 00000190 
                       EMCAHBTimeOut3_Val
                               EQU              0x00000190
  545 00400000         
  546 00400000         ;//       <e> Configure AHB4 Interface for SDRAM Control
                       ler
  547 00400000         ;//         <h> SDRAM Controller AHB Control Register (E
                       MCAHBControl4)
  548 00400000         ;//           <o1.0..1> E: AHB Port Buffer Enable
  549 00400000         ;//         </h>
  550 00400000         ;//         <h> SDRAM Controller AHB Timeout Register (E
                       MCAHBTime4)
  551 00400000         ;//           <o2.0..9> AHBTIMEOUT: AHB timeout <0-511>
  552 00400000         ;//             <i> 0 = timeout disabled, 1-511 value: n
                       umber of AHB cycles
  553 00400000         ;//         </h>
  554 00400000         ;//       </e> Configure AHB4 Interface for SDRAM Contro
                       ller
  555 00400000 00000001 
                       EMC_AHB4_SETUP
                               EQU              1
  556 00400000 00000001 



ARM Macro Assembler    Page 21 


                       EMCAHBControl4_Val
                               EQU              0x00000001
  557 00400000 00000190 
                       EMCAHBTimeOut4_Val
                               EQU              0x00000190
  558 00400000         
  559 00400000         ;//     </e> End of Dynamic Setup for CS0 Area
  560 00400000         
  561 00400000         ;//     <e> Configure External Bus Behaviour for Dynamic
                        CS1 Area
  562 00400000 00000000 
                       EMC_DYNCS1_SETUP
                               EQU              0
  563 00400000         
  564 00400000         ;//       <h> Dynamic Memory Configuration Register (EMC
                       DynamicConfig1)
  565 00400000         ;//         <i> Defines the configuration information fo
                       r the dynamic memory CS1
  566 00400000         ;//         <o0.20> P: Write protect enable
  567 00400000         ;//         <o0.7..14> AM: Address Mapping
  568 00400000         ;//           <0=> 16 bit
  569 00400000         ;//           <1=> 32 bit
  570 00400000         ;//         <o0.14> AM 14: External bus data width
  571 00400000         ;//           <0=> 16 bit
  572 00400000         ;//           <1=> 32 bit
  573 00400000         ;//         <o0.12..13> AM 13..12: External bus memory t
                       ype
  574 00400000         ;//           <0=> High-performance
  575 00400000         ;//           <1=> Low-power SDRAM
  576 00400000         ;//         <o0.7..11> AM 11..7: External bus address ma
                       pping (Row, Bank, Column)
  577 00400000         ;//           <0x00=> 16 Mb = 2MB (2Mx8), 2 banks, row l
                       ength = 11, column length = 9
  578 00400000         ;//           <0x01=> 16 Mb = 2MB (1Mx16), 2 banks, row 
                       length = 11, column length = 8
  579 00400000         ;//           <0x04=> 64 Mb = 8MB (8Mx8), 4 banks, row l
                       ength = 12, column length = 9
  580 00400000         ;//           <0x05=> 64 Mb = 8MB (4Mx16), 4 banks, row 
                       length = 12, column length = 8
  581 00400000         ;//           <0x08=> 128 Mb = 16MB (16Mx8), 4 banks, ro
                       w length = 12, column length = 10
  582 00400000         ;//           <0x09=> 128 Mb = 16MB (8Mx16), 4 banks, ro
                       w length = 12, column length = 9
  583 00400000         ;//           <0x0C=> 256 Mb = 32MB (32Mx8), 4 banks, ro
                       w length = 13, column length = 10
  584 00400000         ;//           <0x0D=> 256 Mb = 32MB (16Mx16), 4 banks, r
                       ow length = 13, column length = 9
  585 00400000         ;//           <0x10=> 512 Mb = 64MB (64Mx8), 4 banks, ro
                       w length = 13, column length = 11
  586 00400000         ;//           <0x11=> 512 Mb = 64MB (32Mx16), 4 banks, r
                       ow length = 13, column length = 10
  587 00400000         ;//         <o0.3..4> MD: Memory device
  588 00400000         ;//           <0=> SDR SDRAM
  589 00400000         ;//           <2=> Low-power SDR SDRAM
  590 00400000         ;//           <4=> DDR SDRAM
  591 00400000         ;//           <6=> Low-power DDR SDRAM
  592 00400000         ;//       </h>
  593 00400000 00000000 
                       EMCDynConfig1_Val



ARM Macro Assembler    Page 22 


                               EQU              0x00000000
  594 00400000         
  595 00400000         ;//       <h> Dynamic Memory RAS & CAS Delay register (E
                       MCDynamicRASCAS1)
  596 00400000         ;//         <i> Controls the RAS and CAS latencies for t
                       he dynamic memory CS1
  597 00400000         ;//         <o0.7..10 > CAS: CAS latency
  598 00400000         ;//           <1=> 0.5 clock cycle
  599 00400000         ;//           <2=> 1 clock cycles
  600 00400000         ;//           <3=> 1.5 clock cycle
  601 00400000         ;//           <4=> 2 clock cycles
  602 00400000         ;//           <5=> 2.5 clock cycle
  603 00400000         ;//           <6=> 3 clock cycles
  604 00400000         ;//           <7=> 3.5 clock cycle
  605 00400000         ;//           <8=> 4 clock cycles
  606 00400000         ;//           <9=> 4.5 clock cycle
  607 00400000         ;//           <10=> 5 clock cycles
  608 00400000         ;//           <11=> 5.5 clock cycle
  609 00400000         ;//           <12=> 6 clock cycles
  610 00400000         ;//           <13=> 6.5 clock cycle
  611 00400000         ;//           <14=> 7 clock cycles
  612 00400000         ;//           <15=> 7.5 clock cycle
  613 00400000         ;//         <o0.0..3> RAS: RAS latency (active to read/w
                       rite delay, in clock cycles) <1-15>
  614 00400000         ;//       </h>
  615 00400000 00000303 
                       EMCDynRasCas1_Val
                               EQU              0x00000303
  616 00400000         
  617 00400000         ;//     </e> End of Dynamic Setup for CS1 Area
  618 00400000         
  619 00400000         ;//   </e> End of Dynamic Setup
  620 00400000         
  621 00400000         ;//       Static Memory Interface Setup ----------------
                       ------------------------
  622 00400000         ;//   <e> Static Memory Interface Setup
  623 00400000 00000001 
                       EMC_STATIC_SETUP
                               EQU              1
  624 00400000         
  625 00400000         ;//         Configure External Bus Behaviour for Static 
                       CS0 Area ---------------
  626 00400000         ;//     <e> Configure External Bus Behaviour for Static 
                       CS0 Area
  627 00400000 00000000 
                       EMC_STACS0_SETUP
                               EQU              0
  628 00400000         
  629 00400000         ;//       <h> Static Memory Configuration Register (EMCS
                       taticConfig0)
  630 00400000         ;//         <i> Defines the configuration information fo
                       r the static memory CS0
  631 00400000         ;//         <o0.20> WP: Write protect enable
  632 00400000         ;//         <o0.8> EW: Extended wait enable
  633 00400000         ;//         <o0.7> PB: Byte lane state
  634 00400000         ;//           <0=> For reads BLSn are HIGH, for writes B
                       LSn are LOW
  635 00400000         ;//           <1=> For reads BLSn are LOW, for writes BL
                       Sn are LOW



ARM Macro Assembler    Page 23 


  636 00400000         ;//         <o0.6> PC: Chip select polarity
  637 00400000         ;//           <0=> Active LOW chip select
  638 00400000         ;//           <1=> Active HIGH chip select
  639 00400000         ;//         <o0.3> PM: Page mode enable
  640 00400000         ;//         <o0.0..1> MW: Memory width
  641 00400000         ;//           <0=> 8 bit
  642 00400000         ;//           <1=> 16 bit
  643 00400000         ;//           <2=> 32 bit
  644 00400000         ;//       </h>
  645 00400000 00000081 
                       EMCStaConfig0_Val
                               EQU              0x00000081
  646 00400000         
  647 00400000         ;//       <h> Static Memory Write Enable Delay Register 
                       (EMCStaticWaitWen0)
  648 00400000         ;//         <i> Selects the delay from CS0 to write enab
                       le
  649 00400000         ;//         <o.0..3> WAITWEN: Wait write enable <1-16> <
                       #-1>
  650 00400000         ;//           <i> The delay is in HCLK cycles
  651 00400000         ;//       </h>
  652 00400000 00000000 
                       EMCStaWaitWen0_Val
                               EQU              0x00000000
  653 00400000         
  654 00400000         ;//       <h> Static Memory Output Enable Delay Register
                        (EMCStaticWaitOen0)
  655 00400000         ;//         <i> Selects the delay from CS0 or address ch
                       ange, whichever is later, to output enable
  656 00400000         ;//         <o.0..3> WAITOEN: Wait output enable <0-15>
  657 00400000         ;//           <i> The delay is in HCLK cycles
  658 00400000         ;//       </h>
  659 00400000 00000000 
                       EMCStaWaitOen0_Val
                               EQU              0x00000000
  660 00400000         
  661 00400000         ;//       <h> Static Memory Read Delay Register (EMCStat
                       icWaitRd0)
  662 00400000         ;//         <i> Selects the delay from CS0 to a read acc
                       ess
  663 00400000         ;//         <o.0..4> WAITRD: Non-page mode read wait sta
                       tes or asynchronous page mode read first access wait sta
                       tes <1-32> <#-1>
  664 00400000         ;//           <i> The delay is in HCLK cycles
  665 00400000         ;//       </h>
  666 00400000 00000007 
                       EMCStaWaitRd0_Val
                               EQU              0x00000007
  667 00400000         
  668 00400000         ;//       <h> Static Memory Page Mode Read Delay Registe
                       r (EMCStaticWaitPage0)
  669 00400000         ;//         <i> Selects the delay for asynchronous page 
                       mode sequential accesses for CS0
  670 00400000         ;//         <o.0..4> WAITPAGE: Asynchronous page mode re
                       ad after the first read wait states <1-32> <#-1>
  671 00400000         ;//           <i> The delay is in HCLK cycles
  672 00400000         ;//       </h>
  673 00400000 00000000 
                       EMCStaWaitPage0_Val



ARM Macro Assembler    Page 24 


                               EQU              0x00000000
  674 00400000         
  675 00400000         ;//       <h> Static Memory Write Delay Register (EMCSta
                       ticWaitWr0)
  676 00400000         ;//         <i> Selects the delay from CS0 to a write ac
                       cess
  677 00400000         ;//         <o.0..4> WAITWR: Write wait states <2-33> <#
                       -2>
  678 00400000         ;//           <i> The delay is in HCLK cycles
  679 00400000         ;//       </h>
  680 00400000 00000000 
                       EMCStaWaitWr0_Val
                               EQU              0x00000000
  681 00400000         
  682 00400000         ;//       <h> Static Memory Turn Round Delay Register (E
                       MCStaticWaitTurn0)
  683 00400000         ;//         <i> Selects the number of bus turnaround cyc
                       les for CS0
  684 00400000         ;//         <o.0..4> WAITTURN: Bus turnaround cycles <1-
                       16> <#-1>
  685 00400000         ;//           <i> The delay is in HCLK cycles
  686 00400000         ;//       </h>
  687 00400000 00000000 
                       EMCStaWaitTurn0_Val
                               EQU              0x00000000
  688 00400000         
  689 00400000         ;//     </e> End of Static Setup for Static CS0 Area
  690 00400000         
  691 00400000         ;//         Configure External Bus Behaviour for Static 
                       CS1 Area ---------------
  692 00400000         ;//     <e> Configure External Bus Behaviour for Static 
                       CS1 Area
  693 00400000 00000000 
                       EMC_STACS1_SETUP
                               EQU              0
  694 00400000         
  695 00400000         ;//       <h> Static Memory Configuration Register (EMCS
                       taticConfig1)
  696 00400000         ;//         <i> Defines the configuration information fo
                       r the static memory CS1
  697 00400000         ;//         <o0.20> WP: Write protect enable
  698 00400000         ;//         <o0.8> EW: Extended wait enable
  699 00400000         ;//         <o0.7> PB: Byte lane state
  700 00400000         ;//           <0=> For reads BLSn are HIGH, for writes B
                       LSn are LOW
  701 00400000         ;//           <1=> For reads BLSn are LOW, for writes BL
                       Sn are LOW
  702 00400000         ;//         <o0.6> PC: Chip select polarity
  703 00400000         ;//           <0=> Active LOW chip select
  704 00400000         ;//           <1=> Active HIGH chip select
  705 00400000         ;//         <o0.3> PM: Page mode enable
  706 00400000         ;//         <o0.0..1> MW: Memory width
  707 00400000         ;//           <0=> 8 bit
  708 00400000         ;//           <1=> 16 bit
  709 00400000         ;//           <2=> 32 bit
  710 00400000         ;//       </h>
  711 00400000 00000002 
                       EMCStaConfig1_Val
                               EQU              0x00000002



ARM Macro Assembler    Page 25 


  712 00400000         
  713 00400000         ;//       <h> Static Memory Write Enable Delay Register 
                       (EMCStaticWaitWen1)
  714 00400000         ;//         <i> Selects the delay from CS1 to write enab
                       le
  715 00400000         ;//         <o.0..3> WAITWEN: Wait write enable <1-16> <
                       #-1>
  716 00400000         ;//           <i> The delay is in HCLK cycles
  717 00400000         ;//       </h>
  718 00400000 00000000 
                       EMCStaWaitWen1_Val
                               EQU              0x00000000
  719 00400000         
  720 00400000         ;//       <h> Static Memory Output Enable Delay Register
                        (EMCStaticWaitOen1)
  721 00400000         ;//         <i> Selects the delay from CS1 or address ch
                       ange, whichever is later, to output enable
  722 00400000         ;//         <o.0..3> WAITOEN: Wait output enable <0-15>
  723 00400000         ;//           <i> The delay is in HCLK cycles
  724 00400000         ;//       </h>
  725 00400000 00000000 
                       EMCStaWaitOen1_Val
                               EQU              0x00000000
  726 00400000         
  727 00400000         ;//       <h> Static Memory Read Delay Register (EMCStat
                       icWaitRd1)
  728 00400000         ;//         <i> Selects the delay from CS1 to a read acc
                       ess
  729 00400000         ;//         <o.0..4> WAITRD: Non-page mode read wait sta
                       tes or asynchronous page mode read first access wait sta
                       tes <1-32> <#-1>
  730 00400000         ;//           <i> The delay is in HCLK cycles
  731 00400000         ;//       </h>
  732 00400000 0000001F 
                       EMCStaWaitRd1_Val
                               EQU              0x0000001F
  733 00400000         
  734 00400000         ;//       <h> Static Memory Page Mode Read Delay Registe
                       r (EMCStaticWaitPage1)
  735 00400000         ;//         <i> Selects the delay for asynchronous page 
                       mode sequential accesses for CS1
  736 00400000         ;//         <o.0..4> WAITPAGE: Asynchronous page mode re
                       ad after the first read wait states <1-32> <#-1>
  737 00400000         ;//           <i> The delay is in HCLK cycles
  738 00400000         ;//       </h>
  739 00400000 0000001F 
                       EMCStaWaitPage1_Val
                               EQU              0x0000001F
  740 00400000         
  741 00400000         ;//       <h> Static Memory Write Delay Register (EMCSta
                       ticWaitWr1)
  742 00400000         ;//         <i> Selects the delay from CS1 to a write ac
                       cess
  743 00400000         ;//         <o.0..4> WAITWR: Write wait states <2-33> <#
                       -2>
  744 00400000         ;//           <i> The delay is in HCLK cycles
  745 00400000         ;//       </h>
  746 00400000 0000001F 
                       EMCStaWaitWr1_Val



ARM Macro Assembler    Page 26 


                               EQU              0x0000001F
  747 00400000         
  748 00400000         ;//       <h> Static Memory Turn Round Delay Register (E
                       MCStaticWaitTurn1)
  749 00400000         ;//         <i> Selects the number of bus turnaround cyc
                       les for CS1
  750 00400000         ;//         <o.0..4> WAITTURN: Bus turnaround cycles <1-
                       16> <#-1>
  751 00400000         ;//           <i> The delay is in HCLK cycles
  752 00400000         ;//       </h>
  753 00400000 0000000F 
                       EMCStaWaitTurn1_Val
                               EQU              0x0000000F
  754 00400000         
  755 00400000         ;//     </e> End of Static Setup for Static CS1 Area
  756 00400000         
  757 00400000         ;//         Configure External Bus Behaviour for Static 
                       CS2 Area ---------------
  758 00400000         ;//     <e> Configure External Bus Behaviour for Static 
                       CS2 Area
  759 00400000 00000001 
                       EMC_STACS2_SETUP
                               EQU              1
  760 00400000         
  761 00400000         ;//       <h> Static Memory Configuration Register (EMCS
                       taticConfig2)
  762 00400000         ;//         <i> Defines the configuration information fo
                       r the static memory CS2
  763 00400000         ;//         <o0.20> WP: Write protect enable
  764 00400000         ;//         <o0.8> EW: Extended wait enable
  765 00400000         ;//         <o0.7> PB: Byte lane state
  766 00400000         ;//           <0=> For reads BLSn are HIGH, for writes B
                       LSn are LOW
  767 00400000         ;//           <1=> For reads BLSn are LOW, for writes BL
                       Sn are LOW
  768 00400000         ;//         <o0.6> PC: Chip select polarity
  769 00400000         ;//           <0=> Active LOW chip select
  770 00400000         ;//           <1=> Active HIGH chip select
  771 00400000         ;//         <o0.3> PM: Page mode enable
  772 00400000         ;//         <o0.0..1> MW: Memory width
  773 00400000         ;//           <0=> 8 bit
  774 00400000         ;//           <1=> 16 bit
  775 00400000         ;//           <2=> 32 bit
  776 00400000         ;//       </h>
  777 00400000 00000180 
                       EMCStaConfig2_Val
                               EQU              0x00000180
  778 00400000         
  779 00400000         ;//       <h> Static Memory Write Enable Delay Register 
                       (EMCStaticWaitWen2)
  780 00400000         ;//         <i> Selects the delay from CS2 to write enab
                       le
  781 00400000         ;//         <o.0..3> WAITWEN: Wait write enable <1-16> <
                       #-1>
  782 00400000         ;//           <i> The delay is in HCLK cycles
  783 00400000         ;//       </h>
  784 00400000 00000000 
                       EMCStaWaitWen2_Val
                               EQU              0x00000000



ARM Macro Assembler    Page 27 


  785 00400000         
  786 00400000         ;//       <h> Static Memory Output Enable Delay Register
                        (EMCStaticWaitOen2)
  787 00400000         ;//         <i> Selects the delay from CS2 or address ch
                       ange, whichever is later, to output enable
  788 00400000         ;//         <o.0..3> WAITOEN: Wait output enable <0-15>
  789 00400000         ;//           <i> The delay is in HCLK cycles
  790 00400000         ;//       </h>
  791 00400000 00000000 
                       EMCStaWaitOen2_Val
                               EQU              0x00000000
  792 00400000         
  793 00400000         ;//       <h> Static Memory Read Delay Register (EMCStat
                       icWaitRd2)
  794 00400000         ;//         <i> Selects the delay from CS2 to a read acc
                       ess
  795 00400000         ;//         <o.0..4> WAITRD: Non-page mode read wait sta
                       tes or asynchronous page mode read first access wait sta
                       tes <1-32> <#-1>
  796 00400000         ;//           <i> The delay is in HCLK cycles
  797 00400000         ;//       </h>
  798 00400000 0000001F 
                       EMCStaWaitRd2_Val
                               EQU              0x0000001F
  799 00400000         
  800 00400000         ;//       <h> Static Memory Page Mode Read Delay Registe
                       r (EMCStaticWaitPage2)
  801 00400000         ;//         <i> Selects the delay for asynchronous page 
                       mode sequential accesses for CS2
  802 00400000         ;//         <o.0..4> WAITPAGE: Asynchronous page mode re
                       ad after the first read wait states <1-32> <#-1>
  803 00400000         ;//           <i> The delay is in HCLK cycles
  804 00400000         ;//       </h>
  805 00400000 0000001F 
                       EMCStaWaitPage2_Val
                               EQU              0x0000001F
  806 00400000         
  807 00400000         ;//       <h> Static Memory Write Delay Register (EMCSta
                       ticWaitWr2)
  808 00400000         ;//         <i> Selects the delay from CS2 to a write ac
                       cess
  809 00400000         ;//         <o.0..4> WAITWR: Write wait states <2-33> <#
                       -2>
  810 00400000         ;//           <i> The delay is in HCLK cycles
  811 00400000         ;//       </h>
  812 00400000 0000001F 
                       EMCStaWaitWr2_Val
                               EQU              0x0000001F
  813 00400000         
  814 00400000         ;//       <h> Static Memory Turn Round Delay Register (E
                       MCStaticWaitTurn2)
  815 00400000         ;//         <i> Selects the number of bus turnaround cyc
                       les for CS2
  816 00400000         ;//         <o.0..4> WAITTURN: Bus turnaround cycles <1-
                       16> <#-1>
  817 00400000         ;//           <i> The delay is in HCLK cycles
  818 00400000         ;//       </h>
  819 00400000 0000000F 
                       EMCStaWaitTurn2_Val



ARM Macro Assembler    Page 28 


                               EQU              0x0000000F
  820 00400000         
  821 00400000         ;//     </e> End of Static Setup for Static CS2 Area
  822 00400000         
  823 00400000         ;//         Configure External Bus Behaviour for Static 
                       CS3 Area ---------------
  824 00400000         ;//     <e> Configure External Bus Behaviour for Static 
                       CS3 Area
  825 00400000 00000001 
                       EMC_STACS3_SETUP
                               EQU              1
  826 00400000         
  827 00400000         ;//       <h> Static Memory Configuration Register (EMCS
                       taticConfig3)
  828 00400000         ;//         <i> Defines the configuration information fo
                       r the static memory CS3
  829 00400000         ;//         <o0.20> WP: Write protect enable
  830 00400000         ;//         <o0.8> EW: Extended wait enable
  831 00400000         ;//         <o0.7> PB: Byte lane state
  832 00400000         ;//           <0=> For reads BLSn are HIGH, for writes B
                       LSn are LOW
  833 00400000         ;//           <1=> For reads BLSn are LOW, for writes BL
                       Sn are LOW
  834 00400000         ;//         <o0.6> PC: Chip select polarity
  835 00400000         ;//           <0=> Active LOW chip select
  836 00400000         ;//           <1=> Active HIGH chip select
  837 00400000         ;//         <o0.3> PM: Page mode enable
  838 00400000         ;//         <o0.0..1> MW: Memory width
  839 00400000         ;//           <0=> 8 bit
  840 00400000         ;//           <1=> 16 bit
  841 00400000         ;//           <2=> 32 bit
  842 00400000         ;//       </h>
  843 00400000 00000181 
                       EMCStaConfig3_Val
                               EQU              0x00000181
  844 00400000         
  845 00400000         ;//       <h> Static Memory Write Enable Delay Register 
                       (EMCStaticWaitWen3)
  846 00400000         ;//         <i> Selects the delay from CS3 to write enab
                       le
  847 00400000         ;//         <o.0..3> WAITWEN: Wait write enable <1-16> <
                       #-1>
  848 00400000         ;//           <i> The delay is in HCLK cycles
  849 00400000         ;//       </h>
  850 00400000 00000000 
                       EMCStaWaitWen3_Val
                               EQU              0x00000000
  851 00400000         
  852 00400000         ;//       <h> Static Memory Output Enable Delay Register
                        (EMCStaticWaitOen3)
  853 00400000         ;//         <i> Selects the delay from CS3 or address ch
                       ange, whichever is later, to output enable
  854 00400000         ;//         <o.0..3> WAITOEN: Wait output enable <0-15>
  855 00400000         ;//           <i> The delay is in HCLK cycles
  856 00400000         ;//       </h>
  857 00400000 00000000 
                       EMCStaWaitOen3_Val
                               EQU              0x00000000
  858 00400000         



ARM Macro Assembler    Page 29 


  859 00400000         ;//       <h> Static Memory Read Delay Register (EMCStat
                       icWaitRd3)
  860 00400000         ;//         <i> Selects the delay from CS3 to a read acc
                       ess
  861 00400000         ;//         <o.0..4> WAITRD: Non-page mode read wait sta
                       tes or asynchronous page mode read first access wait sta
                       tes <1-32> <#-1>
  862 00400000         ;//           <i> The delay is in HCLK cycles
  863 00400000         ;//       </h>
  864 00400000 0000001F 
                       EMCStaWaitRd3_Val
                               EQU              0x0000001F
  865 00400000         
  866 00400000         ;//       <h> Static Memory Page Mode Read Delay Registe
                       r (EMCStaticWaitPage3)
  867 00400000         ;//         <i> Selects the delay for asynchronous page 
                       mode sequential accesses for CS3
  868 00400000         ;//         <o.0..4> WAITPAGE: Asynchronous page mode re
                       ad after the first read wait states <1-32> <#-1>
  869 00400000         ;//           <i> The delay is in HCLK cycles
  870 00400000         ;//       </h>
  871 00400000 0000001F 
                       EMCStaWaitPage3_Val
                               EQU              0x0000001F
  872 00400000         
  873 00400000         ;//       <h> Static Memory Write Delay Register (EMCSta
                       ticWaitWr3)
  874 00400000         ;//         <i> Selects the delay from CS3 to a write ac
                       cess
  875 00400000         ;//         <o.0..4> WAITWR: Write wait states <2-33> <#
                       -2>
  876 00400000         ;//           <i> The delay is in HCLK cycles
  877 00400000         ;//       </h>
  878 00400000 0000001F 
                       EMCStaWaitWr3_Val
                               EQU              0x0000001F
  879 00400000         
  880 00400000         ;//       <h> Static Memory Turn Round Delay Register (E
                       MCStaticWaitTurn3)
  881 00400000         ;//         <i> Selects the number of bus turnaround cyc
                       les for CS3
  882 00400000         ;//         <o.0..4> WAITTURN: Bus turnaround cycles <1-
                       16> <#-1>
  883 00400000         ;//           <i> The delay is in HCLK cycles
  884 00400000         ;//       </h>
  885 00400000 00000000 
                       EMCStaWaitTurn3_Val
                               EQU              0x00000000
  886 00400000         
  887 00400000         ;//     </e> End of Static Setup for Static CS3 Area
  888 00400000         
  889 00400000         ;//     <h> Static Memory Extended Wait Register (EMCSta
                       ticExtendedWait)
  890 00400000         ;//       <i> Time long static memory read and write tra
                       nsfers
  891 00400000         ;//       <o.0..9> EXTENDEDWAIT: Extended wait time out 
                       <0-1023>
  892 00400000         ;//         <i> The delay is in (16 * HCLK) cycles
  893 00400000         ;//     </h>



ARM Macro Assembler    Page 30 


  894 00400000 00000010 
                       EMCStaExtWait_Val
                               EQU              0x00000010
  895 00400000         
  896 00400000         ;//   </e> End of Static Setup
  897 00400000         
  898 00400000         ;// </e> End of EMC Setup
  899 00400000         
  900 00400000         
  901 00400000         ;----------------------- NAND Flash Definitions --------
                       ------------------------
  902 00400000         
  903 00400000         ; NAND Flash Controller (NANDC) User Interface
  904 00400000         ; Single-level NAND flash controller definitions
  905 00400000 000000C8 
                       FLASHCLK_CTRL_OFS
                               EQU              0xC8        ; NAND Configuratio
                                                            n Reg  Address Offs
                                                            et
  906 00400000         
  907 00400000 20020000 
                       SLC_BASE
                               EQU              0x20020000  ; SLC NAND Controll
                                                            er     Base Address
                                                            
  908 00400000         ; SLC NAND Flash Registers
  909 00400000 00000000 
                       SLC_DATA_OFS
                               EQU              0x00        ; Data           Re
                                                            gister Address Offs
                                                            et
  910 00400000 00000004 
                       SLC_ADDR_OFS
                               EQU              0x04        ; Address        Re
                                                            gister Address Offs
                                                            et
  911 00400000 00000008 
                       SLC_CMD_OFS
                               EQU              0x08        ; Command        Re
                                                            gister Address Offs
                                                            et
  912 00400000 0000000C 
                       SLC_STOP_OFS
                               EQU              0x0C        ; STOP           Re
                                                            gister Address Offs
                                                            et
  913 00400000 00000010 
                       SLC_CTRL_OFS
                               EQU              0x10        ; Control        Re
                                                            gister Address Offs
                                                            et
  914 00400000 00000014 
                       SLC_CFG_OFS
                               EQU              0x14        ; Configuration  Re
                                                            gister Address Offs
                                                            et
  915 00400000 00000018 
                       SLC_STAT_OFS
                               EQU              0x18        ; Status         Re



ARM Macro Assembler    Page 31 


                                                            gister Address Offs
                                                            et
  916 00400000 0000001C 
                       SLC_INT_STAT_OFS
                               EQU              0x1C        ; Interrupt Status 
                                                               Reg Address Offs
                                                            et
  917 00400000 00000020 
                       SLC_IEN_OFS
                               EQU              0x20        ; Interrupt Enable 
                                                               Reg Address Offs
                                                            et
  918 00400000 00000024 
                       SLC_ISR_OFS
                               EQU              0x24        ; Interrupt Set    
                                                               Reg Address Offs
                                                            et
  919 00400000 00000028 
                       SLC_ICR_OFS
                               EQU              0x28        ; Interrupt Clear  
                                                               Reg Address Offs
                                                            et
  920 00400000 0000002C 
                       SLC_TAC_OFS
                               EQU              0x2C        ; Read Timing Arc C
                                                            fg Reg Address Offs
                                                            et
  921 00400000 00000030 
                       SLC_TC_OFS
                               EQU              0x30        ; Transfer Count Re
                                                            gister Address Offs
                                                            et
  922 00400000 00000034 
                       SLC_ECC_OFS
                               EQU              0x34        ; Parity Bits    Re
                                                            gister Address Offs
                                                            et
  923 00400000 00000038 
                       SLC_DMA_DATA_OFS
                               EQU              0x38        ; DMA DATA       Re
                                                            gister Address Offs
                                                            et
  924 00400000         
  925 00400000         ; Multi-level NAND flash controller definitions
  926 00400000 200A8000 
                       MLC_DATA_BASE
                               EQU              0x200A8000  ; MLC Data Buffer  
                                                                   Base Address
                                                            
  927 00400000 200B8000 
                       MLC_BASE
                               EQU              0x200B8000  ; MLC NAND Controll
                                                            er     Base Address
                                                            
  928 00400000         ; MLC NAND Flash Registers
  929 00400000 00000000 
                       MLC_CMD_OFS
                               EQU              0x00        ; Command        Re
                                                            gister Address Offs



ARM Macro Assembler    Page 32 


                                                            et
  930 00400000 00000004 
                       MLC_ADDR_OFS
                               EQU              0x04        ; Address        Re
                                                            gister Address Offs
                                                            et
  931 00400000 00000008 
                       MLC_ECC_ENC_REG_OFS
                               EQU              0x08        ; ECC Encode     Re
                                                            gister Address Offs
                                                            et
  932 00400000 0000000C 
                       MLC_ECC_DEC_REG_OFS
                               EQU              0x0C        ; ECC Decode     Re
                                                            gister Address Offs
                                                            et
  933 00400000 00000010 
                       MLC_ECC_AUTO_ENC_REG_OFS
                               EQU              0x10        ; ECC Auto Encode  
                                                               Reg Address Offs
                                                            et
  934 00400000 00000014 
                       MLC_ECC_AUTO_DEC_REG_OFS
                               EQU              0x14        ; ECC Auto Decode  
                                                               Reg Address Offs
                                                            et
  935 00400000 00000018 
                       MLC_RPR_OFS
                               EQU              0x18        ; Read Parity    Re
                                                            gister Address Offs
                                                            et
  936 00400000 0000001C 
                       MLC_WPR_OFS
                               EQU              0x1C        ; Write Parity   Re
                                                            gister Address Offs
                                                            et
  937 00400000 00000020 
                       MLC_RUBP_OFS
                               EQU              0x20        ; Reset User Buf Pt
                                                            r  Reg Address Offs
                                                            et
  938 00400000 00000024 
                       MLC_ROBP_OFS
                               EQU              0x24        ; Reset Overhead Bu
                                                            f Ptr  Address Offs
                                                            et
  939 00400000 00000028 
                       MLC_SW_WP_ADD_LOW_OFS
                               EQU              0x28        ; Sw Wr Protect Low
                                                               Reg Address Offs
                                                            et
  940 00400000 0000002C 
                       MLC_SW_WP_ADD_HIG_OFS
                               EQU              0x2C        ; Sw Wr Protect Hig
                                                            h  Reg Address Offs
                                                            et
  941 00400000 00000030 
                       MLC_ICR_OFS
                               EQU              0x30        ; Configuration  Re



ARM Macro Assembler    Page 33 


                                                            gister Address Offs
                                                            et
  942 00400000 00000034 
                       MLC_TIME_REG_OFS
                               EQU              0x34        ; Timing         Re
                                                            gister Address Offs
                                                            et
  943 00400000 00000038 
                       MLC_IRQ_MR_OFS
                               EQU              0x38        ; Interrupt Mask Re
                                                            gister Address Offs
                                                            et
  944 00400000 0000003C 
                       MLC_IRQ_SR_OFS
                               EQU              0x3C        ; Interrupt Status 
                                                               Reg Address Offs
                                                            et
  945 00400000 00000044 
                       MLC_LOCK_PR_OFS
                               EQU              0x44        ; Lock Protection  
                                                               Reg Address Offs
                                                            et
  946 00400000 00000048 
                       MLC_ISR_OFS
                               EQU              0x48        ; Status         Re
                                                            gister Address Offs
                                                            et
  947 00400000 0000004C 
                       MLC_CEH_OFS
                               EQU              0x4C        ; Chip-Enable Host 
                                                            Ctrl R Address Offs
                                                            et
  948 00400000         
  949 00400000         
  950 00400000         ; NAND Flash Commands
  951 00400000 00000000 
                       NAND_CMD_READ0
                               EQU              0x00        ; Read mode (1) com
                                                            mand
  952 00400000 00000001 
                       NAND_CMD_READ1
                               EQU              0x01        ; Read mode (2) com
                                                            mand
  953 00400000 00000010 
                       NAND_CMD_PAGEPROG
                               EQU              0x10        ; Auto program comm
                                                            and
  954 00400000 00000030 
                       NAND_CMD_READSTART
                               EQU              0x30        ; Read start comman
                                                            d
  955 00400000 00000050 
                       NAND_CMD_READ2
                               EQU              0x50        ; Read mode (3) com
                                                            mand
  956 00400000 00000060 
                       NAND_CMD_ERASE1ST
                               EQU              0x60        ; Auto block erase 
                                                            1-st command



ARM Macro Assembler    Page 34 


  957 00400000 00000070 
                       NAND_CMD_STATUS
                               EQU              0x70        ; Status read (1) c
                                                            ommand
  958 00400000 00000071 
                       NAND_CMD_STATUS_MULTI
                               EQU              0x71        ; Status read (2) c
                                                            ommand
  959 00400000 00000080 
                       NAND_CMD_SDIN
                               EQU              0x80        ; Serial data input
                                                             command
  960 00400000 00000090 
                       NAND_CMD_READID
                               EQU              0x90        ; ID read (1) comma
                                                            nd
  961 00400000 000000D0 
                       NAND_CMD_ERASE2ND
                               EQU              0xD0        ; Auto block erase 
                                                            2-nd command
  962 00400000 000000FF 
                       NAND_CMD_RESET
                               EQU              0xFF        ; Reset command
  963 00400000         
  964 00400000         ; NAND Constants
  965 00400000 0000A25E 
                       MLC_LOCK_Val
                               EQU              0xA25E      ; Unlocking        
                                                                   Constant
  966 00400000         
  967 00400000         ;// <e> NAND Flash Controller Configuration (NANDC)
  968 00400000 00000000 
                       NANDC_SETUP
                               EQU              0
  969 00400000         
  970 00400000         ;//   <h> NAND Clock Control Register (FLASHCLK_CTRL)
  971 00400000         ;//     <o0.5>   NAND Flash Controller Interrupt
  972 00400000         ;//                   <0=> SLC NAND Flash controller int
                       errupt enabled
  973 00400000         ;//                   <1=> MLC NAND Flash controller int
                       errupt enabled
  974 00400000         ;//                   <i>  Default: SLC NAND Flash contr
                       oller interrupt enabled
  975 00400000         ;//     <o0.4>   NAND_DMA_REQ on NAND_RnB (only for MLC)
                       
  976 00400000         ;//                   <0=> Disabled
  977 00400000         ;//                   <1=> Enabled
  978 00400000         ;//                   <i>  Default: Disabled
  979 00400000         ;//     <o0.3>   NAND_DMA_REQ on NAND_INT (only for MLC)
                       
  980 00400000         ;//                   <0=> Disabled
  981 00400000         ;//                   <1=> Enabled
  982 00400000         ;//                   <i>  Default: Disabled
  983 00400000         ;//     <o0.2>   SLC/MLC Select
  984 00400000         ;//                   <0=> Multi-level (MLC) NAND Flash 
                       controller
  985 00400000         ;//                   <1=> Single-level (LLC) NAND Flash
                        controller
  986 00400000         ;//                   <i>  Default: Multi-level (MLC) NA



ARM Macro Assembler    Page 35 


                       ND Flash controller
  987 00400000         ;//     <o0.1>   MLC NAND Flash Clock Enable
  988 00400000         ;//                   <0=> Disabled
  989 00400000         ;//                   <1=> Enabled
  990 00400000         ;//                   <i>  Default: Enabled
  991 00400000         ;//     <o0.0>   SLC NAND Flash Clock Enable
  992 00400000         ;//                   <0=> Disabled
  993 00400000         ;//                   <1=> Enabled
  994 00400000         ;//                   <i>  Default: Enabled
  995 00400000         ;//   </h>
  996 00400000 00000002 
                       FLASHCLK_CTRL_Val
                               EQU              0x00000002
  997 00400000         
  998 00400000         ;//   <h> MLC NAND Flash Chip-Enable Host Control Regist
                       er (MLC_CEH)
  999 00400000         ;//     <o0.0>   nCE Assert
 1000 00400000         ;//                   <0=> Force nCE assert
 1001 00400000         ;//                   <1=> Normal nCE operation (nCE con
                       trolled by controller)
 1002 00400000         ;//                   <i>  Default: Force nCE assert
 1003 00400000         ;//   </h>
 1004 00400000 00000000 
                       MLC_CEH_Val
                               EQU              0x00000000
 1005 00400000         
 1006 00400000         ;//   <h> MLC NAND Controller Configuration Register (ML
                       C_ICR)
 1007 00400000         ;//     <o0.3>   Software Write Protection
 1008 00400000         ;//                   <0=> Disabled
 1009 00400000         ;//                   <1=> Enabled
 1010 00400000         ;//                   <i>  Default: Disabled
 1011 00400000         ;//     <o0.2>   Block Size
 1012 00400000         ;//                   <0=> Small block flash device ( 51
                       2 + 16 bytes page)
 1013 00400000         ;//                   <1=> Large block flash device (204
                       8 + 64 bytes page)
 1014 00400000         ;//                   <i>  Default: Small block flash de
                       vice ( 512 + 16 bytes page)
 1015 00400000         ;//     <o0.1>   NAND Flash Address Word Count
 1016 00400000         ;//                   <0=> 3 address cycles
 1017 00400000         ;//                   <1=> 4 address cycles
 1018 00400000         ;//                   <i>  Default: 3 address cycles
 1019 00400000         ;//     <o0.0>   NAND Flash I/O Bus Width
 1020 00400000         ;//                   <0=> 8-bit bus width
 1021 00400000         ;//                   <1=> 16-bit bus width (Not support
                       ed)
 1022 00400000         ;//                   <i>  Default: 8-bit bus width
 1023 00400000         ;//   </h>
 1024 00400000 00000000 
                       MLC_ICR_Val
                               EQU              0x00000000
 1025 00400000         
 1026 00400000         ;// </e> NAND Flash Controller Configuration (NANDC)
 1027 00400000         
 1028 00400000         
 1029 00400000         ;----------------------- Vector Floating-Point Definitio
                       ns ---------------------
 1030 00400000         



ARM Macro Assembler    Page 36 


 1031 00400000         ; Constants
 1032 00400000 40000000 
                       VFP_EN_BIT
                               EQU              (1<<30)     ; VFP Enable Bit
 1033 00400000         
 1034 00400000         
 1035 00400000         ;----------------------- Cache Definitions -------------
                       ------------------------
 1036 00400000         
 1037 00400000         ; Constants
 1038 00400000 00001000 
                       ICACHE_EN_BIT
                               EQU              (1<<12)     ; Instruction Cache
                                                             Enable Bit
 1039 00400000         
 1040 00400000         ;// <e> Instruction Cache Enable
 1041 00400000         ;// </e>
 1042 00400000 00000001 
                       ICACHE_SETUP
                               EQU              1
 1043 00400000         
 1044 00400000         
 1045 00400000         ;----------------------- CODE --------------------------
                       ------------------------
 1046 00400000         
 1047 00400000                 PRESERVE8
 1048 00400000         
 1049 00400000         
 1050 00400000         ; Area Definition and Entry Point
 1051 00400000         ;  Startup Code must be linked first at Address at which
                        it expects to run.
 1052 00400000         
 1053 00400000                 AREA             RESET, CODE, READONLY
 1054 00000000                 ARM
 1055 00000000         
 1056 00000000                 IF               :LNOT::DEF:__EVAL
 1057 00000000                 IF               :DEF:SIZE_INT_INFO
 1063                          ENDIF
 1064 00000000                 ENDIF
 1065 00000000         
 1066 00000000         ; Exception Vectors
 1067 00000000         ;  Mapped to Address 0.
 1068 00000000         ;  Absolute addressing mode must be used.
 1069 00000000         ;  Dummy Handlers are implemented as infinite loops whic
                       h can be modified.
 1070 00000000         
 1071 00000000 E59FF018 
                       Vectors LDR              PC,Reset_Addr
 1072 00000004 E59FF018        LDR              PC,Undef_Addr
 1073 00000008 E59FF018        LDR              PC,SWI_Addr
 1074 0000000C E59FF018        LDR              PC,PAbt_Addr
 1075 00000010 E59FF018        LDR              PC,DAbt_Addr
 1076 00000014         ; Reserved vector is used for image size information
 1077 00000014                 IF               :DEF:__EVAL
 1080 00000014                 IF               :DEF:SIZE_INT_INFO
 1087 00000014 E1A00000        NOP
 1088 00000018                 ENDIF
 1089 00000018                 ENDIF
 1090 00000018 E59FF018        LDR              PC,IRQ_Addr



ARM Macro Assembler    Page 37 


 1091 0000001C E59FF018        LDR              PC,FIQ_Addr
 1092 00000020         
 1093 00000020                 import           IRQ_Handler_RTX ;lpc32xx_irq_ha
                                                            ndler;
 1094 00000020                 import           SWI_Handler
 1095 00000020 00000000 
                       Reset_Addr
                               DCD              Reset_Handler
 1096 00000024 00000000 
                       Undef_Addr
                               DCD              Undef_Handler
 1097 00000028 00000000 
                       SWI_Addr
                               DCD              SWI_Handler
 1098 0000002C 00000000 
                       PAbt_Addr
                               DCD              PAbt_Handler
 1099 00000030 00000000 
                       DAbt_Addr
                               DCD              DAbt_Handler
 1100 00000034 00000000        DCD              0           ; Reserved Address
 1101 00000038 00000000 
                       IRQ_Addr
                               DCD              IRQ_Handler
 1102 0000003C 00000000 
                       FIQ_Addr
                               DCD              FIQ_Handler
 1103 00000040         
 1104 00000040 EAFFFFFE 
                       Undef_Handler
                               B                Undef_Handler
 1105 00000044         ;SWI_Handler     B       SWI_Handler
 1106 00000044 EAFFFFFE 
                       PAbt_Handler
                               B                PAbt_Handler
 1107 00000048 EAFFFFFE 
                       DAbt_Handler
                               B                DAbt_Handler
 1108 0000004C EAFFFFFE 
                       IRQ_Handler
                               B                IRQ_Handler_RTX ;IRQ_Handler;lp
                                                            c32xx_irq_handler;
 1109 00000050 EAFFFFFE 
                       FIQ_Handler
                               B                FIQ_Handler
 1110 00000054         
 1111 00000054         
 1112 00000054         ; Reset Handler
 1113 00000054         
 1114 00000054                 EXPORT           Reset_Handler
 1115 00000054         Reset_Handler
 1116 00000054         
 1117 00000054         
 1118 00000054         ; Clock Setup ------------------------------------------
                       ------------------------
 1119 00000054         
 1120 00000054                 IF               CLOCK_SETUP != 0
 1155                          ENDIF                        ;CLOCK_SETUP != 0
 1156 00000054         



ARM Macro Assembler    Page 38 


 1157 00000054         
 1158 00000054         ; EMC Setup --------------------------------------------
                       ------------------------
 1159 00000054         
 1160 00000054                 IF               (:LNOT::DEF:EMC_NO_INIT):LAND:(
EMC_SETUP != 0)
 1161 00000054         
 1162 00000054 E59F0120        LDR              R0, =SYSTEM_BASE ; Address of S
                                                            YS CON Config
 1163 00000058 E59F1120        LDR              R1, =EMC_BASE ; Address of EMC 
                                                            Controller
 1164 0000005C E3A02102        LDR              R2, =DYN_MEM0_BASE ; External S
                                                            DRAM0 Start Adr
 1165 00000060 E3A0320A        LDR              R3, =DYN_MEM1_BASE ; External S
                                                            DRAM1 Start Adr
 1166 00000064         
 1167 00000064         ;  Setup Dynamic Memory Interface
 1168 00000064 E3A05000        MOV              R5, #0
 1169 00000068 E3A04001        MOV              R4, #0x01   ; Enable SDRAM Cont
                                                            roller
 1170 0000006C E5814000        STR              R4, [R1, #EMCControl_OFS]
 1171 00000070 E3A04000        LDR              R4, =EMCConfig_Val
 1172 00000074 E5814008        STR              R4, [R1, #EMCConfig_OFS]
 1173 00000078         
 1174 00000078         ;  Setup Dynamic Memory Interface
 1175 00000078                 IF               (:LNOT::DEF:EMC_DYNAMIC_NO_INIT
):LAND:(EMC_DYNAMIC_SETUP != 0)
 1300                          ENDIF                        ;(:LNOT::DEF:EMC_DY
                                                            NAMIC_NO_INIT):LAND
                                                            :(EMC_DYNAMIC_SETUP
                                                             != 0)
 1301 00000078         
 1302 00000078         ;  Setup Static Memory Interface
 1303 00000078                 IF               (:LNOT::DEF:EMC_STATIC_NO_INIT)
:LAND:(EMC_STATIC_SETUP != 0)
 1304 00000078         
 1305 00000078                 IF               (EMC_STACS0_SETUP != 0)
 1320                          ENDIF
 1321 00000078         
 1322 00000078                 IF               (EMC_STACS1_SETUP != 0)
 1337                          ENDIF
 1338 00000078         
 1339 00000078                 IF               (EMC_STACS2_SETUP != 0)
 1340 00000078 E3A04D06        LDR              R4, =EMCStaConfig2_Val
 1341 0000007C E5814240        STR              R4, [R1, #EMCStaConfig2_OFS]
 1342 00000080 E3A04000        LDR              R4, =EMCStaWaitWen2_Val
 1343 00000084 E5814244        STR              R4, [R1, #EMCStaWaitWen2_OFS]
 1344 00000088 E3A04000        LDR              R4, =EMCStaWaitOen2_Val
 1345 0000008C E5814248        STR              R4, [R1, #EMCStaWaitOen2_OFS]
 1346 00000090 E3A0401F        LDR              R4, =EMCStaWaitRd2_Val
 1347 00000094 E581424C        STR              R4, [R1, #EMCStaWaitRd2_OFS]
 1348 00000098 E3A0401F        LDR              R4, =EMCStaWaitPage2_Val
 1349 0000009C E5814250        STR              R4, [R1, #EMCStaWaitPage2_OFS]
 1350 000000A0 E3A0401F        LDR              R4, =EMCStaWaitWr2_Val
 1351 000000A4 E5814254        STR              R4, [R1, #EMCStaWaitWr2_OFS]
 1352 000000A8 E3A0400F        LDR              R4, =EMCStaWaitTurn2_Val
 1353 000000AC E5814258        STR              R4, [R1, #EMCStaWaitTurn2_OFS]
 1354 000000B0                 ENDIF
 1355 000000B0         



ARM Macro Assembler    Page 39 


 1356 000000B0                 IF               (EMC_STACS3_SETUP != 0)
 1357 000000B0 E59F40CC        LDR              R4, =EMCStaConfig3_Val
 1358 000000B4 E5814260        STR              R4, [R1, #EMCStaConfig3_OFS]
 1359 000000B8 E3A04000        LDR              R4, =EMCStaWaitWen3_Val
 1360 000000BC E5814264        STR              R4, [R1, #EMCStaWaitWen3_OFS]
 1361 000000C0 E3A04000        LDR              R4, =EMCStaWaitOen3_Val
 1362 000000C4 E5814268        STR              R4, [R1, #EMCStaWaitOen3_OFS]
 1363 000000C8 E3A0401F        LDR              R4, =EMCStaWaitRd3_Val
 1364 000000CC E581426C        STR              R4, [R1, #EMCStaWaitRd3_OFS]
 1365 000000D0 E3A0401F        LDR              R4, =EMCStaWaitPage3_Val
 1366 000000D4 E5814270        STR              R4, [R1, #EMCStaWaitPage3_OFS]
 1367 000000D8 E3A0401F        LDR              R4, =EMCStaWaitWr3_Val
 1368 000000DC E5814274        STR              R4, [R1, #EMCStaWaitWr3_OFS]
 1369 000000E0 E3A04000        LDR              R4, =EMCStaWaitTurn3_Val
 1370 000000E4 E5814278        STR              R4, [R1, #EMCStaWaitTurn3_OFS]
 1371 000000E8                 ENDIF
 1372 000000E8         
 1373 000000E8 E3A04010        LDR              R4, =EMCStaExtWait_Val
 1374 000000EC E5814080        STR              R4, [R1, #EMCStaExtWait_OFS]
 1375 000000F0         
 1376 000000F0                 ENDIF                        ;(:LNOT::DEF:EMC_ST
                                                            ATIC_NO_INIT):LAND:
                                                            (EMC_STATIC_SETUP !
                                                            = 0)
 1377 000000F0         
 1378 000000F0                 ENDIF                        ;(:LNOT::DEF:EMC_NO
                                                            _INIT):LAND:(EMC_SE
                                                            TUP != 0)
 1379 000000F0         
 1380 000000F0         
 1381 000000F0         ; NAND Flash Setup -------------------------------------
                       ------------------------
 1382 000000F0         
 1383 000000F0                 IF               (:LNOT::DEF:NAND_NO_INIT):LAND:
(NANDC_SETUP != 0)
 1417                          ENDIF                        ;(:LNOT::DEF:NAND_N
                                                            O_INIT):LAND:(NANDC
                                                            _SETUP != 0)
 1418 000000F0         
 1419 000000F0         
 1420 000000F0         ; Copy Exception Vectors to Internal RAM ---------------
                       ------------------------
 1421 000000F0         
 1422 000000F0                 IF               :DEF:RAM_INTVEC
 1423 000000F0 E24F80F8        ADR              R8,  Vectors ; Source
 1424 000000F4 E3A09302        LDR              R9, =IRAM_BASE ; Destination
 1425 000000F8 E8B800FF        LDMIA            R8!, {R0-R7} ; Load Vectors
 1426 000000FC E8A900FF        STMIA            R9!, {R0-R7} ; Store Vectors
 1427 00000100 E8B800FF        LDMIA            R8!, {R0-R7} ; Load Handler Add
                                                            resses
 1428 00000104 E8A900FF        STMIA            R9!, {R0-R7} ; Store Handler Ad
                                                            dresses
 1429 00000108         ;LDR     R0, =Stack_Top
 1430 00000108         ;MSR     CPSR_c, #Mode_SVC:OR:I_Bit:OR:F_Bit
 1431 00000108         ;MOV  SP, R0
 1432 00000108         ;import  sys_initial_intr_vec
 1433 00000108         ;BL      sys_initial_intr_vec
 1434 00000108                 ENDIF
 1435 00000108         



ARM Macro Assembler    Page 40 


 1436 00000108         
 1437 00000108         ; Remap on-chip RAM to address 0 -----------------------
                       ------------------------
 1438 00000108         
 1439 00000108                 IF               :DEF:REMAP
 1440 00000108 E59F006C        LDR              R0, =SYSTEM_BASE
 1441 0000010C E3A01001        MOV              R1, #REMAP_BIT ; Remap for Inst
                                                            ruction and Data Ma
                                                            ster
 1442 00000110 E5801014        STR              R1, [R0, #BOOT_MAP_OFS] 
                                                            ; Execute Remap
 1443 00000114                 ENDIF
 1444 00000114         
 1445 00000114         
 1446 00000114         ; Vector Floating-Point (VFP) Setup --------------------
                       ------------------------
 1447 00000114         
 1448 00000114                 IF               {FPU} != "SoftVFP"
 1449 00000114 E3A01101        MOV              R1, #VFP_EN_BIT ; Enable VFP
 1450 00000118 EEE81A10        FMXR             FPEXC, R1
 1451 0000011C                 ENDIF
 1452 0000011C         
 1453 0000011C         
 1454 0000011C         ; Cache Setup ------------------------------------------
                       ------------------------
 1455 0000011C         
 1456 0000011C                 IF               ICACHE_SETUP != 0
 1457 0000011C EE110F10        MRC              p15, 0, R0, c1, c0, 0 ; Enable 
                                                            Instruction Cache
 1458 00000120 E3800A01        ORR              R0, R0, #ICACHE_EN_BIT
 1459 00000124 EE010F10        MCR              p15, 0, R0, c1, c0, 0
 1460 00000128                 ENDIF
 1461 00000128         
 1462 00000128         
 1463 00000128         ; Setup Stack for each mode ----------------------------
                       ------------------------
 1464 00000128         
 1465 00000128 E59F0058        LDR              R0, =Stack_Top
 1466 0000012C         
 1467 0000012C         ;  Enter Undefined Instruction Mode and set its Stack Po
                       inter
 1468 0000012C E321F0DB        MSR              CPSR_c, #Mode_UND:OR:I_Bit:OR:F
_Bit
 1469 00000130 E1A0D000        MOV              SP, R0
 1470 00000134 E2400000        SUB              R0, R0, #UND_Stack_Size
 1471 00000138         
 1472 00000138         ;  Enter Abort Mode and set its Stack Pointer
 1473 00000138 E321F0D7        MSR              CPSR_c, #Mode_ABT:OR:I_Bit:OR:F
_Bit
 1474 0000013C E1A0D000        MOV              SP, R0
 1475 00000140 E2400000        SUB              R0, R0, #ABT_Stack_Size
 1476 00000144         
 1477 00000144         ;  Enter FIQ Mode and set its Stack Pointer
 1478 00000144 E321F0D1        MSR              CPSR_c, #Mode_FIQ:OR:I_Bit:OR:F
_Bit
 1479 00000148 E1A0D000        MOV              SP, R0
 1480 0000014C E2400000        SUB              R0, R0, #FIQ_Stack_Size
 1481 00000150         
 1482 00000150         ;  Enter IRQ Mode and set its Stack Pointer



ARM Macro Assembler    Page 41 


 1483 00000150 E321F0D2        MSR              CPSR_c, #Mode_IRQ:OR:I_Bit:OR:F
_Bit
 1484 00000154 E1A0D000        MOV              SP, R0
 1485 00000158 E2400A01        SUB              R0, R0, #IRQ_Stack_Size
 1486 0000015C         
 1487 0000015C         ;  Enter Supervisor Mode and set its Stack Pointer
 1488 0000015C E321F0D3        MSR              CPSR_c, #Mode_SVC:OR:I_Bit:OR:F
_Bit
 1489 00000160 E1A0D000        MOV              SP, R0
 1490 00000164 E2400C01        SUB              R0, R0, #SVC_Stack_Size
 1491 00000168         ;  Enter User Mode and set its Stack Pointer
 1492 00000168 E321F010        MSR              CPSR_c, #Mode_USR
 1493 0000016C                 IF               :DEF:__MICROLIB
 1498 0000016C         
 1499 0000016C E1A0D000        MOV              SP, R0
 1500 00000170 E24DAB02        SUB              SL, SP, #USR_Stack_Size
 1501 00000174         
 1502 00000174                 ENDIF
 1503 00000174         
 1504 00000174         
 1505 00000174         ; Enter the C code
 1506 00000174         
 1507 00000174                 IMPORT           __main
 1508 00000174 E59F0010        LDR              R0, =__main
 1509 00000178 E12FFF10        BX               R0
 1510 0000017C         
 1511 0000017C                 IF               :DEF:__MICROLIB
 1517 0000017C         ; User Initial Stack & Heap
 1518 0000017C 40004000 
              31080000 
              00000181 
              00000000 
              00000000         AREA             |.text|, CODE, READONLY
 1519 00000000         
 1520 00000000                 IMPORT           __use_two_region_memory
 1521 00000000                 EXPORT           __user_initial_stackheap
 1522 00000000         __user_initial_stackheap
 1523 00000000         
 1524 00000000 E59F000C        LDR              R0, =  Heap_Mem
 1525 00000004 E59F100C        LDR              R1, =(Stack_Mem + USR_Stack_Siz
e)
 1526 00000008 E59F200C        LDR              R2, = (Heap_Mem +      Heap_Siz
e)
 1527 0000000C E59F300C        LDR              R3, = Stack_Mem
 1528 00000010 E12FFF1E        BX               LR
 1529 00000014                 ENDIF
 1530 00000014         
 1531 00000014         
 1532 00000014                 END
              00000000 
              00000800 
              00400000 
              00000000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=ARM926EJ-S --fpu=VFPv2 
--apcs=interwork --depend=.\uv4build\obj\lpc32x0_arm.d -o.\uv4build\obj\lpc32x0
_arm.o -IC:\Keil_v5\ARM\RV31\INC -IC:\Keil_v5\ARM\CMSIS\Include -IC:\Keil_v5\AR
M\INC\Philips --predefine="__RTX SETA 1" --predefine="__UVISION_VERSION SETA 52
4" --predefine="RAM_INTVEC SETA 1" --predefine="REMAP SETA 1" --list=.\uv4build
\lst\lpc32x0_arm.lst ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

STACK 00000000

Symbol: STACK
   Definitions
      At line 104 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: STACK unused
Stack_Mem 00000000

Symbol: Stack_Mem
   Definitions
      At line 106 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1525 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1527 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s

Stack_Top 00001900

Symbol: Stack_Top
   Definitions
      At line 108 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1465 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: Stack_Top used once
__initial_sp 00000800

Symbol: __initial_sp
   Definitions
      At line 107 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: __initial_sp unused
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

HEAP 00000000

Symbol: HEAP
   Definitions
      At line 117 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: HEAP unused
Heap_Mem 00000000

Symbol: Heap_Mem
   Definitions
      At line 119 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1524 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1526 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s

__heap_base 00000000

Symbol: __heap_base
   Definitions
      At line 118 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: __heap_base unused
__heap_limit 00400000

Symbol: __heap_limit
   Definitions
      At line 120 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: __heap_limit unused
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

DAbt_Addr 00000030

Symbol: DAbt_Addr
   Definitions
      At line 1099 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1075 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: DAbt_Addr used once
DAbt_Handler 00000048

Symbol: DAbt_Handler
   Definitions
      At line 1107 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1099 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1107 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s

FIQ_Addr 0000003C

Symbol: FIQ_Addr
   Definitions
      At line 1102 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1091 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: FIQ_Addr used once
FIQ_Handler 00000050

Symbol: FIQ_Handler
   Definitions
      At line 1109 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1102 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1109 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s

IRQ_Addr 00000038

Symbol: IRQ_Addr
   Definitions
      At line 1101 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1090 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: IRQ_Addr used once
IRQ_Handler 0000004C

Symbol: IRQ_Handler
   Definitions
      At line 1108 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1101 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: IRQ_Handler used once
PAbt_Addr 0000002C

Symbol: PAbt_Addr
   Definitions
      At line 1098 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1074 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: PAbt_Addr used once
PAbt_Handler 00000044



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols


Symbol: PAbt_Handler
   Definitions
      At line 1106 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1098 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1106 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s

RESET 00000000

Symbol: RESET
   Definitions
      At line 1053 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: RESET unused
Reset_Addr 00000020

Symbol: Reset_Addr
   Definitions
      At line 1095 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1071 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: Reset_Addr used once
Reset_Handler 00000054

Symbol: Reset_Handler
   Definitions
      At line 1115 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1095 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1114 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s

SWI_Addr 00000028

Symbol: SWI_Addr
   Definitions
      At line 1097 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1073 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: SWI_Addr used once
Undef_Addr 00000024

Symbol: Undef_Addr
   Definitions
      At line 1096 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1072 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: Undef_Addr used once
Undef_Handler 00000040

Symbol: Undef_Handler
   Definitions
      At line 1104 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1096 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1104 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s

Vectors 00000000



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols


Symbol: Vectors
   Definitions
      At line 1071 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1423 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: Vectors used once
15 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 1518 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: .text unused
__user_initial_stackheap 00000000

Symbol: __user_initial_stackheap
   Definitions
      At line 1522 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1521 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: __user_initial_stackheap used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ABT_Stack_Size 00000000

Symbol: ABT_Stack_Size
   Definitions
      At line 96 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 102 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1475 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s

BOOT_MAP_OFS 00000014

Symbol: BOOT_MAP_OFS
   Definitions
      At line 74 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1442 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: BOOT_MAP_OFS used once
CLOCK_SETUP 00000000

Symbol: CLOCK_SETUP
   Definitions
      At line 140 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1120 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: CLOCK_SETUP used once
DDR_CAL_DELAY_OFS 00000074

Symbol: DDR_CAL_DELAY_OFS
   Definitions
      At line 78 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: DDR_CAL_DELAY_OFS unused
DDR_LAP_COUNT_OFS 00000070

Symbol: DDR_LAP_COUNT_OFS
   Definitions
      At line 77 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: DDR_LAP_COUNT_OFS unused
DDR_LAP_NOM_OFS 0000006C

Symbol: DDR_LAP_NOM_OFS
   Definitions
      At line 76 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: DDR_LAP_NOM_OFS unused
DYN_MEM0_BASE 80000000

Symbol: DYN_MEM0_BASE
   Definitions
      At line 64 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1164 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: DYN_MEM0_BASE used once
DYN_MEM1_BASE A0000000




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: DYN_MEM1_BASE
   Definitions
      At line 65 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1165 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: DYN_MEM1_BASE used once
EMCAHBControl0_OFS 00000400

Symbol: EMCAHBControl0_OFS
   Definitions
      At line 270 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBControl0_OFS unused
EMCAHBControl0_Val 00000001

Symbol: EMCAHBControl0_Val
   Definitions
      At line 517 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBControl0_Val unused
EMCAHBControl2_OFS 00000440

Symbol: EMCAHBControl2_OFS
   Definitions
      At line 273 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBControl2_OFS unused
EMCAHBControl2_Val 00000001

Symbol: EMCAHBControl2_Val
   Definitions
      At line 530 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBControl2_Val unused
EMCAHBControl3_OFS 00000460

Symbol: EMCAHBControl3_OFS
   Definitions
      At line 276 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBControl3_OFS unused
EMCAHBControl3_Val 00000001

Symbol: EMCAHBControl3_Val
   Definitions
      At line 543 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBControl3_Val unused
EMCAHBControl4_OFS 00000480

Symbol: EMCAHBControl4_OFS
   Definitions
      At line 279 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: EMCAHBControl4_OFS unused
EMCAHBControl4_Val 00000001

Symbol: EMCAHBControl4_Val
   Definitions
      At line 556 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBControl4_Val unused
EMCAHBStatus0_OFS 00000404

Symbol: EMCAHBStatus0_OFS
   Definitions
      At line 271 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBStatus0_OFS unused
EMCAHBStatus2_OFS 00000444

Symbol: EMCAHBStatus2_OFS
   Definitions
      At line 274 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBStatus2_OFS unused
EMCAHBStatus3_OFS 00000464

Symbol: EMCAHBStatus3_OFS
   Definitions
      At line 277 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBStatus3_OFS unused
EMCAHBStatus4_OFS 00000484

Symbol: EMCAHBStatus4_OFS
   Definitions
      At line 280 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBStatus4_OFS unused
EMCAHBTimeOut0_OFS 00000408

Symbol: EMCAHBTimeOut0_OFS
   Definitions
      At line 272 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBTimeOut0_OFS unused
EMCAHBTimeOut0_Val 00000064

Symbol: EMCAHBTimeOut0_Val
   Definitions
      At line 518 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBTimeOut0_Val unused



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

EMCAHBTimeOut2_OFS 00000448

Symbol: EMCAHBTimeOut2_OFS
   Definitions
      At line 275 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBTimeOut2_OFS unused
EMCAHBTimeOut2_Val 00000190

Symbol: EMCAHBTimeOut2_Val
   Definitions
      At line 531 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBTimeOut2_Val unused
EMCAHBTimeOut3_OFS 00000468

Symbol: EMCAHBTimeOut3_OFS
   Definitions
      At line 278 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBTimeOut3_OFS unused
EMCAHBTimeOut3_Val 00000190

Symbol: EMCAHBTimeOut3_Val
   Definitions
      At line 544 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBTimeOut3_Val unused
EMCAHBTimeOut4_OFS 00000488

Symbol: EMCAHBTimeOut4_OFS
   Definitions
      At line 281 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBTimeOut4_OFS unused
EMCAHBTimeOut4_Val 00000190

Symbol: EMCAHBTimeOut4_Val
   Definitions
      At line 557 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCAHBTimeOut4_Val unused
EMCConfig_OFS 00000008

Symbol: EMCConfig_OFS
   Definitions
      At line 223 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1172 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCConfig_OFS used once
EMCConfig_Val 00000000

Symbol: EMCConfig_Val



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 312 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1171 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCConfig_Val used once
EMCControl_OFS 00000000

Symbol: EMCControl_OFS
   Definitions
      At line 221 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1170 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCControl_OFS used once
EMCControl_Val 00000000

Symbol: EMCControl_Val
   Definitions
      At line 304 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCControl_Val unused
EMCDynCDLR_OFS 0000005C

Symbol: EMCDynCDLR_OFS
   Definitions
      At line 236 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynCDLR_OFS unused
EMCDynCDLR_Val 00000001

Symbol: EMCDynCDLR_Val
   Definitions
      At line 452 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynCDLR_Val unused
EMCDynConfig0_OFS 00000100

Symbol: EMCDynConfig0_OFS
   Definitions
      At line 238 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynConfig0_OFS unused
EMCDynConfig0_Val 00005682

Symbol: EMCDynConfig0_Val
   Definitions
      At line 483 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynConfig0_Val unused
EMCDynConfig1_OFS 00000120

Symbol: EMCDynConfig1_OFS
   Definitions
      At line 240 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

      None
Comment: EMCDynConfig1_OFS unused
EMCDynConfig1_Val 00000000

Symbol: EMCDynConfig1_Val
   Definitions
      At line 593 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynConfig1_Val unused
EMCDynControl_OFS 00000020

Symbol: EMCDynControl_OFS
   Definitions
      At line 224 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynControl_OFS unused
EMCDynMRD_OFS 00000058

Symbol: EMCDynMRD_OFS
   Definitions
      At line 235 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynMRD_OFS unused
EMCDynMRD_Val 00000002

Symbol: EMCDynMRD_Val
   Definitions
      At line 451 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynMRD_Val unused
EMCDynRAS_OFS 00000034

Symbol: EMCDynRAS_OFS
   Definitions
      At line 228 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynRAS_OFS unused
EMCDynRAS_Val 00000004

Symbol: EMCDynRAS_Val
   Definitions
      At line 444 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynRAS_Val unused
EMCDynRC_OFS 00000048

Symbol: EMCDynRC_OFS
   Definitions
      At line 231 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynRC_OFS unused
EMCDynRC_Val 00000007



ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols


Symbol: EMCDynRC_Val
   Definitions
      At line 447 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynRC_Val unused
EMCDynRFC_OFS 0000004C

Symbol: EMCDynRFC_OFS
   Definitions
      At line 232 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynRFC_OFS unused
EMCDynRFC_Val 00000008

Symbol: EMCDynRFC_Val
   Definitions
      At line 448 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynRFC_Val unused
EMCDynRP_OFS 00000030

Symbol: EMCDynRP_OFS
   Definitions
      At line 227 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynRP_OFS unused
EMCDynRP_Val 00000001

Symbol: EMCDynRP_Val
   Definitions
      At line 443 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynRP_Val unused
EMCDynRRD_OFS 00000054

Symbol: EMCDynRRD_OFS
   Definitions
      At line 234 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynRRD_OFS unused
EMCDynRRD_Val 00000002

Symbol: EMCDynRRD_Val
   Definitions
      At line 450 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynRRD_Val unused
EMCDynRasCas0_OFS 00000104

Symbol: EMCDynRasCas0_OFS
   Definitions



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

      At line 239 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynRasCas0_OFS unused
EMCDynRasCas0_Val 00000303

Symbol: EMCDynRasCas0_Val
   Definitions
      At line 505 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynRasCas0_Val unused
EMCDynRasCas1_OFS 00000124

Symbol: EMCDynRasCas1_OFS
   Definitions
      At line 241 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynRasCas1_OFS unused
EMCDynRasCas1_Val 00000303

Symbol: EMCDynRasCas1_Val
   Definitions
      At line 615 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynRasCas1_Val unused
EMCDynReadCfg_OFS 00000028

Symbol: EMCDynReadCfg_OFS
   Definitions
      At line 226 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynReadCfg_OFS unused
EMCDynReadCfg_Val 00000011

Symbol: EMCDynReadCfg_Val
   Definitions
      At line 397 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynReadCfg_Val unused
EMCDynRefresh_OFS 00000024

Symbol: EMCDynRefresh_OFS
   Definitions
      At line 225 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynRefresh_OFS unused
EMCDynRefresh_Val 00000032

Symbol: EMCDynRefresh_Val
   Definitions
      At line 376 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None



ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols

Comment: EMCDynRefresh_Val unused
EMCDynSREX_OFS 00000038

Symbol: EMCDynSREX_OFS
   Definitions
      At line 229 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynSREX_OFS unused
EMCDynSREX_Val 00000008

Symbol: EMCDynSREX_Val
   Definitions
      At line 445 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynSREX_Val unused
EMCDynWR_OFS 00000044

Symbol: EMCDynWR_OFS
   Definitions
      At line 230 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynWR_OFS unused
EMCDynWR_Val 00000001

Symbol: EMCDynWR_Val
   Definitions
      At line 446 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynWR_Val unused
EMCDynXSR_OFS 00000050

Symbol: EMCDynXSR_OFS
   Definitions
      At line 233 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynXSR_OFS unused
EMCDynXSR_Val 00000008

Symbol: EMCDynXSR_Val
   Definitions
      At line 449 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCDynXSR_Val unused
EMCStaConfig0_OFS 00000200

Symbol: EMCStaConfig0_OFS
   Definitions
      At line 242 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaConfig0_OFS unused
EMCStaConfig0_Val 00000081




ARM Macro Assembler    Page 10 Alphabetic symbol ordering
Absolute symbols

Symbol: EMCStaConfig0_Val
   Definitions
      At line 645 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaConfig0_Val unused
EMCStaConfig1_OFS 00000220

Symbol: EMCStaConfig1_OFS
   Definitions
      At line 249 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaConfig1_OFS unused
EMCStaConfig1_Val 00000002

Symbol: EMCStaConfig1_Val
   Definitions
      At line 711 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaConfig1_Val unused
EMCStaConfig2_OFS 00000240

Symbol: EMCStaConfig2_OFS
   Definitions
      At line 256 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1341 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaConfig2_OFS used once
EMCStaConfig2_Val 00000180

Symbol: EMCStaConfig2_Val
   Definitions
      At line 777 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1340 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaConfig2_Val used once
EMCStaConfig3_OFS 00000260

Symbol: EMCStaConfig3_OFS
   Definitions
      At line 263 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1358 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaConfig3_OFS used once
EMCStaConfig3_Val 00000181

Symbol: EMCStaConfig3_Val
   Definitions
      At line 843 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1357 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaConfig3_Val used once
EMCStaExtWait_OFS 00000080

Symbol: EMCStaExtWait_OFS
   Definitions
      At line 237 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s



ARM Macro Assembler    Page 11 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 1374 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaExtWait_OFS used once
EMCStaExtWait_Val 00000010

Symbol: EMCStaExtWait_Val
   Definitions
      At line 894 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1373 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaExtWait_Val used once
EMCStaWaitOen0_OFS 00000208

Symbol: EMCStaWaitOen0_OFS
   Definitions
      At line 244 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitOen0_OFS unused
EMCStaWaitOen0_Val 00000000

Symbol: EMCStaWaitOen0_Val
   Definitions
      At line 659 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitOen0_Val unused
EMCStaWaitOen1_OFS 00000228

Symbol: EMCStaWaitOen1_OFS
   Definitions
      At line 251 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitOen1_OFS unused
EMCStaWaitOen1_Val 00000000

Symbol: EMCStaWaitOen1_Val
   Definitions
      At line 725 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitOen1_Val unused
EMCStaWaitOen2_OFS 00000248

Symbol: EMCStaWaitOen2_OFS
   Definitions
      At line 258 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1345 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitOen2_OFS used once
EMCStaWaitOen2_Val 00000000

Symbol: EMCStaWaitOen2_Val
   Definitions
      At line 791 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1344 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitOen2_Val used once



ARM Macro Assembler    Page 12 Alphabetic symbol ordering
Absolute symbols

EMCStaWaitOen3_OFS 00000268

Symbol: EMCStaWaitOen3_OFS
   Definitions
      At line 265 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1362 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitOen3_OFS used once
EMCStaWaitOen3_Val 00000000

Symbol: EMCStaWaitOen3_Val
   Definitions
      At line 857 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1361 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitOen3_Val used once
EMCStaWaitPage0_OFS 00000210

Symbol: EMCStaWaitPage0_OFS
   Definitions
      At line 246 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitPage0_OFS unused
EMCStaWaitPage0_Val 00000000

Symbol: EMCStaWaitPage0_Val
   Definitions
      At line 673 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitPage0_Val unused
EMCStaWaitPage1_OFS 00000230

Symbol: EMCStaWaitPage1_OFS
   Definitions
      At line 253 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitPage1_OFS unused
EMCStaWaitPage1_Val 0000001F

Symbol: EMCStaWaitPage1_Val
   Definitions
      At line 739 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitPage1_Val unused
EMCStaWaitPage2_OFS 00000250

Symbol: EMCStaWaitPage2_OFS
   Definitions
      At line 260 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1349 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitPage2_OFS used once
EMCStaWaitPage2_Val 0000001F

Symbol: EMCStaWaitPage2_Val



ARM Macro Assembler    Page 13 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 805 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1348 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitPage2_Val used once
EMCStaWaitPage3_OFS 00000270

Symbol: EMCStaWaitPage3_OFS
   Definitions
      At line 267 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1366 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitPage3_OFS used once
EMCStaWaitPage3_Val 0000001F

Symbol: EMCStaWaitPage3_Val
   Definitions
      At line 871 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1365 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitPage3_Val used once
EMCStaWaitRd0_OFS 0000020C

Symbol: EMCStaWaitRd0_OFS
   Definitions
      At line 245 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitRd0_OFS unused
EMCStaWaitRd0_Val 00000007

Symbol: EMCStaWaitRd0_Val
   Definitions
      At line 666 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitRd0_Val unused
EMCStaWaitRd1_OFS 0000022C

Symbol: EMCStaWaitRd1_OFS
   Definitions
      At line 252 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitRd1_OFS unused
EMCStaWaitRd1_Val 0000001F

Symbol: EMCStaWaitRd1_Val
   Definitions
      At line 732 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitRd1_Val unused
EMCStaWaitRd2_OFS 0000024C

Symbol: EMCStaWaitRd2_OFS
   Definitions
      At line 259 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses



ARM Macro Assembler    Page 14 Alphabetic symbol ordering
Absolute symbols

      At line 1347 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitRd2_OFS used once
EMCStaWaitRd2_Val 0000001F

Symbol: EMCStaWaitRd2_Val
   Definitions
      At line 798 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1346 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitRd2_Val used once
EMCStaWaitRd3_OFS 0000026C

Symbol: EMCStaWaitRd3_OFS
   Definitions
      At line 266 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1364 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitRd3_OFS used once
EMCStaWaitRd3_Val 0000001F

Symbol: EMCStaWaitRd3_Val
   Definitions
      At line 864 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1363 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitRd3_Val used once
EMCStaWaitTurn0_OFS 00000218

Symbol: EMCStaWaitTurn0_OFS
   Definitions
      At line 248 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitTurn0_OFS unused
EMCStaWaitTurn0_Val 00000000

Symbol: EMCStaWaitTurn0_Val
   Definitions
      At line 687 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitTurn0_Val unused
EMCStaWaitTurn1_OFS 00000238

Symbol: EMCStaWaitTurn1_OFS
   Definitions
      At line 255 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitTurn1_OFS unused
EMCStaWaitTurn1_Val 0000000F

Symbol: EMCStaWaitTurn1_Val
   Definitions
      At line 753 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitTurn1_Val unused
EMCStaWaitTurn2_OFS 00000258



ARM Macro Assembler    Page 15 Alphabetic symbol ordering
Absolute symbols


Symbol: EMCStaWaitTurn2_OFS
   Definitions
      At line 262 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1353 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitTurn2_OFS used once
EMCStaWaitTurn2_Val 0000000F

Symbol: EMCStaWaitTurn2_Val
   Definitions
      At line 819 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1352 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitTurn2_Val used once
EMCStaWaitTurn3_OFS 00000278

Symbol: EMCStaWaitTurn3_OFS
   Definitions
      At line 269 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1370 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitTurn3_OFS used once
EMCStaWaitTurn3_Val 00000000

Symbol: EMCStaWaitTurn3_Val
   Definitions
      At line 885 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1369 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitTurn3_Val used once
EMCStaWaitWen0_OFS 00000204

Symbol: EMCStaWaitWen0_OFS
   Definitions
      At line 243 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitWen0_OFS unused
EMCStaWaitWen0_Val 00000000

Symbol: EMCStaWaitWen0_Val
   Definitions
      At line 652 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitWen0_Val unused
EMCStaWaitWen1_OFS 00000224

Symbol: EMCStaWaitWen1_OFS
   Definitions
      At line 250 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitWen1_OFS unused
EMCStaWaitWen1_Val 00000000

Symbol: EMCStaWaitWen1_Val
   Definitions



ARM Macro Assembler    Page 16 Alphabetic symbol ordering
Absolute symbols

      At line 718 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitWen1_Val unused
EMCStaWaitWen2_OFS 00000244

Symbol: EMCStaWaitWen2_OFS
   Definitions
      At line 257 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1343 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitWen2_OFS used once
EMCStaWaitWen2_Val 00000000

Symbol: EMCStaWaitWen2_Val
   Definitions
      At line 784 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1342 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitWen2_Val used once
EMCStaWaitWen3_OFS 00000264

Symbol: EMCStaWaitWen3_OFS
   Definitions
      At line 264 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1360 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitWen3_OFS used once
EMCStaWaitWen3_Val 00000000

Symbol: EMCStaWaitWen3_Val
   Definitions
      At line 850 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1359 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitWen3_Val used once
EMCStaWaitWr0_OFS 00000214

Symbol: EMCStaWaitWr0_OFS
   Definitions
      At line 247 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitWr0_OFS unused
EMCStaWaitWr0_Val 00000000

Symbol: EMCStaWaitWr0_Val
   Definitions
      At line 680 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitWr0_Val unused
EMCStaWaitWr1_OFS 00000234

Symbol: EMCStaWaitWr1_OFS
   Definitions
      At line 254 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None



ARM Macro Assembler    Page 17 Alphabetic symbol ordering
Absolute symbols

Comment: EMCStaWaitWr1_OFS unused
EMCStaWaitWr1_Val 0000001F

Symbol: EMCStaWaitWr1_Val
   Definitions
      At line 746 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStaWaitWr1_Val unused
EMCStaWaitWr2_OFS 00000254

Symbol: EMCStaWaitWr2_OFS
   Definitions
      At line 261 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1351 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitWr2_OFS used once
EMCStaWaitWr2_Val 0000001F

Symbol: EMCStaWaitWr2_Val
   Definitions
      At line 812 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1350 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitWr2_Val used once
EMCStaWaitWr3_OFS 00000274

Symbol: EMCStaWaitWr3_OFS
   Definitions
      At line 268 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1368 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitWr3_OFS used once
EMCStaWaitWr3_Val 0000001F

Symbol: EMCStaWaitWr3_Val
   Definitions
      At line 878 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1367 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMCStaWaitWr3_Val used once
EMCStatus_OFS 00000004

Symbol: EMCStatus_OFS
   Definitions
      At line 222 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMCStatus_OFS unused
EMC_AHB0_SETUP 00000001

Symbol: EMC_AHB0_SETUP
   Definitions
      At line 516 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMC_AHB0_SETUP unused
EMC_AHB2_SETUP 00000001




ARM Macro Assembler    Page 18 Alphabetic symbol ordering
Absolute symbols

Symbol: EMC_AHB2_SETUP
   Definitions
      At line 529 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMC_AHB2_SETUP unused
EMC_AHB3_SETUP 00000001

Symbol: EMC_AHB3_SETUP
   Definitions
      At line 542 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMC_AHB3_SETUP unused
EMC_AHB4_SETUP 00000001

Symbol: EMC_AHB4_SETUP
   Definitions
      At line 555 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMC_AHB4_SETUP unused
EMC_BASE 31080000

Symbol: EMC_BASE
   Definitions
      At line 220 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1163 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMC_BASE used once
EMC_DYNAMIC_SETUP 00000000

Symbol: EMC_DYNAMIC_SETUP
   Definitions
      At line 316 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1175 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMC_DYNAMIC_SETUP used once
EMC_DYNCS0_SETUP 00000000

Symbol: EMC_DYNCS0_SETUP
   Definitions
      At line 455 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMC_DYNCS0_SETUP unused
EMC_DYNCS1_SETUP 00000000

Symbol: EMC_DYNCS1_SETUP
   Definitions
      At line 562 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: EMC_DYNCS1_SETUP unused
EMC_SETUP 00000001

Symbol: EMC_SETUP
   Definitions
      At line 297 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s



ARM Macro Assembler    Page 19 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 1160 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMC_SETUP used once
EMC_STACS0_SETUP 00000000

Symbol: EMC_STACS0_SETUP
   Definitions
      At line 627 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1305 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMC_STACS0_SETUP used once
EMC_STACS1_SETUP 00000000

Symbol: EMC_STACS1_SETUP
   Definitions
      At line 693 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1322 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMC_STACS1_SETUP used once
EMC_STACS2_SETUP 00000001

Symbol: EMC_STACS2_SETUP
   Definitions
      At line 759 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1339 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMC_STACS2_SETUP used once
EMC_STACS3_SETUP 00000001

Symbol: EMC_STACS3_SETUP
   Definitions
      At line 825 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1356 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMC_STACS3_SETUP used once
EMC_STATIC_SETUP 00000001

Symbol: EMC_STATIC_SETUP
   Definitions
      At line 623 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1303 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: EMC_STATIC_SETUP used once
FIQ_Stack_Size 00000000

Symbol: FIQ_Stack_Size
   Definitions
      At line 97 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 102 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1480 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s

FLASHCLK_CTRL_OFS 000000C8

Symbol: FLASHCLK_CTRL_OFS
   Definitions
      At line 905 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None



ARM Macro Assembler    Page 20 Alphabetic symbol ordering
Absolute symbols

Comment: FLASHCLK_CTRL_OFS unused
FLASHCLK_CTRL_Val 00000002

Symbol: FLASHCLK_CTRL_Val
   Definitions
      At line 996 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: FLASHCLK_CTRL_Val unused
F_Bit 00000040

Symbol: F_Bit
   Definitions
      At line 54 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1468 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1473 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1478 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1483 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1488 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s

HCLKDIV_CTRL_OFS 00000040

Symbol: HCLKDIV_CTRL_OFS
   Definitions
      At line 131 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: HCLKDIV_CTRL_OFS unused
HCLKDIV_CTRL_Val 0000003D

Symbol: HCLKDIV_CTRL_Val
   Definitions
      At line 212 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: HCLKDIV_CTRL_Val unused
HCLKPLL_CTRL_OFS 00000058

Symbol: HCLKPLL_CTRL_OFS
   Definitions
      At line 130 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: HCLKPLL_CTRL_OFS unused
HCLKPLL_CTRL_Val 0001401E

Symbol: HCLKPLL_CTRL_Val
   Definitions
      At line 198 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: HCLKPLL_CTRL_Val unused
HCLKPLL_PD_BIT 00010000

Symbol: HCLKPLL_PD_BIT
   Definitions
      At line 137 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses



ARM Macro Assembler    Page 21 Alphabetic symbol ordering
Absolute symbols

      None
Comment: HCLKPLL_PD_BIT unused
Heap_Size 00400000

Symbol: Heap_Size
   Definitions
      At line 115 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 119 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1526 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s

ICACHE_EN_BIT 00001000

Symbol: ICACHE_EN_BIT
   Definitions
      At line 1038 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1458 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: ICACHE_EN_BIT used once
ICACHE_SETUP 00000001

Symbol: ICACHE_SETUP
   Definitions
      At line 1042 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1456 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: ICACHE_SETUP used once
IRAM_BASE 08000000

Symbol: IRAM_BASE
   Definitions
      At line 60 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1424 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: IRAM_BASE used once
IROM_BASE 0C000000

Symbol: IROM_BASE
   Definitions
      At line 61 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: IROM_BASE unused
IRQ_Stack_Size 00001000

Symbol: IRQ_Stack_Size
   Definitions
      At line 98 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 102 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1485 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s

ISR_Stack_Size 00001100

Symbol: ISR_Stack_Size
   Definitions
      At line 102 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 107 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s



ARM Macro Assembler    Page 22 Alphabetic symbol ordering
Absolute symbols

Comment: ISR_Stack_Size used once
I_Bit 00000080

Symbol: I_Bit
   Definitions
      At line 53 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1468 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1473 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1478 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1483 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1488 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s

MLC_ADDR_OFS 00000004

Symbol: MLC_ADDR_OFS
   Definitions
      At line 930 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_ADDR_OFS unused
MLC_BASE 200B8000

Symbol: MLC_BASE
   Definitions
      At line 927 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_BASE unused
MLC_CEH_OFS 0000004C

Symbol: MLC_CEH_OFS
   Definitions
      At line 947 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_CEH_OFS unused
MLC_CEH_Val 00000000

Symbol: MLC_CEH_Val
   Definitions
      At line 1004 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_CEH_Val unused
MLC_CMD_OFS 00000000

Symbol: MLC_CMD_OFS
   Definitions
      At line 929 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_CMD_OFS unused
MLC_DATA_BASE 200A8000

Symbol: MLC_DATA_BASE
   Definitions
      At line 926 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses



ARM Macro Assembler    Page 23 Alphabetic symbol ordering
Absolute symbols

      None
Comment: MLC_DATA_BASE unused
MLC_ECC_AUTO_DEC_REG_OFS 00000014

Symbol: MLC_ECC_AUTO_DEC_REG_OFS
   Definitions
      At line 934 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_ECC_AUTO_DEC_REG_OFS unused
MLC_ECC_AUTO_ENC_REG_OFS 00000010

Symbol: MLC_ECC_AUTO_ENC_REG_OFS
   Definitions
      At line 933 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_ECC_AUTO_ENC_REG_OFS unused
MLC_ECC_DEC_REG_OFS 0000000C

Symbol: MLC_ECC_DEC_REG_OFS
   Definitions
      At line 932 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_ECC_DEC_REG_OFS unused
MLC_ECC_ENC_REG_OFS 00000008

Symbol: MLC_ECC_ENC_REG_OFS
   Definitions
      At line 931 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_ECC_ENC_REG_OFS unused
MLC_ICR_OFS 00000030

Symbol: MLC_ICR_OFS
   Definitions
      At line 941 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_ICR_OFS unused
MLC_ICR_Val 00000000

Symbol: MLC_ICR_Val
   Definitions
      At line 1024 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_ICR_Val unused
MLC_IRQ_MR_OFS 00000038

Symbol: MLC_IRQ_MR_OFS
   Definitions
      At line 943 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_IRQ_MR_OFS unused
MLC_IRQ_SR_OFS 0000003C



ARM Macro Assembler    Page 24 Alphabetic symbol ordering
Absolute symbols


Symbol: MLC_IRQ_SR_OFS
   Definitions
      At line 944 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_IRQ_SR_OFS unused
MLC_ISR_OFS 00000048

Symbol: MLC_ISR_OFS
   Definitions
      At line 946 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_ISR_OFS unused
MLC_LOCK_PR_OFS 00000044

Symbol: MLC_LOCK_PR_OFS
   Definitions
      At line 945 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_LOCK_PR_OFS unused
MLC_LOCK_Val 0000A25E

Symbol: MLC_LOCK_Val
   Definitions
      At line 965 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_LOCK_Val unused
MLC_ROBP_OFS 00000024

Symbol: MLC_ROBP_OFS
   Definitions
      At line 938 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_ROBP_OFS unused
MLC_RPR_OFS 00000018

Symbol: MLC_RPR_OFS
   Definitions
      At line 935 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_RPR_OFS unused
MLC_RUBP_OFS 00000020

Symbol: MLC_RUBP_OFS
   Definitions
      At line 937 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_RUBP_OFS unused
MLC_SW_WP_ADD_HIG_OFS 0000002C

Symbol: MLC_SW_WP_ADD_HIG_OFS
   Definitions



ARM Macro Assembler    Page 25 Alphabetic symbol ordering
Absolute symbols

      At line 940 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_SW_WP_ADD_HIG_OFS unused
MLC_SW_WP_ADD_LOW_OFS 00000028

Symbol: MLC_SW_WP_ADD_LOW_OFS
   Definitions
      At line 939 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_SW_WP_ADD_LOW_OFS unused
MLC_TIME_REG_OFS 00000034

Symbol: MLC_TIME_REG_OFS
   Definitions
      At line 942 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_TIME_REG_OFS unused
MLC_WPR_OFS 0000001C

Symbol: MLC_WPR_OFS
   Definitions
      At line 936 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MLC_WPR_OFS unused
MODE_CMD 00000080

Symbol: MODE_CMD
   Definitions
      At line 290 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: MODE_CMD unused
Mode_ABT 00000017

Symbol: Mode_ABT
   Definitions
      At line 49 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1473 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: Mode_ABT used once
Mode_FIQ 00000011

Symbol: Mode_FIQ
   Definitions
      At line 46 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1478 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: Mode_FIQ used once
Mode_IRQ 00000012

Symbol: Mode_IRQ
   Definitions
      At line 47 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1483 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s



ARM Macro Assembler    Page 26 Alphabetic symbol ordering
Absolute symbols

Comment: Mode_IRQ used once
Mode_SVC 00000013

Symbol: Mode_SVC
   Definitions
      At line 48 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1488 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: Mode_SVC used once
Mode_SYS 0000001F

Symbol: Mode_SYS
   Definitions
      At line 51 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: Mode_SYS unused
Mode_UND 0000001B

Symbol: Mode_UND
   Definitions
      At line 50 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1468 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: Mode_UND used once
Mode_USR 00000010

Symbol: Mode_USR
   Definitions
      At line 45 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1492 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: Mode_USR used once
NANDC_SETUP 00000000

Symbol: NANDC_SETUP
   Definitions
      At line 968 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1383 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: NANDC_SETUP used once
NAND_CMD_ERASE1ST 00000060

Symbol: NAND_CMD_ERASE1ST
   Definitions
      At line 956 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: NAND_CMD_ERASE1ST unused
NAND_CMD_ERASE2ND 000000D0

Symbol: NAND_CMD_ERASE2ND
   Definitions
      At line 961 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: NAND_CMD_ERASE2ND unused
NAND_CMD_PAGEPROG 00000010




ARM Macro Assembler    Page 27 Alphabetic symbol ordering
Absolute symbols

Symbol: NAND_CMD_PAGEPROG
   Definitions
      At line 953 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: NAND_CMD_PAGEPROG unused
NAND_CMD_READ0 00000000

Symbol: NAND_CMD_READ0
   Definitions
      At line 951 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: NAND_CMD_READ0 unused
NAND_CMD_READ1 00000001

Symbol: NAND_CMD_READ1
   Definitions
      At line 952 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: NAND_CMD_READ1 unused
NAND_CMD_READ2 00000050

Symbol: NAND_CMD_READ2
   Definitions
      At line 955 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: NAND_CMD_READ2 unused
NAND_CMD_READID 00000090

Symbol: NAND_CMD_READID
   Definitions
      At line 960 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: NAND_CMD_READID unused
NAND_CMD_READSTART 00000030

Symbol: NAND_CMD_READSTART
   Definitions
      At line 954 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: NAND_CMD_READSTART unused
NAND_CMD_RESET 000000FF

Symbol: NAND_CMD_RESET
   Definitions
      At line 962 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: NAND_CMD_RESET unused
NAND_CMD_SDIN 00000080

Symbol: NAND_CMD_SDIN
   Definitions
      At line 959 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s



ARM Macro Assembler    Page 28 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: NAND_CMD_SDIN unused
NAND_CMD_STATUS 00000070

Symbol: NAND_CMD_STATUS
   Definitions
      At line 957 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: NAND_CMD_STATUS unused
NAND_CMD_STATUS_MULTI 00000071

Symbol: NAND_CMD_STATUS_MULTI
   Definitions
      At line 958 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: NAND_CMD_STATUS_MULTI unused
NOP_CMD 00000180

Symbol: NOP_CMD
   Definitions
      At line 292 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: NOP_CMD unused
NORMAL_CMD 00000000

Symbol: NORMAL_CMD
   Definitions
      At line 289 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: NORMAL_CMD unused
NORMAL_RUN_BIT 00000004

Symbol: NORMAL_RUN_BIT
   Definitions
      At line 134 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: NORMAL_RUN_BIT unused
OSC_CTRL_OFS 0000004C

Symbol: OSC_CTRL_OFS
   Definitions
      At line 127 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: OSC_CTRL_OFS unused
OSC_CTRL_Val 00000000

Symbol: OSC_CTRL_Val
   Definitions
      At line 146 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: OSC_CTRL_Val unused



ARM Macro Assembler    Page 29 Alphabetic symbol ordering
Absolute symbols

PALL_CMD 00000100

Symbol: PALL_CMD
   Definitions
      At line 291 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: PALL_CMD unused
PLL397_CTRL_OFS 00000048

Symbol: PLL397_CTRL_OFS
   Definitions
      At line 129 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: PLL397_CTRL_OFS unused
PLL397_CTRL_Val 00000000

Symbol: PLL397_CTRL_Val
   Definitions
      At line 161 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: PLL397_CTRL_Val unused
PLL_LOCK_BIT 00000001

Symbol: PLL_LOCK_BIT
   Definitions
      At line 136 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: PLL_LOCK_BIT unused
PWR_CTRL_OFS 00000044

Symbol: PWR_CTRL_OFS
   Definitions
      At line 126 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: PWR_CTRL_OFS unused
REFSH_MODE 00000004

Symbol: REFSH_MODE
   Definitions
      At line 293 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: REFSH_MODE unused
REMAP_BIT 00000001

Symbol: REMAP_BIT
   Definitions
      At line 81 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1441 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: REMAP_BIT used once
SDRAM0_EXT_MODE_REG 8102C000

Symbol: SDRAM0_EXT_MODE_REG



ARM Macro Assembler    Page 30 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 284 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SDRAM0_EXT_MODE_REG unused
SDRAM0_MODE_REG 80018000

Symbol: SDRAM0_MODE_REG
   Definitions
      At line 283 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SDRAM0_MODE_REG unused
SDRAM1_EXT_MODE_REG A102C000

Symbol: SDRAM1_EXT_MODE_REG
   Definitions
      At line 286 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SDRAM1_EXT_MODE_REG unused
SDRAM1_MODE_REG A0018000

Symbol: SDRAM1_MODE_REG
   Definitions
      At line 285 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SDRAM1_MODE_REG unused
SDRAMCLK_CTRL_OFS 00000068

Symbol: SDRAMCLK_CTRL_OFS
   Definitions
      At line 75 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SDRAMCLK_CTRL_OFS unused
SDRAMCLK_CTRL_Val 0001C000

Symbol: SDRAMCLK_CTRL_Val
   Definitions
      At line 369 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SDRAMCLK_CTRL_Val unused
SLC_ADDR_OFS 00000004

Symbol: SLC_ADDR_OFS
   Definitions
      At line 910 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SLC_ADDR_OFS unused
SLC_BASE 20020000

Symbol: SLC_BASE
   Definitions
      At line 907 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses



ARM Macro Assembler    Page 31 Alphabetic symbol ordering
Absolute symbols

      None
Comment: SLC_BASE unused
SLC_CFG_OFS 00000014

Symbol: SLC_CFG_OFS
   Definitions
      At line 914 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SLC_CFG_OFS unused
SLC_CMD_OFS 00000008

Symbol: SLC_CMD_OFS
   Definitions
      At line 911 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SLC_CMD_OFS unused
SLC_CTRL_OFS 00000010

Symbol: SLC_CTRL_OFS
   Definitions
      At line 913 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SLC_CTRL_OFS unused
SLC_DATA_OFS 00000000

Symbol: SLC_DATA_OFS
   Definitions
      At line 909 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SLC_DATA_OFS unused
SLC_DMA_DATA_OFS 00000038

Symbol: SLC_DMA_DATA_OFS
   Definitions
      At line 923 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SLC_DMA_DATA_OFS unused
SLC_ECC_OFS 00000034

Symbol: SLC_ECC_OFS
   Definitions
      At line 922 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SLC_ECC_OFS unused
SLC_ICR_OFS 00000028

Symbol: SLC_ICR_OFS
   Definitions
      At line 919 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SLC_ICR_OFS unused
SLC_IEN_OFS 00000020



ARM Macro Assembler    Page 32 Alphabetic symbol ordering
Absolute symbols


Symbol: SLC_IEN_OFS
   Definitions
      At line 917 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SLC_IEN_OFS unused
SLC_INT_STAT_OFS 0000001C

Symbol: SLC_INT_STAT_OFS
   Definitions
      At line 916 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SLC_INT_STAT_OFS unused
SLC_ISR_OFS 00000024

Symbol: SLC_ISR_OFS
   Definitions
      At line 918 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SLC_ISR_OFS unused
SLC_STAT_OFS 00000018

Symbol: SLC_STAT_OFS
   Definitions
      At line 915 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SLC_STAT_OFS unused
SLC_STOP_OFS 0000000C

Symbol: SLC_STOP_OFS
   Definitions
      At line 912 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SLC_STOP_OFS unused
SLC_TAC_OFS 0000002C

Symbol: SLC_TAC_OFS
   Definitions
      At line 920 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SLC_TAC_OFS unused
SLC_TC_OFS 00000030

Symbol: SLC_TC_OFS
   Definitions
      At line 921 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SLC_TC_OFS unused
STA_MEM0_BASE E0000000

Symbol: STA_MEM0_BASE
   Definitions



ARM Macro Assembler    Page 33 Alphabetic symbol ordering
Absolute symbols

      At line 66 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: STA_MEM0_BASE unused
STA_MEM1_BASE E1000000

Symbol: STA_MEM1_BASE
   Definitions
      At line 67 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: STA_MEM1_BASE unused
STA_MEM2_BASE E2000000

Symbol: STA_MEM2_BASE
   Definitions
      At line 68 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: STA_MEM2_BASE unused
STA_MEM3_BASE E3000000

Symbol: STA_MEM3_BASE
   Definitions
      At line 69 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: STA_MEM3_BASE unused
SVC_Stack_Size 00000100

Symbol: SVC_Stack_Size
   Definitions
      At line 95 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 102 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1490 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s

SYSCLK_CTRL_OFS 00000050

Symbol: SYSCLK_CTRL_OFS
   Definitions
      At line 128 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SYSCLK_CTRL_OFS unused
SYSCLK_CTRL_Val 00000140

Symbol: SYSCLK_CTRL_Val
   Definitions
      At line 154 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: SYSCLK_CTRL_Val unused
SYSCLK_PLL_BIT 00000002

Symbol: SYSCLK_PLL_BIT
   Definitions
      At line 135 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses



ARM Macro Assembler    Page 34 Alphabetic symbol ordering
Absolute symbols

      None
Comment: SYSCLK_PLL_BIT unused
SYSTEM_BASE 40004000

Symbol: SYSTEM_BASE
   Definitions
      At line 73 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1162 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1440 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s

UND_Stack_Size 00000000

Symbol: UND_Stack_Size
   Definitions
      At line 94 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 102 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1470 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s

USR_Stack_Size 00000800

Symbol: USR_Stack_Size
   Definitions
      At line 99 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 106 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1500 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
      At line 1525 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s

VFP_EN_BIT 40000000

Symbol: VFP_EN_BIT
   Definitions
      At line 1032 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1449 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: VFP_EN_BIT used once
246 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

IRQ_Handler_RTX 00000000

Symbol: IRQ_Handler_RTX
   Definitions
      At line 1093 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1108 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: IRQ_Handler_RTX used once
SWI_Handler 00000000

Symbol: SWI_Handler
   Definitions
      At line 1094 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1097 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: SWI_Handler used once
__main 00000000

Symbol: __main
   Definitions
      At line 1507 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      At line 1508 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
Comment: __main used once
__use_two_region_memory 00000000

Symbol: __use_two_region_memory
   Definitions
      At line 1520 in file ./source/HAL/BSP_ISAP300_V1.0/LPC32x0_arm.s
   Uses
      None
Comment: __use_two_region_memory unused
4 symbols
638 symbols in table
