TimeQuest Timing Analyzer report for Part2
Mon May 23 12:35:46 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'Clock'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'Clock'
 17. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'Clock'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'Clock'
 33. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'Clock'
 36. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'Clock'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'Clock'
 51. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 52. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'Clock'
 54. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'Clock'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Board Trace Model Assignments
 69. Input Transition Times
 70. Signal Integrity Metrics (Slow 1200mv 0c Model)
 71. Signal Integrity Metrics (Slow 1200mv 85c Model)
 72. Signal Integrity Metrics (Fast 1200mv 0c Model)
 73. Setup Transfers
 74. Hold Transfers
 75. Recovery Transfers
 76. Removal Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; Part2                                              ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; Part2.out.sdc ; OK     ; Mon May 23 12:35:43 2016 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; Clock               ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 109.31 MHz ; 109.31 MHz      ; altera_reserved_tck ;      ;
; 160.72 MHz ; 160.72 MHz      ; Clock               ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clock               ; 13.778 ; 0.000         ;
; altera_reserved_tck ; 45.426 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.398 ; 0.000         ;
; Clock               ; 0.404 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.994 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.210 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; Clock               ; 9.557  ; 0.000              ;
; altera_reserved_tck ; 49.579 ; 0.000              ;
+---------------------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clock'                                                                                                                                                             ;
+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.778 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 6.160      ;
; 13.818 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 6.120      ;
; 13.872 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.080     ; 6.066      ;
; 13.904 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 6.034      ;
; 13.929 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 6.009      ;
; 13.954 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.984      ;
; 13.966 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.972      ;
; 13.972 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.966      ;
; 13.995 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.945      ;
; 13.998 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.940      ;
; 14.055 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.883      ;
; 14.089 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.851      ;
; 14.102 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.836      ;
; 14.108 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.830      ;
; 14.146 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.794      ;
; 14.182 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.756      ;
; 14.200 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.738      ;
; 14.225 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.713      ;
; 14.238 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.700      ;
; 14.308 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.630      ;
; 14.323 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.615      ;
; 14.331 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.609      ;
; 14.348 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.590      ;
; 14.354 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.584      ;
; 14.357 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.583      ;
; 14.373 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.565      ;
; 14.374 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.564      ;
; 14.379 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.559      ;
; 14.399 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.541      ;
; 14.417 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.521      ;
; 14.439 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.501      ;
; 14.451 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.489      ;
; 14.455 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.483      ;
; 14.471 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.469      ;
; 14.474 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.464      ;
; 14.479 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.461      ;
; 14.485 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.455      ;
; 14.508 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.432      ;
; 14.511 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.425      ;
; 14.513 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.423      ;
; 14.531 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.405      ;
; 14.533 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.407      ;
; 14.549 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.389      ;
; 14.565 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.373      ;
; 14.590 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.350      ;
; 14.598 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.338      ;
; 14.600 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.336      ;
; 14.606 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.332      ;
; 14.618 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.318      ;
; 14.619 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.321      ;
; 14.620 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.318      ;
; 14.625 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.315      ;
; 14.645 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.293      ;
; 14.647 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.289      ;
; 14.649 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.287      ;
; 14.659 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.279      ;
; 14.667 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.269      ;
; 14.669 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.269      ;
; 14.674 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.264      ;
; 14.675 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[16] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.263      ;
; 14.676 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.262      ;
; 14.716 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.222      ;
; 14.727 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.211      ;
; 14.731 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.205      ;
; 14.731 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.205      ;
; 14.733 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.203      ;
; 14.733 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.203      ;
; 14.742 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.194      ;
; 14.751 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.189      ;
; 14.751 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.185      ;
; 14.754 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.184      ;
; 14.758 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.180      ;
; 14.759 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[16] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.179      ;
; 14.759 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.179      ;
; 14.761 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.179      ;
; 14.795 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.143      ;
; 14.800 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.138      ;
; 14.801 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[16] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.137      ;
; 14.802 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.136      ;
; 14.803 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.133      ;
; 14.806 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.130      ;
; 14.832 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.106      ;
; 14.834 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.104      ;
; 14.843 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.097      ;
; 14.852 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.086      ;
; 14.857 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.079      ;
; 14.859 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.079      ;
; 14.859 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.077      ;
; 14.886 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.054      ;
; 14.890 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.046      ;
; 14.890 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.048      ;
; 14.891 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.049      ;
; 14.891 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.049      ;
; 14.892 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[16] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.048      ;
; 14.893 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.043      ;
; 14.893 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17] ; Clock        ; Clock       ; 20.000       ; -0.078     ; 5.047      ;
; 14.894 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.044      ;
; 14.895 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.082     ; 5.041      ;
; 14.895 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[16] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.043      ;
; 14.895 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17] ; Clock        ; Clock       ; 20.000       ; -0.080     ; 5.043      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 4.673      ;
; 45.427 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 4.671      ;
; 45.446 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 4.666      ;
; 45.698 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 4.401      ;
; 45.863 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 4.233      ;
; 46.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 3.530      ;
; 46.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 3.259      ;
; 46.897 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 3.197      ;
; 46.985 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 3.111      ;
; 47.075 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 3.024      ;
; 47.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 3.003      ;
; 47.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 2.895      ;
; 47.361 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 2.735      ;
; 47.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 2.698      ;
; 47.655 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 2.440      ;
; 47.745 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 2.350      ;
; 49.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 0.798      ;
; 95.500 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.379     ; 4.139      ;
; 95.504 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.379     ; 4.135      ;
; 95.511 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.379     ; 4.128      ;
; 95.513 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.379     ; 4.126      ;
; 95.515 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.379     ; 4.124      ;
; 95.661 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.379     ; 3.978      ;
; 95.698 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.379     ; 3.941      ;
; 95.844 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.379     ; 3.795      ;
; 96.058 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.879      ;
; 96.058 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.879      ;
; 96.058 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.879      ;
; 96.058 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.879      ;
; 96.065 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.871      ;
; 96.065 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.871      ;
; 96.065 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.871      ;
; 96.065 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.871      ;
; 96.065 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.871      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.843      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.843      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.843      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.843      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.843      ;
; 96.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.830      ;
; 96.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.830      ;
; 96.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.830      ;
; 96.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.830      ;
; 96.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.830      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.788      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.788      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.788      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.788      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.788      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.788      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.788      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.788      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.715      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.715      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.715      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.715      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.715      ;
; 96.241 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.683      ;
; 96.241 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.683      ;
; 96.241 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.683      ;
; 96.241 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.683      ;
; 96.241 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.683      ;
; 96.241 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.683      ;
; 96.241 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.683      ;
; 96.241 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.683      ;
; 96.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.664      ;
; 96.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.664      ;
; 96.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.664      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.571      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.571      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.571      ;
; 96.373 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.563      ;
; 96.373 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.563      ;
; 96.373 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.563      ;
; 96.373 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.563      ;
; 96.373 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.563      ;
; 96.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.495      ;
; 96.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.495      ;
; 96.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.495      ;
; 96.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.495      ;
; 96.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.495      ;
; 96.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.495      ;
; 96.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.495      ;
; 96.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.495      ;
; 96.462 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.475      ;
; 96.535 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.401      ;
; 96.536 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.385      ;
; 96.536 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.385      ;
; 96.536 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.385      ;
; 96.536 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.385      ;
; 96.536 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.385      ;
; 96.536 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.385      ;
; 96.536 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.385      ;
; 96.536 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.385      ;
; 96.543 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.397      ;
; 96.560 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.375      ;
; 96.560 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.375      ;
; 96.560 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.375      ;
; 96.560 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.375      ;
; 96.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.342      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.398 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.386      ; 1.006      ;
; 0.398 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.386      ; 1.006      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                    ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.411 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.386      ; 1.019      ;
; 0.415 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.386      ; 1.023      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.686      ;
; 0.424 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.386      ; 1.032      ;
; 0.427 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.386      ; 1.035      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                    ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                    ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.706      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.706      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.707      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.708      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.386      ; 1.052      ;
; 0.444 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.444 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.450 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.367      ; 1.039      ;
; 0.451 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.386      ; 1.059      ;
; 0.451 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.454 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.721      ;
; 0.457 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.367      ; 1.046      ;
; 0.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.725      ;
; 0.459 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.367      ; 1.048      ;
; 0.459 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.367      ; 1.048      ;
; 0.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.726      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.732      ;
; 0.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.733      ;
; 0.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.734      ;
; 0.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.734      ;
; 0.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.742      ;
; 0.476 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.367      ; 1.065      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.747      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.590 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.855      ;
; 0.592 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.859      ;
; 0.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.869      ;
; 0.604 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.871      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.874      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.875      ;
; 0.612 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.879      ;
; 0.619 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.886      ;
; 0.619 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.886      ;
; 0.621 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.888      ;
; 0.630 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.896      ;
; 0.630 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.896      ;
; 0.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.904      ;
; 0.638 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.904      ;
; 0.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.911      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                               ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.927      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clock'                                                                                                                                                             ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.404 ; SystemControl:S0|AddressGen:AG0|WriteEnable             ; SystemControl:S0|AddressGen:AG0|WriteEnable             ; Clock        ; Clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SystemControl:S0|AddressGen:AG0|FirstPass               ; SystemControl:S0|AddressGen:AG0|FirstPass               ; Clock        ; Clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.431 ; SystemControl:S0|AddressGen:AG0|FirstPass               ; SystemControl:S0|AddressGen:AG0|WriteEnable             ; Clock        ; Clock       ; 0.000        ; 0.079      ; 0.696      ;
; 0.639 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 0.905      ;
; 0.643 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 0.910      ;
; 0.656 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[1]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 0.922      ;
; 0.658 ; SystemControl:S0|AddressGen:AG0|Address[2]              ; SystemControl:S0|AddressGen:AG0|Address[2]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; SystemControl:S0|AddressGen:AG0|Address[3]              ; SystemControl:S0|AddressGen:AG0|Address[3]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 0.926      ;
; 0.675 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[0]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 0.942      ;
; 0.713 ; SystemControl:S0|AddressGen:AG0|Address[7]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 0.980      ;
; 0.713 ; SystemControl:S0|AddressGen:AG0|Address[5]              ; SystemControl:S0|AddressGen:AG0|Address[5]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 0.980      ;
; 0.718 ; SystemControl:S0|AddressGen:AG0|Address[4]              ; SystemControl:S0|AddressGen:AG0|Address[4]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 0.985      ;
; 0.807 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.073      ;
; 0.808 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.074      ;
; 0.810 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.076      ;
; 0.819 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.085      ;
; 0.822 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.088      ;
; 0.869 ; SystemControl:S0|AddressGen:AG0|Address[6]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.136      ;
; 0.960 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.226      ;
; 0.974 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[2]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.241      ;
; 0.976 ; SystemControl:S0|AddressGen:AG0|Address[3]              ; SystemControl:S0|AddressGen:AG0|Address[4]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.243      ;
; 0.985 ; SystemControl:S0|AddressGen:AG0|Address[2]              ; SystemControl:S0|AddressGen:AG0|Address[3]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.252      ;
; 0.987 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.253      ;
; 0.988 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[1]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.255      ;
; 0.990 ; SystemControl:S0|AddressGen:AG0|Address[2]              ; SystemControl:S0|AddressGen:AG0|Address[4]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.257      ;
; 0.992 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.258      ;
; 0.993 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[2]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.260      ;
; 1.030 ; SystemControl:S0|AddressGen:AG0|Address[5]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.297      ;
; 1.045 ; SystemControl:S0|AddressGen:AG0|Address[4]              ; SystemControl:S0|AddressGen:AG0|Address[5]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.312      ;
; 1.050 ; SystemControl:S0|AddressGen:AG0|Address[4]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.317      ;
; 1.081 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.347      ;
; 1.082 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.348      ;
; 1.086 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.352      ;
; 1.094 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.360      ;
; 1.095 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[3]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.362      ;
; 1.097 ; SystemControl:S0|AddressGen:AG0|Address[3]              ; SystemControl:S0|AddressGen:AG0|Address[5]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.364      ;
; 1.100 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[4]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.367      ;
; 1.102 ; SystemControl:S0|AddressGen:AG0|Address[3]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.369      ;
; 1.108 ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; SystemControl:S0|AddressGen:AG0|Address[0]              ; Clock        ; Clock       ; 0.000        ; 0.087      ; 1.381      ;
; 1.111 ; SystemControl:S0|AddressGen:AG0|Address[2]              ; SystemControl:S0|AddressGen:AG0|Address[5]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.378      ;
; 1.114 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[3]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.381      ;
; 1.116 ; SystemControl:S0|AddressGen:AG0|Address[2]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.383      ;
; 1.119 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[4]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.386      ;
; 1.127 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.393      ;
; 1.130 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.396      ;
; 1.133 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; Clock        ; Clock       ; 0.000        ; 0.082      ; 1.401      ;
; 1.133 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.082      ; 1.401      ;
; 1.135 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.401      ;
; 1.135 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.401      ;
; 1.136 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.402      ;
; 1.140 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; Clock        ; Clock       ; 0.000        ; 0.082      ; 1.408      ;
; 1.151 ; SystemControl:S0|AddressGen:AG0|Address[5]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.418      ;
; 1.171 ; SystemControl:S0|AddressGen:AG0|Address[4]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.438      ;
; 1.175 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; Clock        ; Clock       ; 0.000        ; 0.082      ; 1.443      ;
; 1.180 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; Clock        ; Clock       ; 0.000        ; 0.082      ; 1.448      ;
; 1.196 ; SystemControl:S0|AddressGen:AG0|Address[6]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.463      ;
; 1.204 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 0.000        ; 0.078      ; 1.468      ;
; 1.221 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[5]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.488      ;
; 1.223 ; SystemControl:S0|AddressGen:AG0|Address[3]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.490      ;
; 1.226 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.493      ;
; 1.237 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.082      ; 1.505      ;
; 1.237 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.503      ;
; 1.237 ; SystemControl:S0|AddressGen:AG0|Address[2]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.504      ;
; 1.240 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[5]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.507      ;
; 1.243 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.509      ;
; 1.244 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.084      ; 1.514      ;
; 1.245 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.512      ;
; 1.251 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.517      ;
; 1.254 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.084      ; 1.524      ;
; 1.256 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.522      ;
; 1.259 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; Clock        ; Clock       ; 0.000        ; 0.082      ; 1.527      ;
; 1.259 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; Clock        ; Clock       ; 0.000        ; 0.082      ; 1.527      ;
; 1.261 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.527      ;
; 1.266 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.532      ;
; 1.276 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; Clock        ; Clock       ; 0.000        ; 0.082      ; 1.544      ;
; 1.301 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; Clock        ; Clock       ; 0.000        ; 0.082      ; 1.569      ;
; 1.303 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; Clock        ; Clock       ; 0.000        ; 0.082      ; 1.571      ;
; 1.306 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; Clock        ; Clock       ; 0.000        ; 0.082      ; 1.574      ;
; 1.314 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.580      ;
; 1.330 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.596      ;
; 1.338 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.604      ;
; 1.347 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.614      ;
; 1.363 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.082      ; 1.631      ;
; 1.363 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; Clock        ; Clock       ; 0.000        ; 0.082      ; 1.631      ;
; 1.363 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.629      ;
; 1.366 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.633      ;
; 1.369 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.635      ;
; 1.370 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; Clock        ; Clock       ; 0.000        ; 0.082      ; 1.638      ;
; 1.370 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; Clock        ; Clock       ; 0.000        ; 0.084      ; 1.640      ;
; 1.377 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.643      ;
; 1.379 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.645      ;
; 1.379 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.084      ; 1.649      ;
; 1.380 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; Clock        ; Clock       ; 0.000        ; 0.084      ; 1.650      ;
; 1.382 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.648      ;
; 1.387 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.653      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 2.101      ;
; 97.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.808      ;
; 97.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.808      ;
; 97.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.808      ;
; 97.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.808      ;
; 97.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.611      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.397      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.397      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.397      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.397      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.359      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.359      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.359      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.359      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.359      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.359      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.359      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.359      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.359      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.138      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.108      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.951      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.951      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.951      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.938      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.938      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.938      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.938      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.938      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.938      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.938      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.938      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.938      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.938      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.938      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.938      ;
; 98.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.923      ;
; 98.048 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.886      ;
; 98.048 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.886      ;
; 98.048 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.886      ;
; 98.065 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.871      ;
; 98.332 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.605      ;
; 98.332 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.605      ;
; 98.332 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.605      ;
; 98.332 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.605      ;
; 98.332 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.605      ;
; 98.332 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.605      ;
; 98.332 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.605      ;
; 98.332 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.605      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.210  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.475      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.475      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.475      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.475      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.475      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.475      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.475      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.475      ;
; 1.476  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.741      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.746      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.746      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.746      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.777      ;
; 1.529  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.782      ;
; 1.529  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.782      ;
; 1.529  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.782      ;
; 1.533  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.799      ;
; 1.533  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.799      ;
; 1.533  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.799      ;
; 1.533  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.799      ;
; 1.533  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.799      ;
; 1.533  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.799      ;
; 1.533  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.799      ;
; 1.533  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.799      ;
; 1.533  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.799      ;
; 1.533  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.799      ;
; 1.533  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.799      ;
; 1.533  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.799      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.974      ;
; 1.745  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.006      ;
; 1.973  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.235      ;
; 1.973  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.235      ;
; 1.973  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.235      ;
; 1.973  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.235      ;
; 1.973  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.235      ;
; 1.973  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.235      ;
; 1.973  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.235      ;
; 1.973  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.235      ;
; 1.973  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.235      ;
; 2.003  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.270      ;
; 2.003  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.270      ;
; 2.003  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.270      ;
; 2.003  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.270      ;
; 2.171  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.439      ;
; 2.336  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.603      ;
; 2.336  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.603      ;
; 2.336  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.603      ;
; 2.336  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.603      ;
; 51.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.241      ; 1.977      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clock'                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~porta_address_reg0 ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~porta_we_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~porta_datain_reg0  ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|FirstPass                                                                                                                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]                                                                                                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10]                                                                                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11]                                                                                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12]                                                                                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13]                                                                                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14]                                                                                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15]                                                                                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[16]                                                                                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17]                                                                                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18]                                                                                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19]                                                                                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]                                                                                                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20]                                                                                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21]                                                                                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22]                                                                                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23]                                                                                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]                                                                                                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]                                                                                                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]                                                                                                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]                                                                                                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]                                                                                                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]                                                                                                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]                                                                                                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]                                                                                                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable                                                                                                                    ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|WriteEnable                                                                                                                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[0]                                                                                                                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[1]                                                                                                                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[2]                                                                                                                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[3]                                                                                                                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[4]                                                                                                                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[5]                                                                                                                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[6]                                                                                                                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[7]                                                                                                                         ;
; 9.819 ; 9.819        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; CLOCK_50~input|o                                                                                                                                                   ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                     ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                       ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|FirstPass|clk                                                                                                                                               ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|WriteEnable|clk                                                                                                                                             ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[0]|clk                                                                                                                                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[1]|clk                                                                                                                                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[2]|clk                                                                                                                                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[3]|clk                                                                                                                                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[4]|clk                                                                                                                                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[5]|clk                                                                                                                                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[6]|clk                                                                                                                                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[7]|clk                                                                                                                                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[0]|clk                                                                                                                                        ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[10]|clk                                                                                                                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[11]|clk                                                                                                                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[12]|clk                                                                                                                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[13]|clk                                                                                                                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[14]|clk                                                                                                                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[15]|clk                                                                                                                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[16]|clk                                                                                                                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[17]|clk                                                                                                                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[18]|clk                                                                                                                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[19]|clk                                                                                                                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[1]|clk                                                                                                                                        ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[20]|clk                                                                                                                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[21]|clk                                                                                                                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[22]|clk                                                                                                                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[23]|clk                                                                                                                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[2]|clk                                                                                                                                        ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[3]|clk                                                                                                                                        ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[4]|clk                                                                                                                                        ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[5]|clk                                                                                                                                        ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[6]|clk                                                                                                                                        ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[7]|clk                                                                                                                                        ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[8]|clk                                                                                                                                        ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[9]|clk                                                                                                                                        ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|Enable|clk                                                                                                                                               ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|Part2RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0|clk0                                                                                 ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[0]                                                                                                                         ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[1]                                                                                                                         ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[2]                                                                                                                         ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[3]                                                                                                                         ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[4]                                                                                                                         ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[5]                                                                                                                         ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[6]                                                                                                                         ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[7]                                                                                                                         ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]                                                                                                             ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10]                                                                                                            ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11]                                                                                                            ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12]                                                                                                            ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13]                                                                                                            ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14]                                                                                                            ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15]                                                                                                            ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[16]                                                                                                            ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17]                                                                                                            ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18]                                                                                                            ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19]                                                                                                            ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]                                                                                                             ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20]                                                                                                            ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21]                                                                                                            ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22]                                                                                                            ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.579 ; 49.814       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                ;
; 49.579 ; 49.814       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                      ;
; 49.582 ; 49.817       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ;
; 49.633 ; 49.853       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                    ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                    ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                    ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                    ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                               ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                               ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                               ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                               ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                               ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                   ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                    ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                              ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                              ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                              ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                              ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                              ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                              ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                              ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                              ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; KEY[*]              ; Clock               ; 2.786 ; 3.357 ; Rise       ; Clock               ;
;  KEY[0]             ; Clock               ; 2.786 ; 3.357 ; Rise       ; Clock               ;
; altera_reserved_tdi ; altera_reserved_tck ; 6.174 ; 6.272 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.908 ; 7.842 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; KEY[*]              ; Clock               ; -2.296 ; -2.845 ; Rise       ; Clock               ;
;  KEY[0]             ; Clock               ; -2.296 ; -2.845 ; Rise       ; Clock               ;
; altera_reserved_tdi ; altera_reserved_tck ; -2.724 ; -2.776 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.661 ; -2.740 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; HEX0[*]             ; Clock               ; 16.810 ; 16.851 ; Rise       ; Clock               ;
;  HEX0[0]            ; Clock               ; 15.698 ; 15.655 ; Rise       ; Clock               ;
;  HEX0[1]            ; Clock               ; 16.684 ; 16.648 ; Rise       ; Clock               ;
;  HEX0[2]            ; Clock               ; 15.743 ; 15.681 ; Rise       ; Clock               ;
;  HEX0[3]            ; Clock               ; 14.379 ; 14.366 ; Rise       ; Clock               ;
;  HEX0[4]            ; Clock               ; 14.968 ; 14.853 ; Rise       ; Clock               ;
;  HEX0[5]            ; Clock               ; 16.810 ; 16.851 ; Rise       ; Clock               ;
;  HEX0[6]            ; Clock               ; 15.394 ; 15.282 ; Rise       ; Clock               ;
; HEX1[*]             ; Clock               ; 14.738 ; 14.851 ; Rise       ; Clock               ;
;  HEX1[0]            ; Clock               ; 13.809 ; 13.701 ; Rise       ; Clock               ;
;  HEX1[1]            ; Clock               ; 12.871 ; 12.781 ; Rise       ; Clock               ;
;  HEX1[2]            ; Clock               ; 13.505 ; 13.486 ; Rise       ; Clock               ;
;  HEX1[3]            ; Clock               ; 12.900 ; 12.871 ; Rise       ; Clock               ;
;  HEX1[4]            ; Clock               ; 13.831 ; 13.711 ; Rise       ; Clock               ;
;  HEX1[5]            ; Clock               ; 14.738 ; 14.851 ; Rise       ; Clock               ;
;  HEX1[6]            ; Clock               ; 14.541 ; 14.512 ; Rise       ; Clock               ;
; HEX4[*]             ; Clock               ; 9.806  ; 9.583  ; Rise       ; Clock               ;
;  HEX4[0]            ; Clock               ; 9.421  ; 9.125  ; Rise       ; Clock               ;
;  HEX4[1]            ; Clock               ; 9.806  ; 9.583  ; Rise       ; Clock               ;
;  HEX4[2]            ; Clock               ; 8.618  ; 8.518  ; Rise       ; Clock               ;
;  HEX4[3]            ; Clock               ; 8.658  ; 8.475  ; Rise       ; Clock               ;
;  HEX4[4]            ; Clock               ; 8.465  ; 8.263  ; Rise       ; Clock               ;
;  HEX4[5]            ; Clock               ; 8.413  ; 8.276  ; Rise       ; Clock               ;
;  HEX4[6]            ; Clock               ; 8.070  ; 8.224  ; Rise       ; Clock               ;
; HEX5[*]             ; Clock               ; 10.455 ; 10.060 ; Rise       ; Clock               ;
;  HEX5[0]            ; Clock               ; 8.283  ; 8.080  ; Rise       ; Clock               ;
;  HEX5[1]            ; Clock               ; 10.455 ; 10.060 ; Rise       ; Clock               ;
;  HEX5[2]            ; Clock               ; 8.315  ; 8.226  ; Rise       ; Clock               ;
;  HEX5[3]            ; Clock               ; 8.277  ; 8.100  ; Rise       ; Clock               ;
;  HEX5[4]            ; Clock               ; 8.362  ; 8.205  ; Rise       ; Clock               ;
;  HEX5[5]            ; Clock               ; 7.756  ; 7.601  ; Rise       ; Clock               ;
;  HEX5[6]            ; Clock               ; 8.251  ; 8.359  ; Rise       ; Clock               ;
; altera_reserved_tdo ; altera_reserved_tck ; 15.754 ; 16.334 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; HEX0[*]             ; Clock               ; 13.480 ; 13.412 ; Rise       ; Clock               ;
;  HEX0[0]            ; Clock               ; 14.746 ; 14.650 ; Rise       ; Clock               ;
;  HEX0[1]            ; Clock               ; 15.767 ; 15.719 ; Rise       ; Clock               ;
;  HEX0[2]            ; Clock               ; 14.796 ; 14.772 ; Rise       ; Clock               ;
;  HEX0[3]            ; Clock               ; 13.480 ; 13.412 ; Rise       ; Clock               ;
;  HEX0[4]            ; Clock               ; 14.102 ; 13.877 ; Rise       ; Clock               ;
;  HEX0[5]            ; Clock               ; 15.966 ; 15.881 ; Rise       ; Clock               ;
;  HEX0[6]            ; Clock               ; 14.405 ; 14.346 ; Rise       ; Clock               ;
; HEX1[*]             ; Clock               ; 11.790 ; 11.718 ; Rise       ; Clock               ;
;  HEX1[0]            ; Clock               ; 12.662 ; 12.566 ; Rise       ; Clock               ;
;  HEX1[1]            ; Clock               ; 11.805 ; 11.718 ; Rise       ; Clock               ;
;  HEX1[2]            ; Clock               ; 12.415 ; 12.337 ; Rise       ; Clock               ;
;  HEX1[3]            ; Clock               ; 11.790 ; 11.750 ; Rise       ; Clock               ;
;  HEX1[4]            ; Clock               ; 12.676 ; 12.664 ; Rise       ; Clock               ;
;  HEX1[5]            ; Clock               ; 13.679 ; 13.699 ; Rise       ; Clock               ;
;  HEX1[6]            ; Clock               ; 13.423 ; 13.429 ; Rise       ; Clock               ;
; HEX4[*]             ; Clock               ; 7.240  ; 7.389  ; Rise       ; Clock               ;
;  HEX4[0]            ; Clock               ; 8.531  ; 8.267  ; Rise       ; Clock               ;
;  HEX4[1]            ; Clock               ; 8.908  ; 8.672  ; Rise       ; Clock               ;
;  HEX4[2]            ; Clock               ; 7.828  ; 7.684  ; Rise       ; Clock               ;
;  HEX4[3]            ; Clock               ; 7.804  ; 7.649  ; Rise       ; Clock               ;
;  HEX4[4]            ; Clock               ; 7.669  ; 7.430  ; Rise       ; Clock               ;
;  HEX4[5]            ; Clock               ; 7.611  ; 7.442  ; Rise       ; Clock               ;
;  HEX4[6]            ; Clock               ; 7.240  ; 7.389  ; Rise       ; Clock               ;
; HEX5[*]             ; Clock               ; 6.942  ; 6.801  ; Rise       ; Clock               ;
;  HEX5[0]            ; Clock               ; 7.449  ; 7.258  ; Rise       ; Clock               ;
;  HEX5[1]            ; Clock               ; 9.737  ; 9.209  ; Rise       ; Clock               ;
;  HEX5[2]            ; Clock               ; 7.555  ; 7.511  ; Rise       ; Clock               ;
;  HEX5[3]            ; Clock               ; 7.445  ; 7.279  ; Rise       ; Clock               ;
;  HEX5[4]            ; Clock               ; 7.629  ; 7.377  ; Rise       ; Clock               ;
;  HEX5[5]            ; Clock               ; 6.942  ; 6.801  ; Rise       ; Clock               ;
;  HEX5[6]            ; Clock               ; 7.402  ; 7.557  ; Rise       ; Clock               ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.297 ; 13.881 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 121.92 MHz ; 121.92 MHz      ; altera_reserved_tck ;      ;
; 177.75 MHz ; 177.75 MHz      ; Clock               ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clock               ; 14.374 ; 0.000         ;
; altera_reserved_tck ; 45.899 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.353 ; 0.000         ;
; Clock               ; 0.356 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.270 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.105 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; Clock               ; 9.563  ; 0.000             ;
; altera_reserved_tck ; 49.505 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clock'                                                                                                                                                              ;
+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.374 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.574      ;
; 14.441 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.507      ;
; 14.454 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.494      ;
; 14.482 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.466      ;
; 14.493 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.455      ;
; 14.556 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.392      ;
; 14.558 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.069     ; 5.392      ;
; 14.560 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.388      ;
; 14.562 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.386      ;
; 14.572 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.376      ;
; 14.601 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.347      ;
; 14.638 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.069     ; 5.312      ;
; 14.675 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.273      ;
; 14.677 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.069     ; 5.273      ;
; 14.691 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.257      ;
; 14.716 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.232      ;
; 14.776 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.172      ;
; 14.795 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.153      ;
; 14.824 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.124      ;
; 14.824 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.124      ;
; 14.865 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.069     ; 5.085      ;
; 14.868 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.080      ;
; 14.891 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.069     ; 5.059      ;
; 14.891 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.057      ;
; 14.900 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.069     ; 5.050      ;
; 14.907 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.041      ;
; 14.910 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.038      ;
; 14.926 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.022      ;
; 14.943 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.005      ;
; 14.945 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.069     ; 5.005      ;
; 14.948 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.071     ; 5.000      ;
; 14.953 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.069     ; 4.997      ;
; 14.984 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.964      ;
; 14.984 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.069     ; 4.966      ;
; 14.987 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.961      ;
; 15.006 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.069     ; 4.944      ;
; 15.015 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.069     ; 4.935      ;
; 15.022 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.069     ; 4.928      ;
; 15.033 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.069     ; 4.917      ;
; 15.041 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.904      ;
; 15.043 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.902      ;
; 15.056 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.889      ;
; 15.062 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.886      ;
; 15.064 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.884      ;
; 15.072 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.069     ; 4.878      ;
; 15.103 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.845      ;
; 15.117 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.828      ;
; 15.119 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.826      ;
; 15.130 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.069     ; 4.820      ;
; 15.132 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.813      ;
; 15.142 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.806      ;
; 15.146 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.069     ; 4.804      ;
; 15.159 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.789      ;
; 15.160 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.785      ;
; 15.162 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.783      ;
; 15.165 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.783      ;
; 15.170 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.778      ;
; 15.170 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[16] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.778      ;
; 15.171 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.777      ;
; 15.175 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.770      ;
; 15.178 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.770      ;
; 15.181 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.767      ;
; 15.206 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.739      ;
; 15.207 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.069     ; 4.743      ;
; 15.208 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.737      ;
; 15.210 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.738      ;
; 15.233 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.712      ;
; 15.235 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.710      ;
; 15.248 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.697      ;
; 15.249 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.073     ; 4.697      ;
; 15.273 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.675      ;
; 15.274 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.069     ; 4.676      ;
; 15.278 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.670      ;
; 15.278 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.670      ;
; 15.278 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[16] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.670      ;
; 15.279 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.669      ;
; 15.283 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.665      ;
; 15.283 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[16] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.665      ;
; 15.284 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.664      ;
; 15.295 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.069     ; 4.655      ;
; 15.302 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.643      ;
; 15.305 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.640      ;
; 15.314 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.631      ;
; 15.316 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.629      ;
; 15.324 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.072     ; 4.623      ;
; 15.326 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.071     ; 4.622      ;
; 15.326 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.072     ; 4.621      ;
; 15.339 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; Clock        ; Clock       ; 20.000       ; -0.072     ; 4.608      ;
; 15.349 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18] ; Clock        ; Clock       ; 20.000       ; -0.069     ; 4.601      ;
; 15.354 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; Clock        ; Clock       ; 20.000       ; -0.069     ; 4.596      ;
; 15.354 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[16] ; Clock        ; Clock       ; 20.000       ; -0.069     ; 4.596      ;
; 15.355 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17] ; Clock        ; Clock       ; 20.000       ; -0.069     ; 4.595      ;
; 15.364 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.073     ; 4.582      ;
; 15.376 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.569      ;
; 15.378 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.567      ;
; 15.380 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.073     ; 4.566      ;
; 15.390 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; Clock        ; Clock       ; 20.000       ; -0.072     ; 4.557      ;
; 15.391 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.554      ;
; 15.392 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; Clock        ; Clock       ; 20.000       ; -0.072     ; 4.555      ;
; 15.395 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.074     ; 4.550      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 4.267      ;
; 45.943 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 4.238      ;
; 45.973 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 4.192      ;
; 46.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 3.964      ;
; 46.327 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 3.834      ;
; 46.925 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 3.241      ;
; 47.228 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.933      ;
; 47.240 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.926      ;
; 47.361 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.801      ;
; 47.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.734      ;
; 47.442 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 2.718      ;
; 47.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.624      ;
; 47.682 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.480      ;
; 47.727 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 2.433      ;
; 47.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 2.255      ;
; 48.061 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.101      ;
; 49.435 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 0.725      ;
; 95.923 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.337     ; 3.759      ;
; 95.926 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.337     ; 3.756      ;
; 95.966 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.337     ; 3.716      ;
; 95.967 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.337     ; 3.715      ;
; 95.969 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.337     ; 3.713      ;
; 96.071 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.337     ; 3.611      ;
; 96.101 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.337     ; 3.581      ;
; 96.227 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.337     ; 3.455      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.574      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.574      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.574      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.574      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.574      ;
; 96.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.571      ;
; 96.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.571      ;
; 96.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.571      ;
; 96.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.571      ;
; 96.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.571      ;
; 96.421 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.525      ;
; 96.421 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.525      ;
; 96.421 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.525      ;
; 96.421 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.525      ;
; 96.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.492      ;
; 96.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.492      ;
; 96.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.492      ;
; 96.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.492      ;
; 96.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.492      ;
; 96.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.446      ;
; 96.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.446      ;
; 96.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.446      ;
; 96.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.446      ;
; 96.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.446      ;
; 96.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.446      ;
; 96.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.446      ;
; 96.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.446      ;
; 96.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.461      ;
; 96.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.461      ;
; 96.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.461      ;
; 96.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.461      ;
; 96.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.461      ;
; 96.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.380      ;
; 96.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.380      ;
; 96.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.380      ;
; 96.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.358      ;
; 96.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.358      ;
; 96.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.358      ;
; 96.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.358      ;
; 96.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.358      ;
; 96.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.358      ;
; 96.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.358      ;
; 96.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.358      ;
; 96.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.270      ;
; 96.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.270      ;
; 96.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.270      ;
; 96.697 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.247      ;
; 96.697 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.247      ;
; 96.697 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.247      ;
; 96.697 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.247      ;
; 96.697 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.247      ;
; 96.753 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.194      ;
; 96.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.156      ;
; 96.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.156      ;
; 96.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.156      ;
; 96.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.156      ;
; 96.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.156      ;
; 96.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.156      ;
; 96.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.156      ;
; 96.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.156      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.103      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.103      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.103      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.103      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.103      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.103      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.103      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.103      ;
; 96.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.102      ;
; 96.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.102      ;
; 96.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.102      ;
; 96.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.102      ;
; 96.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.084      ;
; 96.897 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.046      ;
; 96.897 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.047      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                    ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.622      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.630      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.630      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.631      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.636      ;
; 0.395 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                    ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                    ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.642      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.644      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.645      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.645      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.645      ;
; 0.401 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.646      ;
; 0.404 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.343      ; 0.948      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.648      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.648      ;
; 0.405 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.343      ; 0.949      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.649      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.649      ;
; 0.407 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.650      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.653      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.653      ;
; 0.416 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.343      ; 0.960      ;
; 0.416 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.660      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.661      ;
; 0.418 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.420 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.343      ; 0.964      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.666      ;
; 0.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.667      ;
; 0.427 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.343      ; 0.971      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.672      ;
; 0.429 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.343      ; 0.973      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.673      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.674      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.675      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.677      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.680      ;
; 0.443 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.343      ; 0.987      ;
; 0.444 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.324      ; 0.969      ;
; 0.452 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.343      ; 0.996      ;
; 0.453 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.324      ; 0.978      ;
; 0.454 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.324      ; 0.979      ;
; 0.454 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.324      ; 0.979      ;
; 0.468 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.324      ; 0.993      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.749      ;
; 0.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.787      ;
; 0.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.792      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.792      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.794      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.799      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.799      ;
; 0.558 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.801      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.804      ;
; 0.564 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.808      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.814      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.816      ;
; 0.574 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.818      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.818      ;
; 0.575 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.819      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.825      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.826      ;
; 0.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.830      ;
; 0.589 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.833      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.844      ;
; 0.603 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                               ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.847      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clock'                                                                                                                                                              ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; SystemControl:S0|AddressGen:AG0|WriteEnable             ; SystemControl:S0|AddressGen:AG0|WriteEnable             ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SystemControl:S0|AddressGen:AG0|FirstPass               ; SystemControl:S0|AddressGen:AG0|FirstPass               ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.597      ;
; 0.398 ; SystemControl:S0|AddressGen:AG0|FirstPass               ; SystemControl:S0|AddressGen:AG0|WriteEnable             ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.639      ;
; 0.585 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.827      ;
; 0.588 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 0.831      ;
; 0.590 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.832      ;
; 0.600 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[1]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; SystemControl:S0|AddressGen:AG0|Address[2]              ; SystemControl:S0|AddressGen:AG0|Address[2]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.843      ;
; 0.603 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; SystemControl:S0|AddressGen:AG0|Address[3]              ; SystemControl:S0|AddressGen:AG0|Address[3]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 0.847      ;
; 0.620 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[0]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 0.863      ;
; 0.650 ; SystemControl:S0|AddressGen:AG0|Address[7]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 0.893      ;
; 0.652 ; SystemControl:S0|AddressGen:AG0|Address[5]              ; SystemControl:S0|AddressGen:AG0|Address[5]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 0.895      ;
; 0.654 ; SystemControl:S0|AddressGen:AG0|Address[4]              ; SystemControl:S0|AddressGen:AG0|Address[4]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 0.897      ;
; 0.750 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 0.993      ;
; 0.750 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 0.993      ;
; 0.753 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 0.996      ;
; 0.758 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.001      ;
; 0.762 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.005      ;
; 0.811 ; SystemControl:S0|AddressGen:AG0|Address[6]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.054      ;
; 0.875 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.118      ;
; 0.886 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[2]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.129      ;
; 0.889 ; SystemControl:S0|AddressGen:AG0|Address[2]              ; SystemControl:S0|AddressGen:AG0|Address[3]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.132      ;
; 0.891 ; SystemControl:S0|AddressGen:AG0|Address[3]              ; SystemControl:S0|AddressGen:AG0|Address[4]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.134      ;
; 0.893 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[1]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.136      ;
; 0.900 ; SystemControl:S0|AddressGen:AG0|Address[2]              ; SystemControl:S0|AddressGen:AG0|Address[4]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.143      ;
; 0.902 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.145      ;
; 0.904 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[2]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.147      ;
; 0.939 ; SystemControl:S0|AddressGen:AG0|Address[5]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.182      ;
; 0.942 ; SystemControl:S0|AddressGen:AG0|Address[4]              ; SystemControl:S0|AddressGen:AG0|Address[5]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.185      ;
; 0.953 ; SystemControl:S0|AddressGen:AG0|Address[4]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.196      ;
; 0.974 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.217      ;
; 0.976 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; Clock        ; Clock       ; 0.000        ; 0.071      ; 1.218      ;
; 0.985 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[3]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.228      ;
; 0.985 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.228      ;
; 0.987 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; Clock        ; Clock       ; 0.000        ; 0.071      ; 1.229      ;
; 0.990 ; SystemControl:S0|AddressGen:AG0|Address[3]              ; SystemControl:S0|AddressGen:AG0|Address[5]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.233      ;
; 0.996 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[4]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.239      ;
; 0.999 ; SystemControl:S0|AddressGen:AG0|Address[2]              ; SystemControl:S0|AddressGen:AG0|Address[5]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.242      ;
; 1.001 ; SystemControl:S0|AddressGen:AG0|Address[3]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.244      ;
; 1.003 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[3]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.246      ;
; 1.009 ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; SystemControl:S0|AddressGen:AG0|Address[0]              ; Clock        ; Clock       ; 0.000        ; 0.078      ; 1.258      ;
; 1.010 ; SystemControl:S0|AddressGen:AG0|Address[2]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.253      ;
; 1.014 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[4]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.257      ;
; 1.023 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.266      ;
; 1.028 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; Clock        ; Clock       ; 0.000        ; 0.073      ; 1.272      ;
; 1.031 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.274      ;
; 1.037 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; Clock        ; Clock       ; 0.000        ; 0.073      ; 1.281      ;
; 1.037 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.073      ; 1.281      ;
; 1.038 ; SystemControl:S0|AddressGen:AG0|Address[5]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.281      ;
; 1.040 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.283      ;
; 1.042 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.285      ;
; 1.045 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.288      ;
; 1.047 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; Clock        ; Clock       ; 0.000        ; 0.074      ; 1.292      ;
; 1.052 ; SystemControl:S0|AddressGen:AG0|Address[4]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.295      ;
; 1.088 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; Clock        ; Clock       ; 0.000        ; 0.074      ; 1.333      ;
; 1.093 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 0.000        ; 0.069      ; 1.333      ;
; 1.095 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[5]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.338      ;
; 1.099 ; SystemControl:S0|AddressGen:AG0|Address[6]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.342      ;
; 1.100 ; SystemControl:S0|AddressGen:AG0|Address[3]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.343      ;
; 1.102 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.345      ;
; 1.106 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.349      ;
; 1.106 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.349      ;
; 1.108 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.076      ; 1.355      ;
; 1.109 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.074      ; 1.354      ;
; 1.109 ; SystemControl:S0|AddressGen:AG0|Address[2]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.352      ;
; 1.113 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[5]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.356      ;
; 1.124 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.367      ;
; 1.133 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.376      ;
; 1.136 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; Clock        ; Clock       ; 0.000        ; 0.073      ; 1.380      ;
; 1.140 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.076      ; 1.387      ;
; 1.141 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.384      ;
; 1.146 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.389      ;
; 1.147 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; Clock        ; Clock       ; 0.000        ; 0.073      ; 1.391      ;
; 1.147 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; Clock        ; Clock       ; 0.000        ; 0.073      ; 1.391      ;
; 1.157 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; Clock        ; Clock       ; 0.000        ; 0.074      ; 1.402      ;
; 1.159 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.402      ;
; 1.161 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; Clock        ; Clock       ; 0.000        ; 0.073      ; 1.405      ;
; 1.190 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; Clock        ; Clock       ; 0.000        ; 0.071      ; 1.432      ;
; 1.198 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; Clock        ; Clock       ; 0.000        ; 0.074      ; 1.443      ;
; 1.203 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.446      ;
; 1.205 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.448      ;
; 1.212 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.455      ;
; 1.216 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.459      ;
; 1.217 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; Clock        ; Clock       ; 0.000        ; 0.073      ; 1.461      ;
; 1.218 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; Clock        ; Clock       ; 0.000        ; 0.076      ; 1.465      ;
; 1.219 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.462      ;
; 1.219 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.074      ; 1.464      ;
; 1.219 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; Clock        ; Clock       ; 0.000        ; 0.074      ; 1.464      ;
; 1.223 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.466      ;
; 1.226 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.076      ; 1.473      ;
; 1.243 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.486      ;
; 1.246 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; Clock        ; Clock       ; 0.000        ; 0.073      ; 1.490      ;
; 1.250 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; Clock        ; Clock       ; 0.000        ; 0.076      ; 1.497      ;
; 1.251 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.494      ;
; 1.256 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.499      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 1.890      ;
; 97.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.525      ;
; 97.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.525      ;
; 97.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.525      ;
; 97.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.525      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.386      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.180      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.180      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.180      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.180      ;
; 97.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.150      ;
; 97.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.150      ;
; 97.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.150      ;
; 97.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.150      ;
; 97.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.150      ;
; 97.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.150      ;
; 97.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.150      ;
; 97.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.150      ;
; 97.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.150      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.924      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.894      ;
; 98.172 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.760      ;
; 98.172 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.760      ;
; 98.172 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.760      ;
; 98.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.764      ;
; 98.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.764      ;
; 98.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.764      ;
; 98.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.764      ;
; 98.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.764      ;
; 98.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.764      ;
; 98.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.764      ;
; 98.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.764      ;
; 98.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.764      ;
; 98.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.764      ;
; 98.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.764      ;
; 98.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.764      ;
; 98.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.730      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.698      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.698      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.698      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.680      ;
; 98.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.445      ;
; 98.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.445      ;
; 98.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.445      ;
; 98.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.445      ;
; 98.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.445      ;
; 98.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.445      ;
; 98.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.445      ;
; 98.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.445      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.105  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.348      ;
; 1.105  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.348      ;
; 1.105  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.348      ;
; 1.105  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.348      ;
; 1.105  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.348      ;
; 1.105  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.348      ;
; 1.105  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.348      ;
; 1.105  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.348      ;
; 1.349  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.592      ;
; 1.358  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.598      ;
; 1.358  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.598      ;
; 1.358  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.598      ;
; 1.387  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.630      ;
; 1.387  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.630      ;
; 1.387  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.630      ;
; 1.387  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.630      ;
; 1.387  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.630      ;
; 1.387  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.630      ;
; 1.387  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.630      ;
; 1.387  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.630      ;
; 1.387  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.630      ;
; 1.387  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.630      ;
; 1.387  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.630      ;
; 1.387  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.630      ;
; 1.388  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.628      ;
; 1.411  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.640      ;
; 1.411  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.640      ;
; 1.411  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.640      ;
; 1.575  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.816      ;
; 1.606  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.844      ;
; 1.793  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.032      ;
; 1.793  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.032      ;
; 1.793  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.032      ;
; 1.793  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.032      ;
; 1.793  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.032      ;
; 1.793  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.032      ;
; 1.793  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.032      ;
; 1.793  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.032      ;
; 1.793  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.032      ;
; 1.816  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.062      ;
; 1.816  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.062      ;
; 1.816  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.062      ;
; 1.816  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.062      ;
; 1.966  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.211      ;
; 2.122  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.368      ;
; 2.122  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.368      ;
; 2.122  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.368      ;
; 2.122  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.368      ;
; 51.347 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.293      ; 1.811      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clock'                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~porta_address_reg0 ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~porta_we_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~porta_datain_reg0  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|FirstPass                                                                                                                          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]                                                                                                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10]                                                                                                            ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11]                                                                                                            ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14]                                                                                                            ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]                                                                                                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]                                                                                                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]                                                                                                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]                                                                                                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]                                                                                                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]                                                                                                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]                                                                                                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]                                                                                                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]                                                                                                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|WriteEnable                                                                                                                        ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[0]                                                                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[1]                                                                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[2]                                                                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[3]                                                                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[4]                                                                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[5]                                                                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[6]                                                                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[7]                                                                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13]                                                                                                            ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15]                                                                                                            ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21]                                                                                                            ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23]                                                                                                            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12]                                                                                                            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[16]                                                                                                            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17]                                                                                                            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18]                                                                                                            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19]                                                                                                            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20]                                                                                                            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22]                                                                                                            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable                                                                                                                    ;
; 9.828 ; 9.828        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; CLOCK_50~input|o                                                                                                                                                   ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                     ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                       ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|FirstPass|clk                                                                                                                                               ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[0]|clk                                                                                                                                        ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[10]|clk                                                                                                                                       ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[11]|clk                                                                                                                                       ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[14]|clk                                                                                                                                       ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[1]|clk                                                                                                                                        ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[2]|clk                                                                                                                                        ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[3]|clk                                                                                                                                        ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[4]|clk                                                                                                                                        ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[5]|clk                                                                                                                                        ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[6]|clk                                                                                                                                        ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[7]|clk                                                                                                                                        ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[8]|clk                                                                                                                                        ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[9]|clk                                                                                                                                        ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|WriteEnable|clk                                                                                                                                             ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[0]|clk                                                                                                                                              ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[1]|clk                                                                                                                                              ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[2]|clk                                                                                                                                              ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[3]|clk                                                                                                                                              ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[4]|clk                                                                                                                                              ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[5]|clk                                                                                                                                              ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[6]|clk                                                                                                                                              ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[7]|clk                                                                                                                                              ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[12]|clk                                                                                                                                       ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[13]|clk                                                                                                                                       ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[15]|clk                                                                                                                                       ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[16]|clk                                                                                                                                       ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[17]|clk                                                                                                                                       ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[18]|clk                                                                                                                                       ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[19]|clk                                                                                                                                       ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[20]|clk                                                                                                                                       ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[21]|clk                                                                                                                                       ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[22]|clk                                                                                                                                       ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[23]|clk                                                                                                                                       ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|Enable|clk                                                                                                                                               ;
; 9.840 ; 9.840        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|Part2RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0|clk0                                                                                 ;
; 9.902 ; 10.120       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[0]                                                                                                                         ;
; 9.902 ; 10.120       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[1]                                                                                                                         ;
; 9.902 ; 10.120       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[2]                                                                                                                         ;
; 9.902 ; 10.120       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[3]                                                                                                                         ;
; 9.902 ; 10.120       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[4]                                                                                                                         ;
; 9.902 ; 10.120       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[5]                                                                                                                         ;
; 9.902 ; 10.120       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[6]                                                                                                                         ;
; 9.902 ; 10.120       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[7]                                                                                                                         ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|FirstPass                                                                                                                          ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]                                                                                                             ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10]                                                                                                            ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11]                                                                                                            ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12]                                                                                                            ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13]                                                                                                            ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14]                                                                                                            ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15]                                                                                                            ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[16]                                                                                                            ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17]                                                                                                            ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18]                                                                                                            ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19]                                                                                                            ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]                                                                                                             ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20]                                                                                                            ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21]                                                                                                            ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.505 ; 49.738       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                ;
; 49.505 ; 49.738       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                      ;
; 49.507 ; 49.740       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ;
; 49.579 ; 49.797       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                              ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                              ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                   ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                   ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                   ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                    ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                    ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                    ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                    ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                               ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                               ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                               ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                               ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                               ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                   ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                    ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                              ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                              ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                              ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                              ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                              ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                              ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                              ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                              ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; KEY[*]              ; Clock               ; 2.520 ; 2.902 ; Rise       ; Clock               ;
;  KEY[0]             ; Clock               ; 2.520 ; 2.902 ; Rise       ; Clock               ;
; altera_reserved_tdi ; altera_reserved_tck ; 5.815 ; 6.076 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.715 ; 7.718 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; KEY[*]              ; Clock               ; -2.083 ; -2.448 ; Rise       ; Clock               ;
;  KEY[0]             ; Clock               ; -2.083 ; -2.448 ; Rise       ; Clock               ;
; altera_reserved_tdi ; altera_reserved_tck ; -2.564 ; -2.799 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.699 ; -2.881 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; HEX0[*]             ; Clock               ; 15.257 ; 15.193 ; Rise       ; Clock               ;
;  HEX0[0]            ; Clock               ; 14.291 ; 14.180 ; Rise       ; Clock               ;
;  HEX0[1]            ; Clock               ; 15.163 ; 14.987 ; Rise       ; Clock               ;
;  HEX0[2]            ; Clock               ; 14.364 ; 14.217 ; Rise       ; Clock               ;
;  HEX0[3]            ; Clock               ; 13.078 ; 13.019 ; Rise       ; Clock               ;
;  HEX0[4]            ; Clock               ; 13.545 ; 13.453 ; Rise       ; Clock               ;
;  HEX0[5]            ; Clock               ; 15.257 ; 15.193 ; Rise       ; Clock               ;
;  HEX0[6]            ; Clock               ; 13.942 ; 13.928 ; Rise       ; Clock               ;
; HEX1[*]             ; Clock               ; 13.361 ; 13.400 ; Rise       ; Clock               ;
;  HEX1[0]            ; Clock               ; 12.565 ; 12.432 ; Rise       ; Clock               ;
;  HEX1[1]            ; Clock               ; 11.711 ; 11.603 ; Rise       ; Clock               ;
;  HEX1[2]            ; Clock               ; 12.299 ; 12.234 ; Rise       ; Clock               ;
;  HEX1[3]            ; Clock               ; 11.736 ; 11.683 ; Rise       ; Clock               ;
;  HEX1[4]            ; Clock               ; 12.608 ; 12.445 ; Rise       ; Clock               ;
;  HEX1[5]            ; Clock               ; 13.361 ; 13.400 ; Rise       ; Clock               ;
;  HEX1[6]            ; Clock               ; 13.125 ; 13.144 ; Rise       ; Clock               ;
; HEX4[*]             ; Clock               ; 8.900  ; 8.622  ; Rise       ; Clock               ;
;  HEX4[0]            ; Clock               ; 8.532  ; 8.242  ; Rise       ; Clock               ;
;  HEX4[1]            ; Clock               ; 8.900  ; 8.622  ; Rise       ; Clock               ;
;  HEX4[2]            ; Clock               ; 7.847  ; 7.660  ; Rise       ; Clock               ;
;  HEX4[3]            ; Clock               ; 7.823  ; 7.671  ; Rise       ; Clock               ;
;  HEX4[4]            ; Clock               ; 7.643  ; 7.476  ; Rise       ; Clock               ;
;  HEX4[5]            ; Clock               ; 7.638  ; 7.436  ; Rise       ; Clock               ;
;  HEX4[6]            ; Clock               ; 7.288  ; 7.427  ; Rise       ; Clock               ;
; HEX5[*]             ; Clock               ; 9.445  ; 8.929  ; Rise       ; Clock               ;
;  HEX5[0]            ; Clock               ; 7.494  ; 7.269  ; Rise       ; Clock               ;
;  HEX5[1]            ; Clock               ; 9.445  ; 8.929  ; Rise       ; Clock               ;
;  HEX5[2]            ; Clock               ; 7.531  ; 7.401  ; Rise       ; Clock               ;
;  HEX5[3]            ; Clock               ; 7.507  ; 7.288  ; Rise       ; Clock               ;
;  HEX5[4]            ; Clock               ; 7.585  ; 7.384  ; Rise       ; Clock               ;
;  HEX5[5]            ; Clock               ; 7.002  ; 6.841  ; Rise       ; Clock               ;
;  HEX5[6]            ; Clock               ; 7.425  ; 7.581  ; Rise       ; Clock               ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.640 ; 14.996 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; HEX0[*]             ; Clock               ; 12.146 ; 12.035 ; Rise       ; Clock               ;
;  HEX0[0]            ; Clock               ; 13.345 ; 13.148 ; Rise       ; Clock               ;
;  HEX0[1]            ; Clock               ; 14.209 ; 14.041 ; Rise       ; Clock               ;
;  HEX0[2]            ; Clock               ; 13.381 ; 13.346 ; Rise       ; Clock               ;
;  HEX0[3]            ; Clock               ; 12.146 ; 12.035 ; Rise       ; Clock               ;
;  HEX0[4]            ; Clock               ; 12.777 ; 12.451 ; Rise       ; Clock               ;
;  HEX0[5]            ; Clock               ; 14.439 ; 14.189 ; Rise       ; Clock               ;
;  HEX0[6]            ; Clock               ; 12.928 ; 12.956 ; Rise       ; Clock               ;
; HEX1[*]             ; Clock               ; 10.582 ; 10.492 ; Rise       ; Clock               ;
;  HEX1[0]            ; Clock               ; 11.376 ; 11.261 ; Rise       ; Clock               ;
;  HEX1[1]            ; Clock               ; 10.608 ; 10.492 ; Rise       ; Clock               ;
;  HEX1[2]            ; Clock               ; 11.261 ; 11.048 ; Rise       ; Clock               ;
;  HEX1[3]            ; Clock               ; 10.582 ; 10.519 ; Rise       ; Clock               ;
;  HEX1[4]            ; Clock               ; 11.413 ; 11.449 ; Rise       ; Clock               ;
;  HEX1[5]            ; Clock               ; 12.258 ; 12.211 ; Rise       ; Clock               ;
;  HEX1[6]            ; Clock               ; 11.960 ; 12.011 ; Rise       ; Clock               ;
; HEX4[*]             ; Clock               ; 6.532  ; 6.701  ; Rise       ; Clock               ;
;  HEX4[0]            ; Clock               ; 7.768  ; 7.452  ; Rise       ; Clock               ;
;  HEX4[1]            ; Clock               ; 8.125  ; 7.811  ; Rise       ; Clock               ;
;  HEX4[2]            ; Clock               ; 7.117  ; 6.941  ; Rise       ; Clock               ;
;  HEX4[3]            ; Clock               ; 7.094  ; 6.911  ; Rise       ; Clock               ;
;  HEX4[4]            ; Clock               ; 6.924  ; 6.707  ; Rise       ; Clock               ;
;  HEX4[5]            ; Clock               ; 6.908  ; 6.718  ; Rise       ; Clock               ;
;  HEX4[6]            ; Clock               ; 6.532  ; 6.701  ; Rise       ; Clock               ;
; HEX5[*]             ; Clock               ; 6.271  ; 6.117  ; Rise       ; Clock               ;
;  HEX5[0]            ; Clock               ; 6.743  ; 6.525  ; Rise       ; Clock               ;
;  HEX5[1]            ; Clock               ; 8.756  ; 8.161  ; Rise       ; Clock               ;
;  HEX5[2]            ; Clock               ; 6.846  ; 6.742  ; Rise       ; Clock               ;
;  HEX5[3]            ; Clock               ; 6.758  ; 6.545  ; Rise       ; Clock               ;
;  HEX5[4]            ; Clock               ; 6.909  ; 6.635  ; Rise       ; Clock               ;
;  HEX5[5]            ; Clock               ; 6.271  ; 6.117  ; Rise       ; Clock               ;
;  HEX5[6]            ; Clock               ; 6.658  ; 6.858  ; Rise       ; Clock               ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.226 ; 12.589 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clock               ; 16.968 ; 0.000         ;
; altera_reserved_tck ; 47.963 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.170 ; 0.000         ;
; Clock               ; 0.184 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.207 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.580 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; Clock               ; 9.202  ; 0.000             ;
; altera_reserved_tck ; 49.457 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clock'                                                                                                                                                              ;
+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.968 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.998      ;
; 16.992 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.974      ;
; 17.039 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.927      ;
; 17.040 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.926      ;
; 17.040 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.926      ;
; 17.048 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.918      ;
; 17.059 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.907      ;
; 17.072 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.894      ;
; 17.106 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.860      ;
; 17.112 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.854      ;
; 17.113 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.855      ;
; 17.120 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.846      ;
; 17.139 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.827      ;
; 17.160 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.808      ;
; 17.166 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.800      ;
; 17.168 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.798      ;
; 17.182 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.784      ;
; 17.192 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.774      ;
; 17.193 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.775      ;
; 17.235 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.733      ;
; 17.238 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.728      ;
; 17.240 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.726      ;
; 17.246 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.720      ;
; 17.254 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.712      ;
; 17.258 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.708      ;
; 17.259 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.707      ;
; 17.262 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.704      ;
; 17.272 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.692      ;
; 17.274 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.690      ;
; 17.282 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.682      ;
; 17.303 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.665      ;
; 17.304 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.664      ;
; 17.305 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.661      ;
; 17.307 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.661      ;
; 17.313 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.655      ;
; 17.315 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.653      ;
; 17.321 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.643      ;
; 17.323 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.641      ;
; 17.326 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.640      ;
; 17.331 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.633      ;
; 17.333 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.635      ;
; 17.338 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.628      ;
; 17.344 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.620      ;
; 17.346 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.618      ;
; 17.354 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.614      ;
; 17.354 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.610      ;
; 17.366 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.600      ;
; 17.373 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.593      ;
; 17.376 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.592      ;
; 17.380 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.588      ;
; 17.381 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.583      ;
; 17.382 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.584      ;
; 17.383 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.581      ;
; 17.383 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.585      ;
; 17.384 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.584      ;
; 17.386 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.578      ;
; 17.388 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.576      ;
; 17.396 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.568      ;
; 17.398 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.568      ;
; 17.405 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.559      ;
; 17.406 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.560      ;
; 17.407 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.557      ;
; 17.413 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.553      ;
; 17.413 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.555      ;
; 17.417 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.549      ;
; 17.418 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[16] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.548      ;
; 17.418 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.548      ;
; 17.430 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.536      ;
; 17.435 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.531      ;
; 17.435 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.533      ;
; 17.436 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[16] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.530      ;
; 17.436 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.530      ;
; 17.440 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.526      ;
; 17.442 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.524      ;
; 17.445 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.521      ;
; 17.447 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.517      ;
; 17.450 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.516      ;
; 17.453 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.511      ;
; 17.455 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.509      ;
; 17.458 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.508      ;
; 17.470 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.494      ;
; 17.472 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.492      ;
; 17.472 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.492      ;
; 17.474 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.490      ;
; 17.478 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.488      ;
; 17.480 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.484      ;
; 17.485 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.481      ;
; 17.486 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.478      ;
; 17.488 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.476      ;
; 17.489 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.477      ;
; 17.490 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[16] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.476      ;
; 17.490 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.476      ;
; 17.496 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.468      ;
; 17.497 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.469      ;
; 17.502 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.464      ;
; 17.503 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.465      ;
; 17.503 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[16] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.463      ;
; 17.503 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17] ; Clock        ; Clock       ; 20.000       ; -0.041     ; 2.463      ;
; 17.504 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 20.000       ; -0.039     ; 2.464      ;
; 17.519 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; Clock        ; Clock       ; 20.000       ; -0.043     ; 2.445      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.963 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 2.335      ;
; 47.977 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 2.306      ;
; 47.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 2.286      ;
; 48.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 2.167      ;
; 48.154 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.125      ;
; 48.536 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.748      ;
; 48.650 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.628      ;
; 48.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.619      ;
; 48.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.544      ;
; 48.786 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.498      ;
; 48.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.450      ;
; 48.878 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.406      ;
; 48.937 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.340      ;
; 48.952 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.329      ;
; 49.061 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.216      ;
; 49.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.176      ;
; 49.908 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 0.370      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.969      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.969      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.969      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.969      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.969      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.967      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.967      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.967      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.967      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.942      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.942      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.942      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.942      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.942      ;
; 98.034 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.194     ; 1.779      ;
; 98.037 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.194     ; 1.776      ;
; 98.037 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.194     ; 1.776      ;
; 98.038 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.194     ; 1.775      ;
; 98.039 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.194     ; 1.774      ;
; 98.087 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.861      ;
; 98.087 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.861      ;
; 98.087 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.861      ;
; 98.087 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.861      ;
; 98.087 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.861      ;
; 98.087 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.861      ;
; 98.087 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.861      ;
; 98.087 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.861      ;
; 98.115 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.194     ; 1.698      ;
; 98.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.840      ;
; 98.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.843      ;
; 98.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.840      ;
; 98.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.843      ;
; 98.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.840      ;
; 98.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.843      ;
; 98.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.840      ;
; 98.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.843      ;
; 98.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.840      ;
; 98.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.843      ;
; 98.136 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.194     ; 1.677      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.776      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.776      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.776      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.776      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.776      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.776      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.776      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.776      ;
; 98.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.784      ;
; 98.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.784      ;
; 98.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.784      ;
; 98.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.784      ;
; 98.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.784      ;
; 98.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.779      ;
; 98.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.779      ;
; 98.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.779      ;
; 98.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.773      ;
; 98.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.773      ;
; 98.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.773      ;
; 98.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.751      ;
; 98.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.751      ;
; 98.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.751      ;
; 98.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.751      ;
; 98.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.751      ;
; 98.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.751      ;
; 98.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.751      ;
; 98.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.751      ;
; 98.207 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.194     ; 1.606      ;
; 98.230 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.734      ;
; 98.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.724      ;
; 98.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.724      ;
; 98.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.724      ;
; 98.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.724      ;
; 98.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.711      ;
; 98.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.711      ;
; 98.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.711      ;
; 98.283 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.680      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.685      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.660      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.660      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.660      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.660      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.660      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.660      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.170 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.197      ; 0.471      ;
; 0.170 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.197      ; 0.471      ;
; 0.177 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.197      ; 0.478      ;
; 0.179 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.197      ; 0.480      ;
; 0.181 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.197      ; 0.482      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                    ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.185 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.197      ; 0.486      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                    ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                    ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.197      ; 0.491      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.194 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.197      ; 0.495      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.485      ;
; 0.200 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.204 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.490      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.330      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.330      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.491      ;
; 0.205 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.206 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.492      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.333      ;
; 0.208 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.334      ;
; 0.208 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                   ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.333      ;
; 0.209 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.335      ;
; 0.210 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.335      ;
; 0.214 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.500      ;
; 0.216 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.341      ;
; 0.219 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.345      ;
; 0.246 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.372      ;
; 0.255 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.382      ;
; 0.261 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.391      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.393      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.390      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.396      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.399      ;
; 0.277 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.403      ;
; 0.277 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.403      ;
; 0.286 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.411      ;
; 0.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.414      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.416      ;
; 0.294 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.420      ;
; 0.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.425      ;
; 0.304 ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                              ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.430      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clock'                                                                                                                                                              ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.184 ; SystemControl:S0|AddressGen:AG0|WriteEnable             ; SystemControl:S0|AddressGen:AG0|WriteEnable             ; Clock        ; Clock       ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SystemControl:S0|AddressGen:AG0|FirstPass               ; SystemControl:S0|AddressGen:AG0|FirstPass               ; Clock        ; Clock       ; 0.000        ; 0.039      ; 0.307      ;
; 0.191 ; SystemControl:S0|AddressGen:AG0|FirstPass               ; SystemControl:S0|AddressGen:AG0|WriteEnable             ; Clock        ; Clock       ; 0.000        ; 0.039      ; 0.314      ;
; 0.291 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.416      ;
; 0.293 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.299 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[1]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; SystemControl:S0|AddressGen:AG0|Address[3]              ; SystemControl:S0|AddressGen:AG0|Address[3]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; SystemControl:S0|AddressGen:AG0|Address[2]              ; SystemControl:S0|AddressGen:AG0|Address[2]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.426      ;
; 0.307 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[0]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.432      ;
; 0.330 ; SystemControl:S0|AddressGen:AG0|Address[5]              ; SystemControl:S0|AddressGen:AG0|Address[5]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.455      ;
; 0.334 ; SystemControl:S0|AddressGen:AG0|Address[7]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.459      ;
; 0.335 ; SystemControl:S0|AddressGen:AG0|Address[4]              ; SystemControl:S0|AddressGen:AG0|Address[4]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.460      ;
; 0.361 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.486      ;
; 0.362 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.487      ;
; 0.362 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.487      ;
; 0.368 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.493      ;
; 0.369 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.494      ;
; 0.401 ; SystemControl:S0|AddressGen:AG0|Address[6]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.526      ;
; 0.442 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.567      ;
; 0.449 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[2]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; SystemControl:S0|AddressGen:AG0|Address[3]              ; SystemControl:S0|AddressGen:AG0|Address[4]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.575      ;
; 0.459 ; SystemControl:S0|AddressGen:AG0|Address[2]              ; SystemControl:S0|AddressGen:AG0|Address[3]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[1]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.585      ;
; 0.462 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; SystemControl:S0|AddressGen:AG0|Address[2]              ; SystemControl:S0|AddressGen:AG0|Address[4]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[2]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.588      ;
; 0.479 ; SystemControl:S0|AddressGen:AG0|Address[5]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.604      ;
; 0.493 ; SystemControl:S0|AddressGen:AG0|Address[4]              ; SystemControl:S0|AddressGen:AG0|Address[5]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.618      ;
; 0.496 ; SystemControl:S0|AddressGen:AG0|Address[4]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.621      ;
; 0.497 ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; SystemControl:S0|AddressGen:AG0|Address[0]              ; Clock        ; Clock       ; 0.000        ; 0.047      ; 0.628      ;
; 0.505 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.630      ;
; 0.506 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.631      ;
; 0.508 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.633      ;
; 0.511 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.636      ;
; 0.511 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.636      ;
; 0.512 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[3]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.637      ;
; 0.513 ; SystemControl:S0|AddressGen:AG0|Address[3]              ; SystemControl:S0|AddressGen:AG0|Address[5]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.638      ;
; 0.515 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[4]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.640      ;
; 0.516 ; SystemControl:S0|AddressGen:AG0|Address[3]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.641      ;
; 0.517 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.642      ;
; 0.518 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.645      ;
; 0.518 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.643      ;
; 0.519 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.646      ;
; 0.520 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.645      ;
; 0.521 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.646      ;
; 0.522 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.649      ;
; 0.525 ; SystemControl:S0|AddressGen:AG0|Address[2]              ; SystemControl:S0|AddressGen:AG0|Address[5]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.650      ;
; 0.526 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[3]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.651      ;
; 0.528 ; SystemControl:S0|AddressGen:AG0|Address[2]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.653      ;
; 0.529 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[4]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.654      ;
; 0.533 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.660      ;
; 0.536 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.663      ;
; 0.542 ; SystemControl:S0|AddressGen:AG0|Address[5]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.667      ;
; 0.543 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; Clock        ; Clock       ; 0.000        ; 0.039      ; 0.666      ;
; 0.559 ; SystemControl:S0|AddressGen:AG0|Address[6]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.684      ;
; 0.559 ; SystemControl:S0|AddressGen:AG0|Address[4]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.684      ;
; 0.572 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.045      ; 0.701      ;
; 0.573 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.698      ;
; 0.574 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.699      ;
; 0.576 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.701      ;
; 0.578 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[5]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.703      ;
; 0.579 ; SystemControl:S0|AddressGen:AG0|Address[3]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.704      ;
; 0.581 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.706      ;
; 0.581 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.045      ; 0.710      ;
; 0.584 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.711      ;
; 0.584 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.709      ;
; 0.585 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.712      ;
; 0.586 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.711      ;
; 0.587 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.712      ;
; 0.589 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.714      ;
; 0.589 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.716      ;
; 0.591 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.718      ;
; 0.591 ; SystemControl:S0|AddressGen:AG0|Address[2]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.716      ;
; 0.592 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.717      ;
; 0.592 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[5]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.717      ;
; 0.595 ; SystemControl:S0|AddressGen:AG0|Address[0]              ; SystemControl:S0|AddressGen:AG0|Address[6]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.720      ;
; 0.599 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.726      ;
; 0.601 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.728      ;
; 0.602 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.729      ;
; 0.635 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.760      ;
; 0.637 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21] ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.764      ;
; 0.638 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; Clock        ; Clock       ; 0.000        ; 0.045      ; 0.767      ;
; 0.639 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.764      ;
; 0.640 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.765      ;
; 0.642 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.767      ;
; 0.643 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.768      ;
; 0.644 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19] ; Clock        ; Clock       ; 0.000        ; 0.039      ; 0.767      ;
; 0.644 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13] ; Clock        ; Clock       ; 0.000        ; 0.045      ; 0.773      ;
; 0.644 ; SystemControl:S0|AddressGen:AG0|Address[1]              ; SystemControl:S0|AddressGen:AG0|Address[7]              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.769      ;
; 0.647 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22] ; Clock        ; Clock       ; 0.000        ; 0.039      ; 0.770      ;
; 0.647 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10] ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15] ; Clock        ; Clock       ; 0.000        ; 0.045      ; 0.776      ;
; 0.649 ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; SystemControl:S0|AddressGen:AG0|Address[1]              ; Clock        ; Clock       ; 0.000        ; 0.047      ; 0.780      ;
; 0.650 ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]  ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.775      ;
; 0.652 ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable         ; SystemControl:S0|AddressGen:AG0|Address[2]              ; Clock        ; Clock       ; 0.000        ; 0.047      ; 0.783      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.070      ;
; 98.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.414      ;
; 98.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.414      ;
; 98.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.414      ;
; 98.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.414      ;
; 98.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.367      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.212      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.212      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.212      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.212      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.212      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.212      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.212      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.212      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.212      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.208      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.208      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.208      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.208      ;
; 98.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.092      ;
; 98.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.083      ;
; 98.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 0.995      ;
; 98.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 0.995      ;
; 98.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 0.995      ;
; 98.977 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.984      ;
; 98.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.974      ;
; 98.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.974      ;
; 98.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.974      ;
; 98.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.974      ;
; 98.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.974      ;
; 98.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.974      ;
; 98.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.974      ;
; 98.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.974      ;
; 98.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.974      ;
; 98.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.974      ;
; 98.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.974      ;
; 98.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.974      ;
; 98.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.963      ;
; 98.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.963      ;
; 98.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.963      ;
; 99.016 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.947      ;
; 99.171 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.793      ;
; 99.171 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.793      ;
; 99.171 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.793      ;
; 99.171 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.793      ;
; 99.171 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.793      ;
; 99.171 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.793      ;
; 99.171 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.793      ;
; 99.171 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.793      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.580  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.704      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.704      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.704      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.704      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.704      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.704      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.704      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.704      ;
; 0.708  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.709  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.832      ;
; 0.723  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.844      ;
; 0.723  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.844      ;
; 0.723  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.844      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.858      ;
; 0.758  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.869      ;
; 0.758  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.869      ;
; 0.758  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.869      ;
; 0.825  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.948      ;
; 0.842  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.961      ;
; 0.929  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.055      ;
; 0.929  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.055      ;
; 0.929  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.055      ;
; 0.929  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.055      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.066      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.066      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.066      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.066      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.066      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.066      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.066      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.066      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.066      ;
; 1.020  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.147      ;
; 1.089  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.215      ;
; 1.089  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.215      ;
; 1.089  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.215      ;
; 1.089  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.215      ;
; 50.501 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.359      ; 0.944      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clock'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.202  ; 9.432        ; 0.230          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~porta_address_reg0 ;
; 9.202  ; 9.432        ; 0.230          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~porta_we_reg       ;
; 9.204  ; 9.434        ; 0.230          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~porta_datain_reg0  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[0]                                                                                                                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[1]                                                                                                                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[2]                                                                                                                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[3]                                                                                                                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[4]                                                                                                                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[5]                                                                                                                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[6]                                                                                                                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[7]                                                                                                                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|FirstPass                                                                                                                          ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]                                                                                                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[12]                                                                                                            ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[13]                                                                                                            ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[15]                                                                                                            ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[16]                                                                                                            ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[17]                                                                                                            ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[18]                                                                                                            ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[19]                                                                                                            ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]                                                                                                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[20]                                                                                                            ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[21]                                                                                                            ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[22]                                                                                                            ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[23]                                                                                                            ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]                                                                                                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]                                                                                                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]                                                                                                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]                                                                                                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]                                                                                                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]                                                                                                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|Enable                                                                                                                    ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|WriteEnable                                                                                                                        ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10]                                                                                                            ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11]                                                                                                            ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14]                                                                                                            ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]                                                                                                             ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]                                                                                                             ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[0]|clk                                                                                                                                              ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[1]|clk                                                                                                                                              ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[2]|clk                                                                                                                                              ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[3]|clk                                                                                                                                              ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[4]|clk                                                                                                                                              ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[5]|clk                                                                                                                                              ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[6]|clk                                                                                                                                              ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|Address[7]|clk                                                                                                                                              ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[12]|clk                                                                                                                                       ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[13]|clk                                                                                                                                       ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[15]|clk                                                                                                                                       ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[16]|clk                                                                                                                                       ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[17]|clk                                                                                                                                       ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[18]|clk                                                                                                                                       ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[19]|clk                                                                                                                                       ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[20]|clk                                                                                                                                       ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[21]|clk                                                                                                                                       ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[22]|clk                                                                                                                                       ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[23]|clk                                                                                                                                       ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|Enable|clk                                                                                                                                               ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|Part2RAM_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0|clk0                                                                                 ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|FirstPass|clk                                                                                                                                               ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[0]|clk                                                                                                                                        ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[10]|clk                                                                                                                                       ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[11]|clk                                                                                                                                       ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[14]|clk                                                                                                                                       ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[1]|clk                                                                                                                                        ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[2]|clk                                                                                                                                        ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[3]|clk                                                                                                                                        ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[4]|clk                                                                                                                                        ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[5]|clk                                                                                                                                        ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[6]|clk                                                                                                                                        ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[7]|clk                                                                                                                                        ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[8]|clk                                                                                                                                        ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|T0|ClockCount[9]|clk                                                                                                                                        ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; S0|AG0|WriteEnable|clk                                                                                                                                             ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; CLOCK_50~input|o                                                                                                                                                   ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                     ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clock ; Rise       ; CLOCK_50~input|i                                                                                                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; CLOCK_50~input|i                                                                                                                                                   ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|FirstPass                                                                                                                          ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[0]                                                                                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[10]                                                                                                            ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[11]                                                                                                            ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[14]                                                                                                            ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[1]                                                                                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[2]                                                                                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[3]                                                                                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[4]                                                                                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[5]                                                                                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[6]                                                                                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[7]                                                                                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[8]                                                                                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Timer:T0|ClockCount[9]                                                                                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|WriteEnable                                                                                                                        ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[0]                                                                                                                         ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[1]                                                                                                                         ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[2]                                                                                                                         ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[3]                                                                                                                         ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[4]                                                                                                                         ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; Clock ; Rise       ; SystemControl:S0|AddressGen:AG0|Address[5]                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                      ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|altsyncram_lfa2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                 ;
; 49.475 ; 49.691       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                   ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                   ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                   ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                   ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                    ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                    ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                    ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                    ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                               ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                               ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                               ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                               ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SystemControl:S0|Part2RAM:Part2RAM_inst|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                               ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; KEY[*]              ; Clock               ; 1.406 ; 2.144 ; Rise       ; Clock               ;
;  KEY[0]             ; Clock               ; 1.406 ; 2.144 ; Rise       ; Clock               ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.924 ; 2.968 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.304 ; 3.460 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; KEY[*]              ; Clock               ; -1.159 ; -1.884 ; Rise       ; Clock               ;
;  KEY[0]             ; Clock               ; -1.159 ; -1.884 ; Rise       ; Clock               ;
; altera_reserved_tdi ; altera_reserved_tck ; -1.299 ; -1.292 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.986 ; -1.120 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; HEX0[*]             ; Clock               ; 8.691 ; 8.895 ; Rise       ; Clock               ;
;  HEX0[0]            ; Clock               ; 7.917 ; 8.058 ; Rise       ; Clock               ;
;  HEX0[1]            ; Clock               ; 8.603 ; 8.810 ; Rise       ; Clock               ;
;  HEX0[2]            ; Clock               ; 7.916 ; 8.121 ; Rise       ; Clock               ;
;  HEX0[3]            ; Clock               ; 7.255 ; 7.328 ; Rise       ; Clock               ;
;  HEX0[4]            ; Clock               ; 7.506 ; 7.522 ; Rise       ; Clock               ;
;  HEX0[5]            ; Clock               ; 8.691 ; 8.895 ; Rise       ; Clock               ;
;  HEX0[6]            ; Clock               ; 7.904 ; 7.722 ; Rise       ; Clock               ;
; HEX1[*]             ; Clock               ; 7.573 ; 7.630 ; Rise       ; Clock               ;
;  HEX1[0]            ; Clock               ; 6.806 ; 6.900 ; Rise       ; Clock               ;
;  HEX1[1]            ; Clock               ; 6.318 ; 6.416 ; Rise       ; Clock               ;
;  HEX1[2]            ; Clock               ; 6.686 ; 6.752 ; Rise       ; Clock               ;
;  HEX1[3]            ; Clock               ; 6.386 ; 6.417 ; Rise       ; Clock               ;
;  HEX1[4]            ; Clock               ; 6.818 ; 6.941 ; Rise       ; Clock               ;
;  HEX1[5]            ; Clock               ; 7.573 ; 7.630 ; Rise       ; Clock               ;
;  HEX1[6]            ; Clock               ; 7.514 ; 7.410 ; Rise       ; Clock               ;
; HEX4[*]             ; Clock               ; 5.102 ; 5.154 ; Rise       ; Clock               ;
;  HEX4[0]            ; Clock               ; 4.901 ; 4.854 ; Rise       ; Clock               ;
;  HEX4[1]            ; Clock               ; 5.102 ; 5.154 ; Rise       ; Clock               ;
;  HEX4[2]            ; Clock               ; 4.536 ; 4.598 ; Rise       ; Clock               ;
;  HEX4[3]            ; Clock               ; 4.606 ; 4.579 ; Rise       ; Clock               ;
;  HEX4[4]            ; Clock               ; 4.474 ; 4.351 ; Rise       ; Clock               ;
;  HEX4[5]            ; Clock               ; 4.447 ; 4.432 ; Rise       ; Clock               ;
;  HEX4[6]            ; Clock               ; 4.313 ; 4.357 ; Rise       ; Clock               ;
; HEX5[*]             ; Clock               ; 5.883 ; 5.721 ; Rise       ; Clock               ;
;  HEX5[0]            ; Clock               ; 4.351 ; 4.333 ; Rise       ; Clock               ;
;  HEX5[1]            ; Clock               ; 5.883 ; 5.721 ; Rise       ; Clock               ;
;  HEX5[2]            ; Clock               ; 4.381 ; 4.418 ; Rise       ; Clock               ;
;  HEX5[3]            ; Clock               ; 4.379 ; 4.362 ; Rise       ; Clock               ;
;  HEX5[4]            ; Clock               ; 4.420 ; 4.423 ; Rise       ; Clock               ;
;  HEX5[5]            ; Clock               ; 4.109 ; 4.070 ; Rise       ; Clock               ;
;  HEX5[6]            ; Clock               ; 4.453 ; 4.426 ; Rise       ; Clock               ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.279 ; 8.735 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; HEX0[*]             ; Clock               ; 6.569 ; 6.679 ; Rise       ; Clock               ;
;  HEX0[0]            ; Clock               ; 7.198 ; 7.374 ; Rise       ; Clock               ;
;  HEX0[1]            ; Clock               ; 7.933 ; 8.118 ; Rise       ; Clock               ;
;  HEX0[2]            ; Clock               ; 7.285 ; 7.402 ; Rise       ; Clock               ;
;  HEX0[3]            ; Clock               ; 6.569 ; 6.679 ; Rise       ; Clock               ;
;  HEX0[4]            ; Clock               ; 6.808 ; 6.971 ; Rise       ; Clock               ;
;  HEX0[5]            ; Clock               ; 8.004 ; 8.274 ; Rise       ; Clock               ;
;  HEX0[6]            ; Clock               ; 7.224 ; 7.024 ; Rise       ; Clock               ;
; HEX1[*]             ; Clock               ; 5.678 ; 5.734 ; Rise       ; Clock               ;
;  HEX1[0]            ; Clock               ; 6.115 ; 6.198 ; Rise       ; Clock               ;
;  HEX1[1]            ; Clock               ; 5.678 ; 5.735 ; Rise       ; Clock               ;
;  HEX1[2]            ; Clock               ; 5.971 ; 6.201 ; Rise       ; Clock               ;
;  HEX1[3]            ; Clock               ; 5.685 ; 5.734 ; Rise       ; Clock               ;
;  HEX1[4]            ; Clock               ; 6.266 ; 6.231 ; Rise       ; Clock               ;
;  HEX1[5]            ; Clock               ; 6.848 ; 6.979 ; Rise       ; Clock               ;
;  HEX1[6]            ; Clock               ; 6.834 ; 6.723 ; Rise       ; Clock               ;
; HEX4[*]             ; Clock               ; 3.849 ; 3.876 ; Rise       ; Clock               ;
;  HEX4[0]            ; Clock               ; 4.398 ; 4.410 ; Rise       ; Clock               ;
;  HEX4[1]            ; Clock               ; 4.589 ; 4.640 ; Rise       ; Clock               ;
;  HEX4[2]            ; Clock               ; 4.131 ; 4.134 ; Rise       ; Clock               ;
;  HEX4[3]            ; Clock               ; 4.122 ; 4.118 ; Rise       ; Clock               ;
;  HEX4[4]            ; Clock               ; 4.062 ; 3.957 ; Rise       ; Clock               ;
;  HEX4[5]            ; Clock               ; 3.985 ; 3.965 ; Rise       ; Clock               ;
;  HEX4[6]            ; Clock               ; 3.849 ; 3.876 ; Rise       ; Clock               ;
; HEX5[*]             ; Clock               ; 3.678 ; 3.657 ; Rise       ; Clock               ;
;  HEX5[0]            ; Clock               ; 3.910 ; 3.909 ; Rise       ; Clock               ;
;  HEX5[1]            ; Clock               ; 5.520 ; 5.282 ; Rise       ; Clock               ;
;  HEX5[2]            ; Clock               ; 3.981 ; 4.048 ; Rise       ; Clock               ;
;  HEX5[3]            ; Clock               ; 3.940 ; 3.940 ; Rise       ; Clock               ;
;  HEX5[4]            ; Clock               ; 4.036 ; 3.996 ; Rise       ; Clock               ;
;  HEX5[5]            ; Clock               ; 3.678 ; 3.657 ; Rise       ; Clock               ;
;  HEX5[6]            ; Clock               ; 4.015 ; 4.004 ; Rise       ; Clock               ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.023 ; 7.480 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 13.778 ; 0.170 ; 47.994   ; 0.580   ; 9.202               ;
;  Clock               ; 13.778 ; 0.184 ; N/A      ; N/A     ; 9.202               ;
;  altera_reserved_tck ; 45.426 ; 0.170 ; 47.994   ; 0.580   ; 49.457              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clock               ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; KEY[*]              ; Clock               ; 2.786 ; 3.357 ; Rise       ; Clock               ;
;  KEY[0]             ; Clock               ; 2.786 ; 3.357 ; Rise       ; Clock               ;
; altera_reserved_tdi ; altera_reserved_tck ; 6.174 ; 6.272 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.908 ; 7.842 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; KEY[*]              ; Clock               ; -1.159 ; -1.884 ; Rise       ; Clock               ;
;  KEY[0]             ; Clock               ; -1.159 ; -1.884 ; Rise       ; Clock               ;
; altera_reserved_tdi ; altera_reserved_tck ; -1.299 ; -1.292 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.986 ; -1.120 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; HEX0[*]             ; Clock               ; 16.810 ; 16.851 ; Rise       ; Clock               ;
;  HEX0[0]            ; Clock               ; 15.698 ; 15.655 ; Rise       ; Clock               ;
;  HEX0[1]            ; Clock               ; 16.684 ; 16.648 ; Rise       ; Clock               ;
;  HEX0[2]            ; Clock               ; 15.743 ; 15.681 ; Rise       ; Clock               ;
;  HEX0[3]            ; Clock               ; 14.379 ; 14.366 ; Rise       ; Clock               ;
;  HEX0[4]            ; Clock               ; 14.968 ; 14.853 ; Rise       ; Clock               ;
;  HEX0[5]            ; Clock               ; 16.810 ; 16.851 ; Rise       ; Clock               ;
;  HEX0[6]            ; Clock               ; 15.394 ; 15.282 ; Rise       ; Clock               ;
; HEX1[*]             ; Clock               ; 14.738 ; 14.851 ; Rise       ; Clock               ;
;  HEX1[0]            ; Clock               ; 13.809 ; 13.701 ; Rise       ; Clock               ;
;  HEX1[1]            ; Clock               ; 12.871 ; 12.781 ; Rise       ; Clock               ;
;  HEX1[2]            ; Clock               ; 13.505 ; 13.486 ; Rise       ; Clock               ;
;  HEX1[3]            ; Clock               ; 12.900 ; 12.871 ; Rise       ; Clock               ;
;  HEX1[4]            ; Clock               ; 13.831 ; 13.711 ; Rise       ; Clock               ;
;  HEX1[5]            ; Clock               ; 14.738 ; 14.851 ; Rise       ; Clock               ;
;  HEX1[6]            ; Clock               ; 14.541 ; 14.512 ; Rise       ; Clock               ;
; HEX4[*]             ; Clock               ; 9.806  ; 9.583  ; Rise       ; Clock               ;
;  HEX4[0]            ; Clock               ; 9.421  ; 9.125  ; Rise       ; Clock               ;
;  HEX4[1]            ; Clock               ; 9.806  ; 9.583  ; Rise       ; Clock               ;
;  HEX4[2]            ; Clock               ; 8.618  ; 8.518  ; Rise       ; Clock               ;
;  HEX4[3]            ; Clock               ; 8.658  ; 8.475  ; Rise       ; Clock               ;
;  HEX4[4]            ; Clock               ; 8.465  ; 8.263  ; Rise       ; Clock               ;
;  HEX4[5]            ; Clock               ; 8.413  ; 8.276  ; Rise       ; Clock               ;
;  HEX4[6]            ; Clock               ; 8.070  ; 8.224  ; Rise       ; Clock               ;
; HEX5[*]             ; Clock               ; 10.455 ; 10.060 ; Rise       ; Clock               ;
;  HEX5[0]            ; Clock               ; 8.283  ; 8.080  ; Rise       ; Clock               ;
;  HEX5[1]            ; Clock               ; 10.455 ; 10.060 ; Rise       ; Clock               ;
;  HEX5[2]            ; Clock               ; 8.315  ; 8.226  ; Rise       ; Clock               ;
;  HEX5[3]            ; Clock               ; 8.277  ; 8.100  ; Rise       ; Clock               ;
;  HEX5[4]            ; Clock               ; 8.362  ; 8.205  ; Rise       ; Clock               ;
;  HEX5[5]            ; Clock               ; 7.756  ; 7.601  ; Rise       ; Clock               ;
;  HEX5[6]            ; Clock               ; 8.251  ; 8.359  ; Rise       ; Clock               ;
; altera_reserved_tdo ; altera_reserved_tck ; 15.754 ; 16.334 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; HEX0[*]             ; Clock               ; 6.569 ; 6.679 ; Rise       ; Clock               ;
;  HEX0[0]            ; Clock               ; 7.198 ; 7.374 ; Rise       ; Clock               ;
;  HEX0[1]            ; Clock               ; 7.933 ; 8.118 ; Rise       ; Clock               ;
;  HEX0[2]            ; Clock               ; 7.285 ; 7.402 ; Rise       ; Clock               ;
;  HEX0[3]            ; Clock               ; 6.569 ; 6.679 ; Rise       ; Clock               ;
;  HEX0[4]            ; Clock               ; 6.808 ; 6.971 ; Rise       ; Clock               ;
;  HEX0[5]            ; Clock               ; 8.004 ; 8.274 ; Rise       ; Clock               ;
;  HEX0[6]            ; Clock               ; 7.224 ; 7.024 ; Rise       ; Clock               ;
; HEX1[*]             ; Clock               ; 5.678 ; 5.734 ; Rise       ; Clock               ;
;  HEX1[0]            ; Clock               ; 6.115 ; 6.198 ; Rise       ; Clock               ;
;  HEX1[1]            ; Clock               ; 5.678 ; 5.735 ; Rise       ; Clock               ;
;  HEX1[2]            ; Clock               ; 5.971 ; 6.201 ; Rise       ; Clock               ;
;  HEX1[3]            ; Clock               ; 5.685 ; 5.734 ; Rise       ; Clock               ;
;  HEX1[4]            ; Clock               ; 6.266 ; 6.231 ; Rise       ; Clock               ;
;  HEX1[5]            ; Clock               ; 6.848 ; 6.979 ; Rise       ; Clock               ;
;  HEX1[6]            ; Clock               ; 6.834 ; 6.723 ; Rise       ; Clock               ;
; HEX4[*]             ; Clock               ; 3.849 ; 3.876 ; Rise       ; Clock               ;
;  HEX4[0]            ; Clock               ; 4.398 ; 4.410 ; Rise       ; Clock               ;
;  HEX4[1]            ; Clock               ; 4.589 ; 4.640 ; Rise       ; Clock               ;
;  HEX4[2]            ; Clock               ; 4.131 ; 4.134 ; Rise       ; Clock               ;
;  HEX4[3]            ; Clock               ; 4.122 ; 4.118 ; Rise       ; Clock               ;
;  HEX4[4]            ; Clock               ; 4.062 ; 3.957 ; Rise       ; Clock               ;
;  HEX4[5]            ; Clock               ; 3.985 ; 3.965 ; Rise       ; Clock               ;
;  HEX4[6]            ; Clock               ; 3.849 ; 3.876 ; Rise       ; Clock               ;
; HEX5[*]             ; Clock               ; 3.678 ; 3.657 ; Rise       ; Clock               ;
;  HEX5[0]            ; Clock               ; 3.910 ; 3.909 ; Rise       ; Clock               ;
;  HEX5[1]            ; Clock               ; 5.520 ; 5.282 ; Rise       ; Clock               ;
;  HEX5[2]            ; Clock               ; 3.981 ; 4.048 ; Rise       ; Clock               ;
;  HEX5[3]            ; Clock               ; 3.940 ; 3.940 ; Rise       ; Clock               ;
;  HEX5[4]            ; Clock               ; 4.036 ; 3.996 ; Rise       ; Clock               ;
;  HEX5[5]            ; Clock               ; 3.678 ; 3.657 ; Rise       ; Clock               ;
;  HEX5[6]            ; Clock               ; 4.015 ; 4.004 ; Rise       ; Clock               ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.023 ; 7.480 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1064     ; 0        ; 34       ; 0        ;
; Clock               ; Clock               ; 4286     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1064     ; 0        ; 34       ; 0        ;
; Clock               ; Clock               ; 4286     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 48       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 48       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 50    ; 50   ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 71    ; 71   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon May 23 12:35:41 2016
Info: Command: quartus_sta Part2 -c Part2
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Part2.out.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From Clock (Rise) to Clock (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 13.778
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.778               0.000 Clock 
    Info (332119):    45.426               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.398               0.000 altera_reserved_tck 
    Info (332119):     0.404               0.000 Clock 
Info (332146): Worst-case recovery slack is 47.994
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.994               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.210               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.557
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.557               0.000 Clock 
    Info (332119):    49.579               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From Clock (Rise) to Clock (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 14.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.374               0.000 Clock 
    Info (332119):    45.899               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 altera_reserved_tck 
    Info (332119):     0.356               0.000 Clock 
Info (332146): Worst-case recovery slack is 48.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.270               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.105
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.105               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.563               0.000 Clock 
    Info (332119):    49.505               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From Clock (Rise) to Clock (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 16.968
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.968               0.000 Clock 
    Info (332119):    47.963               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.170
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.170               0.000 altera_reserved_tck 
    Info (332119):     0.184               0.000 Clock 
Info (332146): Worst-case recovery slack is 49.207
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.207               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.580
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.580               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.202
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.202               0.000 Clock 
    Info (332119):    49.457               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 772 megabytes
    Info: Processing ended: Mon May 23 12:35:46 2016
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


