T_1 F_1 ( int V_1 , const struct V_2 * V_3 )\r\n{\r\nT_1 V_4 ;\r\nF_2 ( V_5 , ( V_1 << 2 ) & V_6 , V_3 ) ;\r\nV_4 = F_3 ( V_7 , V_3 ) ;\r\nreturn V_4 ;\r\n}\r\nstatic void F_4 ( int V_1 , T_1 V_8 , const struct V_2 * V_3 )\r\n{\r\nF_2 ( V_5 , ( ( V_1 << 2 ) & V_6 ) | V_9 , V_3 ) ;\r\nF_2 ( V_7 , V_8 & V_10 , V_3 ) ;\r\nF_2 ( V_5 , ( ( V_1 << 2 ) & V_6 ) & ~ V_9 , V_3 ) ;\r\n}\r\nstatic int F_5 ( const struct V_11 * V_12 , T_2 V_13 , struct V_14 * V_15 )\r\n{\r\nT_2 V_16 , V_17 , V_18 ;\r\nT_2 V_19 , V_20 , V_21 , V_22 , V_23 ;\r\nT_1 V_24 , V_25 ;\r\nT_3 V_26 ;\r\nV_19 = ( ( T_2 ) V_15 -> V_27 ) * V_15 -> V_28 ;\r\nV_20 = ( ( T_2 ) V_15 -> V_29 ) * V_15 -> V_30 ;\r\nV_21 = V_15 -> V_31 ;\r\nV_22 = 1 ;\r\nif ( V_13 >= 8 )\r\nV_20 = V_20 * ( V_13 >> 2 ) ;\r\nV_24 = ( 6 - 2 ) - V_15 -> V_32 ;\r\nif ( V_13 == 0 )\r\nV_24 -- ;\r\n#ifdef F_6\r\nif ( V_15 -> V_33 != 0 ) {\r\nstruct V_2 * V_3 = (struct V_2 * ) V_12 -> V_3 ;\r\nV_19 = V_19 * V_3 -> V_34 ;\r\nV_20 = V_20 * V_15 -> V_33 & ~ 7 ;\r\nV_21 = V_21 * V_3 -> V_34 ;\r\nV_22 = V_22 * V_15 -> V_33 & ~ 7 ;\r\n}\r\n#endif\r\nwhile ( ( ( V_19 | V_20 ) & 1 ) == 0 ) {\r\nV_19 = V_19 >> 1 ;\r\nV_20 = V_20 >> 1 ;\r\n}\r\nV_23 = ( ( V_19 * V_15 -> V_35 ) << V_24 ) / V_20 ;\r\nfor ( V_26 = - 5 ; V_23 ; V_26 ++ )\r\nV_23 >>= 1 ;\r\nif ( V_26 < 0 )\r\nV_26 = 0 ;\r\nelse if ( V_26 > V_36 )\r\nV_26 = V_36 ;\r\nV_25 = 6 - V_26 ;\r\nV_24 += V_25 ;\r\nV_16 = ( ( V_19 * ( V_15 -> V_35 - 1 ) ) << V_24 ) / V_20 -\r\n( 1 << ( V_24 - V_25 ) ) ;\r\n{\r\nV_17 = ( ( V_19 << V_24 ) + V_20 ) / V_20 ;\r\nV_23 = ( ( V_21 << V_25 ) + V_22 ) / V_22 ;\r\nif ( V_17 < V_23 )\r\nV_17 = V_23 ;\r\nV_17 = V_17 + ( V_23 * 2 ) + ( V_15 -> V_37 << V_25 ) ;\r\n}\r\nV_23 = ( ( 1 << ( V_36 - V_26 ) ) - 1 ) >> 1 ;\r\nV_17 = ( ( V_17 + V_23 ) / ( V_23 + 1 ) ) * ( V_23 + 1 ) ;\r\nif ( V_17 >= ( ( V_16 / ( V_23 + 1 ) ) * ( V_23 + 1 ) ) ) {\r\nV_17 = V_16 - ( V_19 << V_24 ) / V_20 ;\r\nV_17 = ( V_17 / ( V_23 + 1 ) ) * ( V_23 + 1 ) ;\r\n}\r\nV_18 = ( ( V_19 << ( V_24 + 5 ) ) + V_20 ) / V_20 ;\r\nV_15 -> V_38 = ( V_17 << 16 ) + V_16 ;\r\nV_15 -> V_39 = ( V_26 << 20 ) | ( V_15 -> V_40 << 16 ) | V_18 ;\r\n#ifdef F_7\r\nF_8 ( L_1 ,\r\nV_41 , V_15 -> V_39 , V_15 -> V_38 ) ;\r\n#endif\r\nreturn 0 ;\r\n}\r\nstatic int F_9 ( const struct V_11 * V_12 , T_2 V_42 , struct V_14 * V_15 )\r\n{\r\nT_2 V_43 ;\r\nstruct V_2 * V_3 = (struct V_2 * ) V_12 -> V_3 ;\r\nint V_44 ;\r\nV_43 = V_3 -> V_45 * V_15 -> V_46 * 4 / V_42 ;\r\nif ( V_43 < 16 * 8 || V_43 > 255 * 8 ) {\r\nF_8 ( V_47 L_2 ) ;\r\nreturn - V_48 ;\r\n} else {\r\nV_15 -> V_49 = ( V_43 < 128 * 8 ) ;\r\nV_15 -> V_49 += ( V_43 < 64 * 8 ) ;\r\nV_15 -> V_49 += ( V_43 < 32 * 8 ) ;\r\n}\r\nV_15 -> V_28 = V_50 [ V_15 -> V_49 ] ;\r\nV_15 -> V_29 = V_43 * V_15 -> V_28 / 8 ;\r\nV_44 = ( 1000000 * 2 * V_15 -> V_29 ) /\r\n( V_3 -> V_45 * V_15 -> V_46 ) ;\r\n#ifdef F_7\r\nF_8 ( L_3 ,\r\nV_41 , V_44 , V_44 / V_15 -> V_28 ) ;\r\n#endif\r\nV_15 -> V_51 = 0x03 ;\r\nif ( V_3 -> V_52 . V_53 ) {\r\nint V_54 = V_44 / V_15 -> V_28 ;\r\nint V_55 = 0 ;\r\nwhile ( V_54 > V_3 -> V_52 . V_53 && V_55 < 2 ) {\r\nV_54 >>= 1 ;\r\nV_55 ++ ;\r\n}\r\nV_15 -> V_51 |= V_55 << 4 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_10 ( const struct V_11 * V_12 , T_2 V_42 , T_2 V_13 , union V_56 * V_15 )\r\n{\r\nstruct V_2 * V_3 = (struct V_2 * ) V_12 -> V_3 ;\r\nint V_57 ;\r\nif ( ( V_57 = F_9 ( V_12 , V_42 , & V_15 -> V_58 ) ) )\r\nreturn V_57 ;\r\nif ( F_11 ( V_59 ) && ( V_57 = F_5 ( V_12 , V_13 , & V_15 -> V_58 ) ) )\r\nreturn V_57 ;\r\nreturn 0 ;\r\n}\r\nstatic T_2 F_12 ( const struct V_11 * V_12 , const union V_56 * V_15 )\r\n{\r\nstruct V_2 * V_3 = (struct V_2 * ) V_12 -> V_3 ;\r\nT_2 V_60 ;\r\nV_60 = V_3 -> V_45 * V_15 -> V_58 . V_46 * V_15 -> V_58 . V_28 / V_15 -> V_58 . V_29 / 2 ;\r\n#ifdef F_6\r\nif( V_15 -> V_58 . V_33 > 0 ) {\r\nV_60 *= V_3 -> V_34 ;\r\nV_60 /= V_15 -> V_58 . V_33 ;\r\n}\r\n#endif\r\n#ifdef F_7\r\nF_8 ( L_4 , V_41 , V_60 , V_60 ) ;\r\n#endif\r\nreturn V_60 ;\r\n}\r\nvoid F_13 ( const struct V_11 * V_12 , const union V_56 * V_15 )\r\n{\r\nstruct V_2 * V_3 = (struct V_2 * ) V_12 -> V_3 ;\r\nT_2 V_61 , V_62 ;\r\nT_1 V_23 , V_63 ;\r\nV_62 = 0 ;\r\n#ifdef F_7\r\nF_8 ( L_5\r\nL_6 ,\r\nV_41 ,\r\nV_15 -> V_58 . V_64 , V_15 -> V_58 . V_65 , V_15 -> V_58 . V_51 ) ;\r\nF_8 ( L_7 ,\r\nV_41 ,\r\nV_3 -> V_66 , V_15 -> V_58 . V_29 ,\r\nV_15 -> V_58 . V_46 , V_15 -> V_58 . V_49 , V_15 -> V_58 . V_28 ) ;\r\n#endif\r\n#ifdef F_6\r\nif ( V_3 -> V_67 != 0 ) {\r\nV_62 = F_14 ( V_68 , V_3 ) ;\r\nF_15 ( V_68 , V_62 & ~ V_69 , V_3 ) ;\r\n}\r\n#endif\r\nF_2 ( V_70 , V_3 -> V_66 | V_71 , V_3 ) ;\r\nV_61 = F_16 ( V_72 , V_3 ) ;\r\nif ( ! ( V_61 & V_73 ) )\r\nF_17 ( V_72 , V_61 | V_73 , V_3 ) ;\r\nF_4 ( V_74 , V_15 -> V_58 . V_51 , V_3 ) ;\r\nV_63 = V_3 -> V_66 << 1 ;\r\nV_23 = F_1 ( V_75 , V_3 ) ;\r\nV_23 &= ~ ( 0x03U << V_63 ) ;\r\nV_23 |= ( ( V_15 -> V_58 . V_49 & 0x03U ) << V_63 ) ;\r\nF_4 ( V_75 , V_23 , V_3 ) ;\r\nV_23 = F_1 ( V_76 , V_3 ) ;\r\nV_23 &= ~ ( 0x10U << V_3 -> V_66 ) ;\r\nV_23 &= 0xF0U ;\r\nV_23 |= V_15 -> V_58 . V_64 ;\r\nF_4 ( V_76 , V_23 , V_3 ) ;\r\nV_23 = V_77 + V_3 -> V_66 ;\r\nF_4 ( V_23 , ( V_15 -> V_58 . V_29 & 0xFFU ) , V_3 ) ;\r\nF_4 ( V_78 , ( V_15 -> V_58 . V_65 & ( ~ ( V_79 | V_80 ) ) ) | V_81 , V_3 ) ;\r\nF_4 ( V_74 , V_15 -> V_58 . V_51 & ~ ( V_82 ) , V_3 ) ;\r\nF_18 ( 5 ) ;\r\nF_4 ( V_78 , V_15 -> V_58 . V_65 , V_3 ) ;\r\nF_4 ( V_74 , V_15 -> V_58 . V_51 , V_3 ) ;\r\nF_18 ( 1 ) ;\r\nif ( ! ( V_61 & V_73 ) )\r\nF_17 ( V_72 , V_61 , V_3 ) ;\r\nif ( F_11 ( V_59 ) ) {\r\nT_1 V_83 ;\r\nif ( F_11 ( V_84 ) )\r\nV_83 = 0x80 ;\r\nelse if ( V_3 -> V_85 >= V_86 )\r\nV_83 = 0xa6 ;\r\nelse\r\nV_83 = 0xa0 ;\r\nF_4 ( V_87 , V_83 , V_3 ) ;\r\nF_4 ( V_88 , 0x1b , V_3 ) ;\r\nF_17 ( V_89 , V_15 -> V_58 . V_39 , V_3 ) ;\r\nF_17 ( V_90 , V_15 -> V_58 . V_38 , V_3 ) ;\r\nF_18 ( 10 ) ;\r\nF_4 ( V_87 , V_83 , V_3 ) ;\r\nF_18 ( 10 ) ;\r\nF_4 ( V_87 , V_83 | 0x40 , V_3 ) ;\r\nF_18 ( 10 ) ;\r\nF_4 ( V_87 , V_83 & ~ 0x40 , V_3 ) ;\r\n}\r\n#ifdef F_6\r\nif ( V_3 -> V_67 != 0 ) {\r\nF_15 ( V_68 , V_62 , V_3 ) ;\r\n}\r\n#endif\r\n}\r\nstatic void F_19 ( const struct V_11 * V_12 , union V_56 * V_15 )\r\n{\r\nstruct V_2 * V_3 = (struct V_2 * ) V_12 -> V_3 ;\r\nT_1 V_23 , clock ;\r\nclock = F_3 ( V_70 , V_3 ) & 0x03U ;\r\nV_23 = clock << 1 ;\r\nV_15 -> V_58 . V_49 = ( F_1 ( V_75 , V_3 ) >> V_23 ) & 0x03U ;\r\nV_15 -> V_58 . V_64 = F_1 ( V_76 , V_3 ) & 0x0FU ;\r\nV_15 -> V_58 . V_29 = F_1 ( V_77 + clock , V_3 ) & 0xFFU ;\r\nV_15 -> V_58 . V_46 = F_1 ( V_91 , V_3 ) ;\r\nV_15 -> V_58 . V_27 = F_1 ( V_92 , V_3 ) ;\r\nV_15 -> V_58 . V_65 = F_1 ( V_78 , V_3 ) ;\r\nV_15 -> V_58 . V_51 = F_1 ( V_74 , V_3 ) ;\r\nif ( F_11 ( V_59 ) ) {\r\nV_15 -> V_58 . V_39 = F_16 ( V_89 , V_3 ) ;\r\nV_15 -> V_58 . V_38 = F_16 ( V_90 , V_3 ) ;\r\n}\r\n}\r\nstatic int F_20 ( const struct V_11 * V_12 , union V_56 * V_15 )\r\n{\r\nstruct V_2 * V_3 = (struct V_2 * ) V_12 -> V_3 ;\r\nT_1 V_93 , V_94 , V_95 ;\r\nT_2 V_43 , V_96 , V_97 ;\r\nT_2 V_39 , V_38 , V_98 , V_99 ;\r\n#ifdef F_7\r\nint V_100 , V_101 ;\r\n#endif\r\nV_15 -> V_58 . V_64 = F_1 ( V_76 , V_3 ) ;\r\nV_15 -> V_58 . V_32 = V_15 -> V_58 . V_64 & 0x07 ;\r\nV_15 -> V_58 . V_30 = 1 ;\r\nswitch ( V_15 -> V_58 . V_32 ) {\r\ncase 0 : case 1 : case 2 : case 3 :\r\nbreak;\r\ncase 4 :\r\nV_15 -> V_58 . V_30 = 3 ;\r\nV_15 -> V_58 . V_32 = 0 ;\r\nbreak;\r\ndefault:\r\nF_8 ( V_47 L_8 , V_15 -> V_58 . V_32 ) ;\r\nreturn - V_48 ;\r\n}\r\nV_15 -> V_58 . V_102 = 2 ;\r\nif( V_15 -> V_58 . V_64 & V_103 ) {\r\nV_15 -> V_58 . V_102 = 4 ;\r\nV_15 -> V_58 . V_32 -= 1 ;\r\n}\r\n#ifdef F_7\r\nF_8 ( L_9 ,\r\nV_41 , V_15 -> V_58 . V_102 , V_15 -> V_58 . V_32 ) ;\r\n#endif\r\nV_96 = F_16 ( V_104 , V_3 ) ;\r\nV_97 = ( V_96 & 0x300 ) >> 8 ;\r\nV_15 -> V_58 . V_37 = ( ( V_96 & 0xc00 ) >> 10 ) + ( ( V_96 & 0x1000 ) >> 12 ) + V_97 + 2 ;\r\nV_15 -> V_58 . V_31 = ( ( V_96 & 0x70000 ) >> 16 ) + V_97 + 2 ;\r\nif ( F_11 ( V_105 ) ) {\r\nV_15 -> V_58 . V_35 = 32 ;\r\n} else {\r\nV_15 -> V_58 . V_35 = 24 ;\r\nV_15 -> V_58 . V_37 += 2 ;\r\nV_15 -> V_58 . V_31 += 3 ;\r\n}\r\nswitch ( V_3 -> V_85 ) {\r\ncase V_106 :\r\nif ( V_12 -> V_107 . V_108 <= V_109 ) {\r\nV_15 -> V_58 . V_40 = 10 ;\r\n} else {\r\nV_15 -> V_58 . V_40 = 8 ;\r\nV_15 -> V_58 . V_37 += 2 ;\r\n}\r\nbreak;\r\ncase V_110 :\r\ncase V_111 :\r\nif ( V_12 -> V_107 . V_108 <= V_109 ) {\r\nV_15 -> V_58 . V_40 = 9 ;\r\n} else {\r\nV_15 -> V_58 . V_40 = 8 ;\r\nV_15 -> V_58 . V_37 += 1 ;\r\n}\r\nbreak;\r\ncase V_86 :\r\nif ( V_12 -> V_107 . V_108 <= V_109 ) {\r\nV_15 -> V_58 . V_40 = 11 ;\r\n} else {\r\nV_15 -> V_58 . V_40 = 10 ;\r\nV_15 -> V_58 . V_37 += 1 ;\r\n}\r\nbreak;\r\ncase V_112 :\r\nV_15 -> V_58 . V_40 = 8 ;\r\nV_15 -> V_58 . V_37 += 3 ;\r\nbreak;\r\ndefault:\r\nV_15 -> V_58 . V_40 = 11 ;\r\nV_15 -> V_58 . V_37 += 3 ;\r\nbreak;\r\n}\r\nif ( V_15 -> V_58 . V_31 <= V_15 -> V_58 . V_37 )\r\nV_15 -> V_58 . V_31 = V_15 -> V_58 . V_37 + 1 ;\r\nV_39 = F_16 ( V_89 , V_3 ) ;\r\nV_38 = F_16 ( V_90 , V_3 ) ;\r\nV_98 = F_16 ( V_113 , V_3 ) ;\r\nV_99 = F_16 ( V_114 , V_3 ) ;\r\nif ( V_39 )\r\nV_15 -> V_58 . V_40 = ( V_39 & V_115 ) >> 16 ;\r\n#if 0\r\nFIXME: is it relevant for us?\r\nif ((!dsp_on_off && !M64_HAS(RESET_3D)) ||\r\n((dsp_on_off == vga_dsp_on_off) &&\r\n(!dsp_config || !((dsp_config ^ vga_dsp_config) & DSP_XCLKS_PER_QW)))) {\r\nvga_dsp_on_off &= VGA_DSP_OFF;\r\nvga_dsp_config &= VGA_DSP_XCLKS_PER_QW;\r\nif (ATIDivide(vga_dsp_on_off, vga_dsp_config, 5, 1) > 24)\r\npll->ct.fifo_size = 32;\r\nelse\r\npll->ct.fifo_size = 24;\r\n}\r\n#endif\r\nif ( V_3 -> V_116 == 0 ) {\r\nT_1 V_27 , V_64 ;\r\nV_15 -> V_58 . V_46 = F_1 ( V_91 , V_3 ) ;\r\nV_64 = F_1 ( V_76 , V_3 ) ;\r\nV_15 -> V_58 . V_117 = V_50 [ V_64 & 0x07 ] ;\r\nV_27 = F_1 ( V_92 , V_3 ) ;\r\nif ( V_64 & V_103 )\r\nV_27 <<= 1 ;\r\nV_15 -> V_58 . V_27 = V_27 ;\r\nreturn 0 ;\r\n}\r\nV_15 -> V_58 . V_46 = V_3 -> V_118 * 2 * 255 / V_3 -> V_45 ;\r\nV_43 = V_3 -> V_45 * V_15 -> V_58 . V_46 * 8 /\r\n( V_15 -> V_58 . V_102 * V_3 -> V_119 ) ;\r\nif ( V_43 < 16 * 8 || V_43 > 255 * 8 ) {\r\nF_8 ( V_47 L_10 ) ;\r\nreturn - V_48 ;\r\n} else {\r\nV_94 = ( V_43 < 128 * 8 ) ;\r\nV_94 += ( V_43 < 64 * 8 ) ;\r\nV_94 += ( V_43 < 32 * 8 ) ;\r\n}\r\nV_15 -> V_58 . V_117 = V_50 [ V_94 ] ;\r\nV_15 -> V_58 . V_27 = V_43 * V_15 -> V_58 . V_117 / 8 ;\r\n#ifdef F_21\r\nif ( F_22 ( V_120 ) ) {\r\nV_15 -> V_58 . V_32 = V_94 ;\r\nV_15 -> V_58 . V_30 = 1 ;\r\n}\r\n#endif\r\n#ifdef F_7\r\nV_100 = ( 1000000 * V_15 -> V_58 . V_102 * V_15 -> V_58 . V_27 ) /\r\n( V_3 -> V_45 * V_15 -> V_58 . V_46 ) ;\r\nF_8 ( L_11 ,\r\nV_41 , V_100 , V_100 / V_15 -> V_58 . V_117 ) ;\r\n#endif\r\nif ( F_11 ( V_121 ) && ( V_3 -> V_85 >= V_86 ) )\r\nV_15 -> V_58 . V_65 = V_81 ;\r\nelse\r\nV_15 -> V_58 . V_65 = V_81 | V_122 ;\r\nif ( F_11 ( V_123 ) )\r\nV_15 -> V_58 . V_64 = 0 ;\r\nelse\r\nV_15 -> V_58 . V_64 = V_94 ;\r\nif ( V_15 -> V_58 . V_102 == 4 )\r\nV_15 -> V_58 . V_64 |= V_103 ;\r\nif ( V_3 -> V_116 == V_3 -> V_119 ) {\r\nV_15 -> V_58 . V_65 |= ( V_94 << 4 ) ;\r\n} else {\r\nV_15 -> V_58 . V_65 |= ( 6 << 4 ) ;\r\nV_43 = V_3 -> V_45 * V_15 -> V_58 . V_46 * 4 / V_3 -> V_116 ;\r\nif ( V_43 < 16 * 8 || V_43 > 255 * 8 ) {\r\nF_8 ( V_47 L_12 ) ;\r\nreturn - V_48 ;\r\n} else {\r\nV_93 = ( V_43 < 128 * 8 ) ;\r\nV_93 += ( V_43 < 64 * 8 ) ;\r\nV_93 += ( V_43 < 32 * 8 ) ;\r\n}\r\nV_95 = V_50 [ V_93 ] ;\r\nV_15 -> V_58 . V_124 = V_43 * V_95 / 8 ;\r\nV_15 -> V_58 . V_125 = V_93 << 4 ;\r\n#ifdef F_7\r\nV_101 = ( 1000000 * 2 * V_15 -> V_58 . V_124 ) /\r\n( V_3 -> V_45 * V_15 -> V_58 . V_46 ) ;\r\nF_8 ( L_13 ,\r\nV_41 , V_101 , V_101 / V_95 ) ;\r\n#endif\r\n}\r\nV_15 -> V_58 . V_126 = F_1 ( V_127 , V_3 ) ;\r\nV_15 -> V_58 . V_126 &= ~ ( V_128 | V_129 | V_130 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_23 ( const struct V_11 * V_12 ,\r\nunion V_56 * V_15 )\r\n{\r\nstruct V_2 * V_3 = V_12 -> V_3 ;\r\nif ( V_3 -> V_116 != V_3 -> V_119 ) {\r\nF_4 ( V_131 , V_15 -> V_58 . V_124 , V_3 ) ;\r\nF_4 ( V_132 , V_15 -> V_58 . V_125 , V_3 ) ;\r\nF_18 ( 5 ) ;\r\n}\r\nF_4 ( V_91 , V_15 -> V_58 . V_46 , V_3 ) ;\r\nF_4 ( V_78 , V_15 -> V_58 . V_65 , V_3 ) ;\r\nF_4 ( V_92 , V_15 -> V_58 . V_27 , V_3 ) ;\r\nF_4 ( V_76 , V_15 -> V_58 . V_64 , V_3 ) ;\r\nF_4 ( V_127 , V_15 -> V_58 . V_126 , V_3 ) ;\r\n}\r\nstatic int F_24 ( void )\r\n{\r\nreturn 0 ;\r\n}
