SCHM0103

HEADER
{
 FREEID 6314
 VARIABLES
 {
  #ARCHITECTURE="top_level"
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="top_level"
  #LANGUAGE="VHDL"
  AUTHOR=""
  COMPANY=""
  CREATIONDATE="7/2/2012"
  PAGECOUNT="2"
  TITLE="No Title"
 }
 SYMBOL "#default" "CRG" "CRG"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="G_BAUD_DIVIDER:INTEGER:=108"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1341431914"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,200)
    FREEID 26
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,10,110,34)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,85,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (124,170,215,194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (157,130,215,154)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (128,90,215,114)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (149,10,215,34)
     ALIGN 6
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (160,50,215,74)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
    }
    PIN  2, 0, 0
    {
     COORD (0,20)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="board_clk"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="i_reset"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (240,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="status(7:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (240,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="locked"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (240,100)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="srl_clkx16"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (240,20)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="vga_clk"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (240,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="kc_clk"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "vga_top" "vga_top"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1341415174"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,380,280)
    FREEID 24
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,360,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,50,125,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (241,90,355,114)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,10,129,34)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (242,130,355,154)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (226,250,355,274)
     ALIGN 6
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (224,210,355,234)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (223,170,355,194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,210,178,234)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,130,113,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,250,176,274)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,111,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    PIN  2, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="i_sys_reset"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (380,100)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="o_vga_hsync"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,20)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="i_vga_refclk"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (380,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="o_vga_vsync"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (380,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="o_vga_blu(1:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (380,220)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="o_vga_grn(2:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (380,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="o_vga_red(2:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="i_tram_addr(10:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="i_tram_clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="i_tram_data(15:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="i_tram_en"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "kcpsm3" "kcpsm3"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1341415633"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,320,280)
    FREEID 24
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,20,300,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (146,25,170,162)
     ALIGN 1
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 5
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (106,25,130,135)
     ALIGN 1
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 6
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,124,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (195,50,295,74)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,250,95,274)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (189,130,295,154)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,70,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (184,170,295,194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,50,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (190,90,295,114)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (185,250,295,274)
     ALIGN 6
     MARGINS (1,1)
     PARENT 22
    }
    PIN  2, 0, 0
    {
     COORD (160,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="instruction(17:0)"
      #NUMBER="0"
      #SIDE="top"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (120,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="address(9:0)"
      #NUMBER="0"
      #SIDE="top"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="in_port(7:0)"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (320,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="port_id(7:0)"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="interrupt"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (320,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="write_strobe"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="reset"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (320,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="out_port(7:0)"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (320,100)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="read_strobe"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (320,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="interrupt_ack"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "nterm" "nterm"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1341416488"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,140,180)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,0,140,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (70,45,94,155)
     ALIGN 9
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 8
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (110,18,134,155)
     ALIGN 9
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 7
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (10,130,34,155)
     ALIGN 9
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 8
    }
    PIN  2, 0, 0
    {
     COORD (80,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="address(9:0)"
      #NUMBER="0"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (120,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="instruction(17:0)"
      #NUMBER="0"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,-20), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (20,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk"
      #NUMBER="0"
      #SIDE="bottom"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "g_oreg" "g_oreg"
 {
  HEADER
  {
   VARIABLES
   {
    #COMPONENT_HEADER=""
    #DESCRIPTION=""
    #GENERIC0="ID:STD_LOGIC_VECTOR(7 downto 0):=X\"00\""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1341419979"
    #PRAGMED_GENERICS="ID"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,80,100)
    FREEID 22
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,60,100)
    }
    TEXT  14, 0, 0
    {
     TEXT "clk"
     RECT (21,11,40,29)
     MARGINS (1,1)
     COLOR (0,0,0)
     FONT (6,0,0,400,0,0,0,"Arial")
    }
    TEXT  18, 0, 0
    {
     TEXT "addr"
     RECT (21,31,48,49)
     MARGINS (1,1)
     COLOR (0,0,0)
     FONT (6,0,0,400,0,0,0,"Arial")
    }
    TEXT  19, 0, 0
    {
     TEXT "we"
     RECT (21,51,39,69)
     MARGINS (1,1)
     COLOR (0,0,0)
     FONT (6,0,0,400,0,0,0,"Arial")
    }
    TEXT  20, 0, 0
    {
     TEXT "d"
     RECT (21,71,30,89)
     MARGINS (1,1)
     COLOR (0,0,0)
     FONT (6,0,0,400,0,0,0,"Arial")
    }
    TEXT  21, 0, 0
    {
     TEXT "q"
     RECT (48,71,57,89)
     MARGINS (1,1)
     COLOR (0,0,0)
     FONT (6,0,0,400,0,0,0,"Arial")
    }
    PIN  2, 0, 0
    {
     COORD (0,20)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (80,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #IS_UNCONSTRAINED_PORT="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="q(7:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #IS_UNCONSTRAINED_PORT="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="addr(7:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="we"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #IS_UNCONSTRAINED_PORT="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="d(7:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "g_ireg" "g_ireg"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="ID:STD_LOGIC_VECTOR(7 downto 0):=X\"00\""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1341419958"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,80,80)
    FREEID 21
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,60,80)
    }
    TEXT  14, 0, 0
    {
     TEXT "clk"
     RECT (38,12,57,30)
     MARGINS (1,1)
     COLOR (0,0,0)
     FONT (6,0,0,400,0,0,0,"Arial")
    }
    TEXT  18, 0, 0
    {
     TEXT "addr"
     RECT (30,32,57,50)
     MARGINS (1,1)
     COLOR (0,0,0)
     FONT (6,0,0,400,0,0,0,"Arial")
    }
    TEXT  19, 0, 0
    {
     TEXT "d"
     RECT (22,50,31,68)
     MARGINS (1,1)
     COLOR (0,0,0)
     FONT (6,0,0,400,0,0,0,"Arial")
    }
    TEXT  20, 0, 0
    {
     TEXT "q"
     RECT (48,50,57,68)
     MARGINS (1,1)
     COLOR (0,0,0)
     FONT (6,0,0,400,0,0,0,"Arial")
    }
    PIN  2, 0, 0
    {
     COORD (80,20)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (80,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #IS_UNCONSTRAINED_PORT="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="q(7:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (80,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #IS_UNCONSTRAINED_PORT="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="addr(7:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #IS_UNCONSTRAINED_PORT="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="d(7:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "SSD_Driver" "SSD_Driver"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1341421915"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,200)
    FREEID 18
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,10,50,34)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (110,10,235,34)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (131,50,235,74)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,50,113,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,90,113,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,130,113,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,113,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    PIN  2, 0, 0
    {
     COORD (0,20)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (260,20)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="segments(7:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (260,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="anodes(3:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="data1(7:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="data2(7:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="data3(7:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="data4(7:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "uart_tx" "uart_tx"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1341423169"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,300,240)
    FREEID 18
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,280,239)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,10,127,34)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (191,10,275,34)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,127,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,112,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 2
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,131,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,210,153,234)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
     ORIENTATION 2
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (146,110,275,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 2
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (250,70,275,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 2
    }
    PIN  2, 0, 0
    {
     COORD (0,20)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="data_in(7:0)"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (300,20)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="serial_out"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="write_buffer"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="buffer_full"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="reset_buffer"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="buffer_half_full"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (300,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="en_16_x_baud"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (300,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "uart_rx" "uart_rx"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1341423132"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,360,280)
    FREEID 20
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,340,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,10,97,34)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (221,10,335,34)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (234,210,335,234)
     ALIGN 6
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 2
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (161,70,335,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (229,250,335,274)
     ALIGN 6
     MARGINS (1,1)
     PARENT 10
     ORIENTATION 2
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (248,110,335,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,130,154,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (207,150,335,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,90,50,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    PIN  2, 0, 0
    {
     COORD (0,20)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="serial_in"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (360,20)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="data_out(7:0)"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (360,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="read_buffer"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (360,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="buffer_data_present"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (360,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="reset_buffer"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (360,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="buffer_full"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="en_16_x_baud"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (360,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="buffer_half_full"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (3400,2200)
  MARGINS (100,100,100,100)
  RECT (0,0,100,200)
  VARIABLES
  {
   #BLOCKTABLE_VISIBLE="0"
  }
 }
 
 BODY
 {
  INSTANCE  35, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="i_board_clk"
    #SYMBOL="Input"
   }
   COORD (1020,160)
   VERTEXES ( (2,334) )
  }
  TEXT  36, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (809,143,960,178)
   ALIGN 6
   MARGINS (1,1)
   PARENT 35
  }
  INSTANCE  58, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="o_vga_red(2:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2900,360)
   VERTEXES ( (2,1338) )
  }
  TEXT  59, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2952,343,3149,378)
   ALIGN 4
   MARGINS (1,1)
   PARENT 58
  }
  INSTANCE  60, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="o_vga_grn(2:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2900,400)
   VERTEXES ( (2,1336) )
  }
  TEXT  61, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2952,383,3149,418)
   ALIGN 4
   MARGINS (1,1)
   PARENT 60
  }
  INSTANCE  62, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="o_vga_blu(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2900,440)
   VERTEXES ( (2,1334) )
  }
  TEXT  63, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2952,423,3146,458)
   ALIGN 4
   MARGINS (1,1)
   PARENT 62
  }
  INSTANCE  64, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="o_vga_hsync"
    #SYMBOL="Output"
   }
   COORD (2900,280)
   VERTEXES ( (2,1328) )
  }
  TEXT  65, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2952,263,3122,298)
   ALIGN 4
   MARGINS (1,1)
   PARENT 64
  }
  INSTANCE  69, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="o_vga_vsync"
    #SYMBOL="Output"
   }
   COORD (2900,320)
   VERTEXES ( (2,1332) )
  }
  TEXT  70, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2952,303,3119,338)
   ALIGN 4
   MARGINS (1,1)
   PARENT 69
  }
  INSTANCE  133, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="CRG"
    #LIBRARY="#default"
    #NO_CONF="1"
    #REFERENCE="CRG_inst"
    #SYMBOL="CRG"
   }
   COORD (1040,140)
   VERTEXES ( (2,335), (16,6094), (22,6107), (24,6112), (20,6122) )
   PINPROP 6,"#PORTVALUE","'0'"
   PINPROP 6,"#PIN_STATE","2"
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  134, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1064,105,1193,140)
   ALIGN 8
   MARGINS (1,1)
   PARENT 133
  }
  TEXT  138, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1064,340,1131,375)
   MARGINS (1,1)
   PARENT 133
  }
  NET WIRE  142, 0, 0
  NET WIRE  211, 0, 0
  {
   VARIABLES
   {
    #NAME="s_sys_dll_locked"
   }
  }
  TEXT  212, 0, 0
  {
   TEXT "$#NAME"
   RECT (1308,251,1493,280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6098
  }
  INSTANCE  233, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="inv"
    #LIBRARY="#builtin"
    #REFERENCE="U1"
    #SYMBOL="inv"
   }
   COORD (1500,260)
   VERTEXES ( (2,6095), (4,6105) )
  }
  TEXT  237, 0, 0
  {
   TEXT "$#NAME"
   RECT (1636,251,1765,280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6106
  }
  NET WIRE  238, 0, 0
  {
   VARIABLES
   {
    #NAME="s_sys_reset"
   }
  }
  VTX  334, 0, 0
  {
   COORD (1020,160)
  }
  VTX  335, 0, 0
  {
   COORD (1040,160)
  }
  WIRE  348, 0, 0
  {
   NET 142
   VTX 334, 335
  }
  VHDLDESIGNUNITHDR  355, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;\n"+
"use IEEE.numeric_std.all;\n"+
"library unisim;\n"+
"use unisim.vcomponents.all;"
   RECT (100,140,620,360)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  373, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="vga_top"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="vga_top_inst"
    #SYMBOL="vga_top"
   }
   COORD (2420,180)
   VERTEXES ( (4,1329), (8,1333), (14,1339), (12,1337), (10,1335), (6,6140), (2,6143) )
   PINPROP 2,"#PIN_STATE","0"
   PINPROP 16,"#PORTVALUE","\"00000000000\""
   PINPROP 16,"#PIN_STATE","2"
   PINPROP 18,"#PORTVALUE","'0'"
   PINPROP 18,"#PIN_STATE","2"
   PINPROP 20,"#PORTVALUE","X\"0000\""
   PINPROP 20,"#PIN_STATE","2"
   PINPROP 22,"#PORTVALUE","'0'"
   PINPROP 22,"#PIN_STATE","2"
  }
  TEXT  374, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2447,145,2612,180)
   ALIGN 8
   MARGINS (1,1)
   PARENT 373
  }
  TEXT  378, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2447,460,2550,495)
   MARGINS (1,1)
   PARENT 373
  }
  NET WIRE  400, 0, 0
  NET WIRE  404, 0, 0
  NET BUS  412, 0, 0
  NET BUS  417, 0, 0
  NET BUS  422, 0, 0
  INSTANCE  480, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="o_led(7:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2240,740)
   VERTEXES ( (2,2696) )
  }
  TEXT  481, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2292,723,2425,758)
   ALIGN 4
   MARGINS (1,1)
   PARENT 480
  }
  TEXT  532, 0, 0
  {
   TEXT "$#NAME"
   RECT (2296,211,2425,240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6145
  }
  TEXT  536, 0, 0
  {
   TEXT "$#NAME"
   RECT (2306,171,2414,200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6142
  }
  INSTANCE  1192, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="kcpsm3"
    #LIBRARY="#default"
    #PRAGMED_GENERICS=""
    #REFERENCE="pico"
    #SYMBOL="kcpsm3"
   }
   COORD (1420,1120)
   VERTEXES ( (18,1351), (14,1355), (4,1347), (2,1349), (12,1598), (16,1605), (8,1611), (6,1666), (20,1747) )
   PINPROP 22,"#PIN_COMMENT",""
   PINPROP 22,"#PIN_STATE","3"
   PINPROP 14,"#PIN_COMMENT",""
   PINPROP 14,"#PIN_STATE","0"
   PINPROP 12,"#PIN_COMMENT",""
   PINPROP 12,"#PIN_STATE","0"
   PINPROP 18,"#PIN_COMMENT",""
   PINPROP 18,"#PIN_STATE","0"
   PINPROP 8,"#PIN_COMMENT",""
   PINPROP 8,"#PIN_STATE","0"
   PINPROP 20,"#PIN_COMMENT",""
   PINPROP 20,"#PIN_STATE","0"
   PINPROP 16,"#PIN_COMMENT",""
   PINPROP 16,"#PIN_STATE","0"
   PINPROP 6,"#PIN_COMMENT",""
   PINPROP 6,"#PIN_STATE","0"
   PINPROP 10,"#PIN_COMMENT",""
   PINPROP 10,"#PIN_STATE","2"
   PINPROP 10,"#PORTVALUE","'0'"
   PINPROP 4,"#PIN_COMMENT",""
   PINPROP 4,"#PIN_STATE","0"
   PINPROP 2,"#PIN_COMMENT",""
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  1193, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1440,1105,1496,1140)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1192
  }
  TEXT  1197, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1440,1400,1543,1435)
   MARGINS (1,1)
   PARENT 1192
  }
  TEXT  1211, 0, 0
  {
   TEXT "$#NAME"
   RECT (1266,1170,1395,1199)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1366
  }
  TEXT  1215, 0, 0
  {
   TEXT "$#NAME"
   RECT (1282,1130,1376,1159)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1706
  }
  INSTANCE  1236, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="nterm"
    #LIBRARY="#default"
    #REFERENCE="prog_rom"
    #SYMBOL="nterm"
   }
   COORD (1460,860)
   VERTEXES ( (6,1354), (2,1348), (4,1350) )
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  1237, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1460,825,1587,860)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1236
  }
  TEXT  1241, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1460,800,1537,835)
   MARGINS (1,1)
   PARENT 1236
  }
  VTX  1328, 0, 0
  {
   COORD (2900,280)
  }
  VTX  1329, 0, 0
  {
   COORD (2800,280)
  }
  VTX  1332, 0, 0
  {
   COORD (2900,320)
  }
  VTX  1333, 0, 0
  {
   COORD (2800,320)
  }
  VTX  1334, 0, 0
  {
   COORD (2900,440)
  }
  VTX  1335, 0, 0
  {
   COORD (2800,440)
  }
  VTX  1336, 0, 0
  {
   COORD (2900,400)
  }
  VTX  1337, 0, 0
  {
   COORD (2800,400)
  }
  VTX  1338, 0, 0
  {
   COORD (2900,360)
  }
  VTX  1339, 0, 0
  {
   COORD (2800,360)
  }
  WIRE  1341, 0, 0
  {
   NET 404
   VTX 1328, 1329
  }
  WIRE  1343, 0, 0
  {
   NET 400
   VTX 1332, 1333
  }
  BUS  1344, 0, 0
  {
   NET 412
   VTX 1334, 1335
  }
  BUS  1345, 0, 0
  {
   NET 417
   VTX 1336, 1337
  }
  BUS  1346, 0, 0
  {
   NET 422
   VTX 1338, 1339
  }
  VTX  1347, 0, 0
  {
   COORD (1540,1120)
  }
  VTX  1348, 0, 0
  {
   COORD (1540,1040)
  }
  VTX  1349, 0, 0
  {
   COORD (1580,1120)
  }
  VTX  1350, 0, 0
  {
   COORD (1580,1040)
  }
  VTX  1351, 0, 0
  {
   COORD (1420,1160)
  }
  VTX  1352, 0, 0
  {
   COORD (1400,1160)
  }
  VTX  1353, 0, 0
  {
   COORD (1260,1160)
  }
  VTX  1354, 0, 0
  {
   COORD (1480,1040)
  }
  VTX  1355, 0, 0
  {
   COORD (1420,1200)
  }
  VTX  1356, 0, 0
  {
   COORD (1260,1200)
  }
  BUS  1357, 0, 0
  {
   NET 4269
   VTX 1347, 1348
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  1358, 0, 0
  {
   NET 4274
   VTX 1349, 1350
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  1359, 0, 0
  {
   NET 6130
   VTX 1351, 1352
  }
  VTX  1361, 0, 0
  {
   COORD (1400,1080)
  }
  WIRE  1362, 0, 0
  {
   NET 6130
   VTX 1352, 1361
  }
  VTX  1363, 0, 0
  {
   COORD (1480,1080)
  }
  WIRE  1364, 0, 0
  {
   NET 6130
   VTX 1361, 1363
  }
  WIRE  1365, 0, 0
  {
   NET 6130
   VTX 1363, 1354
  }
  WIRE  1366, 0, 0
  {
   NET 238
   VTX 1355, 1356
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  1436, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="g_oreg"
    #GENERIC0="ID : STD_LOGIC_VECTOR(7 downto 0) := X\"02\""
    #IMPL="low_level_definition"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS="ID"
    #REFERENCE="ro_led"
    #SYMBOL="g_oreg"
   }
   COORD (2120,660)
   VERTEXES ( (2,1991), (6,2509), (8,1995), (10,2657), (4,2695) )
   PINPROP 4,"#PIN_STATE","0"
  }
  VTX  1554, 0, 0
  {
   COORD (1960,2060)
  }
  VTX  1564, 0, 0
  {
   COORD (1980,2060)
  }
  VTX  1574, 0, 0
  {
   COORD (2020,2060)
  }
  VTX  1579, 0, 0
  {
   COORD (2000,2060)
  }
  TEXT  1583, 0, 0
  {
   TEXT "$#NAME"
   RECT (1842,1090,1936,1119)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1589
  }
  VTX  1587, 0, 0
  {
   COORD (1960,1120)
  }
  VTX  1588, 0, 0
  {
   COORD (1820,1120)
  }
  WIRE  1589, 0, 0
  {
   NET 6130
   VTX 1587, 1588
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1593, 0, 0
  {
   COORD (1980,1180)
  }
  VTX  1598, 0, 0
  {
   COORD (1740,1260)
  }
  VTX  1599, 0, 0
  {
   COORD (2000,1260)
  }
  WIRE  1601, 0, 0
  {
   NET 1732
   VTX 1598, 1599
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1605, 0, 0
  {
   COORD (1740,1300)
  }
  VTX  1606, 0, 0
  {
   COORD (2020,1300)
  }
  BUS  1608, 0, 0
  {
   NET 1737
   VTX 1605, 1606
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1611, 0, 0
  {
   COORD (1740,1180)
  }
  VTX  1613, 0, 0
  {
   COORD (1780,1180)
  }
  VTX  1614, 0, 0
  {
   COORD (1060,1460)
  }
  VTX  1616, 0, 0
  {
   COORD (1780,1460)
  }
  BUS  1617, 0, 0
  {
   NET 1723
   VTX 1613, 1616
  }
  BUS  1618, 0, 0
  {
   NET 1723
   VTX 1616, 1614
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  1619, 0, 0
  {
   NET 1723
   VTX 1611, 1613
  }
  BUS  1620, 0, 0
  {
   NET 1723
   VTX 1613, 1593
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1632, 0, 0
  {
   COORD (1060,2060)
  }
  VTX  1664, 0, 0
  {
   COORD (1080,2060)
  }
  WIRE  1665, 0, 0
  {
   NET 1742
   VTX 1748, 1664
  }
  VTX  1666, 0, 0
  {
   COORD (1420,1300)
  }
  VTX  1667, 0, 0
  {
   COORD (1100,1300)
  }
  BUS  1669, 0, 0
  {
   NET 1718
   VTX 1666, 1667
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1687, 0, 0
  {
   COORD (1100,2060)
  }
  VTX  1693, 0, 0
  {
   COORD (1040,2060)
  }
  WIRE  1706, 0, 0
  {
   NET 6130
   VTX 1352, 1353
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  1707, 0, 0
  {
   TEXT "$#NAME"
   RECT (1122,1050,1216,1079)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1717
  }
  VTX  1712, 0, 0
  {
   COORD (1040,1080)
  }
  VTX  1716, 0, 0
  {
   COORD (1240,1080)
  }
  WIRE  1717, 0, 0
  {
   NET 6130
   VTX 1712, 1716
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  1718, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="in_port(7:0)"
   }
  }
  TEXT  1719, 0, 0
  {
   TEXT "$#NAME"
   RECT (1118,1271,1243,1300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1669
  }
  NET BUS  1723, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="port_id(7:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  1724, 0, 0
  {
   TEXT "$#NAME"
   RECT (1118,1431,1243,1460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1618
  }
  TEXT  1728, 0, 0
  {
   TEXT "$#NAME"
   RECT (1818,1150,1943,1179)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1620
  }
  NET WIRE  1732, 0, 0
  {
   VARIABLES
   {
    #NAME="wr_strobe"
   }
  }
  TEXT  1733, 0, 0
  {
   TEXT "$#NAME"
   RECT (1817,1230,1924,1259)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1601
  }
  NET BUS  1737, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="out_port(7:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  1738, 0, 0
  {
   TEXT "$#NAME"
   RECT (1810,1270,1950,1299)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1608
  }
  NET WIRE  1742, 0, 0
  {
   VARIABLES
   {
    #NAME="rd_strobe"
   }
  }
  TEXT  1743, 0, 0
  {
   TEXT "$#NAME"
   RECT (1108,1471,1212,1500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1751
  }
  VTX  1747, 0, 0
  {
   COORD (1740,1220)
  }
  VTX  1748, 0, 0
  {
   COORD (1080,1501)
  }
  VTX  1750, 0, 0
  {
   COORD (1800,1501)
  }
  WIRE  1751, 0, 0
  {
   NET 1742
   VTX 1748, 1750
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1752, 0, 0
  {
   COORD (1800,1220)
  }
  WIRE  1753, 0, 0
  {
   NET 1742
   VTX 1750, 1752
  }
  WIRE  1754, 0, 0
  {
   NET 1742
   VTX 1752, 1747
  }
  INSTANCE  1807, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="i_switch(7:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (800,780)
   VERTEXES ( (2,2690) )
  }
  TEXT  1808, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (573,763,740,798)
   ALIGN 6
   MARGINS (1,1)
   PARENT 1807
   ORIENTATION 2
  }
  VTX  1991, 0, 0
  {
   COORD (2120,680)
  }
  VTX  1995, 0, 0
  {
   COORD (2120,720)
  }
  VTX  1997, 0, 0
  {
   COORD (1960,680)
  }
  WIRE  1999, 0, 0
  {
   NET 6130
   VTX 1997, 1991
  }
  VTX  2004, 0, 0
  {
   COORD (2000,720)
  }
  WIRE  2006, 0, 0
  {
   NET 1732
   VTX 2004, 1995
  }
  VTX  2034, 0, 0
  {
   COORD (2020,640)
  }
  VTX  2036, 0, 0
  {
   COORD (1980,640)
  }
  VTX  2038, 0, 0
  {
   COORD (2000,640)
  }
  WIRE  2039, 0, 0
  {
   NET 1732
   VTX 2004, 2038
  }
  VTX  2040, 0, 0
  {
   COORD (1960,640)
  }
  WIRE  2041, 0, 0
  {
   NET 6130
   VTX 1997, 2040
  }
  VTX  2042, 0, 0
  {
   COORD (1080,640)
  }
  WIRE  2044, 0, 0
  {
   NET 1742
   VTX 1748, 2042
  }
  VTX  2045, 0, 0
  {
   COORD (1040,640)
  }
  VTX  2048, 0, 0
  {
   COORD (1060,640)
  }
  VTX  2051, 0, 0
  {
   COORD (1100,640)
  }
  VTX  2114, 0, 0
  {
   COORD (1040,740)
  }
  WIRE  2119, 0, 0
  {
   NET 6130
   VTX 2114, 2045
  }
  INSTANCE  2171, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="g_ireg"
    #GENERIC0="ID : STD_LOGIC_VECTOR(7 downto 0) := X\"00\""
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="ri_switch"
    #SYMBOL="g_ireg"
   }
   COORD (840,720)
   VERTEXES ( (2,2669), (6,2667), (4,2684), (8,2689) )
   PINPROP 8,"#PIN_STATE","0"
  }
  VTX  2479, 0, 0
  {
   COORD (1060,760)
  }
  BUS  2483, 0, 0
  {
   NET 1723
   VTX 2479, 2048
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  2509, 0, 0
  {
   COORD (2120,700)
  }
  VTX  2510, 0, 0
  {
   COORD (1980,700)
  }
  BUS  2512, 0, 0
  {
   NET 1723
   VTX 2509, 2510
  }
  BUS  2514, 0, 0
  {
   NET 1723
   VTX 2510, 2036
  }
  NET BUS  2542, 0, 0
  NET BUS  2550, 0, 0
  INSTANCE  2605, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="g_oreg"
    #GENERIC0="ID : STD_LOGIC_VECTOR(7 downto 0) := X\"03\""
    #IMPL="low_level_definition"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS="ID"
    #REFERENCE="ro_ssd1"
    #SYMBOL="g_oreg"
   }
   COORD (2120,800)
   VERTEXES ( (2,2715), (6,2721), (8,2727), (10,2733), (4,4568) )
   PINPROP 4,"#PIN_STATE","0"
  }
  INSTANCE  2608, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="g_oreg"
    #GENERIC0="ID : STD_LOGIC_VECTOR(7 downto 0) := X\"04\""
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS="ID"
    #REFERENCE="ro_ssd2"
    #SYMBOL="g_oreg"
   }
   COORD (2120,900)
   VERTEXES ( (2,2755), (6,2757), (8,2759), (10,2761), (4,4554) )
   PINPROP 4,"#PIN_STATE","0"
  }
  INSTANCE  2611, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="g_oreg"
    #GENERIC0="ID : STD_LOGIC_VECTOR(7 downto 0) := X\"05\""
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS="ID"
    #REFERENCE="ro_ssd3"
    #SYMBOL="g_oreg"
   }
   COORD (2120,1000)
   VERTEXES ( (2,2791), (6,2793), (8,2795), (10,2797), (4,4575) )
   PINPROP 4,"#PIN_STATE","0"
  }
  INSTANCE  2614, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="g_oreg"
    #GENERIC0="ID : STD_LOGIC_VECTOR(7 downto 0) := X\"06\""
    #IMPL="low_level_definition"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS="ID"
    #REFERENCE="ro_ssd4"
    #SYMBOL="g_oreg"
   }
   COORD (2120,1100)
   VERTEXES ( (2,2827), (6,2828), (8,2830), (10,2832), (4,4582) )
   PINPROP 4,"#PIN_STATE","0"
  }
  VTX  2657, 0, 0
  {
   COORD (2120,740)
  }
  VTX  2658, 0, 0
  {
   COORD (2020,740)
  }
  BUS  2659, 0, 0
  {
   NET 1737
   VTX 2657, 2658
  }
  BUS  2660, 0, 0
  {
   NET 1737
   VTX 2034, 2658
  }
  VTX  2667, 0, 0
  {
   COORD (920,760)
  }
  VTX  2669, 0, 0
  {
   COORD (920,740)
  }
  BUS  2675, 0, 0
  {
   NET 1723
   VTX 2479, 2667
  }
  WIRE  2681, 0, 0
  {
   NET 6130
   VTX 2114, 2669
  }
  VTX  2684, 0, 0
  {
   COORD (920,780)
  }
  VTX  2685, 0, 0
  {
   COORD (1100,780)
  }
  BUS  2686, 0, 0
  {
   NET 1718
   VTX 2684, 2685
  }
  BUS  2687, 0, 0
  {
   NET 1718
   VTX 2051, 2685
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  2689, 0, 0
  {
   COORD (840,780)
  }
  VTX  2690, 0, 0
  {
   COORD (800,780)
  }
  BUS  2691, 0, 0
  {
   NET 2550
   VTX 2689, 2690
  }
  VTX  2695, 0, 0
  {
   COORD (2200,740)
  }
  VTX  2696, 0, 0
  {
   COORD (2240,740)
  }
  BUS  2697, 0, 0
  {
   NET 2542
   VTX 2695, 2696
  }
  VTX  2715, 0, 0
  {
   COORD (2120,820)
  }
  VTX  2716, 0, 0
  {
   COORD (1960,820)
  }
  WIRE  2718, 0, 0
  {
   NET 6130
   VTX 2715, 2716
  }
  WIRE  2720, 0, 0
  {
   NET 6130
   VTX 2716, 1997
  }
  VTX  2721, 0, 0
  {
   COORD (2120,840)
  }
  VTX  2722, 0, 0
  {
   COORD (1980,840)
  }
  BUS  2724, 0, 0
  {
   NET 1723
   VTX 2721, 2722
  }
  BUS  2726, 0, 0
  {
   NET 1723
   VTX 2722, 2510
  }
  VTX  2727, 0, 0
  {
   COORD (2120,860)
  }
  VTX  2728, 0, 0
  {
   COORD (2000,860)
  }
  WIRE  2730, 0, 0
  {
   NET 1732
   VTX 2727, 2728
  }
  WIRE  2732, 0, 0
  {
   NET 1732
   VTX 2728, 2004
  }
  VTX  2733, 0, 0
  {
   COORD (2120,880)
  }
  VTX  2734, 0, 0
  {
   COORD (2020,880)
  }
  BUS  2736, 0, 0
  {
   NET 1737
   VTX 2733, 2734
  }
  BUS  2737, 0, 0
  {
   NET 1737
   VTX 2658, 2734
  }
  VTX  2755, 0, 0
  {
   COORD (2120,920)
  }
  VTX  2756, 0, 0
  {
   COORD (1960,920)
  }
  VTX  2757, 0, 0
  {
   COORD (2120,940)
  }
  VTX  2758, 0, 0
  {
   COORD (1980,940)
  }
  VTX  2759, 0, 0
  {
   COORD (2120,960)
  }
  VTX  2760, 0, 0
  {
   COORD (2000,960)
  }
  VTX  2761, 0, 0
  {
   COORD (2120,980)
  }
  VTX  2762, 0, 0
  {
   COORD (2020,980)
  }
  WIRE  2763, 0, 0
  {
   NET 6130
   VTX 2755, 2756
  }
  BUS  2764, 0, 0
  {
   NET 1723
   VTX 2757, 2758
  }
  WIRE  2765, 0, 0
  {
   NET 1732
   VTX 2759, 2760
  }
  BUS  2766, 0, 0
  {
   NET 1737
   VTX 2761, 2762
  }
  WIRE  2768, 0, 0
  {
   NET 6130
   VTX 2756, 2716
  }
  BUS  2770, 0, 0
  {
   NET 1723
   VTX 2758, 2722
  }
  WIRE  2772, 0, 0
  {
   NET 1732
   VTX 2760, 2728
  }
  BUS  2773, 0, 0
  {
   NET 1737
   VTX 2734, 2762
  }
  VTX  2791, 0, 0
  {
   COORD (2120,1020)
  }
  VTX  2792, 0, 0
  {
   COORD (1960,1020)
  }
  VTX  2793, 0, 0
  {
   COORD (2120,1040)
  }
  VTX  2794, 0, 0
  {
   COORD (1980,1040)
  }
  VTX  2795, 0, 0
  {
   COORD (2120,1060)
  }
  VTX  2796, 0, 0
  {
   COORD (2000,1060)
  }
  VTX  2797, 0, 0
  {
   COORD (2120,1080)
  }
  VTX  2798, 0, 0
  {
   COORD (2020,1080)
  }
  WIRE  2799, 0, 0
  {
   NET 6130
   VTX 2791, 2792
  }
  BUS  2800, 0, 0
  {
   NET 1723
   VTX 2793, 2794
  }
  WIRE  2801, 0, 0
  {
   NET 1732
   VTX 2795, 2796
  }
  BUS  2802, 0, 0
  {
   NET 1737
   VTX 2797, 2798
  }
  WIRE  2803, 0, 0
  {
   NET 6130
   VTX 1587, 2792
  }
  WIRE  2804, 0, 0
  {
   NET 6130
   VTX 2792, 2756
  }
  BUS  2806, 0, 0
  {
   NET 1723
   VTX 2794, 2758
  }
  WIRE  2808, 0, 0
  {
   NET 1732
   VTX 2796, 2760
  }
  BUS  2809, 0, 0
  {
   NET 1737
   VTX 2762, 2798
  }
  VTX  2827, 0, 0
  {
   COORD (2120,1120)
  }
  VTX  2828, 0, 0
  {
   COORD (2120,1140)
  }
  VTX  2829, 0, 0
  {
   COORD (1980,1140)
  }
  VTX  2830, 0, 0
  {
   COORD (2120,1160)
  }
  VTX  2831, 0, 0
  {
   COORD (2000,1160)
  }
  VTX  2832, 0, 0
  {
   COORD (2120,1180)
  }
  VTX  2833, 0, 0
  {
   COORD (2020,1180)
  }
  WIRE  2834, 0, 0
  {
   NET 6130
   VTX 2827, 1587
  }
  BUS  2835, 0, 0
  {
   NET 1723
   VTX 2828, 2829
  }
  WIRE  2836, 0, 0
  {
   NET 1732
   VTX 2830, 2831
  }
  BUS  2837, 0, 0
  {
   NET 1737
   VTX 2832, 2833
  }
  BUS  2838, 0, 0
  {
   NET 1723
   VTX 1593, 2829
  }
  BUS  2839, 0, 0
  {
   NET 1723
   VTX 2829, 2794
  }
  WIRE  2840, 0, 0
  {
   NET 1732
   VTX 1599, 2831
  }
  WIRE  2841, 0, 0
  {
   NET 1732
   VTX 2831, 2796
  }
  BUS  2842, 0, 0
  {
   NET 1737
   VTX 2798, 2833
  }
  BUS  2843, 0, 0
  {
   NET 1737
   VTX 2833, 1606
  }
  INSTANCE  2878, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="SSD_Driver"
    #IMPL="BEHAV"
    #LIBRARY="#default"
    #REFERENCE="SSD_Driver_inst"
    #SYMBOL="SSD_Driver"
   }
   COORD (2580,880)
   VERTEXES ( (2,4496), (8,4512), (4,4515), (12,4555), (10,4569), (14,4576), (16,4583) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  2879, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2600,845,2816,880)
   ALIGN 8
   MARGINS (1,1)
   PARENT 2878
  }
  TEXT  2883, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2600,1080,2754,1115)
   MARGINS (1,1)
   PARENT 2878
  }
  TEXT  3519, 0, 0
  {
   TEXT "$#NAME"
   RECT (2450,871,2544,900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4497
  }
  INSTANCE  3540, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="o_ssd_seg(7:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2880,900)
   VERTEXES ( (2,4516) )
  }
  TEXT  3541, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2932,883,3135,918)
   ALIGN 4
   MARGINS (1,1)
   PARENT 3540
  }
  INSTANCE  3542, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="o_ssd_an(3:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2880,940)
   VERTEXES ( (2,4513) )
  }
  TEXT  3543, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2932,923,3120,958)
   ALIGN 4
   MARGINS (1,1)
   PARENT 3542
  }
  NET BUS  3548, 0, 0
  NET BUS  3553, 0, 0
  INSTANCE  3628, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="i_button(3:0)"
    #SYMBOL="BusInput"
   }
   COORD (700,860)
   VERTEXES ( (2,4229) )
  }
  TEXT  3629, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (475,843,640,878)
   ALIGN 6
   MARGINS (1,1)
   PARENT 3628
   ORIENTATION 2
  }
  INSTANCE  3630, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="g_ireg"
    #GENERIC0="ID : STD_LOGIC_VECTOR(7 downto 0) := X\"01\""
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS="ID"
    #REFERENCE="ri_button"
    #SYMBOL="g_ireg"
   }
   COORD (840,840)
   VERTEXES ( (2,3642), (6,3648), (4,3654), (8,4232) )
   PINPROP 8,"#PIN_STATE","0"
  }
  VTX  3642, 0, 0
  {
   COORD (920,860)
  }
  VTX  3643, 0, 0
  {
   COORD (1040,860)
  }
  WIRE  3645, 0, 0
  {
   NET 6130
   VTX 3642, 3643
  }
  WIRE  3646, 0, 0
  {
   NET 6130
   VTX 1712, 3643
  }
  WIRE  3647, 0, 0
  {
   NET 6130
   VTX 3643, 2114
  }
  VTX  3648, 0, 0
  {
   COORD (920,880)
  }
  VTX  3649, 0, 0
  {
   COORD (1060,880)
  }
  BUS  3651, 0, 0
  {
   NET 1723
   VTX 3648, 3649
  }
  BUS  3652, 0, 0
  {
   NET 1723
   VTX 1614, 3649
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  3653, 0, 0
  {
   NET 1723
   VTX 3649, 2479
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  3654, 0, 0
  {
   COORD (920,900)
  }
  VTX  3655, 0, 0
  {
   COORD (1100,900)
  }
  BUS  3657, 0, 0
  {
   NET 1718
   VTX 3654, 3655
  }
  BUS  3658, 0, 0
  {
   NET 1718
   VTX 2685, 3655
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  3659, 0, 0
  {
   NET 1718
   VTX 3655, 1667
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  4211, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="i_button(3:0)"
   }
  }
  TEXT  4212, 0, 0
  {
   TEXT "$#NAME"
   RECT (691,831,829,860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4230
  }
  NET BUS  4216, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="s_reg_button(7:0)"
   }
  }
  TEXT  4217, 0, 0
  {
   TEXT "$#NAME"
   RECT (644,871,837,900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4233
  }
  VTX  4228, 0, 0
  {
   COORD (840,860)
  }
  VTX  4229, 0, 0
  {
   COORD (700,860)
  }
  BUS  4230, 0, 0
  {
   NET 4211
   VTX 4228, 4229
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  4231, 0, 0
  {
   COORD (640,900)
  }
  VTX  4232, 0, 0
  {
   COORD (840,900)
  }
  BUS  4233, 0, 0
  {
   NET 4216
   VTX 4231, 4232
   VARIABLES
   {
    #NAMED="1"
   }
  }
  SIGNALASSIGN  4234, 0, 0
  {
   LABEL "BTN_Assing"
   TEXT "s_reg_button <= i_button & \"0000\";"
   RECT (560,940,980,1000)
   MARGINS (10,10)
   FONT (10,0,0,400,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  NET BUS  4269, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="prog_addr(9:0)"
   }
  }
  TEXT  4270, 0, 0
  {
   TEXT "$#NAME"
   RECT (1540,1046,1702,1075)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1357
  }
  NET BUS  4274, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="prog_inst(17:0)"
   }
  }
  TEXT  4275, 0, 0
  {
   TEXT "$#NAME"
   RECT (1580,1086,1744,1115)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1358
  }
  VTX  4495, 0, 0
  {
   COORD (2420,900)
  }
  VTX  4496, 0, 0
  {
   COORD (2580,900)
  }
  WIRE  4497, 0, 0
  {
   NET 6130
   VTX 4495, 4496
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  4512, 0, 0
  {
   COORD (2840,940)
  }
  VTX  4513, 0, 0
  {
   COORD (2880,940)
  }
  BUS  4514, 0, 0
  {
   NET 3553
   VTX 4512, 4513
  }
  VTX  4515, 0, 0
  {
   COORD (2840,900)
  }
  VTX  4516, 0, 0
  {
   COORD (2880,900)
  }
  BUS  4517, 0, 0
  {
   NET 3548
   VTX 4515, 4516
  }
  NET BUS  4544, 0, 0
  NET BUS  4553, 0, 0
  VTX  4554, 0, 0
  {
   COORD (2200,980)
  }
  VTX  4555, 0, 0
  {
   COORD (2580,980)
  }
  BUS  4557, 0, 0
  {
   NET 4558
   VTX 4554, 4555
  }
  NET BUS  4558, 0, 0
  NET BUS  4567, 0, 0
  VTX  4568, 0, 0
  {
   COORD (2200,880)
  }
  VTX  4569, 0, 0
  {
   COORD (2580,940)
  }
  VTX  4570, 0, 0
  {
   COORD (2340,880)
  }
  BUS  4571, 0, 0
  {
   NET 4567
   VTX 4568, 4570
  }
  VTX  4572, 0, 0
  {
   COORD (2340,940)
  }
  BUS  4573, 0, 0
  {
   NET 4567
   VTX 4570, 4572
  }
  BUS  4574, 0, 0
  {
   NET 4567
   VTX 4572, 4569
  }
  VTX  4575, 0, 0
  {
   COORD (2200,1080)
  }
  VTX  4576, 0, 0
  {
   COORD (2580,1020)
  }
  VTX  4577, 0, 0
  {
   COORD (2320,1080)
  }
  BUS  4578, 0, 0
  {
   NET 4553
   VTX 4575, 4577
  }
  VTX  4579, 0, 0
  {
   COORD (2320,1020)
  }
  BUS  4580, 0, 0
  {
   NET 4553
   VTX 4577, 4579
  }
  BUS  4581, 0, 0
  {
   NET 4553
   VTX 4579, 4576
  }
  VTX  4582, 0, 0
  {
   COORD (2200,1180)
  }
  VTX  4583, 0, 0
  {
   COORD (2580,1060)
  }
  VTX  4584, 0, 0
  {
   COORD (2340,1180)
  }
  BUS  4585, 0, 0
  {
   NET 4544
   VTX 4582, 4584
  }
  VTX  4586, 0, 0
  {
   COORD (2340,1060)
  }
  BUS  4587, 0, 0
  {
   NET 4544
   VTX 4584, 4586
  }
  BUS  4588, 0, 0
  {
   NET 4544
   VTX 4586, 4583
  }
  INSTANCE  4658, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="uart_tx"
    #LIBRARY="#default"
    #REFERENCE="uart_tx_inst"
    #SYMBOL="uart_tx"
   }
   COORD (2340,1800)
   VERTEXES ( (2,4707), (4,5175), (8,5303), (12,5311), (16,6222), (14,6224) )
   PINPROP 14,"#PIN_STATE","0"
  }
  TEXT  4659, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2360,1765,2511,1800)
   ALIGN 8
   MARGINS (1,1)
   PARENT 4658
  }
  TEXT  4660, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2360,2040,2449,2075)
   MARGINS (1,1)
   PARENT 4658
  }
  INSTANCE  4661, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="uart_rx"
    #LIBRARY="#default"
    #REFERENCE="uart_rx_inst"
    #SYMBOL="uart_rx"
   }
   COORD (420,1780)
   VERTEXES ( (2,5212), (8,5270), (12,5278), (16,5286), (18,6237), (14,6239), (4,4701) )
   PINPROP 14,"#PIN_STATE","0"
  }
  TEXT  4662, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (441,1745,594,1780)
   ALIGN 8
   MARGINS (1,1)
   PARENT 4661
  }
  TEXT  4663, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (441,2060,532,2095)
   MARGINS (1,1)
   PARENT 4661
  }
  INSTANCE  4681, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="g_ireg"
    #GENERIC0="ID : STD_LOGIC_VECTOR(7 downto 0) := X\"13\""
    #IMPL="low_level_definition"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS="ID"
    #REFERENCE="ri_srl_data"
    #SYMBOL="g_ireg"
   }
   COORD (840,1740)
   VERTEXES ( (2,4683), (6,4689), (4,4695), (8,4702) )
   PINPROP 4,"#PIN_STATE","0"
  }
  INSTANCE  4682, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="g_oreg"
    #GENERIC0="ID : STD_LOGIC_VECTOR(7 downto 0) := X\"14\""
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS="ID"
    #REFERENCE="ro_srl_dout"
    #SYMBOL="g_oreg"
   }
   COORD (2120,1740)
   VERTEXES ( (4,4706), (6,4711), (10,4717), (2,4724), (8,4730) )
   PINPROP 8,"#PIN_STATE","0"
  }
  VTX  4683, 0, 0
  {
   COORD (920,1760)
  }
  VTX  4684, 0, 0
  {
   COORD (1040,1760)
  }
  WIRE  4686, 0, 0
  {
   NET 6130
   VTX 4683, 4684
  }
  WIRE  4688, 0, 0
  {
   NET 6130
   VTX 4684, 1693
  }
  VTX  4689, 0, 0
  {
   COORD (920,1780)
  }
  VTX  4690, 0, 0
  {
   COORD (1060,1780)
  }
  BUS  4692, 0, 0
  {
   NET 1723
   VTX 4689, 4690
  }
  BUS  4694, 0, 0
  {
   NET 1723
   VTX 4690, 1632
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  4695, 0, 0
  {
   COORD (920,1800)
  }
  VTX  4696, 0, 0
  {
   COORD (1100,1800)
  }
  BUS  4698, 0, 0
  {
   NET 1718
   VTX 4695, 4696
  }
  BUS  4699, 0, 0
  {
   NET 1718
   VTX 1687, 4696
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  4701, 0, 0
  {
   COORD (780,1800)
  }
  VTX  4702, 0, 0
  {
   COORD (840,1800)
  }
  BUS  4704, 0, 0
  {
   NET 4705
   VTX 4701, 4702
  }
  NET BUS  4705, 0, 0
  VTX  4706, 0, 0
  {
   COORD (2200,1820)
  }
  VTX  4707, 0, 0
  {
   COORD (2340,1820)
  }
  BUS  4709, 0, 0
  {
   NET 4710
   VTX 4706, 4707
  }
  NET BUS  4710, 0, 0
  VTX  4711, 0, 0
  {
   COORD (2120,1780)
  }
  VTX  4712, 0, 0
  {
   COORD (1980,1780)
  }
  BUS  4714, 0, 0
  {
   NET 1723
   VTX 4711, 4712
  }
  BUS  4715, 0, 0
  {
   NET 1723
   VTX 1593, 4712
  }
  VTX  4717, 0, 0
  {
   COORD (2120,1820)
  }
  VTX  4718, 0, 0
  {
   COORD (2020,1820)
  }
  BUS  4720, 0, 0
  {
   NET 1737
   VTX 4717, 4718
  }
  BUS  4721, 0, 0
  {
   NET 1737
   VTX 1606, 4718
  }
  VTX  4723, 0, 0
  {
   COORD (1960,1760)
  }
  VTX  4724, 0, 0
  {
   COORD (2120,1760)
  }
  WIRE  4726, 0, 0
  {
   NET 6130
   VTX 4723, 4724
  }
  WIRE  4727, 0, 0
  {
   NET 6130
   VTX 1587, 4723
  }
  VTX  4729, 0, 0
  {
   COORD (2000,1800)
  }
  VTX  4730, 0, 0
  {
   COORD (2120,1800)
  }
  WIRE  4732, 0, 0
  {
   NET 1732
   VTX 4729, 4730
  }
  WIRE  4733, 0, 0
  {
   NET 1732
   VTX 1599, 4729
  }
  INSTANCE  4752, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="g_ireg"
    #GENERIC0="ID : STD_LOGIC_VECTOR(7 downto 0) := X\"13\""
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS="ID"
    #REFERENCE="ri_srl_status"
    #SYMBOL="g_ireg"
   }
   COORD (1220,1720)
   ORIENTATION 2
   VERTEXES ( (4,4753), (6,4765), (2,4771), (8,5232) )
   PINPROP 8,"#PIN_STATE","0"
  }
  VTX  4753, 0, 0
  {
   COORD (1140,1780)
  }
  VTX  4754, 0, 0
  {
   COORD (1100,1780)
  }
  BUS  4756, 0, 0
  {
   NET 1718
   VTX 4753, 4754
  }
  BUS  4757, 0, 0
  {
   NET 1718
   VTX 4696, 4754
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4758, 0, 0
  {
   NET 1718
   VTX 4754, 1667
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  4765, 0, 0
  {
   COORD (1140,1760)
  }
  VTX  4766, 0, 0
  {
   COORD (1060,1760)
  }
  BUS  4768, 0, 0
  {
   NET 1723
   VTX 4765, 4766
  }
  BUS  4769, 0, 0
  {
   NET 1723
   VTX 1614, 4766
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4770, 0, 0
  {
   NET 1723
   VTX 4766, 4690
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  4771, 0, 0
  {
   COORD (1140,1740)
  }
  VTX  4772, 0, 0
  {
   COORD (1040,1740)
  }
  WIRE  4774, 0, 0
  {
   NET 6130
   VTX 4771, 4772
  }
  WIRE  4775, 0, 0
  {
   NET 6130
   VTX 1712, 4772
  }
  WIRE  4776, 0, 0
  {
   NET 6130
   VTX 4772, 4684
  }
  INSTANCE  4777, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="g_oreg"
    #GENERIC0="ID : STD_LOGIC_VECTOR(7 downto 0) := X\"11\""
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS="ID"
    #REFERENCE="ro_srl_ctrl"
    #SYMBOL="g_oreg"
   }
   COORD (1920,1760)
   ORIENTATION 2
   VERTEXES ( (10,4778), (8,4784), (6,4790), (2,4796), (4,5242) )
   PINPROP 4,"#PIN_STATE","0"
  }
  VTX  4778, 0, 0
  {
   COORD (1920,1840)
  }
  VTX  4779, 0, 0
  {
   COORD (2020,1840)
  }
  BUS  4781, 0, 0
  {
   NET 1737
   VTX 4778, 4779
  }
  BUS  4782, 0, 0
  {
   NET 1737
   VTX 4718, 4779
  }
  BUS  4783, 0, 0
  {
   NET 1737
   VTX 4779, 1574
  }
  VTX  4784, 0, 0
  {
   COORD (1920,1820)
  }
  VTX  4785, 0, 0
  {
   COORD (2000,1820)
  }
  WIRE  4787, 0, 0
  {
   NET 1732
   VTX 4784, 4785
  }
  WIRE  4788, 0, 0
  {
   NET 1732
   VTX 4729, 4785
  }
  WIRE  4789, 0, 0
  {
   NET 1732
   VTX 4785, 1579
  }
  VTX  4790, 0, 0
  {
   COORD (1920,1800)
  }
  VTX  4791, 0, 0
  {
   COORD (1980,1800)
  }
  BUS  4793, 0, 0
  {
   NET 1723
   VTX 4790, 4791
  }
  BUS  4794, 0, 0
  {
   NET 1723
   VTX 4712, 4791
  }
  BUS  4795, 0, 0
  {
   NET 1723
   VTX 4791, 1564
  }
  VTX  4796, 0, 0
  {
   COORD (1920,1780)
  }
  VTX  4797, 0, 0
  {
   COORD (1960,1780)
  }
  WIRE  4799, 0, 0
  {
   NET 6130
   VTX 4796, 4797
  }
  WIRE  4800, 0, 0
  {
   NET 6130
   VTX 4723, 4797
  }
  WIRE  4801, 0, 0
  {
   NET 6130
   VTX 4797, 1554
  }
  INSTANCE  5169, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="o_serial_tx"
    #SYMBOL="Output"
   }
   COORD (2680,1820)
   VERTEXES ( (2,5176) )
  }
  TEXT  5170, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2732,1803,2874,1838)
   ALIGN 4
   MARGINS (1,1)
   PARENT 5169
  }
  NET WIRE  5171, 0, 0
  VTX  5175, 0, 0
  {
   COORD (2640,1820)
  }
  VTX  5176, 0, 0
  {
   COORD (2680,1820)
  }
  WIRE  5177, 0, 0
  {
   NET 5171
   VTX 5175, 5176
  }
  INSTANCE  5206, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="i_serial_rx"
    #SYMBOL="Input"
   }
   COORD (360,1800)
   VERTEXES ( (2,5213) )
  }
  TEXT  5207, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (165,1783,300,1818)
   ALIGN 6
   MARGINS (1,1)
   PARENT 5206
  }
  NET WIRE  5208, 0, 0
  VTX  5212, 0, 0
  {
   COORD (420,1800)
  }
  VTX  5213, 0, 0
  {
   COORD (360,1800)
  }
  WIRE  5214, 0, 0
  {
   NET 5208
   VTX 5212, 5213
  }
  VTX  5232, 0, 0
  {
   COORD (1220,1780)
  }
  VTX  5233, 0, 0
  {
   COORD (1400,1780)
  }
  BUS  5235, 0, 0
  {
   NET 5244
   VTX 5232, 5233
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  5241, 0, 0
  {
   COORD (1660,1840)
  }
  VTX  5242, 0, 0
  {
   COORD (1840,1840)
  }
  BUS  5243, 0, 0
  {
   NET 5249
   VTX 5241, 5242
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  5244, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="s_srl_status(7:0)"
   }
  }
  TEXT  5245, 0, 0
  {
   TEXT "$#NAME"
   RECT (1220,1750,1400,1779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 5235
  }
  NET BUS  5249, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="s_srl_ctrl(7:0)"
   }
  }
  TEXT  5250, 0, 0
  {
   TEXT "$#NAME"
   RECT (1676,1810,1824,1839)
   ALIGN 9
   MARGINS (1,1)
   PARENT 5243
  }
  NET WIRE  5267, 0, 0
  {
   VARIABLES
   {
    #NAME="s_srl_status(0)"
   }
  }
  TEXT  5269, 0, 0
  {
   TEXT "$#NAME"
   RECT (790,1830,950,1859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 5272
  }
  VTX  5270, 0, 0
  {
   COORD (780,1860)
  }
  VTX  5271, 0, 0
  {
   COORD (960,1860)
  }
  WIRE  5272, 0, 0
  {
   NET 5267
   VTX 5270, 5271
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  5275, 0, 0
  {
   VARIABLES
   {
    #NAME="s_srl_status(1)"
   }
  }
  TEXT  5277, 0, 0
  {
   TEXT "$#NAME"
   RECT (790,1870,950,1899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 5280
  }
  VTX  5278, 0, 0
  {
   COORD (780,1900)
  }
  VTX  5279, 0, 0
  {
   COORD (960,1900)
  }
  WIRE  5280, 0, 0
  {
   NET 5275
   VTX 5278, 5279
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  5283, 0, 0
  {
   VARIABLES
   {
    #NAME="s_srl_status(2)"
   }
  }
  TEXT  5285, 0, 0
  {
   TEXT "$#NAME"
   RECT (790,1910,950,1939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 5288
  }
  VTX  5286, 0, 0
  {
   COORD (780,1940)
  }
  VTX  5287, 0, 0
  {
   COORD (960,1940)
  }
  WIRE  5288, 0, 0
  {
   NET 5283
   VTX 5286, 5287
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  5291, 0, 0
  {
   VARIABLES
   {
    #NAME="s_srl_status(3)"
   }
  }
  TEXT  5293, 0, 0
  {
   TEXT "$#NAME"
   RECT (790,1950,950,1979)
   ALIGN 9
   MARGINS (1,1)
   PARENT 5296
  }
  VTX  5294, 0, 0
  {
   COORD (780,1980)
  }
  VTX  5295, 0, 0
  {
   COORD (960,1980)
  }
  WIRE  5296, 0, 0
  {
   NET 5291
   VTX 5294, 5295
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  5299, 0, 0
  {
   VARIABLES
   {
    #NAME="s_srl_status(4)"
   }
  }
  TEXT  5301, 0, 0
  {
   TEXT "$#NAME"
   RECT (2170,1950,2330,1979)
   ALIGN 9
   MARGINS (1,1)
   PARENT 5304
  }
  VTX  5302, 0, 0
  {
   COORD (2160,1980)
  }
  VTX  5303, 0, 0
  {
   COORD (2340,1980)
  }
  WIRE  5304, 0, 0
  {
   NET 5299
   VTX 5302, 5303
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  5307, 0, 0
  {
   VARIABLES
   {
    #NAME="s_srl_status(5)"
   }
  }
  TEXT  5309, 0, 0
  {
   TEXT "$#NAME"
   RECT (2170,1990,2330,2019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 5312
  }
  VTX  5310, 0, 0
  {
   COORD (2160,2020)
  }
  VTX  5311, 0, 0
  {
   COORD (2340,2020)
  }
  WIRE  5312, 0, 0
  {
   NET 5307
   VTX 5310, 5311
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  5315, 0, 0
  {
   VARIABLES
   {
    #NAME="s_srl_status(6)"
   }
  }
  TEXT  5317, 0, 0
  {
   TEXT "$#NAME"
   RECT (2170,2030,2330,2059)
   ALIGN 9
   MARGINS (1,1)
   PARENT 5320
  }
  VTX  5318, 0, 0
  {
   COORD (2160,2060)
  }
  VTX  5319, 0, 0
  {
   COORD (2340,2060)
  }
  WIRE  5320, 0, 0
  {
   NET 5315
   VTX 5318, 5319
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  5323, 0, 0
  {
   VARIABLES
   {
    #NAME="s_srl_status(7)"
   }
  }
  TEXT  5325, 0, 0
  {
   TEXT "$#NAME"
   RECT (2170,2070,2330,2099)
   ALIGN 9
   MARGINS (1,1)
   PARENT 5331
  }
  VTX  5329, 0, 0
  {
   COORD (2160,2100)
  }
  VTX  5330, 0, 0
  {
   COORD (2340,2100)
  }
  WIRE  5331, 0, 0
  {
   NET 5323
   VTX 5329, 5330
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  6094, 0, 0
  {
   COORD (1280,280)
  }
  VTX  6095, 0, 0
  {
   COORD (1500,280)
  }
  WIRE  6098, 0, 0
  {
   NET 211
   VTX 6094, 6095
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  6104, 0, 0
  {
   COORD (1780,280)
  }
  VTX  6105, 0, 0
  {
   COORD (1620,280)
  }
  WIRE  6106, 0, 0
  {
   NET 238
   VTX 6104, 6105
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  6107, 0, 0
  {
   COORD (1280,160)
  }
  VTX  6108, 0, 0
  {
   COORD (1480,160)
  }
  WIRE  6110, 0, 0
  {
   NET 6125
   VTX 6107, 6108
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  6112, 0, 0
  {
   COORD (1280,200)
  }
  VTX  6113, 0, 0
  {
   COORD (1480,200)
  }
  WIRE  6115, 0, 0
  {
   NET 6130
   VTX 6112, 6113
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  6122, 0, 0
  {
   COORD (1280,240)
  }
  VTX  6123, 0, 0
  {
   COORD (1480,240)
  }
  WIRE  6124, 0, 0
  {
   NET 6135
   VTX 6122, 6123
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  6125, 0, 0
  {
   VARIABLES
   {
    #NAME="s_vga_clk"
   }
  }
  TEXT  6126, 0, 0
  {
   TEXT "$#NAME"
   RECT (1326,130,1434,159)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6110
  }
  NET WIRE  6130, 0, 0
  {
   VARIABLES
   {
    #NAME="s_kc_clk"
   }
  }
  TEXT  6131, 0, 0
  {
   TEXT "$#NAME"
   RECT (1333,170,1427,199)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6115
  }
  NET WIRE  6135, 0, 0
  {
   VARIABLES
   {
    #NAME="s_srl_clkx16"
   }
  }
  TEXT  6136, 0, 0
  {
   TEXT "$#NAME"
   RECT (1314,210,1447,239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6124
  }
  VTX  6140, 0, 0
  {
   COORD (2420,200)
  }
  VTX  6141, 0, 0
  {
   COORD (2280,200)
  }
  WIRE  6142, 0, 0
  {
   NET 6125
   VTX 6140, 6141
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  6143, 0, 0
  {
   COORD (2420,240)
  }
  VTX  6144, 0, 0
  {
   COORD (2280,240)
  }
  WIRE  6145, 0, 0
  {
   NET 238
   VTX 6143, 6144
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  6217, 0, 0
  {
   TEXT "$#NAME"
   RECT (2693,1850,2787,1879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6226
  }
  TEXT  6221, 0, 0
  {
   TEXT "$#NAME"
   RECT (2674,1890,2807,1919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6227
  }
  VTX  6222, 0, 0
  {
   COORD (2640,1880)
  }
  VTX  6223, 0, 0
  {
   COORD (2840,1880)
  }
  VTX  6224, 0, 0
  {
   COORD (2640,1920)
  }
  VTX  6225, 0, 0
  {
   COORD (2840,1920)
  }
  WIRE  6226, 0, 0
  {
   NET 6130
   VTX 6222, 6223
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  6227, 0, 0
  {
   NET 6135
   VTX 6224, 6225
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  6231, 0, 0
  {
   TEXT "$#NAME"
   RECT (273,1850,367,1879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6240
  }
  TEXT  6235, 0, 0
  {
   TEXT "$#NAME"
   RECT (254,1890,387,1919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6241
  }
  VTX  6236, 0, 0
  {
   COORD (220,1880)
  }
  VTX  6237, 0, 0
  {
   COORD (420,1880)
  }
  VTX  6238, 0, 0
  {
   COORD (220,1920)
  }
  VTX  6239, 0, 0
  {
   COORD (420,1920)
  }
  WIRE  6240, 0, 0
  {
   NET 6130
   VTX 6236, 6237
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  6241, 0, 0
  {
   NET 6135
   VTX 6238, 6239
   VARIABLES
   {
    #NAMED="1"
   }
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (3400,2200)
  MARGINS (100,100,100,100)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1327891440"
   PAGENAME=""
   PAGENUMBER="1"
   REVISION="1.0"
  }
 }
 
 BODY
 {
  TEXT  6297, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (2440,1866,2557,1919)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  6298, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (2614,1862,3284,1922)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  6299, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (2438,1926,2509,1979)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  6300, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (2611,1922,3281,1982)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  6301, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (2640,1740,2935,1841)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  TEXT  6302, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (2438,2044,2517,2097)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  6303, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (2610,2040,3280,2100)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  6304, 0, 0
  {
   PAGEALIGN 10
   TEXT "Revision:"
   RECT (2436,1984,2564,2037)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  6305, 0, 0
  {
   PAGEALIGN 10
   TEXT "$Revision"
   RECT (2610,1994,3270,2029)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,204,0,"Arial")
   UPDATE 0
  }
  BMPPICT  6306, 0, 0
  {
   PAGEALIGN 10
   RECT (2440,1740,2560,1840)
   TEXT
   "KAAAADAAAAAsAAAAAQAYAAAAAADCGAAAEgsAABILAAAAAAAAAAAAAP////////////////////////////////////////////////////////////////////////38+fXt1e3gtufWoN/Hfta2WNKxSdGvP9KwQdS0S9i6Wt7GderapfXu1v79+/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////379+3guuHIi97BgeHFjeTLmuXNnuXMnOLIkt/ChNm5bdKtTcujLMWaEMKVAMedFNW3TuXTkvjy4P/////////////////////////////////////////////////////////////////////////////////////////////////////////////+/fHlxufSouzaufPo1ffu4vnz6fv27vv27/v27vr17Pnw5fXr2vDgx+jUrN/Ch9OvU8ieIMKWAcKVAMmhGd/Iefr26P////////////////////////////////////////////////////////////////////////////////////////////////z58u3eufXq2Pz38f78+v/////////////////////////////////////+/vz59fjw5PDgxubOoda0YsieH8KWAMKWAMymJevdrP////////////////////////////////////////////////////////////////////////////////////////z58/fu3/36+f/////////////////////////////////////////////+/fz48v////////n06fXq2PLkzOLJltGrScSZC8KVAMOXAd7GdP79+/////////////////////////////////////////////////////////////////////////////379/z48f///v////////////////////////////////79+vnz6Pjy5f38+P///vfv4fjv4v////7+/fjx4/z69fjw4+vXtNi3a8acGMKVAMOXANi7Wfz68/////////////////////////////////////////////////////////////////////79+/78+f///////////////////////////vv37/jv4f379/379vTo0/fu3vbs2v////37+Pjx5f///v////////////////v28PDhx97AgcmgI8KVAMOXANe5U/389////////////////////////////////////////////////////////////////v/+/v///////////////////vv48P/+/f78+vPo0ffx4/Tp1f////v37/fu3vv38P///////////////////////////////v////789/Pm0uDEjMuhJ8KVAMOXANq/Y//+/f///////////////////////////////////////////////////////////v/////////////////+/vfw4fXr2Pfu3v////fw4fTp1fjw4v////////////////////////////////78+v79/P////z69Pfv4v////78+fPn0d7ChcedG8KVAMOXAOXTkv/////////////////////////////////////////////////////////////////+/vnz6Pv37////vTp1Pnx5vTo1P/+/v////379/////////////////////////////////z59PTo0vXr2P78+f/+/vbt3fz38P////379/Hiytm6csWZDMKWAMeeEPTs0P////////////////////////////////////////////////////////////r06vbt3PXq1f79+/v38PXq2Pz48v////////////////////////////////n06Pv38P////v48vXq1vr16ffu3v////r17PXq2P////////z48+3bvdOvU8OWAcOXANS1Sv/+/f////////////////////////////////////////////7+/f369f////ny5/Xr2PXr2f38+f////////////////////////////v38Pz58/////////r16/To1P////////bv3/Tq1PTq1v////79+/z69f////////////ry5+XMnsqhKMKVAMOYAu3gs/////////////////////////////////////////////79+/bt3P79+//9/Pbu3vv48f////////////////////////////r16/Ln0PPmzvv48f////////Po0vn06v/////+/vnz5/z59P/////////////////////////+/PPm0Nq6b8SYB8OWANS0R//+/f////////////////////////////////79+/v38P////bt3Pz58v////////////////////////79+/fv3/v37/////jw4vbu3vv37/Tq1f////////bs2/nz5/////////////////////////////////////////////z28OnUrs2lMsKVAMSZBPLoxv////////////////////////////////z48vbs2v38+fv27v78+f////////////////////////Xs2/Tq1/Pmzv38+f78+vPmz/Xr1/Tp1P///v////////////////////////////////////////38+vr17P/////////+/fTn1Nm4asOWA8OXAN/Hdf////////////////////////////////z58/jx4/////////////////////////fw4f359P////bu3vz48/ny5vrz6f////77+Pbu3v379/////////////////////////////////79/P79+v////r16/Tp1P359P////////r17OXMnMeeHMKVAM+rMv379v////r37vr37v/////////////////+/fXu3fj06Pj06fj06fj06fj06fLmzvDixu/hxP38+vbu3u7fwO/gxPTq1/j06fj16v////////jz6Pf05/j06Pj06Pj06Pj06Pfz5v37+Pjx4/Pmz/fw4vTs2fPo0/Po0vjz5/v58//+/u7dwM+rQ8KVAMacDfTs0P///9S3b72SJN7Jm////////////+zhxbiKJbaGF7iKHbeIGrWFFLWFFLSCDraFFLSDFNe+gb6TNrSDEbOBCrWFFLWEErWEGM+vavHo0LuNI7aHGbWFErWEErWFErWFFLF+D8+vZ+vcusCVN7aFFLWFE7WDELWEEbOBEL6TM/jz5/bs3dm3aMOVAsOWAOjXnf///+7jx7OBArWFFvv48v79/P///8OcQat1AMSfRa99ALKBCLqMJLuOJrqOJ7mMIrmMJb6UL7KABrJ/BLqOJrqNJ7uOJ7F9Bqx3ANe9fbWFD7F/BryQLLyRLLyQLLqNJLqNKL+WOL6ULax2ALJ/BrqOJ7qOJrqNJbqNJbWGId7Jl/z38+DEicWZDsKWAOHLf////////9a7d7KBAMWfS9i/g9Gya6t1AMWfRODKmat1AMmmUvfu3vr27fr37/n16/r37uzgw7F9B72RKPj06fr38Pr38Ni+gKp0AM2tXrWFD7+VLvbw4vfy5ffy5PLmzvjw4vn27cGYNq14AOLOn/r37/r37/r27vr27vn16/r27fz38+bOocieHcKVANvAZP////////r27byRIrF/AL+VMLF+Bq57Au3fwufVr6lyAMuoVfr06v////////////////Lq1rB9CL2RKv///v///////+PSpat1AM2sXbiJFbKABbuQK7yRMLyQLreIJuLNn////8OcP698AvXu3v////////////////////////779+rWr8uhKcKVANe6V////////////+PRorJ/ALqNHK97A8yrXv///+DJl6lyAMqoVv////////////////////Ho0rB9CL2SKv////z48vnv4t3Eiqt1AM6uX7iJFbSEDr+WM8GYOcGYO76UO+bVrf///8ObPK98AvXv4P////////////////////////78+ezauM2lM8KVANe6Vv////////////7+/MikSa98ALSEE/Ps2f///+HMnqlxAMqoVv////////////////////Hn0LB9CLuPI/Tt2ezcu/Ln0dCwZKt0AM6uYbaGEb2TKO3cvPPr2fTs2vPr1vv58////8OdP613AN/Jl/Xv3/Xv3/Pr1+7fwP369f/////9+u3bvM2mOMKVANi8Wv///////////////+/lzK97C9i/hf///////+LQpqVrAMekTv///////////////////+rZta56AK15ALB9BLB8ArB8A614AK14ANi+gLSDCq54ALF9BLF/CbF+CKx3BeHNnv///9CybahvAK13ALF+B7B+B6x2AcKZPP379v////79+u3aus2lNcKVANzDbP///////////////////9zGk/n27f///////+nbu7uQPNa8ff////78+fr16v///////+ratsKcQ8CWNcCXN8KaPL+WNL6TM9e9gfPr1sSfRMGaPcGaO8GZOsGZOr2TOOfXsv////bx5c6uZsGYOsCWNMCWNL2TOMypWvz48f////77+OvWscuiK8KVAOHLgP////////////////////r37//////////////+/fz58fv27/////79+/To0/37+P////fw4ffv3vTp1Pr27f79+/379v369P////////79+v79+v79+v79+v79+v79+P/+/f369v359P////z48ffw4Pny5vz58fr16v369f////z48ufPosmeHsKVAOnZof////////////////////////////////////////ny5vTp1Pv48f////jw4/jx5P////7+/Pbt3Pbt3P///v////////////////////////////////////////////////z58/To0v////////bs2fTq1/37+P////////////rz6eHFjMWaEcadEfXu1v////////////////////////////////////////nz6fjy5Pfv4P////r06fPo1P////////////////////////////////////////////////////v27/r06v////////////Xr1/z48P////v38Pnz5/////////////////br3Nq6cMOWA8+tN/38+P////////////////////////////////////////37+PTp1fXs2v////79+/38+f////////////////////////////////////379/78+f////////v38PPn0P/+/v////////Xr2Pfv4f////////////////////38+P79+u/gxdKsSsKVAODKff////////////////////////////////////////////////369v38+P////////////////////////////////////////////v48fLmzfPmz/369v////////Pp1fr17f////////v37/37+P////////////////////v27fnz6OfPo8qfIsSZCfTrz/////////////////////////////////////////////////////////////////////////////////////z69PXs2vr27v////jw4/fu3vnz5/Xr2f////////Tq1ffw4f////////////////////////////nz5/38+Pz58vLl0Ny9d8OXBta3T/7+/P/////////////////////////////////////////////////////////////////////+/fz58v////////Xr2Pbt3fTo0v369f379vPmz/jy5fPn0f///v////369v7+/P////////////////////////v38PTp1fn06fz38OnVsc+oPsOVA+/kvf////////////////////////////////////////////////////////////n06fjz6P/////+/vXr1vz48f////nz5/fu3vjw4/ft3P////r17PPo0vv27f////////////////////////////79+vfv4P78+fr27ffu3vrz6Pbs292+fcWZDNi7Wv/////////////////////////////////////////////////////////////+/vXr2PXs2fr16/////v37/Xr2P7+/v/+/vbt3fPm0Pn06f////////////////////////////////////////////fv4PXr2Pfv3v79/Pbs2vny5erUr86nOcefFffy3v////////////////////////////////////////////////////////////////r27ffv4PXp1P/9/P79+/Tp1P379v////////38+f////////////////////////////////379/Xr2Pjx4/////bt3Pjw4vfu3f////79+vLjzNi2Z8OYCOnZov////////////////////////////////////////////////////////////////////////n16vfw4f/+/f////7+/f///v/////////////////////////////+/vr16/z59P////bu3ffv3/Xq1vz69fz69fXq2P369f7+/vbr2uDDisidGd/HeP/////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/fv37v379v////jw4/Xq1/Tq1f379/v37/Xp1fbs2vz69v////////////jv4uXNn8ykL9q/Zv79+//////////////////////////////////////////////////////////////////////////////////////+/v37+P/+/v////z58/z69f////r06fTp0/Xs2fz69Pv27vXt3PXr2Pr17P////v48f369f/////////+/vjw5OfRp9CpQdzCbP79+/////////////////////////////////////////////////////////////////////////////////////////z69vTq1fjw4v379/369vXr2Pz69v78+fjw4fXs2/jz5/////v48Pv37//+/v////////////////38+PXr2ubMn9GsR+PQjP///////////////////////////////////////////////////////////////////////////////////////////////////vv48ffw4vr06v////v48fz58//////+/f379////////////////////////////////vv27vHiyeDEiti5YPHmxP///////////////////////////////////////////////////////////////////////////////////////////////////////////////v////////////////////////////////////////////////////z58vXr1+jTq93BfefVnf379f////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7+/f769vnz6fPn0ezbuOjUqe7fuvv37f/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/v/+/v79+/38+Pz58vv17Pnx5ffv4Pfv3/ny5vv38P///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////wAA"
  }
  GROUP  6307, 0, 0
  {
   PAGEALIGN 10
   RECT (2420,1720,3301,2101)
   FREEID 1
   LINE  594, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (880,380), (880,0), (0,0), (0,380), (880,380) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  6308, 0, 0
  {
   PAGEALIGN 10
   RECT (2420,1920,3301,1921)
   FREEID 1
   LINE  578, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  6309, 0, 0
  {
   PAGEALIGN 10
   RECT (2420,1860,3301,1861)
   FREEID 1
   LINE  577, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  6310, 0, 0
  {
   PAGEALIGN 10
   RECT (2420,1980,3301,1981)
   FREEID 1
   LINE  583, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  6311, 0, 0
  {
   PAGEALIGN 10
   RECT (2420,2040,3301,2041)
   FREEID 1
   LINE  582, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  6312, 0, 0
  {
   PAGEALIGN 10
   RECT (2600,1720,2601,1861)
   FREEID 1
   LINE  581, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,140) )
   }
  }
  GROUP  6313, 0, 0
  {
   PAGEALIGN 10
   RECT (2600,1860,2601,2101)
   FREEID 1
   LINE  579, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,240) )
   }
  }
 }
 
}

