// Seed: 1563410622
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    output wire id_0,
    input  wire id_1,
    input  wire id_2,
    input  tri0 id_3
);
  wor id_5;
  assign id_0 = id_5;
  tri0 id_6;
  wire id_7;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire id_8;
  wire id_9;
  id_10(
      id_7, id_1
  );
endmodule
module module_2 (
    input wor id_0,
    input wand id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input wor id_6
);
  assign id_5 = id_1;
  assign id_5 = 1;
  id_8(
      id_3, id_6, 1, 1, id_2 ^ 1
  );
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
