git clone --depth 1 --no-tags https://github.com/ChiRuiChen/face_hls_test.git f:/verilog_sva_gh_scraper/data/full_repos/549410258
git clone --depth 1 --no-tags https://github.com/Nofal475/RV32i_multi-cycle_unpipelined.git f:/verilog_sva_gh_scraper/data/full_repos/550878655
git clone --depth 1 --no-tags https://github.com/kyw6416/FPGA_FSM_LIGHT.git f:/verilog_sva_gh_scraper/data/full_repos/550619856
git clone --depth 1 --no-tags https://github.com/yeodowon/FSM_LIGHT.git f:/verilog_sva_gh_scraper/data/full_repos/550628601
git clone --depth 1 --no-tags https://github.com/Perinze/traffic-lab.git f:/verilog_sva_gh_scraper/data/full_repos/551786534
git clone --depth 1 --no-tags https://github.com/bhubhu7/TestIC.git f:/verilog_sva_gh_scraper/data/full_repos/545855326
git clone --depth 1 --no-tags https://github.com/MostafaKhalilll/ClkDivider.git f:/verilog_sva_gh_scraper/data/full_repos/546177618
git clone --depth 1 --no-tags https://github.com/parnianf/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/546066994
git clone --depth 1 --no-tags https://github.com/Code-Jiugae/FPGA_UP_COUNTER.git f:/verilog_sva_gh_scraper/data/full_repos/549503484
git clone --depth 1 --no-tags https://github.com/AdamHsu7086/Serial-Transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/549626071
git clone --depth 1 --no-tags https://github.com/whoni159789/FSM_FanControl.git f:/verilog_sva_gh_scraper/data/full_repos/551317925
git clone --depth 1 --no-tags https://github.com/Swagatika-Meher/3-bit-CMOS-based-TIQ-comparator-Flash-ADC.git f:/verilog_sva_gh_scraper/data/full_repos/547688822
git clone --depth 1 --no-tags https://github.com/VijaybhushanKoram/REGISTER-VERILOG-.git f:/verilog_sva_gh_scraper/data/full_repos/546751210
git clone --depth 1 --no-tags https://github.com/JialiangTang/UCAS-DigitalCircuits.git f:/verilog_sva_gh_scraper/data/full_repos/550124309
git clone --depth 1 --no-tags https://github.com/Samyuktha2805/Lift_control_system.git f:/verilog_sva_gh_scraper/data/full_repos/550049010
git clone --depth 1 --no-tags https://github.com/teomerino1/ArqComp-TP2.git f:/verilog_sva_gh_scraper/data/full_repos/549106789
git clone --depth 1 --no-tags https://github.com/Chigook/FSM_Light.git f:/verilog_sva_gh_scraper/data/full_repos/550660044
git clone --depth 1 --no-tags https://github.com/whoni159789/FSM.git f:/verilog_sva_gh_scraper/data/full_repos/550582726
git clone --depth 1 --no-tags https://github.com/leb1973/FSM_LightStand.git f:/verilog_sva_gh_scraper/data/full_repos/551171157
git clone --depth 1 --no-tags https://github.com/KoushikAS/Project-3.git f:/verilog_sva_gh_scraper/data/full_repos/546909358
git clone --depth 1 --no-tags https://github.com/Da-lang1/BCDtoFND.git f:/verilog_sva_gh_scraper/data/full_repos/546453292
git clone --depth 1 --no-tags https://github.com/Code-Jiugae/bcdtofnd.git f:/verilog_sva_gh_scraper/data/full_repos/546454066
git clone --depth 1 --no-tags https://github.com/leb1973/BCDtoFND.git f:/verilog_sva_gh_scraper/data/full_repos/546466173
git clone --depth 1 --no-tags https://github.com/bruhe002/mip_alu_project0.git f:/verilog_sva_gh_scraper/data/full_repos/548035443
git clone --depth 1 --no-tags https://github.com/Chigook/IP_FNDController.git f:/verilog_sva_gh_scraper/data/full_repos/554141618
git clone --depth 1 --no-tags https://github.com/Boulder1999/Lab01-Hamming-Code-.git f:/verilog_sva_gh_scraper/data/full_repos/554324510
git clone --depth 1 --no-tags https://github.com/SlithyMatt/mister-vera-demo.git f:/verilog_sva_gh_scraper/data/full_repos/553961166
git clone --depth 1 --no-tags https://github.com/316415/FSM_Motor_PWM_control_Timer.git f:/verilog_sva_gh_scraper/data/full_repos/552351923
git clone --depth 1 --no-tags https://github.com/llorenzana/EC311.git f:/verilog_sva_gh_scraper/data/full_repos/552402563
git clone --depth 1 --no-tags https://github.com/Davidiluz-IL/3X3-Matrix-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/554960605
git clone --depth 1 --no-tags https://github.com/JimHui0/Timing_Circuit_hw01.git f:/verilog_sva_gh_scraper/data/full_repos/555324713
git clone --depth 1 --no-tags https://github.com/usmank11/Verilog-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/555127005
git clone --depth 1 --no-tags https://github.com/zl-guo/ASIC_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/554837795
git clone --depth 1 --no-tags https://github.com/rchithra123/efab1.git f:/verilog_sva_gh_scraper/data/full_repos/554890429
git clone --depth 1 --no-tags https://github.com/noemiabril/Orao_MiSTer-Arrow_SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/554957575
git clone --depth 1 --no-tags https://github.com/yuzheng91/DSD_HW1.git f:/verilog_sva_gh_scraper/data/full_repos/553023394
git clone --depth 1 --no-tags https://github.com/Rufaida-Kassem/Computer-Architecture-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/551989563
git clone --depth 1 --no-tags https://github.com/zacyangs/audio_proj.git f:/verilog_sva_gh_scraper/data/full_repos/551754807
git clone --depth 1 --no-tags https://github.com/Felucco/Es5_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/551896536
git clone --depth 1 --no-tags https://github.com/YongSinPark/-FPGA-Fan_PWM_control_IP_chip_design.git f:/verilog_sva_gh_scraper/data/full_repos/552237673
git clone --depth 1 --no-tags https://github.com/YangZiyi121/gradient_krnl_tcp_ip_stack.git f:/verilog_sva_gh_scraper/data/full_repos/552363212
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/4300_Cryptography_ASCON.git f:/verilog_sva_gh_scraper/data/full_repos/555960373
git clone --depth 1 --no-tags https://github.com/ViteErick/DigitalElectronic.git f:/verilog_sva_gh_scraper/data/full_repos/553821476
git clone --depth 1 --no-tags https://github.com/Vinit5893/Summation-of-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/547965216
git clone --depth 1 --no-tags https://github.com/3442/conspiracion.git f:/verilog_sva_gh_scraper/data/full_repos/552761997
git clone --depth 1 --no-tags https://github.com/aswaniar/eafb1.git f:/verilog_sva_gh_scraper/data/full_repos/548760619
git clone --depth 1 --no-tags https://github.com/andrsmllr/sky130-physical-verification-workshop.git f:/verilog_sva_gh_scraper/data/full_repos/549822451
git clone --depth 1 --no-tags https://github.com/JCLosano/arqui-tp1-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/549787309
git clone --depth 1 --no-tags https://github.com/Bell2U/Customised-machine-learning-inference-on-FPGAs.git f:/verilog_sva_gh_scraper/data/full_repos/548111369
git clone --depth 1 --no-tags https://github.com/LynnTaka/ALU_WAVE_LCS.git f:/verilog_sva_gh_scraper/data/full_repos/548230807
git clone --depth 1 --no-tags https://github.com/learn-cocotb/assignment-interface.git f:/verilog_sva_gh_scraper/data/full_repos/547476931
git clone --depth 1 --no-tags https://github.com/ksudra/arm_lab.git f:/verilog_sva_gh_scraper/data/full_repos/548885851
git clone --depth 1 --no-tags https://github.com/shuny42657/6.205_lab04b.git f:/verilog_sva_gh_scraper/data/full_repos/550288393
git clone --depth 1 --no-tags https://github.com/flaviens/mortycrash.git f:/verilog_sva_gh_scraper/data/full_repos/550750857
git clone --depth 1 --no-tags https://github.com/gilCE98/Pipeline-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/550656953
git clone --depth 1 --no-tags https://github.com/Raghul1879/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/549544196
git clone --depth 1 --no-tags https://github.com/AdamHsu7086/EGD.git f:/verilog_sva_gh_scraper/data/full_repos/549616878
git clone --depth 1 --no-tags https://github.com/kingyeonsu/FND-up-counter.git f:/verilog_sva_gh_scraper/data/full_repos/549489566
git clone --depth 1 --no-tags https://github.com/316415/FSM_Motor_PWM_control.git f:/verilog_sva_gh_scraper/data/full_repos/551335166
git clone --depth 1 --no-tags https://github.com/MazdakFatahi/Getting_Ready_For_BASYS3_Board.git f:/verilog_sva_gh_scraper/data/full_repos/552472329
git clone --depth 1 --no-tags https://github.com/PatrickChen0717/Reduced_Instruction_Set_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/555171539
git clone --depth 1 --no-tags https://github.com/leb1973/FSM_FND_LED_MOTOR.git f:/verilog_sva_gh_scraper/data/full_repos/553685532
git clone --depth 1 --no-tags https://github.com/Chigook/IP_FNDController_enable.git f:/verilog_sva_gh_scraper/data/full_repos/554695743
git clone --depth 1 --no-tags https://github.com/whoni159789/IP_AXI4_FND_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/554675982
git clone --depth 1 --no-tags https://github.com/CristiGosa/7segments-display-adder.git f:/verilog_sva_gh_scraper/data/full_repos/554724815
git clone --depth 1 --no-tags https://github.com/brad-herring/CPU4BIT.git f:/verilog_sva_gh_scraper/data/full_repos/554848553
git clone --depth 1 --no-tags https://github.com/Animesh-Gupta2001/3-Bit-Counter-in-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/552062695
git clone --depth 1 --no-tags https://github.com/Animesh-Gupta2001/N-bit-Ripple-Carry-Adder-in-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/552066628
git clone --depth 1 --no-tags https://github.com/thunderous77/CPU-2022.git f:/verilog_sva_gh_scraper/data/full_repos/552254764
git clone --depth 1 --no-tags https://github.com/Integralsat/you3.git f:/verilog_sva_gh_scraper/data/full_repos/552334772
git clone --depth 1 --no-tags https://github.com/CarazoSteph/desencriptador-de-imagenes.git f:/verilog_sva_gh_scraper/data/full_repos/553986139
git clone --depth 1 --no-tags https://github.com/noemiabril/CoCo2_MiSTer-Arrow_SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/555817051
git clone --depth 1 --no-tags https://github.com/IamYipi/USAL-GII-compi-CONTADOR.git f:/verilog_sva_gh_scraper/data/full_repos/554450232
git clone --depth 1 --no-tags https://github.com/czj0xyz/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/551843409
git clone --depth 1 --no-tags https://github.com/mridul21harish/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/546565381
git clone --depth 1 --no-tags https://github.com/Stradito/FND.git f:/verilog_sva_gh_scraper/data/full_repos/546463559
git clone --depth 1 --no-tags https://github.com/Kang9609/BCD_to_FND.git f:/verilog_sva_gh_scraper/data/full_repos/546453139
git clone --depth 1 --no-tags https://github.com/parkertedlee/BCDtoFND.git f:/verilog_sva_gh_scraper/data/full_repos/546453148
git clone --depth 1 --no-tags https://github.com/rhoblackEdu/AdderSubt.git f:/verilog_sva_gh_scraper/data/full_repos/545915929
git clone --depth 1 --no-tags https://github.com/POORNISH/ECEA_HDLTP.git f:/verilog_sva_gh_scraper/data/full_repos/551559959
git clone --depth 1 --no-tags https://github.com/kingyeonsu/singleRAM.git f:/verilog_sva_gh_scraper/data/full_repos/552701475
git clone --depth 1 --no-tags https://github.com/whoni159789/SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/552703546
git clone --depth 1 --no-tags https://github.com/bob-dpi/pccore.git f:/verilog_sva_gh_scraper/data/full_repos/551106292
git clone --depth 1 --no-tags https://github.com/fiumad/RPI-Independent-Study.git f:/verilog_sva_gh_scraper/data/full_repos/551628233
git clone --depth 1 --no-tags https://github.com/kyw6416/FPGA_FndAdder.git f:/verilog_sva_gh_scraper/data/full_repos/546474969
git clone --depth 1 --no-tags https://github.com/yeodowon/BCD_to_FND.git f:/verilog_sva_gh_scraper/data/full_repos/546453237
git clone --depth 1 --no-tags https://github.com/kishanpentyala/MasterslaveDFF_mixedsignal.git f:/verilog_sva_gh_scraper/data/full_repos/547683715
git clone --depth 1 --no-tags https://github.com/JesseHuhhc/mysoc.git f:/verilog_sva_gh_scraper/data/full_repos/547722546
git clone --depth 1 --no-tags https://github.com/ekgh2002/adder.git f:/verilog_sva_gh_scraper/data/full_repos/545808200
git clone --depth 1 --no-tags https://github.com/Tanakorn13/6310110197-3HA04.git f:/verilog_sva_gh_scraper/data/full_repos/546667425
git clone --depth 1 --no-tags https://github.com/fben-ali/caravel_tutorial_130nm.git f:/verilog_sva_gh_scraper/data/full_repos/546562395
git clone --depth 1 --no-tags https://github.com/LeoAbraham123456789/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/548488583
git clone --depth 1 --no-tags https://github.com/YassineRouchad/Verilog_design_and_verification_projects.git f:/verilog_sva_gh_scraper/data/full_repos/549160449
git clone --depth 1 --no-tags https://github.com/jakeraven/ECEA_HDLTP.git f:/verilog_sva_gh_scraper/data/full_repos/547391232
git clone --depth 1 --no-tags https://github.com/MaryamMagdy570/UART-RX.git f:/verilog_sva_gh_scraper/data/full_repos/548820746
git clone --depth 1 --no-tags https://github.com/Sagarbc05/Adders.git f:/verilog_sva_gh_scraper/data/full_repos/548804584
git clone --depth 1 --no-tags https://github.com/RanaElGahawy/Digital-Lock.git f:/verilog_sva_gh_scraper/data/full_repos/548874367
git clone --depth 1 --no-tags https://github.com/sadikoglutaner/Full_Adder_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/549472785
git clone --depth 1 --no-tags https://github.com/Chigook/LedUpCounter.git f:/verilog_sva_gh_scraper/data/full_repos/549475954
git clone --depth 1 --no-tags https://github.com/ekgh2002/pwm_light.git f:/verilog_sva_gh_scraper/data/full_repos/550830548
