{"schemaVersion":{"major":0,"minor":3,"patch":0},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator"},"variants":[{"paths":["\/documentation\/vhdlgenerator"],"traits":[{"interfaceLanguage":"swift"}]}],"sections":[],"metadata":{"title":"VHDLGenerator","modules":[{"name":"VHDLGenerator"}],"role":"collection","externalID":"VHDLGenerator","roleHeading":"Framework","symbolKind":"module"},"hierarchy":{"paths":[[]]},"kind":"symbol","topicSections":[{"title":"Extended Modules","identifiers":["doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing"]}],"references":{"doc://VHDLGenerator/documentation/VHDLGenerator":{"title":"VHDLGenerator","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator","type":"topic","kind":"symbol","role":"collection","abstract":[],"url":"\/documentation\/vhdlgenerator"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing":{"title":"VHDLParsing","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing","type":"topic","kind":"symbol","role":"collection","abstract":[],"url":"\/documentation\/vhdlgenerator\/vhdlparsing"}}}