#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov  7 15:08:05 2024
# Process ID: 6596
# Current directory: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/impl_1
# Command line: vivado.exe -log system_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_design_wrapper.tcl -notrace
# Log file: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/impl_1/system_design_wrapper.vdi
# Journal file: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/ip 
Command: link_design -top system_design_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/ip/system_design_AES_Custom_VHDL_0_0/system_design_AES_Custom_VHDL_0_0.dcp' for cell 'system_design_i/AES_Custom_VHDL_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/ip/system_design_processing_system7_0_0/system_design_processing_system7_0_0.dcp' for cell 'system_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/ip/system_design_rst_ps7_0_50M_0/system_design_rst_ps7_0_50M_0.dcp' for cell 'system_design_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/ip/system_design_auto_pc_0/system_design_auto_pc_0.dcp' for cell 'system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 806.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1085 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/ip/system_design_processing_system7_0_0/system_design_processing_system7_0_0.xdc] for cell 'system_design_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/ip/system_design_processing_system7_0_0/system_design_processing_system7_0_0.xdc] for cell 'system_design_i/processing_system7_0/inst'
Parsing XDC File [d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/ip/system_design_rst_ps7_0_50M_0/system_design_rst_ps7_0_50M_0_board.xdc] for cell 'system_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/ip/system_design_rst_ps7_0_50M_0/system_design_rst_ps7_0_50M_0_board.xdc] for cell 'system_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/ip/system_design_rst_ps7_0_50M_0/system_design_rst_ps7_0_50M_0.xdc] for cell 'system_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/ip/system_design_rst_ps7_0_50M_0/system_design_rst_ps7_0_50M_0.xdc] for cell 'system_design_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 947.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 947.750 ; gain = 429.023
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 967.855 ; gain = 20.105

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18e395ba2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1504.184 ; gain = 536.328

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 25e856f51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1701.207 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 47 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b9178c96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1701.207 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2089228c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.389 . Memory (MB): peak = 1701.207 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 323 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 2089228c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.442 . Memory (MB): peak = 1701.207 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2089228c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.485 . Memory (MB): peak = 1701.207 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2089228c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.508 . Memory (MB): peak = 1701.207 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              47  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             323  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1701.207 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1736c4e3e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.561 . Memory (MB): peak = 1701.207 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1736c4e3e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1701.207 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1736c4e3e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1701.207 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1701.207 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1736c4e3e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1701.207 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1701.207 ; gain = 753.457
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1701.207 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1701.207 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/impl_1/system_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_design_wrapper_drc_opted.rpt -pb system_design_wrapper_drc_opted.pb -rpx system_design_wrapper_drc_opted.rpx
Command: report_drc -file system_design_wrapper_drc_opted.rpt -pb system_design_wrapper_drc_opted.pb -rpx system_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/impl_1/system_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1701.207 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1154d0737

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1701.207 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1701.207 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15edbaedc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.532 . Memory (MB): peak = 1701.207 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16c30c687

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.923 . Memory (MB): peak = 1701.207 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16c30c687

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.927 . Memory (MB): peak = 1701.207 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16c30c687

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.934 . Memory (MB): peak = 1701.207 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: bb1fca1c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1701.207 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 20 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 142 nets or cells. Created 133 new cells, deleted 9 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1701.207 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          133  |              9  |                   142  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          133  |              9  |                   142  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1896b1568

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.207 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 12b99e772

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.207 ; gain = 0.000
Phase 2 Global Placement | Checksum: 12b99e772

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.207 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b6742d51

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1701.207 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11b85f4d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1701.207 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 137af3617

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1701.207 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f711c6d6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1701.207 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: c134f705

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1701.207 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 173cb522c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.207 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 205945aaa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.207 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13089745b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.207 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16537e001

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1701.207 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 16537e001

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1701.207 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20ce6c430

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 20ce6c430

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1714.648 ; gain = 13.441
INFO: [Place 30-746] Post Placement Timing Summary WNS=-14.162. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 191697987

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1714.648 ; gain = 13.441
Phase 4.1 Post Commit Optimization | Checksum: 191697987

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1714.648 ; gain = 13.441

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 191697987

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1714.648 ; gain = 13.441

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 191697987

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1714.648 ; gain = 13.441

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1714.648 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 13735892c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1714.648 ; gain = 13.441
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13735892c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1714.648 ; gain = 13.441
Ending Placer Task | Checksum: 412525c1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1714.648 ; gain = 13.441
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1714.648 ; gain = 13.441
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1714.648 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.295 . Memory (MB): peak = 1715.789 ; gain = 1.141
INFO: [Common 17-1381] The checkpoint 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/impl_1/system_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1715.789 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_design_wrapper_utilization_placed.rpt -pb system_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1715.789 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1729.684 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.162 | TNS=-3460.218 |
Phase 1 Physical Synthesis Initialization | Checksum: 11060af5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.388 . Memory (MB): peak = 1730.719 ; gain = 1.035
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.162 | TNS=-3460.218 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 11060af5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.395 . Memory (MB): peak = 1730.719 ; gain = 1.035

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.162 | TNS=-3460.218 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[17]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.143 | TNS=-3459.002 |
INFO: [Physopt 32-81] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[16]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.142 | TNS=-3458.938 |
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[16].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[16]
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[4]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[4]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[4]_i_6_n_0.  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[4]_i_6
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[4]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.122 | TNS=-3458.874 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.122 | TNS=-3458.874 |
INFO: [Physopt 32-81] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.112 | TNS=-3458.234 |
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[0].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[0]
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[19]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[19]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[19]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[19]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[19]_i_6
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[19]_i_3_n_0. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[19]_i_3_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[19]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.108 | TNS=-3457.822 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[100]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[100]_i_3_n_0.  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[100]_i_3
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[100]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.103 | TNS=-3457.802 |
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[51].  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[51]
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[51]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.100 | TNS=-3457.375 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[99]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[99]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[99]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[99]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[99]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[99]_i_6
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[99]_i_3_n_0. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[99]_i_3_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[99]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.089 | TNS=-3457.156 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[5]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[5]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[5]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[5]_i_6
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[5]_i_3_n_0. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[5]_i_3_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[5]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.088 | TNS=-3456.853 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[100]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[100]_i_3
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[100]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.085 | TNS=-3456.635 |
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[23].  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[23]
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.078 | TNS=-3456.620 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[4]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[4]_i_6
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[4]_i_3_n_0. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[4]_i_3_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[4]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.075 | TNS=-3456.198 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[49].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[49]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[49]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[49]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[49]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[17].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[49]_i_8
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b1__53_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b1__53
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b1__53_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b1__53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.073 | TNS=-3456.011 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[24]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.070 | TNS=-3454.731 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[23].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[23]
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1335].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[55]_i_2
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext0[23]. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[23]_i_1_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1335]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.066 | TNS=-3454.288 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[10]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.059 | TNS=-3452.945 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[35]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[35].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[35]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[35]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[35]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[35]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[35]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[3].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/state[35]_i_8
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b3__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b3__51
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b3__51_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b3__51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.058 | TNS=-3452.915 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[53].  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[53]_i_2
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[53]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.053 | TNS=-3452.848 |
INFO: [Physopt 32-81] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[25]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.051 | TNS=-3450.544 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[50].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[50]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[50]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[50]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[50]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[18].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[50]_i_8
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.047 | TNS=-3450.260 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b3__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b3__51
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b3__51_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b3__51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.045 | TNS=-3450.205 |
INFO: [Physopt 32-81] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[9]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.038 | TNS=-3448.925 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[7]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[7]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[7]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[7]_i_6
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[7]_i_3_n_0. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[7]_i_3_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[7]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.033 | TNS=-3448.770 |
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[6].  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[6]
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.031 | TNS=-3448.314 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b3__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b3__51
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b3__51_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b3__51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1179] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1179].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__26
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1179]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__18_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__18
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1179]. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__26_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.025 | TNS=-3448.211 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[20]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[20]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[20]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[20]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[20]_i_6
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[20]_i_3_n_0. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[20]_i_3_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[20]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.025 | TNS=-3447.778 |
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[9]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[9]_repN.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[9]_replica
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[9]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[9]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[28]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[28]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[28]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[28]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[28]_i_6
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[28]_i_3_n_0. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[28]_i_3_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[28]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.024 | TNS=-3447.176 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[25]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[25]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[25]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[25]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[25]_i_6
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[25]_i_3_n_0. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[25]_i_3_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[25]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.017 | TNS=-3446.894 |
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[24]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[24]_repN.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[24]_replica
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[24]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[24]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[47].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[47]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[47]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[47]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[47]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[15].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__0/state[47]_i_11
INFO: [Physopt 32-81] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[15]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.013 | TNS=-3446.115 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[51]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[51].  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[51]_i_2
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[51]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.012 | TNS=-3446.046 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[21]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[21]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[21]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[21]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[21]_i_6
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[21]_i_3_n_0. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[21]_i_3_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[21]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.008 | TNS=-3445.683 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[15]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[15]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[15]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[15]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[15]_i_6
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[15]_i_3_n_0. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[15]_i_3_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[15]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.008 | TNS=-3445.419 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__51
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.008 | TNS=-3445.014 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[115]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1395].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[115]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1395]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/g1_b3__53. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b3__53_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b3__53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.003 | TNS=-3442.542 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[1]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[1]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[1]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[1]_i_6
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[1]_i_3_n_0. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[1]_i_3_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[1]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.002 | TNS=-3442.267 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[27]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[27]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[27]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[27]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[27]_i_6
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[27]_i_3_n_0. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[27]_i_3_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[27]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.993 | TNS=-3441.712 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[2]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[2]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[2]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[2]_i_6
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[2]_i_3_n_0. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[2]_i_3_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[2]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.987 | TNS=-3441.572 |
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[30].  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[30]
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.979 | TNS=-3441.495 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[38].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[38]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[38]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[38]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[38]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[6].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/state[38]_i_11
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b6__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b6__51
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b6__51_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b6__51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.977 | TNS=-3441.459 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[0]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[0]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[0]_i_6_n_0.  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[0]_i_6
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[0]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.977 | TNS=-3441.457 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[101]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[101]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[101]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[101]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[101]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[101]_i_6
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[101]_i_3_n_0. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[101]_i_3_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[101]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.975 | TNS=-3441.204 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[0]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[0]_i_6
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[0]_i_3_n_0. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[0]_i_3_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[0]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.966 | TNS=-3440.791 |
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b3__53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.962 | TNS=-3440.739 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b1__53_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b1__53
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b1__53_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b1__53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.961 | TNS=-3440.557 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b6__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b6__51
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b6__51_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b6__51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.958 | TNS=-3440.483 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[52].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[52]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[52]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[52]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[52]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[20].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[52]_i_8
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__53_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__53
INFO: [Physopt 32-81] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__53_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.955 | TNS=-3440.453 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[8]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[8]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[8]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[8]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[8]_i_6
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[8]_i_3_n_0. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[8]_i_3_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[8]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.954 | TNS=-3439.896 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b1__53_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b1__53
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b1__53_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b1__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1161] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1161].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__24
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1161]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1257].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__16
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1161]. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__24_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1257]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.954 | TNS=-3439.632 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[44].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[44]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[44]_i_4_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[44]_i_4
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[44]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[12].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__0/state[44]_i_8
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.953 | TNS=-3439.430 |
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__53_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.952 | TNS=-3438.550 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[37].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[37]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[37]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[37]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[37]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[5].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/state[37]_i_8
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__51
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__51_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.949 | TNS=-3438.320 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[53].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[53]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[53]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[53]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[53]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[21].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[53]_i_8
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b5__53_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b5__53
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b5__53_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b5__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1160] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1160].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__24
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1160]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1256].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__16
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1160]. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__24_comp.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1256]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.947 | TNS=-3432.475 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[48]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[0].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[0]
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[48].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[48]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[48]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[48]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[48]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[48]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[16].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[48]_i_8
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.946 | TNS=-3432.321 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[66]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[16].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[16]
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[66]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[66]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[66]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[66]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[66]_i_6
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[66]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.943 | TNS=-3432.280 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[75]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[24]_repN.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[24]_replica
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[24]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[75]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[75]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[75]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[75]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[75]_i_6
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[75]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.942 | TNS=-3432.203 |
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[63].  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[63]
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[63]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.933 | TNS=-3431.474 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[53].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[53]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[53]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[53]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[53]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[21].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[53]_i_8
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.932 | TNS=-3431.436 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[67]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[67]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[67]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[67]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[67]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[67]_i_6
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[67]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.925 | TNS=-3431.209 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[32].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[32]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[32]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[32]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[32]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[0].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/state[32]_i_8
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b0__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b0__51
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b0__51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1177].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__26
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1177]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__18_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__18
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g1_b1__50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1042].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__21
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1042]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1106].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__21
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1106]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1138].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__25
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1138]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b2__45_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b2__45
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b2__45_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.924 | TNS=-3429.024 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[47].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[47]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[47]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[47]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[47]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[15].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__0/state[47]_i_11
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b7__52_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b7__52
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b7__52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1153].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__23
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1153]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1249].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__15
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1249]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g1_b1__47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1049].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__22
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1049]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1113].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__22
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1113]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1145].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__25
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1145]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g1_b1__46. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.917 | TNS=-3428.744 |
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1047].  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__19
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1047]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.916 | TNS=-3426.836 |
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b1__46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.914 | TNS=-3426.004 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[21].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[53]_i_8
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.913 | TNS=-3425.966 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[49].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[49]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[49]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[49]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[49]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[17].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[49]_i_8
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.912 | TNS=-3425.894 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[13]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[13]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[13]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[13]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[13]_i_6
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[13]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[13].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__0/state[45]_i_8
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b5__52_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b5__52
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b5__52_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.913 | TNS=-3425.492 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b5__52_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b5__52
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b5__52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1156].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__23
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1156]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.910 | TNS=-3422.350 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[30].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[30]
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[9]_repN.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[9]_replica
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[9]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1342].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[62]_i_2
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1342]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.905 | TNS=-3422.140 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1040].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__21
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1040]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1104].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__21
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1104]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1136].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_13__17
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1136]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g1_b0__45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b0__45_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.905 | TNS=-3421.019 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[26]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[26]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[26]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[26]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[26]_i_6
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[26]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.902 | TNS=-3420.805 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[52].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[52]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[52]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[52]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[52]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[20].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[52]_i_8
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1167].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[87]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1167]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/p_0_in_7[3].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__0/ciphertext[87]_i_7
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/p_0_in_7[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.895 | TNS=-3420.127 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[21].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[53]_i_8
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.894 | TNS=-3420.125 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[21].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[53]_i_8
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.891 | TNS=-3420.005 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[62].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[62]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[62]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[62]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[62]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[30].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__2/state[62]_i_11
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b6__54_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b6__54
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b6__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1168].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__25
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1168]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1264].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__17
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1264]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g1_b0__49. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1038].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__20
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1038]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.890 | TNS=-3419.080 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[57]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[57].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[57]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[57]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[57]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[57]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[57]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[25].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__2/state[57]_i_8
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.879 | TNS=-3418.611 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1053].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__22
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1053]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1117].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__22
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1117]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1149].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__17
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1149]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g1_b5__46. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b5__46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.870 | TNS=-3417.933 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[112].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[112]
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[112]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1392].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[112]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1392]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/g1_b0__53. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b0__53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.870 | TNS=-3417.933 |
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0__53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.865 | TNS=-3417.648 |
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.862 | TNS=-3415.009 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[17].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[49]_i_8
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__53_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__53
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.862 | TNS=-3414.952 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b1__50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1043].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__21
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1043]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1107].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__21
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1107]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1139].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__17
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1139]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g1_b3__45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b3__45_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.861 | TNS=-3414.840 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b4__53_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b4__53
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b4__53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.861 | TNS=-3414.828 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[55]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[55].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[55]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[55]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[55]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[55]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[55]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[23].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[55]_i_11
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.860 | TNS=-3414.726 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b0__49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1032].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__20
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1032]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1096].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__20
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1096]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1128].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_13__16
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1128]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g1_b0__44. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b0__44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[898].  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__7
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[898]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.857 | TNS=-3410.201 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b4__53_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b4__53
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b4__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1163].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__24
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1163]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1259].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__16
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1259]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g1_b3__48. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.854 | TNS=-3409.997 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b2__45_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b2__45
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b2__45_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.847 | TNS=-3409.549 |
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g1_b2__45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__45_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.844 | TNS=-3409.037 |
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b3__48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.844 | TNS=-3408.646 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b1__53_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b1__53
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b1__53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.842 | TNS=-3408.642 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__53_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__53
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.839 | TNS=-3408.596 |
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b2__45_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.834 | TNS=-3405.180 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[21].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[53]_i_8
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.833 | TNS=-3405.175 |
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__53_n_0_repN.  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__53_replica
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__53_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.831 | TNS=-3405.127 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[21].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[53]_i_8
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b5__53_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b5__53
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b5__53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.819 | TNS=-3405.041 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__53_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__53
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1162].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__24
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1162]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1258].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__15
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1258]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g1_b2__48. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.819 | TNS=-3405.041 |
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b2__48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.810 | TNS=-3404.293 |
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[23].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[55]_i_11
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.809 | TNS=-3404.287 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1026].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__19
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1026]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1090].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__19
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1090]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1122].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__23
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1122]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g1_b2__43. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[923].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__10
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[923]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[955].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__30
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[955]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1019].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__14
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1019]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g1_b3__42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__42_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b3__42_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[23].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[55]_i_11
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b7__53_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b7__53
INFO: [Physopt 32-735] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b7__53_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[104]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[104]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[104]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[104]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[104]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[104]_i_6
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[104]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/g1_b0__52. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b3__42_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b3__42
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1038].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__20
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1038]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/p_0_in_6[2].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_22__0
Phase 3 Critical Path Optimization | Checksum: 11060af5f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1743.852 ; gain = 14.168

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[9]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[9]_repN.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[9]_replica
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[9]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[9]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[62].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[62]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[62]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[62]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[62]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[30].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__2/state[62]_i_11
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[30] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b6__54_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b6__54
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b6__54_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b6__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1168] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1168].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__25
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1168]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1264].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__17
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1168]. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__25_comp.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[0].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[0]
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[49].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[49]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[49]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[49]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[49]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[17].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[49]_i_8
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__53_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__53
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__53_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1163] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1163].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__24
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1163]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1259].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__16
INFO: [Physopt 32-81] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1259]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[24]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[24]_repN.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[24]_replica
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[24]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[24]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[13]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[13]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[13]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[13]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[13]_i_6
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[13]_i_3_n_0. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[13]_i_3_comp.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[47].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[47]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[47]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[47]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[47]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[15].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__0/state[47]_i_11
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b7__52_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b7__52
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b7__52_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b7__52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1153] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1153].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__23
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1153]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1249].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__15
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1249] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1249]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b1__47_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b1__47
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b1__47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1051] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1051].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__22
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1051]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1115].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__22
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1051]. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__22_comp.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[104]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[104]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[104]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[104]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[104]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[104]_i_6
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[104]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/g1_b0__52. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b0__52_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b0__52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1152] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1152].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__23
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1152]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1248].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__15
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1248] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1248]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g1_b0__47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b0__47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1050] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1050].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__22
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1050]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1114].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__22
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1050]. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__22_comp.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[52].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[52]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[52]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[52]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[52]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[20].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[52]_i_8
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b4__53_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b4__53
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b4__53_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[16].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[16]
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[32].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[32]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[32]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[32]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[32]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[0].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/state[32]_i_8
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b0__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b0__51
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b0__51_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[7]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[7]_i_3_comp
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[7]_i_1_comp.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[38].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[38]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[38]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[38]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[38]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[6].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/state[38]_i_11
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b6__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b6__51
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b6__51_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1169] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1169].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__25
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1169]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1265].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__17
INFO: [Physopt 32-710] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1169]. Critical path length was reduced through logic transformation on cell system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__25_comp.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[16].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[16]
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[38].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[38]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[38]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[38]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[38]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[6].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/state[38]_i_11
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b6__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b6__51
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[0].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[0]
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[49].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[49]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[49]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[49]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[49]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[17].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[49]_i_8
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__53_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__53
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1162].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__24
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1162]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1258].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__15
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1258]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g1_b2__48. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1024].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__19
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1024]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1088].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__19
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1088]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1120].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_13__15
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1120]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g1_b0__43. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b0__43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[925].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__10
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[925]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[957].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__30
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[957]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1021].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__13
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[24]_repN.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[24]_replica
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[24]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[47].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[47]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[47]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[47]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[47]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[15].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__0/state[47]_i_11
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b7__52_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b7__52
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b7__52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1153].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__23
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1153]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1249].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__15
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1249]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g1_b1__47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1053].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__22
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1053]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1117].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__22
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1117]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1149].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__17
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1149]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g1_b5__46. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[916].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__9
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[916]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[948].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__29
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[948]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1012].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__12
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1012]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g1_b4__41. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[66]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[66]_i_3_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[66]_i_3
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[66]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[66]_i_6_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[66]_i_6
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[66]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/g3_b2__51. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[48]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[48].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[48]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[48]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[48]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[48]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[48]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[16].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__1/state[48]_i_8
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b0__53_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b0__53
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b0__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1161].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__24_comp
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1021].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__13
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1021]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b5__42_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b5__42
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[7]_i_3_n_0.  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[7]_i_3_comp_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[9]_repN.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/slv_reg4_reg[9]_replica
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/key[9]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[62].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[62]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[62]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[62]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[62]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[30].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__2/state[62]_i_11
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b6__54_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b6__54
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b6__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1170].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__25
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1170]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1266].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__16
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1029].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__19
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1029]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1093].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__19
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1093]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1125].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__14
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1125]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g1_b5__43. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0__43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[924].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__10
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[924]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[956].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__30
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[956]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1020].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__13
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1020]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g1_b4__42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[37].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[37]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[37]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[37]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[37]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[5].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/state[37]_i_8
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b5__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b5__51
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b5__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b5__51
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b4__41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[778].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__32
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[778]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[842].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__11
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[842]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[874].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__12
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[874]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g1_b2__36. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[642].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__15
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[642]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[706].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__6
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[35]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1315].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/ciphertext[35]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[33].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[33]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[33]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[33]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[33]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[1].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/state[33]_i_8
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b1__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b1__51
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1163].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__24
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1163]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1259].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__16
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1259]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g1_b3__48. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1026].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__19
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1026]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1090].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__19
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1090]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1122].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__23
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1122]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g1_b2__43. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b2__43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[921].  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__10
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b1__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b1__51
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[32].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[32]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[32]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[32]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[32]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[0].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/state[32]_i_8
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b0__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b0__51
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b5__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b5__51
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b0__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b0__51
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b5__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b5__51
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1171].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__25
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1171]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1267].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__17
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1267]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g1_b3__49. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1038].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__20
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1038]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/p_0_in_6[2].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_22__0
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/p_0_in_6[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b6__44_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b6__44
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b6__44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[901].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__7
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[901]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[933].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__27
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[933]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[997].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_18__10
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[997]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g1_b5__39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[798].  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_21__10
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg_n_0_[35]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[35].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[35]_i_2
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state0[35]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[35]_i_5_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[35]_i_5
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state[35]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[3].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/state[35]_i_8
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/p_0_in_8[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b3__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b3__51
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b0__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b0__51
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[921].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__10
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[921]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[953].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__30
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[953]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1017].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__17
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1017]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b1__42_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b1__42
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b5__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b5__51
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b3__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b3__51
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[923].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__10
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[923]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[955].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__30
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[955]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1019].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__14
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1019]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g1_b3__42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__51
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1177].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__26
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1177]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__18_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__18
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g1_b1__50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b1__50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1042].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__21
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1042]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1106].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__21
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1106]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1138].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__25
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1138]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g1_b2__45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g1_b1__42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b1__50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1043].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__21
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1043]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1107].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__21
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1107]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1139].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__17
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1139]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g1_b3__45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1040].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__21
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1040]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1104].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__21
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1104]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1136].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_13__17
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1136]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g1_b0__45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[645].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__15
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[645]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[709].  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__7
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b2__51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1180].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__26
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1180]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__18_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__18
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g1_b4__50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[920].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__10
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[920]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[952].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__30
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[952]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1016].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_13__14
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1016]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b0__42_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b0__42
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b3__42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[784].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__33
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[784]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[848].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__13
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g1_b0__42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b3__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g3_b3__51
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b5__42_n_0.  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b5__42
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b1__42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[786].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__33
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[786]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[850].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__12
INFO: [Physopt 32-663] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b5__42_n_0.  Re-placed instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b5__42
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b3__51_n_0.  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b3__51
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g2_b3__51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1181].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__26
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1181]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1277].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__18
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1277]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g1_b5__50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g1_b5__50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1044].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__21
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1044]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1108].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__21
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1108]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1140].  Did not re-place instance system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__16
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/round_keys[1140]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g1_b4__45. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 11060af5f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 1743.852 ; gain = 14.168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1743.852 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-13.592 | TNS=-3345.449 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.570  |        114.769  |           18  |              0  |                   168  |           0  |           2  |  00:00:16  |
|  Total          |          0.570  |        114.769  |           18  |              0  |                   168  |           0  |           3  |  00:00:16  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1743.852 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 11060af5f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1743.852 ; gain = 14.168
INFO: [Common 17-83] Releasing license: Implementation
1186 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1743.852 ; gain = 28.062
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1743.852 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.283 . Memory (MB): peak = 1752.527 ; gain = 8.676
INFO: [Common 17-1381] The checkpoint 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/impl_1/system_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4a57b7aa ConstDB: 0 ShapeSum: 6ba03956 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: aa9d8fd7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1809.516 ; gain = 42.969
Post Restoration Checksum: NetGraph: 262df9ab NumContArr: 846f962c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: aa9d8fd7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1809.535 ; gain = 42.988

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: aa9d8fd7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1815.531 ; gain = 48.984

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: aa9d8fd7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1815.531 ; gain = 48.984
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e2e775ad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1825.352 ; gain = 58.805
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.619| TNS=-3075.224| WHS=-0.165 | THS=-13.218|

Phase 2 Router Initialization | Checksum: a2dbce31

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1832.160 ; gain = 65.613

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4928
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4928
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 171c036c2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1833.113 ; gain = 66.566
INFO: [Route 35-580] Design has 33 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |             system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[49]/D|
|               clk_fpga_0 |               clk_fpga_0 |             system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[55]/D|
|               clk_fpga_0 |               clk_fpga_0 |             system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[52]/D|
|               clk_fpga_0 |               clk_fpga_0 |             system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[37]/D|
|               clk_fpga_0 |               clk_fpga_0 |             system_design_i/AES_Custom_VHDL_0/U0/AES_Custom_VHDL_v1_0_S00_AXI_inst/my_aes/state_reg[35]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5463
 Number of Nodes with overlaps = 2824
 Number of Nodes with overlaps = 1756
 Number of Nodes with overlaps = 1016
 Number of Nodes with overlaps = 418
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.953| TNS=-4463.797| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11966cfd5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 1834.137 ; gain = 67.590

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3409
 Number of Nodes with overlaps = 1685
 Number of Nodes with overlaps = 1069
 Number of Nodes with overlaps = 503
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.714| TNS=-4453.251| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 23298adfb

Time (s): cpu = 00:01:10 ; elapsed = 00:00:42 . Memory (MB): peak = 1837.383 ; gain = 70.836

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2456
Phase 4.3 Global Iteration 2 | Checksum: 12f73583a

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 1837.383 ; gain = 70.836
Phase 4 Rip-up And Reroute | Checksum: 12f73583a

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 1837.383 ; gain = 70.836

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11bff5349

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 1837.383 ; gain = 70.836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.599| TNS=-4431.045| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1a3e237b0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:44 . Memory (MB): peak = 1837.906 ; gain = 71.359

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a3e237b0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:44 . Memory (MB): peak = 1837.906 ; gain = 71.359
Phase 5 Delay and Skew Optimization | Checksum: 1a3e237b0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:44 . Memory (MB): peak = 1837.906 ; gain = 71.359

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1083a0772

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1837.906 ; gain = 71.359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.118| TNS=-4381.614| WHS=0.077  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1083a0772

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1837.906 ; gain = 71.359
Phase 6 Post Hold Fix | Checksum: 1083a0772

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1837.906 ; gain = 71.359

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.30279 %
  Global Horizontal Routing Utilization  = 8.46507 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 73.8739%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X11Y93 -> INT_R_X11Y93
   INT_L_X8Y90 -> INT_L_X8Y90
   INT_L_X12Y90 -> INT_L_X12Y90
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 159b09708

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1837.906 ; gain = 71.359

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 159b09708

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1837.906 ; gain = 71.359

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16af51eed

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1837.906 ; gain = 71.359

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-18.118| TNS=-4381.614| WHS=0.077  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16af51eed

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1837.906 ; gain = 71.359
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1837.906 ; gain = 71.359

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1205 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:45 . Memory (MB): peak = 1837.906 ; gain = 85.379
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1837.906 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.350 . Memory (MB): peak = 1846.477 ; gain = 8.570
INFO: [Common 17-1381] The checkpoint 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/impl_1/system_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_design_wrapper_drc_routed.rpt -pb system_design_wrapper_drc_routed.pb -rpx system_design_wrapper_drc_routed.rpx
Command: report_drc -file system_design_wrapper_drc_routed.rpt -pb system_design_wrapper_drc_routed.pb -rpx system_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/impl_1/system_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_design_wrapper_methodology_drc_routed.rpt -pb system_design_wrapper_methodology_drc_routed.pb -rpx system_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_design_wrapper_methodology_drc_routed.rpt -pb system_design_wrapper_methodology_drc_routed.pb -rpx system_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/impl_1/system_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_design_wrapper_power_routed.rpt -pb system_design_wrapper_power_summary_routed.pb -rpx system_design_wrapper_power_routed.rpx
Command: report_power -file system_design_wrapper_power_routed.rpt -pb system_design_wrapper_power_summary_routed.pb -rpx system_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1217 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_design_wrapper_route_status.rpt -pb system_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_design_wrapper_timing_summary_routed.rpt -pb system_design_wrapper_timing_summary_routed.pb -rpx system_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_design_wrapper_bus_skew_routed.rpt -pb system_design_wrapper_bus_skew_routed.pb -rpx system_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force system_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
1236 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2325.969 ; gain = 437.973
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 15:10:07 2024...
