
LAB_PID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d7cc  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000230  0800d968  0800d968  0001d968  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800db98  0800db98  00020420  2**0
                  CONTENTS
  4 .ARM          00000008  0800db98  0800db98  0001db98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dba0  0800dba0  00020420  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dba0  0800dba0  0001dba0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dba4  0800dba4  0001dba4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000420  20000000  0800dba8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f68  20000420  0800dfc8  00020420  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001388  0800dfc8  00021388  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020420  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015df7  00000000  00000000  00020450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a53  00000000  00000000  00036247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001240  00000000  00000000  00038ca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001140  00000000  00000000  00039ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018caf  00000000  00000000  0003b020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017004  00000000  00000000  00053ccf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e925  00000000  00000000  0006acd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001095f8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005814  00000000  00000000  00109648  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000420 	.word	0x20000420
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800d94c 	.word	0x0800d94c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000424 	.word	0x20000424
 80001d4:	0800d94c 	.word	0x0800d94c

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b992 	b.w	8000edc <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f824 	bl	8000c0c <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__aeabi_d2ulz>:
 8000bd0:	b5d0      	push	{r4, r6, r7, lr}
 8000bd2:	4b0c      	ldr	r3, [pc, #48]	; (8000c04 <__aeabi_d2ulz+0x34>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	4606      	mov	r6, r0
 8000bd8:	460f      	mov	r7, r1
 8000bda:	f7ff fcb9 	bl	8000550 <__aeabi_dmul>
 8000bde:	f000 f97f 	bl	8000ee0 <__aeabi_d2uiz>
 8000be2:	4604      	mov	r4, r0
 8000be4:	f7ff fc3a 	bl	800045c <__aeabi_ui2d>
 8000be8:	4b07      	ldr	r3, [pc, #28]	; (8000c08 <__aeabi_d2ulz+0x38>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	f7ff fcb0 	bl	8000550 <__aeabi_dmul>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	460b      	mov	r3, r1
 8000bf4:	4630      	mov	r0, r6
 8000bf6:	4639      	mov	r1, r7
 8000bf8:	f7ff faf2 	bl	80001e0 <__aeabi_dsub>
 8000bfc:	f000 f970 	bl	8000ee0 <__aeabi_d2uiz>
 8000c00:	4621      	mov	r1, r4
 8000c02:	bdd0      	pop	{r4, r6, r7, pc}
 8000c04:	3df00000 	.word	0x3df00000
 8000c08:	41f00000 	.word	0x41f00000

08000c0c <__udivmoddi4>:
 8000c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c10:	9d08      	ldr	r5, [sp, #32]
 8000c12:	4604      	mov	r4, r0
 8000c14:	468e      	mov	lr, r1
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d14d      	bne.n	8000cb6 <__udivmoddi4+0xaa>
 8000c1a:	428a      	cmp	r2, r1
 8000c1c:	4694      	mov	ip, r2
 8000c1e:	d969      	bls.n	8000cf4 <__udivmoddi4+0xe8>
 8000c20:	fab2 f282 	clz	r2, r2
 8000c24:	b152      	cbz	r2, 8000c3c <__udivmoddi4+0x30>
 8000c26:	fa01 f302 	lsl.w	r3, r1, r2
 8000c2a:	f1c2 0120 	rsb	r1, r2, #32
 8000c2e:	fa20 f101 	lsr.w	r1, r0, r1
 8000c32:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c36:	ea41 0e03 	orr.w	lr, r1, r3
 8000c3a:	4094      	lsls	r4, r2
 8000c3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c40:	0c21      	lsrs	r1, r4, #16
 8000c42:	fbbe f6f8 	udiv	r6, lr, r8
 8000c46:	fa1f f78c 	uxth.w	r7, ip
 8000c4a:	fb08 e316 	mls	r3, r8, r6, lr
 8000c4e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c52:	fb06 f107 	mul.w	r1, r6, r7
 8000c56:	4299      	cmp	r1, r3
 8000c58:	d90a      	bls.n	8000c70 <__udivmoddi4+0x64>
 8000c5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c62:	f080 811f 	bcs.w	8000ea4 <__udivmoddi4+0x298>
 8000c66:	4299      	cmp	r1, r3
 8000c68:	f240 811c 	bls.w	8000ea4 <__udivmoddi4+0x298>
 8000c6c:	3e02      	subs	r6, #2
 8000c6e:	4463      	add	r3, ip
 8000c70:	1a5b      	subs	r3, r3, r1
 8000c72:	b2a4      	uxth	r4, r4
 8000c74:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c78:	fb08 3310 	mls	r3, r8, r0, r3
 8000c7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c80:	fb00 f707 	mul.w	r7, r0, r7
 8000c84:	42a7      	cmp	r7, r4
 8000c86:	d90a      	bls.n	8000c9e <__udivmoddi4+0x92>
 8000c88:	eb1c 0404 	adds.w	r4, ip, r4
 8000c8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c90:	f080 810a 	bcs.w	8000ea8 <__udivmoddi4+0x29c>
 8000c94:	42a7      	cmp	r7, r4
 8000c96:	f240 8107 	bls.w	8000ea8 <__udivmoddi4+0x29c>
 8000c9a:	4464      	add	r4, ip
 8000c9c:	3802      	subs	r0, #2
 8000c9e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca2:	1be4      	subs	r4, r4, r7
 8000ca4:	2600      	movs	r6, #0
 8000ca6:	b11d      	cbz	r5, 8000cb0 <__udivmoddi4+0xa4>
 8000ca8:	40d4      	lsrs	r4, r2
 8000caa:	2300      	movs	r3, #0
 8000cac:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb0:	4631      	mov	r1, r6
 8000cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb6:	428b      	cmp	r3, r1
 8000cb8:	d909      	bls.n	8000cce <__udivmoddi4+0xc2>
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	f000 80ef 	beq.w	8000e9e <__udivmoddi4+0x292>
 8000cc0:	2600      	movs	r6, #0
 8000cc2:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc6:	4630      	mov	r0, r6
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	fab3 f683 	clz	r6, r3
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	d14a      	bne.n	8000d6c <__udivmoddi4+0x160>
 8000cd6:	428b      	cmp	r3, r1
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xd4>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 80f9 	bhi.w	8000ed2 <__udivmoddi4+0x2c6>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	469e      	mov	lr, r3
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e0      	beq.n	8000cb0 <__udivmoddi4+0xa4>
 8000cee:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cf2:	e7dd      	b.n	8000cb0 <__udivmoddi4+0xa4>
 8000cf4:	b902      	cbnz	r2, 8000cf8 <__udivmoddi4+0xec>
 8000cf6:	deff      	udf	#255	; 0xff
 8000cf8:	fab2 f282 	clz	r2, r2
 8000cfc:	2a00      	cmp	r2, #0
 8000cfe:	f040 8092 	bne.w	8000e26 <__udivmoddi4+0x21a>
 8000d02:	eba1 010c 	sub.w	r1, r1, ip
 8000d06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0a:	fa1f fe8c 	uxth.w	lr, ip
 8000d0e:	2601      	movs	r6, #1
 8000d10:	0c20      	lsrs	r0, r4, #16
 8000d12:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d16:	fb07 1113 	mls	r1, r7, r3, r1
 8000d1a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1e:	fb0e f003 	mul.w	r0, lr, r3
 8000d22:	4288      	cmp	r0, r1
 8000d24:	d908      	bls.n	8000d38 <__udivmoddi4+0x12c>
 8000d26:	eb1c 0101 	adds.w	r1, ip, r1
 8000d2a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d2e:	d202      	bcs.n	8000d36 <__udivmoddi4+0x12a>
 8000d30:	4288      	cmp	r0, r1
 8000d32:	f200 80cb 	bhi.w	8000ecc <__udivmoddi4+0x2c0>
 8000d36:	4643      	mov	r3, r8
 8000d38:	1a09      	subs	r1, r1, r0
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d40:	fb07 1110 	mls	r1, r7, r0, r1
 8000d44:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d48:	fb0e fe00 	mul.w	lr, lr, r0
 8000d4c:	45a6      	cmp	lr, r4
 8000d4e:	d908      	bls.n	8000d62 <__udivmoddi4+0x156>
 8000d50:	eb1c 0404 	adds.w	r4, ip, r4
 8000d54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d58:	d202      	bcs.n	8000d60 <__udivmoddi4+0x154>
 8000d5a:	45a6      	cmp	lr, r4
 8000d5c:	f200 80bb 	bhi.w	8000ed6 <__udivmoddi4+0x2ca>
 8000d60:	4608      	mov	r0, r1
 8000d62:	eba4 040e 	sub.w	r4, r4, lr
 8000d66:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d6a:	e79c      	b.n	8000ca6 <__udivmoddi4+0x9a>
 8000d6c:	f1c6 0720 	rsb	r7, r6, #32
 8000d70:	40b3      	lsls	r3, r6
 8000d72:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d76:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d7a:	fa20 f407 	lsr.w	r4, r0, r7
 8000d7e:	fa01 f306 	lsl.w	r3, r1, r6
 8000d82:	431c      	orrs	r4, r3
 8000d84:	40f9      	lsrs	r1, r7
 8000d86:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d8a:	fa00 f306 	lsl.w	r3, r0, r6
 8000d8e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d92:	0c20      	lsrs	r0, r4, #16
 8000d94:	fa1f fe8c 	uxth.w	lr, ip
 8000d98:	fb09 1118 	mls	r1, r9, r8, r1
 8000d9c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000da0:	fb08 f00e 	mul.w	r0, r8, lr
 8000da4:	4288      	cmp	r0, r1
 8000da6:	fa02 f206 	lsl.w	r2, r2, r6
 8000daa:	d90b      	bls.n	8000dc4 <__udivmoddi4+0x1b8>
 8000dac:	eb1c 0101 	adds.w	r1, ip, r1
 8000db0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db4:	f080 8088 	bcs.w	8000ec8 <__udivmoddi4+0x2bc>
 8000db8:	4288      	cmp	r0, r1
 8000dba:	f240 8085 	bls.w	8000ec8 <__udivmoddi4+0x2bc>
 8000dbe:	f1a8 0802 	sub.w	r8, r8, #2
 8000dc2:	4461      	add	r1, ip
 8000dc4:	1a09      	subs	r1, r1, r0
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dcc:	fb09 1110 	mls	r1, r9, r0, r1
 8000dd0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd8:	458e      	cmp	lr, r1
 8000dda:	d908      	bls.n	8000dee <__udivmoddi4+0x1e2>
 8000ddc:	eb1c 0101 	adds.w	r1, ip, r1
 8000de0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de4:	d26c      	bcs.n	8000ec0 <__udivmoddi4+0x2b4>
 8000de6:	458e      	cmp	lr, r1
 8000de8:	d96a      	bls.n	8000ec0 <__udivmoddi4+0x2b4>
 8000dea:	3802      	subs	r0, #2
 8000dec:	4461      	add	r1, ip
 8000dee:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000df2:	fba0 9402 	umull	r9, r4, r0, r2
 8000df6:	eba1 010e 	sub.w	r1, r1, lr
 8000dfa:	42a1      	cmp	r1, r4
 8000dfc:	46c8      	mov	r8, r9
 8000dfe:	46a6      	mov	lr, r4
 8000e00:	d356      	bcc.n	8000eb0 <__udivmoddi4+0x2a4>
 8000e02:	d053      	beq.n	8000eac <__udivmoddi4+0x2a0>
 8000e04:	b15d      	cbz	r5, 8000e1e <__udivmoddi4+0x212>
 8000e06:	ebb3 0208 	subs.w	r2, r3, r8
 8000e0a:	eb61 010e 	sbc.w	r1, r1, lr
 8000e0e:	fa01 f707 	lsl.w	r7, r1, r7
 8000e12:	fa22 f306 	lsr.w	r3, r2, r6
 8000e16:	40f1      	lsrs	r1, r6
 8000e18:	431f      	orrs	r7, r3
 8000e1a:	e9c5 7100 	strd	r7, r1, [r5]
 8000e1e:	2600      	movs	r6, #0
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	f1c2 0320 	rsb	r3, r2, #32
 8000e2a:	40d8      	lsrs	r0, r3
 8000e2c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e30:	fa21 f303 	lsr.w	r3, r1, r3
 8000e34:	4091      	lsls	r1, r2
 8000e36:	4301      	orrs	r1, r0
 8000e38:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e3c:	fa1f fe8c 	uxth.w	lr, ip
 8000e40:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e44:	fb07 3610 	mls	r6, r7, r0, r3
 8000e48:	0c0b      	lsrs	r3, r1, #16
 8000e4a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e4e:	fb00 f60e 	mul.w	r6, r0, lr
 8000e52:	429e      	cmp	r6, r3
 8000e54:	fa04 f402 	lsl.w	r4, r4, r2
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x260>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e62:	d22f      	bcs.n	8000ec4 <__udivmoddi4+0x2b8>
 8000e64:	429e      	cmp	r6, r3
 8000e66:	d92d      	bls.n	8000ec4 <__udivmoddi4+0x2b8>
 8000e68:	3802      	subs	r0, #2
 8000e6a:	4463      	add	r3, ip
 8000e6c:	1b9b      	subs	r3, r3, r6
 8000e6e:	b289      	uxth	r1, r1
 8000e70:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e74:	fb07 3316 	mls	r3, r7, r6, r3
 8000e78:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7c:	fb06 f30e 	mul.w	r3, r6, lr
 8000e80:	428b      	cmp	r3, r1
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x28a>
 8000e84:	eb1c 0101 	adds.w	r1, ip, r1
 8000e88:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e8c:	d216      	bcs.n	8000ebc <__udivmoddi4+0x2b0>
 8000e8e:	428b      	cmp	r3, r1
 8000e90:	d914      	bls.n	8000ebc <__udivmoddi4+0x2b0>
 8000e92:	3e02      	subs	r6, #2
 8000e94:	4461      	add	r1, ip
 8000e96:	1ac9      	subs	r1, r1, r3
 8000e98:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e9c:	e738      	b.n	8000d10 <__udivmoddi4+0x104>
 8000e9e:	462e      	mov	r6, r5
 8000ea0:	4628      	mov	r0, r5
 8000ea2:	e705      	b.n	8000cb0 <__udivmoddi4+0xa4>
 8000ea4:	4606      	mov	r6, r0
 8000ea6:	e6e3      	b.n	8000c70 <__udivmoddi4+0x64>
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	e6f8      	b.n	8000c9e <__udivmoddi4+0x92>
 8000eac:	454b      	cmp	r3, r9
 8000eae:	d2a9      	bcs.n	8000e04 <__udivmoddi4+0x1f8>
 8000eb0:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000eb8:	3801      	subs	r0, #1
 8000eba:	e7a3      	b.n	8000e04 <__udivmoddi4+0x1f8>
 8000ebc:	4646      	mov	r6, r8
 8000ebe:	e7ea      	b.n	8000e96 <__udivmoddi4+0x28a>
 8000ec0:	4620      	mov	r0, r4
 8000ec2:	e794      	b.n	8000dee <__udivmoddi4+0x1e2>
 8000ec4:	4640      	mov	r0, r8
 8000ec6:	e7d1      	b.n	8000e6c <__udivmoddi4+0x260>
 8000ec8:	46d0      	mov	r8, sl
 8000eca:	e77b      	b.n	8000dc4 <__udivmoddi4+0x1b8>
 8000ecc:	3b02      	subs	r3, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	e732      	b.n	8000d38 <__udivmoddi4+0x12c>
 8000ed2:	4630      	mov	r0, r6
 8000ed4:	e709      	b.n	8000cea <__udivmoddi4+0xde>
 8000ed6:	4464      	add	r4, ip
 8000ed8:	3802      	subs	r0, #2
 8000eda:	e742      	b.n	8000d62 <__udivmoddi4+0x156>

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <__aeabi_d2uiz>:
 8000ee0:	004a      	lsls	r2, r1, #1
 8000ee2:	d211      	bcs.n	8000f08 <__aeabi_d2uiz+0x28>
 8000ee4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ee8:	d211      	bcs.n	8000f0e <__aeabi_d2uiz+0x2e>
 8000eea:	d50d      	bpl.n	8000f08 <__aeabi_d2uiz+0x28>
 8000eec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ef0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ef4:	d40e      	bmi.n	8000f14 <__aeabi_d2uiz+0x34>
 8000ef6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000efa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000efe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000f02:	fa23 f002 	lsr.w	r0, r3, r2
 8000f06:	4770      	bx	lr
 8000f08:	f04f 0000 	mov.w	r0, #0
 8000f0c:	4770      	bx	lr
 8000f0e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000f12:	d102      	bne.n	8000f1a <__aeabi_d2uiz+0x3a>
 8000f14:	f04f 30ff 	mov.w	r0, #4294967295
 8000f18:	4770      	bx	lr
 8000f1a:	f04f 0000 	mov.w	r0, #0
 8000f1e:	4770      	bx	lr

08000f20 <modbus_1t5_Timeout>:
void Modbus_frame_response();


// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8000f28:	4b04      	ldr	r3, [pc, #16]	; (8000f3c <modbus_1t5_Timeout+0x1c>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	751a      	strb	r2, [r3, #20]
}
 8000f30:	bf00      	nop
 8000f32:	370c      	adds	r7, #12
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	2000043c 	.word	0x2000043c

08000f40 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8000f48:	4b04      	ldr	r3, [pc, #16]	; (8000f5c <modbus_3t5_Timeout+0x1c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	755a      	strb	r2, [r3, #21]
}
 8000f50:	bf00      	nop
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr
 8000f5c:	2000043c 	.word	0x2000043c

08000f60 <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart,uint32_t pos)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
 8000f68:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev =1;
 8000f6a:	4b15      	ldr	r3, [pc, #84]	; (8000fc0 <modbus_UART_Recived+0x60>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	2201      	movs	r2, #1
 8000f70:	759a      	strb	r2, [r3, #22]
	if(hModbus->modbusUartStructure.RxTail++<MODBUS_MESSAGEBUFFER_SIZE)
 8000f72:	4b13      	ldr	r3, [pc, #76]	; (8000fc0 <modbus_UART_Recived+0x60>)
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	; 0x3a2
 8000f7a:	1c59      	adds	r1, r3, #1
 8000f7c:	b289      	uxth	r1, r1
 8000f7e:	f8a2 13a2 	strh.w	r1, [r2, #930]	; 0x3a2
 8000f82:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000f86:	d210      	bcs.n	8000faa <modbus_UART_Recived+0x4a>
	{


	    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8000f88:	4b0d      	ldr	r3, [pc, #52]	; (8000fc0 <modbus_UART_Recived+0x60>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	68d8      	ldr	r0, [r3, #12]
 8000f8e:	4b0c      	ldr	r3, [pc, #48]	; (8000fc0 <modbus_UART_Recived+0x60>)
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	4b0b      	ldr	r3, [pc, #44]	; (8000fc0 <modbus_UART_Recived+0x60>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8000f9a:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8000f9e:	4413      	add	r3, r2
 8000fa0:	3302      	adds	r3, #2
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	f008 ffd5 	bl	8009f54 <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8000faa:	4b05      	ldr	r3, [pc, #20]	; (8000fc0 <modbus_UART_Recived+0x60>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	691b      	ldr	r3, [r3, #16]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	625a      	str	r2, [r3, #36]	; 0x24

}
 8000fb6:	bf00      	nop
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	2000043c 	.word	0x2000043c

08000fc4 <Modbus_init>:


void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8000fce:	4a24      	ldr	r2, [pc, #144]	; (8001060 <Modbus_init+0x9c>)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8000fd4:	4b22      	ldr	r3, [pc, #136]	; (8001060 <Modbus_init+0x9c>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	683a      	ldr	r2, [r7, #0]
 8000fda:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_OC_DELAY_ELAPSED_CB_ID,(void*)modbus_1t5_Timeout);
 8000fdc:	4b20      	ldr	r3, [pc, #128]	; (8001060 <Modbus_init+0x9c>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	691b      	ldr	r3, [r3, #16]
 8000fe2:	4a20      	ldr	r2, [pc, #128]	; (8001064 <Modbus_init+0xa0>)
 8000fe4:	2114      	movs	r1, #20
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f008 f9b8 	bl	800935c <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8000fec:	4b1c      	ldr	r3, [pc, #112]	; (8001060 <Modbus_init+0x9c>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	691b      	ldr	r3, [r3, #16]
 8000ff2:	4a1d      	ldr	r2, [pc, #116]	; (8001068 <Modbus_init+0xa4>)
 8000ff4:	210e      	movs	r1, #14
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f008 f9b0 	bl	800935c <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
 8000ffc:	4b18      	ldr	r3, [pc, #96]	; (8001060 <Modbus_init+0x9c>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	68db      	ldr	r3, [r3, #12]
 8001002:	4a1a      	ldr	r2, [pc, #104]	; (800106c <Modbus_init+0xa8>)
 8001004:	2103      	movs	r1, #3
 8001006:	4618      	mov	r0, r3
 8001008:	f008 fefc 	bl	8009e04 <HAL_UART_RegisterCallback>
	//start Receive
    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 800100c:	4b14      	ldr	r3, [pc, #80]	; (8001060 <Modbus_init+0x9c>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	68d8      	ldr	r0, [r3, #12]
 8001012:	4b13      	ldr	r3, [pc, #76]	; (8001060 <Modbus_init+0x9c>)
 8001014:	681a      	ldr	r2, [r3, #0]
 8001016:	4b12      	ldr	r3, [pc, #72]	; (8001060 <Modbus_init+0x9c>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 800101e:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8001022:	4413      	add	r3, r2
 8001024:	3302      	adds	r3, #2
 8001026:	2201      	movs	r2, #1
 8001028:	4619      	mov	r1, r3
 800102a:	f008 ff93 	bl	8009f54 <HAL_UART_Receive_IT>


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 800102e:	4b0c      	ldr	r3, [pc, #48]	; (8001060 <Modbus_init+0x9c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	691b      	ldr	r3, [r3, #16]
 8001034:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001038:	b2db      	uxtb	r3, r3
 800103a:	2b01      	cmp	r3, #1
 800103c:	d10c      	bne.n	8001058 <Modbus_init+0x94>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 800103e:	4b08      	ldr	r3, [pc, #32]	; (8001060 <Modbus_init+0x9c>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	691b      	ldr	r3, [r3, #16]
 8001044:	4618      	mov	r0, r3
 8001046:	f007 fa33 	bl	80084b0 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 800104a:	4b05      	ldr	r3, [pc, #20]	; (8001060 <Modbus_init+0x9c>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	691b      	ldr	r3, [r3, #16]
 8001050:	2100      	movs	r1, #0
 8001052:	4618      	mov	r0, r3
 8001054:	f007 fc72 	bl	800893c <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8001058:	bf00      	nop
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	2000043c 	.word	0x2000043c
 8001064:	08000f21 	.word	0x08000f21
 8001068:	08000f41 	.word	0x08000f41
 800106c:	08000f61 	.word	0x08000f61

08001070 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8001070:	b480      	push	{r7}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 800107c:	23ff      	movs	r3, #255	; 0xff
 800107e:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001080:	23ff      	movs	r3, #255	; 0xff
 8001082:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001084:	e013      	b.n	80010ae <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	1c5a      	adds	r2, r3, #1
 800108a:	607a      	str	r2, [r7, #4]
 800108c:	781a      	ldrb	r2, [r3, #0]
 800108e:	7bbb      	ldrb	r3, [r7, #14]
 8001090:	4053      	eors	r3, r2
 8001092:	b2db      	uxtb	r3, r3
 8001094:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 8001096:	4a0f      	ldr	r2, [pc, #60]	; (80010d4 <CRC16+0x64>)
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	4413      	add	r3, r2
 800109c:	781a      	ldrb	r2, [r3, #0]
 800109e:	7bfb      	ldrb	r3, [r7, #15]
 80010a0:	4053      	eors	r3, r2
 80010a2:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 80010a4:	4a0c      	ldr	r2, [pc, #48]	; (80010d8 <CRC16+0x68>)
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	4413      	add	r3, r2
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 80010ae:	883b      	ldrh	r3, [r7, #0]
 80010b0:	1e5a      	subs	r2, r3, #1
 80010b2:	803a      	strh	r2, [r7, #0]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d1e6      	bne.n	8001086 <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 80010b8:	7bfb      	ldrb	r3, [r7, #15]
 80010ba:	021b      	lsls	r3, r3, #8
 80010bc:	b21a      	sxth	r2, r3
 80010be:	7bbb      	ldrb	r3, [r7, #14]
 80010c0:	b21b      	sxth	r3, r3
 80010c2:	4313      	orrs	r3, r2
 80010c4:	b21b      	sxth	r3, r3
 80010c6:	b29b      	uxth	r3, r3
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	3714      	adds	r7, #20
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	20000100 	.word	0x20000100
 80010d8:	20000000 	.word	0x20000000

080010dc <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 80010e2:	4b81      	ldr	r3, [pc, #516]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	7e1b      	ldrb	r3, [r3, #24]
 80010e8:	3b01      	subs	r3, #1
 80010ea:	2b03      	cmp	r3, #3
 80010ec:	d80a      	bhi.n	8001104 <Modbus_Protocal_Worker+0x28>
 80010ee:	a201      	add	r2, pc, #4	; (adr r2, 80010f4 <Modbus_Protocal_Worker+0x18>)
 80010f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010f4:	0800110f 	.word	0x0800110f
 80010f8:	080012af 	.word	0x080012af
 80010fc:	0800119b 	.word	0x0800119b
 8001100:	080011c1 	.word	0x080011c1
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8001104:	4b78      	ldr	r3, [pc, #480]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2201      	movs	r2, #1
 800110a:	761a      	strb	r2, [r3, #24]
		break;
 800110c:	e0e8      	b.n	80012e0 <Modbus_Protocal_Worker+0x204>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 800110e:	4b76      	ldr	r3, [pc, #472]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 8001116:	2b00      	cmp	r3, #0
 8001118:	d002      	beq.n	8001120 <Modbus_Protocal_Worker+0x44>
		{
			Modbus_Emission();
 800111a:	f000 f9dd 	bl	80014d8 <Modbus_Emission>
 800111e:	e01c      	b.n	800115a <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->Flag_URev)
 8001120:	4b71      	ldr	r3, [pc, #452]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	7d9b      	ldrb	r3, [r3, #22]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d017      	beq.n	800115a <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 800112a:	4b6f      	ldr	r3, [pc, #444]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	2200      	movs	r2, #0
 8001130:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 8001132:	4b6d      	ldr	r3, [pc, #436]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	2200      	movs	r2, #0
 8001138:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 800113a:	4b6b      	ldr	r3, [pc, #428]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	691b      	ldr	r3, [r3, #16]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	4b68      	ldr	r3, [pc, #416]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	691b      	ldr	r3, [r3, #16]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f042 0201 	orr.w	r2, r2, #1
 8001150:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 8001152:	4b65      	ldr	r3, [pc, #404]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	2203      	movs	r2, #3
 8001158:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 800115a:	4b63      	ldr	r3, [pc, #396]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001164:	b2db      	uxtb	r3, r3
 8001166:	2b20      	cmp	r3, #32
 8001168:	f040 80b3 	bne.w	80012d2 <Modbus_Protocal_Worker+0x1f6>
		{
			hModbus->modbusUartStructure.RxTail =0;
 800116c:	4b5e      	ldr	r3, [pc, #376]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	2200      	movs	r2, #0
 8001172:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8001176:	4b5c      	ldr	r3, [pc, #368]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	68d8      	ldr	r0, [r3, #12]
 800117c:	4b5a      	ldr	r3, [pc, #360]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	4b59      	ldr	r3, [pc, #356]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001188:	f503 731c 	add.w	r3, r3, #624	; 0x270
 800118c:	4413      	add	r3, r2
 800118e:	3302      	adds	r3, #2
 8001190:	2201      	movs	r2, #1
 8001192:	4619      	mov	r1, r3
 8001194:	f008 fede 	bl	8009f54 <HAL_UART_Receive_IT>
		}
		break;
 8001198:	e09b      	b.n	80012d2 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 800119a:	4b53      	ldr	r3, [pc, #332]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	7d1b      	ldrb	r3, [r3, #20]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	f000 8098 	beq.w	80012d6 <Modbus_Protocal_Worker+0x1fa>
		{
			/*reset recived flag*/
			hModbus->Flag_URev =0;
 80011a6:	4b50      	ldr	r3, [pc, #320]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	2200      	movs	r2, #0
 80011ac:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 80011ae:	4b4e      	ldr	r3, [pc, #312]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	22fe      	movs	r2, #254	; 0xfe
 80011b4:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 80011b6:	4b4c      	ldr	r3, [pc, #304]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2204      	movs	r2, #4
 80011bc:	761a      	strb	r2, [r3, #24]
		}
		break;
 80011be:	e08a      	b.n	80012d6 <Modbus_Protocal_Worker+0x1fa>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if(hModbus->Flag_URev)
 80011c0:	4b49      	ldr	r3, [pc, #292]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	7d9b      	ldrb	r3, [r3, #22]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d009      	beq.n	80011de <Modbus_Protocal_Worker+0x102>
		{

			if(!hModbus->RecvStatus)
 80011ca:	4b47      	ldr	r3, [pc, #284]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f993 3017 	ldrsb.w	r3, [r3, #23]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d103      	bne.n	80011de <Modbus_Protocal_Worker+0x102>
			{
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80011d6:	4b44      	ldr	r3, [pc, #272]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	22ff      	movs	r2, #255	; 0xff
 80011dc:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 80011de:	4b42      	ldr	r3, [pc, #264]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f993 3017 	ldrsb.w	r3, [r3, #23]
 80011e6:	f113 0f02 	cmn.w	r3, #2
 80011ea:	d150      	bne.n	800128e <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 80011ec:	4b3e      	ldr	r3, [pc, #248]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2200      	movs	r2, #0
 80011f2:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 80011f4:	4b3c      	ldr	r3, [pc, #240]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f203 2272 	addw	r2, r3, #626	; 0x272
 80011fc:	4b3a      	ldr	r3, [pc, #232]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001204:	3b02      	subs	r3, #2
 8001206:	4619      	mov	r1, r3
 8001208:	4610      	mov	r0, r2
 800120a:	f7ff ff31 	bl	8001070 <CRC16>
 800120e:	4603      	mov	r3, r0
 8001210:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001212:	793a      	ldrb	r2, [r7, #4]
 8001214:	4b34      	ldr	r3, [pc, #208]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001216:	6819      	ldr	r1, [r3, #0]
 8001218:	4b33      	ldr	r3, [pc, #204]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001220:	3b02      	subs	r3, #2
 8001222:	440b      	add	r3, r1
 8001224:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 8001228:	429a      	cmp	r2, r3
 800122a:	d10c      	bne.n	8001246 <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 800122c:	797a      	ldrb	r2, [r7, #5]
 800122e:	4b2e      	ldr	r3, [pc, #184]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001230:	6819      	ldr	r1, [r3, #0]
 8001232:	4b2d      	ldr	r3, [pc, #180]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 800123a:	3b01      	subs	r3, #1
 800123c:	440b      	add	r3, r1
 800123e:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001242:	429a      	cmp	r2, r3
 8001244:	d004      	beq.n	8001250 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 8001246:	4b28      	ldr	r3, [pc, #160]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	22ff      	movs	r2, #255	; 0xff
 800124c:	75da      	strb	r2, [r3, #23]
				break;
 800124e:	e047      	b.n	80012e0 <Modbus_Protocal_Worker+0x204>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8001250:	4b25      	ldr	r3, [pc, #148]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f893 2272 	ldrb.w	r2, [r3, #626]	; 0x272
 8001258:	4b23      	ldr	r3, [pc, #140]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	429a      	cmp	r2, r3
 8001260:	d113      	bne.n	800128a <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 8001262:	4b21      	ldr	r3, [pc, #132]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f103 0019 	add.w	r0, r3, #25
					hModbus->modbusUartStructure.MessageBufferRx+1,
 800126a:	4b1f      	ldr	r3, [pc, #124]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f203 2372 	addw	r3, r3, #626	; 0x272
			memcpy(hModbus->Rxframe,
 8001272:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 8001274:	4b1c      	ldr	r3, [pc, #112]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 800127c:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 800127e:	461a      	mov	r2, r3
 8001280:	f00a f842 	bl	800b308 <memcpy>

			//execute command
			Modbus_frame_response();
 8001284:	f000 f910 	bl	80014a8 <Modbus_frame_response>
 8001288:	e001      	b.n	800128e <Modbus_Protocal_Worker+0x1b2>
				break;
 800128a:	bf00      	nop
					}
		break;


	}
}
 800128c:	e028      	b.n	80012e0 <Modbus_Protocal_Worker+0x204>
		if(hModbus->Flag_T35TimeOut)
 800128e:	4b16      	ldr	r3, [pc, #88]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	7d5b      	ldrb	r3, [r3, #21]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d020      	beq.n	80012da <Modbus_Protocal_Worker+0x1fe>
			hModbus->Mstatus = Modbus_state_Idle;
 8001298:	4b13      	ldr	r3, [pc, #76]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2201      	movs	r2, #1
 800129e:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 80012a0:	4b11      	ldr	r3, [pc, #68]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	68db      	ldr	r3, [r3, #12]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f008 ff02 	bl	800a0b0 <HAL_UART_AbortReceive>
		break;
 80012ac:	e015      	b.n	80012da <Modbus_Protocal_Worker+0x1fe>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80012ae:	4b0e      	ldr	r3, [pc, #56]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	2b20      	cmp	r3, #32
 80012bc:	d10f      	bne.n	80012de <Modbus_Protocal_Worker+0x202>
			hModbus->TxCount=0;
 80012be:	4b0a      	ldr	r3, [pc, #40]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2200      	movs	r2, #0
 80012c4:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 80012c8:	4b07      	ldr	r3, [pc, #28]	; (80012e8 <Modbus_Protocal_Worker+0x20c>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2201      	movs	r2, #1
 80012ce:	761a      	strb	r2, [r3, #24]
		break;
 80012d0:	e005      	b.n	80012de <Modbus_Protocal_Worker+0x202>
		break;
 80012d2:	bf00      	nop
 80012d4:	e004      	b.n	80012e0 <Modbus_Protocal_Worker+0x204>
		break;
 80012d6:	bf00      	nop
 80012d8:	e002      	b.n	80012e0 <Modbus_Protocal_Worker+0x204>
		break;
 80012da:	bf00      	nop
 80012dc:	e000      	b.n	80012e0 <Modbus_Protocal_Worker+0x204>
		break;
 80012de:	bf00      	nop
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	2000043c 	.word	0x2000043c

080012ec <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 80012f2:	4b1e      	ldr	r3, [pc, #120]	; (800136c <modbusWrite1Register+0x80>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	7e9b      	ldrb	r3, [r3, #26]
 80012f8:	b29b      	uxth	r3, r3
 80012fa:	021b      	lsls	r3, r3, #8
 80012fc:	b29a      	uxth	r2, r3
 80012fe:	4b1b      	ldr	r3, [pc, #108]	; (800136c <modbusWrite1Register+0x80>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	7edb      	ldrb	r3, [r3, #27]
 8001304:	b29b      	uxth	r3, r3
 8001306:	4413      	add	r3, r2
 8001308:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	4b17      	ldr	r3, [pc, #92]	; (800136c <modbusWrite1Register+0x80>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	429a      	cmp	r2, r3
 8001314:	d903      	bls.n	800131e <modbusWrite1Register+0x32>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001316:	2002      	movs	r0, #2
 8001318:	f000 f8a4 	bl	8001464 <ModbusErrorReply>
			 return;
 800131c:	e023      	b.n	8001366 <modbusWrite1Register+0x7a>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 800131e:	4b13      	ldr	r3, [pc, #76]	; (800136c <modbusWrite1Register+0x80>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	4b12      	ldr	r3, [pc, #72]	; (800136c <modbusWrite1Register+0x80>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	6859      	ldr	r1, [r3, #4]
 8001328:	88fb      	ldrh	r3, [r7, #6]
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	440b      	add	r3, r1
 800132e:	7f12      	ldrb	r2, [r2, #28]
 8001330:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 8001332:	4b0e      	ldr	r3, [pc, #56]	; (800136c <modbusWrite1Register+0x80>)
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	4b0d      	ldr	r3, [pc, #52]	; (800136c <modbusWrite1Register+0x80>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	6859      	ldr	r1, [r3, #4]
 800133c:	88fb      	ldrh	r3, [r7, #6]
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	440b      	add	r3, r1
 8001342:	7f52      	ldrb	r2, [r2, #29]
 8001344:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 8001346:	4b09      	ldr	r3, [pc, #36]	; (800136c <modbusWrite1Register+0x80>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f203 1045 	addw	r0, r3, #325	; 0x145
			hModbus->Rxframe,
 800134e:	4b07      	ldr	r3, [pc, #28]	; (800136c <modbusWrite1Register+0x80>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	3319      	adds	r3, #25
	memcpy(hModbus->Txframe,
 8001354:	2208      	movs	r2, #8
 8001356:	4619      	mov	r1, r3
 8001358:	f009 ffd6 	bl	800b308 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 800135c:	4b03      	ldr	r3, [pc, #12]	; (800136c <modbusWrite1Register+0x80>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2205      	movs	r2, #5
 8001362:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271



}
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	2000043c 	.word	0x2000043c

08001370 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8001370:	b590      	push	{r4, r7, lr}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 8001376:	4b3a      	ldr	r3, [pc, #232]	; (8001460 <modbusRead1Register+0xf0>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	7f1b      	ldrb	r3, [r3, #28]
 800137c:	b29b      	uxth	r3, r3
 800137e:	021b      	lsls	r3, r3, #8
 8001380:	b29a      	uxth	r2, r3
 8001382:	4b37      	ldr	r3, [pc, #220]	; (8001460 <modbusRead1Register+0xf0>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	7f5b      	ldrb	r3, [r3, #29]
 8001388:	b29b      	uxth	r3, r3
 800138a:	4413      	add	r3, r2
 800138c:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 800138e:	4b34      	ldr	r3, [pc, #208]	; (8001460 <modbusRead1Register+0xf0>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	7e9b      	ldrb	r3, [r3, #26]
 8001394:	b29b      	uxth	r3, r3
 8001396:	021b      	lsls	r3, r3, #8
 8001398:	b29a      	uxth	r2, r3
 800139a:	4b31      	ldr	r3, [pc, #196]	; (8001460 <modbusRead1Register+0xf0>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	7edb      	ldrb	r3, [r3, #27]
 80013a0:	b29b      	uxth	r3, r3
 80013a2:	4413      	add	r3, r2
 80013a4:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 80013a6:	88fb      	ldrh	r3, [r7, #6]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d002      	beq.n	80013b2 <modbusRead1Register+0x42>
 80013ac:	88fb      	ldrh	r3, [r7, #6]
 80013ae:	2b7d      	cmp	r3, #125	; 0x7d
 80013b0:	d903      	bls.n	80013ba <modbusRead1Register+0x4a>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 80013b2:	2003      	movs	r0, #3
 80013b4:	f000 f856 	bl	8001464 <ModbusErrorReply>
		 return;
 80013b8:	e04e      	b.n	8001458 <modbusRead1Register+0xe8>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 80013ba:	88ba      	ldrh	r2, [r7, #4]
 80013bc:	4b28      	ldr	r3, [pc, #160]	; (8001460 <modbusRead1Register+0xf0>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d808      	bhi.n	80013d8 <modbusRead1Register+0x68>
 80013c6:	88ba      	ldrh	r2, [r7, #4]
 80013c8:	88fb      	ldrh	r3, [r7, #6]
 80013ca:	4413      	add	r3, r2
 80013cc:	461a      	mov	r2, r3
 80013ce:	4b24      	ldr	r3, [pc, #144]	; (8001460 <modbusRead1Register+0xf0>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d903      	bls.n	80013e0 <modbusRead1Register+0x70>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80013d8:	2002      	movs	r0, #2
 80013da:	f000 f843 	bl	8001464 <ModbusErrorReply>
		 return;
 80013de:	e03b      	b.n	8001458 <modbusRead1Register+0xe8>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 80013e0:	4b1f      	ldr	r3, [pc, #124]	; (8001460 <modbusRead1Register+0xf0>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2203      	movs	r2, #3
 80013e6:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 80013ea:	88fb      	ldrh	r3, [r7, #6]
 80013ec:	b2da      	uxtb	r2, r3
 80013ee:	4b1c      	ldr	r3, [pc, #112]	; (8001460 <modbusRead1Register+0xf0>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	0052      	lsls	r2, r2, #1
 80013f4:	b2d2      	uxtb	r2, r2
 80013f6:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 80013fa:	2400      	movs	r4, #0
 80013fc:	e020      	b.n	8001440 <modbusRead1Register+0xd0>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 80013fe:	4b18      	ldr	r3, [pc, #96]	; (8001460 <modbusRead1Register+0xf0>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	685a      	ldr	r2, [r3, #4]
 8001404:	88bb      	ldrh	r3, [r7, #4]
 8001406:	4423      	add	r3, r4
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	18d1      	adds	r1, r2, r3
 800140c:	4b14      	ldr	r3, [pc, #80]	; (8001460 <modbusRead1Register+0xf0>)
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	1c63      	adds	r3, r4, #1
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	7849      	ldrb	r1, [r1, #1]
 8001416:	4413      	add	r3, r2
 8001418:	460a      	mov	r2, r1
 800141a:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 800141e:	4b10      	ldr	r3, [pc, #64]	; (8001460 <modbusRead1Register+0xf0>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	685a      	ldr	r2, [r3, #4]
 8001424:	88bb      	ldrh	r3, [r7, #4]
 8001426:	4423      	add	r3, r4
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	18d1      	adds	r1, r2, r3
 800142c:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <modbusRead1Register+0xf0>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	0063      	lsls	r3, r4, #1
 8001432:	3303      	adds	r3, #3
 8001434:	7809      	ldrb	r1, [r1, #0]
 8001436:	4413      	add	r3, r2
 8001438:	460a      	mov	r2, r1
 800143a:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	for(i=0; i<numberOfDataToRead;i++)
 800143e:	3401      	adds	r4, #1
 8001440:	88fb      	ldrh	r3, [r7, #6]
 8001442:	429c      	cmp	r4, r3
 8001444:	dbdb      	blt.n	80013fe <modbusRead1Register+0x8e>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 8001446:	88fb      	ldrh	r3, [r7, #6]
 8001448:	3301      	adds	r3, #1
 800144a:	b2da      	uxtb	r2, r3
 800144c:	4b04      	ldr	r3, [pc, #16]	; (8001460 <modbusRead1Register+0xf0>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	0052      	lsls	r2, r2, #1
 8001452:	b2d2      	uxtb	r2, r2
 8001454:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271

}
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	bd90      	pop	{r4, r7, pc}
 800145e:	bf00      	nop
 8001460:	2000043c 	.word	0x2000043c

08001464 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	4603      	mov	r3, r0
 800146c:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 800146e:	4b0d      	ldr	r3, [pc, #52]	; (80014a4 <ModbusErrorReply+0x40>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	7e5a      	ldrb	r2, [r3, #25]
 8001474:	4b0b      	ldr	r3, [pc, #44]	; (80014a4 <ModbusErrorReply+0x40>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800147c:	b2d2      	uxtb	r2, r2
 800147e:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = Errorcode;
 8001482:	4b08      	ldr	r3, [pc, #32]	; (80014a4 <ModbusErrorReply+0x40>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	79fa      	ldrb	r2, [r7, #7]
 8001488:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	hModbus->TxCount = 2;
 800148c:	4b05      	ldr	r3, [pc, #20]	; (80014a4 <ModbusErrorReply+0x40>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2202      	movs	r2, #2
 8001492:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	2000043c 	.word	0x2000043c

080014a8 <Modbus_frame_response>:

void Modbus_frame_response()
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 80014ac:	4b09      	ldr	r3, [pc, #36]	; (80014d4 <Modbus_frame_response+0x2c>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	7e5b      	ldrb	r3, [r3, #25]
 80014b2:	2b03      	cmp	r3, #3
 80014b4:	d004      	beq.n	80014c0 <Modbus_frame_response+0x18>
 80014b6:	2b06      	cmp	r3, #6
 80014b8:	d105      	bne.n	80014c6 <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 80014ba:	f7ff ff17 	bl	80012ec <modbusWrite1Register>
		break;
 80014be:	e006      	b.n	80014ce <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 80014c0:	f7ff ff56 	bl	8001370 <modbusRead1Register>
		break;
 80014c4:	e003      	b.n	80014ce <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 80014c6:	2001      	movs	r0, #1
 80014c8:	f7ff ffcc 	bl	8001464 <ModbusErrorReply>
		break;
 80014cc:	bf00      	nop

	}
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	2000043c 	.word	0x2000043c

080014d8 <Modbus_Emission>:

void Modbus_Emission()
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80014de:	4b3d      	ldr	r3, [pc, #244]	; (80015d4 <Modbus_Emission+0xfc>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	2b20      	cmp	r3, #32
 80014ec:	d15e      	bne.n	80015ac <Modbus_Emission+0xd4>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 80014ee:	4b39      	ldr	r3, [pc, #228]	; (80015d4 <Modbus_Emission+0xfc>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	4b38      	ldr	r3, [pc, #224]	; (80015d4 <Modbus_Emission+0xfc>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	7812      	ldrb	r2, [r2, #0]
 80014f8:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 80014fc:	4b35      	ldr	r3, [pc, #212]	; (80015d4 <Modbus_Emission+0xfc>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
		memcpy
 8001504:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8001506:	4b33      	ldr	r3, [pc, #204]	; (80015d4 <Modbus_Emission+0xfc>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f203 1145 	addw	r1, r3, #325	; 0x145
				hModbus->TxCount
 800150e:	4b31      	ldr	r3, [pc, #196]	; (80015d4 <Modbus_Emission+0xfc>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
		memcpy
 8001516:	461a      	mov	r2, r3
 8001518:	f009 fef6 	bl	800b308 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 800151c:	4b2d      	ldr	r3, [pc, #180]	; (80015d4 <Modbus_Emission+0xfc>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 8001524:	b29a      	uxth	r2, r3
 8001526:	4b2b      	ldr	r3, [pc, #172]	; (80015d4 <Modbus_Emission+0xfc>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	3203      	adds	r2, #3
 800152c:	b292      	uxth	r2, r2
 800152e:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001532:	4b28      	ldr	r3, [pc, #160]	; (80015d4 <Modbus_Emission+0xfc>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f503 7269 	add.w	r2, r3, #932	; 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 800153a:	4b26      	ldr	r3, [pc, #152]	; (80015d4 <Modbus_Emission+0xfc>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001542:	3b02      	subs	r3, #2
 8001544:	4619      	mov	r1, r3
 8001546:	4610      	mov	r0, r2
 8001548:	f7ff fd92 	bl	8001070 <CRC16>
 800154c:	4603      	mov	r3, r0
 800154e:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 8001550:	4b20      	ldr	r3, [pc, #128]	; (80015d4 <Modbus_Emission+0xfc>)
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	4b1f      	ldr	r3, [pc, #124]	; (80015d4 <Modbus_Emission+0xfc>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 800155c:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 800155e:	7939      	ldrb	r1, [r7, #4]
 8001560:	4413      	add	r3, r2
 8001562:	460a      	mov	r2, r1
 8001564:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8001568:	4b1a      	ldr	r3, [pc, #104]	; (80015d4 <Modbus_Emission+0xfc>)
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	4b19      	ldr	r3, [pc, #100]	; (80015d4 <Modbus_Emission+0xfc>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8001574:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8001576:	7979      	ldrb	r1, [r7, #5]
 8001578:	4413      	add	r3, r2
 800157a:	460a      	mov	r2, r1
 800157c:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001580:	4b14      	ldr	r3, [pc, #80]	; (80015d4 <Modbus_Emission+0xfc>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800158a:	b2db      	uxtb	r3, r3
 800158c:	2b20      	cmp	r3, #32
 800158e:	d10d      	bne.n	80015ac <Modbus_Emission+0xd4>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001590:	4b10      	ldr	r3, [pc, #64]	; (80015d4 <Modbus_Emission+0xfc>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8001596:	4b0f      	ldr	r3, [pc, #60]	; (80015d4 <Modbus_Emission+0xfc>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f503 7169 	add.w	r1, r3, #932	; 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 800159e:	4b0d      	ldr	r3, [pc, #52]	; (80015d4 <Modbus_Emission+0xfc>)
 80015a0:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 80015a2:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80015a6:	461a      	mov	r2, r3
 80015a8:	f008 fd04 	bl	8009fb4 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 80015ac:	4b09      	ldr	r3, [pc, #36]	; (80015d4 <Modbus_Emission+0xfc>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2200      	movs	r2, #0
 80015b2:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 80015b4:	4b07      	ldr	r3, [pc, #28]	; (80015d4 <Modbus_Emission+0xfc>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2200      	movs	r2, #0
 80015ba:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev =0;
 80015bc:	4b05      	ldr	r3, [pc, #20]	; (80015d4 <Modbus_Emission+0xfc>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2200      	movs	r2, #0
 80015c2:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus= Modbus_state_Emission;
 80015c4:	4b03      	ldr	r3, [pc, #12]	; (80015d4 <Modbus_Emission+0xfc>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2202      	movs	r2, #2
 80015ca:	761a      	strb	r2, [r3, #24]
}
 80015cc:	bf00      	nop
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	2000043c 	.word	0x2000043c

080015d8 <rt_powd_snf>:
 * Arguments    : double u0
 *                double u1
 * Return Type  : double
 */
static double rt_powd_snf(double u0, double u1)
{
 80015d8:	b5b0      	push	{r4, r5, r7, lr}
 80015da:	b08c      	sub	sp, #48	; 0x30
 80015dc:	af00      	add	r7, sp, #0
 80015de:	ed87 0b04 	vstr	d0, [r7, #16]
 80015e2:	ed87 1b02 	vstr	d1, [r7, #8]
  double y;
  if (rtIsNaN(u0) || rtIsNaN(u1)) {
 80015e6:	ed97 0b04 	vldr	d0, [r7, #16]
 80015ea:	f003 fb99 	bl	8004d20 <rtIsNaN>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d106      	bne.n	8001602 <rt_powd_snf+0x2a>
 80015f4:	ed97 0b02 	vldr	d0, [r7, #8]
 80015f8:	f003 fb92 	bl	8004d20 <rtIsNaN>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d005      	beq.n	800160e <rt_powd_snf+0x36>
    y = rtNaN;
 8001602:	4b80      	ldr	r3, [pc, #512]	; (8001804 <rt_powd_snf+0x22c>)
 8001604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001608:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800160c:	e0ef      	b.n	80017ee <rt_powd_snf+0x216>
  } else {
    double d;
    double d1;
    d = fabs(u0);
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	603b      	str	r3, [r7, #0]
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001618:	607b      	str	r3, [r7, #4]
 800161a:	ed97 7b00 	vldr	d7, [r7]
 800161e:	ed87 7b08 	vstr	d7, [r7, #32]
    d1 = fabs(u1);
 8001622:	68bc      	ldr	r4, [r7, #8]
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800162a:	e9c7 4506 	strd	r4, r5, [r7, #24]
    if (rtIsInf(u1)) {
 800162e:	ed97 0b02 	vldr	d0, [r7, #8]
 8001632:	f003 fb47 	bl	8004cc4 <rtIsInf>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d049      	beq.n	80016d0 <rt_powd_snf+0xf8>
      if (d == 1.0) {
 800163c:	f04f 0200 	mov.w	r2, #0
 8001640:	4b71      	ldr	r3, [pc, #452]	; (8001808 <rt_powd_snf+0x230>)
 8001642:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001646:	f7ff f9eb 	bl	8000a20 <__aeabi_dcmpeq>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d005      	beq.n	800165c <rt_powd_snf+0x84>
        y = 1.0;
 8001650:	f04f 0200 	mov.w	r2, #0
 8001654:	4b6c      	ldr	r3, [pc, #432]	; (8001808 <rt_powd_snf+0x230>)
 8001656:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800165a:	e0c8      	b.n	80017ee <rt_powd_snf+0x216>
      } else if (d > 1.0) {
 800165c:	f04f 0200 	mov.w	r2, #0
 8001660:	4b69      	ldr	r3, [pc, #420]	; (8001808 <rt_powd_snf+0x230>)
 8001662:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001666:	f7ff fa03 	bl	8000a70 <__aeabi_dcmpgt>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d017      	beq.n	80016a0 <rt_powd_snf+0xc8>
        if (u1 > 0.0) {
 8001670:	f04f 0200 	mov.w	r2, #0
 8001674:	f04f 0300 	mov.w	r3, #0
 8001678:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800167c:	f7ff f9f8 	bl	8000a70 <__aeabi_dcmpgt>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d005      	beq.n	8001692 <rt_powd_snf+0xba>
          y = rtInf;
 8001686:	4b61      	ldr	r3, [pc, #388]	; (800180c <rt_powd_snf+0x234>)
 8001688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001690:	e0ad      	b.n	80017ee <rt_powd_snf+0x216>
        } else {
          y = 0.0;
 8001692:	f04f 0200 	mov.w	r2, #0
 8001696:	f04f 0300 	mov.w	r3, #0
 800169a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800169e:	e0a6      	b.n	80017ee <rt_powd_snf+0x216>
        }
      } else if (u1 > 0.0) {
 80016a0:	f04f 0200 	mov.w	r2, #0
 80016a4:	f04f 0300 	mov.w	r3, #0
 80016a8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80016ac:	f7ff f9e0 	bl	8000a70 <__aeabi_dcmpgt>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d006      	beq.n	80016c4 <rt_powd_snf+0xec>
        y = 0.0;
 80016b6:	f04f 0200 	mov.w	r2, #0
 80016ba:	f04f 0300 	mov.w	r3, #0
 80016be:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80016c2:	e094      	b.n	80017ee <rt_powd_snf+0x216>
      } else {
        y = rtInf;
 80016c4:	4b51      	ldr	r3, [pc, #324]	; (800180c <rt_powd_snf+0x234>)
 80016c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ca:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80016ce:	e08e      	b.n	80017ee <rt_powd_snf+0x216>
      }
    } else if (d1 == 0.0) {
 80016d0:	f04f 0200 	mov.w	r2, #0
 80016d4:	f04f 0300 	mov.w	r3, #0
 80016d8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80016dc:	f7ff f9a0 	bl	8000a20 <__aeabi_dcmpeq>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d005      	beq.n	80016f2 <rt_powd_snf+0x11a>
      y = 1.0;
 80016e6:	f04f 0200 	mov.w	r2, #0
 80016ea:	4b47      	ldr	r3, [pc, #284]	; (8001808 <rt_powd_snf+0x230>)
 80016ec:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80016f0:	e07d      	b.n	80017ee <rt_powd_snf+0x216>
    } else if (d1 == 1.0) {
 80016f2:	f04f 0200 	mov.w	r2, #0
 80016f6:	4b44      	ldr	r3, [pc, #272]	; (8001808 <rt_powd_snf+0x230>)
 80016f8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80016fc:	f7ff f990 	bl	8000a20 <__aeabi_dcmpeq>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d01b      	beq.n	800173e <rt_powd_snf+0x166>
      if (u1 > 0.0) {
 8001706:	f04f 0200 	mov.w	r2, #0
 800170a:	f04f 0300 	mov.w	r3, #0
 800170e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001712:	f7ff f9ad 	bl	8000a70 <__aeabi_dcmpgt>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d004      	beq.n	8001726 <rt_powd_snf+0x14e>
        y = u0;
 800171c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001720:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001724:	e063      	b.n	80017ee <rt_powd_snf+0x216>
      } else {
        y = 1.0 / u0;
 8001726:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800172a:	f04f 0000 	mov.w	r0, #0
 800172e:	4936      	ldr	r1, [pc, #216]	; (8001808 <rt_powd_snf+0x230>)
 8001730:	f7ff f838 	bl	80007a4 <__aeabi_ddiv>
 8001734:	4602      	mov	r2, r0
 8001736:	460b      	mov	r3, r1
 8001738:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800173c:	e057      	b.n	80017ee <rt_powd_snf+0x216>
      }
    } else if (u1 == 2.0) {
 800173e:	f04f 0200 	mov.w	r2, #0
 8001742:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001746:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800174a:	f7ff f969 	bl	8000a20 <__aeabi_dcmpeq>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d00a      	beq.n	800176a <rt_powd_snf+0x192>
      y = u0 * u0;
 8001754:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001758:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800175c:	f7fe fef8 	bl	8000550 <__aeabi_dmul>
 8001760:	4602      	mov	r2, r0
 8001762:	460b      	mov	r3, r1
 8001764:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001768:	e041      	b.n	80017ee <rt_powd_snf+0x216>
    } else if ((u1 == 0.5) && (u0 >= 0.0)) {
 800176a:	f04f 0200 	mov.w	r2, #0
 800176e:	4b28      	ldr	r3, [pc, #160]	; (8001810 <rt_powd_snf+0x238>)
 8001770:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001774:	f7ff f954 	bl	8000a20 <__aeabi_dcmpeq>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d011      	beq.n	80017a2 <rt_powd_snf+0x1ca>
 800177e:	f04f 0200 	mov.w	r2, #0
 8001782:	f04f 0300 	mov.w	r3, #0
 8001786:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800178a:	f7ff f967 	bl	8000a5c <__aeabi_dcmpge>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d006      	beq.n	80017a2 <rt_powd_snf+0x1ca>
      y = sqrt(u0);
 8001794:	ed97 0b04 	vldr	d0, [r7, #16]
 8001798:	f00a f8b2 	bl	800b900 <sqrt>
 800179c:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 80017a0:	e025      	b.n	80017ee <rt_powd_snf+0x216>
    } else if ((u0 < 0.0) && (u1 > floor(u1))) {
 80017a2:	f04f 0200 	mov.w	r2, #0
 80017a6:	f04f 0300 	mov.w	r3, #0
 80017aa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80017ae:	f7ff f941 	bl	8000a34 <__aeabi_dcmplt>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d012      	beq.n	80017de <rt_powd_snf+0x206>
 80017b8:	ed97 0b02 	vldr	d0, [r7, #8]
 80017bc:	f009 ff24 	bl	800b608 <floor>
 80017c0:	ec53 2b10 	vmov	r2, r3, d0
 80017c4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80017c8:	f7ff f952 	bl	8000a70 <__aeabi_dcmpgt>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d005      	beq.n	80017de <rt_powd_snf+0x206>
      y = rtNaN;
 80017d2:	4b0c      	ldr	r3, [pc, #48]	; (8001804 <rt_powd_snf+0x22c>)
 80017d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80017dc:	e007      	b.n	80017ee <rt_powd_snf+0x216>
    } else {
      y = pow(u0, u1);
 80017de:	ed97 1b02 	vldr	d1, [r7, #8]
 80017e2:	ed97 0b04 	vldr	d0, [r7, #16]
 80017e6:	f00a f81b 	bl	800b820 <pow>
 80017ea:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
    }
  }
  return y;
 80017ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80017f2:	ec43 2b17 	vmov	d7, r2, r3
}
 80017f6:	eeb0 0a47 	vmov.f32	s0, s14
 80017fa:	eef0 0a67 	vmov.f32	s1, s15
 80017fe:	3730      	adds	r7, #48	; 0x30
 8001800:	46bd      	mov	sp, r7
 8001802:	bdb0      	pop	{r4, r5, r7, pc}
 8001804:	200003a0 	.word	0x200003a0
 8001808:	3ff00000 	.word	0x3ff00000
 800180c:	200003a8 	.word	0x200003a8
 8001810:	3fe00000 	.word	0x3fe00000
 8001814:	00000000 	.word	0x00000000

08001818 <Qubic>:
 * Return Type  : void
 */
void Qubic(double q_k1, double q_k2, double qdot_k1, double qdot_k2, double tf,
           emxArray_real_T *q_position, emxArray_real_T *q_velocity,
           emxArray_real_T *q_acc)
{
 8001818:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800181c:	b0a1      	sub	sp, #132	; 0x84
 800181e:	af00      	add	r7, sp, #0
 8001820:	ed87 0b0e 	vstr	d0, [r7, #56]	; 0x38
 8001824:	ed87 1b0c 	vstr	d1, [r7, #48]	; 0x30
 8001828:	ed87 2b0a 	vstr	d2, [r7, #40]	; 0x28
 800182c:	ed87 3b08 	vstr	d3, [r7, #32]
 8001830:	ed87 4b06 	vstr	d4, [r7, #24]
 8001834:	6178      	str	r0, [r7, #20]
 8001836:	6139      	str	r1, [r7, #16]
 8001838:	60fa      	str	r2, [r7, #12]
  double *q_position_data;
  double *q_velocity_data;
  int i;
  int k;
  int q_acc_tmp_tmp;
  q_acc_data = q_acc->data;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	67fb      	str	r3, [r7, #124]	; 0x7c
  delta1 = tf * 100.0;
 8001840:	f04f 0200 	mov.w	r2, #0
 8001844:	4bac      	ldr	r3, [pc, #688]	; (8001af8 <Qubic+0x2e0>)
 8001846:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800184a:	f7fe fe81 	bl	8000550 <__aeabi_dmul>
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  if (!(delta1 >= 0.0)) {
 8001856:	2301      	movs	r3, #1
 8001858:	461e      	mov	r6, r3
 800185a:	f04f 0200 	mov.w	r2, #0
 800185e:	f04f 0300 	mov.w	r3, #0
 8001862:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001866:	f7ff f8f9 	bl	8000a5c <__aeabi_dcmpge>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d101      	bne.n	8001874 <Qubic+0x5c>
 8001870:	2300      	movs	r3, #0
 8001872:	461e      	mov	r6, r3
 8001874:	b2f3      	uxtb	r3, r6
 8001876:	f083 0301 	eor.w	r3, r3, #1
 800187a:	b2db      	uxtb	r3, r3
 800187c:	2b00      	cmp	r3, #0
 800187e:	d009      	beq.n	8001894 <Qubic+0x7c>
    q_acc->size[0] = 1;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	2201      	movs	r2, #1
 8001886:	601a      	str	r2, [r3, #0]
    q_acc->size[1] = 0;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	3304      	adds	r3, #4
 800188e:	2200      	movs	r2, #0
 8001890:	601a      	str	r2, [r3, #0]
 8001892:	e158      	b.n	8001b46 <Qubic+0x32e>
  } else {
    d = floor(delta1);
 8001894:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 8001898:	f009 feb6 	bl	800b608 <floor>
 800189c:	ed87 0b18 	vstr	d0, [r7, #96]	; 0x60
    i = q_acc->size[0] * q_acc->size[1];
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	68fa      	ldr	r2, [r7, #12]
 80018a8:	6852      	ldr	r2, [r2, #4]
 80018aa:	3204      	adds	r2, #4
 80018ac:	6812      	ldr	r2, [r2, #0]
 80018ae:	fb02 f303 	mul.w	r3, r2, r3
 80018b2:	67bb      	str	r3, [r7, #120]	; 0x78
    q_acc->size[0] = 1;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	2201      	movs	r2, #1
 80018ba:	601a      	str	r2, [r3, #0]
    q_acc->size[1] = (int)d;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	1d1e      	adds	r6, r3, #4
 80018c2:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80018c6:	f7ff f8f3 	bl	8000ab0 <__aeabi_d2iz>
 80018ca:	4603      	mov	r3, r0
 80018cc:	6033      	str	r3, [r6, #0]
    emxEnsureCapacity_real_T(q_acc, i);
 80018ce:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80018d0:	68f8      	ldr	r0, [r7, #12]
 80018d2:	f000 fb3e 	bl	8001f52 <emxEnsureCapacity_real_T>
    q_acc_data = q_acc->data;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	67fb      	str	r3, [r7, #124]	; 0x7c
    if ((int)d >= 1) {
 80018dc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80018e0:	f7ff f8e6 	bl	8000ab0 <__aeabi_d2iz>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	f340 812d 	ble.w	8001b46 <Qubic+0x32e>
      q_acc_tmp_tmp = (int)d - 1;
 80018ec:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80018f0:	f7ff f8de 	bl	8000ab0 <__aeabi_d2iz>
 80018f4:	4603      	mov	r3, r0
 80018f6:	3b01      	subs	r3, #1
 80018f8:	65fb      	str	r3, [r7, #92]	; 0x5c
      q_acc_data[(int)floor(delta1) - 1] = tf;
 80018fa:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 80018fe:	f009 fe83 	bl	800b608 <floor>
 8001902:	ec53 2b10 	vmov	r2, r3, d0
 8001906:	4610      	mov	r0, r2
 8001908:	4619      	mov	r1, r3
 800190a:	f7ff f8d1 	bl	8000ab0 <__aeabi_d2iz>
 800190e:	4603      	mov	r3, r0
 8001910:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8001914:	3b01      	subs	r3, #1
 8001916:	00db      	lsls	r3, r3, #3
 8001918:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800191a:	18d1      	adds	r1, r2, r3
 800191c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001920:	e9c1 2300 	strd	r2, r3, [r1]
      if (q_acc->size[1] >= 2) {
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	3304      	adds	r3, #4
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2b01      	cmp	r3, #1
 800192e:	f340 810a 	ble.w	8001b46 <Qubic+0x32e>
        q_acc_data[0] = 0.0;
 8001932:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8001934:	f04f 0200 	mov.w	r2, #0
 8001938:	f04f 0300 	mov.w	r3, #0
 800193c:	e9c1 2300 	strd	r2, r3, [r1]
        if (q_acc->size[1] >= 3) {
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	3304      	adds	r3, #4
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2b02      	cmp	r3, #2
 800194a:	f340 80fc 	ble.w	8001b46 <Qubic+0x32e>
          if (-tf == 0.0) {
 800194e:	f04f 0200 	mov.w	r2, #0
 8001952:	f04f 0300 	mov.w	r3, #0
 8001956:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800195a:	f7ff f861 	bl	8000a20 <__aeabi_dcmpeq>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d051      	beq.n	8001a08 <Qubic+0x1f0>
            delta1 = tf / ((double)q_acc->size[1] - 1.0);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	3304      	adds	r3, #4
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4618      	mov	r0, r3
 800196e:	f7fe fd85 	bl	800047c <__aeabi_i2d>
 8001972:	f04f 0200 	mov.w	r2, #0
 8001976:	4b61      	ldr	r3, [pc, #388]	; (8001afc <Qubic+0x2e4>)
 8001978:	f7fe fc32 	bl	80001e0 <__aeabi_dsub>
 800197c:	4602      	mov	r2, r0
 800197e:	460b      	mov	r3, r1
 8001980:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001984:	f7fe ff0e 	bl	80007a4 <__aeabi_ddiv>
 8001988:	4602      	mov	r2, r0
 800198a:	460b      	mov	r3, r1
 800198c:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
            for (k = 2; k <= q_acc_tmp_tmp; k++) {
 8001990:	2302      	movs	r3, #2
 8001992:	677b      	str	r3, [r7, #116]	; 0x74
 8001994:	e01c      	b.n	80019d0 <Qubic+0x1b8>
              q_acc_data[k - 1] =
                  (double)(((k << 1) - q_acc->size[1]) - 1) * delta1;
 8001996:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001998:	005a      	lsls	r2, r3, #1
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	3304      	adds	r3, #4
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	3b01      	subs	r3, #1
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7fe fd68 	bl	800047c <__aeabi_i2d>
              q_acc_data[k - 1] =
 80019ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80019ae:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80019b2:	3b01      	subs	r3, #1
 80019b4:	00db      	lsls	r3, r3, #3
 80019b6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80019b8:	18d6      	adds	r6, r2, r3
                  (double)(((k << 1) - q_acc->size[1]) - 1) * delta1;
 80019ba:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80019be:	f7fe fdc7 	bl	8000550 <__aeabi_dmul>
 80019c2:	4602      	mov	r2, r0
 80019c4:	460b      	mov	r3, r1
              q_acc_data[k - 1] =
 80019c6:	e9c6 2300 	strd	r2, r3, [r6]
            for (k = 2; k <= q_acc_tmp_tmp; k++) {
 80019ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80019cc:	3301      	adds	r3, #1
 80019ce:	677b      	str	r3, [r7, #116]	; 0x74
 80019d0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80019d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019d4:	429a      	cmp	r2, r3
 80019d6:	ddde      	ble.n	8001996 <Qubic+0x17e>
            }
            if ((q_acc->size[1] & 1) == 1) {
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	3304      	adds	r3, #4
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0301 	and.w	r3, r3, #1
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	f000 80ae 	beq.w	8001b46 <Qubic+0x32e>
              q_acc_data[q_acc->size[1] >> 1] = 0.0;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	3304      	adds	r3, #4
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	105b      	asrs	r3, r3, #1
 80019f4:	00db      	lsls	r3, r3, #3
 80019f6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80019f8:	18d1      	adds	r1, r2, r3
 80019fa:	f04f 0200 	mov.w	r2, #0
 80019fe:	f04f 0300 	mov.w	r3, #0
 8001a02:	e9c1 2300 	strd	r2, r3, [r1]
 8001a06:	e09e      	b.n	8001b46 <Qubic+0x32e>
            }
          } else if ((tf < 0.0) && (fabs(tf) > 8.9884656743115785E+307)) {
 8001a08:	f04f 0200 	mov.w	r2, #0
 8001a0c:	f04f 0300 	mov.w	r3, #0
 8001a10:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a14:	f7ff f80e 	bl	8000a34 <__aeabi_dcmplt>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d04e      	beq.n	8001abc <Qubic+0x2a4>
 8001a1e:	69bb      	ldr	r3, [r7, #24]
 8001a20:	603b      	str	r3, [r7, #0]
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001a28:	607b      	str	r3, [r7, #4]
 8001a2a:	f04f 32ff 	mov.w	r2, #4294967295
 8001a2e:	4b34      	ldr	r3, [pc, #208]	; (8001b00 <Qubic+0x2e8>)
 8001a30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a34:	f7ff f81c 	bl	8000a70 <__aeabi_dcmpgt>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d03e      	beq.n	8001abc <Qubic+0x2a4>
            delta1 = tf / ((double)q_acc->size[1] - 1.0);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	3304      	adds	r3, #4
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7fe fd18 	bl	800047c <__aeabi_i2d>
 8001a4c:	f04f 0200 	mov.w	r2, #0
 8001a50:	4b2a      	ldr	r3, [pc, #168]	; (8001afc <Qubic+0x2e4>)
 8001a52:	f7fe fbc5 	bl	80001e0 <__aeabi_dsub>
 8001a56:	4602      	mov	r2, r0
 8001a58:	460b      	mov	r3, r1
 8001a5a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a5e:	f7fe fea1 	bl	80007a4 <__aeabi_ddiv>
 8001a62:	4602      	mov	r2, r0
 8001a64:	460b      	mov	r3, r1
 8001a66:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
            i = q_acc->size[1];
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	67bb      	str	r3, [r7, #120]	; 0x78
            for (k = 0; k <= i - 3; k++) {
 8001a72:	2300      	movs	r3, #0
 8001a74:	677b      	str	r3, [r7, #116]	; 0x74
 8001a76:	e01b      	b.n	8001ab0 <Qubic+0x298>
              q_acc_data[k + 1] = delta1 * ((double)k + 1.0);
 8001a78:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001a7a:	f7fe fcff 	bl	800047c <__aeabi_i2d>
 8001a7e:	f04f 0200 	mov.w	r2, #0
 8001a82:	4b1e      	ldr	r3, [pc, #120]	; (8001afc <Qubic+0x2e4>)
 8001a84:	f7fe fbae 	bl	80001e4 <__adddf3>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	460b      	mov	r3, r1
 8001a8c:	4610      	mov	r0, r2
 8001a8e:	4619      	mov	r1, r3
 8001a90:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a92:	3301      	adds	r3, #1
 8001a94:	00db      	lsls	r3, r3, #3
 8001a96:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001a98:	18d6      	adds	r6, r2, r3
 8001a9a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001a9e:	f7fe fd57 	bl	8000550 <__aeabi_dmul>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	e9c6 2300 	strd	r2, r3, [r6]
            for (k = 0; k <= i - 3; k++) {
 8001aaa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001aac:	3301      	adds	r3, #1
 8001aae:	677b      	str	r3, [r7, #116]	; 0x74
 8001ab0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ab2:	3b02      	subs	r3, #2
 8001ab4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	dbde      	blt.n	8001a78 <Qubic+0x260>
          } else if ((tf < 0.0) && (fabs(tf) > 8.9884656743115785E+307)) {
 8001aba:	e044      	b.n	8001b46 <Qubic+0x32e>
            }
          } else {
            delta1 = tf / ((double)q_acc->size[1] - 1.0);
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	3304      	adds	r3, #4
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7fe fcd9 	bl	800047c <__aeabi_i2d>
 8001aca:	f04f 0200 	mov.w	r2, #0
 8001ace:	4b0b      	ldr	r3, [pc, #44]	; (8001afc <Qubic+0x2e4>)
 8001ad0:	f7fe fb86 	bl	80001e0 <__aeabi_dsub>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001adc:	f7fe fe62 	bl	80007a4 <__aeabi_ddiv>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
            i = q_acc->size[1];
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	67bb      	str	r3, [r7, #120]	; 0x78
            for (k = 0; k <= i - 3; k++) {
 8001af0:	2300      	movs	r3, #0
 8001af2:	677b      	str	r3, [r7, #116]	; 0x74
 8001af4:	e022      	b.n	8001b3c <Qubic+0x324>
 8001af6:	bf00      	nop
 8001af8:	40590000 	.word	0x40590000
 8001afc:	3ff00000 	.word	0x3ff00000
 8001b00:	7fdfffff 	.word	0x7fdfffff
              q_acc_data[k + 1] = ((double)k + 1.0) * delta1;
 8001b04:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001b06:	f7fe fcb9 	bl	800047c <__aeabi_i2d>
 8001b0a:	f04f 0200 	mov.w	r2, #0
 8001b0e:	4b6e      	ldr	r3, [pc, #440]	; (8001cc8 <Qubic+0x4b0>)
 8001b10:	f7fe fb68 	bl	80001e4 <__adddf3>
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	4610      	mov	r0, r2
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b1e:	3301      	adds	r3, #1
 8001b20:	00db      	lsls	r3, r3, #3
 8001b22:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001b24:	18d6      	adds	r6, r2, r3
 8001b26:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001b2a:	f7fe fd11 	bl	8000550 <__aeabi_dmul>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	460b      	mov	r3, r1
 8001b32:	e9c6 2300 	strd	r2, r3, [r6]
            for (k = 0; k <= i - 3; k++) {
 8001b36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b38:	3301      	adds	r3, #1
 8001b3a:	677b      	str	r3, [r7, #116]	; 0x74
 8001b3c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b3e:	3b02      	subs	r3, #2
 8001b40:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001b42:	429a      	cmp	r2, r3
 8001b44:	dbde      	blt.n	8001b04 <Qubic+0x2ec>
          }
        }
      }
    }
  }
  delta1 = q_k2 - q_k1;
 8001b46:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001b4a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001b4e:	f7fe fb47 	bl	80001e0 <__aeabi_dsub>
 8001b52:	4602      	mov	r2, r0
 8001b54:	460b      	mov	r3, r1
 8001b56:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  C2_tmp = tf * tf;
 8001b5a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b5e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b62:	f7fe fcf5 	bl	8000550 <__aeabi_dmul>
 8001b66:	4602      	mov	r2, r0
 8001b68:	460b      	mov	r3, r1
 8001b6a:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
  C2 = 3.0 * (delta1 / C2_tmp) + (-qdot_k2 - 2.0 * qdot_k1) / tf;
 8001b6e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001b72:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001b76:	f7fe fe15 	bl	80007a4 <__aeabi_ddiv>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	4610      	mov	r0, r2
 8001b80:	4619      	mov	r1, r3
 8001b82:	f04f 0200 	mov.w	r2, #0
 8001b86:	4b51      	ldr	r3, [pc, #324]	; (8001ccc <Qubic+0x4b4>)
 8001b88:	f7fe fce2 	bl	8000550 <__aeabi_dmul>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	460b      	mov	r3, r1
 8001b90:	4690      	mov	r8, r2
 8001b92:	4699      	mov	r9, r3
 8001b94:	6a3c      	ldr	r4, [r7, #32]
 8001b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b98:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001b9c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	f7fe fb1e 	bl	80001e4 <__adddf3>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	460b      	mov	r3, r1
 8001bac:	4620      	mov	r0, r4
 8001bae:	4629      	mov	r1, r5
 8001bb0:	f7fe fb16 	bl	80001e0 <__aeabi_dsub>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	4610      	mov	r0, r2
 8001bba:	4619      	mov	r1, r3
 8001bbc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bc0:	f7fe fdf0 	bl	80007a4 <__aeabi_ddiv>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	460b      	mov	r3, r1
 8001bc8:	4640      	mov	r0, r8
 8001bca:	4649      	mov	r1, r9
 8001bcc:	f7fe fb0a 	bl	80001e4 <__adddf3>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
  delta1 =
      -2.0 * (delta1 / rt_powd_snf(tf, 3.0)) + (qdot_k2 + qdot_k1) / C2_tmp;
 8001bd8:	ed9f 1b39 	vldr	d1, [pc, #228]	; 8001cc0 <Qubic+0x4a8>
 8001bdc:	ed97 0b06 	vldr	d0, [r7, #24]
 8001be0:	f7ff fcfa 	bl	80015d8 <rt_powd_snf>
 8001be4:	ec53 2b10 	vmov	r2, r3, d0
 8001be8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001bec:	f7fe fdda 	bl	80007a4 <__aeabi_ddiv>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	4610      	mov	r0, r2
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	f04f 0200 	mov.w	r2, #0
 8001bfc:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8001c00:	f7fe fca6 	bl	8000550 <__aeabi_dmul>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	4614      	mov	r4, r2
 8001c0a:	461d      	mov	r5, r3
 8001c0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c10:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001c14:	f7fe fae6 	bl	80001e4 <__adddf3>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	4610      	mov	r0, r2
 8001c1e:	4619      	mov	r1, r3
 8001c20:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001c24:	f7fe fdbe 	bl	80007a4 <__aeabi_ddiv>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	460b      	mov	r3, r1
  delta1 =
 8001c2c:	4620      	mov	r0, r4
 8001c2e:	4629      	mov	r1, r5
 8001c30:	f7fe fad8 	bl	80001e4 <__adddf3>
 8001c34:	4602      	mov	r2, r0
 8001c36:	460b      	mov	r3, r1
 8001c38:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  i = q_velocity->size[0] * q_velocity->size[1];
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	6852      	ldr	r2, [r2, #4]
 8001c46:	3204      	adds	r2, #4
 8001c48:	6812      	ldr	r2, [r2, #0]
 8001c4a:	fb02 f303 	mul.w	r3, r2, r3
 8001c4e:	67bb      	str	r3, [r7, #120]	; 0x78
  q_velocity->size[0] = 1;
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	2201      	movs	r2, #1
 8001c56:	601a      	str	r2, [r3, #0]
  q_velocity->size[1] = q_acc->size[1];
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	685a      	ldr	r2, [r3, #4]
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	3304      	adds	r3, #4
 8001c62:	6852      	ldr	r2, [r2, #4]
 8001c64:	601a      	str	r2, [r3, #0]
  emxEnsureCapacity_real_T(q_velocity, i);
 8001c66:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001c68:	6938      	ldr	r0, [r7, #16]
 8001c6a:	f000 f972 	bl	8001f52 <emxEnsureCapacity_real_T>
  q_velocity_data = q_velocity->data;
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	647b      	str	r3, [r7, #68]	; 0x44
  q_acc_tmp_tmp = q_acc->size[1];
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	65fb      	str	r3, [r7, #92]	; 0x5c
  i = q_position->size[0] * q_position->size[1];
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	697a      	ldr	r2, [r7, #20]
 8001c84:	6852      	ldr	r2, [r2, #4]
 8001c86:	3204      	adds	r2, #4
 8001c88:	6812      	ldr	r2, [r2, #0]
 8001c8a:	fb02 f303 	mul.w	r3, r2, r3
 8001c8e:	67bb      	str	r3, [r7, #120]	; 0x78
  q_position->size[0] = 1;
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	2201      	movs	r2, #1
 8001c96:	601a      	str	r2, [r3, #0]
  q_position->size[1] = q_acc->size[1];
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	685a      	ldr	r2, [r3, #4]
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	3304      	adds	r3, #4
 8001ca2:	6852      	ldr	r2, [r2, #4]
 8001ca4:	601a      	str	r2, [r3, #0]
  emxEnsureCapacity_real_T(q_position, i);
 8001ca6:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001ca8:	6978      	ldr	r0, [r7, #20]
 8001caa:	f000 f952 	bl	8001f52 <emxEnsureCapacity_real_T>
  q_position_data = q_position->data;
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	643b      	str	r3, [r7, #64]	; 0x40
  for (i = 0; i < q_acc_tmp_tmp; i++) {
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	67bb      	str	r3, [r7, #120]	; 0x78
 8001cb8:	e067      	b.n	8001d8a <Qubic+0x572>
 8001cba:	bf00      	nop
 8001cbc:	f3af 8000 	nop.w
 8001cc0:	00000000 	.word	0x00000000
 8001cc4:	40080000 	.word	0x40080000
 8001cc8:	3ff00000 	.word	0x3ff00000
 8001ccc:	40080000 	.word	0x40080000
    d = q_acc_data[i];
 8001cd0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cd2:	00db      	lsls	r3, r3, #3
 8001cd4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001cd6:	4413      	add	r3, r2
 8001cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cdc:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
    C2_tmp = d * d;
 8001ce0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001ce4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001ce8:	f7fe fc32 	bl	8000550 <__aeabi_dmul>
 8001cec:	4602      	mov	r2, r0
 8001cee:	460b      	mov	r3, r1
 8001cf0:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    q_velocity_data[i] = C2_tmp;
 8001cf4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cf6:	00db      	lsls	r3, r3, #3
 8001cf8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001cfa:	18d1      	adds	r1, r2, r3
 8001cfc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001d00:	e9c1 2300 	strd	r2, r3, [r1]
    q_position_data[i] =
        ((q_k1 + qdot_k1 * d) + C2 * C2_tmp) + delta1 * rt_powd_snf(d, 3.0);
 8001d04:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001d08:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001d0c:	f7fe fc20 	bl	8000550 <__aeabi_dmul>
 8001d10:	4602      	mov	r2, r0
 8001d12:	460b      	mov	r3, r1
 8001d14:	4610      	mov	r0, r2
 8001d16:	4619      	mov	r1, r3
 8001d18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001d1c:	f7fe fa62 	bl	80001e4 <__adddf3>
 8001d20:	4602      	mov	r2, r0
 8001d22:	460b      	mov	r3, r1
 8001d24:	4614      	mov	r4, r2
 8001d26:	461d      	mov	r5, r3
 8001d28:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001d2c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001d30:	f7fe fc0e 	bl	8000550 <__aeabi_dmul>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	4620      	mov	r0, r4
 8001d3a:	4629      	mov	r1, r5
 8001d3c:	f7fe fa52 	bl	80001e4 <__adddf3>
 8001d40:	4602      	mov	r2, r0
 8001d42:	460b      	mov	r3, r1
 8001d44:	4690      	mov	r8, r2
 8001d46:	4699      	mov	r9, r3
 8001d48:	ed9f 1b71 	vldr	d1, [pc, #452]	; 8001f10 <Qubic+0x6f8>
 8001d4c:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 8001d50:	f7ff fc42 	bl	80015d8 <rt_powd_snf>
 8001d54:	ec51 0b10 	vmov	r0, r1, d0
 8001d58:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001d5c:	f7fe fbf8 	bl	8000550 <__aeabi_dmul>
 8001d60:	4602      	mov	r2, r0
 8001d62:	460b      	mov	r3, r1
 8001d64:	4610      	mov	r0, r2
 8001d66:	4619      	mov	r1, r3
    q_position_data[i] =
 8001d68:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d6a:	00db      	lsls	r3, r3, #3
 8001d6c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001d6e:	18d4      	adds	r4, r2, r3
        ((q_k1 + qdot_k1 * d) + C2 * C2_tmp) + delta1 * rt_powd_snf(d, 3.0);
 8001d70:	4602      	mov	r2, r0
 8001d72:	460b      	mov	r3, r1
 8001d74:	4640      	mov	r0, r8
 8001d76:	4649      	mov	r1, r9
 8001d78:	f7fe fa34 	bl	80001e4 <__adddf3>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
    q_position_data[i] =
 8001d80:	e9c4 2300 	strd	r2, r3, [r4]
  for (i = 0; i < q_acc_tmp_tmp; i++) {
 8001d84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d86:	3301      	adds	r3, #1
 8001d88:	67bb      	str	r3, [r7, #120]	; 0x78
 8001d8a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001d8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	db9e      	blt.n	8001cd0 <Qubic+0x4b8>
  }
  i = q_velocity->size[0] * q_velocity->size[1];
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	6852      	ldr	r2, [r2, #4]
 8001d9c:	3204      	adds	r2, #4
 8001d9e:	6812      	ldr	r2, [r2, #0]
 8001da0:	fb02 f303 	mul.w	r3, r2, r3
 8001da4:	67bb      	str	r3, [r7, #120]	; 0x78
  q_velocity->size[0] = 1;
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	601a      	str	r2, [r3, #0]
  q_velocity->size[1] = q_acc->size[1];
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	685a      	ldr	r2, [r3, #4]
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	3304      	adds	r3, #4
 8001db8:	6852      	ldr	r2, [r2, #4]
 8001dba:	601a      	str	r2, [r3, #0]
  emxEnsureCapacity_real_T(q_velocity, i);
 8001dbc:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001dbe:	6938      	ldr	r0, [r7, #16]
 8001dc0:	f000 f8c7 	bl	8001f52 <emxEnsureCapacity_real_T>
  q_velocity_data = q_velocity->data;
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	647b      	str	r3, [r7, #68]	; 0x44
  d = 2.0 * C2;
 8001dca:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001dce:	4602      	mov	r2, r0
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	f7fe fa07 	bl	80001e4 <__adddf3>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	460b      	mov	r3, r1
 8001dda:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
  C2_tmp = 3.0 * delta1;
 8001dde:	f04f 0200 	mov.w	r2, #0
 8001de2:	4b4d      	ldr	r3, [pc, #308]	; (8001f18 <Qubic+0x700>)
 8001de4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001de8:	f7fe fbb2 	bl	8000550 <__aeabi_dmul>
 8001dec:	4602      	mov	r2, r0
 8001dee:	460b      	mov	r3, r1
 8001df0:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
  q_acc_tmp_tmp = q_acc->size[1] - 1;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	3304      	adds	r3, #4
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	3b01      	subs	r3, #1
 8001dfe:	65fb      	str	r3, [r7, #92]	; 0x5c
  for (i = 0; i <= q_acc_tmp_tmp; i++) {
 8001e00:	2300      	movs	r3, #0
 8001e02:	67bb      	str	r3, [r7, #120]	; 0x78
 8001e04:	e034      	b.n	8001e70 <Qubic+0x658>
    q_velocity_data[i] =
        (qdot_k1 + d * q_acc_data[i]) + C2_tmp * q_velocity_data[i];
 8001e06:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e08:	00db      	lsls	r3, r3, #3
 8001e0a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001e0c:	4413      	add	r3, r2
 8001e0e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e12:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001e16:	f7fe fb9b 	bl	8000550 <__aeabi_dmul>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	4610      	mov	r0, r2
 8001e20:	4619      	mov	r1, r3
 8001e22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001e26:	f7fe f9dd 	bl	80001e4 <__adddf3>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	4690      	mov	r8, r2
 8001e30:	4699      	mov	r9, r3
 8001e32:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e34:	00db      	lsls	r3, r3, #3
 8001e36:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001e38:	4413      	add	r3, r2
 8001e3a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e3e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001e42:	f7fe fb85 	bl	8000550 <__aeabi_dmul>
 8001e46:	4602      	mov	r2, r0
 8001e48:	460b      	mov	r3, r1
 8001e4a:	4610      	mov	r0, r2
 8001e4c:	4619      	mov	r1, r3
    q_velocity_data[i] =
 8001e4e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e50:	00db      	lsls	r3, r3, #3
 8001e52:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001e54:	18d4      	adds	r4, r2, r3
        (qdot_k1 + d * q_acc_data[i]) + C2_tmp * q_velocity_data[i];
 8001e56:	4602      	mov	r2, r0
 8001e58:	460b      	mov	r3, r1
 8001e5a:	4640      	mov	r0, r8
 8001e5c:	4649      	mov	r1, r9
 8001e5e:	f7fe f9c1 	bl	80001e4 <__adddf3>
 8001e62:	4602      	mov	r2, r0
 8001e64:	460b      	mov	r3, r1
    q_velocity_data[i] =
 8001e66:	e9c4 2300 	strd	r2, r3, [r4]
  for (i = 0; i <= q_acc_tmp_tmp; i++) {
 8001e6a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	67bb      	str	r3, [r7, #120]	; 0x78
 8001e70:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001e72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e74:	429a      	cmp	r2, r3
 8001e76:	ddc6      	ble.n	8001e06 <Qubic+0x5ee>
  }
  i = q_acc->size[0] * q_acc->size[1];
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	6852      	ldr	r2, [r2, #4]
 8001e82:	3204      	adds	r2, #4
 8001e84:	6812      	ldr	r2, [r2, #0]
 8001e86:	fb02 f303 	mul.w	r3, r2, r3
 8001e8a:	67bb      	str	r3, [r7, #120]	; 0x78
  q_acc->size[0] = 1;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	2201      	movs	r2, #1
 8001e92:	601a      	str	r2, [r3, #0]
  emxEnsureCapacity_real_T(q_acc, i);
 8001e94:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001e96:	68f8      	ldr	r0, [r7, #12]
 8001e98:	f000 f85b 	bl	8001f52 <emxEnsureCapacity_real_T>
  q_acc_data = q_acc->data;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	67fb      	str	r3, [r7, #124]	; 0x7c
  C2_tmp = 6.0 * delta1;
 8001ea2:	f04f 0200 	mov.w	r2, #0
 8001ea6:	4b1d      	ldr	r3, [pc, #116]	; (8001f1c <Qubic+0x704>)
 8001ea8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001eac:	f7fe fb50 	bl	8000550 <__aeabi_dmul>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
  for (i = 0; i <= q_acc_tmp_tmp; i++) {
 8001eb8:	2300      	movs	r3, #0
 8001eba:	67bb      	str	r3, [r7, #120]	; 0x78
 8001ebc:	e01c      	b.n	8001ef8 <Qubic+0x6e0>
    q_acc_data[i] = d + C2_tmp * q_acc_data[i];
 8001ebe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ec0:	00db      	lsls	r3, r3, #3
 8001ec2:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001ec4:	4413      	add	r3, r2
 8001ec6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001eca:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001ece:	f7fe fb3f 	bl	8000550 <__aeabi_dmul>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	460b      	mov	r3, r1
 8001ed6:	4610      	mov	r0, r2
 8001ed8:	4619      	mov	r1, r3
 8001eda:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001edc:	00db      	lsls	r3, r3, #3
 8001ede:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001ee0:	18d4      	adds	r4, r2, r3
 8001ee2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001ee6:	f7fe f97d 	bl	80001e4 <__adddf3>
 8001eea:	4602      	mov	r2, r0
 8001eec:	460b      	mov	r3, r1
 8001eee:	e9c4 2300 	strd	r2, r3, [r4]
  for (i = 0; i <= q_acc_tmp_tmp; i++) {
 8001ef2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	67bb      	str	r3, [r7, #120]	; 0x78
 8001ef8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001efa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001efc:	429a      	cmp	r2, r3
 8001efe:	ddde      	ble.n	8001ebe <Qubic+0x6a6>
  }
}
 8001f00:	bf00      	nop
 8001f02:	bf00      	nop
 8001f04:	3784      	adds	r7, #132	; 0x84
 8001f06:	46bd      	mov	sp, r7
 8001f08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001f0c:	f3af 8000 	nop.w
 8001f10:	00000000 	.word	0x00000000
 8001f14:	40080000 	.word	0x40080000
 8001f18:	40080000 	.word	0x40080000
 8001f1c:	40180000 	.word	0x40180000

08001f20 <emxDestroyArray_real_T>:
/*
 * Arguments    : emxArray_real_T *emxArray
 * Return Type  : void
 */
void emxDestroyArray_real_T(emxArray_real_T *emxArray)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  emxFree_real_T(&emxArray);
 8001f28:	1d3b      	adds	r3, r7, #4
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f000 f878 	bl	8002020 <emxFree_real_T>
}
 8001f30:	bf00      	nop
 8001f32:	3708      	adds	r7, #8
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <emxInitArray_real_T>:
 * Arguments    : emxArray_real_T **pEmxArray
 *                int numDimensions
 * Return Type  : void
 */
void emxInitArray_real_T(emxArray_real_T **pEmxArray, int numDimensions)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	6039      	str	r1, [r7, #0]
  emxInit_real_T(pEmxArray, numDimensions);
 8001f42:	6839      	ldr	r1, [r7, #0]
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f000 f895 	bl	8002074 <emxInit_real_T>
}
 8001f4a:	bf00      	nop
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <emxEnsureCapacity_real_T>:
 * Arguments    : emxArray_real_T *emxArray
 *                int oldNumel
 * Return Type  : void
 */
void emxEnsureCapacity_real_T(emxArray_real_T *emxArray, int oldNumel)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b086      	sub	sp, #24
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]
 8001f5a:	6039      	str	r1, [r7, #0]
  int i;
  int newNumel;
  void *newData;
  if (oldNumel < 0) {
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	da01      	bge.n	8001f66 <emxEnsureCapacity_real_T+0x14>
    oldNumel = 0;
 8001f62:	2300      	movs	r3, #0
 8001f64:	603b      	str	r3, [r7, #0]
  }
  newNumel = 1;
 8001f66:	2301      	movs	r3, #1
 8001f68:	613b      	str	r3, [r7, #16]
  for (i = 0; i < emxArray->numDimensions; i++) {
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	617b      	str	r3, [r7, #20]
 8001f6e:	e00c      	b.n	8001f8a <emxEnsureCapacity_real_T+0x38>
    newNumel *= emxArray->size[i];
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	685a      	ldr	r2, [r3, #4]
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	4413      	add	r3, r2
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	fb02 f303 	mul.w	r3, r2, r3
 8001f82:	613b      	str	r3, [r7, #16]
  for (i = 0; i < emxArray->numDimensions; i++) {
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	3301      	adds	r3, #1
 8001f88:	617b      	str	r3, [r7, #20]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	68db      	ldr	r3, [r3, #12]
 8001f8e:	697a      	ldr	r2, [r7, #20]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	dbed      	blt.n	8001f70 <emxEnsureCapacity_real_T+0x1e>
  }
  if (newNumel > emxArray->allocatedSize) {
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	693a      	ldr	r2, [r7, #16]
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	dd3c      	ble.n	8002018 <emxEnsureCapacity_real_T+0xc6>
    i = emxArray->allocatedSize;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	617b      	str	r3, [r7, #20]
    if (i < 16) {
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	2b0f      	cmp	r3, #15
 8001fa8:	dc0d      	bgt.n	8001fc6 <emxEnsureCapacity_real_T+0x74>
      i = 16;
 8001faa:	2310      	movs	r3, #16
 8001fac:	617b      	str	r3, [r7, #20]
    }
    while (i < newNumel) {
 8001fae:	e00a      	b.n	8001fc6 <emxEnsureCapacity_real_T+0x74>
      if (i > 1073741823) {
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fb6:	db03      	blt.n	8001fc0 <emxEnsureCapacity_real_T+0x6e>
        i = MAX_int32_T;
 8001fb8:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8001fbc:	617b      	str	r3, [r7, #20]
 8001fbe:	e002      	b.n	8001fc6 <emxEnsureCapacity_real_T+0x74>
      } else {
        i *= 2;
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	617b      	str	r3, [r7, #20]
    while (i < newNumel) {
 8001fc6:	697a      	ldr	r2, [r7, #20]
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	dbf0      	blt.n	8001fb0 <emxEnsureCapacity_real_T+0x5e>
      }
    }
    newData = calloc((unsigned int)i, sizeof(double));
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	2108      	movs	r1, #8
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f009 f956 	bl	800b284 <calloc>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	60fb      	str	r3, [r7, #12]
    if (emxArray->data != NULL) {
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d010      	beq.n	8002006 <emxEnsureCapacity_real_T+0xb4>
      memcpy(newData, emxArray->data, sizeof(double) * (unsigned int)oldNumel);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6819      	ldr	r1, [r3, #0]
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	461a      	mov	r2, r3
 8001fee:	68f8      	ldr	r0, [r7, #12]
 8001ff0:	f009 f98a 	bl	800b308 <memcpy>
      if (emxArray->canFreeData) {
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	7c1b      	ldrb	r3, [r3, #16]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d004      	beq.n	8002006 <emxEnsureCapacity_real_T+0xb4>
        free(emxArray->data);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4618      	mov	r0, r3
 8002002:	f009 f979 	bl	800b2f8 <free>
      }
    }
    emxArray->data = (double *)newData;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	601a      	str	r2, [r3, #0]
    emxArray->allocatedSize = i;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	697a      	ldr	r2, [r7, #20]
 8002010:	609a      	str	r2, [r3, #8]
    emxArray->canFreeData = true;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2201      	movs	r2, #1
 8002016:	741a      	strb	r2, [r3, #16]
  }
}
 8002018:	bf00      	nop
 800201a:	3718      	adds	r7, #24
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <emxFree_real_T>:
/*
 * Arguments    : emxArray_real_T **pEmxArray
 * Return Type  : void
 */
void emxFree_real_T(emxArray_real_T **pEmxArray)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  if (*pEmxArray != (emxArray_real_T *)NULL) {
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d01d      	beq.n	800206c <emxFree_real_T+0x4c>
    if (((*pEmxArray)->data != (double *)NULL) && (*pEmxArray)->canFreeData) {
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d00a      	beq.n	8002050 <emxFree_real_T+0x30>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	7c1b      	ldrb	r3, [r3, #16]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d005      	beq.n	8002050 <emxFree_real_T+0x30>
      free((*pEmxArray)->data);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4618      	mov	r0, r3
 800204c:	f009 f954 	bl	800b2f8 <free>
    }
    free((*pEmxArray)->size);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	4618      	mov	r0, r3
 8002058:	f009 f94e 	bl	800b2f8 <free>
    free(*pEmxArray);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4618      	mov	r0, r3
 8002062:	f009 f949 	bl	800b2f8 <free>
    *pEmxArray = (emxArray_real_T *)NULL;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	601a      	str	r2, [r3, #0]
  }
}
 800206c:	bf00      	nop
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <emxInit_real_T>:
 * Arguments    : emxArray_real_T **pEmxArray
 *                int numDimensions
 * Return Type  : void
 */
void emxInit_real_T(emxArray_real_T **pEmxArray, int numDimensions)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  emxArray_real_T *emxArray;
  int i;
  *pEmxArray = (emxArray_real_T *)malloc(sizeof(emxArray_real_T));
 800207e:	2014      	movs	r0, #20
 8002080:	f009 f932 	bl	800b2e8 <malloc>
 8002084:	4603      	mov	r3, r0
 8002086:	461a      	mov	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	601a      	str	r2, [r3, #0]
  emxArray = *pEmxArray;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	60bb      	str	r3, [r7, #8]
  emxArray->data = (double *)NULL;
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
  emxArray->numDimensions = numDimensions;
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	683a      	ldr	r2, [r7, #0]
 800209c:	60da      	str	r2, [r3, #12]
  emxArray->size = (int *)malloc(sizeof(int) * (unsigned int)numDimensions);
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	4618      	mov	r0, r3
 80020a4:	f009 f920 	bl	800b2e8 <malloc>
 80020a8:	4603      	mov	r3, r0
 80020aa:	461a      	mov	r2, r3
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	605a      	str	r2, [r3, #4]
  emxArray->allocatedSize = 0;
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	2200      	movs	r2, #0
 80020b4:	609a      	str	r2, [r3, #8]
  emxArray->canFreeData = true;
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	2201      	movs	r2, #1
 80020ba:	741a      	strb	r2, [r3, #16]
  for (i = 0; i < numDimensions; i++) {
 80020bc:	2300      	movs	r3, #0
 80020be:	60fb      	str	r3, [r7, #12]
 80020c0:	e009      	b.n	80020d6 <emxInit_real_T+0x62>
    emxArray->size[i] = 0;
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	685a      	ldr	r2, [r3, #4]
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	4413      	add	r3, r2
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
  for (i = 0; i < numDimensions; i++) {
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	3301      	adds	r3, #1
 80020d4:	60fb      	str	r3, [r7, #12]
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	429a      	cmp	r2, r3
 80020dc:	dbf1      	blt.n	80020c2 <emxInit_real_T+0x4e>
  }
}
 80020de:	bf00      	nop
 80020e0:	bf00      	nop
 80020e2:	3710      	adds	r7, #16
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80020ec:	f3bf 8f4f 	dsb	sy
}
 80020f0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80020f2:	4b06      	ldr	r3, [pc, #24]	; (800210c <__NVIC_SystemReset+0x24>)
 80020f4:	68db      	ldr	r3, [r3, #12]
 80020f6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80020fa:	4904      	ldr	r1, [pc, #16]	; (800210c <__NVIC_SystemReset+0x24>)
 80020fc:	4b04      	ldr	r3, [pc, #16]	; (8002110 <__NVIC_SystemReset+0x28>)
 80020fe:	4313      	orrs	r3, r2
 8002100:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002102:	f3bf 8f4f 	dsb	sy
}
 8002106:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002108:	bf00      	nop
 800210a:	e7fd      	b.n	8002108 <__NVIC_SystemReset+0x20>
 800210c:	e000ed00 	.word	0xe000ed00
 8002110:	05fa0004 	.word	0x05fa0004

08002114 <argInit_real_T>:
/* Function Definitions */
/*
 * Arguments    : void
 * Return Type  : double
 */
static double argInit_real_T(void) {
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
	return 0.0;
 8002118:	f04f 0200 	mov.w	r2, #0
 800211c:	f04f 0300 	mov.w	r3, #0
 8002120:	ec43 2b17 	vmov	d7, r2, r3
}
 8002124:	eeb0 0a47 	vmov.f32	s0, s14
 8002128:	eef0 0a67 	vmov.f32	s1, s15
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr
 8002134:	0000      	movs	r0, r0
	...

08002138 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002138:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800213c:	b084      	sub	sp, #16
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002140:	f003 f964 	bl	800540c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002144:	f000 fb0e 	bl	8002764 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002148:	f000 fe3a 	bl	8002dc0 <MX_GPIO_Init>
  MX_DMA_Init();
 800214c:	f000 fe02 	bl	8002d54 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002150:	f000 fdd4 	bl	8002cfc <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002154:	f000 fc18 	bl	8002988 <MX_TIM2_Init>
  MX_TIM5_Init();
 8002158:	f000 fd2e 	bl	8002bb8 <MX_TIM5_Init>
  MX_ADC1_Init();
 800215c:	f000 fb6a 	bl	8002834 <MX_ADC1_Init>
  MX_I2C1_Init();
 8002160:	f000 fbe4 	bl	800292c <MX_I2C1_Init>
  MX_TIM11_Init();
 8002164:	f000 fd76 	bl	8002c54 <MX_TIM11_Init>
  MX_TIM4_Init();
 8002168:	f000 fcb0 	bl	8002acc <MX_TIM4_Init>
  MX_TIM3_Init();
 800216c:	f000 fc60 	bl	8002a30 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	start_p = 0;
 8002170:	4b24      	ldr	r3, [pc, #144]	; (8002204 <main+0xcc>)
 8002172:	f04f 0200 	mov.w	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
	stop_p = 15;
 8002178:	4b23      	ldr	r3, [pc, #140]	; (8002208 <main+0xd0>)
 800217a:	4a24      	ldr	r2, [pc, #144]	; (800220c <main+0xd4>)
 800217c:	601a      	str	r2, [r3, #0]
	start_v = 0;
 800217e:	4b24      	ldr	r3, [pc, #144]	; (8002210 <main+0xd8>)
 8002180:	f04f 0200 	mov.w	r2, #0
 8002184:	601a      	str	r2, [r3, #0]
	stop_v = 0;
 8002186:	4b23      	ldr	r3, [pc, #140]	; (8002214 <main+0xdc>)
 8002188:	f04f 0200 	mov.w	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
	timecycle = 2;
 800218e:	4b22      	ldr	r3, [pc, #136]	; (8002218 <main+0xe0>)
 8002190:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002194:	601a      	str	r2, [r3, #0]
	transformRectangleAndPointsPlace();
 8002196:	f001 fa4f 	bl	8003638 <transformRectangleAndPointsPlace>
	HAL_ADC_Start_DMA(&hadc1, Joystick_AND_Sensor, 4);
 800219a:	2204      	movs	r2, #4
 800219c:	491f      	ldr	r1, [pc, #124]	; (800221c <main+0xe4>)
 800219e:	4820      	ldr	r0, [pc, #128]	; (8002220 <main+0xe8>)
 80021a0:	f003 f9ea 	bl	8005578 <HAL_ADC_Start_DMA>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 80021a4:	2104      	movs	r1, #4
 80021a6:	481f      	ldr	r0, [pc, #124]	; (8002224 <main+0xec>)
 80021a8:	f006 fce2 	bl	8008b70 <HAL_TIM_Encoder_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80021ac:	2100      	movs	r1, #0
 80021ae:	481e      	ldr	r0, [pc, #120]	; (8002228 <main+0xf0>)
 80021b0:	f006 faac 	bl	800870c <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start(&htim5);
 80021b4:	481d      	ldr	r0, [pc, #116]	; (800222c <main+0xf4>)
 80021b6:	f006 f921 	bl	80083fc <HAL_TIM_Base_Start>
	hmodbus.huart = &huart2;
 80021ba:	4b1d      	ldr	r3, [pc, #116]	; (8002230 <main+0xf8>)
 80021bc:	4a1d      	ldr	r2, [pc, #116]	; (8002234 <main+0xfc>)
 80021be:	60da      	str	r2, [r3, #12]
	hmodbus.htim = &htim11;
 80021c0:	4b1b      	ldr	r3, [pc, #108]	; (8002230 <main+0xf8>)
 80021c2:	4a1d      	ldr	r2, [pc, #116]	; (8002238 <main+0x100>)
 80021c4:	611a      	str	r2, [r3, #16]
	hmodbus.slaveAddress = 0x15;
 80021c6:	4b1a      	ldr	r3, [pc, #104]	; (8002230 <main+0xf8>)
 80021c8:	2215      	movs	r2, #21
 80021ca:	701a      	strb	r2, [r3, #0]
	hmodbus.RegisterSize = 70;
 80021cc:	4b18      	ldr	r3, [pc, #96]	; (8002230 <main+0xf8>)
 80021ce:	2246      	movs	r2, #70	; 0x46
 80021d0:	609a      	str	r2, [r3, #8]
	Modbus_init(&hmodbus, registerFrame);
 80021d2:	491a      	ldr	r1, [pc, #104]	; (800223c <main+0x104>)
 80021d4:	4816      	ldr	r0, [pc, #88]	; (8002230 <main+0xf8>)
 80021d6:	f7fe fef5 	bl	8000fc4 <Modbus_init>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  limitsensor();
 80021da:	f000 ff73 	bl	80030c4 <limitsensor>
		if (starttray == 1) {
 80021de:	4b18      	ldr	r3, [pc, #96]	; (8002240 <main+0x108>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d104      	bne.n	80021f0 <main+0xb8>
			starttray = 0;
 80021e6:	4b16      	ldr	r3, [pc, #88]	; (8002240 <main+0x108>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	701a      	strb	r2, [r3, #0]
			transformRectangleAndPointsPlace();
 80021ec:	f001 fa24 	bl	8003638 <transformRectangleAndPointsPlace>
		}
		Modbus_Protocal_Worker();
 80021f0:	f7fe ff74 	bl	80010dc <Modbus_Protocal_Worker>
		flowmodbus();
 80021f4:	f001 fca0 	bl	8003b38 <flowmodbus>

		if (SoftReset == 1) {
 80021f8:	4b12      	ldr	r3, [pc, #72]	; (8002244 <main+0x10c>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d123      	bne.n	8002248 <main+0x110>
			NVIC_SystemReset();
 8002200:	f7ff ff72 	bl	80020e8 <__NVIC_SystemReset>
 8002204:	200009b0 	.word	0x200009b0
 8002208:	200009b4 	.word	0x200009b4
 800220c:	41700000 	.word	0x41700000
 8002210:	200009b8 	.word	0x200009b8
 8002214:	200009bc 	.word	0x200009bc
 8002218:	200009c0 	.word	0x200009c0
 800221c:	200012ac 	.word	0x200012ac
 8002220:	20000440 	.word	0x20000440
 8002224:	2000053c 	.word	0x2000053c
 8002228:	200006a4 	.word	0x200006a4
 800222c:	20000758 	.word	0x20000758
 8002230:	20000d2c 	.word	0x20000d2c
 8002234:	200008c0 	.word	0x200008c0
 8002238:	2000080c 	.word	0x2000080c
 800223c:	20001204 	.word	0x20001204
 8002240:	200009ad 	.word	0x200009ad
 8002244:	20001290 	.word	0x20001290
			SoftReset = 0;
		}
		static uint32_t timestamp_I2C = 0;
		      if(HAL_GetTick() >= timestamp_I2C){
 8002248:	f003 f946 	bl	80054d8 <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	4bbb      	ldr	r3, [pc, #748]	; (800253c <main+0x404>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	429a      	cmp	r2, r3
 8002254:	d308      	bcc.n	8002268 <main+0x130>
		          I2C_all(&data_read);
 8002256:	48ba      	ldr	r0, [pc, #744]	; (8002540 <main+0x408>)
 8002258:	f000 fe50 	bl	8002efc <I2C_all>
		          timestamp_I2C = HAL_GetTick()+ 10;
 800225c:	f003 f93c 	bl	80054d8 <HAL_GetTick>
 8002260:	4603      	mov	r3, r0
 8002262:	330a      	adds	r3, #10
 8002264:	4ab5      	ldr	r2, [pc, #724]	; (800253c <main+0x404>)
 8002266:	6013      	str	r3, [r2, #0]
		      }

		if (HAL_GetTick() >= timemodbus) { // heartbeat
 8002268:	f003 f936 	bl	80054d8 <HAL_GetTick>
 800226c:	4603      	mov	r3, r0
 800226e:	2200      	movs	r2, #0
 8002270:	461c      	mov	r4, r3
 8002272:	4615      	mov	r5, r2
 8002274:	4bb3      	ldr	r3, [pc, #716]	; (8002544 <main+0x40c>)
 8002276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800227a:	4294      	cmp	r4, r2
 800227c:	eb75 0303 	sbcs.w	r3, r5, r3
 8002280:	d343      	bcc.n	800230a <main+0x1d2>
			timemodbus = HAL_GetTick() + 0.5;
 8002282:	f003 f929 	bl	80054d8 <HAL_GetTick>
 8002286:	4603      	mov	r3, r0
 8002288:	4618      	mov	r0, r3
 800228a:	f7fe f8e7 	bl	800045c <__aeabi_ui2d>
 800228e:	f04f 0200 	mov.w	r2, #0
 8002292:	4bad      	ldr	r3, [pc, #692]	; (8002548 <main+0x410>)
 8002294:	f7fd ffa6 	bl	80001e4 <__adddf3>
 8002298:	4602      	mov	r2, r0
 800229a:	460b      	mov	r3, r1
 800229c:	4610      	mov	r0, r2
 800229e:	4619      	mov	r1, r3
 80022a0:	f7fe fc96 	bl	8000bd0 <__aeabi_d2ulz>
 80022a4:	4602      	mov	r2, r0
 80022a6:	460b      	mov	r3, r1
 80022a8:	49a6      	ldr	r1, [pc, #664]	; (8002544 <main+0x40c>)
 80022aa:	e9c1 2300 	strd	r2, r3, [r1]
			registerFrame[0].U16 = 22881;
 80022ae:	4ba7      	ldr	r3, [pc, #668]	; (800254c <main+0x414>)
 80022b0:	f645 1261 	movw	r2, #22881	; 0x5961
 80022b4:	801a      	strh	r2, [r3, #0]
			registerFrame[17].U16 = (int) (ReadDegree - 350) * 10;
 80022b6:	4ba6      	ldr	r3, [pc, #664]	; (8002550 <main+0x418>)
 80022b8:	edd3 7a00 	vldr	s15, [r3]
 80022bc:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8002554 <main+0x41c>
 80022c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80022c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022c8:	ee17 3a90 	vmov	r3, s15
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	461a      	mov	r2, r3
 80022d0:	0092      	lsls	r2, r2, #2
 80022d2:	4413      	add	r3, r2
 80022d4:	005b      	lsls	r3, r3, #1
 80022d6:	b29a      	uxth	r2, r3
 80022d8:	4b9c      	ldr	r3, [pc, #624]	; (800254c <main+0x414>)
 80022da:	845a      	strh	r2, [r3, #34]	; 0x22
			registerFrame[18].U16 = abs(speed);
 80022dc:	4b9e      	ldr	r3, [pc, #632]	; (8002558 <main+0x420>)
 80022de:	edd3 7a00 	vldr	s15, [r3]
 80022e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022e6:	ee17 3a90 	vmov	r3, s15
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	bfb8      	it	lt
 80022ee:	425b      	neglt	r3, r3
 80022f0:	b29a      	uxth	r2, r3
 80022f2:	4b96      	ldr	r3, [pc, #600]	; (800254c <main+0x414>)
 80022f4:	849a      	strh	r2, [r3, #36]	; 0x24
			registerFrame[19].U16 = acceleration;
 80022f6:	4b99      	ldr	r3, [pc, #612]	; (800255c <main+0x424>)
 80022f8:	edd3 7a00 	vldr	s15, [r3]
 80022fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002300:	ee17 3a90 	vmov	r3, s15
 8002304:	b29a      	uxth	r2, r3
 8002306:	4b91      	ldr	r3, [pc, #580]	; (800254c <main+0x414>)
 8002308:	84da      	strh	r2, [r3, #38]	; 0x26
		}
		if (HAL_GetTick() >= timestampTrajact) {
 800230a:	f003 f8e5 	bl	80054d8 <HAL_GetTick>
 800230e:	4603      	mov	r3, r0
 8002310:	2200      	movs	r2, #0
 8002312:	4698      	mov	r8, r3
 8002314:	4691      	mov	r9, r2
 8002316:	4b92      	ldr	r3, [pc, #584]	; (8002560 <main+0x428>)
 8002318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800231c:	4590      	cmp	r8, r2
 800231e:	eb79 0303 	sbcs.w	r3, r9, r3
 8002322:	d34e      	bcc.n	80023c2 <main+0x28a>
			timestampTrajact = HAL_GetTick() + 10;
 8002324:	f003 f8d8 	bl	80054d8 <HAL_GetTick>
 8002328:	4603      	mov	r3, r0
 800232a:	330a      	adds	r3, #10
 800232c:	2200      	movs	r2, #0
 800232e:	60bb      	str	r3, [r7, #8]
 8002330:	60fa      	str	r2, [r7, #12]
 8002332:	4b8b      	ldr	r3, [pc, #556]	; (8002560 <main+0x428>)
 8002334:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8002338:	e9c3 1200 	strd	r1, r2, [r3]
			if (indexposition < (timecycle * 100) && path == 1) {
 800233c:	4b89      	ldr	r3, [pc, #548]	; (8002564 <main+0x42c>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	ee07 3a90 	vmov	s15, r3
 8002344:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002348:	4b87      	ldr	r3, [pc, #540]	; (8002568 <main+0x430>)
 800234a:	edd3 7a00 	vldr	s15, [r3]
 800234e:	eddf 6a87 	vldr	s13, [pc, #540]	; 800256c <main+0x434>
 8002352:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002356:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800235a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800235e:	d530      	bpl.n	80023c2 <main+0x28a>
 8002360:	4b83      	ldr	r3, [pc, #524]	; (8002570 <main+0x438>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2b01      	cmp	r3, #1
 8002366:	d12c      	bne.n	80023c2 <main+0x28a>
				positionTraject = q_positionN->data[indexposition];
 8002368:	4b82      	ldr	r3, [pc, #520]	; (8002574 <main+0x43c>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	4b7d      	ldr	r3, [pc, #500]	; (8002564 <main+0x42c>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	4413      	add	r3, r2
 8002376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800237a:	4610      	mov	r0, r2
 800237c:	4619      	mov	r1, r3
 800237e:	f7fe fbbf 	bl	8000b00 <__aeabi_d2f>
 8002382:	4603      	mov	r3, r0
 8002384:	4a7c      	ldr	r2, [pc, #496]	; (8002578 <main+0x440>)
 8002386:	6013      	str	r3, [r2, #0]
				velocityTraject = q_velocityN->data[indexposition];
 8002388:	4b7c      	ldr	r3, [pc, #496]	; (800257c <main+0x444>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	4b75      	ldr	r3, [pc, #468]	; (8002564 <main+0x42c>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	00db      	lsls	r3, r3, #3
 8002394:	4413      	add	r3, r2
 8002396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800239a:	4610      	mov	r0, r2
 800239c:	4619      	mov	r1, r3
 800239e:	f7fe fbaf 	bl	8000b00 <__aeabi_d2f>
 80023a2:	4603      	mov	r3, r0
 80023a4:	4a76      	ldr	r2, [pc, #472]	; (8002580 <main+0x448>)
 80023a6:	6013      	str	r3, [r2, #0]
				SetDegree = positionTraject;
 80023a8:	4b73      	ldr	r3, [pc, #460]	; (8002578 <main+0x440>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a75      	ldr	r2, [pc, #468]	; (8002584 <main+0x44c>)
 80023ae:	6013      	str	r3, [r2, #0]
				SetVelocity = velocityTraject;
 80023b0:	4b73      	ldr	r3, [pc, #460]	; (8002580 <main+0x448>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a74      	ldr	r2, [pc, #464]	; (8002588 <main+0x450>)
 80023b6:	6013      	str	r3, [r2, #0]
				indexposition += 1;
 80023b8:	4b6a      	ldr	r3, [pc, #424]	; (8002564 <main+0x42c>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	3301      	adds	r3, #1
 80023be:	4a69      	ldr	r2, [pc, #420]	; (8002564 <main+0x42c>)
 80023c0:	6013      	str	r3, [r2, #0]
			}
		}
		if(testgo == 1)
 80023c2:	4b72      	ldr	r3, [pc, #456]	; (800258c <main+0x454>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d105      	bne.n	80023d6 <main+0x29e>
		{
			Mobus = Run_TrayMode;
 80023ca:	4b71      	ldr	r3, [pc, #452]	; (8002590 <main+0x458>)
 80023cc:	2205      	movs	r2, #5
 80023ce:	701a      	strb	r2, [r3, #0]
			testgo = 0;
 80023d0:	4b6e      	ldr	r3, [pc, #440]	; (800258c <main+0x454>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]
		}
		if (HAL_GetTick() >= timestamp) {
 80023d6:	f003 f87f 	bl	80054d8 <HAL_GetTick>
 80023da:	4603      	mov	r3, r0
 80023dc:	2200      	movs	r2, #0
 80023de:	469a      	mov	sl, r3
 80023e0:	4693      	mov	fp, r2
 80023e2:	4b6c      	ldr	r3, [pc, #432]	; (8002594 <main+0x45c>)
 80023e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023e8:	4592      	cmp	sl, r2
 80023ea:	eb7b 0303 	sbcs.w	r3, fp, r3
 80023ee:	f4ff aef4 	bcc.w	80021da <main+0xa2>
			timestamp = HAL_GetTick() + 5;
 80023f2:	f003 f871 	bl	80054d8 <HAL_GetTick>
 80023f6:	4603      	mov	r3, r0
 80023f8:	3305      	adds	r3, #5
 80023fa:	2200      	movs	r2, #0
 80023fc:	603b      	str	r3, [r7, #0]
 80023fe:	607a      	str	r2, [r7, #4]
 8002400:	4b64      	ldr	r3, [pc, #400]	; (8002594 <main+0x45c>)
 8002402:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002406:	e9c3 1200 	strd	r1, r2, [r3]
			//abc++;
			QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim2); // Read QEI
 800240a:	4b63      	ldr	r3, [pc, #396]	; (8002598 <main+0x460>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002410:	4a62      	ldr	r2, [pc, #392]	; (800259c <main+0x464>)
 8002412:	6013      	str	r3, [r2, #0]
			ReadDegree = (QEIReadRaw / 8192.0 * 360) * 160 / 360; // pulse to degree
 8002414:	4b61      	ldr	r3, [pc, #388]	; (800259c <main+0x464>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4618      	mov	r0, r3
 800241a:	f7fe f81f 	bl	800045c <__aeabi_ui2d>
 800241e:	f04f 0200 	mov.w	r2, #0
 8002422:	4b5f      	ldr	r3, [pc, #380]	; (80025a0 <main+0x468>)
 8002424:	f7fe f9be 	bl	80007a4 <__aeabi_ddiv>
 8002428:	4602      	mov	r2, r0
 800242a:	460b      	mov	r3, r1
 800242c:	4610      	mov	r0, r2
 800242e:	4619      	mov	r1, r3
 8002430:	f04f 0200 	mov.w	r2, #0
 8002434:	4b5b      	ldr	r3, [pc, #364]	; (80025a4 <main+0x46c>)
 8002436:	f7fe f88b 	bl	8000550 <__aeabi_dmul>
 800243a:	4602      	mov	r2, r0
 800243c:	460b      	mov	r3, r1
 800243e:	4610      	mov	r0, r2
 8002440:	4619      	mov	r1, r3
 8002442:	f04f 0200 	mov.w	r2, #0
 8002446:	4b58      	ldr	r3, [pc, #352]	; (80025a8 <main+0x470>)
 8002448:	f7fe f882 	bl	8000550 <__aeabi_dmul>
 800244c:	4602      	mov	r2, r0
 800244e:	460b      	mov	r3, r1
 8002450:	4610      	mov	r0, r2
 8002452:	4619      	mov	r1, r3
 8002454:	f04f 0200 	mov.w	r2, #0
 8002458:	4b52      	ldr	r3, [pc, #328]	; (80025a4 <main+0x46c>)
 800245a:	f7fe f9a3 	bl	80007a4 <__aeabi_ddiv>
 800245e:	4602      	mov	r2, r0
 8002460:	460b      	mov	r3, r1
 8002462:	4610      	mov	r0, r2
 8002464:	4619      	mov	r1, r3
 8002466:	f7fe fb4b 	bl	8000b00 <__aeabi_d2f>
 800246a:	4603      	mov	r3, r0
 800246c:	4a38      	ldr	r2, [pc, #224]	; (8002550 <main+0x418>)
 800246e:	6013      	str	r3, [r2, #0]
			error = SetDegree - ReadDegree;
 8002470:	4b44      	ldr	r3, [pc, #272]	; (8002584 <main+0x44c>)
 8002472:	ed93 7a00 	vldr	s14, [r3]
 8002476:	4b36      	ldr	r3, [pc, #216]	; (8002550 <main+0x418>)
 8002478:	edd3 7a00 	vldr	s15, [r3]
 800247c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002480:	4b4a      	ldr	r3, [pc, #296]	; (80025ac <main+0x474>)
 8002482:	edc3 7a00 	vstr	s15, [r3]
			velocity();
 8002486:	f002 faab 	bl	80049e0 <velocity>
			accelerate();
 800248a:	f002 fb11 	bl	8004ab0 <accelerate>
			speed = ((QEIData.QEIVelocity / 8192.0) * 360.0) * 160 / 360;
 800248e:	4b48      	ldr	r3, [pc, #288]	; (80025b0 <main+0x478>)
 8002490:	695b      	ldr	r3, [r3, #20]
 8002492:	4618      	mov	r0, r3
 8002494:	f7fe f804 	bl	80004a0 <__aeabi_f2d>
 8002498:	f04f 0200 	mov.w	r2, #0
 800249c:	4b40      	ldr	r3, [pc, #256]	; (80025a0 <main+0x468>)
 800249e:	f7fe f981 	bl	80007a4 <__aeabi_ddiv>
 80024a2:	4602      	mov	r2, r0
 80024a4:	460b      	mov	r3, r1
 80024a6:	4610      	mov	r0, r2
 80024a8:	4619      	mov	r1, r3
 80024aa:	f04f 0200 	mov.w	r2, #0
 80024ae:	4b3d      	ldr	r3, [pc, #244]	; (80025a4 <main+0x46c>)
 80024b0:	f7fe f84e 	bl	8000550 <__aeabi_dmul>
 80024b4:	4602      	mov	r2, r0
 80024b6:	460b      	mov	r3, r1
 80024b8:	4610      	mov	r0, r2
 80024ba:	4619      	mov	r1, r3
 80024bc:	f04f 0200 	mov.w	r2, #0
 80024c0:	4b39      	ldr	r3, [pc, #228]	; (80025a8 <main+0x470>)
 80024c2:	f7fe f845 	bl	8000550 <__aeabi_dmul>
 80024c6:	4602      	mov	r2, r0
 80024c8:	460b      	mov	r3, r1
 80024ca:	4610      	mov	r0, r2
 80024cc:	4619      	mov	r1, r3
 80024ce:	f04f 0200 	mov.w	r2, #0
 80024d2:	4b34      	ldr	r3, [pc, #208]	; (80025a4 <main+0x46c>)
 80024d4:	f7fe f966 	bl	80007a4 <__aeabi_ddiv>
 80024d8:	4602      	mov	r2, r0
 80024da:	460b      	mov	r3, r1
 80024dc:	4610      	mov	r0, r2
 80024de:	4619      	mov	r1, r3
 80024e0:	f7fe fb0e 	bl	8000b00 <__aeabi_d2f>
 80024e4:	4603      	mov	r3, r0
 80024e6:	4a1c      	ldr	r2, [pc, #112]	; (8002558 <main+0x420>)
 80024e8:	6013      	str	r3, [r2, #0]
			acceleration = QEIAcc.QEIVelocity;
 80024ea:	4b32      	ldr	r3, [pc, #200]	; (80025b4 <main+0x47c>)
 80024ec:	695b      	ldr	r3, [r3, #20]
 80024ee:	4a1b      	ldr	r2, [pc, #108]	; (800255c <main+0x424>)
 80024f0:	6013      	str	r3, [r2, #0]
			DegreeFeedback = control_interrupt(); // PID function
 80024f2:	f002 f9a1 	bl	8004838 <control_interrupt>
 80024f6:	eef0 7a40 	vmov.f32	s15, s0
 80024fa:	4b2f      	ldr	r3, [pc, #188]	; (80025b8 <main+0x480>)
 80024fc:	edc3 7a00 	vstr	s15, [r3]

			if (velocityTraject == 0) {
 8002500:	4b1f      	ldr	r3, [pc, #124]	; (8002580 <main+0x448>)
 8002502:	edd3 7a00 	vldr	s15, [r3]
 8002506:	eef5 7a40 	vcmp.f32	s15, #0.0
 800250a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800250e:	d103      	bne.n	8002518 <main+0x3e0>
				s2 = 0;
 8002510:	4b2a      	ldr	r3, [pc, #168]	; (80025bc <main+0x484>)
 8002512:	f04f 0200 	mov.w	r2, #0
 8002516:	601a      	str	r2, [r3, #0]
			}
			if (Joystick_Control == 1) {
 8002518:	4b29      	ldr	r3, [pc, #164]	; (80025c0 <main+0x488>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2b01      	cmp	r3, #1
 800251e:	f040 8086 	bne.w	800262e <main+0x4f6>
				DegreeFeedback = 0;
 8002522:	4b25      	ldr	r3, [pc, #148]	; (80025b8 <main+0x480>)
 8002524:	f04f 0200 	mov.w	r2, #0
 8002528:	601a      	str	r2, [r3, #0]
				s = 0;
 800252a:	4b26      	ldr	r3, [pc, #152]	; (80025c4 <main+0x48c>)
 800252c:	f04f 0200 	mov.w	r2, #0
 8002530:	601a      	str	r2, [r3, #0]
				s2 = 0;
 8002532:	4b22      	ldr	r3, [pc, #136]	; (80025bc <main+0x484>)
 8002534:	f04f 0200 	mov.w	r2, #0
 8002538:	e046      	b.n	80025c8 <main+0x490>
 800253a:	bf00      	nop
 800253c:	20001360 	.word	0x20001360
 8002540:	200009ac 	.word	0x200009ac
 8002544:	20001350 	.word	0x20001350
 8002548:	3fe00000 	.word	0x3fe00000
 800254c:	20001204 	.word	0x20001204
 8002550:	20001330 	.word	0x20001330
 8002554:	43af0000 	.word	0x43af0000
 8002558:	20001294 	.word	0x20001294
 800255c:	20001298 	.word	0x20001298
 8002560:	20001358 	.word	0x20001358
 8002564:	20001304 	.word	0x20001304
 8002568:	200009c0 	.word	0x200009c0
 800256c:	42c80000 	.word	0x42c80000
 8002570:	2000129c 	.word	0x2000129c
 8002574:	200012fc 	.word	0x200012fc
 8002578:	200012a4 	.word	0x200012a4
 800257c:	200012f8 	.word	0x200012f8
 8002580:	200012a8 	.word	0x200012a8
 8002584:	20001334 	.word	0x20001334
 8002588:	20000390 	.word	0x20000390
 800258c:	20001340 	.word	0x20001340
 8002590:	20000d28 	.word	0x20000d28
 8002594:	20001348 	.word	0x20001348
 8002598:	2000053c 	.word	0x2000053c
 800259c:	200012a0 	.word	0x200012a0
 80025a0:	40c00000 	.word	0x40c00000
 80025a4:	40768000 	.word	0x40768000
 80025a8:	40640000 	.word	0x40640000
 80025ac:	2000133c 	.word	0x2000133c
 80025b0:	200012c0 	.word	0x200012c0
 80025b4:	200012d8 	.word	0x200012d8
 80025b8:	20001338 	.word	0x20001338
 80025bc:	2000131c 	.word	0x2000131c
 80025c0:	2000037c 	.word	0x2000037c
 80025c4:	20001310 	.word	0x20001310
 80025c8:	601a      	str	r2, [r3, #0]
				error = 0;
 80025ca:	4b5b      	ldr	r3, [pc, #364]	; (8002738 <main+0x600>)
 80025cc:	f04f 0200 	mov.w	r2, #0
 80025d0:	601a      	str	r2, [r3, #0]
				error2 = 0;
 80025d2:	4b5a      	ldr	r3, [pc, #360]	; (800273c <main+0x604>)
 80025d4:	f04f 0200 	mov.w	r2, #0
 80025d8:	601a      	str	r2, [r3, #0]
				if (Joystick_AND_Sensor[0] >= 3150) {
 80025da:	4b59      	ldr	r3, [pc, #356]	; (8002740 <main+0x608>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f640 424d 	movw	r2, #3149	; 0xc4d
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d90a      	bls.n	80025fc <main+0x4c4>
					__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 16383); // 20 %
 80025e6:	4b57      	ldr	r3, [pc, #348]	; (8002744 <main+0x60c>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f643 72ff 	movw	r2, #16383	; 0x3fff
 80025ee:	635a      	str	r2, [r3, #52]	; 0x34
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 80025f0:	2201      	movs	r2, #1
 80025f2:	2180      	movs	r1, #128	; 0x80
 80025f4:	4854      	ldr	r0, [pc, #336]	; (8002748 <main+0x610>)
 80025f6:	f004 fa39 	bl	8006a6c <HAL_GPIO_WritePin>
 80025fa:	e5ee      	b.n	80021da <main+0xa2>
				} else if (Joystick_AND_Sensor[0] <= 100) {
 80025fc:	4b50      	ldr	r3, [pc, #320]	; (8002740 <main+0x608>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2b64      	cmp	r3, #100	; 0x64
 8002602:	d80a      	bhi.n	800261a <main+0x4e2>
					__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 16383); // 20 %
 8002604:	4b4f      	ldr	r3, [pc, #316]	; (8002744 <main+0x60c>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f643 72ff 	movw	r2, #16383	; 0x3fff
 800260c:	635a      	str	r2, [r3, #52]	; 0x34
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800260e:	2200      	movs	r2, #0
 8002610:	2180      	movs	r1, #128	; 0x80
 8002612:	484d      	ldr	r0, [pc, #308]	; (8002748 <main+0x610>)
 8002614:	f004 fa2a 	bl	8006a6c <HAL_GPIO_WritePin>
 8002618:	e5df      	b.n	80021da <main+0xa2>
				} else {
					__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 800261a:	4b4a      	ldr	r3, [pc, #296]	; (8002744 <main+0x60c>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2200      	movs	r2, #0
 8002620:	635a      	str	r2, [r3, #52]	; 0x34
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8002622:	2200      	movs	r2, #0
 8002624:	2180      	movs	r1, #128	; 0x80
 8002626:	4848      	ldr	r0, [pc, #288]	; (8002748 <main+0x610>)
 8002628:	f004 fa20 	bl	8006a6c <HAL_GPIO_WritePin>
 800262c:	e5d5      	b.n	80021da <main+0xa2>
				}
			} else if (Joystick_Control == 0) {
 800262e:	4b47      	ldr	r3, [pc, #284]	; (800274c <main+0x614>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2b00      	cmp	r3, #0
 8002634:	f47f add1 	bne.w	80021da <main+0xa2>
				if (SetDegree < 0) {
 8002638:	4b45      	ldr	r3, [pc, #276]	; (8002750 <main+0x618>)
 800263a:	edd3 7a00 	vldr	s15, [r3]
 800263e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002646:	d503      	bpl.n	8002650 <main+0x518>
					SetDegree = 0; // minimum value
 8002648:	4b41      	ldr	r3, [pc, #260]	; (8002750 <main+0x618>)
 800264a:	f04f 0200 	mov.w	r2, #0
 800264e:	601a      	str	r2, [r3, #0]
				}
				if (SetDegree > 700) {
 8002650:	4b3f      	ldr	r3, [pc, #252]	; (8002750 <main+0x618>)
 8002652:	edd3 7a00 	vldr	s15, [r3]
 8002656:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8002754 <main+0x61c>
 800265a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800265e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002662:	dd02      	ble.n	800266a <main+0x532>
					SetDegree = 700; // maximum value
 8002664:	4b3a      	ldr	r3, [pc, #232]	; (8002750 <main+0x618>)
 8002666:	4a3c      	ldr	r2, [pc, #240]	; (8002758 <main+0x620>)
 8002668:	601a      	str	r2, [r3, #0]
				}

				if (error > 0) { // setpoint > read_encoder
 800266a:	4b33      	ldr	r3, [pc, #204]	; (8002738 <main+0x600>)
 800266c:	edd3 7a00 	vldr	s15, [r3]
 8002670:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002678:	dd23      	ble.n	80026c2 <main+0x58a>
					if (error < 0.2) {
 800267a:	4b2f      	ldr	r3, [pc, #188]	; (8002738 <main+0x600>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4618      	mov	r0, r3
 8002680:	f7fd ff0e 	bl	80004a0 <__aeabi_f2d>
 8002684:	a32a      	add	r3, pc, #168	; (adr r3, 8002730 <main+0x5f8>)
 8002686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800268a:	f7fe f9d3 	bl	8000a34 <__aeabi_dcmplt>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d007      	beq.n	80026a4 <main+0x56c>
						DegreeFeedback = 0; // Limit Position
 8002694:	4b31      	ldr	r3, [pc, #196]	; (800275c <main+0x624>)
 8002696:	f04f 0200 	mov.w	r2, #0
 800269a:	601a      	str	r2, [r3, #0]
						s = 0;
 800269c:	4b30      	ldr	r3, [pc, #192]	; (8002760 <main+0x628>)
 800269e:	f04f 0200 	mov.w	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
					}
					__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, DegreeFeedback);
 80026a4:	4b2d      	ldr	r3, [pc, #180]	; (800275c <main+0x624>)
 80026a6:	edd3 7a00 	vldr	s15, [r3]
 80026aa:	4b26      	ldr	r3, [pc, #152]	; (8002744 <main+0x60c>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026b2:	ee17 2a90 	vmov	r2, s15
 80026b6:	635a      	str	r2, [r3, #52]	; 0x34
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80026b8:	2200      	movs	r2, #0
 80026ba:	2180      	movs	r1, #128	; 0x80
 80026bc:	4822      	ldr	r0, [pc, #136]	; (8002748 <main+0x610>)
 80026be:	f004 f9d5 	bl	8006a6c <HAL_GPIO_WritePin>
				}
				if (error < 0) { // setpoint < read_encoder
 80026c2:	4b1d      	ldr	r3, [pc, #116]	; (8002738 <main+0x600>)
 80026c4:	edd3 7a00 	vldr	s15, [r3]
 80026c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026d0:	d52a      	bpl.n	8002728 <main+0x5f0>
					if (error * -1 < 0.2) {
 80026d2:	4b19      	ldr	r3, [pc, #100]	; (8002738 <main+0x600>)
 80026d4:	edd3 7a00 	vldr	s15, [r3]
 80026d8:	eef1 7a67 	vneg.f32	s15, s15
 80026dc:	ee17 3a90 	vmov	r3, s15
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7fd fedd 	bl	80004a0 <__aeabi_f2d>
 80026e6:	a312      	add	r3, pc, #72	; (adr r3, 8002730 <main+0x5f8>)
 80026e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ec:	f7fe f9a2 	bl	8000a34 <__aeabi_dcmplt>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d007      	beq.n	8002706 <main+0x5ce>
						DegreeFeedback = 0; // Limit Position
 80026f6:	4b19      	ldr	r3, [pc, #100]	; (800275c <main+0x624>)
 80026f8:	f04f 0200 	mov.w	r2, #0
 80026fc:	601a      	str	r2, [r3, #0]
						s = 0;
 80026fe:	4b18      	ldr	r3, [pc, #96]	; (8002760 <main+0x628>)
 8002700:	f04f 0200 	mov.w	r2, #0
 8002704:	601a      	str	r2, [r3, #0]
					}
					__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, DegreeFeedback * -1);
 8002706:	4b15      	ldr	r3, [pc, #84]	; (800275c <main+0x624>)
 8002708:	edd3 7a00 	vldr	s15, [r3]
 800270c:	eef1 7a67 	vneg.f32	s15, s15
 8002710:	4b0c      	ldr	r3, [pc, #48]	; (8002744 <main+0x60c>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002718:	ee17 2a90 	vmov	r2, s15
 800271c:	635a      	str	r2, [r3, #52]	; 0x34
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 800271e:	2201      	movs	r2, #1
 8002720:	2180      	movs	r1, #128	; 0x80
 8002722:	4809      	ldr	r0, [pc, #36]	; (8002748 <main+0x610>)
 8002724:	f004 f9a2 	bl	8006a6c <HAL_GPIO_WritePin>
	while (1) {
 8002728:	e557      	b.n	80021da <main+0xa2>
 800272a:	bf00      	nop
 800272c:	f3af 8000 	nop.w
 8002730:	9999999a 	.word	0x9999999a
 8002734:	3fc99999 	.word	0x3fc99999
 8002738:	2000133c 	.word	0x2000133c
 800273c:	20001320 	.word	0x20001320
 8002740:	200012ac 	.word	0x200012ac
 8002744:	200006a4 	.word	0x200006a4
 8002748:	40020000 	.word	0x40020000
 800274c:	2000037c 	.word	0x2000037c
 8002750:	20001334 	.word	0x20001334
 8002754:	442f0000 	.word	0x442f0000
 8002758:	442f0000 	.word	0x442f0000
 800275c:	20001338 	.word	0x20001338
 8002760:	20001310 	.word	0x20001310

08002764 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b094      	sub	sp, #80	; 0x50
 8002768:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800276a:	f107 0320 	add.w	r3, r7, #32
 800276e:	2230      	movs	r2, #48	; 0x30
 8002770:	2100      	movs	r1, #0
 8002772:	4618      	mov	r0, r3
 8002774:	f008 fdd6 	bl	800b324 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002778:	f107 030c 	add.w	r3, r7, #12
 800277c:	2200      	movs	r2, #0
 800277e:	601a      	str	r2, [r3, #0]
 8002780:	605a      	str	r2, [r3, #4]
 8002782:	609a      	str	r2, [r3, #8]
 8002784:	60da      	str	r2, [r3, #12]
 8002786:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002788:	2300      	movs	r3, #0
 800278a:	60bb      	str	r3, [r7, #8]
 800278c:	4b27      	ldr	r3, [pc, #156]	; (800282c <SystemClock_Config+0xc8>)
 800278e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002790:	4a26      	ldr	r2, [pc, #152]	; (800282c <SystemClock_Config+0xc8>)
 8002792:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002796:	6413      	str	r3, [r2, #64]	; 0x40
 8002798:	4b24      	ldr	r3, [pc, #144]	; (800282c <SystemClock_Config+0xc8>)
 800279a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027a0:	60bb      	str	r3, [r7, #8]
 80027a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80027a4:	2300      	movs	r3, #0
 80027a6:	607b      	str	r3, [r7, #4]
 80027a8:	4b21      	ldr	r3, [pc, #132]	; (8002830 <SystemClock_Config+0xcc>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a20      	ldr	r2, [pc, #128]	; (8002830 <SystemClock_Config+0xcc>)
 80027ae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80027b2:	6013      	str	r3, [r2, #0]
 80027b4:	4b1e      	ldr	r3, [pc, #120]	; (8002830 <SystemClock_Config+0xcc>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80027bc:	607b      	str	r3, [r7, #4]
 80027be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80027c0:	2302      	movs	r3, #2
 80027c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80027c4:	2301      	movs	r3, #1
 80027c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80027c8:	2310      	movs	r3, #16
 80027ca:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80027cc:	2302      	movs	r3, #2
 80027ce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80027d0:	2300      	movs	r3, #0
 80027d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80027d4:	2308      	movs	r3, #8
 80027d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80027d8:	2364      	movs	r3, #100	; 0x64
 80027da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80027dc:	2302      	movs	r3, #2
 80027de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80027e0:	2304      	movs	r3, #4
 80027e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027e4:	f107 0320 	add.w	r3, r7, #32
 80027e8:	4618      	mov	r0, r3
 80027ea:	f005 f913 	bl	8007a14 <HAL_RCC_OscConfig>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80027f4:	f002 fa60 	bl	8004cb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027f8:	230f      	movs	r3, #15
 80027fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80027fc:	2302      	movs	r3, #2
 80027fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002800:	2300      	movs	r3, #0
 8002802:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002804:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002808:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800280a:	2300      	movs	r3, #0
 800280c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800280e:	f107 030c 	add.w	r3, r7, #12
 8002812:	2103      	movs	r1, #3
 8002814:	4618      	mov	r0, r3
 8002816:	f005 fb75 	bl	8007f04 <HAL_RCC_ClockConfig>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002820:	f002 fa4a 	bl	8004cb8 <Error_Handler>
  }
}
 8002824:	bf00      	nop
 8002826:	3750      	adds	r7, #80	; 0x50
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	40023800 	.word	0x40023800
 8002830:	40007000 	.word	0x40007000

08002834 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b084      	sub	sp, #16
 8002838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800283a:	463b      	mov	r3, r7
 800283c:	2200      	movs	r2, #0
 800283e:	601a      	str	r2, [r3, #0]
 8002840:	605a      	str	r2, [r3, #4]
 8002842:	609a      	str	r2, [r3, #8]
 8002844:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002846:	4b36      	ldr	r3, [pc, #216]	; (8002920 <MX_ADC1_Init+0xec>)
 8002848:	4a36      	ldr	r2, [pc, #216]	; (8002924 <MX_ADC1_Init+0xf0>)
 800284a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800284c:	4b34      	ldr	r3, [pc, #208]	; (8002920 <MX_ADC1_Init+0xec>)
 800284e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002852:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002854:	4b32      	ldr	r3, [pc, #200]	; (8002920 <MX_ADC1_Init+0xec>)
 8002856:	2200      	movs	r2, #0
 8002858:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800285a:	4b31      	ldr	r3, [pc, #196]	; (8002920 <MX_ADC1_Init+0xec>)
 800285c:	2201      	movs	r2, #1
 800285e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002860:	4b2f      	ldr	r3, [pc, #188]	; (8002920 <MX_ADC1_Init+0xec>)
 8002862:	2201      	movs	r2, #1
 8002864:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002866:	4b2e      	ldr	r3, [pc, #184]	; (8002920 <MX_ADC1_Init+0xec>)
 8002868:	2200      	movs	r2, #0
 800286a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800286e:	4b2c      	ldr	r3, [pc, #176]	; (8002920 <MX_ADC1_Init+0xec>)
 8002870:	2200      	movs	r2, #0
 8002872:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002874:	4b2a      	ldr	r3, [pc, #168]	; (8002920 <MX_ADC1_Init+0xec>)
 8002876:	4a2c      	ldr	r2, [pc, #176]	; (8002928 <MX_ADC1_Init+0xf4>)
 8002878:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800287a:	4b29      	ldr	r3, [pc, #164]	; (8002920 <MX_ADC1_Init+0xec>)
 800287c:	2200      	movs	r2, #0
 800287e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8002880:	4b27      	ldr	r3, [pc, #156]	; (8002920 <MX_ADC1_Init+0xec>)
 8002882:	2204      	movs	r2, #4
 8002884:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002886:	4b26      	ldr	r3, [pc, #152]	; (8002920 <MX_ADC1_Init+0xec>)
 8002888:	2201      	movs	r2, #1
 800288a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800288e:	4b24      	ldr	r3, [pc, #144]	; (8002920 <MX_ADC1_Init+0xec>)
 8002890:	2200      	movs	r2, #0
 8002892:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002894:	4822      	ldr	r0, [pc, #136]	; (8002920 <MX_ADC1_Init+0xec>)
 8002896:	f002 fe2b 	bl	80054f0 <HAL_ADC_Init>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80028a0:	f002 fa0a 	bl	8004cb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80028a4:	2308      	movs	r3, #8
 80028a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80028a8:	2301      	movs	r3, #1
 80028aa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80028ac:	2303      	movs	r3, #3
 80028ae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028b0:	463b      	mov	r3, r7
 80028b2:	4619      	mov	r1, r3
 80028b4:	481a      	ldr	r0, [pc, #104]	; (8002920 <MX_ADC1_Init+0xec>)
 80028b6:	f002 ff6d 	bl	8005794 <HAL_ADC_ConfigChannel>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80028c0:	f002 f9fa 	bl	8004cb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80028c4:	2304      	movs	r3, #4
 80028c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80028c8:	2302      	movs	r3, #2
 80028ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028cc:	463b      	mov	r3, r7
 80028ce:	4619      	mov	r1, r3
 80028d0:	4813      	ldr	r0, [pc, #76]	; (8002920 <MX_ADC1_Init+0xec>)
 80028d2:	f002 ff5f 	bl	8005794 <HAL_ADC_ConfigChannel>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d001      	beq.n	80028e0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80028dc:	f002 f9ec 	bl	8004cb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80028e0:	2306      	movs	r3, #6
 80028e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80028e4:	2303      	movs	r3, #3
 80028e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028e8:	463b      	mov	r3, r7
 80028ea:	4619      	mov	r1, r3
 80028ec:	480c      	ldr	r0, [pc, #48]	; (8002920 <MX_ADC1_Init+0xec>)
 80028ee:	f002 ff51 	bl	8005794 <HAL_ADC_ConfigChannel>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80028f8:	f002 f9de 	bl	8004cb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80028fc:	2305      	movs	r3, #5
 80028fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8002900:	2304      	movs	r3, #4
 8002902:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002904:	463b      	mov	r3, r7
 8002906:	4619      	mov	r1, r3
 8002908:	4805      	ldr	r0, [pc, #20]	; (8002920 <MX_ADC1_Init+0xec>)
 800290a:	f002 ff43 	bl	8005794 <HAL_ADC_ConfigChannel>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8002914:	f002 f9d0 	bl	8004cb8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002918:	bf00      	nop
 800291a:	3710      	adds	r7, #16
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	20000440 	.word	0x20000440
 8002924:	40012000 	.word	0x40012000
 8002928:	0f000001 	.word	0x0f000001

0800292c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002930:	4b12      	ldr	r3, [pc, #72]	; (800297c <MX_I2C1_Init+0x50>)
 8002932:	4a13      	ldr	r2, [pc, #76]	; (8002980 <MX_I2C1_Init+0x54>)
 8002934:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002936:	4b11      	ldr	r3, [pc, #68]	; (800297c <MX_I2C1_Init+0x50>)
 8002938:	4a12      	ldr	r2, [pc, #72]	; (8002984 <MX_I2C1_Init+0x58>)
 800293a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800293c:	4b0f      	ldr	r3, [pc, #60]	; (800297c <MX_I2C1_Init+0x50>)
 800293e:	2200      	movs	r2, #0
 8002940:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002942:	4b0e      	ldr	r3, [pc, #56]	; (800297c <MX_I2C1_Init+0x50>)
 8002944:	2200      	movs	r2, #0
 8002946:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002948:	4b0c      	ldr	r3, [pc, #48]	; (800297c <MX_I2C1_Init+0x50>)
 800294a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800294e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002950:	4b0a      	ldr	r3, [pc, #40]	; (800297c <MX_I2C1_Init+0x50>)
 8002952:	2200      	movs	r2, #0
 8002954:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002956:	4b09      	ldr	r3, [pc, #36]	; (800297c <MX_I2C1_Init+0x50>)
 8002958:	2200      	movs	r2, #0
 800295a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800295c:	4b07      	ldr	r3, [pc, #28]	; (800297c <MX_I2C1_Init+0x50>)
 800295e:	2200      	movs	r2, #0
 8002960:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002962:	4b06      	ldr	r3, [pc, #24]	; (800297c <MX_I2C1_Init+0x50>)
 8002964:	2200      	movs	r2, #0
 8002966:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002968:	4804      	ldr	r0, [pc, #16]	; (800297c <MX_I2C1_Init+0x50>)
 800296a:	f004 f8bd 	bl	8006ae8 <HAL_I2C_Init>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002974:	f002 f9a0 	bl	8004cb8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002978:	bf00      	nop
 800297a:	bd80      	pop	{r7, pc}
 800297c:	200004e8 	.word	0x200004e8
 8002980:	40005400 	.word	0x40005400
 8002984:	000186a0 	.word	0x000186a0

08002988 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b08c      	sub	sp, #48	; 0x30
 800298c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800298e:	f107 030c 	add.w	r3, r7, #12
 8002992:	2224      	movs	r2, #36	; 0x24
 8002994:	2100      	movs	r1, #0
 8002996:	4618      	mov	r0, r3
 8002998:	f008 fcc4 	bl	800b324 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800299c:	1d3b      	adds	r3, r7, #4
 800299e:	2200      	movs	r2, #0
 80029a0:	601a      	str	r2, [r3, #0]
 80029a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80029a4:	4b21      	ldr	r3, [pc, #132]	; (8002a2c <MX_TIM2_Init+0xa4>)
 80029a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80029aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80029ac:	4b1f      	ldr	r3, [pc, #124]	; (8002a2c <MX_TIM2_Init+0xa4>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029b2:	4b1e      	ldr	r3, [pc, #120]	; (8002a2c <MX_TIM2_Init+0xa4>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = QEI_PERIOD-1;
 80029b8:	4b1c      	ldr	r3, [pc, #112]	; (8002a2c <MX_TIM2_Init+0xa4>)
 80029ba:	f649 72ff 	movw	r2, #40959	; 0x9fff
 80029be:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029c0:	4b1a      	ldr	r3, [pc, #104]	; (8002a2c <MX_TIM2_Init+0xa4>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029c6:	4b19      	ldr	r3, [pc, #100]	; (8002a2c <MX_TIM2_Init+0xa4>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80029cc:	2303      	movs	r3, #3
 80029ce:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80029d0:	2300      	movs	r3, #0
 80029d2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80029d4:	2301      	movs	r3, #1
 80029d6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80029d8:	2300      	movs	r3, #0
 80029da:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80029dc:	2300      	movs	r3, #0
 80029de:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80029e0:	2300      	movs	r3, #0
 80029e2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80029e4:	2301      	movs	r3, #1
 80029e6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80029e8:	2300      	movs	r3, #0
 80029ea:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80029ec:	2300      	movs	r3, #0
 80029ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80029f0:	f107 030c 	add.w	r3, r7, #12
 80029f4:	4619      	mov	r1, r3
 80029f6:	480d      	ldr	r0, [pc, #52]	; (8002a2c <MX_TIM2_Init+0xa4>)
 80029f8:	f006 f806 	bl	8008a08 <HAL_TIM_Encoder_Init>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d001      	beq.n	8002a06 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002a02:	f002 f959 	bl	8004cb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a06:	2300      	movs	r3, #0
 8002a08:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002a0e:	1d3b      	adds	r3, r7, #4
 8002a10:	4619      	mov	r1, r3
 8002a12:	4806      	ldr	r0, [pc, #24]	; (8002a2c <MX_TIM2_Init+0xa4>)
 8002a14:	f007 f910 	bl	8009c38 <HAL_TIMEx_MasterConfigSynchronization>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002a1e:	f002 f94b 	bl	8004cb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002a22:	bf00      	nop
 8002a24:	3730      	adds	r7, #48	; 0x30
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	2000053c 	.word	0x2000053c

08002a30 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b086      	sub	sp, #24
 8002a34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a36:	f107 0308 	add.w	r3, r7, #8
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	601a      	str	r2, [r3, #0]
 8002a3e:	605a      	str	r2, [r3, #4]
 8002a40:	609a      	str	r2, [r3, #8]
 8002a42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a44:	463b      	mov	r3, r7
 8002a46:	2200      	movs	r2, #0
 8002a48:	601a      	str	r2, [r3, #0]
 8002a4a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002a4c:	4b1d      	ldr	r3, [pc, #116]	; (8002ac4 <MX_TIM3_Init+0x94>)
 8002a4e:	4a1e      	ldr	r2, [pc, #120]	; (8002ac8 <MX_TIM3_Init+0x98>)
 8002a50:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002a52:	4b1c      	ldr	r3, [pc, #112]	; (8002ac4 <MX_TIM3_Init+0x94>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a58:	4b1a      	ldr	r3, [pc, #104]	; (8002ac4 <MX_TIM3_Init+0x94>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002a5e:	4b19      	ldr	r3, [pc, #100]	; (8002ac4 <MX_TIM3_Init+0x94>)
 8002a60:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a64:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a66:	4b17      	ldr	r3, [pc, #92]	; (8002ac4 <MX_TIM3_Init+0x94>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a6c:	4b15      	ldr	r3, [pc, #84]	; (8002ac4 <MX_TIM3_Init+0x94>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002a72:	4814      	ldr	r0, [pc, #80]	; (8002ac4 <MX_TIM3_Init+0x94>)
 8002a74:	f005 fc66 	bl	8008344 <HAL_TIM_Base_Init>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002a7e:	f002 f91b 	bl	8004cb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a86:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002a88:	f107 0308 	add.w	r3, r7, #8
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	480d      	ldr	r0, [pc, #52]	; (8002ac4 <MX_TIM3_Init+0x94>)
 8002a90:	f006 fb42 	bl	8009118 <HAL_TIM_ConfigClockSource>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d001      	beq.n	8002a9e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002a9a:	f002 f90d 	bl	8004cb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002aa6:	463b      	mov	r3, r7
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	4806      	ldr	r0, [pc, #24]	; (8002ac4 <MX_TIM3_Init+0x94>)
 8002aac:	f007 f8c4 	bl	8009c38 <HAL_TIMEx_MasterConfigSynchronization>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002ab6:	f002 f8ff 	bl	8004cb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002aba:	bf00      	nop
 8002abc:	3718      	adds	r7, #24
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	200005f0 	.word	0x200005f0
 8002ac8:	40000400 	.word	0x40000400

08002acc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b08e      	sub	sp, #56	; 0x38
 8002ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ad2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	601a      	str	r2, [r3, #0]
 8002ada:	605a      	str	r2, [r3, #4]
 8002adc:	609a      	str	r2, [r3, #8]
 8002ade:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ae0:	f107 0320 	add.w	r3, r7, #32
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	601a      	str	r2, [r3, #0]
 8002ae8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002aea:	1d3b      	adds	r3, r7, #4
 8002aec:	2200      	movs	r2, #0
 8002aee:	601a      	str	r2, [r3, #0]
 8002af0:	605a      	str	r2, [r3, #4]
 8002af2:	609a      	str	r2, [r3, #8]
 8002af4:	60da      	str	r2, [r3, #12]
 8002af6:	611a      	str	r2, [r3, #16]
 8002af8:	615a      	str	r2, [r3, #20]
 8002afa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002afc:	4b2c      	ldr	r3, [pc, #176]	; (8002bb0 <MX_TIM4_Init+0xe4>)
 8002afe:	4a2d      	ldr	r2, [pc, #180]	; (8002bb4 <MX_TIM4_Init+0xe8>)
 8002b00:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002b02:	4b2b      	ldr	r3, [pc, #172]	; (8002bb0 <MX_TIM4_Init+0xe4>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b08:	4b29      	ldr	r3, [pc, #164]	; (8002bb0 <MX_TIM4_Init+0xe4>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002b0e:	4b28      	ldr	r3, [pc, #160]	; (8002bb0 <MX_TIM4_Init+0xe4>)
 8002b10:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b14:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b16:	4b26      	ldr	r3, [pc, #152]	; (8002bb0 <MX_TIM4_Init+0xe4>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b1c:	4b24      	ldr	r3, [pc, #144]	; (8002bb0 <MX_TIM4_Init+0xe4>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002b22:	4823      	ldr	r0, [pc, #140]	; (8002bb0 <MX_TIM4_Init+0xe4>)
 8002b24:	f005 fc0e 	bl	8008344 <HAL_TIM_Base_Init>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002b2e:	f002 f8c3 	bl	8004cb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b36:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002b38:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	481c      	ldr	r0, [pc, #112]	; (8002bb0 <MX_TIM4_Init+0xe4>)
 8002b40:	f006 faea 	bl	8009118 <HAL_TIM_ConfigClockSource>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d001      	beq.n	8002b4e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002b4a:	f002 f8b5 	bl	8004cb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002b4e:	4818      	ldr	r0, [pc, #96]	; (8002bb0 <MX_TIM4_Init+0xe4>)
 8002b50:	f005 fd76 	bl	8008640 <HAL_TIM_PWM_Init>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002b5a:	f002 f8ad 	bl	8004cb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b62:	2300      	movs	r3, #0
 8002b64:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002b66:	f107 0320 	add.w	r3, r7, #32
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	4810      	ldr	r0, [pc, #64]	; (8002bb0 <MX_TIM4_Init+0xe4>)
 8002b6e:	f007 f863 	bl	8009c38 <HAL_TIMEx_MasterConfigSynchronization>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d001      	beq.n	8002b7c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002b78:	f002 f89e 	bl	8004cb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b7c:	2360      	movs	r3, #96	; 0x60
 8002b7e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002b80:	2300      	movs	r3, #0
 8002b82:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b84:	2300      	movs	r3, #0
 8002b86:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b8c:	1d3b      	adds	r3, r7, #4
 8002b8e:	2200      	movs	r2, #0
 8002b90:	4619      	mov	r1, r3
 8002b92:	4807      	ldr	r0, [pc, #28]	; (8002bb0 <MX_TIM4_Init+0xe4>)
 8002b94:	f006 f9fe 	bl	8008f94 <HAL_TIM_PWM_ConfigChannel>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d001      	beq.n	8002ba2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002b9e:	f002 f88b 	bl	8004cb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002ba2:	4803      	ldr	r0, [pc, #12]	; (8002bb0 <MX_TIM4_Init+0xe4>)
 8002ba4:	f002 fa96 	bl	80050d4 <HAL_TIM_MspPostInit>

}
 8002ba8:	bf00      	nop
 8002baa:	3738      	adds	r7, #56	; 0x38
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	200006a4 	.word	0x200006a4
 8002bb4:	40000800 	.word	0x40000800

08002bb8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b086      	sub	sp, #24
 8002bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bbe:	f107 0308 	add.w	r3, r7, #8
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	601a      	str	r2, [r3, #0]
 8002bc6:	605a      	str	r2, [r3, #4]
 8002bc8:	609a      	str	r2, [r3, #8]
 8002bca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bcc:	463b      	mov	r3, r7
 8002bce:	2200      	movs	r2, #0
 8002bd0:	601a      	str	r2, [r3, #0]
 8002bd2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002bd4:	4b1d      	ldr	r3, [pc, #116]	; (8002c4c <MX_TIM5_Init+0x94>)
 8002bd6:	4a1e      	ldr	r2, [pc, #120]	; (8002c50 <MX_TIM5_Init+0x98>)
 8002bd8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 8002bda:	4b1c      	ldr	r3, [pc, #112]	; (8002c4c <MX_TIM5_Init+0x94>)
 8002bdc:	2253      	movs	r2, #83	; 0x53
 8002bde:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002be0:	4b1a      	ldr	r3, [pc, #104]	; (8002c4c <MX_TIM5_Init+0x94>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002be6:	4b19      	ldr	r3, [pc, #100]	; (8002c4c <MX_TIM5_Init+0x94>)
 8002be8:	f04f 32ff 	mov.w	r2, #4294967295
 8002bec:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bee:	4b17      	ldr	r3, [pc, #92]	; (8002c4c <MX_TIM5_Init+0x94>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bf4:	4b15      	ldr	r3, [pc, #84]	; (8002c4c <MX_TIM5_Init+0x94>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002bfa:	4814      	ldr	r0, [pc, #80]	; (8002c4c <MX_TIM5_Init+0x94>)
 8002bfc:	f005 fba2 	bl	8008344 <HAL_TIM_Base_Init>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002c06:	f002 f857 	bl	8004cb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c0e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002c10:	f107 0308 	add.w	r3, r7, #8
 8002c14:	4619      	mov	r1, r3
 8002c16:	480d      	ldr	r0, [pc, #52]	; (8002c4c <MX_TIM5_Init+0x94>)
 8002c18:	f006 fa7e 	bl	8009118 <HAL_TIM_ConfigClockSource>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002c22:	f002 f849 	bl	8004cb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c26:	2300      	movs	r3, #0
 8002c28:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002c2e:	463b      	mov	r3, r7
 8002c30:	4619      	mov	r1, r3
 8002c32:	4806      	ldr	r0, [pc, #24]	; (8002c4c <MX_TIM5_Init+0x94>)
 8002c34:	f007 f800 	bl	8009c38 <HAL_TIMEx_MasterConfigSynchronization>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002c3e:	f002 f83b 	bl	8004cb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002c42:	bf00      	nop
 8002c44:	3718      	adds	r7, #24
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	20000758 	.word	0x20000758
 8002c50:	40000c00 	.word	0x40000c00

08002c54 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b088      	sub	sp, #32
 8002c58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c5a:	1d3b      	adds	r3, r7, #4
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	601a      	str	r2, [r3, #0]
 8002c60:	605a      	str	r2, [r3, #4]
 8002c62:	609a      	str	r2, [r3, #8]
 8002c64:	60da      	str	r2, [r3, #12]
 8002c66:	611a      	str	r2, [r3, #16]
 8002c68:	615a      	str	r2, [r3, #20]
 8002c6a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002c6c:	4b21      	ldr	r3, [pc, #132]	; (8002cf4 <MX_TIM11_Init+0xa0>)
 8002c6e:	4a22      	ldr	r2, [pc, #136]	; (8002cf8 <MX_TIM11_Init+0xa4>)
 8002c70:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 8002c72:	4b20      	ldr	r3, [pc, #128]	; (8002cf4 <MX_TIM11_Init+0xa0>)
 8002c74:	2263      	movs	r2, #99	; 0x63
 8002c76:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c78:	4b1e      	ldr	r3, [pc, #120]	; (8002cf4 <MX_TIM11_Init+0xa0>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 2005;
 8002c7e:	4b1d      	ldr	r3, [pc, #116]	; (8002cf4 <MX_TIM11_Init+0xa0>)
 8002c80:	f240 72d5 	movw	r2, #2005	; 0x7d5
 8002c84:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c86:	4b1b      	ldr	r3, [pc, #108]	; (8002cf4 <MX_TIM11_Init+0xa0>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c8c:	4b19      	ldr	r3, [pc, #100]	; (8002cf4 <MX_TIM11_Init+0xa0>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002c92:	4818      	ldr	r0, [pc, #96]	; (8002cf4 <MX_TIM11_Init+0xa0>)
 8002c94:	f005 fb56 	bl	8008344 <HAL_TIM_Base_Init>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d001      	beq.n	8002ca2 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8002c9e:	f002 f80b 	bl	8004cb8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 8002ca2:	4814      	ldr	r0, [pc, #80]	; (8002cf4 <MX_TIM11_Init+0xa0>)
 8002ca4:	f005 fc66 	bl	8008574 <HAL_TIM_OC_Init>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d001      	beq.n	8002cb2 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8002cae:	f002 f803 	bl	8004cb8 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim11, TIM_OPMODE_SINGLE) != HAL_OK)
 8002cb2:	2108      	movs	r1, #8
 8002cb4:	480f      	ldr	r0, [pc, #60]	; (8002cf4 <MX_TIM11_Init+0xa0>)
 8002cb6:	f005 fdd9 	bl	800886c <HAL_TIM_OnePulse_Init>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d001      	beq.n	8002cc4 <MX_TIM11_Init+0x70>
  {
    Error_Handler();
 8002cc0:	f001 fffa 	bl	8004cb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8002cc4:	2310      	movs	r3, #16
 8002cc6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1433;
 8002cc8:	f240 5399 	movw	r3, #1433	; 0x599
 8002ccc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002cd6:	1d3b      	adds	r3, r7, #4
 8002cd8:	2200      	movs	r2, #0
 8002cda:	4619      	mov	r1, r3
 8002cdc:	4805      	ldr	r0, [pc, #20]	; (8002cf4 <MX_TIM11_Init+0xa0>)
 8002cde:	f006 f8fd 	bl	8008edc <HAL_TIM_OC_ConfigChannel>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d001      	beq.n	8002cec <MX_TIM11_Init+0x98>
  {
    Error_Handler();
 8002ce8:	f001 ffe6 	bl	8004cb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002cec:	bf00      	nop
 8002cee:	3720      	adds	r7, #32
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	2000080c 	.word	0x2000080c
 8002cf8:	40014800 	.word	0x40014800

08002cfc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d00:	4b12      	ldr	r3, [pc, #72]	; (8002d4c <MX_USART2_UART_Init+0x50>)
 8002d02:	4a13      	ldr	r2, [pc, #76]	; (8002d50 <MX_USART2_UART_Init+0x54>)
 8002d04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8002d06:	4b11      	ldr	r3, [pc, #68]	; (8002d4c <MX_USART2_UART_Init+0x50>)
 8002d08:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8002d0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8002d0e:	4b0f      	ldr	r3, [pc, #60]	; (8002d4c <MX_USART2_UART_Init+0x50>)
 8002d10:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002d14:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d16:	4b0d      	ldr	r3, [pc, #52]	; (8002d4c <MX_USART2_UART_Init+0x50>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8002d1c:	4b0b      	ldr	r3, [pc, #44]	; (8002d4c <MX_USART2_UART_Init+0x50>)
 8002d1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d24:	4b09      	ldr	r3, [pc, #36]	; (8002d4c <MX_USART2_UART_Init+0x50>)
 8002d26:	220c      	movs	r2, #12
 8002d28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d2a:	4b08      	ldr	r3, [pc, #32]	; (8002d4c <MX_USART2_UART_Init+0x50>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d30:	4b06      	ldr	r3, [pc, #24]	; (8002d4c <MX_USART2_UART_Init+0x50>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d36:	4805      	ldr	r0, [pc, #20]	; (8002d4c <MX_USART2_UART_Init+0x50>)
 8002d38:	f007 f80a 	bl	8009d50 <HAL_UART_Init>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 8002d42:	f001 ffb9 	bl	8004cb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d46:	bf00      	nop
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	200008c0 	.word	0x200008c0
 8002d50:	40004400 	.word	0x40004400

08002d54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	607b      	str	r3, [r7, #4]
 8002d5e:	4b17      	ldr	r3, [pc, #92]	; (8002dbc <MX_DMA_Init+0x68>)
 8002d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d62:	4a16      	ldr	r2, [pc, #88]	; (8002dbc <MX_DMA_Init+0x68>)
 8002d64:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002d68:	6313      	str	r3, [r2, #48]	; 0x30
 8002d6a:	4b14      	ldr	r3, [pc, #80]	; (8002dbc <MX_DMA_Init+0x68>)
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d72:	607b      	str	r3, [r7, #4]
 8002d74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	603b      	str	r3, [r7, #0]
 8002d7a:	4b10      	ldr	r3, [pc, #64]	; (8002dbc <MX_DMA_Init+0x68>)
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7e:	4a0f      	ldr	r2, [pc, #60]	; (8002dbc <MX_DMA_Init+0x68>)
 8002d80:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d84:	6313      	str	r3, [r2, #48]	; 0x30
 8002d86:	4b0d      	ldr	r3, [pc, #52]	; (8002dbc <MX_DMA_Init+0x68>)
 8002d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d8e:	603b      	str	r3, [r7, #0]
 8002d90:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8002d92:	2200      	movs	r2, #0
 8002d94:	2100      	movs	r1, #0
 8002d96:	2011      	movs	r0, #17
 8002d98:	f003 f887 	bl	8005eaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002d9c:	2011      	movs	r0, #17
 8002d9e:	f003 f8a0 	bl	8005ee2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002da2:	2200      	movs	r2, #0
 8002da4:	2100      	movs	r1, #0
 8002da6:	2038      	movs	r0, #56	; 0x38
 8002da8:	f003 f87f 	bl	8005eaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002dac:	2038      	movs	r0, #56	; 0x38
 8002dae:	f003 f898 	bl	8005ee2 <HAL_NVIC_EnableIRQ>

}
 8002db2:	bf00      	nop
 8002db4:	3708      	adds	r7, #8
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	40023800 	.word	0x40023800

08002dc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b08a      	sub	sp, #40	; 0x28
 8002dc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc6:	f107 0314 	add.w	r3, r7, #20
 8002dca:	2200      	movs	r2, #0
 8002dcc:	601a      	str	r2, [r3, #0]
 8002dce:	605a      	str	r2, [r3, #4]
 8002dd0:	609a      	str	r2, [r3, #8]
 8002dd2:	60da      	str	r2, [r3, #12]
 8002dd4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	613b      	str	r3, [r7, #16]
 8002dda:	4b44      	ldr	r3, [pc, #272]	; (8002eec <MX_GPIO_Init+0x12c>)
 8002ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dde:	4a43      	ldr	r2, [pc, #268]	; (8002eec <MX_GPIO_Init+0x12c>)
 8002de0:	f043 0304 	orr.w	r3, r3, #4
 8002de4:	6313      	str	r3, [r2, #48]	; 0x30
 8002de6:	4b41      	ldr	r3, [pc, #260]	; (8002eec <MX_GPIO_Init+0x12c>)
 8002de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dea:	f003 0304 	and.w	r3, r3, #4
 8002dee:	613b      	str	r3, [r7, #16]
 8002df0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002df2:	2300      	movs	r3, #0
 8002df4:	60fb      	str	r3, [r7, #12]
 8002df6:	4b3d      	ldr	r3, [pc, #244]	; (8002eec <MX_GPIO_Init+0x12c>)
 8002df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfa:	4a3c      	ldr	r2, [pc, #240]	; (8002eec <MX_GPIO_Init+0x12c>)
 8002dfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e00:	6313      	str	r3, [r2, #48]	; 0x30
 8002e02:	4b3a      	ldr	r3, [pc, #232]	; (8002eec <MX_GPIO_Init+0x12c>)
 8002e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e0a:	60fb      	str	r3, [r7, #12]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60bb      	str	r3, [r7, #8]
 8002e12:	4b36      	ldr	r3, [pc, #216]	; (8002eec <MX_GPIO_Init+0x12c>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e16:	4a35      	ldr	r2, [pc, #212]	; (8002eec <MX_GPIO_Init+0x12c>)
 8002e18:	f043 0301 	orr.w	r3, r3, #1
 8002e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e1e:	4b33      	ldr	r3, [pc, #204]	; (8002eec <MX_GPIO_Init+0x12c>)
 8002e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e22:	f003 0301 	and.w	r3, r3, #1
 8002e26:	60bb      	str	r3, [r7, #8]
 8002e28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	607b      	str	r3, [r7, #4]
 8002e2e:	4b2f      	ldr	r3, [pc, #188]	; (8002eec <MX_GPIO_Init+0x12c>)
 8002e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e32:	4a2e      	ldr	r2, [pc, #184]	; (8002eec <MX_GPIO_Init+0x12c>)
 8002e34:	f043 0302 	orr.w	r3, r3, #2
 8002e38:	6313      	str	r3, [r2, #48]	; 0x30
 8002e3a:	4b2c      	ldr	r3, [pc, #176]	; (8002eec <MX_GPIO_Init+0x12c>)
 8002e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3e:	f003 0302 	and.w	r3, r3, #2
 8002e42:	607b      	str	r3, [r7, #4]
 8002e44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_RESET);
 8002e46:	2200      	movs	r2, #0
 8002e48:	2180      	movs	r1, #128	; 0x80
 8002e4a:	4829      	ldr	r0, [pc, #164]	; (8002ef0 <MX_GPIO_Init+0x130>)
 8002e4c:	f003 fe0e 	bl	8006a6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002e50:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002e56:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002e5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002e60:	f107 0314 	add.w	r3, r7, #20
 8002e64:	4619      	mov	r1, r3
 8002e66:	4823      	ldr	r0, [pc, #140]	; (8002ef4 <MX_GPIO_Init+0x134>)
 8002e68:	f003 fc64 	bl	8006734 <HAL_GPIO_Init>

  /*Configure GPIO pins : Sensor_Home_Pin Sensor_1_Pin Set_Tray_Pin Clear_Tray_Pin */
  GPIO_InitStruct.Pin = Sensor_Home_Pin|Sensor_1_Pin|Set_Tray_Pin|Clear_Tray_Pin;
 8002e6c:	2333      	movs	r3, #51	; 0x33
 8002e6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e70:	2300      	movs	r3, #0
 8002e72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e74:	2300      	movs	r3, #0
 8002e76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e78:	f107 0314 	add.w	r3, r7, #20
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	481d      	ldr	r0, [pc, #116]	; (8002ef4 <MX_GPIO_Init+0x134>)
 8002e80:	f003 fc58 	bl	8006734 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_Pin */
  GPIO_InitStruct.Pin = DIR_Pin;
 8002e84:	2380      	movs	r3, #128	; 0x80
 8002e86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e90:	2300      	movs	r3, #0
 8002e92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DIR_GPIO_Port, &GPIO_InitStruct);
 8002e94:	f107 0314 	add.w	r3, r7, #20
 8002e98:	4619      	mov	r1, r3
 8002e9a:	4815      	ldr	r0, [pc, #84]	; (8002ef0 <MX_GPIO_Init+0x130>)
 8002e9c:	f003 fc4a 	bl	8006734 <HAL_GPIO_Init>

  /*Configure GPIO pin : emergency_Pin */
  GPIO_InitStruct.Pin = emergency_Pin;
 8002ea0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ea4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ea6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002eaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eac:	2300      	movs	r3, #0
 8002eae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(emergency_GPIO_Port, &GPIO_InitStruct);
 8002eb0:	f107 0314 	add.w	r3, r7, #20
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	480e      	ldr	r0, [pc, #56]	; (8002ef0 <MX_GPIO_Init+0x130>)
 8002eb8:	f003 fc3c 	bl	8006734 <HAL_GPIO_Init>

  /*Configure GPIO pin : Sensor_2_Pin */
  GPIO_InitStruct.Pin = Sensor_2_Pin;
 8002ebc:	2310      	movs	r3, #16
 8002ebe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Sensor_2_GPIO_Port, &GPIO_InitStruct);
 8002ec8:	f107 0314 	add.w	r3, r7, #20
 8002ecc:	4619      	mov	r1, r3
 8002ece:	480a      	ldr	r0, [pc, #40]	; (8002ef8 <MX_GPIO_Init+0x138>)
 8002ed0:	f003 fc30 	bl	8006734 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	2100      	movs	r1, #0
 8002ed8:	2028      	movs	r0, #40	; 0x28
 8002eda:	f002 ffe6 	bl	8005eaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002ede:	2028      	movs	r0, #40	; 0x28
 8002ee0:	f002 ffff 	bl	8005ee2 <HAL_NVIC_EnableIRQ>

}
 8002ee4:	bf00      	nop
 8002ee6:	3728      	adds	r7, #40	; 0x28
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	40023800 	.word	0x40023800
 8002ef0:	40020000 	.word	0x40020000
 8002ef4:	40020800 	.word	0x40020800
 8002ef8:	40020400 	.word	0x40020400

08002efc <I2C_all>:
	emxDestroyArray_real_T(q_position);
	emxDestroyArray_real_T(q_velocity);
	emxDestroyArray_real_T(q_acc);
}

void I2C_all(uint8_t * Rdata) {
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af02      	add	r7, sp, #8
 8002f02:	6078      	str	r0, [r7, #4]
	static uint8_t data_1[1];
    static uint8_t data_2[2];
    static uint8_t data_4[4];

    switch (choice) {
 8002f04:	4b6a      	ldr	r3, [pc, #424]	; (80030b0 <I2C_all+0x1b4>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	3b01      	subs	r3, #1
 8002f0a:	2b09      	cmp	r3, #9
 8002f0c:	f200 80cc 	bhi.w	80030a8 <I2C_all+0x1ac>
 8002f10:	a201      	add	r2, pc, #4	; (adr r2, 8002f18 <I2C_all+0x1c>)
 8002f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f16:	bf00      	nop
 8002f18:	08002f41 	.word	0x08002f41
 8002f1c:	08002f65 	.word	0x08002f65
 8002f20:	08002f89 	.word	0x08002f89
 8002f24:	08002fb9 	.word	0x08002fb9
 8002f28:	08002fd7 	.word	0x08002fd7
 8002f2c:	08003007 	.word	0x08003007
 8002f30:	0800302b 	.word	0x0800302b
 8002f34:	0800304f 	.word	0x0800304f
 8002f38:	08003073 	.word	0x08003073
 8002f3c:	08003097 	.word	0x08003097
        // I2C_testmode_on
        case 1:
            data_2[0] = 0x01;
 8002f40:	4b5c      	ldr	r3, [pc, #368]	; (80030b4 <I2C_all+0x1b8>)
 8002f42:	2201      	movs	r2, #1
 8002f44:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x01;
 8002f46:	4b5b      	ldr	r3, [pc, #364]	; (80030b4 <I2C_all+0x1b8>)
 8002f48:	2201      	movs	r2, #1
 8002f4a:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, 10);
 8002f4c:	230a      	movs	r3, #10
 8002f4e:	9300      	str	r3, [sp, #0]
 8002f50:	2302      	movs	r3, #2
 8002f52:	4a58      	ldr	r2, [pc, #352]	; (80030b4 <I2C_all+0x1b8>)
 8002f54:	212a      	movs	r1, #42	; 0x2a
 8002f56:	4858      	ldr	r0, [pc, #352]	; (80030b8 <I2C_all+0x1bc>)
 8002f58:	f003 ff0a 	bl	8006d70 <HAL_I2C_Master_Transmit>
            choice = 10;
 8002f5c:	4b54      	ldr	r3, [pc, #336]	; (80030b0 <I2C_all+0x1b4>)
 8002f5e:	220a      	movs	r2, #10
 8002f60:	601a      	str	r2, [r3, #0]
            break;
 8002f62:	e0a1      	b.n	80030a8 <I2C_all+0x1ac>
        // I2C_testmode_off
        case 2:
            data_2[0] = 0x01;
 8002f64:	4b53      	ldr	r3, [pc, #332]	; (80030b4 <I2C_all+0x1b8>)
 8002f66:	2201      	movs	r2, #1
 8002f68:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x00;
 8002f6a:	4b52      	ldr	r3, [pc, #328]	; (80030b4 <I2C_all+0x1b8>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, 10);
 8002f70:	230a      	movs	r3, #10
 8002f72:	9300      	str	r3, [sp, #0]
 8002f74:	2302      	movs	r3, #2
 8002f76:	4a4f      	ldr	r2, [pc, #316]	; (80030b4 <I2C_all+0x1b8>)
 8002f78:	212a      	movs	r1, #42	; 0x2a
 8002f7a:	484f      	ldr	r0, [pc, #316]	; (80030b8 <I2C_all+0x1bc>)
 8002f7c:	f003 fef8 	bl	8006d70 <HAL_I2C_Master_Transmit>
            choice = 10;
 8002f80:	4b4b      	ldr	r3, [pc, #300]	; (80030b0 <I2C_all+0x1b4>)
 8002f82:	220a      	movs	r2, #10
 8002f84:	601a      	str	r2, [r3, #0]
            break;
 8002f86:	e08f      	b.n	80030a8 <I2C_all+0x1ac>
        // I2C_soft_reset
        case 3:
            data_4[0] = 0x00;
 8002f88:	4b4c      	ldr	r3, [pc, #304]	; (80030bc <I2C_all+0x1c0>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	701a      	strb	r2, [r3, #0]
            data_4[1] = 0xFF;
 8002f8e:	4b4b      	ldr	r3, [pc, #300]	; (80030bc <I2C_all+0x1c0>)
 8002f90:	22ff      	movs	r2, #255	; 0xff
 8002f92:	705a      	strb	r2, [r3, #1]
            data_4[2] = 0x55;
 8002f94:	4b49      	ldr	r3, [pc, #292]	; (80030bc <I2C_all+0x1c0>)
 8002f96:	2255      	movs	r2, #85	; 0x55
 8002f98:	709a      	strb	r2, [r3, #2]
            data_4[3] = 0xAA;
 8002f9a:	4b48      	ldr	r3, [pc, #288]	; (80030bc <I2C_all+0x1c0>)
 8002f9c:	22aa      	movs	r2, #170	; 0xaa
 8002f9e:	70da      	strb	r2, [r3, #3]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_4, 4, 10);
 8002fa0:	230a      	movs	r3, #10
 8002fa2:	9300      	str	r3, [sp, #0]
 8002fa4:	2304      	movs	r3, #4
 8002fa6:	4a45      	ldr	r2, [pc, #276]	; (80030bc <I2C_all+0x1c0>)
 8002fa8:	212a      	movs	r1, #42	; 0x2a
 8002faa:	4843      	ldr	r0, [pc, #268]	; (80030b8 <I2C_all+0x1bc>)
 8002fac:	f003 fee0 	bl	8006d70 <HAL_I2C_Master_Transmit>
            choice = 10;
 8002fb0:	4b3f      	ldr	r3, [pc, #252]	; (80030b0 <I2C_all+0x1b4>)
 8002fb2:	220a      	movs	r2, #10
 8002fb4:	601a      	str	r2, [r3, #0]
            break;
 8002fb6:	e077      	b.n	80030a8 <I2C_all+0x1ac>
        // I2C_open_emergency
        case 4:
            data_1[0] = 0xF0;
 8002fb8:	4b41      	ldr	r3, [pc, #260]	; (80030c0 <I2C_all+0x1c4>)
 8002fba:	22f0      	movs	r2, #240	; 0xf0
 8002fbc:	701a      	strb	r2, [r3, #0]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_1, 1, 10);
 8002fbe:	230a      	movs	r3, #10
 8002fc0:	9300      	str	r3, [sp, #0]
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	4a3e      	ldr	r2, [pc, #248]	; (80030c0 <I2C_all+0x1c4>)
 8002fc6:	212a      	movs	r1, #42	; 0x2a
 8002fc8:	483b      	ldr	r0, [pc, #236]	; (80030b8 <I2C_all+0x1bc>)
 8002fca:	f003 fed1 	bl	8006d70 <HAL_I2C_Master_Transmit>
            choice = 10;
 8002fce:	4b38      	ldr	r3, [pc, #224]	; (80030b0 <I2C_all+0x1b4>)
 8002fd0:	220a      	movs	r2, #10
 8002fd2:	601a      	str	r2, [r3, #0]
            break;
 8002fd4:	e068      	b.n	80030a8 <I2C_all+0x1ac>
        // I2C_close_emergency
        case 5:
            data_4[0] = 0xE5;
 8002fd6:	4b39      	ldr	r3, [pc, #228]	; (80030bc <I2C_all+0x1c0>)
 8002fd8:	22e5      	movs	r2, #229	; 0xe5
 8002fda:	701a      	strb	r2, [r3, #0]
            data_4[1] = 0x7A;
 8002fdc:	4b37      	ldr	r3, [pc, #220]	; (80030bc <I2C_all+0x1c0>)
 8002fde:	227a      	movs	r2, #122	; 0x7a
 8002fe0:	705a      	strb	r2, [r3, #1]
            data_4[2] = 0xFF;
 8002fe2:	4b36      	ldr	r3, [pc, #216]	; (80030bc <I2C_all+0x1c0>)
 8002fe4:	22ff      	movs	r2, #255	; 0xff
 8002fe6:	709a      	strb	r2, [r3, #2]
            data_4[3] = 0x81;
 8002fe8:	4b34      	ldr	r3, [pc, #208]	; (80030bc <I2C_all+0x1c0>)
 8002fea:	2281      	movs	r2, #129	; 0x81
 8002fec:	70da      	strb	r2, [r3, #3]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_4, 4, 10);
 8002fee:	230a      	movs	r3, #10
 8002ff0:	9300      	str	r3, [sp, #0]
 8002ff2:	2304      	movs	r3, #4
 8002ff4:	4a31      	ldr	r2, [pc, #196]	; (80030bc <I2C_all+0x1c0>)
 8002ff6:	212a      	movs	r1, #42	; 0x2a
 8002ff8:	482f      	ldr	r0, [pc, #188]	; (80030b8 <I2C_all+0x1bc>)
 8002ffa:	f003 feb9 	bl	8006d70 <HAL_I2C_Master_Transmit>
            choice = 10;
 8002ffe:	4b2c      	ldr	r3, [pc, #176]	; (80030b0 <I2C_all+0x1b4>)
 8003000:	220a      	movs	r2, #10
 8003002:	601a      	str	r2, [r3, #0]
            break;
 8003004:	e050      	b.n	80030a8 <I2C_all+0x1ac>
        // I2C_gripper_runmode_on
        case 6:
            data_2[0] = 0x10;
 8003006:	4b2b      	ldr	r3, [pc, #172]	; (80030b4 <I2C_all+0x1b8>)
 8003008:	2210      	movs	r2, #16
 800300a:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x13;
 800300c:	4b29      	ldr	r3, [pc, #164]	; (80030b4 <I2C_all+0x1b8>)
 800300e:	2213      	movs	r2, #19
 8003010:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, 10);
 8003012:	230a      	movs	r3, #10
 8003014:	9300      	str	r3, [sp, #0]
 8003016:	2302      	movs	r3, #2
 8003018:	4a26      	ldr	r2, [pc, #152]	; (80030b4 <I2C_all+0x1b8>)
 800301a:	212a      	movs	r1, #42	; 0x2a
 800301c:	4826      	ldr	r0, [pc, #152]	; (80030b8 <I2C_all+0x1bc>)
 800301e:	f003 fea7 	bl	8006d70 <HAL_I2C_Master_Transmit>
            choice = 10;
 8003022:	4b23      	ldr	r3, [pc, #140]	; (80030b0 <I2C_all+0x1b4>)
 8003024:	220a      	movs	r2, #10
 8003026:	601a      	str	r2, [r3, #0]
            break;
 8003028:	e03e      	b.n	80030a8 <I2C_all+0x1ac>
        // I2C_gripper_runmode_off
        case 7:
            data_2[0] = 0x10;
 800302a:	4b22      	ldr	r3, [pc, #136]	; (80030b4 <I2C_all+0x1b8>)
 800302c:	2210      	movs	r2, #16
 800302e:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x8C;
 8003030:	4b20      	ldr	r3, [pc, #128]	; (80030b4 <I2C_all+0x1b8>)
 8003032:	228c      	movs	r2, #140	; 0x8c
 8003034:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, 10);
 8003036:	230a      	movs	r3, #10
 8003038:	9300      	str	r3, [sp, #0]
 800303a:	2302      	movs	r3, #2
 800303c:	4a1d      	ldr	r2, [pc, #116]	; (80030b4 <I2C_all+0x1b8>)
 800303e:	212a      	movs	r1, #42	; 0x2a
 8003040:	481d      	ldr	r0, [pc, #116]	; (80030b8 <I2C_all+0x1bc>)
 8003042:	f003 fe95 	bl	8006d70 <HAL_I2C_Master_Transmit>
            choice = 10;
 8003046:	4b1a      	ldr	r3, [pc, #104]	; (80030b0 <I2C_all+0x1b4>)
 8003048:	220a      	movs	r2, #10
 800304a:	601a      	str	r2, [r3, #0]
            break;
 800304c:	e02c      	b.n	80030a8 <I2C_all+0x1ac>
        // I2C_gripper_pick
        case 8:
            data_2[0] = 0x10;
 800304e:	4b19      	ldr	r3, [pc, #100]	; (80030b4 <I2C_all+0x1b8>)
 8003050:	2210      	movs	r2, #16
 8003052:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x5A;
 8003054:	4b17      	ldr	r3, [pc, #92]	; (80030b4 <I2C_all+0x1b8>)
 8003056:	225a      	movs	r2, #90	; 0x5a
 8003058:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, 10);
 800305a:	230a      	movs	r3, #10
 800305c:	9300      	str	r3, [sp, #0]
 800305e:	2302      	movs	r3, #2
 8003060:	4a14      	ldr	r2, [pc, #80]	; (80030b4 <I2C_all+0x1b8>)
 8003062:	212a      	movs	r1, #42	; 0x2a
 8003064:	4814      	ldr	r0, [pc, #80]	; (80030b8 <I2C_all+0x1bc>)
 8003066:	f003 fe83 	bl	8006d70 <HAL_I2C_Master_Transmit>
            choice = 10;
 800306a:	4b11      	ldr	r3, [pc, #68]	; (80030b0 <I2C_all+0x1b4>)
 800306c:	220a      	movs	r2, #10
 800306e:	601a      	str	r2, [r3, #0]
            break;
 8003070:	e01a      	b.n	80030a8 <I2C_all+0x1ac>
        // I2C_gripper_place
        case 9:
            data_2[0] = 0x10;
 8003072:	4b10      	ldr	r3, [pc, #64]	; (80030b4 <I2C_all+0x1b8>)
 8003074:	2210      	movs	r2, #16
 8003076:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x69;
 8003078:	4b0e      	ldr	r3, [pc, #56]	; (80030b4 <I2C_all+0x1b8>)
 800307a:	2269      	movs	r2, #105	; 0x69
 800307c:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, 10);
 800307e:	230a      	movs	r3, #10
 8003080:	9300      	str	r3, [sp, #0]
 8003082:	2302      	movs	r3, #2
 8003084:	4a0b      	ldr	r2, [pc, #44]	; (80030b4 <I2C_all+0x1b8>)
 8003086:	212a      	movs	r1, #42	; 0x2a
 8003088:	480b      	ldr	r0, [pc, #44]	; (80030b8 <I2C_all+0x1bc>)
 800308a:	f003 fe71 	bl	8006d70 <HAL_I2C_Master_Transmit>
            choice = 10;
 800308e:	4b08      	ldr	r3, [pc, #32]	; (80030b0 <I2C_all+0x1b4>)
 8003090:	220a      	movs	r2, #10
 8003092:	601a      	str	r2, [r3, #0]
            break;
 8003094:	e008      	b.n	80030a8 <I2C_all+0x1ac>
        // I2C_read_status
        case 10:
        	HAL_I2C_Master_Receive(&hi2c1, 0x15 << 1, Rdata, 1, 10);
 8003096:	230a      	movs	r3, #10
 8003098:	9300      	str	r3, [sp, #0]
 800309a:	2301      	movs	r3, #1
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	212a      	movs	r1, #42	; 0x2a
 80030a0:	4805      	ldr	r0, [pc, #20]	; (80030b8 <I2C_all+0x1bc>)
 80030a2:	f003 ff63 	bl	8006f6c <HAL_I2C_Master_Receive>
        	break;
 80030a6:	bf00      	nop
    }
}
 80030a8:	bf00      	nop
 80030aa:	3708      	adds	r7, #8
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	200009a8 	.word	0x200009a8
 80030b4:	20001364 	.word	0x20001364
 80030b8:	200004e8 	.word	0x200004e8
 80030bc:	20001368 	.word	0x20001368
 80030c0:	2000136c 	.word	0x2000136c

080030c4 <limitsensor>:
void limitsensor() {
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
	if (Joystick_AND_Sensor[2] > 3000)
 80030c8:	4b17      	ldr	r3, [pc, #92]	; (8003128 <limitsensor+0x64>)
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d90c      	bls.n	80030ee <limitsensor+0x2a>
	{
		s=0;
 80030d4:	4b15      	ldr	r3, [pc, #84]	; (800312c <limitsensor+0x68>)
 80030d6:	f04f 0200 	mov.w	r2, #0
 80030da:	601a      	str	r2, [r3, #0]
		s2=0;
 80030dc:	4b14      	ldr	r3, [pc, #80]	; (8003130 <limitsensor+0x6c>)
 80030de:	f04f 0200 	mov.w	r2, #0
 80030e2:	601a      	str	r2, [r3, #0]
		TIM2->CNT = 0;
 80030e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80030e8:	2200      	movs	r2, #0
 80030ea:	625a      	str	r2, [r3, #36]	; 0x24
		s=0;
		s2=0;
		abc++;
	}

}
 80030ec:	e016      	b.n	800311c <limitsensor+0x58>
	else if (Joystick_AND_Sensor[3] > 3000)
 80030ee:	4b0e      	ldr	r3, [pc, #56]	; (8003128 <limitsensor+0x64>)
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d910      	bls.n	800311c <limitsensor+0x58>
		s=0;
 80030fa:	4b0c      	ldr	r3, [pc, #48]	; (800312c <limitsensor+0x68>)
 80030fc:	f04f 0200 	mov.w	r2, #0
 8003100:	601a      	str	r2, [r3, #0]
		s2=0;
 8003102:	4b0b      	ldr	r3, [pc, #44]	; (8003130 <limitsensor+0x6c>)
 8003104:	f04f 0200 	mov.w	r2, #0
 8003108:	601a      	str	r2, [r3, #0]
		abc++;
 800310a:	4b0a      	ldr	r3, [pc, #40]	; (8003134 <limitsensor+0x70>)
 800310c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003110:	1c50      	adds	r0, r2, #1
 8003112:	f143 0100 	adc.w	r1, r3, #0
 8003116:	4b07      	ldr	r3, [pc, #28]	; (8003134 <limitsensor+0x70>)
 8003118:	e9c3 0100 	strd	r0, r1, [r3]
}
 800311c:	bf00      	nop
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	200012ac 	.word	0x200012ac
 800312c:	20001310 	.word	0x20001310
 8003130:	2000131c 	.word	0x2000131c
 8003134:	200009a0 	.word	0x200009a0

08003138 <transformRectangleAndPointsPick>:
void transformRectangleAndPointsPick() {
 8003138:	b580      	push	{r7, lr}
 800313a:	b08a      	sub	sp, #40	; 0x28
 800313c:	af00      	add	r7, sp, #0

	translation[0] = bottom_left_jog[0];
 800313e:	4bac      	ldr	r3, [pc, #688]	; (80033f0 <transformRectangleAndPointsPick+0x2b8>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4aac      	ldr	r2, [pc, #688]	; (80033f4 <transformRectangleAndPointsPick+0x2bc>)
 8003144:	6013      	str	r3, [r2, #0]
	translation[1] = bottom_left_jog[1];
 8003146:	4baa      	ldr	r3, [pc, #680]	; (80033f0 <transformRectangleAndPointsPick+0x2b8>)
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	4aaa      	ldr	r2, [pc, #680]	; (80033f4 <transformRectangleAndPointsPick+0x2bc>)
 800314c:	6053      	str	r3, [r2, #4]

	bottom_right_jog[0] = bottom_right_jog[0] - translation[0];
 800314e:	4baa      	ldr	r3, [pc, #680]	; (80033f8 <transformRectangleAndPointsPick+0x2c0>)
 8003150:	ed93 7a00 	vldr	s14, [r3]
 8003154:	4ba7      	ldr	r3, [pc, #668]	; (80033f4 <transformRectangleAndPointsPick+0x2bc>)
 8003156:	edd3 7a00 	vldr	s15, [r3]
 800315a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800315e:	4ba6      	ldr	r3, [pc, #664]	; (80033f8 <transformRectangleAndPointsPick+0x2c0>)
 8003160:	edc3 7a00 	vstr	s15, [r3]
	bottom_right_jog[1] = bottom_right_jog[1] - translation[1];
 8003164:	4ba4      	ldr	r3, [pc, #656]	; (80033f8 <transformRectangleAndPointsPick+0x2c0>)
 8003166:	ed93 7a01 	vldr	s14, [r3, #4]
 800316a:	4ba2      	ldr	r3, [pc, #648]	; (80033f4 <transformRectangleAndPointsPick+0x2bc>)
 800316c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003170:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003174:	4ba0      	ldr	r3, [pc, #640]	; (80033f8 <transformRectangleAndPointsPick+0x2c0>)
 8003176:	edc3 7a01 	vstr	s15, [r3, #4]

	dot_product = 60 * bottom_right_jog[0] + bottom_right_jog[1] * 0;
 800317a:	4b9f      	ldr	r3, [pc, #636]	; (80033f8 <transformRectangleAndPointsPick+0x2c0>)
 800317c:	edd3 7a00 	vldr	s15, [r3]
 8003180:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 80033fc <transformRectangleAndPointsPick+0x2c4>
 8003184:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003188:	4b9b      	ldr	r3, [pc, #620]	; (80033f8 <transformRectangleAndPointsPick+0x2c0>)
 800318a:	edd3 7a01 	vldr	s15, [r3, #4]
 800318e:	eddf 6a9c 	vldr	s13, [pc, #624]	; 8003400 <transformRectangleAndPointsPick+0x2c8>
 8003192:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003196:	ee77 7a27 	vadd.f32	s15, s14, s15
 800319a:	4b9a      	ldr	r3, [pc, #616]	; (8003404 <transformRectangleAndPointsPick+0x2cc>)
 800319c:	edc3 7a00 	vstr	s15, [r3]
	in_theta = dot_product / vectorsize;
 80031a0:	4b98      	ldr	r3, [pc, #608]	; (8003404 <transformRectangleAndPointsPick+0x2cc>)
 80031a2:	edd3 6a00 	vldr	s13, [r3]
 80031a6:	4b98      	ldr	r3, [pc, #608]	; (8003408 <transformRectangleAndPointsPick+0x2d0>)
 80031a8:	ed93 7a00 	vldr	s14, [r3]
 80031ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031b0:	4b96      	ldr	r3, [pc, #600]	; (800340c <transformRectangleAndPointsPick+0x2d4>)
 80031b2:	edc3 7a00 	vstr	s15, [r3]
	theta = -acos(in_theta);
 80031b6:	4b95      	ldr	r3, [pc, #596]	; (800340c <transformRectangleAndPointsPick+0x2d4>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7fd f970 	bl	80004a0 <__aeabi_f2d>
 80031c0:	4602      	mov	r2, r0
 80031c2:	460b      	mov	r3, r1
 80031c4:	ec43 2b10 	vmov	d0, r2, r3
 80031c8:	f008 faf6 	bl	800b7b8 <acos>
 80031cc:	ec53 2b10 	vmov	r2, r3, d0
 80031d0:	4610      	mov	r0, r2
 80031d2:	4619      	mov	r1, r3
 80031d4:	f7fd fc94 	bl	8000b00 <__aeabi_d2f>
 80031d8:	4603      	mov	r3, r0
 80031da:	ee07 3a90 	vmov	s15, r3
 80031de:	eef1 7a67 	vneg.f32	s15, s15
 80031e2:	4b8b      	ldr	r3, [pc, #556]	; (8003410 <transformRectangleAndPointsPick+0x2d8>)
 80031e4:	edc3 7a00 	vstr	s15, [r3]

	T_rotation[0][0] = cos(theta);
 80031e8:	4b89      	ldr	r3, [pc, #548]	; (8003410 <transformRectangleAndPointsPick+0x2d8>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4618      	mov	r0, r3
 80031ee:	f7fd f957 	bl	80004a0 <__aeabi_f2d>
 80031f2:	4602      	mov	r2, r0
 80031f4:	460b      	mov	r3, r1
 80031f6:	ec43 2b10 	vmov	d0, r2, r3
 80031fa:	f008 f9b1 	bl	800b560 <cos>
 80031fe:	ec53 2b10 	vmov	r2, r3, d0
 8003202:	4610      	mov	r0, r2
 8003204:	4619      	mov	r1, r3
 8003206:	f7fd fc7b 	bl	8000b00 <__aeabi_d2f>
 800320a:	4603      	mov	r3, r0
 800320c:	4a81      	ldr	r2, [pc, #516]	; (8003414 <transformRectangleAndPointsPick+0x2dc>)
 800320e:	6013      	str	r3, [r2, #0]
	T_rotation[0][1] = -sin(theta);
 8003210:	4b7f      	ldr	r3, [pc, #508]	; (8003410 <transformRectangleAndPointsPick+0x2d8>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4618      	mov	r0, r3
 8003216:	f7fd f943 	bl	80004a0 <__aeabi_f2d>
 800321a:	4602      	mov	r2, r0
 800321c:	460b      	mov	r3, r1
 800321e:	ec43 2b10 	vmov	d0, r2, r3
 8003222:	f008 fa71 	bl	800b708 <sin>
 8003226:	ec53 2b10 	vmov	r2, r3, d0
 800322a:	4610      	mov	r0, r2
 800322c:	4619      	mov	r1, r3
 800322e:	f7fd fc67 	bl	8000b00 <__aeabi_d2f>
 8003232:	4603      	mov	r3, r0
 8003234:	ee07 3a90 	vmov	s15, r3
 8003238:	eef1 7a67 	vneg.f32	s15, s15
 800323c:	4b75      	ldr	r3, [pc, #468]	; (8003414 <transformRectangleAndPointsPick+0x2dc>)
 800323e:	edc3 7a01 	vstr	s15, [r3, #4]
	T_rotation[1][0] = sin(theta);
 8003242:	4b73      	ldr	r3, [pc, #460]	; (8003410 <transformRectangleAndPointsPick+0x2d8>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4618      	mov	r0, r3
 8003248:	f7fd f92a 	bl	80004a0 <__aeabi_f2d>
 800324c:	4602      	mov	r2, r0
 800324e:	460b      	mov	r3, r1
 8003250:	ec43 2b10 	vmov	d0, r2, r3
 8003254:	f008 fa58 	bl	800b708 <sin>
 8003258:	ec53 2b10 	vmov	r2, r3, d0
 800325c:	4610      	mov	r0, r2
 800325e:	4619      	mov	r1, r3
 8003260:	f7fd fc4e 	bl	8000b00 <__aeabi_d2f>
 8003264:	4603      	mov	r3, r0
 8003266:	4a6b      	ldr	r2, [pc, #428]	; (8003414 <transformRectangleAndPointsPick+0x2dc>)
 8003268:	6093      	str	r3, [r2, #8]
	T_rotation[1][1] = cos(theta);
 800326a:	4b69      	ldr	r3, [pc, #420]	; (8003410 <transformRectangleAndPointsPick+0x2d8>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4618      	mov	r0, r3
 8003270:	f7fd f916 	bl	80004a0 <__aeabi_f2d>
 8003274:	4602      	mov	r2, r0
 8003276:	460b      	mov	r3, r1
 8003278:	ec43 2b10 	vmov	d0, r2, r3
 800327c:	f008 f970 	bl	800b560 <cos>
 8003280:	ec53 2b10 	vmov	r2, r3, d0
 8003284:	4610      	mov	r0, r2
 8003286:	4619      	mov	r1, r3
 8003288:	f7fd fc3a 	bl	8000b00 <__aeabi_d2f>
 800328c:	4603      	mov	r3, r0
 800328e:	4a61      	ldr	r2, [pc, #388]	; (8003414 <transformRectangleAndPointsPick+0x2dc>)
 8003290:	60d3      	str	r3, [r2, #12]

	T[0][0] = T_rotation[0][0];
 8003292:	4b60      	ldr	r3, [pc, #384]	; (8003414 <transformRectangleAndPointsPick+0x2dc>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a60      	ldr	r2, [pc, #384]	; (8003418 <transformRectangleAndPointsPick+0x2e0>)
 8003298:	6013      	str	r3, [r2, #0]
	T[0][1] = T_rotation[0][1];
 800329a:	4b5e      	ldr	r3, [pc, #376]	; (8003414 <transformRectangleAndPointsPick+0x2dc>)
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	4a5e      	ldr	r2, [pc, #376]	; (8003418 <transformRectangleAndPointsPick+0x2e0>)
 80032a0:	6053      	str	r3, [r2, #4]
	T[0][2] = translation[0];
 80032a2:	4b54      	ldr	r3, [pc, #336]	; (80033f4 <transformRectangleAndPointsPick+0x2bc>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a5c      	ldr	r2, [pc, #368]	; (8003418 <transformRectangleAndPointsPick+0x2e0>)
 80032a8:	6093      	str	r3, [r2, #8]
	T[1][0] = T_rotation[1][0];
 80032aa:	4b5a      	ldr	r3, [pc, #360]	; (8003414 <transformRectangleAndPointsPick+0x2dc>)
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	4a5a      	ldr	r2, [pc, #360]	; (8003418 <transformRectangleAndPointsPick+0x2e0>)
 80032b0:	60d3      	str	r3, [r2, #12]
	T[1][1] = T_rotation[1][1];
 80032b2:	4b58      	ldr	r3, [pc, #352]	; (8003414 <transformRectangleAndPointsPick+0x2dc>)
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	4a58      	ldr	r2, [pc, #352]	; (8003418 <transformRectangleAndPointsPick+0x2e0>)
 80032b8:	6113      	str	r3, [r2, #16]
	T[1][2] = translation[1];
 80032ba:	4b4e      	ldr	r3, [pc, #312]	; (80033f4 <transformRectangleAndPointsPick+0x2bc>)
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	4a56      	ldr	r2, [pc, #344]	; (8003418 <transformRectangleAndPointsPick+0x2e0>)
 80032c0:	6153      	str	r3, [r2, #20]
	T[2][0] = 0;
 80032c2:	4b55      	ldr	r3, [pc, #340]	; (8003418 <transformRectangleAndPointsPick+0x2e0>)
 80032c4:	f04f 0200 	mov.w	r2, #0
 80032c8:	619a      	str	r2, [r3, #24]
	T[2][1] = 0;
 80032ca:	4b53      	ldr	r3, [pc, #332]	; (8003418 <transformRectangleAndPointsPick+0x2e0>)
 80032cc:	f04f 0200 	mov.w	r2, #0
 80032d0:	61da      	str	r2, [r3, #28]
	T[2][2] = 1;
 80032d2:	4b51      	ldr	r3, [pc, #324]	; (8003418 <transformRectangleAndPointsPick+0x2e0>)
 80032d4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80032d8:	621a      	str	r2, [r3, #32]

	// Transform the rectangle
	for (int i = 0; i < 5; i++) {
 80032da:	2300      	movs	r3, #0
 80032dc:	627b      	str	r3, [r7, #36]	; 0x24
 80032de:	e029      	b.n	8003334 <transformRectangleAndPointsPick+0x1fc>
		homogeneousRectangle[i][0] = rectangle[i][0];
 80032e0:	4a4e      	ldr	r2, [pc, #312]	; (800341c <transformRectangleAndPointsPick+0x2e4>)
 80032e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e4:	00db      	lsls	r3, r3, #3
 80032e6:	4413      	add	r3, r2
 80032e8:	6819      	ldr	r1, [r3, #0]
 80032ea:	484d      	ldr	r0, [pc, #308]	; (8003420 <transformRectangleAndPointsPick+0x2e8>)
 80032ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032ee:	4613      	mov	r3, r2
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	4413      	add	r3, r2
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	4403      	add	r3, r0
 80032f8:	6019      	str	r1, [r3, #0]
		homogeneousRectangle[i][1] = rectangle[i][1];
 80032fa:	4a48      	ldr	r2, [pc, #288]	; (800341c <transformRectangleAndPointsPick+0x2e4>)
 80032fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032fe:	00db      	lsls	r3, r3, #3
 8003300:	4413      	add	r3, r2
 8003302:	3304      	adds	r3, #4
 8003304:	6819      	ldr	r1, [r3, #0]
 8003306:	4846      	ldr	r0, [pc, #280]	; (8003420 <transformRectangleAndPointsPick+0x2e8>)
 8003308:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800330a:	4613      	mov	r3, r2
 800330c:	005b      	lsls	r3, r3, #1
 800330e:	4413      	add	r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	4403      	add	r3, r0
 8003314:	3304      	adds	r3, #4
 8003316:	6019      	str	r1, [r3, #0]
		homogeneousRectangle[i][2] = 1;
 8003318:	4941      	ldr	r1, [pc, #260]	; (8003420 <transformRectangleAndPointsPick+0x2e8>)
 800331a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800331c:	4613      	mov	r3, r2
 800331e:	005b      	lsls	r3, r3, #1
 8003320:	4413      	add	r3, r2
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	440b      	add	r3, r1
 8003326:	3308      	adds	r3, #8
 8003328:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800332c:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 5; i++) {
 800332e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003330:	3301      	adds	r3, #1
 8003332:	627b      	str	r3, [r7, #36]	; 0x24
 8003334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003336:	2b04      	cmp	r3, #4
 8003338:	ddd2      	ble.n	80032e0 <transformRectangleAndPointsPick+0x1a8>
	}

	for (int i = 0; i < 5; i++) {
 800333a:	2300      	movs	r3, #0
 800333c:	623b      	str	r3, [r7, #32]
 800333e:	e050      	b.n	80033e2 <transformRectangleAndPointsPick+0x2aa>
		for (int j = 0; j < 3; j++) {
 8003340:	2300      	movs	r3, #0
 8003342:	61fb      	str	r3, [r7, #28]
 8003344:	e047      	b.n	80033d6 <transformRectangleAndPointsPick+0x29e>
			transformedRectangle[i][j] = 0;
 8003346:	4937      	ldr	r1, [pc, #220]	; (8003424 <transformRectangleAndPointsPick+0x2ec>)
 8003348:	6a3a      	ldr	r2, [r7, #32]
 800334a:	4613      	mov	r3, r2
 800334c:	005b      	lsls	r3, r3, #1
 800334e:	4413      	add	r3, r2
 8003350:	69fa      	ldr	r2, [r7, #28]
 8003352:	4413      	add	r3, r2
 8003354:	009b      	lsls	r3, r3, #2
 8003356:	440b      	add	r3, r1
 8003358:	f04f 0200 	mov.w	r2, #0
 800335c:	601a      	str	r2, [r3, #0]
			for (int k = 0; k < 3; k++) {
 800335e:	2300      	movs	r3, #0
 8003360:	61bb      	str	r3, [r7, #24]
 8003362:	e032      	b.n	80033ca <transformRectangleAndPointsPick+0x292>
				transformedRectangle[i][j] += homogeneousRectangle[i][k]
 8003364:	492f      	ldr	r1, [pc, #188]	; (8003424 <transformRectangleAndPointsPick+0x2ec>)
 8003366:	6a3a      	ldr	r2, [r7, #32]
 8003368:	4613      	mov	r3, r2
 800336a:	005b      	lsls	r3, r3, #1
 800336c:	4413      	add	r3, r2
 800336e:	69fa      	ldr	r2, [r7, #28]
 8003370:	4413      	add	r3, r2
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	440b      	add	r3, r1
 8003376:	ed93 7a00 	vldr	s14, [r3]
 800337a:	4929      	ldr	r1, [pc, #164]	; (8003420 <transformRectangleAndPointsPick+0x2e8>)
 800337c:	6a3a      	ldr	r2, [r7, #32]
 800337e:	4613      	mov	r3, r2
 8003380:	005b      	lsls	r3, r3, #1
 8003382:	4413      	add	r3, r2
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	4413      	add	r3, r2
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	440b      	add	r3, r1
 800338c:	edd3 6a00 	vldr	s13, [r3]
						* T[k][j];
 8003390:	4921      	ldr	r1, [pc, #132]	; (8003418 <transformRectangleAndPointsPick+0x2e0>)
 8003392:	69ba      	ldr	r2, [r7, #24]
 8003394:	4613      	mov	r3, r2
 8003396:	005b      	lsls	r3, r3, #1
 8003398:	4413      	add	r3, r2
 800339a:	69fa      	ldr	r2, [r7, #28]
 800339c:	4413      	add	r3, r2
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	440b      	add	r3, r1
 80033a2:	edd3 7a00 	vldr	s15, [r3]
 80033a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
				transformedRectangle[i][j] += homogeneousRectangle[i][k]
 80033aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033ae:	491d      	ldr	r1, [pc, #116]	; (8003424 <transformRectangleAndPointsPick+0x2ec>)
 80033b0:	6a3a      	ldr	r2, [r7, #32]
 80033b2:	4613      	mov	r3, r2
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	4413      	add	r3, r2
 80033b8:	69fa      	ldr	r2, [r7, #28]
 80033ba:	4413      	add	r3, r2
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	440b      	add	r3, r1
 80033c0:	edc3 7a00 	vstr	s15, [r3]
			for (int k = 0; k < 3; k++) {
 80033c4:	69bb      	ldr	r3, [r7, #24]
 80033c6:	3301      	adds	r3, #1
 80033c8:	61bb      	str	r3, [r7, #24]
 80033ca:	69bb      	ldr	r3, [r7, #24]
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	ddc9      	ble.n	8003364 <transformRectangleAndPointsPick+0x22c>
		for (int j = 0; j < 3; j++) {
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	3301      	adds	r3, #1
 80033d4:	61fb      	str	r3, [r7, #28]
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	2b02      	cmp	r3, #2
 80033da:	ddb4      	ble.n	8003346 <transformRectangleAndPointsPick+0x20e>
	for (int i = 0; i < 5; i++) {
 80033dc:	6a3b      	ldr	r3, [r7, #32]
 80033de:	3301      	adds	r3, #1
 80033e0:	623b      	str	r3, [r7, #32]
 80033e2:	6a3b      	ldr	r3, [r7, #32]
 80033e4:	2b04      	cmp	r3, #4
 80033e6:	ddab      	ble.n	8003340 <transformRectangleAndPointsPick+0x208>
			}
		}
	}

	// Transform the points
	for (int i = 0; i < 9; i++) {
 80033e8:	2300      	movs	r3, #0
 80033ea:	617b      	str	r3, [r7, #20]
 80033ec:	e046      	b.n	800347c <transformRectangleAndPointsPick+0x344>
 80033ee:	bf00      	nop
 80033f0:	20000b64 	.word	0x20000b64
 80033f4:	200009dc 	.word	0x200009dc
 80033f8:	20000b6c 	.word	0x20000b6c
 80033fc:	42700000 	.word	0x42700000
 8003400:	00000000 	.word	0x00000000
 8003404:	20000b58 	.word	0x20000b58
 8003408:	20000304 	.word	0x20000304
 800340c:	20000b60 	.word	0x20000b60
 8003410:	20000b5c 	.word	0x20000b5c
 8003414:	200009cc 	.word	0x200009cc
 8003418:	200009e4 	.word	0x200009e4
 800341c:	20000294 	.word	0x20000294
 8003420:	20000a08 	.word	0x20000a08
 8003424:	20000a44 	.word	0x20000a44
		homogeneousPoints[i][0] = points[i][0];
 8003428:	4a7d      	ldr	r2, [pc, #500]	; (8003620 <transformRectangleAndPointsPick+0x4e8>)
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	00db      	lsls	r3, r3, #3
 800342e:	4413      	add	r3, r2
 8003430:	6819      	ldr	r1, [r3, #0]
 8003432:	487c      	ldr	r0, [pc, #496]	; (8003624 <transformRectangleAndPointsPick+0x4ec>)
 8003434:	697a      	ldr	r2, [r7, #20]
 8003436:	4613      	mov	r3, r2
 8003438:	005b      	lsls	r3, r3, #1
 800343a:	4413      	add	r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	4403      	add	r3, r0
 8003440:	6019      	str	r1, [r3, #0]
		homogeneousPoints[i][1] = points[i][1];
 8003442:	4a77      	ldr	r2, [pc, #476]	; (8003620 <transformRectangleAndPointsPick+0x4e8>)
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	00db      	lsls	r3, r3, #3
 8003448:	4413      	add	r3, r2
 800344a:	3304      	adds	r3, #4
 800344c:	6819      	ldr	r1, [r3, #0]
 800344e:	4875      	ldr	r0, [pc, #468]	; (8003624 <transformRectangleAndPointsPick+0x4ec>)
 8003450:	697a      	ldr	r2, [r7, #20]
 8003452:	4613      	mov	r3, r2
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	4413      	add	r3, r2
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	4403      	add	r3, r0
 800345c:	3304      	adds	r3, #4
 800345e:	6019      	str	r1, [r3, #0]
		homogeneousPoints[i][2] = 1;
 8003460:	4970      	ldr	r1, [pc, #448]	; (8003624 <transformRectangleAndPointsPick+0x4ec>)
 8003462:	697a      	ldr	r2, [r7, #20]
 8003464:	4613      	mov	r3, r2
 8003466:	005b      	lsls	r3, r3, #1
 8003468:	4413      	add	r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	440b      	add	r3, r1
 800346e:	3308      	adds	r3, #8
 8003470:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003474:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 9; i++) {
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	3301      	adds	r3, #1
 800347a:	617b      	str	r3, [r7, #20]
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	2b08      	cmp	r3, #8
 8003480:	ddd2      	ble.n	8003428 <transformRectangleAndPointsPick+0x2f0>
	}

	for (int i = 0; i < 9; i++) {
 8003482:	2300      	movs	r3, #0
 8003484:	613b      	str	r3, [r7, #16]
 8003486:	e050      	b.n	800352a <transformRectangleAndPointsPick+0x3f2>
		for (int j = 0; j < 3; j++) {
 8003488:	2300      	movs	r3, #0
 800348a:	60fb      	str	r3, [r7, #12]
 800348c:	e047      	b.n	800351e <transformRectangleAndPointsPick+0x3e6>
			transformedPoints[i][j] = 0;
 800348e:	4966      	ldr	r1, [pc, #408]	; (8003628 <transformRectangleAndPointsPick+0x4f0>)
 8003490:	693a      	ldr	r2, [r7, #16]
 8003492:	4613      	mov	r3, r2
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	4413      	add	r3, r2
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	4413      	add	r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	440b      	add	r3, r1
 80034a0:	f04f 0200 	mov.w	r2, #0
 80034a4:	601a      	str	r2, [r3, #0]
			for (int k = 0; k < 3; k++) {
 80034a6:	2300      	movs	r3, #0
 80034a8:	60bb      	str	r3, [r7, #8]
 80034aa:	e032      	b.n	8003512 <transformRectangleAndPointsPick+0x3da>

				transformedPoints[i][j] += homogeneousPoints[i][k] * T[k][j];
 80034ac:	495e      	ldr	r1, [pc, #376]	; (8003628 <transformRectangleAndPointsPick+0x4f0>)
 80034ae:	693a      	ldr	r2, [r7, #16]
 80034b0:	4613      	mov	r3, r2
 80034b2:	005b      	lsls	r3, r3, #1
 80034b4:	4413      	add	r3, r2
 80034b6:	68fa      	ldr	r2, [r7, #12]
 80034b8:	4413      	add	r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	440b      	add	r3, r1
 80034be:	ed93 7a00 	vldr	s14, [r3]
 80034c2:	4958      	ldr	r1, [pc, #352]	; (8003624 <transformRectangleAndPointsPick+0x4ec>)
 80034c4:	693a      	ldr	r2, [r7, #16]
 80034c6:	4613      	mov	r3, r2
 80034c8:	005b      	lsls	r3, r3, #1
 80034ca:	4413      	add	r3, r2
 80034cc:	68ba      	ldr	r2, [r7, #8]
 80034ce:	4413      	add	r3, r2
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	440b      	add	r3, r1
 80034d4:	edd3 6a00 	vldr	s13, [r3]
 80034d8:	4954      	ldr	r1, [pc, #336]	; (800362c <transformRectangleAndPointsPick+0x4f4>)
 80034da:	68ba      	ldr	r2, [r7, #8]
 80034dc:	4613      	mov	r3, r2
 80034de:	005b      	lsls	r3, r3, #1
 80034e0:	4413      	add	r3, r2
 80034e2:	68fa      	ldr	r2, [r7, #12]
 80034e4:	4413      	add	r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	440b      	add	r3, r1
 80034ea:	edd3 7a00 	vldr	s15, [r3]
 80034ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034f6:	494c      	ldr	r1, [pc, #304]	; (8003628 <transformRectangleAndPointsPick+0x4f0>)
 80034f8:	693a      	ldr	r2, [r7, #16]
 80034fa:	4613      	mov	r3, r2
 80034fc:	005b      	lsls	r3, r3, #1
 80034fe:	4413      	add	r3, r2
 8003500:	68fa      	ldr	r2, [r7, #12]
 8003502:	4413      	add	r3, r2
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	440b      	add	r3, r1
 8003508:	edc3 7a00 	vstr	s15, [r3]
			for (int k = 0; k < 3; k++) {
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	3301      	adds	r3, #1
 8003510:	60bb      	str	r3, [r7, #8]
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	2b02      	cmp	r3, #2
 8003516:	ddc9      	ble.n	80034ac <transformRectangleAndPointsPick+0x374>
		for (int j = 0; j < 3; j++) {
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	3301      	adds	r3, #1
 800351c:	60fb      	str	r3, [r7, #12]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2b02      	cmp	r3, #2
 8003522:	ddb4      	ble.n	800348e <transformRectangleAndPointsPick+0x356>
	for (int i = 0; i < 9; i++) {
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	3301      	adds	r3, #1
 8003528:	613b      	str	r3, [r7, #16]
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	2b08      	cmp	r3, #8
 800352e:	ddab      	ble.n	8003488 <transformRectangleAndPointsPick+0x350>
			}
		}
	}

	// Translation points
	for (int i = 0; i < 9; i++) {
 8003530:	2300      	movs	r3, #0
 8003532:	607b      	str	r3, [r7, #4]
 8003534:	e032      	b.n	800359c <transformRectangleAndPointsPick+0x464>
		transformedPoints[i][0] = transformedPoints[i][0] + translation[0];
 8003536:	493c      	ldr	r1, [pc, #240]	; (8003628 <transformRectangleAndPointsPick+0x4f0>)
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	4613      	mov	r3, r2
 800353c:	005b      	lsls	r3, r3, #1
 800353e:	4413      	add	r3, r2
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	440b      	add	r3, r1
 8003544:	ed93 7a00 	vldr	s14, [r3]
 8003548:	4b39      	ldr	r3, [pc, #228]	; (8003630 <transformRectangleAndPointsPick+0x4f8>)
 800354a:	edd3 7a00 	vldr	s15, [r3]
 800354e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003552:	4935      	ldr	r1, [pc, #212]	; (8003628 <transformRectangleAndPointsPick+0x4f0>)
 8003554:	687a      	ldr	r2, [r7, #4]
 8003556:	4613      	mov	r3, r2
 8003558:	005b      	lsls	r3, r3, #1
 800355a:	4413      	add	r3, r2
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	440b      	add	r3, r1
 8003560:	edc3 7a00 	vstr	s15, [r3]
		transformedPoints[i][1] = transformedPoints[i][1] + translation[1];
 8003564:	4930      	ldr	r1, [pc, #192]	; (8003628 <transformRectangleAndPointsPick+0x4f0>)
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	4613      	mov	r3, r2
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	4413      	add	r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	440b      	add	r3, r1
 8003572:	3304      	adds	r3, #4
 8003574:	ed93 7a00 	vldr	s14, [r3]
 8003578:	4b2d      	ldr	r3, [pc, #180]	; (8003630 <transformRectangleAndPointsPick+0x4f8>)
 800357a:	edd3 7a01 	vldr	s15, [r3, #4]
 800357e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003582:	4929      	ldr	r1, [pc, #164]	; (8003628 <transformRectangleAndPointsPick+0x4f0>)
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	4613      	mov	r3, r2
 8003588:	005b      	lsls	r3, r3, #1
 800358a:	4413      	add	r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	440b      	add	r3, r1
 8003590:	3304      	adds	r3, #4
 8003592:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 9; i++) {
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	3301      	adds	r3, #1
 800359a:	607b      	str	r3, [r7, #4]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2b08      	cmp	r3, #8
 80035a0:	ddc9      	ble.n	8003536 <transformRectangleAndPointsPick+0x3fe>
		//transformedPoints[i][0] = transformedPoints[i][0] *(-1);

	}

	// Translation rectangle
	for (int i = 0; i < 5; i++) {
 80035a2:	2300      	movs	r3, #0
 80035a4:	603b      	str	r3, [r7, #0]
 80035a6:	e032      	b.n	800360e <transformRectangleAndPointsPick+0x4d6>
		transformedRectangle[i][0] = transformedRectangle[i][0]
 80035a8:	4922      	ldr	r1, [pc, #136]	; (8003634 <transformRectangleAndPointsPick+0x4fc>)
 80035aa:	683a      	ldr	r2, [r7, #0]
 80035ac:	4613      	mov	r3, r2
 80035ae:	005b      	lsls	r3, r3, #1
 80035b0:	4413      	add	r3, r2
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	440b      	add	r3, r1
 80035b6:	ed93 7a00 	vldr	s14, [r3]
				+ +translation[0];
 80035ba:	4b1d      	ldr	r3, [pc, #116]	; (8003630 <transformRectangleAndPointsPick+0x4f8>)
 80035bc:	edd3 7a00 	vldr	s15, [r3]
 80035c0:	ee77 7a27 	vadd.f32	s15, s14, s15
		transformedRectangle[i][0] = transformedRectangle[i][0]
 80035c4:	491b      	ldr	r1, [pc, #108]	; (8003634 <transformRectangleAndPointsPick+0x4fc>)
 80035c6:	683a      	ldr	r2, [r7, #0]
 80035c8:	4613      	mov	r3, r2
 80035ca:	005b      	lsls	r3, r3, #1
 80035cc:	4413      	add	r3, r2
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	440b      	add	r3, r1
 80035d2:	edc3 7a00 	vstr	s15, [r3]
		transformedRectangle[i][1] = transformedRectangle[i][1]
 80035d6:	4917      	ldr	r1, [pc, #92]	; (8003634 <transformRectangleAndPointsPick+0x4fc>)
 80035d8:	683a      	ldr	r2, [r7, #0]
 80035da:	4613      	mov	r3, r2
 80035dc:	005b      	lsls	r3, r3, #1
 80035de:	4413      	add	r3, r2
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	440b      	add	r3, r1
 80035e4:	3304      	adds	r3, #4
 80035e6:	ed93 7a00 	vldr	s14, [r3]
				+ translation[1];
 80035ea:	4b11      	ldr	r3, [pc, #68]	; (8003630 <transformRectangleAndPointsPick+0x4f8>)
 80035ec:	edd3 7a01 	vldr	s15, [r3, #4]
 80035f0:	ee77 7a27 	vadd.f32	s15, s14, s15
		transformedRectangle[i][1] = transformedRectangle[i][1]
 80035f4:	490f      	ldr	r1, [pc, #60]	; (8003634 <transformRectangleAndPointsPick+0x4fc>)
 80035f6:	683a      	ldr	r2, [r7, #0]
 80035f8:	4613      	mov	r3, r2
 80035fa:	005b      	lsls	r3, r3, #1
 80035fc:	4413      	add	r3, r2
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	440b      	add	r3, r1
 8003602:	3304      	adds	r3, #4
 8003604:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 5; i++) {
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	3301      	adds	r3, #1
 800360c:	603b      	str	r3, [r7, #0]
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	2b04      	cmp	r3, #4
 8003612:	ddc9      	ble.n	80035a8 <transformRectangleAndPointsPick+0x470>
	}

}
 8003614:	bf00      	nop
 8003616:	bf00      	nop
 8003618:	3728      	adds	r7, #40	; 0x28
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	200002bc 	.word	0x200002bc
 8003624:	20000a80 	.word	0x20000a80
 8003628:	20000aec 	.word	0x20000aec
 800362c:	200009e4 	.word	0x200009e4
 8003630:	200009dc 	.word	0x200009dc
 8003634:	20000a44 	.word	0x20000a44

08003638 <transformRectangleAndPointsPlace>:
void transformRectangleAndPointsPlace() {
 8003638:	b580      	push	{r7, lr}
 800363a:	b08a      	sub	sp, #40	; 0x28
 800363c:	af00      	add	r7, sp, #0

	translation2[0] = bottom_left_jog2[0];
 800363e:	4bac      	ldr	r3, [pc, #688]	; (80038f0 <transformRectangleAndPointsPlace+0x2b8>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4aac      	ldr	r2, [pc, #688]	; (80038f4 <transformRectangleAndPointsPlace+0x2bc>)
 8003644:	6013      	str	r3, [r2, #0]
	translation2[1] = bottom_left_jog2[1];
 8003646:	4baa      	ldr	r3, [pc, #680]	; (80038f0 <transformRectangleAndPointsPlace+0x2b8>)
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	4aaa      	ldr	r2, [pc, #680]	; (80038f4 <transformRectangleAndPointsPlace+0x2bc>)
 800364c:	6053      	str	r3, [r2, #4]

	bottom_right_jog2[0] = bottom_right_jog2[0] - translation2[0];
 800364e:	4baa      	ldr	r3, [pc, #680]	; (80038f8 <transformRectangleAndPointsPlace+0x2c0>)
 8003650:	ed93 7a00 	vldr	s14, [r3]
 8003654:	4ba7      	ldr	r3, [pc, #668]	; (80038f4 <transformRectangleAndPointsPlace+0x2bc>)
 8003656:	edd3 7a00 	vldr	s15, [r3]
 800365a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800365e:	4ba6      	ldr	r3, [pc, #664]	; (80038f8 <transformRectangleAndPointsPlace+0x2c0>)
 8003660:	edc3 7a00 	vstr	s15, [r3]
	bottom_right_jog2[1] = bottom_right_jog2[1] - translation2[1];
 8003664:	4ba4      	ldr	r3, [pc, #656]	; (80038f8 <transformRectangleAndPointsPlace+0x2c0>)
 8003666:	ed93 7a01 	vldr	s14, [r3, #4]
 800366a:	4ba2      	ldr	r3, [pc, #648]	; (80038f4 <transformRectangleAndPointsPlace+0x2bc>)
 800366c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003670:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003674:	4ba0      	ldr	r3, [pc, #640]	; (80038f8 <transformRectangleAndPointsPlace+0x2c0>)
 8003676:	edc3 7a01 	vstr	s15, [r3, #4]

	dot_product2 = 60 * bottom_right_jog2[0] + bottom_right_jog2[1] * 0;
 800367a:	4b9f      	ldr	r3, [pc, #636]	; (80038f8 <transformRectangleAndPointsPlace+0x2c0>)
 800367c:	edd3 7a00 	vldr	s15, [r3]
 8003680:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 80038fc <transformRectangleAndPointsPlace+0x2c4>
 8003684:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003688:	4b9b      	ldr	r3, [pc, #620]	; (80038f8 <transformRectangleAndPointsPlace+0x2c0>)
 800368a:	edd3 7a01 	vldr	s15, [r3, #4]
 800368e:	eddf 6a9c 	vldr	s13, [pc, #624]	; 8003900 <transformRectangleAndPointsPlace+0x2c8>
 8003692:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003696:	ee77 7a27 	vadd.f32	s15, s14, s15
 800369a:	4b9a      	ldr	r3, [pc, #616]	; (8003904 <transformRectangleAndPointsPlace+0x2cc>)
 800369c:	edc3 7a00 	vstr	s15, [r3]
	in_theta2 = dot_product2 / vectorsize2;
 80036a0:	4b98      	ldr	r3, [pc, #608]	; (8003904 <transformRectangleAndPointsPlace+0x2cc>)
 80036a2:	edd3 6a00 	vldr	s13, [r3]
 80036a6:	4b98      	ldr	r3, [pc, #608]	; (8003908 <transformRectangleAndPointsPlace+0x2d0>)
 80036a8:	ed93 7a00 	vldr	s14, [r3]
 80036ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036b0:	4b96      	ldr	r3, [pc, #600]	; (800390c <transformRectangleAndPointsPlace+0x2d4>)
 80036b2:	edc3 7a00 	vstr	s15, [r3]
	theta2 = -acos(in_theta2);
 80036b6:	4b95      	ldr	r3, [pc, #596]	; (800390c <transformRectangleAndPointsPlace+0x2d4>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7fc fef0 	bl	80004a0 <__aeabi_f2d>
 80036c0:	4602      	mov	r2, r0
 80036c2:	460b      	mov	r3, r1
 80036c4:	ec43 2b10 	vmov	d0, r2, r3
 80036c8:	f008 f876 	bl	800b7b8 <acos>
 80036cc:	ec53 2b10 	vmov	r2, r3, d0
 80036d0:	4610      	mov	r0, r2
 80036d2:	4619      	mov	r1, r3
 80036d4:	f7fd fa14 	bl	8000b00 <__aeabi_d2f>
 80036d8:	4603      	mov	r3, r0
 80036da:	ee07 3a90 	vmov	s15, r3
 80036de:	eef1 7a67 	vneg.f32	s15, s15
 80036e2:	4b8b      	ldr	r3, [pc, #556]	; (8003910 <transformRectangleAndPointsPlace+0x2d8>)
 80036e4:	edc3 7a00 	vstr	s15, [r3]

	T_rotation2[0][0] = cos(theta2);
 80036e8:	4b89      	ldr	r3, [pc, #548]	; (8003910 <transformRectangleAndPointsPlace+0x2d8>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7fc fed7 	bl	80004a0 <__aeabi_f2d>
 80036f2:	4602      	mov	r2, r0
 80036f4:	460b      	mov	r3, r1
 80036f6:	ec43 2b10 	vmov	d0, r2, r3
 80036fa:	f007 ff31 	bl	800b560 <cos>
 80036fe:	ec53 2b10 	vmov	r2, r3, d0
 8003702:	4610      	mov	r0, r2
 8003704:	4619      	mov	r1, r3
 8003706:	f7fd f9fb 	bl	8000b00 <__aeabi_d2f>
 800370a:	4603      	mov	r3, r0
 800370c:	4a81      	ldr	r2, [pc, #516]	; (8003914 <transformRectangleAndPointsPlace+0x2dc>)
 800370e:	6013      	str	r3, [r2, #0]
	T_rotation2[0][1] = -sin(theta2);
 8003710:	4b7f      	ldr	r3, [pc, #508]	; (8003910 <transformRectangleAndPointsPlace+0x2d8>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4618      	mov	r0, r3
 8003716:	f7fc fec3 	bl	80004a0 <__aeabi_f2d>
 800371a:	4602      	mov	r2, r0
 800371c:	460b      	mov	r3, r1
 800371e:	ec43 2b10 	vmov	d0, r2, r3
 8003722:	f007 fff1 	bl	800b708 <sin>
 8003726:	ec53 2b10 	vmov	r2, r3, d0
 800372a:	4610      	mov	r0, r2
 800372c:	4619      	mov	r1, r3
 800372e:	f7fd f9e7 	bl	8000b00 <__aeabi_d2f>
 8003732:	4603      	mov	r3, r0
 8003734:	ee07 3a90 	vmov	s15, r3
 8003738:	eef1 7a67 	vneg.f32	s15, s15
 800373c:	4b75      	ldr	r3, [pc, #468]	; (8003914 <transformRectangleAndPointsPlace+0x2dc>)
 800373e:	edc3 7a01 	vstr	s15, [r3, #4]
	T_rotation2[1][0] = sin(theta2);
 8003742:	4b73      	ldr	r3, [pc, #460]	; (8003910 <transformRectangleAndPointsPlace+0x2d8>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4618      	mov	r0, r3
 8003748:	f7fc feaa 	bl	80004a0 <__aeabi_f2d>
 800374c:	4602      	mov	r2, r0
 800374e:	460b      	mov	r3, r1
 8003750:	ec43 2b10 	vmov	d0, r2, r3
 8003754:	f007 ffd8 	bl	800b708 <sin>
 8003758:	ec53 2b10 	vmov	r2, r3, d0
 800375c:	4610      	mov	r0, r2
 800375e:	4619      	mov	r1, r3
 8003760:	f7fd f9ce 	bl	8000b00 <__aeabi_d2f>
 8003764:	4603      	mov	r3, r0
 8003766:	4a6b      	ldr	r2, [pc, #428]	; (8003914 <transformRectangleAndPointsPlace+0x2dc>)
 8003768:	6093      	str	r3, [r2, #8]
	T_rotation2[1][1] = cos(theta2);
 800376a:	4b69      	ldr	r3, [pc, #420]	; (8003910 <transformRectangleAndPointsPlace+0x2d8>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4618      	mov	r0, r3
 8003770:	f7fc fe96 	bl	80004a0 <__aeabi_f2d>
 8003774:	4602      	mov	r2, r0
 8003776:	460b      	mov	r3, r1
 8003778:	ec43 2b10 	vmov	d0, r2, r3
 800377c:	f007 fef0 	bl	800b560 <cos>
 8003780:	ec53 2b10 	vmov	r2, r3, d0
 8003784:	4610      	mov	r0, r2
 8003786:	4619      	mov	r1, r3
 8003788:	f7fd f9ba 	bl	8000b00 <__aeabi_d2f>
 800378c:	4603      	mov	r3, r0
 800378e:	4a61      	ldr	r2, [pc, #388]	; (8003914 <transformRectangleAndPointsPlace+0x2dc>)
 8003790:	60d3      	str	r3, [r2, #12]

	T2[0][0] = T_rotation2[0][0];
 8003792:	4b60      	ldr	r3, [pc, #384]	; (8003914 <transformRectangleAndPointsPlace+0x2dc>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a60      	ldr	r2, [pc, #384]	; (8003918 <transformRectangleAndPointsPlace+0x2e0>)
 8003798:	6013      	str	r3, [r2, #0]
	T2[0][1] = T_rotation2[0][1];
 800379a:	4b5e      	ldr	r3, [pc, #376]	; (8003914 <transformRectangleAndPointsPlace+0x2dc>)
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	4a5e      	ldr	r2, [pc, #376]	; (8003918 <transformRectangleAndPointsPlace+0x2e0>)
 80037a0:	6053      	str	r3, [r2, #4]
	T2[0][2] = translation2[0];
 80037a2:	4b54      	ldr	r3, [pc, #336]	; (80038f4 <transformRectangleAndPointsPlace+0x2bc>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a5c      	ldr	r2, [pc, #368]	; (8003918 <transformRectangleAndPointsPlace+0x2e0>)
 80037a8:	6093      	str	r3, [r2, #8]
	T2[1][0] = T_rotation2[1][0];
 80037aa:	4b5a      	ldr	r3, [pc, #360]	; (8003914 <transformRectangleAndPointsPlace+0x2dc>)
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	4a5a      	ldr	r2, [pc, #360]	; (8003918 <transformRectangleAndPointsPlace+0x2e0>)
 80037b0:	60d3      	str	r3, [r2, #12]
	T2[1][1] = T_rotation2[1][1];
 80037b2:	4b58      	ldr	r3, [pc, #352]	; (8003914 <transformRectangleAndPointsPlace+0x2dc>)
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	4a58      	ldr	r2, [pc, #352]	; (8003918 <transformRectangleAndPointsPlace+0x2e0>)
 80037b8:	6113      	str	r3, [r2, #16]
	T2[1][2] = translation2[1];
 80037ba:	4b4e      	ldr	r3, [pc, #312]	; (80038f4 <transformRectangleAndPointsPlace+0x2bc>)
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	4a56      	ldr	r2, [pc, #344]	; (8003918 <transformRectangleAndPointsPlace+0x2e0>)
 80037c0:	6153      	str	r3, [r2, #20]
	T2[2][0] = 0;
 80037c2:	4b55      	ldr	r3, [pc, #340]	; (8003918 <transformRectangleAndPointsPlace+0x2e0>)
 80037c4:	f04f 0200 	mov.w	r2, #0
 80037c8:	619a      	str	r2, [r3, #24]
	T2[2][1] = 0;
 80037ca:	4b53      	ldr	r3, [pc, #332]	; (8003918 <transformRectangleAndPointsPlace+0x2e0>)
 80037cc:	f04f 0200 	mov.w	r2, #0
 80037d0:	61da      	str	r2, [r3, #28]
	T2[2][2] = 1;
 80037d2:	4b51      	ldr	r3, [pc, #324]	; (8003918 <transformRectangleAndPointsPlace+0x2e0>)
 80037d4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80037d8:	621a      	str	r2, [r3, #32]

	// Transform the rectangle
	for (int i = 0; i < 5; i++) {
 80037da:	2300      	movs	r3, #0
 80037dc:	627b      	str	r3, [r7, #36]	; 0x24
 80037de:	e029      	b.n	8003834 <transformRectangleAndPointsPlace+0x1fc>
		homogeneousRectangle2[i][0] = rectangle2[i][0];
 80037e0:	4a4e      	ldr	r2, [pc, #312]	; (800391c <transformRectangleAndPointsPlace+0x2e4>)
 80037e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e4:	00db      	lsls	r3, r3, #3
 80037e6:	4413      	add	r3, r2
 80037e8:	6819      	ldr	r1, [r3, #0]
 80037ea:	484d      	ldr	r0, [pc, #308]	; (8003920 <transformRectangleAndPointsPlace+0x2e8>)
 80037ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037ee:	4613      	mov	r3, r2
 80037f0:	005b      	lsls	r3, r3, #1
 80037f2:	4413      	add	r3, r2
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	4403      	add	r3, r0
 80037f8:	6019      	str	r1, [r3, #0]
		homogeneousRectangle2[i][1] = rectangle2[i][1];
 80037fa:	4a48      	ldr	r2, [pc, #288]	; (800391c <transformRectangleAndPointsPlace+0x2e4>)
 80037fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fe:	00db      	lsls	r3, r3, #3
 8003800:	4413      	add	r3, r2
 8003802:	3304      	adds	r3, #4
 8003804:	6819      	ldr	r1, [r3, #0]
 8003806:	4846      	ldr	r0, [pc, #280]	; (8003920 <transformRectangleAndPointsPlace+0x2e8>)
 8003808:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800380a:	4613      	mov	r3, r2
 800380c:	005b      	lsls	r3, r3, #1
 800380e:	4413      	add	r3, r2
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	4403      	add	r3, r0
 8003814:	3304      	adds	r3, #4
 8003816:	6019      	str	r1, [r3, #0]
		homogeneousRectangle2[i][2] = 1;
 8003818:	4941      	ldr	r1, [pc, #260]	; (8003920 <transformRectangleAndPointsPlace+0x2e8>)
 800381a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800381c:	4613      	mov	r3, r2
 800381e:	005b      	lsls	r3, r3, #1
 8003820:	4413      	add	r3, r2
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	440b      	add	r3, r1
 8003826:	3308      	adds	r3, #8
 8003828:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800382c:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 5; i++) {
 800382e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003830:	3301      	adds	r3, #1
 8003832:	627b      	str	r3, [r7, #36]	; 0x24
 8003834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003836:	2b04      	cmp	r3, #4
 8003838:	ddd2      	ble.n	80037e0 <transformRectangleAndPointsPlace+0x1a8>
	}

	for (int i = 0; i < 5; i++) {
 800383a:	2300      	movs	r3, #0
 800383c:	623b      	str	r3, [r7, #32]
 800383e:	e050      	b.n	80038e2 <transformRectangleAndPointsPlace+0x2aa>
		for (int j = 0; j < 3; j++) {
 8003840:	2300      	movs	r3, #0
 8003842:	61fb      	str	r3, [r7, #28]
 8003844:	e047      	b.n	80038d6 <transformRectangleAndPointsPlace+0x29e>
			transformedRectangle2[i][j] = 0;
 8003846:	4937      	ldr	r1, [pc, #220]	; (8003924 <transformRectangleAndPointsPlace+0x2ec>)
 8003848:	6a3a      	ldr	r2, [r7, #32]
 800384a:	4613      	mov	r3, r2
 800384c:	005b      	lsls	r3, r3, #1
 800384e:	4413      	add	r3, r2
 8003850:	69fa      	ldr	r2, [r7, #28]
 8003852:	4413      	add	r3, r2
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	440b      	add	r3, r1
 8003858:	f04f 0200 	mov.w	r2, #0
 800385c:	601a      	str	r2, [r3, #0]
			for (int k = 0; k < 3; k++) {
 800385e:	2300      	movs	r3, #0
 8003860:	61bb      	str	r3, [r7, #24]
 8003862:	e032      	b.n	80038ca <transformRectangleAndPointsPlace+0x292>
				transformedRectangle2[i][j] += homogeneousRectangle2[i][k]
 8003864:	492f      	ldr	r1, [pc, #188]	; (8003924 <transformRectangleAndPointsPlace+0x2ec>)
 8003866:	6a3a      	ldr	r2, [r7, #32]
 8003868:	4613      	mov	r3, r2
 800386a:	005b      	lsls	r3, r3, #1
 800386c:	4413      	add	r3, r2
 800386e:	69fa      	ldr	r2, [r7, #28]
 8003870:	4413      	add	r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	440b      	add	r3, r1
 8003876:	ed93 7a00 	vldr	s14, [r3]
 800387a:	4929      	ldr	r1, [pc, #164]	; (8003920 <transformRectangleAndPointsPlace+0x2e8>)
 800387c:	6a3a      	ldr	r2, [r7, #32]
 800387e:	4613      	mov	r3, r2
 8003880:	005b      	lsls	r3, r3, #1
 8003882:	4413      	add	r3, r2
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	4413      	add	r3, r2
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	440b      	add	r3, r1
 800388c:	edd3 6a00 	vldr	s13, [r3]
						* T2[k][j];
 8003890:	4921      	ldr	r1, [pc, #132]	; (8003918 <transformRectangleAndPointsPlace+0x2e0>)
 8003892:	69ba      	ldr	r2, [r7, #24]
 8003894:	4613      	mov	r3, r2
 8003896:	005b      	lsls	r3, r3, #1
 8003898:	4413      	add	r3, r2
 800389a:	69fa      	ldr	r2, [r7, #28]
 800389c:	4413      	add	r3, r2
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	440b      	add	r3, r1
 80038a2:	edd3 7a00 	vldr	s15, [r3]
 80038a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
				transformedRectangle2[i][j] += homogeneousRectangle2[i][k]
 80038aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038ae:	491d      	ldr	r1, [pc, #116]	; (8003924 <transformRectangleAndPointsPlace+0x2ec>)
 80038b0:	6a3a      	ldr	r2, [r7, #32]
 80038b2:	4613      	mov	r3, r2
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	4413      	add	r3, r2
 80038b8:	69fa      	ldr	r2, [r7, #28]
 80038ba:	4413      	add	r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	440b      	add	r3, r1
 80038c0:	edc3 7a00 	vstr	s15, [r3]
			for (int k = 0; k < 3; k++) {
 80038c4:	69bb      	ldr	r3, [r7, #24]
 80038c6:	3301      	adds	r3, #1
 80038c8:	61bb      	str	r3, [r7, #24]
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	ddc9      	ble.n	8003864 <transformRectangleAndPointsPlace+0x22c>
		for (int j = 0; j < 3; j++) {
 80038d0:	69fb      	ldr	r3, [r7, #28]
 80038d2:	3301      	adds	r3, #1
 80038d4:	61fb      	str	r3, [r7, #28]
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	2b02      	cmp	r3, #2
 80038da:	ddb4      	ble.n	8003846 <transformRectangleAndPointsPlace+0x20e>
	for (int i = 0; i < 5; i++) {
 80038dc:	6a3b      	ldr	r3, [r7, #32]
 80038de:	3301      	adds	r3, #1
 80038e0:	623b      	str	r3, [r7, #32]
 80038e2:	6a3b      	ldr	r3, [r7, #32]
 80038e4:	2b04      	cmp	r3, #4
 80038e6:	ddab      	ble.n	8003840 <transformRectangleAndPointsPlace+0x208>
			}
		}
	}

	// Transform the points
	for (int i = 0; i < 9; i++) {
 80038e8:	2300      	movs	r3, #0
 80038ea:	617b      	str	r3, [r7, #20]
 80038ec:	e046      	b.n	800397c <transformRectangleAndPointsPlace+0x344>
 80038ee:	bf00      	nop
 80038f0:	20000d18 	.word	0x20000d18
 80038f4:	20000b90 	.word	0x20000b90
 80038f8:	20000d20 	.word	0x20000d20
 80038fc:	42700000 	.word	0x42700000
 8003900:	00000000 	.word	0x00000000
 8003904:	20000d0c 	.word	0x20000d0c
 8003908:	20000378 	.word	0x20000378
 800390c:	20000d14 	.word	0x20000d14
 8003910:	20000d10 	.word	0x20000d10
 8003914:	20000b74 	.word	0x20000b74
 8003918:	20000b98 	.word	0x20000b98
 800391c:	20000308 	.word	0x20000308
 8003920:	20000bbc 	.word	0x20000bbc
 8003924:	20000bf8 	.word	0x20000bf8
		homogeneousPoints2[i][0] = points2[i][0];
 8003928:	4a7d      	ldr	r2, [pc, #500]	; (8003b20 <transformRectangleAndPointsPlace+0x4e8>)
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	00db      	lsls	r3, r3, #3
 800392e:	4413      	add	r3, r2
 8003930:	6819      	ldr	r1, [r3, #0]
 8003932:	487c      	ldr	r0, [pc, #496]	; (8003b24 <transformRectangleAndPointsPlace+0x4ec>)
 8003934:	697a      	ldr	r2, [r7, #20]
 8003936:	4613      	mov	r3, r2
 8003938:	005b      	lsls	r3, r3, #1
 800393a:	4413      	add	r3, r2
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	4403      	add	r3, r0
 8003940:	6019      	str	r1, [r3, #0]
		homogeneousPoints2[i][1] = points2[i][1];
 8003942:	4a77      	ldr	r2, [pc, #476]	; (8003b20 <transformRectangleAndPointsPlace+0x4e8>)
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	00db      	lsls	r3, r3, #3
 8003948:	4413      	add	r3, r2
 800394a:	3304      	adds	r3, #4
 800394c:	6819      	ldr	r1, [r3, #0]
 800394e:	4875      	ldr	r0, [pc, #468]	; (8003b24 <transformRectangleAndPointsPlace+0x4ec>)
 8003950:	697a      	ldr	r2, [r7, #20]
 8003952:	4613      	mov	r3, r2
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	4413      	add	r3, r2
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	4403      	add	r3, r0
 800395c:	3304      	adds	r3, #4
 800395e:	6019      	str	r1, [r3, #0]
		homogeneousPoints2[i][2] = 1;
 8003960:	4970      	ldr	r1, [pc, #448]	; (8003b24 <transformRectangleAndPointsPlace+0x4ec>)
 8003962:	697a      	ldr	r2, [r7, #20]
 8003964:	4613      	mov	r3, r2
 8003966:	005b      	lsls	r3, r3, #1
 8003968:	4413      	add	r3, r2
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	440b      	add	r3, r1
 800396e:	3308      	adds	r3, #8
 8003970:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003974:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 9; i++) {
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	3301      	adds	r3, #1
 800397a:	617b      	str	r3, [r7, #20]
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	2b08      	cmp	r3, #8
 8003980:	ddd2      	ble.n	8003928 <transformRectangleAndPointsPlace+0x2f0>
	}

	for (int i = 0; i < 9; i++) {
 8003982:	2300      	movs	r3, #0
 8003984:	613b      	str	r3, [r7, #16]
 8003986:	e050      	b.n	8003a2a <transformRectangleAndPointsPlace+0x3f2>
		for (int j = 0; j < 3; j++) {
 8003988:	2300      	movs	r3, #0
 800398a:	60fb      	str	r3, [r7, #12]
 800398c:	e047      	b.n	8003a1e <transformRectangleAndPointsPlace+0x3e6>
			transformedPoints2[i][j] = 0;
 800398e:	4966      	ldr	r1, [pc, #408]	; (8003b28 <transformRectangleAndPointsPlace+0x4f0>)
 8003990:	693a      	ldr	r2, [r7, #16]
 8003992:	4613      	mov	r3, r2
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	4413      	add	r3, r2
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	4413      	add	r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	440b      	add	r3, r1
 80039a0:	f04f 0200 	mov.w	r2, #0
 80039a4:	601a      	str	r2, [r3, #0]
			for (int k = 0; k < 3; k++) {
 80039a6:	2300      	movs	r3, #0
 80039a8:	60bb      	str	r3, [r7, #8]
 80039aa:	e032      	b.n	8003a12 <transformRectangleAndPointsPlace+0x3da>

				transformedPoints2[i][j] += homogeneousPoints2[i][k] * T2[k][j];
 80039ac:	495e      	ldr	r1, [pc, #376]	; (8003b28 <transformRectangleAndPointsPlace+0x4f0>)
 80039ae:	693a      	ldr	r2, [r7, #16]
 80039b0:	4613      	mov	r3, r2
 80039b2:	005b      	lsls	r3, r3, #1
 80039b4:	4413      	add	r3, r2
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	4413      	add	r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	440b      	add	r3, r1
 80039be:	ed93 7a00 	vldr	s14, [r3]
 80039c2:	4958      	ldr	r1, [pc, #352]	; (8003b24 <transformRectangleAndPointsPlace+0x4ec>)
 80039c4:	693a      	ldr	r2, [r7, #16]
 80039c6:	4613      	mov	r3, r2
 80039c8:	005b      	lsls	r3, r3, #1
 80039ca:	4413      	add	r3, r2
 80039cc:	68ba      	ldr	r2, [r7, #8]
 80039ce:	4413      	add	r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	440b      	add	r3, r1
 80039d4:	edd3 6a00 	vldr	s13, [r3]
 80039d8:	4954      	ldr	r1, [pc, #336]	; (8003b2c <transformRectangleAndPointsPlace+0x4f4>)
 80039da:	68ba      	ldr	r2, [r7, #8]
 80039dc:	4613      	mov	r3, r2
 80039de:	005b      	lsls	r3, r3, #1
 80039e0:	4413      	add	r3, r2
 80039e2:	68fa      	ldr	r2, [r7, #12]
 80039e4:	4413      	add	r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	440b      	add	r3, r1
 80039ea:	edd3 7a00 	vldr	s15, [r3]
 80039ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039f6:	494c      	ldr	r1, [pc, #304]	; (8003b28 <transformRectangleAndPointsPlace+0x4f0>)
 80039f8:	693a      	ldr	r2, [r7, #16]
 80039fa:	4613      	mov	r3, r2
 80039fc:	005b      	lsls	r3, r3, #1
 80039fe:	4413      	add	r3, r2
 8003a00:	68fa      	ldr	r2, [r7, #12]
 8003a02:	4413      	add	r3, r2
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	440b      	add	r3, r1
 8003a08:	edc3 7a00 	vstr	s15, [r3]
			for (int k = 0; k < 3; k++) {
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	3301      	adds	r3, #1
 8003a10:	60bb      	str	r3, [r7, #8]
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	ddc9      	ble.n	80039ac <transformRectangleAndPointsPlace+0x374>
		for (int j = 0; j < 3; j++) {
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	60fb      	str	r3, [r7, #12]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	ddb4      	ble.n	800398e <transformRectangleAndPointsPlace+0x356>
	for (int i = 0; i < 9; i++) {
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	3301      	adds	r3, #1
 8003a28:	613b      	str	r3, [r7, #16]
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	2b08      	cmp	r3, #8
 8003a2e:	ddab      	ble.n	8003988 <transformRectangleAndPointsPlace+0x350>
			}
		}
	}

	// Translation points
	for (int i = 0; i < 9; i++) {
 8003a30:	2300      	movs	r3, #0
 8003a32:	607b      	str	r3, [r7, #4]
 8003a34:	e032      	b.n	8003a9c <transformRectangleAndPointsPlace+0x464>
		transformedPoints2[i][0] = transformedPoints2[i][0] + translation2[0];
 8003a36:	493c      	ldr	r1, [pc, #240]	; (8003b28 <transformRectangleAndPointsPlace+0x4f0>)
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	4613      	mov	r3, r2
 8003a3c:	005b      	lsls	r3, r3, #1
 8003a3e:	4413      	add	r3, r2
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	440b      	add	r3, r1
 8003a44:	ed93 7a00 	vldr	s14, [r3]
 8003a48:	4b39      	ldr	r3, [pc, #228]	; (8003b30 <transformRectangleAndPointsPlace+0x4f8>)
 8003a4a:	edd3 7a00 	vldr	s15, [r3]
 8003a4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a52:	4935      	ldr	r1, [pc, #212]	; (8003b28 <transformRectangleAndPointsPlace+0x4f0>)
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	4613      	mov	r3, r2
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	4413      	add	r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	440b      	add	r3, r1
 8003a60:	edc3 7a00 	vstr	s15, [r3]
		transformedPoints2[i][1] = transformedPoints2[i][1] + translation2[1];
 8003a64:	4930      	ldr	r1, [pc, #192]	; (8003b28 <transformRectangleAndPointsPlace+0x4f0>)
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	4613      	mov	r3, r2
 8003a6a:	005b      	lsls	r3, r3, #1
 8003a6c:	4413      	add	r3, r2
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	440b      	add	r3, r1
 8003a72:	3304      	adds	r3, #4
 8003a74:	ed93 7a00 	vldr	s14, [r3]
 8003a78:	4b2d      	ldr	r3, [pc, #180]	; (8003b30 <transformRectangleAndPointsPlace+0x4f8>)
 8003a7a:	edd3 7a01 	vldr	s15, [r3, #4]
 8003a7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a82:	4929      	ldr	r1, [pc, #164]	; (8003b28 <transformRectangleAndPointsPlace+0x4f0>)
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	4613      	mov	r3, r2
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	4413      	add	r3, r2
 8003a8c:	009b      	lsls	r3, r3, #2
 8003a8e:	440b      	add	r3, r1
 8003a90:	3304      	adds	r3, #4
 8003a92:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 9; i++) {
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	3301      	adds	r3, #1
 8003a9a:	607b      	str	r3, [r7, #4]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2b08      	cmp	r3, #8
 8003aa0:	ddc9      	ble.n	8003a36 <transformRectangleAndPointsPlace+0x3fe>
		//transformedPoints2[i][0] = transformedPoints2[i][0] *(-1);

	}

	// Translation rectangle
	for (int i = 0; i < 5; i++) {
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	603b      	str	r3, [r7, #0]
 8003aa6:	e032      	b.n	8003b0e <transformRectangleAndPointsPlace+0x4d6>
		transformedRectangle2[i][0] = transformedRectangle2[i][0]
 8003aa8:	4922      	ldr	r1, [pc, #136]	; (8003b34 <transformRectangleAndPointsPlace+0x4fc>)
 8003aaa:	683a      	ldr	r2, [r7, #0]
 8003aac:	4613      	mov	r3, r2
 8003aae:	005b      	lsls	r3, r3, #1
 8003ab0:	4413      	add	r3, r2
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	440b      	add	r3, r1
 8003ab6:	ed93 7a00 	vldr	s14, [r3]
				+ +translation2[0];
 8003aba:	4b1d      	ldr	r3, [pc, #116]	; (8003b30 <transformRectangleAndPointsPlace+0x4f8>)
 8003abc:	edd3 7a00 	vldr	s15, [r3]
 8003ac0:	ee77 7a27 	vadd.f32	s15, s14, s15
		transformedRectangle2[i][0] = transformedRectangle2[i][0]
 8003ac4:	491b      	ldr	r1, [pc, #108]	; (8003b34 <transformRectangleAndPointsPlace+0x4fc>)
 8003ac6:	683a      	ldr	r2, [r7, #0]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	005b      	lsls	r3, r3, #1
 8003acc:	4413      	add	r3, r2
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	440b      	add	r3, r1
 8003ad2:	edc3 7a00 	vstr	s15, [r3]
		transformedRectangle2[i][1] = transformedRectangle2[i][1]
 8003ad6:	4917      	ldr	r1, [pc, #92]	; (8003b34 <transformRectangleAndPointsPlace+0x4fc>)
 8003ad8:	683a      	ldr	r2, [r7, #0]
 8003ada:	4613      	mov	r3, r2
 8003adc:	005b      	lsls	r3, r3, #1
 8003ade:	4413      	add	r3, r2
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	440b      	add	r3, r1
 8003ae4:	3304      	adds	r3, #4
 8003ae6:	ed93 7a00 	vldr	s14, [r3]
				+ translation2[1];
 8003aea:	4b11      	ldr	r3, [pc, #68]	; (8003b30 <transformRectangleAndPointsPlace+0x4f8>)
 8003aec:	edd3 7a01 	vldr	s15, [r3, #4]
 8003af0:	ee77 7a27 	vadd.f32	s15, s14, s15
		transformedRectangle2[i][1] = transformedRectangle2[i][1]
 8003af4:	490f      	ldr	r1, [pc, #60]	; (8003b34 <transformRectangleAndPointsPlace+0x4fc>)
 8003af6:	683a      	ldr	r2, [r7, #0]
 8003af8:	4613      	mov	r3, r2
 8003afa:	005b      	lsls	r3, r3, #1
 8003afc:	4413      	add	r3, r2
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	440b      	add	r3, r1
 8003b02:	3304      	adds	r3, #4
 8003b04:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 5; i++) {
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	603b      	str	r3, [r7, #0]
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	2b04      	cmp	r3, #4
 8003b12:	ddc9      	ble.n	8003aa8 <transformRectangleAndPointsPlace+0x470>
	}

}
 8003b14:	bf00      	nop
 8003b16:	bf00      	nop
 8003b18:	3728      	adds	r7, #40	; 0x28
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	20000330 	.word	0x20000330
 8003b24:	20000c34 	.word	0x20000c34
 8003b28:	20000ca0 	.word	0x20000ca0
 8003b2c:	20000b98 	.word	0x20000b98
 8003b30:	20000b90 	.word	0x20000b90
 8003b34:	20000bf8 	.word	0x20000bf8

08003b38 <flowmodbus>:
		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == 1) {
			TIM2->CNT = 17920;
		}
	}
}
void flowmodbus() {
 8003b38:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003b3c:	b084      	sub	sp, #16
 8003b3e:	af00      	add	r7, sp, #0
	switch (Mobus) {
 8003b40:	4b9e      	ldr	r3, [pc, #632]	; (8003dbc <flowmodbus+0x284>)
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	2b05      	cmp	r3, #5
 8003b46:	f200 8656 	bhi.w	80047f6 <flowmodbus+0xcbe>
 8003b4a:	a201      	add	r2, pc, #4	; (adr r2, 8003b50 <flowmodbus+0x18>)
 8003b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b50:	08003b69 	.word	0x08003b69
 8003b54:	08003cdb 	.word	0x08003cdb
 8003b58:	08003fab 	.word	0x08003fab
 8003b5c:	0800425b 	.word	0x0800425b
 8003b60:	0800426b 	.word	0x0800426b
 8003b64:	08004469 	.word	0x08004469
	case Initial:
		choice = 2;
 8003b68:	4b95      	ldr	r3, [pc, #596]	; (8003dc0 <flowmodbus+0x288>)
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	601a      	str	r2, [r3, #0]
		if (registerFrame[1].U16 == 0b00010) { // Set Place
 8003b6e:	4b95      	ldr	r3, [pc, #596]	; (8003dc4 <flowmodbus+0x28c>)
 8003b70:	885b      	ldrh	r3, [r3, #2]
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d110      	bne.n	8003b98 <flowmodbus+0x60>
			registerFrame[1].U16 = 0; // 0x01 base system reset place tray
 8003b76:	4b93      	ldr	r3, [pc, #588]	; (8003dc4 <flowmodbus+0x28c>)
 8003b78:	2200      	movs	r2, #0
 8003b7a:	805a      	strh	r2, [r3, #2]
			registerFrame[16].U16 = 2; // 0x10 y-axis Set Place
 8003b7c:	4b91      	ldr	r3, [pc, #580]	; (8003dc4 <flowmodbus+0x28c>)
 8003b7e:	2202      	movs	r2, #2
 8003b80:	841a      	strh	r2, [r3, #32]
			Joystick_Control = 1;
 8003b82:	4b91      	ldr	r3, [pc, #580]	; (8003dc8 <flowmodbus+0x290>)
 8003b84:	2201      	movs	r2, #1
 8003b86:	601a      	str	r2, [r3, #0]
			choice = 1;
 8003b88:	4b8d      	ldr	r3, [pc, #564]	; (8003dc0 <flowmodbus+0x288>)
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	601a      	str	r2, [r3, #0]
			//I2C_all();
			Mobus = Jogging_Place;
 8003b8e:	4b8b      	ldr	r3, [pc, #556]	; (8003dbc <flowmodbus+0x284>)
 8003b90:	2201      	movs	r2, #1
 8003b92:	701a      	strb	r2, [r3, #0]
				point_x[b++] = transformedPoints[j][0];
				point_x[b++] = transformedPoints2[j][0];
			}
			Mobus = Run_TrayMode;
		}
		break;
 8003b94:	f000 be2c 	b.w	80047f0 <flowmodbus+0xcb8>
		} else if (registerFrame[1].U16 == 0b00001) { //Set Pick
 8003b98:	4b8a      	ldr	r3, [pc, #552]	; (8003dc4 <flowmodbus+0x28c>)
 8003b9a:	885b      	ldrh	r3, [r3, #2]
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d110      	bne.n	8003bc2 <flowmodbus+0x8a>
			registerFrame[1].U16 = 0; // 0x01 base system reset place tray
 8003ba0:	4b88      	ldr	r3, [pc, #544]	; (8003dc4 <flowmodbus+0x28c>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	805a      	strh	r2, [r3, #2]
			registerFrame[16].U16 = 1; // 0x10 y-axis Set Pick
 8003ba6:	4b87      	ldr	r3, [pc, #540]	; (8003dc4 <flowmodbus+0x28c>)
 8003ba8:	2201      	movs	r2, #1
 8003baa:	841a      	strh	r2, [r3, #32]
			Joystick_Control = 1;
 8003bac:	4b86      	ldr	r3, [pc, #536]	; (8003dc8 <flowmodbus+0x290>)
 8003bae:	2201      	movs	r2, #1
 8003bb0:	601a      	str	r2, [r3, #0]
			choice = 1;
 8003bb2:	4b83      	ldr	r3, [pc, #524]	; (8003dc0 <flowmodbus+0x288>)
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	601a      	str	r2, [r3, #0]
			Mobus = Jogging_Pick;
 8003bb8:	4b80      	ldr	r3, [pc, #512]	; (8003dbc <flowmodbus+0x284>)
 8003bba:	2202      	movs	r2, #2
 8003bbc:	701a      	strb	r2, [r3, #0]
		break;
 8003bbe:	f000 be17 	b.w	80047f0 <flowmodbus+0xcb8>
		} else if (registerFrame[1].U16 == 0b10000) { // Run point Mode
 8003bc2:	4b80      	ldr	r3, [pc, #512]	; (8003dc4 <flowmodbus+0x28c>)
 8003bc4:	885b      	ldrh	r3, [r3, #2]
 8003bc6:	2b10      	cmp	r3, #16
 8003bc8:	d110      	bne.n	8003bec <flowmodbus+0xb4>
			registerFrame[1].U16 = 0; // base system run point mode reset
 8003bca:	4b7e      	ldr	r3, [pc, #504]	; (8003dc4 <flowmodbus+0x28c>)
 8003bcc:	2200      	movs	r2, #0
 8003bce:	805a      	strh	r2, [r3, #2]
			registerFrame[16].U16 = 16; // y-axis moving status go point x
 8003bd0:	4b7c      	ldr	r3, [pc, #496]	; (8003dc4 <flowmodbus+0x28c>)
 8003bd2:	2210      	movs	r2, #16
 8003bd4:	841a      	strh	r2, [r3, #32]
			Joystick_Control = 0;
 8003bd6:	4b7c      	ldr	r3, [pc, #496]	; (8003dc8 <flowmodbus+0x290>)
 8003bd8:	2200      	movs	r2, #0
 8003bda:	601a      	str	r2, [r3, #0]
			choice = 1;
 8003bdc:	4b78      	ldr	r3, [pc, #480]	; (8003dc0 <flowmodbus+0x288>)
 8003bde:	2201      	movs	r2, #1
 8003be0:	601a      	str	r2, [r3, #0]
			Mobus = Run_PointMode;
 8003be2:	4b76      	ldr	r3, [pc, #472]	; (8003dbc <flowmodbus+0x284>)
 8003be4:	2204      	movs	r2, #4
 8003be6:	701a      	strb	r2, [r3, #0]
		break;
 8003be8:	f000 be02 	b.w	80047f0 <flowmodbus+0xcb8>
		} else if (registerFrame[1].U16 == 0b00100) { // Set Home
 8003bec:	4b75      	ldr	r3, [pc, #468]	; (8003dc4 <flowmodbus+0x28c>)
 8003bee:	885b      	ldrh	r3, [r3, #2]
 8003bf0:	2b04      	cmp	r3, #4
 8003bf2:	d107      	bne.n	8003c04 <flowmodbus+0xcc>
			registerFrame[1].U16 = 0;
 8003bf4:	4b73      	ldr	r3, [pc, #460]	; (8003dc4 <flowmodbus+0x28c>)
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	805a      	strh	r2, [r3, #2]
			Mobus = Home;
 8003bfa:	4b70      	ldr	r3, [pc, #448]	; (8003dbc <flowmodbus+0x284>)
 8003bfc:	2203      	movs	r2, #3
 8003bfe:	701a      	strb	r2, [r3, #0]
		break;
 8003c00:	f000 bdf6 	b.w	80047f0 <flowmodbus+0xcb8>
		} else if (registerFrame[1].U16 == 0b01000) {
 8003c04:	4b6f      	ldr	r3, [pc, #444]	; (8003dc4 <flowmodbus+0x28c>)
 8003c06:	885b      	ldrh	r3, [r3, #2]
 8003c08:	2b08      	cmp	r3, #8
 8003c0a:	f040 85f1 	bne.w	80047f0 <flowmodbus+0xcb8>
			choice = 2;
 8003c0e:	4b6c      	ldr	r3, [pc, #432]	; (8003dc0 <flowmodbus+0x288>)
 8003c10:	2202      	movs	r2, #2
 8003c12:	601a      	str	r2, [r3, #0]
			plustray = -1;
 8003c14:	4b6d      	ldr	r3, [pc, #436]	; (8003dcc <flowmodbus+0x294>)
 8003c16:	f04f 32ff 	mov.w	r2, #4294967295
 8003c1a:	601a      	str	r2, [r3, #0]
			CaseTray = 0;
 8003c1c:	4b6c      	ldr	r3, [pc, #432]	; (8003dd0 <flowmodbus+0x298>)
 8003c1e:	2200      	movs	r2, #0
 8003c20:	601a      	str	r2, [r3, #0]
			registerFrame[1].U16 = 0;
 8003c22:	4b68      	ldr	r3, [pc, #416]	; (8003dc4 <flowmodbus+0x28c>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	805a      	strh	r2, [r3, #2]
			k = 0;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	607b      	str	r3, [r7, #4]
			b = 0;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	603b      	str	r3, [r7, #0]
			for (i = 0; i < 9; i++) {
 8003c30:	2300      	movs	r3, #0
 8003c32:	60fb      	str	r3, [r7, #12]
 8003c34:	e022      	b.n	8003c7c <flowmodbus+0x144>
				point_y[k++] = transformedPoints[i][1];
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	1c53      	adds	r3, r2, #1
 8003c3a:	607b      	str	r3, [r7, #4]
 8003c3c:	4865      	ldr	r0, [pc, #404]	; (8003dd4 <flowmodbus+0x29c>)
 8003c3e:	68f9      	ldr	r1, [r7, #12]
 8003c40:	460b      	mov	r3, r1
 8003c42:	005b      	lsls	r3, r3, #1
 8003c44:	440b      	add	r3, r1
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	4403      	add	r3, r0
 8003c4a:	3304      	adds	r3, #4
 8003c4c:	6819      	ldr	r1, [r3, #0]
 8003c4e:	4862      	ldr	r0, [pc, #392]	; (8003dd8 <flowmodbus+0x2a0>)
 8003c50:	0093      	lsls	r3, r2, #2
 8003c52:	4403      	add	r3, r0
 8003c54:	6019      	str	r1, [r3, #0]
				point_y[k++] = transformedPoints2[i][1];
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	1c53      	adds	r3, r2, #1
 8003c5a:	607b      	str	r3, [r7, #4]
 8003c5c:	485f      	ldr	r0, [pc, #380]	; (8003ddc <flowmodbus+0x2a4>)
 8003c5e:	68f9      	ldr	r1, [r7, #12]
 8003c60:	460b      	mov	r3, r1
 8003c62:	005b      	lsls	r3, r3, #1
 8003c64:	440b      	add	r3, r1
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	4403      	add	r3, r0
 8003c6a:	3304      	adds	r3, #4
 8003c6c:	6819      	ldr	r1, [r3, #0]
 8003c6e:	485a      	ldr	r0, [pc, #360]	; (8003dd8 <flowmodbus+0x2a0>)
 8003c70:	0093      	lsls	r3, r2, #2
 8003c72:	4403      	add	r3, r0
 8003c74:	6019      	str	r1, [r3, #0]
			for (i = 0; i < 9; i++) {
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	60fb      	str	r3, [r7, #12]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2b08      	cmp	r3, #8
 8003c80:	ddd9      	ble.n	8003c36 <flowmodbus+0xfe>
			for (j = 0; j < 9; j++) {
 8003c82:	2300      	movs	r3, #0
 8003c84:	60bb      	str	r3, [r7, #8]
 8003c86:	e020      	b.n	8003cca <flowmodbus+0x192>
				point_x[b++] = transformedPoints[j][0];
 8003c88:	683a      	ldr	r2, [r7, #0]
 8003c8a:	1c53      	adds	r3, r2, #1
 8003c8c:	603b      	str	r3, [r7, #0]
 8003c8e:	4851      	ldr	r0, [pc, #324]	; (8003dd4 <flowmodbus+0x29c>)
 8003c90:	68b9      	ldr	r1, [r7, #8]
 8003c92:	460b      	mov	r3, r1
 8003c94:	005b      	lsls	r3, r3, #1
 8003c96:	440b      	add	r3, r1
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	4403      	add	r3, r0
 8003c9c:	6819      	ldr	r1, [r3, #0]
 8003c9e:	4850      	ldr	r0, [pc, #320]	; (8003de0 <flowmodbus+0x2a8>)
 8003ca0:	0093      	lsls	r3, r2, #2
 8003ca2:	4403      	add	r3, r0
 8003ca4:	6019      	str	r1, [r3, #0]
				point_x[b++] = transformedPoints2[j][0];
 8003ca6:	683a      	ldr	r2, [r7, #0]
 8003ca8:	1c53      	adds	r3, r2, #1
 8003caa:	603b      	str	r3, [r7, #0]
 8003cac:	484b      	ldr	r0, [pc, #300]	; (8003ddc <flowmodbus+0x2a4>)
 8003cae:	68b9      	ldr	r1, [r7, #8]
 8003cb0:	460b      	mov	r3, r1
 8003cb2:	005b      	lsls	r3, r3, #1
 8003cb4:	440b      	add	r3, r1
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	4403      	add	r3, r0
 8003cba:	6819      	ldr	r1, [r3, #0]
 8003cbc:	4848      	ldr	r0, [pc, #288]	; (8003de0 <flowmodbus+0x2a8>)
 8003cbe:	0093      	lsls	r3, r2, #2
 8003cc0:	4403      	add	r3, r0
 8003cc2:	6019      	str	r1, [r3, #0]
			for (j = 0; j < 9; j++) {
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	3301      	adds	r3, #1
 8003cc8:	60bb      	str	r3, [r7, #8]
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	2b08      	cmp	r3, #8
 8003cce:	dddb      	ble.n	8003c88 <flowmodbus+0x150>
			Mobus = Run_TrayMode;
 8003cd0:	4b3a      	ldr	r3, [pc, #232]	; (8003dbc <flowmodbus+0x284>)
 8003cd2:	2205      	movs	r2, #5
 8003cd4:	701a      	strb	r2, [r3, #0]
		break;
 8003cd6:	f000 bd8b 	b.w	80047f0 <flowmodbus+0xcb8>
	case Jogging_Place:
		//y-axis jogging
		if (Joystick_AND_Sensor[1] >= 3150) {
 8003cda:	4b42      	ldr	r3, [pc, #264]	; (8003de4 <flowmodbus+0x2ac>)
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f640 424d 	movw	r2, #3149	; 0xc4d
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d90a      	bls.n	8003cfc <flowmodbus+0x1c4>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, JoystickSpeed);
 8003ce6:	4b40      	ldr	r3, [pc, #256]	; (8003de8 <flowmodbus+0x2b0>)
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	4b40      	ldr	r3, [pc, #256]	; (8003dec <flowmodbus+0x2b4>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	2180      	movs	r1, #128	; 0x80
 8003cf4:	483e      	ldr	r0, [pc, #248]	; (8003df0 <flowmodbus+0x2b8>)
 8003cf6:	f002 feb9 	bl	8006a6c <HAL_GPIO_WritePin>
 8003cfa:	e017      	b.n	8003d2c <flowmodbus+0x1f4>
		} else if (Joystick_AND_Sensor[1] <= 100) {
 8003cfc:	4b39      	ldr	r3, [pc, #228]	; (8003de4 <flowmodbus+0x2ac>)
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	2b64      	cmp	r3, #100	; 0x64
 8003d02:	d80a      	bhi.n	8003d1a <flowmodbus+0x1e2>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, JoystickSpeed);
 8003d04:	4b38      	ldr	r3, [pc, #224]	; (8003de8 <flowmodbus+0x2b0>)
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	4b38      	ldr	r3, [pc, #224]	; (8003dec <flowmodbus+0x2b4>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8003d0e:	2201      	movs	r2, #1
 8003d10:	2180      	movs	r1, #128	; 0x80
 8003d12:	4837      	ldr	r0, [pc, #220]	; (8003df0 <flowmodbus+0x2b8>)
 8003d14:	f002 feaa 	bl	8006a6c <HAL_GPIO_WritePin>
 8003d18:	e008      	b.n	8003d2c <flowmodbus+0x1f4>
		} else {
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 8003d1a:	4b34      	ldr	r3, [pc, #208]	; (8003dec <flowmodbus+0x2b4>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8003d22:	2200      	movs	r2, #0
 8003d24:	2180      	movs	r1, #128	; 0x80
 8003d26:	4832      	ldr	r0, [pc, #200]	; (8003df0 <flowmodbus+0x2b8>)
 8003d28:	f002 fea0 	bl	8006a6c <HAL_GPIO_WritePin>
		}
		//x-axis jogging
		if (Joystick_AND_Sensor[0] >= 3150) {
 8003d2c:	4b2d      	ldr	r3, [pc, #180]	; (8003de4 <flowmodbus+0x2ac>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f640 424d 	movw	r2, #3149	; 0xc4d
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d904      	bls.n	8003d42 <flowmodbus+0x20a>
			registerFrame[64].U16 = 8;
 8003d38:	4b22      	ldr	r3, [pc, #136]	; (8003dc4 <flowmodbus+0x28c>)
 8003d3a:	2208      	movs	r2, #8
 8003d3c:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 8003d40:	e00c      	b.n	8003d5c <flowmodbus+0x224>
		} else if (Joystick_AND_Sensor[0] <= 100) {
 8003d42:	4b28      	ldr	r3, [pc, #160]	; (8003de4 <flowmodbus+0x2ac>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	2b64      	cmp	r3, #100	; 0x64
 8003d48:	d804      	bhi.n	8003d54 <flowmodbus+0x21c>
			registerFrame[64].U16 = 4;
 8003d4a:	4b1e      	ldr	r3, [pc, #120]	; (8003dc4 <flowmodbus+0x28c>)
 8003d4c:	2204      	movs	r2, #4
 8003d4e:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 8003d52:	e003      	b.n	8003d5c <flowmodbus+0x224>
		} else {
			registerFrame[64].U16 = 0;
 8003d54:	4b1b      	ldr	r3, [pc, #108]	; (8003dc4 <flowmodbus+0x28c>)
 8003d56:	2200      	movs	r2, #0
 8003d58:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		}

		// Set position
		buttonState = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5);
 8003d5c:	2120      	movs	r1, #32
 8003d5e:	4825      	ldr	r0, [pc, #148]	; (8003df4 <flowmodbus+0x2bc>)
 8003d60:	f002 fe6c 	bl	8006a3c <HAL_GPIO_ReadPin>
 8003d64:	4603      	mov	r3, r0
 8003d66:	461a      	mov	r2, r3
 8003d68:	4b23      	ldr	r3, [pc, #140]	; (8003df8 <flowmodbus+0x2c0>)
 8003d6a:	701a      	strb	r2, [r3, #0]
		if (buttonState != lastButtonState) {
 8003d6c:	4b22      	ldr	r3, [pc, #136]	; (8003df8 <flowmodbus+0x2c0>)
 8003d6e:	781a      	ldrb	r2, [r3, #0]
 8003d70:	4b22      	ldr	r3, [pc, #136]	; (8003dfc <flowmodbus+0x2c4>)
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	f000 8112 	beq.w	8003f9e <flowmodbus+0x466>
			// Button press is valid, perform desired action
			if (CheckTray == 0) {
 8003d7a:	4b21      	ldr	r3, [pc, #132]	; (8003e00 <flowmodbus+0x2c8>)
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	f040 8082 	bne.w	8003e88 <flowmodbus+0x350>
				if (registerFrame[68].U16 > 60000) {
 8003d84:	4b0f      	ldr	r3, [pc, #60]	; (8003dc4 <flowmodbus+0x28c>)
 8003d86:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003d8a:	f64e 2260 	movw	r2, #60000	; 0xea60
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d93c      	bls.n	8003e0c <flowmodbus+0x2d4>
					posx = registerFrame[68].U16 - UINT16_MAX - 1;
 8003d92:	4b0c      	ldr	r3, [pc, #48]	; (8003dc4 <flowmodbus+0x28c>)
 8003d94:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003d98:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8003d9c:	4a19      	ldr	r2, [pc, #100]	; (8003e04 <flowmodbus+0x2cc>)
 8003d9e:	6013      	str	r3, [r2, #0]
					bottom_left_jog2[0] = (float) (posx) / 10;
 8003da0:	4b18      	ldr	r3, [pc, #96]	; (8003e04 <flowmodbus+0x2cc>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	ee07 3a90 	vmov	s15, r3
 8003da8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003dac:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003db0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003db4:	4b14      	ldr	r3, [pc, #80]	; (8003e08 <flowmodbus+0x2d0>)
 8003db6:	edc3 7a00 	vstr	s15, [r3]
 8003dba:	e03a      	b.n	8003e32 <flowmodbus+0x2fa>
 8003dbc:	20000d28 	.word	0x20000d28
 8003dc0:	200009a8 	.word	0x200009a8
 8003dc4:	20001204 	.word	0x20001204
 8003dc8:	2000037c 	.word	0x2000037c
 8003dcc:	20000200 	.word	0x20000200
 8003dd0:	20000998 	.word	0x20000998
 8003dd4:	20000aec 	.word	0x20000aec
 8003dd8:	2000024c 	.word	0x2000024c
 8003ddc:	20000ca0 	.word	0x20000ca0
 8003de0:	20000204 	.word	0x20000204
 8003de4:	200012ac 	.word	0x200012ac
 8003de8:	20000380 	.word	0x20000380
 8003dec:	200006a4 	.word	0x200006a4
 8003df0:	40020000 	.word	0x40020000
 8003df4:	40020800 	.word	0x40020800
 8003df8:	200009af 	.word	0x200009af
 8003dfc:	200009ae 	.word	0x200009ae
 8003e00:	200012bc 	.word	0x200012bc
 8003e04:	200009c4 	.word	0x200009c4
 8003e08:	20000d18 	.word	0x20000d18
				} else {
					posx = registerFrame[68].U16;
 8003e0c:	4ba2      	ldr	r3, [pc, #648]	; (8004098 <flowmodbus+0x560>)
 8003e0e:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003e12:	461a      	mov	r2, r3
 8003e14:	4ba1      	ldr	r3, [pc, #644]	; (800409c <flowmodbus+0x564>)
 8003e16:	601a      	str	r2, [r3, #0]
					bottom_left_jog2[0] = (float) (posx) / 10;
 8003e18:	4ba0      	ldr	r3, [pc, #640]	; (800409c <flowmodbus+0x564>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	ee07 3a90 	vmov	s15, r3
 8003e20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e24:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003e28:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e2c:	4b9c      	ldr	r3, [pc, #624]	; (80040a0 <flowmodbus+0x568>)
 8003e2e:	edc3 7a00 	vstr	s15, [r3]
				} // Calculate Point x-axis
				bottom_left_jog2[1] = (float) (ReadDegree - 350); // Calulate Point y-axis
 8003e32:	4b9c      	ldr	r3, [pc, #624]	; (80040a4 <flowmodbus+0x56c>)
 8003e34:	edd3 7a00 	vldr	s15, [r3]
 8003e38:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 80040a8 <flowmodbus+0x570>
 8003e3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003e40:	4b97      	ldr	r3, [pc, #604]	; (80040a0 <flowmodbus+0x568>)
 8003e42:	edc3 7a01 	vstr	s15, [r3, #4]
				registerFrame[35].U16 = (int) posx; // Place Tray Origin x
 8003e46:	4b95      	ldr	r3, [pc, #596]	; (800409c <flowmodbus+0x564>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	b29a      	uxth	r2, r3
 8003e4c:	4b92      	ldr	r3, [pc, #584]	; (8004098 <flowmodbus+0x560>)
 8003e4e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
				registerFrame[36].U16 = (int) (ReadDegree - 350) * 10; // Place Tray Origin y
 8003e52:	4b94      	ldr	r3, [pc, #592]	; (80040a4 <flowmodbus+0x56c>)
 8003e54:	edd3 7a00 	vldr	s15, [r3]
 8003e58:	ed9f 7a93 	vldr	s14, [pc, #588]	; 80040a8 <flowmodbus+0x570>
 8003e5c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003e60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e64:	ee17 3a90 	vmov	r3, s15
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	0092      	lsls	r2, r2, #2
 8003e6e:	4413      	add	r3, r2
 8003e70:	005b      	lsls	r3, r3, #1
 8003e72:	b29a      	uxth	r2, r3
 8003e74:	4b88      	ldr	r3, [pc, #544]	; (8004098 <flowmodbus+0x560>)
 8003e76:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
				CheckTray++;
 8003e7a:	4b8c      	ldr	r3, [pc, #560]	; (80040ac <flowmodbus+0x574>)
 8003e7c:	781b      	ldrb	r3, [r3, #0]
 8003e7e:	3301      	adds	r3, #1
 8003e80:	b2da      	uxtb	r2, r3
 8003e82:	4b8a      	ldr	r3, [pc, #552]	; (80040ac <flowmodbus+0x574>)
 8003e84:	701a      	strb	r2, [r3, #0]
 8003e86:	e08a      	b.n	8003f9e <flowmodbus+0x466>
			} else if (CheckTray == 1) {
 8003e88:	4b88      	ldr	r3, [pc, #544]	; (80040ac <flowmodbus+0x574>)
 8003e8a:	781b      	ldrb	r3, [r3, #0]
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d152      	bne.n	8003f36 <flowmodbus+0x3fe>
				if (registerFrame[68].U16 > 60000) {
 8003e90:	4b81      	ldr	r3, [pc, #516]	; (8004098 <flowmodbus+0x560>)
 8003e92:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003e96:	f64e 2260 	movw	r2, #60000	; 0xea60
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d914      	bls.n	8003ec8 <flowmodbus+0x390>
					posx = registerFrame[68].U16 - UINT16_MAX - 1;
 8003e9e:	4b7e      	ldr	r3, [pc, #504]	; (8004098 <flowmodbus+0x560>)
 8003ea0:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003ea4:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8003ea8:	4a7c      	ldr	r2, [pc, #496]	; (800409c <flowmodbus+0x564>)
 8003eaa:	6013      	str	r3, [r2, #0]
					bottom_right_jog2[0] = (float) (posx) / 10;
 8003eac:	4b7b      	ldr	r3, [pc, #492]	; (800409c <flowmodbus+0x564>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	ee07 3a90 	vmov	s15, r3
 8003eb4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003eb8:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003ebc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ec0:	4b7b      	ldr	r3, [pc, #492]	; (80040b0 <flowmodbus+0x578>)
 8003ec2:	edc3 7a00 	vstr	s15, [r3]
 8003ec6:	e012      	b.n	8003eee <flowmodbus+0x3b6>
				} else {
					posx = registerFrame[68].U16;
 8003ec8:	4b73      	ldr	r3, [pc, #460]	; (8004098 <flowmodbus+0x560>)
 8003eca:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003ece:	461a      	mov	r2, r3
 8003ed0:	4b72      	ldr	r3, [pc, #456]	; (800409c <flowmodbus+0x564>)
 8003ed2:	601a      	str	r2, [r3, #0]
					bottom_right_jog2[0] = (float) (posx) / 10;
 8003ed4:	4b71      	ldr	r3, [pc, #452]	; (800409c <flowmodbus+0x564>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	ee07 3a90 	vmov	s15, r3
 8003edc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ee0:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003ee4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ee8:	4b71      	ldr	r3, [pc, #452]	; (80040b0 <flowmodbus+0x578>)
 8003eea:	edc3 7a00 	vstr	s15, [r3]
				}
				posx = registerFrame[68].U16;
 8003eee:	4b6a      	ldr	r3, [pc, #424]	; (8004098 <flowmodbus+0x560>)
 8003ef0:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	4b69      	ldr	r3, [pc, #420]	; (800409c <flowmodbus+0x564>)
 8003ef8:	601a      	str	r2, [r3, #0]
				bottom_right_jog2[0] = (float) (posx) / 10;
 8003efa:	4b68      	ldr	r3, [pc, #416]	; (800409c <flowmodbus+0x564>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	ee07 3a90 	vmov	s15, r3
 8003f02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f06:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003f0a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f0e:	4b68      	ldr	r3, [pc, #416]	; (80040b0 <flowmodbus+0x578>)
 8003f10:	edc3 7a00 	vstr	s15, [r3]
				bottom_right_jog2[1] = (float) (ReadDegree - 350); // Calculate Point y-axis
 8003f14:	4b63      	ldr	r3, [pc, #396]	; (80040a4 <flowmodbus+0x56c>)
 8003f16:	edd3 7a00 	vldr	s15, [r3]
 8003f1a:	ed9f 7a63 	vldr	s14, [pc, #396]	; 80040a8 <flowmodbus+0x570>
 8003f1e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003f22:	4b63      	ldr	r3, [pc, #396]	; (80040b0 <flowmodbus+0x578>)
 8003f24:	edc3 7a01 	vstr	s15, [r3, #4]
				CheckTray++;
 8003f28:	4b60      	ldr	r3, [pc, #384]	; (80040ac <flowmodbus+0x574>)
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	3301      	adds	r3, #1
 8003f2e:	b2da      	uxtb	r2, r3
 8003f30:	4b5e      	ldr	r3, [pc, #376]	; (80040ac <flowmodbus+0x574>)
 8003f32:	701a      	strb	r2, [r3, #0]
 8003f34:	e033      	b.n	8003f9e <flowmodbus+0x466>
			} else if (CheckTray == 2) {
 8003f36:	4b5d      	ldr	r3, [pc, #372]	; (80040ac <flowmodbus+0x574>)
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d12f      	bne.n	8003f9e <flowmodbus+0x466>
				transformRectangleAndPointsPlace();
 8003f3e:	f7ff fb7b 	bl	8003638 <transformRectangleAndPointsPlace>
				orenationtray = abs((theta2) * 57.2958 * 100);
 8003f42:	4b5c      	ldr	r3, [pc, #368]	; (80040b4 <flowmodbus+0x57c>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7fc faaa 	bl	80004a0 <__aeabi_f2d>
 8003f4c:	a350      	add	r3, pc, #320	; (adr r3, 8004090 <flowmodbus+0x558>)
 8003f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f52:	f7fc fafd 	bl	8000550 <__aeabi_dmul>
 8003f56:	4602      	mov	r2, r0
 8003f58:	460b      	mov	r3, r1
 8003f5a:	4610      	mov	r0, r2
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	f04f 0200 	mov.w	r2, #0
 8003f62:	4b55      	ldr	r3, [pc, #340]	; (80040b8 <flowmodbus+0x580>)
 8003f64:	f7fc faf4 	bl	8000550 <__aeabi_dmul>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	460b      	mov	r3, r1
 8003f6c:	4610      	mov	r0, r2
 8003f6e:	4619      	mov	r1, r3
 8003f70:	f7fc fd9e 	bl	8000ab0 <__aeabi_d2iz>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	bfb8      	it	lt
 8003f7a:	425b      	neglt	r3, r3
 8003f7c:	4a4f      	ldr	r2, [pc, #316]	; (80040bc <flowmodbus+0x584>)
 8003f7e:	6013      	str	r3, [r2, #0]
				registerFrame[37].U16 = orenationtray;
 8003f80:	4b4e      	ldr	r3, [pc, #312]	; (80040bc <flowmodbus+0x584>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	b29a      	uxth	r2, r3
 8003f86:	4b44      	ldr	r3, [pc, #272]	; (8004098 <flowmodbus+0x560>)
 8003f88:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
				registerFrame[16].U16 = 0; //0x10 y-status jogging fisnish reset to 0
 8003f8c:	4b42      	ldr	r3, [pc, #264]	; (8004098 <flowmodbus+0x560>)
 8003f8e:	2200      	movs	r2, #0
 8003f90:	841a      	strh	r2, [r3, #32]
				CheckTray = 0;
 8003f92:	4b46      	ldr	r3, [pc, #280]	; (80040ac <flowmodbus+0x574>)
 8003f94:	2200      	movs	r2, #0
 8003f96:	701a      	strb	r2, [r3, #0]
				Mobus = Initial;
 8003f98:	4b49      	ldr	r3, [pc, #292]	; (80040c0 <flowmodbus+0x588>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	701a      	strb	r2, [r3, #0]
			}
		}

		// Update the previous state
		lastButtonState = buttonState;
 8003f9e:	4b49      	ldr	r3, [pc, #292]	; (80040c4 <flowmodbus+0x58c>)
 8003fa0:	781a      	ldrb	r2, [r3, #0]
 8003fa2:	4b49      	ldr	r3, [pc, #292]	; (80040c8 <flowmodbus+0x590>)
 8003fa4:	701a      	strb	r2, [r3, #0]
		break;
 8003fa6:	f000 bc26 	b.w	80047f6 <flowmodbus+0xcbe>
	case Jogging_Pick:
		//y-axis jogging
		if (Joystick_AND_Sensor[1] >= 3150) {
 8003faa:	4b48      	ldr	r3, [pc, #288]	; (80040cc <flowmodbus+0x594>)
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f640 424d 	movw	r2, #3149	; 0xc4d
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d90a      	bls.n	8003fcc <flowmodbus+0x494>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, JoystickSpeed);
 8003fb6:	4b46      	ldr	r3, [pc, #280]	; (80040d0 <flowmodbus+0x598>)
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	4b46      	ldr	r3, [pc, #280]	; (80040d4 <flowmodbus+0x59c>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	2180      	movs	r1, #128	; 0x80
 8003fc4:	4844      	ldr	r0, [pc, #272]	; (80040d8 <flowmodbus+0x5a0>)
 8003fc6:	f002 fd51 	bl	8006a6c <HAL_GPIO_WritePin>
 8003fca:	e017      	b.n	8003ffc <flowmodbus+0x4c4>
		} else if (Joystick_AND_Sensor[1] <= 100) {
 8003fcc:	4b3f      	ldr	r3, [pc, #252]	; (80040cc <flowmodbus+0x594>)
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	2b64      	cmp	r3, #100	; 0x64
 8003fd2:	d80a      	bhi.n	8003fea <flowmodbus+0x4b2>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, JoystickSpeed);
 8003fd4:	4b3e      	ldr	r3, [pc, #248]	; (80040d0 <flowmodbus+0x598>)
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	4b3e      	ldr	r3, [pc, #248]	; (80040d4 <flowmodbus+0x59c>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8003fde:	2201      	movs	r2, #1
 8003fe0:	2180      	movs	r1, #128	; 0x80
 8003fe2:	483d      	ldr	r0, [pc, #244]	; (80040d8 <flowmodbus+0x5a0>)
 8003fe4:	f002 fd42 	bl	8006a6c <HAL_GPIO_WritePin>
 8003fe8:	e008      	b.n	8003ffc <flowmodbus+0x4c4>
		} else {
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 8003fea:	4b3a      	ldr	r3, [pc, #232]	; (80040d4 <flowmodbus+0x59c>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	2180      	movs	r1, #128	; 0x80
 8003ff6:	4838      	ldr	r0, [pc, #224]	; (80040d8 <flowmodbus+0x5a0>)
 8003ff8:	f002 fd38 	bl	8006a6c <HAL_GPIO_WritePin>
		}
		//x-axis jogging
		if (Joystick_AND_Sensor[0] >= 3150) {
 8003ffc:	4b33      	ldr	r3, [pc, #204]	; (80040cc <flowmodbus+0x594>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f640 424d 	movw	r2, #3149	; 0xc4d
 8004004:	4293      	cmp	r3, r2
 8004006:	d904      	bls.n	8004012 <flowmodbus+0x4da>
			registerFrame[64].U16 = 8;
 8004008:	4b23      	ldr	r3, [pc, #140]	; (8004098 <flowmodbus+0x560>)
 800400a:	2208      	movs	r2, #8
 800400c:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 8004010:	e00c      	b.n	800402c <flowmodbus+0x4f4>
		} else if (Joystick_AND_Sensor[0] <= 100) {
 8004012:	4b2e      	ldr	r3, [pc, #184]	; (80040cc <flowmodbus+0x594>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2b64      	cmp	r3, #100	; 0x64
 8004018:	d804      	bhi.n	8004024 <flowmodbus+0x4ec>
			registerFrame[64].U16 = 4;
 800401a:	4b1f      	ldr	r3, [pc, #124]	; (8004098 <flowmodbus+0x560>)
 800401c:	2204      	movs	r2, #4
 800401e:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 8004022:	e003      	b.n	800402c <flowmodbus+0x4f4>
		} else {
			registerFrame[64].U16 = 0;
 8004024:	4b1c      	ldr	r3, [pc, #112]	; (8004098 <flowmodbus+0x560>)
 8004026:	2200      	movs	r2, #0
 8004028:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		}

		// Set position
		buttonState = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5);
 800402c:	2120      	movs	r1, #32
 800402e:	482b      	ldr	r0, [pc, #172]	; (80040dc <flowmodbus+0x5a4>)
 8004030:	f002 fd04 	bl	8006a3c <HAL_GPIO_ReadPin>
 8004034:	4603      	mov	r3, r0
 8004036:	461a      	mov	r2, r3
 8004038:	4b22      	ldr	r3, [pc, #136]	; (80040c4 <flowmodbus+0x58c>)
 800403a:	701a      	strb	r2, [r3, #0]
		if (buttonState != lastButtonState) {
 800403c:	4b21      	ldr	r3, [pc, #132]	; (80040c4 <flowmodbus+0x58c>)
 800403e:	781a      	ldrb	r2, [r3, #0]
 8004040:	4b21      	ldr	r3, [pc, #132]	; (80040c8 <flowmodbus+0x590>)
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	429a      	cmp	r2, r3
 8004046:	f000 8103 	beq.w	8004250 <flowmodbus+0x718>
			// Button press is valid, perform desired action
			if (CheckTray == 0) {
 800404a:	4b18      	ldr	r3, [pc, #96]	; (80040ac <flowmodbus+0x574>)
 800404c:	781b      	ldrb	r3, [r3, #0]
 800404e:	2b00      	cmp	r3, #0
 8004050:	f040 8086 	bne.w	8004160 <flowmodbus+0x628>
				if (registerFrame[68].U16 > 60000) {
 8004054:	4b10      	ldr	r3, [pc, #64]	; (8004098 <flowmodbus+0x560>)
 8004056:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800405a:	f64e 2260 	movw	r2, #60000	; 0xea60
 800405e:	4293      	cmp	r3, r2
 8004060:	d940      	bls.n	80040e4 <flowmodbus+0x5ac>
					posx = registerFrame[68].U16 - UINT16_MAX - 1;
 8004062:	4b0d      	ldr	r3, [pc, #52]	; (8004098 <flowmodbus+0x560>)
 8004064:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8004068:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 800406c:	4a0b      	ldr	r2, [pc, #44]	; (800409c <flowmodbus+0x564>)
 800406e:	6013      	str	r3, [r2, #0]
					bottom_left_jog[0] = (float) (posx) / 10;
 8004070:	4b0a      	ldr	r3, [pc, #40]	; (800409c <flowmodbus+0x564>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	ee07 3a90 	vmov	s15, r3
 8004078:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800407c:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8004080:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004084:	4b16      	ldr	r3, [pc, #88]	; (80040e0 <flowmodbus+0x5a8>)
 8004086:	edc3 7a00 	vstr	s15, [r3]
 800408a:	e03e      	b.n	800410a <flowmodbus+0x5d2>
 800408c:	f3af 8000 	nop.w
 8004090:	c63f1412 	.word	0xc63f1412
 8004094:	404ca5dc 	.word	0x404ca5dc
 8004098:	20001204 	.word	0x20001204
 800409c:	200009c4 	.word	0x200009c4
 80040a0:	20000d18 	.word	0x20000d18
 80040a4:	20001330 	.word	0x20001330
 80040a8:	43af0000 	.word	0x43af0000
 80040ac:	200012bc 	.word	0x200012bc
 80040b0:	20000d20 	.word	0x20000d20
 80040b4:	20000d10 	.word	0x20000d10
 80040b8:	40590000 	.word	0x40590000
 80040bc:	200009c8 	.word	0x200009c8
 80040c0:	20000d28 	.word	0x20000d28
 80040c4:	200009af 	.word	0x200009af
 80040c8:	200009ae 	.word	0x200009ae
 80040cc:	200012ac 	.word	0x200012ac
 80040d0:	20000380 	.word	0x20000380
 80040d4:	200006a4 	.word	0x200006a4
 80040d8:	40020000 	.word	0x40020000
 80040dc:	40020800 	.word	0x40020800
 80040e0:	20000b64 	.word	0x20000b64
				} else {
					posx = registerFrame[68].U16;
 80040e4:	4b7c      	ldr	r3, [pc, #496]	; (80042d8 <flowmodbus+0x7a0>)
 80040e6:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80040ea:	461a      	mov	r2, r3
 80040ec:	4b7b      	ldr	r3, [pc, #492]	; (80042dc <flowmodbus+0x7a4>)
 80040ee:	601a      	str	r2, [r3, #0]
					bottom_left_jog[0] = (float) (posx) / 10;
 80040f0:	4b7a      	ldr	r3, [pc, #488]	; (80042dc <flowmodbus+0x7a4>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	ee07 3a90 	vmov	s15, r3
 80040f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80040fc:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8004100:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004104:	4b76      	ldr	r3, [pc, #472]	; (80042e0 <flowmodbus+0x7a8>)
 8004106:	edc3 7a00 	vstr	s15, [r3]
				}
				bottom_left_jog[1] = ((float) ReadDegree - 350); // Calulate Point y-axis
 800410a:	4b76      	ldr	r3, [pc, #472]	; (80042e4 <flowmodbus+0x7ac>)
 800410c:	edd3 7a00 	vldr	s15, [r3]
 8004110:	ed9f 7a75 	vldr	s14, [pc, #468]	; 80042e8 <flowmodbus+0x7b0>
 8004114:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004118:	4b71      	ldr	r3, [pc, #452]	; (80042e0 <flowmodbus+0x7a8>)
 800411a:	edc3 7a01 	vstr	s15, [r3, #4]
				registerFrame[32].U16 = (int) posx; // Place Tray Origin x
 800411e:	4b6f      	ldr	r3, [pc, #444]	; (80042dc <flowmodbus+0x7a4>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	b29a      	uxth	r2, r3
 8004124:	4b6c      	ldr	r3, [pc, #432]	; (80042d8 <flowmodbus+0x7a0>)
 8004126:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
				registerFrame[33].U16 = (int) (ReadDegree - 350) * 10; // Place Tray Origin y
 800412a:	4b6e      	ldr	r3, [pc, #440]	; (80042e4 <flowmodbus+0x7ac>)
 800412c:	edd3 7a00 	vldr	s15, [r3]
 8004130:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 80042e8 <flowmodbus+0x7b0>
 8004134:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004138:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800413c:	ee17 3a90 	vmov	r3, s15
 8004140:	b29b      	uxth	r3, r3
 8004142:	461a      	mov	r2, r3
 8004144:	0092      	lsls	r2, r2, #2
 8004146:	4413      	add	r3, r2
 8004148:	005b      	lsls	r3, r3, #1
 800414a:	b29a      	uxth	r2, r3
 800414c:	4b62      	ldr	r3, [pc, #392]	; (80042d8 <flowmodbus+0x7a0>)
 800414e:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
				CheckTray++;
 8004152:	4b66      	ldr	r3, [pc, #408]	; (80042ec <flowmodbus+0x7b4>)
 8004154:	781b      	ldrb	r3, [r3, #0]
 8004156:	3301      	adds	r3, #1
 8004158:	b2da      	uxtb	r2, r3
 800415a:	4b64      	ldr	r3, [pc, #400]	; (80042ec <flowmodbus+0x7b4>)
 800415c:	701a      	strb	r2, [r3, #0]
 800415e:	e077      	b.n	8004250 <flowmodbus+0x718>
			} else if (CheckTray == 1) {
 8004160:	4b62      	ldr	r3, [pc, #392]	; (80042ec <flowmodbus+0x7b4>)
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	2b01      	cmp	r3, #1
 8004166:	d13f      	bne.n	80041e8 <flowmodbus+0x6b0>
				if (registerFrame[68].U16 > 60000) {
 8004168:	4b5b      	ldr	r3, [pc, #364]	; (80042d8 <flowmodbus+0x7a0>)
 800416a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800416e:	f64e 2260 	movw	r2, #60000	; 0xea60
 8004172:	4293      	cmp	r3, r2
 8004174:	d914      	bls.n	80041a0 <flowmodbus+0x668>
					posx = registerFrame[68].U16 - UINT16_MAX - 1;
 8004176:	4b58      	ldr	r3, [pc, #352]	; (80042d8 <flowmodbus+0x7a0>)
 8004178:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800417c:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8004180:	4a56      	ldr	r2, [pc, #344]	; (80042dc <flowmodbus+0x7a4>)
 8004182:	6013      	str	r3, [r2, #0]
					bottom_right_jog[0] = (float) (posx) / 10;
 8004184:	4b55      	ldr	r3, [pc, #340]	; (80042dc <flowmodbus+0x7a4>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	ee07 3a90 	vmov	s15, r3
 800418c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004190:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8004194:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004198:	4b55      	ldr	r3, [pc, #340]	; (80042f0 <flowmodbus+0x7b8>)
 800419a:	edc3 7a00 	vstr	s15, [r3]
 800419e:	e012      	b.n	80041c6 <flowmodbus+0x68e>
				} else {
					posx = registerFrame[68].U16;
 80041a0:	4b4d      	ldr	r3, [pc, #308]	; (80042d8 <flowmodbus+0x7a0>)
 80041a2:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80041a6:	461a      	mov	r2, r3
 80041a8:	4b4c      	ldr	r3, [pc, #304]	; (80042dc <flowmodbus+0x7a4>)
 80041aa:	601a      	str	r2, [r3, #0]
					bottom_right_jog[0] = (float) (posx) / 10;
 80041ac:	4b4b      	ldr	r3, [pc, #300]	; (80042dc <flowmodbus+0x7a4>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	ee07 3a90 	vmov	s15, r3
 80041b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80041b8:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80041bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80041c0:	4b4b      	ldr	r3, [pc, #300]	; (80042f0 <flowmodbus+0x7b8>)
 80041c2:	edc3 7a00 	vstr	s15, [r3]
				}
				bottom_right_jog[1] = (float) (ReadDegree - (float) 350); // Calculate Point y-axis
 80041c6:	4b47      	ldr	r3, [pc, #284]	; (80042e4 <flowmodbus+0x7ac>)
 80041c8:	edd3 7a00 	vldr	s15, [r3]
 80041cc:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80042e8 <flowmodbus+0x7b0>
 80041d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80041d4:	4b46      	ldr	r3, [pc, #280]	; (80042f0 <flowmodbus+0x7b8>)
 80041d6:	edc3 7a01 	vstr	s15, [r3, #4]
				CheckTray++;
 80041da:	4b44      	ldr	r3, [pc, #272]	; (80042ec <flowmodbus+0x7b4>)
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	3301      	adds	r3, #1
 80041e0:	b2da      	uxtb	r2, r3
 80041e2:	4b42      	ldr	r3, [pc, #264]	; (80042ec <flowmodbus+0x7b4>)
 80041e4:	701a      	strb	r2, [r3, #0]
 80041e6:	e033      	b.n	8004250 <flowmodbus+0x718>
			} else if (CheckTray == 2) {
 80041e8:	4b40      	ldr	r3, [pc, #256]	; (80042ec <flowmodbus+0x7b4>)
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d12f      	bne.n	8004250 <flowmodbus+0x718>
				transformRectangleAndPointsPick();
 80041f0:	f7fe ffa2 	bl	8003138 <transformRectangleAndPointsPick>
				orenationtray = abs((theta) * 57.2958 * 100);
 80041f4:	4b3f      	ldr	r3, [pc, #252]	; (80042f4 <flowmodbus+0x7bc>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4618      	mov	r0, r3
 80041fa:	f7fc f951 	bl	80004a0 <__aeabi_f2d>
 80041fe:	a334      	add	r3, pc, #208	; (adr r3, 80042d0 <flowmodbus+0x798>)
 8004200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004204:	f7fc f9a4 	bl	8000550 <__aeabi_dmul>
 8004208:	4602      	mov	r2, r0
 800420a:	460b      	mov	r3, r1
 800420c:	4610      	mov	r0, r2
 800420e:	4619      	mov	r1, r3
 8004210:	f04f 0200 	mov.w	r2, #0
 8004214:	4b38      	ldr	r3, [pc, #224]	; (80042f8 <flowmodbus+0x7c0>)
 8004216:	f7fc f99b 	bl	8000550 <__aeabi_dmul>
 800421a:	4602      	mov	r2, r0
 800421c:	460b      	mov	r3, r1
 800421e:	4610      	mov	r0, r2
 8004220:	4619      	mov	r1, r3
 8004222:	f7fc fc45 	bl	8000ab0 <__aeabi_d2iz>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	bfb8      	it	lt
 800422c:	425b      	neglt	r3, r3
 800422e:	4a33      	ldr	r2, [pc, #204]	; (80042fc <flowmodbus+0x7c4>)
 8004230:	6013      	str	r3, [r2, #0]
				registerFrame[34].U16 = orenationtray;
 8004232:	4b32      	ldr	r3, [pc, #200]	; (80042fc <flowmodbus+0x7c4>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	b29a      	uxth	r2, r3
 8004238:	4b27      	ldr	r3, [pc, #156]	; (80042d8 <flowmodbus+0x7a0>)
 800423a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
				registerFrame[16].U16 = 0; // 0x10 y-status jogging finish reset to 0
 800423e:	4b26      	ldr	r3, [pc, #152]	; (80042d8 <flowmodbus+0x7a0>)
 8004240:	2200      	movs	r2, #0
 8004242:	841a      	strh	r2, [r3, #32]
				CheckTray = 0;
 8004244:	4b29      	ldr	r3, [pc, #164]	; (80042ec <flowmodbus+0x7b4>)
 8004246:	2200      	movs	r2, #0
 8004248:	701a      	strb	r2, [r3, #0]
				Mobus = Initial;
 800424a:	4b2d      	ldr	r3, [pc, #180]	; (8004300 <flowmodbus+0x7c8>)
 800424c:	2200      	movs	r2, #0
 800424e:	701a      	strb	r2, [r3, #0]
			}
		}
		// Update the previous state
		lastButtonState = buttonState;
 8004250:	4b2c      	ldr	r3, [pc, #176]	; (8004304 <flowmodbus+0x7cc>)
 8004252:	781a      	ldrb	r2, [r3, #0]
 8004254:	4b2c      	ldr	r3, [pc, #176]	; (8004308 <flowmodbus+0x7d0>)
 8004256:	701a      	strb	r2, [r3, #0]
		break;
 8004258:	e2cd      	b.n	80047f6 <flowmodbus+0xcbe>
	case Home:
		// x axis
		registerFrame[64].U16 = 1; // 0x40 Moving Status x-axis - Home
 800425a:	4b1f      	ldr	r3, [pc, #124]	; (80042d8 <flowmodbus+0x7a0>)
 800425c:	2201      	movs	r2, #1
 800425e:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		Mobus = Initial;
 8004262:	4b27      	ldr	r3, [pc, #156]	; (8004300 <flowmodbus+0x7c8>)
 8004264:	2200      	movs	r2, #0
 8004266:	701a      	strb	r2, [r3, #0]
		// y axis
		break;
 8004268:	e2c5      	b.n	80047f6 <flowmodbus+0xcbe>
	case Run_PointMode:
		// x axis
		registerFrame[65].U16 = registerFrame[48].U16; // position Tray pick/place
 800426a:	4b1b      	ldr	r3, [pc, #108]	; (80042d8 <flowmodbus+0x7a0>)
 800426c:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8004270:	4b19      	ldr	r3, [pc, #100]	; (80042d8 <flowmodbus+0x7a0>)
 8004272:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
		registerFrame[66].U16 = 3000; // speed x-axis 300mm
 8004276:	4b18      	ldr	r3, [pc, #96]	; (80042d8 <flowmodbus+0x7a0>)
 8004278:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800427c:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		registerFrame[67].U16 = 1; // Acc time 1mms
 8004280:	4b15      	ldr	r3, [pc, #84]	; (80042d8 <flowmodbus+0x7a0>)
 8004282:	2201      	movs	r2, #1
 8004284:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
		registerFrame[64].U16 = 2; //0x40 Moving Status x-axis - run mode
 8004288:	4b13      	ldr	r3, [pc, #76]	; (80042d8 <flowmodbus+0x7a0>)
 800428a:	2202      	movs	r2, #2
 800428c:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		// y axis
		if (registerFrame[49].U16 > 60000)
 8004290:	4b11      	ldr	r3, [pc, #68]	; (80042d8 <flowmodbus+0x7a0>)
 8004292:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004296:	f64e 2260 	movw	r2, #60000	; 0xea60
 800429a:	4293      	cmp	r3, r2
 800429c:	d93a      	bls.n	8004314 <flowmodbus+0x7dc>
			SetDegree = ((350 - (UINT16_MAX - registerFrame[49].U16) / 10));
 800429e:	4b0e      	ldr	r3, [pc, #56]	; (80042d8 <flowmodbus+0x7a0>)
 80042a0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80042a4:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 80042a8:	33ff      	adds	r3, #255	; 0xff
 80042aa:	4a18      	ldr	r2, [pc, #96]	; (800430c <flowmodbus+0x7d4>)
 80042ac:	fb82 1203 	smull	r1, r2, r2, r3
 80042b0:	1092      	asrs	r2, r2, #2
 80042b2:	17db      	asrs	r3, r3, #31
 80042b4:	1a9b      	subs	r3, r3, r2
 80042b6:	f503 73af 	add.w	r3, r3, #350	; 0x15e
 80042ba:	ee07 3a90 	vmov	s15, r3
 80042be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80042c2:	4b13      	ldr	r3, [pc, #76]	; (8004310 <flowmodbus+0x7d8>)
 80042c4:	edc3 7a00 	vstr	s15, [r3]
 80042c8:	e03c      	b.n	8004344 <flowmodbus+0x80c>
 80042ca:	bf00      	nop
 80042cc:	f3af 8000 	nop.w
 80042d0:	c63f1412 	.word	0xc63f1412
 80042d4:	404ca5dc 	.word	0x404ca5dc
 80042d8:	20001204 	.word	0x20001204
 80042dc:	200009c4 	.word	0x200009c4
 80042e0:	20000b64 	.word	0x20000b64
 80042e4:	20001330 	.word	0x20001330
 80042e8:	43af0000 	.word	0x43af0000
 80042ec:	200012bc 	.word	0x200012bc
 80042f0:	20000b6c 	.word	0x20000b6c
 80042f4:	20000b5c 	.word	0x20000b5c
 80042f8:	40590000 	.word	0x40590000
 80042fc:	200009c8 	.word	0x200009c8
 8004300:	20000d28 	.word	0x20000d28
 8004304:	200009af 	.word	0x200009af
 8004308:	200009ae 	.word	0x200009ae
 800430c:	66666667 	.word	0x66666667
 8004310:	20001334 	.word	0x20001334
		else if (registerFrame[49].U16 <= 3500) {
 8004314:	4bb6      	ldr	r3, [pc, #728]	; (80045f0 <flowmodbus+0xab8>)
 8004316:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800431a:	f640 52ac 	movw	r2, #3500	; 0xdac
 800431e:	4293      	cmp	r3, r2
 8004320:	d810      	bhi.n	8004344 <flowmodbus+0x80c>
			SetDegree = (registerFrame[49].U16 / 10) + 350;
 8004322:	4bb3      	ldr	r3, [pc, #716]	; (80045f0 <flowmodbus+0xab8>)
 8004324:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004328:	4ab2      	ldr	r2, [pc, #712]	; (80045f4 <flowmodbus+0xabc>)
 800432a:	fba2 2303 	umull	r2, r3, r2, r3
 800432e:	08db      	lsrs	r3, r3, #3
 8004330:	b29b      	uxth	r3, r3
 8004332:	f503 73af 	add.w	r3, r3, #350	; 0x15e
 8004336:	ee07 3a90 	vmov	s15, r3
 800433a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800433e:	4bae      	ldr	r3, [pc, #696]	; (80045f8 <flowmodbus+0xac0>)
 8004340:	edc3 7a00 	vstr	s15, [r3]
		}
		SetVelocity = 400;
 8004344:	4bad      	ldr	r3, [pc, #692]	; (80045fc <flowmodbus+0xac4>)
 8004346:	4aae      	ldr	r2, [pc, #696]	; (8004600 <flowmodbus+0xac8>)
 8004348:	601a      	str	r2, [r3, #0]
		if (error > 0) { // setpoint > read_encoder
 800434a:	4bae      	ldr	r3, [pc, #696]	; (8004604 <flowmodbus+0xacc>)
 800434c:	edd3 7a00 	vldr	s15, [r3]
 8004350:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004358:	dd38      	ble.n	80043cc <flowmodbus+0x894>
			SetVelocity = abs(SetVelocity);
 800435a:	4ba8      	ldr	r3, [pc, #672]	; (80045fc <flowmodbus+0xac4>)
 800435c:	edd3 7a00 	vldr	s15, [r3]
 8004360:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004364:	ee17 3a90 	vmov	r3, s15
 8004368:	2b00      	cmp	r3, #0
 800436a:	bfb8      	it	lt
 800436c:	425b      	neglt	r3, r3
 800436e:	ee07 3a90 	vmov	s15, r3
 8004372:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004376:	4ba1      	ldr	r3, [pc, #644]	; (80045fc <flowmodbus+0xac4>)
 8004378:	edc3 7a00 	vstr	s15, [r3]
			if (error < 0.2) {
 800437c:	4ba1      	ldr	r3, [pc, #644]	; (8004604 <flowmodbus+0xacc>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4618      	mov	r0, r3
 8004382:	f7fc f88d 	bl	80004a0 <__aeabi_f2d>
 8004386:	a398      	add	r3, pc, #608	; (adr r3, 80045e8 <flowmodbus+0xab0>)
 8004388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800438c:	f7fc fb52 	bl	8000a34 <__aeabi_dcmplt>
 8004390:	4603      	mov	r3, r0
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00b      	beq.n	80043ae <flowmodbus+0x876>
				DegreeFeedback = 0; // Limit Position
 8004396:	4b9c      	ldr	r3, [pc, #624]	; (8004608 <flowmodbus+0xad0>)
 8004398:	f04f 0200 	mov.w	r2, #0
 800439c:	601a      	str	r2, [r3, #0]
				s = 0;
 800439e:	4b9b      	ldr	r3, [pc, #620]	; (800460c <flowmodbus+0xad4>)
 80043a0:	f04f 0200 	mov.w	r2, #0
 80043a4:	601a      	str	r2, [r3, #0]
				s2 = 0;
 80043a6:	4b9a      	ldr	r3, [pc, #616]	; (8004610 <flowmodbus+0xad8>)
 80043a8:	f04f 0200 	mov.w	r2, #0
 80043ac:	601a      	str	r2, [r3, #0]
			}
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, DegreeFeedback);
 80043ae:	4b96      	ldr	r3, [pc, #600]	; (8004608 <flowmodbus+0xad0>)
 80043b0:	edd3 7a00 	vldr	s15, [r3]
 80043b4:	4b97      	ldr	r3, [pc, #604]	; (8004614 <flowmodbus+0xadc>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043bc:	ee17 2a90 	vmov	r2, s15
 80043c0:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80043c2:	2200      	movs	r2, #0
 80043c4:	2180      	movs	r1, #128	; 0x80
 80043c6:	4894      	ldr	r0, [pc, #592]	; (8004618 <flowmodbus+0xae0>)
 80043c8:	f002 fb50 	bl	8006a6c <HAL_GPIO_WritePin>
		}
		if (error < 0) { // setpoint < read_encoder
 80043cc:	4b8d      	ldr	r3, [pc, #564]	; (8004604 <flowmodbus+0xacc>)
 80043ce:	edd3 7a00 	vldr	s15, [r3]
 80043d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80043d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043da:	d53e      	bpl.n	800445a <flowmodbus+0x922>
			if (SetVelocity > 0)
 80043dc:	4b87      	ldr	r3, [pc, #540]	; (80045fc <flowmodbus+0xac4>)
 80043de:	edd3 7a00 	vldr	s15, [r3]
 80043e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80043e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043ea:	dd07      	ble.n	80043fc <flowmodbus+0x8c4>
				SetVelocity = -SetVelocity;
 80043ec:	4b83      	ldr	r3, [pc, #524]	; (80045fc <flowmodbus+0xac4>)
 80043ee:	edd3 7a00 	vldr	s15, [r3]
 80043f2:	eef1 7a67 	vneg.f32	s15, s15
 80043f6:	4b81      	ldr	r3, [pc, #516]	; (80045fc <flowmodbus+0xac4>)
 80043f8:	edc3 7a00 	vstr	s15, [r3]
			if (error * -1 < 0.2) {
 80043fc:	4b81      	ldr	r3, [pc, #516]	; (8004604 <flowmodbus+0xacc>)
 80043fe:	edd3 7a00 	vldr	s15, [r3]
 8004402:	eef1 7a67 	vneg.f32	s15, s15
 8004406:	ee17 3a90 	vmov	r3, s15
 800440a:	4618      	mov	r0, r3
 800440c:	f7fc f848 	bl	80004a0 <__aeabi_f2d>
 8004410:	a375      	add	r3, pc, #468	; (adr r3, 80045e8 <flowmodbus+0xab0>)
 8004412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004416:	f7fc fb0d 	bl	8000a34 <__aeabi_dcmplt>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d00b      	beq.n	8004438 <flowmodbus+0x900>
				DegreeFeedback = 0; // Limit Position
 8004420:	4b79      	ldr	r3, [pc, #484]	; (8004608 <flowmodbus+0xad0>)
 8004422:	f04f 0200 	mov.w	r2, #0
 8004426:	601a      	str	r2, [r3, #0]
				s = 0;
 8004428:	4b78      	ldr	r3, [pc, #480]	; (800460c <flowmodbus+0xad4>)
 800442a:	f04f 0200 	mov.w	r2, #0
 800442e:	601a      	str	r2, [r3, #0]
				s2 = 0;
 8004430:	4b77      	ldr	r3, [pc, #476]	; (8004610 <flowmodbus+0xad8>)
 8004432:	f04f 0200 	mov.w	r2, #0
 8004436:	601a      	str	r2, [r3, #0]
			}
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, DegreeFeedback * -1);
 8004438:	4b73      	ldr	r3, [pc, #460]	; (8004608 <flowmodbus+0xad0>)
 800443a:	edd3 7a00 	vldr	s15, [r3]
 800443e:	eef1 7a67 	vneg.f32	s15, s15
 8004442:	4b74      	ldr	r3, [pc, #464]	; (8004614 <flowmodbus+0xadc>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800444a:	ee17 2a90 	vmov	r2, s15
 800444e:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8004450:	2201      	movs	r2, #1
 8004452:	2180      	movs	r1, #128	; 0x80
 8004454:	4870      	ldr	r0, [pc, #448]	; (8004618 <flowmodbus+0xae0>)
 8004456:	f002 fb09 	bl	8006a6c <HAL_GPIO_WritePin>
		}
		registerFrame[16].U16 = 0;
 800445a:	4b65      	ldr	r3, [pc, #404]	; (80045f0 <flowmodbus+0xab8>)
 800445c:	2200      	movs	r2, #0
 800445e:	841a      	strh	r2, [r3, #32]
		Mobus = Initial;
 8004460:	4b6e      	ldr	r3, [pc, #440]	; (800461c <flowmodbus+0xae4>)
 8004462:	2200      	movs	r2, #0
 8004464:	701a      	strb	r2, [r3, #0]
		break;
 8004466:	e1c6      	b.n	80047f6 <flowmodbus+0xcbe>
	case Run_TrayMode:
		switch (CaseTray) {
 8004468:	4b6d      	ldr	r3, [pc, #436]	; (8004620 <flowmodbus+0xae8>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2b04      	cmp	r3, #4
 800446e:	f200 81c1 	bhi.w	80047f4 <flowmodbus+0xcbc>
 8004472:	a201      	add	r2, pc, #4	; (adr r2, 8004478 <flowmodbus+0x940>)
 8004474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004478:	0800448d 	.word	0x0800448d
 800447c:	08004655 	.word	0x08004655
 8004480:	080046a3 	.word	0x080046a3
 8004484:	0800477d 	.word	0x0800477d
 8004488:	080047af 	.word	0x080047af
			case 0:
				registerFrame[1].U16 = 4; // Basesystem reset position
 800448c:	4b58      	ldr	r3, [pc, #352]	; (80045f0 <flowmodbus+0xab8>)
 800448e:	2204      	movs	r2, #4
 8004490:	805a      	strh	r2, [r3, #2]
				path = 1;
 8004492:	4b64      	ldr	r3, [pc, #400]	; (8004624 <flowmodbus+0xaec>)
 8004494:	2201      	movs	r2, #1
 8004496:	601a      	str	r2, [r3, #0]
				indexposition = 0;
 8004498:	4b63      	ldr	r3, [pc, #396]	; (8004628 <flowmodbus+0xaf0>)
 800449a:	2200      	movs	r2, #0
 800449c:	601a      	str	r2, [r3, #0]
				// y axis
				if(plustray == -1){ // home
 800449e:	4b63      	ldr	r3, [pc, #396]	; (800462c <flowmodbus+0xaf4>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044a6:	d14a      	bne.n	800453e <flowmodbus+0xa06>
					// y-axis
					start_p = 0+350;
 80044a8:	4b61      	ldr	r3, [pc, #388]	; (8004630 <flowmodbus+0xaf8>)
 80044aa:	4a62      	ldr	r2, [pc, #392]	; (8004634 <flowmodbus+0xafc>)
 80044ac:	601a      	str	r2, [r3, #0]
					stop_p = point_y[plustray+1]+350;
 80044ae:	4b5f      	ldr	r3, [pc, #380]	; (800462c <flowmodbus+0xaf4>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	3301      	adds	r3, #1
 80044b4:	4a60      	ldr	r2, [pc, #384]	; (8004638 <flowmodbus+0xb00>)
 80044b6:	009b      	lsls	r3, r3, #2
 80044b8:	4413      	add	r3, r2
 80044ba:	edd3 7a00 	vldr	s15, [r3]
 80044be:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 800463c <flowmodbus+0xb04>
 80044c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80044c6:	4b5e      	ldr	r3, [pc, #376]	; (8004640 <flowmodbus+0xb08>)
 80044c8:	edc3 7a00 	vstr	s15, [r3]
					start_v = 0; // qk
 80044cc:	4b5d      	ldr	r3, [pc, #372]	; (8004644 <flowmodbus+0xb0c>)
 80044ce:	f04f 0200 	mov.w	r2, #0
 80044d2:	601a      	str	r2, [r3, #0]
					stop_v = 0; // q_dotk+1
 80044d4:	4b5c      	ldr	r3, [pc, #368]	; (8004648 <flowmodbus+0xb10>)
 80044d6:	f04f 0200 	mov.w	r2, #0
 80044da:	601a      	str	r2, [r3, #0]
					timecycle = 1.5;
 80044dc:	4b5b      	ldr	r3, [pc, #364]	; (800464c <flowmodbus+0xb14>)
 80044de:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 80044e2:	601a      	str	r2, [r3, #0]
					main_Qubic();
 80044e4:	f000 fb62 	bl	8004bac <main_Qubic>
					// x axis
					if(registerFrame[64].U16 == 0){
 80044e8:	4b41      	ldr	r3, [pc, #260]	; (80045f0 <flowmodbus+0xab8>)
 80044ea:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d121      	bne.n	8004536 <flowmodbus+0x9fe>
					 registerFrame[65].U16 = (int16_t)(point_x[plustray+1]*10); // position Tray pick/place
 80044f2:	4b4e      	ldr	r3, [pc, #312]	; (800462c <flowmodbus+0xaf4>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	3301      	adds	r3, #1
 80044f8:	4a55      	ldr	r2, [pc, #340]	; (8004650 <flowmodbus+0xb18>)
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	4413      	add	r3, r2
 80044fe:	edd3 7a00 	vldr	s15, [r3]
 8004502:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004506:	ee67 7a87 	vmul.f32	s15, s15, s14
 800450a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800450e:	ee17 3a90 	vmov	r3, s15
 8004512:	b21b      	sxth	r3, r3
 8004514:	b29a      	uxth	r2, r3
 8004516:	4b36      	ldr	r3, [pc, #216]	; (80045f0 <flowmodbus+0xab8>)
 8004518:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
					 registerFrame[66].U16 = 3000; // speed x-axis 300mm
 800451c:	4b34      	ldr	r3, [pc, #208]	; (80045f0 <flowmodbus+0xab8>)
 800451e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8004522:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
					 registerFrame[67].U16 = 1; // Acc time 1mms
 8004526:	4b32      	ldr	r3, [pc, #200]	; (80045f0 <flowmodbus+0xab8>)
 8004528:	2201      	movs	r2, #1
 800452a:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
					 registerFrame[64].U16 = 2; //0x40 Moving Status x-axis - run mode
 800452e:	4b30      	ldr	r3, [pc, #192]	; (80045f0 <flowmodbus+0xab8>)
 8004530:	2202      	movs	r2, #2
 8004532:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
					}
					 CaseTray = 1;
 8004536:	4b3a      	ldr	r3, [pc, #232]	; (8004620 <flowmodbus+0xae8>)
 8004538:	2201      	movs	r2, #1
 800453a:	601a      	str	r2, [r3, #0]
				 registerFrame[66].U16 = 3000; // speed x-axis 300mm
				 registerFrame[67].U16 = 1; // Acc time 1mms
				 registerFrame[64].U16 = 2; //0x40 Moving Status x-axis - run mode
				 CaseTray = 1;
				}
				break;
 800453c:	e157      	b.n	80047ee <flowmodbus+0xcb6>
				start_p = point_y[plustray]+350 ;
 800453e:	4b3b      	ldr	r3, [pc, #236]	; (800462c <flowmodbus+0xaf4>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a3d      	ldr	r2, [pc, #244]	; (8004638 <flowmodbus+0xb00>)
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	4413      	add	r3, r2
 8004548:	edd3 7a00 	vldr	s15, [r3]
 800454c:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800463c <flowmodbus+0xb04>
 8004550:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004554:	4b36      	ldr	r3, [pc, #216]	; (8004630 <flowmodbus+0xaf8>)
 8004556:	edc3 7a00 	vstr	s15, [r3]
				stop_p = point_y[plustray + 1]+350 ;
 800455a:	4b34      	ldr	r3, [pc, #208]	; (800462c <flowmodbus+0xaf4>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	3301      	adds	r3, #1
 8004560:	4a35      	ldr	r2, [pc, #212]	; (8004638 <flowmodbus+0xb00>)
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	4413      	add	r3, r2
 8004566:	edd3 7a00 	vldr	s15, [r3]
 800456a:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800463c <flowmodbus+0xb04>
 800456e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004572:	4b33      	ldr	r3, [pc, #204]	; (8004640 <flowmodbus+0xb08>)
 8004574:	edc3 7a00 	vstr	s15, [r3]
				start_v = 0; // qk
 8004578:	4b32      	ldr	r3, [pc, #200]	; (8004644 <flowmodbus+0xb0c>)
 800457a:	f04f 0200 	mov.w	r2, #0
 800457e:	601a      	str	r2, [r3, #0]
				stop_v = 0; // q_dotk+1
 8004580:	4b31      	ldr	r3, [pc, #196]	; (8004648 <flowmodbus+0xb10>)
 8004582:	f04f 0200 	mov.w	r2, #0
 8004586:	601a      	str	r2, [r3, #0]
				timecycle = 1.5;
 8004588:	4b30      	ldr	r3, [pc, #192]	; (800464c <flowmodbus+0xb14>)
 800458a:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 800458e:	601a      	str	r2, [r3, #0]
				main_Qubic();
 8004590:	f000 fb0c 	bl	8004bac <main_Qubic>
				 registerFrame[65].U16 = (int16_t)point_x[plustray+1]*10; // position Tray pick/place
 8004594:	4b25      	ldr	r3, [pc, #148]	; (800462c <flowmodbus+0xaf4>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	3301      	adds	r3, #1
 800459a:	4a2d      	ldr	r2, [pc, #180]	; (8004650 <flowmodbus+0xb18>)
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	4413      	add	r3, r2
 80045a0:	edd3 7a00 	vldr	s15, [r3]
 80045a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80045a8:	ee17 3a90 	vmov	r3, s15
 80045ac:	b21b      	sxth	r3, r3
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	461a      	mov	r2, r3
 80045b2:	0092      	lsls	r2, r2, #2
 80045b4:	4413      	add	r3, r2
 80045b6:	005b      	lsls	r3, r3, #1
 80045b8:	b29a      	uxth	r2, r3
 80045ba:	4b0d      	ldr	r3, [pc, #52]	; (80045f0 <flowmodbus+0xab8>)
 80045bc:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
				 registerFrame[66].U16 = 3000; // speed x-axis 300mm
 80045c0:	4b0b      	ldr	r3, [pc, #44]	; (80045f0 <flowmodbus+0xab8>)
 80045c2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80045c6:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
				 registerFrame[67].U16 = 1; // Acc time 1mms
 80045ca:	4b09      	ldr	r3, [pc, #36]	; (80045f0 <flowmodbus+0xab8>)
 80045cc:	2201      	movs	r2, #1
 80045ce:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
				 registerFrame[64].U16 = 2; //0x40 Moving Status x-axis - run mode
 80045d2:	4b07      	ldr	r3, [pc, #28]	; (80045f0 <flowmodbus+0xab8>)
 80045d4:	2202      	movs	r2, #2
 80045d6:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
				 CaseTray = 1;
 80045da:	4b11      	ldr	r3, [pc, #68]	; (8004620 <flowmodbus+0xae8>)
 80045dc:	2201      	movs	r2, #1
 80045de:	601a      	str	r2, [r3, #0]
				break;
 80045e0:	e105      	b.n	80047ee <flowmodbus+0xcb6>
 80045e2:	bf00      	nop
 80045e4:	f3af 8000 	nop.w
 80045e8:	9999999a 	.word	0x9999999a
 80045ec:	3fc99999 	.word	0x3fc99999
 80045f0:	20001204 	.word	0x20001204
 80045f4:	cccccccd 	.word	0xcccccccd
 80045f8:	20001334 	.word	0x20001334
 80045fc:	20000390 	.word	0x20000390
 8004600:	43c80000 	.word	0x43c80000
 8004604:	2000133c 	.word	0x2000133c
 8004608:	20001338 	.word	0x20001338
 800460c:	20001310 	.word	0x20001310
 8004610:	2000131c 	.word	0x2000131c
 8004614:	200006a4 	.word	0x200006a4
 8004618:	40020000 	.word	0x40020000
 800461c:	20000d28 	.word	0x20000d28
 8004620:	20000998 	.word	0x20000998
 8004624:	2000129c 	.word	0x2000129c
 8004628:	20001304 	.word	0x20001304
 800462c:	20000200 	.word	0x20000200
 8004630:	200009b0 	.word	0x200009b0
 8004634:	43af0000 	.word	0x43af0000
 8004638:	2000024c 	.word	0x2000024c
 800463c:	43af0000 	.word	0x43af0000
 8004640:	200009b4 	.word	0x200009b4
 8004644:	200009b8 	.word	0x200009b8
 8004648:	200009bc 	.word	0x200009bc
 800464c:	200009c0 	.word	0x200009c0
 8004650:	20000204 	.word	0x20000204
			case 1:
				if(done == 0){
 8004654:	4b6a      	ldr	r3, [pc, #424]	; (8004800 <flowmodbus+0xcc8>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d10d      	bne.n	8004678 <flowmodbus+0xb40>
				timestamptray = HAL_GetTick() + 2000;
 800465c:	f000 ff3c 	bl	80054d8 <HAL_GetTick>
 8004660:	4603      	mov	r3, r0
 8004662:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8004666:	2200      	movs	r2, #0
 8004668:	4698      	mov	r8, r3
 800466a:	4691      	mov	r9, r2
 800466c:	4b65      	ldr	r3, [pc, #404]	; (8004804 <flowmodbus+0xccc>)
 800466e:	e9c3 8900 	strd	r8, r9, [r3]
				done = 1;
 8004672:	4b63      	ldr	r3, [pc, #396]	; (8004800 <flowmodbus+0xcc8>)
 8004674:	2201      	movs	r2, #1
 8004676:	601a      	str	r2, [r3, #0]
				}
				if(HAL_GetTick() >= timestamptray){
 8004678:	f000 ff2e 	bl	80054d8 <HAL_GetTick>
 800467c:	4603      	mov	r3, r0
 800467e:	2200      	movs	r2, #0
 8004680:	461c      	mov	r4, r3
 8004682:	4615      	mov	r5, r2
 8004684:	4b5f      	ldr	r3, [pc, #380]	; (8004804 <flowmodbus+0xccc>)
 8004686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800468a:	4294      	cmp	r4, r2
 800468c:	eb75 0303 	sbcs.w	r3, r5, r3
 8004690:	f0c0 80a6 	bcc.w	80047e0 <flowmodbus+0xca8>
					CaseTray = 2;
 8004694:	4b5c      	ldr	r3, [pc, #368]	; (8004808 <flowmodbus+0xcd0>)
 8004696:	2202      	movs	r2, #2
 8004698:	601a      	str	r2, [r3, #0]
					done = 0;
 800469a:	4b59      	ldr	r3, [pc, #356]	; (8004800 <flowmodbus+0xcc8>)
 800469c:	2200      	movs	r2, #0
 800469e:	601a      	str	r2, [r3, #0]
				}
			break;
 80046a0:	e09e      	b.n	80047e0 <flowmodbus+0xca8>
			case 2:
				 if(plustray == 17){
 80046a2:	4b5a      	ldr	r3, [pc, #360]	; (800480c <flowmodbus+0xcd4>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	2b11      	cmp	r3, #17
 80046a8:	d109      	bne.n	80046be <flowmodbus+0xb86>
					Mobus = Initial;
 80046aa:	4b59      	ldr	r3, [pc, #356]	; (8004810 <flowmodbus+0xcd8>)
 80046ac:	2200      	movs	r2, #0
 80046ae:	701a      	strb	r2, [r3, #0]
					plustray = -1;
 80046b0:	4b56      	ldr	r3, [pc, #344]	; (800480c <flowmodbus+0xcd4>)
 80046b2:	f04f 32ff 	mov.w	r2, #4294967295
 80046b6:	601a      	str	r2, [r3, #0]
					CaseTray = 0;
 80046b8:	4b53      	ldr	r3, [pc, #332]	; (8004808 <flowmodbus+0xcd0>)
 80046ba:	2200      	movs	r2, #0
 80046bc:	601a      	str	r2, [r3, #0]
					}
				choice = 6;
 80046be:	4b55      	ldr	r3, [pc, #340]	; (8004814 <flowmodbus+0xcdc>)
 80046c0:	2206      	movs	r2, #6
 80046c2:	601a      	str	r2, [r3, #0]
				if(indexposition >= (timecycle*100)){
 80046c4:	4b54      	ldr	r3, [pc, #336]	; (8004818 <flowmodbus+0xce0>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	ee07 3a90 	vmov	s15, r3
 80046cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80046d0:	4b52      	ldr	r3, [pc, #328]	; (800481c <flowmodbus+0xce4>)
 80046d2:	edd3 7a00 	vldr	s15, [r3]
 80046d6:	eddf 6a52 	vldr	s13, [pc, #328]	; 8004820 <flowmodbus+0xce8>
 80046da:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80046de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80046e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046e6:	db09      	blt.n	80046fc <flowmodbus+0xbc4>
						s2 = 0;
 80046e8:	4b4e      	ldr	r3, [pc, #312]	; (8004824 <flowmodbus+0xcec>)
 80046ea:	f04f 0200 	mov.w	r2, #0
 80046ee:	601a      	str	r2, [r3, #0]
						indexposition = 0;
 80046f0:	4b49      	ldr	r3, [pc, #292]	; (8004818 <flowmodbus+0xce0>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	601a      	str	r2, [r3, #0]
						path = 0;
 80046f6:	4b4c      	ldr	r3, [pc, #304]	; (8004828 <flowmodbus+0xcf0>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	601a      	str	r2, [r3, #0]
					}
				 if(abs(error) < 0.2){
 80046fc:	4b4b      	ldr	r3, [pc, #300]	; (800482c <flowmodbus+0xcf4>)
 80046fe:	edd3 7a00 	vldr	s15, [r3]
 8004702:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004706:	ee17 3a90 	vmov	r3, s15
 800470a:	2b00      	cmp	r3, #0
 800470c:	db6a      	blt.n	80047e4 <flowmodbus+0xcac>
 800470e:	4b47      	ldr	r3, [pc, #284]	; (800482c <flowmodbus+0xcf4>)
 8004710:	edd3 7a00 	vldr	s15, [r3]
 8004714:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004718:	ee17 3a90 	vmov	r3, s15
 800471c:	2b00      	cmp	r3, #0
 800471e:	dc61      	bgt.n	80047e4 <flowmodbus+0xcac>
					 if((plustray%2) != 0 || plustray == -1){ // Pick Case
 8004720:	4b3a      	ldr	r3, [pc, #232]	; (800480c <flowmodbus+0xcd4>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0301 	and.w	r3, r3, #1
 8004728:	2b00      	cmp	r3, #0
 800472a:	d104      	bne.n	8004736 <flowmodbus+0xbfe>
 800472c:	4b37      	ldr	r3, [pc, #220]	; (800480c <flowmodbus+0xcd4>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004734:	d10d      	bne.n	8004752 <flowmodbus+0xc1a>
						s2 = 0;
 8004736:	4b3b      	ldr	r3, [pc, #236]	; (8004824 <flowmodbus+0xcec>)
 8004738:	f04f 0200 	mov.w	r2, #0
 800473c:	601a      	str	r2, [r3, #0]
						s = 0;
 800473e:	4b3c      	ldr	r3, [pc, #240]	; (8004830 <flowmodbus+0xcf8>)
 8004740:	f04f 0200 	mov.w	r2, #0
 8004744:	601a      	str	r2, [r3, #0]
						 choice = 8;
 8004746:	4b33      	ldr	r3, [pc, #204]	; (8004814 <flowmodbus+0xcdc>)
 8004748:	2208      	movs	r2, #8
 800474a:	601a      	str	r2, [r3, #0]
						 CaseTray = 3;
 800474c:	4b2e      	ldr	r3, [pc, #184]	; (8004808 <flowmodbus+0xcd0>)
 800474e:	2203      	movs	r2, #3
 8004750:	601a      	str	r2, [r3, #0]
					 }
					 if(plustray%2 == 0){ // Place Case
 8004752:	4b2e      	ldr	r3, [pc, #184]	; (800480c <flowmodbus+0xcd4>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0301 	and.w	r3, r3, #1
 800475a:	2b00      	cmp	r3, #0
 800475c:	d142      	bne.n	80047e4 <flowmodbus+0xcac>
						s2 = 0;
 800475e:	4b31      	ldr	r3, [pc, #196]	; (8004824 <flowmodbus+0xcec>)
 8004760:	f04f 0200 	mov.w	r2, #0
 8004764:	601a      	str	r2, [r3, #0]
						s = 0;
 8004766:	4b32      	ldr	r3, [pc, #200]	; (8004830 <flowmodbus+0xcf8>)
 8004768:	f04f 0200 	mov.w	r2, #0
 800476c:	601a      	str	r2, [r3, #0]
						 choice = 9;
 800476e:	4b29      	ldr	r3, [pc, #164]	; (8004814 <flowmodbus+0xcdc>)
 8004770:	2209      	movs	r2, #9
 8004772:	601a      	str	r2, [r3, #0]
						 CaseTray = 4;
 8004774:	4b24      	ldr	r3, [pc, #144]	; (8004808 <flowmodbus+0xcd0>)
 8004776:	2204      	movs	r2, #4
 8004778:	601a      	str	r2, [r3, #0]
					 }
				 }
				break;
 800477a:	e033      	b.n	80047e4 <flowmodbus+0xcac>
			case 3: // Pick Case
				if(data_read == 7){
 800477c:	4b2d      	ldr	r3, [pc, #180]	; (8004834 <flowmodbus+0xcfc>)
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	2b07      	cmp	r3, #7
 8004782:	d131      	bne.n	80047e8 <flowmodbus+0xcb0>
					if(plustray < 17 || plustray == -1){
 8004784:	4b21      	ldr	r3, [pc, #132]	; (800480c <flowmodbus+0xcd4>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	2b10      	cmp	r3, #16
 800478a:	dd04      	ble.n	8004796 <flowmodbus+0xc5e>
 800478c:	4b1f      	ldr	r3, [pc, #124]	; (800480c <flowmodbus+0xcd4>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004794:	d128      	bne.n	80047e8 <flowmodbus+0xcb0>
					plustray++;
 8004796:	4b1d      	ldr	r3, [pc, #116]	; (800480c <flowmodbus+0xcd4>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	3301      	adds	r3, #1
 800479c:	4a1b      	ldr	r2, [pc, #108]	; (800480c <flowmodbus+0xcd4>)
 800479e:	6013      	str	r3, [r2, #0]
					CaseTray = 0;
 80047a0:	4b19      	ldr	r3, [pc, #100]	; (8004808 <flowmodbus+0xcd0>)
 80047a2:	2200      	movs	r2, #0
 80047a4:	601a      	str	r2, [r3, #0]
					done = 0;
 80047a6:	4b16      	ldr	r3, [pc, #88]	; (8004800 <flowmodbus+0xcc8>)
 80047a8:	2200      	movs	r2, #0
 80047aa:	601a      	str	r2, [r3, #0]
					}
				}
				break;
 80047ac:	e01c      	b.n	80047e8 <flowmodbus+0xcb0>
			case 4: // Place Case
				if(data_read == 4){
 80047ae:	4b21      	ldr	r3, [pc, #132]	; (8004834 <flowmodbus+0xcfc>)
 80047b0:	781b      	ldrb	r3, [r3, #0]
 80047b2:	2b04      	cmp	r3, #4
 80047b4:	d11a      	bne.n	80047ec <flowmodbus+0xcb4>
					if(plustray < 17 || plustray == -1){
 80047b6:	4b15      	ldr	r3, [pc, #84]	; (800480c <flowmodbus+0xcd4>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	2b10      	cmp	r3, #16
 80047bc:	dd04      	ble.n	80047c8 <flowmodbus+0xc90>
 80047be:	4b13      	ldr	r3, [pc, #76]	; (800480c <flowmodbus+0xcd4>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c6:	d111      	bne.n	80047ec <flowmodbus+0xcb4>
					plustray++;
 80047c8:	4b10      	ldr	r3, [pc, #64]	; (800480c <flowmodbus+0xcd4>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	3301      	adds	r3, #1
 80047ce:	4a0f      	ldr	r2, [pc, #60]	; (800480c <flowmodbus+0xcd4>)
 80047d0:	6013      	str	r3, [r2, #0]
					CaseTray = 0;
 80047d2:	4b0d      	ldr	r3, [pc, #52]	; (8004808 <flowmodbus+0xcd0>)
 80047d4:	2200      	movs	r2, #0
 80047d6:	601a      	str	r2, [r3, #0]
					done = 0;
 80047d8:	4b09      	ldr	r3, [pc, #36]	; (8004800 <flowmodbus+0xcc8>)
 80047da:	2200      	movs	r2, #0
 80047dc:	601a      	str	r2, [r3, #0]
					}
				}
			break;
 80047de:	e005      	b.n	80047ec <flowmodbus+0xcb4>
			break;
 80047e0:	bf00      	nop
 80047e2:	e007      	b.n	80047f4 <flowmodbus+0xcbc>
				break;
 80047e4:	bf00      	nop
 80047e6:	e005      	b.n	80047f4 <flowmodbus+0xcbc>
				break;
 80047e8:	bf00      	nop
 80047ea:	e003      	b.n	80047f4 <flowmodbus+0xcbc>
			break;
 80047ec:	bf00      	nop
		}
		break;
 80047ee:	e001      	b.n	80047f4 <flowmodbus+0xcbc>
		break;
 80047f0:	bf00      	nop
 80047f2:	e000      	b.n	80047f6 <flowmodbus+0xcbe>
		break;
 80047f4:	bf00      	nop
	}
}
 80047f6:	bf00      	nop
 80047f8:	3710      	adds	r7, #16
 80047fa:	46bd      	mov	sp, r7
 80047fc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004800:	20000994 	.word	0x20000994
 8004804:	20000398 	.word	0x20000398
 8004808:	20000998 	.word	0x20000998
 800480c:	20000200 	.word	0x20000200
 8004810:	20000d28 	.word	0x20000d28
 8004814:	200009a8 	.word	0x200009a8
 8004818:	20001304 	.word	0x20001304
 800481c:	200009c0 	.word	0x200009c0
 8004820:	42c80000 	.word	0x42c80000
 8004824:	2000131c 	.word	0x2000131c
 8004828:	2000129c 	.word	0x2000129c
 800482c:	2000133c 	.word	0x2000133c
 8004830:	20001310 	.word	0x20001310
 8004834:	200009ac 	.word	0x200009ac

08004838 <control_interrupt>:
float control_interrupt() {
 8004838:	b480      	push	{r7}
 800483a:	af00      	add	r7, sp, #0
//loop 1
	error = SetDegree - ReadDegree;
 800483c:	4b52      	ldr	r3, [pc, #328]	; (8004988 <control_interrupt+0x150>)
 800483e:	ed93 7a00 	vldr	s14, [r3]
 8004842:	4b52      	ldr	r3, [pc, #328]	; (800498c <control_interrupt+0x154>)
 8004844:	edd3 7a00 	vldr	s15, [r3]
 8004848:	ee77 7a67 	vsub.f32	s15, s14, s15
 800484c:	4b50      	ldr	r3, [pc, #320]	; (8004990 <control_interrupt+0x158>)
 800484e:	edc3 7a00 	vstr	s15, [r3]
	s = s + error;
 8004852:	4b50      	ldr	r3, [pc, #320]	; (8004994 <control_interrupt+0x15c>)
 8004854:	ed93 7a00 	vldr	s14, [r3]
 8004858:	4b4d      	ldr	r3, [pc, #308]	; (8004990 <control_interrupt+0x158>)
 800485a:	edd3 7a00 	vldr	s15, [r3]
 800485e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004862:	4b4c      	ldr	r3, [pc, #304]	; (8004994 <control_interrupt+0x15c>)
 8004864:	edc3 7a00 	vstr	s15, [r3]
	u = K_P * error + K_I * s + K_D * (error - p);
 8004868:	4b4b      	ldr	r3, [pc, #300]	; (8004998 <control_interrupt+0x160>)
 800486a:	ed93 7a00 	vldr	s14, [r3]
 800486e:	4b48      	ldr	r3, [pc, #288]	; (8004990 <control_interrupt+0x158>)
 8004870:	edd3 7a00 	vldr	s15, [r3]
 8004874:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004878:	4b48      	ldr	r3, [pc, #288]	; (800499c <control_interrupt+0x164>)
 800487a:	edd3 6a00 	vldr	s13, [r3]
 800487e:	4b45      	ldr	r3, [pc, #276]	; (8004994 <control_interrupt+0x15c>)
 8004880:	edd3 7a00 	vldr	s15, [r3]
 8004884:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004888:	ee37 7a27 	vadd.f32	s14, s14, s15
 800488c:	4b40      	ldr	r3, [pc, #256]	; (8004990 <control_interrupt+0x158>)
 800488e:	edd3 6a00 	vldr	s13, [r3]
 8004892:	4b43      	ldr	r3, [pc, #268]	; (80049a0 <control_interrupt+0x168>)
 8004894:	edd3 7a00 	vldr	s15, [r3]
 8004898:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800489c:	4b41      	ldr	r3, [pc, #260]	; (80049a4 <control_interrupt+0x16c>)
 800489e:	edd3 7a00 	vldr	s15, [r3]
 80048a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80048a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048aa:	4b3f      	ldr	r3, [pc, #252]	; (80049a8 <control_interrupt+0x170>)
 80048ac:	edc3 7a00 	vstr	s15, [r3]
	p = error;
 80048b0:	4b37      	ldr	r3, [pc, #220]	; (8004990 <control_interrupt+0x158>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a3a      	ldr	r2, [pc, #232]	; (80049a0 <control_interrupt+0x168>)
 80048b6:	6013      	str	r3, [r2, #0]
// loop 2
	error2 = (u + SetVelocity) - speed;
 80048b8:	4b3b      	ldr	r3, [pc, #236]	; (80049a8 <control_interrupt+0x170>)
 80048ba:	ed93 7a00 	vldr	s14, [r3]
 80048be:	4b3b      	ldr	r3, [pc, #236]	; (80049ac <control_interrupt+0x174>)
 80048c0:	edd3 7a00 	vldr	s15, [r3]
 80048c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80048c8:	4b39      	ldr	r3, [pc, #228]	; (80049b0 <control_interrupt+0x178>)
 80048ca:	edd3 7a00 	vldr	s15, [r3]
 80048ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048d2:	4b38      	ldr	r3, [pc, #224]	; (80049b4 <control_interrupt+0x17c>)
 80048d4:	edc3 7a00 	vstr	s15, [r3]
	s2 = s2 + error2;
 80048d8:	4b37      	ldr	r3, [pc, #220]	; (80049b8 <control_interrupt+0x180>)
 80048da:	ed93 7a00 	vldr	s14, [r3]
 80048de:	4b35      	ldr	r3, [pc, #212]	; (80049b4 <control_interrupt+0x17c>)
 80048e0:	edd3 7a00 	vldr	s15, [r3]
 80048e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048e8:	4b33      	ldr	r3, [pc, #204]	; (80049b8 <control_interrupt+0x180>)
 80048ea:	edc3 7a00 	vstr	s15, [r3]
	u2 = K_Pvelo * error2 + K_Ivelo * s2 + K_Dvelo * (error2 - p2);
 80048ee:	4b33      	ldr	r3, [pc, #204]	; (80049bc <control_interrupt+0x184>)
 80048f0:	ed93 7a00 	vldr	s14, [r3]
 80048f4:	4b2f      	ldr	r3, [pc, #188]	; (80049b4 <control_interrupt+0x17c>)
 80048f6:	edd3 7a00 	vldr	s15, [r3]
 80048fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80048fe:	4b30      	ldr	r3, [pc, #192]	; (80049c0 <control_interrupt+0x188>)
 8004900:	edd3 6a00 	vldr	s13, [r3]
 8004904:	4b2c      	ldr	r3, [pc, #176]	; (80049b8 <control_interrupt+0x180>)
 8004906:	edd3 7a00 	vldr	s15, [r3]
 800490a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800490e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004912:	4b28      	ldr	r3, [pc, #160]	; (80049b4 <control_interrupt+0x17c>)
 8004914:	edd3 6a00 	vldr	s13, [r3]
 8004918:	4b2a      	ldr	r3, [pc, #168]	; (80049c4 <control_interrupt+0x18c>)
 800491a:	edd3 7a00 	vldr	s15, [r3]
 800491e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004922:	4b29      	ldr	r3, [pc, #164]	; (80049c8 <control_interrupt+0x190>)
 8004924:	edd3 7a00 	vldr	s15, [r3]
 8004928:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800492c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004930:	4b26      	ldr	r3, [pc, #152]	; (80049cc <control_interrupt+0x194>)
 8004932:	edc3 7a00 	vstr	s15, [r3]
	if (u2 > 65534)
 8004936:	4b25      	ldr	r3, [pc, #148]	; (80049cc <control_interrupt+0x194>)
 8004938:	edd3 7a00 	vldr	s15, [r3]
 800493c:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80049d0 <control_interrupt+0x198>
 8004940:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004948:	dd02      	ble.n	8004950 <control_interrupt+0x118>
		u2 = 65535;
 800494a:	4b20      	ldr	r3, [pc, #128]	; (80049cc <control_interrupt+0x194>)
 800494c:	4a21      	ldr	r2, [pc, #132]	; (80049d4 <control_interrupt+0x19c>)
 800494e:	601a      	str	r2, [r3, #0]
	if (u2 < -65534)
 8004950:	4b1e      	ldr	r3, [pc, #120]	; (80049cc <control_interrupt+0x194>)
 8004952:	edd3 7a00 	vldr	s15, [r3]
 8004956:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80049d8 <control_interrupt+0x1a0>
 800495a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800495e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004962:	d502      	bpl.n	800496a <control_interrupt+0x132>
		u2 = -65535;
 8004964:	4b19      	ldr	r3, [pc, #100]	; (80049cc <control_interrupt+0x194>)
 8004966:	4a1d      	ldr	r2, [pc, #116]	; (80049dc <control_interrupt+0x1a4>)
 8004968:	601a      	str	r2, [r3, #0]
	p2 = error2;
 800496a:	4b12      	ldr	r3, [pc, #72]	; (80049b4 <control_interrupt+0x17c>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a15      	ldr	r2, [pc, #84]	; (80049c4 <control_interrupt+0x18c>)
 8004970:	6013      	str	r3, [r2, #0]
	return u2;
 8004972:	4b16      	ldr	r3, [pc, #88]	; (80049cc <control_interrupt+0x194>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	ee07 3a90 	vmov	s15, r3
}
 800497a:	eeb0 0a67 	vmov.f32	s0, s15
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr
 8004986:	bf00      	nop
 8004988:	20001334 	.word	0x20001334
 800498c:	20001330 	.word	0x20001330
 8004990:	2000133c 	.word	0x2000133c
 8004994:	20001310 	.word	0x20001310
 8004998:	20001324 	.word	0x20001324
 800499c:	20000384 	.word	0x20000384
 80049a0:	2000130c 	.word	0x2000130c
 80049a4:	20001328 	.word	0x20001328
 80049a8:	20001308 	.word	0x20001308
 80049ac:	20000390 	.word	0x20000390
 80049b0:	20001294 	.word	0x20001294
 80049b4:	20001320 	.word	0x20001320
 80049b8:	2000131c 	.word	0x2000131c
 80049bc:	20000388 	.word	0x20000388
 80049c0:	2000038c 	.word	0x2000038c
 80049c4:	20001318 	.word	0x20001318
 80049c8:	2000132c 	.word	0x2000132c
 80049cc:	20001314 	.word	0x20001314
 80049d0:	477ffe00 	.word	0x477ffe00
 80049d4:	477fff00 	.word	0x477fff00
 80049d8:	c77ffe00 	.word	0xc77ffe00
 80049dc:	c77fff00 	.word	0xc77fff00

080049e0 <velocity>:
	if (u2 < -65535)
		u2 = -65535;
	p2 = error2;
	return u2;
}
void velocity() {
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
	QEIData.data[0] = __HAL_TIM_GET_COUNTER(&htim2);
 80049e6:	4b2c      	ldr	r3, [pc, #176]	; (8004a98 <velocity+0xb8>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ec:	4a2b      	ldr	r2, [pc, #172]	; (8004a9c <velocity+0xbc>)
 80049ee:	6013      	str	r3, [r2, #0]
	QEIData.timestamp[0] = micros();
 80049f0:	f000 f8c2 	bl	8004b78 <micros>
 80049f4:	4602      	mov	r2, r0
 80049f6:	460b      	mov	r3, r1
 80049f8:	4b28      	ldr	r3, [pc, #160]	; (8004a9c <velocity+0xbc>)
 80049fa:	609a      	str	r2, [r3, #8]

	int32_t diffposition = QEIData.data[0] - QEIData.data[1];
 80049fc:	4b27      	ldr	r3, [pc, #156]	; (8004a9c <velocity+0xbc>)
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	4b26      	ldr	r3, [pc, #152]	; (8004a9c <velocity+0xbc>)
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	607b      	str	r3, [r7, #4]
	float difftime = QEIData.timestamp[0] - QEIData.timestamp[1];
 8004a08:	4b24      	ldr	r3, [pc, #144]	; (8004a9c <velocity+0xbc>)
 8004a0a:	689a      	ldr	r2, [r3, #8]
 8004a0c:	4b23      	ldr	r3, [pc, #140]	; (8004a9c <velocity+0xbc>)
 8004a0e:	68db      	ldr	r3, [r3, #12]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	ee07 3a90 	vmov	s15, r3
 8004a16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a1a:	edc7 7a00 	vstr	s15, [r7]

	if (ReadDegree > 750) {
 8004a1e:	4b20      	ldr	r3, [pc, #128]	; (8004aa0 <velocity+0xc0>)
 8004a20:	edd3 7a00 	vldr	s15, [r3]
 8004a24:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8004aa4 <velocity+0xc4>
 8004a28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a30:	dd03      	ble.n	8004a3a <velocity+0x5a>
		SetDegree = 0;
 8004a32:	4b1d      	ldr	r3, [pc, #116]	; (8004aa8 <velocity+0xc8>)
 8004a34:	f04f 0200 	mov.w	r2, #0
 8004a38:	601a      	str	r2, [r3, #0]
	}
	if (diffposition < -(QEI_PERIOD >> 1)) {
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f513 4fa0 	cmn.w	r3, #20480	; 0x5000
 8004a40:	da03      	bge.n	8004a4a <velocity+0x6a>
		diffposition += QEI_PERIOD;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
 8004a48:	607b      	str	r3, [r7, #4]
	}

	QEIData.QEIPosition = __HAL_TIM_GET_COUNTER(&htim2) % 8192;
 8004a4a:	4b13      	ldr	r3, [pc, #76]	; (8004a98 <velocity+0xb8>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a50:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a54:	ee07 3a90 	vmov	s15, r3
 8004a58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a5c:	4b0f      	ldr	r3, [pc, #60]	; (8004a9c <velocity+0xbc>)
 8004a5e:	edc3 7a04 	vstr	s15, [r3, #16]
	QEIData.QEIVelocity = (diffposition * 1000000) / difftime;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4a11      	ldr	r2, [pc, #68]	; (8004aac <velocity+0xcc>)
 8004a66:	fb02 f303 	mul.w	r3, r2, r3
 8004a6a:	ee07 3a90 	vmov	s15, r3
 8004a6e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004a72:	ed97 7a00 	vldr	s14, [r7]
 8004a76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a7a:	4b08      	ldr	r3, [pc, #32]	; (8004a9c <velocity+0xbc>)
 8004a7c:	edc3 7a05 	vstr	s15, [r3, #20]

	QEIData.data[1] = QEIData.data[0];
 8004a80:	4b06      	ldr	r3, [pc, #24]	; (8004a9c <velocity+0xbc>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a05      	ldr	r2, [pc, #20]	; (8004a9c <velocity+0xbc>)
 8004a86:	6053      	str	r3, [r2, #4]
	QEIData.timestamp[1] = QEIData.timestamp[0];
 8004a88:	4b04      	ldr	r3, [pc, #16]	; (8004a9c <velocity+0xbc>)
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	4a03      	ldr	r2, [pc, #12]	; (8004a9c <velocity+0xbc>)
 8004a8e:	60d3      	str	r3, [r2, #12]

}
 8004a90:	bf00      	nop
 8004a92:	3708      	adds	r7, #8
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}
 8004a98:	2000053c 	.word	0x2000053c
 8004a9c:	200012c0 	.word	0x200012c0
 8004aa0:	20001330 	.word	0x20001330
 8004aa4:	443b8000 	.word	0x443b8000
 8004aa8:	20001334 	.word	0x20001334
 8004aac:	000f4240 	.word	0x000f4240

08004ab0 <accelerate>:
void accelerate() {
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b082      	sub	sp, #8
 8004ab4:	af00      	add	r7, sp, #0
	QEIAcc.data[0] = speed;
 8004ab6:	4b20      	ldr	r3, [pc, #128]	; (8004b38 <accelerate+0x88>)
 8004ab8:	edd3 7a00 	vldr	s15, [r3]
 8004abc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ac0:	ee17 2a90 	vmov	r2, s15
 8004ac4:	4b1d      	ldr	r3, [pc, #116]	; (8004b3c <accelerate+0x8c>)
 8004ac6:	601a      	str	r2, [r3, #0]
	QEIAcc.timestamp[0] = micros();
 8004ac8:	f000 f856 	bl	8004b78 <micros>
 8004acc:	4602      	mov	r2, r0
 8004ace:	460b      	mov	r3, r1
 8004ad0:	4b1a      	ldr	r3, [pc, #104]	; (8004b3c <accelerate+0x8c>)
 8004ad2:	609a      	str	r2, [r3, #8]

	int32_t diffposition = QEIAcc.data[0] - QEIAcc.data[1];
 8004ad4:	4b19      	ldr	r3, [pc, #100]	; (8004b3c <accelerate+0x8c>)
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	4b18      	ldr	r3, [pc, #96]	; (8004b3c <accelerate+0x8c>)
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	607b      	str	r3, [r7, #4]
	float difftime = QEIAcc.timestamp[0] - QEIAcc.timestamp[1];
 8004ae0:	4b16      	ldr	r3, [pc, #88]	; (8004b3c <accelerate+0x8c>)
 8004ae2:	689a      	ldr	r2, [r3, #8]
 8004ae4:	4b15      	ldr	r3, [pc, #84]	; (8004b3c <accelerate+0x8c>)
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	ee07 3a90 	vmov	s15, r3
 8004aee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004af2:	edc7 7a00 	vstr	s15, [r7]
	difftime = difftime / 1000000;
 8004af6:	ed97 7a00 	vldr	s14, [r7]
 8004afa:	eddf 6a11 	vldr	s13, [pc, #68]	; 8004b40 <accelerate+0x90>
 8004afe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004b02:	edc7 7a00 	vstr	s15, [r7]

	QEIAcc.QEIVelocity = (diffposition / difftime);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	ee07 3a90 	vmov	s15, r3
 8004b0c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004b10:	ed97 7a00 	vldr	s14, [r7]
 8004b14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b18:	4b08      	ldr	r3, [pc, #32]	; (8004b3c <accelerate+0x8c>)
 8004b1a:	edc3 7a05 	vstr	s15, [r3, #20]

	QEIAcc.data[1] = QEIAcc.data[0];
 8004b1e:	4b07      	ldr	r3, [pc, #28]	; (8004b3c <accelerate+0x8c>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a06      	ldr	r2, [pc, #24]	; (8004b3c <accelerate+0x8c>)
 8004b24:	6053      	str	r3, [r2, #4]
	QEIAcc.timestamp[1] = QEIAcc.timestamp[0];
 8004b26:	4b05      	ldr	r3, [pc, #20]	; (8004b3c <accelerate+0x8c>)
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	4a04      	ldr	r2, [pc, #16]	; (8004b3c <accelerate+0x8c>)
 8004b2c:	60d3      	str	r3, [r2, #12]
}
 8004b2e:	bf00      	nop
 8004b30:	3708      	adds	r7, #8
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	bf00      	nop
 8004b38:	20001294 	.word	0x20001294
 8004b3c:	200012d8 	.word	0x200012d8
 8004b40:	49742400 	.word	0x49742400

08004b44 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8004b44:	b4b0      	push	{r4, r5, r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
	if (htim == &htim5) {
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4a08      	ldr	r2, [pc, #32]	; (8004b70 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d108      	bne.n	8004b66 <HAL_TIM_PeriodElapsedCallback+0x22>
		_micros += UINT32_MAX;
 8004b54:	4b07      	ldr	r3, [pc, #28]	; (8004b74 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8004b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b5a:	1e54      	subs	r4, r2, #1
 8004b5c:	f143 0500 	adc.w	r5, r3, #0
 8004b60:	4b04      	ldr	r3, [pc, #16]	; (8004b74 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8004b62:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 8004b66:	bf00      	nop
 8004b68:	370c      	adds	r7, #12
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bcb0      	pop	{r4, r5, r7}
 8004b6e:	4770      	bx	lr
 8004b70:	20000758 	.word	0x20000758
 8004b74:	200012f0 	.word	0x200012f0

08004b78 <micros>:
uint64_t micros() {
 8004b78:	b4b0      	push	{r4, r5, r7}
 8004b7a:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim5) + _micros;
 8004b7c:	4b09      	ldr	r3, [pc, #36]	; (8004ba4 <micros+0x2c>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b82:	2200      	movs	r2, #0
 8004b84:	4618      	mov	r0, r3
 8004b86:	4611      	mov	r1, r2
 8004b88:	4b07      	ldr	r3, [pc, #28]	; (8004ba8 <micros+0x30>)
 8004b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b8e:	1884      	adds	r4, r0, r2
 8004b90:	eb41 0503 	adc.w	r5, r1, r3
 8004b94:	4622      	mov	r2, r4
 8004b96:	462b      	mov	r3, r5
}
 8004b98:	4610      	mov	r0, r2
 8004b9a:	4619      	mov	r1, r3
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bcb0      	pop	{r4, r5, r7}
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	20000758 	.word	0x20000758
 8004ba8:	200012f0 	.word	0x200012f0

08004bac <main_Qubic>:
void main_Qubic() {
 8004bac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bb0:	ed2d 8b02 	vpush	{d8}
 8004bb4:	b084      	sub	sp, #16
 8004bb6:	af00      	add	r7, sp, #0
	emxArray_real_T *q_acc;
	emxArray_real_T *q_position;
	emxArray_real_T *q_velocity;
	/* Initialize function 'Qubic' input arguments. */
	q_k1_tmp = argInit_real_T();
 8004bb8:	f7fd faac 	bl	8002114 <argInit_real_T>
 8004bbc:	eeb0 7a40 	vmov.f32	s14, s0
 8004bc0:	eef0 7a60 	vmov.f32	s15, s1
 8004bc4:	4b33      	ldr	r3, [pc, #204]	; (8004c94 <main_Qubic+0xe8>)
 8004bc6:	ed83 7b00 	vstr	d7, [r3]
	/* Call the entry-point 'Qubic'. */
	emxInitArray_real_T(&q_position, 2);
 8004bca:	f107 0308 	add.w	r3, r7, #8
 8004bce:	2102      	movs	r1, #2
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	f7fd f9b1 	bl	8001f38 <emxInitArray_real_T>
	emxInitArray_real_T(&q_velocity, 2);
 8004bd6:	1d3b      	adds	r3, r7, #4
 8004bd8:	2102      	movs	r1, #2
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f7fd f9ac 	bl	8001f38 <emxInitArray_real_T>
	emxInitArray_real_T(&q_acc, 2);
 8004be0:	f107 030c 	add.w	r3, r7, #12
 8004be4:	2102      	movs	r1, #2
 8004be6:	4618      	mov	r0, r3
 8004be8:	f7fd f9a6 	bl	8001f38 <emxInitArray_real_T>
	Qubic(start_p, stop_p, start_v, stop_v, timecycle, q_position, q_velocity,
 8004bec:	4b2a      	ldr	r3, [pc, #168]	; (8004c98 <main_Qubic+0xec>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f7fb fc55 	bl	80004a0 <__aeabi_f2d>
 8004bf6:	4604      	mov	r4, r0
 8004bf8:	460d      	mov	r5, r1
 8004bfa:	4b28      	ldr	r3, [pc, #160]	; (8004c9c <main_Qubic+0xf0>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f7fb fc4e 	bl	80004a0 <__aeabi_f2d>
 8004c04:	4680      	mov	r8, r0
 8004c06:	4689      	mov	r9, r1
 8004c08:	4b25      	ldr	r3, [pc, #148]	; (8004ca0 <main_Qubic+0xf4>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f7fb fc47 	bl	80004a0 <__aeabi_f2d>
 8004c12:	4682      	mov	sl, r0
 8004c14:	468b      	mov	fp, r1
 8004c16:	4b23      	ldr	r3, [pc, #140]	; (8004ca4 <main_Qubic+0xf8>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f7fb fc40 	bl	80004a0 <__aeabi_f2d>
 8004c20:	ec41 0b18 	vmov	d8, r0, r1
 8004c24:	4b20      	ldr	r3, [pc, #128]	; (8004ca8 <main_Qubic+0xfc>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f7fb fc39 	bl	80004a0 <__aeabi_f2d>
 8004c2e:	ec41 0b17 	vmov	d7, r0, r1
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	6879      	ldr	r1, [r7, #4]
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	4618      	mov	r0, r3
 8004c3a:	eeb0 4a47 	vmov.f32	s8, s14
 8004c3e:	eef0 4a67 	vmov.f32	s9, s15
 8004c42:	eeb0 3a48 	vmov.f32	s6, s16
 8004c46:	eef0 3a68 	vmov.f32	s7, s17
 8004c4a:	ec4b ab12 	vmov	d2, sl, fp
 8004c4e:	ec49 8b11 	vmov	d1, r8, r9
 8004c52:	ec45 4b10 	vmov	d0, r4, r5
 8004c56:	f7fc fddf 	bl	8001818 <Qubic>
			q_acc);
	q_positionN = q_position;
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	4a13      	ldr	r2, [pc, #76]	; (8004cac <main_Qubic+0x100>)
 8004c5e:	6013      	str	r3, [r2, #0]
	q_velocityN = q_velocity;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	4a13      	ldr	r2, [pc, #76]	; (8004cb0 <main_Qubic+0x104>)
 8004c64:	6013      	str	r3, [r2, #0]
	q_accN = q_acc;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	4a12      	ldr	r2, [pc, #72]	; (8004cb4 <main_Qubic+0x108>)
 8004c6a:	6013      	str	r3, [r2, #0]
	emxDestroyArray_real_T(q_position);
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f7fd f956 	bl	8001f20 <emxDestroyArray_real_T>
	emxDestroyArray_real_T(q_velocity);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	4618      	mov	r0, r3
 8004c78:	f7fd f952 	bl	8001f20 <emxDestroyArray_real_T>
	emxDestroyArray_real_T(q_acc);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f7fd f94e 	bl	8001f20 <emxDestroyArray_real_T>
}
 8004c84:	bf00      	nop
 8004c86:	3710      	adds	r7, #16
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	ecbd 8b02 	vpop	{d8}
 8004c8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c92:	bf00      	nop
 8004c94:	20000b88 	.word	0x20000b88
 8004c98:	200009b0 	.word	0x200009b0
 8004c9c:	200009b4 	.word	0x200009b4
 8004ca0:	200009b8 	.word	0x200009b8
 8004ca4:	200009bc 	.word	0x200009bc
 8004ca8:	200009c0 	.word	0x200009c0
 8004cac:	200012fc 	.word	0x200012fc
 8004cb0:	200012f8 	.word	0x200012f8
 8004cb4:	20001300 	.word	0x20001300

08004cb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004cbc:	b672      	cpsid	i
}
 8004cbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004cc0:	e7fe      	b.n	8004cc0 <Error_Handler+0x8>
	...

08004cc4 <rtIsInf>:
 * Function: rtIsInf ==================================================
 *  Abstract:
 *  Test if value is infinite
 */
boolean_T rtIsInf(real_T value)
{
 8004cc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cc6:	b083      	sub	sp, #12
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	ed87 0b00 	vstr	d0, [r7]
  return (isinf(value) != 0U);
 8004cce:	683c      	ldr	r4, [r7, #0]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	461e      	mov	r6, r3
 8004cda:	f04f 32ff 	mov.w	r2, #4294967295
 8004cde:	4b0f      	ldr	r3, [pc, #60]	; (8004d1c <rtIsInf+0x58>)
 8004ce0:	4620      	mov	r0, r4
 8004ce2:	4629      	mov	r1, r5
 8004ce4:	f7fb fece 	bl	8000a84 <__aeabi_dcmpun>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d10b      	bne.n	8004d06 <rtIsInf+0x42>
 8004cee:	f04f 32ff 	mov.w	r2, #4294967295
 8004cf2:	4b0a      	ldr	r3, [pc, #40]	; (8004d1c <rtIsInf+0x58>)
 8004cf4:	4620      	mov	r0, r4
 8004cf6:	4629      	mov	r1, r5
 8004cf8:	f7fb fea6 	bl	8000a48 <__aeabi_dcmple>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d101      	bne.n	8004d06 <rtIsInf+0x42>
 8004d02:	2300      	movs	r3, #0
 8004d04:	461e      	mov	r6, r3
 8004d06:	b2f3      	uxtb	r3, r6
 8004d08:	f083 0301 	eor.w	r3, r3, #1
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	f003 0301 	and.w	r3, r3, #1
 8004d12:	b2db      	uxtb	r3, r3
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	370c      	adds	r7, #12
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d1c:	7fefffff 	.word	0x7fefffff

08004d20 <rtIsNaN>:
 * Function: rtIsNaN ==================================================
 *  Abstract:
 *  Test if value is not a number
 */
boolean_T rtIsNaN(real_T value)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b082      	sub	sp, #8
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	ed87 0b00 	vstr	d0, [r7]
  return (isnan(value) != 0U);
 8004d2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d2e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d32:	f7fb fea7 	bl	8000a84 <__aeabi_dcmpun>
 8004d36:	4603      	mov	r3, r0
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d001      	beq.n	8004d40 <rtIsNaN+0x20>
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e000      	b.n	8004d42 <rtIsNaN+0x22>
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3708      	adds	r7, #8
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
	...

08004d4c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b082      	sub	sp, #8
 8004d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d52:	2300      	movs	r3, #0
 8004d54:	607b      	str	r3, [r7, #4]
 8004d56:	4b10      	ldr	r3, [pc, #64]	; (8004d98 <HAL_MspInit+0x4c>)
 8004d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d5a:	4a0f      	ldr	r2, [pc, #60]	; (8004d98 <HAL_MspInit+0x4c>)
 8004d5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d60:	6453      	str	r3, [r2, #68]	; 0x44
 8004d62:	4b0d      	ldr	r3, [pc, #52]	; (8004d98 <HAL_MspInit+0x4c>)
 8004d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d6a:	607b      	str	r3, [r7, #4]
 8004d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004d6e:	2300      	movs	r3, #0
 8004d70:	603b      	str	r3, [r7, #0]
 8004d72:	4b09      	ldr	r3, [pc, #36]	; (8004d98 <HAL_MspInit+0x4c>)
 8004d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d76:	4a08      	ldr	r2, [pc, #32]	; (8004d98 <HAL_MspInit+0x4c>)
 8004d78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d7c:	6413      	str	r3, [r2, #64]	; 0x40
 8004d7e:	4b06      	ldr	r3, [pc, #24]	; (8004d98 <HAL_MspInit+0x4c>)
 8004d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d86:	603b      	str	r3, [r7, #0]
 8004d88:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004d8a:	2007      	movs	r0, #7
 8004d8c:	f001 f882 	bl	8005e94 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004d90:	bf00      	nop
 8004d92:	3708      	adds	r7, #8
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	40023800 	.word	0x40023800

08004d9c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b08a      	sub	sp, #40	; 0x28
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004da4:	f107 0314 	add.w	r3, r7, #20
 8004da8:	2200      	movs	r2, #0
 8004daa:	601a      	str	r2, [r3, #0]
 8004dac:	605a      	str	r2, [r3, #4]
 8004dae:	609a      	str	r2, [r3, #8]
 8004db0:	60da      	str	r2, [r3, #12]
 8004db2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a3c      	ldr	r2, [pc, #240]	; (8004eac <HAL_ADC_MspInit+0x110>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d171      	bne.n	8004ea2 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	613b      	str	r3, [r7, #16]
 8004dc2:	4b3b      	ldr	r3, [pc, #236]	; (8004eb0 <HAL_ADC_MspInit+0x114>)
 8004dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dc6:	4a3a      	ldr	r2, [pc, #232]	; (8004eb0 <HAL_ADC_MspInit+0x114>)
 8004dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dcc:	6453      	str	r3, [r2, #68]	; 0x44
 8004dce:	4b38      	ldr	r3, [pc, #224]	; (8004eb0 <HAL_ADC_MspInit+0x114>)
 8004dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dd6:	613b      	str	r3, [r7, #16]
 8004dd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dda:	2300      	movs	r3, #0
 8004ddc:	60fb      	str	r3, [r7, #12]
 8004dde:	4b34      	ldr	r3, [pc, #208]	; (8004eb0 <HAL_ADC_MspInit+0x114>)
 8004de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004de2:	4a33      	ldr	r2, [pc, #204]	; (8004eb0 <HAL_ADC_MspInit+0x114>)
 8004de4:	f043 0301 	orr.w	r3, r3, #1
 8004de8:	6313      	str	r3, [r2, #48]	; 0x30
 8004dea:	4b31      	ldr	r3, [pc, #196]	; (8004eb0 <HAL_ADC_MspInit+0x114>)
 8004dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dee:	f003 0301 	and.w	r3, r3, #1
 8004df2:	60fb      	str	r3, [r7, #12]
 8004df4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004df6:	2300      	movs	r3, #0
 8004df8:	60bb      	str	r3, [r7, #8]
 8004dfa:	4b2d      	ldr	r3, [pc, #180]	; (8004eb0 <HAL_ADC_MspInit+0x114>)
 8004dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dfe:	4a2c      	ldr	r2, [pc, #176]	; (8004eb0 <HAL_ADC_MspInit+0x114>)
 8004e00:	f043 0302 	orr.w	r3, r3, #2
 8004e04:	6313      	str	r3, [r2, #48]	; 0x30
 8004e06:	4b2a      	ldr	r3, [pc, #168]	; (8004eb0 <HAL_ADC_MspInit+0x114>)
 8004e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e0a:	f003 0302 	and.w	r3, r3, #2
 8004e0e:	60bb      	str	r3, [r7, #8]
 8004e10:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = Joystick_Y_Pin|GPIO_PIN_5|GPIO_PIN_6;
 8004e12:	2370      	movs	r3, #112	; 0x70
 8004e14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004e16:	2303      	movs	r3, #3
 8004e18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e1e:	f107 0314 	add.w	r3, r7, #20
 8004e22:	4619      	mov	r1, r3
 8004e24:	4823      	ldr	r0, [pc, #140]	; (8004eb4 <HAL_ADC_MspInit+0x118>)
 8004e26:	f001 fc85 	bl	8006734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Joystick_X_Pin;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004e2e:	2303      	movs	r3, #3
 8004e30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e32:	2300      	movs	r3, #0
 8004e34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Joystick_X_GPIO_Port, &GPIO_InitStruct);
 8004e36:	f107 0314 	add.w	r3, r7, #20
 8004e3a:	4619      	mov	r1, r3
 8004e3c:	481e      	ldr	r0, [pc, #120]	; (8004eb8 <HAL_ADC_MspInit+0x11c>)
 8004e3e:	f001 fc79 	bl	8006734 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8004e42:	4b1e      	ldr	r3, [pc, #120]	; (8004ebc <HAL_ADC_MspInit+0x120>)
 8004e44:	4a1e      	ldr	r2, [pc, #120]	; (8004ec0 <HAL_ADC_MspInit+0x124>)
 8004e46:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004e48:	4b1c      	ldr	r3, [pc, #112]	; (8004ebc <HAL_ADC_MspInit+0x120>)
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004e4e:	4b1b      	ldr	r3, [pc, #108]	; (8004ebc <HAL_ADC_MspInit+0x120>)
 8004e50:	2200      	movs	r2, #0
 8004e52:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e54:	4b19      	ldr	r3, [pc, #100]	; (8004ebc <HAL_ADC_MspInit+0x120>)
 8004e56:	2200      	movs	r2, #0
 8004e58:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004e5a:	4b18      	ldr	r3, [pc, #96]	; (8004ebc <HAL_ADC_MspInit+0x120>)
 8004e5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004e60:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004e62:	4b16      	ldr	r3, [pc, #88]	; (8004ebc <HAL_ADC_MspInit+0x120>)
 8004e64:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004e68:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004e6a:	4b14      	ldr	r3, [pc, #80]	; (8004ebc <HAL_ADC_MspInit+0x120>)
 8004e6c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004e70:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004e72:	4b12      	ldr	r3, [pc, #72]	; (8004ebc <HAL_ADC_MspInit+0x120>)
 8004e74:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004e78:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004e7a:	4b10      	ldr	r3, [pc, #64]	; (8004ebc <HAL_ADC_MspInit+0x120>)
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e80:	4b0e      	ldr	r3, [pc, #56]	; (8004ebc <HAL_ADC_MspInit+0x120>)
 8004e82:	2200      	movs	r2, #0
 8004e84:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004e86:	480d      	ldr	r0, [pc, #52]	; (8004ebc <HAL_ADC_MspInit+0x120>)
 8004e88:	f001 f846 	bl	8005f18 <HAL_DMA_Init>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d001      	beq.n	8004e96 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8004e92:	f7ff ff11 	bl	8004cb8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a08      	ldr	r2, [pc, #32]	; (8004ebc <HAL_ADC_MspInit+0x120>)
 8004e9a:	639a      	str	r2, [r3, #56]	; 0x38
 8004e9c:	4a07      	ldr	r2, [pc, #28]	; (8004ebc <HAL_ADC_MspInit+0x120>)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004ea2:	bf00      	nop
 8004ea4:	3728      	adds	r7, #40	; 0x28
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	40012000 	.word	0x40012000
 8004eb0:	40023800 	.word	0x40023800
 8004eb4:	40020000 	.word	0x40020000
 8004eb8:	40020400 	.word	0x40020400
 8004ebc:	20000488 	.word	0x20000488
 8004ec0:	40026410 	.word	0x40026410

08004ec4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b08a      	sub	sp, #40	; 0x28
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ecc:	f107 0314 	add.w	r3, r7, #20
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	601a      	str	r2, [r3, #0]
 8004ed4:	605a      	str	r2, [r3, #4]
 8004ed6:	609a      	str	r2, [r3, #8]
 8004ed8:	60da      	str	r2, [r3, #12]
 8004eda:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a19      	ldr	r2, [pc, #100]	; (8004f48 <HAL_I2C_MspInit+0x84>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d12c      	bne.n	8004f40 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	613b      	str	r3, [r7, #16]
 8004eea:	4b18      	ldr	r3, [pc, #96]	; (8004f4c <HAL_I2C_MspInit+0x88>)
 8004eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eee:	4a17      	ldr	r2, [pc, #92]	; (8004f4c <HAL_I2C_MspInit+0x88>)
 8004ef0:	f043 0302 	orr.w	r3, r3, #2
 8004ef4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ef6:	4b15      	ldr	r3, [pc, #84]	; (8004f4c <HAL_I2C_MspInit+0x88>)
 8004ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004efa:	f003 0302 	and.w	r3, r3, #2
 8004efe:	613b      	str	r3, [r7, #16]
 8004f00:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004f02:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004f06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004f08:	2312      	movs	r3, #18
 8004f0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f10:	2303      	movs	r3, #3
 8004f12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004f14:	2304      	movs	r3, #4
 8004f16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f18:	f107 0314 	add.w	r3, r7, #20
 8004f1c:	4619      	mov	r1, r3
 8004f1e:	480c      	ldr	r0, [pc, #48]	; (8004f50 <HAL_I2C_MspInit+0x8c>)
 8004f20:	f001 fc08 	bl	8006734 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004f24:	2300      	movs	r3, #0
 8004f26:	60fb      	str	r3, [r7, #12]
 8004f28:	4b08      	ldr	r3, [pc, #32]	; (8004f4c <HAL_I2C_MspInit+0x88>)
 8004f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f2c:	4a07      	ldr	r2, [pc, #28]	; (8004f4c <HAL_I2C_MspInit+0x88>)
 8004f2e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004f32:	6413      	str	r3, [r2, #64]	; 0x40
 8004f34:	4b05      	ldr	r3, [pc, #20]	; (8004f4c <HAL_I2C_MspInit+0x88>)
 8004f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f3c:	60fb      	str	r3, [r7, #12]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004f40:	bf00      	nop
 8004f42:	3728      	adds	r7, #40	; 0x28
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}
 8004f48:	40005400 	.word	0x40005400
 8004f4c:	40023800 	.word	0x40023800
 8004f50:	40020400 	.word	0x40020400

08004f54 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b08a      	sub	sp, #40	; 0x28
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f5c:	f107 0314 	add.w	r3, r7, #20
 8004f60:	2200      	movs	r2, #0
 8004f62:	601a      	str	r2, [r3, #0]
 8004f64:	605a      	str	r2, [r3, #4]
 8004f66:	609a      	str	r2, [r3, #8]
 8004f68:	60da      	str	r2, [r3, #12]
 8004f6a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f74:	d12b      	bne.n	8004fce <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004f76:	2300      	movs	r3, #0
 8004f78:	613b      	str	r3, [r7, #16]
 8004f7a:	4b17      	ldr	r3, [pc, #92]	; (8004fd8 <HAL_TIM_Encoder_MspInit+0x84>)
 8004f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7e:	4a16      	ldr	r2, [pc, #88]	; (8004fd8 <HAL_TIM_Encoder_MspInit+0x84>)
 8004f80:	f043 0301 	orr.w	r3, r3, #1
 8004f84:	6413      	str	r3, [r2, #64]	; 0x40
 8004f86:	4b14      	ldr	r3, [pc, #80]	; (8004fd8 <HAL_TIM_Encoder_MspInit+0x84>)
 8004f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	613b      	str	r3, [r7, #16]
 8004f90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f92:	2300      	movs	r3, #0
 8004f94:	60fb      	str	r3, [r7, #12]
 8004f96:	4b10      	ldr	r3, [pc, #64]	; (8004fd8 <HAL_TIM_Encoder_MspInit+0x84>)
 8004f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f9a:	4a0f      	ldr	r2, [pc, #60]	; (8004fd8 <HAL_TIM_Encoder_MspInit+0x84>)
 8004f9c:	f043 0301 	orr.w	r3, r3, #1
 8004fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8004fa2:	4b0d      	ldr	r3, [pc, #52]	; (8004fd8 <HAL_TIM_Encoder_MspInit+0x84>)
 8004fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fa6:	f003 0301 	and.w	r3, r3, #1
 8004faa:	60fb      	str	r3, [r7, #12]
 8004fac:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = Encoder_B_Pin|Encoder_A_Pin;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fc2:	f107 0314 	add.w	r3, r7, #20
 8004fc6:	4619      	mov	r1, r3
 8004fc8:	4804      	ldr	r0, [pc, #16]	; (8004fdc <HAL_TIM_Encoder_MspInit+0x88>)
 8004fca:	f001 fbb3 	bl	8006734 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004fce:	bf00      	nop
 8004fd0:	3728      	adds	r7, #40	; 0x28
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	40023800 	.word	0x40023800
 8004fdc:	40020000 	.word	0x40020000

08004fe0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b086      	sub	sp, #24
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a34      	ldr	r2, [pc, #208]	; (80050c0 <HAL_TIM_Base_MspInit+0xe0>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d116      	bne.n	8005020 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	617b      	str	r3, [r7, #20]
 8004ff6:	4b33      	ldr	r3, [pc, #204]	; (80050c4 <HAL_TIM_Base_MspInit+0xe4>)
 8004ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ffa:	4a32      	ldr	r2, [pc, #200]	; (80050c4 <HAL_TIM_Base_MspInit+0xe4>)
 8004ffc:	f043 0302 	orr.w	r3, r3, #2
 8005000:	6413      	str	r3, [r2, #64]	; 0x40
 8005002:	4b30      	ldr	r3, [pc, #192]	; (80050c4 <HAL_TIM_Base_MspInit+0xe4>)
 8005004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005006:	f003 0302 	and.w	r3, r3, #2
 800500a:	617b      	str	r3, [r7, #20]
 800500c:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800500e:	2200      	movs	r2, #0
 8005010:	2100      	movs	r1, #0
 8005012:	201d      	movs	r0, #29
 8005014:	f000 ff49 	bl	8005eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005018:	201d      	movs	r0, #29
 800501a:	f000 ff62 	bl	8005ee2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800501e:	e04a      	b.n	80050b6 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM4)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a28      	ldr	r2, [pc, #160]	; (80050c8 <HAL_TIM_Base_MspInit+0xe8>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d116      	bne.n	8005058 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800502a:	2300      	movs	r3, #0
 800502c:	613b      	str	r3, [r7, #16]
 800502e:	4b25      	ldr	r3, [pc, #148]	; (80050c4 <HAL_TIM_Base_MspInit+0xe4>)
 8005030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005032:	4a24      	ldr	r2, [pc, #144]	; (80050c4 <HAL_TIM_Base_MspInit+0xe4>)
 8005034:	f043 0304 	orr.w	r3, r3, #4
 8005038:	6413      	str	r3, [r2, #64]	; 0x40
 800503a:	4b22      	ldr	r3, [pc, #136]	; (80050c4 <HAL_TIM_Base_MspInit+0xe4>)
 800503c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503e:	f003 0304 	and.w	r3, r3, #4
 8005042:	613b      	str	r3, [r7, #16]
 8005044:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8005046:	2200      	movs	r2, #0
 8005048:	2100      	movs	r1, #0
 800504a:	201e      	movs	r0, #30
 800504c:	f000 ff2d 	bl	8005eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005050:	201e      	movs	r0, #30
 8005052:	f000 ff46 	bl	8005ee2 <HAL_NVIC_EnableIRQ>
}
 8005056:	e02e      	b.n	80050b6 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM5)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a1b      	ldr	r2, [pc, #108]	; (80050cc <HAL_TIM_Base_MspInit+0xec>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d10e      	bne.n	8005080 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005062:	2300      	movs	r3, #0
 8005064:	60fb      	str	r3, [r7, #12]
 8005066:	4b17      	ldr	r3, [pc, #92]	; (80050c4 <HAL_TIM_Base_MspInit+0xe4>)
 8005068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506a:	4a16      	ldr	r2, [pc, #88]	; (80050c4 <HAL_TIM_Base_MspInit+0xe4>)
 800506c:	f043 0308 	orr.w	r3, r3, #8
 8005070:	6413      	str	r3, [r2, #64]	; 0x40
 8005072:	4b14      	ldr	r3, [pc, #80]	; (80050c4 <HAL_TIM_Base_MspInit+0xe4>)
 8005074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005076:	f003 0308 	and.w	r3, r3, #8
 800507a:	60fb      	str	r3, [r7, #12]
 800507c:	68fb      	ldr	r3, [r7, #12]
}
 800507e:	e01a      	b.n	80050b6 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM11)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a12      	ldr	r2, [pc, #72]	; (80050d0 <HAL_TIM_Base_MspInit+0xf0>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d115      	bne.n	80050b6 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800508a:	2300      	movs	r3, #0
 800508c:	60bb      	str	r3, [r7, #8]
 800508e:	4b0d      	ldr	r3, [pc, #52]	; (80050c4 <HAL_TIM_Base_MspInit+0xe4>)
 8005090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005092:	4a0c      	ldr	r2, [pc, #48]	; (80050c4 <HAL_TIM_Base_MspInit+0xe4>)
 8005094:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005098:	6453      	str	r3, [r2, #68]	; 0x44
 800509a:	4b0a      	ldr	r3, [pc, #40]	; (80050c4 <HAL_TIM_Base_MspInit+0xe4>)
 800509c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800509e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80050a2:	60bb      	str	r3, [r7, #8]
 80050a4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80050a6:	2200      	movs	r2, #0
 80050a8:	2100      	movs	r1, #0
 80050aa:	201a      	movs	r0, #26
 80050ac:	f000 fefd 	bl	8005eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80050b0:	201a      	movs	r0, #26
 80050b2:	f000 ff16 	bl	8005ee2 <HAL_NVIC_EnableIRQ>
}
 80050b6:	bf00      	nop
 80050b8:	3718      	adds	r7, #24
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	40000400 	.word	0x40000400
 80050c4:	40023800 	.word	0x40023800
 80050c8:	40000800 	.word	0x40000800
 80050cc:	40000c00 	.word	0x40000c00
 80050d0:	40014800 	.word	0x40014800

080050d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b088      	sub	sp, #32
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050dc:	f107 030c 	add.w	r3, r7, #12
 80050e0:	2200      	movs	r2, #0
 80050e2:	601a      	str	r2, [r3, #0]
 80050e4:	605a      	str	r2, [r3, #4]
 80050e6:	609a      	str	r2, [r3, #8]
 80050e8:	60da      	str	r2, [r3, #12]
 80050ea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a12      	ldr	r2, [pc, #72]	; (800513c <HAL_TIM_MspPostInit+0x68>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d11d      	bne.n	8005132 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80050f6:	2300      	movs	r3, #0
 80050f8:	60bb      	str	r3, [r7, #8]
 80050fa:	4b11      	ldr	r3, [pc, #68]	; (8005140 <HAL_TIM_MspPostInit+0x6c>)
 80050fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050fe:	4a10      	ldr	r2, [pc, #64]	; (8005140 <HAL_TIM_MspPostInit+0x6c>)
 8005100:	f043 0302 	orr.w	r3, r3, #2
 8005104:	6313      	str	r3, [r2, #48]	; 0x30
 8005106:	4b0e      	ldr	r3, [pc, #56]	; (8005140 <HAL_TIM_MspPostInit+0x6c>)
 8005108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800510a:	f003 0302 	and.w	r3, r3, #2
 800510e:	60bb      	str	r3, [r7, #8]
 8005110:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005112:	2340      	movs	r3, #64	; 0x40
 8005114:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005116:	2302      	movs	r3, #2
 8005118:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800511a:	2300      	movs	r3, #0
 800511c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800511e:	2300      	movs	r3, #0
 8005120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005122:	2302      	movs	r3, #2
 8005124:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005126:	f107 030c 	add.w	r3, r7, #12
 800512a:	4619      	mov	r1, r3
 800512c:	4805      	ldr	r0, [pc, #20]	; (8005144 <HAL_TIM_MspPostInit+0x70>)
 800512e:	f001 fb01 	bl	8006734 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8005132:	bf00      	nop
 8005134:	3720      	adds	r7, #32
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
 800513a:	bf00      	nop
 800513c:	40000800 	.word	0x40000800
 8005140:	40023800 	.word	0x40023800
 8005144:	40020400 	.word	0x40020400

08005148 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b08a      	sub	sp, #40	; 0x28
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005150:	f107 0314 	add.w	r3, r7, #20
 8005154:	2200      	movs	r2, #0
 8005156:	601a      	str	r2, [r3, #0]
 8005158:	605a      	str	r2, [r3, #4]
 800515a:	609a      	str	r2, [r3, #8]
 800515c:	60da      	str	r2, [r3, #12]
 800515e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a34      	ldr	r2, [pc, #208]	; (8005238 <HAL_UART_MspInit+0xf0>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d161      	bne.n	800522e <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800516a:	2300      	movs	r3, #0
 800516c:	613b      	str	r3, [r7, #16]
 800516e:	4b33      	ldr	r3, [pc, #204]	; (800523c <HAL_UART_MspInit+0xf4>)
 8005170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005172:	4a32      	ldr	r2, [pc, #200]	; (800523c <HAL_UART_MspInit+0xf4>)
 8005174:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005178:	6413      	str	r3, [r2, #64]	; 0x40
 800517a:	4b30      	ldr	r3, [pc, #192]	; (800523c <HAL_UART_MspInit+0xf4>)
 800517c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800517e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005182:	613b      	str	r3, [r7, #16]
 8005184:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005186:	2300      	movs	r3, #0
 8005188:	60fb      	str	r3, [r7, #12]
 800518a:	4b2c      	ldr	r3, [pc, #176]	; (800523c <HAL_UART_MspInit+0xf4>)
 800518c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800518e:	4a2b      	ldr	r2, [pc, #172]	; (800523c <HAL_UART_MspInit+0xf4>)
 8005190:	f043 0301 	orr.w	r3, r3, #1
 8005194:	6313      	str	r3, [r2, #48]	; 0x30
 8005196:	4b29      	ldr	r3, [pc, #164]	; (800523c <HAL_UART_MspInit+0xf4>)
 8005198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800519a:	f003 0301 	and.w	r3, r3, #1
 800519e:	60fb      	str	r3, [r7, #12]
 80051a0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80051a2:	230c      	movs	r3, #12
 80051a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051a6:	2302      	movs	r3, #2
 80051a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051aa:	2300      	movs	r3, #0
 80051ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051ae:	2303      	movs	r3, #3
 80051b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80051b2:	2307      	movs	r3, #7
 80051b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051b6:	f107 0314 	add.w	r3, r7, #20
 80051ba:	4619      	mov	r1, r3
 80051bc:	4820      	ldr	r0, [pc, #128]	; (8005240 <HAL_UART_MspInit+0xf8>)
 80051be:	f001 fab9 	bl	8006734 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80051c2:	4b20      	ldr	r3, [pc, #128]	; (8005244 <HAL_UART_MspInit+0xfc>)
 80051c4:	4a20      	ldr	r2, [pc, #128]	; (8005248 <HAL_UART_MspInit+0x100>)
 80051c6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80051c8:	4b1e      	ldr	r3, [pc, #120]	; (8005244 <HAL_UART_MspInit+0xfc>)
 80051ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80051ce:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80051d0:	4b1c      	ldr	r3, [pc, #112]	; (8005244 <HAL_UART_MspInit+0xfc>)
 80051d2:	2240      	movs	r2, #64	; 0x40
 80051d4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80051d6:	4b1b      	ldr	r3, [pc, #108]	; (8005244 <HAL_UART_MspInit+0xfc>)
 80051d8:	2200      	movs	r2, #0
 80051da:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80051dc:	4b19      	ldr	r3, [pc, #100]	; (8005244 <HAL_UART_MspInit+0xfc>)
 80051de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80051e2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80051e4:	4b17      	ldr	r3, [pc, #92]	; (8005244 <HAL_UART_MspInit+0xfc>)
 80051e6:	2200      	movs	r2, #0
 80051e8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80051ea:	4b16      	ldr	r3, [pc, #88]	; (8005244 <HAL_UART_MspInit+0xfc>)
 80051ec:	2200      	movs	r2, #0
 80051ee:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80051f0:	4b14      	ldr	r3, [pc, #80]	; (8005244 <HAL_UART_MspInit+0xfc>)
 80051f2:	2200      	movs	r2, #0
 80051f4:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80051f6:	4b13      	ldr	r3, [pc, #76]	; (8005244 <HAL_UART_MspInit+0xfc>)
 80051f8:	2200      	movs	r2, #0
 80051fa:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80051fc:	4b11      	ldr	r3, [pc, #68]	; (8005244 <HAL_UART_MspInit+0xfc>)
 80051fe:	2200      	movs	r2, #0
 8005200:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005202:	4810      	ldr	r0, [pc, #64]	; (8005244 <HAL_UART_MspInit+0xfc>)
 8005204:	f000 fe88 	bl	8005f18 <HAL_DMA_Init>
 8005208:	4603      	mov	r3, r0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d001      	beq.n	8005212 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800520e:	f7ff fd53 	bl	8004cb8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	4a0b      	ldr	r2, [pc, #44]	; (8005244 <HAL_UART_MspInit+0xfc>)
 8005216:	635a      	str	r2, [r3, #52]	; 0x34
 8005218:	4a0a      	ldr	r2, [pc, #40]	; (8005244 <HAL_UART_MspInit+0xfc>)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800521e:	2200      	movs	r2, #0
 8005220:	2100      	movs	r1, #0
 8005222:	2026      	movs	r0, #38	; 0x26
 8005224:	f000 fe41 	bl	8005eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005228:	2026      	movs	r0, #38	; 0x26
 800522a:	f000 fe5a 	bl	8005ee2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800522e:	bf00      	nop
 8005230:	3728      	adds	r7, #40	; 0x28
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
 8005236:	bf00      	nop
 8005238:	40004400 	.word	0x40004400
 800523c:	40023800 	.word	0x40023800
 8005240:	40020000 	.word	0x40020000
 8005244:	20000934 	.word	0x20000934
 8005248:	400260a0 	.word	0x400260a0

0800524c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800524c:	b480      	push	{r7}
 800524e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005250:	e7fe      	b.n	8005250 <NMI_Handler+0x4>

08005252 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005252:	b480      	push	{r7}
 8005254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005256:	e7fe      	b.n	8005256 <HardFault_Handler+0x4>

08005258 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005258:	b480      	push	{r7}
 800525a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800525c:	e7fe      	b.n	800525c <MemManage_Handler+0x4>

0800525e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800525e:	b480      	push	{r7}
 8005260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005262:	e7fe      	b.n	8005262 <BusFault_Handler+0x4>

08005264 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005264:	b480      	push	{r7}
 8005266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005268:	e7fe      	b.n	8005268 <UsageFault_Handler+0x4>

0800526a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800526a:	b480      	push	{r7}
 800526c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800526e:	bf00      	nop
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr

08005278 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005278:	b480      	push	{r7}
 800527a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800527c:	bf00      	nop
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr

08005286 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005286:	b480      	push	{r7}
 8005288:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800528a:	bf00      	nop
 800528c:	46bd      	mov	sp, r7
 800528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005292:	4770      	bx	lr

08005294 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005298:	f000 f90a 	bl	80054b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800529c:	bf00      	nop
 800529e:	bd80      	pop	{r7, pc}

080052a0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80052a4:	4802      	ldr	r0, [pc, #8]	; (80052b0 <DMA1_Stream6_IRQHandler+0x10>)
 80052a6:	f000 ffcf 	bl	8006248 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80052aa:	bf00      	nop
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	20000934 	.word	0x20000934

080052b4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80052b8:	4802      	ldr	r0, [pc, #8]	; (80052c4 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80052ba:	f003 fce7 	bl	8008c8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80052be:	bf00      	nop
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	2000080c 	.word	0x2000080c

080052c8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80052cc:	4802      	ldr	r0, [pc, #8]	; (80052d8 <TIM3_IRQHandler+0x10>)
 80052ce:	f003 fcdd 	bl	8008c8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80052d2:	bf00      	nop
 80052d4:	bd80      	pop	{r7, pc}
 80052d6:	bf00      	nop
 80052d8:	200005f0 	.word	0x200005f0

080052dc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80052e0:	4802      	ldr	r0, [pc, #8]	; (80052ec <TIM4_IRQHandler+0x10>)
 80052e2:	f003 fcd3 	bl	8008c8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80052e6:	bf00      	nop
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	200006a4 	.word	0x200006a4

080052f0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80052f4:	4802      	ldr	r0, [pc, #8]	; (8005300 <USART2_IRQHandler+0x10>)
 80052f6:	f004 ff7f 	bl	800a1f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80052fa:	bf00      	nop
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	200008c0 	.word	0x200008c0

08005304 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8005308:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800530c:	f001 fbc8 	bl	8006aa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005310:	bf00      	nop
 8005312:	bd80      	pop	{r7, pc}

08005314 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005318:	4802      	ldr	r0, [pc, #8]	; (8005324 <DMA2_Stream0_IRQHandler+0x10>)
 800531a:	f000 ff95 	bl	8006248 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800531e:	bf00      	nop
 8005320:	bd80      	pop	{r7, pc}
 8005322:	bf00      	nop
 8005324:	20000488 	.word	0x20000488

08005328 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b086      	sub	sp, #24
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005330:	4a14      	ldr	r2, [pc, #80]	; (8005384 <_sbrk+0x5c>)
 8005332:	4b15      	ldr	r3, [pc, #84]	; (8005388 <_sbrk+0x60>)
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800533c:	4b13      	ldr	r3, [pc, #76]	; (800538c <_sbrk+0x64>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d102      	bne.n	800534a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005344:	4b11      	ldr	r3, [pc, #68]	; (800538c <_sbrk+0x64>)
 8005346:	4a12      	ldr	r2, [pc, #72]	; (8005390 <_sbrk+0x68>)
 8005348:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800534a:	4b10      	ldr	r3, [pc, #64]	; (800538c <_sbrk+0x64>)
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4413      	add	r3, r2
 8005352:	693a      	ldr	r2, [r7, #16]
 8005354:	429a      	cmp	r2, r3
 8005356:	d207      	bcs.n	8005368 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005358:	f005 ff9c 	bl	800b294 <__errno>
 800535c:	4603      	mov	r3, r0
 800535e:	220c      	movs	r2, #12
 8005360:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005362:	f04f 33ff 	mov.w	r3, #4294967295
 8005366:	e009      	b.n	800537c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005368:	4b08      	ldr	r3, [pc, #32]	; (800538c <_sbrk+0x64>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800536e:	4b07      	ldr	r3, [pc, #28]	; (800538c <_sbrk+0x64>)
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4413      	add	r3, r2
 8005376:	4a05      	ldr	r2, [pc, #20]	; (800538c <_sbrk+0x64>)
 8005378:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800537a:	68fb      	ldr	r3, [r7, #12]
}
 800537c:	4618      	mov	r0, r3
 800537e:	3718      	adds	r7, #24
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}
 8005384:	20020000 	.word	0x20020000
 8005388:	00000400 	.word	0x00000400
 800538c:	20001370 	.word	0x20001370
 8005390:	20001388 	.word	0x20001388

08005394 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005394:	b480      	push	{r7}
 8005396:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005398:	4b06      	ldr	r3, [pc, #24]	; (80053b4 <SystemInit+0x20>)
 800539a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800539e:	4a05      	ldr	r2, [pc, #20]	; (80053b4 <SystemInit+0x20>)
 80053a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80053a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80053a8:	bf00      	nop
 80053aa:	46bd      	mov	sp, r7
 80053ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b0:	4770      	bx	lr
 80053b2:	bf00      	nop
 80053b4:	e000ed00 	.word	0xe000ed00

080053b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80053b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80053f0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80053bc:	480d      	ldr	r0, [pc, #52]	; (80053f4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80053be:	490e      	ldr	r1, [pc, #56]	; (80053f8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80053c0:	4a0e      	ldr	r2, [pc, #56]	; (80053fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80053c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80053c4:	e002      	b.n	80053cc <LoopCopyDataInit>

080053c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80053c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80053c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80053ca:	3304      	adds	r3, #4

080053cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80053cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80053ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80053d0:	d3f9      	bcc.n	80053c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80053d2:	4a0b      	ldr	r2, [pc, #44]	; (8005400 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80053d4:	4c0b      	ldr	r4, [pc, #44]	; (8005404 <LoopFillZerobss+0x26>)
  movs r3, #0
 80053d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80053d8:	e001      	b.n	80053de <LoopFillZerobss>

080053da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80053da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80053dc:	3204      	adds	r2, #4

080053de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80053de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80053e0:	d3fb      	bcc.n	80053da <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80053e2:	f7ff ffd7 	bl	8005394 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80053e6:	f005 ff5b 	bl	800b2a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80053ea:	f7fc fea5 	bl	8002138 <main>
  bx  lr    
 80053ee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80053f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80053f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80053f8:	20000420 	.word	0x20000420
  ldr r2, =_sidata
 80053fc:	0800dba8 	.word	0x0800dba8
  ldr r2, =_sbss
 8005400:	20000420 	.word	0x20000420
  ldr r4, =_ebss
 8005404:	20001388 	.word	0x20001388

08005408 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005408:	e7fe      	b.n	8005408 <ADC_IRQHandler>
	...

0800540c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005410:	4b0e      	ldr	r3, [pc, #56]	; (800544c <HAL_Init+0x40>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a0d      	ldr	r2, [pc, #52]	; (800544c <HAL_Init+0x40>)
 8005416:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800541a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800541c:	4b0b      	ldr	r3, [pc, #44]	; (800544c <HAL_Init+0x40>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a0a      	ldr	r2, [pc, #40]	; (800544c <HAL_Init+0x40>)
 8005422:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005426:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005428:	4b08      	ldr	r3, [pc, #32]	; (800544c <HAL_Init+0x40>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a07      	ldr	r2, [pc, #28]	; (800544c <HAL_Init+0x40>)
 800542e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005432:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005434:	2003      	movs	r0, #3
 8005436:	f000 fd2d 	bl	8005e94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800543a:	2000      	movs	r0, #0
 800543c:	f000 f808 	bl	8005450 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005440:	f7ff fc84 	bl	8004d4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005444:	2300      	movs	r3, #0
}
 8005446:	4618      	mov	r0, r3
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	40023c00 	.word	0x40023c00

08005450 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b082      	sub	sp, #8
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005458:	4b12      	ldr	r3, [pc, #72]	; (80054a4 <HAL_InitTick+0x54>)
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	4b12      	ldr	r3, [pc, #72]	; (80054a8 <HAL_InitTick+0x58>)
 800545e:	781b      	ldrb	r3, [r3, #0]
 8005460:	4619      	mov	r1, r3
 8005462:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005466:	fbb3 f3f1 	udiv	r3, r3, r1
 800546a:	fbb2 f3f3 	udiv	r3, r2, r3
 800546e:	4618      	mov	r0, r3
 8005470:	f000 fd45 	bl	8005efe <HAL_SYSTICK_Config>
 8005474:	4603      	mov	r3, r0
 8005476:	2b00      	cmp	r3, #0
 8005478:	d001      	beq.n	800547e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	e00e      	b.n	800549c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2b0f      	cmp	r3, #15
 8005482:	d80a      	bhi.n	800549a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005484:	2200      	movs	r2, #0
 8005486:	6879      	ldr	r1, [r7, #4]
 8005488:	f04f 30ff 	mov.w	r0, #4294967295
 800548c:	f000 fd0d 	bl	8005eaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005490:	4a06      	ldr	r2, [pc, #24]	; (80054ac <HAL_InitTick+0x5c>)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005496:	2300      	movs	r3, #0
 8005498:	e000      	b.n	800549c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800549a:	2301      	movs	r3, #1
}
 800549c:	4618      	mov	r0, r3
 800549e:	3708      	adds	r7, #8
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}
 80054a4:	200003b0 	.word	0x200003b0
 80054a8:	200003b8 	.word	0x200003b8
 80054ac:	200003b4 	.word	0x200003b4

080054b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80054b0:	b480      	push	{r7}
 80054b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80054b4:	4b06      	ldr	r3, [pc, #24]	; (80054d0 <HAL_IncTick+0x20>)
 80054b6:	781b      	ldrb	r3, [r3, #0]
 80054b8:	461a      	mov	r2, r3
 80054ba:	4b06      	ldr	r3, [pc, #24]	; (80054d4 <HAL_IncTick+0x24>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4413      	add	r3, r2
 80054c0:	4a04      	ldr	r2, [pc, #16]	; (80054d4 <HAL_IncTick+0x24>)
 80054c2:	6013      	str	r3, [r2, #0]
}
 80054c4:	bf00      	nop
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	200003b8 	.word	0x200003b8
 80054d4:	20001374 	.word	0x20001374

080054d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80054d8:	b480      	push	{r7}
 80054da:	af00      	add	r7, sp, #0
  return uwTick;
 80054dc:	4b03      	ldr	r3, [pc, #12]	; (80054ec <HAL_GetTick+0x14>)
 80054de:	681b      	ldr	r3, [r3, #0]
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr
 80054ea:	bf00      	nop
 80054ec:	20001374 	.word	0x20001374

080054f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b084      	sub	sp, #16
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80054f8:	2300      	movs	r3, #0
 80054fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d101      	bne.n	8005506 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e033      	b.n	800556e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800550a:	2b00      	cmp	r3, #0
 800550c:	d109      	bne.n	8005522 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	f7ff fc44 	bl	8004d9c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2200      	movs	r2, #0
 800551e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005526:	f003 0310 	and.w	r3, r3, #16
 800552a:	2b00      	cmp	r3, #0
 800552c:	d118      	bne.n	8005560 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005532:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005536:	f023 0302 	bic.w	r3, r3, #2
 800553a:	f043 0202 	orr.w	r2, r3, #2
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 fa58 	bl	80059f8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2200      	movs	r2, #0
 800554c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005552:	f023 0303 	bic.w	r3, r3, #3
 8005556:	f043 0201 	orr.w	r2, r3, #1
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	641a      	str	r2, [r3, #64]	; 0x40
 800555e:	e001      	b.n	8005564 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800556c:	7bfb      	ldrb	r3, [r7, #15]
}
 800556e:	4618      	mov	r0, r3
 8005570:	3710      	adds	r7, #16
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}
	...

08005578 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b086      	sub	sp, #24
 800557c:	af00      	add	r7, sp, #0
 800557e:	60f8      	str	r0, [r7, #12]
 8005580:	60b9      	str	r1, [r7, #8]
 8005582:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8005584:	2300      	movs	r3, #0
 8005586:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800558e:	2b01      	cmp	r3, #1
 8005590:	d101      	bne.n	8005596 <HAL_ADC_Start_DMA+0x1e>
 8005592:	2302      	movs	r3, #2
 8005594:	e0ce      	b.n	8005734 <HAL_ADC_Start_DMA+0x1bc>
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2201      	movs	r2, #1
 800559a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	f003 0301 	and.w	r3, r3, #1
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	d018      	beq.n	80055de <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	689a      	ldr	r2, [r3, #8]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f042 0201 	orr.w	r2, r2, #1
 80055ba:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80055bc:	4b5f      	ldr	r3, [pc, #380]	; (800573c <HAL_ADC_Start_DMA+0x1c4>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a5f      	ldr	r2, [pc, #380]	; (8005740 <HAL_ADC_Start_DMA+0x1c8>)
 80055c2:	fba2 2303 	umull	r2, r3, r2, r3
 80055c6:	0c9a      	lsrs	r2, r3, #18
 80055c8:	4613      	mov	r3, r2
 80055ca:	005b      	lsls	r3, r3, #1
 80055cc:	4413      	add	r3, r2
 80055ce:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80055d0:	e002      	b.n	80055d8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	3b01      	subs	r3, #1
 80055d6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d1f9      	bne.n	80055d2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055ec:	d107      	bne.n	80055fe <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	689a      	ldr	r2, [r3, #8]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80055fc:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	f003 0301 	and.w	r3, r3, #1
 8005608:	2b01      	cmp	r3, #1
 800560a:	f040 8086 	bne.w	800571a <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005612:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005616:	f023 0301 	bic.w	r3, r3, #1
 800561a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800562c:	2b00      	cmp	r3, #0
 800562e:	d007      	beq.n	8005640 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005634:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005638:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005644:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005648:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800564c:	d106      	bne.n	800565c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005652:	f023 0206 	bic.w	r2, r3, #6
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	645a      	str	r2, [r3, #68]	; 0x44
 800565a:	e002      	b.n	8005662 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2200      	movs	r2, #0
 8005660:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2200      	movs	r2, #0
 8005666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800566a:	4b36      	ldr	r3, [pc, #216]	; (8005744 <HAL_ADC_Start_DMA+0x1cc>)
 800566c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005672:	4a35      	ldr	r2, [pc, #212]	; (8005748 <HAL_ADC_Start_DMA+0x1d0>)
 8005674:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800567a:	4a34      	ldr	r2, [pc, #208]	; (800574c <HAL_ADC_Start_DMA+0x1d4>)
 800567c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005682:	4a33      	ldr	r2, [pc, #204]	; (8005750 <HAL_ADC_Start_DMA+0x1d8>)
 8005684:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800568e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	685a      	ldr	r2, [r3, #4]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800569e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	689a      	ldr	r2, [r3, #8]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056ae:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	334c      	adds	r3, #76	; 0x4c
 80056ba:	4619      	mov	r1, r3
 80056bc:	68ba      	ldr	r2, [r7, #8]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	f000 fcd8 	bl	8006074 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	f003 031f 	and.w	r3, r3, #31
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d10f      	bne.n	80056f0 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d129      	bne.n	8005732 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	689a      	ldr	r2, [r3, #8]
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80056ec:	609a      	str	r2, [r3, #8]
 80056ee:	e020      	b.n	8005732 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a17      	ldr	r2, [pc, #92]	; (8005754 <HAL_ADC_Start_DMA+0x1dc>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d11b      	bne.n	8005732 <HAL_ADC_Start_DMA+0x1ba>
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005704:	2b00      	cmp	r3, #0
 8005706:	d114      	bne.n	8005732 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	689a      	ldr	r2, [r3, #8]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005716:	609a      	str	r2, [r3, #8]
 8005718:	e00b      	b.n	8005732 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800571e:	f043 0210 	orr.w	r2, r3, #16
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800572a:	f043 0201 	orr.w	r2, r3, #1
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8005732:	2300      	movs	r3, #0
}
 8005734:	4618      	mov	r0, r3
 8005736:	3718      	adds	r7, #24
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}
 800573c:	200003b0 	.word	0x200003b0
 8005740:	431bde83 	.word	0x431bde83
 8005744:	40012300 	.word	0x40012300
 8005748:	08005bf1 	.word	0x08005bf1
 800574c:	08005cab 	.word	0x08005cab
 8005750:	08005cc7 	.word	0x08005cc7
 8005754:	40012000 	.word	0x40012000

08005758 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8005760:	bf00      	nop
 8005762:	370c      	adds	r7, #12
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr

0800576c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8005774:	bf00      	nop
 8005776:	370c      	adds	r7, #12
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr

08005780 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005788:	bf00      	nop
 800578a:	370c      	adds	r7, #12
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr

08005794 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005794:	b480      	push	{r7}
 8005796:	b085      	sub	sp, #20
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800579e:	2300      	movs	r3, #0
 80057a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d101      	bne.n	80057b0 <HAL_ADC_ConfigChannel+0x1c>
 80057ac:	2302      	movs	r3, #2
 80057ae:	e113      	b.n	80059d8 <HAL_ADC_ConfigChannel+0x244>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2201      	movs	r2, #1
 80057b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	2b09      	cmp	r3, #9
 80057be:	d925      	bls.n	800580c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	68d9      	ldr	r1, [r3, #12]
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	461a      	mov	r2, r3
 80057ce:	4613      	mov	r3, r2
 80057d0:	005b      	lsls	r3, r3, #1
 80057d2:	4413      	add	r3, r2
 80057d4:	3b1e      	subs	r3, #30
 80057d6:	2207      	movs	r2, #7
 80057d8:	fa02 f303 	lsl.w	r3, r2, r3
 80057dc:	43da      	mvns	r2, r3
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	400a      	ands	r2, r1
 80057e4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	68d9      	ldr	r1, [r3, #12]
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	689a      	ldr	r2, [r3, #8]
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	4618      	mov	r0, r3
 80057f8:	4603      	mov	r3, r0
 80057fa:	005b      	lsls	r3, r3, #1
 80057fc:	4403      	add	r3, r0
 80057fe:	3b1e      	subs	r3, #30
 8005800:	409a      	lsls	r2, r3
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	430a      	orrs	r2, r1
 8005808:	60da      	str	r2, [r3, #12]
 800580a:	e022      	b.n	8005852 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	6919      	ldr	r1, [r3, #16]
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	b29b      	uxth	r3, r3
 8005818:	461a      	mov	r2, r3
 800581a:	4613      	mov	r3, r2
 800581c:	005b      	lsls	r3, r3, #1
 800581e:	4413      	add	r3, r2
 8005820:	2207      	movs	r2, #7
 8005822:	fa02 f303 	lsl.w	r3, r2, r3
 8005826:	43da      	mvns	r2, r3
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	400a      	ands	r2, r1
 800582e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	6919      	ldr	r1, [r3, #16]
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	689a      	ldr	r2, [r3, #8]
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	b29b      	uxth	r3, r3
 8005840:	4618      	mov	r0, r3
 8005842:	4603      	mov	r3, r0
 8005844:	005b      	lsls	r3, r3, #1
 8005846:	4403      	add	r3, r0
 8005848:	409a      	lsls	r2, r3
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	430a      	orrs	r2, r1
 8005850:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	2b06      	cmp	r3, #6
 8005858:	d824      	bhi.n	80058a4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	685a      	ldr	r2, [r3, #4]
 8005864:	4613      	mov	r3, r2
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	4413      	add	r3, r2
 800586a:	3b05      	subs	r3, #5
 800586c:	221f      	movs	r2, #31
 800586e:	fa02 f303 	lsl.w	r3, r2, r3
 8005872:	43da      	mvns	r2, r3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	400a      	ands	r2, r1
 800587a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	b29b      	uxth	r3, r3
 8005888:	4618      	mov	r0, r3
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	685a      	ldr	r2, [r3, #4]
 800588e:	4613      	mov	r3, r2
 8005890:	009b      	lsls	r3, r3, #2
 8005892:	4413      	add	r3, r2
 8005894:	3b05      	subs	r3, #5
 8005896:	fa00 f203 	lsl.w	r2, r0, r3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	430a      	orrs	r2, r1
 80058a0:	635a      	str	r2, [r3, #52]	; 0x34
 80058a2:	e04c      	b.n	800593e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	2b0c      	cmp	r3, #12
 80058aa:	d824      	bhi.n	80058f6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	685a      	ldr	r2, [r3, #4]
 80058b6:	4613      	mov	r3, r2
 80058b8:	009b      	lsls	r3, r3, #2
 80058ba:	4413      	add	r3, r2
 80058bc:	3b23      	subs	r3, #35	; 0x23
 80058be:	221f      	movs	r2, #31
 80058c0:	fa02 f303 	lsl.w	r3, r2, r3
 80058c4:	43da      	mvns	r2, r3
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	400a      	ands	r2, r1
 80058cc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	b29b      	uxth	r3, r3
 80058da:	4618      	mov	r0, r3
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	685a      	ldr	r2, [r3, #4]
 80058e0:	4613      	mov	r3, r2
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	4413      	add	r3, r2
 80058e6:	3b23      	subs	r3, #35	; 0x23
 80058e8:	fa00 f203 	lsl.w	r2, r0, r3
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	430a      	orrs	r2, r1
 80058f2:	631a      	str	r2, [r3, #48]	; 0x30
 80058f4:	e023      	b.n	800593e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	685a      	ldr	r2, [r3, #4]
 8005900:	4613      	mov	r3, r2
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	4413      	add	r3, r2
 8005906:	3b41      	subs	r3, #65	; 0x41
 8005908:	221f      	movs	r2, #31
 800590a:	fa02 f303 	lsl.w	r3, r2, r3
 800590e:	43da      	mvns	r2, r3
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	400a      	ands	r2, r1
 8005916:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	b29b      	uxth	r3, r3
 8005924:	4618      	mov	r0, r3
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	685a      	ldr	r2, [r3, #4]
 800592a:	4613      	mov	r3, r2
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	4413      	add	r3, r2
 8005930:	3b41      	subs	r3, #65	; 0x41
 8005932:	fa00 f203 	lsl.w	r2, r0, r3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	430a      	orrs	r2, r1
 800593c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800593e:	4b29      	ldr	r3, [pc, #164]	; (80059e4 <HAL_ADC_ConfigChannel+0x250>)
 8005940:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a28      	ldr	r2, [pc, #160]	; (80059e8 <HAL_ADC_ConfigChannel+0x254>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d10f      	bne.n	800596c <HAL_ADC_ConfigChannel+0x1d8>
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	2b12      	cmp	r3, #18
 8005952:	d10b      	bne.n	800596c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a1d      	ldr	r2, [pc, #116]	; (80059e8 <HAL_ADC_ConfigChannel+0x254>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d12b      	bne.n	80059ce <HAL_ADC_ConfigChannel+0x23a>
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a1c      	ldr	r2, [pc, #112]	; (80059ec <HAL_ADC_ConfigChannel+0x258>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d003      	beq.n	8005988 <HAL_ADC_ConfigChannel+0x1f4>
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	2b11      	cmp	r3, #17
 8005986:	d122      	bne.n	80059ce <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a11      	ldr	r2, [pc, #68]	; (80059ec <HAL_ADC_ConfigChannel+0x258>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d111      	bne.n	80059ce <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80059aa:	4b11      	ldr	r3, [pc, #68]	; (80059f0 <HAL_ADC_ConfigChannel+0x25c>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a11      	ldr	r2, [pc, #68]	; (80059f4 <HAL_ADC_ConfigChannel+0x260>)
 80059b0:	fba2 2303 	umull	r2, r3, r2, r3
 80059b4:	0c9a      	lsrs	r2, r3, #18
 80059b6:	4613      	mov	r3, r2
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	4413      	add	r3, r2
 80059bc:	005b      	lsls	r3, r3, #1
 80059be:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80059c0:	e002      	b.n	80059c8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	3b01      	subs	r3, #1
 80059c6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d1f9      	bne.n	80059c2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80059d6:	2300      	movs	r3, #0
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3714      	adds	r7, #20
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr
 80059e4:	40012300 	.word	0x40012300
 80059e8:	40012000 	.word	0x40012000
 80059ec:	10000012 	.word	0x10000012
 80059f0:	200003b0 	.word	0x200003b0
 80059f4:	431bde83 	.word	0x431bde83

080059f8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b085      	sub	sp, #20
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a00:	4b79      	ldr	r3, [pc, #484]	; (8005be8 <ADC_Init+0x1f0>)
 8005a02:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	685a      	ldr	r2, [r3, #4]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	431a      	orrs	r2, r3
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	685a      	ldr	r2, [r3, #4]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a2c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	6859      	ldr	r1, [r3, #4]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	691b      	ldr	r3, [r3, #16]
 8005a38:	021a      	lsls	r2, r3, #8
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	430a      	orrs	r2, r1
 8005a40:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	685a      	ldr	r2, [r3, #4]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005a50:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	6859      	ldr	r1, [r3, #4]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	689a      	ldr	r2, [r3, #8]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	430a      	orrs	r2, r1
 8005a62:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	689a      	ldr	r2, [r3, #8]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a72:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	6899      	ldr	r1, [r3, #8]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	68da      	ldr	r2, [r3, #12]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	430a      	orrs	r2, r1
 8005a84:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a8a:	4a58      	ldr	r2, [pc, #352]	; (8005bec <ADC_Init+0x1f4>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d022      	beq.n	8005ad6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	689a      	ldr	r2, [r3, #8]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005a9e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	6899      	ldr	r1, [r3, #8]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	430a      	orrs	r2, r1
 8005ab0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	689a      	ldr	r2, [r3, #8]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005ac0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	6899      	ldr	r1, [r3, #8]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	430a      	orrs	r2, r1
 8005ad2:	609a      	str	r2, [r3, #8]
 8005ad4:	e00f      	b.n	8005af6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	689a      	ldr	r2, [r3, #8]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005ae4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	689a      	ldr	r2, [r3, #8]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005af4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	689a      	ldr	r2, [r3, #8]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f022 0202 	bic.w	r2, r2, #2
 8005b04:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	6899      	ldr	r1, [r3, #8]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	7e1b      	ldrb	r3, [r3, #24]
 8005b10:	005a      	lsls	r2, r3, #1
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	430a      	orrs	r2, r1
 8005b18:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d01b      	beq.n	8005b5c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	685a      	ldr	r2, [r3, #4]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b32:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	685a      	ldr	r2, [r3, #4]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005b42:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	6859      	ldr	r1, [r3, #4]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b4e:	3b01      	subs	r3, #1
 8005b50:	035a      	lsls	r2, r3, #13
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	430a      	orrs	r2, r1
 8005b58:	605a      	str	r2, [r3, #4]
 8005b5a:	e007      	b.n	8005b6c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	685a      	ldr	r2, [r3, #4]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b6a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005b7a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	69db      	ldr	r3, [r3, #28]
 8005b86:	3b01      	subs	r3, #1
 8005b88:	051a      	lsls	r2, r3, #20
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	430a      	orrs	r2, r1
 8005b90:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	689a      	ldr	r2, [r3, #8]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005ba0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	6899      	ldr	r1, [r3, #8]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005bae:	025a      	lsls	r2, r3, #9
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	430a      	orrs	r2, r1
 8005bb6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	689a      	ldr	r2, [r3, #8]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bc6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	6899      	ldr	r1, [r3, #8]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	695b      	ldr	r3, [r3, #20]
 8005bd2:	029a      	lsls	r2, r3, #10
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	430a      	orrs	r2, r1
 8005bda:	609a      	str	r2, [r3, #8]
}
 8005bdc:	bf00      	nop
 8005bde:	3714      	adds	r7, #20
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr
 8005be8:	40012300 	.word	0x40012300
 8005bec:	0f000001 	.word	0x0f000001

08005bf0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bfc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c02:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d13c      	bne.n	8005c84 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c0e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d12b      	bne.n	8005c7c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d127      	bne.n	8005c7c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c32:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d006      	beq.n	8005c48 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d119      	bne.n	8005c7c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	685a      	ldr	r2, [r3, #4]
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f022 0220 	bic.w	r2, r2, #32
 8005c56:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c5c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d105      	bne.n	8005c7c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c74:	f043 0201 	orr.w	r2, r3, #1
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005c7c:	68f8      	ldr	r0, [r7, #12]
 8005c7e:	f7ff fd6b 	bl	8005758 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005c82:	e00e      	b.n	8005ca2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c88:	f003 0310 	and.w	r3, r3, #16
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d003      	beq.n	8005c98 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005c90:	68f8      	ldr	r0, [r7, #12]
 8005c92:	f7ff fd75 	bl	8005780 <HAL_ADC_ErrorCallback>
}
 8005c96:	e004      	b.n	8005ca2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	4798      	blx	r3
}
 8005ca2:	bf00      	nop
 8005ca4:	3710      	adds	r7, #16
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}

08005caa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005caa:	b580      	push	{r7, lr}
 8005cac:	b084      	sub	sp, #16
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005cb8:	68f8      	ldr	r0, [r7, #12]
 8005cba:	f7ff fd57 	bl	800576c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005cbe:	bf00      	nop
 8005cc0:	3710      	adds	r7, #16
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}

08005cc6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8005cc6:	b580      	push	{r7, lr}
 8005cc8:	b084      	sub	sp, #16
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2240      	movs	r2, #64	; 0x40
 8005cd8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cde:	f043 0204 	orr.w	r2, r3, #4
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005ce6:	68f8      	ldr	r0, [r7, #12]
 8005ce8:	f7ff fd4a 	bl	8005780 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005cec:	bf00      	nop
 8005cee:	3710      	adds	r7, #16
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <__NVIC_SetPriorityGrouping>:
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b085      	sub	sp, #20
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f003 0307 	and.w	r3, r3, #7
 8005d02:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005d04:	4b0c      	ldr	r3, [pc, #48]	; (8005d38 <__NVIC_SetPriorityGrouping+0x44>)
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005d0a:	68ba      	ldr	r2, [r7, #8]
 8005d0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005d10:	4013      	ands	r3, r2
 8005d12:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005d1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005d20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005d24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005d26:	4a04      	ldr	r2, [pc, #16]	; (8005d38 <__NVIC_SetPriorityGrouping+0x44>)
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	60d3      	str	r3, [r2, #12]
}
 8005d2c:	bf00      	nop
 8005d2e:	3714      	adds	r7, #20
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr
 8005d38:	e000ed00 	.word	0xe000ed00

08005d3c <__NVIC_GetPriorityGrouping>:
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005d40:	4b04      	ldr	r3, [pc, #16]	; (8005d54 <__NVIC_GetPriorityGrouping+0x18>)
 8005d42:	68db      	ldr	r3, [r3, #12]
 8005d44:	0a1b      	lsrs	r3, r3, #8
 8005d46:	f003 0307 	and.w	r3, r3, #7
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr
 8005d54:	e000ed00 	.word	0xe000ed00

08005d58 <__NVIC_EnableIRQ>:
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b083      	sub	sp, #12
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	4603      	mov	r3, r0
 8005d60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	db0b      	blt.n	8005d82 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d6a:	79fb      	ldrb	r3, [r7, #7]
 8005d6c:	f003 021f 	and.w	r2, r3, #31
 8005d70:	4907      	ldr	r1, [pc, #28]	; (8005d90 <__NVIC_EnableIRQ+0x38>)
 8005d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d76:	095b      	lsrs	r3, r3, #5
 8005d78:	2001      	movs	r0, #1
 8005d7a:	fa00 f202 	lsl.w	r2, r0, r2
 8005d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005d82:	bf00      	nop
 8005d84:	370c      	adds	r7, #12
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr
 8005d8e:	bf00      	nop
 8005d90:	e000e100 	.word	0xe000e100

08005d94 <__NVIC_SetPriority>:
{
 8005d94:	b480      	push	{r7}
 8005d96:	b083      	sub	sp, #12
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	6039      	str	r1, [r7, #0]
 8005d9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	db0a      	blt.n	8005dbe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	b2da      	uxtb	r2, r3
 8005dac:	490c      	ldr	r1, [pc, #48]	; (8005de0 <__NVIC_SetPriority+0x4c>)
 8005dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005db2:	0112      	lsls	r2, r2, #4
 8005db4:	b2d2      	uxtb	r2, r2
 8005db6:	440b      	add	r3, r1
 8005db8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005dbc:	e00a      	b.n	8005dd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	b2da      	uxtb	r2, r3
 8005dc2:	4908      	ldr	r1, [pc, #32]	; (8005de4 <__NVIC_SetPriority+0x50>)
 8005dc4:	79fb      	ldrb	r3, [r7, #7]
 8005dc6:	f003 030f 	and.w	r3, r3, #15
 8005dca:	3b04      	subs	r3, #4
 8005dcc:	0112      	lsls	r2, r2, #4
 8005dce:	b2d2      	uxtb	r2, r2
 8005dd0:	440b      	add	r3, r1
 8005dd2:	761a      	strb	r2, [r3, #24]
}
 8005dd4:	bf00      	nop
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr
 8005de0:	e000e100 	.word	0xe000e100
 8005de4:	e000ed00 	.word	0xe000ed00

08005de8 <NVIC_EncodePriority>:
{
 8005de8:	b480      	push	{r7}
 8005dea:	b089      	sub	sp, #36	; 0x24
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	60f8      	str	r0, [r7, #12]
 8005df0:	60b9      	str	r1, [r7, #8]
 8005df2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f003 0307 	and.w	r3, r3, #7
 8005dfa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005dfc:	69fb      	ldr	r3, [r7, #28]
 8005dfe:	f1c3 0307 	rsb	r3, r3, #7
 8005e02:	2b04      	cmp	r3, #4
 8005e04:	bf28      	it	cs
 8005e06:	2304      	movcs	r3, #4
 8005e08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005e0a:	69fb      	ldr	r3, [r7, #28]
 8005e0c:	3304      	adds	r3, #4
 8005e0e:	2b06      	cmp	r3, #6
 8005e10:	d902      	bls.n	8005e18 <NVIC_EncodePriority+0x30>
 8005e12:	69fb      	ldr	r3, [r7, #28]
 8005e14:	3b03      	subs	r3, #3
 8005e16:	e000      	b.n	8005e1a <NVIC_EncodePriority+0x32>
 8005e18:	2300      	movs	r3, #0
 8005e1a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8005e20:	69bb      	ldr	r3, [r7, #24]
 8005e22:	fa02 f303 	lsl.w	r3, r2, r3
 8005e26:	43da      	mvns	r2, r3
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	401a      	ands	r2, r3
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005e30:	f04f 31ff 	mov.w	r1, #4294967295
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	fa01 f303 	lsl.w	r3, r1, r3
 8005e3a:	43d9      	mvns	r1, r3
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e40:	4313      	orrs	r3, r2
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3724      	adds	r7, #36	; 0x24
 8005e46:	46bd      	mov	sp, r7
 8005e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4c:	4770      	bx	lr
	...

08005e50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b082      	sub	sp, #8
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	3b01      	subs	r3, #1
 8005e5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e60:	d301      	bcc.n	8005e66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005e62:	2301      	movs	r3, #1
 8005e64:	e00f      	b.n	8005e86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005e66:	4a0a      	ldr	r2, [pc, #40]	; (8005e90 <SysTick_Config+0x40>)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	3b01      	subs	r3, #1
 8005e6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005e6e:	210f      	movs	r1, #15
 8005e70:	f04f 30ff 	mov.w	r0, #4294967295
 8005e74:	f7ff ff8e 	bl	8005d94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e78:	4b05      	ldr	r3, [pc, #20]	; (8005e90 <SysTick_Config+0x40>)
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e7e:	4b04      	ldr	r3, [pc, #16]	; (8005e90 <SysTick_Config+0x40>)
 8005e80:	2207      	movs	r2, #7
 8005e82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3708      	adds	r7, #8
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	e000e010 	.word	0xe000e010

08005e94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b082      	sub	sp, #8
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e9c:	6878      	ldr	r0, [r7, #4]
 8005e9e:	f7ff ff29 	bl	8005cf4 <__NVIC_SetPriorityGrouping>
}
 8005ea2:	bf00      	nop
 8005ea4:	3708      	adds	r7, #8
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005eaa:	b580      	push	{r7, lr}
 8005eac:	b086      	sub	sp, #24
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	60b9      	str	r1, [r7, #8]
 8005eb4:	607a      	str	r2, [r7, #4]
 8005eb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005ebc:	f7ff ff3e 	bl	8005d3c <__NVIC_GetPriorityGrouping>
 8005ec0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	68b9      	ldr	r1, [r7, #8]
 8005ec6:	6978      	ldr	r0, [r7, #20]
 8005ec8:	f7ff ff8e 	bl	8005de8 <NVIC_EncodePriority>
 8005ecc:	4602      	mov	r2, r0
 8005ece:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ed2:	4611      	mov	r1, r2
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	f7ff ff5d 	bl	8005d94 <__NVIC_SetPriority>
}
 8005eda:	bf00      	nop
 8005edc:	3718      	adds	r7, #24
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}

08005ee2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ee2:	b580      	push	{r7, lr}
 8005ee4:	b082      	sub	sp, #8
 8005ee6:	af00      	add	r7, sp, #0
 8005ee8:	4603      	mov	r3, r0
 8005eea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	f7ff ff31 	bl	8005d58 <__NVIC_EnableIRQ>
}
 8005ef6:	bf00      	nop
 8005ef8:	3708      	adds	r7, #8
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}

08005efe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005efe:	b580      	push	{r7, lr}
 8005f00:	b082      	sub	sp, #8
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f7ff ffa2 	bl	8005e50 <SysTick_Config>
 8005f0c:	4603      	mov	r3, r0
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3708      	adds	r7, #8
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}
	...

08005f18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b086      	sub	sp, #24
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005f20:	2300      	movs	r3, #0
 8005f22:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005f24:	f7ff fad8 	bl	80054d8 <HAL_GetTick>
 8005f28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d101      	bne.n	8005f34 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005f30:	2301      	movs	r3, #1
 8005f32:	e099      	b.n	8006068 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2202      	movs	r2, #2
 8005f38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f022 0201 	bic.w	r2, r2, #1
 8005f52:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f54:	e00f      	b.n	8005f76 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005f56:	f7ff fabf 	bl	80054d8 <HAL_GetTick>
 8005f5a:	4602      	mov	r2, r0
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	1ad3      	subs	r3, r2, r3
 8005f60:	2b05      	cmp	r3, #5
 8005f62:	d908      	bls.n	8005f76 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2220      	movs	r2, #32
 8005f68:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2203      	movs	r2, #3
 8005f6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005f72:	2303      	movs	r3, #3
 8005f74:	e078      	b.n	8006068 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f003 0301 	and.w	r3, r3, #1
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d1e8      	bne.n	8005f56 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005f8c:	697a      	ldr	r2, [r7, #20]
 8005f8e:	4b38      	ldr	r3, [pc, #224]	; (8006070 <HAL_DMA_Init+0x158>)
 8005f90:	4013      	ands	r3, r2
 8005f92:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	685a      	ldr	r2, [r3, #4]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005fa2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	691b      	ldr	r3, [r3, #16]
 8005fa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005fae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	699b      	ldr	r3, [r3, #24]
 8005fb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005fba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6a1b      	ldr	r3, [r3, #32]
 8005fc0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005fc2:	697a      	ldr	r2, [r7, #20]
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fcc:	2b04      	cmp	r3, #4
 8005fce:	d107      	bne.n	8005fe0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	697a      	ldr	r2, [r7, #20]
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	697a      	ldr	r2, [r7, #20]
 8005fe6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	695b      	ldr	r3, [r3, #20]
 8005fee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	f023 0307 	bic.w	r3, r3, #7
 8005ff6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ffc:	697a      	ldr	r2, [r7, #20]
 8005ffe:	4313      	orrs	r3, r2
 8006000:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006006:	2b04      	cmp	r3, #4
 8006008:	d117      	bne.n	800603a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800600e:	697a      	ldr	r2, [r7, #20]
 8006010:	4313      	orrs	r3, r2
 8006012:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006018:	2b00      	cmp	r3, #0
 800601a:	d00e      	beq.n	800603a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f000 fb0d 	bl	800663c <DMA_CheckFifoParam>
 8006022:	4603      	mov	r3, r0
 8006024:	2b00      	cmp	r3, #0
 8006026:	d008      	beq.n	800603a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2240      	movs	r2, #64	; 0x40
 800602c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2201      	movs	r2, #1
 8006032:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006036:	2301      	movs	r3, #1
 8006038:	e016      	b.n	8006068 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	697a      	ldr	r2, [r7, #20]
 8006040:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f000 fac4 	bl	80065d0 <DMA_CalcBaseAndBitshift>
 8006048:	4603      	mov	r3, r0
 800604a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006050:	223f      	movs	r2, #63	; 0x3f
 8006052:	409a      	lsls	r2, r3
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2201      	movs	r2, #1
 8006062:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006066:	2300      	movs	r3, #0
}
 8006068:	4618      	mov	r0, r3
 800606a:	3718      	adds	r7, #24
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}
 8006070:	f010803f 	.word	0xf010803f

08006074 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b086      	sub	sp, #24
 8006078:	af00      	add	r7, sp, #0
 800607a:	60f8      	str	r0, [r7, #12]
 800607c:	60b9      	str	r1, [r7, #8]
 800607e:	607a      	str	r2, [r7, #4]
 8006080:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006082:	2300      	movs	r3, #0
 8006084:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800608a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006092:	2b01      	cmp	r3, #1
 8006094:	d101      	bne.n	800609a <HAL_DMA_Start_IT+0x26>
 8006096:	2302      	movs	r3, #2
 8006098:	e040      	b.n	800611c <HAL_DMA_Start_IT+0xa8>
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2201      	movs	r2, #1
 800609e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d12f      	bne.n	800610e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2202      	movs	r2, #2
 80060b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2200      	movs	r2, #0
 80060ba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	687a      	ldr	r2, [r7, #4]
 80060c0:	68b9      	ldr	r1, [r7, #8]
 80060c2:	68f8      	ldr	r0, [r7, #12]
 80060c4:	f000 fa56 	bl	8006574 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060cc:	223f      	movs	r2, #63	; 0x3f
 80060ce:	409a      	lsls	r2, r3
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681a      	ldr	r2, [r3, #0]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f042 0216 	orr.w	r2, r2, #22
 80060e2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d007      	beq.n	80060fc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f042 0208 	orr.w	r2, r2, #8
 80060fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f042 0201 	orr.w	r2, r2, #1
 800610a:	601a      	str	r2, [r3, #0]
 800610c:	e005      	b.n	800611a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2200      	movs	r2, #0
 8006112:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006116:	2302      	movs	r3, #2
 8006118:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800611a:	7dfb      	ldrb	r3, [r7, #23]
}
 800611c:	4618      	mov	r0, r3
 800611e:	3718      	adds	r7, #24
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}

08006124 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b084      	sub	sp, #16
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006130:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006132:	f7ff f9d1 	bl	80054d8 <HAL_GetTick>
 8006136:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800613e:	b2db      	uxtb	r3, r3
 8006140:	2b02      	cmp	r3, #2
 8006142:	d008      	beq.n	8006156 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2280      	movs	r2, #128	; 0x80
 8006148:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2200      	movs	r2, #0
 800614e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	e052      	b.n	80061fc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f022 0216 	bic.w	r2, r2, #22
 8006164:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	695a      	ldr	r2, [r3, #20]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006174:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800617a:	2b00      	cmp	r3, #0
 800617c:	d103      	bne.n	8006186 <HAL_DMA_Abort+0x62>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006182:	2b00      	cmp	r3, #0
 8006184:	d007      	beq.n	8006196 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f022 0208 	bic.w	r2, r2, #8
 8006194:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f022 0201 	bic.w	r2, r2, #1
 80061a4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80061a6:	e013      	b.n	80061d0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80061a8:	f7ff f996 	bl	80054d8 <HAL_GetTick>
 80061ac:	4602      	mov	r2, r0
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	2b05      	cmp	r3, #5
 80061b4:	d90c      	bls.n	80061d0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2220      	movs	r2, #32
 80061ba:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2203      	movs	r2, #3
 80061c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80061cc:	2303      	movs	r3, #3
 80061ce:	e015      	b.n	80061fc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f003 0301 	and.w	r3, r3, #1
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d1e4      	bne.n	80061a8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061e2:	223f      	movs	r2, #63	; 0x3f
 80061e4:	409a      	lsls	r2, r3
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2201      	movs	r2, #1
 80061ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2200      	movs	r2, #0
 80061f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80061fa:	2300      	movs	r3, #0
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3710      	adds	r7, #16
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}

08006204 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006212:	b2db      	uxtb	r3, r3
 8006214:	2b02      	cmp	r3, #2
 8006216:	d004      	beq.n	8006222 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2280      	movs	r2, #128	; 0x80
 800621c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	e00c      	b.n	800623c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2205      	movs	r2, #5
 8006226:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f022 0201 	bic.w	r2, r2, #1
 8006238:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800623a:	2300      	movs	r3, #0
}
 800623c:	4618      	mov	r0, r3
 800623e:	370c      	adds	r7, #12
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b086      	sub	sp, #24
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006250:	2300      	movs	r3, #0
 8006252:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006254:	4b8e      	ldr	r3, [pc, #568]	; (8006490 <HAL_DMA_IRQHandler+0x248>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a8e      	ldr	r2, [pc, #568]	; (8006494 <HAL_DMA_IRQHandler+0x24c>)
 800625a:	fba2 2303 	umull	r2, r3, r2, r3
 800625e:	0a9b      	lsrs	r3, r3, #10
 8006260:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006266:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006272:	2208      	movs	r2, #8
 8006274:	409a      	lsls	r2, r3
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	4013      	ands	r3, r2
 800627a:	2b00      	cmp	r3, #0
 800627c:	d01a      	beq.n	80062b4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f003 0304 	and.w	r3, r3, #4
 8006288:	2b00      	cmp	r3, #0
 800628a:	d013      	beq.n	80062b4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	681a      	ldr	r2, [r3, #0]
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f022 0204 	bic.w	r2, r2, #4
 800629a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062a0:	2208      	movs	r2, #8
 80062a2:	409a      	lsls	r2, r3
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062ac:	f043 0201 	orr.w	r2, r3, #1
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062b8:	2201      	movs	r2, #1
 80062ba:	409a      	lsls	r2, r3
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	4013      	ands	r3, r2
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d012      	beq.n	80062ea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	695b      	ldr	r3, [r3, #20]
 80062ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d00b      	beq.n	80062ea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062d6:	2201      	movs	r2, #1
 80062d8:	409a      	lsls	r2, r3
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062e2:	f043 0202 	orr.w	r2, r3, #2
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062ee:	2204      	movs	r2, #4
 80062f0:	409a      	lsls	r2, r3
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	4013      	ands	r3, r2
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d012      	beq.n	8006320 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f003 0302 	and.w	r3, r3, #2
 8006304:	2b00      	cmp	r3, #0
 8006306:	d00b      	beq.n	8006320 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800630c:	2204      	movs	r2, #4
 800630e:	409a      	lsls	r2, r3
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006318:	f043 0204 	orr.w	r2, r3, #4
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006324:	2210      	movs	r2, #16
 8006326:	409a      	lsls	r2, r3
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	4013      	ands	r3, r2
 800632c:	2b00      	cmp	r3, #0
 800632e:	d043      	beq.n	80063b8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f003 0308 	and.w	r3, r3, #8
 800633a:	2b00      	cmp	r3, #0
 800633c:	d03c      	beq.n	80063b8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006342:	2210      	movs	r2, #16
 8006344:	409a      	lsls	r2, r3
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006354:	2b00      	cmp	r3, #0
 8006356:	d018      	beq.n	800638a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006362:	2b00      	cmp	r3, #0
 8006364:	d108      	bne.n	8006378 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800636a:	2b00      	cmp	r3, #0
 800636c:	d024      	beq.n	80063b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	4798      	blx	r3
 8006376:	e01f      	b.n	80063b8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800637c:	2b00      	cmp	r3, #0
 800637e:	d01b      	beq.n	80063b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	4798      	blx	r3
 8006388:	e016      	b.n	80063b8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006394:	2b00      	cmp	r3, #0
 8006396:	d107      	bne.n	80063a8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f022 0208 	bic.w	r2, r2, #8
 80063a6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d003      	beq.n	80063b8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063bc:	2220      	movs	r2, #32
 80063be:	409a      	lsls	r2, r3
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	4013      	ands	r3, r2
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	f000 808f 	beq.w	80064e8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f003 0310 	and.w	r3, r3, #16
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	f000 8087 	beq.w	80064e8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063de:	2220      	movs	r2, #32
 80063e0:	409a      	lsls	r2, r3
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	2b05      	cmp	r3, #5
 80063f0:	d136      	bne.n	8006460 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	681a      	ldr	r2, [r3, #0]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f022 0216 	bic.w	r2, r2, #22
 8006400:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	695a      	ldr	r2, [r3, #20]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006410:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006416:	2b00      	cmp	r3, #0
 8006418:	d103      	bne.n	8006422 <HAL_DMA_IRQHandler+0x1da>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800641e:	2b00      	cmp	r3, #0
 8006420:	d007      	beq.n	8006432 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	681a      	ldr	r2, [r3, #0]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f022 0208 	bic.w	r2, r2, #8
 8006430:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006436:	223f      	movs	r2, #63	; 0x3f
 8006438:	409a      	lsls	r2, r3
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2201      	movs	r2, #1
 8006442:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006452:	2b00      	cmp	r3, #0
 8006454:	d07e      	beq.n	8006554 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	4798      	blx	r3
        }
        return;
 800645e:	e079      	b.n	8006554 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800646a:	2b00      	cmp	r3, #0
 800646c:	d01d      	beq.n	80064aa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006478:	2b00      	cmp	r3, #0
 800647a:	d10d      	bne.n	8006498 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006480:	2b00      	cmp	r3, #0
 8006482:	d031      	beq.n	80064e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	4798      	blx	r3
 800648c:	e02c      	b.n	80064e8 <HAL_DMA_IRQHandler+0x2a0>
 800648e:	bf00      	nop
 8006490:	200003b0 	.word	0x200003b0
 8006494:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800649c:	2b00      	cmp	r3, #0
 800649e:	d023      	beq.n	80064e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064a4:	6878      	ldr	r0, [r7, #4]
 80064a6:	4798      	blx	r3
 80064a8:	e01e      	b.n	80064e8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d10f      	bne.n	80064d8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f022 0210 	bic.w	r2, r2, #16
 80064c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2200      	movs	r2, #0
 80064d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d003      	beq.n	80064e8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064e4:	6878      	ldr	r0, [r7, #4]
 80064e6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d032      	beq.n	8006556 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064f4:	f003 0301 	and.w	r3, r3, #1
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d022      	beq.n	8006542 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2205      	movs	r2, #5
 8006500:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f022 0201 	bic.w	r2, r2, #1
 8006512:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	3301      	adds	r3, #1
 8006518:	60bb      	str	r3, [r7, #8]
 800651a:	697a      	ldr	r2, [r7, #20]
 800651c:	429a      	cmp	r2, r3
 800651e:	d307      	bcc.n	8006530 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f003 0301 	and.w	r3, r3, #1
 800652a:	2b00      	cmp	r3, #0
 800652c:	d1f2      	bne.n	8006514 <HAL_DMA_IRQHandler+0x2cc>
 800652e:	e000      	b.n	8006532 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006530:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2201      	movs	r2, #1
 8006536:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006546:	2b00      	cmp	r3, #0
 8006548:	d005      	beq.n	8006556 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	4798      	blx	r3
 8006552:	e000      	b.n	8006556 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006554:	bf00      	nop
    }
  }
}
 8006556:	3718      	adds	r7, #24
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}

0800655c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800655c:	b480      	push	{r7}
 800655e:	b083      	sub	sp, #12
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8006568:	4618      	mov	r0, r3
 800656a:	370c      	adds	r7, #12
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006574:	b480      	push	{r7}
 8006576:	b085      	sub	sp, #20
 8006578:	af00      	add	r7, sp, #0
 800657a:	60f8      	str	r0, [r7, #12]
 800657c:	60b9      	str	r1, [r7, #8]
 800657e:	607a      	str	r2, [r7, #4]
 8006580:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006590:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	683a      	ldr	r2, [r7, #0]
 8006598:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	2b40      	cmp	r3, #64	; 0x40
 80065a0:	d108      	bne.n	80065b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	68ba      	ldr	r2, [r7, #8]
 80065b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80065b2:	e007      	b.n	80065c4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68ba      	ldr	r2, [r7, #8]
 80065ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	687a      	ldr	r2, [r7, #4]
 80065c2:	60da      	str	r2, [r3, #12]
}
 80065c4:	bf00      	nop
 80065c6:	3714      	adds	r7, #20
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr

080065d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b085      	sub	sp, #20
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	3b10      	subs	r3, #16
 80065e0:	4a14      	ldr	r2, [pc, #80]	; (8006634 <DMA_CalcBaseAndBitshift+0x64>)
 80065e2:	fba2 2303 	umull	r2, r3, r2, r3
 80065e6:	091b      	lsrs	r3, r3, #4
 80065e8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80065ea:	4a13      	ldr	r2, [pc, #76]	; (8006638 <DMA_CalcBaseAndBitshift+0x68>)
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	4413      	add	r3, r2
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	461a      	mov	r2, r3
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2b03      	cmp	r3, #3
 80065fc:	d909      	bls.n	8006612 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006606:	f023 0303 	bic.w	r3, r3, #3
 800660a:	1d1a      	adds	r2, r3, #4
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	659a      	str	r2, [r3, #88]	; 0x58
 8006610:	e007      	b.n	8006622 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800661a:	f023 0303 	bic.w	r3, r3, #3
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006626:	4618      	mov	r0, r3
 8006628:	3714      	adds	r7, #20
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	aaaaaaab 	.word	0xaaaaaaab
 8006638:	0800d980 	.word	0x0800d980

0800663c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800663c:	b480      	push	{r7}
 800663e:	b085      	sub	sp, #20
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006644:	2300      	movs	r3, #0
 8006646:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800664c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	699b      	ldr	r3, [r3, #24]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d11f      	bne.n	8006696 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	2b03      	cmp	r3, #3
 800665a:	d856      	bhi.n	800670a <DMA_CheckFifoParam+0xce>
 800665c:	a201      	add	r2, pc, #4	; (adr r2, 8006664 <DMA_CheckFifoParam+0x28>)
 800665e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006662:	bf00      	nop
 8006664:	08006675 	.word	0x08006675
 8006668:	08006687 	.word	0x08006687
 800666c:	08006675 	.word	0x08006675
 8006670:	0800670b 	.word	0x0800670b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006678:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800667c:	2b00      	cmp	r3, #0
 800667e:	d046      	beq.n	800670e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006680:	2301      	movs	r3, #1
 8006682:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006684:	e043      	b.n	800670e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800668a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800668e:	d140      	bne.n	8006712 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006690:	2301      	movs	r3, #1
 8006692:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006694:	e03d      	b.n	8006712 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	699b      	ldr	r3, [r3, #24]
 800669a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800669e:	d121      	bne.n	80066e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	2b03      	cmp	r3, #3
 80066a4:	d837      	bhi.n	8006716 <DMA_CheckFifoParam+0xda>
 80066a6:	a201      	add	r2, pc, #4	; (adr r2, 80066ac <DMA_CheckFifoParam+0x70>)
 80066a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066ac:	080066bd 	.word	0x080066bd
 80066b0:	080066c3 	.word	0x080066c3
 80066b4:	080066bd 	.word	0x080066bd
 80066b8:	080066d5 	.word	0x080066d5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80066bc:	2301      	movs	r3, #1
 80066be:	73fb      	strb	r3, [r7, #15]
      break;
 80066c0:	e030      	b.n	8006724 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d025      	beq.n	800671a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80066ce:	2301      	movs	r3, #1
 80066d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80066d2:	e022      	b.n	800671a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066d8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80066dc:	d11f      	bne.n	800671e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80066e2:	e01c      	b.n	800671e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	2b02      	cmp	r3, #2
 80066e8:	d903      	bls.n	80066f2 <DMA_CheckFifoParam+0xb6>
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	2b03      	cmp	r3, #3
 80066ee:	d003      	beq.n	80066f8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80066f0:	e018      	b.n	8006724 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	73fb      	strb	r3, [r7, #15]
      break;
 80066f6:	e015      	b.n	8006724 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006700:	2b00      	cmp	r3, #0
 8006702:	d00e      	beq.n	8006722 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	73fb      	strb	r3, [r7, #15]
      break;
 8006708:	e00b      	b.n	8006722 <DMA_CheckFifoParam+0xe6>
      break;
 800670a:	bf00      	nop
 800670c:	e00a      	b.n	8006724 <DMA_CheckFifoParam+0xe8>
      break;
 800670e:	bf00      	nop
 8006710:	e008      	b.n	8006724 <DMA_CheckFifoParam+0xe8>
      break;
 8006712:	bf00      	nop
 8006714:	e006      	b.n	8006724 <DMA_CheckFifoParam+0xe8>
      break;
 8006716:	bf00      	nop
 8006718:	e004      	b.n	8006724 <DMA_CheckFifoParam+0xe8>
      break;
 800671a:	bf00      	nop
 800671c:	e002      	b.n	8006724 <DMA_CheckFifoParam+0xe8>
      break;   
 800671e:	bf00      	nop
 8006720:	e000      	b.n	8006724 <DMA_CheckFifoParam+0xe8>
      break;
 8006722:	bf00      	nop
    }
  } 
  
  return status; 
 8006724:	7bfb      	ldrb	r3, [r7, #15]
}
 8006726:	4618      	mov	r0, r3
 8006728:	3714      	adds	r7, #20
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr
 8006732:	bf00      	nop

08006734 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006734:	b480      	push	{r7}
 8006736:	b089      	sub	sp, #36	; 0x24
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800673e:	2300      	movs	r3, #0
 8006740:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006742:	2300      	movs	r3, #0
 8006744:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006746:	2300      	movs	r3, #0
 8006748:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800674a:	2300      	movs	r3, #0
 800674c:	61fb      	str	r3, [r7, #28]
 800674e:	e159      	b.n	8006a04 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006750:	2201      	movs	r2, #1
 8006752:	69fb      	ldr	r3, [r7, #28]
 8006754:	fa02 f303 	lsl.w	r3, r2, r3
 8006758:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	697a      	ldr	r2, [r7, #20]
 8006760:	4013      	ands	r3, r2
 8006762:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006764:	693a      	ldr	r2, [r7, #16]
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	429a      	cmp	r2, r3
 800676a:	f040 8148 	bne.w	80069fe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	685b      	ldr	r3, [r3, #4]
 8006772:	f003 0303 	and.w	r3, r3, #3
 8006776:	2b01      	cmp	r3, #1
 8006778:	d005      	beq.n	8006786 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006782:	2b02      	cmp	r3, #2
 8006784:	d130      	bne.n	80067e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	005b      	lsls	r3, r3, #1
 8006790:	2203      	movs	r2, #3
 8006792:	fa02 f303 	lsl.w	r3, r2, r3
 8006796:	43db      	mvns	r3, r3
 8006798:	69ba      	ldr	r2, [r7, #24]
 800679a:	4013      	ands	r3, r2
 800679c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	68da      	ldr	r2, [r3, #12]
 80067a2:	69fb      	ldr	r3, [r7, #28]
 80067a4:	005b      	lsls	r3, r3, #1
 80067a6:	fa02 f303 	lsl.w	r3, r2, r3
 80067aa:	69ba      	ldr	r2, [r7, #24]
 80067ac:	4313      	orrs	r3, r2
 80067ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	69ba      	ldr	r2, [r7, #24]
 80067b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80067bc:	2201      	movs	r2, #1
 80067be:	69fb      	ldr	r3, [r7, #28]
 80067c0:	fa02 f303 	lsl.w	r3, r2, r3
 80067c4:	43db      	mvns	r3, r3
 80067c6:	69ba      	ldr	r2, [r7, #24]
 80067c8:	4013      	ands	r3, r2
 80067ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	091b      	lsrs	r3, r3, #4
 80067d2:	f003 0201 	and.w	r2, r3, #1
 80067d6:	69fb      	ldr	r3, [r7, #28]
 80067d8:	fa02 f303 	lsl.w	r3, r2, r3
 80067dc:	69ba      	ldr	r2, [r7, #24]
 80067de:	4313      	orrs	r3, r2
 80067e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	69ba      	ldr	r2, [r7, #24]
 80067e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	f003 0303 	and.w	r3, r3, #3
 80067f0:	2b03      	cmp	r3, #3
 80067f2:	d017      	beq.n	8006824 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	68db      	ldr	r3, [r3, #12]
 80067f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80067fa:	69fb      	ldr	r3, [r7, #28]
 80067fc:	005b      	lsls	r3, r3, #1
 80067fe:	2203      	movs	r2, #3
 8006800:	fa02 f303 	lsl.w	r3, r2, r3
 8006804:	43db      	mvns	r3, r3
 8006806:	69ba      	ldr	r2, [r7, #24]
 8006808:	4013      	ands	r3, r2
 800680a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	689a      	ldr	r2, [r3, #8]
 8006810:	69fb      	ldr	r3, [r7, #28]
 8006812:	005b      	lsls	r3, r3, #1
 8006814:	fa02 f303 	lsl.w	r3, r2, r3
 8006818:	69ba      	ldr	r2, [r7, #24]
 800681a:	4313      	orrs	r3, r2
 800681c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	69ba      	ldr	r2, [r7, #24]
 8006822:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	f003 0303 	and.w	r3, r3, #3
 800682c:	2b02      	cmp	r3, #2
 800682e:	d123      	bne.n	8006878 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006830:	69fb      	ldr	r3, [r7, #28]
 8006832:	08da      	lsrs	r2, r3, #3
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	3208      	adds	r2, #8
 8006838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800683c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800683e:	69fb      	ldr	r3, [r7, #28]
 8006840:	f003 0307 	and.w	r3, r3, #7
 8006844:	009b      	lsls	r3, r3, #2
 8006846:	220f      	movs	r2, #15
 8006848:	fa02 f303 	lsl.w	r3, r2, r3
 800684c:	43db      	mvns	r3, r3
 800684e:	69ba      	ldr	r2, [r7, #24]
 8006850:	4013      	ands	r3, r2
 8006852:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	691a      	ldr	r2, [r3, #16]
 8006858:	69fb      	ldr	r3, [r7, #28]
 800685a:	f003 0307 	and.w	r3, r3, #7
 800685e:	009b      	lsls	r3, r3, #2
 8006860:	fa02 f303 	lsl.w	r3, r2, r3
 8006864:	69ba      	ldr	r2, [r7, #24]
 8006866:	4313      	orrs	r3, r2
 8006868:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800686a:	69fb      	ldr	r3, [r7, #28]
 800686c:	08da      	lsrs	r2, r3, #3
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	3208      	adds	r2, #8
 8006872:	69b9      	ldr	r1, [r7, #24]
 8006874:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	005b      	lsls	r3, r3, #1
 8006882:	2203      	movs	r2, #3
 8006884:	fa02 f303 	lsl.w	r3, r2, r3
 8006888:	43db      	mvns	r3, r3
 800688a:	69ba      	ldr	r2, [r7, #24]
 800688c:	4013      	ands	r3, r2
 800688e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	f003 0203 	and.w	r2, r3, #3
 8006898:	69fb      	ldr	r3, [r7, #28]
 800689a:	005b      	lsls	r3, r3, #1
 800689c:	fa02 f303 	lsl.w	r3, r2, r3
 80068a0:	69ba      	ldr	r2, [r7, #24]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	69ba      	ldr	r2, [r7, #24]
 80068aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	f000 80a2 	beq.w	80069fe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068ba:	2300      	movs	r3, #0
 80068bc:	60fb      	str	r3, [r7, #12]
 80068be:	4b57      	ldr	r3, [pc, #348]	; (8006a1c <HAL_GPIO_Init+0x2e8>)
 80068c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068c2:	4a56      	ldr	r2, [pc, #344]	; (8006a1c <HAL_GPIO_Init+0x2e8>)
 80068c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80068c8:	6453      	str	r3, [r2, #68]	; 0x44
 80068ca:	4b54      	ldr	r3, [pc, #336]	; (8006a1c <HAL_GPIO_Init+0x2e8>)
 80068cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80068d2:	60fb      	str	r3, [r7, #12]
 80068d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80068d6:	4a52      	ldr	r2, [pc, #328]	; (8006a20 <HAL_GPIO_Init+0x2ec>)
 80068d8:	69fb      	ldr	r3, [r7, #28]
 80068da:	089b      	lsrs	r3, r3, #2
 80068dc:	3302      	adds	r3, #2
 80068de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80068e4:	69fb      	ldr	r3, [r7, #28]
 80068e6:	f003 0303 	and.w	r3, r3, #3
 80068ea:	009b      	lsls	r3, r3, #2
 80068ec:	220f      	movs	r2, #15
 80068ee:	fa02 f303 	lsl.w	r3, r2, r3
 80068f2:	43db      	mvns	r3, r3
 80068f4:	69ba      	ldr	r2, [r7, #24]
 80068f6:	4013      	ands	r3, r2
 80068f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	4a49      	ldr	r2, [pc, #292]	; (8006a24 <HAL_GPIO_Init+0x2f0>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d019      	beq.n	8006936 <HAL_GPIO_Init+0x202>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4a48      	ldr	r2, [pc, #288]	; (8006a28 <HAL_GPIO_Init+0x2f4>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d013      	beq.n	8006932 <HAL_GPIO_Init+0x1fe>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	4a47      	ldr	r2, [pc, #284]	; (8006a2c <HAL_GPIO_Init+0x2f8>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d00d      	beq.n	800692e <HAL_GPIO_Init+0x1fa>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	4a46      	ldr	r2, [pc, #280]	; (8006a30 <HAL_GPIO_Init+0x2fc>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d007      	beq.n	800692a <HAL_GPIO_Init+0x1f6>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	4a45      	ldr	r2, [pc, #276]	; (8006a34 <HAL_GPIO_Init+0x300>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d101      	bne.n	8006926 <HAL_GPIO_Init+0x1f2>
 8006922:	2304      	movs	r3, #4
 8006924:	e008      	b.n	8006938 <HAL_GPIO_Init+0x204>
 8006926:	2307      	movs	r3, #7
 8006928:	e006      	b.n	8006938 <HAL_GPIO_Init+0x204>
 800692a:	2303      	movs	r3, #3
 800692c:	e004      	b.n	8006938 <HAL_GPIO_Init+0x204>
 800692e:	2302      	movs	r3, #2
 8006930:	e002      	b.n	8006938 <HAL_GPIO_Init+0x204>
 8006932:	2301      	movs	r3, #1
 8006934:	e000      	b.n	8006938 <HAL_GPIO_Init+0x204>
 8006936:	2300      	movs	r3, #0
 8006938:	69fa      	ldr	r2, [r7, #28]
 800693a:	f002 0203 	and.w	r2, r2, #3
 800693e:	0092      	lsls	r2, r2, #2
 8006940:	4093      	lsls	r3, r2
 8006942:	69ba      	ldr	r2, [r7, #24]
 8006944:	4313      	orrs	r3, r2
 8006946:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006948:	4935      	ldr	r1, [pc, #212]	; (8006a20 <HAL_GPIO_Init+0x2ec>)
 800694a:	69fb      	ldr	r3, [r7, #28]
 800694c:	089b      	lsrs	r3, r3, #2
 800694e:	3302      	adds	r3, #2
 8006950:	69ba      	ldr	r2, [r7, #24]
 8006952:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006956:	4b38      	ldr	r3, [pc, #224]	; (8006a38 <HAL_GPIO_Init+0x304>)
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	43db      	mvns	r3, r3
 8006960:	69ba      	ldr	r2, [r7, #24]
 8006962:	4013      	ands	r3, r2
 8006964:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800696e:	2b00      	cmp	r3, #0
 8006970:	d003      	beq.n	800697a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8006972:	69ba      	ldr	r2, [r7, #24]
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	4313      	orrs	r3, r2
 8006978:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800697a:	4a2f      	ldr	r2, [pc, #188]	; (8006a38 <HAL_GPIO_Init+0x304>)
 800697c:	69bb      	ldr	r3, [r7, #24]
 800697e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006980:	4b2d      	ldr	r3, [pc, #180]	; (8006a38 <HAL_GPIO_Init+0x304>)
 8006982:	68db      	ldr	r3, [r3, #12]
 8006984:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	43db      	mvns	r3, r3
 800698a:	69ba      	ldr	r2, [r7, #24]
 800698c:	4013      	ands	r3, r2
 800698e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006998:	2b00      	cmp	r3, #0
 800699a:	d003      	beq.n	80069a4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800699c:	69ba      	ldr	r2, [r7, #24]
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	4313      	orrs	r3, r2
 80069a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80069a4:	4a24      	ldr	r2, [pc, #144]	; (8006a38 <HAL_GPIO_Init+0x304>)
 80069a6:	69bb      	ldr	r3, [r7, #24]
 80069a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80069aa:	4b23      	ldr	r3, [pc, #140]	; (8006a38 <HAL_GPIO_Init+0x304>)
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	43db      	mvns	r3, r3
 80069b4:	69ba      	ldr	r2, [r7, #24]
 80069b6:	4013      	ands	r3, r2
 80069b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d003      	beq.n	80069ce <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80069c6:	69ba      	ldr	r2, [r7, #24]
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	4313      	orrs	r3, r2
 80069cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80069ce:	4a1a      	ldr	r2, [pc, #104]	; (8006a38 <HAL_GPIO_Init+0x304>)
 80069d0:	69bb      	ldr	r3, [r7, #24]
 80069d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80069d4:	4b18      	ldr	r3, [pc, #96]	; (8006a38 <HAL_GPIO_Init+0x304>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	43db      	mvns	r3, r3
 80069de:	69ba      	ldr	r2, [r7, #24]
 80069e0:	4013      	ands	r3, r2
 80069e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d003      	beq.n	80069f8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80069f0:	69ba      	ldr	r2, [r7, #24]
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80069f8:	4a0f      	ldr	r2, [pc, #60]	; (8006a38 <HAL_GPIO_Init+0x304>)
 80069fa:	69bb      	ldr	r3, [r7, #24]
 80069fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80069fe:	69fb      	ldr	r3, [r7, #28]
 8006a00:	3301      	adds	r3, #1
 8006a02:	61fb      	str	r3, [r7, #28]
 8006a04:	69fb      	ldr	r3, [r7, #28]
 8006a06:	2b0f      	cmp	r3, #15
 8006a08:	f67f aea2 	bls.w	8006750 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006a0c:	bf00      	nop
 8006a0e:	bf00      	nop
 8006a10:	3724      	adds	r7, #36	; 0x24
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr
 8006a1a:	bf00      	nop
 8006a1c:	40023800 	.word	0x40023800
 8006a20:	40013800 	.word	0x40013800
 8006a24:	40020000 	.word	0x40020000
 8006a28:	40020400 	.word	0x40020400
 8006a2c:	40020800 	.word	0x40020800
 8006a30:	40020c00 	.word	0x40020c00
 8006a34:	40021000 	.word	0x40021000
 8006a38:	40013c00 	.word	0x40013c00

08006a3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b085      	sub	sp, #20
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
 8006a44:	460b      	mov	r3, r1
 8006a46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	691a      	ldr	r2, [r3, #16]
 8006a4c:	887b      	ldrh	r3, [r7, #2]
 8006a4e:	4013      	ands	r3, r2
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d002      	beq.n	8006a5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006a54:	2301      	movs	r3, #1
 8006a56:	73fb      	strb	r3, [r7, #15]
 8006a58:	e001      	b.n	8006a5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3714      	adds	r7, #20
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr

08006a6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b083      	sub	sp, #12
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	460b      	mov	r3, r1
 8006a76:	807b      	strh	r3, [r7, #2]
 8006a78:	4613      	mov	r3, r2
 8006a7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006a7c:	787b      	ldrb	r3, [r7, #1]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d003      	beq.n	8006a8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006a82:	887a      	ldrh	r2, [r7, #2]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006a88:	e003      	b.n	8006a92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006a8a:	887b      	ldrh	r3, [r7, #2]
 8006a8c:	041a      	lsls	r2, r3, #16
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	619a      	str	r2, [r3, #24]
}
 8006a92:	bf00      	nop
 8006a94:	370c      	adds	r7, #12
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr
	...

08006aa0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b082      	sub	sp, #8
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006aaa:	4b08      	ldr	r3, [pc, #32]	; (8006acc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006aac:	695a      	ldr	r2, [r3, #20]
 8006aae:	88fb      	ldrh	r3, [r7, #6]
 8006ab0:	4013      	ands	r3, r2
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d006      	beq.n	8006ac4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006ab6:	4a05      	ldr	r2, [pc, #20]	; (8006acc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006ab8:	88fb      	ldrh	r3, [r7, #6]
 8006aba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006abc:	88fb      	ldrh	r3, [r7, #6]
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f000 f806 	bl	8006ad0 <HAL_GPIO_EXTI_Callback>
  }
}
 8006ac4:	bf00      	nop
 8006ac6:	3708      	adds	r7, #8
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}
 8006acc:	40013c00 	.word	0x40013c00

08006ad0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b083      	sub	sp, #12
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006ada:	bf00      	nop
 8006adc:	370c      	adds	r7, #12
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae4:	4770      	bx	lr
	...

08006ae8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b084      	sub	sp, #16
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d101      	bne.n	8006afa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006af6:	2301      	movs	r3, #1
 8006af8:	e12b      	b.n	8006d52 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b00:	b2db      	uxtb	r3, r3
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d106      	bne.n	8006b14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f7fe f9d8 	bl	8004ec4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2224      	movs	r2, #36	; 0x24
 8006b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	681a      	ldr	r2, [r3, #0]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f022 0201 	bic.w	r2, r2, #1
 8006b2a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006b3a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	681a      	ldr	r2, [r3, #0]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006b4a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006b4c:	f001 fbd2 	bl	80082f4 <HAL_RCC_GetPCLK1Freq>
 8006b50:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	4a81      	ldr	r2, [pc, #516]	; (8006d5c <HAL_I2C_Init+0x274>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d807      	bhi.n	8006b6c <HAL_I2C_Init+0x84>
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	4a80      	ldr	r2, [pc, #512]	; (8006d60 <HAL_I2C_Init+0x278>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	bf94      	ite	ls
 8006b64:	2301      	movls	r3, #1
 8006b66:	2300      	movhi	r3, #0
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	e006      	b.n	8006b7a <HAL_I2C_Init+0x92>
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	4a7d      	ldr	r2, [pc, #500]	; (8006d64 <HAL_I2C_Init+0x27c>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	bf94      	ite	ls
 8006b74:	2301      	movls	r3, #1
 8006b76:	2300      	movhi	r3, #0
 8006b78:	b2db      	uxtb	r3, r3
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d001      	beq.n	8006b82 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006b7e:	2301      	movs	r3, #1
 8006b80:	e0e7      	b.n	8006d52 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	4a78      	ldr	r2, [pc, #480]	; (8006d68 <HAL_I2C_Init+0x280>)
 8006b86:	fba2 2303 	umull	r2, r3, r2, r3
 8006b8a:	0c9b      	lsrs	r3, r3, #18
 8006b8c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	68ba      	ldr	r2, [r7, #8]
 8006b9e:	430a      	orrs	r2, r1
 8006ba0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	6a1b      	ldr	r3, [r3, #32]
 8006ba8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	4a6a      	ldr	r2, [pc, #424]	; (8006d5c <HAL_I2C_Init+0x274>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d802      	bhi.n	8006bbc <HAL_I2C_Init+0xd4>
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	3301      	adds	r3, #1
 8006bba:	e009      	b.n	8006bd0 <HAL_I2C_Init+0xe8>
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006bc2:	fb02 f303 	mul.w	r3, r2, r3
 8006bc6:	4a69      	ldr	r2, [pc, #420]	; (8006d6c <HAL_I2C_Init+0x284>)
 8006bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8006bcc:	099b      	lsrs	r3, r3, #6
 8006bce:	3301      	adds	r3, #1
 8006bd0:	687a      	ldr	r2, [r7, #4]
 8006bd2:	6812      	ldr	r2, [r2, #0]
 8006bd4:	430b      	orrs	r3, r1
 8006bd6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	69db      	ldr	r3, [r3, #28]
 8006bde:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006be2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	495c      	ldr	r1, [pc, #368]	; (8006d5c <HAL_I2C_Init+0x274>)
 8006bec:	428b      	cmp	r3, r1
 8006bee:	d819      	bhi.n	8006c24 <HAL_I2C_Init+0x13c>
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	1e59      	subs	r1, r3, #1
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	005b      	lsls	r3, r3, #1
 8006bfa:	fbb1 f3f3 	udiv	r3, r1, r3
 8006bfe:	1c59      	adds	r1, r3, #1
 8006c00:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006c04:	400b      	ands	r3, r1
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d00a      	beq.n	8006c20 <HAL_I2C_Init+0x138>
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	1e59      	subs	r1, r3, #1
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	685b      	ldr	r3, [r3, #4]
 8006c12:	005b      	lsls	r3, r3, #1
 8006c14:	fbb1 f3f3 	udiv	r3, r1, r3
 8006c18:	3301      	adds	r3, #1
 8006c1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c1e:	e051      	b.n	8006cc4 <HAL_I2C_Init+0x1dc>
 8006c20:	2304      	movs	r3, #4
 8006c22:	e04f      	b.n	8006cc4 <HAL_I2C_Init+0x1dc>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d111      	bne.n	8006c50 <HAL_I2C_Init+0x168>
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	1e58      	subs	r0, r3, #1
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6859      	ldr	r1, [r3, #4]
 8006c34:	460b      	mov	r3, r1
 8006c36:	005b      	lsls	r3, r3, #1
 8006c38:	440b      	add	r3, r1
 8006c3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8006c3e:	3301      	adds	r3, #1
 8006c40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	bf0c      	ite	eq
 8006c48:	2301      	moveq	r3, #1
 8006c4a:	2300      	movne	r3, #0
 8006c4c:	b2db      	uxtb	r3, r3
 8006c4e:	e012      	b.n	8006c76 <HAL_I2C_Init+0x18e>
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	1e58      	subs	r0, r3, #1
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6859      	ldr	r1, [r3, #4]
 8006c58:	460b      	mov	r3, r1
 8006c5a:	009b      	lsls	r3, r3, #2
 8006c5c:	440b      	add	r3, r1
 8006c5e:	0099      	lsls	r1, r3, #2
 8006c60:	440b      	add	r3, r1
 8006c62:	fbb0 f3f3 	udiv	r3, r0, r3
 8006c66:	3301      	adds	r3, #1
 8006c68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	bf0c      	ite	eq
 8006c70:	2301      	moveq	r3, #1
 8006c72:	2300      	movne	r3, #0
 8006c74:	b2db      	uxtb	r3, r3
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d001      	beq.n	8006c7e <HAL_I2C_Init+0x196>
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	e022      	b.n	8006cc4 <HAL_I2C_Init+0x1dc>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	689b      	ldr	r3, [r3, #8]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d10e      	bne.n	8006ca4 <HAL_I2C_Init+0x1bc>
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	1e58      	subs	r0, r3, #1
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6859      	ldr	r1, [r3, #4]
 8006c8e:	460b      	mov	r3, r1
 8006c90:	005b      	lsls	r3, r3, #1
 8006c92:	440b      	add	r3, r1
 8006c94:	fbb0 f3f3 	udiv	r3, r0, r3
 8006c98:	3301      	adds	r3, #1
 8006c9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c9e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ca2:	e00f      	b.n	8006cc4 <HAL_I2C_Init+0x1dc>
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	1e58      	subs	r0, r3, #1
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6859      	ldr	r1, [r3, #4]
 8006cac:	460b      	mov	r3, r1
 8006cae:	009b      	lsls	r3, r3, #2
 8006cb0:	440b      	add	r3, r1
 8006cb2:	0099      	lsls	r1, r3, #2
 8006cb4:	440b      	add	r3, r1
 8006cb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8006cba:	3301      	adds	r3, #1
 8006cbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006cc0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006cc4:	6879      	ldr	r1, [r7, #4]
 8006cc6:	6809      	ldr	r1, [r1, #0]
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	69da      	ldr	r2, [r3, #28]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6a1b      	ldr	r3, [r3, #32]
 8006cde:	431a      	orrs	r2, r3
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	430a      	orrs	r2, r1
 8006ce6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006cf2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006cf6:	687a      	ldr	r2, [r7, #4]
 8006cf8:	6911      	ldr	r1, [r2, #16]
 8006cfa:	687a      	ldr	r2, [r7, #4]
 8006cfc:	68d2      	ldr	r2, [r2, #12]
 8006cfe:	4311      	orrs	r1, r2
 8006d00:	687a      	ldr	r2, [r7, #4]
 8006d02:	6812      	ldr	r2, [r2, #0]
 8006d04:	430b      	orrs	r3, r1
 8006d06:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	68db      	ldr	r3, [r3, #12]
 8006d0e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	695a      	ldr	r2, [r3, #20]
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	699b      	ldr	r3, [r3, #24]
 8006d1a:	431a      	orrs	r2, r3
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	430a      	orrs	r2, r1
 8006d22:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	681a      	ldr	r2, [r3, #0]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f042 0201 	orr.w	r2, r2, #1
 8006d32:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2220      	movs	r2, #32
 8006d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2200      	movs	r2, #0
 8006d46:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006d50:	2300      	movs	r3, #0
}
 8006d52:	4618      	mov	r0, r3
 8006d54:	3710      	adds	r7, #16
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}
 8006d5a:	bf00      	nop
 8006d5c:	000186a0 	.word	0x000186a0
 8006d60:	001e847f 	.word	0x001e847f
 8006d64:	003d08ff 	.word	0x003d08ff
 8006d68:	431bde83 	.word	0x431bde83
 8006d6c:	10624dd3 	.word	0x10624dd3

08006d70 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b088      	sub	sp, #32
 8006d74:	af02      	add	r7, sp, #8
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	607a      	str	r2, [r7, #4]
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	460b      	mov	r3, r1
 8006d7e:	817b      	strh	r3, [r7, #10]
 8006d80:	4613      	mov	r3, r2
 8006d82:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006d84:	f7fe fba8 	bl	80054d8 <HAL_GetTick>
 8006d88:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	2b20      	cmp	r3, #32
 8006d94:	f040 80e0 	bne.w	8006f58 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006d98:	697b      	ldr	r3, [r7, #20]
 8006d9a:	9300      	str	r3, [sp, #0]
 8006d9c:	2319      	movs	r3, #25
 8006d9e:	2201      	movs	r2, #1
 8006da0:	4970      	ldr	r1, [pc, #448]	; (8006f64 <HAL_I2C_Master_Transmit+0x1f4>)
 8006da2:	68f8      	ldr	r0, [r7, #12]
 8006da4:	f000 fc58 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 8006da8:	4603      	mov	r3, r0
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d001      	beq.n	8006db2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8006dae:	2302      	movs	r3, #2
 8006db0:	e0d3      	b.n	8006f5a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006db8:	2b01      	cmp	r3, #1
 8006dba:	d101      	bne.n	8006dc0 <HAL_I2C_Master_Transmit+0x50>
 8006dbc:	2302      	movs	r3, #2
 8006dbe:	e0cc      	b.n	8006f5a <HAL_I2C_Master_Transmit+0x1ea>
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f003 0301 	and.w	r3, r3, #1
 8006dd2:	2b01      	cmp	r3, #1
 8006dd4:	d007      	beq.n	8006de6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	681a      	ldr	r2, [r3, #0]
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f042 0201 	orr.w	r2, r2, #1
 8006de4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	681a      	ldr	r2, [r3, #0]
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006df4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2221      	movs	r2, #33	; 0x21
 8006dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2210      	movs	r2, #16
 8006e02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	893a      	ldrh	r2, [r7, #8]
 8006e16:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e1c:	b29a      	uxth	r2, r3
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	4a50      	ldr	r2, [pc, #320]	; (8006f68 <HAL_I2C_Master_Transmit+0x1f8>)
 8006e26:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006e28:	8979      	ldrh	r1, [r7, #10]
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	6a3a      	ldr	r2, [r7, #32]
 8006e2e:	68f8      	ldr	r0, [r7, #12]
 8006e30:	f000 fac2 	bl	80073b8 <I2C_MasterRequestWrite>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d001      	beq.n	8006e3e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	e08d      	b.n	8006f5a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e3e:	2300      	movs	r3, #0
 8006e40:	613b      	str	r3, [r7, #16]
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	695b      	ldr	r3, [r3, #20]
 8006e48:	613b      	str	r3, [r7, #16]
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	699b      	ldr	r3, [r3, #24]
 8006e50:	613b      	str	r3, [r7, #16]
 8006e52:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006e54:	e066      	b.n	8006f24 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e56:	697a      	ldr	r2, [r7, #20]
 8006e58:	6a39      	ldr	r1, [r7, #32]
 8006e5a:	68f8      	ldr	r0, [r7, #12]
 8006e5c:	f000 fcd2 	bl	8007804 <I2C_WaitOnTXEFlagUntilTimeout>
 8006e60:	4603      	mov	r3, r0
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d00d      	beq.n	8006e82 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e6a:	2b04      	cmp	r3, #4
 8006e6c:	d107      	bne.n	8006e7e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e7c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e06b      	b.n	8006f5a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e86:	781a      	ldrb	r2, [r3, #0]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e92:	1c5a      	adds	r2, r3, #1
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e9c:	b29b      	uxth	r3, r3
 8006e9e:	3b01      	subs	r3, #1
 8006ea0:	b29a      	uxth	r2, r3
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006eaa:	3b01      	subs	r3, #1
 8006eac:	b29a      	uxth	r2, r3
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	695b      	ldr	r3, [r3, #20]
 8006eb8:	f003 0304 	and.w	r3, r3, #4
 8006ebc:	2b04      	cmp	r3, #4
 8006ebe:	d11b      	bne.n	8006ef8 <HAL_I2C_Master_Transmit+0x188>
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d017      	beq.n	8006ef8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ecc:	781a      	ldrb	r2, [r3, #0]
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed8:	1c5a      	adds	r2, r3, #1
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	3b01      	subs	r3, #1
 8006ee6:	b29a      	uxth	r2, r3
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ef0:	3b01      	subs	r3, #1
 8006ef2:	b29a      	uxth	r2, r3
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ef8:	697a      	ldr	r2, [r7, #20]
 8006efa:	6a39      	ldr	r1, [r7, #32]
 8006efc:	68f8      	ldr	r0, [r7, #12]
 8006efe:	f000 fcc2 	bl	8007886 <I2C_WaitOnBTFFlagUntilTimeout>
 8006f02:	4603      	mov	r3, r0
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d00d      	beq.n	8006f24 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f0c:	2b04      	cmp	r3, #4
 8006f0e:	d107      	bne.n	8006f20 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	681a      	ldr	r2, [r3, #0]
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f1e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006f20:	2301      	movs	r3, #1
 8006f22:	e01a      	b.n	8006f5a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d194      	bne.n	8006e56 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	681a      	ldr	r2, [r3, #0]
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2220      	movs	r2, #32
 8006f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2200      	movs	r2, #0
 8006f48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006f54:	2300      	movs	r3, #0
 8006f56:	e000      	b.n	8006f5a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006f58:	2302      	movs	r3, #2
  }
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3718      	adds	r7, #24
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop
 8006f64:	00100002 	.word	0x00100002
 8006f68:	ffff0000 	.word	0xffff0000

08006f6c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b08c      	sub	sp, #48	; 0x30
 8006f70:	af02      	add	r7, sp, #8
 8006f72:	60f8      	str	r0, [r7, #12]
 8006f74:	607a      	str	r2, [r7, #4]
 8006f76:	461a      	mov	r2, r3
 8006f78:	460b      	mov	r3, r1
 8006f7a:	817b      	strh	r3, [r7, #10]
 8006f7c:	4613      	mov	r3, r2
 8006f7e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006f80:	f7fe faaa 	bl	80054d8 <HAL_GetTick>
 8006f84:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	2b20      	cmp	r3, #32
 8006f90:	f040 820b 	bne.w	80073aa <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f96:	9300      	str	r3, [sp, #0]
 8006f98:	2319      	movs	r3, #25
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	497c      	ldr	r1, [pc, #496]	; (8007190 <HAL_I2C_Master_Receive+0x224>)
 8006f9e:	68f8      	ldr	r0, [r7, #12]
 8006fa0:	f000 fb5a 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d001      	beq.n	8006fae <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8006faa:	2302      	movs	r3, #2
 8006fac:	e1fe      	b.n	80073ac <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d101      	bne.n	8006fbc <HAL_I2C_Master_Receive+0x50>
 8006fb8:	2302      	movs	r3, #2
 8006fba:	e1f7      	b.n	80073ac <HAL_I2C_Master_Receive+0x440>
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f003 0301 	and.w	r3, r3, #1
 8006fce:	2b01      	cmp	r3, #1
 8006fd0:	d007      	beq.n	8006fe2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	681a      	ldr	r2, [r3, #0]
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f042 0201 	orr.w	r2, r2, #1
 8006fe0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	681a      	ldr	r2, [r3, #0]
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006ff0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2222      	movs	r2, #34	; 0x22
 8006ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2210      	movs	r2, #16
 8006ffe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2200      	movs	r2, #0
 8007006:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	893a      	ldrh	r2, [r7, #8]
 8007012:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007018:	b29a      	uxth	r2, r3
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	4a5c      	ldr	r2, [pc, #368]	; (8007194 <HAL_I2C_Master_Receive+0x228>)
 8007022:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007024:	8979      	ldrh	r1, [r7, #10]
 8007026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007028:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800702a:	68f8      	ldr	r0, [r7, #12]
 800702c:	f000 fa46 	bl	80074bc <I2C_MasterRequestRead>
 8007030:	4603      	mov	r3, r0
 8007032:	2b00      	cmp	r3, #0
 8007034:	d001      	beq.n	800703a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e1b8      	b.n	80073ac <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800703e:	2b00      	cmp	r3, #0
 8007040:	d113      	bne.n	800706a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007042:	2300      	movs	r3, #0
 8007044:	623b      	str	r3, [r7, #32]
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	695b      	ldr	r3, [r3, #20]
 800704c:	623b      	str	r3, [r7, #32]
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	699b      	ldr	r3, [r3, #24]
 8007054:	623b      	str	r3, [r7, #32]
 8007056:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007066:	601a      	str	r2, [r3, #0]
 8007068:	e18c      	b.n	8007384 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800706e:	2b01      	cmp	r3, #1
 8007070:	d11b      	bne.n	80070aa <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	681a      	ldr	r2, [r3, #0]
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007080:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007082:	2300      	movs	r3, #0
 8007084:	61fb      	str	r3, [r7, #28]
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	695b      	ldr	r3, [r3, #20]
 800708c:	61fb      	str	r3, [r7, #28]
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	699b      	ldr	r3, [r3, #24]
 8007094:	61fb      	str	r3, [r7, #28]
 8007096:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	681a      	ldr	r2, [r3, #0]
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070a6:	601a      	str	r2, [r3, #0]
 80070a8:	e16c      	b.n	8007384 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070ae:	2b02      	cmp	r3, #2
 80070b0:	d11b      	bne.n	80070ea <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	681a      	ldr	r2, [r3, #0]
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070c0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	681a      	ldr	r2, [r3, #0]
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80070d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80070d2:	2300      	movs	r3, #0
 80070d4:	61bb      	str	r3, [r7, #24]
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	695b      	ldr	r3, [r3, #20]
 80070dc:	61bb      	str	r3, [r7, #24]
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	699b      	ldr	r3, [r3, #24]
 80070e4:	61bb      	str	r3, [r7, #24]
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	e14c      	b.n	8007384 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80070f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80070fa:	2300      	movs	r3, #0
 80070fc:	617b      	str	r3, [r7, #20]
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	695b      	ldr	r3, [r3, #20]
 8007104:	617b      	str	r3, [r7, #20]
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	699b      	ldr	r3, [r3, #24]
 800710c:	617b      	str	r3, [r7, #20]
 800710e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007110:	e138      	b.n	8007384 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007116:	2b03      	cmp	r3, #3
 8007118:	f200 80f1 	bhi.w	80072fe <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007120:	2b01      	cmp	r3, #1
 8007122:	d123      	bne.n	800716c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007124:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007126:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007128:	68f8      	ldr	r0, [r7, #12]
 800712a:	f000 fbed 	bl	8007908 <I2C_WaitOnRXNEFlagUntilTimeout>
 800712e:	4603      	mov	r3, r0
 8007130:	2b00      	cmp	r3, #0
 8007132:	d001      	beq.n	8007138 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8007134:	2301      	movs	r3, #1
 8007136:	e139      	b.n	80073ac <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	691a      	ldr	r2, [r3, #16]
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007142:	b2d2      	uxtb	r2, r2
 8007144:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800714a:	1c5a      	adds	r2, r3, #1
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007154:	3b01      	subs	r3, #1
 8007156:	b29a      	uxth	r2, r3
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007160:	b29b      	uxth	r3, r3
 8007162:	3b01      	subs	r3, #1
 8007164:	b29a      	uxth	r2, r3
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	855a      	strh	r2, [r3, #42]	; 0x2a
 800716a:	e10b      	b.n	8007384 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007170:	2b02      	cmp	r3, #2
 8007172:	d14e      	bne.n	8007212 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007176:	9300      	str	r3, [sp, #0]
 8007178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800717a:	2200      	movs	r2, #0
 800717c:	4906      	ldr	r1, [pc, #24]	; (8007198 <HAL_I2C_Master_Receive+0x22c>)
 800717e:	68f8      	ldr	r0, [r7, #12]
 8007180:	f000 fa6a 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d008      	beq.n	800719c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	e10e      	b.n	80073ac <HAL_I2C_Master_Receive+0x440>
 800718e:	bf00      	nop
 8007190:	00100002 	.word	0x00100002
 8007194:	ffff0000 	.word	0xffff0000
 8007198:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	681a      	ldr	r2, [r3, #0]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	691a      	ldr	r2, [r3, #16]
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071b6:	b2d2      	uxtb	r2, r2
 80071b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071be:	1c5a      	adds	r2, r3, #1
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071c8:	3b01      	subs	r3, #1
 80071ca:	b29a      	uxth	r2, r3
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071d4:	b29b      	uxth	r3, r3
 80071d6:	3b01      	subs	r3, #1
 80071d8:	b29a      	uxth	r2, r3
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	691a      	ldr	r2, [r3, #16]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071e8:	b2d2      	uxtb	r2, r2
 80071ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071f0:	1c5a      	adds	r2, r3, #1
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071fa:	3b01      	subs	r3, #1
 80071fc:	b29a      	uxth	r2, r3
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007206:	b29b      	uxth	r3, r3
 8007208:	3b01      	subs	r3, #1
 800720a:	b29a      	uxth	r2, r3
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007210:	e0b8      	b.n	8007384 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007214:	9300      	str	r3, [sp, #0]
 8007216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007218:	2200      	movs	r2, #0
 800721a:	4966      	ldr	r1, [pc, #408]	; (80073b4 <HAL_I2C_Master_Receive+0x448>)
 800721c:	68f8      	ldr	r0, [r7, #12]
 800721e:	f000 fa1b 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 8007222:	4603      	mov	r3, r0
 8007224:	2b00      	cmp	r3, #0
 8007226:	d001      	beq.n	800722c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8007228:	2301      	movs	r3, #1
 800722a:	e0bf      	b.n	80073ac <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	681a      	ldr	r2, [r3, #0]
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800723a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	691a      	ldr	r2, [r3, #16]
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007246:	b2d2      	uxtb	r2, r2
 8007248:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800724e:	1c5a      	adds	r2, r3, #1
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007258:	3b01      	subs	r3, #1
 800725a:	b29a      	uxth	r2, r3
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007264:	b29b      	uxth	r3, r3
 8007266:	3b01      	subs	r3, #1
 8007268:	b29a      	uxth	r2, r3
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800726e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007270:	9300      	str	r3, [sp, #0]
 8007272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007274:	2200      	movs	r2, #0
 8007276:	494f      	ldr	r1, [pc, #316]	; (80073b4 <HAL_I2C_Master_Receive+0x448>)
 8007278:	68f8      	ldr	r0, [r7, #12]
 800727a:	f000 f9ed 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 800727e:	4603      	mov	r3, r0
 8007280:	2b00      	cmp	r3, #0
 8007282:	d001      	beq.n	8007288 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8007284:	2301      	movs	r3, #1
 8007286:	e091      	b.n	80073ac <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007296:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	691a      	ldr	r2, [r3, #16]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a2:	b2d2      	uxtb	r2, r2
 80072a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072aa:	1c5a      	adds	r2, r3, #1
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072b4:	3b01      	subs	r3, #1
 80072b6:	b29a      	uxth	r2, r3
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072c0:	b29b      	uxth	r3, r3
 80072c2:	3b01      	subs	r3, #1
 80072c4:	b29a      	uxth	r2, r3
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	691a      	ldr	r2, [r3, #16]
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072d4:	b2d2      	uxtb	r2, r2
 80072d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072dc:	1c5a      	adds	r2, r3, #1
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072e6:	3b01      	subs	r3, #1
 80072e8:	b29a      	uxth	r2, r3
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	3b01      	subs	r3, #1
 80072f6:	b29a      	uxth	r2, r3
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80072fc:	e042      	b.n	8007384 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80072fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007300:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007302:	68f8      	ldr	r0, [r7, #12]
 8007304:	f000 fb00 	bl	8007908 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007308:	4603      	mov	r3, r0
 800730a:	2b00      	cmp	r3, #0
 800730c:	d001      	beq.n	8007312 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800730e:	2301      	movs	r3, #1
 8007310:	e04c      	b.n	80073ac <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	691a      	ldr	r2, [r3, #16]
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800731c:	b2d2      	uxtb	r2, r2
 800731e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007324:	1c5a      	adds	r2, r3, #1
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800732e:	3b01      	subs	r3, #1
 8007330:	b29a      	uxth	r2, r3
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800733a:	b29b      	uxth	r3, r3
 800733c:	3b01      	subs	r3, #1
 800733e:	b29a      	uxth	r2, r3
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	695b      	ldr	r3, [r3, #20]
 800734a:	f003 0304 	and.w	r3, r3, #4
 800734e:	2b04      	cmp	r3, #4
 8007350:	d118      	bne.n	8007384 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	691a      	ldr	r2, [r3, #16]
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800735c:	b2d2      	uxtb	r2, r2
 800735e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007364:	1c5a      	adds	r2, r3, #1
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800736e:	3b01      	subs	r3, #1
 8007370:	b29a      	uxth	r2, r3
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800737a:	b29b      	uxth	r3, r3
 800737c:	3b01      	subs	r3, #1
 800737e:	b29a      	uxth	r2, r3
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007388:	2b00      	cmp	r3, #0
 800738a:	f47f aec2 	bne.w	8007112 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	2220      	movs	r2, #32
 8007392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	2200      	movs	r2, #0
 800739a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	2200      	movs	r2, #0
 80073a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80073a6:	2300      	movs	r3, #0
 80073a8:	e000      	b.n	80073ac <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80073aa:	2302      	movs	r3, #2
  }
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3728      	adds	r7, #40	; 0x28
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}
 80073b4:	00010004 	.word	0x00010004

080073b8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b088      	sub	sp, #32
 80073bc:	af02      	add	r7, sp, #8
 80073be:	60f8      	str	r0, [r7, #12]
 80073c0:	607a      	str	r2, [r7, #4]
 80073c2:	603b      	str	r3, [r7, #0]
 80073c4:	460b      	mov	r3, r1
 80073c6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073cc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	2b08      	cmp	r3, #8
 80073d2:	d006      	beq.n	80073e2 <I2C_MasterRequestWrite+0x2a>
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	2b01      	cmp	r3, #1
 80073d8:	d003      	beq.n	80073e2 <I2C_MasterRequestWrite+0x2a>
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80073e0:	d108      	bne.n	80073f4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	681a      	ldr	r2, [r3, #0]
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80073f0:	601a      	str	r2, [r3, #0]
 80073f2:	e00b      	b.n	800740c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073f8:	2b12      	cmp	r3, #18
 80073fa:	d107      	bne.n	800740c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	681a      	ldr	r2, [r3, #0]
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800740a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	9300      	str	r3, [sp, #0]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2200      	movs	r2, #0
 8007414:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007418:	68f8      	ldr	r0, [r7, #12]
 800741a:	f000 f91d 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 800741e:	4603      	mov	r3, r0
 8007420:	2b00      	cmp	r3, #0
 8007422:	d00d      	beq.n	8007440 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800742e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007432:	d103      	bne.n	800743c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	f44f 7200 	mov.w	r2, #512	; 0x200
 800743a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800743c:	2303      	movs	r3, #3
 800743e:	e035      	b.n	80074ac <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	691b      	ldr	r3, [r3, #16]
 8007444:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007448:	d108      	bne.n	800745c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800744a:	897b      	ldrh	r3, [r7, #10]
 800744c:	b2db      	uxtb	r3, r3
 800744e:	461a      	mov	r2, r3
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007458:	611a      	str	r2, [r3, #16]
 800745a:	e01b      	b.n	8007494 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800745c:	897b      	ldrh	r3, [r7, #10]
 800745e:	11db      	asrs	r3, r3, #7
 8007460:	b2db      	uxtb	r3, r3
 8007462:	f003 0306 	and.w	r3, r3, #6
 8007466:	b2db      	uxtb	r3, r3
 8007468:	f063 030f 	orn	r3, r3, #15
 800746c:	b2da      	uxtb	r2, r3
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	687a      	ldr	r2, [r7, #4]
 8007478:	490e      	ldr	r1, [pc, #56]	; (80074b4 <I2C_MasterRequestWrite+0xfc>)
 800747a:	68f8      	ldr	r0, [r7, #12]
 800747c:	f000 f943 	bl	8007706 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007480:	4603      	mov	r3, r0
 8007482:	2b00      	cmp	r3, #0
 8007484:	d001      	beq.n	800748a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007486:	2301      	movs	r3, #1
 8007488:	e010      	b.n	80074ac <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800748a:	897b      	ldrh	r3, [r7, #10]
 800748c:	b2da      	uxtb	r2, r3
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	687a      	ldr	r2, [r7, #4]
 8007498:	4907      	ldr	r1, [pc, #28]	; (80074b8 <I2C_MasterRequestWrite+0x100>)
 800749a:	68f8      	ldr	r0, [r7, #12]
 800749c:	f000 f933 	bl	8007706 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80074a0:	4603      	mov	r3, r0
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d001      	beq.n	80074aa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80074a6:	2301      	movs	r3, #1
 80074a8:	e000      	b.n	80074ac <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80074aa:	2300      	movs	r3, #0
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	3718      	adds	r7, #24
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}
 80074b4:	00010008 	.word	0x00010008
 80074b8:	00010002 	.word	0x00010002

080074bc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b088      	sub	sp, #32
 80074c0:	af02      	add	r7, sp, #8
 80074c2:	60f8      	str	r0, [r7, #12]
 80074c4:	607a      	str	r2, [r7, #4]
 80074c6:	603b      	str	r3, [r7, #0]
 80074c8:	460b      	mov	r3, r1
 80074ca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074d0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	681a      	ldr	r2, [r3, #0]
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80074e0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	2b08      	cmp	r3, #8
 80074e6:	d006      	beq.n	80074f6 <I2C_MasterRequestRead+0x3a>
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d003      	beq.n	80074f6 <I2C_MasterRequestRead+0x3a>
 80074ee:	697b      	ldr	r3, [r7, #20]
 80074f0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80074f4:	d108      	bne.n	8007508 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	681a      	ldr	r2, [r3, #0]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007504:	601a      	str	r2, [r3, #0]
 8007506:	e00b      	b.n	8007520 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800750c:	2b11      	cmp	r3, #17
 800750e:	d107      	bne.n	8007520 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	681a      	ldr	r2, [r3, #0]
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800751e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	9300      	str	r3, [sp, #0]
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2200      	movs	r2, #0
 8007528:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800752c:	68f8      	ldr	r0, [r7, #12]
 800752e:	f000 f893 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 8007532:	4603      	mov	r3, r0
 8007534:	2b00      	cmp	r3, #0
 8007536:	d00d      	beq.n	8007554 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007542:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007546:	d103      	bne.n	8007550 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800754e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007550:	2303      	movs	r3, #3
 8007552:	e079      	b.n	8007648 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	691b      	ldr	r3, [r3, #16]
 8007558:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800755c:	d108      	bne.n	8007570 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800755e:	897b      	ldrh	r3, [r7, #10]
 8007560:	b2db      	uxtb	r3, r3
 8007562:	f043 0301 	orr.w	r3, r3, #1
 8007566:	b2da      	uxtb	r2, r3
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	611a      	str	r2, [r3, #16]
 800756e:	e05f      	b.n	8007630 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007570:	897b      	ldrh	r3, [r7, #10]
 8007572:	11db      	asrs	r3, r3, #7
 8007574:	b2db      	uxtb	r3, r3
 8007576:	f003 0306 	and.w	r3, r3, #6
 800757a:	b2db      	uxtb	r3, r3
 800757c:	f063 030f 	orn	r3, r3, #15
 8007580:	b2da      	uxtb	r2, r3
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	4930      	ldr	r1, [pc, #192]	; (8007650 <I2C_MasterRequestRead+0x194>)
 800758e:	68f8      	ldr	r0, [r7, #12]
 8007590:	f000 f8b9 	bl	8007706 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007594:	4603      	mov	r3, r0
 8007596:	2b00      	cmp	r3, #0
 8007598:	d001      	beq.n	800759e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	e054      	b.n	8007648 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800759e:	897b      	ldrh	r3, [r7, #10]
 80075a0:	b2da      	uxtb	r2, r3
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	687a      	ldr	r2, [r7, #4]
 80075ac:	4929      	ldr	r1, [pc, #164]	; (8007654 <I2C_MasterRequestRead+0x198>)
 80075ae:	68f8      	ldr	r0, [r7, #12]
 80075b0:	f000 f8a9 	bl	8007706 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80075b4:	4603      	mov	r3, r0
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d001      	beq.n	80075be <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80075ba:	2301      	movs	r3, #1
 80075bc:	e044      	b.n	8007648 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80075be:	2300      	movs	r3, #0
 80075c0:	613b      	str	r3, [r7, #16]
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	695b      	ldr	r3, [r3, #20]
 80075c8:	613b      	str	r3, [r7, #16]
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	699b      	ldr	r3, [r3, #24]
 80075d0:	613b      	str	r3, [r7, #16]
 80075d2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	681a      	ldr	r2, [r3, #0]
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80075e2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	9300      	str	r3, [sp, #0]
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2200      	movs	r2, #0
 80075ec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80075f0:	68f8      	ldr	r0, [r7, #12]
 80075f2:	f000 f831 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 80075f6:	4603      	mov	r3, r0
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d00d      	beq.n	8007618 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007606:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800760a:	d103      	bne.n	8007614 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007612:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8007614:	2303      	movs	r3, #3
 8007616:	e017      	b.n	8007648 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8007618:	897b      	ldrh	r3, [r7, #10]
 800761a:	11db      	asrs	r3, r3, #7
 800761c:	b2db      	uxtb	r3, r3
 800761e:	f003 0306 	and.w	r3, r3, #6
 8007622:	b2db      	uxtb	r3, r3
 8007624:	f063 030e 	orn	r3, r3, #14
 8007628:	b2da      	uxtb	r2, r3
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	687a      	ldr	r2, [r7, #4]
 8007634:	4907      	ldr	r1, [pc, #28]	; (8007654 <I2C_MasterRequestRead+0x198>)
 8007636:	68f8      	ldr	r0, [r7, #12]
 8007638:	f000 f865 	bl	8007706 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800763c:	4603      	mov	r3, r0
 800763e:	2b00      	cmp	r3, #0
 8007640:	d001      	beq.n	8007646 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8007642:	2301      	movs	r3, #1
 8007644:	e000      	b.n	8007648 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8007646:	2300      	movs	r3, #0
}
 8007648:	4618      	mov	r0, r3
 800764a:	3718      	adds	r7, #24
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}
 8007650:	00010008 	.word	0x00010008
 8007654:	00010002 	.word	0x00010002

08007658 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b084      	sub	sp, #16
 800765c:	af00      	add	r7, sp, #0
 800765e:	60f8      	str	r0, [r7, #12]
 8007660:	60b9      	str	r1, [r7, #8]
 8007662:	603b      	str	r3, [r7, #0]
 8007664:	4613      	mov	r3, r2
 8007666:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007668:	e025      	b.n	80076b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007670:	d021      	beq.n	80076b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007672:	f7fd ff31 	bl	80054d8 <HAL_GetTick>
 8007676:	4602      	mov	r2, r0
 8007678:	69bb      	ldr	r3, [r7, #24]
 800767a:	1ad3      	subs	r3, r2, r3
 800767c:	683a      	ldr	r2, [r7, #0]
 800767e:	429a      	cmp	r2, r3
 8007680:	d302      	bcc.n	8007688 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d116      	bne.n	80076b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	2200      	movs	r2, #0
 800768c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2220      	movs	r2, #32
 8007692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	2200      	movs	r2, #0
 800769a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076a2:	f043 0220 	orr.w	r2, r3, #32
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	2200      	movs	r2, #0
 80076ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80076b2:	2301      	movs	r3, #1
 80076b4:	e023      	b.n	80076fe <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	0c1b      	lsrs	r3, r3, #16
 80076ba:	b2db      	uxtb	r3, r3
 80076bc:	2b01      	cmp	r3, #1
 80076be:	d10d      	bne.n	80076dc <I2C_WaitOnFlagUntilTimeout+0x84>
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	695b      	ldr	r3, [r3, #20]
 80076c6:	43da      	mvns	r2, r3
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	4013      	ands	r3, r2
 80076cc:	b29b      	uxth	r3, r3
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	bf0c      	ite	eq
 80076d2:	2301      	moveq	r3, #1
 80076d4:	2300      	movne	r3, #0
 80076d6:	b2db      	uxtb	r3, r3
 80076d8:	461a      	mov	r2, r3
 80076da:	e00c      	b.n	80076f6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	699b      	ldr	r3, [r3, #24]
 80076e2:	43da      	mvns	r2, r3
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	4013      	ands	r3, r2
 80076e8:	b29b      	uxth	r3, r3
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	bf0c      	ite	eq
 80076ee:	2301      	moveq	r3, #1
 80076f0:	2300      	movne	r3, #0
 80076f2:	b2db      	uxtb	r3, r3
 80076f4:	461a      	mov	r2, r3
 80076f6:	79fb      	ldrb	r3, [r7, #7]
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d0b6      	beq.n	800766a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80076fc:	2300      	movs	r3, #0
}
 80076fe:	4618      	mov	r0, r3
 8007700:	3710      	adds	r7, #16
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}

08007706 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007706:	b580      	push	{r7, lr}
 8007708:	b084      	sub	sp, #16
 800770a:	af00      	add	r7, sp, #0
 800770c:	60f8      	str	r0, [r7, #12]
 800770e:	60b9      	str	r1, [r7, #8]
 8007710:	607a      	str	r2, [r7, #4]
 8007712:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007714:	e051      	b.n	80077ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	695b      	ldr	r3, [r3, #20]
 800771c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007720:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007724:	d123      	bne.n	800776e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007734:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800773e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2200      	movs	r2, #0
 8007744:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2220      	movs	r2, #32
 800774a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2200      	movs	r2, #0
 8007752:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800775a:	f043 0204 	orr.w	r2, r3, #4
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	2200      	movs	r2, #0
 8007766:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800776a:	2301      	movs	r3, #1
 800776c:	e046      	b.n	80077fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007774:	d021      	beq.n	80077ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007776:	f7fd feaf 	bl	80054d8 <HAL_GetTick>
 800777a:	4602      	mov	r2, r0
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	1ad3      	subs	r3, r2, r3
 8007780:	687a      	ldr	r2, [r7, #4]
 8007782:	429a      	cmp	r2, r3
 8007784:	d302      	bcc.n	800778c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d116      	bne.n	80077ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2200      	movs	r2, #0
 8007790:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2220      	movs	r2, #32
 8007796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	2200      	movs	r2, #0
 800779e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077a6:	f043 0220 	orr.w	r2, r3, #32
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	2200      	movs	r2, #0
 80077b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	e020      	b.n	80077fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	0c1b      	lsrs	r3, r3, #16
 80077be:	b2db      	uxtb	r3, r3
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d10c      	bne.n	80077de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	695b      	ldr	r3, [r3, #20]
 80077ca:	43da      	mvns	r2, r3
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	4013      	ands	r3, r2
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	bf14      	ite	ne
 80077d6:	2301      	movne	r3, #1
 80077d8:	2300      	moveq	r3, #0
 80077da:	b2db      	uxtb	r3, r3
 80077dc:	e00b      	b.n	80077f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	699b      	ldr	r3, [r3, #24]
 80077e4:	43da      	mvns	r2, r3
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	4013      	ands	r3, r2
 80077ea:	b29b      	uxth	r3, r3
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	bf14      	ite	ne
 80077f0:	2301      	movne	r3, #1
 80077f2:	2300      	moveq	r3, #0
 80077f4:	b2db      	uxtb	r3, r3
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d18d      	bne.n	8007716 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80077fa:	2300      	movs	r3, #0
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3710      	adds	r7, #16
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}

08007804 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b084      	sub	sp, #16
 8007808:	af00      	add	r7, sp, #0
 800780a:	60f8      	str	r0, [r7, #12]
 800780c:	60b9      	str	r1, [r7, #8]
 800780e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007810:	e02d      	b.n	800786e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007812:	68f8      	ldr	r0, [r7, #12]
 8007814:	f000 f8ce 	bl	80079b4 <I2C_IsAcknowledgeFailed>
 8007818:	4603      	mov	r3, r0
 800781a:	2b00      	cmp	r3, #0
 800781c:	d001      	beq.n	8007822 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800781e:	2301      	movs	r3, #1
 8007820:	e02d      	b.n	800787e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007828:	d021      	beq.n	800786e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800782a:	f7fd fe55 	bl	80054d8 <HAL_GetTick>
 800782e:	4602      	mov	r2, r0
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	1ad3      	subs	r3, r2, r3
 8007834:	68ba      	ldr	r2, [r7, #8]
 8007836:	429a      	cmp	r2, r3
 8007838:	d302      	bcc.n	8007840 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d116      	bne.n	800786e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2200      	movs	r2, #0
 8007844:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	2220      	movs	r2, #32
 800784a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2200      	movs	r2, #0
 8007852:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800785a:	f043 0220 	orr.w	r2, r3, #32
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2200      	movs	r2, #0
 8007866:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800786a:	2301      	movs	r3, #1
 800786c:	e007      	b.n	800787e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	695b      	ldr	r3, [r3, #20]
 8007874:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007878:	2b80      	cmp	r3, #128	; 0x80
 800787a:	d1ca      	bne.n	8007812 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800787c:	2300      	movs	r3, #0
}
 800787e:	4618      	mov	r0, r3
 8007880:	3710      	adds	r7, #16
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}

08007886 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007886:	b580      	push	{r7, lr}
 8007888:	b084      	sub	sp, #16
 800788a:	af00      	add	r7, sp, #0
 800788c:	60f8      	str	r0, [r7, #12]
 800788e:	60b9      	str	r1, [r7, #8]
 8007890:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007892:	e02d      	b.n	80078f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007894:	68f8      	ldr	r0, [r7, #12]
 8007896:	f000 f88d 	bl	80079b4 <I2C_IsAcknowledgeFailed>
 800789a:	4603      	mov	r3, r0
 800789c:	2b00      	cmp	r3, #0
 800789e:	d001      	beq.n	80078a4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80078a0:	2301      	movs	r3, #1
 80078a2:	e02d      	b.n	8007900 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078aa:	d021      	beq.n	80078f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078ac:	f7fd fe14 	bl	80054d8 <HAL_GetTick>
 80078b0:	4602      	mov	r2, r0
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	1ad3      	subs	r3, r2, r3
 80078b6:	68ba      	ldr	r2, [r7, #8]
 80078b8:	429a      	cmp	r2, r3
 80078ba:	d302      	bcc.n	80078c2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d116      	bne.n	80078f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	2200      	movs	r2, #0
 80078c6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	2220      	movs	r2, #32
 80078cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	2200      	movs	r2, #0
 80078d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078dc:	f043 0220 	orr.w	r2, r3, #32
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80078ec:	2301      	movs	r3, #1
 80078ee:	e007      	b.n	8007900 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	695b      	ldr	r3, [r3, #20]
 80078f6:	f003 0304 	and.w	r3, r3, #4
 80078fa:	2b04      	cmp	r3, #4
 80078fc:	d1ca      	bne.n	8007894 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80078fe:	2300      	movs	r3, #0
}
 8007900:	4618      	mov	r0, r3
 8007902:	3710      	adds	r7, #16
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}

08007908 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b084      	sub	sp, #16
 800790c:	af00      	add	r7, sp, #0
 800790e:	60f8      	str	r0, [r7, #12]
 8007910:	60b9      	str	r1, [r7, #8]
 8007912:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007914:	e042      	b.n	800799c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	695b      	ldr	r3, [r3, #20]
 800791c:	f003 0310 	and.w	r3, r3, #16
 8007920:	2b10      	cmp	r3, #16
 8007922:	d119      	bne.n	8007958 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f06f 0210 	mvn.w	r2, #16
 800792c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	2200      	movs	r2, #0
 8007932:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2220      	movs	r2, #32
 8007938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2200      	movs	r2, #0
 8007940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	2200      	movs	r2, #0
 8007950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007954:	2301      	movs	r3, #1
 8007956:	e029      	b.n	80079ac <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007958:	f7fd fdbe 	bl	80054d8 <HAL_GetTick>
 800795c:	4602      	mov	r2, r0
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	1ad3      	subs	r3, r2, r3
 8007962:	68ba      	ldr	r2, [r7, #8]
 8007964:	429a      	cmp	r2, r3
 8007966:	d302      	bcc.n	800796e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d116      	bne.n	800799c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	2200      	movs	r2, #0
 8007972:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2220      	movs	r2, #32
 8007978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2200      	movs	r2, #0
 8007980:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007988:	f043 0220 	orr.w	r2, r3, #32
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	2200      	movs	r2, #0
 8007994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007998:	2301      	movs	r3, #1
 800799a:	e007      	b.n	80079ac <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	695b      	ldr	r3, [r3, #20]
 80079a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079a6:	2b40      	cmp	r3, #64	; 0x40
 80079a8:	d1b5      	bne.n	8007916 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80079aa:	2300      	movs	r3, #0
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3710      	adds	r7, #16
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}

080079b4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b083      	sub	sp, #12
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	695b      	ldr	r3, [r3, #20]
 80079c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079ca:	d11b      	bne.n	8007a04 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80079d4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2200      	movs	r2, #0
 80079da:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2220      	movs	r2, #32
 80079e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2200      	movs	r2, #0
 80079e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079f0:	f043 0204 	orr.w	r2, r3, #4
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2200      	movs	r2, #0
 80079fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007a00:	2301      	movs	r3, #1
 8007a02:	e000      	b.n	8007a06 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007a04:	2300      	movs	r3, #0
}
 8007a06:	4618      	mov	r0, r3
 8007a08:	370c      	adds	r7, #12
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a10:	4770      	bx	lr
	...

08007a14 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b086      	sub	sp, #24
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d101      	bne.n	8007a26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	e267      	b.n	8007ef6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f003 0301 	and.w	r3, r3, #1
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d075      	beq.n	8007b1e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007a32:	4b88      	ldr	r3, [pc, #544]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007a34:	689b      	ldr	r3, [r3, #8]
 8007a36:	f003 030c 	and.w	r3, r3, #12
 8007a3a:	2b04      	cmp	r3, #4
 8007a3c:	d00c      	beq.n	8007a58 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007a3e:	4b85      	ldr	r3, [pc, #532]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007a46:	2b08      	cmp	r3, #8
 8007a48:	d112      	bne.n	8007a70 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007a4a:	4b82      	ldr	r3, [pc, #520]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007a4c:	685b      	ldr	r3, [r3, #4]
 8007a4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a52:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007a56:	d10b      	bne.n	8007a70 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a58:	4b7e      	ldr	r3, [pc, #504]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d05b      	beq.n	8007b1c <HAL_RCC_OscConfig+0x108>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	685b      	ldr	r3, [r3, #4]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d157      	bne.n	8007b1c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	e242      	b.n	8007ef6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	685b      	ldr	r3, [r3, #4]
 8007a74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a78:	d106      	bne.n	8007a88 <HAL_RCC_OscConfig+0x74>
 8007a7a:	4b76      	ldr	r3, [pc, #472]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4a75      	ldr	r2, [pc, #468]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007a80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a84:	6013      	str	r3, [r2, #0]
 8007a86:	e01d      	b.n	8007ac4 <HAL_RCC_OscConfig+0xb0>
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007a90:	d10c      	bne.n	8007aac <HAL_RCC_OscConfig+0x98>
 8007a92:	4b70      	ldr	r3, [pc, #448]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	4a6f      	ldr	r2, [pc, #444]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007a98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007a9c:	6013      	str	r3, [r2, #0]
 8007a9e:	4b6d      	ldr	r3, [pc, #436]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	4a6c      	ldr	r2, [pc, #432]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007aa4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007aa8:	6013      	str	r3, [r2, #0]
 8007aaa:	e00b      	b.n	8007ac4 <HAL_RCC_OscConfig+0xb0>
 8007aac:	4b69      	ldr	r3, [pc, #420]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	4a68      	ldr	r2, [pc, #416]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007ab2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ab6:	6013      	str	r3, [r2, #0]
 8007ab8:	4b66      	ldr	r3, [pc, #408]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	4a65      	ldr	r2, [pc, #404]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007abe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007ac2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d013      	beq.n	8007af4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007acc:	f7fd fd04 	bl	80054d8 <HAL_GetTick>
 8007ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ad2:	e008      	b.n	8007ae6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007ad4:	f7fd fd00 	bl	80054d8 <HAL_GetTick>
 8007ad8:	4602      	mov	r2, r0
 8007ada:	693b      	ldr	r3, [r7, #16]
 8007adc:	1ad3      	subs	r3, r2, r3
 8007ade:	2b64      	cmp	r3, #100	; 0x64
 8007ae0:	d901      	bls.n	8007ae6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007ae2:	2303      	movs	r3, #3
 8007ae4:	e207      	b.n	8007ef6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ae6:	4b5b      	ldr	r3, [pc, #364]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d0f0      	beq.n	8007ad4 <HAL_RCC_OscConfig+0xc0>
 8007af2:	e014      	b.n	8007b1e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007af4:	f7fd fcf0 	bl	80054d8 <HAL_GetTick>
 8007af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007afa:	e008      	b.n	8007b0e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007afc:	f7fd fcec 	bl	80054d8 <HAL_GetTick>
 8007b00:	4602      	mov	r2, r0
 8007b02:	693b      	ldr	r3, [r7, #16]
 8007b04:	1ad3      	subs	r3, r2, r3
 8007b06:	2b64      	cmp	r3, #100	; 0x64
 8007b08:	d901      	bls.n	8007b0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007b0a:	2303      	movs	r3, #3
 8007b0c:	e1f3      	b.n	8007ef6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007b0e:	4b51      	ldr	r3, [pc, #324]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d1f0      	bne.n	8007afc <HAL_RCC_OscConfig+0xe8>
 8007b1a:	e000      	b.n	8007b1e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f003 0302 	and.w	r3, r3, #2
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d063      	beq.n	8007bf2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007b2a:	4b4a      	ldr	r3, [pc, #296]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007b2c:	689b      	ldr	r3, [r3, #8]
 8007b2e:	f003 030c 	and.w	r3, r3, #12
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d00b      	beq.n	8007b4e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007b36:	4b47      	ldr	r3, [pc, #284]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007b38:	689b      	ldr	r3, [r3, #8]
 8007b3a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007b3e:	2b08      	cmp	r3, #8
 8007b40:	d11c      	bne.n	8007b7c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007b42:	4b44      	ldr	r3, [pc, #272]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d116      	bne.n	8007b7c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007b4e:	4b41      	ldr	r3, [pc, #260]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f003 0302 	and.w	r3, r3, #2
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d005      	beq.n	8007b66 <HAL_RCC_OscConfig+0x152>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	68db      	ldr	r3, [r3, #12]
 8007b5e:	2b01      	cmp	r3, #1
 8007b60:	d001      	beq.n	8007b66 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007b62:	2301      	movs	r3, #1
 8007b64:	e1c7      	b.n	8007ef6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b66:	4b3b      	ldr	r3, [pc, #236]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	691b      	ldr	r3, [r3, #16]
 8007b72:	00db      	lsls	r3, r3, #3
 8007b74:	4937      	ldr	r1, [pc, #220]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007b76:	4313      	orrs	r3, r2
 8007b78:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007b7a:	e03a      	b.n	8007bf2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d020      	beq.n	8007bc6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007b84:	4b34      	ldr	r3, [pc, #208]	; (8007c58 <HAL_RCC_OscConfig+0x244>)
 8007b86:	2201      	movs	r2, #1
 8007b88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b8a:	f7fd fca5 	bl	80054d8 <HAL_GetTick>
 8007b8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b90:	e008      	b.n	8007ba4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007b92:	f7fd fca1 	bl	80054d8 <HAL_GetTick>
 8007b96:	4602      	mov	r2, r0
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	1ad3      	subs	r3, r2, r3
 8007b9c:	2b02      	cmp	r3, #2
 8007b9e:	d901      	bls.n	8007ba4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007ba0:	2303      	movs	r3, #3
 8007ba2:	e1a8      	b.n	8007ef6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ba4:	4b2b      	ldr	r3, [pc, #172]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f003 0302 	and.w	r3, r3, #2
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d0f0      	beq.n	8007b92 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007bb0:	4b28      	ldr	r3, [pc, #160]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	691b      	ldr	r3, [r3, #16]
 8007bbc:	00db      	lsls	r3, r3, #3
 8007bbe:	4925      	ldr	r1, [pc, #148]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	600b      	str	r3, [r1, #0]
 8007bc4:	e015      	b.n	8007bf2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007bc6:	4b24      	ldr	r3, [pc, #144]	; (8007c58 <HAL_RCC_OscConfig+0x244>)
 8007bc8:	2200      	movs	r2, #0
 8007bca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bcc:	f7fd fc84 	bl	80054d8 <HAL_GetTick>
 8007bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007bd2:	e008      	b.n	8007be6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007bd4:	f7fd fc80 	bl	80054d8 <HAL_GetTick>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	693b      	ldr	r3, [r7, #16]
 8007bdc:	1ad3      	subs	r3, r2, r3
 8007bde:	2b02      	cmp	r3, #2
 8007be0:	d901      	bls.n	8007be6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007be2:	2303      	movs	r3, #3
 8007be4:	e187      	b.n	8007ef6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007be6:	4b1b      	ldr	r3, [pc, #108]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f003 0302 	and.w	r3, r3, #2
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d1f0      	bne.n	8007bd4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f003 0308 	and.w	r3, r3, #8
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d036      	beq.n	8007c6c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	695b      	ldr	r3, [r3, #20]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d016      	beq.n	8007c34 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007c06:	4b15      	ldr	r3, [pc, #84]	; (8007c5c <HAL_RCC_OscConfig+0x248>)
 8007c08:	2201      	movs	r2, #1
 8007c0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c0c:	f7fd fc64 	bl	80054d8 <HAL_GetTick>
 8007c10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007c12:	e008      	b.n	8007c26 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007c14:	f7fd fc60 	bl	80054d8 <HAL_GetTick>
 8007c18:	4602      	mov	r2, r0
 8007c1a:	693b      	ldr	r3, [r7, #16]
 8007c1c:	1ad3      	subs	r3, r2, r3
 8007c1e:	2b02      	cmp	r3, #2
 8007c20:	d901      	bls.n	8007c26 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007c22:	2303      	movs	r3, #3
 8007c24:	e167      	b.n	8007ef6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007c26:	4b0b      	ldr	r3, [pc, #44]	; (8007c54 <HAL_RCC_OscConfig+0x240>)
 8007c28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c2a:	f003 0302 	and.w	r3, r3, #2
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d0f0      	beq.n	8007c14 <HAL_RCC_OscConfig+0x200>
 8007c32:	e01b      	b.n	8007c6c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007c34:	4b09      	ldr	r3, [pc, #36]	; (8007c5c <HAL_RCC_OscConfig+0x248>)
 8007c36:	2200      	movs	r2, #0
 8007c38:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c3a:	f7fd fc4d 	bl	80054d8 <HAL_GetTick>
 8007c3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007c40:	e00e      	b.n	8007c60 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007c42:	f7fd fc49 	bl	80054d8 <HAL_GetTick>
 8007c46:	4602      	mov	r2, r0
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	1ad3      	subs	r3, r2, r3
 8007c4c:	2b02      	cmp	r3, #2
 8007c4e:	d907      	bls.n	8007c60 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007c50:	2303      	movs	r3, #3
 8007c52:	e150      	b.n	8007ef6 <HAL_RCC_OscConfig+0x4e2>
 8007c54:	40023800 	.word	0x40023800
 8007c58:	42470000 	.word	0x42470000
 8007c5c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007c60:	4b88      	ldr	r3, [pc, #544]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007c62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c64:	f003 0302 	and.w	r3, r3, #2
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d1ea      	bne.n	8007c42 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f003 0304 	and.w	r3, r3, #4
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	f000 8097 	beq.w	8007da8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007c7e:	4b81      	ldr	r3, [pc, #516]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d10f      	bne.n	8007caa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	60bb      	str	r3, [r7, #8]
 8007c8e:	4b7d      	ldr	r3, [pc, #500]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c92:	4a7c      	ldr	r2, [pc, #496]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007c94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c98:	6413      	str	r3, [r2, #64]	; 0x40
 8007c9a:	4b7a      	ldr	r3, [pc, #488]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ca2:	60bb      	str	r3, [r7, #8]
 8007ca4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007caa:	4b77      	ldr	r3, [pc, #476]	; (8007e88 <HAL_RCC_OscConfig+0x474>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d118      	bne.n	8007ce8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007cb6:	4b74      	ldr	r3, [pc, #464]	; (8007e88 <HAL_RCC_OscConfig+0x474>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4a73      	ldr	r2, [pc, #460]	; (8007e88 <HAL_RCC_OscConfig+0x474>)
 8007cbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007cc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007cc2:	f7fd fc09 	bl	80054d8 <HAL_GetTick>
 8007cc6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007cc8:	e008      	b.n	8007cdc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007cca:	f7fd fc05 	bl	80054d8 <HAL_GetTick>
 8007cce:	4602      	mov	r2, r0
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	1ad3      	subs	r3, r2, r3
 8007cd4:	2b02      	cmp	r3, #2
 8007cd6:	d901      	bls.n	8007cdc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007cd8:	2303      	movs	r3, #3
 8007cda:	e10c      	b.n	8007ef6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007cdc:	4b6a      	ldr	r3, [pc, #424]	; (8007e88 <HAL_RCC_OscConfig+0x474>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d0f0      	beq.n	8007cca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	d106      	bne.n	8007cfe <HAL_RCC_OscConfig+0x2ea>
 8007cf0:	4b64      	ldr	r3, [pc, #400]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007cf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cf4:	4a63      	ldr	r2, [pc, #396]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007cf6:	f043 0301 	orr.w	r3, r3, #1
 8007cfa:	6713      	str	r3, [r2, #112]	; 0x70
 8007cfc:	e01c      	b.n	8007d38 <HAL_RCC_OscConfig+0x324>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	2b05      	cmp	r3, #5
 8007d04:	d10c      	bne.n	8007d20 <HAL_RCC_OscConfig+0x30c>
 8007d06:	4b5f      	ldr	r3, [pc, #380]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007d08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d0a:	4a5e      	ldr	r2, [pc, #376]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007d0c:	f043 0304 	orr.w	r3, r3, #4
 8007d10:	6713      	str	r3, [r2, #112]	; 0x70
 8007d12:	4b5c      	ldr	r3, [pc, #368]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d16:	4a5b      	ldr	r2, [pc, #364]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007d18:	f043 0301 	orr.w	r3, r3, #1
 8007d1c:	6713      	str	r3, [r2, #112]	; 0x70
 8007d1e:	e00b      	b.n	8007d38 <HAL_RCC_OscConfig+0x324>
 8007d20:	4b58      	ldr	r3, [pc, #352]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d24:	4a57      	ldr	r2, [pc, #348]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007d26:	f023 0301 	bic.w	r3, r3, #1
 8007d2a:	6713      	str	r3, [r2, #112]	; 0x70
 8007d2c:	4b55      	ldr	r3, [pc, #340]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007d2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d30:	4a54      	ldr	r2, [pc, #336]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007d32:	f023 0304 	bic.w	r3, r3, #4
 8007d36:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	689b      	ldr	r3, [r3, #8]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d015      	beq.n	8007d6c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d40:	f7fd fbca 	bl	80054d8 <HAL_GetTick>
 8007d44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d46:	e00a      	b.n	8007d5e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007d48:	f7fd fbc6 	bl	80054d8 <HAL_GetTick>
 8007d4c:	4602      	mov	r2, r0
 8007d4e:	693b      	ldr	r3, [r7, #16]
 8007d50:	1ad3      	subs	r3, r2, r3
 8007d52:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d901      	bls.n	8007d5e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007d5a:	2303      	movs	r3, #3
 8007d5c:	e0cb      	b.n	8007ef6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d5e:	4b49      	ldr	r3, [pc, #292]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d62:	f003 0302 	and.w	r3, r3, #2
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d0ee      	beq.n	8007d48 <HAL_RCC_OscConfig+0x334>
 8007d6a:	e014      	b.n	8007d96 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d6c:	f7fd fbb4 	bl	80054d8 <HAL_GetTick>
 8007d70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d72:	e00a      	b.n	8007d8a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007d74:	f7fd fbb0 	bl	80054d8 <HAL_GetTick>
 8007d78:	4602      	mov	r2, r0
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	1ad3      	subs	r3, r2, r3
 8007d7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d901      	bls.n	8007d8a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007d86:	2303      	movs	r3, #3
 8007d88:	e0b5      	b.n	8007ef6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d8a:	4b3e      	ldr	r3, [pc, #248]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007d8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d8e:	f003 0302 	and.w	r3, r3, #2
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d1ee      	bne.n	8007d74 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007d96:	7dfb      	ldrb	r3, [r7, #23]
 8007d98:	2b01      	cmp	r3, #1
 8007d9a:	d105      	bne.n	8007da8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d9c:	4b39      	ldr	r3, [pc, #228]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007da0:	4a38      	ldr	r2, [pc, #224]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007da2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007da6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	699b      	ldr	r3, [r3, #24]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	f000 80a1 	beq.w	8007ef4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007db2:	4b34      	ldr	r3, [pc, #208]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007db4:	689b      	ldr	r3, [r3, #8]
 8007db6:	f003 030c 	and.w	r3, r3, #12
 8007dba:	2b08      	cmp	r3, #8
 8007dbc:	d05c      	beq.n	8007e78 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	699b      	ldr	r3, [r3, #24]
 8007dc2:	2b02      	cmp	r3, #2
 8007dc4:	d141      	bne.n	8007e4a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007dc6:	4b31      	ldr	r3, [pc, #196]	; (8007e8c <HAL_RCC_OscConfig+0x478>)
 8007dc8:	2200      	movs	r2, #0
 8007dca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dcc:	f7fd fb84 	bl	80054d8 <HAL_GetTick>
 8007dd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007dd2:	e008      	b.n	8007de6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007dd4:	f7fd fb80 	bl	80054d8 <HAL_GetTick>
 8007dd8:	4602      	mov	r2, r0
 8007dda:	693b      	ldr	r3, [r7, #16]
 8007ddc:	1ad3      	subs	r3, r2, r3
 8007dde:	2b02      	cmp	r3, #2
 8007de0:	d901      	bls.n	8007de6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007de2:	2303      	movs	r3, #3
 8007de4:	e087      	b.n	8007ef6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007de6:	4b27      	ldr	r3, [pc, #156]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d1f0      	bne.n	8007dd4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	69da      	ldr	r2, [r3, #28]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6a1b      	ldr	r3, [r3, #32]
 8007dfa:	431a      	orrs	r2, r3
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e00:	019b      	lsls	r3, r3, #6
 8007e02:	431a      	orrs	r2, r3
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e08:	085b      	lsrs	r3, r3, #1
 8007e0a:	3b01      	subs	r3, #1
 8007e0c:	041b      	lsls	r3, r3, #16
 8007e0e:	431a      	orrs	r2, r3
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e14:	061b      	lsls	r3, r3, #24
 8007e16:	491b      	ldr	r1, [pc, #108]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007e1c:	4b1b      	ldr	r3, [pc, #108]	; (8007e8c <HAL_RCC_OscConfig+0x478>)
 8007e1e:	2201      	movs	r2, #1
 8007e20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e22:	f7fd fb59 	bl	80054d8 <HAL_GetTick>
 8007e26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e28:	e008      	b.n	8007e3c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007e2a:	f7fd fb55 	bl	80054d8 <HAL_GetTick>
 8007e2e:	4602      	mov	r2, r0
 8007e30:	693b      	ldr	r3, [r7, #16]
 8007e32:	1ad3      	subs	r3, r2, r3
 8007e34:	2b02      	cmp	r3, #2
 8007e36:	d901      	bls.n	8007e3c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007e38:	2303      	movs	r3, #3
 8007e3a:	e05c      	b.n	8007ef6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e3c:	4b11      	ldr	r3, [pc, #68]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d0f0      	beq.n	8007e2a <HAL_RCC_OscConfig+0x416>
 8007e48:	e054      	b.n	8007ef4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e4a:	4b10      	ldr	r3, [pc, #64]	; (8007e8c <HAL_RCC_OscConfig+0x478>)
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e50:	f7fd fb42 	bl	80054d8 <HAL_GetTick>
 8007e54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e56:	e008      	b.n	8007e6a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007e58:	f7fd fb3e 	bl	80054d8 <HAL_GetTick>
 8007e5c:	4602      	mov	r2, r0
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	1ad3      	subs	r3, r2, r3
 8007e62:	2b02      	cmp	r3, #2
 8007e64:	d901      	bls.n	8007e6a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007e66:	2303      	movs	r3, #3
 8007e68:	e045      	b.n	8007ef6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e6a:	4b06      	ldr	r3, [pc, #24]	; (8007e84 <HAL_RCC_OscConfig+0x470>)
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d1f0      	bne.n	8007e58 <HAL_RCC_OscConfig+0x444>
 8007e76:	e03d      	b.n	8007ef4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	699b      	ldr	r3, [r3, #24]
 8007e7c:	2b01      	cmp	r3, #1
 8007e7e:	d107      	bne.n	8007e90 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007e80:	2301      	movs	r3, #1
 8007e82:	e038      	b.n	8007ef6 <HAL_RCC_OscConfig+0x4e2>
 8007e84:	40023800 	.word	0x40023800
 8007e88:	40007000 	.word	0x40007000
 8007e8c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007e90:	4b1b      	ldr	r3, [pc, #108]	; (8007f00 <HAL_RCC_OscConfig+0x4ec>)
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	699b      	ldr	r3, [r3, #24]
 8007e9a:	2b01      	cmp	r3, #1
 8007e9c:	d028      	beq.n	8007ef0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007ea8:	429a      	cmp	r2, r3
 8007eaa:	d121      	bne.n	8007ef0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007eb6:	429a      	cmp	r2, r3
 8007eb8:	d11a      	bne.n	8007ef0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007eba:	68fa      	ldr	r2, [r7, #12]
 8007ebc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007ec0:	4013      	ands	r3, r2
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007ec6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d111      	bne.n	8007ef0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ed6:	085b      	lsrs	r3, r3, #1
 8007ed8:	3b01      	subs	r3, #1
 8007eda:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d107      	bne.n	8007ef0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007eec:	429a      	cmp	r2, r3
 8007eee:	d001      	beq.n	8007ef4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	e000      	b.n	8007ef6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007ef4:	2300      	movs	r3, #0
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3718      	adds	r7, #24
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd80      	pop	{r7, pc}
 8007efe:	bf00      	nop
 8007f00:	40023800 	.word	0x40023800

08007f04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b084      	sub	sp, #16
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
 8007f0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d101      	bne.n	8007f18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007f14:	2301      	movs	r3, #1
 8007f16:	e0cc      	b.n	80080b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007f18:	4b68      	ldr	r3, [pc, #416]	; (80080bc <HAL_RCC_ClockConfig+0x1b8>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f003 0307 	and.w	r3, r3, #7
 8007f20:	683a      	ldr	r2, [r7, #0]
 8007f22:	429a      	cmp	r2, r3
 8007f24:	d90c      	bls.n	8007f40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f26:	4b65      	ldr	r3, [pc, #404]	; (80080bc <HAL_RCC_ClockConfig+0x1b8>)
 8007f28:	683a      	ldr	r2, [r7, #0]
 8007f2a:	b2d2      	uxtb	r2, r2
 8007f2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f2e:	4b63      	ldr	r3, [pc, #396]	; (80080bc <HAL_RCC_ClockConfig+0x1b8>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f003 0307 	and.w	r3, r3, #7
 8007f36:	683a      	ldr	r2, [r7, #0]
 8007f38:	429a      	cmp	r2, r3
 8007f3a:	d001      	beq.n	8007f40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	e0b8      	b.n	80080b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f003 0302 	and.w	r3, r3, #2
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d020      	beq.n	8007f8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f003 0304 	and.w	r3, r3, #4
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d005      	beq.n	8007f64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007f58:	4b59      	ldr	r3, [pc, #356]	; (80080c0 <HAL_RCC_ClockConfig+0x1bc>)
 8007f5a:	689b      	ldr	r3, [r3, #8]
 8007f5c:	4a58      	ldr	r2, [pc, #352]	; (80080c0 <HAL_RCC_ClockConfig+0x1bc>)
 8007f5e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007f62:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f003 0308 	and.w	r3, r3, #8
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d005      	beq.n	8007f7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007f70:	4b53      	ldr	r3, [pc, #332]	; (80080c0 <HAL_RCC_ClockConfig+0x1bc>)
 8007f72:	689b      	ldr	r3, [r3, #8]
 8007f74:	4a52      	ldr	r2, [pc, #328]	; (80080c0 <HAL_RCC_ClockConfig+0x1bc>)
 8007f76:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007f7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f7c:	4b50      	ldr	r3, [pc, #320]	; (80080c0 <HAL_RCC_ClockConfig+0x1bc>)
 8007f7e:	689b      	ldr	r3, [r3, #8]
 8007f80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	689b      	ldr	r3, [r3, #8]
 8007f88:	494d      	ldr	r1, [pc, #308]	; (80080c0 <HAL_RCC_ClockConfig+0x1bc>)
 8007f8a:	4313      	orrs	r3, r2
 8007f8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f003 0301 	and.w	r3, r3, #1
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d044      	beq.n	8008024 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	2b01      	cmp	r3, #1
 8007fa0:	d107      	bne.n	8007fb2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007fa2:	4b47      	ldr	r3, [pc, #284]	; (80080c0 <HAL_RCC_ClockConfig+0x1bc>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d119      	bne.n	8007fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e07f      	b.n	80080b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	685b      	ldr	r3, [r3, #4]
 8007fb6:	2b02      	cmp	r3, #2
 8007fb8:	d003      	beq.n	8007fc2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007fbe:	2b03      	cmp	r3, #3
 8007fc0:	d107      	bne.n	8007fd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007fc2:	4b3f      	ldr	r3, [pc, #252]	; (80080c0 <HAL_RCC_ClockConfig+0x1bc>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d109      	bne.n	8007fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007fce:	2301      	movs	r3, #1
 8007fd0:	e06f      	b.n	80080b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007fd2:	4b3b      	ldr	r3, [pc, #236]	; (80080c0 <HAL_RCC_ClockConfig+0x1bc>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f003 0302 	and.w	r3, r3, #2
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d101      	bne.n	8007fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007fde:	2301      	movs	r3, #1
 8007fe0:	e067      	b.n	80080b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007fe2:	4b37      	ldr	r3, [pc, #220]	; (80080c0 <HAL_RCC_ClockConfig+0x1bc>)
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	f023 0203 	bic.w	r2, r3, #3
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	4934      	ldr	r1, [pc, #208]	; (80080c0 <HAL_RCC_ClockConfig+0x1bc>)
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007ff4:	f7fd fa70 	bl	80054d8 <HAL_GetTick>
 8007ff8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ffa:	e00a      	b.n	8008012 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ffc:	f7fd fa6c 	bl	80054d8 <HAL_GetTick>
 8008000:	4602      	mov	r2, r0
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	1ad3      	subs	r3, r2, r3
 8008006:	f241 3288 	movw	r2, #5000	; 0x1388
 800800a:	4293      	cmp	r3, r2
 800800c:	d901      	bls.n	8008012 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800800e:	2303      	movs	r3, #3
 8008010:	e04f      	b.n	80080b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008012:	4b2b      	ldr	r3, [pc, #172]	; (80080c0 <HAL_RCC_ClockConfig+0x1bc>)
 8008014:	689b      	ldr	r3, [r3, #8]
 8008016:	f003 020c 	and.w	r2, r3, #12
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	009b      	lsls	r3, r3, #2
 8008020:	429a      	cmp	r2, r3
 8008022:	d1eb      	bne.n	8007ffc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008024:	4b25      	ldr	r3, [pc, #148]	; (80080bc <HAL_RCC_ClockConfig+0x1b8>)
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f003 0307 	and.w	r3, r3, #7
 800802c:	683a      	ldr	r2, [r7, #0]
 800802e:	429a      	cmp	r2, r3
 8008030:	d20c      	bcs.n	800804c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008032:	4b22      	ldr	r3, [pc, #136]	; (80080bc <HAL_RCC_ClockConfig+0x1b8>)
 8008034:	683a      	ldr	r2, [r7, #0]
 8008036:	b2d2      	uxtb	r2, r2
 8008038:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800803a:	4b20      	ldr	r3, [pc, #128]	; (80080bc <HAL_RCC_ClockConfig+0x1b8>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f003 0307 	and.w	r3, r3, #7
 8008042:	683a      	ldr	r2, [r7, #0]
 8008044:	429a      	cmp	r2, r3
 8008046:	d001      	beq.n	800804c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008048:	2301      	movs	r3, #1
 800804a:	e032      	b.n	80080b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f003 0304 	and.w	r3, r3, #4
 8008054:	2b00      	cmp	r3, #0
 8008056:	d008      	beq.n	800806a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008058:	4b19      	ldr	r3, [pc, #100]	; (80080c0 <HAL_RCC_ClockConfig+0x1bc>)
 800805a:	689b      	ldr	r3, [r3, #8]
 800805c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	68db      	ldr	r3, [r3, #12]
 8008064:	4916      	ldr	r1, [pc, #88]	; (80080c0 <HAL_RCC_ClockConfig+0x1bc>)
 8008066:	4313      	orrs	r3, r2
 8008068:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f003 0308 	and.w	r3, r3, #8
 8008072:	2b00      	cmp	r3, #0
 8008074:	d009      	beq.n	800808a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008076:	4b12      	ldr	r3, [pc, #72]	; (80080c0 <HAL_RCC_ClockConfig+0x1bc>)
 8008078:	689b      	ldr	r3, [r3, #8]
 800807a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	691b      	ldr	r3, [r3, #16]
 8008082:	00db      	lsls	r3, r3, #3
 8008084:	490e      	ldr	r1, [pc, #56]	; (80080c0 <HAL_RCC_ClockConfig+0x1bc>)
 8008086:	4313      	orrs	r3, r2
 8008088:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800808a:	f000 f821 	bl	80080d0 <HAL_RCC_GetSysClockFreq>
 800808e:	4602      	mov	r2, r0
 8008090:	4b0b      	ldr	r3, [pc, #44]	; (80080c0 <HAL_RCC_ClockConfig+0x1bc>)
 8008092:	689b      	ldr	r3, [r3, #8]
 8008094:	091b      	lsrs	r3, r3, #4
 8008096:	f003 030f 	and.w	r3, r3, #15
 800809a:	490a      	ldr	r1, [pc, #40]	; (80080c4 <HAL_RCC_ClockConfig+0x1c0>)
 800809c:	5ccb      	ldrb	r3, [r1, r3]
 800809e:	fa22 f303 	lsr.w	r3, r2, r3
 80080a2:	4a09      	ldr	r2, [pc, #36]	; (80080c8 <HAL_RCC_ClockConfig+0x1c4>)
 80080a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80080a6:	4b09      	ldr	r3, [pc, #36]	; (80080cc <HAL_RCC_ClockConfig+0x1c8>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	4618      	mov	r0, r3
 80080ac:	f7fd f9d0 	bl	8005450 <HAL_InitTick>

  return HAL_OK;
 80080b0:	2300      	movs	r3, #0
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	3710      	adds	r7, #16
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bd80      	pop	{r7, pc}
 80080ba:	bf00      	nop
 80080bc:	40023c00 	.word	0x40023c00
 80080c0:	40023800 	.word	0x40023800
 80080c4:	0800d968 	.word	0x0800d968
 80080c8:	200003b0 	.word	0x200003b0
 80080cc:	200003b4 	.word	0x200003b4

080080d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80080d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80080d4:	b094      	sub	sp, #80	; 0x50
 80080d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80080d8:	2300      	movs	r3, #0
 80080da:	647b      	str	r3, [r7, #68]	; 0x44
 80080dc:	2300      	movs	r3, #0
 80080de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80080e0:	2300      	movs	r3, #0
 80080e2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80080e4:	2300      	movs	r3, #0
 80080e6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80080e8:	4b79      	ldr	r3, [pc, #484]	; (80082d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80080ea:	689b      	ldr	r3, [r3, #8]
 80080ec:	f003 030c 	and.w	r3, r3, #12
 80080f0:	2b08      	cmp	r3, #8
 80080f2:	d00d      	beq.n	8008110 <HAL_RCC_GetSysClockFreq+0x40>
 80080f4:	2b08      	cmp	r3, #8
 80080f6:	f200 80e1 	bhi.w	80082bc <HAL_RCC_GetSysClockFreq+0x1ec>
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d002      	beq.n	8008104 <HAL_RCC_GetSysClockFreq+0x34>
 80080fe:	2b04      	cmp	r3, #4
 8008100:	d003      	beq.n	800810a <HAL_RCC_GetSysClockFreq+0x3a>
 8008102:	e0db      	b.n	80082bc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008104:	4b73      	ldr	r3, [pc, #460]	; (80082d4 <HAL_RCC_GetSysClockFreq+0x204>)
 8008106:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8008108:	e0db      	b.n	80082c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800810a:	4b73      	ldr	r3, [pc, #460]	; (80082d8 <HAL_RCC_GetSysClockFreq+0x208>)
 800810c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800810e:	e0d8      	b.n	80082c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008110:	4b6f      	ldr	r3, [pc, #444]	; (80082d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008118:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800811a:	4b6d      	ldr	r3, [pc, #436]	; (80082d0 <HAL_RCC_GetSysClockFreq+0x200>)
 800811c:	685b      	ldr	r3, [r3, #4]
 800811e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008122:	2b00      	cmp	r3, #0
 8008124:	d063      	beq.n	80081ee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008126:	4b6a      	ldr	r3, [pc, #424]	; (80082d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	099b      	lsrs	r3, r3, #6
 800812c:	2200      	movs	r2, #0
 800812e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008130:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008134:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008138:	633b      	str	r3, [r7, #48]	; 0x30
 800813a:	2300      	movs	r3, #0
 800813c:	637b      	str	r3, [r7, #52]	; 0x34
 800813e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008142:	4622      	mov	r2, r4
 8008144:	462b      	mov	r3, r5
 8008146:	f04f 0000 	mov.w	r0, #0
 800814a:	f04f 0100 	mov.w	r1, #0
 800814e:	0159      	lsls	r1, r3, #5
 8008150:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008154:	0150      	lsls	r0, r2, #5
 8008156:	4602      	mov	r2, r0
 8008158:	460b      	mov	r3, r1
 800815a:	4621      	mov	r1, r4
 800815c:	1a51      	subs	r1, r2, r1
 800815e:	6139      	str	r1, [r7, #16]
 8008160:	4629      	mov	r1, r5
 8008162:	eb63 0301 	sbc.w	r3, r3, r1
 8008166:	617b      	str	r3, [r7, #20]
 8008168:	f04f 0200 	mov.w	r2, #0
 800816c:	f04f 0300 	mov.w	r3, #0
 8008170:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008174:	4659      	mov	r1, fp
 8008176:	018b      	lsls	r3, r1, #6
 8008178:	4651      	mov	r1, sl
 800817a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800817e:	4651      	mov	r1, sl
 8008180:	018a      	lsls	r2, r1, #6
 8008182:	4651      	mov	r1, sl
 8008184:	ebb2 0801 	subs.w	r8, r2, r1
 8008188:	4659      	mov	r1, fp
 800818a:	eb63 0901 	sbc.w	r9, r3, r1
 800818e:	f04f 0200 	mov.w	r2, #0
 8008192:	f04f 0300 	mov.w	r3, #0
 8008196:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800819a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800819e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80081a2:	4690      	mov	r8, r2
 80081a4:	4699      	mov	r9, r3
 80081a6:	4623      	mov	r3, r4
 80081a8:	eb18 0303 	adds.w	r3, r8, r3
 80081ac:	60bb      	str	r3, [r7, #8]
 80081ae:	462b      	mov	r3, r5
 80081b0:	eb49 0303 	adc.w	r3, r9, r3
 80081b4:	60fb      	str	r3, [r7, #12]
 80081b6:	f04f 0200 	mov.w	r2, #0
 80081ba:	f04f 0300 	mov.w	r3, #0
 80081be:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80081c2:	4629      	mov	r1, r5
 80081c4:	024b      	lsls	r3, r1, #9
 80081c6:	4621      	mov	r1, r4
 80081c8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80081cc:	4621      	mov	r1, r4
 80081ce:	024a      	lsls	r2, r1, #9
 80081d0:	4610      	mov	r0, r2
 80081d2:	4619      	mov	r1, r3
 80081d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80081d6:	2200      	movs	r2, #0
 80081d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80081da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80081dc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80081e0:	f7f8 fcde 	bl	8000ba0 <__aeabi_uldivmod>
 80081e4:	4602      	mov	r2, r0
 80081e6:	460b      	mov	r3, r1
 80081e8:	4613      	mov	r3, r2
 80081ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80081ec:	e058      	b.n	80082a0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80081ee:	4b38      	ldr	r3, [pc, #224]	; (80082d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80081f0:	685b      	ldr	r3, [r3, #4]
 80081f2:	099b      	lsrs	r3, r3, #6
 80081f4:	2200      	movs	r2, #0
 80081f6:	4618      	mov	r0, r3
 80081f8:	4611      	mov	r1, r2
 80081fa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80081fe:	623b      	str	r3, [r7, #32]
 8008200:	2300      	movs	r3, #0
 8008202:	627b      	str	r3, [r7, #36]	; 0x24
 8008204:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008208:	4642      	mov	r2, r8
 800820a:	464b      	mov	r3, r9
 800820c:	f04f 0000 	mov.w	r0, #0
 8008210:	f04f 0100 	mov.w	r1, #0
 8008214:	0159      	lsls	r1, r3, #5
 8008216:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800821a:	0150      	lsls	r0, r2, #5
 800821c:	4602      	mov	r2, r0
 800821e:	460b      	mov	r3, r1
 8008220:	4641      	mov	r1, r8
 8008222:	ebb2 0a01 	subs.w	sl, r2, r1
 8008226:	4649      	mov	r1, r9
 8008228:	eb63 0b01 	sbc.w	fp, r3, r1
 800822c:	f04f 0200 	mov.w	r2, #0
 8008230:	f04f 0300 	mov.w	r3, #0
 8008234:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008238:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800823c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008240:	ebb2 040a 	subs.w	r4, r2, sl
 8008244:	eb63 050b 	sbc.w	r5, r3, fp
 8008248:	f04f 0200 	mov.w	r2, #0
 800824c:	f04f 0300 	mov.w	r3, #0
 8008250:	00eb      	lsls	r3, r5, #3
 8008252:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008256:	00e2      	lsls	r2, r4, #3
 8008258:	4614      	mov	r4, r2
 800825a:	461d      	mov	r5, r3
 800825c:	4643      	mov	r3, r8
 800825e:	18e3      	adds	r3, r4, r3
 8008260:	603b      	str	r3, [r7, #0]
 8008262:	464b      	mov	r3, r9
 8008264:	eb45 0303 	adc.w	r3, r5, r3
 8008268:	607b      	str	r3, [r7, #4]
 800826a:	f04f 0200 	mov.w	r2, #0
 800826e:	f04f 0300 	mov.w	r3, #0
 8008272:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008276:	4629      	mov	r1, r5
 8008278:	028b      	lsls	r3, r1, #10
 800827a:	4621      	mov	r1, r4
 800827c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008280:	4621      	mov	r1, r4
 8008282:	028a      	lsls	r2, r1, #10
 8008284:	4610      	mov	r0, r2
 8008286:	4619      	mov	r1, r3
 8008288:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800828a:	2200      	movs	r2, #0
 800828c:	61bb      	str	r3, [r7, #24]
 800828e:	61fa      	str	r2, [r7, #28]
 8008290:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008294:	f7f8 fc84 	bl	8000ba0 <__aeabi_uldivmod>
 8008298:	4602      	mov	r2, r0
 800829a:	460b      	mov	r3, r1
 800829c:	4613      	mov	r3, r2
 800829e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80082a0:	4b0b      	ldr	r3, [pc, #44]	; (80082d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	0c1b      	lsrs	r3, r3, #16
 80082a6:	f003 0303 	and.w	r3, r3, #3
 80082aa:	3301      	adds	r3, #1
 80082ac:	005b      	lsls	r3, r3, #1
 80082ae:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80082b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80082b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80082b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80082b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80082ba:	e002      	b.n	80082c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80082bc:	4b05      	ldr	r3, [pc, #20]	; (80082d4 <HAL_RCC_GetSysClockFreq+0x204>)
 80082be:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80082c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80082c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80082c4:	4618      	mov	r0, r3
 80082c6:	3750      	adds	r7, #80	; 0x50
 80082c8:	46bd      	mov	sp, r7
 80082ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80082ce:	bf00      	nop
 80082d0:	40023800 	.word	0x40023800
 80082d4:	00f42400 	.word	0x00f42400
 80082d8:	007a1200 	.word	0x007a1200

080082dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80082dc:	b480      	push	{r7}
 80082de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80082e0:	4b03      	ldr	r3, [pc, #12]	; (80082f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80082e2:	681b      	ldr	r3, [r3, #0]
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	46bd      	mov	sp, r7
 80082e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ec:	4770      	bx	lr
 80082ee:	bf00      	nop
 80082f0:	200003b0 	.word	0x200003b0

080082f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80082f8:	f7ff fff0 	bl	80082dc <HAL_RCC_GetHCLKFreq>
 80082fc:	4602      	mov	r2, r0
 80082fe:	4b05      	ldr	r3, [pc, #20]	; (8008314 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008300:	689b      	ldr	r3, [r3, #8]
 8008302:	0a9b      	lsrs	r3, r3, #10
 8008304:	f003 0307 	and.w	r3, r3, #7
 8008308:	4903      	ldr	r1, [pc, #12]	; (8008318 <HAL_RCC_GetPCLK1Freq+0x24>)
 800830a:	5ccb      	ldrb	r3, [r1, r3]
 800830c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008310:	4618      	mov	r0, r3
 8008312:	bd80      	pop	{r7, pc}
 8008314:	40023800 	.word	0x40023800
 8008318:	0800d978 	.word	0x0800d978

0800831c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008320:	f7ff ffdc 	bl	80082dc <HAL_RCC_GetHCLKFreq>
 8008324:	4602      	mov	r2, r0
 8008326:	4b05      	ldr	r3, [pc, #20]	; (800833c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008328:	689b      	ldr	r3, [r3, #8]
 800832a:	0b5b      	lsrs	r3, r3, #13
 800832c:	f003 0307 	and.w	r3, r3, #7
 8008330:	4903      	ldr	r1, [pc, #12]	; (8008340 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008332:	5ccb      	ldrb	r3, [r1, r3]
 8008334:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008338:	4618      	mov	r0, r3
 800833a:	bd80      	pop	{r7, pc}
 800833c:	40023800 	.word	0x40023800
 8008340:	0800d978 	.word	0x0800d978

08008344 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b082      	sub	sp, #8
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d101      	bne.n	8008356 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008352:	2301      	movs	r3, #1
 8008354:	e04c      	b.n	80083f0 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800835c:	b2db      	uxtb	r3, r3
 800835e:	2b00      	cmp	r3, #0
 8008360:	d111      	bne.n	8008386 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2200      	movs	r2, #0
 8008366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f001 fc0c 	bl	8009b88 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008374:	2b00      	cmp	r3, #0
 8008376:	d102      	bne.n	800837e <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	4a1f      	ldr	r2, [pc, #124]	; (80083f8 <HAL_TIM_Base_Init+0xb4>)
 800837c:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008382:	6878      	ldr	r0, [r7, #4]
 8008384:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2202      	movs	r2, #2
 800838a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681a      	ldr	r2, [r3, #0]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	3304      	adds	r3, #4
 8008396:	4619      	mov	r1, r3
 8008398:	4610      	mov	r0, r2
 800839a:	f001 f929 	bl	80095f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2201      	movs	r2, #1
 80083a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2201      	movs	r2, #1
 80083aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2201      	movs	r2, #1
 80083b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2201      	movs	r2, #1
 80083ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2201      	movs	r2, #1
 80083c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2201      	movs	r2, #1
 80083ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2201      	movs	r2, #1
 80083d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2201      	movs	r2, #1
 80083da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2201      	movs	r2, #1
 80083e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2201      	movs	r2, #1
 80083ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80083ee:	2300      	movs	r3, #0
}
 80083f0:	4618      	mov	r0, r3
 80083f2:	3708      	adds	r7, #8
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}
 80083f8:	08004fe1 	.word	0x08004fe1

080083fc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b085      	sub	sp, #20
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800840a:	b2db      	uxtb	r3, r3
 800840c:	2b01      	cmp	r3, #1
 800840e:	d001      	beq.n	8008414 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008410:	2301      	movs	r3, #1
 8008412:	e03c      	b.n	800848e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2202      	movs	r2, #2
 8008418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4a1e      	ldr	r2, [pc, #120]	; (800849c <HAL_TIM_Base_Start+0xa0>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d018      	beq.n	8008458 <HAL_TIM_Base_Start+0x5c>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800842e:	d013      	beq.n	8008458 <HAL_TIM_Base_Start+0x5c>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4a1a      	ldr	r2, [pc, #104]	; (80084a0 <HAL_TIM_Base_Start+0xa4>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d00e      	beq.n	8008458 <HAL_TIM_Base_Start+0x5c>
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	4a19      	ldr	r2, [pc, #100]	; (80084a4 <HAL_TIM_Base_Start+0xa8>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d009      	beq.n	8008458 <HAL_TIM_Base_Start+0x5c>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	4a17      	ldr	r2, [pc, #92]	; (80084a8 <HAL_TIM_Base_Start+0xac>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d004      	beq.n	8008458 <HAL_TIM_Base_Start+0x5c>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4a16      	ldr	r2, [pc, #88]	; (80084ac <HAL_TIM_Base_Start+0xb0>)
 8008454:	4293      	cmp	r3, r2
 8008456:	d111      	bne.n	800847c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	f003 0307 	and.w	r3, r3, #7
 8008462:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	2b06      	cmp	r3, #6
 8008468:	d010      	beq.n	800848c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	681a      	ldr	r2, [r3, #0]
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f042 0201 	orr.w	r2, r2, #1
 8008478:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800847a:	e007      	b.n	800848c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	681a      	ldr	r2, [r3, #0]
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f042 0201 	orr.w	r2, r2, #1
 800848a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800848c:	2300      	movs	r3, #0
}
 800848e:	4618      	mov	r0, r3
 8008490:	3714      	adds	r7, #20
 8008492:	46bd      	mov	sp, r7
 8008494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008498:	4770      	bx	lr
 800849a:	bf00      	nop
 800849c:	40010000 	.word	0x40010000
 80084a0:	40000400 	.word	0x40000400
 80084a4:	40000800 	.word	0x40000800
 80084a8:	40000c00 	.word	0x40000c00
 80084ac:	40014000 	.word	0x40014000

080084b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b085      	sub	sp, #20
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084be:	b2db      	uxtb	r3, r3
 80084c0:	2b01      	cmp	r3, #1
 80084c2:	d001      	beq.n	80084c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80084c4:	2301      	movs	r3, #1
 80084c6:	e044      	b.n	8008552 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2202      	movs	r2, #2
 80084cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	68da      	ldr	r2, [r3, #12]
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f042 0201 	orr.w	r2, r2, #1
 80084de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4a1e      	ldr	r2, [pc, #120]	; (8008560 <HAL_TIM_Base_Start_IT+0xb0>)
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d018      	beq.n	800851c <HAL_TIM_Base_Start_IT+0x6c>
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084f2:	d013      	beq.n	800851c <HAL_TIM_Base_Start_IT+0x6c>
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4a1a      	ldr	r2, [pc, #104]	; (8008564 <HAL_TIM_Base_Start_IT+0xb4>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d00e      	beq.n	800851c <HAL_TIM_Base_Start_IT+0x6c>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4a19      	ldr	r2, [pc, #100]	; (8008568 <HAL_TIM_Base_Start_IT+0xb8>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d009      	beq.n	800851c <HAL_TIM_Base_Start_IT+0x6c>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	4a17      	ldr	r2, [pc, #92]	; (800856c <HAL_TIM_Base_Start_IT+0xbc>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d004      	beq.n	800851c <HAL_TIM_Base_Start_IT+0x6c>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4a16      	ldr	r2, [pc, #88]	; (8008570 <HAL_TIM_Base_Start_IT+0xc0>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d111      	bne.n	8008540 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	689b      	ldr	r3, [r3, #8]
 8008522:	f003 0307 	and.w	r3, r3, #7
 8008526:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	2b06      	cmp	r3, #6
 800852c:	d010      	beq.n	8008550 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f042 0201 	orr.w	r2, r2, #1
 800853c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800853e:	e007      	b.n	8008550 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	681a      	ldr	r2, [r3, #0]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f042 0201 	orr.w	r2, r2, #1
 800854e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008550:	2300      	movs	r3, #0
}
 8008552:	4618      	mov	r0, r3
 8008554:	3714      	adds	r7, #20
 8008556:	46bd      	mov	sp, r7
 8008558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855c:	4770      	bx	lr
 800855e:	bf00      	nop
 8008560:	40010000 	.word	0x40010000
 8008564:	40000400 	.word	0x40000400
 8008568:	40000800 	.word	0x40000800
 800856c:	40000c00 	.word	0x40000c00
 8008570:	40014000 	.word	0x40014000

08008574 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b082      	sub	sp, #8
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d101      	bne.n	8008586 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8008582:	2301      	movs	r3, #1
 8008584:	e04c      	b.n	8008620 <HAL_TIM_OC_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800858c:	b2db      	uxtb	r3, r3
 800858e:	2b00      	cmp	r3, #0
 8008590:	d111      	bne.n	80085b6 <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2200      	movs	r2, #0
 8008596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f001 faf4 	bl	8009b88 <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d102      	bne.n	80085ae <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	4a1f      	ldr	r2, [pc, #124]	; (8008628 <HAL_TIM_OC_Init+0xb4>)
 80085ac:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2202      	movs	r2, #2
 80085ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681a      	ldr	r2, [r3, #0]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	3304      	adds	r3, #4
 80085c6:	4619      	mov	r1, r3
 80085c8:	4610      	mov	r0, r2
 80085ca:	f001 f811 	bl	80095f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2201      	movs	r2, #1
 80085d2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2201      	movs	r2, #1
 80085da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2201      	movs	r2, #1
 80085e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2201      	movs	r2, #1
 80085ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2201      	movs	r2, #1
 80085f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2201      	movs	r2, #1
 80085fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2201      	movs	r2, #1
 8008602:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2201      	movs	r2, #1
 800860a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2201      	movs	r2, #1
 8008612:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2201      	movs	r2, #1
 800861a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800861e:	2300      	movs	r3, #0
}
 8008620:	4618      	mov	r0, r3
 8008622:	3708      	adds	r7, #8
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}
 8008628:	0800862d 	.word	0x0800862d

0800862c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800862c:	b480      	push	{r7}
 800862e:	b083      	sub	sp, #12
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8008634:	bf00      	nop
 8008636:	370c      	adds	r7, #12
 8008638:	46bd      	mov	sp, r7
 800863a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863e:	4770      	bx	lr

08008640 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b082      	sub	sp, #8
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d101      	bne.n	8008652 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800864e:	2301      	movs	r3, #1
 8008650:	e04c      	b.n	80086ec <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008658:	b2db      	uxtb	r3, r3
 800865a:	2b00      	cmp	r3, #0
 800865c:	d111      	bne.n	8008682 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2200      	movs	r2, #0
 8008662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f001 fa8e 	bl	8009b88 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008670:	2b00      	cmp	r3, #0
 8008672:	d102      	bne.n	800867a <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	4a1f      	ldr	r2, [pc, #124]	; (80086f4 <HAL_TIM_PWM_Init+0xb4>)
 8008678:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800867e:	6878      	ldr	r0, [r7, #4]
 8008680:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2202      	movs	r2, #2
 8008686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681a      	ldr	r2, [r3, #0]
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	3304      	adds	r3, #4
 8008692:	4619      	mov	r1, r3
 8008694:	4610      	mov	r0, r2
 8008696:	f000 ffab 	bl	80095f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2201      	movs	r2, #1
 800869e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2201      	movs	r2, #1
 80086a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2201      	movs	r2, #1
 80086ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2201      	movs	r2, #1
 80086b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2201      	movs	r2, #1
 80086be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2201      	movs	r2, #1
 80086c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2201      	movs	r2, #1
 80086ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2201      	movs	r2, #1
 80086d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2201      	movs	r2, #1
 80086de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2201      	movs	r2, #1
 80086e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80086ea:	2300      	movs	r3, #0
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	3708      	adds	r7, #8
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}
 80086f4:	080086f9 	.word	0x080086f9

080086f8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80086f8:	b480      	push	{r7}
 80086fa:	b083      	sub	sp, #12
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008700:	bf00      	nop
 8008702:	370c      	adds	r7, #12
 8008704:	46bd      	mov	sp, r7
 8008706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870a:	4770      	bx	lr

0800870c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b084      	sub	sp, #16
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d109      	bne.n	8008730 <HAL_TIM_PWM_Start+0x24>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008722:	b2db      	uxtb	r3, r3
 8008724:	2b01      	cmp	r3, #1
 8008726:	bf14      	ite	ne
 8008728:	2301      	movne	r3, #1
 800872a:	2300      	moveq	r3, #0
 800872c:	b2db      	uxtb	r3, r3
 800872e:	e022      	b.n	8008776 <HAL_TIM_PWM_Start+0x6a>
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	2b04      	cmp	r3, #4
 8008734:	d109      	bne.n	800874a <HAL_TIM_PWM_Start+0x3e>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800873c:	b2db      	uxtb	r3, r3
 800873e:	2b01      	cmp	r3, #1
 8008740:	bf14      	ite	ne
 8008742:	2301      	movne	r3, #1
 8008744:	2300      	moveq	r3, #0
 8008746:	b2db      	uxtb	r3, r3
 8008748:	e015      	b.n	8008776 <HAL_TIM_PWM_Start+0x6a>
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	2b08      	cmp	r3, #8
 800874e:	d109      	bne.n	8008764 <HAL_TIM_PWM_Start+0x58>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008756:	b2db      	uxtb	r3, r3
 8008758:	2b01      	cmp	r3, #1
 800875a:	bf14      	ite	ne
 800875c:	2301      	movne	r3, #1
 800875e:	2300      	moveq	r3, #0
 8008760:	b2db      	uxtb	r3, r3
 8008762:	e008      	b.n	8008776 <HAL_TIM_PWM_Start+0x6a>
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800876a:	b2db      	uxtb	r3, r3
 800876c:	2b01      	cmp	r3, #1
 800876e:	bf14      	ite	ne
 8008770:	2301      	movne	r3, #1
 8008772:	2300      	moveq	r3, #0
 8008774:	b2db      	uxtb	r3, r3
 8008776:	2b00      	cmp	r3, #0
 8008778:	d001      	beq.n	800877e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800877a:	2301      	movs	r3, #1
 800877c:	e068      	b.n	8008850 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d104      	bne.n	800878e <HAL_TIM_PWM_Start+0x82>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2202      	movs	r2, #2
 8008788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800878c:	e013      	b.n	80087b6 <HAL_TIM_PWM_Start+0xaa>
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	2b04      	cmp	r3, #4
 8008792:	d104      	bne.n	800879e <HAL_TIM_PWM_Start+0x92>
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2202      	movs	r2, #2
 8008798:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800879c:	e00b      	b.n	80087b6 <HAL_TIM_PWM_Start+0xaa>
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	2b08      	cmp	r3, #8
 80087a2:	d104      	bne.n	80087ae <HAL_TIM_PWM_Start+0xa2>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2202      	movs	r2, #2
 80087a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80087ac:	e003      	b.n	80087b6 <HAL_TIM_PWM_Start+0xaa>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2202      	movs	r2, #2
 80087b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	2201      	movs	r2, #1
 80087bc:	6839      	ldr	r1, [r7, #0]
 80087be:	4618      	mov	r0, r3
 80087c0:	f001 f9bc 	bl	8009b3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4a23      	ldr	r2, [pc, #140]	; (8008858 <HAL_TIM_PWM_Start+0x14c>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d107      	bne.n	80087de <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80087dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4a1d      	ldr	r2, [pc, #116]	; (8008858 <HAL_TIM_PWM_Start+0x14c>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d018      	beq.n	800881a <HAL_TIM_PWM_Start+0x10e>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087f0:	d013      	beq.n	800881a <HAL_TIM_PWM_Start+0x10e>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4a19      	ldr	r2, [pc, #100]	; (800885c <HAL_TIM_PWM_Start+0x150>)
 80087f8:	4293      	cmp	r3, r2
 80087fa:	d00e      	beq.n	800881a <HAL_TIM_PWM_Start+0x10e>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a17      	ldr	r2, [pc, #92]	; (8008860 <HAL_TIM_PWM_Start+0x154>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d009      	beq.n	800881a <HAL_TIM_PWM_Start+0x10e>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a16      	ldr	r2, [pc, #88]	; (8008864 <HAL_TIM_PWM_Start+0x158>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d004      	beq.n	800881a <HAL_TIM_PWM_Start+0x10e>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a14      	ldr	r2, [pc, #80]	; (8008868 <HAL_TIM_PWM_Start+0x15c>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d111      	bne.n	800883e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	689b      	ldr	r3, [r3, #8]
 8008820:	f003 0307 	and.w	r3, r3, #7
 8008824:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	2b06      	cmp	r3, #6
 800882a:	d010      	beq.n	800884e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	681a      	ldr	r2, [r3, #0]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f042 0201 	orr.w	r2, r2, #1
 800883a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800883c:	e007      	b.n	800884e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	681a      	ldr	r2, [r3, #0]
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f042 0201 	orr.w	r2, r2, #1
 800884c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800884e:	2300      	movs	r3, #0
}
 8008850:	4618      	mov	r0, r3
 8008852:	3710      	adds	r7, #16
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}
 8008858:	40010000 	.word	0x40010000
 800885c:	40000400 	.word	0x40000400
 8008860:	40000800 	.word	0x40000800
 8008864:	40000c00 	.word	0x40000c00
 8008868:	40014000 	.word	0x40014000

0800886c <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b082      	sub	sp, #8
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d101      	bne.n	8008880 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800887c:	2301      	movs	r3, #1
 800887e:	e04c      	b.n	800891a <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008886:	b2db      	uxtb	r3, r3
 8008888:	2b00      	cmp	r3, #0
 800888a:	d111      	bne.n	80088b0 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2200      	movs	r2, #0
 8008890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008894:	6878      	ldr	r0, [r7, #4]
 8008896:	f001 f977 	bl	8009b88 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d102      	bne.n	80088a8 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	4a1f      	ldr	r2, [pc, #124]	; (8008924 <HAL_TIM_OnePulse_Init+0xb8>)
 80088a6:	669a      	str	r2, [r3, #104]	; 0x68
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80088ac:	6878      	ldr	r0, [r7, #4]
 80088ae:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2202      	movs	r2, #2
 80088b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681a      	ldr	r2, [r3, #0]
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	3304      	adds	r3, #4
 80088c0:	4619      	mov	r1, r3
 80088c2:	4610      	mov	r0, r2
 80088c4:	f000 fe94 	bl	80095f0 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	681a      	ldr	r2, [r3, #0]
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f022 0208 	bic.w	r2, r2, #8
 80088d6:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	6819      	ldr	r1, [r3, #0]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	683a      	ldr	r2, [r7, #0]
 80088e4:	430a      	orrs	r2, r1
 80088e6:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2201      	movs	r2, #1
 80088ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2201      	movs	r2, #1
 80088f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2201      	movs	r2, #1
 80088fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2201      	movs	r2, #1
 8008904:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2201      	movs	r2, #1
 800890c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2201      	movs	r2, #1
 8008914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008918:	2300      	movs	r3, #0
}
 800891a:	4618      	mov	r0, r3
 800891c:	3708      	adds	r7, #8
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}
 8008922:	bf00      	nop
 8008924:	08008929 	.word	0x08008929

08008928 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8008928:	b480      	push	{r7}
 800892a:	b083      	sub	sp, #12
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8008930:	bf00      	nop
 8008932:	370c      	adds	r7, #12
 8008934:	46bd      	mov	sp, r7
 8008936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893a:	4770      	bx	lr

0800893c <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b084      	sub	sp, #16
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800894c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008954:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800895c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008964:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008966:	7bfb      	ldrb	r3, [r7, #15]
 8008968:	2b01      	cmp	r3, #1
 800896a:	d108      	bne.n	800897e <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800896c:	7bbb      	ldrb	r3, [r7, #14]
 800896e:	2b01      	cmp	r3, #1
 8008970:	d105      	bne.n	800897e <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008972:	7b7b      	ldrb	r3, [r7, #13]
 8008974:	2b01      	cmp	r3, #1
 8008976:	d102      	bne.n	800897e <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008978:	7b3b      	ldrb	r3, [r7, #12]
 800897a:	2b01      	cmp	r3, #1
 800897c:	d001      	beq.n	8008982 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 800897e:	2301      	movs	r3, #1
 8008980:	e03b      	b.n	80089fa <HAL_TIM_OnePulse_Start_IT+0xbe>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2202      	movs	r2, #2
 8008986:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2202      	movs	r2, #2
 800898e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2202      	movs	r2, #2
 8008996:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2202      	movs	r2, #2
 800899e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	68da      	ldr	r2, [r3, #12]
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f042 0202 	orr.w	r2, r2, #2
 80089b0:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	68da      	ldr	r2, [r3, #12]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f042 0204 	orr.w	r2, r2, #4
 80089c0:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	2201      	movs	r2, #1
 80089c8:	2100      	movs	r1, #0
 80089ca:	4618      	mov	r0, r3
 80089cc:	f001 f8b6 	bl	8009b3c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	2201      	movs	r2, #1
 80089d6:	2104      	movs	r1, #4
 80089d8:	4618      	mov	r0, r3
 80089da:	f001 f8af 	bl	8009b3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	4a08      	ldr	r2, [pc, #32]	; (8008a04 <HAL_TIM_OnePulse_Start_IT+0xc8>)
 80089e4:	4293      	cmp	r3, r2
 80089e6:	d107      	bne.n	80089f8 <HAL_TIM_OnePulse_Start_IT+0xbc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80089f6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 80089f8:	2300      	movs	r3, #0
}
 80089fa:	4618      	mov	r0, r3
 80089fc:	3710      	adds	r7, #16
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd80      	pop	{r7, pc}
 8008a02:	bf00      	nop
 8008a04:	40010000 	.word	0x40010000

08008a08 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b086      	sub	sp, #24
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
 8008a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d101      	bne.n	8008a1c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008a18:	2301      	movs	r3, #1
 8008a1a:	e0a2      	b.n	8008b62 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a22:	b2db      	uxtb	r3, r3
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d111      	bne.n	8008a4c <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f001 f8a9 	bl	8009b88 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d102      	bne.n	8008a44 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	4a4a      	ldr	r2, [pc, #296]	; (8008b6c <HAL_TIM_Encoder_Init+0x164>)
 8008a42:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2202      	movs	r2, #2
 8008a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	689b      	ldr	r3, [r3, #8]
 8008a5a:	687a      	ldr	r2, [r7, #4]
 8008a5c:	6812      	ldr	r2, [r2, #0]
 8008a5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008a62:	f023 0307 	bic.w	r3, r3, #7
 8008a66:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681a      	ldr	r2, [r3, #0]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	3304      	adds	r3, #4
 8008a70:	4619      	mov	r1, r3
 8008a72:	4610      	mov	r0, r2
 8008a74:	f000 fdbc 	bl	80095f0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	689b      	ldr	r3, [r3, #8]
 8008a7e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	699b      	ldr	r3, [r3, #24]
 8008a86:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	6a1b      	ldr	r3, [r3, #32]
 8008a8e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	697a      	ldr	r2, [r7, #20]
 8008a96:	4313      	orrs	r3, r2
 8008a98:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008aa0:	f023 0303 	bic.w	r3, r3, #3
 8008aa4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	689a      	ldr	r2, [r3, #8]
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	699b      	ldr	r3, [r3, #24]
 8008aae:	021b      	lsls	r3, r3, #8
 8008ab0:	4313      	orrs	r3, r2
 8008ab2:	693a      	ldr	r2, [r7, #16]
 8008ab4:	4313      	orrs	r3, r2
 8008ab6:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008ab8:	693b      	ldr	r3, [r7, #16]
 8008aba:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008abe:	f023 030c 	bic.w	r3, r3, #12
 8008ac2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008ac4:	693b      	ldr	r3, [r7, #16]
 8008ac6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008aca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008ace:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	68da      	ldr	r2, [r3, #12]
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	69db      	ldr	r3, [r3, #28]
 8008ad8:	021b      	lsls	r3, r3, #8
 8008ada:	4313      	orrs	r3, r2
 8008adc:	693a      	ldr	r2, [r7, #16]
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	691b      	ldr	r3, [r3, #16]
 8008ae6:	011a      	lsls	r2, r3, #4
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	6a1b      	ldr	r3, [r3, #32]
 8008aec:	031b      	lsls	r3, r3, #12
 8008aee:	4313      	orrs	r3, r2
 8008af0:	693a      	ldr	r2, [r7, #16]
 8008af2:	4313      	orrs	r3, r2
 8008af4:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008afc:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008b04:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	685a      	ldr	r2, [r3, #4]
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	695b      	ldr	r3, [r3, #20]
 8008b0e:	011b      	lsls	r3, r3, #4
 8008b10:	4313      	orrs	r3, r2
 8008b12:	68fa      	ldr	r2, [r7, #12]
 8008b14:	4313      	orrs	r3, r2
 8008b16:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	697a      	ldr	r2, [r7, #20]
 8008b1e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	693a      	ldr	r2, [r7, #16]
 8008b26:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	68fa      	ldr	r2, [r7, #12]
 8008b2e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2201      	movs	r2, #1
 8008b34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2201      	movs	r2, #1
 8008b3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2201      	movs	r2, #1
 8008b44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2201      	movs	r2, #1
 8008b4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2201      	movs	r2, #1
 8008b54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2201      	movs	r2, #1
 8008b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008b60:	2300      	movs	r3, #0
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3718      	adds	r7, #24
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}
 8008b6a:	bf00      	nop
 8008b6c:	08004f55 	.word	0x08004f55

08008b70 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b084      	sub	sp, #16
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
 8008b78:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008b80:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008b88:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008b90:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008b98:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d110      	bne.n	8008bc2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008ba0:	7bfb      	ldrb	r3, [r7, #15]
 8008ba2:	2b01      	cmp	r3, #1
 8008ba4:	d102      	bne.n	8008bac <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008ba6:	7b7b      	ldrb	r3, [r7, #13]
 8008ba8:	2b01      	cmp	r3, #1
 8008baa:	d001      	beq.n	8008bb0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008bac:	2301      	movs	r3, #1
 8008bae:	e069      	b.n	8008c84 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2202      	movs	r2, #2
 8008bb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2202      	movs	r2, #2
 8008bbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008bc0:	e031      	b.n	8008c26 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	2b04      	cmp	r3, #4
 8008bc6:	d110      	bne.n	8008bea <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008bc8:	7bbb      	ldrb	r3, [r7, #14]
 8008bca:	2b01      	cmp	r3, #1
 8008bcc:	d102      	bne.n	8008bd4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008bce:	7b3b      	ldrb	r3, [r7, #12]
 8008bd0:	2b01      	cmp	r3, #1
 8008bd2:	d001      	beq.n	8008bd8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	e055      	b.n	8008c84 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2202      	movs	r2, #2
 8008bdc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2202      	movs	r2, #2
 8008be4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008be8:	e01d      	b.n	8008c26 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008bea:	7bfb      	ldrb	r3, [r7, #15]
 8008bec:	2b01      	cmp	r3, #1
 8008bee:	d108      	bne.n	8008c02 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008bf0:	7bbb      	ldrb	r3, [r7, #14]
 8008bf2:	2b01      	cmp	r3, #1
 8008bf4:	d105      	bne.n	8008c02 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008bf6:	7b7b      	ldrb	r3, [r7, #13]
 8008bf8:	2b01      	cmp	r3, #1
 8008bfa:	d102      	bne.n	8008c02 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008bfc:	7b3b      	ldrb	r3, [r7, #12]
 8008bfe:	2b01      	cmp	r3, #1
 8008c00:	d001      	beq.n	8008c06 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008c02:	2301      	movs	r3, #1
 8008c04:	e03e      	b.n	8008c84 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2202      	movs	r2, #2
 8008c0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	2202      	movs	r2, #2
 8008c12:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2202      	movs	r2, #2
 8008c1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2202      	movs	r2, #2
 8008c22:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d003      	beq.n	8008c34 <HAL_TIM_Encoder_Start+0xc4>
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	2b04      	cmp	r3, #4
 8008c30:	d008      	beq.n	8008c44 <HAL_TIM_Encoder_Start+0xd4>
 8008c32:	e00f      	b.n	8008c54 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	2201      	movs	r2, #1
 8008c3a:	2100      	movs	r1, #0
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f000 ff7d 	bl	8009b3c <TIM_CCxChannelCmd>
      break;
 8008c42:	e016      	b.n	8008c72 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	2201      	movs	r2, #1
 8008c4a:	2104      	movs	r1, #4
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	f000 ff75 	bl	8009b3c <TIM_CCxChannelCmd>
      break;
 8008c52:	e00e      	b.n	8008c72 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	2201      	movs	r2, #1
 8008c5a:	2100      	movs	r1, #0
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f000 ff6d 	bl	8009b3c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	2201      	movs	r2, #1
 8008c68:	2104      	movs	r1, #4
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	f000 ff66 	bl	8009b3c <TIM_CCxChannelCmd>
      break;
 8008c70:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	681a      	ldr	r2, [r3, #0]
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	f042 0201 	orr.w	r2, r2, #1
 8008c80:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008c82:	2300      	movs	r3, #0
}
 8008c84:	4618      	mov	r0, r3
 8008c86:	3710      	adds	r7, #16
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	bd80      	pop	{r7, pc}

08008c8c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b082      	sub	sp, #8
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	691b      	ldr	r3, [r3, #16]
 8008c9a:	f003 0302 	and.w	r3, r3, #2
 8008c9e:	2b02      	cmp	r3, #2
 8008ca0:	d128      	bne.n	8008cf4 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	68db      	ldr	r3, [r3, #12]
 8008ca8:	f003 0302 	and.w	r3, r3, #2
 8008cac:	2b02      	cmp	r3, #2
 8008cae:	d121      	bne.n	8008cf4 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f06f 0202 	mvn.w	r2, #2
 8008cb8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2201      	movs	r2, #1
 8008cbe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	699b      	ldr	r3, [r3, #24]
 8008cc6:	f003 0303 	and.w	r3, r3, #3
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d005      	beq.n	8008cda <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	4798      	blx	r3
 8008cd8:	e009      	b.n	8008cee <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008ce0:	6878      	ldr	r0, [r7, #4]
 8008ce2:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	691b      	ldr	r3, [r3, #16]
 8008cfa:	f003 0304 	and.w	r3, r3, #4
 8008cfe:	2b04      	cmp	r3, #4
 8008d00:	d128      	bne.n	8008d54 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	68db      	ldr	r3, [r3, #12]
 8008d08:	f003 0304 	and.w	r3, r3, #4
 8008d0c:	2b04      	cmp	r3, #4
 8008d0e:	d121      	bne.n	8008d54 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f06f 0204 	mvn.w	r2, #4
 8008d18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2202      	movs	r2, #2
 8008d1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	699b      	ldr	r3, [r3, #24]
 8008d26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d005      	beq.n	8008d3a <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	4798      	blx	r3
 8008d38:	e009      	b.n	8008d4e <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2200      	movs	r2, #0
 8008d52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	691b      	ldr	r3, [r3, #16]
 8008d5a:	f003 0308 	and.w	r3, r3, #8
 8008d5e:	2b08      	cmp	r3, #8
 8008d60:	d128      	bne.n	8008db4 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	68db      	ldr	r3, [r3, #12]
 8008d68:	f003 0308 	and.w	r3, r3, #8
 8008d6c:	2b08      	cmp	r3, #8
 8008d6e:	d121      	bne.n	8008db4 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f06f 0208 	mvn.w	r2, #8
 8008d78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2204      	movs	r2, #4
 8008d7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	69db      	ldr	r3, [r3, #28]
 8008d86:	f003 0303 	and.w	r3, r3, #3
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d005      	beq.n	8008d9a <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d94:	6878      	ldr	r0, [r7, #4]
 8008d96:	4798      	blx	r3
 8008d98:	e009      	b.n	8008dae <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008da0:	6878      	ldr	r0, [r7, #4]
 8008da2:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008daa:	6878      	ldr	r0, [r7, #4]
 8008dac:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2200      	movs	r2, #0
 8008db2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	691b      	ldr	r3, [r3, #16]
 8008dba:	f003 0310 	and.w	r3, r3, #16
 8008dbe:	2b10      	cmp	r3, #16
 8008dc0:	d128      	bne.n	8008e14 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	68db      	ldr	r3, [r3, #12]
 8008dc8:	f003 0310 	and.w	r3, r3, #16
 8008dcc:	2b10      	cmp	r3, #16
 8008dce:	d121      	bne.n	8008e14 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f06f 0210 	mvn.w	r2, #16
 8008dd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2208      	movs	r2, #8
 8008dde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	69db      	ldr	r3, [r3, #28]
 8008de6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d005      	beq.n	8008dfa <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008df4:	6878      	ldr	r0, [r7, #4]
 8008df6:	4798      	blx	r3
 8008df8:	e009      	b.n	8008e0e <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008e00:	6878      	ldr	r0, [r7, #4]
 8008e02:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2200      	movs	r2, #0
 8008e12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	691b      	ldr	r3, [r3, #16]
 8008e1a:	f003 0301 	and.w	r3, r3, #1
 8008e1e:	2b01      	cmp	r3, #1
 8008e20:	d110      	bne.n	8008e44 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	68db      	ldr	r3, [r3, #12]
 8008e28:	f003 0301 	and.w	r3, r3, #1
 8008e2c:	2b01      	cmp	r3, #1
 8008e2e:	d109      	bne.n	8008e44 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f06f 0201 	mvn.w	r2, #1
 8008e38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	691b      	ldr	r3, [r3, #16]
 8008e4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e4e:	2b80      	cmp	r3, #128	; 0x80
 8008e50:	d110      	bne.n	8008e74 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	68db      	ldr	r3, [r3, #12]
 8008e58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e5c:	2b80      	cmp	r3, #128	; 0x80
 8008e5e:	d109      	bne.n	8008e74 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008e68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	691b      	ldr	r3, [r3, #16]
 8008e7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e7e:	2b40      	cmp	r3, #64	; 0x40
 8008e80:	d110      	bne.n	8008ea4 <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	68db      	ldr	r3, [r3, #12]
 8008e88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e8c:	2b40      	cmp	r3, #64	; 0x40
 8008e8e:	d109      	bne.n	8008ea4 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008e98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ea0:	6878      	ldr	r0, [r7, #4]
 8008ea2:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	691b      	ldr	r3, [r3, #16]
 8008eaa:	f003 0320 	and.w	r3, r3, #32
 8008eae:	2b20      	cmp	r3, #32
 8008eb0:	d110      	bne.n	8008ed4 <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	68db      	ldr	r3, [r3, #12]
 8008eb8:	f003 0320 	and.w	r3, r3, #32
 8008ebc:	2b20      	cmp	r3, #32
 8008ebe:	d109      	bne.n	8008ed4 <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f06f 0220 	mvn.w	r2, #32
 8008ec8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008ed4:	bf00      	nop
 8008ed6:	3708      	adds	r7, #8
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}

08008edc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b086      	sub	sp, #24
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	60f8      	str	r0, [r7, #12]
 8008ee4:	60b9      	str	r1, [r7, #8]
 8008ee6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ee8:	2300      	movs	r3, #0
 8008eea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ef2:	2b01      	cmp	r3, #1
 8008ef4:	d101      	bne.n	8008efa <HAL_TIM_OC_ConfigChannel+0x1e>
 8008ef6:	2302      	movs	r3, #2
 8008ef8:	e048      	b.n	8008f8c <HAL_TIM_OC_ConfigChannel+0xb0>
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	2201      	movs	r2, #1
 8008efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2b0c      	cmp	r3, #12
 8008f06:	d839      	bhi.n	8008f7c <HAL_TIM_OC_ConfigChannel+0xa0>
 8008f08:	a201      	add	r2, pc, #4	; (adr r2, 8008f10 <HAL_TIM_OC_ConfigChannel+0x34>)
 8008f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f0e:	bf00      	nop
 8008f10:	08008f45 	.word	0x08008f45
 8008f14:	08008f7d 	.word	0x08008f7d
 8008f18:	08008f7d 	.word	0x08008f7d
 8008f1c:	08008f7d 	.word	0x08008f7d
 8008f20:	08008f53 	.word	0x08008f53
 8008f24:	08008f7d 	.word	0x08008f7d
 8008f28:	08008f7d 	.word	0x08008f7d
 8008f2c:	08008f7d 	.word	0x08008f7d
 8008f30:	08008f61 	.word	0x08008f61
 8008f34:	08008f7d 	.word	0x08008f7d
 8008f38:	08008f7d 	.word	0x08008f7d
 8008f3c:	08008f7d 	.word	0x08008f7d
 8008f40:	08008f6f 	.word	0x08008f6f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	68b9      	ldr	r1, [r7, #8]
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	f000 fbd0 	bl	80096f0 <TIM_OC1_SetConfig>
      break;
 8008f50:	e017      	b.n	8008f82 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	68b9      	ldr	r1, [r7, #8]
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f000 fc2f 	bl	80097bc <TIM_OC2_SetConfig>
      break;
 8008f5e:	e010      	b.n	8008f82 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	68b9      	ldr	r1, [r7, #8]
 8008f66:	4618      	mov	r0, r3
 8008f68:	f000 fc94 	bl	8009894 <TIM_OC3_SetConfig>
      break;
 8008f6c:	e009      	b.n	8008f82 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	68b9      	ldr	r1, [r7, #8]
 8008f74:	4618      	mov	r0, r3
 8008f76:	f000 fcf7 	bl	8009968 <TIM_OC4_SetConfig>
      break;
 8008f7a:	e002      	b.n	8008f82 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	75fb      	strb	r3, [r7, #23]
      break;
 8008f80:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	2200      	movs	r2, #0
 8008f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008f8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3718      	adds	r7, #24
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}

08008f94 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b086      	sub	sp, #24
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	60f8      	str	r0, [r7, #12]
 8008f9c:	60b9      	str	r1, [r7, #8]
 8008f9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008faa:	2b01      	cmp	r3, #1
 8008fac:	d101      	bne.n	8008fb2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008fae:	2302      	movs	r3, #2
 8008fb0:	e0ae      	b.n	8009110 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	2201      	movs	r2, #1
 8008fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2b0c      	cmp	r3, #12
 8008fbe:	f200 809f 	bhi.w	8009100 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008fc2:	a201      	add	r2, pc, #4	; (adr r2, 8008fc8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fc8:	08008ffd 	.word	0x08008ffd
 8008fcc:	08009101 	.word	0x08009101
 8008fd0:	08009101 	.word	0x08009101
 8008fd4:	08009101 	.word	0x08009101
 8008fd8:	0800903d 	.word	0x0800903d
 8008fdc:	08009101 	.word	0x08009101
 8008fe0:	08009101 	.word	0x08009101
 8008fe4:	08009101 	.word	0x08009101
 8008fe8:	0800907f 	.word	0x0800907f
 8008fec:	08009101 	.word	0x08009101
 8008ff0:	08009101 	.word	0x08009101
 8008ff4:	08009101 	.word	0x08009101
 8008ff8:	080090bf 	.word	0x080090bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	68b9      	ldr	r1, [r7, #8]
 8009002:	4618      	mov	r0, r3
 8009004:	f000 fb74 	bl	80096f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	699a      	ldr	r2, [r3, #24]
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f042 0208 	orr.w	r2, r2, #8
 8009016:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	699a      	ldr	r2, [r3, #24]
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f022 0204 	bic.w	r2, r2, #4
 8009026:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	6999      	ldr	r1, [r3, #24]
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	691a      	ldr	r2, [r3, #16]
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	430a      	orrs	r2, r1
 8009038:	619a      	str	r2, [r3, #24]
      break;
 800903a:	e064      	b.n	8009106 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	68b9      	ldr	r1, [r7, #8]
 8009042:	4618      	mov	r0, r3
 8009044:	f000 fbba 	bl	80097bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	699a      	ldr	r2, [r3, #24]
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009056:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	699a      	ldr	r2, [r3, #24]
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009066:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	6999      	ldr	r1, [r3, #24]
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	691b      	ldr	r3, [r3, #16]
 8009072:	021a      	lsls	r2, r3, #8
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	430a      	orrs	r2, r1
 800907a:	619a      	str	r2, [r3, #24]
      break;
 800907c:	e043      	b.n	8009106 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	68b9      	ldr	r1, [r7, #8]
 8009084:	4618      	mov	r0, r3
 8009086:	f000 fc05 	bl	8009894 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	69da      	ldr	r2, [r3, #28]
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	f042 0208 	orr.w	r2, r2, #8
 8009098:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	69da      	ldr	r2, [r3, #28]
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f022 0204 	bic.w	r2, r2, #4
 80090a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	69d9      	ldr	r1, [r3, #28]
 80090b0:	68bb      	ldr	r3, [r7, #8]
 80090b2:	691a      	ldr	r2, [r3, #16]
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	430a      	orrs	r2, r1
 80090ba:	61da      	str	r2, [r3, #28]
      break;
 80090bc:	e023      	b.n	8009106 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	68b9      	ldr	r1, [r7, #8]
 80090c4:	4618      	mov	r0, r3
 80090c6:	f000 fc4f 	bl	8009968 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	69da      	ldr	r2, [r3, #28]
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80090d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	69da      	ldr	r2, [r3, #28]
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80090e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	69d9      	ldr	r1, [r3, #28]
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	691b      	ldr	r3, [r3, #16]
 80090f4:	021a      	lsls	r2, r3, #8
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	430a      	orrs	r2, r1
 80090fc:	61da      	str	r2, [r3, #28]
      break;
 80090fe:	e002      	b.n	8009106 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009100:	2301      	movs	r3, #1
 8009102:	75fb      	strb	r3, [r7, #23]
      break;
 8009104:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	2200      	movs	r2, #0
 800910a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800910e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009110:	4618      	mov	r0, r3
 8009112:	3718      	adds	r7, #24
 8009114:	46bd      	mov	sp, r7
 8009116:	bd80      	pop	{r7, pc}

08009118 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b084      	sub	sp, #16
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
 8009120:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009122:	2300      	movs	r3, #0
 8009124:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800912c:	2b01      	cmp	r3, #1
 800912e:	d101      	bne.n	8009134 <HAL_TIM_ConfigClockSource+0x1c>
 8009130:	2302      	movs	r3, #2
 8009132:	e0b4      	b.n	800929e <HAL_TIM_ConfigClockSource+0x186>
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2201      	movs	r2, #1
 8009138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2202      	movs	r2, #2
 8009140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	689b      	ldr	r3, [r3, #8]
 800914a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009152:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800915a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	68ba      	ldr	r2, [r7, #8]
 8009162:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800916c:	d03e      	beq.n	80091ec <HAL_TIM_ConfigClockSource+0xd4>
 800916e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009172:	f200 8087 	bhi.w	8009284 <HAL_TIM_ConfigClockSource+0x16c>
 8009176:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800917a:	f000 8086 	beq.w	800928a <HAL_TIM_ConfigClockSource+0x172>
 800917e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009182:	d87f      	bhi.n	8009284 <HAL_TIM_ConfigClockSource+0x16c>
 8009184:	2b70      	cmp	r3, #112	; 0x70
 8009186:	d01a      	beq.n	80091be <HAL_TIM_ConfigClockSource+0xa6>
 8009188:	2b70      	cmp	r3, #112	; 0x70
 800918a:	d87b      	bhi.n	8009284 <HAL_TIM_ConfigClockSource+0x16c>
 800918c:	2b60      	cmp	r3, #96	; 0x60
 800918e:	d050      	beq.n	8009232 <HAL_TIM_ConfigClockSource+0x11a>
 8009190:	2b60      	cmp	r3, #96	; 0x60
 8009192:	d877      	bhi.n	8009284 <HAL_TIM_ConfigClockSource+0x16c>
 8009194:	2b50      	cmp	r3, #80	; 0x50
 8009196:	d03c      	beq.n	8009212 <HAL_TIM_ConfigClockSource+0xfa>
 8009198:	2b50      	cmp	r3, #80	; 0x50
 800919a:	d873      	bhi.n	8009284 <HAL_TIM_ConfigClockSource+0x16c>
 800919c:	2b40      	cmp	r3, #64	; 0x40
 800919e:	d058      	beq.n	8009252 <HAL_TIM_ConfigClockSource+0x13a>
 80091a0:	2b40      	cmp	r3, #64	; 0x40
 80091a2:	d86f      	bhi.n	8009284 <HAL_TIM_ConfigClockSource+0x16c>
 80091a4:	2b30      	cmp	r3, #48	; 0x30
 80091a6:	d064      	beq.n	8009272 <HAL_TIM_ConfigClockSource+0x15a>
 80091a8:	2b30      	cmp	r3, #48	; 0x30
 80091aa:	d86b      	bhi.n	8009284 <HAL_TIM_ConfigClockSource+0x16c>
 80091ac:	2b20      	cmp	r3, #32
 80091ae:	d060      	beq.n	8009272 <HAL_TIM_ConfigClockSource+0x15a>
 80091b0:	2b20      	cmp	r3, #32
 80091b2:	d867      	bhi.n	8009284 <HAL_TIM_ConfigClockSource+0x16c>
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d05c      	beq.n	8009272 <HAL_TIM_ConfigClockSource+0x15a>
 80091b8:	2b10      	cmp	r3, #16
 80091ba:	d05a      	beq.n	8009272 <HAL_TIM_ConfigClockSource+0x15a>
 80091bc:	e062      	b.n	8009284 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	6818      	ldr	r0, [r3, #0]
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	6899      	ldr	r1, [r3, #8]
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	685a      	ldr	r2, [r3, #4]
 80091ca:	683b      	ldr	r3, [r7, #0]
 80091cc:	68db      	ldr	r3, [r3, #12]
 80091ce:	f000 fc95 	bl	8009afc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	689b      	ldr	r3, [r3, #8]
 80091d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80091da:	68bb      	ldr	r3, [r7, #8]
 80091dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80091e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	68ba      	ldr	r2, [r7, #8]
 80091e8:	609a      	str	r2, [r3, #8]
      break;
 80091ea:	e04f      	b.n	800928c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	6818      	ldr	r0, [r3, #0]
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	6899      	ldr	r1, [r3, #8]
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	685a      	ldr	r2, [r3, #4]
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	68db      	ldr	r3, [r3, #12]
 80091fc:	f000 fc7e 	bl	8009afc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	689a      	ldr	r2, [r3, #8]
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800920e:	609a      	str	r2, [r3, #8]
      break;
 8009210:	e03c      	b.n	800928c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6818      	ldr	r0, [r3, #0]
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	6859      	ldr	r1, [r3, #4]
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	68db      	ldr	r3, [r3, #12]
 800921e:	461a      	mov	r2, r3
 8009220:	f000 fbf2 	bl	8009a08 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	2150      	movs	r1, #80	; 0x50
 800922a:	4618      	mov	r0, r3
 800922c:	f000 fc4b 	bl	8009ac6 <TIM_ITRx_SetConfig>
      break;
 8009230:	e02c      	b.n	800928c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6818      	ldr	r0, [r3, #0]
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	6859      	ldr	r1, [r3, #4]
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	68db      	ldr	r3, [r3, #12]
 800923e:	461a      	mov	r2, r3
 8009240:	f000 fc11 	bl	8009a66 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	2160      	movs	r1, #96	; 0x60
 800924a:	4618      	mov	r0, r3
 800924c:	f000 fc3b 	bl	8009ac6 <TIM_ITRx_SetConfig>
      break;
 8009250:	e01c      	b.n	800928c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6818      	ldr	r0, [r3, #0]
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	6859      	ldr	r1, [r3, #4]
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	68db      	ldr	r3, [r3, #12]
 800925e:	461a      	mov	r2, r3
 8009260:	f000 fbd2 	bl	8009a08 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	2140      	movs	r1, #64	; 0x40
 800926a:	4618      	mov	r0, r3
 800926c:	f000 fc2b 	bl	8009ac6 <TIM_ITRx_SetConfig>
      break;
 8009270:	e00c      	b.n	800928c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681a      	ldr	r2, [r3, #0]
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	4619      	mov	r1, r3
 800927c:	4610      	mov	r0, r2
 800927e:	f000 fc22 	bl	8009ac6 <TIM_ITRx_SetConfig>
      break;
 8009282:	e003      	b.n	800928c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009284:	2301      	movs	r3, #1
 8009286:	73fb      	strb	r3, [r7, #15]
      break;
 8009288:	e000      	b.n	800928c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800928a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2201      	movs	r2, #1
 8009290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2200      	movs	r2, #0
 8009298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800929c:	7bfb      	ldrb	r3, [r7, #15]
}
 800929e:	4618      	mov	r0, r3
 80092a0:	3710      	adds	r7, #16
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bd80      	pop	{r7, pc}

080092a6 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80092a6:	b480      	push	{r7}
 80092a8:	b083      	sub	sp, #12
 80092aa:	af00      	add	r7, sp, #0
 80092ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 80092ae:	bf00      	nop
 80092b0:	370c      	adds	r7, #12
 80092b2:	46bd      	mov	sp, r7
 80092b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b8:	4770      	bx	lr

080092ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80092ba:	b480      	push	{r7}
 80092bc:	b083      	sub	sp, #12
 80092be:	af00      	add	r7, sp, #0
 80092c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80092c2:	bf00      	nop
 80092c4:	370c      	adds	r7, #12
 80092c6:	46bd      	mov	sp, r7
 80092c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092cc:	4770      	bx	lr

080092ce <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80092ce:	b480      	push	{r7}
 80092d0:	b083      	sub	sp, #12
 80092d2:	af00      	add	r7, sp, #0
 80092d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80092d6:	bf00      	nop
 80092d8:	370c      	adds	r7, #12
 80092da:	46bd      	mov	sp, r7
 80092dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e0:	4770      	bx	lr

080092e2 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80092e2:	b480      	push	{r7}
 80092e4:	b083      	sub	sp, #12
 80092e6:	af00      	add	r7, sp, #0
 80092e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80092ea:	bf00      	nop
 80092ec:	370c      	adds	r7, #12
 80092ee:	46bd      	mov	sp, r7
 80092f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f4:	4770      	bx	lr

080092f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80092f6:	b480      	push	{r7}
 80092f8:	b083      	sub	sp, #12
 80092fa:	af00      	add	r7, sp, #0
 80092fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80092fe:	bf00      	nop
 8009300:	370c      	adds	r7, #12
 8009302:	46bd      	mov	sp, r7
 8009304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009308:	4770      	bx	lr

0800930a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800930a:	b480      	push	{r7}
 800930c:	b083      	sub	sp, #12
 800930e:	af00      	add	r7, sp, #0
 8009310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8009312:	bf00      	nop
 8009314:	370c      	adds	r7, #12
 8009316:	46bd      	mov	sp, r7
 8009318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931c:	4770      	bx	lr

0800931e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800931e:	b480      	push	{r7}
 8009320:	b083      	sub	sp, #12
 8009322:	af00      	add	r7, sp, #0
 8009324:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009326:	bf00      	nop
 8009328:	370c      	adds	r7, #12
 800932a:	46bd      	mov	sp, r7
 800932c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009330:	4770      	bx	lr

08009332 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009332:	b480      	push	{r7}
 8009334:	b083      	sub	sp, #12
 8009336:	af00      	add	r7, sp, #0
 8009338:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800933a:	bf00      	nop
 800933c:	370c      	adds	r7, #12
 800933e:	46bd      	mov	sp, r7
 8009340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009344:	4770      	bx	lr

08009346 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8009346:	b480      	push	{r7}
 8009348:	b083      	sub	sp, #12
 800934a:	af00      	add	r7, sp, #0
 800934c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800934e:	bf00      	nop
 8009350:	370c      	adds	r7, #12
 8009352:	46bd      	mov	sp, r7
 8009354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009358:	4770      	bx	lr
	...

0800935c <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800935c:	b480      	push	{r7}
 800935e:	b087      	sub	sp, #28
 8009360:	af00      	add	r7, sp, #0
 8009362:	60f8      	str	r0, [r7, #12]
 8009364:	460b      	mov	r3, r1
 8009366:	607a      	str	r2, [r7, #4]
 8009368:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800936a:	2300      	movs	r3, #0
 800936c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d101      	bne.n	8009378 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8009374:	2301      	movs	r3, #1
 8009376:	e135      	b.n	80095e4 <HAL_TIM_RegisterCallback+0x288>
  }
  /* Process locked */
  __HAL_LOCK(htim);
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800937e:	2b01      	cmp	r3, #1
 8009380:	d101      	bne.n	8009386 <HAL_TIM_RegisterCallback+0x2a>
 8009382:	2302      	movs	r3, #2
 8009384:	e12e      	b.n	80095e4 <HAL_TIM_RegisterCallback+0x288>
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	2201      	movs	r2, #1
 800938a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (htim->State == HAL_TIM_STATE_READY)
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009394:	b2db      	uxtb	r3, r3
 8009396:	2b01      	cmp	r3, #1
 8009398:	f040 80ba 	bne.w	8009510 <HAL_TIM_RegisterCallback+0x1b4>
  {
    switch (CallbackID)
 800939c:	7afb      	ldrb	r3, [r7, #11]
 800939e:	2b1a      	cmp	r3, #26
 80093a0:	f200 80b3 	bhi.w	800950a <HAL_TIM_RegisterCallback+0x1ae>
 80093a4:	a201      	add	r2, pc, #4	; (adr r2, 80093ac <HAL_TIM_RegisterCallback+0x50>)
 80093a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093aa:	bf00      	nop
 80093ac:	08009419 	.word	0x08009419
 80093b0:	08009421 	.word	0x08009421
 80093b4:	08009429 	.word	0x08009429
 80093b8:	08009431 	.word	0x08009431
 80093bc:	08009439 	.word	0x08009439
 80093c0:	08009441 	.word	0x08009441
 80093c4:	08009449 	.word	0x08009449
 80093c8:	08009451 	.word	0x08009451
 80093cc:	08009459 	.word	0x08009459
 80093d0:	08009461 	.word	0x08009461
 80093d4:	08009469 	.word	0x08009469
 80093d8:	08009471 	.word	0x08009471
 80093dc:	08009479 	.word	0x08009479
 80093e0:	08009481 	.word	0x08009481
 80093e4:	08009489 	.word	0x08009489
 80093e8:	08009493 	.word	0x08009493
 80093ec:	0800949d 	.word	0x0800949d
 80093f0:	080094a7 	.word	0x080094a7
 80093f4:	080094b1 	.word	0x080094b1
 80093f8:	080094bb 	.word	0x080094bb
 80093fc:	080094c5 	.word	0x080094c5
 8009400:	080094cf 	.word	0x080094cf
 8009404:	080094d9 	.word	0x080094d9
 8009408:	080094e3 	.word	0x080094e3
 800940c:	080094ed 	.word	0x080094ed
 8009410:	080094f7 	.word	0x080094f7
 8009414:	08009501 	.word	0x08009501
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	687a      	ldr	r2, [r7, #4]
 800941c:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800941e:	e0dc      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	687a      	ldr	r2, [r7, #4]
 8009424:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8009426:	e0d8      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	687a      	ldr	r2, [r7, #4]
 800942c:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800942e:	e0d4      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	687a      	ldr	r2, [r7, #4]
 8009434:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8009436:	e0d0      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	687a      	ldr	r2, [r7, #4]
 800943c:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800943e:	e0cc      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	687a      	ldr	r2, [r7, #4]
 8009444:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8009446:	e0c8      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	687a      	ldr	r2, [r7, #4]
 800944c:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800944e:	e0c4      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	687a      	ldr	r2, [r7, #4]
 8009454:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 8009456:	e0c0      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	687a      	ldr	r2, [r7, #4]
 800945c:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 800945e:	e0bc      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	687a      	ldr	r2, [r7, #4]
 8009464:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8009466:	e0b8      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	687a      	ldr	r2, [r7, #4]
 800946c:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800946e:	e0b4      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	687a      	ldr	r2, [r7, #4]
 8009474:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 8009476:	e0b0      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	687a      	ldr	r2, [r7, #4]
 800947c:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 800947e:	e0ac      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	687a      	ldr	r2, [r7, #4]
 8009484:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 8009486:	e0a8      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	687a      	ldr	r2, [r7, #4]
 800948c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        break;
 8009490:	e0a3      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	687a      	ldr	r2, [r7, #4]
 8009496:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        break;
 800949a:	e09e      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	687a      	ldr	r2, [r7, #4]
 80094a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        break;
 80094a4:	e099      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	687a      	ldr	r2, [r7, #4]
 80094aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        break;
 80094ae:	e094      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	687a      	ldr	r2, [r7, #4]
 80094b4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 80094b8:	e08f      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	687a      	ldr	r2, [r7, #4]
 80094be:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 80094c2:	e08a      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	687a      	ldr	r2, [r7, #4]
 80094c8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 80094cc:	e085      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	687a      	ldr	r2, [r7, #4]
 80094d2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 80094d6:	e080      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	687a      	ldr	r2, [r7, #4]
 80094dc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 80094e0:	e07b      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	687a      	ldr	r2, [r7, #4]
 80094e6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 80094ea:	e076      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	687a      	ldr	r2, [r7, #4]
 80094f0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 80094f4:	e071      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	687a      	ldr	r2, [r7, #4]
 80094fa:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 80094fe:	e06c      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	687a      	ldr	r2, [r7, #4]
 8009504:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 8009508:	e067      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800950a:	2301      	movs	r3, #1
 800950c:	75fb      	strb	r3, [r7, #23]
        break;
 800950e:	e064      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009516:	b2db      	uxtb	r3, r3
 8009518:	2b00      	cmp	r3, #0
 800951a:	d15c      	bne.n	80095d6 <HAL_TIM_RegisterCallback+0x27a>
  {
    switch (CallbackID)
 800951c:	7afb      	ldrb	r3, [r7, #11]
 800951e:	2b0d      	cmp	r3, #13
 8009520:	d856      	bhi.n	80095d0 <HAL_TIM_RegisterCallback+0x274>
 8009522:	a201      	add	r2, pc, #4	; (adr r2, 8009528 <HAL_TIM_RegisterCallback+0x1cc>)
 8009524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009528:	08009561 	.word	0x08009561
 800952c:	08009569 	.word	0x08009569
 8009530:	08009571 	.word	0x08009571
 8009534:	08009579 	.word	0x08009579
 8009538:	08009581 	.word	0x08009581
 800953c:	08009589 	.word	0x08009589
 8009540:	08009591 	.word	0x08009591
 8009544:	08009599 	.word	0x08009599
 8009548:	080095a1 	.word	0x080095a1
 800954c:	080095a9 	.word	0x080095a9
 8009550:	080095b1 	.word	0x080095b1
 8009554:	080095b9 	.word	0x080095b9
 8009558:	080095c1 	.word	0x080095c1
 800955c:	080095c9 	.word	0x080095c9
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	687a      	ldr	r2, [r7, #4]
 8009564:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8009566:	e038      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	687a      	ldr	r2, [r7, #4]
 800956c:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800956e:	e034      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	687a      	ldr	r2, [r7, #4]
 8009574:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8009576:	e030      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	687a      	ldr	r2, [r7, #4]
 800957c:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800957e:	e02c      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	687a      	ldr	r2, [r7, #4]
 8009584:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8009586:	e028      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	687a      	ldr	r2, [r7, #4]
 800958c:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800958e:	e024      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	687a      	ldr	r2, [r7, #4]
 8009594:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8009596:	e020      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	687a      	ldr	r2, [r7, #4]
 800959c:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 800959e:	e01c      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	687a      	ldr	r2, [r7, #4]
 80095a4:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 80095a6:	e018      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	687a      	ldr	r2, [r7, #4]
 80095ac:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 80095ae:	e014      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	687a      	ldr	r2, [r7, #4]
 80095b4:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 80095b6:	e010      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	687a      	ldr	r2, [r7, #4]
 80095bc:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 80095be:	e00c      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	687a      	ldr	r2, [r7, #4]
 80095c4:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 80095c6:	e008      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	687a      	ldr	r2, [r7, #4]
 80095cc:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 80095ce:	e004      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80095d0:	2301      	movs	r3, #1
 80095d2:	75fb      	strb	r3, [r7, #23]
        break;
 80095d4:	e001      	b.n	80095da <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 80095d6:	2301      	movs	r3, #1
 80095d8:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(htim);
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2200      	movs	r2, #0
 80095de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80095e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	371c      	adds	r7, #28
 80095e8:	46bd      	mov	sp, r7
 80095ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ee:	4770      	bx	lr

080095f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80095f0:	b480      	push	{r7}
 80095f2:	b085      	sub	sp, #20
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
 80095f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	4a34      	ldr	r2, [pc, #208]	; (80096d4 <TIM_Base_SetConfig+0xe4>)
 8009604:	4293      	cmp	r3, r2
 8009606:	d00f      	beq.n	8009628 <TIM_Base_SetConfig+0x38>
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800960e:	d00b      	beq.n	8009628 <TIM_Base_SetConfig+0x38>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	4a31      	ldr	r2, [pc, #196]	; (80096d8 <TIM_Base_SetConfig+0xe8>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d007      	beq.n	8009628 <TIM_Base_SetConfig+0x38>
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	4a30      	ldr	r2, [pc, #192]	; (80096dc <TIM_Base_SetConfig+0xec>)
 800961c:	4293      	cmp	r3, r2
 800961e:	d003      	beq.n	8009628 <TIM_Base_SetConfig+0x38>
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	4a2f      	ldr	r2, [pc, #188]	; (80096e0 <TIM_Base_SetConfig+0xf0>)
 8009624:	4293      	cmp	r3, r2
 8009626:	d108      	bne.n	800963a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800962e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	685b      	ldr	r3, [r3, #4]
 8009634:	68fa      	ldr	r2, [r7, #12]
 8009636:	4313      	orrs	r3, r2
 8009638:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	4a25      	ldr	r2, [pc, #148]	; (80096d4 <TIM_Base_SetConfig+0xe4>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d01b      	beq.n	800967a <TIM_Base_SetConfig+0x8a>
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009648:	d017      	beq.n	800967a <TIM_Base_SetConfig+0x8a>
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	4a22      	ldr	r2, [pc, #136]	; (80096d8 <TIM_Base_SetConfig+0xe8>)
 800964e:	4293      	cmp	r3, r2
 8009650:	d013      	beq.n	800967a <TIM_Base_SetConfig+0x8a>
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	4a21      	ldr	r2, [pc, #132]	; (80096dc <TIM_Base_SetConfig+0xec>)
 8009656:	4293      	cmp	r3, r2
 8009658:	d00f      	beq.n	800967a <TIM_Base_SetConfig+0x8a>
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	4a20      	ldr	r2, [pc, #128]	; (80096e0 <TIM_Base_SetConfig+0xf0>)
 800965e:	4293      	cmp	r3, r2
 8009660:	d00b      	beq.n	800967a <TIM_Base_SetConfig+0x8a>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	4a1f      	ldr	r2, [pc, #124]	; (80096e4 <TIM_Base_SetConfig+0xf4>)
 8009666:	4293      	cmp	r3, r2
 8009668:	d007      	beq.n	800967a <TIM_Base_SetConfig+0x8a>
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	4a1e      	ldr	r2, [pc, #120]	; (80096e8 <TIM_Base_SetConfig+0xf8>)
 800966e:	4293      	cmp	r3, r2
 8009670:	d003      	beq.n	800967a <TIM_Base_SetConfig+0x8a>
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	4a1d      	ldr	r2, [pc, #116]	; (80096ec <TIM_Base_SetConfig+0xfc>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d108      	bne.n	800968c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009680:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	68db      	ldr	r3, [r3, #12]
 8009686:	68fa      	ldr	r2, [r7, #12]
 8009688:	4313      	orrs	r3, r2
 800968a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	695b      	ldr	r3, [r3, #20]
 8009696:	4313      	orrs	r3, r2
 8009698:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	68fa      	ldr	r2, [r7, #12]
 800969e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	689a      	ldr	r2, [r3, #8]
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	681a      	ldr	r2, [r3, #0]
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	4a08      	ldr	r2, [pc, #32]	; (80096d4 <TIM_Base_SetConfig+0xe4>)
 80096b4:	4293      	cmp	r3, r2
 80096b6:	d103      	bne.n	80096c0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	691a      	ldr	r2, [r3, #16]
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2201      	movs	r2, #1
 80096c4:	615a      	str	r2, [r3, #20]
}
 80096c6:	bf00      	nop
 80096c8:	3714      	adds	r7, #20
 80096ca:	46bd      	mov	sp, r7
 80096cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d0:	4770      	bx	lr
 80096d2:	bf00      	nop
 80096d4:	40010000 	.word	0x40010000
 80096d8:	40000400 	.word	0x40000400
 80096dc:	40000800 	.word	0x40000800
 80096e0:	40000c00 	.word	0x40000c00
 80096e4:	40014000 	.word	0x40014000
 80096e8:	40014400 	.word	0x40014400
 80096ec:	40014800 	.word	0x40014800

080096f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80096f0:	b480      	push	{r7}
 80096f2:	b087      	sub	sp, #28
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
 80096f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	6a1b      	ldr	r3, [r3, #32]
 80096fe:	f023 0201 	bic.w	r2, r3, #1
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	6a1b      	ldr	r3, [r3, #32]
 800970a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	699b      	ldr	r3, [r3, #24]
 8009716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800971e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	f023 0303 	bic.w	r3, r3, #3
 8009726:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	68fa      	ldr	r2, [r7, #12]
 800972e:	4313      	orrs	r3, r2
 8009730:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009732:	697b      	ldr	r3, [r7, #20]
 8009734:	f023 0302 	bic.w	r3, r3, #2
 8009738:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	689b      	ldr	r3, [r3, #8]
 800973e:	697a      	ldr	r2, [r7, #20]
 8009740:	4313      	orrs	r3, r2
 8009742:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	4a1c      	ldr	r2, [pc, #112]	; (80097b8 <TIM_OC1_SetConfig+0xc8>)
 8009748:	4293      	cmp	r3, r2
 800974a:	d10c      	bne.n	8009766 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	f023 0308 	bic.w	r3, r3, #8
 8009752:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	68db      	ldr	r3, [r3, #12]
 8009758:	697a      	ldr	r2, [r7, #20]
 800975a:	4313      	orrs	r3, r2
 800975c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800975e:	697b      	ldr	r3, [r7, #20]
 8009760:	f023 0304 	bic.w	r3, r3, #4
 8009764:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	4a13      	ldr	r2, [pc, #76]	; (80097b8 <TIM_OC1_SetConfig+0xc8>)
 800976a:	4293      	cmp	r3, r2
 800976c:	d111      	bne.n	8009792 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800976e:	693b      	ldr	r3, [r7, #16]
 8009770:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009774:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800977c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	695b      	ldr	r3, [r3, #20]
 8009782:	693a      	ldr	r2, [r7, #16]
 8009784:	4313      	orrs	r3, r2
 8009786:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	699b      	ldr	r3, [r3, #24]
 800978c:	693a      	ldr	r2, [r7, #16]
 800978e:	4313      	orrs	r3, r2
 8009790:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	693a      	ldr	r2, [r7, #16]
 8009796:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	68fa      	ldr	r2, [r7, #12]
 800979c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800979e:	683b      	ldr	r3, [r7, #0]
 80097a0:	685a      	ldr	r2, [r3, #4]
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	697a      	ldr	r2, [r7, #20]
 80097aa:	621a      	str	r2, [r3, #32]
}
 80097ac:	bf00      	nop
 80097ae:	371c      	adds	r7, #28
 80097b0:	46bd      	mov	sp, r7
 80097b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b6:	4770      	bx	lr
 80097b8:	40010000 	.word	0x40010000

080097bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80097bc:	b480      	push	{r7}
 80097be:	b087      	sub	sp, #28
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
 80097c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	6a1b      	ldr	r3, [r3, #32]
 80097ca:	f023 0210 	bic.w	r2, r3, #16
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	6a1b      	ldr	r3, [r3, #32]
 80097d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	685b      	ldr	r3, [r3, #4]
 80097dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	699b      	ldr	r3, [r3, #24]
 80097e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80097ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80097f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	021b      	lsls	r3, r3, #8
 80097fa:	68fa      	ldr	r2, [r7, #12]
 80097fc:	4313      	orrs	r3, r2
 80097fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009800:	697b      	ldr	r3, [r7, #20]
 8009802:	f023 0320 	bic.w	r3, r3, #32
 8009806:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	689b      	ldr	r3, [r3, #8]
 800980c:	011b      	lsls	r3, r3, #4
 800980e:	697a      	ldr	r2, [r7, #20]
 8009810:	4313      	orrs	r3, r2
 8009812:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	4a1e      	ldr	r2, [pc, #120]	; (8009890 <TIM_OC2_SetConfig+0xd4>)
 8009818:	4293      	cmp	r3, r2
 800981a:	d10d      	bne.n	8009838 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009822:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	68db      	ldr	r3, [r3, #12]
 8009828:	011b      	lsls	r3, r3, #4
 800982a:	697a      	ldr	r2, [r7, #20]
 800982c:	4313      	orrs	r3, r2
 800982e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009830:	697b      	ldr	r3, [r7, #20]
 8009832:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009836:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	4a15      	ldr	r2, [pc, #84]	; (8009890 <TIM_OC2_SetConfig+0xd4>)
 800983c:	4293      	cmp	r3, r2
 800983e:	d113      	bne.n	8009868 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009846:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009848:	693b      	ldr	r3, [r7, #16]
 800984a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800984e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	695b      	ldr	r3, [r3, #20]
 8009854:	009b      	lsls	r3, r3, #2
 8009856:	693a      	ldr	r2, [r7, #16]
 8009858:	4313      	orrs	r3, r2
 800985a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	699b      	ldr	r3, [r3, #24]
 8009860:	009b      	lsls	r3, r3, #2
 8009862:	693a      	ldr	r2, [r7, #16]
 8009864:	4313      	orrs	r3, r2
 8009866:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	693a      	ldr	r2, [r7, #16]
 800986c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	68fa      	ldr	r2, [r7, #12]
 8009872:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	685a      	ldr	r2, [r3, #4]
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	697a      	ldr	r2, [r7, #20]
 8009880:	621a      	str	r2, [r3, #32]
}
 8009882:	bf00      	nop
 8009884:	371c      	adds	r7, #28
 8009886:	46bd      	mov	sp, r7
 8009888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988c:	4770      	bx	lr
 800988e:	bf00      	nop
 8009890:	40010000 	.word	0x40010000

08009894 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009894:	b480      	push	{r7}
 8009896:	b087      	sub	sp, #28
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
 800989c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	6a1b      	ldr	r3, [r3, #32]
 80098a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6a1b      	ldr	r3, [r3, #32]
 80098ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	685b      	ldr	r3, [r3, #4]
 80098b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	69db      	ldr	r3, [r3, #28]
 80098ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	f023 0303 	bic.w	r3, r3, #3
 80098ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	68fa      	ldr	r2, [r7, #12]
 80098d2:	4313      	orrs	r3, r2
 80098d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80098d6:	697b      	ldr	r3, [r7, #20]
 80098d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80098dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80098de:	683b      	ldr	r3, [r7, #0]
 80098e0:	689b      	ldr	r3, [r3, #8]
 80098e2:	021b      	lsls	r3, r3, #8
 80098e4:	697a      	ldr	r2, [r7, #20]
 80098e6:	4313      	orrs	r3, r2
 80098e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	4a1d      	ldr	r2, [pc, #116]	; (8009964 <TIM_OC3_SetConfig+0xd0>)
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d10d      	bne.n	800990e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80098f2:	697b      	ldr	r3, [r7, #20]
 80098f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80098f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	68db      	ldr	r3, [r3, #12]
 80098fe:	021b      	lsls	r3, r3, #8
 8009900:	697a      	ldr	r2, [r7, #20]
 8009902:	4313      	orrs	r3, r2
 8009904:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800990c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	4a14      	ldr	r2, [pc, #80]	; (8009964 <TIM_OC3_SetConfig+0xd0>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d113      	bne.n	800993e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009916:	693b      	ldr	r3, [r7, #16]
 8009918:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800991c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009924:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	695b      	ldr	r3, [r3, #20]
 800992a:	011b      	lsls	r3, r3, #4
 800992c:	693a      	ldr	r2, [r7, #16]
 800992e:	4313      	orrs	r3, r2
 8009930:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	699b      	ldr	r3, [r3, #24]
 8009936:	011b      	lsls	r3, r3, #4
 8009938:	693a      	ldr	r2, [r7, #16]
 800993a:	4313      	orrs	r3, r2
 800993c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	693a      	ldr	r2, [r7, #16]
 8009942:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	68fa      	ldr	r2, [r7, #12]
 8009948:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800994a:	683b      	ldr	r3, [r7, #0]
 800994c:	685a      	ldr	r2, [r3, #4]
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	697a      	ldr	r2, [r7, #20]
 8009956:	621a      	str	r2, [r3, #32]
}
 8009958:	bf00      	nop
 800995a:	371c      	adds	r7, #28
 800995c:	46bd      	mov	sp, r7
 800995e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009962:	4770      	bx	lr
 8009964:	40010000 	.word	0x40010000

08009968 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009968:	b480      	push	{r7}
 800996a:	b087      	sub	sp, #28
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
 8009970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6a1b      	ldr	r3, [r3, #32]
 8009976:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6a1b      	ldr	r3, [r3, #32]
 8009982:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	685b      	ldr	r3, [r3, #4]
 8009988:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	69db      	ldr	r3, [r3, #28]
 800998e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009996:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800999e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	021b      	lsls	r3, r3, #8
 80099a6:	68fa      	ldr	r2, [r7, #12]
 80099a8:	4313      	orrs	r3, r2
 80099aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80099ac:	693b      	ldr	r3, [r7, #16]
 80099ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80099b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80099b4:	683b      	ldr	r3, [r7, #0]
 80099b6:	689b      	ldr	r3, [r3, #8]
 80099b8:	031b      	lsls	r3, r3, #12
 80099ba:	693a      	ldr	r2, [r7, #16]
 80099bc:	4313      	orrs	r3, r2
 80099be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	4a10      	ldr	r2, [pc, #64]	; (8009a04 <TIM_OC4_SetConfig+0x9c>)
 80099c4:	4293      	cmp	r3, r2
 80099c6:	d109      	bne.n	80099dc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80099c8:	697b      	ldr	r3, [r7, #20]
 80099ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80099ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	695b      	ldr	r3, [r3, #20]
 80099d4:	019b      	lsls	r3, r3, #6
 80099d6:	697a      	ldr	r2, [r7, #20]
 80099d8:	4313      	orrs	r3, r2
 80099da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	697a      	ldr	r2, [r7, #20]
 80099e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	68fa      	ldr	r2, [r7, #12]
 80099e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	685a      	ldr	r2, [r3, #4]
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	693a      	ldr	r2, [r7, #16]
 80099f4:	621a      	str	r2, [r3, #32]
}
 80099f6:	bf00      	nop
 80099f8:	371c      	adds	r7, #28
 80099fa:	46bd      	mov	sp, r7
 80099fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a00:	4770      	bx	lr
 8009a02:	bf00      	nop
 8009a04:	40010000 	.word	0x40010000

08009a08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009a08:	b480      	push	{r7}
 8009a0a:	b087      	sub	sp, #28
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	60f8      	str	r0, [r7, #12]
 8009a10:	60b9      	str	r1, [r7, #8]
 8009a12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	6a1b      	ldr	r3, [r3, #32]
 8009a18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	6a1b      	ldr	r3, [r3, #32]
 8009a1e:	f023 0201 	bic.w	r2, r3, #1
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	699b      	ldr	r3, [r3, #24]
 8009a2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009a2c:	693b      	ldr	r3, [r7, #16]
 8009a2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009a32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	011b      	lsls	r3, r3, #4
 8009a38:	693a      	ldr	r2, [r7, #16]
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	f023 030a 	bic.w	r3, r3, #10
 8009a44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009a46:	697a      	ldr	r2, [r7, #20]
 8009a48:	68bb      	ldr	r3, [r7, #8]
 8009a4a:	4313      	orrs	r3, r2
 8009a4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	693a      	ldr	r2, [r7, #16]
 8009a52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	697a      	ldr	r2, [r7, #20]
 8009a58:	621a      	str	r2, [r3, #32]
}
 8009a5a:	bf00      	nop
 8009a5c:	371c      	adds	r7, #28
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a64:	4770      	bx	lr

08009a66 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009a66:	b480      	push	{r7}
 8009a68:	b087      	sub	sp, #28
 8009a6a:	af00      	add	r7, sp, #0
 8009a6c:	60f8      	str	r0, [r7, #12]
 8009a6e:	60b9      	str	r1, [r7, #8]
 8009a70:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	6a1b      	ldr	r3, [r3, #32]
 8009a76:	f023 0210 	bic.w	r2, r3, #16
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	699b      	ldr	r3, [r3, #24]
 8009a82:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	6a1b      	ldr	r3, [r3, #32]
 8009a88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009a8a:	697b      	ldr	r3, [r7, #20]
 8009a8c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009a90:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	031b      	lsls	r3, r3, #12
 8009a96:	697a      	ldr	r2, [r7, #20]
 8009a98:	4313      	orrs	r3, r2
 8009a9a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009a9c:	693b      	ldr	r3, [r7, #16]
 8009a9e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009aa2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009aa4:	68bb      	ldr	r3, [r7, #8]
 8009aa6:	011b      	lsls	r3, r3, #4
 8009aa8:	693a      	ldr	r2, [r7, #16]
 8009aaa:	4313      	orrs	r3, r2
 8009aac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	697a      	ldr	r2, [r7, #20]
 8009ab2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	693a      	ldr	r2, [r7, #16]
 8009ab8:	621a      	str	r2, [r3, #32]
}
 8009aba:	bf00      	nop
 8009abc:	371c      	adds	r7, #28
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac4:	4770      	bx	lr

08009ac6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009ac6:	b480      	push	{r7}
 8009ac8:	b085      	sub	sp, #20
 8009aca:	af00      	add	r7, sp, #0
 8009acc:	6078      	str	r0, [r7, #4]
 8009ace:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	689b      	ldr	r3, [r3, #8]
 8009ad4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009adc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009ade:	683a      	ldr	r2, [r7, #0]
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	f043 0307 	orr.w	r3, r3, #7
 8009ae8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	68fa      	ldr	r2, [r7, #12]
 8009aee:	609a      	str	r2, [r3, #8]
}
 8009af0:	bf00      	nop
 8009af2:	3714      	adds	r7, #20
 8009af4:	46bd      	mov	sp, r7
 8009af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afa:	4770      	bx	lr

08009afc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b087      	sub	sp, #28
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	60f8      	str	r0, [r7, #12]
 8009b04:	60b9      	str	r1, [r7, #8]
 8009b06:	607a      	str	r2, [r7, #4]
 8009b08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	689b      	ldr	r3, [r3, #8]
 8009b0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009b16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	021a      	lsls	r2, r3, #8
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	431a      	orrs	r2, r3
 8009b20:	68bb      	ldr	r3, [r7, #8]
 8009b22:	4313      	orrs	r3, r2
 8009b24:	697a      	ldr	r2, [r7, #20]
 8009b26:	4313      	orrs	r3, r2
 8009b28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	697a      	ldr	r2, [r7, #20]
 8009b2e:	609a      	str	r2, [r3, #8]
}
 8009b30:	bf00      	nop
 8009b32:	371c      	adds	r7, #28
 8009b34:	46bd      	mov	sp, r7
 8009b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3a:	4770      	bx	lr

08009b3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009b3c:	b480      	push	{r7}
 8009b3e:	b087      	sub	sp, #28
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	60f8      	str	r0, [r7, #12]
 8009b44:	60b9      	str	r1, [r7, #8]
 8009b46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	f003 031f 	and.w	r3, r3, #31
 8009b4e:	2201      	movs	r2, #1
 8009b50:	fa02 f303 	lsl.w	r3, r2, r3
 8009b54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	6a1a      	ldr	r2, [r3, #32]
 8009b5a:	697b      	ldr	r3, [r7, #20]
 8009b5c:	43db      	mvns	r3, r3
 8009b5e:	401a      	ands	r2, r3
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	6a1a      	ldr	r2, [r3, #32]
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	f003 031f 	and.w	r3, r3, #31
 8009b6e:	6879      	ldr	r1, [r7, #4]
 8009b70:	fa01 f303 	lsl.w	r3, r1, r3
 8009b74:	431a      	orrs	r2, r3
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	621a      	str	r2, [r3, #32]
}
 8009b7a:	bf00      	nop
 8009b7c:	371c      	adds	r7, #28
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b84:	4770      	bx	lr
	...

08009b88 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b083      	sub	sp, #12
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	4a1c      	ldr	r2, [pc, #112]	; (8009c04 <TIM_ResetCallback+0x7c>)
 8009b94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	4a1b      	ldr	r2, [pc, #108]	; (8009c08 <TIM_ResetCallback+0x80>)
 8009b9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	4a1a      	ldr	r2, [pc, #104]	; (8009c0c <TIM_ResetCallback+0x84>)
 8009ba4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	4a19      	ldr	r2, [pc, #100]	; (8009c10 <TIM_ResetCallback+0x88>)
 8009bac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	4a18      	ldr	r2, [pc, #96]	; (8009c14 <TIM_ResetCallback+0x8c>)
 8009bb4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	4a17      	ldr	r2, [pc, #92]	; (8009c18 <TIM_ResetCallback+0x90>)
 8009bbc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	4a16      	ldr	r2, [pc, #88]	; (8009c1c <TIM_ResetCallback+0x94>)
 8009bc4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	4a15      	ldr	r2, [pc, #84]	; (8009c20 <TIM_ResetCallback+0x98>)
 8009bcc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	4a14      	ldr	r2, [pc, #80]	; (8009c24 <TIM_ResetCallback+0x9c>)
 8009bd4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	4a13      	ldr	r2, [pc, #76]	; (8009c28 <TIM_ResetCallback+0xa0>)
 8009bdc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	4a12      	ldr	r2, [pc, #72]	; (8009c2c <TIM_ResetCallback+0xa4>)
 8009be4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	4a11      	ldr	r2, [pc, #68]	; (8009c30 <TIM_ResetCallback+0xa8>)
 8009bec:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	4a10      	ldr	r2, [pc, #64]	; (8009c34 <TIM_ResetCallback+0xac>)
 8009bf4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8009bf8:	bf00      	nop
 8009bfa:	370c      	adds	r7, #12
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c02:	4770      	bx	lr
 8009c04:	08004b45 	.word	0x08004b45
 8009c08:	080092a7 	.word	0x080092a7
 8009c0c:	0800931f 	.word	0x0800931f
 8009c10:	08009333 	.word	0x08009333
 8009c14:	080092cf 	.word	0x080092cf
 8009c18:	080092e3 	.word	0x080092e3
 8009c1c:	080092bb 	.word	0x080092bb
 8009c20:	080092f7 	.word	0x080092f7
 8009c24:	0800930b 	.word	0x0800930b
 8009c28:	08009347 	.word	0x08009347
 8009c2c:	08009d15 	.word	0x08009d15
 8009c30:	08009d29 	.word	0x08009d29
 8009c34:	08009d3d 	.word	0x08009d3d

08009c38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b085      	sub	sp, #20
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
 8009c40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c48:	2b01      	cmp	r3, #1
 8009c4a:	d101      	bne.n	8009c50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009c4c:	2302      	movs	r3, #2
 8009c4e:	e050      	b.n	8009cf2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2201      	movs	r2, #1
 8009c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2202      	movs	r2, #2
 8009c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	685b      	ldr	r3, [r3, #4]
 8009c66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	689b      	ldr	r3, [r3, #8]
 8009c6e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	68fa      	ldr	r2, [r7, #12]
 8009c7e:	4313      	orrs	r3, r2
 8009c80:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	68fa      	ldr	r2, [r7, #12]
 8009c88:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	4a1c      	ldr	r2, [pc, #112]	; (8009d00 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d018      	beq.n	8009cc6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c9c:	d013      	beq.n	8009cc6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	4a18      	ldr	r2, [pc, #96]	; (8009d04 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d00e      	beq.n	8009cc6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	4a16      	ldr	r2, [pc, #88]	; (8009d08 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d009      	beq.n	8009cc6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	4a15      	ldr	r2, [pc, #84]	; (8009d0c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009cb8:	4293      	cmp	r3, r2
 8009cba:	d004      	beq.n	8009cc6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	4a13      	ldr	r2, [pc, #76]	; (8009d10 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009cc2:	4293      	cmp	r3, r2
 8009cc4:	d10c      	bne.n	8009ce0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009cc6:	68bb      	ldr	r3, [r7, #8]
 8009cc8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ccc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	685b      	ldr	r3, [r3, #4]
 8009cd2:	68ba      	ldr	r2, [r7, #8]
 8009cd4:	4313      	orrs	r3, r2
 8009cd6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	68ba      	ldr	r2, [r7, #8]
 8009cde:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2200      	movs	r2, #0
 8009cec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009cf0:	2300      	movs	r3, #0
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	3714      	adds	r7, #20
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfc:	4770      	bx	lr
 8009cfe:	bf00      	nop
 8009d00:	40010000 	.word	0x40010000
 8009d04:	40000400 	.word	0x40000400
 8009d08:	40000800 	.word	0x40000800
 8009d0c:	40000c00 	.word	0x40000c00
 8009d10:	40014000 	.word	0x40014000

08009d14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b083      	sub	sp, #12
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009d1c:	bf00      	nop
 8009d1e:	370c      	adds	r7, #12
 8009d20:	46bd      	mov	sp, r7
 8009d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d26:	4770      	bx	lr

08009d28 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009d28:	b480      	push	{r7}
 8009d2a:	b083      	sub	sp, #12
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8009d30:	bf00      	nop
 8009d32:	370c      	adds	r7, #12
 8009d34:	46bd      	mov	sp, r7
 8009d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3a:	4770      	bx	lr

08009d3c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009d3c:	b480      	push	{r7}
 8009d3e:	b083      	sub	sp, #12
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009d44:	bf00      	nop
 8009d46:	370c      	adds	r7, #12
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4e:	4770      	bx	lr

08009d50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b082      	sub	sp, #8
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d101      	bne.n	8009d62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009d5e:	2301      	movs	r3, #1
 8009d60:	e04a      	b.n	8009df8 <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d68:	b2db      	uxtb	r3, r3
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d111      	bne.n	8009d92 <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2200      	movs	r2, #0
 8009d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f000 fd2c 	bl	800a7d4 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d102      	bne.n	8009d8a <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	4a1e      	ldr	r2, [pc, #120]	; (8009e00 <HAL_UART_Init+0xb0>)
 8009d88:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	2224      	movs	r2, #36	; 0x24
 8009d96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	68da      	ldr	r2, [r3, #12]
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009da8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009daa:	6878      	ldr	r0, [r7, #4]
 8009dac:	f000 fff6 	bl	800ad9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	691a      	ldr	r2, [r3, #16]
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009dbe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	695a      	ldr	r2, [r3, #20]
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009dce:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	68da      	ldr	r2, [r3, #12]
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009dde:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2200      	movs	r2, #0
 8009de4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2220      	movs	r2, #32
 8009dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2220      	movs	r2, #32
 8009df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009df6:	2300      	movs	r3, #0
}
 8009df8:	4618      	mov	r0, r3
 8009dfa:	3708      	adds	r7, #8
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}
 8009e00:	08005149 	.word	0x08005149

08009e04 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8009e04:	b480      	push	{r7}
 8009e06:	b087      	sub	sp, #28
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	60f8      	str	r0, [r7, #12]
 8009e0c:	460b      	mov	r3, r1
 8009e0e:	607a      	str	r2, [r7, #4]
 8009e10:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8009e12:	2300      	movs	r3, #0
 8009e14:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d107      	bne.n	8009e2c <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e20:	f043 0220 	orr.w	r2, r3, #32
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	641a      	str	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8009e28:	2301      	movs	r3, #1
 8009e2a:	e08c      	b.n	8009f46 <HAL_UART_RegisterCallback+0x142>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e32:	2b01      	cmp	r3, #1
 8009e34:	d101      	bne.n	8009e3a <HAL_UART_RegisterCallback+0x36>
 8009e36:	2302      	movs	r3, #2
 8009e38:	e085      	b.n	8009f46 <HAL_UART_RegisterCallback+0x142>
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	2201      	movs	r2, #1
 8009e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_READY)
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e48:	b2db      	uxtb	r3, r3
 8009e4a:	2b20      	cmp	r3, #32
 8009e4c:	d151      	bne.n	8009ef2 <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 8009e4e:	7afb      	ldrb	r3, [r7, #11]
 8009e50:	2b0c      	cmp	r3, #12
 8009e52:	d845      	bhi.n	8009ee0 <HAL_UART_RegisterCallback+0xdc>
 8009e54:	a201      	add	r2, pc, #4	; (adr r2, 8009e5c <HAL_UART_RegisterCallback+0x58>)
 8009e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e5a:	bf00      	nop
 8009e5c:	08009e91 	.word	0x08009e91
 8009e60:	08009e99 	.word	0x08009e99
 8009e64:	08009ea1 	.word	0x08009ea1
 8009e68:	08009ea9 	.word	0x08009ea9
 8009e6c:	08009eb1 	.word	0x08009eb1
 8009e70:	08009eb9 	.word	0x08009eb9
 8009e74:	08009ec1 	.word	0x08009ec1
 8009e78:	08009ec9 	.word	0x08009ec9
 8009e7c:	08009ee1 	.word	0x08009ee1
 8009e80:	08009ee1 	.word	0x08009ee1
 8009e84:	08009ee1 	.word	0x08009ee1
 8009e88:	08009ed1 	.word	0x08009ed1
 8009e8c:	08009ed9 	.word	0x08009ed9
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	687a      	ldr	r2, [r7, #4]
 8009e94:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 8009e96:	e051      	b.n	8009f3c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	687a      	ldr	r2, [r7, #4]
 8009e9c:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8009e9e:	e04d      	b.n	8009f3c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	687a      	ldr	r2, [r7, #4]
 8009ea4:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8009ea6:	e049      	b.n	8009f3c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	687a      	ldr	r2, [r7, #4]
 8009eac:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8009eae:	e045      	b.n	8009f3c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	687a      	ldr	r2, [r7, #4]
 8009eb4:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8009eb6:	e041      	b.n	8009f3c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	687a      	ldr	r2, [r7, #4]
 8009ebc:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8009ebe:	e03d      	b.n	8009f3c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	687a      	ldr	r2, [r7, #4]
 8009ec4:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8009ec6:	e039      	b.n	8009f3c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	687a      	ldr	r2, [r7, #4]
 8009ecc:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8009ece:	e035      	b.n	8009f3c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	687a      	ldr	r2, [r7, #4]
 8009ed4:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8009ed6:	e031      	b.n	8009f3c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	687a      	ldr	r2, [r7, #4]
 8009edc:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8009ede:	e02d      	b.n	8009f3c <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ee4:	f043 0220 	orr.w	r2, r3, #32
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 8009eec:	2301      	movs	r3, #1
 8009eee:	75fb      	strb	r3, [r7, #23]
        break;
 8009ef0:	e024      	b.n	8009f3c <HAL_UART_RegisterCallback+0x138>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009ef8:	b2db      	uxtb	r3, r3
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d116      	bne.n	8009f2c <HAL_UART_RegisterCallback+0x128>
  {
    switch (CallbackID)
 8009efe:	7afb      	ldrb	r3, [r7, #11]
 8009f00:	2b0b      	cmp	r3, #11
 8009f02:	d002      	beq.n	8009f0a <HAL_UART_RegisterCallback+0x106>
 8009f04:	2b0c      	cmp	r3, #12
 8009f06:	d004      	beq.n	8009f12 <HAL_UART_RegisterCallback+0x10e>
 8009f08:	e007      	b.n	8009f1a <HAL_UART_RegisterCallback+0x116>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	687a      	ldr	r2, [r7, #4]
 8009f0e:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8009f10:	e014      	b.n	8009f3c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	687a      	ldr	r2, [r7, #4]
 8009f16:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8009f18:	e010      	b.n	8009f3c <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f1e:	f043 0220 	orr.w	r2, r3, #32
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 8009f26:	2301      	movs	r3, #1
 8009f28:	75fb      	strb	r3, [r7, #23]
        break;
 8009f2a:	e007      	b.n	8009f3c <HAL_UART_RegisterCallback+0x138>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f30:	f043 0220 	orr.w	r2, r3, #32
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return error status */
    status =  HAL_ERROR;
 8009f38:	2301      	movs	r3, #1
 8009f3a:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009f44:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f46:	4618      	mov	r0, r3
 8009f48:	371c      	adds	r7, #28
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f50:	4770      	bx	lr
 8009f52:	bf00      	nop

08009f54 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b084      	sub	sp, #16
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	60f8      	str	r0, [r7, #12]
 8009f5c:	60b9      	str	r1, [r7, #8]
 8009f5e:	4613      	mov	r3, r2
 8009f60:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009f68:	b2db      	uxtb	r3, r3
 8009f6a:	2b20      	cmp	r3, #32
 8009f6c:	d11d      	bne.n	8009faa <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f6e:	68bb      	ldr	r3, [r7, #8]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d002      	beq.n	8009f7a <HAL_UART_Receive_IT+0x26>
 8009f74:	88fb      	ldrh	r3, [r7, #6]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d101      	bne.n	8009f7e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009f7a:	2301      	movs	r3, #1
 8009f7c:	e016      	b.n	8009fac <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f84:	2b01      	cmp	r3, #1
 8009f86:	d101      	bne.n	8009f8c <HAL_UART_Receive_IT+0x38>
 8009f88:	2302      	movs	r3, #2
 8009f8a:	e00f      	b.n	8009fac <HAL_UART_Receive_IT+0x58>
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	2201      	movs	r2, #1
 8009f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	2200      	movs	r2, #0
 8009f98:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009f9a:	88fb      	ldrh	r3, [r7, #6]
 8009f9c:	461a      	mov	r2, r3
 8009f9e:	68b9      	ldr	r1, [r7, #8]
 8009fa0:	68f8      	ldr	r0, [r7, #12]
 8009fa2:	f000 fcf7 	bl	800a994 <UART_Start_Receive_IT>
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	e000      	b.n	8009fac <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009faa:	2302      	movs	r3, #2
  }
}
 8009fac:	4618      	mov	r0, r3
 8009fae:	3710      	adds	r7, #16
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	bd80      	pop	{r7, pc}

08009fb4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b08c      	sub	sp, #48	; 0x30
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	60f8      	str	r0, [r7, #12]
 8009fbc:	60b9      	str	r1, [r7, #8]
 8009fbe:	4613      	mov	r3, r2
 8009fc0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009fc8:	b2db      	uxtb	r3, r3
 8009fca:	2b20      	cmp	r3, #32
 8009fcc:	d165      	bne.n	800a09a <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8009fce:	68bb      	ldr	r3, [r7, #8]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d002      	beq.n	8009fda <HAL_UART_Transmit_DMA+0x26>
 8009fd4:	88fb      	ldrh	r3, [r7, #6]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d101      	bne.n	8009fde <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8009fda:	2301      	movs	r3, #1
 8009fdc:	e05e      	b.n	800a09c <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009fe4:	2b01      	cmp	r3, #1
 8009fe6:	d101      	bne.n	8009fec <HAL_UART_Transmit_DMA+0x38>
 8009fe8:	2302      	movs	r3, #2
 8009fea:	e057      	b.n	800a09c <HAL_UART_Transmit_DMA+0xe8>
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	2201      	movs	r2, #1
 8009ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8009ff4:	68ba      	ldr	r2, [r7, #8]
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	88fa      	ldrh	r2, [r7, #6]
 8009ffe:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	88fa      	ldrh	r2, [r7, #6]
 800a004:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	2200      	movs	r2, #0
 800a00a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	2221      	movs	r2, #33	; 0x21
 800a010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a018:	4a22      	ldr	r2, [pc, #136]	; (800a0a4 <HAL_UART_Transmit_DMA+0xf0>)
 800a01a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a020:	4a21      	ldr	r2, [pc, #132]	; (800a0a8 <HAL_UART_Transmit_DMA+0xf4>)
 800a022:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a028:	4a20      	ldr	r2, [pc, #128]	; (800a0ac <HAL_UART_Transmit_DMA+0xf8>)
 800a02a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a030:	2200      	movs	r2, #0
 800a032:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800a034:	f107 0308 	add.w	r3, r7, #8
 800a038:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800a03e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a040:	6819      	ldr	r1, [r3, #0]
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	3304      	adds	r3, #4
 800a048:	461a      	mov	r2, r3
 800a04a:	88fb      	ldrh	r3, [r7, #6]
 800a04c:	f7fc f812 	bl	8006074 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a058:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	2200      	movs	r2, #0
 800a05e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	3314      	adds	r3, #20
 800a068:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a06a:	69bb      	ldr	r3, [r7, #24]
 800a06c:	e853 3f00 	ldrex	r3, [r3]
 800a070:	617b      	str	r3, [r7, #20]
   return(result);
 800a072:	697b      	ldr	r3, [r7, #20]
 800a074:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a078:	62bb      	str	r3, [r7, #40]	; 0x28
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	3314      	adds	r3, #20
 800a080:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a082:	627a      	str	r2, [r7, #36]	; 0x24
 800a084:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a086:	6a39      	ldr	r1, [r7, #32]
 800a088:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a08a:	e841 2300 	strex	r3, r2, [r1]
 800a08e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a090:	69fb      	ldr	r3, [r7, #28]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d1e5      	bne.n	800a062 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800a096:	2300      	movs	r3, #0
 800a098:	e000      	b.n	800a09c <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800a09a:	2302      	movs	r3, #2
  }
}
 800a09c:	4618      	mov	r0, r3
 800a09e:	3730      	adds	r7, #48	; 0x30
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bd80      	pop	{r7, pc}
 800a0a4:	0800a845 	.word	0x0800a845
 800a0a8:	0800a8e1 	.word	0x0800a8e1
 800a0ac:	0800a8ff 	.word	0x0800a8ff

0800a0b0 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b09a      	sub	sp, #104	; 0x68
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	330c      	adds	r3, #12
 800a0be:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a0c2:	e853 3f00 	ldrex	r3, [r3]
 800a0c6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800a0c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a0ca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a0ce:	667b      	str	r3, [r7, #100]	; 0x64
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	330c      	adds	r3, #12
 800a0d6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a0d8:	657a      	str	r2, [r7, #84]	; 0x54
 800a0da:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0dc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a0de:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a0e0:	e841 2300 	strex	r3, r2, [r1]
 800a0e4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a0e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d1e5      	bne.n	800a0b8 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	3314      	adds	r3, #20
 800a0f2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0f6:	e853 3f00 	ldrex	r3, [r3]
 800a0fa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a0fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0fe:	f023 0301 	bic.w	r3, r3, #1
 800a102:	663b      	str	r3, [r7, #96]	; 0x60
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	3314      	adds	r3, #20
 800a10a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a10c:	643a      	str	r2, [r7, #64]	; 0x40
 800a10e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a110:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a112:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a114:	e841 2300 	strex	r3, r2, [r1]
 800a118:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a11a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d1e5      	bne.n	800a0ec <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a124:	2b01      	cmp	r3, #1
 800a126:	d119      	bne.n	800a15c <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	330c      	adds	r3, #12
 800a12e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a130:	6a3b      	ldr	r3, [r7, #32]
 800a132:	e853 3f00 	ldrex	r3, [r3]
 800a136:	61fb      	str	r3, [r7, #28]
   return(result);
 800a138:	69fb      	ldr	r3, [r7, #28]
 800a13a:	f023 0310 	bic.w	r3, r3, #16
 800a13e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	330c      	adds	r3, #12
 800a146:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a148:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a14a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a14c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a14e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a150:	e841 2300 	strex	r3, r2, [r1]
 800a154:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d1e5      	bne.n	800a128 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	695b      	ldr	r3, [r3, #20]
 800a162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a166:	2b40      	cmp	r3, #64	; 0x40
 800a168:	d136      	bne.n	800a1d8 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	3314      	adds	r3, #20
 800a170:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	e853 3f00 	ldrex	r3, [r3]
 800a178:	60bb      	str	r3, [r7, #8]
   return(result);
 800a17a:	68bb      	ldr	r3, [r7, #8]
 800a17c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a180:	65bb      	str	r3, [r7, #88]	; 0x58
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	3314      	adds	r3, #20
 800a188:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a18a:	61ba      	str	r2, [r7, #24]
 800a18c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a18e:	6979      	ldr	r1, [r7, #20]
 800a190:	69ba      	ldr	r2, [r7, #24]
 800a192:	e841 2300 	strex	r3, r2, [r1]
 800a196:	613b      	str	r3, [r7, #16]
   return(result);
 800a198:	693b      	ldr	r3, [r7, #16]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d1e5      	bne.n	800a16a <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d018      	beq.n	800a1d8 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	f7fb ffb6 	bl	8006124 <HAL_DMA_Abort>
 800a1b8:	4603      	mov	r3, r0
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d00c      	beq.n	800a1d8 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f7fc f9ca 	bl	800655c <HAL_DMA_GetError>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	2b20      	cmp	r3, #32
 800a1cc:	d104      	bne.n	800a1d8 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2210      	movs	r2, #16
 800a1d2:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 800a1d4:	2303      	movs	r3, #3
 800a1d6:	e00a      	b.n	800a1ee <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	2220      	movs	r2, #32
 800a1e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800a1ec:	2300      	movs	r3, #0
}
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	3768      	adds	r7, #104	; 0x68
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	bd80      	pop	{r7, pc}
	...

0800a1f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b0ba      	sub	sp, #232	; 0xe8
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	68db      	ldr	r3, [r3, #12]
 800a210:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	695b      	ldr	r3, [r3, #20]
 800a21a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a21e:	2300      	movs	r3, #0
 800a220:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a224:	2300      	movs	r3, #0
 800a226:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a22a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a22e:	f003 030f 	and.w	r3, r3, #15
 800a232:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a236:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d10f      	bne.n	800a25e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a23e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a242:	f003 0320 	and.w	r3, r3, #32
 800a246:	2b00      	cmp	r3, #0
 800a248:	d009      	beq.n	800a25e <HAL_UART_IRQHandler+0x66>
 800a24a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a24e:	f003 0320 	and.w	r3, r3, #32
 800a252:	2b00      	cmp	r3, #0
 800a254:	d003      	beq.n	800a25e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a256:	6878      	ldr	r0, [r7, #4]
 800a258:	f000 fce3 	bl	800ac22 <UART_Receive_IT>
      return;
 800a25c:	e25b      	b.n	800a716 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a25e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a262:	2b00      	cmp	r3, #0
 800a264:	f000 80e1 	beq.w	800a42a <HAL_UART_IRQHandler+0x232>
 800a268:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a26c:	f003 0301 	and.w	r3, r3, #1
 800a270:	2b00      	cmp	r3, #0
 800a272:	d106      	bne.n	800a282 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a274:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a278:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	f000 80d4 	beq.w	800a42a <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a286:	f003 0301 	and.w	r3, r3, #1
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d00b      	beq.n	800a2a6 <HAL_UART_IRQHandler+0xae>
 800a28e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a296:	2b00      	cmp	r3, #0
 800a298:	d005      	beq.n	800a2a6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a29e:	f043 0201 	orr.w	r2, r3, #1
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a2a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a2aa:	f003 0304 	and.w	r3, r3, #4
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d00b      	beq.n	800a2ca <HAL_UART_IRQHandler+0xd2>
 800a2b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a2b6:	f003 0301 	and.w	r3, r3, #1
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d005      	beq.n	800a2ca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2c2:	f043 0202 	orr.w	r2, r3, #2
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a2ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a2ce:	f003 0302 	and.w	r3, r3, #2
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d00b      	beq.n	800a2ee <HAL_UART_IRQHandler+0xf6>
 800a2d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a2da:	f003 0301 	and.w	r3, r3, #1
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d005      	beq.n	800a2ee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2e6:	f043 0204 	orr.w	r2, r3, #4
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a2ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a2f2:	f003 0308 	and.w	r3, r3, #8
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d011      	beq.n	800a31e <HAL_UART_IRQHandler+0x126>
 800a2fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a2fe:	f003 0320 	and.w	r3, r3, #32
 800a302:	2b00      	cmp	r3, #0
 800a304:	d105      	bne.n	800a312 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a306:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a30a:	f003 0301 	and.w	r3, r3, #1
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d005      	beq.n	800a31e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a316:	f043 0208 	orr.w	r2, r3, #8
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a322:	2b00      	cmp	r3, #0
 800a324:	f000 81f2 	beq.w	800a70c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a328:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a32c:	f003 0320 	and.w	r3, r3, #32
 800a330:	2b00      	cmp	r3, #0
 800a332:	d008      	beq.n	800a346 <HAL_UART_IRQHandler+0x14e>
 800a334:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a338:	f003 0320 	and.w	r3, r3, #32
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d002      	beq.n	800a346 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a340:	6878      	ldr	r0, [r7, #4]
 800a342:	f000 fc6e 	bl	800ac22 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	695b      	ldr	r3, [r3, #20]
 800a34c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a350:	2b40      	cmp	r3, #64	; 0x40
 800a352:	bf0c      	ite	eq
 800a354:	2301      	moveq	r3, #1
 800a356:	2300      	movne	r3, #0
 800a358:	b2db      	uxtb	r3, r3
 800a35a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a362:	f003 0308 	and.w	r3, r3, #8
 800a366:	2b00      	cmp	r3, #0
 800a368:	d103      	bne.n	800a372 <HAL_UART_IRQHandler+0x17a>
 800a36a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d051      	beq.n	800a416 <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a372:	6878      	ldr	r0, [r7, #4]
 800a374:	f000 fb74 	bl	800aa60 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	695b      	ldr	r3, [r3, #20]
 800a37e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a382:	2b40      	cmp	r3, #64	; 0x40
 800a384:	d142      	bne.n	800a40c <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	3314      	adds	r3, #20
 800a38c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a390:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a394:	e853 3f00 	ldrex	r3, [r3]
 800a398:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a39c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a3a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a3a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	3314      	adds	r3, #20
 800a3ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a3b2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a3b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a3be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a3c2:	e841 2300 	strex	r3, r2, [r1]
 800a3c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a3ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d1d9      	bne.n	800a386 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d013      	beq.n	800a402 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3de:	4a7f      	ldr	r2, [pc, #508]	; (800a5dc <HAL_UART_IRQHandler+0x3e4>)
 800a3e0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	f7fb ff0c 	bl	8006204 <HAL_DMA_Abort_IT>
 800a3ec:	4603      	mov	r3, r0
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d019      	beq.n	800a426 <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3f8:	687a      	ldr	r2, [r7, #4]
 800a3fa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a3fc:	4610      	mov	r0, r2
 800a3fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a400:	e011      	b.n	800a426 <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a406:	6878      	ldr	r0, [r7, #4]
 800a408:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a40a:	e00c      	b.n	800a426 <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a410:	6878      	ldr	r0, [r7, #4]
 800a412:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a414:	e007      	b.n	800a426 <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	2200      	movs	r2, #0
 800a422:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800a424:	e172      	b.n	800a70c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a426:	bf00      	nop
    return;
 800a428:	e170      	b.n	800a70c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a42e:	2b01      	cmp	r3, #1
 800a430:	f040 814c 	bne.w	800a6cc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a434:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a438:	f003 0310 	and.w	r3, r3, #16
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	f000 8145 	beq.w	800a6cc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a442:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a446:	f003 0310 	and.w	r3, r3, #16
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	f000 813e 	beq.w	800a6cc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a450:	2300      	movs	r3, #0
 800a452:	60bb      	str	r3, [r7, #8]
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	60bb      	str	r3, [r7, #8]
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	685b      	ldr	r3, [r3, #4]
 800a462:	60bb      	str	r3, [r7, #8]
 800a464:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	695b      	ldr	r3, [r3, #20]
 800a46c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a470:	2b40      	cmp	r3, #64	; 0x40
 800a472:	f040 80b5 	bne.w	800a5e0 <HAL_UART_IRQHandler+0x3e8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	685b      	ldr	r3, [r3, #4]
 800a47e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a482:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a486:	2b00      	cmp	r3, #0
 800a488:	f000 8142 	beq.w	800a710 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a490:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a494:	429a      	cmp	r2, r3
 800a496:	f080 813b 	bcs.w	800a710 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a4a0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4a6:	69db      	ldr	r3, [r3, #28]
 800a4a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a4ac:	f000 8088 	beq.w	800a5c0 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	330c      	adds	r3, #12
 800a4b6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a4be:	e853 3f00 	ldrex	r3, [r3]
 800a4c2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a4c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a4ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a4ce:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	330c      	adds	r3, #12
 800a4d8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a4dc:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a4e0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4e4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a4e8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a4ec:	e841 2300 	strex	r3, r2, [r1]
 800a4f0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a4f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d1d9      	bne.n	800a4b0 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	3314      	adds	r3, #20
 800a502:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a504:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a506:	e853 3f00 	ldrex	r3, [r3]
 800a50a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a50c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a50e:	f023 0301 	bic.w	r3, r3, #1
 800a512:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	3314      	adds	r3, #20
 800a51c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a520:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a524:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a526:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a528:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a52c:	e841 2300 	strex	r3, r2, [r1]
 800a530:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a532:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a534:	2b00      	cmp	r3, #0
 800a536:	d1e1      	bne.n	800a4fc <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	3314      	adds	r3, #20
 800a53e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a540:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a542:	e853 3f00 	ldrex	r3, [r3]
 800a546:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a548:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a54a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a54e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	3314      	adds	r3, #20
 800a558:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a55c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a55e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a560:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a562:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a564:	e841 2300 	strex	r3, r2, [r1]
 800a568:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a56a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d1e3      	bne.n	800a538 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2220      	movs	r2, #32
 800a574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2200      	movs	r2, #0
 800a57c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	330c      	adds	r3, #12
 800a584:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a586:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a588:	e853 3f00 	ldrex	r3, [r3]
 800a58c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a58e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a590:	f023 0310 	bic.w	r3, r3, #16
 800a594:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	330c      	adds	r3, #12
 800a59e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a5a2:	65ba      	str	r2, [r7, #88]	; 0x58
 800a5a4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5a6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a5a8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a5aa:	e841 2300 	strex	r3, r2, [r1]
 800a5ae:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a5b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d1e3      	bne.n	800a57e <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	f7fb fdb2 	bl	8006124 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a5c4:	687a      	ldr	r2, [r7, #4]
 800a5c6:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 800a5c8:	687a      	ldr	r2, [r7, #4]
 800a5ca:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 800a5cc:	b292      	uxth	r2, r2
 800a5ce:	1a8a      	subs	r2, r1, r2
 800a5d0:	b292      	uxth	r2, r2
 800a5d2:	4611      	mov	r1, r2
 800a5d4:	6878      	ldr	r0, [r7, #4]
 800a5d6:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a5d8:	e09a      	b.n	800a710 <HAL_UART_IRQHandler+0x518>
 800a5da:	bf00      	nop
 800a5dc:	0800ab27 	.word	0x0800ab27
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a5e8:	b29b      	uxth	r3, r3
 800a5ea:	1ad3      	subs	r3, r2, r3
 800a5ec:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a5f4:	b29b      	uxth	r3, r3
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	f000 808c 	beq.w	800a714 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800a5fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a600:	2b00      	cmp	r3, #0
 800a602:	f000 8087 	beq.w	800a714 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	330c      	adds	r3, #12
 800a60c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a60e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a610:	e853 3f00 	ldrex	r3, [r3]
 800a614:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a616:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a618:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a61c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	330c      	adds	r3, #12
 800a626:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a62a:	647a      	str	r2, [r7, #68]	; 0x44
 800a62c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a62e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a630:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a632:	e841 2300 	strex	r3, r2, [r1]
 800a636:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a638:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d1e3      	bne.n	800a606 <HAL_UART_IRQHandler+0x40e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	3314      	adds	r3, #20
 800a644:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a648:	e853 3f00 	ldrex	r3, [r3]
 800a64c:	623b      	str	r3, [r7, #32]
   return(result);
 800a64e:	6a3b      	ldr	r3, [r7, #32]
 800a650:	f023 0301 	bic.w	r3, r3, #1
 800a654:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	3314      	adds	r3, #20
 800a65e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a662:	633a      	str	r2, [r7, #48]	; 0x30
 800a664:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a666:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a668:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a66a:	e841 2300 	strex	r3, r2, [r1]
 800a66e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a672:	2b00      	cmp	r3, #0
 800a674:	d1e3      	bne.n	800a63e <HAL_UART_IRQHandler+0x446>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2220      	movs	r2, #32
 800a67a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2200      	movs	r2, #0
 800a682:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	330c      	adds	r3, #12
 800a68a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a68c:	693b      	ldr	r3, [r7, #16]
 800a68e:	e853 3f00 	ldrex	r3, [r3]
 800a692:	60fb      	str	r3, [r7, #12]
   return(result);
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	f023 0310 	bic.w	r3, r3, #16
 800a69a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	330c      	adds	r3, #12
 800a6a4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a6a8:	61fa      	str	r2, [r7, #28]
 800a6aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ac:	69b9      	ldr	r1, [r7, #24]
 800a6ae:	69fa      	ldr	r2, [r7, #28]
 800a6b0:	e841 2300 	strex	r3, r2, [r1]
 800a6b4:	617b      	str	r3, [r7, #20]
   return(result);
 800a6b6:	697b      	ldr	r3, [r7, #20]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d1e3      	bne.n	800a684 <HAL_UART_IRQHandler+0x48c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a6c0:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 800a6c4:	4611      	mov	r1, r2
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a6ca:	e023      	b.n	800a714 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a6cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a6d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d009      	beq.n	800a6ec <HAL_UART_IRQHandler+0x4f4>
 800a6d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a6dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d003      	beq.n	800a6ec <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f000 fa33 	bl	800ab50 <UART_Transmit_IT>
    return;
 800a6ea:	e014      	b.n	800a716 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a6ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a6f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d00e      	beq.n	800a716 <HAL_UART_IRQHandler+0x51e>
 800a6f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a6fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a700:	2b00      	cmp	r3, #0
 800a702:	d008      	beq.n	800a716 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800a704:	6878      	ldr	r0, [r7, #4]
 800a706:	f000 fa73 	bl	800abf0 <UART_EndTransmit_IT>
    return;
 800a70a:	e004      	b.n	800a716 <HAL_UART_IRQHandler+0x51e>
    return;
 800a70c:	bf00      	nop
 800a70e:	e002      	b.n	800a716 <HAL_UART_IRQHandler+0x51e>
      return;
 800a710:	bf00      	nop
 800a712:	e000      	b.n	800a716 <HAL_UART_IRQHandler+0x51e>
      return;
 800a714:	bf00      	nop
  }
}
 800a716:	37e8      	adds	r7, #232	; 0xe8
 800a718:	46bd      	mov	sp, r7
 800a71a:	bd80      	pop	{r7, pc}

0800a71c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a71c:	b480      	push	{r7}
 800a71e:	b083      	sub	sp, #12
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a724:	bf00      	nop
 800a726:	370c      	adds	r7, #12
 800a728:	46bd      	mov	sp, r7
 800a72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72e:	4770      	bx	lr

0800a730 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a730:	b480      	push	{r7}
 800a732:	b083      	sub	sp, #12
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800a738:	bf00      	nop
 800a73a:	370c      	adds	r7, #12
 800a73c:	46bd      	mov	sp, r7
 800a73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a742:	4770      	bx	lr

0800a744 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a744:	b480      	push	{r7}
 800a746:	b083      	sub	sp, #12
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a74c:	bf00      	nop
 800a74e:	370c      	adds	r7, #12
 800a750:	46bd      	mov	sp, r7
 800a752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a756:	4770      	bx	lr

0800a758 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a758:	b480      	push	{r7}
 800a75a:	b083      	sub	sp, #12
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800a760:	bf00      	nop
 800a762:	370c      	adds	r7, #12
 800a764:	46bd      	mov	sp, r7
 800a766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76a:	4770      	bx	lr

0800a76c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a76c:	b480      	push	{r7}
 800a76e:	b083      	sub	sp, #12
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a774:	bf00      	nop
 800a776:	370c      	adds	r7, #12
 800a778:	46bd      	mov	sp, r7
 800a77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77e:	4770      	bx	lr

0800a780 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800a780:	b480      	push	{r7}
 800a782:	b083      	sub	sp, #12
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800a788:	bf00      	nop
 800a78a:	370c      	adds	r7, #12
 800a78c:	46bd      	mov	sp, r7
 800a78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a792:	4770      	bx	lr

0800a794 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800a794:	b480      	push	{r7}
 800a796:	b083      	sub	sp, #12
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800a79c:	bf00      	nop
 800a79e:	370c      	adds	r7, #12
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a6:	4770      	bx	lr

0800a7a8 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800a7a8:	b480      	push	{r7}
 800a7aa:	b083      	sub	sp, #12
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800a7b0:	bf00      	nop
 800a7b2:	370c      	adds	r7, #12
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ba:	4770      	bx	lr

0800a7bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a7bc:	b480      	push	{r7}
 800a7be:	b083      	sub	sp, #12
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
 800a7c4:	460b      	mov	r3, r1
 800a7c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a7c8:	bf00      	nop
 800a7ca:	370c      	adds	r7, #12
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d2:	4770      	bx	lr

0800a7d4 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	b083      	sub	sp, #12
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	4a10      	ldr	r2, [pc, #64]	; (800a820 <UART_InitCallbacksToDefault+0x4c>)
 800a7e0:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	4a0f      	ldr	r2, [pc, #60]	; (800a824 <UART_InitCallbacksToDefault+0x50>)
 800a7e6:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	4a0f      	ldr	r2, [pc, #60]	; (800a828 <UART_InitCallbacksToDefault+0x54>)
 800a7ec:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	4a0e      	ldr	r2, [pc, #56]	; (800a82c <UART_InitCallbacksToDefault+0x58>)
 800a7f2:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	4a0e      	ldr	r2, [pc, #56]	; (800a830 <UART_InitCallbacksToDefault+0x5c>)
 800a7f8:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	4a0d      	ldr	r2, [pc, #52]	; (800a834 <UART_InitCallbacksToDefault+0x60>)
 800a7fe:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	4a0d      	ldr	r2, [pc, #52]	; (800a838 <UART_InitCallbacksToDefault+0x64>)
 800a804:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	4a0c      	ldr	r2, [pc, #48]	; (800a83c <UART_InitCallbacksToDefault+0x68>)
 800a80a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	4a0c      	ldr	r2, [pc, #48]	; (800a840 <UART_InitCallbacksToDefault+0x6c>)
 800a810:	669a      	str	r2, [r3, #104]	; 0x68

}
 800a812:	bf00      	nop
 800a814:	370c      	adds	r7, #12
 800a816:	46bd      	mov	sp, r7
 800a818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81c:	4770      	bx	lr
 800a81e:	bf00      	nop
 800a820:	0800a731 	.word	0x0800a731
 800a824:	0800a71d 	.word	0x0800a71d
 800a828:	0800a759 	.word	0x0800a759
 800a82c:	0800a745 	.word	0x0800a745
 800a830:	0800a76d 	.word	0x0800a76d
 800a834:	0800a781 	.word	0x0800a781
 800a838:	0800a795 	.word	0x0800a795
 800a83c:	0800a7a9 	.word	0x0800a7a9
 800a840:	0800a7bd 	.word	0x0800a7bd

0800a844 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b090      	sub	sp, #64	; 0x40
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a850:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d137      	bne.n	800a8d0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800a860:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a862:	2200      	movs	r2, #0
 800a864:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a866:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	3314      	adds	r3, #20
 800a86c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a86e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a870:	e853 3f00 	ldrex	r3, [r3]
 800a874:	623b      	str	r3, [r7, #32]
   return(result);
 800a876:	6a3b      	ldr	r3, [r7, #32]
 800a878:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a87c:	63bb      	str	r3, [r7, #56]	; 0x38
 800a87e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	3314      	adds	r3, #20
 800a884:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a886:	633a      	str	r2, [r7, #48]	; 0x30
 800a888:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a88a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a88c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a88e:	e841 2300 	strex	r3, r2, [r1]
 800a892:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a896:	2b00      	cmp	r3, #0
 800a898:	d1e5      	bne.n	800a866 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a89a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	330c      	adds	r3, #12
 800a8a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8a2:	693b      	ldr	r3, [r7, #16]
 800a8a4:	e853 3f00 	ldrex	r3, [r3]
 800a8a8:	60fb      	str	r3, [r7, #12]
   return(result);
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8b0:	637b      	str	r3, [r7, #52]	; 0x34
 800a8b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	330c      	adds	r3, #12
 800a8b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a8ba:	61fa      	str	r2, [r7, #28]
 800a8bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8be:	69b9      	ldr	r1, [r7, #24]
 800a8c0:	69fa      	ldr	r2, [r7, #28]
 800a8c2:	e841 2300 	strex	r3, r2, [r1]
 800a8c6:	617b      	str	r3, [r7, #20]
   return(result);
 800a8c8:	697b      	ldr	r3, [r7, #20]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d1e5      	bne.n	800a89a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a8ce:	e003      	b.n	800a8d8 <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 800a8d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a8d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a8d4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a8d6:	4798      	blx	r3
}
 800a8d8:	bf00      	nop
 800a8da:	3740      	adds	r7, #64	; 0x40
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}

0800a8e0 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b084      	sub	sp, #16
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8ec:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8f2:	68f8      	ldr	r0, [r7, #12]
 800a8f4:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a8f6:	bf00      	nop
 800a8f8:	3710      	adds	r7, #16
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bd80      	pop	{r7, pc}

0800a8fe <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a8fe:	b580      	push	{r7, lr}
 800a900:	b084      	sub	sp, #16
 800a902:	af00      	add	r7, sp, #0
 800a904:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a906:	2300      	movs	r3, #0
 800a908:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a90e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	695b      	ldr	r3, [r3, #20]
 800a916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a91a:	2b80      	cmp	r3, #128	; 0x80
 800a91c:	bf0c      	ite	eq
 800a91e:	2301      	moveq	r3, #1
 800a920:	2300      	movne	r3, #0
 800a922:	b2db      	uxtb	r3, r3
 800a924:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a926:	68bb      	ldr	r3, [r7, #8]
 800a928:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a92c:	b2db      	uxtb	r3, r3
 800a92e:	2b21      	cmp	r3, #33	; 0x21
 800a930:	d108      	bne.n	800a944 <UART_DMAError+0x46>
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	2b00      	cmp	r3, #0
 800a936:	d005      	beq.n	800a944 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	2200      	movs	r2, #0
 800a93c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a93e:	68b8      	ldr	r0, [r7, #8]
 800a940:	f000 f866 	bl	800aa10 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	695b      	ldr	r3, [r3, #20]
 800a94a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a94e:	2b40      	cmp	r3, #64	; 0x40
 800a950:	bf0c      	ite	eq
 800a952:	2301      	moveq	r3, #1
 800a954:	2300      	movne	r3, #0
 800a956:	b2db      	uxtb	r3, r3
 800a958:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a95a:	68bb      	ldr	r3, [r7, #8]
 800a95c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a960:	b2db      	uxtb	r3, r3
 800a962:	2b22      	cmp	r3, #34	; 0x22
 800a964:	d108      	bne.n	800a978 <UART_DMAError+0x7a>
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d005      	beq.n	800a978 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a96c:	68bb      	ldr	r3, [r7, #8]
 800a96e:	2200      	movs	r2, #0
 800a970:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a972:	68b8      	ldr	r0, [r7, #8]
 800a974:	f000 f874 	bl	800aa60 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a978:	68bb      	ldr	r3, [r7, #8]
 800a97a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a97c:	f043 0210 	orr.w	r2, r3, #16
 800a980:	68bb      	ldr	r3, [r7, #8]
 800a982:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800a984:	68bb      	ldr	r3, [r7, #8]
 800a986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a988:	68b8      	ldr	r0, [r7, #8]
 800a98a:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a98c:	bf00      	nop
 800a98e:	3710      	adds	r7, #16
 800a990:	46bd      	mov	sp, r7
 800a992:	bd80      	pop	{r7, pc}

0800a994 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a994:	b480      	push	{r7}
 800a996:	b085      	sub	sp, #20
 800a998:	af00      	add	r7, sp, #0
 800a99a:	60f8      	str	r0, [r7, #12]
 800a99c:	60b9      	str	r1, [r7, #8]
 800a99e:	4613      	mov	r3, r2
 800a9a0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	68ba      	ldr	r2, [r7, #8]
 800a9a6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	88fa      	ldrh	r2, [r7, #6]
 800a9ac:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	88fa      	ldrh	r2, [r7, #6]
 800a9b2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	2222      	movs	r2, #34	; 0x22
 800a9be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	691b      	ldr	r3, [r3, #16]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d007      	beq.n	800a9e2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	68da      	ldr	r2, [r3, #12]
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a9e0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	695a      	ldr	r2, [r3, #20]
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	f042 0201 	orr.w	r2, r2, #1
 800a9f0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	68da      	ldr	r2, [r3, #12]
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	f042 0220 	orr.w	r2, r2, #32
 800aa00:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800aa02:	2300      	movs	r3, #0
}
 800aa04:	4618      	mov	r0, r3
 800aa06:	3714      	adds	r7, #20
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0e:	4770      	bx	lr

0800aa10 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800aa10:	b480      	push	{r7}
 800aa12:	b089      	sub	sp, #36	; 0x24
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	330c      	adds	r3, #12
 800aa1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	e853 3f00 	ldrex	r3, [r3]
 800aa26:	60bb      	str	r3, [r7, #8]
   return(result);
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800aa2e:	61fb      	str	r3, [r7, #28]
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	330c      	adds	r3, #12
 800aa36:	69fa      	ldr	r2, [r7, #28]
 800aa38:	61ba      	str	r2, [r7, #24]
 800aa3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa3c:	6979      	ldr	r1, [r7, #20]
 800aa3e:	69ba      	ldr	r2, [r7, #24]
 800aa40:	e841 2300 	strex	r3, r2, [r1]
 800aa44:	613b      	str	r3, [r7, #16]
   return(result);
 800aa46:	693b      	ldr	r3, [r7, #16]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d1e5      	bne.n	800aa18 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2220      	movs	r2, #32
 800aa50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800aa54:	bf00      	nop
 800aa56:	3724      	adds	r7, #36	; 0x24
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5e:	4770      	bx	lr

0800aa60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aa60:	b480      	push	{r7}
 800aa62:	b095      	sub	sp, #84	; 0x54
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	330c      	adds	r3, #12
 800aa6e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa72:	e853 3f00 	ldrex	r3, [r3]
 800aa76:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800aa78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa7a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800aa7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	330c      	adds	r3, #12
 800aa86:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800aa88:	643a      	str	r2, [r7, #64]	; 0x40
 800aa8a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa8c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800aa8e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800aa90:	e841 2300 	strex	r3, r2, [r1]
 800aa94:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800aa96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d1e5      	bne.n	800aa68 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	3314      	adds	r3, #20
 800aaa2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaa4:	6a3b      	ldr	r3, [r7, #32]
 800aaa6:	e853 3f00 	ldrex	r3, [r3]
 800aaaa:	61fb      	str	r3, [r7, #28]
   return(result);
 800aaac:	69fb      	ldr	r3, [r7, #28]
 800aaae:	f023 0301 	bic.w	r3, r3, #1
 800aab2:	64bb      	str	r3, [r7, #72]	; 0x48
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	3314      	adds	r3, #20
 800aaba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aabc:	62fa      	str	r2, [r7, #44]	; 0x2c
 800aabe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aac0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aac2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800aac4:	e841 2300 	strex	r3, r2, [r1]
 800aac8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800aaca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d1e5      	bne.n	800aa9c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aad4:	2b01      	cmp	r3, #1
 800aad6:	d119      	bne.n	800ab0c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	330c      	adds	r3, #12
 800aade:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	e853 3f00 	ldrex	r3, [r3]
 800aae6:	60bb      	str	r3, [r7, #8]
   return(result);
 800aae8:	68bb      	ldr	r3, [r7, #8]
 800aaea:	f023 0310 	bic.w	r3, r3, #16
 800aaee:	647b      	str	r3, [r7, #68]	; 0x44
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	330c      	adds	r3, #12
 800aaf6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800aaf8:	61ba      	str	r2, [r7, #24]
 800aafa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aafc:	6979      	ldr	r1, [r7, #20]
 800aafe:	69ba      	ldr	r2, [r7, #24]
 800ab00:	e841 2300 	strex	r3, r2, [r1]
 800ab04:	613b      	str	r3, [r7, #16]
   return(result);
 800ab06:	693b      	ldr	r3, [r7, #16]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d1e5      	bne.n	800aad8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2220      	movs	r2, #32
 800ab10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2200      	movs	r2, #0
 800ab18:	631a      	str	r2, [r3, #48]	; 0x30
}
 800ab1a:	bf00      	nop
 800ab1c:	3754      	adds	r7, #84	; 0x54
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab24:	4770      	bx	lr

0800ab26 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ab26:	b580      	push	{r7, lr}
 800ab28:	b084      	sub	sp, #16
 800ab2a:	af00      	add	r7, sp, #0
 800ab2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab32:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	2200      	movs	r2, #0
 800ab38:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab44:	68f8      	ldr	r0, [r7, #12]
 800ab46:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab48:	bf00      	nop
 800ab4a:	3710      	adds	r7, #16
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	bd80      	pop	{r7, pc}

0800ab50 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800ab50:	b480      	push	{r7}
 800ab52:	b085      	sub	sp, #20
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab5e:	b2db      	uxtb	r3, r3
 800ab60:	2b21      	cmp	r3, #33	; 0x21
 800ab62:	d13e      	bne.n	800abe2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	689b      	ldr	r3, [r3, #8]
 800ab68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab6c:	d114      	bne.n	800ab98 <UART_Transmit_IT+0x48>
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	691b      	ldr	r3, [r3, #16]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d110      	bne.n	800ab98 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6a1b      	ldr	r3, [r3, #32]
 800ab7a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	881b      	ldrh	r3, [r3, #0]
 800ab80:	461a      	mov	r2, r3
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ab8a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	6a1b      	ldr	r3, [r3, #32]
 800ab90:	1c9a      	adds	r2, r3, #2
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	621a      	str	r2, [r3, #32]
 800ab96:	e008      	b.n	800abaa <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	6a1b      	ldr	r3, [r3, #32]
 800ab9c:	1c59      	adds	r1, r3, #1
 800ab9e:	687a      	ldr	r2, [r7, #4]
 800aba0:	6211      	str	r1, [r2, #32]
 800aba2:	781a      	ldrb	r2, [r3, #0]
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800abae:	b29b      	uxth	r3, r3
 800abb0:	3b01      	subs	r3, #1
 800abb2:	b29b      	uxth	r3, r3
 800abb4:	687a      	ldr	r2, [r7, #4]
 800abb6:	4619      	mov	r1, r3
 800abb8:	84d1      	strh	r1, [r2, #38]	; 0x26
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d10f      	bne.n	800abde <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	68da      	ldr	r2, [r3, #12]
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800abcc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	68da      	ldr	r2, [r3, #12]
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800abdc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800abde:	2300      	movs	r3, #0
 800abe0:	e000      	b.n	800abe4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800abe2:	2302      	movs	r3, #2
  }
}
 800abe4:	4618      	mov	r0, r3
 800abe6:	3714      	adds	r7, #20
 800abe8:	46bd      	mov	sp, r7
 800abea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abee:	4770      	bx	lr

0800abf0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b082      	sub	sp, #8
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	68da      	ldr	r2, [r3, #12]
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac06:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2220      	movs	r2, #32
 800ac0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ac18:	2300      	movs	r3, #0
}
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	3708      	adds	r7, #8
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	bd80      	pop	{r7, pc}

0800ac22 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ac22:	b580      	push	{r7, lr}
 800ac24:	b08c      	sub	sp, #48	; 0x30
 800ac26:	af00      	add	r7, sp, #0
 800ac28:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ac30:	b2db      	uxtb	r3, r3
 800ac32:	2b22      	cmp	r3, #34	; 0x22
 800ac34:	f040 80ad 	bne.w	800ad92 <UART_Receive_IT+0x170>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	689b      	ldr	r3, [r3, #8]
 800ac3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac40:	d117      	bne.n	800ac72 <UART_Receive_IT+0x50>
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	691b      	ldr	r3, [r3, #16]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d113      	bne.n	800ac72 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac52:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	685b      	ldr	r3, [r3, #4]
 800ac5a:	b29b      	uxth	r3, r3
 800ac5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac60:	b29a      	uxth	r2, r3
 800ac62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac64:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac6a:	1c9a      	adds	r2, r3, #2
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	629a      	str	r2, [r3, #40]	; 0x28
 800ac70:	e026      	b.n	800acc0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac76:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800ac78:	2300      	movs	r3, #0
 800ac7a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	689b      	ldr	r3, [r3, #8]
 800ac80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac84:	d007      	beq.n	800ac96 <UART_Receive_IT+0x74>
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	689b      	ldr	r3, [r3, #8]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d10a      	bne.n	800aca4 <UART_Receive_IT+0x82>
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	691b      	ldr	r3, [r3, #16]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d106      	bne.n	800aca4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	685b      	ldr	r3, [r3, #4]
 800ac9c:	b2da      	uxtb	r2, r3
 800ac9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aca0:	701a      	strb	r2, [r3, #0]
 800aca2:	e008      	b.n	800acb6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	685b      	ldr	r3, [r3, #4]
 800acaa:	b2db      	uxtb	r3, r3
 800acac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800acb0:	b2da      	uxtb	r2, r3
 800acb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800acb4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acba:	1c5a      	adds	r2, r3, #1
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800acc4:	b29b      	uxth	r3, r3
 800acc6:	3b01      	subs	r3, #1
 800acc8:	b29b      	uxth	r3, r3
 800acca:	687a      	ldr	r2, [r7, #4]
 800accc:	4619      	mov	r1, r3
 800acce:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d15c      	bne.n	800ad8e <UART_Receive_IT+0x16c>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	68da      	ldr	r2, [r3, #12]
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	f022 0220 	bic.w	r2, r2, #32
 800ace2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	68da      	ldr	r2, [r3, #12]
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800acf2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	695a      	ldr	r2, [r3, #20]
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	f022 0201 	bic.w	r2, r2, #1
 800ad02:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2220      	movs	r2, #32
 800ad08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad10:	2b01      	cmp	r3, #1
 800ad12:	d136      	bne.n	800ad82 <UART_Receive_IT+0x160>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	2200      	movs	r2, #0
 800ad18:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	330c      	adds	r3, #12
 800ad20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad22:	697b      	ldr	r3, [r7, #20]
 800ad24:	e853 3f00 	ldrex	r3, [r3]
 800ad28:	613b      	str	r3, [r7, #16]
   return(result);
 800ad2a:	693b      	ldr	r3, [r7, #16]
 800ad2c:	f023 0310 	bic.w	r3, r3, #16
 800ad30:	627b      	str	r3, [r7, #36]	; 0x24
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	330c      	adds	r3, #12
 800ad38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad3a:	623a      	str	r2, [r7, #32]
 800ad3c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad3e:	69f9      	ldr	r1, [r7, #28]
 800ad40:	6a3a      	ldr	r2, [r7, #32]
 800ad42:	e841 2300 	strex	r3, r2, [r1]
 800ad46:	61bb      	str	r3, [r7, #24]
   return(result);
 800ad48:	69bb      	ldr	r3, [r7, #24]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d1e5      	bne.n	800ad1a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	f003 0310 	and.w	r3, r3, #16
 800ad58:	2b10      	cmp	r3, #16
 800ad5a:	d10a      	bne.n	800ad72 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	60fb      	str	r3, [r7, #12]
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	60fb      	str	r3, [r7, #12]
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	685b      	ldr	r3, [r3, #4]
 800ad6e:	60fb      	str	r3, [r7, #12]
 800ad70:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ad76:	687a      	ldr	r2, [r7, #4]
 800ad78:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800ad7a:	4611      	mov	r1, r2
 800ad7c:	6878      	ldr	r0, [r7, #4]
 800ad7e:	4798      	blx	r3
 800ad80:	e003      	b.n	800ad8a <UART_Receive_IT+0x168>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad86:	6878      	ldr	r0, [r7, #4]
 800ad88:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	e002      	b.n	800ad94 <UART_Receive_IT+0x172>
    }
    return HAL_OK;
 800ad8e:	2300      	movs	r3, #0
 800ad90:	e000      	b.n	800ad94 <UART_Receive_IT+0x172>
  }
  else
  {
    return HAL_BUSY;
 800ad92:	2302      	movs	r3, #2
  }
}
 800ad94:	4618      	mov	r0, r3
 800ad96:	3730      	adds	r7, #48	; 0x30
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}

0800ad9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ad9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ada0:	b0c0      	sub	sp, #256	; 0x100
 800ada2:	af00      	add	r7, sp, #0
 800ada4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ada8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	691b      	ldr	r3, [r3, #16]
 800adb0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800adb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adb8:	68d9      	ldr	r1, [r3, #12]
 800adba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adbe:	681a      	ldr	r2, [r3, #0]
 800adc0:	ea40 0301 	orr.w	r3, r0, r1
 800adc4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800adc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adca:	689a      	ldr	r2, [r3, #8]
 800adcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800add0:	691b      	ldr	r3, [r3, #16]
 800add2:	431a      	orrs	r2, r3
 800add4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800add8:	695b      	ldr	r3, [r3, #20]
 800adda:	431a      	orrs	r2, r3
 800addc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ade0:	69db      	ldr	r3, [r3, #28]
 800ade2:	4313      	orrs	r3, r2
 800ade4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800ade8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	68db      	ldr	r3, [r3, #12]
 800adf0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800adf4:	f021 010c 	bic.w	r1, r1, #12
 800adf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adfc:	681a      	ldr	r2, [r3, #0]
 800adfe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ae02:	430b      	orrs	r3, r1
 800ae04:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ae06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	695b      	ldr	r3, [r3, #20]
 800ae0e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800ae12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae16:	6999      	ldr	r1, [r3, #24]
 800ae18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae1c:	681a      	ldr	r2, [r3, #0]
 800ae1e:	ea40 0301 	orr.w	r3, r0, r1
 800ae22:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ae24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae28:	681a      	ldr	r2, [r3, #0]
 800ae2a:	4b8f      	ldr	r3, [pc, #572]	; (800b068 <UART_SetConfig+0x2cc>)
 800ae2c:	429a      	cmp	r2, r3
 800ae2e:	d005      	beq.n	800ae3c <UART_SetConfig+0xa0>
 800ae30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae34:	681a      	ldr	r2, [r3, #0]
 800ae36:	4b8d      	ldr	r3, [pc, #564]	; (800b06c <UART_SetConfig+0x2d0>)
 800ae38:	429a      	cmp	r2, r3
 800ae3a:	d104      	bne.n	800ae46 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ae3c:	f7fd fa6e 	bl	800831c <HAL_RCC_GetPCLK2Freq>
 800ae40:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800ae44:	e003      	b.n	800ae4e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ae46:	f7fd fa55 	bl	80082f4 <HAL_RCC_GetPCLK1Freq>
 800ae4a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ae4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae52:	69db      	ldr	r3, [r3, #28]
 800ae54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ae58:	f040 810c 	bne.w	800b074 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ae5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ae60:	2200      	movs	r2, #0
 800ae62:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ae66:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800ae6a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800ae6e:	4622      	mov	r2, r4
 800ae70:	462b      	mov	r3, r5
 800ae72:	1891      	adds	r1, r2, r2
 800ae74:	65b9      	str	r1, [r7, #88]	; 0x58
 800ae76:	415b      	adcs	r3, r3
 800ae78:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ae7a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800ae7e:	4621      	mov	r1, r4
 800ae80:	eb12 0801 	adds.w	r8, r2, r1
 800ae84:	4629      	mov	r1, r5
 800ae86:	eb43 0901 	adc.w	r9, r3, r1
 800ae8a:	f04f 0200 	mov.w	r2, #0
 800ae8e:	f04f 0300 	mov.w	r3, #0
 800ae92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ae96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ae9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ae9e:	4690      	mov	r8, r2
 800aea0:	4699      	mov	r9, r3
 800aea2:	4623      	mov	r3, r4
 800aea4:	eb18 0303 	adds.w	r3, r8, r3
 800aea8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800aeac:	462b      	mov	r3, r5
 800aeae:	eb49 0303 	adc.w	r3, r9, r3
 800aeb2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800aeb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aeba:	685b      	ldr	r3, [r3, #4]
 800aebc:	2200      	movs	r2, #0
 800aebe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800aec2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800aec6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800aeca:	460b      	mov	r3, r1
 800aecc:	18db      	adds	r3, r3, r3
 800aece:	653b      	str	r3, [r7, #80]	; 0x50
 800aed0:	4613      	mov	r3, r2
 800aed2:	eb42 0303 	adc.w	r3, r2, r3
 800aed6:	657b      	str	r3, [r7, #84]	; 0x54
 800aed8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800aedc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800aee0:	f7f5 fe5e 	bl	8000ba0 <__aeabi_uldivmod>
 800aee4:	4602      	mov	r2, r0
 800aee6:	460b      	mov	r3, r1
 800aee8:	4b61      	ldr	r3, [pc, #388]	; (800b070 <UART_SetConfig+0x2d4>)
 800aeea:	fba3 2302 	umull	r2, r3, r3, r2
 800aeee:	095b      	lsrs	r3, r3, #5
 800aef0:	011c      	lsls	r4, r3, #4
 800aef2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aef6:	2200      	movs	r2, #0
 800aef8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800aefc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800af00:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800af04:	4642      	mov	r2, r8
 800af06:	464b      	mov	r3, r9
 800af08:	1891      	adds	r1, r2, r2
 800af0a:	64b9      	str	r1, [r7, #72]	; 0x48
 800af0c:	415b      	adcs	r3, r3
 800af0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800af10:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800af14:	4641      	mov	r1, r8
 800af16:	eb12 0a01 	adds.w	sl, r2, r1
 800af1a:	4649      	mov	r1, r9
 800af1c:	eb43 0b01 	adc.w	fp, r3, r1
 800af20:	f04f 0200 	mov.w	r2, #0
 800af24:	f04f 0300 	mov.w	r3, #0
 800af28:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800af2c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800af30:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800af34:	4692      	mov	sl, r2
 800af36:	469b      	mov	fp, r3
 800af38:	4643      	mov	r3, r8
 800af3a:	eb1a 0303 	adds.w	r3, sl, r3
 800af3e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800af42:	464b      	mov	r3, r9
 800af44:	eb4b 0303 	adc.w	r3, fp, r3
 800af48:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800af4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af50:	685b      	ldr	r3, [r3, #4]
 800af52:	2200      	movs	r2, #0
 800af54:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800af58:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800af5c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800af60:	460b      	mov	r3, r1
 800af62:	18db      	adds	r3, r3, r3
 800af64:	643b      	str	r3, [r7, #64]	; 0x40
 800af66:	4613      	mov	r3, r2
 800af68:	eb42 0303 	adc.w	r3, r2, r3
 800af6c:	647b      	str	r3, [r7, #68]	; 0x44
 800af6e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800af72:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800af76:	f7f5 fe13 	bl	8000ba0 <__aeabi_uldivmod>
 800af7a:	4602      	mov	r2, r0
 800af7c:	460b      	mov	r3, r1
 800af7e:	4611      	mov	r1, r2
 800af80:	4b3b      	ldr	r3, [pc, #236]	; (800b070 <UART_SetConfig+0x2d4>)
 800af82:	fba3 2301 	umull	r2, r3, r3, r1
 800af86:	095b      	lsrs	r3, r3, #5
 800af88:	2264      	movs	r2, #100	; 0x64
 800af8a:	fb02 f303 	mul.w	r3, r2, r3
 800af8e:	1acb      	subs	r3, r1, r3
 800af90:	00db      	lsls	r3, r3, #3
 800af92:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800af96:	4b36      	ldr	r3, [pc, #216]	; (800b070 <UART_SetConfig+0x2d4>)
 800af98:	fba3 2302 	umull	r2, r3, r3, r2
 800af9c:	095b      	lsrs	r3, r3, #5
 800af9e:	005b      	lsls	r3, r3, #1
 800afa0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800afa4:	441c      	add	r4, r3
 800afa6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800afaa:	2200      	movs	r2, #0
 800afac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800afb0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800afb4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800afb8:	4642      	mov	r2, r8
 800afba:	464b      	mov	r3, r9
 800afbc:	1891      	adds	r1, r2, r2
 800afbe:	63b9      	str	r1, [r7, #56]	; 0x38
 800afc0:	415b      	adcs	r3, r3
 800afc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800afc4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800afc8:	4641      	mov	r1, r8
 800afca:	1851      	adds	r1, r2, r1
 800afcc:	6339      	str	r1, [r7, #48]	; 0x30
 800afce:	4649      	mov	r1, r9
 800afd0:	414b      	adcs	r3, r1
 800afd2:	637b      	str	r3, [r7, #52]	; 0x34
 800afd4:	f04f 0200 	mov.w	r2, #0
 800afd8:	f04f 0300 	mov.w	r3, #0
 800afdc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800afe0:	4659      	mov	r1, fp
 800afe2:	00cb      	lsls	r3, r1, #3
 800afe4:	4651      	mov	r1, sl
 800afe6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800afea:	4651      	mov	r1, sl
 800afec:	00ca      	lsls	r2, r1, #3
 800afee:	4610      	mov	r0, r2
 800aff0:	4619      	mov	r1, r3
 800aff2:	4603      	mov	r3, r0
 800aff4:	4642      	mov	r2, r8
 800aff6:	189b      	adds	r3, r3, r2
 800aff8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800affc:	464b      	mov	r3, r9
 800affe:	460a      	mov	r2, r1
 800b000:	eb42 0303 	adc.w	r3, r2, r3
 800b004:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b00c:	685b      	ldr	r3, [r3, #4]
 800b00e:	2200      	movs	r2, #0
 800b010:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b014:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b018:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b01c:	460b      	mov	r3, r1
 800b01e:	18db      	adds	r3, r3, r3
 800b020:	62bb      	str	r3, [r7, #40]	; 0x28
 800b022:	4613      	mov	r3, r2
 800b024:	eb42 0303 	adc.w	r3, r2, r3
 800b028:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b02a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b02e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b032:	f7f5 fdb5 	bl	8000ba0 <__aeabi_uldivmod>
 800b036:	4602      	mov	r2, r0
 800b038:	460b      	mov	r3, r1
 800b03a:	4b0d      	ldr	r3, [pc, #52]	; (800b070 <UART_SetConfig+0x2d4>)
 800b03c:	fba3 1302 	umull	r1, r3, r3, r2
 800b040:	095b      	lsrs	r3, r3, #5
 800b042:	2164      	movs	r1, #100	; 0x64
 800b044:	fb01 f303 	mul.w	r3, r1, r3
 800b048:	1ad3      	subs	r3, r2, r3
 800b04a:	00db      	lsls	r3, r3, #3
 800b04c:	3332      	adds	r3, #50	; 0x32
 800b04e:	4a08      	ldr	r2, [pc, #32]	; (800b070 <UART_SetConfig+0x2d4>)
 800b050:	fba2 2303 	umull	r2, r3, r2, r3
 800b054:	095b      	lsrs	r3, r3, #5
 800b056:	f003 0207 	and.w	r2, r3, #7
 800b05a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	4422      	add	r2, r4
 800b062:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b064:	e105      	b.n	800b272 <UART_SetConfig+0x4d6>
 800b066:	bf00      	nop
 800b068:	40011000 	.word	0x40011000
 800b06c:	40011400 	.word	0x40011400
 800b070:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b074:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b078:	2200      	movs	r2, #0
 800b07a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b07e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b082:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b086:	4642      	mov	r2, r8
 800b088:	464b      	mov	r3, r9
 800b08a:	1891      	adds	r1, r2, r2
 800b08c:	6239      	str	r1, [r7, #32]
 800b08e:	415b      	adcs	r3, r3
 800b090:	627b      	str	r3, [r7, #36]	; 0x24
 800b092:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b096:	4641      	mov	r1, r8
 800b098:	1854      	adds	r4, r2, r1
 800b09a:	4649      	mov	r1, r9
 800b09c:	eb43 0501 	adc.w	r5, r3, r1
 800b0a0:	f04f 0200 	mov.w	r2, #0
 800b0a4:	f04f 0300 	mov.w	r3, #0
 800b0a8:	00eb      	lsls	r3, r5, #3
 800b0aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b0ae:	00e2      	lsls	r2, r4, #3
 800b0b0:	4614      	mov	r4, r2
 800b0b2:	461d      	mov	r5, r3
 800b0b4:	4643      	mov	r3, r8
 800b0b6:	18e3      	adds	r3, r4, r3
 800b0b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b0bc:	464b      	mov	r3, r9
 800b0be:	eb45 0303 	adc.w	r3, r5, r3
 800b0c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b0c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b0ca:	685b      	ldr	r3, [r3, #4]
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b0d2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b0d6:	f04f 0200 	mov.w	r2, #0
 800b0da:	f04f 0300 	mov.w	r3, #0
 800b0de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b0e2:	4629      	mov	r1, r5
 800b0e4:	008b      	lsls	r3, r1, #2
 800b0e6:	4621      	mov	r1, r4
 800b0e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b0ec:	4621      	mov	r1, r4
 800b0ee:	008a      	lsls	r2, r1, #2
 800b0f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b0f4:	f7f5 fd54 	bl	8000ba0 <__aeabi_uldivmod>
 800b0f8:	4602      	mov	r2, r0
 800b0fa:	460b      	mov	r3, r1
 800b0fc:	4b60      	ldr	r3, [pc, #384]	; (800b280 <UART_SetConfig+0x4e4>)
 800b0fe:	fba3 2302 	umull	r2, r3, r3, r2
 800b102:	095b      	lsrs	r3, r3, #5
 800b104:	011c      	lsls	r4, r3, #4
 800b106:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b10a:	2200      	movs	r2, #0
 800b10c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b110:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b114:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b118:	4642      	mov	r2, r8
 800b11a:	464b      	mov	r3, r9
 800b11c:	1891      	adds	r1, r2, r2
 800b11e:	61b9      	str	r1, [r7, #24]
 800b120:	415b      	adcs	r3, r3
 800b122:	61fb      	str	r3, [r7, #28]
 800b124:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b128:	4641      	mov	r1, r8
 800b12a:	1851      	adds	r1, r2, r1
 800b12c:	6139      	str	r1, [r7, #16]
 800b12e:	4649      	mov	r1, r9
 800b130:	414b      	adcs	r3, r1
 800b132:	617b      	str	r3, [r7, #20]
 800b134:	f04f 0200 	mov.w	r2, #0
 800b138:	f04f 0300 	mov.w	r3, #0
 800b13c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b140:	4659      	mov	r1, fp
 800b142:	00cb      	lsls	r3, r1, #3
 800b144:	4651      	mov	r1, sl
 800b146:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b14a:	4651      	mov	r1, sl
 800b14c:	00ca      	lsls	r2, r1, #3
 800b14e:	4610      	mov	r0, r2
 800b150:	4619      	mov	r1, r3
 800b152:	4603      	mov	r3, r0
 800b154:	4642      	mov	r2, r8
 800b156:	189b      	adds	r3, r3, r2
 800b158:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b15c:	464b      	mov	r3, r9
 800b15e:	460a      	mov	r2, r1
 800b160:	eb42 0303 	adc.w	r3, r2, r3
 800b164:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b16c:	685b      	ldr	r3, [r3, #4]
 800b16e:	2200      	movs	r2, #0
 800b170:	67bb      	str	r3, [r7, #120]	; 0x78
 800b172:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b174:	f04f 0200 	mov.w	r2, #0
 800b178:	f04f 0300 	mov.w	r3, #0
 800b17c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b180:	4649      	mov	r1, r9
 800b182:	008b      	lsls	r3, r1, #2
 800b184:	4641      	mov	r1, r8
 800b186:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b18a:	4641      	mov	r1, r8
 800b18c:	008a      	lsls	r2, r1, #2
 800b18e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b192:	f7f5 fd05 	bl	8000ba0 <__aeabi_uldivmod>
 800b196:	4602      	mov	r2, r0
 800b198:	460b      	mov	r3, r1
 800b19a:	4b39      	ldr	r3, [pc, #228]	; (800b280 <UART_SetConfig+0x4e4>)
 800b19c:	fba3 1302 	umull	r1, r3, r3, r2
 800b1a0:	095b      	lsrs	r3, r3, #5
 800b1a2:	2164      	movs	r1, #100	; 0x64
 800b1a4:	fb01 f303 	mul.w	r3, r1, r3
 800b1a8:	1ad3      	subs	r3, r2, r3
 800b1aa:	011b      	lsls	r3, r3, #4
 800b1ac:	3332      	adds	r3, #50	; 0x32
 800b1ae:	4a34      	ldr	r2, [pc, #208]	; (800b280 <UART_SetConfig+0x4e4>)
 800b1b0:	fba2 2303 	umull	r2, r3, r2, r3
 800b1b4:	095b      	lsrs	r3, r3, #5
 800b1b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b1ba:	441c      	add	r4, r3
 800b1bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	673b      	str	r3, [r7, #112]	; 0x70
 800b1c4:	677a      	str	r2, [r7, #116]	; 0x74
 800b1c6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b1ca:	4642      	mov	r2, r8
 800b1cc:	464b      	mov	r3, r9
 800b1ce:	1891      	adds	r1, r2, r2
 800b1d0:	60b9      	str	r1, [r7, #8]
 800b1d2:	415b      	adcs	r3, r3
 800b1d4:	60fb      	str	r3, [r7, #12]
 800b1d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b1da:	4641      	mov	r1, r8
 800b1dc:	1851      	adds	r1, r2, r1
 800b1de:	6039      	str	r1, [r7, #0]
 800b1e0:	4649      	mov	r1, r9
 800b1e2:	414b      	adcs	r3, r1
 800b1e4:	607b      	str	r3, [r7, #4]
 800b1e6:	f04f 0200 	mov.w	r2, #0
 800b1ea:	f04f 0300 	mov.w	r3, #0
 800b1ee:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b1f2:	4659      	mov	r1, fp
 800b1f4:	00cb      	lsls	r3, r1, #3
 800b1f6:	4651      	mov	r1, sl
 800b1f8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b1fc:	4651      	mov	r1, sl
 800b1fe:	00ca      	lsls	r2, r1, #3
 800b200:	4610      	mov	r0, r2
 800b202:	4619      	mov	r1, r3
 800b204:	4603      	mov	r3, r0
 800b206:	4642      	mov	r2, r8
 800b208:	189b      	adds	r3, r3, r2
 800b20a:	66bb      	str	r3, [r7, #104]	; 0x68
 800b20c:	464b      	mov	r3, r9
 800b20e:	460a      	mov	r2, r1
 800b210:	eb42 0303 	adc.w	r3, r2, r3
 800b214:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b21a:	685b      	ldr	r3, [r3, #4]
 800b21c:	2200      	movs	r2, #0
 800b21e:	663b      	str	r3, [r7, #96]	; 0x60
 800b220:	667a      	str	r2, [r7, #100]	; 0x64
 800b222:	f04f 0200 	mov.w	r2, #0
 800b226:	f04f 0300 	mov.w	r3, #0
 800b22a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b22e:	4649      	mov	r1, r9
 800b230:	008b      	lsls	r3, r1, #2
 800b232:	4641      	mov	r1, r8
 800b234:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b238:	4641      	mov	r1, r8
 800b23a:	008a      	lsls	r2, r1, #2
 800b23c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b240:	f7f5 fcae 	bl	8000ba0 <__aeabi_uldivmod>
 800b244:	4602      	mov	r2, r0
 800b246:	460b      	mov	r3, r1
 800b248:	4b0d      	ldr	r3, [pc, #52]	; (800b280 <UART_SetConfig+0x4e4>)
 800b24a:	fba3 1302 	umull	r1, r3, r3, r2
 800b24e:	095b      	lsrs	r3, r3, #5
 800b250:	2164      	movs	r1, #100	; 0x64
 800b252:	fb01 f303 	mul.w	r3, r1, r3
 800b256:	1ad3      	subs	r3, r2, r3
 800b258:	011b      	lsls	r3, r3, #4
 800b25a:	3332      	adds	r3, #50	; 0x32
 800b25c:	4a08      	ldr	r2, [pc, #32]	; (800b280 <UART_SetConfig+0x4e4>)
 800b25e:	fba2 2303 	umull	r2, r3, r2, r3
 800b262:	095b      	lsrs	r3, r3, #5
 800b264:	f003 020f 	and.w	r2, r3, #15
 800b268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	4422      	add	r2, r4
 800b270:	609a      	str	r2, [r3, #8]
}
 800b272:	bf00      	nop
 800b274:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b278:	46bd      	mov	sp, r7
 800b27a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b27e:	bf00      	nop
 800b280:	51eb851f 	.word	0x51eb851f

0800b284 <calloc>:
 800b284:	4b02      	ldr	r3, [pc, #8]	; (800b290 <calloc+0xc>)
 800b286:	460a      	mov	r2, r1
 800b288:	4601      	mov	r1, r0
 800b28a:	6818      	ldr	r0, [r3, #0]
 800b28c:	f000 b852 	b.w	800b334 <_calloc_r>
 800b290:	200003bc 	.word	0x200003bc

0800b294 <__errno>:
 800b294:	4b01      	ldr	r3, [pc, #4]	; (800b29c <__errno+0x8>)
 800b296:	6818      	ldr	r0, [r3, #0]
 800b298:	4770      	bx	lr
 800b29a:	bf00      	nop
 800b29c:	200003bc 	.word	0x200003bc

0800b2a0 <__libc_init_array>:
 800b2a0:	b570      	push	{r4, r5, r6, lr}
 800b2a2:	4d0d      	ldr	r5, [pc, #52]	; (800b2d8 <__libc_init_array+0x38>)
 800b2a4:	4c0d      	ldr	r4, [pc, #52]	; (800b2dc <__libc_init_array+0x3c>)
 800b2a6:	1b64      	subs	r4, r4, r5
 800b2a8:	10a4      	asrs	r4, r4, #2
 800b2aa:	2600      	movs	r6, #0
 800b2ac:	42a6      	cmp	r6, r4
 800b2ae:	d109      	bne.n	800b2c4 <__libc_init_array+0x24>
 800b2b0:	4d0b      	ldr	r5, [pc, #44]	; (800b2e0 <__libc_init_array+0x40>)
 800b2b2:	4c0c      	ldr	r4, [pc, #48]	; (800b2e4 <__libc_init_array+0x44>)
 800b2b4:	f002 fb4a 	bl	800d94c <_init>
 800b2b8:	1b64      	subs	r4, r4, r5
 800b2ba:	10a4      	asrs	r4, r4, #2
 800b2bc:	2600      	movs	r6, #0
 800b2be:	42a6      	cmp	r6, r4
 800b2c0:	d105      	bne.n	800b2ce <__libc_init_array+0x2e>
 800b2c2:	bd70      	pop	{r4, r5, r6, pc}
 800b2c4:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2c8:	4798      	blx	r3
 800b2ca:	3601      	adds	r6, #1
 800b2cc:	e7ee      	b.n	800b2ac <__libc_init_array+0xc>
 800b2ce:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2d2:	4798      	blx	r3
 800b2d4:	3601      	adds	r6, #1
 800b2d6:	e7f2      	b.n	800b2be <__libc_init_array+0x1e>
 800b2d8:	0800dba0 	.word	0x0800dba0
 800b2dc:	0800dba0 	.word	0x0800dba0
 800b2e0:	0800dba0 	.word	0x0800dba0
 800b2e4:	0800dba4 	.word	0x0800dba4

0800b2e8 <malloc>:
 800b2e8:	4b02      	ldr	r3, [pc, #8]	; (800b2f4 <malloc+0xc>)
 800b2ea:	4601      	mov	r1, r0
 800b2ec:	6818      	ldr	r0, [r3, #0]
 800b2ee:	f000 b8a3 	b.w	800b438 <_malloc_r>
 800b2f2:	bf00      	nop
 800b2f4:	200003bc 	.word	0x200003bc

0800b2f8 <free>:
 800b2f8:	4b02      	ldr	r3, [pc, #8]	; (800b304 <free+0xc>)
 800b2fa:	4601      	mov	r1, r0
 800b2fc:	6818      	ldr	r0, [r3, #0]
 800b2fe:	f000 b82f 	b.w	800b360 <_free_r>
 800b302:	bf00      	nop
 800b304:	200003bc 	.word	0x200003bc

0800b308 <memcpy>:
 800b308:	440a      	add	r2, r1
 800b30a:	4291      	cmp	r1, r2
 800b30c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b310:	d100      	bne.n	800b314 <memcpy+0xc>
 800b312:	4770      	bx	lr
 800b314:	b510      	push	{r4, lr}
 800b316:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b31a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b31e:	4291      	cmp	r1, r2
 800b320:	d1f9      	bne.n	800b316 <memcpy+0xe>
 800b322:	bd10      	pop	{r4, pc}

0800b324 <memset>:
 800b324:	4402      	add	r2, r0
 800b326:	4603      	mov	r3, r0
 800b328:	4293      	cmp	r3, r2
 800b32a:	d100      	bne.n	800b32e <memset+0xa>
 800b32c:	4770      	bx	lr
 800b32e:	f803 1b01 	strb.w	r1, [r3], #1
 800b332:	e7f9      	b.n	800b328 <memset+0x4>

0800b334 <_calloc_r>:
 800b334:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b336:	fba1 2402 	umull	r2, r4, r1, r2
 800b33a:	b94c      	cbnz	r4, 800b350 <_calloc_r+0x1c>
 800b33c:	4611      	mov	r1, r2
 800b33e:	9201      	str	r2, [sp, #4]
 800b340:	f000 f87a 	bl	800b438 <_malloc_r>
 800b344:	9a01      	ldr	r2, [sp, #4]
 800b346:	4605      	mov	r5, r0
 800b348:	b930      	cbnz	r0, 800b358 <_calloc_r+0x24>
 800b34a:	4628      	mov	r0, r5
 800b34c:	b003      	add	sp, #12
 800b34e:	bd30      	pop	{r4, r5, pc}
 800b350:	220c      	movs	r2, #12
 800b352:	6002      	str	r2, [r0, #0]
 800b354:	2500      	movs	r5, #0
 800b356:	e7f8      	b.n	800b34a <_calloc_r+0x16>
 800b358:	4621      	mov	r1, r4
 800b35a:	f7ff ffe3 	bl	800b324 <memset>
 800b35e:	e7f4      	b.n	800b34a <_calloc_r+0x16>

0800b360 <_free_r>:
 800b360:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b362:	2900      	cmp	r1, #0
 800b364:	d044      	beq.n	800b3f0 <_free_r+0x90>
 800b366:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b36a:	9001      	str	r0, [sp, #4]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	f1a1 0404 	sub.w	r4, r1, #4
 800b372:	bfb8      	it	lt
 800b374:	18e4      	addlt	r4, r4, r3
 800b376:	f000 f8e3 	bl	800b540 <__malloc_lock>
 800b37a:	4a1e      	ldr	r2, [pc, #120]	; (800b3f4 <_free_r+0x94>)
 800b37c:	9801      	ldr	r0, [sp, #4]
 800b37e:	6813      	ldr	r3, [r2, #0]
 800b380:	b933      	cbnz	r3, 800b390 <_free_r+0x30>
 800b382:	6063      	str	r3, [r4, #4]
 800b384:	6014      	str	r4, [r2, #0]
 800b386:	b003      	add	sp, #12
 800b388:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b38c:	f000 b8de 	b.w	800b54c <__malloc_unlock>
 800b390:	42a3      	cmp	r3, r4
 800b392:	d908      	bls.n	800b3a6 <_free_r+0x46>
 800b394:	6825      	ldr	r5, [r4, #0]
 800b396:	1961      	adds	r1, r4, r5
 800b398:	428b      	cmp	r3, r1
 800b39a:	bf01      	itttt	eq
 800b39c:	6819      	ldreq	r1, [r3, #0]
 800b39e:	685b      	ldreq	r3, [r3, #4]
 800b3a0:	1949      	addeq	r1, r1, r5
 800b3a2:	6021      	streq	r1, [r4, #0]
 800b3a4:	e7ed      	b.n	800b382 <_free_r+0x22>
 800b3a6:	461a      	mov	r2, r3
 800b3a8:	685b      	ldr	r3, [r3, #4]
 800b3aa:	b10b      	cbz	r3, 800b3b0 <_free_r+0x50>
 800b3ac:	42a3      	cmp	r3, r4
 800b3ae:	d9fa      	bls.n	800b3a6 <_free_r+0x46>
 800b3b0:	6811      	ldr	r1, [r2, #0]
 800b3b2:	1855      	adds	r5, r2, r1
 800b3b4:	42a5      	cmp	r5, r4
 800b3b6:	d10b      	bne.n	800b3d0 <_free_r+0x70>
 800b3b8:	6824      	ldr	r4, [r4, #0]
 800b3ba:	4421      	add	r1, r4
 800b3bc:	1854      	adds	r4, r2, r1
 800b3be:	42a3      	cmp	r3, r4
 800b3c0:	6011      	str	r1, [r2, #0]
 800b3c2:	d1e0      	bne.n	800b386 <_free_r+0x26>
 800b3c4:	681c      	ldr	r4, [r3, #0]
 800b3c6:	685b      	ldr	r3, [r3, #4]
 800b3c8:	6053      	str	r3, [r2, #4]
 800b3ca:	4421      	add	r1, r4
 800b3cc:	6011      	str	r1, [r2, #0]
 800b3ce:	e7da      	b.n	800b386 <_free_r+0x26>
 800b3d0:	d902      	bls.n	800b3d8 <_free_r+0x78>
 800b3d2:	230c      	movs	r3, #12
 800b3d4:	6003      	str	r3, [r0, #0]
 800b3d6:	e7d6      	b.n	800b386 <_free_r+0x26>
 800b3d8:	6825      	ldr	r5, [r4, #0]
 800b3da:	1961      	adds	r1, r4, r5
 800b3dc:	428b      	cmp	r3, r1
 800b3de:	bf04      	itt	eq
 800b3e0:	6819      	ldreq	r1, [r3, #0]
 800b3e2:	685b      	ldreq	r3, [r3, #4]
 800b3e4:	6063      	str	r3, [r4, #4]
 800b3e6:	bf04      	itt	eq
 800b3e8:	1949      	addeq	r1, r1, r5
 800b3ea:	6021      	streq	r1, [r4, #0]
 800b3ec:	6054      	str	r4, [r2, #4]
 800b3ee:	e7ca      	b.n	800b386 <_free_r+0x26>
 800b3f0:	b003      	add	sp, #12
 800b3f2:	bd30      	pop	{r4, r5, pc}
 800b3f4:	20001378 	.word	0x20001378

0800b3f8 <sbrk_aligned>:
 800b3f8:	b570      	push	{r4, r5, r6, lr}
 800b3fa:	4e0e      	ldr	r6, [pc, #56]	; (800b434 <sbrk_aligned+0x3c>)
 800b3fc:	460c      	mov	r4, r1
 800b3fe:	6831      	ldr	r1, [r6, #0]
 800b400:	4605      	mov	r5, r0
 800b402:	b911      	cbnz	r1, 800b40a <sbrk_aligned+0x12>
 800b404:	f000 f88c 	bl	800b520 <_sbrk_r>
 800b408:	6030      	str	r0, [r6, #0]
 800b40a:	4621      	mov	r1, r4
 800b40c:	4628      	mov	r0, r5
 800b40e:	f000 f887 	bl	800b520 <_sbrk_r>
 800b412:	1c43      	adds	r3, r0, #1
 800b414:	d00a      	beq.n	800b42c <sbrk_aligned+0x34>
 800b416:	1cc4      	adds	r4, r0, #3
 800b418:	f024 0403 	bic.w	r4, r4, #3
 800b41c:	42a0      	cmp	r0, r4
 800b41e:	d007      	beq.n	800b430 <sbrk_aligned+0x38>
 800b420:	1a21      	subs	r1, r4, r0
 800b422:	4628      	mov	r0, r5
 800b424:	f000 f87c 	bl	800b520 <_sbrk_r>
 800b428:	3001      	adds	r0, #1
 800b42a:	d101      	bne.n	800b430 <sbrk_aligned+0x38>
 800b42c:	f04f 34ff 	mov.w	r4, #4294967295
 800b430:	4620      	mov	r0, r4
 800b432:	bd70      	pop	{r4, r5, r6, pc}
 800b434:	2000137c 	.word	0x2000137c

0800b438 <_malloc_r>:
 800b438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b43c:	1ccd      	adds	r5, r1, #3
 800b43e:	f025 0503 	bic.w	r5, r5, #3
 800b442:	3508      	adds	r5, #8
 800b444:	2d0c      	cmp	r5, #12
 800b446:	bf38      	it	cc
 800b448:	250c      	movcc	r5, #12
 800b44a:	2d00      	cmp	r5, #0
 800b44c:	4607      	mov	r7, r0
 800b44e:	db01      	blt.n	800b454 <_malloc_r+0x1c>
 800b450:	42a9      	cmp	r1, r5
 800b452:	d905      	bls.n	800b460 <_malloc_r+0x28>
 800b454:	230c      	movs	r3, #12
 800b456:	603b      	str	r3, [r7, #0]
 800b458:	2600      	movs	r6, #0
 800b45a:	4630      	mov	r0, r6
 800b45c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b460:	4e2e      	ldr	r6, [pc, #184]	; (800b51c <_malloc_r+0xe4>)
 800b462:	f000 f86d 	bl	800b540 <__malloc_lock>
 800b466:	6833      	ldr	r3, [r6, #0]
 800b468:	461c      	mov	r4, r3
 800b46a:	bb34      	cbnz	r4, 800b4ba <_malloc_r+0x82>
 800b46c:	4629      	mov	r1, r5
 800b46e:	4638      	mov	r0, r7
 800b470:	f7ff ffc2 	bl	800b3f8 <sbrk_aligned>
 800b474:	1c43      	adds	r3, r0, #1
 800b476:	4604      	mov	r4, r0
 800b478:	d14d      	bne.n	800b516 <_malloc_r+0xde>
 800b47a:	6834      	ldr	r4, [r6, #0]
 800b47c:	4626      	mov	r6, r4
 800b47e:	2e00      	cmp	r6, #0
 800b480:	d140      	bne.n	800b504 <_malloc_r+0xcc>
 800b482:	6823      	ldr	r3, [r4, #0]
 800b484:	4631      	mov	r1, r6
 800b486:	4638      	mov	r0, r7
 800b488:	eb04 0803 	add.w	r8, r4, r3
 800b48c:	f000 f848 	bl	800b520 <_sbrk_r>
 800b490:	4580      	cmp	r8, r0
 800b492:	d13a      	bne.n	800b50a <_malloc_r+0xd2>
 800b494:	6821      	ldr	r1, [r4, #0]
 800b496:	3503      	adds	r5, #3
 800b498:	1a6d      	subs	r5, r5, r1
 800b49a:	f025 0503 	bic.w	r5, r5, #3
 800b49e:	3508      	adds	r5, #8
 800b4a0:	2d0c      	cmp	r5, #12
 800b4a2:	bf38      	it	cc
 800b4a4:	250c      	movcc	r5, #12
 800b4a6:	4629      	mov	r1, r5
 800b4a8:	4638      	mov	r0, r7
 800b4aa:	f7ff ffa5 	bl	800b3f8 <sbrk_aligned>
 800b4ae:	3001      	adds	r0, #1
 800b4b0:	d02b      	beq.n	800b50a <_malloc_r+0xd2>
 800b4b2:	6823      	ldr	r3, [r4, #0]
 800b4b4:	442b      	add	r3, r5
 800b4b6:	6023      	str	r3, [r4, #0]
 800b4b8:	e00e      	b.n	800b4d8 <_malloc_r+0xa0>
 800b4ba:	6822      	ldr	r2, [r4, #0]
 800b4bc:	1b52      	subs	r2, r2, r5
 800b4be:	d41e      	bmi.n	800b4fe <_malloc_r+0xc6>
 800b4c0:	2a0b      	cmp	r2, #11
 800b4c2:	d916      	bls.n	800b4f2 <_malloc_r+0xba>
 800b4c4:	1961      	adds	r1, r4, r5
 800b4c6:	42a3      	cmp	r3, r4
 800b4c8:	6025      	str	r5, [r4, #0]
 800b4ca:	bf18      	it	ne
 800b4cc:	6059      	strne	r1, [r3, #4]
 800b4ce:	6863      	ldr	r3, [r4, #4]
 800b4d0:	bf08      	it	eq
 800b4d2:	6031      	streq	r1, [r6, #0]
 800b4d4:	5162      	str	r2, [r4, r5]
 800b4d6:	604b      	str	r3, [r1, #4]
 800b4d8:	4638      	mov	r0, r7
 800b4da:	f104 060b 	add.w	r6, r4, #11
 800b4de:	f000 f835 	bl	800b54c <__malloc_unlock>
 800b4e2:	f026 0607 	bic.w	r6, r6, #7
 800b4e6:	1d23      	adds	r3, r4, #4
 800b4e8:	1af2      	subs	r2, r6, r3
 800b4ea:	d0b6      	beq.n	800b45a <_malloc_r+0x22>
 800b4ec:	1b9b      	subs	r3, r3, r6
 800b4ee:	50a3      	str	r3, [r4, r2]
 800b4f0:	e7b3      	b.n	800b45a <_malloc_r+0x22>
 800b4f2:	6862      	ldr	r2, [r4, #4]
 800b4f4:	42a3      	cmp	r3, r4
 800b4f6:	bf0c      	ite	eq
 800b4f8:	6032      	streq	r2, [r6, #0]
 800b4fa:	605a      	strne	r2, [r3, #4]
 800b4fc:	e7ec      	b.n	800b4d8 <_malloc_r+0xa0>
 800b4fe:	4623      	mov	r3, r4
 800b500:	6864      	ldr	r4, [r4, #4]
 800b502:	e7b2      	b.n	800b46a <_malloc_r+0x32>
 800b504:	4634      	mov	r4, r6
 800b506:	6876      	ldr	r6, [r6, #4]
 800b508:	e7b9      	b.n	800b47e <_malloc_r+0x46>
 800b50a:	230c      	movs	r3, #12
 800b50c:	603b      	str	r3, [r7, #0]
 800b50e:	4638      	mov	r0, r7
 800b510:	f000 f81c 	bl	800b54c <__malloc_unlock>
 800b514:	e7a1      	b.n	800b45a <_malloc_r+0x22>
 800b516:	6025      	str	r5, [r4, #0]
 800b518:	e7de      	b.n	800b4d8 <_malloc_r+0xa0>
 800b51a:	bf00      	nop
 800b51c:	20001378 	.word	0x20001378

0800b520 <_sbrk_r>:
 800b520:	b538      	push	{r3, r4, r5, lr}
 800b522:	4d06      	ldr	r5, [pc, #24]	; (800b53c <_sbrk_r+0x1c>)
 800b524:	2300      	movs	r3, #0
 800b526:	4604      	mov	r4, r0
 800b528:	4608      	mov	r0, r1
 800b52a:	602b      	str	r3, [r5, #0]
 800b52c:	f7f9 fefc 	bl	8005328 <_sbrk>
 800b530:	1c43      	adds	r3, r0, #1
 800b532:	d102      	bne.n	800b53a <_sbrk_r+0x1a>
 800b534:	682b      	ldr	r3, [r5, #0]
 800b536:	b103      	cbz	r3, 800b53a <_sbrk_r+0x1a>
 800b538:	6023      	str	r3, [r4, #0]
 800b53a:	bd38      	pop	{r3, r4, r5, pc}
 800b53c:	20001380 	.word	0x20001380

0800b540 <__malloc_lock>:
 800b540:	4801      	ldr	r0, [pc, #4]	; (800b548 <__malloc_lock+0x8>)
 800b542:	f000 b809 	b.w	800b558 <__retarget_lock_acquire_recursive>
 800b546:	bf00      	nop
 800b548:	20001384 	.word	0x20001384

0800b54c <__malloc_unlock>:
 800b54c:	4801      	ldr	r0, [pc, #4]	; (800b554 <__malloc_unlock+0x8>)
 800b54e:	f000 b804 	b.w	800b55a <__retarget_lock_release_recursive>
 800b552:	bf00      	nop
 800b554:	20001384 	.word	0x20001384

0800b558 <__retarget_lock_acquire_recursive>:
 800b558:	4770      	bx	lr

0800b55a <__retarget_lock_release_recursive>:
 800b55a:	4770      	bx	lr
 800b55c:	0000      	movs	r0, r0
	...

0800b560 <cos>:
 800b560:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b562:	ec53 2b10 	vmov	r2, r3, d0
 800b566:	4826      	ldr	r0, [pc, #152]	; (800b600 <cos+0xa0>)
 800b568:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b56c:	4281      	cmp	r1, r0
 800b56e:	dc06      	bgt.n	800b57e <cos+0x1e>
 800b570:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800b5f8 <cos+0x98>
 800b574:	b005      	add	sp, #20
 800b576:	f85d eb04 	ldr.w	lr, [sp], #4
 800b57a:	f001 bc3d 	b.w	800cdf8 <__kernel_cos>
 800b57e:	4821      	ldr	r0, [pc, #132]	; (800b604 <cos+0xa4>)
 800b580:	4281      	cmp	r1, r0
 800b582:	dd09      	ble.n	800b598 <cos+0x38>
 800b584:	ee10 0a10 	vmov	r0, s0
 800b588:	4619      	mov	r1, r3
 800b58a:	f7f4 fe29 	bl	80001e0 <__aeabi_dsub>
 800b58e:	ec41 0b10 	vmov	d0, r0, r1
 800b592:	b005      	add	sp, #20
 800b594:	f85d fb04 	ldr.w	pc, [sp], #4
 800b598:	4668      	mov	r0, sp
 800b59a:	f001 f96d 	bl	800c878 <__ieee754_rem_pio2>
 800b59e:	f000 0003 	and.w	r0, r0, #3
 800b5a2:	2801      	cmp	r0, #1
 800b5a4:	d00b      	beq.n	800b5be <cos+0x5e>
 800b5a6:	2802      	cmp	r0, #2
 800b5a8:	d016      	beq.n	800b5d8 <cos+0x78>
 800b5aa:	b9e0      	cbnz	r0, 800b5e6 <cos+0x86>
 800b5ac:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b5b0:	ed9d 0b00 	vldr	d0, [sp]
 800b5b4:	f001 fc20 	bl	800cdf8 <__kernel_cos>
 800b5b8:	ec51 0b10 	vmov	r0, r1, d0
 800b5bc:	e7e7      	b.n	800b58e <cos+0x2e>
 800b5be:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b5c2:	ed9d 0b00 	vldr	d0, [sp]
 800b5c6:	f002 f82f 	bl	800d628 <__kernel_sin>
 800b5ca:	ec53 2b10 	vmov	r2, r3, d0
 800b5ce:	ee10 0a10 	vmov	r0, s0
 800b5d2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b5d6:	e7da      	b.n	800b58e <cos+0x2e>
 800b5d8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b5dc:	ed9d 0b00 	vldr	d0, [sp]
 800b5e0:	f001 fc0a 	bl	800cdf8 <__kernel_cos>
 800b5e4:	e7f1      	b.n	800b5ca <cos+0x6a>
 800b5e6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b5ea:	ed9d 0b00 	vldr	d0, [sp]
 800b5ee:	2001      	movs	r0, #1
 800b5f0:	f002 f81a 	bl	800d628 <__kernel_sin>
 800b5f4:	e7e0      	b.n	800b5b8 <cos+0x58>
 800b5f6:	bf00      	nop
	...
 800b600:	3fe921fb 	.word	0x3fe921fb
 800b604:	7fefffff 	.word	0x7fefffff

0800b608 <floor>:
 800b608:	ec51 0b10 	vmov	r0, r1, d0
 800b60c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b610:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800b614:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800b618:	2e13      	cmp	r6, #19
 800b61a:	ee10 5a10 	vmov	r5, s0
 800b61e:	ee10 8a10 	vmov	r8, s0
 800b622:	460c      	mov	r4, r1
 800b624:	dc32      	bgt.n	800b68c <floor+0x84>
 800b626:	2e00      	cmp	r6, #0
 800b628:	da14      	bge.n	800b654 <floor+0x4c>
 800b62a:	a333      	add	r3, pc, #204	; (adr r3, 800b6f8 <floor+0xf0>)
 800b62c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b630:	f7f4 fdd8 	bl	80001e4 <__adddf3>
 800b634:	2200      	movs	r2, #0
 800b636:	2300      	movs	r3, #0
 800b638:	f7f5 fa1a 	bl	8000a70 <__aeabi_dcmpgt>
 800b63c:	b138      	cbz	r0, 800b64e <floor+0x46>
 800b63e:	2c00      	cmp	r4, #0
 800b640:	da57      	bge.n	800b6f2 <floor+0xea>
 800b642:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800b646:	431d      	orrs	r5, r3
 800b648:	d001      	beq.n	800b64e <floor+0x46>
 800b64a:	4c2d      	ldr	r4, [pc, #180]	; (800b700 <floor+0xf8>)
 800b64c:	2500      	movs	r5, #0
 800b64e:	4621      	mov	r1, r4
 800b650:	4628      	mov	r0, r5
 800b652:	e025      	b.n	800b6a0 <floor+0x98>
 800b654:	4f2b      	ldr	r7, [pc, #172]	; (800b704 <floor+0xfc>)
 800b656:	4137      	asrs	r7, r6
 800b658:	ea01 0307 	and.w	r3, r1, r7
 800b65c:	4303      	orrs	r3, r0
 800b65e:	d01f      	beq.n	800b6a0 <floor+0x98>
 800b660:	a325      	add	r3, pc, #148	; (adr r3, 800b6f8 <floor+0xf0>)
 800b662:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b666:	f7f4 fdbd 	bl	80001e4 <__adddf3>
 800b66a:	2200      	movs	r2, #0
 800b66c:	2300      	movs	r3, #0
 800b66e:	f7f5 f9ff 	bl	8000a70 <__aeabi_dcmpgt>
 800b672:	2800      	cmp	r0, #0
 800b674:	d0eb      	beq.n	800b64e <floor+0x46>
 800b676:	2c00      	cmp	r4, #0
 800b678:	bfbe      	ittt	lt
 800b67a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800b67e:	fa43 f606 	asrlt.w	r6, r3, r6
 800b682:	19a4      	addlt	r4, r4, r6
 800b684:	ea24 0407 	bic.w	r4, r4, r7
 800b688:	2500      	movs	r5, #0
 800b68a:	e7e0      	b.n	800b64e <floor+0x46>
 800b68c:	2e33      	cmp	r6, #51	; 0x33
 800b68e:	dd0b      	ble.n	800b6a8 <floor+0xa0>
 800b690:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800b694:	d104      	bne.n	800b6a0 <floor+0x98>
 800b696:	ee10 2a10 	vmov	r2, s0
 800b69a:	460b      	mov	r3, r1
 800b69c:	f7f4 fda2 	bl	80001e4 <__adddf3>
 800b6a0:	ec41 0b10 	vmov	d0, r0, r1
 800b6a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6a8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800b6ac:	f04f 33ff 	mov.w	r3, #4294967295
 800b6b0:	fa23 f707 	lsr.w	r7, r3, r7
 800b6b4:	4207      	tst	r7, r0
 800b6b6:	d0f3      	beq.n	800b6a0 <floor+0x98>
 800b6b8:	a30f      	add	r3, pc, #60	; (adr r3, 800b6f8 <floor+0xf0>)
 800b6ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6be:	f7f4 fd91 	bl	80001e4 <__adddf3>
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	f7f5 f9d3 	bl	8000a70 <__aeabi_dcmpgt>
 800b6ca:	2800      	cmp	r0, #0
 800b6cc:	d0bf      	beq.n	800b64e <floor+0x46>
 800b6ce:	2c00      	cmp	r4, #0
 800b6d0:	da02      	bge.n	800b6d8 <floor+0xd0>
 800b6d2:	2e14      	cmp	r6, #20
 800b6d4:	d103      	bne.n	800b6de <floor+0xd6>
 800b6d6:	3401      	adds	r4, #1
 800b6d8:	ea25 0507 	bic.w	r5, r5, r7
 800b6dc:	e7b7      	b.n	800b64e <floor+0x46>
 800b6de:	2301      	movs	r3, #1
 800b6e0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800b6e4:	fa03 f606 	lsl.w	r6, r3, r6
 800b6e8:	4435      	add	r5, r6
 800b6ea:	4545      	cmp	r5, r8
 800b6ec:	bf38      	it	cc
 800b6ee:	18e4      	addcc	r4, r4, r3
 800b6f0:	e7f2      	b.n	800b6d8 <floor+0xd0>
 800b6f2:	2500      	movs	r5, #0
 800b6f4:	462c      	mov	r4, r5
 800b6f6:	e7aa      	b.n	800b64e <floor+0x46>
 800b6f8:	8800759c 	.word	0x8800759c
 800b6fc:	7e37e43c 	.word	0x7e37e43c
 800b700:	bff00000 	.word	0xbff00000
 800b704:	000fffff 	.word	0x000fffff

0800b708 <sin>:
 800b708:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b70a:	ec53 2b10 	vmov	r2, r3, d0
 800b70e:	4828      	ldr	r0, [pc, #160]	; (800b7b0 <sin+0xa8>)
 800b710:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b714:	4281      	cmp	r1, r0
 800b716:	dc07      	bgt.n	800b728 <sin+0x20>
 800b718:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800b7a8 <sin+0xa0>
 800b71c:	2000      	movs	r0, #0
 800b71e:	b005      	add	sp, #20
 800b720:	f85d eb04 	ldr.w	lr, [sp], #4
 800b724:	f001 bf80 	b.w	800d628 <__kernel_sin>
 800b728:	4822      	ldr	r0, [pc, #136]	; (800b7b4 <sin+0xac>)
 800b72a:	4281      	cmp	r1, r0
 800b72c:	dd09      	ble.n	800b742 <sin+0x3a>
 800b72e:	ee10 0a10 	vmov	r0, s0
 800b732:	4619      	mov	r1, r3
 800b734:	f7f4 fd54 	bl	80001e0 <__aeabi_dsub>
 800b738:	ec41 0b10 	vmov	d0, r0, r1
 800b73c:	b005      	add	sp, #20
 800b73e:	f85d fb04 	ldr.w	pc, [sp], #4
 800b742:	4668      	mov	r0, sp
 800b744:	f001 f898 	bl	800c878 <__ieee754_rem_pio2>
 800b748:	f000 0003 	and.w	r0, r0, #3
 800b74c:	2801      	cmp	r0, #1
 800b74e:	d00c      	beq.n	800b76a <sin+0x62>
 800b750:	2802      	cmp	r0, #2
 800b752:	d011      	beq.n	800b778 <sin+0x70>
 800b754:	b9f0      	cbnz	r0, 800b794 <sin+0x8c>
 800b756:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b75a:	ed9d 0b00 	vldr	d0, [sp]
 800b75e:	2001      	movs	r0, #1
 800b760:	f001 ff62 	bl	800d628 <__kernel_sin>
 800b764:	ec51 0b10 	vmov	r0, r1, d0
 800b768:	e7e6      	b.n	800b738 <sin+0x30>
 800b76a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b76e:	ed9d 0b00 	vldr	d0, [sp]
 800b772:	f001 fb41 	bl	800cdf8 <__kernel_cos>
 800b776:	e7f5      	b.n	800b764 <sin+0x5c>
 800b778:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b77c:	ed9d 0b00 	vldr	d0, [sp]
 800b780:	2001      	movs	r0, #1
 800b782:	f001 ff51 	bl	800d628 <__kernel_sin>
 800b786:	ec53 2b10 	vmov	r2, r3, d0
 800b78a:	ee10 0a10 	vmov	r0, s0
 800b78e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b792:	e7d1      	b.n	800b738 <sin+0x30>
 800b794:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b798:	ed9d 0b00 	vldr	d0, [sp]
 800b79c:	f001 fb2c 	bl	800cdf8 <__kernel_cos>
 800b7a0:	e7f1      	b.n	800b786 <sin+0x7e>
 800b7a2:	bf00      	nop
 800b7a4:	f3af 8000 	nop.w
	...
 800b7b0:	3fe921fb 	.word	0x3fe921fb
 800b7b4:	7fefffff 	.word	0x7fefffff

0800b7b8 <acos>:
 800b7b8:	b538      	push	{r3, r4, r5, lr}
 800b7ba:	ed2d 8b02 	vpush	{d8}
 800b7be:	ec55 4b10 	vmov	r4, r5, d0
 800b7c2:	f000 f8c9 	bl	800b958 <__ieee754_acos>
 800b7c6:	4622      	mov	r2, r4
 800b7c8:	462b      	mov	r3, r5
 800b7ca:	4620      	mov	r0, r4
 800b7cc:	4629      	mov	r1, r5
 800b7ce:	eeb0 8a40 	vmov.f32	s16, s0
 800b7d2:	eef0 8a60 	vmov.f32	s17, s1
 800b7d6:	f7f5 f955 	bl	8000a84 <__aeabi_dcmpun>
 800b7da:	b9a8      	cbnz	r0, 800b808 <acos+0x50>
 800b7dc:	ec45 4b10 	vmov	d0, r4, r5
 800b7e0:	f002 f810 	bl	800d804 <fabs>
 800b7e4:	4b0c      	ldr	r3, [pc, #48]	; (800b818 <acos+0x60>)
 800b7e6:	ec51 0b10 	vmov	r0, r1, d0
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	f7f5 f940 	bl	8000a70 <__aeabi_dcmpgt>
 800b7f0:	b150      	cbz	r0, 800b808 <acos+0x50>
 800b7f2:	f7ff fd4f 	bl	800b294 <__errno>
 800b7f6:	ecbd 8b02 	vpop	{d8}
 800b7fa:	2321      	movs	r3, #33	; 0x21
 800b7fc:	6003      	str	r3, [r0, #0]
 800b7fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b802:	4806      	ldr	r0, [pc, #24]	; (800b81c <acos+0x64>)
 800b804:	f002 b814 	b.w	800d830 <nan>
 800b808:	eeb0 0a48 	vmov.f32	s0, s16
 800b80c:	eef0 0a68 	vmov.f32	s1, s17
 800b810:	ecbd 8b02 	vpop	{d8}
 800b814:	bd38      	pop	{r3, r4, r5, pc}
 800b816:	bf00      	nop
 800b818:	3ff00000 	.word	0x3ff00000
 800b81c:	0800d988 	.word	0x0800d988

0800b820 <pow>:
 800b820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b822:	ed2d 8b02 	vpush	{d8}
 800b826:	eeb0 8a40 	vmov.f32	s16, s0
 800b82a:	eef0 8a60 	vmov.f32	s17, s1
 800b82e:	ec55 4b11 	vmov	r4, r5, d1
 800b832:	f000 faf1 	bl	800be18 <__ieee754_pow>
 800b836:	4622      	mov	r2, r4
 800b838:	462b      	mov	r3, r5
 800b83a:	4620      	mov	r0, r4
 800b83c:	4629      	mov	r1, r5
 800b83e:	ec57 6b10 	vmov	r6, r7, d0
 800b842:	f7f5 f91f 	bl	8000a84 <__aeabi_dcmpun>
 800b846:	2800      	cmp	r0, #0
 800b848:	d13b      	bne.n	800b8c2 <pow+0xa2>
 800b84a:	ec51 0b18 	vmov	r0, r1, d8
 800b84e:	2200      	movs	r2, #0
 800b850:	2300      	movs	r3, #0
 800b852:	f7f5 f8e5 	bl	8000a20 <__aeabi_dcmpeq>
 800b856:	b1b8      	cbz	r0, 800b888 <pow+0x68>
 800b858:	2200      	movs	r2, #0
 800b85a:	2300      	movs	r3, #0
 800b85c:	4620      	mov	r0, r4
 800b85e:	4629      	mov	r1, r5
 800b860:	f7f5 f8de 	bl	8000a20 <__aeabi_dcmpeq>
 800b864:	2800      	cmp	r0, #0
 800b866:	d146      	bne.n	800b8f6 <pow+0xd6>
 800b868:	ec45 4b10 	vmov	d0, r4, r5
 800b86c:	f001 ffd3 	bl	800d816 <finite>
 800b870:	b338      	cbz	r0, 800b8c2 <pow+0xa2>
 800b872:	2200      	movs	r2, #0
 800b874:	2300      	movs	r3, #0
 800b876:	4620      	mov	r0, r4
 800b878:	4629      	mov	r1, r5
 800b87a:	f7f5 f8db 	bl	8000a34 <__aeabi_dcmplt>
 800b87e:	b300      	cbz	r0, 800b8c2 <pow+0xa2>
 800b880:	f7ff fd08 	bl	800b294 <__errno>
 800b884:	2322      	movs	r3, #34	; 0x22
 800b886:	e01b      	b.n	800b8c0 <pow+0xa0>
 800b888:	ec47 6b10 	vmov	d0, r6, r7
 800b88c:	f001 ffc3 	bl	800d816 <finite>
 800b890:	b9e0      	cbnz	r0, 800b8cc <pow+0xac>
 800b892:	eeb0 0a48 	vmov.f32	s0, s16
 800b896:	eef0 0a68 	vmov.f32	s1, s17
 800b89a:	f001 ffbc 	bl	800d816 <finite>
 800b89e:	b1a8      	cbz	r0, 800b8cc <pow+0xac>
 800b8a0:	ec45 4b10 	vmov	d0, r4, r5
 800b8a4:	f001 ffb7 	bl	800d816 <finite>
 800b8a8:	b180      	cbz	r0, 800b8cc <pow+0xac>
 800b8aa:	4632      	mov	r2, r6
 800b8ac:	463b      	mov	r3, r7
 800b8ae:	4630      	mov	r0, r6
 800b8b0:	4639      	mov	r1, r7
 800b8b2:	f7f5 f8e7 	bl	8000a84 <__aeabi_dcmpun>
 800b8b6:	2800      	cmp	r0, #0
 800b8b8:	d0e2      	beq.n	800b880 <pow+0x60>
 800b8ba:	f7ff fceb 	bl	800b294 <__errno>
 800b8be:	2321      	movs	r3, #33	; 0x21
 800b8c0:	6003      	str	r3, [r0, #0]
 800b8c2:	ecbd 8b02 	vpop	{d8}
 800b8c6:	ec47 6b10 	vmov	d0, r6, r7
 800b8ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	4630      	mov	r0, r6
 800b8d2:	4639      	mov	r1, r7
 800b8d4:	f7f5 f8a4 	bl	8000a20 <__aeabi_dcmpeq>
 800b8d8:	2800      	cmp	r0, #0
 800b8da:	d0f2      	beq.n	800b8c2 <pow+0xa2>
 800b8dc:	eeb0 0a48 	vmov.f32	s0, s16
 800b8e0:	eef0 0a68 	vmov.f32	s1, s17
 800b8e4:	f001 ff97 	bl	800d816 <finite>
 800b8e8:	2800      	cmp	r0, #0
 800b8ea:	d0ea      	beq.n	800b8c2 <pow+0xa2>
 800b8ec:	ec45 4b10 	vmov	d0, r4, r5
 800b8f0:	f001 ff91 	bl	800d816 <finite>
 800b8f4:	e7c3      	b.n	800b87e <pow+0x5e>
 800b8f6:	4f01      	ldr	r7, [pc, #4]	; (800b8fc <pow+0xdc>)
 800b8f8:	2600      	movs	r6, #0
 800b8fa:	e7e2      	b.n	800b8c2 <pow+0xa2>
 800b8fc:	3ff00000 	.word	0x3ff00000

0800b900 <sqrt>:
 800b900:	b538      	push	{r3, r4, r5, lr}
 800b902:	ed2d 8b02 	vpush	{d8}
 800b906:	ec55 4b10 	vmov	r4, r5, d0
 800b90a:	f001 f9c1 	bl	800cc90 <__ieee754_sqrt>
 800b90e:	4622      	mov	r2, r4
 800b910:	462b      	mov	r3, r5
 800b912:	4620      	mov	r0, r4
 800b914:	4629      	mov	r1, r5
 800b916:	eeb0 8a40 	vmov.f32	s16, s0
 800b91a:	eef0 8a60 	vmov.f32	s17, s1
 800b91e:	f7f5 f8b1 	bl	8000a84 <__aeabi_dcmpun>
 800b922:	b990      	cbnz	r0, 800b94a <sqrt+0x4a>
 800b924:	2200      	movs	r2, #0
 800b926:	2300      	movs	r3, #0
 800b928:	4620      	mov	r0, r4
 800b92a:	4629      	mov	r1, r5
 800b92c:	f7f5 f882 	bl	8000a34 <__aeabi_dcmplt>
 800b930:	b158      	cbz	r0, 800b94a <sqrt+0x4a>
 800b932:	f7ff fcaf 	bl	800b294 <__errno>
 800b936:	2321      	movs	r3, #33	; 0x21
 800b938:	6003      	str	r3, [r0, #0]
 800b93a:	2200      	movs	r2, #0
 800b93c:	2300      	movs	r3, #0
 800b93e:	4610      	mov	r0, r2
 800b940:	4619      	mov	r1, r3
 800b942:	f7f4 ff2f 	bl	80007a4 <__aeabi_ddiv>
 800b946:	ec41 0b18 	vmov	d8, r0, r1
 800b94a:	eeb0 0a48 	vmov.f32	s0, s16
 800b94e:	eef0 0a68 	vmov.f32	s1, s17
 800b952:	ecbd 8b02 	vpop	{d8}
 800b956:	bd38      	pop	{r3, r4, r5, pc}

0800b958 <__ieee754_acos>:
 800b958:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b95c:	ec55 4b10 	vmov	r4, r5, d0
 800b960:	49b7      	ldr	r1, [pc, #732]	; (800bc40 <__ieee754_acos+0x2e8>)
 800b962:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b966:	428b      	cmp	r3, r1
 800b968:	dd1b      	ble.n	800b9a2 <__ieee754_acos+0x4a>
 800b96a:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800b96e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800b972:	4323      	orrs	r3, r4
 800b974:	d106      	bne.n	800b984 <__ieee754_acos+0x2c>
 800b976:	2d00      	cmp	r5, #0
 800b978:	f300 8211 	bgt.w	800bd9e <__ieee754_acos+0x446>
 800b97c:	ed9f 0b96 	vldr	d0, [pc, #600]	; 800bbd8 <__ieee754_acos+0x280>
 800b980:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b984:	ee10 2a10 	vmov	r2, s0
 800b988:	462b      	mov	r3, r5
 800b98a:	ee10 0a10 	vmov	r0, s0
 800b98e:	4629      	mov	r1, r5
 800b990:	f7f4 fc26 	bl	80001e0 <__aeabi_dsub>
 800b994:	4602      	mov	r2, r0
 800b996:	460b      	mov	r3, r1
 800b998:	f7f4 ff04 	bl	80007a4 <__aeabi_ddiv>
 800b99c:	ec41 0b10 	vmov	d0, r0, r1
 800b9a0:	e7ee      	b.n	800b980 <__ieee754_acos+0x28>
 800b9a2:	49a8      	ldr	r1, [pc, #672]	; (800bc44 <__ieee754_acos+0x2ec>)
 800b9a4:	428b      	cmp	r3, r1
 800b9a6:	f300 8087 	bgt.w	800bab8 <__ieee754_acos+0x160>
 800b9aa:	4aa7      	ldr	r2, [pc, #668]	; (800bc48 <__ieee754_acos+0x2f0>)
 800b9ac:	4293      	cmp	r3, r2
 800b9ae:	f340 81f9 	ble.w	800bda4 <__ieee754_acos+0x44c>
 800b9b2:	ee10 2a10 	vmov	r2, s0
 800b9b6:	ee10 0a10 	vmov	r0, s0
 800b9ba:	462b      	mov	r3, r5
 800b9bc:	4629      	mov	r1, r5
 800b9be:	f7f4 fdc7 	bl	8000550 <__aeabi_dmul>
 800b9c2:	a387      	add	r3, pc, #540	; (adr r3, 800bbe0 <__ieee754_acos+0x288>)
 800b9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9c8:	4606      	mov	r6, r0
 800b9ca:	460f      	mov	r7, r1
 800b9cc:	f7f4 fdc0 	bl	8000550 <__aeabi_dmul>
 800b9d0:	a385      	add	r3, pc, #532	; (adr r3, 800bbe8 <__ieee754_acos+0x290>)
 800b9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9d6:	f7f4 fc05 	bl	80001e4 <__adddf3>
 800b9da:	4632      	mov	r2, r6
 800b9dc:	463b      	mov	r3, r7
 800b9de:	f7f4 fdb7 	bl	8000550 <__aeabi_dmul>
 800b9e2:	a383      	add	r3, pc, #524	; (adr r3, 800bbf0 <__ieee754_acos+0x298>)
 800b9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e8:	f7f4 fbfa 	bl	80001e0 <__aeabi_dsub>
 800b9ec:	4632      	mov	r2, r6
 800b9ee:	463b      	mov	r3, r7
 800b9f0:	f7f4 fdae 	bl	8000550 <__aeabi_dmul>
 800b9f4:	a380      	add	r3, pc, #512	; (adr r3, 800bbf8 <__ieee754_acos+0x2a0>)
 800b9f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9fa:	f7f4 fbf3 	bl	80001e4 <__adddf3>
 800b9fe:	4632      	mov	r2, r6
 800ba00:	463b      	mov	r3, r7
 800ba02:	f7f4 fda5 	bl	8000550 <__aeabi_dmul>
 800ba06:	a37e      	add	r3, pc, #504	; (adr r3, 800bc00 <__ieee754_acos+0x2a8>)
 800ba08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba0c:	f7f4 fbe8 	bl	80001e0 <__aeabi_dsub>
 800ba10:	4632      	mov	r2, r6
 800ba12:	463b      	mov	r3, r7
 800ba14:	f7f4 fd9c 	bl	8000550 <__aeabi_dmul>
 800ba18:	a37b      	add	r3, pc, #492	; (adr r3, 800bc08 <__ieee754_acos+0x2b0>)
 800ba1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba1e:	f7f4 fbe1 	bl	80001e4 <__adddf3>
 800ba22:	4632      	mov	r2, r6
 800ba24:	463b      	mov	r3, r7
 800ba26:	f7f4 fd93 	bl	8000550 <__aeabi_dmul>
 800ba2a:	a379      	add	r3, pc, #484	; (adr r3, 800bc10 <__ieee754_acos+0x2b8>)
 800ba2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba30:	4680      	mov	r8, r0
 800ba32:	4689      	mov	r9, r1
 800ba34:	4630      	mov	r0, r6
 800ba36:	4639      	mov	r1, r7
 800ba38:	f7f4 fd8a 	bl	8000550 <__aeabi_dmul>
 800ba3c:	a376      	add	r3, pc, #472	; (adr r3, 800bc18 <__ieee754_acos+0x2c0>)
 800ba3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba42:	f7f4 fbcd 	bl	80001e0 <__aeabi_dsub>
 800ba46:	4632      	mov	r2, r6
 800ba48:	463b      	mov	r3, r7
 800ba4a:	f7f4 fd81 	bl	8000550 <__aeabi_dmul>
 800ba4e:	a374      	add	r3, pc, #464	; (adr r3, 800bc20 <__ieee754_acos+0x2c8>)
 800ba50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba54:	f7f4 fbc6 	bl	80001e4 <__adddf3>
 800ba58:	4632      	mov	r2, r6
 800ba5a:	463b      	mov	r3, r7
 800ba5c:	f7f4 fd78 	bl	8000550 <__aeabi_dmul>
 800ba60:	a371      	add	r3, pc, #452	; (adr r3, 800bc28 <__ieee754_acos+0x2d0>)
 800ba62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba66:	f7f4 fbbb 	bl	80001e0 <__aeabi_dsub>
 800ba6a:	4632      	mov	r2, r6
 800ba6c:	463b      	mov	r3, r7
 800ba6e:	f7f4 fd6f 	bl	8000550 <__aeabi_dmul>
 800ba72:	4b76      	ldr	r3, [pc, #472]	; (800bc4c <__ieee754_acos+0x2f4>)
 800ba74:	2200      	movs	r2, #0
 800ba76:	f7f4 fbb5 	bl	80001e4 <__adddf3>
 800ba7a:	4602      	mov	r2, r0
 800ba7c:	460b      	mov	r3, r1
 800ba7e:	4640      	mov	r0, r8
 800ba80:	4649      	mov	r1, r9
 800ba82:	f7f4 fe8f 	bl	80007a4 <__aeabi_ddiv>
 800ba86:	4622      	mov	r2, r4
 800ba88:	462b      	mov	r3, r5
 800ba8a:	f7f4 fd61 	bl	8000550 <__aeabi_dmul>
 800ba8e:	4602      	mov	r2, r0
 800ba90:	460b      	mov	r3, r1
 800ba92:	a167      	add	r1, pc, #412	; (adr r1, 800bc30 <__ieee754_acos+0x2d8>)
 800ba94:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba98:	f7f4 fba2 	bl	80001e0 <__aeabi_dsub>
 800ba9c:	4602      	mov	r2, r0
 800ba9e:	460b      	mov	r3, r1
 800baa0:	4620      	mov	r0, r4
 800baa2:	4629      	mov	r1, r5
 800baa4:	f7f4 fb9c 	bl	80001e0 <__aeabi_dsub>
 800baa8:	4602      	mov	r2, r0
 800baaa:	460b      	mov	r3, r1
 800baac:	a162      	add	r1, pc, #392	; (adr r1, 800bc38 <__ieee754_acos+0x2e0>)
 800baae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bab2:	f7f4 fb95 	bl	80001e0 <__aeabi_dsub>
 800bab6:	e771      	b.n	800b99c <__ieee754_acos+0x44>
 800bab8:	2d00      	cmp	r5, #0
 800baba:	f280 80cb 	bge.w	800bc54 <__ieee754_acos+0x2fc>
 800babe:	ee10 0a10 	vmov	r0, s0
 800bac2:	4b62      	ldr	r3, [pc, #392]	; (800bc4c <__ieee754_acos+0x2f4>)
 800bac4:	2200      	movs	r2, #0
 800bac6:	4629      	mov	r1, r5
 800bac8:	f7f4 fb8c 	bl	80001e4 <__adddf3>
 800bacc:	4b60      	ldr	r3, [pc, #384]	; (800bc50 <__ieee754_acos+0x2f8>)
 800bace:	2200      	movs	r2, #0
 800bad0:	f7f4 fd3e 	bl	8000550 <__aeabi_dmul>
 800bad4:	a342      	add	r3, pc, #264	; (adr r3, 800bbe0 <__ieee754_acos+0x288>)
 800bad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bada:	4604      	mov	r4, r0
 800badc:	460d      	mov	r5, r1
 800bade:	f7f4 fd37 	bl	8000550 <__aeabi_dmul>
 800bae2:	a341      	add	r3, pc, #260	; (adr r3, 800bbe8 <__ieee754_acos+0x290>)
 800bae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bae8:	f7f4 fb7c 	bl	80001e4 <__adddf3>
 800baec:	4622      	mov	r2, r4
 800baee:	462b      	mov	r3, r5
 800baf0:	f7f4 fd2e 	bl	8000550 <__aeabi_dmul>
 800baf4:	a33e      	add	r3, pc, #248	; (adr r3, 800bbf0 <__ieee754_acos+0x298>)
 800baf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bafa:	f7f4 fb71 	bl	80001e0 <__aeabi_dsub>
 800bafe:	4622      	mov	r2, r4
 800bb00:	462b      	mov	r3, r5
 800bb02:	f7f4 fd25 	bl	8000550 <__aeabi_dmul>
 800bb06:	a33c      	add	r3, pc, #240	; (adr r3, 800bbf8 <__ieee754_acos+0x2a0>)
 800bb08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb0c:	f7f4 fb6a 	bl	80001e4 <__adddf3>
 800bb10:	4622      	mov	r2, r4
 800bb12:	462b      	mov	r3, r5
 800bb14:	f7f4 fd1c 	bl	8000550 <__aeabi_dmul>
 800bb18:	a339      	add	r3, pc, #228	; (adr r3, 800bc00 <__ieee754_acos+0x2a8>)
 800bb1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb1e:	f7f4 fb5f 	bl	80001e0 <__aeabi_dsub>
 800bb22:	4622      	mov	r2, r4
 800bb24:	462b      	mov	r3, r5
 800bb26:	f7f4 fd13 	bl	8000550 <__aeabi_dmul>
 800bb2a:	a337      	add	r3, pc, #220	; (adr r3, 800bc08 <__ieee754_acos+0x2b0>)
 800bb2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb30:	f7f4 fb58 	bl	80001e4 <__adddf3>
 800bb34:	4622      	mov	r2, r4
 800bb36:	462b      	mov	r3, r5
 800bb38:	f7f4 fd0a 	bl	8000550 <__aeabi_dmul>
 800bb3c:	ec45 4b10 	vmov	d0, r4, r5
 800bb40:	4680      	mov	r8, r0
 800bb42:	4689      	mov	r9, r1
 800bb44:	f001 f8a4 	bl	800cc90 <__ieee754_sqrt>
 800bb48:	a331      	add	r3, pc, #196	; (adr r3, 800bc10 <__ieee754_acos+0x2b8>)
 800bb4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb4e:	4620      	mov	r0, r4
 800bb50:	4629      	mov	r1, r5
 800bb52:	ec57 6b10 	vmov	r6, r7, d0
 800bb56:	f7f4 fcfb 	bl	8000550 <__aeabi_dmul>
 800bb5a:	a32f      	add	r3, pc, #188	; (adr r3, 800bc18 <__ieee754_acos+0x2c0>)
 800bb5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb60:	f7f4 fb3e 	bl	80001e0 <__aeabi_dsub>
 800bb64:	4622      	mov	r2, r4
 800bb66:	462b      	mov	r3, r5
 800bb68:	f7f4 fcf2 	bl	8000550 <__aeabi_dmul>
 800bb6c:	a32c      	add	r3, pc, #176	; (adr r3, 800bc20 <__ieee754_acos+0x2c8>)
 800bb6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb72:	f7f4 fb37 	bl	80001e4 <__adddf3>
 800bb76:	4622      	mov	r2, r4
 800bb78:	462b      	mov	r3, r5
 800bb7a:	f7f4 fce9 	bl	8000550 <__aeabi_dmul>
 800bb7e:	a32a      	add	r3, pc, #168	; (adr r3, 800bc28 <__ieee754_acos+0x2d0>)
 800bb80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb84:	f7f4 fb2c 	bl	80001e0 <__aeabi_dsub>
 800bb88:	4622      	mov	r2, r4
 800bb8a:	462b      	mov	r3, r5
 800bb8c:	f7f4 fce0 	bl	8000550 <__aeabi_dmul>
 800bb90:	4b2e      	ldr	r3, [pc, #184]	; (800bc4c <__ieee754_acos+0x2f4>)
 800bb92:	2200      	movs	r2, #0
 800bb94:	f7f4 fb26 	bl	80001e4 <__adddf3>
 800bb98:	4602      	mov	r2, r0
 800bb9a:	460b      	mov	r3, r1
 800bb9c:	4640      	mov	r0, r8
 800bb9e:	4649      	mov	r1, r9
 800bba0:	f7f4 fe00 	bl	80007a4 <__aeabi_ddiv>
 800bba4:	4632      	mov	r2, r6
 800bba6:	463b      	mov	r3, r7
 800bba8:	f7f4 fcd2 	bl	8000550 <__aeabi_dmul>
 800bbac:	a320      	add	r3, pc, #128	; (adr r3, 800bc30 <__ieee754_acos+0x2d8>)
 800bbae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb2:	f7f4 fb15 	bl	80001e0 <__aeabi_dsub>
 800bbb6:	4632      	mov	r2, r6
 800bbb8:	463b      	mov	r3, r7
 800bbba:	f7f4 fb13 	bl	80001e4 <__adddf3>
 800bbbe:	4602      	mov	r2, r0
 800bbc0:	460b      	mov	r3, r1
 800bbc2:	f7f4 fb0f 	bl	80001e4 <__adddf3>
 800bbc6:	4602      	mov	r2, r0
 800bbc8:	460b      	mov	r3, r1
 800bbca:	a103      	add	r1, pc, #12	; (adr r1, 800bbd8 <__ieee754_acos+0x280>)
 800bbcc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bbd0:	e76f      	b.n	800bab2 <__ieee754_acos+0x15a>
 800bbd2:	bf00      	nop
 800bbd4:	f3af 8000 	nop.w
 800bbd8:	54442d18 	.word	0x54442d18
 800bbdc:	400921fb 	.word	0x400921fb
 800bbe0:	0dfdf709 	.word	0x0dfdf709
 800bbe4:	3f023de1 	.word	0x3f023de1
 800bbe8:	7501b288 	.word	0x7501b288
 800bbec:	3f49efe0 	.word	0x3f49efe0
 800bbf0:	b5688f3b 	.word	0xb5688f3b
 800bbf4:	3fa48228 	.word	0x3fa48228
 800bbf8:	0e884455 	.word	0x0e884455
 800bbfc:	3fc9c155 	.word	0x3fc9c155
 800bc00:	03eb6f7d 	.word	0x03eb6f7d
 800bc04:	3fd4d612 	.word	0x3fd4d612
 800bc08:	55555555 	.word	0x55555555
 800bc0c:	3fc55555 	.word	0x3fc55555
 800bc10:	b12e9282 	.word	0xb12e9282
 800bc14:	3fb3b8c5 	.word	0x3fb3b8c5
 800bc18:	1b8d0159 	.word	0x1b8d0159
 800bc1c:	3fe6066c 	.word	0x3fe6066c
 800bc20:	9c598ac8 	.word	0x9c598ac8
 800bc24:	40002ae5 	.word	0x40002ae5
 800bc28:	1c8a2d4b 	.word	0x1c8a2d4b
 800bc2c:	40033a27 	.word	0x40033a27
 800bc30:	33145c07 	.word	0x33145c07
 800bc34:	3c91a626 	.word	0x3c91a626
 800bc38:	54442d18 	.word	0x54442d18
 800bc3c:	3ff921fb 	.word	0x3ff921fb
 800bc40:	3fefffff 	.word	0x3fefffff
 800bc44:	3fdfffff 	.word	0x3fdfffff
 800bc48:	3c600000 	.word	0x3c600000
 800bc4c:	3ff00000 	.word	0x3ff00000
 800bc50:	3fe00000 	.word	0x3fe00000
 800bc54:	ee10 2a10 	vmov	r2, s0
 800bc58:	462b      	mov	r3, r5
 800bc5a:	496d      	ldr	r1, [pc, #436]	; (800be10 <__ieee754_acos+0x4b8>)
 800bc5c:	2000      	movs	r0, #0
 800bc5e:	f7f4 fabf 	bl	80001e0 <__aeabi_dsub>
 800bc62:	4b6c      	ldr	r3, [pc, #432]	; (800be14 <__ieee754_acos+0x4bc>)
 800bc64:	2200      	movs	r2, #0
 800bc66:	f7f4 fc73 	bl	8000550 <__aeabi_dmul>
 800bc6a:	4604      	mov	r4, r0
 800bc6c:	460d      	mov	r5, r1
 800bc6e:	ec45 4b10 	vmov	d0, r4, r5
 800bc72:	f001 f80d 	bl	800cc90 <__ieee754_sqrt>
 800bc76:	a34e      	add	r3, pc, #312	; (adr r3, 800bdb0 <__ieee754_acos+0x458>)
 800bc78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc7c:	4620      	mov	r0, r4
 800bc7e:	4629      	mov	r1, r5
 800bc80:	ec59 8b10 	vmov	r8, r9, d0
 800bc84:	f7f4 fc64 	bl	8000550 <__aeabi_dmul>
 800bc88:	a34b      	add	r3, pc, #300	; (adr r3, 800bdb8 <__ieee754_acos+0x460>)
 800bc8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc8e:	f7f4 faa9 	bl	80001e4 <__adddf3>
 800bc92:	4622      	mov	r2, r4
 800bc94:	462b      	mov	r3, r5
 800bc96:	f7f4 fc5b 	bl	8000550 <__aeabi_dmul>
 800bc9a:	a349      	add	r3, pc, #292	; (adr r3, 800bdc0 <__ieee754_acos+0x468>)
 800bc9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bca0:	f7f4 fa9e 	bl	80001e0 <__aeabi_dsub>
 800bca4:	4622      	mov	r2, r4
 800bca6:	462b      	mov	r3, r5
 800bca8:	f7f4 fc52 	bl	8000550 <__aeabi_dmul>
 800bcac:	a346      	add	r3, pc, #280	; (adr r3, 800bdc8 <__ieee754_acos+0x470>)
 800bcae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcb2:	f7f4 fa97 	bl	80001e4 <__adddf3>
 800bcb6:	4622      	mov	r2, r4
 800bcb8:	462b      	mov	r3, r5
 800bcba:	f7f4 fc49 	bl	8000550 <__aeabi_dmul>
 800bcbe:	a344      	add	r3, pc, #272	; (adr r3, 800bdd0 <__ieee754_acos+0x478>)
 800bcc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcc4:	f7f4 fa8c 	bl	80001e0 <__aeabi_dsub>
 800bcc8:	4622      	mov	r2, r4
 800bcca:	462b      	mov	r3, r5
 800bccc:	f7f4 fc40 	bl	8000550 <__aeabi_dmul>
 800bcd0:	a341      	add	r3, pc, #260	; (adr r3, 800bdd8 <__ieee754_acos+0x480>)
 800bcd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd6:	f7f4 fa85 	bl	80001e4 <__adddf3>
 800bcda:	4622      	mov	r2, r4
 800bcdc:	462b      	mov	r3, r5
 800bcde:	f7f4 fc37 	bl	8000550 <__aeabi_dmul>
 800bce2:	a33f      	add	r3, pc, #252	; (adr r3, 800bde0 <__ieee754_acos+0x488>)
 800bce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce8:	4682      	mov	sl, r0
 800bcea:	468b      	mov	fp, r1
 800bcec:	4620      	mov	r0, r4
 800bcee:	4629      	mov	r1, r5
 800bcf0:	f7f4 fc2e 	bl	8000550 <__aeabi_dmul>
 800bcf4:	a33c      	add	r3, pc, #240	; (adr r3, 800bde8 <__ieee754_acos+0x490>)
 800bcf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcfa:	f7f4 fa71 	bl	80001e0 <__aeabi_dsub>
 800bcfe:	4622      	mov	r2, r4
 800bd00:	462b      	mov	r3, r5
 800bd02:	f7f4 fc25 	bl	8000550 <__aeabi_dmul>
 800bd06:	a33a      	add	r3, pc, #232	; (adr r3, 800bdf0 <__ieee754_acos+0x498>)
 800bd08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd0c:	f7f4 fa6a 	bl	80001e4 <__adddf3>
 800bd10:	4622      	mov	r2, r4
 800bd12:	462b      	mov	r3, r5
 800bd14:	f7f4 fc1c 	bl	8000550 <__aeabi_dmul>
 800bd18:	a337      	add	r3, pc, #220	; (adr r3, 800bdf8 <__ieee754_acos+0x4a0>)
 800bd1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd1e:	f7f4 fa5f 	bl	80001e0 <__aeabi_dsub>
 800bd22:	4622      	mov	r2, r4
 800bd24:	462b      	mov	r3, r5
 800bd26:	f7f4 fc13 	bl	8000550 <__aeabi_dmul>
 800bd2a:	4b39      	ldr	r3, [pc, #228]	; (800be10 <__ieee754_acos+0x4b8>)
 800bd2c:	2200      	movs	r2, #0
 800bd2e:	f7f4 fa59 	bl	80001e4 <__adddf3>
 800bd32:	4602      	mov	r2, r0
 800bd34:	460b      	mov	r3, r1
 800bd36:	4650      	mov	r0, sl
 800bd38:	4659      	mov	r1, fp
 800bd3a:	f7f4 fd33 	bl	80007a4 <__aeabi_ddiv>
 800bd3e:	4642      	mov	r2, r8
 800bd40:	464b      	mov	r3, r9
 800bd42:	f7f4 fc05 	bl	8000550 <__aeabi_dmul>
 800bd46:	2600      	movs	r6, #0
 800bd48:	4682      	mov	sl, r0
 800bd4a:	468b      	mov	fp, r1
 800bd4c:	4632      	mov	r2, r6
 800bd4e:	464b      	mov	r3, r9
 800bd50:	4630      	mov	r0, r6
 800bd52:	4649      	mov	r1, r9
 800bd54:	f7f4 fbfc 	bl	8000550 <__aeabi_dmul>
 800bd58:	4602      	mov	r2, r0
 800bd5a:	460b      	mov	r3, r1
 800bd5c:	4620      	mov	r0, r4
 800bd5e:	4629      	mov	r1, r5
 800bd60:	f7f4 fa3e 	bl	80001e0 <__aeabi_dsub>
 800bd64:	4632      	mov	r2, r6
 800bd66:	4604      	mov	r4, r0
 800bd68:	460d      	mov	r5, r1
 800bd6a:	464b      	mov	r3, r9
 800bd6c:	4640      	mov	r0, r8
 800bd6e:	4649      	mov	r1, r9
 800bd70:	f7f4 fa38 	bl	80001e4 <__adddf3>
 800bd74:	4602      	mov	r2, r0
 800bd76:	460b      	mov	r3, r1
 800bd78:	4620      	mov	r0, r4
 800bd7a:	4629      	mov	r1, r5
 800bd7c:	f7f4 fd12 	bl	80007a4 <__aeabi_ddiv>
 800bd80:	4602      	mov	r2, r0
 800bd82:	460b      	mov	r3, r1
 800bd84:	4650      	mov	r0, sl
 800bd86:	4659      	mov	r1, fp
 800bd88:	f7f4 fa2c 	bl	80001e4 <__adddf3>
 800bd8c:	4632      	mov	r2, r6
 800bd8e:	464b      	mov	r3, r9
 800bd90:	f7f4 fa28 	bl	80001e4 <__adddf3>
 800bd94:	4602      	mov	r2, r0
 800bd96:	460b      	mov	r3, r1
 800bd98:	f7f4 fa24 	bl	80001e4 <__adddf3>
 800bd9c:	e5fe      	b.n	800b99c <__ieee754_acos+0x44>
 800bd9e:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800be00 <__ieee754_acos+0x4a8>
 800bda2:	e5ed      	b.n	800b980 <__ieee754_acos+0x28>
 800bda4:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800be08 <__ieee754_acos+0x4b0>
 800bda8:	e5ea      	b.n	800b980 <__ieee754_acos+0x28>
 800bdaa:	bf00      	nop
 800bdac:	f3af 8000 	nop.w
 800bdb0:	0dfdf709 	.word	0x0dfdf709
 800bdb4:	3f023de1 	.word	0x3f023de1
 800bdb8:	7501b288 	.word	0x7501b288
 800bdbc:	3f49efe0 	.word	0x3f49efe0
 800bdc0:	b5688f3b 	.word	0xb5688f3b
 800bdc4:	3fa48228 	.word	0x3fa48228
 800bdc8:	0e884455 	.word	0x0e884455
 800bdcc:	3fc9c155 	.word	0x3fc9c155
 800bdd0:	03eb6f7d 	.word	0x03eb6f7d
 800bdd4:	3fd4d612 	.word	0x3fd4d612
 800bdd8:	55555555 	.word	0x55555555
 800bddc:	3fc55555 	.word	0x3fc55555
 800bde0:	b12e9282 	.word	0xb12e9282
 800bde4:	3fb3b8c5 	.word	0x3fb3b8c5
 800bde8:	1b8d0159 	.word	0x1b8d0159
 800bdec:	3fe6066c 	.word	0x3fe6066c
 800bdf0:	9c598ac8 	.word	0x9c598ac8
 800bdf4:	40002ae5 	.word	0x40002ae5
 800bdf8:	1c8a2d4b 	.word	0x1c8a2d4b
 800bdfc:	40033a27 	.word	0x40033a27
	...
 800be08:	54442d18 	.word	0x54442d18
 800be0c:	3ff921fb 	.word	0x3ff921fb
 800be10:	3ff00000 	.word	0x3ff00000
 800be14:	3fe00000 	.word	0x3fe00000

0800be18 <__ieee754_pow>:
 800be18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be1c:	ed2d 8b06 	vpush	{d8-d10}
 800be20:	b089      	sub	sp, #36	; 0x24
 800be22:	ed8d 1b00 	vstr	d1, [sp]
 800be26:	e9dd 2900 	ldrd	r2, r9, [sp]
 800be2a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800be2e:	ea58 0102 	orrs.w	r1, r8, r2
 800be32:	ec57 6b10 	vmov	r6, r7, d0
 800be36:	d115      	bne.n	800be64 <__ieee754_pow+0x4c>
 800be38:	19b3      	adds	r3, r6, r6
 800be3a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800be3e:	4152      	adcs	r2, r2
 800be40:	4299      	cmp	r1, r3
 800be42:	4b89      	ldr	r3, [pc, #548]	; (800c068 <__ieee754_pow+0x250>)
 800be44:	4193      	sbcs	r3, r2
 800be46:	f080 84d2 	bcs.w	800c7ee <__ieee754_pow+0x9d6>
 800be4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be4e:	4630      	mov	r0, r6
 800be50:	4639      	mov	r1, r7
 800be52:	f7f4 f9c7 	bl	80001e4 <__adddf3>
 800be56:	ec41 0b10 	vmov	d0, r0, r1
 800be5a:	b009      	add	sp, #36	; 0x24
 800be5c:	ecbd 8b06 	vpop	{d8-d10}
 800be60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be64:	4b81      	ldr	r3, [pc, #516]	; (800c06c <__ieee754_pow+0x254>)
 800be66:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800be6a:	429c      	cmp	r4, r3
 800be6c:	ee10 aa10 	vmov	sl, s0
 800be70:	463d      	mov	r5, r7
 800be72:	dc06      	bgt.n	800be82 <__ieee754_pow+0x6a>
 800be74:	d101      	bne.n	800be7a <__ieee754_pow+0x62>
 800be76:	2e00      	cmp	r6, #0
 800be78:	d1e7      	bne.n	800be4a <__ieee754_pow+0x32>
 800be7a:	4598      	cmp	r8, r3
 800be7c:	dc01      	bgt.n	800be82 <__ieee754_pow+0x6a>
 800be7e:	d10f      	bne.n	800bea0 <__ieee754_pow+0x88>
 800be80:	b172      	cbz	r2, 800bea0 <__ieee754_pow+0x88>
 800be82:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800be86:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800be8a:	ea55 050a 	orrs.w	r5, r5, sl
 800be8e:	d1dc      	bne.n	800be4a <__ieee754_pow+0x32>
 800be90:	e9dd 3200 	ldrd	r3, r2, [sp]
 800be94:	18db      	adds	r3, r3, r3
 800be96:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800be9a:	4152      	adcs	r2, r2
 800be9c:	429d      	cmp	r5, r3
 800be9e:	e7d0      	b.n	800be42 <__ieee754_pow+0x2a>
 800bea0:	2d00      	cmp	r5, #0
 800bea2:	da3b      	bge.n	800bf1c <__ieee754_pow+0x104>
 800bea4:	4b72      	ldr	r3, [pc, #456]	; (800c070 <__ieee754_pow+0x258>)
 800bea6:	4598      	cmp	r8, r3
 800bea8:	dc51      	bgt.n	800bf4e <__ieee754_pow+0x136>
 800beaa:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800beae:	4598      	cmp	r8, r3
 800beb0:	f340 84ac 	ble.w	800c80c <__ieee754_pow+0x9f4>
 800beb4:	ea4f 5328 	mov.w	r3, r8, asr #20
 800beb8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bebc:	2b14      	cmp	r3, #20
 800bebe:	dd0f      	ble.n	800bee0 <__ieee754_pow+0xc8>
 800bec0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800bec4:	fa22 f103 	lsr.w	r1, r2, r3
 800bec8:	fa01 f303 	lsl.w	r3, r1, r3
 800becc:	4293      	cmp	r3, r2
 800bece:	f040 849d 	bne.w	800c80c <__ieee754_pow+0x9f4>
 800bed2:	f001 0101 	and.w	r1, r1, #1
 800bed6:	f1c1 0302 	rsb	r3, r1, #2
 800beda:	9304      	str	r3, [sp, #16]
 800bedc:	b182      	cbz	r2, 800bf00 <__ieee754_pow+0xe8>
 800bede:	e05f      	b.n	800bfa0 <__ieee754_pow+0x188>
 800bee0:	2a00      	cmp	r2, #0
 800bee2:	d15b      	bne.n	800bf9c <__ieee754_pow+0x184>
 800bee4:	f1c3 0314 	rsb	r3, r3, #20
 800bee8:	fa48 f103 	asr.w	r1, r8, r3
 800beec:	fa01 f303 	lsl.w	r3, r1, r3
 800bef0:	4543      	cmp	r3, r8
 800bef2:	f040 8488 	bne.w	800c806 <__ieee754_pow+0x9ee>
 800bef6:	f001 0101 	and.w	r1, r1, #1
 800befa:	f1c1 0302 	rsb	r3, r1, #2
 800befe:	9304      	str	r3, [sp, #16]
 800bf00:	4b5c      	ldr	r3, [pc, #368]	; (800c074 <__ieee754_pow+0x25c>)
 800bf02:	4598      	cmp	r8, r3
 800bf04:	d132      	bne.n	800bf6c <__ieee754_pow+0x154>
 800bf06:	f1b9 0f00 	cmp.w	r9, #0
 800bf0a:	f280 8478 	bge.w	800c7fe <__ieee754_pow+0x9e6>
 800bf0e:	4959      	ldr	r1, [pc, #356]	; (800c074 <__ieee754_pow+0x25c>)
 800bf10:	4632      	mov	r2, r6
 800bf12:	463b      	mov	r3, r7
 800bf14:	2000      	movs	r0, #0
 800bf16:	f7f4 fc45 	bl	80007a4 <__aeabi_ddiv>
 800bf1a:	e79c      	b.n	800be56 <__ieee754_pow+0x3e>
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	9304      	str	r3, [sp, #16]
 800bf20:	2a00      	cmp	r2, #0
 800bf22:	d13d      	bne.n	800bfa0 <__ieee754_pow+0x188>
 800bf24:	4b51      	ldr	r3, [pc, #324]	; (800c06c <__ieee754_pow+0x254>)
 800bf26:	4598      	cmp	r8, r3
 800bf28:	d1ea      	bne.n	800bf00 <__ieee754_pow+0xe8>
 800bf2a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800bf2e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800bf32:	ea53 030a 	orrs.w	r3, r3, sl
 800bf36:	f000 845a 	beq.w	800c7ee <__ieee754_pow+0x9d6>
 800bf3a:	4b4f      	ldr	r3, [pc, #316]	; (800c078 <__ieee754_pow+0x260>)
 800bf3c:	429c      	cmp	r4, r3
 800bf3e:	dd08      	ble.n	800bf52 <__ieee754_pow+0x13a>
 800bf40:	f1b9 0f00 	cmp.w	r9, #0
 800bf44:	f2c0 8457 	blt.w	800c7f6 <__ieee754_pow+0x9de>
 800bf48:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf4c:	e783      	b.n	800be56 <__ieee754_pow+0x3e>
 800bf4e:	2302      	movs	r3, #2
 800bf50:	e7e5      	b.n	800bf1e <__ieee754_pow+0x106>
 800bf52:	f1b9 0f00 	cmp.w	r9, #0
 800bf56:	f04f 0000 	mov.w	r0, #0
 800bf5a:	f04f 0100 	mov.w	r1, #0
 800bf5e:	f6bf af7a 	bge.w	800be56 <__ieee754_pow+0x3e>
 800bf62:	e9dd 0300 	ldrd	r0, r3, [sp]
 800bf66:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800bf6a:	e774      	b.n	800be56 <__ieee754_pow+0x3e>
 800bf6c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800bf70:	d106      	bne.n	800bf80 <__ieee754_pow+0x168>
 800bf72:	4632      	mov	r2, r6
 800bf74:	463b      	mov	r3, r7
 800bf76:	4630      	mov	r0, r6
 800bf78:	4639      	mov	r1, r7
 800bf7a:	f7f4 fae9 	bl	8000550 <__aeabi_dmul>
 800bf7e:	e76a      	b.n	800be56 <__ieee754_pow+0x3e>
 800bf80:	4b3e      	ldr	r3, [pc, #248]	; (800c07c <__ieee754_pow+0x264>)
 800bf82:	4599      	cmp	r9, r3
 800bf84:	d10c      	bne.n	800bfa0 <__ieee754_pow+0x188>
 800bf86:	2d00      	cmp	r5, #0
 800bf88:	db0a      	blt.n	800bfa0 <__ieee754_pow+0x188>
 800bf8a:	ec47 6b10 	vmov	d0, r6, r7
 800bf8e:	b009      	add	sp, #36	; 0x24
 800bf90:	ecbd 8b06 	vpop	{d8-d10}
 800bf94:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf98:	f000 be7a 	b.w	800cc90 <__ieee754_sqrt>
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	9304      	str	r3, [sp, #16]
 800bfa0:	ec47 6b10 	vmov	d0, r6, r7
 800bfa4:	f001 fc2e 	bl	800d804 <fabs>
 800bfa8:	ec51 0b10 	vmov	r0, r1, d0
 800bfac:	f1ba 0f00 	cmp.w	sl, #0
 800bfb0:	d129      	bne.n	800c006 <__ieee754_pow+0x1ee>
 800bfb2:	b124      	cbz	r4, 800bfbe <__ieee754_pow+0x1a6>
 800bfb4:	4b2f      	ldr	r3, [pc, #188]	; (800c074 <__ieee754_pow+0x25c>)
 800bfb6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800bfba:	429a      	cmp	r2, r3
 800bfbc:	d123      	bne.n	800c006 <__ieee754_pow+0x1ee>
 800bfbe:	f1b9 0f00 	cmp.w	r9, #0
 800bfc2:	da05      	bge.n	800bfd0 <__ieee754_pow+0x1b8>
 800bfc4:	4602      	mov	r2, r0
 800bfc6:	460b      	mov	r3, r1
 800bfc8:	2000      	movs	r0, #0
 800bfca:	492a      	ldr	r1, [pc, #168]	; (800c074 <__ieee754_pow+0x25c>)
 800bfcc:	f7f4 fbea 	bl	80007a4 <__aeabi_ddiv>
 800bfd0:	2d00      	cmp	r5, #0
 800bfd2:	f6bf af40 	bge.w	800be56 <__ieee754_pow+0x3e>
 800bfd6:	9b04      	ldr	r3, [sp, #16]
 800bfd8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800bfdc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800bfe0:	4323      	orrs	r3, r4
 800bfe2:	d108      	bne.n	800bff6 <__ieee754_pow+0x1de>
 800bfe4:	4602      	mov	r2, r0
 800bfe6:	460b      	mov	r3, r1
 800bfe8:	4610      	mov	r0, r2
 800bfea:	4619      	mov	r1, r3
 800bfec:	f7f4 f8f8 	bl	80001e0 <__aeabi_dsub>
 800bff0:	4602      	mov	r2, r0
 800bff2:	460b      	mov	r3, r1
 800bff4:	e78f      	b.n	800bf16 <__ieee754_pow+0xfe>
 800bff6:	9b04      	ldr	r3, [sp, #16]
 800bff8:	2b01      	cmp	r3, #1
 800bffa:	f47f af2c 	bne.w	800be56 <__ieee754_pow+0x3e>
 800bffe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c002:	4619      	mov	r1, r3
 800c004:	e727      	b.n	800be56 <__ieee754_pow+0x3e>
 800c006:	0feb      	lsrs	r3, r5, #31
 800c008:	3b01      	subs	r3, #1
 800c00a:	9306      	str	r3, [sp, #24]
 800c00c:	9a06      	ldr	r2, [sp, #24]
 800c00e:	9b04      	ldr	r3, [sp, #16]
 800c010:	4313      	orrs	r3, r2
 800c012:	d102      	bne.n	800c01a <__ieee754_pow+0x202>
 800c014:	4632      	mov	r2, r6
 800c016:	463b      	mov	r3, r7
 800c018:	e7e6      	b.n	800bfe8 <__ieee754_pow+0x1d0>
 800c01a:	4b19      	ldr	r3, [pc, #100]	; (800c080 <__ieee754_pow+0x268>)
 800c01c:	4598      	cmp	r8, r3
 800c01e:	f340 80fb 	ble.w	800c218 <__ieee754_pow+0x400>
 800c022:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c026:	4598      	cmp	r8, r3
 800c028:	4b13      	ldr	r3, [pc, #76]	; (800c078 <__ieee754_pow+0x260>)
 800c02a:	dd0c      	ble.n	800c046 <__ieee754_pow+0x22e>
 800c02c:	429c      	cmp	r4, r3
 800c02e:	dc0f      	bgt.n	800c050 <__ieee754_pow+0x238>
 800c030:	f1b9 0f00 	cmp.w	r9, #0
 800c034:	da0f      	bge.n	800c056 <__ieee754_pow+0x23e>
 800c036:	2000      	movs	r0, #0
 800c038:	b009      	add	sp, #36	; 0x24
 800c03a:	ecbd 8b06 	vpop	{d8-d10}
 800c03e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c042:	f001 bbd6 	b.w	800d7f2 <__math_oflow>
 800c046:	429c      	cmp	r4, r3
 800c048:	dbf2      	blt.n	800c030 <__ieee754_pow+0x218>
 800c04a:	4b0a      	ldr	r3, [pc, #40]	; (800c074 <__ieee754_pow+0x25c>)
 800c04c:	429c      	cmp	r4, r3
 800c04e:	dd19      	ble.n	800c084 <__ieee754_pow+0x26c>
 800c050:	f1b9 0f00 	cmp.w	r9, #0
 800c054:	dcef      	bgt.n	800c036 <__ieee754_pow+0x21e>
 800c056:	2000      	movs	r0, #0
 800c058:	b009      	add	sp, #36	; 0x24
 800c05a:	ecbd 8b06 	vpop	{d8-d10}
 800c05e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c062:	f001 bbbd 	b.w	800d7e0 <__math_uflow>
 800c066:	bf00      	nop
 800c068:	fff00000 	.word	0xfff00000
 800c06c:	7ff00000 	.word	0x7ff00000
 800c070:	433fffff 	.word	0x433fffff
 800c074:	3ff00000 	.word	0x3ff00000
 800c078:	3fefffff 	.word	0x3fefffff
 800c07c:	3fe00000 	.word	0x3fe00000
 800c080:	41e00000 	.word	0x41e00000
 800c084:	4b60      	ldr	r3, [pc, #384]	; (800c208 <__ieee754_pow+0x3f0>)
 800c086:	2200      	movs	r2, #0
 800c088:	f7f4 f8aa 	bl	80001e0 <__aeabi_dsub>
 800c08c:	a354      	add	r3, pc, #336	; (adr r3, 800c1e0 <__ieee754_pow+0x3c8>)
 800c08e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c092:	4604      	mov	r4, r0
 800c094:	460d      	mov	r5, r1
 800c096:	f7f4 fa5b 	bl	8000550 <__aeabi_dmul>
 800c09a:	a353      	add	r3, pc, #332	; (adr r3, 800c1e8 <__ieee754_pow+0x3d0>)
 800c09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0a0:	4606      	mov	r6, r0
 800c0a2:	460f      	mov	r7, r1
 800c0a4:	4620      	mov	r0, r4
 800c0a6:	4629      	mov	r1, r5
 800c0a8:	f7f4 fa52 	bl	8000550 <__aeabi_dmul>
 800c0ac:	4b57      	ldr	r3, [pc, #348]	; (800c20c <__ieee754_pow+0x3f4>)
 800c0ae:	4682      	mov	sl, r0
 800c0b0:	468b      	mov	fp, r1
 800c0b2:	2200      	movs	r2, #0
 800c0b4:	4620      	mov	r0, r4
 800c0b6:	4629      	mov	r1, r5
 800c0b8:	f7f4 fa4a 	bl	8000550 <__aeabi_dmul>
 800c0bc:	4602      	mov	r2, r0
 800c0be:	460b      	mov	r3, r1
 800c0c0:	a14b      	add	r1, pc, #300	; (adr r1, 800c1f0 <__ieee754_pow+0x3d8>)
 800c0c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c0c6:	f7f4 f88b 	bl	80001e0 <__aeabi_dsub>
 800c0ca:	4622      	mov	r2, r4
 800c0cc:	462b      	mov	r3, r5
 800c0ce:	f7f4 fa3f 	bl	8000550 <__aeabi_dmul>
 800c0d2:	4602      	mov	r2, r0
 800c0d4:	460b      	mov	r3, r1
 800c0d6:	2000      	movs	r0, #0
 800c0d8:	494d      	ldr	r1, [pc, #308]	; (800c210 <__ieee754_pow+0x3f8>)
 800c0da:	f7f4 f881 	bl	80001e0 <__aeabi_dsub>
 800c0de:	4622      	mov	r2, r4
 800c0e0:	4680      	mov	r8, r0
 800c0e2:	4689      	mov	r9, r1
 800c0e4:	462b      	mov	r3, r5
 800c0e6:	4620      	mov	r0, r4
 800c0e8:	4629      	mov	r1, r5
 800c0ea:	f7f4 fa31 	bl	8000550 <__aeabi_dmul>
 800c0ee:	4602      	mov	r2, r0
 800c0f0:	460b      	mov	r3, r1
 800c0f2:	4640      	mov	r0, r8
 800c0f4:	4649      	mov	r1, r9
 800c0f6:	f7f4 fa2b 	bl	8000550 <__aeabi_dmul>
 800c0fa:	a33f      	add	r3, pc, #252	; (adr r3, 800c1f8 <__ieee754_pow+0x3e0>)
 800c0fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c100:	f7f4 fa26 	bl	8000550 <__aeabi_dmul>
 800c104:	4602      	mov	r2, r0
 800c106:	460b      	mov	r3, r1
 800c108:	4650      	mov	r0, sl
 800c10a:	4659      	mov	r1, fp
 800c10c:	f7f4 f868 	bl	80001e0 <__aeabi_dsub>
 800c110:	4602      	mov	r2, r0
 800c112:	460b      	mov	r3, r1
 800c114:	4680      	mov	r8, r0
 800c116:	4689      	mov	r9, r1
 800c118:	4630      	mov	r0, r6
 800c11a:	4639      	mov	r1, r7
 800c11c:	f7f4 f862 	bl	80001e4 <__adddf3>
 800c120:	2000      	movs	r0, #0
 800c122:	4632      	mov	r2, r6
 800c124:	463b      	mov	r3, r7
 800c126:	4604      	mov	r4, r0
 800c128:	460d      	mov	r5, r1
 800c12a:	f7f4 f859 	bl	80001e0 <__aeabi_dsub>
 800c12e:	4602      	mov	r2, r0
 800c130:	460b      	mov	r3, r1
 800c132:	4640      	mov	r0, r8
 800c134:	4649      	mov	r1, r9
 800c136:	f7f4 f853 	bl	80001e0 <__aeabi_dsub>
 800c13a:	9b04      	ldr	r3, [sp, #16]
 800c13c:	9a06      	ldr	r2, [sp, #24]
 800c13e:	3b01      	subs	r3, #1
 800c140:	4313      	orrs	r3, r2
 800c142:	4682      	mov	sl, r0
 800c144:	468b      	mov	fp, r1
 800c146:	f040 81e7 	bne.w	800c518 <__ieee754_pow+0x700>
 800c14a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800c200 <__ieee754_pow+0x3e8>
 800c14e:	eeb0 8a47 	vmov.f32	s16, s14
 800c152:	eef0 8a67 	vmov.f32	s17, s15
 800c156:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c15a:	2600      	movs	r6, #0
 800c15c:	4632      	mov	r2, r6
 800c15e:	463b      	mov	r3, r7
 800c160:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c164:	f7f4 f83c 	bl	80001e0 <__aeabi_dsub>
 800c168:	4622      	mov	r2, r4
 800c16a:	462b      	mov	r3, r5
 800c16c:	f7f4 f9f0 	bl	8000550 <__aeabi_dmul>
 800c170:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c174:	4680      	mov	r8, r0
 800c176:	4689      	mov	r9, r1
 800c178:	4650      	mov	r0, sl
 800c17a:	4659      	mov	r1, fp
 800c17c:	f7f4 f9e8 	bl	8000550 <__aeabi_dmul>
 800c180:	4602      	mov	r2, r0
 800c182:	460b      	mov	r3, r1
 800c184:	4640      	mov	r0, r8
 800c186:	4649      	mov	r1, r9
 800c188:	f7f4 f82c 	bl	80001e4 <__adddf3>
 800c18c:	4632      	mov	r2, r6
 800c18e:	463b      	mov	r3, r7
 800c190:	4680      	mov	r8, r0
 800c192:	4689      	mov	r9, r1
 800c194:	4620      	mov	r0, r4
 800c196:	4629      	mov	r1, r5
 800c198:	f7f4 f9da 	bl	8000550 <__aeabi_dmul>
 800c19c:	460b      	mov	r3, r1
 800c19e:	4604      	mov	r4, r0
 800c1a0:	460d      	mov	r5, r1
 800c1a2:	4602      	mov	r2, r0
 800c1a4:	4649      	mov	r1, r9
 800c1a6:	4640      	mov	r0, r8
 800c1a8:	f7f4 f81c 	bl	80001e4 <__adddf3>
 800c1ac:	4b19      	ldr	r3, [pc, #100]	; (800c214 <__ieee754_pow+0x3fc>)
 800c1ae:	4299      	cmp	r1, r3
 800c1b0:	ec45 4b19 	vmov	d9, r4, r5
 800c1b4:	4606      	mov	r6, r0
 800c1b6:	460f      	mov	r7, r1
 800c1b8:	468b      	mov	fp, r1
 800c1ba:	f340 82f1 	ble.w	800c7a0 <__ieee754_pow+0x988>
 800c1be:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c1c2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c1c6:	4303      	orrs	r3, r0
 800c1c8:	f000 81e4 	beq.w	800c594 <__ieee754_pow+0x77c>
 800c1cc:	ec51 0b18 	vmov	r0, r1, d8
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	2300      	movs	r3, #0
 800c1d4:	f7f4 fc2e 	bl	8000a34 <__aeabi_dcmplt>
 800c1d8:	3800      	subs	r0, #0
 800c1da:	bf18      	it	ne
 800c1dc:	2001      	movne	r0, #1
 800c1de:	e72b      	b.n	800c038 <__ieee754_pow+0x220>
 800c1e0:	60000000 	.word	0x60000000
 800c1e4:	3ff71547 	.word	0x3ff71547
 800c1e8:	f85ddf44 	.word	0xf85ddf44
 800c1ec:	3e54ae0b 	.word	0x3e54ae0b
 800c1f0:	55555555 	.word	0x55555555
 800c1f4:	3fd55555 	.word	0x3fd55555
 800c1f8:	652b82fe 	.word	0x652b82fe
 800c1fc:	3ff71547 	.word	0x3ff71547
 800c200:	00000000 	.word	0x00000000
 800c204:	bff00000 	.word	0xbff00000
 800c208:	3ff00000 	.word	0x3ff00000
 800c20c:	3fd00000 	.word	0x3fd00000
 800c210:	3fe00000 	.word	0x3fe00000
 800c214:	408fffff 	.word	0x408fffff
 800c218:	4bd5      	ldr	r3, [pc, #852]	; (800c570 <__ieee754_pow+0x758>)
 800c21a:	402b      	ands	r3, r5
 800c21c:	2200      	movs	r2, #0
 800c21e:	b92b      	cbnz	r3, 800c22c <__ieee754_pow+0x414>
 800c220:	4bd4      	ldr	r3, [pc, #848]	; (800c574 <__ieee754_pow+0x75c>)
 800c222:	f7f4 f995 	bl	8000550 <__aeabi_dmul>
 800c226:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c22a:	460c      	mov	r4, r1
 800c22c:	1523      	asrs	r3, r4, #20
 800c22e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c232:	4413      	add	r3, r2
 800c234:	9305      	str	r3, [sp, #20]
 800c236:	4bd0      	ldr	r3, [pc, #832]	; (800c578 <__ieee754_pow+0x760>)
 800c238:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c23c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c240:	429c      	cmp	r4, r3
 800c242:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c246:	dd08      	ble.n	800c25a <__ieee754_pow+0x442>
 800c248:	4bcc      	ldr	r3, [pc, #816]	; (800c57c <__ieee754_pow+0x764>)
 800c24a:	429c      	cmp	r4, r3
 800c24c:	f340 8162 	ble.w	800c514 <__ieee754_pow+0x6fc>
 800c250:	9b05      	ldr	r3, [sp, #20]
 800c252:	3301      	adds	r3, #1
 800c254:	9305      	str	r3, [sp, #20]
 800c256:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c25a:	2400      	movs	r4, #0
 800c25c:	00e3      	lsls	r3, r4, #3
 800c25e:	9307      	str	r3, [sp, #28]
 800c260:	4bc7      	ldr	r3, [pc, #796]	; (800c580 <__ieee754_pow+0x768>)
 800c262:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c266:	ed93 7b00 	vldr	d7, [r3]
 800c26a:	4629      	mov	r1, r5
 800c26c:	ec53 2b17 	vmov	r2, r3, d7
 800c270:	eeb0 9a47 	vmov.f32	s18, s14
 800c274:	eef0 9a67 	vmov.f32	s19, s15
 800c278:	4682      	mov	sl, r0
 800c27a:	f7f3 ffb1 	bl	80001e0 <__aeabi_dsub>
 800c27e:	4652      	mov	r2, sl
 800c280:	4606      	mov	r6, r0
 800c282:	460f      	mov	r7, r1
 800c284:	462b      	mov	r3, r5
 800c286:	ec51 0b19 	vmov	r0, r1, d9
 800c28a:	f7f3 ffab 	bl	80001e4 <__adddf3>
 800c28e:	4602      	mov	r2, r0
 800c290:	460b      	mov	r3, r1
 800c292:	2000      	movs	r0, #0
 800c294:	49bb      	ldr	r1, [pc, #748]	; (800c584 <__ieee754_pow+0x76c>)
 800c296:	f7f4 fa85 	bl	80007a4 <__aeabi_ddiv>
 800c29a:	ec41 0b1a 	vmov	d10, r0, r1
 800c29e:	4602      	mov	r2, r0
 800c2a0:	460b      	mov	r3, r1
 800c2a2:	4630      	mov	r0, r6
 800c2a4:	4639      	mov	r1, r7
 800c2a6:	f7f4 f953 	bl	8000550 <__aeabi_dmul>
 800c2aa:	2300      	movs	r3, #0
 800c2ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c2b0:	9302      	str	r3, [sp, #8]
 800c2b2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c2b6:	46ab      	mov	fp, r5
 800c2b8:	106d      	asrs	r5, r5, #1
 800c2ba:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c2be:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c2c2:	ec41 0b18 	vmov	d8, r0, r1
 800c2c6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800c2ca:	2200      	movs	r2, #0
 800c2cc:	4640      	mov	r0, r8
 800c2ce:	4649      	mov	r1, r9
 800c2d0:	4614      	mov	r4, r2
 800c2d2:	461d      	mov	r5, r3
 800c2d4:	f7f4 f93c 	bl	8000550 <__aeabi_dmul>
 800c2d8:	4602      	mov	r2, r0
 800c2da:	460b      	mov	r3, r1
 800c2dc:	4630      	mov	r0, r6
 800c2de:	4639      	mov	r1, r7
 800c2e0:	f7f3 ff7e 	bl	80001e0 <__aeabi_dsub>
 800c2e4:	ec53 2b19 	vmov	r2, r3, d9
 800c2e8:	4606      	mov	r6, r0
 800c2ea:	460f      	mov	r7, r1
 800c2ec:	4620      	mov	r0, r4
 800c2ee:	4629      	mov	r1, r5
 800c2f0:	f7f3 ff76 	bl	80001e0 <__aeabi_dsub>
 800c2f4:	4602      	mov	r2, r0
 800c2f6:	460b      	mov	r3, r1
 800c2f8:	4650      	mov	r0, sl
 800c2fa:	4659      	mov	r1, fp
 800c2fc:	f7f3 ff70 	bl	80001e0 <__aeabi_dsub>
 800c300:	4642      	mov	r2, r8
 800c302:	464b      	mov	r3, r9
 800c304:	f7f4 f924 	bl	8000550 <__aeabi_dmul>
 800c308:	4602      	mov	r2, r0
 800c30a:	460b      	mov	r3, r1
 800c30c:	4630      	mov	r0, r6
 800c30e:	4639      	mov	r1, r7
 800c310:	f7f3 ff66 	bl	80001e0 <__aeabi_dsub>
 800c314:	ec53 2b1a 	vmov	r2, r3, d10
 800c318:	f7f4 f91a 	bl	8000550 <__aeabi_dmul>
 800c31c:	ec53 2b18 	vmov	r2, r3, d8
 800c320:	ec41 0b19 	vmov	d9, r0, r1
 800c324:	ec51 0b18 	vmov	r0, r1, d8
 800c328:	f7f4 f912 	bl	8000550 <__aeabi_dmul>
 800c32c:	a37c      	add	r3, pc, #496	; (adr r3, 800c520 <__ieee754_pow+0x708>)
 800c32e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c332:	4604      	mov	r4, r0
 800c334:	460d      	mov	r5, r1
 800c336:	f7f4 f90b 	bl	8000550 <__aeabi_dmul>
 800c33a:	a37b      	add	r3, pc, #492	; (adr r3, 800c528 <__ieee754_pow+0x710>)
 800c33c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c340:	f7f3 ff50 	bl	80001e4 <__adddf3>
 800c344:	4622      	mov	r2, r4
 800c346:	462b      	mov	r3, r5
 800c348:	f7f4 f902 	bl	8000550 <__aeabi_dmul>
 800c34c:	a378      	add	r3, pc, #480	; (adr r3, 800c530 <__ieee754_pow+0x718>)
 800c34e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c352:	f7f3 ff47 	bl	80001e4 <__adddf3>
 800c356:	4622      	mov	r2, r4
 800c358:	462b      	mov	r3, r5
 800c35a:	f7f4 f8f9 	bl	8000550 <__aeabi_dmul>
 800c35e:	a376      	add	r3, pc, #472	; (adr r3, 800c538 <__ieee754_pow+0x720>)
 800c360:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c364:	f7f3 ff3e 	bl	80001e4 <__adddf3>
 800c368:	4622      	mov	r2, r4
 800c36a:	462b      	mov	r3, r5
 800c36c:	f7f4 f8f0 	bl	8000550 <__aeabi_dmul>
 800c370:	a373      	add	r3, pc, #460	; (adr r3, 800c540 <__ieee754_pow+0x728>)
 800c372:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c376:	f7f3 ff35 	bl	80001e4 <__adddf3>
 800c37a:	4622      	mov	r2, r4
 800c37c:	462b      	mov	r3, r5
 800c37e:	f7f4 f8e7 	bl	8000550 <__aeabi_dmul>
 800c382:	a371      	add	r3, pc, #452	; (adr r3, 800c548 <__ieee754_pow+0x730>)
 800c384:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c388:	f7f3 ff2c 	bl	80001e4 <__adddf3>
 800c38c:	4622      	mov	r2, r4
 800c38e:	4606      	mov	r6, r0
 800c390:	460f      	mov	r7, r1
 800c392:	462b      	mov	r3, r5
 800c394:	4620      	mov	r0, r4
 800c396:	4629      	mov	r1, r5
 800c398:	f7f4 f8da 	bl	8000550 <__aeabi_dmul>
 800c39c:	4602      	mov	r2, r0
 800c39e:	460b      	mov	r3, r1
 800c3a0:	4630      	mov	r0, r6
 800c3a2:	4639      	mov	r1, r7
 800c3a4:	f7f4 f8d4 	bl	8000550 <__aeabi_dmul>
 800c3a8:	4642      	mov	r2, r8
 800c3aa:	4604      	mov	r4, r0
 800c3ac:	460d      	mov	r5, r1
 800c3ae:	464b      	mov	r3, r9
 800c3b0:	ec51 0b18 	vmov	r0, r1, d8
 800c3b4:	f7f3 ff16 	bl	80001e4 <__adddf3>
 800c3b8:	ec53 2b19 	vmov	r2, r3, d9
 800c3bc:	f7f4 f8c8 	bl	8000550 <__aeabi_dmul>
 800c3c0:	4622      	mov	r2, r4
 800c3c2:	462b      	mov	r3, r5
 800c3c4:	f7f3 ff0e 	bl	80001e4 <__adddf3>
 800c3c8:	4642      	mov	r2, r8
 800c3ca:	4682      	mov	sl, r0
 800c3cc:	468b      	mov	fp, r1
 800c3ce:	464b      	mov	r3, r9
 800c3d0:	4640      	mov	r0, r8
 800c3d2:	4649      	mov	r1, r9
 800c3d4:	f7f4 f8bc 	bl	8000550 <__aeabi_dmul>
 800c3d8:	4b6b      	ldr	r3, [pc, #428]	; (800c588 <__ieee754_pow+0x770>)
 800c3da:	2200      	movs	r2, #0
 800c3dc:	4606      	mov	r6, r0
 800c3de:	460f      	mov	r7, r1
 800c3e0:	f7f3 ff00 	bl	80001e4 <__adddf3>
 800c3e4:	4652      	mov	r2, sl
 800c3e6:	465b      	mov	r3, fp
 800c3e8:	f7f3 fefc 	bl	80001e4 <__adddf3>
 800c3ec:	2000      	movs	r0, #0
 800c3ee:	4604      	mov	r4, r0
 800c3f0:	460d      	mov	r5, r1
 800c3f2:	4602      	mov	r2, r0
 800c3f4:	460b      	mov	r3, r1
 800c3f6:	4640      	mov	r0, r8
 800c3f8:	4649      	mov	r1, r9
 800c3fa:	f7f4 f8a9 	bl	8000550 <__aeabi_dmul>
 800c3fe:	4b62      	ldr	r3, [pc, #392]	; (800c588 <__ieee754_pow+0x770>)
 800c400:	4680      	mov	r8, r0
 800c402:	4689      	mov	r9, r1
 800c404:	2200      	movs	r2, #0
 800c406:	4620      	mov	r0, r4
 800c408:	4629      	mov	r1, r5
 800c40a:	f7f3 fee9 	bl	80001e0 <__aeabi_dsub>
 800c40e:	4632      	mov	r2, r6
 800c410:	463b      	mov	r3, r7
 800c412:	f7f3 fee5 	bl	80001e0 <__aeabi_dsub>
 800c416:	4602      	mov	r2, r0
 800c418:	460b      	mov	r3, r1
 800c41a:	4650      	mov	r0, sl
 800c41c:	4659      	mov	r1, fp
 800c41e:	f7f3 fedf 	bl	80001e0 <__aeabi_dsub>
 800c422:	ec53 2b18 	vmov	r2, r3, d8
 800c426:	f7f4 f893 	bl	8000550 <__aeabi_dmul>
 800c42a:	4622      	mov	r2, r4
 800c42c:	4606      	mov	r6, r0
 800c42e:	460f      	mov	r7, r1
 800c430:	462b      	mov	r3, r5
 800c432:	ec51 0b19 	vmov	r0, r1, d9
 800c436:	f7f4 f88b 	bl	8000550 <__aeabi_dmul>
 800c43a:	4602      	mov	r2, r0
 800c43c:	460b      	mov	r3, r1
 800c43e:	4630      	mov	r0, r6
 800c440:	4639      	mov	r1, r7
 800c442:	f7f3 fecf 	bl	80001e4 <__adddf3>
 800c446:	4606      	mov	r6, r0
 800c448:	460f      	mov	r7, r1
 800c44a:	4602      	mov	r2, r0
 800c44c:	460b      	mov	r3, r1
 800c44e:	4640      	mov	r0, r8
 800c450:	4649      	mov	r1, r9
 800c452:	f7f3 fec7 	bl	80001e4 <__adddf3>
 800c456:	a33e      	add	r3, pc, #248	; (adr r3, 800c550 <__ieee754_pow+0x738>)
 800c458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c45c:	2000      	movs	r0, #0
 800c45e:	4604      	mov	r4, r0
 800c460:	460d      	mov	r5, r1
 800c462:	f7f4 f875 	bl	8000550 <__aeabi_dmul>
 800c466:	4642      	mov	r2, r8
 800c468:	ec41 0b18 	vmov	d8, r0, r1
 800c46c:	464b      	mov	r3, r9
 800c46e:	4620      	mov	r0, r4
 800c470:	4629      	mov	r1, r5
 800c472:	f7f3 feb5 	bl	80001e0 <__aeabi_dsub>
 800c476:	4602      	mov	r2, r0
 800c478:	460b      	mov	r3, r1
 800c47a:	4630      	mov	r0, r6
 800c47c:	4639      	mov	r1, r7
 800c47e:	f7f3 feaf 	bl	80001e0 <__aeabi_dsub>
 800c482:	a335      	add	r3, pc, #212	; (adr r3, 800c558 <__ieee754_pow+0x740>)
 800c484:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c488:	f7f4 f862 	bl	8000550 <__aeabi_dmul>
 800c48c:	a334      	add	r3, pc, #208	; (adr r3, 800c560 <__ieee754_pow+0x748>)
 800c48e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c492:	4606      	mov	r6, r0
 800c494:	460f      	mov	r7, r1
 800c496:	4620      	mov	r0, r4
 800c498:	4629      	mov	r1, r5
 800c49a:	f7f4 f859 	bl	8000550 <__aeabi_dmul>
 800c49e:	4602      	mov	r2, r0
 800c4a0:	460b      	mov	r3, r1
 800c4a2:	4630      	mov	r0, r6
 800c4a4:	4639      	mov	r1, r7
 800c4a6:	f7f3 fe9d 	bl	80001e4 <__adddf3>
 800c4aa:	9a07      	ldr	r2, [sp, #28]
 800c4ac:	4b37      	ldr	r3, [pc, #220]	; (800c58c <__ieee754_pow+0x774>)
 800c4ae:	4413      	add	r3, r2
 800c4b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4b4:	f7f3 fe96 	bl	80001e4 <__adddf3>
 800c4b8:	4682      	mov	sl, r0
 800c4ba:	9805      	ldr	r0, [sp, #20]
 800c4bc:	468b      	mov	fp, r1
 800c4be:	f7f3 ffdd 	bl	800047c <__aeabi_i2d>
 800c4c2:	9a07      	ldr	r2, [sp, #28]
 800c4c4:	4b32      	ldr	r3, [pc, #200]	; (800c590 <__ieee754_pow+0x778>)
 800c4c6:	4413      	add	r3, r2
 800c4c8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c4cc:	4606      	mov	r6, r0
 800c4ce:	460f      	mov	r7, r1
 800c4d0:	4652      	mov	r2, sl
 800c4d2:	465b      	mov	r3, fp
 800c4d4:	ec51 0b18 	vmov	r0, r1, d8
 800c4d8:	f7f3 fe84 	bl	80001e4 <__adddf3>
 800c4dc:	4642      	mov	r2, r8
 800c4de:	464b      	mov	r3, r9
 800c4e0:	f7f3 fe80 	bl	80001e4 <__adddf3>
 800c4e4:	4632      	mov	r2, r6
 800c4e6:	463b      	mov	r3, r7
 800c4e8:	f7f3 fe7c 	bl	80001e4 <__adddf3>
 800c4ec:	2000      	movs	r0, #0
 800c4ee:	4632      	mov	r2, r6
 800c4f0:	463b      	mov	r3, r7
 800c4f2:	4604      	mov	r4, r0
 800c4f4:	460d      	mov	r5, r1
 800c4f6:	f7f3 fe73 	bl	80001e0 <__aeabi_dsub>
 800c4fa:	4642      	mov	r2, r8
 800c4fc:	464b      	mov	r3, r9
 800c4fe:	f7f3 fe6f 	bl	80001e0 <__aeabi_dsub>
 800c502:	ec53 2b18 	vmov	r2, r3, d8
 800c506:	f7f3 fe6b 	bl	80001e0 <__aeabi_dsub>
 800c50a:	4602      	mov	r2, r0
 800c50c:	460b      	mov	r3, r1
 800c50e:	4650      	mov	r0, sl
 800c510:	4659      	mov	r1, fp
 800c512:	e610      	b.n	800c136 <__ieee754_pow+0x31e>
 800c514:	2401      	movs	r4, #1
 800c516:	e6a1      	b.n	800c25c <__ieee754_pow+0x444>
 800c518:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800c568 <__ieee754_pow+0x750>
 800c51c:	e617      	b.n	800c14e <__ieee754_pow+0x336>
 800c51e:	bf00      	nop
 800c520:	4a454eef 	.word	0x4a454eef
 800c524:	3fca7e28 	.word	0x3fca7e28
 800c528:	93c9db65 	.word	0x93c9db65
 800c52c:	3fcd864a 	.word	0x3fcd864a
 800c530:	a91d4101 	.word	0xa91d4101
 800c534:	3fd17460 	.word	0x3fd17460
 800c538:	518f264d 	.word	0x518f264d
 800c53c:	3fd55555 	.word	0x3fd55555
 800c540:	db6fabff 	.word	0xdb6fabff
 800c544:	3fdb6db6 	.word	0x3fdb6db6
 800c548:	33333303 	.word	0x33333303
 800c54c:	3fe33333 	.word	0x3fe33333
 800c550:	e0000000 	.word	0xe0000000
 800c554:	3feec709 	.word	0x3feec709
 800c558:	dc3a03fd 	.word	0xdc3a03fd
 800c55c:	3feec709 	.word	0x3feec709
 800c560:	145b01f5 	.word	0x145b01f5
 800c564:	be3e2fe0 	.word	0xbe3e2fe0
 800c568:	00000000 	.word	0x00000000
 800c56c:	3ff00000 	.word	0x3ff00000
 800c570:	7ff00000 	.word	0x7ff00000
 800c574:	43400000 	.word	0x43400000
 800c578:	0003988e 	.word	0x0003988e
 800c57c:	000bb679 	.word	0x000bb679
 800c580:	0800d990 	.word	0x0800d990
 800c584:	3ff00000 	.word	0x3ff00000
 800c588:	40080000 	.word	0x40080000
 800c58c:	0800d9b0 	.word	0x0800d9b0
 800c590:	0800d9a0 	.word	0x0800d9a0
 800c594:	a3b5      	add	r3, pc, #724	; (adr r3, 800c86c <__ieee754_pow+0xa54>)
 800c596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c59a:	4640      	mov	r0, r8
 800c59c:	4649      	mov	r1, r9
 800c59e:	f7f3 fe21 	bl	80001e4 <__adddf3>
 800c5a2:	4622      	mov	r2, r4
 800c5a4:	ec41 0b1a 	vmov	d10, r0, r1
 800c5a8:	462b      	mov	r3, r5
 800c5aa:	4630      	mov	r0, r6
 800c5ac:	4639      	mov	r1, r7
 800c5ae:	f7f3 fe17 	bl	80001e0 <__aeabi_dsub>
 800c5b2:	4602      	mov	r2, r0
 800c5b4:	460b      	mov	r3, r1
 800c5b6:	ec51 0b1a 	vmov	r0, r1, d10
 800c5ba:	f7f4 fa59 	bl	8000a70 <__aeabi_dcmpgt>
 800c5be:	2800      	cmp	r0, #0
 800c5c0:	f47f ae04 	bne.w	800c1cc <__ieee754_pow+0x3b4>
 800c5c4:	4aa4      	ldr	r2, [pc, #656]	; (800c858 <__ieee754_pow+0xa40>)
 800c5c6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c5ca:	4293      	cmp	r3, r2
 800c5cc:	f340 8108 	ble.w	800c7e0 <__ieee754_pow+0x9c8>
 800c5d0:	151b      	asrs	r3, r3, #20
 800c5d2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c5d6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c5da:	fa4a f303 	asr.w	r3, sl, r3
 800c5de:	445b      	add	r3, fp
 800c5e0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800c5e4:	4e9d      	ldr	r6, [pc, #628]	; (800c85c <__ieee754_pow+0xa44>)
 800c5e6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c5ea:	4116      	asrs	r6, r2
 800c5ec:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800c5f0:	2000      	movs	r0, #0
 800c5f2:	ea23 0106 	bic.w	r1, r3, r6
 800c5f6:	f1c2 0214 	rsb	r2, r2, #20
 800c5fa:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c5fe:	fa4a fa02 	asr.w	sl, sl, r2
 800c602:	f1bb 0f00 	cmp.w	fp, #0
 800c606:	4602      	mov	r2, r0
 800c608:	460b      	mov	r3, r1
 800c60a:	4620      	mov	r0, r4
 800c60c:	4629      	mov	r1, r5
 800c60e:	bfb8      	it	lt
 800c610:	f1ca 0a00 	rsblt	sl, sl, #0
 800c614:	f7f3 fde4 	bl	80001e0 <__aeabi_dsub>
 800c618:	ec41 0b19 	vmov	d9, r0, r1
 800c61c:	4642      	mov	r2, r8
 800c61e:	464b      	mov	r3, r9
 800c620:	ec51 0b19 	vmov	r0, r1, d9
 800c624:	f7f3 fdde 	bl	80001e4 <__adddf3>
 800c628:	a37b      	add	r3, pc, #492	; (adr r3, 800c818 <__ieee754_pow+0xa00>)
 800c62a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c62e:	2000      	movs	r0, #0
 800c630:	4604      	mov	r4, r0
 800c632:	460d      	mov	r5, r1
 800c634:	f7f3 ff8c 	bl	8000550 <__aeabi_dmul>
 800c638:	ec53 2b19 	vmov	r2, r3, d9
 800c63c:	4606      	mov	r6, r0
 800c63e:	460f      	mov	r7, r1
 800c640:	4620      	mov	r0, r4
 800c642:	4629      	mov	r1, r5
 800c644:	f7f3 fdcc 	bl	80001e0 <__aeabi_dsub>
 800c648:	4602      	mov	r2, r0
 800c64a:	460b      	mov	r3, r1
 800c64c:	4640      	mov	r0, r8
 800c64e:	4649      	mov	r1, r9
 800c650:	f7f3 fdc6 	bl	80001e0 <__aeabi_dsub>
 800c654:	a372      	add	r3, pc, #456	; (adr r3, 800c820 <__ieee754_pow+0xa08>)
 800c656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c65a:	f7f3 ff79 	bl	8000550 <__aeabi_dmul>
 800c65e:	a372      	add	r3, pc, #456	; (adr r3, 800c828 <__ieee754_pow+0xa10>)
 800c660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c664:	4680      	mov	r8, r0
 800c666:	4689      	mov	r9, r1
 800c668:	4620      	mov	r0, r4
 800c66a:	4629      	mov	r1, r5
 800c66c:	f7f3 ff70 	bl	8000550 <__aeabi_dmul>
 800c670:	4602      	mov	r2, r0
 800c672:	460b      	mov	r3, r1
 800c674:	4640      	mov	r0, r8
 800c676:	4649      	mov	r1, r9
 800c678:	f7f3 fdb4 	bl	80001e4 <__adddf3>
 800c67c:	4604      	mov	r4, r0
 800c67e:	460d      	mov	r5, r1
 800c680:	4602      	mov	r2, r0
 800c682:	460b      	mov	r3, r1
 800c684:	4630      	mov	r0, r6
 800c686:	4639      	mov	r1, r7
 800c688:	f7f3 fdac 	bl	80001e4 <__adddf3>
 800c68c:	4632      	mov	r2, r6
 800c68e:	463b      	mov	r3, r7
 800c690:	4680      	mov	r8, r0
 800c692:	4689      	mov	r9, r1
 800c694:	f7f3 fda4 	bl	80001e0 <__aeabi_dsub>
 800c698:	4602      	mov	r2, r0
 800c69a:	460b      	mov	r3, r1
 800c69c:	4620      	mov	r0, r4
 800c69e:	4629      	mov	r1, r5
 800c6a0:	f7f3 fd9e 	bl	80001e0 <__aeabi_dsub>
 800c6a4:	4642      	mov	r2, r8
 800c6a6:	4606      	mov	r6, r0
 800c6a8:	460f      	mov	r7, r1
 800c6aa:	464b      	mov	r3, r9
 800c6ac:	4640      	mov	r0, r8
 800c6ae:	4649      	mov	r1, r9
 800c6b0:	f7f3 ff4e 	bl	8000550 <__aeabi_dmul>
 800c6b4:	a35e      	add	r3, pc, #376	; (adr r3, 800c830 <__ieee754_pow+0xa18>)
 800c6b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ba:	4604      	mov	r4, r0
 800c6bc:	460d      	mov	r5, r1
 800c6be:	f7f3 ff47 	bl	8000550 <__aeabi_dmul>
 800c6c2:	a35d      	add	r3, pc, #372	; (adr r3, 800c838 <__ieee754_pow+0xa20>)
 800c6c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6c8:	f7f3 fd8a 	bl	80001e0 <__aeabi_dsub>
 800c6cc:	4622      	mov	r2, r4
 800c6ce:	462b      	mov	r3, r5
 800c6d0:	f7f3 ff3e 	bl	8000550 <__aeabi_dmul>
 800c6d4:	a35a      	add	r3, pc, #360	; (adr r3, 800c840 <__ieee754_pow+0xa28>)
 800c6d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6da:	f7f3 fd83 	bl	80001e4 <__adddf3>
 800c6de:	4622      	mov	r2, r4
 800c6e0:	462b      	mov	r3, r5
 800c6e2:	f7f3 ff35 	bl	8000550 <__aeabi_dmul>
 800c6e6:	a358      	add	r3, pc, #352	; (adr r3, 800c848 <__ieee754_pow+0xa30>)
 800c6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ec:	f7f3 fd78 	bl	80001e0 <__aeabi_dsub>
 800c6f0:	4622      	mov	r2, r4
 800c6f2:	462b      	mov	r3, r5
 800c6f4:	f7f3 ff2c 	bl	8000550 <__aeabi_dmul>
 800c6f8:	a355      	add	r3, pc, #340	; (adr r3, 800c850 <__ieee754_pow+0xa38>)
 800c6fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6fe:	f7f3 fd71 	bl	80001e4 <__adddf3>
 800c702:	4622      	mov	r2, r4
 800c704:	462b      	mov	r3, r5
 800c706:	f7f3 ff23 	bl	8000550 <__aeabi_dmul>
 800c70a:	4602      	mov	r2, r0
 800c70c:	460b      	mov	r3, r1
 800c70e:	4640      	mov	r0, r8
 800c710:	4649      	mov	r1, r9
 800c712:	f7f3 fd65 	bl	80001e0 <__aeabi_dsub>
 800c716:	4604      	mov	r4, r0
 800c718:	460d      	mov	r5, r1
 800c71a:	4602      	mov	r2, r0
 800c71c:	460b      	mov	r3, r1
 800c71e:	4640      	mov	r0, r8
 800c720:	4649      	mov	r1, r9
 800c722:	f7f3 ff15 	bl	8000550 <__aeabi_dmul>
 800c726:	2200      	movs	r2, #0
 800c728:	ec41 0b19 	vmov	d9, r0, r1
 800c72c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c730:	4620      	mov	r0, r4
 800c732:	4629      	mov	r1, r5
 800c734:	f7f3 fd54 	bl	80001e0 <__aeabi_dsub>
 800c738:	4602      	mov	r2, r0
 800c73a:	460b      	mov	r3, r1
 800c73c:	ec51 0b19 	vmov	r0, r1, d9
 800c740:	f7f4 f830 	bl	80007a4 <__aeabi_ddiv>
 800c744:	4632      	mov	r2, r6
 800c746:	4604      	mov	r4, r0
 800c748:	460d      	mov	r5, r1
 800c74a:	463b      	mov	r3, r7
 800c74c:	4640      	mov	r0, r8
 800c74e:	4649      	mov	r1, r9
 800c750:	f7f3 fefe 	bl	8000550 <__aeabi_dmul>
 800c754:	4632      	mov	r2, r6
 800c756:	463b      	mov	r3, r7
 800c758:	f7f3 fd44 	bl	80001e4 <__adddf3>
 800c75c:	4602      	mov	r2, r0
 800c75e:	460b      	mov	r3, r1
 800c760:	4620      	mov	r0, r4
 800c762:	4629      	mov	r1, r5
 800c764:	f7f3 fd3c 	bl	80001e0 <__aeabi_dsub>
 800c768:	4642      	mov	r2, r8
 800c76a:	464b      	mov	r3, r9
 800c76c:	f7f3 fd38 	bl	80001e0 <__aeabi_dsub>
 800c770:	460b      	mov	r3, r1
 800c772:	4602      	mov	r2, r0
 800c774:	493a      	ldr	r1, [pc, #232]	; (800c860 <__ieee754_pow+0xa48>)
 800c776:	2000      	movs	r0, #0
 800c778:	f7f3 fd32 	bl	80001e0 <__aeabi_dsub>
 800c77c:	ec41 0b10 	vmov	d0, r0, r1
 800c780:	ee10 3a90 	vmov	r3, s1
 800c784:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c788:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c78c:	da2b      	bge.n	800c7e6 <__ieee754_pow+0x9ce>
 800c78e:	4650      	mov	r0, sl
 800c790:	f001 f856 	bl	800d840 <scalbn>
 800c794:	ec51 0b10 	vmov	r0, r1, d0
 800c798:	ec53 2b18 	vmov	r2, r3, d8
 800c79c:	f7ff bbed 	b.w	800bf7a <__ieee754_pow+0x162>
 800c7a0:	4b30      	ldr	r3, [pc, #192]	; (800c864 <__ieee754_pow+0xa4c>)
 800c7a2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c7a6:	429e      	cmp	r6, r3
 800c7a8:	f77f af0c 	ble.w	800c5c4 <__ieee754_pow+0x7ac>
 800c7ac:	4b2e      	ldr	r3, [pc, #184]	; (800c868 <__ieee754_pow+0xa50>)
 800c7ae:	440b      	add	r3, r1
 800c7b0:	4303      	orrs	r3, r0
 800c7b2:	d009      	beq.n	800c7c8 <__ieee754_pow+0x9b0>
 800c7b4:	ec51 0b18 	vmov	r0, r1, d8
 800c7b8:	2200      	movs	r2, #0
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	f7f4 f93a 	bl	8000a34 <__aeabi_dcmplt>
 800c7c0:	3800      	subs	r0, #0
 800c7c2:	bf18      	it	ne
 800c7c4:	2001      	movne	r0, #1
 800c7c6:	e447      	b.n	800c058 <__ieee754_pow+0x240>
 800c7c8:	4622      	mov	r2, r4
 800c7ca:	462b      	mov	r3, r5
 800c7cc:	f7f3 fd08 	bl	80001e0 <__aeabi_dsub>
 800c7d0:	4642      	mov	r2, r8
 800c7d2:	464b      	mov	r3, r9
 800c7d4:	f7f4 f942 	bl	8000a5c <__aeabi_dcmpge>
 800c7d8:	2800      	cmp	r0, #0
 800c7da:	f43f aef3 	beq.w	800c5c4 <__ieee754_pow+0x7ac>
 800c7de:	e7e9      	b.n	800c7b4 <__ieee754_pow+0x99c>
 800c7e0:	f04f 0a00 	mov.w	sl, #0
 800c7e4:	e71a      	b.n	800c61c <__ieee754_pow+0x804>
 800c7e6:	ec51 0b10 	vmov	r0, r1, d0
 800c7ea:	4619      	mov	r1, r3
 800c7ec:	e7d4      	b.n	800c798 <__ieee754_pow+0x980>
 800c7ee:	491c      	ldr	r1, [pc, #112]	; (800c860 <__ieee754_pow+0xa48>)
 800c7f0:	2000      	movs	r0, #0
 800c7f2:	f7ff bb30 	b.w	800be56 <__ieee754_pow+0x3e>
 800c7f6:	2000      	movs	r0, #0
 800c7f8:	2100      	movs	r1, #0
 800c7fa:	f7ff bb2c 	b.w	800be56 <__ieee754_pow+0x3e>
 800c7fe:	4630      	mov	r0, r6
 800c800:	4639      	mov	r1, r7
 800c802:	f7ff bb28 	b.w	800be56 <__ieee754_pow+0x3e>
 800c806:	9204      	str	r2, [sp, #16]
 800c808:	f7ff bb7a 	b.w	800bf00 <__ieee754_pow+0xe8>
 800c80c:	2300      	movs	r3, #0
 800c80e:	f7ff bb64 	b.w	800beda <__ieee754_pow+0xc2>
 800c812:	bf00      	nop
 800c814:	f3af 8000 	nop.w
 800c818:	00000000 	.word	0x00000000
 800c81c:	3fe62e43 	.word	0x3fe62e43
 800c820:	fefa39ef 	.word	0xfefa39ef
 800c824:	3fe62e42 	.word	0x3fe62e42
 800c828:	0ca86c39 	.word	0x0ca86c39
 800c82c:	be205c61 	.word	0xbe205c61
 800c830:	72bea4d0 	.word	0x72bea4d0
 800c834:	3e663769 	.word	0x3e663769
 800c838:	c5d26bf1 	.word	0xc5d26bf1
 800c83c:	3ebbbd41 	.word	0x3ebbbd41
 800c840:	af25de2c 	.word	0xaf25de2c
 800c844:	3f11566a 	.word	0x3f11566a
 800c848:	16bebd93 	.word	0x16bebd93
 800c84c:	3f66c16c 	.word	0x3f66c16c
 800c850:	5555553e 	.word	0x5555553e
 800c854:	3fc55555 	.word	0x3fc55555
 800c858:	3fe00000 	.word	0x3fe00000
 800c85c:	000fffff 	.word	0x000fffff
 800c860:	3ff00000 	.word	0x3ff00000
 800c864:	4090cbff 	.word	0x4090cbff
 800c868:	3f6f3400 	.word	0x3f6f3400
 800c86c:	652b82fe 	.word	0x652b82fe
 800c870:	3c971547 	.word	0x3c971547
 800c874:	00000000 	.word	0x00000000

0800c878 <__ieee754_rem_pio2>:
 800c878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c87c:	ed2d 8b02 	vpush	{d8}
 800c880:	ec55 4b10 	vmov	r4, r5, d0
 800c884:	4bca      	ldr	r3, [pc, #808]	; (800cbb0 <__ieee754_rem_pio2+0x338>)
 800c886:	b08b      	sub	sp, #44	; 0x2c
 800c888:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800c88c:	4598      	cmp	r8, r3
 800c88e:	4682      	mov	sl, r0
 800c890:	9502      	str	r5, [sp, #8]
 800c892:	dc08      	bgt.n	800c8a6 <__ieee754_rem_pio2+0x2e>
 800c894:	2200      	movs	r2, #0
 800c896:	2300      	movs	r3, #0
 800c898:	ed80 0b00 	vstr	d0, [r0]
 800c89c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c8a0:	f04f 0b00 	mov.w	fp, #0
 800c8a4:	e028      	b.n	800c8f8 <__ieee754_rem_pio2+0x80>
 800c8a6:	4bc3      	ldr	r3, [pc, #780]	; (800cbb4 <__ieee754_rem_pio2+0x33c>)
 800c8a8:	4598      	cmp	r8, r3
 800c8aa:	dc78      	bgt.n	800c99e <__ieee754_rem_pio2+0x126>
 800c8ac:	9b02      	ldr	r3, [sp, #8]
 800c8ae:	4ec2      	ldr	r6, [pc, #776]	; (800cbb8 <__ieee754_rem_pio2+0x340>)
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	ee10 0a10 	vmov	r0, s0
 800c8b6:	a3b0      	add	r3, pc, #704	; (adr r3, 800cb78 <__ieee754_rem_pio2+0x300>)
 800c8b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8bc:	4629      	mov	r1, r5
 800c8be:	dd39      	ble.n	800c934 <__ieee754_rem_pio2+0xbc>
 800c8c0:	f7f3 fc8e 	bl	80001e0 <__aeabi_dsub>
 800c8c4:	45b0      	cmp	r8, r6
 800c8c6:	4604      	mov	r4, r0
 800c8c8:	460d      	mov	r5, r1
 800c8ca:	d01b      	beq.n	800c904 <__ieee754_rem_pio2+0x8c>
 800c8cc:	a3ac      	add	r3, pc, #688	; (adr r3, 800cb80 <__ieee754_rem_pio2+0x308>)
 800c8ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8d2:	f7f3 fc85 	bl	80001e0 <__aeabi_dsub>
 800c8d6:	4602      	mov	r2, r0
 800c8d8:	460b      	mov	r3, r1
 800c8da:	e9ca 2300 	strd	r2, r3, [sl]
 800c8de:	4620      	mov	r0, r4
 800c8e0:	4629      	mov	r1, r5
 800c8e2:	f7f3 fc7d 	bl	80001e0 <__aeabi_dsub>
 800c8e6:	a3a6      	add	r3, pc, #664	; (adr r3, 800cb80 <__ieee754_rem_pio2+0x308>)
 800c8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ec:	f7f3 fc78 	bl	80001e0 <__aeabi_dsub>
 800c8f0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c8f4:	f04f 0b01 	mov.w	fp, #1
 800c8f8:	4658      	mov	r0, fp
 800c8fa:	b00b      	add	sp, #44	; 0x2c
 800c8fc:	ecbd 8b02 	vpop	{d8}
 800c900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c904:	a3a0      	add	r3, pc, #640	; (adr r3, 800cb88 <__ieee754_rem_pio2+0x310>)
 800c906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c90a:	f7f3 fc69 	bl	80001e0 <__aeabi_dsub>
 800c90e:	a3a0      	add	r3, pc, #640	; (adr r3, 800cb90 <__ieee754_rem_pio2+0x318>)
 800c910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c914:	4604      	mov	r4, r0
 800c916:	460d      	mov	r5, r1
 800c918:	f7f3 fc62 	bl	80001e0 <__aeabi_dsub>
 800c91c:	4602      	mov	r2, r0
 800c91e:	460b      	mov	r3, r1
 800c920:	e9ca 2300 	strd	r2, r3, [sl]
 800c924:	4620      	mov	r0, r4
 800c926:	4629      	mov	r1, r5
 800c928:	f7f3 fc5a 	bl	80001e0 <__aeabi_dsub>
 800c92c:	a398      	add	r3, pc, #608	; (adr r3, 800cb90 <__ieee754_rem_pio2+0x318>)
 800c92e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c932:	e7db      	b.n	800c8ec <__ieee754_rem_pio2+0x74>
 800c934:	f7f3 fc56 	bl	80001e4 <__adddf3>
 800c938:	45b0      	cmp	r8, r6
 800c93a:	4604      	mov	r4, r0
 800c93c:	460d      	mov	r5, r1
 800c93e:	d016      	beq.n	800c96e <__ieee754_rem_pio2+0xf6>
 800c940:	a38f      	add	r3, pc, #572	; (adr r3, 800cb80 <__ieee754_rem_pio2+0x308>)
 800c942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c946:	f7f3 fc4d 	bl	80001e4 <__adddf3>
 800c94a:	4602      	mov	r2, r0
 800c94c:	460b      	mov	r3, r1
 800c94e:	e9ca 2300 	strd	r2, r3, [sl]
 800c952:	4620      	mov	r0, r4
 800c954:	4629      	mov	r1, r5
 800c956:	f7f3 fc43 	bl	80001e0 <__aeabi_dsub>
 800c95a:	a389      	add	r3, pc, #548	; (adr r3, 800cb80 <__ieee754_rem_pio2+0x308>)
 800c95c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c960:	f7f3 fc40 	bl	80001e4 <__adddf3>
 800c964:	f04f 3bff 	mov.w	fp, #4294967295
 800c968:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c96c:	e7c4      	b.n	800c8f8 <__ieee754_rem_pio2+0x80>
 800c96e:	a386      	add	r3, pc, #536	; (adr r3, 800cb88 <__ieee754_rem_pio2+0x310>)
 800c970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c974:	f7f3 fc36 	bl	80001e4 <__adddf3>
 800c978:	a385      	add	r3, pc, #532	; (adr r3, 800cb90 <__ieee754_rem_pio2+0x318>)
 800c97a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c97e:	4604      	mov	r4, r0
 800c980:	460d      	mov	r5, r1
 800c982:	f7f3 fc2f 	bl	80001e4 <__adddf3>
 800c986:	4602      	mov	r2, r0
 800c988:	460b      	mov	r3, r1
 800c98a:	e9ca 2300 	strd	r2, r3, [sl]
 800c98e:	4620      	mov	r0, r4
 800c990:	4629      	mov	r1, r5
 800c992:	f7f3 fc25 	bl	80001e0 <__aeabi_dsub>
 800c996:	a37e      	add	r3, pc, #504	; (adr r3, 800cb90 <__ieee754_rem_pio2+0x318>)
 800c998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c99c:	e7e0      	b.n	800c960 <__ieee754_rem_pio2+0xe8>
 800c99e:	4b87      	ldr	r3, [pc, #540]	; (800cbbc <__ieee754_rem_pio2+0x344>)
 800c9a0:	4598      	cmp	r8, r3
 800c9a2:	f300 80d9 	bgt.w	800cb58 <__ieee754_rem_pio2+0x2e0>
 800c9a6:	f000 ff2d 	bl	800d804 <fabs>
 800c9aa:	ec55 4b10 	vmov	r4, r5, d0
 800c9ae:	ee10 0a10 	vmov	r0, s0
 800c9b2:	a379      	add	r3, pc, #484	; (adr r3, 800cb98 <__ieee754_rem_pio2+0x320>)
 800c9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b8:	4629      	mov	r1, r5
 800c9ba:	f7f3 fdc9 	bl	8000550 <__aeabi_dmul>
 800c9be:	4b80      	ldr	r3, [pc, #512]	; (800cbc0 <__ieee754_rem_pio2+0x348>)
 800c9c0:	2200      	movs	r2, #0
 800c9c2:	f7f3 fc0f 	bl	80001e4 <__adddf3>
 800c9c6:	f7f4 f873 	bl	8000ab0 <__aeabi_d2iz>
 800c9ca:	4683      	mov	fp, r0
 800c9cc:	f7f3 fd56 	bl	800047c <__aeabi_i2d>
 800c9d0:	4602      	mov	r2, r0
 800c9d2:	460b      	mov	r3, r1
 800c9d4:	ec43 2b18 	vmov	d8, r2, r3
 800c9d8:	a367      	add	r3, pc, #412	; (adr r3, 800cb78 <__ieee754_rem_pio2+0x300>)
 800c9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9de:	f7f3 fdb7 	bl	8000550 <__aeabi_dmul>
 800c9e2:	4602      	mov	r2, r0
 800c9e4:	460b      	mov	r3, r1
 800c9e6:	4620      	mov	r0, r4
 800c9e8:	4629      	mov	r1, r5
 800c9ea:	f7f3 fbf9 	bl	80001e0 <__aeabi_dsub>
 800c9ee:	a364      	add	r3, pc, #400	; (adr r3, 800cb80 <__ieee754_rem_pio2+0x308>)
 800c9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9f4:	4606      	mov	r6, r0
 800c9f6:	460f      	mov	r7, r1
 800c9f8:	ec51 0b18 	vmov	r0, r1, d8
 800c9fc:	f7f3 fda8 	bl	8000550 <__aeabi_dmul>
 800ca00:	f1bb 0f1f 	cmp.w	fp, #31
 800ca04:	4604      	mov	r4, r0
 800ca06:	460d      	mov	r5, r1
 800ca08:	dc0d      	bgt.n	800ca26 <__ieee754_rem_pio2+0x1ae>
 800ca0a:	4b6e      	ldr	r3, [pc, #440]	; (800cbc4 <__ieee754_rem_pio2+0x34c>)
 800ca0c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800ca10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca14:	4543      	cmp	r3, r8
 800ca16:	d006      	beq.n	800ca26 <__ieee754_rem_pio2+0x1ae>
 800ca18:	4622      	mov	r2, r4
 800ca1a:	462b      	mov	r3, r5
 800ca1c:	4630      	mov	r0, r6
 800ca1e:	4639      	mov	r1, r7
 800ca20:	f7f3 fbde 	bl	80001e0 <__aeabi_dsub>
 800ca24:	e00f      	b.n	800ca46 <__ieee754_rem_pio2+0x1ce>
 800ca26:	462b      	mov	r3, r5
 800ca28:	4622      	mov	r2, r4
 800ca2a:	4630      	mov	r0, r6
 800ca2c:	4639      	mov	r1, r7
 800ca2e:	f7f3 fbd7 	bl	80001e0 <__aeabi_dsub>
 800ca32:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ca36:	9303      	str	r3, [sp, #12]
 800ca38:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ca3c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800ca40:	f1b8 0f10 	cmp.w	r8, #16
 800ca44:	dc02      	bgt.n	800ca4c <__ieee754_rem_pio2+0x1d4>
 800ca46:	e9ca 0100 	strd	r0, r1, [sl]
 800ca4a:	e039      	b.n	800cac0 <__ieee754_rem_pio2+0x248>
 800ca4c:	a34e      	add	r3, pc, #312	; (adr r3, 800cb88 <__ieee754_rem_pio2+0x310>)
 800ca4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca52:	ec51 0b18 	vmov	r0, r1, d8
 800ca56:	f7f3 fd7b 	bl	8000550 <__aeabi_dmul>
 800ca5a:	4604      	mov	r4, r0
 800ca5c:	460d      	mov	r5, r1
 800ca5e:	4602      	mov	r2, r0
 800ca60:	460b      	mov	r3, r1
 800ca62:	4630      	mov	r0, r6
 800ca64:	4639      	mov	r1, r7
 800ca66:	f7f3 fbbb 	bl	80001e0 <__aeabi_dsub>
 800ca6a:	4602      	mov	r2, r0
 800ca6c:	460b      	mov	r3, r1
 800ca6e:	4680      	mov	r8, r0
 800ca70:	4689      	mov	r9, r1
 800ca72:	4630      	mov	r0, r6
 800ca74:	4639      	mov	r1, r7
 800ca76:	f7f3 fbb3 	bl	80001e0 <__aeabi_dsub>
 800ca7a:	4622      	mov	r2, r4
 800ca7c:	462b      	mov	r3, r5
 800ca7e:	f7f3 fbaf 	bl	80001e0 <__aeabi_dsub>
 800ca82:	a343      	add	r3, pc, #268	; (adr r3, 800cb90 <__ieee754_rem_pio2+0x318>)
 800ca84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca88:	4604      	mov	r4, r0
 800ca8a:	460d      	mov	r5, r1
 800ca8c:	ec51 0b18 	vmov	r0, r1, d8
 800ca90:	f7f3 fd5e 	bl	8000550 <__aeabi_dmul>
 800ca94:	4622      	mov	r2, r4
 800ca96:	462b      	mov	r3, r5
 800ca98:	f7f3 fba2 	bl	80001e0 <__aeabi_dsub>
 800ca9c:	4602      	mov	r2, r0
 800ca9e:	460b      	mov	r3, r1
 800caa0:	4604      	mov	r4, r0
 800caa2:	460d      	mov	r5, r1
 800caa4:	4640      	mov	r0, r8
 800caa6:	4649      	mov	r1, r9
 800caa8:	f7f3 fb9a 	bl	80001e0 <__aeabi_dsub>
 800caac:	9a03      	ldr	r2, [sp, #12]
 800caae:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cab2:	1ad3      	subs	r3, r2, r3
 800cab4:	2b31      	cmp	r3, #49	; 0x31
 800cab6:	dc24      	bgt.n	800cb02 <__ieee754_rem_pio2+0x28a>
 800cab8:	e9ca 0100 	strd	r0, r1, [sl]
 800cabc:	4646      	mov	r6, r8
 800cabe:	464f      	mov	r7, r9
 800cac0:	e9da 8900 	ldrd	r8, r9, [sl]
 800cac4:	4630      	mov	r0, r6
 800cac6:	4642      	mov	r2, r8
 800cac8:	464b      	mov	r3, r9
 800caca:	4639      	mov	r1, r7
 800cacc:	f7f3 fb88 	bl	80001e0 <__aeabi_dsub>
 800cad0:	462b      	mov	r3, r5
 800cad2:	4622      	mov	r2, r4
 800cad4:	f7f3 fb84 	bl	80001e0 <__aeabi_dsub>
 800cad8:	9b02      	ldr	r3, [sp, #8]
 800cada:	2b00      	cmp	r3, #0
 800cadc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cae0:	f6bf af0a 	bge.w	800c8f8 <__ieee754_rem_pio2+0x80>
 800cae4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800cae8:	f8ca 3004 	str.w	r3, [sl, #4]
 800caec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800caf0:	f8ca 8000 	str.w	r8, [sl]
 800caf4:	f8ca 0008 	str.w	r0, [sl, #8]
 800caf8:	f8ca 300c 	str.w	r3, [sl, #12]
 800cafc:	f1cb 0b00 	rsb	fp, fp, #0
 800cb00:	e6fa      	b.n	800c8f8 <__ieee754_rem_pio2+0x80>
 800cb02:	a327      	add	r3, pc, #156	; (adr r3, 800cba0 <__ieee754_rem_pio2+0x328>)
 800cb04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb08:	ec51 0b18 	vmov	r0, r1, d8
 800cb0c:	f7f3 fd20 	bl	8000550 <__aeabi_dmul>
 800cb10:	4604      	mov	r4, r0
 800cb12:	460d      	mov	r5, r1
 800cb14:	4602      	mov	r2, r0
 800cb16:	460b      	mov	r3, r1
 800cb18:	4640      	mov	r0, r8
 800cb1a:	4649      	mov	r1, r9
 800cb1c:	f7f3 fb60 	bl	80001e0 <__aeabi_dsub>
 800cb20:	4602      	mov	r2, r0
 800cb22:	460b      	mov	r3, r1
 800cb24:	4606      	mov	r6, r0
 800cb26:	460f      	mov	r7, r1
 800cb28:	4640      	mov	r0, r8
 800cb2a:	4649      	mov	r1, r9
 800cb2c:	f7f3 fb58 	bl	80001e0 <__aeabi_dsub>
 800cb30:	4622      	mov	r2, r4
 800cb32:	462b      	mov	r3, r5
 800cb34:	f7f3 fb54 	bl	80001e0 <__aeabi_dsub>
 800cb38:	a31b      	add	r3, pc, #108	; (adr r3, 800cba8 <__ieee754_rem_pio2+0x330>)
 800cb3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb3e:	4604      	mov	r4, r0
 800cb40:	460d      	mov	r5, r1
 800cb42:	ec51 0b18 	vmov	r0, r1, d8
 800cb46:	f7f3 fd03 	bl	8000550 <__aeabi_dmul>
 800cb4a:	4622      	mov	r2, r4
 800cb4c:	462b      	mov	r3, r5
 800cb4e:	f7f3 fb47 	bl	80001e0 <__aeabi_dsub>
 800cb52:	4604      	mov	r4, r0
 800cb54:	460d      	mov	r5, r1
 800cb56:	e75f      	b.n	800ca18 <__ieee754_rem_pio2+0x1a0>
 800cb58:	4b1b      	ldr	r3, [pc, #108]	; (800cbc8 <__ieee754_rem_pio2+0x350>)
 800cb5a:	4598      	cmp	r8, r3
 800cb5c:	dd36      	ble.n	800cbcc <__ieee754_rem_pio2+0x354>
 800cb5e:	ee10 2a10 	vmov	r2, s0
 800cb62:	462b      	mov	r3, r5
 800cb64:	4620      	mov	r0, r4
 800cb66:	4629      	mov	r1, r5
 800cb68:	f7f3 fb3a 	bl	80001e0 <__aeabi_dsub>
 800cb6c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cb70:	e9ca 0100 	strd	r0, r1, [sl]
 800cb74:	e694      	b.n	800c8a0 <__ieee754_rem_pio2+0x28>
 800cb76:	bf00      	nop
 800cb78:	54400000 	.word	0x54400000
 800cb7c:	3ff921fb 	.word	0x3ff921fb
 800cb80:	1a626331 	.word	0x1a626331
 800cb84:	3dd0b461 	.word	0x3dd0b461
 800cb88:	1a600000 	.word	0x1a600000
 800cb8c:	3dd0b461 	.word	0x3dd0b461
 800cb90:	2e037073 	.word	0x2e037073
 800cb94:	3ba3198a 	.word	0x3ba3198a
 800cb98:	6dc9c883 	.word	0x6dc9c883
 800cb9c:	3fe45f30 	.word	0x3fe45f30
 800cba0:	2e000000 	.word	0x2e000000
 800cba4:	3ba3198a 	.word	0x3ba3198a
 800cba8:	252049c1 	.word	0x252049c1
 800cbac:	397b839a 	.word	0x397b839a
 800cbb0:	3fe921fb 	.word	0x3fe921fb
 800cbb4:	4002d97b 	.word	0x4002d97b
 800cbb8:	3ff921fb 	.word	0x3ff921fb
 800cbbc:	413921fb 	.word	0x413921fb
 800cbc0:	3fe00000 	.word	0x3fe00000
 800cbc4:	0800d9c0 	.word	0x0800d9c0
 800cbc8:	7fefffff 	.word	0x7fefffff
 800cbcc:	ea4f 5428 	mov.w	r4, r8, asr #20
 800cbd0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800cbd4:	ee10 0a10 	vmov	r0, s0
 800cbd8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800cbdc:	ee10 6a10 	vmov	r6, s0
 800cbe0:	460f      	mov	r7, r1
 800cbe2:	f7f3 ff65 	bl	8000ab0 <__aeabi_d2iz>
 800cbe6:	f7f3 fc49 	bl	800047c <__aeabi_i2d>
 800cbea:	4602      	mov	r2, r0
 800cbec:	460b      	mov	r3, r1
 800cbee:	4630      	mov	r0, r6
 800cbf0:	4639      	mov	r1, r7
 800cbf2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cbf6:	f7f3 faf3 	bl	80001e0 <__aeabi_dsub>
 800cbfa:	4b23      	ldr	r3, [pc, #140]	; (800cc88 <__ieee754_rem_pio2+0x410>)
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	f7f3 fca7 	bl	8000550 <__aeabi_dmul>
 800cc02:	460f      	mov	r7, r1
 800cc04:	4606      	mov	r6, r0
 800cc06:	f7f3 ff53 	bl	8000ab0 <__aeabi_d2iz>
 800cc0a:	f7f3 fc37 	bl	800047c <__aeabi_i2d>
 800cc0e:	4602      	mov	r2, r0
 800cc10:	460b      	mov	r3, r1
 800cc12:	4630      	mov	r0, r6
 800cc14:	4639      	mov	r1, r7
 800cc16:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cc1a:	f7f3 fae1 	bl	80001e0 <__aeabi_dsub>
 800cc1e:	4b1a      	ldr	r3, [pc, #104]	; (800cc88 <__ieee754_rem_pio2+0x410>)
 800cc20:	2200      	movs	r2, #0
 800cc22:	f7f3 fc95 	bl	8000550 <__aeabi_dmul>
 800cc26:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cc2a:	ad04      	add	r5, sp, #16
 800cc2c:	f04f 0803 	mov.w	r8, #3
 800cc30:	46a9      	mov	r9, r5
 800cc32:	2600      	movs	r6, #0
 800cc34:	2700      	movs	r7, #0
 800cc36:	4632      	mov	r2, r6
 800cc38:	463b      	mov	r3, r7
 800cc3a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800cc3e:	46c3      	mov	fp, r8
 800cc40:	3d08      	subs	r5, #8
 800cc42:	f108 38ff 	add.w	r8, r8, #4294967295
 800cc46:	f7f3 feeb 	bl	8000a20 <__aeabi_dcmpeq>
 800cc4a:	2800      	cmp	r0, #0
 800cc4c:	d1f3      	bne.n	800cc36 <__ieee754_rem_pio2+0x3be>
 800cc4e:	4b0f      	ldr	r3, [pc, #60]	; (800cc8c <__ieee754_rem_pio2+0x414>)
 800cc50:	9301      	str	r3, [sp, #4]
 800cc52:	2302      	movs	r3, #2
 800cc54:	9300      	str	r3, [sp, #0]
 800cc56:	4622      	mov	r2, r4
 800cc58:	465b      	mov	r3, fp
 800cc5a:	4651      	mov	r1, sl
 800cc5c:	4648      	mov	r0, r9
 800cc5e:	f000 f993 	bl	800cf88 <__kernel_rem_pio2>
 800cc62:	9b02      	ldr	r3, [sp, #8]
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	4683      	mov	fp, r0
 800cc68:	f6bf ae46 	bge.w	800c8f8 <__ieee754_rem_pio2+0x80>
 800cc6c:	e9da 2100 	ldrd	r2, r1, [sl]
 800cc70:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cc74:	e9ca 2300 	strd	r2, r3, [sl]
 800cc78:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800cc7c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cc80:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800cc84:	e73a      	b.n	800cafc <__ieee754_rem_pio2+0x284>
 800cc86:	bf00      	nop
 800cc88:	41700000 	.word	0x41700000
 800cc8c:	0800da40 	.word	0x0800da40

0800cc90 <__ieee754_sqrt>:
 800cc90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc94:	ec55 4b10 	vmov	r4, r5, d0
 800cc98:	4e55      	ldr	r6, [pc, #340]	; (800cdf0 <__ieee754_sqrt+0x160>)
 800cc9a:	43ae      	bics	r6, r5
 800cc9c:	ee10 0a10 	vmov	r0, s0
 800cca0:	ee10 3a10 	vmov	r3, s0
 800cca4:	462a      	mov	r2, r5
 800cca6:	4629      	mov	r1, r5
 800cca8:	d110      	bne.n	800cccc <__ieee754_sqrt+0x3c>
 800ccaa:	ee10 2a10 	vmov	r2, s0
 800ccae:	462b      	mov	r3, r5
 800ccb0:	f7f3 fc4e 	bl	8000550 <__aeabi_dmul>
 800ccb4:	4602      	mov	r2, r0
 800ccb6:	460b      	mov	r3, r1
 800ccb8:	4620      	mov	r0, r4
 800ccba:	4629      	mov	r1, r5
 800ccbc:	f7f3 fa92 	bl	80001e4 <__adddf3>
 800ccc0:	4604      	mov	r4, r0
 800ccc2:	460d      	mov	r5, r1
 800ccc4:	ec45 4b10 	vmov	d0, r4, r5
 800ccc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cccc:	2d00      	cmp	r5, #0
 800ccce:	dc10      	bgt.n	800ccf2 <__ieee754_sqrt+0x62>
 800ccd0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ccd4:	4330      	orrs	r0, r6
 800ccd6:	d0f5      	beq.n	800ccc4 <__ieee754_sqrt+0x34>
 800ccd8:	b15d      	cbz	r5, 800ccf2 <__ieee754_sqrt+0x62>
 800ccda:	ee10 2a10 	vmov	r2, s0
 800ccde:	462b      	mov	r3, r5
 800cce0:	ee10 0a10 	vmov	r0, s0
 800cce4:	f7f3 fa7c 	bl	80001e0 <__aeabi_dsub>
 800cce8:	4602      	mov	r2, r0
 800ccea:	460b      	mov	r3, r1
 800ccec:	f7f3 fd5a 	bl	80007a4 <__aeabi_ddiv>
 800ccf0:	e7e6      	b.n	800ccc0 <__ieee754_sqrt+0x30>
 800ccf2:	1512      	asrs	r2, r2, #20
 800ccf4:	d074      	beq.n	800cde0 <__ieee754_sqrt+0x150>
 800ccf6:	07d4      	lsls	r4, r2, #31
 800ccf8:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800ccfc:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800cd00:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800cd04:	bf5e      	ittt	pl
 800cd06:	0fda      	lsrpl	r2, r3, #31
 800cd08:	005b      	lslpl	r3, r3, #1
 800cd0a:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800cd0e:	2400      	movs	r4, #0
 800cd10:	0fda      	lsrs	r2, r3, #31
 800cd12:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800cd16:	107f      	asrs	r7, r7, #1
 800cd18:	005b      	lsls	r3, r3, #1
 800cd1a:	2516      	movs	r5, #22
 800cd1c:	4620      	mov	r0, r4
 800cd1e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800cd22:	1886      	adds	r6, r0, r2
 800cd24:	428e      	cmp	r6, r1
 800cd26:	bfde      	ittt	le
 800cd28:	1b89      	suble	r1, r1, r6
 800cd2a:	18b0      	addle	r0, r6, r2
 800cd2c:	18a4      	addle	r4, r4, r2
 800cd2e:	0049      	lsls	r1, r1, #1
 800cd30:	3d01      	subs	r5, #1
 800cd32:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800cd36:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800cd3a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cd3e:	d1f0      	bne.n	800cd22 <__ieee754_sqrt+0x92>
 800cd40:	462a      	mov	r2, r5
 800cd42:	f04f 0e20 	mov.w	lr, #32
 800cd46:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800cd4a:	4281      	cmp	r1, r0
 800cd4c:	eb06 0c05 	add.w	ip, r6, r5
 800cd50:	dc02      	bgt.n	800cd58 <__ieee754_sqrt+0xc8>
 800cd52:	d113      	bne.n	800cd7c <__ieee754_sqrt+0xec>
 800cd54:	459c      	cmp	ip, r3
 800cd56:	d811      	bhi.n	800cd7c <__ieee754_sqrt+0xec>
 800cd58:	f1bc 0f00 	cmp.w	ip, #0
 800cd5c:	eb0c 0506 	add.w	r5, ip, r6
 800cd60:	da43      	bge.n	800cdea <__ieee754_sqrt+0x15a>
 800cd62:	2d00      	cmp	r5, #0
 800cd64:	db41      	blt.n	800cdea <__ieee754_sqrt+0x15a>
 800cd66:	f100 0801 	add.w	r8, r0, #1
 800cd6a:	1a09      	subs	r1, r1, r0
 800cd6c:	459c      	cmp	ip, r3
 800cd6e:	bf88      	it	hi
 800cd70:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800cd74:	eba3 030c 	sub.w	r3, r3, ip
 800cd78:	4432      	add	r2, r6
 800cd7a:	4640      	mov	r0, r8
 800cd7c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800cd80:	f1be 0e01 	subs.w	lr, lr, #1
 800cd84:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800cd88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cd8c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800cd90:	d1db      	bne.n	800cd4a <__ieee754_sqrt+0xba>
 800cd92:	430b      	orrs	r3, r1
 800cd94:	d006      	beq.n	800cda4 <__ieee754_sqrt+0x114>
 800cd96:	1c50      	adds	r0, r2, #1
 800cd98:	bf13      	iteet	ne
 800cd9a:	3201      	addne	r2, #1
 800cd9c:	3401      	addeq	r4, #1
 800cd9e:	4672      	moveq	r2, lr
 800cda0:	f022 0201 	bicne.w	r2, r2, #1
 800cda4:	1063      	asrs	r3, r4, #1
 800cda6:	0852      	lsrs	r2, r2, #1
 800cda8:	07e1      	lsls	r1, r4, #31
 800cdaa:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800cdae:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800cdb2:	bf48      	it	mi
 800cdb4:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800cdb8:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800cdbc:	4614      	mov	r4, r2
 800cdbe:	e781      	b.n	800ccc4 <__ieee754_sqrt+0x34>
 800cdc0:	0ad9      	lsrs	r1, r3, #11
 800cdc2:	3815      	subs	r0, #21
 800cdc4:	055b      	lsls	r3, r3, #21
 800cdc6:	2900      	cmp	r1, #0
 800cdc8:	d0fa      	beq.n	800cdc0 <__ieee754_sqrt+0x130>
 800cdca:	02cd      	lsls	r5, r1, #11
 800cdcc:	d50a      	bpl.n	800cde4 <__ieee754_sqrt+0x154>
 800cdce:	f1c2 0420 	rsb	r4, r2, #32
 800cdd2:	fa23 f404 	lsr.w	r4, r3, r4
 800cdd6:	1e55      	subs	r5, r2, #1
 800cdd8:	4093      	lsls	r3, r2
 800cdda:	4321      	orrs	r1, r4
 800cddc:	1b42      	subs	r2, r0, r5
 800cdde:	e78a      	b.n	800ccf6 <__ieee754_sqrt+0x66>
 800cde0:	4610      	mov	r0, r2
 800cde2:	e7f0      	b.n	800cdc6 <__ieee754_sqrt+0x136>
 800cde4:	0049      	lsls	r1, r1, #1
 800cde6:	3201      	adds	r2, #1
 800cde8:	e7ef      	b.n	800cdca <__ieee754_sqrt+0x13a>
 800cdea:	4680      	mov	r8, r0
 800cdec:	e7bd      	b.n	800cd6a <__ieee754_sqrt+0xda>
 800cdee:	bf00      	nop
 800cdf0:	7ff00000 	.word	0x7ff00000
 800cdf4:	00000000 	.word	0x00000000

0800cdf8 <__kernel_cos>:
 800cdf8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdfc:	ec57 6b10 	vmov	r6, r7, d0
 800ce00:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800ce04:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800ce08:	ed8d 1b00 	vstr	d1, [sp]
 800ce0c:	da07      	bge.n	800ce1e <__kernel_cos+0x26>
 800ce0e:	ee10 0a10 	vmov	r0, s0
 800ce12:	4639      	mov	r1, r7
 800ce14:	f7f3 fe4c 	bl	8000ab0 <__aeabi_d2iz>
 800ce18:	2800      	cmp	r0, #0
 800ce1a:	f000 8088 	beq.w	800cf2e <__kernel_cos+0x136>
 800ce1e:	4632      	mov	r2, r6
 800ce20:	463b      	mov	r3, r7
 800ce22:	4630      	mov	r0, r6
 800ce24:	4639      	mov	r1, r7
 800ce26:	f7f3 fb93 	bl	8000550 <__aeabi_dmul>
 800ce2a:	4b51      	ldr	r3, [pc, #324]	; (800cf70 <__kernel_cos+0x178>)
 800ce2c:	2200      	movs	r2, #0
 800ce2e:	4604      	mov	r4, r0
 800ce30:	460d      	mov	r5, r1
 800ce32:	f7f3 fb8d 	bl	8000550 <__aeabi_dmul>
 800ce36:	a340      	add	r3, pc, #256	; (adr r3, 800cf38 <__kernel_cos+0x140>)
 800ce38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce3c:	4682      	mov	sl, r0
 800ce3e:	468b      	mov	fp, r1
 800ce40:	4620      	mov	r0, r4
 800ce42:	4629      	mov	r1, r5
 800ce44:	f7f3 fb84 	bl	8000550 <__aeabi_dmul>
 800ce48:	a33d      	add	r3, pc, #244	; (adr r3, 800cf40 <__kernel_cos+0x148>)
 800ce4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce4e:	f7f3 f9c9 	bl	80001e4 <__adddf3>
 800ce52:	4622      	mov	r2, r4
 800ce54:	462b      	mov	r3, r5
 800ce56:	f7f3 fb7b 	bl	8000550 <__aeabi_dmul>
 800ce5a:	a33b      	add	r3, pc, #236	; (adr r3, 800cf48 <__kernel_cos+0x150>)
 800ce5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce60:	f7f3 f9be 	bl	80001e0 <__aeabi_dsub>
 800ce64:	4622      	mov	r2, r4
 800ce66:	462b      	mov	r3, r5
 800ce68:	f7f3 fb72 	bl	8000550 <__aeabi_dmul>
 800ce6c:	a338      	add	r3, pc, #224	; (adr r3, 800cf50 <__kernel_cos+0x158>)
 800ce6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce72:	f7f3 f9b7 	bl	80001e4 <__adddf3>
 800ce76:	4622      	mov	r2, r4
 800ce78:	462b      	mov	r3, r5
 800ce7a:	f7f3 fb69 	bl	8000550 <__aeabi_dmul>
 800ce7e:	a336      	add	r3, pc, #216	; (adr r3, 800cf58 <__kernel_cos+0x160>)
 800ce80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce84:	f7f3 f9ac 	bl	80001e0 <__aeabi_dsub>
 800ce88:	4622      	mov	r2, r4
 800ce8a:	462b      	mov	r3, r5
 800ce8c:	f7f3 fb60 	bl	8000550 <__aeabi_dmul>
 800ce90:	a333      	add	r3, pc, #204	; (adr r3, 800cf60 <__kernel_cos+0x168>)
 800ce92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce96:	f7f3 f9a5 	bl	80001e4 <__adddf3>
 800ce9a:	4622      	mov	r2, r4
 800ce9c:	462b      	mov	r3, r5
 800ce9e:	f7f3 fb57 	bl	8000550 <__aeabi_dmul>
 800cea2:	4622      	mov	r2, r4
 800cea4:	462b      	mov	r3, r5
 800cea6:	f7f3 fb53 	bl	8000550 <__aeabi_dmul>
 800ceaa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ceae:	4604      	mov	r4, r0
 800ceb0:	460d      	mov	r5, r1
 800ceb2:	4630      	mov	r0, r6
 800ceb4:	4639      	mov	r1, r7
 800ceb6:	f7f3 fb4b 	bl	8000550 <__aeabi_dmul>
 800ceba:	460b      	mov	r3, r1
 800cebc:	4602      	mov	r2, r0
 800cebe:	4629      	mov	r1, r5
 800cec0:	4620      	mov	r0, r4
 800cec2:	f7f3 f98d 	bl	80001e0 <__aeabi_dsub>
 800cec6:	4b2b      	ldr	r3, [pc, #172]	; (800cf74 <__kernel_cos+0x17c>)
 800cec8:	4598      	cmp	r8, r3
 800ceca:	4606      	mov	r6, r0
 800cecc:	460f      	mov	r7, r1
 800cece:	dc10      	bgt.n	800cef2 <__kernel_cos+0xfa>
 800ced0:	4602      	mov	r2, r0
 800ced2:	460b      	mov	r3, r1
 800ced4:	4650      	mov	r0, sl
 800ced6:	4659      	mov	r1, fp
 800ced8:	f7f3 f982 	bl	80001e0 <__aeabi_dsub>
 800cedc:	460b      	mov	r3, r1
 800cede:	4926      	ldr	r1, [pc, #152]	; (800cf78 <__kernel_cos+0x180>)
 800cee0:	4602      	mov	r2, r0
 800cee2:	2000      	movs	r0, #0
 800cee4:	f7f3 f97c 	bl	80001e0 <__aeabi_dsub>
 800cee8:	ec41 0b10 	vmov	d0, r0, r1
 800ceec:	b003      	add	sp, #12
 800ceee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cef2:	4b22      	ldr	r3, [pc, #136]	; (800cf7c <__kernel_cos+0x184>)
 800cef4:	4920      	ldr	r1, [pc, #128]	; (800cf78 <__kernel_cos+0x180>)
 800cef6:	4598      	cmp	r8, r3
 800cef8:	bfcc      	ite	gt
 800cefa:	4d21      	ldrgt	r5, [pc, #132]	; (800cf80 <__kernel_cos+0x188>)
 800cefc:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800cf00:	2400      	movs	r4, #0
 800cf02:	4622      	mov	r2, r4
 800cf04:	462b      	mov	r3, r5
 800cf06:	2000      	movs	r0, #0
 800cf08:	f7f3 f96a 	bl	80001e0 <__aeabi_dsub>
 800cf0c:	4622      	mov	r2, r4
 800cf0e:	4680      	mov	r8, r0
 800cf10:	4689      	mov	r9, r1
 800cf12:	462b      	mov	r3, r5
 800cf14:	4650      	mov	r0, sl
 800cf16:	4659      	mov	r1, fp
 800cf18:	f7f3 f962 	bl	80001e0 <__aeabi_dsub>
 800cf1c:	4632      	mov	r2, r6
 800cf1e:	463b      	mov	r3, r7
 800cf20:	f7f3 f95e 	bl	80001e0 <__aeabi_dsub>
 800cf24:	4602      	mov	r2, r0
 800cf26:	460b      	mov	r3, r1
 800cf28:	4640      	mov	r0, r8
 800cf2a:	4649      	mov	r1, r9
 800cf2c:	e7da      	b.n	800cee4 <__kernel_cos+0xec>
 800cf2e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800cf68 <__kernel_cos+0x170>
 800cf32:	e7db      	b.n	800ceec <__kernel_cos+0xf4>
 800cf34:	f3af 8000 	nop.w
 800cf38:	be8838d4 	.word	0xbe8838d4
 800cf3c:	bda8fae9 	.word	0xbda8fae9
 800cf40:	bdb4b1c4 	.word	0xbdb4b1c4
 800cf44:	3e21ee9e 	.word	0x3e21ee9e
 800cf48:	809c52ad 	.word	0x809c52ad
 800cf4c:	3e927e4f 	.word	0x3e927e4f
 800cf50:	19cb1590 	.word	0x19cb1590
 800cf54:	3efa01a0 	.word	0x3efa01a0
 800cf58:	16c15177 	.word	0x16c15177
 800cf5c:	3f56c16c 	.word	0x3f56c16c
 800cf60:	5555554c 	.word	0x5555554c
 800cf64:	3fa55555 	.word	0x3fa55555
 800cf68:	00000000 	.word	0x00000000
 800cf6c:	3ff00000 	.word	0x3ff00000
 800cf70:	3fe00000 	.word	0x3fe00000
 800cf74:	3fd33332 	.word	0x3fd33332
 800cf78:	3ff00000 	.word	0x3ff00000
 800cf7c:	3fe90000 	.word	0x3fe90000
 800cf80:	3fd20000 	.word	0x3fd20000
 800cf84:	00000000 	.word	0x00000000

0800cf88 <__kernel_rem_pio2>:
 800cf88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf8c:	ed2d 8b02 	vpush	{d8}
 800cf90:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800cf94:	f112 0f14 	cmn.w	r2, #20
 800cf98:	9308      	str	r3, [sp, #32]
 800cf9a:	9101      	str	r1, [sp, #4]
 800cf9c:	4bc4      	ldr	r3, [pc, #784]	; (800d2b0 <__kernel_rem_pio2+0x328>)
 800cf9e:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800cfa0:	900b      	str	r0, [sp, #44]	; 0x2c
 800cfa2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cfa6:	9302      	str	r3, [sp, #8]
 800cfa8:	9b08      	ldr	r3, [sp, #32]
 800cfaa:	f103 33ff 	add.w	r3, r3, #4294967295
 800cfae:	bfa8      	it	ge
 800cfb0:	1ed4      	subge	r4, r2, #3
 800cfb2:	9306      	str	r3, [sp, #24]
 800cfb4:	bfb2      	itee	lt
 800cfb6:	2400      	movlt	r4, #0
 800cfb8:	2318      	movge	r3, #24
 800cfba:	fb94 f4f3 	sdivge	r4, r4, r3
 800cfbe:	f06f 0317 	mvn.w	r3, #23
 800cfc2:	fb04 3303 	mla	r3, r4, r3, r3
 800cfc6:	eb03 0a02 	add.w	sl, r3, r2
 800cfca:	9b02      	ldr	r3, [sp, #8]
 800cfcc:	9a06      	ldr	r2, [sp, #24]
 800cfce:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800d2a0 <__kernel_rem_pio2+0x318>
 800cfd2:	eb03 0802 	add.w	r8, r3, r2
 800cfd6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800cfd8:	1aa7      	subs	r7, r4, r2
 800cfda:	ae22      	add	r6, sp, #136	; 0x88
 800cfdc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800cfe0:	2500      	movs	r5, #0
 800cfe2:	4545      	cmp	r5, r8
 800cfe4:	dd13      	ble.n	800d00e <__kernel_rem_pio2+0x86>
 800cfe6:	9b08      	ldr	r3, [sp, #32]
 800cfe8:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800d2a0 <__kernel_rem_pio2+0x318>
 800cfec:	aa22      	add	r2, sp, #136	; 0x88
 800cfee:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800cff2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800cff6:	f04f 0800 	mov.w	r8, #0
 800cffa:	9b02      	ldr	r3, [sp, #8]
 800cffc:	4598      	cmp	r8, r3
 800cffe:	dc2f      	bgt.n	800d060 <__kernel_rem_pio2+0xd8>
 800d000:	ed8d 8b04 	vstr	d8, [sp, #16]
 800d004:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800d008:	462f      	mov	r7, r5
 800d00a:	2600      	movs	r6, #0
 800d00c:	e01b      	b.n	800d046 <__kernel_rem_pio2+0xbe>
 800d00e:	42ef      	cmn	r7, r5
 800d010:	d407      	bmi.n	800d022 <__kernel_rem_pio2+0x9a>
 800d012:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d016:	f7f3 fa31 	bl	800047c <__aeabi_i2d>
 800d01a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d01e:	3501      	adds	r5, #1
 800d020:	e7df      	b.n	800cfe2 <__kernel_rem_pio2+0x5a>
 800d022:	ec51 0b18 	vmov	r0, r1, d8
 800d026:	e7f8      	b.n	800d01a <__kernel_rem_pio2+0x92>
 800d028:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d02c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d030:	f7f3 fa8e 	bl	8000550 <__aeabi_dmul>
 800d034:	4602      	mov	r2, r0
 800d036:	460b      	mov	r3, r1
 800d038:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d03c:	f7f3 f8d2 	bl	80001e4 <__adddf3>
 800d040:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d044:	3601      	adds	r6, #1
 800d046:	9b06      	ldr	r3, [sp, #24]
 800d048:	429e      	cmp	r6, r3
 800d04a:	f1a7 0708 	sub.w	r7, r7, #8
 800d04e:	ddeb      	ble.n	800d028 <__kernel_rem_pio2+0xa0>
 800d050:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d054:	f108 0801 	add.w	r8, r8, #1
 800d058:	ecab 7b02 	vstmia	fp!, {d7}
 800d05c:	3508      	adds	r5, #8
 800d05e:	e7cc      	b.n	800cffa <__kernel_rem_pio2+0x72>
 800d060:	9b02      	ldr	r3, [sp, #8]
 800d062:	aa0e      	add	r2, sp, #56	; 0x38
 800d064:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d068:	930d      	str	r3, [sp, #52]	; 0x34
 800d06a:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800d06c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d070:	9c02      	ldr	r4, [sp, #8]
 800d072:	930c      	str	r3, [sp, #48]	; 0x30
 800d074:	00e3      	lsls	r3, r4, #3
 800d076:	930a      	str	r3, [sp, #40]	; 0x28
 800d078:	ab9a      	add	r3, sp, #616	; 0x268
 800d07a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d07e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800d082:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800d086:	ab72      	add	r3, sp, #456	; 0x1c8
 800d088:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800d08c:	46c3      	mov	fp, r8
 800d08e:	46a1      	mov	r9, r4
 800d090:	f1b9 0f00 	cmp.w	r9, #0
 800d094:	f1a5 0508 	sub.w	r5, r5, #8
 800d098:	dc77      	bgt.n	800d18a <__kernel_rem_pio2+0x202>
 800d09a:	ec47 6b10 	vmov	d0, r6, r7
 800d09e:	4650      	mov	r0, sl
 800d0a0:	f000 fbce 	bl	800d840 <scalbn>
 800d0a4:	ec57 6b10 	vmov	r6, r7, d0
 800d0a8:	2200      	movs	r2, #0
 800d0aa:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d0ae:	ee10 0a10 	vmov	r0, s0
 800d0b2:	4639      	mov	r1, r7
 800d0b4:	f7f3 fa4c 	bl	8000550 <__aeabi_dmul>
 800d0b8:	ec41 0b10 	vmov	d0, r0, r1
 800d0bc:	f7fe faa4 	bl	800b608 <floor>
 800d0c0:	4b7c      	ldr	r3, [pc, #496]	; (800d2b4 <__kernel_rem_pio2+0x32c>)
 800d0c2:	ec51 0b10 	vmov	r0, r1, d0
 800d0c6:	2200      	movs	r2, #0
 800d0c8:	f7f3 fa42 	bl	8000550 <__aeabi_dmul>
 800d0cc:	4602      	mov	r2, r0
 800d0ce:	460b      	mov	r3, r1
 800d0d0:	4630      	mov	r0, r6
 800d0d2:	4639      	mov	r1, r7
 800d0d4:	f7f3 f884 	bl	80001e0 <__aeabi_dsub>
 800d0d8:	460f      	mov	r7, r1
 800d0da:	4606      	mov	r6, r0
 800d0dc:	f7f3 fce8 	bl	8000ab0 <__aeabi_d2iz>
 800d0e0:	9004      	str	r0, [sp, #16]
 800d0e2:	f7f3 f9cb 	bl	800047c <__aeabi_i2d>
 800d0e6:	4602      	mov	r2, r0
 800d0e8:	460b      	mov	r3, r1
 800d0ea:	4630      	mov	r0, r6
 800d0ec:	4639      	mov	r1, r7
 800d0ee:	f7f3 f877 	bl	80001e0 <__aeabi_dsub>
 800d0f2:	f1ba 0f00 	cmp.w	sl, #0
 800d0f6:	4606      	mov	r6, r0
 800d0f8:	460f      	mov	r7, r1
 800d0fa:	dd6d      	ble.n	800d1d8 <__kernel_rem_pio2+0x250>
 800d0fc:	1e62      	subs	r2, r4, #1
 800d0fe:	ab0e      	add	r3, sp, #56	; 0x38
 800d100:	9d04      	ldr	r5, [sp, #16]
 800d102:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d106:	f1ca 0118 	rsb	r1, sl, #24
 800d10a:	fa40 f301 	asr.w	r3, r0, r1
 800d10e:	441d      	add	r5, r3
 800d110:	408b      	lsls	r3, r1
 800d112:	1ac0      	subs	r0, r0, r3
 800d114:	ab0e      	add	r3, sp, #56	; 0x38
 800d116:	9504      	str	r5, [sp, #16]
 800d118:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800d11c:	f1ca 0317 	rsb	r3, sl, #23
 800d120:	fa40 fb03 	asr.w	fp, r0, r3
 800d124:	f1bb 0f00 	cmp.w	fp, #0
 800d128:	dd65      	ble.n	800d1f6 <__kernel_rem_pio2+0x26e>
 800d12a:	9b04      	ldr	r3, [sp, #16]
 800d12c:	2200      	movs	r2, #0
 800d12e:	3301      	adds	r3, #1
 800d130:	9304      	str	r3, [sp, #16]
 800d132:	4615      	mov	r5, r2
 800d134:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800d138:	4294      	cmp	r4, r2
 800d13a:	f300 809c 	bgt.w	800d276 <__kernel_rem_pio2+0x2ee>
 800d13e:	f1ba 0f00 	cmp.w	sl, #0
 800d142:	dd07      	ble.n	800d154 <__kernel_rem_pio2+0x1cc>
 800d144:	f1ba 0f01 	cmp.w	sl, #1
 800d148:	f000 80c0 	beq.w	800d2cc <__kernel_rem_pio2+0x344>
 800d14c:	f1ba 0f02 	cmp.w	sl, #2
 800d150:	f000 80c6 	beq.w	800d2e0 <__kernel_rem_pio2+0x358>
 800d154:	f1bb 0f02 	cmp.w	fp, #2
 800d158:	d14d      	bne.n	800d1f6 <__kernel_rem_pio2+0x26e>
 800d15a:	4632      	mov	r2, r6
 800d15c:	463b      	mov	r3, r7
 800d15e:	4956      	ldr	r1, [pc, #344]	; (800d2b8 <__kernel_rem_pio2+0x330>)
 800d160:	2000      	movs	r0, #0
 800d162:	f7f3 f83d 	bl	80001e0 <__aeabi_dsub>
 800d166:	4606      	mov	r6, r0
 800d168:	460f      	mov	r7, r1
 800d16a:	2d00      	cmp	r5, #0
 800d16c:	d043      	beq.n	800d1f6 <__kernel_rem_pio2+0x26e>
 800d16e:	4650      	mov	r0, sl
 800d170:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800d2a8 <__kernel_rem_pio2+0x320>
 800d174:	f000 fb64 	bl	800d840 <scalbn>
 800d178:	4630      	mov	r0, r6
 800d17a:	4639      	mov	r1, r7
 800d17c:	ec53 2b10 	vmov	r2, r3, d0
 800d180:	f7f3 f82e 	bl	80001e0 <__aeabi_dsub>
 800d184:	4606      	mov	r6, r0
 800d186:	460f      	mov	r7, r1
 800d188:	e035      	b.n	800d1f6 <__kernel_rem_pio2+0x26e>
 800d18a:	4b4c      	ldr	r3, [pc, #304]	; (800d2bc <__kernel_rem_pio2+0x334>)
 800d18c:	2200      	movs	r2, #0
 800d18e:	4630      	mov	r0, r6
 800d190:	4639      	mov	r1, r7
 800d192:	f7f3 f9dd 	bl	8000550 <__aeabi_dmul>
 800d196:	f7f3 fc8b 	bl	8000ab0 <__aeabi_d2iz>
 800d19a:	f7f3 f96f 	bl	800047c <__aeabi_i2d>
 800d19e:	4602      	mov	r2, r0
 800d1a0:	460b      	mov	r3, r1
 800d1a2:	ec43 2b18 	vmov	d8, r2, r3
 800d1a6:	4b46      	ldr	r3, [pc, #280]	; (800d2c0 <__kernel_rem_pio2+0x338>)
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	f7f3 f9d1 	bl	8000550 <__aeabi_dmul>
 800d1ae:	4602      	mov	r2, r0
 800d1b0:	460b      	mov	r3, r1
 800d1b2:	4630      	mov	r0, r6
 800d1b4:	4639      	mov	r1, r7
 800d1b6:	f7f3 f813 	bl	80001e0 <__aeabi_dsub>
 800d1ba:	f7f3 fc79 	bl	8000ab0 <__aeabi_d2iz>
 800d1be:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d1c2:	f84b 0b04 	str.w	r0, [fp], #4
 800d1c6:	ec51 0b18 	vmov	r0, r1, d8
 800d1ca:	f7f3 f80b 	bl	80001e4 <__adddf3>
 800d1ce:	f109 39ff 	add.w	r9, r9, #4294967295
 800d1d2:	4606      	mov	r6, r0
 800d1d4:	460f      	mov	r7, r1
 800d1d6:	e75b      	b.n	800d090 <__kernel_rem_pio2+0x108>
 800d1d8:	d106      	bne.n	800d1e8 <__kernel_rem_pio2+0x260>
 800d1da:	1e63      	subs	r3, r4, #1
 800d1dc:	aa0e      	add	r2, sp, #56	; 0x38
 800d1de:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800d1e2:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800d1e6:	e79d      	b.n	800d124 <__kernel_rem_pio2+0x19c>
 800d1e8:	4b36      	ldr	r3, [pc, #216]	; (800d2c4 <__kernel_rem_pio2+0x33c>)
 800d1ea:	2200      	movs	r2, #0
 800d1ec:	f7f3 fc36 	bl	8000a5c <__aeabi_dcmpge>
 800d1f0:	2800      	cmp	r0, #0
 800d1f2:	d13d      	bne.n	800d270 <__kernel_rem_pio2+0x2e8>
 800d1f4:	4683      	mov	fp, r0
 800d1f6:	2200      	movs	r2, #0
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	4630      	mov	r0, r6
 800d1fc:	4639      	mov	r1, r7
 800d1fe:	f7f3 fc0f 	bl	8000a20 <__aeabi_dcmpeq>
 800d202:	2800      	cmp	r0, #0
 800d204:	f000 80c0 	beq.w	800d388 <__kernel_rem_pio2+0x400>
 800d208:	1e65      	subs	r5, r4, #1
 800d20a:	462b      	mov	r3, r5
 800d20c:	2200      	movs	r2, #0
 800d20e:	9902      	ldr	r1, [sp, #8]
 800d210:	428b      	cmp	r3, r1
 800d212:	da6c      	bge.n	800d2ee <__kernel_rem_pio2+0x366>
 800d214:	2a00      	cmp	r2, #0
 800d216:	f000 8089 	beq.w	800d32c <__kernel_rem_pio2+0x3a4>
 800d21a:	ab0e      	add	r3, sp, #56	; 0x38
 800d21c:	f1aa 0a18 	sub.w	sl, sl, #24
 800d220:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800d224:	2b00      	cmp	r3, #0
 800d226:	f000 80ad 	beq.w	800d384 <__kernel_rem_pio2+0x3fc>
 800d22a:	4650      	mov	r0, sl
 800d22c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800d2a8 <__kernel_rem_pio2+0x320>
 800d230:	f000 fb06 	bl	800d840 <scalbn>
 800d234:	ab9a      	add	r3, sp, #616	; 0x268
 800d236:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d23a:	ec57 6b10 	vmov	r6, r7, d0
 800d23e:	00ec      	lsls	r4, r5, #3
 800d240:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800d244:	46aa      	mov	sl, r5
 800d246:	f1ba 0f00 	cmp.w	sl, #0
 800d24a:	f280 80d6 	bge.w	800d3fa <__kernel_rem_pio2+0x472>
 800d24e:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800d2a0 <__kernel_rem_pio2+0x318>
 800d252:	462e      	mov	r6, r5
 800d254:	2e00      	cmp	r6, #0
 800d256:	f2c0 8104 	blt.w	800d462 <__kernel_rem_pio2+0x4da>
 800d25a:	ab72      	add	r3, sp, #456	; 0x1c8
 800d25c:	ed8d 8b06 	vstr	d8, [sp, #24]
 800d260:	f8df a064 	ldr.w	sl, [pc, #100]	; 800d2c8 <__kernel_rem_pio2+0x340>
 800d264:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800d268:	f04f 0800 	mov.w	r8, #0
 800d26c:	1baf      	subs	r7, r5, r6
 800d26e:	e0ea      	b.n	800d446 <__kernel_rem_pio2+0x4be>
 800d270:	f04f 0b02 	mov.w	fp, #2
 800d274:	e759      	b.n	800d12a <__kernel_rem_pio2+0x1a2>
 800d276:	f8d8 3000 	ldr.w	r3, [r8]
 800d27a:	b955      	cbnz	r5, 800d292 <__kernel_rem_pio2+0x30a>
 800d27c:	b123      	cbz	r3, 800d288 <__kernel_rem_pio2+0x300>
 800d27e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d282:	f8c8 3000 	str.w	r3, [r8]
 800d286:	2301      	movs	r3, #1
 800d288:	3201      	adds	r2, #1
 800d28a:	f108 0804 	add.w	r8, r8, #4
 800d28e:	461d      	mov	r5, r3
 800d290:	e752      	b.n	800d138 <__kernel_rem_pio2+0x1b0>
 800d292:	1acb      	subs	r3, r1, r3
 800d294:	f8c8 3000 	str.w	r3, [r8]
 800d298:	462b      	mov	r3, r5
 800d29a:	e7f5      	b.n	800d288 <__kernel_rem_pio2+0x300>
 800d29c:	f3af 8000 	nop.w
	...
 800d2ac:	3ff00000 	.word	0x3ff00000
 800d2b0:	0800db88 	.word	0x0800db88
 800d2b4:	40200000 	.word	0x40200000
 800d2b8:	3ff00000 	.word	0x3ff00000
 800d2bc:	3e700000 	.word	0x3e700000
 800d2c0:	41700000 	.word	0x41700000
 800d2c4:	3fe00000 	.word	0x3fe00000
 800d2c8:	0800db48 	.word	0x0800db48
 800d2cc:	1e62      	subs	r2, r4, #1
 800d2ce:	ab0e      	add	r3, sp, #56	; 0x38
 800d2d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2d4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d2d8:	a90e      	add	r1, sp, #56	; 0x38
 800d2da:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d2de:	e739      	b.n	800d154 <__kernel_rem_pio2+0x1cc>
 800d2e0:	1e62      	subs	r2, r4, #1
 800d2e2:	ab0e      	add	r3, sp, #56	; 0x38
 800d2e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2e8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d2ec:	e7f4      	b.n	800d2d8 <__kernel_rem_pio2+0x350>
 800d2ee:	a90e      	add	r1, sp, #56	; 0x38
 800d2f0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d2f4:	3b01      	subs	r3, #1
 800d2f6:	430a      	orrs	r2, r1
 800d2f8:	e789      	b.n	800d20e <__kernel_rem_pio2+0x286>
 800d2fa:	3301      	adds	r3, #1
 800d2fc:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800d300:	2900      	cmp	r1, #0
 800d302:	d0fa      	beq.n	800d2fa <__kernel_rem_pio2+0x372>
 800d304:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d306:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800d30a:	446a      	add	r2, sp
 800d30c:	3a98      	subs	r2, #152	; 0x98
 800d30e:	920a      	str	r2, [sp, #40]	; 0x28
 800d310:	9a08      	ldr	r2, [sp, #32]
 800d312:	18e3      	adds	r3, r4, r3
 800d314:	18a5      	adds	r5, r4, r2
 800d316:	aa22      	add	r2, sp, #136	; 0x88
 800d318:	f104 0801 	add.w	r8, r4, #1
 800d31c:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800d320:	9304      	str	r3, [sp, #16]
 800d322:	9b04      	ldr	r3, [sp, #16]
 800d324:	4543      	cmp	r3, r8
 800d326:	da04      	bge.n	800d332 <__kernel_rem_pio2+0x3aa>
 800d328:	461c      	mov	r4, r3
 800d32a:	e6a3      	b.n	800d074 <__kernel_rem_pio2+0xec>
 800d32c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d32e:	2301      	movs	r3, #1
 800d330:	e7e4      	b.n	800d2fc <__kernel_rem_pio2+0x374>
 800d332:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d334:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800d338:	f7f3 f8a0 	bl	800047c <__aeabi_i2d>
 800d33c:	e8e5 0102 	strd	r0, r1, [r5], #8
 800d340:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d342:	46ab      	mov	fp, r5
 800d344:	461c      	mov	r4, r3
 800d346:	f04f 0900 	mov.w	r9, #0
 800d34a:	2600      	movs	r6, #0
 800d34c:	2700      	movs	r7, #0
 800d34e:	9b06      	ldr	r3, [sp, #24]
 800d350:	4599      	cmp	r9, r3
 800d352:	dd06      	ble.n	800d362 <__kernel_rem_pio2+0x3da>
 800d354:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d356:	e8e3 6702 	strd	r6, r7, [r3], #8
 800d35a:	f108 0801 	add.w	r8, r8, #1
 800d35e:	930a      	str	r3, [sp, #40]	; 0x28
 800d360:	e7df      	b.n	800d322 <__kernel_rem_pio2+0x39a>
 800d362:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800d366:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800d36a:	f7f3 f8f1 	bl	8000550 <__aeabi_dmul>
 800d36e:	4602      	mov	r2, r0
 800d370:	460b      	mov	r3, r1
 800d372:	4630      	mov	r0, r6
 800d374:	4639      	mov	r1, r7
 800d376:	f7f2 ff35 	bl	80001e4 <__adddf3>
 800d37a:	f109 0901 	add.w	r9, r9, #1
 800d37e:	4606      	mov	r6, r0
 800d380:	460f      	mov	r7, r1
 800d382:	e7e4      	b.n	800d34e <__kernel_rem_pio2+0x3c6>
 800d384:	3d01      	subs	r5, #1
 800d386:	e748      	b.n	800d21a <__kernel_rem_pio2+0x292>
 800d388:	ec47 6b10 	vmov	d0, r6, r7
 800d38c:	f1ca 0000 	rsb	r0, sl, #0
 800d390:	f000 fa56 	bl	800d840 <scalbn>
 800d394:	ec57 6b10 	vmov	r6, r7, d0
 800d398:	4ba0      	ldr	r3, [pc, #640]	; (800d61c <__kernel_rem_pio2+0x694>)
 800d39a:	ee10 0a10 	vmov	r0, s0
 800d39e:	2200      	movs	r2, #0
 800d3a0:	4639      	mov	r1, r7
 800d3a2:	f7f3 fb5b 	bl	8000a5c <__aeabi_dcmpge>
 800d3a6:	b1f8      	cbz	r0, 800d3e8 <__kernel_rem_pio2+0x460>
 800d3a8:	4b9d      	ldr	r3, [pc, #628]	; (800d620 <__kernel_rem_pio2+0x698>)
 800d3aa:	2200      	movs	r2, #0
 800d3ac:	4630      	mov	r0, r6
 800d3ae:	4639      	mov	r1, r7
 800d3b0:	f7f3 f8ce 	bl	8000550 <__aeabi_dmul>
 800d3b4:	f7f3 fb7c 	bl	8000ab0 <__aeabi_d2iz>
 800d3b8:	4680      	mov	r8, r0
 800d3ba:	f7f3 f85f 	bl	800047c <__aeabi_i2d>
 800d3be:	4b97      	ldr	r3, [pc, #604]	; (800d61c <__kernel_rem_pio2+0x694>)
 800d3c0:	2200      	movs	r2, #0
 800d3c2:	f7f3 f8c5 	bl	8000550 <__aeabi_dmul>
 800d3c6:	460b      	mov	r3, r1
 800d3c8:	4602      	mov	r2, r0
 800d3ca:	4639      	mov	r1, r7
 800d3cc:	4630      	mov	r0, r6
 800d3ce:	f7f2 ff07 	bl	80001e0 <__aeabi_dsub>
 800d3d2:	f7f3 fb6d 	bl	8000ab0 <__aeabi_d2iz>
 800d3d6:	1c65      	adds	r5, r4, #1
 800d3d8:	ab0e      	add	r3, sp, #56	; 0x38
 800d3da:	f10a 0a18 	add.w	sl, sl, #24
 800d3de:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d3e2:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800d3e6:	e720      	b.n	800d22a <__kernel_rem_pio2+0x2a2>
 800d3e8:	4630      	mov	r0, r6
 800d3ea:	4639      	mov	r1, r7
 800d3ec:	f7f3 fb60 	bl	8000ab0 <__aeabi_d2iz>
 800d3f0:	ab0e      	add	r3, sp, #56	; 0x38
 800d3f2:	4625      	mov	r5, r4
 800d3f4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d3f8:	e717      	b.n	800d22a <__kernel_rem_pio2+0x2a2>
 800d3fa:	ab0e      	add	r3, sp, #56	; 0x38
 800d3fc:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800d400:	f7f3 f83c 	bl	800047c <__aeabi_i2d>
 800d404:	4632      	mov	r2, r6
 800d406:	463b      	mov	r3, r7
 800d408:	f7f3 f8a2 	bl	8000550 <__aeabi_dmul>
 800d40c:	4b84      	ldr	r3, [pc, #528]	; (800d620 <__kernel_rem_pio2+0x698>)
 800d40e:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800d412:	2200      	movs	r2, #0
 800d414:	4630      	mov	r0, r6
 800d416:	4639      	mov	r1, r7
 800d418:	f7f3 f89a 	bl	8000550 <__aeabi_dmul>
 800d41c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d420:	4606      	mov	r6, r0
 800d422:	460f      	mov	r7, r1
 800d424:	e70f      	b.n	800d246 <__kernel_rem_pio2+0x2be>
 800d426:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800d42a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800d42e:	f7f3 f88f 	bl	8000550 <__aeabi_dmul>
 800d432:	4602      	mov	r2, r0
 800d434:	460b      	mov	r3, r1
 800d436:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d43a:	f7f2 fed3 	bl	80001e4 <__adddf3>
 800d43e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d442:	f108 0801 	add.w	r8, r8, #1
 800d446:	9b02      	ldr	r3, [sp, #8]
 800d448:	4598      	cmp	r8, r3
 800d44a:	dc01      	bgt.n	800d450 <__kernel_rem_pio2+0x4c8>
 800d44c:	45b8      	cmp	r8, r7
 800d44e:	ddea      	ble.n	800d426 <__kernel_rem_pio2+0x49e>
 800d450:	ed9d 7b06 	vldr	d7, [sp, #24]
 800d454:	ab4a      	add	r3, sp, #296	; 0x128
 800d456:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800d45a:	ed87 7b00 	vstr	d7, [r7]
 800d45e:	3e01      	subs	r6, #1
 800d460:	e6f8      	b.n	800d254 <__kernel_rem_pio2+0x2cc>
 800d462:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800d464:	2b02      	cmp	r3, #2
 800d466:	dc0b      	bgt.n	800d480 <__kernel_rem_pio2+0x4f8>
 800d468:	2b00      	cmp	r3, #0
 800d46a:	dc35      	bgt.n	800d4d8 <__kernel_rem_pio2+0x550>
 800d46c:	d059      	beq.n	800d522 <__kernel_rem_pio2+0x59a>
 800d46e:	9b04      	ldr	r3, [sp, #16]
 800d470:	f003 0007 	and.w	r0, r3, #7
 800d474:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800d478:	ecbd 8b02 	vpop	{d8}
 800d47c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d480:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800d482:	2b03      	cmp	r3, #3
 800d484:	d1f3      	bne.n	800d46e <__kernel_rem_pio2+0x4e6>
 800d486:	ab4a      	add	r3, sp, #296	; 0x128
 800d488:	4423      	add	r3, r4
 800d48a:	9306      	str	r3, [sp, #24]
 800d48c:	461c      	mov	r4, r3
 800d48e:	469a      	mov	sl, r3
 800d490:	9502      	str	r5, [sp, #8]
 800d492:	9b02      	ldr	r3, [sp, #8]
 800d494:	2b00      	cmp	r3, #0
 800d496:	f1aa 0a08 	sub.w	sl, sl, #8
 800d49a:	dc6b      	bgt.n	800d574 <__kernel_rem_pio2+0x5ec>
 800d49c:	46aa      	mov	sl, r5
 800d49e:	f1ba 0f01 	cmp.w	sl, #1
 800d4a2:	f1a4 0408 	sub.w	r4, r4, #8
 800d4a6:	f300 8085 	bgt.w	800d5b4 <__kernel_rem_pio2+0x62c>
 800d4aa:	9c06      	ldr	r4, [sp, #24]
 800d4ac:	2000      	movs	r0, #0
 800d4ae:	3408      	adds	r4, #8
 800d4b0:	2100      	movs	r1, #0
 800d4b2:	2d01      	cmp	r5, #1
 800d4b4:	f300 809d 	bgt.w	800d5f2 <__kernel_rem_pio2+0x66a>
 800d4b8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800d4bc:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800d4c0:	f1bb 0f00 	cmp.w	fp, #0
 800d4c4:	f040 809b 	bne.w	800d5fe <__kernel_rem_pio2+0x676>
 800d4c8:	9b01      	ldr	r3, [sp, #4]
 800d4ca:	e9c3 5600 	strd	r5, r6, [r3]
 800d4ce:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800d4d2:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d4d6:	e7ca      	b.n	800d46e <__kernel_rem_pio2+0x4e6>
 800d4d8:	3408      	adds	r4, #8
 800d4da:	ab4a      	add	r3, sp, #296	; 0x128
 800d4dc:	441c      	add	r4, r3
 800d4de:	462e      	mov	r6, r5
 800d4e0:	2000      	movs	r0, #0
 800d4e2:	2100      	movs	r1, #0
 800d4e4:	2e00      	cmp	r6, #0
 800d4e6:	da36      	bge.n	800d556 <__kernel_rem_pio2+0x5ce>
 800d4e8:	f1bb 0f00 	cmp.w	fp, #0
 800d4ec:	d039      	beq.n	800d562 <__kernel_rem_pio2+0x5da>
 800d4ee:	4602      	mov	r2, r0
 800d4f0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d4f4:	9c01      	ldr	r4, [sp, #4]
 800d4f6:	e9c4 2300 	strd	r2, r3, [r4]
 800d4fa:	4602      	mov	r2, r0
 800d4fc:	460b      	mov	r3, r1
 800d4fe:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800d502:	f7f2 fe6d 	bl	80001e0 <__aeabi_dsub>
 800d506:	ae4c      	add	r6, sp, #304	; 0x130
 800d508:	2401      	movs	r4, #1
 800d50a:	42a5      	cmp	r5, r4
 800d50c:	da2c      	bge.n	800d568 <__kernel_rem_pio2+0x5e0>
 800d50e:	f1bb 0f00 	cmp.w	fp, #0
 800d512:	d002      	beq.n	800d51a <__kernel_rem_pio2+0x592>
 800d514:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d518:	4619      	mov	r1, r3
 800d51a:	9b01      	ldr	r3, [sp, #4]
 800d51c:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d520:	e7a5      	b.n	800d46e <__kernel_rem_pio2+0x4e6>
 800d522:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800d526:	eb0d 0403 	add.w	r4, sp, r3
 800d52a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800d52e:	2000      	movs	r0, #0
 800d530:	2100      	movs	r1, #0
 800d532:	2d00      	cmp	r5, #0
 800d534:	da09      	bge.n	800d54a <__kernel_rem_pio2+0x5c2>
 800d536:	f1bb 0f00 	cmp.w	fp, #0
 800d53a:	d002      	beq.n	800d542 <__kernel_rem_pio2+0x5ba>
 800d53c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d540:	4619      	mov	r1, r3
 800d542:	9b01      	ldr	r3, [sp, #4]
 800d544:	e9c3 0100 	strd	r0, r1, [r3]
 800d548:	e791      	b.n	800d46e <__kernel_rem_pio2+0x4e6>
 800d54a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d54e:	f7f2 fe49 	bl	80001e4 <__adddf3>
 800d552:	3d01      	subs	r5, #1
 800d554:	e7ed      	b.n	800d532 <__kernel_rem_pio2+0x5aa>
 800d556:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d55a:	f7f2 fe43 	bl	80001e4 <__adddf3>
 800d55e:	3e01      	subs	r6, #1
 800d560:	e7c0      	b.n	800d4e4 <__kernel_rem_pio2+0x55c>
 800d562:	4602      	mov	r2, r0
 800d564:	460b      	mov	r3, r1
 800d566:	e7c5      	b.n	800d4f4 <__kernel_rem_pio2+0x56c>
 800d568:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800d56c:	f7f2 fe3a 	bl	80001e4 <__adddf3>
 800d570:	3401      	adds	r4, #1
 800d572:	e7ca      	b.n	800d50a <__kernel_rem_pio2+0x582>
 800d574:	e9da 8900 	ldrd	r8, r9, [sl]
 800d578:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800d57c:	9b02      	ldr	r3, [sp, #8]
 800d57e:	3b01      	subs	r3, #1
 800d580:	9302      	str	r3, [sp, #8]
 800d582:	4632      	mov	r2, r6
 800d584:	463b      	mov	r3, r7
 800d586:	4640      	mov	r0, r8
 800d588:	4649      	mov	r1, r9
 800d58a:	f7f2 fe2b 	bl	80001e4 <__adddf3>
 800d58e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d592:	4602      	mov	r2, r0
 800d594:	460b      	mov	r3, r1
 800d596:	4640      	mov	r0, r8
 800d598:	4649      	mov	r1, r9
 800d59a:	f7f2 fe21 	bl	80001e0 <__aeabi_dsub>
 800d59e:	4632      	mov	r2, r6
 800d5a0:	463b      	mov	r3, r7
 800d5a2:	f7f2 fe1f 	bl	80001e4 <__adddf3>
 800d5a6:	ed9d 7b08 	vldr	d7, [sp, #32]
 800d5aa:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d5ae:	ed8a 7b00 	vstr	d7, [sl]
 800d5b2:	e76e      	b.n	800d492 <__kernel_rem_pio2+0x50a>
 800d5b4:	e9d4 8900 	ldrd	r8, r9, [r4]
 800d5b8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800d5bc:	4640      	mov	r0, r8
 800d5be:	4632      	mov	r2, r6
 800d5c0:	463b      	mov	r3, r7
 800d5c2:	4649      	mov	r1, r9
 800d5c4:	f7f2 fe0e 	bl	80001e4 <__adddf3>
 800d5c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d5cc:	4602      	mov	r2, r0
 800d5ce:	460b      	mov	r3, r1
 800d5d0:	4640      	mov	r0, r8
 800d5d2:	4649      	mov	r1, r9
 800d5d4:	f7f2 fe04 	bl	80001e0 <__aeabi_dsub>
 800d5d8:	4632      	mov	r2, r6
 800d5da:	463b      	mov	r3, r7
 800d5dc:	f7f2 fe02 	bl	80001e4 <__adddf3>
 800d5e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d5e4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d5e8:	ed84 7b00 	vstr	d7, [r4]
 800d5ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d5f0:	e755      	b.n	800d49e <__kernel_rem_pio2+0x516>
 800d5f2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d5f6:	f7f2 fdf5 	bl	80001e4 <__adddf3>
 800d5fa:	3d01      	subs	r5, #1
 800d5fc:	e759      	b.n	800d4b2 <__kernel_rem_pio2+0x52a>
 800d5fe:	9b01      	ldr	r3, [sp, #4]
 800d600:	9a01      	ldr	r2, [sp, #4]
 800d602:	601d      	str	r5, [r3, #0]
 800d604:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800d608:	605c      	str	r4, [r3, #4]
 800d60a:	609f      	str	r7, [r3, #8]
 800d60c:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800d610:	60d3      	str	r3, [r2, #12]
 800d612:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d616:	6110      	str	r0, [r2, #16]
 800d618:	6153      	str	r3, [r2, #20]
 800d61a:	e728      	b.n	800d46e <__kernel_rem_pio2+0x4e6>
 800d61c:	41700000 	.word	0x41700000
 800d620:	3e700000 	.word	0x3e700000
 800d624:	00000000 	.word	0x00000000

0800d628 <__kernel_sin>:
 800d628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d62c:	ed2d 8b04 	vpush	{d8-d9}
 800d630:	eeb0 8a41 	vmov.f32	s16, s2
 800d634:	eef0 8a61 	vmov.f32	s17, s3
 800d638:	ec55 4b10 	vmov	r4, r5, d0
 800d63c:	b083      	sub	sp, #12
 800d63e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d642:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800d646:	9001      	str	r0, [sp, #4]
 800d648:	da06      	bge.n	800d658 <__kernel_sin+0x30>
 800d64a:	ee10 0a10 	vmov	r0, s0
 800d64e:	4629      	mov	r1, r5
 800d650:	f7f3 fa2e 	bl	8000ab0 <__aeabi_d2iz>
 800d654:	2800      	cmp	r0, #0
 800d656:	d051      	beq.n	800d6fc <__kernel_sin+0xd4>
 800d658:	4622      	mov	r2, r4
 800d65a:	462b      	mov	r3, r5
 800d65c:	4620      	mov	r0, r4
 800d65e:	4629      	mov	r1, r5
 800d660:	f7f2 ff76 	bl	8000550 <__aeabi_dmul>
 800d664:	4682      	mov	sl, r0
 800d666:	468b      	mov	fp, r1
 800d668:	4602      	mov	r2, r0
 800d66a:	460b      	mov	r3, r1
 800d66c:	4620      	mov	r0, r4
 800d66e:	4629      	mov	r1, r5
 800d670:	f7f2 ff6e 	bl	8000550 <__aeabi_dmul>
 800d674:	a341      	add	r3, pc, #260	; (adr r3, 800d77c <__kernel_sin+0x154>)
 800d676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d67a:	4680      	mov	r8, r0
 800d67c:	4689      	mov	r9, r1
 800d67e:	4650      	mov	r0, sl
 800d680:	4659      	mov	r1, fp
 800d682:	f7f2 ff65 	bl	8000550 <__aeabi_dmul>
 800d686:	a33f      	add	r3, pc, #252	; (adr r3, 800d784 <__kernel_sin+0x15c>)
 800d688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d68c:	f7f2 fda8 	bl	80001e0 <__aeabi_dsub>
 800d690:	4652      	mov	r2, sl
 800d692:	465b      	mov	r3, fp
 800d694:	f7f2 ff5c 	bl	8000550 <__aeabi_dmul>
 800d698:	a33c      	add	r3, pc, #240	; (adr r3, 800d78c <__kernel_sin+0x164>)
 800d69a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d69e:	f7f2 fda1 	bl	80001e4 <__adddf3>
 800d6a2:	4652      	mov	r2, sl
 800d6a4:	465b      	mov	r3, fp
 800d6a6:	f7f2 ff53 	bl	8000550 <__aeabi_dmul>
 800d6aa:	a33a      	add	r3, pc, #232	; (adr r3, 800d794 <__kernel_sin+0x16c>)
 800d6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6b0:	f7f2 fd96 	bl	80001e0 <__aeabi_dsub>
 800d6b4:	4652      	mov	r2, sl
 800d6b6:	465b      	mov	r3, fp
 800d6b8:	f7f2 ff4a 	bl	8000550 <__aeabi_dmul>
 800d6bc:	a337      	add	r3, pc, #220	; (adr r3, 800d79c <__kernel_sin+0x174>)
 800d6be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6c2:	f7f2 fd8f 	bl	80001e4 <__adddf3>
 800d6c6:	9b01      	ldr	r3, [sp, #4]
 800d6c8:	4606      	mov	r6, r0
 800d6ca:	460f      	mov	r7, r1
 800d6cc:	b9eb      	cbnz	r3, 800d70a <__kernel_sin+0xe2>
 800d6ce:	4602      	mov	r2, r0
 800d6d0:	460b      	mov	r3, r1
 800d6d2:	4650      	mov	r0, sl
 800d6d4:	4659      	mov	r1, fp
 800d6d6:	f7f2 ff3b 	bl	8000550 <__aeabi_dmul>
 800d6da:	a325      	add	r3, pc, #148	; (adr r3, 800d770 <__kernel_sin+0x148>)
 800d6dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6e0:	f7f2 fd7e 	bl	80001e0 <__aeabi_dsub>
 800d6e4:	4642      	mov	r2, r8
 800d6e6:	464b      	mov	r3, r9
 800d6e8:	f7f2 ff32 	bl	8000550 <__aeabi_dmul>
 800d6ec:	4602      	mov	r2, r0
 800d6ee:	460b      	mov	r3, r1
 800d6f0:	4620      	mov	r0, r4
 800d6f2:	4629      	mov	r1, r5
 800d6f4:	f7f2 fd76 	bl	80001e4 <__adddf3>
 800d6f8:	4604      	mov	r4, r0
 800d6fa:	460d      	mov	r5, r1
 800d6fc:	ec45 4b10 	vmov	d0, r4, r5
 800d700:	b003      	add	sp, #12
 800d702:	ecbd 8b04 	vpop	{d8-d9}
 800d706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d70a:	4b1b      	ldr	r3, [pc, #108]	; (800d778 <__kernel_sin+0x150>)
 800d70c:	ec51 0b18 	vmov	r0, r1, d8
 800d710:	2200      	movs	r2, #0
 800d712:	f7f2 ff1d 	bl	8000550 <__aeabi_dmul>
 800d716:	4632      	mov	r2, r6
 800d718:	ec41 0b19 	vmov	d9, r0, r1
 800d71c:	463b      	mov	r3, r7
 800d71e:	4640      	mov	r0, r8
 800d720:	4649      	mov	r1, r9
 800d722:	f7f2 ff15 	bl	8000550 <__aeabi_dmul>
 800d726:	4602      	mov	r2, r0
 800d728:	460b      	mov	r3, r1
 800d72a:	ec51 0b19 	vmov	r0, r1, d9
 800d72e:	f7f2 fd57 	bl	80001e0 <__aeabi_dsub>
 800d732:	4652      	mov	r2, sl
 800d734:	465b      	mov	r3, fp
 800d736:	f7f2 ff0b 	bl	8000550 <__aeabi_dmul>
 800d73a:	ec53 2b18 	vmov	r2, r3, d8
 800d73e:	f7f2 fd4f 	bl	80001e0 <__aeabi_dsub>
 800d742:	a30b      	add	r3, pc, #44	; (adr r3, 800d770 <__kernel_sin+0x148>)
 800d744:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d748:	4606      	mov	r6, r0
 800d74a:	460f      	mov	r7, r1
 800d74c:	4640      	mov	r0, r8
 800d74e:	4649      	mov	r1, r9
 800d750:	f7f2 fefe 	bl	8000550 <__aeabi_dmul>
 800d754:	4602      	mov	r2, r0
 800d756:	460b      	mov	r3, r1
 800d758:	4630      	mov	r0, r6
 800d75a:	4639      	mov	r1, r7
 800d75c:	f7f2 fd42 	bl	80001e4 <__adddf3>
 800d760:	4602      	mov	r2, r0
 800d762:	460b      	mov	r3, r1
 800d764:	4620      	mov	r0, r4
 800d766:	4629      	mov	r1, r5
 800d768:	f7f2 fd3a 	bl	80001e0 <__aeabi_dsub>
 800d76c:	e7c4      	b.n	800d6f8 <__kernel_sin+0xd0>
 800d76e:	bf00      	nop
 800d770:	55555549 	.word	0x55555549
 800d774:	3fc55555 	.word	0x3fc55555
 800d778:	3fe00000 	.word	0x3fe00000
 800d77c:	5acfd57c 	.word	0x5acfd57c
 800d780:	3de5d93a 	.word	0x3de5d93a
 800d784:	8a2b9ceb 	.word	0x8a2b9ceb
 800d788:	3e5ae5e6 	.word	0x3e5ae5e6
 800d78c:	57b1fe7d 	.word	0x57b1fe7d
 800d790:	3ec71de3 	.word	0x3ec71de3
 800d794:	19c161d5 	.word	0x19c161d5
 800d798:	3f2a01a0 	.word	0x3f2a01a0
 800d79c:	1110f8a6 	.word	0x1110f8a6
 800d7a0:	3f811111 	.word	0x3f811111

0800d7a4 <with_errno>:
 800d7a4:	b570      	push	{r4, r5, r6, lr}
 800d7a6:	4604      	mov	r4, r0
 800d7a8:	460d      	mov	r5, r1
 800d7aa:	4616      	mov	r6, r2
 800d7ac:	f7fd fd72 	bl	800b294 <__errno>
 800d7b0:	4629      	mov	r1, r5
 800d7b2:	6006      	str	r6, [r0, #0]
 800d7b4:	4620      	mov	r0, r4
 800d7b6:	bd70      	pop	{r4, r5, r6, pc}

0800d7b8 <xflow>:
 800d7b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d7ba:	4614      	mov	r4, r2
 800d7bc:	461d      	mov	r5, r3
 800d7be:	b108      	cbz	r0, 800d7c4 <xflow+0xc>
 800d7c0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d7c4:	e9cd 2300 	strd	r2, r3, [sp]
 800d7c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d7cc:	4620      	mov	r0, r4
 800d7ce:	4629      	mov	r1, r5
 800d7d0:	f7f2 febe 	bl	8000550 <__aeabi_dmul>
 800d7d4:	2222      	movs	r2, #34	; 0x22
 800d7d6:	b003      	add	sp, #12
 800d7d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d7dc:	f7ff bfe2 	b.w	800d7a4 <with_errno>

0800d7e0 <__math_uflow>:
 800d7e0:	b508      	push	{r3, lr}
 800d7e2:	2200      	movs	r2, #0
 800d7e4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d7e8:	f7ff ffe6 	bl	800d7b8 <xflow>
 800d7ec:	ec41 0b10 	vmov	d0, r0, r1
 800d7f0:	bd08      	pop	{r3, pc}

0800d7f2 <__math_oflow>:
 800d7f2:	b508      	push	{r3, lr}
 800d7f4:	2200      	movs	r2, #0
 800d7f6:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800d7fa:	f7ff ffdd 	bl	800d7b8 <xflow>
 800d7fe:	ec41 0b10 	vmov	d0, r0, r1
 800d802:	bd08      	pop	{r3, pc}

0800d804 <fabs>:
 800d804:	ec51 0b10 	vmov	r0, r1, d0
 800d808:	ee10 2a10 	vmov	r2, s0
 800d80c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d810:	ec43 2b10 	vmov	d0, r2, r3
 800d814:	4770      	bx	lr

0800d816 <finite>:
 800d816:	b082      	sub	sp, #8
 800d818:	ed8d 0b00 	vstr	d0, [sp]
 800d81c:	9801      	ldr	r0, [sp, #4]
 800d81e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800d822:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800d826:	0fc0      	lsrs	r0, r0, #31
 800d828:	b002      	add	sp, #8
 800d82a:	4770      	bx	lr
 800d82c:	0000      	movs	r0, r0
	...

0800d830 <nan>:
 800d830:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d838 <nan+0x8>
 800d834:	4770      	bx	lr
 800d836:	bf00      	nop
 800d838:	00000000 	.word	0x00000000
 800d83c:	7ff80000 	.word	0x7ff80000

0800d840 <scalbn>:
 800d840:	b570      	push	{r4, r5, r6, lr}
 800d842:	ec55 4b10 	vmov	r4, r5, d0
 800d846:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800d84a:	4606      	mov	r6, r0
 800d84c:	462b      	mov	r3, r5
 800d84e:	b99a      	cbnz	r2, 800d878 <scalbn+0x38>
 800d850:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d854:	4323      	orrs	r3, r4
 800d856:	d036      	beq.n	800d8c6 <scalbn+0x86>
 800d858:	4b39      	ldr	r3, [pc, #228]	; (800d940 <scalbn+0x100>)
 800d85a:	4629      	mov	r1, r5
 800d85c:	ee10 0a10 	vmov	r0, s0
 800d860:	2200      	movs	r2, #0
 800d862:	f7f2 fe75 	bl	8000550 <__aeabi_dmul>
 800d866:	4b37      	ldr	r3, [pc, #220]	; (800d944 <scalbn+0x104>)
 800d868:	429e      	cmp	r6, r3
 800d86a:	4604      	mov	r4, r0
 800d86c:	460d      	mov	r5, r1
 800d86e:	da10      	bge.n	800d892 <scalbn+0x52>
 800d870:	a32b      	add	r3, pc, #172	; (adr r3, 800d920 <scalbn+0xe0>)
 800d872:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d876:	e03a      	b.n	800d8ee <scalbn+0xae>
 800d878:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800d87c:	428a      	cmp	r2, r1
 800d87e:	d10c      	bne.n	800d89a <scalbn+0x5a>
 800d880:	ee10 2a10 	vmov	r2, s0
 800d884:	4620      	mov	r0, r4
 800d886:	4629      	mov	r1, r5
 800d888:	f7f2 fcac 	bl	80001e4 <__adddf3>
 800d88c:	4604      	mov	r4, r0
 800d88e:	460d      	mov	r5, r1
 800d890:	e019      	b.n	800d8c6 <scalbn+0x86>
 800d892:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d896:	460b      	mov	r3, r1
 800d898:	3a36      	subs	r2, #54	; 0x36
 800d89a:	4432      	add	r2, r6
 800d89c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d8a0:	428a      	cmp	r2, r1
 800d8a2:	dd08      	ble.n	800d8b6 <scalbn+0x76>
 800d8a4:	2d00      	cmp	r5, #0
 800d8a6:	a120      	add	r1, pc, #128	; (adr r1, 800d928 <scalbn+0xe8>)
 800d8a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d8ac:	da1c      	bge.n	800d8e8 <scalbn+0xa8>
 800d8ae:	a120      	add	r1, pc, #128	; (adr r1, 800d930 <scalbn+0xf0>)
 800d8b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d8b4:	e018      	b.n	800d8e8 <scalbn+0xa8>
 800d8b6:	2a00      	cmp	r2, #0
 800d8b8:	dd08      	ble.n	800d8cc <scalbn+0x8c>
 800d8ba:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d8be:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d8c2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d8c6:	ec45 4b10 	vmov	d0, r4, r5
 800d8ca:	bd70      	pop	{r4, r5, r6, pc}
 800d8cc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d8d0:	da19      	bge.n	800d906 <scalbn+0xc6>
 800d8d2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d8d6:	429e      	cmp	r6, r3
 800d8d8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800d8dc:	dd0a      	ble.n	800d8f4 <scalbn+0xb4>
 800d8de:	a112      	add	r1, pc, #72	; (adr r1, 800d928 <scalbn+0xe8>)
 800d8e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d1e2      	bne.n	800d8ae <scalbn+0x6e>
 800d8e8:	a30f      	add	r3, pc, #60	; (adr r3, 800d928 <scalbn+0xe8>)
 800d8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8ee:	f7f2 fe2f 	bl	8000550 <__aeabi_dmul>
 800d8f2:	e7cb      	b.n	800d88c <scalbn+0x4c>
 800d8f4:	a10a      	add	r1, pc, #40	; (adr r1, 800d920 <scalbn+0xe0>)
 800d8f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d0b8      	beq.n	800d870 <scalbn+0x30>
 800d8fe:	a10e      	add	r1, pc, #56	; (adr r1, 800d938 <scalbn+0xf8>)
 800d900:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d904:	e7b4      	b.n	800d870 <scalbn+0x30>
 800d906:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d90a:	3236      	adds	r2, #54	; 0x36
 800d90c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d910:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d914:	4620      	mov	r0, r4
 800d916:	4b0c      	ldr	r3, [pc, #48]	; (800d948 <scalbn+0x108>)
 800d918:	2200      	movs	r2, #0
 800d91a:	e7e8      	b.n	800d8ee <scalbn+0xae>
 800d91c:	f3af 8000 	nop.w
 800d920:	c2f8f359 	.word	0xc2f8f359
 800d924:	01a56e1f 	.word	0x01a56e1f
 800d928:	8800759c 	.word	0x8800759c
 800d92c:	7e37e43c 	.word	0x7e37e43c
 800d930:	8800759c 	.word	0x8800759c
 800d934:	fe37e43c 	.word	0xfe37e43c
 800d938:	c2f8f359 	.word	0xc2f8f359
 800d93c:	81a56e1f 	.word	0x81a56e1f
 800d940:	43500000 	.word	0x43500000
 800d944:	ffff3cb0 	.word	0xffff3cb0
 800d948:	3c900000 	.word	0x3c900000

0800d94c <_init>:
 800d94c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d94e:	bf00      	nop
 800d950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d952:	bc08      	pop	{r3}
 800d954:	469e      	mov	lr, r3
 800d956:	4770      	bx	lr

0800d958 <_fini>:
 800d958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d95a:	bf00      	nop
 800d95c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d95e:	bc08      	pop	{r3}
 800d960:	469e      	mov	lr, r3
 800d962:	4770      	bx	lr
