Determining the location of the ModelSim executable...

Using: e:/wyj/fpga/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off CLOCK -c CLOCK --vector_source="E:/wyj/Files/Quartus Files/clock/CLOCK.vwf" --testbench_file="E:/wyj/Files/Quartus Files/clock/simulation/qsim/CLOCK.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Oct 29 01:04:10 2018
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off CLOCK -c CLOCK --vector_source="E:/wyj/Files/Quartus Files/clock/CLOCK.vwf" --testbench_file="E:/wyj/Files/Quartus Files/clock/simulation/qsim/CLOCK.vwf.vht"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

or source file when writing test bench files

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="E:/wyj/Files/Quartus Files/clock/simulation/qsim/" CLOCK -c CLOCK

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Oct 29 01:04:13 2018
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="E:/wyj/Files/Quartus Files/clock/simulation/qsim/" CLOCK -c CLOCK
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file CLOCK.vho in folder "E:/wyj/Files/Quartus Files/clock/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4654 megabytes
    Info: Processing ended: Mon Oct 29 01:04:15 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

E:/wyj/Files/Quartus Files/clock/simulation/qsim/CLOCK.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

e:/wyj/fpga/modelsim_ase/win32aloem//vsim -c -do CLOCK.do

Reading E:/wyj/FPGA/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b


# do CLOCK.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:24 on Oct 29,2018
# vcom -work work CLOCK.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block

# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity clock

# -- Compiling architecture structure of clock

# End time: 01:04:24 on Oct 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:25 on Oct 29,2018
# vcom -work work CLOCK.vwf.vht 
# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_vhd_vec_tst
# -- Compiling architecture clock_arch of clock_vhd_vec_tst
# End time: 01:04:25 on Oct 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.CLOCK_vhd_vec_tst 
# Start time: 01:04:27 on Oct 29,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.clock_vhd_vec_tst(clock_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.clock(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# ** Warning: Design size of 46075 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#35

# End time: 01:04:28 on Oct 29,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading E:/wyj/Files/Quartus Files/clock/CLOCK.vwf...

Reading E:/wyj/Files/Quartus Files/clock/simulation/qsim/CLOCK.msim.vcd...

Processing channel transitions... 

Warning: BUZZER - signal not found in VCD.

Warning: C_RESET - signal not found in VCD.

Warning: C_SCALE_SEL - signal not found in VCD.

Warning: C_SET_HOUR - signal not found in VCD.

Warning: C_SET_MIN - signal not found in VCD.

Warning: CLK - signal not found in VCD.

Warning: FLASH_LED[3] - signal not found in VCD.

Warning: FLASH_LED[2] - signal not found in VCD.

Warning: FLASH_LED[1] - signal not found in VCD.

Warning: FLASH_LED[0] - signal not found in VCD.

Warning: SEGMENT_SEG[7] - signal not found in VCD.

Warning: SEGMENT_SEG[6] - signal not found in VCD.

Warning: SEGMENT_SEG[5] - signal not found in VCD.

Warning: SEGMENT_SEG[4] - signal not found in VCD.

Warning: SEGMENT_SEG[3] - signal not found in VCD.

Warning: SEGMENT_SEG[2] - signal not found in VCD.

Warning: SEGMENT_SEG[1] - signal not found in VCD.

Warning: SEGMENT_SEG[0] - signal not found in VCD.

Warning: SEGMENT_SEL[5] - signal not found in VCD.

Warning: SEGMENT_SEL[4] - signal not found in VCD.

Warning: SEGMENT_SEL[3] - signal not found in VCD.

Warning: SEGMENT_SEL[2] - signal not found in VCD.

Warning: SEGMENT_SEL[1] - signal not found in VCD.

Warning: SEGMENT_SEL[0] - signal not found in VCD.

Writing the resulting VWF to E:/wyj/Files/Quartus Files/clock/simulation/qsim/CLOCK_20181029010429.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.