{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Johnson Counter\n",
    "\n",
    "Original design by MyHDL authors.\n",
    "See https://www.myhdl.org/docs/examples/jc2.html.\n",
    "\n",
    "The purpose of this example is to compare the styles of MyHDL and `SeqiLog`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "from pathlib import Path\n",
    "\n",
    "WORKSPACE = Path(\"..\")\n",
    "\n",
    "sys.path.insert(0, str(WORKSPACE / \"src\"))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from vcd import VCDWriter\n",
    "\n",
    "from seqlogic import Enum, Module, Vec, cat, ite, mux, run\n",
    "from seqlogic.control.globals import drv_clock, drv_reset"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class JcFsm(Enum):\n",
    "    STOP = \"2b00\"\n",
    "    GO_LEFT = \"2b10\"\n",
    "    GO_RIGHT = \"2b11\"\n",
    "\n",
    "\n",
    "def ctl(ps: JcFsm, goLeft: Vec[1], goRight: Vec[1], stop: Vec[1]) -> JcFsm:\n",
    "    match ps:\n",
    "        case JcFsm.STOP:\n",
    "            ns = mux(cat(goLeft, goRight),\n",
    "                x0=JcFsm.STOP,\n",
    "                x1=JcFsm.GO_LEFT,\n",
    "                x2=JcFsm.GO_RIGHT,\n",
    "                x3=JcFsm.STOP,  # Cannot go both left and right\n",
    "            )\n",
    "        case JcFsm.GO_LEFT:\n",
    "            ns = ite(stop, JcFsm.STOP, JcFsm.GO_LEFT)\n",
    "        case JcFsm.GO_RIGHT:\n",
    "            ns = ite(stop, JcFsm.STOP, JcFsm.GO_RIGHT)\n",
    "        case _:\n",
    "            ns = JcFsm.xprop(ps)\n",
    "\n",
    "    return ns\n",
    "\n",
    "\n",
    "class JohnsonCounter(Module):\n",
    "\n",
    "    N: int = 4\n",
    "\n",
    "    def build(self):\n",
    "        clk = self.input(name=\"clk\", dtype=Vec[1])\n",
    "        rst = self.input(name=\"rst\", dtype=Vec[1])\n",
    "\n",
    "        goLeft = self.input(name=\"goLeft\", dtype=Vec[1])\n",
    "        goRight = self.input(name=\"goRight\", dtype=Vec[1])\n",
    "        stop = self.input(name=\"stop\", dtype=Vec[1])\n",
    "\n",
    "        t = Vec[self.N]\n",
    "\n",
    "        # Counter\n",
    "        q = self.output(name=\"q\", dtype=t)\n",
    "        d = self.logic(name=\"d\", dtype=t)\n",
    "        en = self.logic(name=\"en\", dtype=Vec[1])\n",
    "\n",
    "        # Control\n",
    "        ctl_ps = self.logic(name=\"ctl_ps\", dtype=JcFsm)\n",
    "        ctl_ns = self.logic(name=\"ctl_ns\", dtype=JcFsm)\n",
    "        self.combi(ctl_ns, ctl, ctl_ps, goLeft, goRight, stop)\n",
    "        self.dff_r(ctl_ps, ctl_ns, clk, rst, rval=JcFsm.STOP)\n",
    "\n",
    "        def data(q: t, ns: JcFsm) -> Vec:\n",
    "            return ite(ns[0], cat(q[1:], ~q[0]), cat(~q[-1], q[:-1]))\n",
    "\n",
    "        self.combi(d, data, q, ctl_ns)\n",
    "        self.combi(en, lambda x: x[1], ctl_ns)\n",
    "        self.dff_en_r(q, d, en, clk, rst, rval=t.zeros())\n",
    "\n",
    "\n",
    "class Top(Module):\n",
    "    async def drv_go_left(self):\n",
    "        self._goLeft.next = \"1b0\"\n",
    "        await self._rst.negedge()\n",
    "        for i in range(2):\n",
    "            await self._clk.posedge()\n",
    "        self._goLeft.next = \"1b1\"\n",
    "        await self._clk.posedge()\n",
    "        self._goLeft.next = \"1b0\"\n",
    "\n",
    "    async def drv_go_right(self):\n",
    "        self._goRight.next = \"1b0\"\n",
    "        await self._rst.negedge()\n",
    "        for i in range(15):\n",
    "            await self._clk.posedge()\n",
    "        self._goRight.next = \"1b1\"\n",
    "        await self._clk.posedge()\n",
    "        self._goRight.next = \"1b0\"\n",
    "\n",
    "    async def drv_stop(self):\n",
    "        self._stop.next = \"1b0\"\n",
    "        await self._rst.negedge()\n",
    "        for i in range(12):\n",
    "            await self._clk.posedge()\n",
    "        self._stop.next = \"1b1\"\n",
    "        await self._clk.posedge()\n",
    "        self._stop.next = \"1b0\"\n",
    "        for i in range(11):\n",
    "            await self._clk.posedge()\n",
    "        self._stop.next = \"1b1\"\n",
    "        await self._clk.posedge()\n",
    "        self._stop.next = \"1b0\"\n",
    "\n",
    "    def build(self):\n",
    "        clk = self.logic(name=\"clk\", dtype=Vec[1])\n",
    "        rst = self.logic(name=\"rst\", dtype=Vec[1])\n",
    "\n",
    "        goLeft = self.logic(name=\"goLeft\", dtype=Vec[1])\n",
    "        goRight = self.logic(name=\"goRight\", dtype=Vec[1])\n",
    "        stop = self.logic(name=\"stop\", dtype=Vec[1])\n",
    "\n",
    "        self.submod(\n",
    "            name=\"dut\",\n",
    "            mod=JohnsonCounter,\n",
    "            N=4,\n",
    "        ).connect(\n",
    "            clk=clk,\n",
    "            rst=rst,\n",
    "            goLeft=goLeft,\n",
    "            goRight=goRight,\n",
    "            stop=stop,\n",
    "        )\n",
    "\n",
    "        # Positive clock w/ no phase shift, period T=2, 50% duty cycle\n",
    "        self.drv(drv_clock(clk, shiftticks=0, onticks=1, offticks=1))\n",
    "\n",
    "        # Positive reset asserting from T=[1..2]\n",
    "        self.drv(drv_reset(rst, shiftticks=1, onticks=1))\n",
    "\n",
    "        self.drv(self.drv_go_left())\n",
    "        self.drv(self.drv_go_right())\n",
    "        self.drv(self.drv_stop())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "with (\n",
    "    open(\"jc.vcd\", \"w\") as f,\n",
    "    VCDWriter(f, timescale=\"1ns\") as vcdw,\n",
    "):\n",
    "    top = Top(name=\"top\")\n",
    "    top.dump_vcd(vcdw, \".*\")\n",
    "    async def main():\n",
    "        await top.elab()\n",
    "    run(main(), ticks=60)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "seqlogic",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
