# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab3_4bit_cntr_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Lab3_4bit_cntr {C:/Users/Kasem/Documents/Quartus_Projects/Lab3_4bit_cntr/Lab3_4bit_cntr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:31 on Feb 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Lab3_4bit_cntr" C:/Users/Kasem/Documents/Quartus_Projects/Lab3_4bit_cntr/Lab3_4bit_cntr.v 
# -- Compiling module Lab3_4bit_cntr
# -- Compiling module Adder4Bit
# -- Compiling module Adder1Bit
# 
# Top level modules:
# 	Lab3_4bit_cntr
# End time: 02:46:31 on Feb 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Lab3_4bit_cntr/simulation {C:/Users/Kasem/Documents/Quartus_Projects/Lab3_4bit_cntr/simulation/Lab3_4bit_cntr_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:31 on Feb 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Lab3_4bit_cntr/simulation" C:/Users/Kasem/Documents/Quartus_Projects/Lab3_4bit_cntr/simulation/Lab3_4bit_cntr_tb.v 
# -- Compiling module Lab3_4bit_cntr
# 
# Top level modules:
# 	--none--
# End time: 02:46:31 on Feb 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Lab3_4bit_cntr_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Lab3_4bit_cntr_tb 
# Start time: 02:46:31 on Feb 20,2019
# ** Error: (vsim-3170) Could not find 'Lab3_4bit_cntr_tb'.
#         Searched libraries:
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/Kasem/Documents/Quartus_Projects/Lab3_4bit_cntr/simulation/modelsim/rtl_work
#             C:/Users/Kasem/Documents/Quartus_Projects/Lab3_4bit_cntr/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Lab3_4bit_cntr_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 02:46:41 on Feb 20,2019, Elapsed time: 0:00:10
# Errors: 1, Warnings: 0
