[![CI](https://github.com/RDSik/sv-modules/actions/workflows/ci.yml/badge.svg?branch=master)](https://github.com/RDSik/sv-modules/actions/workflows/ci.yml)
[![License](https://img.shields.io/badge/license-MIT-green.svg)](https://github.com/RDSik/sv-modules/blob/master/LICENSE.txt)

# SystemVerilog modules

Some modules written on SystemVeriog
