CAPI=2:
name: edalizer:test:flist_child
description: Toplevel of hierarchy including Xilinx technology primitives.

filesets:

  rtl:
    files:
      - example.sv
    file_type: systemVerilogSource

  verilator_waivers:
    files:
      - waiver.vlt
    file_type: vlt

targets:
  default: &default
    filesets:
      - rtl
      - tool_verilator ? (verilator_waivers)
      - target_flist ? (verilator_waivers)
    toplevel: example

  lint:
    <<: *default
    default_tool: verilator
    tools:
      verilator:
        mode: lint-only
        verilator_options:
          - -Wall
