Warning (10268): Verilog HDL information at command_processor.v(147): always construct contains both blocking and non-blocking assignments File: C:/gitwork/master/HaasoscopePro/adc board firmware/command_processor.v Line: 147
Warning (10268): Verilog HDL information at command_processor.v(736): always construct contains both blocking and non-blocking assignments File: C:/gitwork/master/HaasoscopePro/adc board firmware/command_processor.v Line: 736
Warning (10268): Verilog HDL information at command_processor.v(1308): always construct contains both blocking and non-blocking assignments File: C:/gitwork/master/HaasoscopePro/adc board firmware/command_processor.v Line: 1308
Warning (10036): Verilog HDL or VHDL warning at asmi_asmi_parallel_0.v(109): object "illegal_write_prot_reg" assigned a value but never read File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/ip/asmi/submodules/asmi_asmi_parallel_0.v Line: 109
Warning (276027): Inferred dual-clock RAM node "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
