module imem(input [5:0] pc, output logic [9:0] o);
	always_comb
		case(pc)
		// synopsys full_case parallel_case
		5'h00: o = 10'b0_10_000_00_01; // r2 <- r0 (b) + r1 (a)
		5'h01: o = 10'b0_00_001_00_01; // r0 <- r1
		5'h02: o = 10'b0_01_001_00_10; // r1 <- r2
		5'h03: o = 10'b0_10_000_00_01; // r2 <- r0 (b) + r1 (a)
		5'h04: o = 10'b0_00_001_00_01; // r0 <- r1
		5'h05: o = 10'b0_01_001_00_10; // r1 <- r2
		5'h06: o = 10'b0_10_000_00_01; // r2 <- r0 (b) + r1 (a)
		5'h07: o = 10'b0_00_001_00_01; // r0 <- r1
		5'h08: o = 10'b0_01_001_00_10; // r1 <- r2
		5'h09: o = 10'b0_10_000_00_01; // r2 <- r0 (b) + r1 (a)
		5'h0a: o = 10'b0_00_001_00_01; // r0 <- r1
		5'h0b: o = 10'b0_01_001_00_10; // r1 <- r2
		5'h0c: o = 10'b0_10_000_00_01; // r2 <- r0 (b) + r1 (a)
		5'h0d: o = 10'b0_00_001_00_01; // r0 <- r1
		5'h0e: o = 10'b0_01_001_00_10; // r1 <- r2
		5'h0f: o = 10'b0_10_000_00_01; // r2 <- r0 (b) + r1 (a)
		5'h10: o = 10'b0_00_001_00_01; // r0 <- r1
		5'h11: o = 10'b0_01_001_00_10; // r1 <- r2
		5'h12: o = 10'b0_10_000_00_01; // r2 <- r0 (b) + r1 (a)
		5'h13: o = 10'b0_00_001_00_01; // r0 <- r1
		5'h14: o = 10'b0_01_001_00_10; // r1 <- r2
		5'h15: o = 11'b1_00_000_00_00; // halt
		endcase
endmodule
