strict digraph "compose( ,  )" {
	node [label="\N"];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb2ea177390>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb2ea164790>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"15:IF" -> "17:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb2ea116910>",
		fillcolor=firebrick,
		label="16:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb2ea116910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"15:IF" -> "16:NS"	[cond="['reset']",
		label=reset,
		lineno=15];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb2ea10ecd0>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF" -> "18:IF"	[cond="['slowena']",
		label=slowena,
		lineno=17];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fb2ea1f50d0>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"16:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb2ea10ebd0>",
		fillcolor=firebrick,
		label="19:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb2ea10ebd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:IF" -> "19:NS"	[cond="['q']",
		label="(q < 9)",
		lineno=18];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb2ea172650>",
		fillcolor=firebrick,
		label="21:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb2ea172650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:IF" -> "21:NS"	[cond="['q']",
		label="!((q < 9))",
		lineno=18];
	"19:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fb2ea1f5390>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"Leaf_13:AL" -> "13:AL";
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"21:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
}
