verilog xil_defaultlib --include "../../../../QCS.gen/sources_1/bd/QCS_4_sim/ipshared/30ef" \
"../../../bd/QCS_4_sim/ip/QCS_4_sim_clk_wiz_0_0/QCS_4_sim_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/QCS_4_sim/ip/QCS_4_sim_clk_wiz_0_0/QCS_4_sim_clk_wiz_0_0.v" \
"../../../bd/QCS_4_sim/ip/QCS_4_sim_encoding_sequencer_0_0/sim/QCS_4_sim_encoding_sequencer_0_0.v" \
"../../../bd/QCS_4_sim/ip/QCS_4_sim_encoding_sequencer_1_0/sim/QCS_4_sim_encoding_sequencer_1_0.v" \
"../../../bd/QCS_4_sim/ip/QCS_4_sim_encoding_sequencer_2_0/sim/QCS_4_sim_encoding_sequencer_2_0.v" \
"../../../bd/QCS_4_sim/ip/QCS_4_sim_encoding_sequencer_3_0/sim/QCS_4_sim_encoding_sequencer_3_0.v" \
"../../../bd/QCS_4_sim/ip/QCS_4_sim_QCS_4_wrapper_0_0/sim/QCS_4_sim_QCS_4_wrapper_0_0.v" \
"../../../bd/QCS_4_sim/sim/QCS_4_sim.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
