Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar  8 17:02:49 2022
| Host         : LAPTOP-VG095PM2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.364        0.000                      0                  873        0.106        0.000                      0                  873        3.000        0.000                       0                   468  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out_clk_vga   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_vga  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out_clk_vga        31.364        0.000                      0                  873        0.106        0.000                      0                  873       19.500        0.000                       0                   464  
  clkfbout_clk_vga                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_vga
  To Clock:  clk_out_clk_vga

Setup :            0  Failing Endpoints,  Worst Slack       31.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.364ns  (required time - arrival time)
  Source:                 X4/pixel_xcoord_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/bg_address_reg/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.357ns  (logic 3.423ns (40.959%)  route 4.934ns (59.041%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.545 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.569    -0.943    X4/clk_out
    SLICE_X8Y5           FDRE                                         r  X4/pixel_xcoord_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  X4/pixel_xcoord_reg[2]/Q
                         net (fo=33, routed)          2.013     1.588    X4/pixel_xcoord_reg[9]_0[2]
    SLICE_X7Y1           LUT2 (Prop_lut2_I0_O)        0.124     1.712 r  X4/bg_x0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.712    X1/bg_x0_carry__0_0[0]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.262 r  X1/bg_x0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.262    X1/bg_x0_carry_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.575 r  X1/bg_x0_carry__0/O[3]
                         net (fo=5, routed)           0.708     3.283    X1/O[0]
    SLICE_X6Y2           LUT2 (Prop_lut2_I1_O)        0.306     3.589 r  X1/bg_x0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.589    X1/bg_x0__23_carry_i_4_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.016 r  X1/bg_x0__23_carry/O[1]
                         net (fo=1, routed)           0.901     4.917    X4/bg_x0__29_carry__0[1]
    SLICE_X8Y2           LUT2 (Prop_lut2_I1_O)        0.306     5.223 r  X4/bg_x0__29_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.223    X1/bg_address_reg_1[1]
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.801 r  X1/bg_x0__29_carry__0/O[2]
                         net (fo=5, routed)           0.650     6.452    X1/pixel_xcoord_reg[5][2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.301     6.753 r  X1/bg_address_reg_i_10/O
                         net (fo=1, routed)           0.662     7.415    X1/bg_address_reg_i_10_n_0
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.541    38.545    X1/clk_out
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/CLK
                         clock pessimism              0.564    39.109    
                         clock uncertainty           -0.098    39.011    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_C[1])
                                                     -0.233    38.778    X1/bg_address_reg
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                 31.364    

Slack (MET) :             31.513ns  (required time - arrival time)
  Source:                 X4/pixel_xcoord_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/bg_address_reg/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.208ns  (logic 3.423ns (41.702%)  route 4.785ns (58.298%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.545 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.569    -0.943    X4/clk_out
    SLICE_X8Y5           FDRE                                         r  X4/pixel_xcoord_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  X4/pixel_xcoord_reg[2]/Q
                         net (fo=33, routed)          2.013     1.588    X4/pixel_xcoord_reg[9]_0[2]
    SLICE_X7Y1           LUT2 (Prop_lut2_I0_O)        0.124     1.712 r  X4/bg_x0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.712    X1/bg_x0_carry__0_0[0]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.262 r  X1/bg_x0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.262    X1/bg_x0_carry_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.575 r  X1/bg_x0_carry__0/O[3]
                         net (fo=5, routed)           0.708     3.283    X1/O[0]
    SLICE_X6Y2           LUT2 (Prop_lut2_I1_O)        0.306     3.589 r  X1/bg_x0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.589    X1/bg_x0__23_carry_i_4_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.016 r  X1/bg_x0__23_carry/O[1]
                         net (fo=1, routed)           0.901     4.917    X4/bg_x0__29_carry__0[1]
    SLICE_X8Y2           LUT2 (Prop_lut2_I1_O)        0.306     5.223 r  X4/bg_x0__29_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.223    X1/bg_address_reg_1[1]
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.801 r  X1/bg_x0__29_carry__0/O[2]
                         net (fo=5, routed)           0.359     6.161    X4/bg_address_reg[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.301     6.462 r  X4/bg_address_reg_i_7/O
                         net (fo=1, routed)           0.804     7.266    X1/C[2]
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.541    38.545    X1/clk_out
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/CLK
                         clock pessimism              0.564    39.109    
                         clock uncertainty           -0.098    39.011    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_C[4])
                                                     -0.233    38.778    X1/bg_address_reg
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                 31.513    

Slack (MET) :             31.597ns  (required time - arrival time)
  Source:                 X4/pixel_xcoord_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/bg_address_reg/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 3.423ns (42.135%)  route 4.701ns (57.865%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.545 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.569    -0.943    X4/clk_out
    SLICE_X8Y5           FDRE                                         r  X4/pixel_xcoord_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  X4/pixel_xcoord_reg[2]/Q
                         net (fo=33, routed)          2.013     1.588    X4/pixel_xcoord_reg[9]_0[2]
    SLICE_X7Y1           LUT2 (Prop_lut2_I0_O)        0.124     1.712 r  X4/bg_x0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.712    X1/bg_x0_carry__0_0[0]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.262 r  X1/bg_x0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.262    X1/bg_x0_carry_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.575 r  X1/bg_x0_carry__0/O[3]
                         net (fo=5, routed)           0.708     3.283    X1/O[0]
    SLICE_X6Y2           LUT2 (Prop_lut2_I1_O)        0.306     3.589 r  X1/bg_x0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.589    X1/bg_x0__23_carry_i_4_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.016 r  X1/bg_x0__23_carry/O[1]
                         net (fo=1, routed)           0.901     4.917    X4/bg_x0__29_carry__0[1]
    SLICE_X8Y2           LUT2 (Prop_lut2_I1_O)        0.306     5.223 r  X4/bg_x0__29_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.223    X1/bg_address_reg_1[1]
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.801 r  X1/bg_x0__29_carry__0/O[2]
                         net (fo=5, routed)           0.314     6.116    X4/bg_address_reg[2]
    SLICE_X9Y2           LUT6 (Prop_lut6_I5_O)        0.301     6.417 r  X4/bg_address_reg_i_9/O
                         net (fo=1, routed)           0.765     7.181    X1/C[0]
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.541    38.545    X1/clk_out
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/CLK
                         clock pessimism              0.564    39.109    
                         clock uncertainty           -0.098    39.011    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_C[2])
                                                     -0.233    38.778    X1/bg_address_reg
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                 31.597    

Slack (MET) :             31.646ns  (required time - arrival time)
  Source:                 X4/pixel_xcoord_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/bg_address_reg/C[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 3.423ns (42.388%)  route 4.652ns (57.612%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.545 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.569    -0.943    X4/clk_out
    SLICE_X8Y5           FDRE                                         r  X4/pixel_xcoord_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  X4/pixel_xcoord_reg[2]/Q
                         net (fo=33, routed)          2.013     1.588    X4/pixel_xcoord_reg[9]_0[2]
    SLICE_X7Y1           LUT2 (Prop_lut2_I0_O)        0.124     1.712 r  X4/bg_x0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.712    X1/bg_x0_carry__0_0[0]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.262 r  X1/bg_x0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.262    X1/bg_x0_carry_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.575 r  X1/bg_x0_carry__0/O[3]
                         net (fo=5, routed)           0.708     3.283    X1/O[0]
    SLICE_X6Y2           LUT2 (Prop_lut2_I1_O)        0.306     3.589 r  X1/bg_x0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.589    X1/bg_x0__23_carry_i_4_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.016 r  X1/bg_x0__23_carry/O[1]
                         net (fo=1, routed)           0.901     4.917    X4/bg_x0__29_carry__0[1]
    SLICE_X8Y2           LUT2 (Prop_lut2_I1_O)        0.306     5.223 r  X4/bg_x0__29_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.223    X1/bg_address_reg_1[1]
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.801 r  X1/bg_x0__29_carry__0/O[2]
                         net (fo=5, routed)           0.369     6.171    X4/bg_address_reg[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.301     6.472 r  X4/bg_address_reg_i_8/O
                         net (fo=1, routed)           0.661     7.133    X1/C[1]
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/C[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.541    38.545    X1/clk_out
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/CLK
                         clock pessimism              0.564    39.109    
                         clock uncertainty           -0.098    39.011    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_C[3])
                                                     -0.233    38.778    X1/bg_address_reg
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                 31.646    

Slack (MET) :             31.702ns  (required time - arrival time)
  Source:                 X4/pixel_xcoord_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/bg_address_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.019ns  (logic 3.423ns (42.686%)  route 4.596ns (57.314%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.545 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.569    -0.943    X4/clk_out
    SLICE_X8Y5           FDRE                                         r  X4/pixel_xcoord_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  X4/pixel_xcoord_reg[2]/Q
                         net (fo=33, routed)          2.013     1.588    X4/pixel_xcoord_reg[9]_0[2]
    SLICE_X7Y1           LUT2 (Prop_lut2_I0_O)        0.124     1.712 r  X4/bg_x0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.712    X1/bg_x0_carry__0_0[0]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.262 r  X1/bg_x0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.262    X1/bg_x0_carry_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.575 r  X1/bg_x0_carry__0/O[3]
                         net (fo=5, routed)           0.708     3.283    X1/O[0]
    SLICE_X6Y2           LUT2 (Prop_lut2_I1_O)        0.306     3.589 r  X1/bg_x0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.589    X1/bg_x0__23_carry_i_4_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.016 r  X1/bg_x0__23_carry/O[1]
                         net (fo=1, routed)           0.901     4.917    X4/bg_x0__29_carry__0[1]
    SLICE_X8Y2           LUT2 (Prop_lut2_I1_O)        0.306     5.223 r  X4/bg_x0__29_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.223    X1/bg_address_reg_1[1]
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.801 r  X1/bg_x0__29_carry__0/O[2]
                         net (fo=5, routed)           0.360     6.162    X4/bg_address_reg[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.301     6.463 r  X4/bg_address_reg_i_6/O
                         net (fo=1, routed)           0.614     7.077    X1/C[3]
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.541    38.545    X1/clk_out
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/CLK
                         clock pessimism              0.564    39.109    
                         clock uncertainty           -0.098    39.011    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_C[5])
                                                     -0.233    38.778    X1/bg_address_reg
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                 31.702    

Slack (MET) :             31.911ns  (required time - arrival time)
  Source:                 X4/pixel_ycoord_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/bg_address_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        7.681ns  (logic 2.688ns (34.997%)  route 4.993ns (65.003%))
  Logic Levels:           7  (CARRY4=3 LUT2=3 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.545 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.569    -0.943    X4/clk_out
    SLICE_X13Y6          FDRE                                         r  X4/pixel_ycoord_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  X4/pixel_ycoord_reg[9]/Q
                         net (fo=31, routed)          1.771     1.284    X4/Q[9]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124     1.408 r  X4/bg_y0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.408    X1/bg_y0__29_carry_i_2[0]
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.952 r  X1/bg_y0_carry__1/O[2]
                         net (fo=3, routed)           0.647     2.599    X1/pixel_ycoord_reg[9]_0[2]
    SLICE_X11Y6          LUT2 (Prop_lut2_I0_O)        0.301     2.900 r  X1/bg_y0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     2.900    X1/bg_y0__23_carry_i_4_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.324 r  X1/bg_y0__23_carry/O[1]
                         net (fo=1, routed)           0.834     4.158    X4/bg_y0__29_carry__0[1]
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.303     4.461 r  X4/bg_y0__29_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.461    X1/bg_address_reg_3[1]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     4.691 f  X1/bg_y0__29_carry__0/O[1]
                         net (fo=5, routed)           1.214     5.904    X4/bg_address_reg_2[1]
    SLICE_X11Y5          LUT6 (Prop_lut6_I4_O)        0.306     6.210 r  X4/bg_address_reg_i_3/O
                         net (fo=1, routed)           0.528     6.738    X1/A[1]
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.541    38.545    X1/clk_out
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/CLK
                         clock pessimism              0.564    39.109    
                         clock uncertainty           -0.098    39.011    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    38.649    X1/bg_address_reg
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                 31.911    

Slack (MET) :             31.921ns  (required time - arrival time)
  Source:                 X4/pixel_ycoord_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/bg_address_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        7.671ns  (logic 2.518ns (32.825%)  route 5.153ns (67.175%))
  Logic Levels:           7  (CARRY4=3 LUT2=3 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.545 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.569    -0.943    X4/clk_out
    SLICE_X13Y6          FDRE                                         r  X4/pixel_ycoord_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  X4/pixel_ycoord_reg[9]/Q
                         net (fo=31, routed)          1.771     1.284    X4/Q[9]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124     1.408 r  X4/bg_y0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.408    X1/bg_y0__29_carry_i_2[0]
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.952 r  X1/bg_y0_carry__1/O[2]
                         net (fo=3, routed)           0.647     2.599    X1/pixel_ycoord_reg[9]_0[2]
    SLICE_X11Y6          LUT2 (Prop_lut2_I0_O)        0.301     2.900 r  X1/bg_y0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     2.900    X1/bg_y0__23_carry_i_4_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.147 r  X1/bg_y0__23_carry/O[0]
                         net (fo=1, routed)           0.815     3.962    X4/bg_y0__29_carry__0[0]
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.299     4.261 r  X4/bg_y0__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.261    X1/bg_address_reg_3[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     4.513 r  X1/bg_y0__29_carry__0/O[0]
                         net (fo=5, routed)           1.316     5.829    X4/bg_address_reg_2[0]
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.295     6.124 r  X4/bg_address_reg_i_2/O
                         net (fo=1, routed)           0.605     6.728    X1/A[2]
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.541    38.545    X1/clk_out
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/CLK
                         clock pessimism              0.564    39.109    
                         clock uncertainty           -0.098    39.011    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    38.649    X1/bg_address_reg
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -6.728    
  -------------------------------------------------------------------
                         slack                                 31.921    

Slack (MET) :             32.058ns  (required time - arrival time)
  Source:                 X4/pixel_ycoord_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/bg_address_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        7.534ns  (logic 2.688ns (35.676%)  route 4.846ns (64.324%))
  Logic Levels:           7  (CARRY4=3 LUT2=3 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.545 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.569    -0.943    X4/clk_out
    SLICE_X13Y6          FDRE                                         r  X4/pixel_ycoord_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  X4/pixel_ycoord_reg[9]/Q
                         net (fo=31, routed)          1.771     1.284    X4/Q[9]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124     1.408 r  X4/bg_y0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.408    X1/bg_y0__29_carry_i_2[0]
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.952 r  X1/bg_y0_carry__1/O[2]
                         net (fo=3, routed)           0.647     2.599    X1/pixel_ycoord_reg[9]_0[2]
    SLICE_X11Y6          LUT2 (Prop_lut2_I0_O)        0.301     2.900 r  X1/bg_y0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     2.900    X1/bg_y0__23_carry_i_4_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.324 r  X1/bg_y0__23_carry/O[1]
                         net (fo=1, routed)           0.834     4.158    X4/bg_y0__29_carry__0[1]
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.303     4.461 r  X4/bg_y0__29_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.461    X1/bg_address_reg_3[1]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     4.691 r  X1/bg_y0__29_carry__0/O[1]
                         net (fo=5, routed)           1.219     5.909    X4/bg_address_reg_2[1]
    SLICE_X11Y5          LUT6 (Prop_lut6_I4_O)        0.306     6.215 r  X4/bg_address_reg_i_4/O
                         net (fo=1, routed)           0.377     6.592    X1/A[0]
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.541    38.545    X1/clk_out
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/CLK
                         clock pessimism              0.564    39.109    
                         clock uncertainty           -0.098    39.011    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    38.649    X1/bg_address_reg
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                 32.058    

Slack (MET) :             32.186ns  (required time - arrival time)
  Source:                 X4/pixel_ycoord_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/bg_address_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 2.518ns (34.002%)  route 4.887ns (65.998%))
  Logic Levels:           7  (CARRY4=3 LUT2=3 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.545 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.569    -0.943    X4/clk_out
    SLICE_X13Y6          FDRE                                         r  X4/pixel_ycoord_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  X4/pixel_ycoord_reg[9]/Q
                         net (fo=31, routed)          1.771     1.284    X4/Q[9]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124     1.408 r  X4/bg_y0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.408    X1/bg_y0__29_carry_i_2[0]
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.952 r  X1/bg_y0_carry__1/O[2]
                         net (fo=3, routed)           0.647     2.599    X1/pixel_ycoord_reg[9]_0[2]
    SLICE_X11Y6          LUT2 (Prop_lut2_I0_O)        0.301     2.900 r  X1/bg_y0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     2.900    X1/bg_y0__23_carry_i_4_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.147 r  X1/bg_y0__23_carry/O[0]
                         net (fo=1, routed)           0.815     3.962    X4/bg_y0__29_carry__0[0]
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.299     4.261 r  X4/bg_y0__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.261    X1/bg_address_reg_3[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     4.513 r  X1/bg_y0__29_carry__0/O[0]
                         net (fo=5, routed)           1.136     5.649    X4/bg_address_reg_2[0]
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.295     5.944 r  X4/bg_address_reg_i_1/O
                         net (fo=1, routed)           0.519     6.463    X1/A[3]
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.541    38.545    X1/clk_out
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/CLK
                         clock pessimism              0.564    39.109    
                         clock uncertainty           -0.098    39.011    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362    38.649    X1/bg_address_reg
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                 32.186    

Slack (MET) :             32.267ns  (required time - arrival time)
  Source:                 X4/pixel_ycoord_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/bg_address_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 2.688ns (36.699%)  route 4.637ns (63.301%))
  Logic Levels:           7  (CARRY4=3 LUT2=3 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.545 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.569    -0.943    X4/clk_out
    SLICE_X13Y6          FDRE                                         r  X4/pixel_ycoord_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  X4/pixel_ycoord_reg[9]/Q
                         net (fo=31, routed)          1.771     1.284    X4/Q[9]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124     1.408 r  X4/bg_y0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.408    X1/bg_y0__29_carry_i_2[0]
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.952 r  X1/bg_y0_carry__1/O[2]
                         net (fo=3, routed)           0.647     2.599    X1/pixel_ycoord_reg[9]_0[2]
    SLICE_X11Y6          LUT2 (Prop_lut2_I0_O)        0.301     2.900 r  X1/bg_y0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     2.900    X1/bg_y0__23_carry_i_4_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.324 r  X1/bg_y0__23_carry/O[1]
                         net (fo=1, routed)           0.834     4.158    X4/bg_y0__29_carry__0[1]
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.303     4.461 r  X4/bg_y0__29_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.461    X1/bg_address_reg_3[1]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     4.691 r  X1/bg_y0__29_carry__0/O[1]
                         net (fo=5, routed)           0.828     5.519    X1/pixel_ycoord_reg[5][1]
    SLICE_X13Y5          LUT6 (Prop_lut6_I1_O)        0.306     5.825 r  X1/bg_address_reg_i_5/O
                         net (fo=1, routed)           0.557     6.382    X1/bg_address_reg_i_5_n_0
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         1.541    38.545    X1/clk_out
    DSP48_X0Y2           DSP48E1                                      r  X1/bg_address_reg/CLK
                         clock pessimism              0.564    39.109    
                         clock uncertainty           -0.098    39.011    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    38.649    X1/bg_address_reg
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                                 32.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[4][y][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[4][y][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.565    -0.616    X1/clk_out
    SLICE_X11Y8          FDRE                                         r  X1/spr_data_temp_reg[4][y][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  X1/spr_data_temp_reg[4][y][1]/Q
                         net (fo=1, routed)           0.054    -0.421    X1/spr_data_temp_reg[4][y][1]
    SLICE_X10Y8          FDRE                                         r  X1/spr_data_reg[4][y][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.835    -0.855    X1/clk_out
    SLICE_X10Y8          FDRE                                         r  X1/spr_data_reg[4][y][1]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.076    -0.527    X1/spr_data_reg[4][y][1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[1][y][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[1][y][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.562    -0.619    X1/clk_out
    SLICE_X13Y15         FDRE                                         r  X1/spr_data_temp_reg[1][y][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  X1/spr_data_temp_reg[1][y][1]/Q
                         net (fo=1, routed)           0.087    -0.391    X1/spr_data_temp_reg[1][y][1]
    SLICE_X12Y15         FDRE                                         r  X1/spr_data_reg[1][y][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.830    -0.860    X1/clk_out
    SLICE_X12Y15         FDRE                                         r  X1/spr_data_reg[1][y][1]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.085    -0.521    X1/spr_data_reg[1][y][1]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[1][y][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[1][y][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.277%)  route 0.089ns (38.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.562    -0.619    X1/clk_out
    SLICE_X13Y15         FDRE                                         r  X1/spr_data_temp_reg[1][y][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  X1/spr_data_temp_reg[1][y][9]/Q
                         net (fo=1, routed)           0.089    -0.389    X1/spr_data_temp_reg[1][y][9]
    SLICE_X12Y15         FDRE                                         r  X1/spr_data_reg[1][y][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.830    -0.860    X1/clk_out
    SLICE_X12Y15         FDRE                                         r  X1/spr_data_reg[1][y][9]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.083    -0.523    X1/spr_data_reg[1][y][9]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.913%)  route 0.131ns (48.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.591    -0.590    S1/clk_out
    SLICE_X3Y13          FDCE                                         r  S1/s_data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  S1/s_data_out_reg[9]/Q
                         net (fo=3, routed)           0.131    -0.319    S1/Q[8]
    SLICE_X4Y13          FDRE                                         r  S1/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.859    -0.831    S1/clk_out
    SLICE_X4Y13          FDRE                                         r  S1/data_out_reg[9]/C
                         clock pessimism              0.274    -0.556    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.078    -0.478    S1/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[2][y][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[2][y][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.563    -0.618    X1/clk_out
    SLICE_X11Y12         FDRE                                         r  X1/spr_data_temp_reg[2][y][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  X1/spr_data_temp_reg[2][y][6]/Q
                         net (fo=1, routed)           0.117    -0.361    X1/spr_data_temp_reg[2][y][6]
    SLICE_X8Y12          FDRE                                         r  X1/spr_data_reg[2][y][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.832    -0.858    X1/clk_out
    SLICE_X8Y12          FDRE                                         r  X1/spr_data_reg[2][y][6]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.059    -0.524    X1/spr_data_reg[2][y][6]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[6][x][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[6][x][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.591    -0.590    X1/clk_out
    SLICE_X5Y10          FDRE                                         r  X1/spr_data_temp_reg[6][x][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  X1/spr_data_temp_reg[6][x][3]/Q
                         net (fo=1, routed)           0.110    -0.339    X1/spr_data_temp_reg[6][x][3]
    SLICE_X5Y11          FDRE                                         r  X1/spr_data_reg[6][x][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.862    -0.828    X1/clk_out
    SLICE_X5Y11          FDRE                                         r  X1/spr_data_reg[6][x][3]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.070    -0.504    X1/spr_data_reg[6][x][3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[1][x][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[1][x][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.592    -0.589    X1/clk_out
    SLICE_X7Y8           FDRE                                         r  X1/spr_data_temp_reg[1][x][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  X1/spr_data_temp_reg[1][x][1]/Q
                         net (fo=1, routed)           0.110    -0.338    X1/spr_data_temp_reg[1][x][1]
    SLICE_X7Y7           FDRE                                         r  X1/spr_data_reg[1][x][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.863    -0.827    X1/clk_out
    SLICE_X7Y7           FDRE                                         r  X1/spr_data_reg[1][x][1]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.070    -0.503    X1/spr_data_reg[1][x][1]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[4][y][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[4][y][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.562    -0.619    X1/clk_out
    SLICE_X11Y14         FDRE                                         r  X1/spr_data_temp_reg[4][y][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  X1/spr_data_temp_reg[4][y][6]/Q
                         net (fo=1, routed)           0.110    -0.368    X1/spr_data_temp_reg[4][y][6]
    SLICE_X11Y13         FDRE                                         r  X1/spr_data_reg[4][y][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.831    -0.859    X1/clk_out
    SLICE_X11Y13         FDRE                                         r  X1/spr_data_reg[4][y][6]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X11Y13         FDRE (Hold_fdre_C_D)         0.070    -0.534    X1/spr_data_reg[4][y][6]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[4][y][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[4][y][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.562    -0.619    X1/clk_out
    SLICE_X11Y14         FDRE                                         r  X1/spr_data_temp_reg[4][y][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  X1/spr_data_temp_reg[4][y][8]/Q
                         net (fo=1, routed)           0.113    -0.365    X1/spr_data_temp_reg[4][y][8]
    SLICE_X11Y13         FDRE                                         r  X1/spr_data_reg[4][y][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.831    -0.859    X1/clk_out
    SLICE_X11Y13         FDRE                                         r  X1/spr_data_reg[4][y][8]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X11Y13         FDRE (Hold_fdre_C_D)         0.072    -0.532    X1/spr_data_reg[4][y][8]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[1][x][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[1][x][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.592    -0.589    X1/clk_out
    SLICE_X5Y9           FDRE                                         r  X1/spr_data_temp_reg[1][x][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  X1/spr_data_temp_reg[1][x][0]/Q
                         net (fo=1, routed)           0.097    -0.352    X1/spr_data_temp_reg[1][x][0]
    SLICE_X4Y9           FDRE                                         r  X1/spr_data_reg[1][x][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=462, routed)         0.863    -0.827    X1/clk_out
    SLICE_X4Y9           FDRE                                         r  X1/spr_data_reg[1][x][0]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.057    -0.519    X1/spr_data_reg[1][x][0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_vga
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { X0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X0Y2       X1/bg_address_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2      X3/L4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2      X3/L4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y2      X1/B0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y2      X1/B0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y10     X3/L2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y10     X3/L2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y0      X1/B0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y0      X1/B0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      X3/L2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y15      S1/s_data_out_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y15      S1/s_data_out_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y15      S1/s_data_out_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y15      S1/s_data_out_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y15      S1/s_data_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y15      S1/s_data_out_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y15      S1/s_data_out_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y15      S1/s_data_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y16      S0/D1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y16      S0/D1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y16      S0/D1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y16      S0/D2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y16      S0/D3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y13      X1/spr_data_reg[7][x][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y13      X1/spr_data_reg[7][x][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y13      X1/spr_data_reg[7][x][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y13      X1/spr_data_reg[7][x][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y13      X1/spr_data_reg[7][x][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y13      X1/spr_data_reg[7][x][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y13      X1/spr_data_reg[7][x][9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga
  To Clock:  clkfbout_clk_vga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { X0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    X0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBOUT



