ARM LB+PPO0152
"PodWW Rfe DpDatadW Rfe DpCtrldW PosWW PosWR DpAddrdR DpDatadW"
Cycle=Rfe DpDatadW Rfe DpCtrldW PosWW PosWR DpAddrdR DpDatadW PodWW
Relax=
Safe=Rfe PosWW PosWR Pod*W DpAddrdR DpDatadW DpCtrldW
Prefetch=
Com=Rf Rf
Orig=PodWW Rfe DpDatadW Rfe DpCtrldW PosWW PosWR DpAddrdR DpDatadW
{
%b0=b; %x0=x;
%x1=x; %y1=y; %z1=z; %a1=a; %b1=b;
}
 P0           | P1              ;
 LDR R0,[%b0] | LDR R0,[%x1]    ;
 EOR R1,R0,R0 | CMP R0,R0       ;
 ADD R1,R1,#1 | BNE LC00        ;
 STR R1,[%x0] | LC00:           ;
              | MOV R1,#1       ;
              | STR R1,[%y1]    ;
              | MOV R2,#2       ;
              | STR R2,[%y1]    ;
              | LDR R3,[%y1]    ;
              | EOR R4,R3,R3    ;
              | LDR R5,[R4,%z1] ;
              | EOR R6,R5,R5    ;
              | ADD R6,R6,#1    ;
              | STR R6,[%a1]    ;
              | MOV R7,#1       ;
              | STR R7,[%b1]    ;
exists
(y=2 /\ 0:R0=1 /\ 1:R0=1)
