{
  "module_name": "phy-exynosautov9-ufs.c",
  "hash_id": "d6acd9287eef5901314bf4f0d01b70b8c4a0346b3f7c6b8d6b7bb5626edc71fd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/samsung/phy-exynosautov9-ufs.c",
  "human_readable_source": "\n \n\n#include \"phy-samsung-ufs.h\"\n\n#define EXYNOSAUTOV9_EMBEDDED_COMBO_PHY_CTRL\t\t0x728\n#define EXYNOSAUTOV9_EMBEDDED_COMBO_PHY_CTRL_MASK\t0x1\n#define EXYNOSAUTOV9_EMBEDDED_COMBO_PHY_CTRL_EN\t\tBIT(0)\n#define EXYNOSAUTOV9_EMBEDDED_COMBO_PHY_CDR_LOCK_STATUS\t0x5e\n\n#define PHY_TRSV_REG_CFG_AUTOV9(o, v, d) \\\n\tPHY_TRSV_REG_CFG_OFFSET(o, v, d, 0x50)\n\n \nstatic const struct samsung_ufs_phy_cfg exynosautov9_pre_init_cfg[] = {\n\tPHY_COMN_REG_CFG(0x023, 0x80, PWR_MODE_ANY),\n\tPHY_COMN_REG_CFG(0x01d, 0x10, PWR_MODE_ANY),\n\n\tPHY_TRSV_REG_CFG_AUTOV9(0x044, 0xb5, PWR_MODE_ANY),\n\tPHY_TRSV_REG_CFG_AUTOV9(0x04d, 0x43, PWR_MODE_ANY),\n\tPHY_TRSV_REG_CFG_AUTOV9(0x05b, 0x20, PWR_MODE_ANY),\n\tPHY_TRSV_REG_CFG_AUTOV9(0x05e, 0xc0, PWR_MODE_ANY),\n\tPHY_TRSV_REG_CFG_AUTOV9(0x038, 0x12, PWR_MODE_ANY),\n\tPHY_TRSV_REG_CFG_AUTOV9(0x059, 0x58, PWR_MODE_ANY),\n\tPHY_TRSV_REG_CFG_AUTOV9(0x06c, 0x18, PWR_MODE_ANY),\n\tPHY_TRSV_REG_CFG_AUTOV9(0x06d, 0x02, PWR_MODE_ANY),\n\n\tPHY_COMN_REG_CFG(0x023, 0xc0, PWR_MODE_ANY),\n\tPHY_COMN_REG_CFG(0x023, 0x00, PWR_MODE_ANY),\n\n\tPHY_TRSV_REG_CFG_AUTOV9(0x042, 0x5d, PWR_MODE_ANY),\n\tPHY_TRSV_REG_CFG_AUTOV9(0x043, 0x80, PWR_MODE_ANY),\n\n\tEND_UFS_PHY_CFG,\n};\n\n \nstatic const struct samsung_ufs_phy_cfg exynosautov9_pre_pwr_hs_cfg[] = {\n\tPHY_TRSV_REG_CFG_AUTOV9(0x032, 0xbc, PWR_MODE_HS_ANY),\n\tPHY_TRSV_REG_CFG_AUTOV9(0x03c, 0x7f, PWR_MODE_HS_ANY),\n\tPHY_TRSV_REG_CFG_AUTOV9(0x048, 0xc0, PWR_MODE_HS_ANY),\n\n\tPHY_TRSV_REG_CFG_AUTOV9(0x04a, 0x00, PWR_MODE_HS_G3_SER_B),\n\tPHY_TRSV_REG_CFG_AUTOV9(0x04b, 0x10, PWR_MODE_HS_G1_SER_B |\n\t\t\t\tPWR_MODE_HS_G3_SER_B),\n\tPHY_TRSV_REG_CFG_AUTOV9(0x04d, 0x63, PWR_MODE_HS_G3_SER_B),\n\n\tEND_UFS_PHY_CFG,\n};\n\nstatic const struct samsung_ufs_phy_cfg *exynosautov9_ufs_phy_cfgs[CFG_TAG_MAX] = {\n\t[CFG_PRE_INIT]\t\t= exynosautov9_pre_init_cfg,\n\t[CFG_PRE_PWR_HS]\t= exynosautov9_pre_pwr_hs_cfg,\n};\n\nstatic const char * const exynosautov9_ufs_phy_clks[] = {\n\t\"ref_clk\",\n};\n\nconst struct samsung_ufs_phy_drvdata exynosautov9_ufs_phy = {\n\t.cfgs = exynosautov9_ufs_phy_cfgs,\n\t.isol = {\n\t\t.offset = EXYNOSAUTOV9_EMBEDDED_COMBO_PHY_CTRL,\n\t\t.mask = EXYNOSAUTOV9_EMBEDDED_COMBO_PHY_CTRL_MASK,\n\t\t.en = EXYNOSAUTOV9_EMBEDDED_COMBO_PHY_CTRL_EN,\n\t},\n\t.clk_list = exynosautov9_ufs_phy_clks,\n\t.num_clks = ARRAY_SIZE(exynosautov9_ufs_phy_clks),\n\t.cdr_lock_status_offset = EXYNOSAUTOV9_EMBEDDED_COMBO_PHY_CDR_LOCK_STATUS,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}