<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/impl/gwsynthesis/vgaminikbd.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/vgaminikbd.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/vgaminikbd.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Aug 23 18:22:55 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2021</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>973</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clkin</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clkin_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.000
<td>0.000</td>
<td>62.500</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>24.000(MHz)</td>
<td>51.926(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clkin!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clkin</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>22.409</td>
<td>uvga/scrollRow_0_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[3]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>19.210</td>
</tr>
<tr>
<td>2</td>
<td>23.427</td>
<td>uvga/scrollRow_0_s0/Q</td>
<td>uvga/ucharbufinit/initState_1_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>18.192</td>
</tr>
<tr>
<td>3</td>
<td>23.923</td>
<td>uvga/scrollRow_0_s0/Q</td>
<td>uvga/ucharbufinit/initState_2_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.696</td>
</tr>
<tr>
<td>4</td>
<td>24.146</td>
<td>uvga/inputCmdMemWrData_7_s0/Q</td>
<td>uvga/rowDMARdCol_1_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.080</td>
</tr>
<tr>
<td>5</td>
<td>24.206</td>
<td>uvga/scrollRow_0_s0/Q</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.021</td>
</tr>
<tr>
<td>6</td>
<td>24.500</td>
<td>uvga/scrollRow_0_s0/Q</td>
<td>uvga/ucharbufinit/initState_1_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.727</td>
</tr>
<tr>
<td>7</td>
<td>24.533</td>
<td>uvga/scrollRow_0_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[3]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.086</td>
</tr>
<tr>
<td>8</td>
<td>24.596</td>
<td>uvga/scrollRow_0_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[2]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.023</td>
</tr>
<tr>
<td>9</td>
<td>24.630</td>
<td>uvga/scrollRow_0_s0/Q</td>
<td>uvga/ucharbufinit/initCursorRow_3_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.597</td>
</tr>
<tr>
<td>10</td>
<td>24.672</td>
<td>uvga/scrollRow_0_s0/Q</td>
<td>uvga/ucharbufinit/initState_0_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.947</td>
</tr>
<tr>
<td>11</td>
<td>24.743</td>
<td>uvga/rowDMARdCol_0_s1/Q</td>
<td>uvga/currentCursorRow_0_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.876</td>
</tr>
<tr>
<td>12</td>
<td>24.743</td>
<td>uvga/rowDMARdCol_0_s1/Q</td>
<td>uvga/currentCursorRow_1_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.876</td>
</tr>
<tr>
<td>13</td>
<td>24.743</td>
<td>uvga/rowDMARdCol_0_s1/Q</td>
<td>uvga/currentCursorRow_2_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.876</td>
</tr>
<tr>
<td>14</td>
<td>24.743</td>
<td>uvga/rowDMARdCol_0_s1/Q</td>
<td>uvga/currentCursorRow_3_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.876</td>
</tr>
<tr>
<td>15</td>
<td>24.743</td>
<td>uvga/rowDMARdCol_0_s1/Q</td>
<td>uvga/currentCursorRow_4_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.876</td>
</tr>
<tr>
<td>16</td>
<td>24.808</td>
<td>uvga/ucharROM/prom_inst_0/DO[0]</td>
<td>uvga/pixel_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.419</td>
</tr>
<tr>
<td>17</td>
<td>24.925</td>
<td>uvga/scrollRow_0_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[2]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.694</td>
</tr>
<tr>
<td>18</td>
<td>25.057</td>
<td>uvga/scrollRow_0_s0/Q</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.170</td>
</tr>
<tr>
<td>19</td>
<td>25.296</td>
<td>uvga/scrollRow_0_s0/Q</td>
<td>uvga/ucharbufinit/initState_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.931</td>
</tr>
<tr>
<td>20</td>
<td>25.348</td>
<td>uvga/scrollRow_0_s0/Q</td>
<td>uvga/ucharbufinit/initData_3_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.271</td>
</tr>
<tr>
<td>21</td>
<td>25.348</td>
<td>uvga/scrollRow_0_s0/Q</td>
<td>uvga/ucharbufinit/initData_4_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.271</td>
</tr>
<tr>
<td>22</td>
<td>25.348</td>
<td>uvga/scrollRow_0_s0/Q</td>
<td>uvga/ucharbufinit/initData_6_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.271</td>
</tr>
<tr>
<td>23</td>
<td>25.353</td>
<td>uvga/scrollRow_0_s0/Q</td>
<td>uvga/ucharbufinit/initData_5_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.266</td>
</tr>
<tr>
<td>24</td>
<td>25.422</td>
<td>uvga/rowDMARdCol_0_s1/Q</td>
<td>uvga/currentCursorCol_0_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.197</td>
</tr>
<tr>
<td>25</td>
<td>25.422</td>
<td>uvga/rowDMARdCol_0_s1/Q</td>
<td>uvga/currentCursorCol_1_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.197</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.627</td>
<td>uvga/scanningCurrentCursorCell_r1_s0/Q</td>
<td>uvga/scanningCurrentCursorCell_r2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>2</td>
<td>0.627</td>
<td>uvga/charWidthCounter_r0_2_s0/Q</td>
<td>uvga/charWidthCounter_r1_2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>3</td>
<td>0.627</td>
<td>uvga/inDisplayArea_r1_s0/Q</td>
<td>uvga/inDisplayArea_r2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>4</td>
<td>0.628</td>
<td>ukbd/ps2kbd/data_shift_reg_7_s0/Q</td>
<td>ukbd/ps2kbd/data_shift_reg_6_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.628</td>
</tr>
<tr>
<td>5</td>
<td>0.777</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.777</td>
</tr>
<tr>
<td>6</td>
<td>0.778</td>
<td>uvga/uhvsync/counterY_0_s0/Q</td>
<td>uvga/uhvsync/counterY_0_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>7</td>
<td>0.778</td>
<td>uvga/cursorInvisible_s1/Q</td>
<td>uvga/cursorInvisible_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>8</td>
<td>0.778</td>
<td>uvga/currentScanCharCol_0_s0/Q</td>
<td>uvga/currentScanCharCol_0_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>9</td>
<td>0.778</td>
<td>uvga/scrollRow_0_s0/Q</td>
<td>uvga/scrollRow_0_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>10</td>
<td>0.778</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>11</td>
<td>0.778</td>
<td>uansiesc/ansiEscDebug_s2/Q</td>
<td>uansiesc/ansiEscDebug_s2/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>12</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_7_s1/Q</td>
<td>uuart0/rxClockDividerReg_7_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>13</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_15_s1/Q</td>
<td>uuart0/rxClockDividerReg_15_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>14</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_4_s1/Q</td>
<td>uuart0/txClockDividerReg_4_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>15</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_5_s1/Q</td>
<td>uuart0/txClockDividerReg_5_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>16</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_13_s1/Q</td>
<td>uuart0/txClockDividerReg_13_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>17</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_15_s1/Q</td>
<td>uuart0/txClockDividerReg_15_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>18</td>
<td>0.778</td>
<td>uuart0/rxBitCount_0_s0/Q</td>
<td>uuart0/rxBitCount_0_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>19</td>
<td>0.778</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>20</td>
<td>0.780</td>
<td>uvga/ucharbufinit/initData_0_s1/Q</td>
<td>uvga/ucharbufinit/initData_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>21</td>
<td>0.780</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/Q</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>22</td>
<td>0.780</td>
<td>uvga/frozenBottomRowMode_s2/Q</td>
<td>uvga/frozenBottomRowMode_s2/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>23</td>
<td>0.780</td>
<td>uvga/charHeightCounter_1_s1/Q</td>
<td>uvga/charHeightCounter_1_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>24</td>
<td>0.780</td>
<td>uvga/charHeightCounter_2_s0/Q</td>
<td>uvga/charHeightCounter_2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>25</td>
<td>0.780</td>
<td>uvga/charWidthCounter_1_s0/Q</td>
<td>uvga/charWidthCounter_1_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>2</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>3</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>4</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>5</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>6</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>7</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>8</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>9</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>10</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>11</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>12</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>13</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>14</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>15</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>16</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>17</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>18</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>19</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>20</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>21</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>22</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>23</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>24</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>25</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>2</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>3</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>4</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>5</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>6</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>7</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>8</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>9</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>10</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>11</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>12</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>13</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>14</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>15</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>16</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>17</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>18</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>19</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>20</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>21</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>22</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>23</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>24</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>25</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/readKbdRom_r0_s0</td>
</tr>
<tr>
<td>2</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/skipNextCode_s0</td>
</tr>
<tr>
<td>3</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/kbdData_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/ufifo/fifo_sc_inst/mem_mem_RAMREG_0_G[0]_s0</td>
</tr>
<tr>
<td>6</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/ps2kbd/s_ps2_receiver_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uuart0/txClockDividerReg_13_s1</td>
</tr>
<tr>
<td>8</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uvga/inputCmdMemWrData_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uvga/inputCmdMemWrData_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uuart0/txClockDividerReg_14_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/Q</td>
</tr>
<tr>
<td>6.628</td>
<td>3.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>7.778</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/COUT</td>
</tr>
<tr>
<td>7.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>uvga/currentScrolledRow_1_s/CIN</td>
</tr>
<tr>
<td>8.397</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_1_s/SUM</td>
</tr>
<tr>
<td>9.844</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td>uvga/n1420_s4/I0</td>
</tr>
<tr>
<td>11.053</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1420_s4/F</td>
</tr>
<tr>
<td>12.652</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>uvga/n1420_s2/I0</td>
</tr>
<tr>
<td>13.787</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/n1420_s2/F</td>
</tr>
<tr>
<td>14.157</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>uvga/n1420_s0/I1</td>
</tr>
<tr>
<td>15.366</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C7[0][B]</td>
<td style=" background: #97FFFF;">uvga/n1420_s0/F</td>
</tr>
<tr>
<td>21.926</td>
<td>6.560</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.322, 27.703%; route: 13.384, 69.673%; tC2Q: 0.504, 2.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initState_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/Q</td>
</tr>
<tr>
<td>6.628</td>
<td>3.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>7.778</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/COUT</td>
</tr>
<tr>
<td>7.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>uvga/currentScrolledRow_1_s/CIN</td>
</tr>
<tr>
<td>8.397</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_1_s/SUM</td>
</tr>
<tr>
<td>9.306</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>uvga/n267_s0/I1</td>
</tr>
<tr>
<td>10.456</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/n267_s0/COUT</td>
</tr>
<tr>
<td>10.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>uvga/n268_s0/CIN</td>
</tr>
<tr>
<td>10.518</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">uvga/n268_s0/COUT</td>
</tr>
<tr>
<td>10.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>uvga/n269_s0/CIN</td>
</tr>
<tr>
<td>10.581</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n269_s0/COUT</td>
</tr>
<tr>
<td>10.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][B]</td>
<td>uvga/n270_s0/CIN</td>
</tr>
<tr>
<td>10.644</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n270_s0/COUT</td>
</tr>
<tr>
<td>12.173</td>
<td>1.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/ucharbufinit/n339_s7/I1</td>
</tr>
<tr>
<td>13.308</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s7/F</td>
</tr>
<tr>
<td>14.557</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>uvga/ucharbufinit/n339_s4/I0</td>
</tr>
<tr>
<td>15.692</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s4/F</td>
</tr>
<tr>
<td>16.780</td>
<td>1.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>uvga/ucharbufinit/n339_s5/I1</td>
</tr>
<tr>
<td>17.989</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s5/F</td>
</tr>
<tr>
<td>18.001</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td>uvga/ucharbufinit/initState_2_s5/I2</td>
</tr>
<tr>
<td>18.905</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initState_2_s5/F</td>
</tr>
<tr>
<td>18.911</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>uvga/ucharbufinit/initState_2_s3/I2</td>
</tr>
<tr>
<td>20.040</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C7[2][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initState_2_s3/F</td>
</tr>
<tr>
<td>20.907</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initState_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>uvga/ucharbufinit/initState_1_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>uvga/ucharbufinit/initState_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.618, 47.376%; route: 9.069, 49.852%; tC2Q: 0.504, 2.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initState_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/Q</td>
</tr>
<tr>
<td>6.628</td>
<td>3.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>7.778</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/COUT</td>
</tr>
<tr>
<td>7.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>uvga/currentScrolledRow_1_s/CIN</td>
</tr>
<tr>
<td>8.397</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_1_s/SUM</td>
</tr>
<tr>
<td>9.306</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>uvga/n267_s0/I1</td>
</tr>
<tr>
<td>10.456</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/n267_s0/COUT</td>
</tr>
<tr>
<td>10.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>uvga/n268_s0/CIN</td>
</tr>
<tr>
<td>10.518</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">uvga/n268_s0/COUT</td>
</tr>
<tr>
<td>10.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>uvga/n269_s0/CIN</td>
</tr>
<tr>
<td>10.581</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n269_s0/COUT</td>
</tr>
<tr>
<td>10.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][B]</td>
<td>uvga/n270_s0/CIN</td>
</tr>
<tr>
<td>10.644</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n270_s0/COUT</td>
</tr>
<tr>
<td>12.173</td>
<td>1.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/ucharbufinit/n339_s7/I1</td>
</tr>
<tr>
<td>13.308</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s7/F</td>
</tr>
<tr>
<td>14.557</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>uvga/ucharbufinit/n339_s4/I0</td>
</tr>
<tr>
<td>15.692</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s4/F</td>
</tr>
<tr>
<td>16.780</td>
<td>1.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>uvga/ucharbufinit/n339_s5/I1</td>
</tr>
<tr>
<td>17.989</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s5/F</td>
</tr>
<tr>
<td>18.001</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td>uvga/ucharbufinit/initState_2_s5/I2</td>
</tr>
<tr>
<td>18.905</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initState_2_s5/F</td>
</tr>
<tr>
<td>18.911</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>uvga/ucharbufinit/initState_2_s3/I2</td>
</tr>
<tr>
<td>20.040</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C7[2][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initState_2_s3/F</td>
</tr>
<tr>
<td>20.412</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initState_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>uvga/ucharbufinit/initState_2_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>uvga/ucharbufinit/initState_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.618, 48.702%; route: 8.574, 48.449%; tC2Q: 0.504, 2.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdCol_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>uvga/inputCmdMemWrData_7_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C12[2][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_7_s0/Q</td>
</tr>
<tr>
<td>5.192</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>uvga/n1069_s10/I3</td>
</tr>
<tr>
<td>6.096</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1069_s10/F</td>
</tr>
<tr>
<td>9.345</td>
<td>3.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td>uvga/nextRowDMAState_0_s13/I2</td>
</tr>
<tr>
<td>10.034</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMAState_0_s13/F</td>
</tr>
<tr>
<td>10.573</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>uvga/nextRowDMAState_0_s11/I0</td>
</tr>
<tr>
<td>11.708</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMAState_0_s11/F</td>
</tr>
<tr>
<td>15.811</td>
<td>4.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[3][B]</td>
<td>uvga/nextRowDMARdCol_1_s25/I3</td>
</tr>
<tr>
<td>16.498</td>
<td>0.688</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C2[3][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_1_s25/F</td>
</tr>
<tr>
<td>16.959</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[3][B]</td>
<td>uvga/nextRowDMARdCol_1_s23/I0</td>
</tr>
<tr>
<td>18.126</td>
<td>1.167</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C2[3][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_1_s23/F</td>
</tr>
<tr>
<td>18.587</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>uvga/nextRowDMARdCol_1_s21/I1</td>
</tr>
<tr>
<td>19.796</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_1_s21/F</td>
</tr>
<tr>
<td>19.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>uvga/rowDMARdCol_1_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>uvga/rowDMARdCol_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.792, 33.907%; route: 10.785, 63.141%; tC2Q: 0.504, 2.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/Q</td>
</tr>
<tr>
<td>6.628</td>
<td>3.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>7.778</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/COUT</td>
</tr>
<tr>
<td>7.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>uvga/currentScrolledRow_1_s/CIN</td>
</tr>
<tr>
<td>8.397</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_1_s/SUM</td>
</tr>
<tr>
<td>9.306</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>uvga/n267_s0/I1</td>
</tr>
<tr>
<td>10.456</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/n267_s0/COUT</td>
</tr>
<tr>
<td>10.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>uvga/n268_s0/CIN</td>
</tr>
<tr>
<td>10.518</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">uvga/n268_s0/COUT</td>
</tr>
<tr>
<td>10.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>uvga/n269_s0/CIN</td>
</tr>
<tr>
<td>10.581</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n269_s0/COUT</td>
</tr>
<tr>
<td>10.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][B]</td>
<td>uvga/n270_s0/CIN</td>
</tr>
<tr>
<td>10.644</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n270_s0/COUT</td>
</tr>
<tr>
<td>12.173</td>
<td>1.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/ucharbufinit/n339_s7/I1</td>
</tr>
<tr>
<td>13.308</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s7/F</td>
</tr>
<tr>
<td>14.557</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>uvga/ucharbufinit/n339_s4/I0</td>
</tr>
<tr>
<td>15.692</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s4/F</td>
</tr>
<tr>
<td>17.138</td>
<td>1.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>uvga/ucharbufinit/n249_s7/I2</td>
</tr>
<tr>
<td>17.827</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n249_s7/F</td>
</tr>
<tr>
<td>17.833</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td>uvga/ucharbufinit/n249_s4/I0</td>
</tr>
<tr>
<td>18.521</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n249_s4/F</td>
</tr>
<tr>
<td>18.527</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>uvga/ucharbufinit/n249_s2/I2</td>
</tr>
<tr>
<td>19.736</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n249_s2/F</td>
</tr>
<tr>
<td>19.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.963, 46.783%; route: 8.554, 50.255%; tC2Q: 0.504, 2.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initState_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/Q</td>
</tr>
<tr>
<td>6.628</td>
<td>3.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>7.778</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/COUT</td>
</tr>
<tr>
<td>7.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>uvga/currentScrolledRow_1_s/CIN</td>
</tr>
<tr>
<td>8.397</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_1_s/SUM</td>
</tr>
<tr>
<td>9.306</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>uvga/n267_s0/I1</td>
</tr>
<tr>
<td>10.456</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/n267_s0/COUT</td>
</tr>
<tr>
<td>10.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>uvga/n268_s0/CIN</td>
</tr>
<tr>
<td>10.518</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">uvga/n268_s0/COUT</td>
</tr>
<tr>
<td>10.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>uvga/n269_s0/CIN</td>
</tr>
<tr>
<td>10.581</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n269_s0/COUT</td>
</tr>
<tr>
<td>10.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][B]</td>
<td>uvga/n270_s0/CIN</td>
</tr>
<tr>
<td>10.644</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n270_s0/COUT</td>
</tr>
<tr>
<td>12.173</td>
<td>1.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/ucharbufinit/n339_s7/I1</td>
</tr>
<tr>
<td>13.308</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s7/F</td>
</tr>
<tr>
<td>14.557</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>uvga/ucharbufinit/n339_s4/I0</td>
</tr>
<tr>
<td>15.692</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s4/F</td>
</tr>
<tr>
<td>16.606</td>
<td>0.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>uvga/ucharbufinit/n339_s1/I1</td>
</tr>
<tr>
<td>17.773</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s1/F</td>
</tr>
<tr>
<td>18.234</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>uvga/ucharbufinit/n65_s3/I1</td>
</tr>
<tr>
<td>19.443</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n65_s3/F</td>
</tr>
<tr>
<td>19.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initState_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>uvga/ucharbufinit/initState_1_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>uvga/ucharbufinit/initState_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.753, 46.349%; route: 8.470, 50.637%; tC2Q: 0.504, 3.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/Q</td>
</tr>
<tr>
<td>6.628</td>
<td>3.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>7.778</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/COUT</td>
</tr>
<tr>
<td>7.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>uvga/currentScrolledRow_1_s/CIN</td>
</tr>
<tr>
<td>8.397</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_1_s/SUM</td>
</tr>
<tr>
<td>9.844</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td>uvga/n1420_s4/I0</td>
</tr>
<tr>
<td>11.053</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1420_s4/F</td>
</tr>
<tr>
<td>12.652</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>uvga/n1420_s2/I0</td>
</tr>
<tr>
<td>13.787</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/n1420_s2/F</td>
</tr>
<tr>
<td>14.157</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>uvga/n1420_s0/I1</td>
</tr>
<tr>
<td>15.366</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C7[0][B]</td>
<td style=" background: #97FFFF;">uvga/n1420_s0/F</td>
</tr>
<tr>
<td>19.802</td>
<td>4.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.322, 31.146%; route: 11.260, 65.903%; tC2Q: 0.504, 2.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/Q</td>
</tr>
<tr>
<td>6.628</td>
<td>3.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>7.402</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/SUM</td>
</tr>
<tr>
<td>10.599</td>
<td>3.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>uvga/n1421_s4/I0</td>
</tr>
<tr>
<td>11.735</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1421_s4/F</td>
</tr>
<tr>
<td>11.741</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uvga/n1421_s2/I0</td>
</tr>
<tr>
<td>12.645</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1421_s2/F</td>
</tr>
<tr>
<td>13.015</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>uvga/n1421_s0/I1</td>
</tr>
<tr>
<td>13.703</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">uvga/n1421_s0/F</td>
</tr>
<tr>
<td>19.738</td>
<td>6.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.501, 20.569%; route: 13.017, 76.470%; tC2Q: 0.504, 2.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/Q</td>
</tr>
<tr>
<td>6.628</td>
<td>3.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>7.778</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/COUT</td>
</tr>
<tr>
<td>7.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>uvga/currentScrolledRow_1_s/CIN</td>
</tr>
<tr>
<td>8.397</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_1_s/SUM</td>
</tr>
<tr>
<td>9.306</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>uvga/n267_s0/I1</td>
</tr>
<tr>
<td>10.456</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/n267_s0/COUT</td>
</tr>
<tr>
<td>10.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>uvga/n268_s0/CIN</td>
</tr>
<tr>
<td>10.518</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">uvga/n268_s0/COUT</td>
</tr>
<tr>
<td>10.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>uvga/n269_s0/CIN</td>
</tr>
<tr>
<td>10.581</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n269_s0/COUT</td>
</tr>
<tr>
<td>10.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][B]</td>
<td>uvga/n270_s0/CIN</td>
</tr>
<tr>
<td>10.644</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n270_s0/COUT</td>
</tr>
<tr>
<td>12.173</td>
<td>1.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/ucharbufinit/n339_s7/I1</td>
</tr>
<tr>
<td>13.308</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s7/F</td>
</tr>
<tr>
<td>14.557</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>uvga/ucharbufinit/n339_s4/I0</td>
</tr>
<tr>
<td>15.692</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s4/F</td>
</tr>
<tr>
<td>16.780</td>
<td>1.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uvga/ucharbufinit/n250_s4/I0</td>
</tr>
<tr>
<td>17.947</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n250_s4/F</td>
</tr>
<tr>
<td>18.408</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>uvga/ucharbufinit/n250_s3/I0</td>
</tr>
<tr>
<td>19.312</td>
<td>0.904</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n250_s3/F</td>
</tr>
<tr>
<td>19.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>uvga/ucharbufinit/initCursorRow_3_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>uvga/ucharbufinit/initCursorRow_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.448, 44.877%; route: 8.644, 52.085%; tC2Q: 0.504, 3.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initState_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/Q</td>
</tr>
<tr>
<td>6.628</td>
<td>3.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>7.778</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/COUT</td>
</tr>
<tr>
<td>7.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>uvga/currentScrolledRow_1_s/CIN</td>
</tr>
<tr>
<td>8.397</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_1_s/SUM</td>
</tr>
<tr>
<td>9.306</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>uvga/n267_s0/I1</td>
</tr>
<tr>
<td>10.456</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/n267_s0/COUT</td>
</tr>
<tr>
<td>10.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>uvga/n268_s0/CIN</td>
</tr>
<tr>
<td>10.518</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">uvga/n268_s0/COUT</td>
</tr>
<tr>
<td>10.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>uvga/n269_s0/CIN</td>
</tr>
<tr>
<td>10.581</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n269_s0/COUT</td>
</tr>
<tr>
<td>10.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][B]</td>
<td>uvga/n270_s0/CIN</td>
</tr>
<tr>
<td>10.644</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n270_s0/COUT</td>
</tr>
<tr>
<td>12.173</td>
<td>1.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/ucharbufinit/n339_s7/I1</td>
</tr>
<tr>
<td>13.308</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s7/F</td>
</tr>
<tr>
<td>14.557</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>uvga/ucharbufinit/n339_s4/I0</td>
</tr>
<tr>
<td>15.692</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s4/F</td>
</tr>
<tr>
<td>16.780</td>
<td>1.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>uvga/ucharbufinit/n339_s5/I1</td>
</tr>
<tr>
<td>17.947</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s5/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[3][B]</td>
<td>uvga/ucharbufinit/initState_0_s4/I3</td>
</tr>
<tr>
<td>19.292</td>
<td>0.882</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initState_0_s4/F</td>
</tr>
<tr>
<td>19.662</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initState_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>uvga/ucharbufinit/initState_0_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>uvga/ucharbufinit/initState_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.426, 43.821%; route: 9.016, 53.204%; tC2Q: 0.504, 2.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMARdCol_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorRow_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>uvga/rowDMARdCol_0_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_0_s1/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>3.426</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[0][B]</td>
<td>uvga/n188_s/I0</td>
</tr>
<tr>
<td>7.700</td>
<td>1.054</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">uvga/n188_s/COUT</td>
</tr>
<tr>
<td>7.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>uvga/n187_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">uvga/n187_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>uvga/n186_s/CIN</td>
</tr>
<tr>
<td>7.825</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">uvga/n186_s/COUT</td>
</tr>
<tr>
<td>7.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>uvga/n185_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">uvga/n185_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][B]</td>
<td>uvga/n184_s/CIN</td>
</tr>
<tr>
<td>7.950</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">uvga/n184_s/COUT</td>
</tr>
<tr>
<td>7.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[0][A]</td>
<td>uvga/n183_s/CIN</td>
</tr>
<tr>
<td>8.013</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">uvga/n183_s/COUT</td>
</tr>
<tr>
<td>8.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[0][B]</td>
<td>uvga/n182_s/CIN</td>
</tr>
<tr>
<td>8.632</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C9[0][B]</td>
<td style=" background: #97FFFF;">uvga/n182_s/SUM</td>
</tr>
<tr>
<td>10.068</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td>uvga/n1935_s10/I2</td>
</tr>
<tr>
<td>11.235</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td style=" background: #97FFFF;">uvga/n1935_s10/F</td>
</tr>
<tr>
<td>11.695</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C7[0][B]</td>
<td>uvga/n1935_s13/I3</td>
</tr>
<tr>
<td>12.384</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C7[0][B]</td>
<td style=" background: #97FFFF;">uvga/n1935_s13/F</td>
</tr>
<tr>
<td>12.390</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[3][B]</td>
<td>uvga/n1935_s1/I2</td>
</tr>
<tr>
<td>13.599</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1935_s1/F</td>
</tr>
<tr>
<td>16.458</td>
<td>2.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>uvga/currentCursorRow_4_s8/I3</td>
</tr>
<tr>
<td>17.667</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentCursorRow_4_s8/F</td>
</tr>
<tr>
<td>17.673</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>uvga/currentCursorRow_4_s7/I3</td>
</tr>
<tr>
<td>18.801</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/currentCursorRow_4_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorRow_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>uvga/currentCursorRow_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>uvga/currentCursorRow_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.389, 43.782%; route: 8.983, 53.231%; tC2Q: 0.504, 2.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMARdCol_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorRow_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>uvga/rowDMARdCol_0_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_0_s1/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>3.426</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[0][B]</td>
<td>uvga/n188_s/I0</td>
</tr>
<tr>
<td>7.700</td>
<td>1.054</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">uvga/n188_s/COUT</td>
</tr>
<tr>
<td>7.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>uvga/n187_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">uvga/n187_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>uvga/n186_s/CIN</td>
</tr>
<tr>
<td>7.825</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">uvga/n186_s/COUT</td>
</tr>
<tr>
<td>7.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>uvga/n185_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">uvga/n185_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][B]</td>
<td>uvga/n184_s/CIN</td>
</tr>
<tr>
<td>7.950</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">uvga/n184_s/COUT</td>
</tr>
<tr>
<td>7.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[0][A]</td>
<td>uvga/n183_s/CIN</td>
</tr>
<tr>
<td>8.013</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">uvga/n183_s/COUT</td>
</tr>
<tr>
<td>8.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[0][B]</td>
<td>uvga/n182_s/CIN</td>
</tr>
<tr>
<td>8.632</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C9[0][B]</td>
<td style=" background: #97FFFF;">uvga/n182_s/SUM</td>
</tr>
<tr>
<td>10.068</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td>uvga/n1935_s10/I2</td>
</tr>
<tr>
<td>11.235</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td style=" background: #97FFFF;">uvga/n1935_s10/F</td>
</tr>
<tr>
<td>11.695</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C7[0][B]</td>
<td>uvga/n1935_s13/I3</td>
</tr>
<tr>
<td>12.384</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C7[0][B]</td>
<td style=" background: #97FFFF;">uvga/n1935_s13/F</td>
</tr>
<tr>
<td>12.390</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[3][B]</td>
<td>uvga/n1935_s1/I2</td>
</tr>
<tr>
<td>13.599</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1935_s1/F</td>
</tr>
<tr>
<td>16.458</td>
<td>2.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>uvga/currentCursorRow_4_s8/I3</td>
</tr>
<tr>
<td>17.667</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentCursorRow_4_s8/F</td>
</tr>
<tr>
<td>17.673</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>uvga/currentCursorRow_4_s7/I3</td>
</tr>
<tr>
<td>18.801</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/currentCursorRow_4_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorRow_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td>uvga/currentCursorRow_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[0][B]</td>
<td>uvga/currentCursorRow_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.389, 43.782%; route: 8.983, 53.231%; tC2Q: 0.504, 2.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMARdCol_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorRow_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>uvga/rowDMARdCol_0_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_0_s1/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>3.426</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[0][B]</td>
<td>uvga/n188_s/I0</td>
</tr>
<tr>
<td>7.700</td>
<td>1.054</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">uvga/n188_s/COUT</td>
</tr>
<tr>
<td>7.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>uvga/n187_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">uvga/n187_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>uvga/n186_s/CIN</td>
</tr>
<tr>
<td>7.825</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">uvga/n186_s/COUT</td>
</tr>
<tr>
<td>7.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>uvga/n185_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">uvga/n185_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][B]</td>
<td>uvga/n184_s/CIN</td>
</tr>
<tr>
<td>7.950</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">uvga/n184_s/COUT</td>
</tr>
<tr>
<td>7.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[0][A]</td>
<td>uvga/n183_s/CIN</td>
</tr>
<tr>
<td>8.013</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">uvga/n183_s/COUT</td>
</tr>
<tr>
<td>8.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[0][B]</td>
<td>uvga/n182_s/CIN</td>
</tr>
<tr>
<td>8.632</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C9[0][B]</td>
<td style=" background: #97FFFF;">uvga/n182_s/SUM</td>
</tr>
<tr>
<td>10.068</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td>uvga/n1935_s10/I2</td>
</tr>
<tr>
<td>11.235</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td style=" background: #97FFFF;">uvga/n1935_s10/F</td>
</tr>
<tr>
<td>11.695</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C7[0][B]</td>
<td>uvga/n1935_s13/I3</td>
</tr>
<tr>
<td>12.384</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C7[0][B]</td>
<td style=" background: #97FFFF;">uvga/n1935_s13/F</td>
</tr>
<tr>
<td>12.390</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[3][B]</td>
<td>uvga/n1935_s1/I2</td>
</tr>
<tr>
<td>13.599</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1935_s1/F</td>
</tr>
<tr>
<td>16.458</td>
<td>2.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>uvga/currentCursorRow_4_s8/I3</td>
</tr>
<tr>
<td>17.667</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentCursorRow_4_s8/F</td>
</tr>
<tr>
<td>17.673</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>uvga/currentCursorRow_4_s7/I3</td>
</tr>
<tr>
<td>18.801</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/currentCursorRow_4_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorRow_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>uvga/currentCursorRow_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>uvga/currentCursorRow_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.389, 43.782%; route: 8.983, 53.231%; tC2Q: 0.504, 2.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMARdCol_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorRow_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>uvga/rowDMARdCol_0_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_0_s1/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>3.426</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[0][B]</td>
<td>uvga/n188_s/I0</td>
</tr>
<tr>
<td>7.700</td>
<td>1.054</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">uvga/n188_s/COUT</td>
</tr>
<tr>
<td>7.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>uvga/n187_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">uvga/n187_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>uvga/n186_s/CIN</td>
</tr>
<tr>
<td>7.825</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">uvga/n186_s/COUT</td>
</tr>
<tr>
<td>7.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>uvga/n185_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">uvga/n185_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][B]</td>
<td>uvga/n184_s/CIN</td>
</tr>
<tr>
<td>7.950</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">uvga/n184_s/COUT</td>
</tr>
<tr>
<td>7.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[0][A]</td>
<td>uvga/n183_s/CIN</td>
</tr>
<tr>
<td>8.013</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">uvga/n183_s/COUT</td>
</tr>
<tr>
<td>8.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[0][B]</td>
<td>uvga/n182_s/CIN</td>
</tr>
<tr>
<td>8.632</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C9[0][B]</td>
<td style=" background: #97FFFF;">uvga/n182_s/SUM</td>
</tr>
<tr>
<td>10.068</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td>uvga/n1935_s10/I2</td>
</tr>
<tr>
<td>11.235</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td style=" background: #97FFFF;">uvga/n1935_s10/F</td>
</tr>
<tr>
<td>11.695</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C7[0][B]</td>
<td>uvga/n1935_s13/I3</td>
</tr>
<tr>
<td>12.384</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C7[0][B]</td>
<td style=" background: #97FFFF;">uvga/n1935_s13/F</td>
</tr>
<tr>
<td>12.390</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[3][B]</td>
<td>uvga/n1935_s1/I2</td>
</tr>
<tr>
<td>13.599</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1935_s1/F</td>
</tr>
<tr>
<td>16.458</td>
<td>2.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>uvga/currentCursorRow_4_s8/I3</td>
</tr>
<tr>
<td>17.667</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentCursorRow_4_s8/F</td>
</tr>
<tr>
<td>17.673</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>uvga/currentCursorRow_4_s7/I3</td>
</tr>
<tr>
<td>18.801</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/currentCursorRow_4_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorRow_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>uvga/currentCursorRow_3_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>uvga/currentCursorRow_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.389, 43.782%; route: 8.983, 53.231%; tC2Q: 0.504, 2.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMARdCol_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorRow_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>uvga/rowDMARdCol_0_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_0_s1/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>3.426</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[0][B]</td>
<td>uvga/n188_s/I0</td>
</tr>
<tr>
<td>7.700</td>
<td>1.054</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">uvga/n188_s/COUT</td>
</tr>
<tr>
<td>7.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>uvga/n187_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">uvga/n187_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>uvga/n186_s/CIN</td>
</tr>
<tr>
<td>7.825</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">uvga/n186_s/COUT</td>
</tr>
<tr>
<td>7.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>uvga/n185_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">uvga/n185_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][B]</td>
<td>uvga/n184_s/CIN</td>
</tr>
<tr>
<td>7.950</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">uvga/n184_s/COUT</td>
</tr>
<tr>
<td>7.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[0][A]</td>
<td>uvga/n183_s/CIN</td>
</tr>
<tr>
<td>8.013</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">uvga/n183_s/COUT</td>
</tr>
<tr>
<td>8.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[0][B]</td>
<td>uvga/n182_s/CIN</td>
</tr>
<tr>
<td>8.632</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C9[0][B]</td>
<td style=" background: #97FFFF;">uvga/n182_s/SUM</td>
</tr>
<tr>
<td>10.068</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td>uvga/n1935_s10/I2</td>
</tr>
<tr>
<td>11.235</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td style=" background: #97FFFF;">uvga/n1935_s10/F</td>
</tr>
<tr>
<td>11.695</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C7[0][B]</td>
<td>uvga/n1935_s13/I3</td>
</tr>
<tr>
<td>12.384</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C7[0][B]</td>
<td style=" background: #97FFFF;">uvga/n1935_s13/F</td>
</tr>
<tr>
<td>12.390</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[3][B]</td>
<td>uvga/n1935_s1/I2</td>
</tr>
<tr>
<td>13.599</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1935_s1/F</td>
</tr>
<tr>
<td>16.458</td>
<td>2.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>uvga/currentCursorRow_4_s8/I3</td>
</tr>
<tr>
<td>17.667</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentCursorRow_4_s8/F</td>
</tr>
<tr>
<td>17.673</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>uvga/currentCursorRow_4_s7/I3</td>
</tr>
<tr>
<td>18.801</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/currentCursorRow_4_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorRow_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>uvga/currentCursorRow_4_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>uvga/currentCursorRow_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.389, 43.782%; route: 8.983, 53.231%; tC2Q: 0.504, 2.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/pixel_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R6[0]</td>
<td>uvga/ucharROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>6.522</td>
<td>3.806</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">uvga/ucharROM/prom_inst_0/DO[0]</td>
</tr>
<tr>
<td>8.675</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>uvga/n1626_s20/I1</td>
</tr>
<tr>
<td>9.884</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1626_s20/F</td>
</tr>
<tr>
<td>9.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td>uvga/n1626_s11/I1</td>
</tr>
<tr>
<td>10.048</td>
<td>0.164</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1626_s11/O</td>
</tr>
<tr>
<td>11.130</td>
<td>1.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/n1626_s16/I0</td>
</tr>
<tr>
<td>12.035</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C13[1][B]</td>
<td style=" background: #97FFFF;">uvga/n1626_s16/F</td>
</tr>
<tr>
<td>13.113</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>uvga/n1659_s2/I1</td>
</tr>
<tr>
<td>14.017</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1659_s2/F</td>
</tr>
<tr>
<td>14.029</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>uvga/n1659_s8/I3</td>
</tr>
<tr>
<td>15.164</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" background: #97FFFF;">uvga/n1659_s8/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>uvga/n1659_s3/I3</td>
</tr>
<tr>
<td>16.074</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td style=" background: #97FFFF;">uvga/n1659_s3/F</td>
</tr>
<tr>
<td>16.444</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td>uvga/n1659_s0/I3</td>
</tr>
<tr>
<td>17.349</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1659_s0/F</td>
</tr>
<tr>
<td>19.135</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR8[B]</td>
<td style=" font-weight:bold;">uvga/pixel_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[B]</td>
<td>uvga/pixel_s0/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR8[B]</td>
<td>uvga/pixel_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.125, 37.303%; route: 6.488, 39.517%; tC2Q: 3.806, 23.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/Q</td>
</tr>
<tr>
<td>6.628</td>
<td>3.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>7.402</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/SUM</td>
</tr>
<tr>
<td>10.599</td>
<td>3.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>uvga/n1421_s4/I0</td>
</tr>
<tr>
<td>11.735</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1421_s4/F</td>
</tr>
<tr>
<td>11.741</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uvga/n1421_s2/I0</td>
</tr>
<tr>
<td>12.645</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1421_s2/F</td>
</tr>
<tr>
<td>13.015</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>uvga/n1421_s0/I1</td>
</tr>
<tr>
<td>13.703</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">uvga/n1421_s0/F</td>
</tr>
<tr>
<td>19.410</td>
<td>5.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.501, 20.973%; route: 12.689, 76.007%; tC2Q: 0.504, 3.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/Q</td>
</tr>
<tr>
<td>6.628</td>
<td>3.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>7.778</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/COUT</td>
</tr>
<tr>
<td>7.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>uvga/currentScrolledRow_1_s/CIN</td>
</tr>
<tr>
<td>8.397</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_1_s/SUM</td>
</tr>
<tr>
<td>9.306</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>uvga/n267_s0/I1</td>
</tr>
<tr>
<td>10.456</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/n267_s0/COUT</td>
</tr>
<tr>
<td>10.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>uvga/n268_s0/CIN</td>
</tr>
<tr>
<td>10.518</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">uvga/n268_s0/COUT</td>
</tr>
<tr>
<td>10.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>uvga/n269_s0/CIN</td>
</tr>
<tr>
<td>10.581</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n269_s0/COUT</td>
</tr>
<tr>
<td>10.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][B]</td>
<td>uvga/n270_s0/CIN</td>
</tr>
<tr>
<td>10.644</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n270_s0/COUT</td>
</tr>
<tr>
<td>12.173</td>
<td>1.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/ucharbufinit/n339_s7/I1</td>
</tr>
<tr>
<td>13.308</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s7/F</td>
</tr>
<tr>
<td>14.557</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>uvga/ucharbufinit/n339_s4/I0</td>
</tr>
<tr>
<td>15.692</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s4/F</td>
</tr>
<tr>
<td>16.605</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[3][A]</td>
<td>uvga/ucharbufinit/n251_s9/I1</td>
</tr>
<tr>
<td>17.294</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n251_s9/F</td>
</tr>
<tr>
<td>18.197</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>uvga/ucharbufinit/n253_s3/I1</td>
</tr>
<tr>
<td>18.886</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n253_s3/F</td>
</tr>
<tr>
<td>18.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.754, 41.768%; route: 8.912, 55.114%; tC2Q: 0.504, 3.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initState_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/Q</td>
</tr>
<tr>
<td>6.628</td>
<td>3.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>7.778</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/COUT</td>
</tr>
<tr>
<td>7.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>uvga/currentScrolledRow_1_s/CIN</td>
</tr>
<tr>
<td>8.397</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_1_s/SUM</td>
</tr>
<tr>
<td>9.306</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>uvga/n267_s0/I1</td>
</tr>
<tr>
<td>10.456</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/n267_s0/COUT</td>
</tr>
<tr>
<td>10.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>uvga/n268_s0/CIN</td>
</tr>
<tr>
<td>10.518</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">uvga/n268_s0/COUT</td>
</tr>
<tr>
<td>10.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>uvga/n269_s0/CIN</td>
</tr>
<tr>
<td>10.581</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n269_s0/COUT</td>
</tr>
<tr>
<td>10.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][B]</td>
<td>uvga/n270_s0/CIN</td>
</tr>
<tr>
<td>10.644</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n270_s0/COUT</td>
</tr>
<tr>
<td>12.173</td>
<td>1.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/ucharbufinit/n339_s7/I1</td>
</tr>
<tr>
<td>13.308</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s7/F</td>
</tr>
<tr>
<td>14.557</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>uvga/ucharbufinit/n339_s4/I0</td>
</tr>
<tr>
<td>15.692</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s4/F</td>
</tr>
<tr>
<td>16.595</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/ucharbufinit/n339_s12/I1</td>
</tr>
<tr>
<td>17.499</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s12/F</td>
</tr>
<tr>
<td>17.511</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>uvga/ucharbufinit/n339_s13/I2</td>
</tr>
<tr>
<td>18.647</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s13/F</td>
</tr>
<tr>
<td>18.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initState_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>uvga/ucharbufinit/initState_0_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>uvga/ucharbufinit/initState_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.416, 46.552%; route: 8.011, 50.284%; tC2Q: 0.504, 3.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/Q</td>
</tr>
<tr>
<td>6.628</td>
<td>3.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>7.778</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/COUT</td>
</tr>
<tr>
<td>7.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>uvga/currentScrolledRow_1_s/CIN</td>
</tr>
<tr>
<td>8.397</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_1_s/SUM</td>
</tr>
<tr>
<td>9.306</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>uvga/n267_s0/I1</td>
</tr>
<tr>
<td>10.456</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/n267_s0/COUT</td>
</tr>
<tr>
<td>10.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>uvga/n268_s0/CIN</td>
</tr>
<tr>
<td>10.518</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">uvga/n268_s0/COUT</td>
</tr>
<tr>
<td>10.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>uvga/n269_s0/CIN</td>
</tr>
<tr>
<td>10.581</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n269_s0/COUT</td>
</tr>
<tr>
<td>10.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][B]</td>
<td>uvga/n270_s0/CIN</td>
</tr>
<tr>
<td>10.644</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n270_s0/COUT</td>
</tr>
<tr>
<td>12.173</td>
<td>1.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/ucharbufinit/n339_s7/I1</td>
</tr>
<tr>
<td>13.308</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s7/F</td>
</tr>
<tr>
<td>14.557</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>uvga/ucharbufinit/n339_s4/I0</td>
</tr>
<tr>
<td>15.692</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s4/F</td>
</tr>
<tr>
<td>16.605</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>uvga/ucharbufinit/initData_6_s4/I2</td>
</tr>
<tr>
<td>17.293</td>
<td>0.688</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>18.987</td>
<td>1.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>uvga/ucharbufinit/initData_3_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>uvga/ucharbufinit/initData_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.064, 37.270%; route: 9.703, 59.631%; tC2Q: 0.504, 3.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/Q</td>
</tr>
<tr>
<td>6.628</td>
<td>3.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>7.778</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/COUT</td>
</tr>
<tr>
<td>7.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>uvga/currentScrolledRow_1_s/CIN</td>
</tr>
<tr>
<td>8.397</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_1_s/SUM</td>
</tr>
<tr>
<td>9.306</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>uvga/n267_s0/I1</td>
</tr>
<tr>
<td>10.456</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/n267_s0/COUT</td>
</tr>
<tr>
<td>10.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>uvga/n268_s0/CIN</td>
</tr>
<tr>
<td>10.518</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">uvga/n268_s0/COUT</td>
</tr>
<tr>
<td>10.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>uvga/n269_s0/CIN</td>
</tr>
<tr>
<td>10.581</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n269_s0/COUT</td>
</tr>
<tr>
<td>10.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][B]</td>
<td>uvga/n270_s0/CIN</td>
</tr>
<tr>
<td>10.644</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n270_s0/COUT</td>
</tr>
<tr>
<td>12.173</td>
<td>1.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/ucharbufinit/n339_s7/I1</td>
</tr>
<tr>
<td>13.308</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s7/F</td>
</tr>
<tr>
<td>14.557</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>uvga/ucharbufinit/n339_s4/I0</td>
</tr>
<tr>
<td>15.692</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s4/F</td>
</tr>
<tr>
<td>16.605</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>uvga/ucharbufinit/initData_6_s4/I2</td>
</tr>
<tr>
<td>17.293</td>
<td>0.688</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>18.987</td>
<td>1.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>uvga/ucharbufinit/initData_4_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>uvga/ucharbufinit/initData_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.064, 37.270%; route: 9.703, 59.631%; tC2Q: 0.504, 3.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/Q</td>
</tr>
<tr>
<td>6.628</td>
<td>3.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>7.778</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/COUT</td>
</tr>
<tr>
<td>7.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>uvga/currentScrolledRow_1_s/CIN</td>
</tr>
<tr>
<td>8.397</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_1_s/SUM</td>
</tr>
<tr>
<td>9.306</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>uvga/n267_s0/I1</td>
</tr>
<tr>
<td>10.456</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/n267_s0/COUT</td>
</tr>
<tr>
<td>10.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>uvga/n268_s0/CIN</td>
</tr>
<tr>
<td>10.518</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">uvga/n268_s0/COUT</td>
</tr>
<tr>
<td>10.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>uvga/n269_s0/CIN</td>
</tr>
<tr>
<td>10.581</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n269_s0/COUT</td>
</tr>
<tr>
<td>10.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][B]</td>
<td>uvga/n270_s0/CIN</td>
</tr>
<tr>
<td>10.644</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n270_s0/COUT</td>
</tr>
<tr>
<td>12.173</td>
<td>1.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/ucharbufinit/n339_s7/I1</td>
</tr>
<tr>
<td>13.308</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s7/F</td>
</tr>
<tr>
<td>14.557</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>uvga/ucharbufinit/n339_s4/I0</td>
</tr>
<tr>
<td>15.692</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s4/F</td>
</tr>
<tr>
<td>16.605</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>uvga/ucharbufinit/initData_6_s4/I2</td>
</tr>
<tr>
<td>17.293</td>
<td>0.688</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>18.987</td>
<td>1.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>uvga/ucharbufinit/initData_6_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>uvga/ucharbufinit/initData_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.064, 37.270%; route: 9.703, 59.631%; tC2Q: 0.504, 3.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/Q</td>
</tr>
<tr>
<td>6.628</td>
<td>3.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>7.778</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/COUT</td>
</tr>
<tr>
<td>7.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>uvga/currentScrolledRow_1_s/CIN</td>
</tr>
<tr>
<td>8.397</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_1_s/SUM</td>
</tr>
<tr>
<td>9.306</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>uvga/n267_s0/I1</td>
</tr>
<tr>
<td>10.456</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/n267_s0/COUT</td>
</tr>
<tr>
<td>10.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>uvga/n268_s0/CIN</td>
</tr>
<tr>
<td>10.518</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">uvga/n268_s0/COUT</td>
</tr>
<tr>
<td>10.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>uvga/n269_s0/CIN</td>
</tr>
<tr>
<td>10.581</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n269_s0/COUT</td>
</tr>
<tr>
<td>10.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][B]</td>
<td>uvga/n270_s0/CIN</td>
</tr>
<tr>
<td>10.644</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n270_s0/COUT</td>
</tr>
<tr>
<td>12.173</td>
<td>1.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/ucharbufinit/n339_s7/I1</td>
</tr>
<tr>
<td>13.308</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s7/F</td>
</tr>
<tr>
<td>14.557</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>uvga/ucharbufinit/n339_s4/I0</td>
</tr>
<tr>
<td>15.692</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s4/F</td>
</tr>
<tr>
<td>16.605</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>uvga/ucharbufinit/initData_6_s4/I2</td>
</tr>
<tr>
<td>17.293</td>
<td>0.688</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>18.982</td>
<td>1.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>uvga/ucharbufinit/initData_5_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>uvga/ucharbufinit/initData_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.064, 37.282%; route: 9.698, 59.619%; tC2Q: 0.504, 3.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMARdCol_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>uvga/rowDMARdCol_0_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_0_s1/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>3.426</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[0][B]</td>
<td>uvga/n188_s/I0</td>
</tr>
<tr>
<td>7.700</td>
<td>1.054</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">uvga/n188_s/COUT</td>
</tr>
<tr>
<td>7.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>uvga/n187_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">uvga/n187_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>uvga/n186_s/CIN</td>
</tr>
<tr>
<td>7.825</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">uvga/n186_s/COUT</td>
</tr>
<tr>
<td>7.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>uvga/n185_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">uvga/n185_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][B]</td>
<td>uvga/n184_s/CIN</td>
</tr>
<tr>
<td>7.950</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">uvga/n184_s/COUT</td>
</tr>
<tr>
<td>7.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[0][A]</td>
<td>uvga/n183_s/CIN</td>
</tr>
<tr>
<td>8.013</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">uvga/n183_s/COUT</td>
</tr>
<tr>
<td>8.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[0][B]</td>
<td>uvga/n182_s/CIN</td>
</tr>
<tr>
<td>8.632</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C9[0][B]</td>
<td style=" background: #97FFFF;">uvga/n182_s/SUM</td>
</tr>
<tr>
<td>10.068</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td>uvga/n1935_s10/I2</td>
</tr>
<tr>
<td>11.235</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td style=" background: #97FFFF;">uvga/n1935_s10/F</td>
</tr>
<tr>
<td>11.695</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C7[0][B]</td>
<td>uvga/n1935_s13/I3</td>
</tr>
<tr>
<td>12.384</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C7[0][B]</td>
<td style=" background: #97FFFF;">uvga/n1935_s13/F</td>
</tr>
<tr>
<td>12.390</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[3][B]</td>
<td>uvga/n1935_s1/I2</td>
</tr>
<tr>
<td>13.599</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1935_s1/F</td>
</tr>
<tr>
<td>16.458</td>
<td>2.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>uvga/n1935_s12/I0</td>
</tr>
<tr>
<td>17.625</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1935_s12/F</td>
</tr>
<tr>
<td>18.913</td>
<td>1.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>uvga/currentCursorCol_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.218, 38.391%; route: 9.475, 58.496%; tC2Q: 0.504, 3.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMARdCol_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>uvga/rowDMARdCol_0_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_0_s1/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>3.426</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[0][B]</td>
<td>uvga/n188_s/I0</td>
</tr>
<tr>
<td>7.700</td>
<td>1.054</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">uvga/n188_s/COUT</td>
</tr>
<tr>
<td>7.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>uvga/n187_s/CIN</td>
</tr>
<tr>
<td>7.762</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">uvga/n187_s/COUT</td>
</tr>
<tr>
<td>7.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>uvga/n186_s/CIN</td>
</tr>
<tr>
<td>7.825</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">uvga/n186_s/COUT</td>
</tr>
<tr>
<td>7.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>uvga/n185_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">uvga/n185_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][B]</td>
<td>uvga/n184_s/CIN</td>
</tr>
<tr>
<td>7.950</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">uvga/n184_s/COUT</td>
</tr>
<tr>
<td>7.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[0][A]</td>
<td>uvga/n183_s/CIN</td>
</tr>
<tr>
<td>8.013</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">uvga/n183_s/COUT</td>
</tr>
<tr>
<td>8.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[0][B]</td>
<td>uvga/n182_s/CIN</td>
</tr>
<tr>
<td>8.632</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C9[0][B]</td>
<td style=" background: #97FFFF;">uvga/n182_s/SUM</td>
</tr>
<tr>
<td>10.068</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td>uvga/n1935_s10/I2</td>
</tr>
<tr>
<td>11.235</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td style=" background: #97FFFF;">uvga/n1935_s10/F</td>
</tr>
<tr>
<td>11.695</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C7[0][B]</td>
<td>uvga/n1935_s13/I3</td>
</tr>
<tr>
<td>12.384</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C7[0][B]</td>
<td style=" background: #97FFFF;">uvga/n1935_s13/F</td>
</tr>
<tr>
<td>12.390</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[3][B]</td>
<td>uvga/n1935_s1/I2</td>
</tr>
<tr>
<td>13.599</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1935_s1/F</td>
</tr>
<tr>
<td>16.458</td>
<td>2.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>uvga/n1935_s12/I0</td>
</tr>
<tr>
<td>17.625</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1935_s12/F</td>
</tr>
<tr>
<td>18.913</td>
<td>1.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.218, 38.391%; route: 9.475, 58.496%; tC2Q: 0.504, 3.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scanningCurrentCursorCell_r1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scanningCurrentCursorCell_r2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>uvga/scanningCurrentCursorCell_r1_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" font-weight:bold;">uvga/scanningCurrentCursorCell_r1_s0/Q</td>
</tr>
<tr>
<td>3.277</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">uvga/scanningCurrentCursorCell_r2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>uvga/scanningCurrentCursorCell_r2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>uvga/scanningCurrentCursorCell_r2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 41.492%; tC2Q: 0.367, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/charWidthCounter_r0_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/charWidthCounter_r1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>uvga/charWidthCounter_r0_2_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">uvga/charWidthCounter_r0_2_s0/Q</td>
</tr>
<tr>
<td>3.277</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">uvga/charWidthCounter_r1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/charWidthCounter_r1_2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/charWidthCounter_r1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 41.492%; tC2Q: 0.367, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inDisplayArea_r1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/inDisplayArea_r2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>uvga/inDisplayArea_r1_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">uvga/inDisplayArea_r1_s0/Q</td>
</tr>
<tr>
<td>3.277</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" font-weight:bold;">uvga/inDisplayArea_r2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>uvga/inDisplayArea_r2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>uvga/inDisplayArea_r2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 41.492%; tC2Q: 0.367, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/ps2kbd/data_shift_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ps2kbd/data_shift_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>ukbd/ps2kbd/data_shift_reg_7_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/data_shift_reg_7_s0/Q</td>
</tr>
<tr>
<td>3.278</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/data_shift_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>ukbd/ps2kbd/data_shift_reg_6_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>ukbd/ps2kbd/data_shift_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 41.613%; tC2Q: 0.367, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_2_s0/Q</td>
</tr>
<tr>
<td>3.018</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_next_2_s2/I3</td>
</tr>
<tr>
<td>3.427</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">ukbd/ufifo/fifo_sc_inst/rbin_next_2_s2/F</td>
</tr>
<tr>
<td>3.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.653%; route: 0.001, 0.167%; tC2Q: 0.367, 47.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uhvsync/counterY_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uhvsync/counterY_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[1][A]</td>
<td>uvga/uhvsync/counterY_0_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R10C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uhvsync/counterY_0_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[1][A]</td>
<td>uvga/uhvsync/n68_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C12[1][A]</td>
<td style=" background: #97FFFF;">uvga/uhvsync/n68_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uhvsync/counterY_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[1][A]</td>
<td>uvga/uhvsync/counterY_0_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C12[1][A]</td>
<td>uvga/uhvsync/counterY_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/cursorInvisible_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/cursorInvisible_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>uvga/cursorInvisible_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C2[1][A]</td>
<td style=" font-weight:bold;">uvga/cursorInvisible_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>uvga/n778_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/n778_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td style=" font-weight:bold;">uvga/cursorInvisible_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>uvga/cursorInvisible_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>uvga/cursorInvisible_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentScanCharCol_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentScanCharCol_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>uvga/currentScanCharCol_0_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R10C12[0][A]</td>
<td style=" font-weight:bold;">uvga/currentScanCharCol_0_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>uvga/nextCurrentScanCharCol_0_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">uvga/nextCurrentScanCharCol_0_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" font-weight:bold;">uvga/currentScanCharCol_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>uvga/currentScanCharCol_0_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>uvga/currentScanCharCol_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/n1073_s9/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/n1073_s9/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C19[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_next_2_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">uansiesc/ufifo/fifo_sc_inst/wbin_next_2_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uansiesc/ansiEscDebug_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ansiEscDebug_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>uansiesc/ansiEscDebug_s2/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ansiEscDebug_s2/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>uansiesc/n33_s5/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" background: #97FFFF;">uansiesc/n33_s5/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ansiEscDebug_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>uansiesc/ansiEscDebug_s2/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>uansiesc/ansiEscDebug_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>uuart0/rxClockDividerReg_7_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_7_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>uuart0/n223_s3/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n223_s3/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>uuart0/rxClockDividerReg_7_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>uuart0/rxClockDividerReg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>uuart0/rxClockDividerReg_15_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_15_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>uuart0/n215_s2/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n215_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>uuart0/rxClockDividerReg_15_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>uuart0/rxClockDividerReg_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>uuart0/txClockDividerReg_4_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_4_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>uuart0/n480_s1/I1</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n480_s1/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>uuart0/txClockDividerReg_4_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>uuart0/txClockDividerReg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>uuart0/txClockDividerReg_5_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_5_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>uuart0/n479_s3/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n479_s3/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>uuart0/txClockDividerReg_5_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>uuart0/txClockDividerReg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>uuart0/txClockDividerReg_13_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_13_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>uuart0/n471_s1/I1</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n471_s1/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>uuart0/txClockDividerReg_13_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>uuart0/txClockDividerReg_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>uuart0/txClockDividerReg_15_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_15_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>uuart0/n469_s1/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n469_s1/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>uuart0/txClockDividerReg_15_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>uuart0/txClockDividerReg_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxBitCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxBitCount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uuart0/rxBitCount_0_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxBitCount_0_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uuart0/n79_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n79_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxBitCount_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uuart0/rxBitCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uuart0/rxBitCount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C13[1][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_2_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_next_2_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">ukbd/ufifo/fifo_sc_inst/wbin_next_2_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initData_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>uvga/ucharbufinit/initData_0_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_0_s1/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>uvga/ucharbufinit/n267_s3/I0</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n267_s3/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>uvga/ucharbufinit/initData_0_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>uvga/ucharbufinit/initData_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_0_s1/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>uvga/uheartbeat/n15_s5/I2</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td style=" background: #97FFFF;">uvga/uheartbeat/n15_s5/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/frozenBottomRowMode_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/frozenBottomRowMode_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>uvga/frozenBottomRowMode_s2/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">uvga/frozenBottomRowMode_s2/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>uvga/n787_s5/I3</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td style=" background: #97FFFF;">uvga/n787_s5/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">uvga/frozenBottomRowMode_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>uvga/frozenBottomRowMode_s2/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>uvga/frozenBottomRowMode_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/charHeightCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/charHeightCounter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>uvga/charHeightCounter_1_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">uvga/charHeightCounter_1_s1/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>uvga/nextCharHeightCounter_1_s4/I3</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">uvga/nextCharHeightCounter_1_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">uvga/charHeightCounter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>uvga/charHeightCounter_1_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>uvga/charHeightCounter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/charHeightCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/charHeightCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td>uvga/charHeightCounter_2_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R10C13[1][A]</td>
<td style=" font-weight:bold;">uvga/charHeightCounter_2_s0/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td>uvga/nextCharHeightCounter_2_s0/I2</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td style=" background: #97FFFF;">uvga/nextCharHeightCounter_2_s0/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td style=" font-weight:bold;">uvga/charHeightCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td>uvga/charHeightCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C13[1][A]</td>
<td>uvga/charHeightCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/charWidthCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/charWidthCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>uvga/charWidthCounter_1_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">uvga/charWidthCounter_1_s0/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>uvga/nextCharWidthCounter_1_s0/I1</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">uvga/nextCharWidthCounter_1_s0/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">uvga/charWidthCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>uvga/charWidthCounter_1_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>uvga/charWidthCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C18[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C16[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[1][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C16[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C16[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[2][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C19[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[2][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[2][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C19[2][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[1][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C19[1][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C18[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C16[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C16[1][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C16[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C16[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[2][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C19[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[2][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[2][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C19[2][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C19[1][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>164</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>385</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/readKbdRom_r0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/readKbdRom_r0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/readKbdRom_r0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/skipNextCode_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/skipNextCode_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/skipNextCode_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/kbdData_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/kbdData_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/kbdData_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/ufifo/fifo_sc_inst/mem_mem_RAMREG_0_G[0]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/ufifo/fifo_sc_inst/mem_mem_RAMREG_0_G[0]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/ufifo/fifo_sc_inst/mem_mem_RAMREG_0_G[0]_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/ps2kbd/s_ps2_receiver_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/ps2kbd/s_ps2_receiver_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/ps2kbd/s_ps2_receiver_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uuart0/txClockDividerReg_13_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uuart0/txClockDividerReg_13_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uuart0/txClockDividerReg_13_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uvga/inputCmdMemWrData_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uvga/inputCmdMemWrData_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uvga/inputCmdMemWrData_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uvga/inputCmdMemWrData_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uvga/inputCmdMemWrData_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uvga/inputCmdMemWrData_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uuart0/txClockDividerReg_14_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uuart0/txClockDividerReg_14_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uuart0/txClockDividerReg_14_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>385</td>
<td>clk</td>
<td>22.409</td>
<td>0.289</td>
</tr>
<tr>
<td>164</td>
<td>userResetn</td>
<td>33.367</td>
<td>2.531</td>
</tr>
<tr>
<td>36</td>
<td>uvga/rowDMAState[0]</td>
<td>25.311</td>
<td>2.595</td>
</tr>
<tr>
<td>33</td>
<td>uvga/inputCmdMemWrData[0]</td>
<td>26.849</td>
<td>3.605</td>
</tr>
<tr>
<td>29</td>
<td>uvga/inputCmdMemWrData[1]</td>
<td>25.621</td>
<td>3.587</td>
</tr>
<tr>
<td>29</td>
<td>uvga/inputCmdMemWrData[2]</td>
<td>25.169</td>
<td>3.059</td>
</tr>
<tr>
<td>28</td>
<td>uvga/n748_4</td>
<td>26.513</td>
<td>2.160</td>
</tr>
<tr>
<td>26</td>
<td>uvga/inputCmdMemWrData[3]</td>
<td>26.355</td>
<td>3.615</td>
</tr>
<tr>
<td>23</td>
<td>uvga/n1069_13</td>
<td>24.146</td>
<td>3.951</td>
</tr>
<tr>
<td>22</td>
<td>uvga/currentCursorCol[4]</td>
<td>27.129</td>
<td>5.048</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R3C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C2</td>
<td>98.61%</td>
</tr>
<tr>
<td>R7C2</td>
<td>98.61%</td>
</tr>
<tr>
<td>R3C13</td>
<td>98.61%</td>
</tr>
<tr>
<td>R3C14</td>
<td>98.61%</td>
</tr>
<tr>
<td>R2C6</td>
<td>98.61%</td>
</tr>
<tr>
<td>R5C9</td>
<td>98.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
