/*
 * Copyright (c) 2019 SEAL AG
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <init.h>
#include <soc.h>

#include <pinmux/stm32/pinmux_stm32.h>

/* pin assignments for STM32G0316-DISCO board */
static const struct pin_config pinconf[] = {
#if DT_NODE_HAS_STATUS(DT_NODELABEL(usart1), okay) && CONFIG_SERIAL
	{STM32_PIN_PA9, STM32G0_PINMUX_FUNC_PA9_USART1_TX},
	{STM32_PIN_PB7, STM32G0_PINMUX_FUNC_PB7_USART1_RX},
#endif

#ifdef CONFIG_ADC_1
    {STM32_PIN_PA0, STM32G0_PINMUX_FUNC_PA0_ADC_IN0},
    {STM32_PIN_PA1, STM32G0_PINMUX_FUNC_PA1_ADC_IN1},
    {STM32_PIN_PA2, STM32G0_PINMUX_FUNC_PA2_ADC_IN2},
    {STM32_PIN_PA3, STM32G0_PINMUX_FUNC_PA3_ADC_IN3},
    {STM32_PIN_PA4, STM32G0_PINMUX_FUNC_PA4_ADC_IN4},
    {STM32_PIN_PA5, STM32G0_PINMUX_FUNC_PA5_ADC_IN5},
    {STM32_PIN_PA6, STM32G0_PINMUX_FUNC_PA6_ADC_IN6},
    {STM32_PIN_PA7, STM32G0_PINMUX_FUNC_PA7_ADC_IN7},
    {STM32_PIN_PB0, STM32G0_PINMUX_FUNC_PB0_ADC_IN8},
    {STM32_PIN_PB1, STM32G0_PINMUX_FUNC_PB1_ADC_IN9},
    {STM32_PIN_PB2, STM32G0_PINMUX_FUNC_PB2_ADC_IN10},
    {STM32_PIN_PB10, STM32G0_PINMUX_FUNC_PB10_ADC_IN11},
    {STM32_PIN_PB11, STM32G0_PINMUX_FUNC_PB11_ADC_IN15},
    {STM32_PIN_PB12, STM32G0_PINMUX_FUNC_PB12_ADC_IN16},
#endif /* CONFIG_ADC_1 */
};

static int pinmux_stm32_init(struct device *port)
{
	ARG_UNUSED(port);

#if DT_NODE_HAS_STATUS(DT_NODELABEL(usart1), okay) && CONFIG_SERIAL
	/* Remap PA11 to PA9 */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
	LL_SYSCFG_EnablePinRemap(LL_SYSCFG_PIN_RMP_PA11);
#endif

	stm32_setup_pins(pinconf, ARRAY_SIZE(pinconf));

	return 0;
}

SYS_INIT(pinmux_stm32_init, PRE_KERNEL_1,
	 CONFIG_PINMUX_STM32_DEVICE_INITIALIZATION_PRIORITY);
