// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="lab6_z1_lab6_z1,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xa7a12t-csg325-1Q,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.150000,HLS_SYN_LAT=3,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4,HLS_SYN_LUT=21,HLS_VERSION=2021_2}" *)

module lab6_z1 (
        ap_local_block,
        ap_local_deadlock,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a,
        a_ap_vld,
        b,
        c
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

output   ap_local_block;
output   ap_local_deadlock;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [511:0] a;
output   a_ap_vld;
input  [511:0] b;
input  [511:0] c;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_ap_vld;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state4;
wire  signed [15:0] grp_fu_1053_p2;
wire  signed [15:0] grp_fu_1046_p2;
wire  signed [15:0] grp_fu_1039_p2;
wire  signed [15:0] grp_fu_1032_p2;
wire  signed [15:0] grp_fu_1025_p2;
wire  signed [15:0] grp_fu_1018_p2;
wire  signed [15:0] grp_fu_1011_p2;
wire  signed [15:0] grp_fu_1004_p2;
wire  signed [15:0] grp_fu_997_p2;
wire  signed [15:0] grp_fu_990_p2;
wire  signed [15:0] grp_fu_983_p2;
wire  signed [15:0] grp_fu_976_p2;
wire  signed [15:0] grp_fu_969_p2;
wire  signed [15:0] grp_fu_962_p2;
wire  signed [15:0] grp_fu_955_p2;
wire  signed [15:0] grp_fu_948_p2;
wire  signed [15:0] grp_fu_941_p2;
wire  signed [15:0] grp_fu_934_p2;
wire  signed [15:0] grp_fu_927_p2;
wire  signed [15:0] grp_fu_920_p2;
wire  signed [15:0] grp_fu_913_p2;
wire  signed [15:0] grp_fu_906_p2;
wire  signed [15:0] grp_fu_899_p2;
wire  signed [15:0] grp_fu_892_p2;
wire  signed [15:0] grp_fu_885_p2;
wire  signed [15:0] grp_fu_878_p2;
wire  signed [15:0] grp_fu_871_p2;
wire  signed [15:0] grp_fu_864_p2;
wire  signed [15:0] grp_fu_857_p2;
wire  signed [15:0] grp_fu_850_p2;
wire  signed [15:0] grp_fu_843_p2;
wire  signed [15:0] grp_fu_836_p2;
wire  signed [15:0] grp_fu_836_p0;
wire  signed [15:0] grp_fu_836_p1;
wire  signed [15:0] grp_fu_843_p0;
wire  signed [15:0] grp_fu_843_p1;
wire  signed [15:0] grp_fu_850_p0;
wire  signed [15:0] grp_fu_850_p1;
wire  signed [15:0] grp_fu_857_p0;
wire  signed [15:0] grp_fu_857_p1;
wire  signed [15:0] grp_fu_864_p0;
wire  signed [15:0] grp_fu_864_p1;
wire  signed [15:0] grp_fu_871_p0;
wire  signed [15:0] grp_fu_871_p1;
wire  signed [15:0] grp_fu_878_p0;
wire  signed [15:0] grp_fu_878_p1;
wire  signed [15:0] grp_fu_885_p0;
wire  signed [15:0] grp_fu_885_p1;
wire  signed [15:0] grp_fu_892_p0;
wire  signed [15:0] grp_fu_892_p1;
wire  signed [15:0] grp_fu_899_p0;
wire  signed [15:0] grp_fu_899_p1;
wire  signed [15:0] grp_fu_906_p0;
wire  signed [15:0] grp_fu_906_p1;
wire  signed [15:0] grp_fu_913_p0;
wire  signed [15:0] grp_fu_913_p1;
wire  signed [15:0] grp_fu_920_p0;
wire  signed [15:0] grp_fu_920_p1;
wire  signed [15:0] grp_fu_927_p0;
wire  signed [15:0] grp_fu_927_p1;
wire  signed [15:0] grp_fu_934_p0;
wire  signed [15:0] grp_fu_934_p1;
wire  signed [15:0] grp_fu_941_p0;
wire  signed [15:0] grp_fu_941_p1;
wire  signed [15:0] grp_fu_948_p0;
wire  signed [15:0] grp_fu_948_p1;
wire  signed [15:0] grp_fu_955_p0;
wire  signed [15:0] grp_fu_955_p1;
wire  signed [15:0] grp_fu_962_p0;
wire  signed [15:0] grp_fu_962_p1;
wire  signed [15:0] grp_fu_969_p0;
wire  signed [15:0] grp_fu_969_p1;
wire  signed [15:0] grp_fu_976_p0;
wire  signed [15:0] grp_fu_976_p1;
wire  signed [15:0] grp_fu_983_p0;
wire  signed [15:0] grp_fu_983_p1;
wire  signed [15:0] grp_fu_990_p0;
wire  signed [15:0] grp_fu_990_p1;
wire  signed [15:0] grp_fu_997_p0;
wire  signed [15:0] grp_fu_997_p1;
wire  signed [15:0] grp_fu_1004_p0;
wire  signed [15:0] grp_fu_1004_p1;
wire  signed [15:0] grp_fu_1011_p0;
wire  signed [15:0] grp_fu_1011_p1;
wire  signed [15:0] grp_fu_1018_p0;
wire  signed [15:0] grp_fu_1018_p1;
wire  signed [15:0] grp_fu_1025_p0;
wire  signed [15:0] grp_fu_1025_p1;
wire  signed [15:0] grp_fu_1032_p0;
wire  signed [15:0] grp_fu_1032_p1;
wire  signed [15:0] grp_fu_1039_p0;
wire  signed [15:0] grp_fu_1039_p1;
wire  signed [15:0] grp_fu_1046_p0;
wire  signed [15:0] grp_fu_1046_p1;
wire  signed [15:0] grp_fu_1053_p0;
wire  signed [15:0] grp_fu_1053_p1;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
end

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_836_p0),
    .din1(grp_fu_836_p1),
    .ce(1'b1),
    .dout(grp_fu_836_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_843_p0),
    .din1(grp_fu_843_p1),
    .ce(1'b1),
    .dout(grp_fu_843_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_850_p0),
    .din1(grp_fu_850_p1),
    .ce(1'b1),
    .dout(grp_fu_850_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_857_p0),
    .din1(grp_fu_857_p1),
    .ce(1'b1),
    .dout(grp_fu_857_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_864_p0),
    .din1(grp_fu_864_p1),
    .ce(1'b1),
    .dout(grp_fu_864_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_871_p0),
    .din1(grp_fu_871_p1),
    .ce(1'b1),
    .dout(grp_fu_871_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_878_p0),
    .din1(grp_fu_878_p1),
    .ce(1'b1),
    .dout(grp_fu_878_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_885_p0),
    .din1(grp_fu_885_p1),
    .ce(1'b1),
    .dout(grp_fu_885_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_892_p0),
    .din1(grp_fu_892_p1),
    .ce(1'b1),
    .dout(grp_fu_892_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_899_p0),
    .din1(grp_fu_899_p1),
    .ce(1'b1),
    .dout(grp_fu_899_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_906_p0),
    .din1(grp_fu_906_p1),
    .ce(1'b1),
    .dout(grp_fu_906_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_913_p0),
    .din1(grp_fu_913_p1),
    .ce(1'b1),
    .dout(grp_fu_913_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_920_p0),
    .din1(grp_fu_920_p1),
    .ce(1'b1),
    .dout(grp_fu_920_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_927_p0),
    .din1(grp_fu_927_p1),
    .ce(1'b1),
    .dout(grp_fu_927_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_934_p0),
    .din1(grp_fu_934_p1),
    .ce(1'b1),
    .dout(grp_fu_934_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_941_p0),
    .din1(grp_fu_941_p1),
    .ce(1'b1),
    .dout(grp_fu_941_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_948_p0),
    .din1(grp_fu_948_p1),
    .ce(1'b1),
    .dout(grp_fu_948_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_955_p0),
    .din1(grp_fu_955_p1),
    .ce(1'b1),
    .dout(grp_fu_955_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_962_p0),
    .din1(grp_fu_962_p1),
    .ce(1'b1),
    .dout(grp_fu_962_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_969_p0),
    .din1(grp_fu_969_p1),
    .ce(1'b1),
    .dout(grp_fu_969_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_976_p0),
    .din1(grp_fu_976_p1),
    .ce(1'b1),
    .dout(grp_fu_976_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_983_p0),
    .din1(grp_fu_983_p1),
    .ce(1'b1),
    .dout(grp_fu_983_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_990_p0),
    .din1(grp_fu_990_p1),
    .ce(1'b1),
    .dout(grp_fu_990_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_997_p0),
    .din1(grp_fu_997_p1),
    .ce(1'b1),
    .dout(grp_fu_997_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1004_p0),
    .din1(grp_fu_1004_p1),
    .ce(1'b1),
    .dout(grp_fu_1004_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1011_p0),
    .din1(grp_fu_1011_p1),
    .ce(1'b1),
    .dout(grp_fu_1011_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1018_p0),
    .din1(grp_fu_1018_p1),
    .ce(1'b1),
    .dout(grp_fu_1018_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1025_p0),
    .din1(grp_fu_1025_p1),
    .ce(1'b1),
    .dout(grp_fu_1025_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1032_p0),
    .din1(grp_fu_1032_p1),
    .ce(1'b1),
    .dout(grp_fu_1032_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1039_p0),
    .din1(grp_fu_1039_p1),
    .ce(1'b1),
    .dout(grp_fu_1039_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1046_p0),
    .din1(grp_fu_1046_p1),
    .ce(1'b1),
    .dout(grp_fu_1046_p2)
);

lab6_z1_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1053_p0),
    .din1(grp_fu_1053_p1),
    .ce(1'b1),
    .dout(grp_fu_1053_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        a_ap_vld = 1'b1;
    end else begin
        a_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{grp_fu_1053_p2}, {grp_fu_1046_p2}}, {grp_fu_1039_p2}}, {grp_fu_1032_p2}}, {grp_fu_1025_p2}}, {grp_fu_1018_p2}}, {grp_fu_1011_p2}}, {grp_fu_1004_p2}}, {grp_fu_997_p2}}, {grp_fu_990_p2}}, {grp_fu_983_p2}}, {grp_fu_976_p2}}, {grp_fu_969_p2}}, {grp_fu_962_p2}}, {grp_fu_955_p2}}, {grp_fu_948_p2}}, {grp_fu_941_p2}}, {grp_fu_934_p2}}, {grp_fu_927_p2}}, {grp_fu_920_p2}}, {grp_fu_913_p2}}, {grp_fu_906_p2}}, {grp_fu_899_p2}}, {grp_fu_892_p2}}, {grp_fu_885_p2}}, {grp_fu_878_p2}}, {grp_fu_871_p2}}, {grp_fu_864_p2}}, {grp_fu_857_p2}}, {grp_fu_850_p2}}, {grp_fu_843_p2}}, {grp_fu_836_p2}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'b0;

assign grp_fu_1004_p0 = {{c[399:384]}};

assign grp_fu_1004_p1 = {{b[399:384]}};

assign grp_fu_1011_p0 = {{c[415:400]}};

assign grp_fu_1011_p1 = {{b[415:400]}};

assign grp_fu_1018_p0 = {{c[431:416]}};

assign grp_fu_1018_p1 = {{b[431:416]}};

assign grp_fu_1025_p0 = {{c[447:432]}};

assign grp_fu_1025_p1 = {{b[447:432]}};

assign grp_fu_1032_p0 = {{c[463:448]}};

assign grp_fu_1032_p1 = {{b[463:448]}};

assign grp_fu_1039_p0 = {{c[479:464]}};

assign grp_fu_1039_p1 = {{b[479:464]}};

assign grp_fu_1046_p0 = {{c[495:480]}};

assign grp_fu_1046_p1 = {{b[495:480]}};

assign grp_fu_1053_p0 = {{c[511:496]}};

assign grp_fu_1053_p1 = {{b[511:496]}};

assign grp_fu_836_p0 = c[15:0];

assign grp_fu_836_p1 = b[15:0];

assign grp_fu_843_p0 = {{c[31:16]}};

assign grp_fu_843_p1 = {{b[31:16]}};

assign grp_fu_850_p0 = {{c[47:32]}};

assign grp_fu_850_p1 = {{b[47:32]}};

assign grp_fu_857_p0 = {{c[63:48]}};

assign grp_fu_857_p1 = {{b[63:48]}};

assign grp_fu_864_p0 = {{c[79:64]}};

assign grp_fu_864_p1 = {{b[79:64]}};

assign grp_fu_871_p0 = {{c[95:80]}};

assign grp_fu_871_p1 = {{b[95:80]}};

assign grp_fu_878_p0 = {{c[111:96]}};

assign grp_fu_878_p1 = {{b[111:96]}};

assign grp_fu_885_p0 = {{c[127:112]}};

assign grp_fu_885_p1 = {{b[127:112]}};

assign grp_fu_892_p0 = {{c[143:128]}};

assign grp_fu_892_p1 = {{b[143:128]}};

assign grp_fu_899_p0 = {{c[159:144]}};

assign grp_fu_899_p1 = {{b[159:144]}};

assign grp_fu_906_p0 = {{c[175:160]}};

assign grp_fu_906_p1 = {{b[175:160]}};

assign grp_fu_913_p0 = {{c[191:176]}};

assign grp_fu_913_p1 = {{b[191:176]}};

assign grp_fu_920_p0 = {{c[207:192]}};

assign grp_fu_920_p1 = {{b[207:192]}};

assign grp_fu_927_p0 = {{c[223:208]}};

assign grp_fu_927_p1 = {{b[223:208]}};

assign grp_fu_934_p0 = {{c[239:224]}};

assign grp_fu_934_p1 = {{b[239:224]}};

assign grp_fu_941_p0 = {{c[255:240]}};

assign grp_fu_941_p1 = {{b[255:240]}};

assign grp_fu_948_p0 = {{c[271:256]}};

assign grp_fu_948_p1 = {{b[271:256]}};

assign grp_fu_955_p0 = {{c[287:272]}};

assign grp_fu_955_p1 = {{b[287:272]}};

assign grp_fu_962_p0 = {{c[303:288]}};

assign grp_fu_962_p1 = {{b[303:288]}};

assign grp_fu_969_p0 = {{c[319:304]}};

assign grp_fu_969_p1 = {{b[319:304]}};

assign grp_fu_976_p0 = {{c[335:320]}};

assign grp_fu_976_p1 = {{b[335:320]}};

assign grp_fu_983_p0 = {{c[351:336]}};

assign grp_fu_983_p1 = {{b[351:336]}};

assign grp_fu_990_p0 = {{c[367:352]}};

assign grp_fu_990_p1 = {{b[367:352]}};

assign grp_fu_997_p0 = {{c[383:368]}};

assign grp_fu_997_p1 = {{b[383:368]}};

endmodule //lab6_z1
