<!DOCTYPE html>
<html>
<head>
<style>
/* micro reset */
* {
	box-sizing: border-box;
}
html, body, ul {
	padding: 0; margin: 0;
}
body {
	font-family: Helvetica Neue, Helvetica, Arial, sans-serif;
}
.main-header {
	background: #FFF;
	z-index : 5;
}
.header-inner {
	display: table;
	width: 100%;
	max-width: 1100px;
	margin: 0 auto;
	padding: 20px 25px;
}
.header-inner > * {
	display: table-cell;
	vertical-align: middle;
}

.header-nav {
    background-color: #EEEEEE;
	text-align: right;
}
.header-nav ul,
.header-nav li {
	display: inline;
	list-style: none;
}
.header-nav a {
	position: relative;
	display: inline-block;
	padding: 8px 20px;
	vertical-align: middle;
	font-weight: 300; /* between regular and light */
	letter-spacing: 0.025em;
	color: inherit;
	text-decoration: none;
}
.header-nav a:after {
	content: "";
	position: absolute;
	bottom: 0; right: 20px; left: 20px;
	height: 2px;
	background-color: #B13C2E;

	/* for animation */
	opacity: 0;
	transform: translateY(5px);
	transition: all .4s;
}
.header-nav a:hover:after,
.header-nav a:focus:after {
	opacity: .6;
	bottom: 0;
	transform: translateY(0);
}
.header-nav a:focus {
	outline: none; /* I can do it because I already have a style for that */
}

/* When navbar is stuck */
.nav-is-stuck .main-header {
	position: sticky; 
}
.nav-is-stuck .main-header {
	position: fixed;
	top: 0; left: 0; right: 0;
	box-shadow: 0 1px 4px rgba(0,0,0,.15);
	-webkit-box-shadow: 0 1px 4px rgba(0,0,0,.15);
	-moz-box-shadow: 0 1px 4px rgba(0,0,0,.15);
	animation: stickAnim .3s;
}

@keyframes stickAnim {
	0% {
		transform: translateY(-86px);
	}
	100% {
		transform: translateY(0);
	}
}

#header {
    margin: 0;
    width: 100%;
    padding-top: 10px;
	padding-bottom: 10px;
    border: 4px;
    border-bottom-style: solid;
    border-bottom-color: #000000;
    text-align: center;
    background-color: #88047a;
    font-family: "Helvetica";
    font-size: 2.0em;
    color: #ffffff;
}

.timestamp {
   font-family: "Helvetica";
   font-size: 0.5em;
}

#footer {
    margin: 0;
    width: 100%;
    border: 1px;
    border-top-style: solid;
    border-top-color: #bfbfbf;
    text-align: center;
    font-family: "Helvetica";
    font-size: 1.0em;
    color: #000000;
}
#all {
    //display: table;
    margin: 0;
}
row {
    display: table-row;
    margin: 0;
}

#content {
    display : table-cell;
    margin: 0;
    border: 1px;
//    border-left-style: solid;
//    border-left-color: #bfbfbf;
//    border-right-style: solid;
//    border-right-color: #bfbfbf;
    background-color: #ffffff;
    font-family: "courier";
    font-size: 14px;
	padding-top: 5px;
    padding-bottom: 50px;
}
.contentview {
    padding-left: 30px;
    padding-right: 30px;
    margin-bottom: 80px;
}

.contenttitle-container {
    display: block;
    position: relative;
}
.contenttitle-container:after {
  position: absolute;
  content: "";
  width: 100%;
  bottom: -4px;
  left: 0;
  border-bottom: 5px solid #000;
  z-index: 1;
}

.contenttitle {
    position: relative;
    display: inline-block;
    background-color: #000000;
	border-top-right-radius : 15px;
    color: #ffffff;
    font-family: "Helvetica";
    font-size: 30px;
    padding: 12px;
	padding-right: 30px;
	z-index: 0;
}

.contenttitle:after {
  position: absolute;
  bottom: 0px;
  width: 15px;
  height: 15px;
  content: " ";
  right: -15px;
  border: 1px solid #000;
  border-bottom-left-radius: 15px;
  border-width: 0 0 1px 1px;
  box-shadow: -4px 4px 0 #000;
  -webkit-box-shadow: -4px 4px 0 #000;
  -moz-box-shadow: -4px 4px 0 #000;
}

.contenttitle-nav {
   positive: fixed;
   display: inline-block;
   float: right;
   top: 5%;
   right: 5%;
   width : 100px;
   height: 30px;
}

.atocview {
    text-decoration: none;
    color: #ffffff;
	background-color : #EEEEEE;
    font-family: "Helvetica";
    font-size: 22px;
}
.atoctitle0 {
    text-decoration: none;
    padding-left: 20px;
    color: #1f1f7f;
	background-color : #EEEEEE;
    font-family: "Helvetica";
    font-size: 20px;
}
.atoctitle1 {
    text-decoration: none;
    padding-left: 60px;
    color: #7f7f1f;
	background-color : #FFFFFF;
    font-family: "Helvetica";
    font-size: 18px;
}
h1 {
    /*color: #1f1f7f;*/
	color: #000000;
    font-family: "Helvetica";
}
h2 {
    color: #555555;
    font-family: "Helvetica";
}
.toctableview {
    background-color: #000000;
    padding: 3px;
    padding-left: 10px;
    padding-top: 8px;
    padding-bottom: 8px;
}
.toctable {
    border: 1px;
    border-style: solid;
    margin: 8px;
    border-inline-start-color: #bfbfbf;
    border-inline-end-color: #bfbfbf;
    border-block-start-color: #bfbfbf;
    border-block-end-color: #bfbfbf;
    margin-bottom: 20px;
}
.glogtable {
    border: 1px;
    margin: 8px;
    border-style: solid;
    background-color: #efefef;
    border-collapse: collapse;
}
.glogtable th {
    border: 1px solid #000000;
	color: #FFFFFF;
	background-color: #88047a;
    padding: 2px;
    text-align: right;
    font-family: "Helvetica";
}
.glogtable td {
    border: 1px;
    border-style: solid;
    padding: 2px;
    text-align: right;
}

#menu, #menu ul {
    padding: 0;
    margin: 0;
    list-style: none;
}
#menu {
    margin-top: 10px;
    text-align: left;
}
#menu li {
    display: inline-block;
}
#menu ul li {
    display: inherit;
}
#menu a {
    text-decoration: none;
    display: block;
	color:#000;
}
#menu ul {
    position: absolute;
    left: -999em;
    text-align: left;
    z-index: 1000;
}
#menu li:hover ul {
    left: auto;
}
</style>
<title>Performance diagnostic profiler</title>
</head>
<body>
<div id="header" class="main-header">
<div>backend_default [ ZS5 ]<span class="timestamp">&nbsp;Wed 14 May 2025 09:28:11 PM EEST</span></div>
<nav>
<!-- toc -->
<ul id="menu" class="header-nav">
<li><a href="#view0" class="atocview">Performance</a><ul>
<li><a href="#anchor_0" class="atoctitle0">Timing Analysis</a></li>
<li><a href="#anchor_1" class="atoctitle1">Driver clock frequency: 5555 kHz</a></li>
<li><a href="#anchor_2" class="atoctitle0">zCore Compilation : Part_0</a></li>
<li><a href="#anchor_3" class="atoctitle1">Final resource utilization and IO cut by FPGA</a></li>
<li><a href="#anchor_4" class="atoctitle0">Routing paths</a></li>
<li><a href="#anchor_5" class="atoctitle0">Place and Route System</a></li>
<li><a href="#anchor_6" class="atoctitle1">Resource utilization and IO cut after routing</a></li>
</ul></li>

<li><a href="#view1" class="atocview">Target</a><ul>
<li><a href="#anchor_7" class="atoctitle0">System Compilation</a></li>
<li><a href="#anchor_8" class="atoctitle1">Size</a></li>
<li><a href="#anchor_9" class="atoctitle1">Hardware Configuration</a></li>
<li><a href="#anchor_10" class="atoctitle0">System compilation</a></li>
<li><a href="#anchor_11" class="atoctitle1">Design size estimation</a></li>
<li><a href="#anchor_12" class="atoctitle0">zCore Compilation : Part_0</a></li>
<li><a href="#anchor_13" class="atoctitle1">Size</a></li>
</ul></li>

<li><a href="#view2" class="atocview">Design</a><ul>
<li><a href="#anchor_14" class="atoctitle0">Synthesis</a></li>
<li><a href="#anchor_15" class="atoctitle1">Top 10 (ordered by reg)</a></li>
<li><a href="#anchor_16" class="atoctitle1">Top 10 (ordered by lut)</a></li>
<li><a href="#anchor_17" class="atoctitle1">Top 10 (ordered by IO)</a></li>
<li><a href="#anchor_18" class="atoctitle0">Memories</a></li>
<li><a href="#anchor_19" class="atoctitle1">Memory types</a></li>
<li><a href="#anchor_20" class="atoctitle0">System Compilation</a></li>
<li><a href="#anchor_21" class="atoctitle1">Statistics</a></li>
<li><a href="#anchor_22" class="atoctitle1">Size</a></li>
</ul></li>

<li><a href="#view3" class="atocview">Optimization</a><ul>
<li><a href="#anchor_23" class="atoctitle0">System compilation</a></li>
<li><a href="#anchor_24" class="atoctitle1">Global compilation options</a></li>
<li><a href="#anchor_25" class="atoctitle1">Logic optimization options</a></li>
<li><a href="#anchor_26" class="atoctitle1">Target</a></li>
<li><a href="#anchor_27" class="atoctitle0">zCore Compilation : Part_0</a></li>
<li><a href="#anchor_28" class="atoctitle1">Partitioning</a></li>
<li><a href="#anchor_29" class="atoctitle0">Route System</a></li>
<li><a href="#anchor_30" class="atoctitle0">Timing analysis</a></li>
</ul></li>

<li><a href="#view4" class="atocview">Clock</a><ul>
<li><a href="#anchor_31" class="atoctitle0">System compilation</a></li>
<li><a href="#anchor_32" class="atoctitle1">Clock path analysis</a></li>
<li><a href="#anchor_33" class="atoctitle0">zCore Compilation : Part_0</a></li>
<li><a href="#anchor_34" class="atoctitle1">Clock localization</a></li>
</ul></li>

<li><a href="#view5" class="atocview">Memory</a><ul>
<li><a href="#anchor_35" class="atoctitle0">ZRM : Part_0</a></li>
<li><a href="#anchor_36" class="atoctitle1">Top 10 (ordered by size)</a></li>
<li><a href="#anchor_37" class="atoctitle1">Top 10 (ordered by number of ports)</a></li>
</ul></li>

<li><a href="#view6" class="atocview">Partitioning</a><ul>
<li><a href="#anchor_38" class="atoctitle0">zCore Compilation : Part_0</a></li>
<li><a href="#anchor_39" class="atoctitle1">Resource utilization and IO cut by FPGA</a></li>
</ul></li>

<li><a href="#view7" class="atocview">Compile profile</a><ul>
<li><a href="#anchor_40" class="atoctitle0">Compilation Summary</a></li>
<li><a href="#anchor_41" class="atoctitle0">Compile time with delay (slot and grid)</a></li>
<li><a href="#anchor_42" class="atoctitle0">Compile time without delay</a></li>
<li><a href="#anchor_43" class="atoctitle0">Compilation times per component</a></li>
<li><a href="#anchor_44" class="atoctitle0">Compilation Details per Task Class</a></li>
<li><a href="#anchor_45" class="atoctitle0">Main Compilation Stages</a></li>
<li><a href="#anchor_46" class="atoctitle1">Front End Stages</a></li>
<li><a href="#anchor_47" class="atoctitle1">Synthesis Waiting for slot distribution</a></li>
<li><a href="#anchor_48" class="atoctitle1">Top 10 Synthesis Bundles</a></li>
<li><a href="#anchor_49" class="atoctitle1">Back-end Stages</a></li>
<li><a href="#anchor_50" class="atoctitle1">Top 5 zCore</a></li>
<li><a href="#anchor_51" class="atoctitle1">Top 10 FPGAs</a></li>
<li><a href="#anchor_52" class="atoctitle0">FPGA important times</a></li>
<li><a href="#anchor_53" class="atoctitle0">FPGA Winner Details</a></li>
<li><a href="#anchor_54" class="atoctitle0">Hosts</a></li>
<li><a href="#anchor_55" class="atoctitle0">Memory usage</a></li>
<li><a href="#anchor_56" class="atoctitle0">Job queue memory analysis</a></li>
<li><a href="#anchor_57" class="atoctitle0">Grid Delay</a></li>
<li><a href="#anchor_58" class="atoctitle0">Grid Delay Per Job Queue</a></li>
<li><a href="#anchor_59" class="atoctitle0">Memory usage over time</a></li>
</ul></li>

<li><a href="#view8" class="atocview">Incremental compile</a><ul>
<li><a href="#anchor_60" class="atoctitle0">Incremental Command Usage</a></li>
<li><a href="#anchor_61" class="atoctitle0">zTopBuild Stage Status</a></li>
<li><a href="#anchor_62" class="atoctitle0">zCoreBuild Stage Status</a></li>
<li><a href="#anchor_63" class="atoctitle0">zPar Stage Status</a></li>
<li><a href="#anchor_64" class="atoctitle0">Vivado Stage Status</a></li>
<li><a href="#anchor_65" class="atoctitle0">Run based status</a></li>
<li><a href="#anchor_66" class="atoctitle1">zCoreBuild Status</a></li>
<li><a href="#anchor_67" class="atoctitle1">zPar Status</a></li>
<li><a href="#anchor_68" class="atoctitle1">Vivado FPGA Compile</a></li>
</ul></li>

<li><a href="#view9" class="atocview">Warnings/Errors</a><ul>
<li><a href="#anchor_69" class="atoctitle0">System Compilation</a></li>
<li><a href="#anchor_70" class="atoctitle1">Warning</a></li>
<li><a href="#anchor_71" class="atoctitle0">zCoreCompilation : default</a></li>
<li><a href="#anchor_72" class="atoctitle1">Warning</a></li>
<li><a href="#anchor_73" class="atoctitle0">zCoreCompilation : Part_0</a></li>
<li><a href="#anchor_74" class="atoctitle1">Warning</a></li>
<li><a href="#anchor_75" class="atoctitle0">Place and route system</a></li>
<li><a href="#anchor_76" class="atoctitle1">Warning</a></li>
<li><a href="#anchor_77" class="atoctitle0">TimingDB</a></li>
<li><a href="#anchor_78" class="atoctitle1">Warning</a></li>
</ul></li></ul>

</nav>
</div>

<div id="all">
<div id="row">
<div id="content">
<!-- view Performance -->
<a name="view0" class="contenttitle-container"><div class="contenttitle">Performance</div></a>
<div class="contentview">
<a name="anchor_0"><h1>Timing Analysis</h1></a>
<a name="anchor_1"><h2>Driver clock frequency: 5555 kHz</h2></a>
<br>
&nbsp;&nbsp;&nbsp;Driver clock frequency is limited by routing data paths : 161ns<br>
&nbsp;&nbsp;&nbsp;see Partitioning tab<br>
&nbsp;&nbsp;&nbsp;see <a href="../../../backend_default/zTime_fpga.html">zTime_fpga.html</a><br>
<br>
&nbsp;&nbsp;&nbsp;No inter-fpga filter path found<br>
&nbsp;&nbsp;&nbsp;Max pessimistic delay (clock skew + routing data) is : 161 ns<br>
&nbsp;&nbsp;&nbsp;Critical routing data path delay : 161 ns<br>
&nbsp;&nbsp;&nbsp;. Constant part&nbsp;&nbsp;&nbsp;&nbsp;: 151 ns<br>
&nbsp;&nbsp;&nbsp;. Multiplexed part : 10 ns<br>
&nbsp;&nbsp;&nbsp;Xclock frequency is : 1000 MHz<br>
&nbsp;&nbsp;&nbsp;Longest memory latency is : 164 ns<br>
&nbsp;&nbsp;&nbsp;No fast waveform captures found<br>
&nbsp;&nbsp;&nbsp;Driver clock frequency is constrained at a maximum of 10000kHz (100ns)<br>
<a name="anchor_2"><h1>zCore Compilation : Part_0</h1></a>
<a name="anchor_3"><h2>Final resource utilization and IO cut by FPGA</h2></a>
<br>
 FPGAs after partitioning and clock localization steps.<br>
<br>
 FPGAs after partitioning and clock localization steps.<br>
<table class="glogtable">
<tr><th style="text-align:left">&nbsp;FPGA         &nbsp;</th><th style="text-align:right">&nbsp;             REG&nbsp;</th><th style="text-align:right">&nbsp;(*)MUXF7,8&nbsp;</th><th style="text-align:right">&nbsp;            LUT&nbsp;</th><th style="text-align:right">&nbsp;      RAMLUT&nbsp;</th><th style="text-align:right">&nbsp;                      (**)MUXCY&nbsp;</th><th style="text-align:right">&nbsp;     BRAM&nbsp;</th><th style="text-align:right">&nbsp;   URAM&nbsp;</th><th style="text-align:right">&nbsp;    DSP&nbsp;</th><th style="text-align:right">&nbsp;CUT&nbsp;</th><th style="text-align:right">&nbsp;STATUS&nbsp;</th></tr>
<tr><td style="text-align:left">&nbsp;UNIT0.MOD0.F0&nbsp;</td><td style="text-align:right">&nbsp;  25887 /8171520&nbsp;</td><td style="text-align:right">&nbsp;        20&nbsp;</td><td style="text-align:right">&nbsp; 27025 /4085760&nbsp;</td><td style="text-align:right">&nbsp; 128 /644800&nbsp;</td><td style="text-align:right">&nbsp;   0/lut(0)/lut_no_weighting(0)&nbsp;</td><td style="text-align:right">&nbsp;  2 /2158&nbsp;</td><td style="text-align:right">&nbsp; 0 /320&nbsp;</td><td style="text-align:right">&nbsp;0 /3840&nbsp;</td><td style="text-align:right">&nbsp; 40&nbsp;</td><td style="text-align:right">&nbsp;    OK&nbsp;</td></tr>
<tr><td style="text-align:left">&nbsp;UNIT0.MOD0.F1&nbsp;</td><td style="text-align:right">&nbsp; 317578 /8171520&nbsp;</td><td style="text-align:right">&nbsp;       826&nbsp;</td><td style="text-align:right">&nbsp;398832 /4085760&nbsp;</td><td style="text-align:right">&nbsp; 195 /644800&nbsp;</td><td style="text-align:right">&nbsp;18/lut(18)/lut_no_weighting(18)&nbsp;</td><td style="text-align:right">&nbsp;107 /2158&nbsp;</td><td style="text-align:right">&nbsp;98 /320&nbsp;</td><td style="text-align:right">&nbsp;0 /3840&nbsp;</td><td style="text-align:right">&nbsp; 40&nbsp;</td><td style="text-align:right">&nbsp;    OK&nbsp;</td></tr>
<tr><td style="text-align:left">&nbsp;SUM          &nbsp;</td><td style="text-align:right">&nbsp;343465 /16343040&nbsp;</td><td style="text-align:right">&nbsp;       846&nbsp;</td><td style="text-align:right">&nbsp;425857 /8171520&nbsp;</td><td style="text-align:right">&nbsp;323 /1289600&nbsp;</td><td style="text-align:right">&nbsp;18/lut(18)/lut_no_weighting(18)&nbsp;</td><td style="text-align:right">&nbsp;109 /4316&nbsp;</td><td style="text-align:right">&nbsp;98 /640&nbsp;</td><td style="text-align:right">&nbsp;0 /7680&nbsp;</td><td style="text-align:right">&nbsp; 80&nbsp;</td><td style="text-align:right">&nbsp;    --&nbsp;</td></tr>
</table>
 REG&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: REG count in generated netlists / FPGA capacity. <br>
 (*)MUXF7,8 : MUXF7 and MUXF8 count in generated netlists. A cost of 1 register is associated to each MUXF7 or MUXF8, this <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;additionnal cost is not included in the REG column. <br>
 LUT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: LUT count in generated netlists, including RAMLUTs / FPGA capacity. <br>
 RAMLUT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: RAMLUT count in generated netlists / FPGA capacity. <br>
 (**)MUXCY&nbsp;&nbsp;: MUXCY count in generated netlists. Depending on connectivity, a cost of 1 LUT (modulo lut weighting) is associated <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;to MUXCY, this additionnal cost is not included in the LUT column. <br>
 BRAM&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: Block RAM count in generated netlists / FPGA capacity. <br>
 URAM&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: Block URAM count in generated netlists / FPGA capacity. <br>
 DSP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: DSP count in generated netlists / FPGA capacity. <br>
 CUT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: Number of ports at the interface of the FPGA. <br>
 STATUS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: FPGA capacity and cut status. <br>
<a name="anchor_4"><h1>Routing paths</h1></a>
 Report a maximum of 100 first routing data path(s) <br>
<br>
<table class="glogtable">
<tr><th style="text-align:right">&nbsp; Slack &nbsp;</th><th style="text-align:right">&nbsp;      Required Time &nbsp;</th><th style="text-align:right">&nbsp; Delay &nbsp;</th><th style="text-align:right">&nbsp; Fpga &nbsp;</th><th style="text-align:left">&nbsp; Clock Domain Source &nbsp;</th><th style="text-align:left">&nbsp; Clock Domain Target                         &nbsp;</th><th style="text-align:left">&nbsp;Port Name Source                                                                                              &nbsp;</th><th style="text-align:left">&nbsp;Port Name Target                                                                                                                                                                                                                    &nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;   0 ns&nbsp;</td><td style="text-align:right">&nbsp;161 ns ( 1.0 dvrCk )&nbsp;</td><td style="text-align:right">&nbsp; 161 ns&nbsp;</td><td style="text-align:right">&nbsp;     3&nbsp;</td><td style="text-align:left">&nbsp;0.132783 (posedge)   &nbsp;</td><td style="text-align:left">&nbsp;DRIVERCLOCK (system)                         &nbsp;</td><td style="text-align:left">&nbsp;U0_M0_F1.F01_ts_clkbus_out[6]                                                                                 &nbsp;</td><td style="text-align:left">&nbsp;U0_M0_F1.F01_ts_clkbus_in[5]                                                                                                                                                                                                        &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;   1 ns&nbsp;</td><td style="text-align:right">&nbsp;161 ns ( 1.0 dvrCk )&nbsp;</td><td style="text-align:right">&nbsp; 161 ns&nbsp;</td><td style="text-align:right">&nbsp;     3&nbsp;</td><td style="text-align:left">&nbsp;0.132783 (posedge)   &nbsp;</td><td style="text-align:left">&nbsp;0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)&nbsp;</td><td style="text-align:left">&nbsp;U0_M0_F1.zcbsplt_4615901352719420397                                                                          &nbsp;</td><td style="text-align:left">&nbsp;U0_M0_F1.F01_ts_clkbus_in[8]                                                                                                                                                                                                        &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;   9 ns&nbsp;</td><td style="text-align:right">&nbsp;161 ns ( 1.0 dvrCk )&nbsp;</td><td style="text-align:right">&nbsp; 153 ns&nbsp;</td><td style="text-align:right">&nbsp;     2&nbsp;</td><td style="text-align:left">&nbsp;0.132783 (posedge)   &nbsp;</td><td style="text-align:left">&nbsp;0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)&nbsp;</td><td style="text-align:left">&nbsp;U0_M0_F1.zcbsplt_4615901352719420397                                                                          &nbsp;</td><td style="text-align:left">&nbsp;U0_M0_F0.zcbsplt_4615901352719420397                                                                                                                                                                                                &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;  13 ns&nbsp;</td><td style="text-align:right">&nbsp;161 ns ( 1.0 dvrCk )&nbsp;</td><td style="text-align:right">&nbsp; 148 ns&nbsp;</td><td style="text-align:right">&nbsp;     2&nbsp;</td><td style="text-align:left">&nbsp;0.132783 (posedge)   &nbsp;</td><td style="text-align:left">&nbsp;DRIVERCLOCK (system)                         &nbsp;</td><td style="text-align:left">&nbsp;U0_M0_F1.F01_ts_clkbus_out[6]                                                                                 &nbsp;</td><td style="text-align:left">&nbsp;U0_M0_F0.F01_ts_clkbus_in[6]                                                                                                                                                                                                        &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;  38 ns&nbsp;</td><td style="text-align:right">&nbsp;161 ns ( 1.0 dvrCk )&nbsp;</td><td style="text-align:right">&nbsp; 124 ns&nbsp;</td><td style="text-align:right">&nbsp;     1&nbsp;</td><td style="text-align:left">&nbsp;0.132450 (posedge)   &nbsp;</td><td style="text-align:left">&nbsp;DRIVERCLOCK (system)                         &nbsp;</td><td style="text-align:left">&nbsp;U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       &nbsp;</td><td style="text-align:left">&nbsp;U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_dpi__wrDataFifo_out_port/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/port_snd256_we_i_reg/D&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;  59 ns&nbsp;</td><td style="text-align:right">&nbsp;161 ns ( 1.0 dvrCk )&nbsp;</td><td style="text-align:right">&nbsp; 103 ns&nbsp;</td><td style="text-align:right">&nbsp;     1&nbsp;</td><td style="text-align:left">&nbsp;DRIVERCLOCK (system) &nbsp;</td><td style="text-align:left">&nbsp;0.809619 (posedge)                           &nbsp;</td><td style="text-align:left">&nbsp;U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       &nbsp;</td><td style="text-align:left">&nbsp;U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21116/R                                                                                                                           &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;  60 ns&nbsp;</td><td style="text-align:right">&nbsp;161 ns ( 1.0 dvrCk )&nbsp;</td><td style="text-align:right">&nbsp; 102 ns&nbsp;</td><td style="text-align:right">&nbsp;     1&nbsp;</td><td style="text-align:left">&nbsp;DRIVERCLOCK (system) &nbsp;</td><td style="text-align:left">&nbsp;0.29434 (posedge)                            &nbsp;</td><td style="text-align:left">&nbsp;U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       &nbsp;</td><td style="text-align:left">&nbsp;U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/SDF_Mem_Inst_rw0_fd_posedge/D                                                                                 &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;  61 ns&nbsp;</td><td style="text-align:right">&nbsp;161 ns ( 1.0 dvrCk )&nbsp;</td><td style="text-align:right">&nbsp; 101 ns&nbsp;</td><td style="text-align:right">&nbsp;     1&nbsp;</td><td style="text-align:left">&nbsp;DRIVERCLOCK (system) &nbsp;</td><td style="text-align:left">&nbsp;0.20787 (posedge)                            &nbsp;</td><td style="text-align:left">&nbsp;U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       &nbsp;</td><td style="text-align:left">&nbsp;U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_mst_2/u_cming_ibp_compr/comp_num_gt_1_gen_wdata_chnl_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_cpy_r\[29\]/D                      &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;  62 ns&nbsp;</td><td style="text-align:right">&nbsp;161 ns ( 1.0 dvrCk )&nbsp;</td><td style="text-align:right">&nbsp; 100 ns&nbsp;</td><td style="text-align:right">&nbsp;     1&nbsp;</td><td style="text-align:left">&nbsp;DRIVERCLOCK (system) &nbsp;</td><td style="text-align:left">&nbsp;0.20787 (posedge)                            &nbsp;</td><td style="text-align:left">&nbsp;U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       &nbsp;</td><td style="text-align:left">&nbsp;U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_ibp_buf_inst/u_mss_mem_wr_chnl_bypbuf/u_alb_mss_mem_fifo/fifo_dep_gt_1_rf_r\[0\]\[59\]/CE                                                            &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;  62 ns&nbsp;</td><td style="text-align:right">&nbsp;161 ns ( 1.0 dvrCk )&nbsp;</td><td style="text-align:right">&nbsp; 100 ns&nbsp;</td><td style="text-align:right">&nbsp;     1&nbsp;</td><td style="text-align:left">&nbsp;DRIVERCLOCK (system) &nbsp;</td><td style="text-align:left">&nbsp;0.20787 (posedge)                            &nbsp;</td><td style="text-align:left">&nbsp;U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       &nbsp;</td><td style="text-align:left">&nbsp;U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_mst_2/u_cming_ibp_compr/comp_num_gt_1_gen_wdata_chnl_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[0\]/D                           &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;  62 ns&nbsp;</td><td style="text-align:right">&nbsp;161 ns ( 1.0 dvrCk )&nbsp;</td><td style="text-align:right">&nbsp; 100 ns&nbsp;</td><td style="text-align:right">&nbsp;     1&nbsp;</td><td style="text-align:left">&nbsp;DRIVERCLOCK (system) &nbsp;</td><td style="text-align:left">&nbsp;0.21820 (posedge)                            &nbsp;</td><td style="text-align:left">&nbsp;U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       &nbsp;</td><td style="text-align:left">&nbsp;U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/idw_dbp/u1_bvci_to_axi/fm_cset_rewrite_i_wdata_r\[3\]/D                                                                                                &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; 131 ns&nbsp;</td><td style="text-align:right">&nbsp;161 ns ( 1.0 dvrCk )&nbsp;</td><td style="text-align:right">&nbsp;  30 ns&nbsp;</td><td style="text-align:right">&nbsp;     1&nbsp;</td><td style="text-align:left">&nbsp;DRIVERCLOCK (system) &nbsp;</td><td style="text-align:left">&nbsp;DRIVERCLOCK (system)                         &nbsp;</td><td style="text-align:left">&nbsp;U0/M0/F00/design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_bus/mmcme4_base/CLKOUT1&nbsp;</td><td style="text-align:left">&nbsp;U0/M0/F00/design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[41\]/D                                                                                                          &nbsp;</td></tr>
</table>
 A total of 12 inter-fpga path(s) displayed<br>
<br>
 Report a maximum of 50 first different delay(s) <br>
<table class="glogtable">
<tr><th style="text-align:right">&nbsp; Delay     &nbsp;</th><th style="text-align:left">&nbsp; Paths     &nbsp;</th><th style="text-align:left">&nbsp; Max Fpga  &nbsp;</th><th style="text-align:left">&nbsp; Max Hop   &nbsp;</th><th style="text-align:right">&nbsp; Max Async &nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;    161 ns &nbsp;</td><td style="text-align:left">&nbsp;         2 &nbsp;</td><td style="text-align:left">&nbsp;         3 &nbsp;</td><td style="text-align:left">&nbsp;         0 &nbsp;</td><td style="text-align:right">&nbsp;         1 &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    153 ns &nbsp;</td><td style="text-align:left">&nbsp;         1 &nbsp;</td><td style="text-align:left">&nbsp;         2 &nbsp;</td><td style="text-align:left">&nbsp;         0 &nbsp;</td><td style="text-align:right">&nbsp;         0 &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    148 ns &nbsp;</td><td style="text-align:left">&nbsp;         1 &nbsp;</td><td style="text-align:left">&nbsp;         2 &nbsp;</td><td style="text-align:left">&nbsp;         0 &nbsp;</td><td style="text-align:right">&nbsp;         0 &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    124 ns &nbsp;</td><td style="text-align:left">&nbsp;         1 &nbsp;</td><td style="text-align:left">&nbsp;         1 &nbsp;</td><td style="text-align:left">&nbsp;         0 &nbsp;</td><td style="text-align:right">&nbsp;         0 &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    103 ns &nbsp;</td><td style="text-align:left">&nbsp;         1 &nbsp;</td><td style="text-align:left">&nbsp;         1 &nbsp;</td><td style="text-align:left">&nbsp;         0 &nbsp;</td><td style="text-align:right">&nbsp;         0 &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    102 ns &nbsp;</td><td style="text-align:left">&nbsp;         1 &nbsp;</td><td style="text-align:left">&nbsp;         1 &nbsp;</td><td style="text-align:left">&nbsp;         0 &nbsp;</td><td style="text-align:right">&nbsp;         0 &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    101 ns &nbsp;</td><td style="text-align:left">&nbsp;         1 &nbsp;</td><td style="text-align:left">&nbsp;         1 &nbsp;</td><td style="text-align:left">&nbsp;         0 &nbsp;</td><td style="text-align:right">&nbsp;         0 &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    100 ns &nbsp;</td><td style="text-align:left">&nbsp;         4 &nbsp;</td><td style="text-align:left">&nbsp;         1 &nbsp;</td><td style="text-align:left">&nbsp;         0 &nbsp;</td><td style="text-align:right">&nbsp;         0 &nbsp;</td></tr>
</table>
 A total of 8 different delay(s) displayed<br>
<br>
 Histogram with a maximum of 50 first different delay(s) <br>
<table class="glogtable">
<tr><th style="text-align:left">&nbsp; Delay               &nbsp;</th><th style="text-align:left">&nbsp; Paths                                            &nbsp;</th></tr>
<tr><td style="text-align:left">&nbsp; [  100 ns:  115 ns] &nbsp;</td><td style="text-align:left">&nbsp;---------------------------------------->        7&nbsp;</td></tr>
<tr><td style="text-align:left">&nbsp; ]  115 ns:  130 ns] &nbsp;</td><td style="text-align:left">&nbsp;----->                                           1&nbsp;</td></tr>
<tr><td style="text-align:left">&nbsp; ]  130 ns:  145 ns] &nbsp;</td><td style="text-align:left">&nbsp;                                                  &nbsp;</td></tr>
<tr><td style="text-align:left">&nbsp; ]  145 ns:  161 ns[ &nbsp;</td><td style="text-align:left">&nbsp;---------------------->                          4&nbsp;</td></tr>
</table>
 A total of 8 different delay(s) encountered<br>
<br>
<a name="anchor_5"><h1>Place and Route System</h1></a>
<a name="anchor_6"><h2>Resource utilization and IO cut after routing</h2></a>
 Design matrix after routing (U0_M0)<br>
<table class="glogtable">
<tr><th style="text-align:right">&nbsp;       &nbsp;</th><th style="text-align:right">&nbsp;    F00&nbsp;</th><th style="text-align:right">&nbsp;    F01&nbsp;</th><th style="text-align:right">&nbsp;    F02&nbsp;</th><th style="text-align:right">&nbsp;    F03&nbsp;</th><th style="text-align:right">&nbsp;    F04&nbsp;</th><th style="text-align:right">&nbsp;    F05&nbsp;</th><th style="text-align:right">&nbsp;    F06&nbsp;</th><th style="text-align:right">&nbsp;    F07&nbsp;</th><th style="text-align:right">&nbsp;    F08&nbsp;</th><th style="text-align:right">&nbsp;    F09&nbsp;</th><th style="text-align:right">&nbsp;    F10&nbsp;</th><th style="text-align:right">&nbsp;    F11&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;    F00&nbsp;</td><td style="text-align:right">&nbsp;      -&nbsp;</td><td style="text-align:right">&nbsp;     40&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    F01&nbsp;</td><td style="text-align:right">&nbsp;     40&nbsp;</td><td style="text-align:right">&nbsp;      -&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    F02&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      -&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    F03&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      -&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    F04&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      -&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    F05&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      -&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    F06&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      -&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    F07&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      -&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    F08&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      -&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    F09&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      -&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    F10&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      -&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    F11&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      -&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    Sum&nbsp;</td><td style="text-align:right">&nbsp;     40&nbsp;</td><td style="text-align:right">&nbsp;     40&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    Sum&nbsp;</td><td style="text-align:right">&nbsp;     40&nbsp;</td><td style="text-align:right">&nbsp;     40&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td><td style="text-align:right">&nbsp;      .&nbsp;</td></tr>
</table>
 Maximum xDR per component:<br>
<table class="glogtable">
<tr><th style="text-align:left">&nbsp;            &nbsp;</th><th style="text-align:right">&nbsp;   0 &nbsp;</th><th style="text-align:right">&nbsp;   1 &nbsp;</th><th style="text-align:right">&nbsp;   2 &nbsp;</th><th style="text-align:right">&nbsp;   3 &nbsp;</th><th style="text-align:right">&nbsp;   4 &nbsp;</th></tr>
<tr><td style="text-align:left">&nbsp;U0_M0       &nbsp;</td><td style="text-align:right">&nbsp;   1 &nbsp;</td><td style="text-align:right">&nbsp;   1 &nbsp;</td><td style="text-align:right">&nbsp;   - &nbsp;</td><td style="text-align:right">&nbsp;   - &nbsp;</td><td style="text-align:right">&nbsp;   - &nbsp;</td></tr>
<tr><td style="text-align:left">&nbsp;LVDS        &nbsp;</td><td style="text-align:right">&nbsp;   1 &nbsp;</td><td style="text-align:right">&nbsp;   1 &nbsp;</td><td style="text-align:right">&nbsp;   - &nbsp;</td><td style="text-align:right">&nbsp;   - &nbsp;</td><td style="text-align:right">&nbsp;   - &nbsp;</td></tr>
<tr><td style="text-align:left">&nbsp;MGT         &nbsp;</td><td style="text-align:right">&nbsp;   0 &nbsp;</td><td style="text-align:right">&nbsp;   0 &nbsp;</td><td style="text-align:right">&nbsp;   - &nbsp;</td><td style="text-align:right">&nbsp;   - &nbsp;</td><td style="text-align:right">&nbsp;   - &nbsp;</td></tr>
</table>
 Max LVDS Xdr: 1 | Max MGT Xdr: 0<br>
<br>
</div>
<!-- view Target -->
<a name="view1" class="contenttitle-container"><div class="contenttitle">Target</div></a>
<div class="contentview">
<a name="anchor_7"><h1>System Compilation</h1></a>
<a name="anchor_8"><h2>Size</h2></a>
 MODE=virtex8<br>
 MODE=vu19<br>
 Chosen part reference for resource evaluation is Ultrascale+ xcvu19p-fsva3824-1-e .<br>
 System size : 48 FPGA<br>
<br>
<table class="glogtable">
<tr><th style="text-align:left">&nbsp;                            &nbsp;</th><th style="text-align:right">&nbsp;   REG&nbsp;</th><th style="text-align:right">&nbsp;   LUT&nbsp;</th><th style="text-align:right">&nbsp;RAMLUT&nbsp;</th><th style="text-align:right">&nbsp;  LUT6&nbsp;</th><th style="text-align:right">&nbsp; MUXCY&nbsp;</th><th style="text-align:right">&nbsp; BRAM&nbsp;</th><th style="text-align:right">&nbsp;URAM&nbsp;</th><th style="text-align:right">&nbsp;  DSP&nbsp;</th><th style="text-align:right">&nbsp;  QIWC&nbsp;</th></tr>
<tr><td style="text-align:left">&nbsp;VIRTEX8 UltraScale+ (FPGA)  &nbsp;</td><td style="text-align:right">&nbsp;8,172K&nbsp;</td><td style="text-align:right">&nbsp;4,086K&nbsp;</td><td style="text-align:right">&nbsp;  645K&nbsp;</td><td style="text-align:right">&nbsp;4,086K&nbsp;</td><td style="text-align:right">&nbsp;4,086K&nbsp;</td><td style="text-align:right">&nbsp;2,158&nbsp;</td><td style="text-align:right">&nbsp; 320&nbsp;</td><td style="text-align:right">&nbsp;3,840&nbsp;</td><td style="text-align:right">&nbsp;1,049K&nbsp;</td></tr>
<tr><td style="text-align:left">&nbsp;VIRTEX8 UltraScale+ (System)&nbsp;</td><td style="text-align:right">&nbsp;  392M&nbsp;</td><td style="text-align:right">&nbsp;  196M&nbsp;</td><td style="text-align:right">&nbsp;   31M&nbsp;</td><td style="text-align:right">&nbsp;  196M&nbsp;</td><td style="text-align:right">&nbsp;  196M&nbsp;</td><td style="text-align:right">&nbsp; 104K&nbsp;</td><td style="text-align:right">&nbsp; 15K&nbsp;</td><td style="text-align:right">&nbsp; 184K&nbsp;</td><td style="text-align:right">&nbsp;   50M&nbsp;</td></tr>
</table>
 Number of hardware modules requested to map the design : 1.<br>
<a name="anchor_9"><h2>Hardware Configuration</h2></a>
<table class="glogtable">
<tr><th style="text-align:left">&nbsp; Name  &nbsp;</th><th style="text-align:left">&nbsp; Module                   &nbsp;</th></tr>
<tr><td style="text-align:left">&nbsp; U0.M0 &nbsp;</td><td style="text-align:left">&nbsp;        zs5_vup_12c_19_v2 &nbsp;</td></tr>
</table>
<a name="anchor_10"><h1>System compilation</h1></a>
<a name="anchor_11"><h2>Design size estimation</h2></a>
Design size estimation (only used resources are reported here)<br>
<table class="glogtable">
<tr><th style="text-align:right">&nbsp;Resource usage                     &nbsp;</th><th style="text-align:left">&nbsp;LUT &nbsp;</th><th style="text-align:left">&nbsp;LUT6  &nbsp;</th><th style="text-align:left">&nbsp;RAM &nbsp;</th><th style="text-align:left">&nbsp;URAM &nbsp;</th><th style="text-align:left">&nbsp;REG &nbsp;</th><th style="text-align:left">&nbsp;RAMLUT&nbsp;</th><th style="text-align:left">&nbsp;FWC_IP_BITS&nbsp;</th><th style="text-align:left">&nbsp;QIWC_IP_BITS&nbsp;</th><th style="text-align:left">&nbsp;ZCEI_MESSAGE_INPUT&nbsp;</th><th style="text-align:left">&nbsp;ZCEI_MESSAGE_OUTPUT&nbsp;</th><th style="text-align:left">&nbsp;ZRM_SLOTS&nbsp;</th><th style="text-align:left">&nbsp;ZRM_PORTS&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;Estimated size of the design       &nbsp;</td><td style="text-align:left">&nbsp;398K&nbsp;</td><td style="text-align:left">&nbsp;109K  &nbsp;</td><td style="text-align:left">&nbsp;141 &nbsp;</td><td style="text-align:left">&nbsp;98   &nbsp;</td><td style="text-align:left">&nbsp;381K&nbsp;</td><td style="text-align:left">&nbsp;46K   &nbsp;</td><td style="text-align:left">&nbsp;834        &nbsp;</td><td style="text-align:left">&nbsp;117K        &nbsp;</td><td style="text-align:left">&nbsp;237               &nbsp;</td><td style="text-align:left">&nbsp;78                 &nbsp;</td><td style="text-align:left">&nbsp;33K      &nbsp;</td><td style="text-align:left">&nbsp;1        &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Memory logic of the design         &nbsp;</td><td style="text-align:left">&nbsp;86K &nbsp;</td><td style="text-align:left">&nbsp;1,440 &nbsp;</td><td style="text-align:left">&nbsp;119 &nbsp;</td><td style="text-align:left">&nbsp;98   &nbsp;</td><td style="text-align:left">&nbsp;93K &nbsp;</td><td style="text-align:left">&nbsp;0     &nbsp;</td><td style="text-align:left">&nbsp;0          &nbsp;</td><td style="text-align:left">&nbsp;0           &nbsp;</td><td style="text-align:left">&nbsp;0                 &nbsp;</td><td style="text-align:left">&nbsp;0                  &nbsp;</td><td style="text-align:left">&nbsp;33K      &nbsp;</td><td style="text-align:left">&nbsp;1        &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Board size with user fill-rates    &nbsp;</td><td style="text-align:left">&nbsp;15M &nbsp;</td><td style="text-align:left">&nbsp;9,806K&nbsp;</td><td style="text-align:left">&nbsp;15K &nbsp;</td><td style="text-align:left">&nbsp;1,536&nbsp;</td><td style="text-align:left">&nbsp;22M &nbsp;</td><td style="text-align:left">&nbsp;1,934K&nbsp;</td><td style="text-align:left">&nbsp;1,371K     &nbsp;</td><td style="text-align:left">&nbsp;7,550K      &nbsp;</td><td style="text-align:left">&nbsp;5,832             &nbsp;</td><td style="text-align:left">&nbsp;5,832              &nbsp;</td><td style="text-align:left">&nbsp;655K     &nbsp;</td><td style="text-align:left">&nbsp;96       &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Computed, Min fit   -> For 1 boards&nbsp;</td><td style="text-align:left">&nbsp;2.7%&nbsp;</td><td style="text-align:left">&nbsp;1.1%  &nbsp;</td><td style="text-align:left">&nbsp;0.9%&nbsp;</td><td style="text-align:left">&nbsp;6.4% &nbsp;</td><td style="text-align:left">&nbsp;1.8%&nbsp;</td><td style="text-align:left">&nbsp;2.4%  &nbsp;</td><td style="text-align:left">&nbsp;0.1%       &nbsp;</td><td style="text-align:left">&nbsp;1.5%        &nbsp;</td><td style="text-align:left">&nbsp;4.1%              &nbsp;</td><td style="text-align:left">&nbsp;1.3%               &nbsp;</td><td style="text-align:left">&nbsp;5.0%     &nbsp;</td><td style="text-align:left">&nbsp;1.0%     &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;                    -> For 2 boards&nbsp;</td><td style="text-align:left">&nbsp;1.4%&nbsp;</td><td style="text-align:left">&nbsp;0.6%  &nbsp;</td><td style="text-align:left">&nbsp;0.5%&nbsp;</td><td style="text-align:left">&nbsp;3.2% &nbsp;</td><td style="text-align:left">&nbsp;0.9%&nbsp;</td><td style="text-align:left">&nbsp;1.2%  &nbsp;</td><td style="text-align:left">&nbsp;0.0%       &nbsp;</td><td style="text-align:left">&nbsp;0.8%        &nbsp;</td><td style="text-align:left">&nbsp;2.0%              &nbsp;</td><td style="text-align:left">&nbsp;0.7%               &nbsp;</td><td style="text-align:left">&nbsp;2.5%     &nbsp;</td><td style="text-align:left">&nbsp;0.5%     &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;                    -> For 3 boards&nbsp;</td><td style="text-align:left">&nbsp;0.9%&nbsp;</td><td style="text-align:left">&nbsp;0.4%  &nbsp;</td><td style="text-align:left">&nbsp;0.3%&nbsp;</td><td style="text-align:left">&nbsp;2.1% &nbsp;</td><td style="text-align:left">&nbsp;0.6%&nbsp;</td><td style="text-align:left">&nbsp;0.8%  &nbsp;</td><td style="text-align:left">&nbsp;0.0%       &nbsp;</td><td style="text-align:left">&nbsp;0.5%        &nbsp;</td><td style="text-align:left">&nbsp;1.4%              &nbsp;</td><td style="text-align:left">&nbsp;0.4%               &nbsp;</td><td style="text-align:left">&nbsp;1.7%     &nbsp;</td><td style="text-align:left">&nbsp;0.3%     &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;                    -> For 4 boards&nbsp;</td><td style="text-align:left">&nbsp;0.7%&nbsp;</td><td style="text-align:left">&nbsp;0.3%  &nbsp;</td><td style="text-align:left">&nbsp;0.2%&nbsp;</td><td style="text-align:left">&nbsp;1.6% &nbsp;</td><td style="text-align:left">&nbsp;0.4%&nbsp;</td><td style="text-align:left">&nbsp;0.6%  &nbsp;</td><td style="text-align:left">&nbsp;0.0%       &nbsp;</td><td style="text-align:left">&nbsp;0.4%        &nbsp;</td><td style="text-align:left">&nbsp;1.0%              &nbsp;</td><td style="text-align:left">&nbsp;0.3%               &nbsp;</td><td style="text-align:left">&nbsp;1.2%     &nbsp;</td><td style="text-align:left">&nbsp;0.3%     &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;                    -> For 5 boards&nbsp;</td><td style="text-align:left">&nbsp;0.5%&nbsp;</td><td style="text-align:left">&nbsp;0.2%  &nbsp;</td><td style="text-align:left">&nbsp;0.2%&nbsp;</td><td style="text-align:left">&nbsp;1.3% &nbsp;</td><td style="text-align:left">&nbsp;0.4%&nbsp;</td><td style="text-align:left">&nbsp;0.5%  &nbsp;</td><td style="text-align:left">&nbsp;0.0%       &nbsp;</td><td style="text-align:left">&nbsp;0.3%        &nbsp;</td><td style="text-align:left">&nbsp;0.8%              &nbsp;</td><td style="text-align:left">&nbsp;0.3%               &nbsp;</td><td style="text-align:left">&nbsp;1.0%     &nbsp;</td><td style="text-align:left">&nbsp;0.2%     &nbsp;</td></tr>
</table>
Design size estimation, utilization computed (with recommended filling rates)<br>
<table class="glogtable">
<tr><th style="text-align:left">&nbsp;Resource usage                              &nbsp;</th><th style="text-align:left">&nbsp;LUT &nbsp;</th><th style="text-align:left">&nbsp;RAM &nbsp;</th><th style="text-align:left">&nbsp;URAM &nbsp;</th><th style="text-align:left">&nbsp;REG &nbsp;</th><th style="text-align:left">&nbsp;RAMLUT&nbsp;</th><th style="text-align:left">&nbsp;FWC_IP_BITS&nbsp;</th><th style="text-align:left">&nbsp;QIWC_IP_BITS&nbsp;</th></tr>
<tr><td style="text-align:left">&nbsp;Estimated size of the design                &nbsp;</td><td style="text-align:left">&nbsp;398K&nbsp;</td><td style="text-align:left">&nbsp;141 &nbsp;</td><td style="text-align:left">&nbsp;98   &nbsp;</td><td style="text-align:left">&nbsp;381K&nbsp;</td><td style="text-align:left">&nbsp;46K   &nbsp;</td><td style="text-align:left">&nbsp;834        &nbsp;</td><td style="text-align:left">&nbsp;117K        &nbsp;</td></tr>
<tr><td style="text-align:left">&nbsp;Memory logic of the design                  &nbsp;</td><td style="text-align:left">&nbsp;86K &nbsp;</td><td style="text-align:left">&nbsp;119 &nbsp;</td><td style="text-align:left">&nbsp;98   &nbsp;</td><td style="text-align:left">&nbsp;93K &nbsp;</td><td style="text-align:left">&nbsp;0     &nbsp;</td><td style="text-align:left">&nbsp;0          &nbsp;</td><td style="text-align:left">&nbsp;0           &nbsp;</td></tr>
<tr><td style="text-align:left">&nbsp;Board size with recommended fill rates      &nbsp;</td><td style="text-align:left">&nbsp;25M &nbsp;</td><td style="text-align:left">&nbsp;15K &nbsp;</td><td style="text-align:left">&nbsp;1,536&nbsp;</td><td style="text-align:left">&nbsp;22M &nbsp;</td><td style="text-align:left">&nbsp;1,934K&nbsp;</td><td style="text-align:left">&nbsp;1,371K     &nbsp;</td><td style="text-align:left">&nbsp;7,550K      &nbsp;</td></tr>
<tr><td style="text-align:left">&nbsp;Computed, recommended min fit-> For 1 boards&nbsp;</td><td style="text-align:left">&nbsp;1.6%&nbsp;</td><td style="text-align:left">&nbsp;0.9%&nbsp;</td><td style="text-align:left">&nbsp;6.4% &nbsp;</td><td style="text-align:left">&nbsp;1.8%&nbsp;</td><td style="text-align:left">&nbsp;2.4%  &nbsp;</td><td style="text-align:left">&nbsp;0.1%       &nbsp;</td><td style="text-align:left">&nbsp;1.5%        &nbsp;</td></tr>
<tr><td style="text-align:left">&nbsp;                    -> For 2 boards         &nbsp;</td><td style="text-align:left">&nbsp;0.8%&nbsp;</td><td style="text-align:left">&nbsp;0.5%&nbsp;</td><td style="text-align:left">&nbsp;3.2% &nbsp;</td><td style="text-align:left">&nbsp;0.9%&nbsp;</td><td style="text-align:left">&nbsp;1.2%  &nbsp;</td><td style="text-align:left">&nbsp;0.0%       &nbsp;</td><td style="text-align:left">&nbsp;0.8%        &nbsp;</td></tr>
<tr><td style="text-align:left">&nbsp;                    -> For 3 boards         &nbsp;</td><td style="text-align:left">&nbsp;0.5%&nbsp;</td><td style="text-align:left">&nbsp;0.3%&nbsp;</td><td style="text-align:left">&nbsp;2.1% &nbsp;</td><td style="text-align:left">&nbsp;0.6%&nbsp;</td><td style="text-align:left">&nbsp;0.8%  &nbsp;</td><td style="text-align:left">&nbsp;0.0%       &nbsp;</td><td style="text-align:left">&nbsp;0.5%        &nbsp;</td></tr>
<tr><td style="text-align:left">&nbsp;                    -> For 4 boards         &nbsp;</td><td style="text-align:left">&nbsp;0.4%&nbsp;</td><td style="text-align:left">&nbsp;0.2%&nbsp;</td><td style="text-align:left">&nbsp;1.6% &nbsp;</td><td style="text-align:left">&nbsp;0.4%&nbsp;</td><td style="text-align:left">&nbsp;0.6%  &nbsp;</td><td style="text-align:left">&nbsp;0.0%       &nbsp;</td><td style="text-align:left">&nbsp;0.4%        &nbsp;</td></tr>
<tr><td style="text-align:left">&nbsp;                    -> For 5 boards         &nbsp;</td><td style="text-align:left">&nbsp;0.3%&nbsp;</td><td style="text-align:left">&nbsp;0.2%&nbsp;</td><td style="text-align:left">&nbsp;1.3% &nbsp;</td><td style="text-align:left">&nbsp;0.4%&nbsp;</td><td style="text-align:left">&nbsp;0.5%  &nbsp;</td><td style="text-align:left">&nbsp;0.0%       &nbsp;</td><td style="text-align:left">&nbsp;0.3%        &nbsp;</td></tr>
</table>
<a name="anchor_12"><h1>zCore Compilation : Part_0</h1></a>
<a name="anchor_13"><h2>Size</h2></a>
 MODE=virtex8<br>
 MODE=vu19<br>
 Chosen part reference for resource evaluation is Ultrascale+ xcvu19p-fsva3824-1-e .<br>
 System size : 12 FPGA<br>
<br>
<table class="glogtable">
<tr><th style="text-align:left">&nbsp;                            &nbsp;</th><th style="text-align:right">&nbsp;   REG&nbsp;</th><th style="text-align:right">&nbsp;   LUT&nbsp;</th><th style="text-align:right">&nbsp;RAMLUT&nbsp;</th><th style="text-align:right">&nbsp;  LUT6&nbsp;</th><th style="text-align:right">&nbsp; MUXCY&nbsp;</th><th style="text-align:right">&nbsp; BRAM&nbsp;</th><th style="text-align:right">&nbsp; URAM&nbsp;</th><th style="text-align:right">&nbsp;  DSP&nbsp;</th><th style="text-align:right">&nbsp;  QIWC&nbsp;</th></tr>
<tr><td style="text-align:left">&nbsp;VIRTEX8 UltraScale+ (FPGA)  &nbsp;</td><td style="text-align:right">&nbsp;8,172K&nbsp;</td><td style="text-align:right">&nbsp;4,086K&nbsp;</td><td style="text-align:right">&nbsp;  645K&nbsp;</td><td style="text-align:right">&nbsp;4,086K&nbsp;</td><td style="text-align:right">&nbsp;4,086K&nbsp;</td><td style="text-align:right">&nbsp;2,158&nbsp;</td><td style="text-align:right">&nbsp;  320&nbsp;</td><td style="text-align:right">&nbsp;3,840&nbsp;</td><td style="text-align:right">&nbsp;1,049K&nbsp;</td></tr>
<tr><td style="text-align:left">&nbsp;VIRTEX8 UltraScale+ (System)&nbsp;</td><td style="text-align:right">&nbsp;   98M&nbsp;</td><td style="text-align:right">&nbsp;   49M&nbsp;</td><td style="text-align:right">&nbsp;7,738K&nbsp;</td><td style="text-align:right">&nbsp;   49M&nbsp;</td><td style="text-align:right">&nbsp;   49M&nbsp;</td><td style="text-align:right">&nbsp;  26K&nbsp;</td><td style="text-align:right">&nbsp;3,840&nbsp;</td><td style="text-align:right">&nbsp;  46K&nbsp;</td><td style="text-align:right">&nbsp;   13M&nbsp;</td></tr>
</table>
</div>
<!-- view Design -->
<a name="view2" class="contenttitle-container"><div class="contenttitle">Design</div></a>
<div class="contentview">
<a name="anchor_14"><h1>Synthesis</h1></a>
<a name="anchor_15"><h2>Top 10 (ordered by reg)</h2></a>
<table class="glogtable">
<tr><th>&nbsp;Reg&nbsp;</th><th>&nbsp;Lut&nbsp;</th><th>&nbsp;IOs&nbsp;</th><th>&nbsp;Name&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;6043&nbsp;</td><td style="text-align:right">&nbsp;2622&nbsp;</td><td style="text-align:right">&nbsp;192&nbsp;</td><td style="text-align:right">&nbsp;zz_Encrypt_7&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;5519&nbsp;</td><td style="text-align:right">&nbsp;2015&nbsp;</td><td style="text-align:right">&nbsp;1236&nbsp;</td><td style="text-align:right">&nbsp;xtor_amba_master_axi3_svs&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;5155&nbsp;</td><td style="text-align:right">&nbsp;5212&nbsp;</td><td style="text-align:right">&nbsp;624&nbsp;</td><td style="text-align:right">&nbsp;zz_Encrypt_9&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;4089&nbsp;</td><td style="text-align:right">&nbsp;271&nbsp;</td><td style="text-align:right">&nbsp;4125&nbsp;</td><td style="text-align:right">&nbsp;zemi3OutPortBuffer_169_4096_24&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;3960&nbsp;</td><td style="text-align:right">&nbsp;6079&nbsp;</td><td style="text-align:right">&nbsp;328&nbsp;</td><td style="text-align:right">&nbsp;alb_mss_perfctrl&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;3840&nbsp;</td><td style="text-align:right">&nbsp;3161&nbsp;</td><td style="text-align:right">&nbsp;688&nbsp;</td><td style="text-align:right">&nbsp;alb_mss_mem_ibp_excl_0000&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;3385&nbsp;</td><td style="text-align:right">&nbsp;864&nbsp;</td><td style="text-align:right">&nbsp;202&nbsp;</td><td style="text-align:right">&nbsp;xtor_t32Jtag_svs&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;3344&nbsp;</td><td style="text-align:right">&nbsp;1116&nbsp;</td><td style="text-align:right">&nbsp;350&nbsp;</td><td style="text-align:right">&nbsp;xtor_amba_slave_axi3_svs&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;2149&nbsp;</td><td style="text-align:right">&nbsp;3563&nbsp;</td><td style="text-align:right">&nbsp;698&nbsp;</td><td style="text-align:right">&nbsp;alb_mss_mem_lat_0000&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;1868&nbsp;</td><td style="text-align:right">&nbsp;343&nbsp;</td><td style="text-align:right">&nbsp;73&nbsp;</td><td style="text-align:right">&nbsp;zz_Encrypt_1&nbsp;</td></tr>
</table>
<a name="anchor_16"><h2>Top 10 (ordered by lut)</h2></a>
<table class="glogtable">
<tr><th>&nbsp;Reg&nbsp;</th><th>&nbsp;Lut&nbsp;</th><th>&nbsp;IOs&nbsp;</th><th>&nbsp;Name&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;3960&nbsp;</td><td style="text-align:right">&nbsp;6079&nbsp;</td><td style="text-align:right">&nbsp;328&nbsp;</td><td style="text-align:right">&nbsp;alb_mss_perfctrl&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;5155&nbsp;</td><td style="text-align:right">&nbsp;5212&nbsp;</td><td style="text-align:right">&nbsp;624&nbsp;</td><td style="text-align:right">&nbsp;zz_Encrypt_9&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;2149&nbsp;</td><td style="text-align:right">&nbsp;3563&nbsp;</td><td style="text-align:right">&nbsp;698&nbsp;</td><td style="text-align:right">&nbsp;alb_mss_mem_lat_0000&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;3840&nbsp;</td><td style="text-align:right">&nbsp;3161&nbsp;</td><td style="text-align:right">&nbsp;688&nbsp;</td><td style="text-align:right">&nbsp;alb_mss_mem_ibp_excl_0000&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;6043&nbsp;</td><td style="text-align:right">&nbsp;2622&nbsp;</td><td style="text-align:right">&nbsp;192&nbsp;</td><td style="text-align:right">&nbsp;zz_Encrypt_7&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;982&nbsp;</td><td style="text-align:right">&nbsp;2381&nbsp;</td><td style="text-align:right">&nbsp;1970&nbsp;</td><td style="text-align:right">&nbsp;rl_csr&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;0&nbsp;</td><td style="text-align:right">&nbsp;2185&nbsp;</td><td style="text-align:right">&nbsp;11641&nbsp;</td><td style="text-align:right">&nbsp;mss_bus_switch_ibp_split_0000_0000&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;640&nbsp;</td><td style="text-align:right">&nbsp;2134&nbsp;</td><td style="text-align:right">&nbsp;208&nbsp;</td><td style="text-align:right">&nbsp;rl_pmp&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;544&nbsp;</td><td style="text-align:right">&nbsp;2073&nbsp;</td><td style="text-align:right">&nbsp;1310&nbsp;</td><td style="text-align:right">&nbsp;mss_bus_switch_ibpw2ibpn_0000&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;714&nbsp;</td><td style="text-align:right">&nbsp;2039&nbsp;</td><td style="text-align:right">&nbsp;199&nbsp;</td><td style="text-align:right">&nbsp;arcv_imsic_clint&nbsp;</td></tr>
</table>
<a name="anchor_17"><h2>Top 10 (ordered by IO)</h2></a>
<table class="glogtable">
<tr><th>&nbsp;Reg&nbsp;</th><th>&nbsp;Lut&nbsp;</th><th>&nbsp;IOs&nbsp;</th><th>&nbsp;Name&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;0&nbsp;</td><td style="text-align:right">&nbsp;2185&nbsp;</td><td style="text-align:right">&nbsp;11641&nbsp;</td><td style="text-align:right">&nbsp;mss_bus_switch_ibp_split_0000_0000&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;0&nbsp;</td><td style="text-align:right">&nbsp;546&nbsp;</td><td style="text-align:right">&nbsp;11632&nbsp;</td><td style="text-align:right">&nbsp;mss_bus_switch_dw512_slv&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;4089&nbsp;</td><td style="text-align:right">&nbsp;271&nbsp;</td><td style="text-align:right">&nbsp;4125&nbsp;</td><td style="text-align:right">&nbsp;zemi3OutPortBuffer_169_4096_24&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;0&nbsp;</td><td style="text-align:right">&nbsp;1170&nbsp;</td><td style="text-align:right">&nbsp;3191&nbsp;</td><td style="text-align:right">&nbsp;alb_mss_fab&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;0&nbsp;</td><td style="text-align:right">&nbsp;87&nbsp;</td><td style="text-align:right">&nbsp;2994&nbsp;</td><td style="text-align:right">&nbsp;alb_mss_bus_switch&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;0&nbsp;</td><td style="text-align:right">&nbsp;10&nbsp;</td><td style="text-align:right">&nbsp;2501&nbsp;</td><td style="text-align:right">&nbsp;alb_mss_fab_slv_axi_buffer_0000&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;5&nbsp;</td><td style="text-align:right">&nbsp;2&nbsp;</td><td style="text-align:right">&nbsp;2500&nbsp;</td><td style="text-align:right">&nbsp;rl_core&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;76&nbsp;</td><td style="text-align:right">&nbsp;333&nbsp;</td><td style="text-align:right">&nbsp;2408&nbsp;</td><td style="text-align:right">&nbsp;alb_mss_fab_axi2ibp_0001&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;0&nbsp;</td><td style="text-align:right">&nbsp;10&nbsp;</td><td style="text-align:right">&nbsp;2378&nbsp;</td><td style="text-align:right">&nbsp;alb_mss_fab_ibp_lat_0000&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;21&nbsp;</td><td style="text-align:right">&nbsp;51&nbsp;</td><td style="text-align:right">&nbsp;2374&nbsp;</td><td style="text-align:right">&nbsp;alb_mss_fab_bus_lat_0000_0000&nbsp;</td></tr>
</table>
<a name="anchor_18"><h1>Memories</h1></a>
<a name="anchor_19"><h2>Memory types</h2></a>
Number of memory types ordered by memory size:<br>
logic: A(ll) C(onst write) F(forced) P(orts too many)<br>
<table class="glogtable">
<tr><th>&nbsp;Size&nbsp;</th><th>&nbsp;Width&nbsp;</th><th>&nbsp;Depth&nbsp;</th><th>&nbsp;Number of singlemem&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;0Mb&nbsp;</td><td style="text-align:right">&nbsp;128&nbsp;</td><td style="text-align:right">&nbsp;0Mb&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;2Kb&nbsp;</td><td style="text-align:right">&nbsp;2&nbsp;</td><td style="text-align:right">&nbsp;1Kb&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;4Kb&nbsp;</td><td style="text-align:right">&nbsp;4&nbsp;</td><td style="text-align:right">&nbsp;1Kb&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;14Kb&nbsp;</td><td style="text-align:right">&nbsp;56&nbsp;</td><td style="text-align:right">&nbsp;256b&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;16Kb&nbsp;</td><td style="text-align:right">&nbsp;16&nbsp;</td><td style="text-align:right">&nbsp;1Kb&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;86Kb&nbsp;</td><td style="text-align:right">&nbsp;86&nbsp;</td><td style="text-align:right">&nbsp;1Kb&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;116Kb&nbsp;</td><td style="text-align:right">&nbsp;116&nbsp;</td><td style="text-align:right">&nbsp;1Kb&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;131Kb&nbsp;</td><td style="text-align:right">&nbsp;131&nbsp;</td><td style="text-align:right">&nbsp;1Kb&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;160Kb&nbsp;</td><td style="text-align:right">&nbsp;80&nbsp;</td><td style="text-align:right">&nbsp;2Kb&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;181Kb&nbsp;</td><td style="text-align:right">&nbsp;181&nbsp;</td><td style="text-align:right">&nbsp;1Kb&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;613Kb&nbsp;</td><td style="text-align:right">&nbsp;613&nbsp;</td><td style="text-align:right">&nbsp;1Kb&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;5Mb&nbsp;</td><td style="text-align:right">&nbsp;40&nbsp;</td><td style="text-align:right">&nbsp;128Kb&nbsp;</td><td style="text-align:right">&nbsp;2&nbsp;</td></tr>
</table>
<a name="anchor_20"><h1>System Compilation</h1></a>
<a name="anchor_21"><h2>Statistics</h2></a>
 1 zviews, 0 sram_trace access, 0 read_port and 0 write_port were inserted, and 0 DVE XMRs were scheduled.<br>
<a name="anchor_22"><h2>Size</h2></a>
More detailed information about design size can be found in <a href="../../../backend_default/zTopBuild_report.html#K5.4.">zTopBuild_report.log, 5.4.Detection of sub-system candidates</a><br>
<br>
</div>
<!-- view Optimization -->
<a name="view3" class="contenttitle-container"><div class="contenttitle">Optimization</div></a>
<div class="contentview">
<a name="anchor_23"><h1>System compilation</h1></a>
<a name="anchor_24"><h2>Global compilation options</h2></a>
<table class="glogtable">
<tr><th style="text-align:right">&nbsp;                     Process&nbsp;</th><th style="text-align:right">&nbsp;   Mode&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;                 Loop report&nbsp;</td><td style="text-align:right">&nbsp;enabled&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;   Clock localization (core)&nbsp;</td><td style="text-align:right">&nbsp;enabled&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;   Clock localization (fpga)&nbsp;</td><td style="text-align:right">&nbsp;enabled&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    Data localization (core)&nbsp;</td><td style="text-align:right">&nbsp;enabled&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;    Data localization (fpga)&nbsp;</td><td style="text-align:right">&nbsp;enabled&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;ac_annotate_neighbord_zcores&nbsp;</td><td style="text-align:right">&nbsp;enabled&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;     ac_annotate_prob_routes&nbsp;</td><td style="text-align:right">&nbsp;enabled&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;        ZRM performance mode&nbsp;</td><td style="text-align:right">&nbsp;enabled&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;                  Fetch mode&nbsp;</td><td style="text-align:right">&nbsp;enabled&nbsp;</td></tr>
</table>
<a name="anchor_25"><h2>Logic optimization options</h2></a>
Logic optimization is enabled (default).<br>
<br>
<table class="glogtable">
<tr><th style="text-align:right">&nbsp;                                           Process&nbsp;</th><th style="text-align:right">&nbsp;             Mode&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;                              Constant propagation&nbsp;</td><td style="text-align:right">&nbsp;enabled (default)&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Constant propagation (through low power instances)&nbsp;</td><td style="text-align:right">&nbsp;          enabled&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;                              Unused logic removal&nbsp;</td><td style="text-align:right">&nbsp;enabled (default)&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;                  Write-only memories optimization&nbsp;</td><td style="text-align:right">&nbsp;enabled (default)&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;                Drop optimizable waveform captures&nbsp;</td><td style="text-align:right">&nbsp;          enabled&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;                 List of kept up-instances modules&nbsp;</td><td style="text-align:right">&nbsp;           <none>&nbsp;</td></tr>
</table>
<a name="anchor_26"><h2>Target</h2></a>
Use module<br>
	U0.M0<br>
<a name="anchor_27"><h1>zCore Compilation : Part_0</h1></a>
<a name="anchor_28"><h2>Partitioning</h2></a>
The partitioner used is : zCorePartitioning.<br>
<a name="anchor_29"><h1>Route System</h1></a>
<table class="glogtable">
<tr><th style="text-align:right">&nbsp;       Process&nbsp;</th><th style="text-align:right">&nbsp;   Mode&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;Routing effort&nbsp;</td><td style="text-align:right">&nbsp;default&nbsp;</td></tr>
</table>
<a name="anchor_30"><h1>Timing analysis</h1></a>
Multicycle paths analysis enabled<br>
<br>
0 false path(s) displayed<br>
</div>
<!-- view Clock -->
<a name="view4" class="contenttitle-container"><div class="contenttitle">Clock</div></a>
<div class="contentview">
<a name="anchor_31"><h1>System compilation</h1></a>
<a name="anchor_32"><h2>Clock path analysis</h2></a>
For the clock path analysis in Verdi, please use the following command in the additional command file of zTopBuild :<br>
- enable rtl_names_save_all<br>
<a name="anchor_33"><h1>zCore Compilation : Part_0</h1></a>
<a name="anchor_34"><h2>Clock localization</h2></a>
 Strategy 1 - full replication strategy has been chosen.<br>
<br>
 IO cut<br>
<table class="glogtable">
<tr><th style="text-align:right">&nbsp;                &nbsp;</th><th style="text-align:right">&nbsp;             U0.M0.F00 &nbsp;</th><th style="text-align:right">&nbsp;             U0.M0.F01 &nbsp;</th><th style="text-align:right">&nbsp;        Core Interface &nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;      U0.M0.F00 &nbsp;</td><td style="text-align:right">&nbsp;                     - &nbsp;</td><td style="text-align:right">&nbsp;                 10 (0)&nbsp;</td><td style="text-align:right">&nbsp;                  0 (0)&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;      U0.M0.F01 &nbsp;</td><td style="text-align:right">&nbsp;                 34 (0)&nbsp;</td><td style="text-align:right">&nbsp;                     - &nbsp;</td><td style="text-align:right">&nbsp;                  0 (0)&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; Core Interface &nbsp;</td><td style="text-align:right">&nbsp;                  0 (0)&nbsp;</td><td style="text-align:right">&nbsp;                  0 (0)&nbsp;</td><td style="text-align:right">&nbsp;                     - &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;         Fanout &nbsp;</td><td style="text-align:right">&nbsp; L:      44 D:       0 &nbsp;</td><td style="text-align:right">&nbsp; L:      44 D:       0 &nbsp;</td><td style="text-align:right">&nbsp; L:       0 D:       0 &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; Delta of Fanout&nbsp;</td><td style="text-align:right">&nbsp; L:       0 D:       0 &nbsp;</td><td style="text-align:right">&nbsp; L:       0 D:       0 &nbsp;</td><td style="text-align:right">&nbsp; L:       0 D:       0 &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;         NBPORT &nbsp;</td><td style="text-align:right">&nbsp; L:      44 D:       0 &nbsp;</td><td style="text-align:right">&nbsp; L:      44 D:       0 &nbsp;</td><td style="text-align:right">&nbsp; L:       0 D:       0 &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; Delta of NBPORT&nbsp;</td><td style="text-align:right">&nbsp; L:       0 D:       0 &nbsp;</td><td style="text-align:right">&nbsp; L:       0 D:       0 &nbsp;</td><td style="text-align:right">&nbsp; L:       0 D:       0 &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;        AVERAGE &nbsp;</td><td style="text-align:right">&nbsp; L:      44 D:       0 &nbsp;</td><td style="text-align:right">&nbsp; L:      44 D:       0 &nbsp;</td><td style="text-align:right">&nbsp; L:       0 D:       0 &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Delta of AVERAGE&nbsp;</td><td style="text-align:right">&nbsp; L:       0 D:       0 &nbsp;</td><td style="text-align:right">&nbsp; L:       0 D:       0 &nbsp;</td><td style="text-align:right">&nbsp; L:       0 D:       0 &nbsp;</td></tr>
</table>
 Resources estimation<br>
<br>
<table class="glogtable">
<tr><th style="text-align:right">&nbsp; PART NAME &nbsp;</th><th style="text-align:right">&nbsp;   REG   &nbsp;</th><th style="text-align:right">&nbsp; DIFF REG &nbsp;</th><th style="text-align:right">&nbsp;   LUT   &nbsp;</th><th style="text-align:right">&nbsp; DIFF LUT &nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp; U0.M0.F00 &nbsp;</td><td style="text-align:right">&nbsp;   17355 &nbsp;</td><td style="text-align:right">&nbsp;       +0 &nbsp;</td><td style="text-align:right">&nbsp;   17141 &nbsp;</td><td style="text-align:right">&nbsp;       +0 &nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; U0.M0.F01 &nbsp;</td><td style="text-align:right">&nbsp;  206492 &nbsp;</td><td style="text-align:right">&nbsp;       +0 &nbsp;</td><td style="text-align:right">&nbsp;  266227 &nbsp;</td><td style="text-align:right">&nbsp;       +0 &nbsp;</td></tr>
</table>
 Longest path passes through 1 inter-partition nets, cost&nbsp;&nbsp;&nbsp;&nbsp;35.44<br>
<br>
</div>
<!-- view Memory -->
<a name="view5" class="contenttitle-container"><div class="contenttitle">Memory</div></a>
<div class="contentview">
<a name="anchor_35"><h1>ZRM : Part_0</h1></a>
<a name="anchor_36"><h2>Top 10 (ordered by size)</h2></a>
<table class="glogtable">
<tr><th style="text-align:left">&nbsp;Path                                                                                  &nbsp;</th><th style="text-align:left">&nbsp;Module                                          &nbsp;</th><th style="text-align:right">&nbsp;Width&nbsp;</th><th style="text-align:right">&nbsp;    Depth&nbsp;</th><th style="text-align:right">&nbsp;Nb ports&nbsp;</th><th style="text-align:right">&nbsp;SSRAM ports req&nbsp;</th><th style="text-align:right">&nbsp;      Mapping&nbsp;</th><th style="text-align:right">&nbsp;Bank type&nbsp;</th><th style="text-align:right">&nbsp;Bank ID&nbsp;</th></tr>
<tr><td style="text-align:left">&nbsp;zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r&nbsp;</td><td style="text-align:left">&nbsp;reserved_scope_alb_mss_fpga_sram_0000_ZMEM_mem_r&nbsp;</td><td style="text-align:right">&nbsp;  128&nbsp;</td><td style="text-align:right">&nbsp;268435456&nbsp;</td><td style="text-align:right">&nbsp;       1&nbsp;</td><td style="text-align:right">&nbsp;              4&nbsp;</td><td style="text-align:right">&nbsp;UNIT0.MOD0.F1&nbsp;</td><td style="text-align:right">&nbsp;     DRAM&nbsp;</td><td style="text-align:right">&nbsp;      0&nbsp;</td></tr>
</table>
<a name="anchor_37"><h2>Top 10 (ordered by number of ports)</h2></a>
<table class="glogtable">
<tr><th style="text-align:left">&nbsp;Path                                                                                  &nbsp;</th><th style="text-align:left">&nbsp;Module                                          &nbsp;</th><th style="text-align:right">&nbsp;Width&nbsp;</th><th style="text-align:right">&nbsp;    Depth&nbsp;</th><th style="text-align:right">&nbsp;Nb ports&nbsp;</th><th style="text-align:right">&nbsp;SSRAM ports req&nbsp;</th><th style="text-align:right">&nbsp;      Mapping&nbsp;</th><th style="text-align:right">&nbsp;Bank type&nbsp;</th><th style="text-align:right">&nbsp;Bank ID&nbsp;</th></tr>
<tr><td style="text-align:left">&nbsp;zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r&nbsp;</td><td style="text-align:left">&nbsp;reserved_scope_alb_mss_fpga_sram_0000_ZMEM_mem_r&nbsp;</td><td style="text-align:right">&nbsp;  128&nbsp;</td><td style="text-align:right">&nbsp;268435456&nbsp;</td><td style="text-align:right">&nbsp;       1&nbsp;</td><td style="text-align:right">&nbsp;              4&nbsp;</td><td style="text-align:right">&nbsp;UNIT0.MOD0.F1&nbsp;</td><td style="text-align:right">&nbsp;     DRAM&nbsp;</td><td style="text-align:right">&nbsp;      0&nbsp;</td></tr>
</table>
</div>
<!-- view Partitioning -->
<a name="view6" class="contenttitle-container"><div class="contenttitle">Partitioning</div></a>
<div class="contentview">
<a name="anchor_38"><h1>zCore Compilation : Part_0</h1></a>
<a name="anchor_39"><h2>Resource utilization and IO cut by FPGA</h2></a>
<table class="glogtable">
<tr><th style="text-align:right">&nbsp;FPGA\ Res(Used/Available)&nbsp;</th><th style="text-align:right">&nbsp;           LUT&nbsp;</th><th style="text-align:right">&nbsp;          LUT6&nbsp;</th><th style="text-align:right">&nbsp;     RAM&nbsp;</th><th style="text-align:right">&nbsp;  URAM&nbsp;</th><th style="text-align:right">&nbsp;           REG&nbsp;</th><th style="text-align:right">&nbsp;      RAMLUT&nbsp;</th><th style="text-align:right">&nbsp;FWC_IP_NUM&nbsp;</th><th style="text-align:right">&nbsp;FWC_IP_BITS&nbsp;</th><th style="text-align:right">&nbsp;  QIWC_IP_BITS&nbsp;</th><th style="text-align:right">&nbsp;ZCEI_MESSAGE_INPUT&nbsp;</th><th style="text-align:right">&nbsp;ZCEI_MESSAGE_OUTPUT&nbsp;</th><th style="text-align:right">&nbsp;   ZRM_SLOTS&nbsp;</th><th style="text-align:right">&nbsp;ZRM_PORTS&nbsp;</th><th style="text-align:right">&nbsp;IO&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;                U0_M0_F00&nbsp;</td><td style="text-align:right">&nbsp; 45929/1430016&nbsp;</td><td style="text-align:right">&nbsp;  2349/1144012&nbsp;</td><td style="text-align:right">&nbsp;  0/1381&nbsp;</td><td style="text-align:right">&nbsp; 0/144&nbsp;</td><td style="text-align:right">&nbsp; 45250/2206310&nbsp;</td><td style="text-align:right">&nbsp;13000/225680&nbsp;</td><td style="text-align:right">&nbsp;     1/843&nbsp;</td><td style="text-align:right">&nbsp;   1/133324&nbsp;</td><td style="text-align:right">&nbsp;      8/681574&nbsp;</td><td style="text-align:right">&nbsp;            23/486&nbsp;</td><td style="text-align:right">&nbsp;             24/486&nbsp;</td><td style="text-align:right">&nbsp;     0/16384&nbsp;</td><td style="text-align:right">&nbsp;      0/8&nbsp;</td><td style="text-align:right">&nbsp;46&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;                U0_M0_F01&nbsp;</td><td style="text-align:right">&nbsp;358887/1430016&nbsp;</td><td style="text-align:right">&nbsp;106781/1144012&nbsp;</td><td style="text-align:right">&nbsp;136/1381&nbsp;</td><td style="text-align:right">&nbsp;98/144&nbsp;</td><td style="text-align:right">&nbsp;301983/2206310&nbsp;</td><td style="text-align:right">&nbsp;33272/225680&nbsp;</td><td style="text-align:right">&nbsp;     3/843&nbsp;</td><td style="text-align:right">&nbsp; 833/133324&nbsp;</td><td style="text-align:right">&nbsp; 116852/681574&nbsp;</td><td style="text-align:right">&nbsp;           214/486&nbsp;</td><td style="text-align:right">&nbsp;             54/486&nbsp;</td><td style="text-align:right">&nbsp;32768/131072&nbsp;</td><td style="text-align:right">&nbsp;      1/8&nbsp;</td><td style="text-align:right">&nbsp;46&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;                      SUM&nbsp;</td><td style="text-align:right">&nbsp;404817/3452550&nbsp;</td><td style="text-align:right">&nbsp;109130/2742407&nbsp;</td><td style="text-align:right">&nbsp;136/3012&nbsp;</td><td style="text-align:right">&nbsp;98/288&nbsp;</td><td style="text-align:right">&nbsp;347234/4790346&nbsp;</td><td style="text-align:right">&nbsp;46272/451360&nbsp;</td><td style="text-align:right">&nbsp;    3/1686&nbsp;</td><td style="text-align:right">&nbsp; 834/266648&nbsp;</td><td style="text-align:right">&nbsp;116860/1363148&nbsp;</td><td style="text-align:right">&nbsp;           237/972&nbsp;</td><td style="text-align:right">&nbsp;             78/972&nbsp;</td><td style="text-align:right">&nbsp;32768/147456&nbsp;</td><td style="text-align:right">&nbsp;     1/16&nbsp;</td><td style="text-align:right">&nbsp;92&nbsp;</td></tr>
</table>
Inter partitions IO cuts (undirected)<br>
<table class="glogtable">
<tr><th style="text-align:right">&nbsp;From \ To&nbsp;</th><th style="text-align:right">&nbsp;U0_M0_F00&nbsp;</th><th style="text-align:right">&nbsp;U0_M0_F01&nbsp;</th><th style="text-align:right">&nbsp;Interface&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;U0_M0_F00&nbsp;</td><td style="text-align:right">&nbsp;        0&nbsp;</td><td style="text-align:right">&nbsp;   46/100&nbsp;</td><td style="text-align:right">&nbsp;        0&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;U0_M0_F01&nbsp;</td><td style="text-align:right">&nbsp;   46/100&nbsp;</td><td style="text-align:right">&nbsp;        0&nbsp;</td><td style="text-align:right">&nbsp;        0&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Interface&nbsp;</td><td style="text-align:right">&nbsp;        0&nbsp;</td><td style="text-align:right">&nbsp;        0&nbsp;</td><td style="text-align:right">&nbsp;        0&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;  SUM CUT&nbsp;</td><td style="text-align:right">&nbsp;       46&nbsp;</td><td style="text-align:right">&nbsp;       46&nbsp;</td><td style="text-align:right">&nbsp;        0&nbsp;</td></tr>
</table>
</div>
<!-- view Compile profile -->
<a name="view7" class="contenttitle-container"><div class="contenttitle">Compile profile</div></a>
<div class="contentview">
<a name="anchor_40"><h1>Compilation Summary</h1></a>
Last session wall clock times:<br>
&nbsp;&nbsp;&nbsp;&nbsp;FE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: 5min 30s<br>
&nbsp;&nbsp;&nbsp;&nbsp;BE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: 2h 30min 55s<br>
&nbsp;&nbsp;&nbsp;&nbsp;Total&nbsp;&nbsp;: 2h 36min 25s<br>
<br>
All sessions cumulative compile times:<br>
&nbsp;&nbsp;&nbsp;&nbsp;without delay&nbsp;&nbsp;: 2h 28min 04s<br>
&nbsp;&nbsp;&nbsp;&nbsp;with delay*&nbsp;&nbsp;&nbsp;&nbsp;: 2h 34min 47s<br>
<br>
*including slot and grid delays, difference with total wall clock time could be NFS wait or internal flow handling delays
<br>
Overview of the critical path of the compilation<br>
<table class="glogtable">
<tr><th>&nbsp;Phase&nbsp;</th><th>&nbsp;(%)&nbsp;</th><th>&nbsp;Slot delay&nbsp;</th><th>&nbsp;Grid delay&nbsp;</th><th>&nbsp;Elapsed time&nbsp;</th><th>&nbsp;Total # of jobs fired&nbsp;</th><th>&nbsp;Max memory consumption&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;VCS&nbsp;</td><td style="text-align:right">&nbsp;0.47&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:21&nbsp;</td><td style="text-align:right">&nbsp;00:00:42&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td><td style="text-align:right">&nbsp;748.07MB&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Synthesis&nbsp;</td><td style="text-align:right">&nbsp;0.29&nbsp;</td><td style="text-align:right">&nbsp;00:00:01&nbsp;</td><td style="text-align:right">&nbsp;00:00:50&nbsp;</td><td style="text-align:right">&nbsp;00:00:26&nbsp;</td><td style="text-align:right">&nbsp;33&nbsp;</td><td style="text-align:right">&nbsp;386.85MB&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;zTopBuild&nbsp;</td><td style="text-align:right">&nbsp;0.28&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:26&nbsp;</td><td style="text-align:right">&nbsp;00:00:25&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td><td style="text-align:right">&nbsp;3.81GB&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;zCoreBuild&nbsp;</td><td style="text-align:right">&nbsp;1.21&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:24&nbsp;</td><td style="text-align:right">&nbsp;00:01:47&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td><td style="text-align:right">&nbsp;15.26GB&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;zCoreTiming&nbsp;</td><td style="text-align:right">&nbsp;0.24&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:19&nbsp;</td><td style="text-align:right">&nbsp;00:00:21&nbsp;</td><td style="text-align:right">&nbsp;2&nbsp;</td><td style="text-align:right">&nbsp;2.95GB&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;zPar&nbsp;</td><td style="text-align:right">&nbsp;0.16&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:47&nbsp;</td><td style="text-align:right">&nbsp;00:00:14&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td><td style="text-align:right">&nbsp;2.57GB&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;FPGA Compile&nbsp;</td><td style="text-align:right">&nbsp;95.52&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:39&nbsp;</td><td style="text-align:right">&nbsp;02:21:18&nbsp;</td><td style="text-align:right">&nbsp;2 Orig&nbsp;</td><td style="text-align:right">&nbsp;22.10GB&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;U0_M0_F01 Create Timing DB (SDF Mode)&nbsp;</td><td style="text-align:right">&nbsp;1.00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:30&nbsp;</td><td style="text-align:right">&nbsp;00:01:29&nbsp;</td><td style="text-align:right">&nbsp;2&nbsp;</td><td style="text-align:right">&nbsp;10.86GB&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Create Timing DB (post FPGA)&nbsp;</td><td style="text-align:right">&nbsp;0.05&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:19&nbsp;</td><td style="text-align:right">&nbsp;00:00:04&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td><td style="text-align:right">&nbsp;269.37MB&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Other tasks&nbsp;</td><td style="text-align:right">&nbsp;0.79&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:02:15&nbsp;</td><td style="text-align:right">&nbsp;00:01:10&nbsp;</td><td style="text-align:right">&nbsp;10&nbsp;</td><td style="text-align:right">&nbsp;194.22MB&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Total&nbsp;</td><td style="text-align:right">&nbsp;100.00&nbsp;</td><td style="text-align:right">&nbsp;00:00:01&nbsp;</td><td style="text-align:right">&nbsp;00:06:50&nbsp;</td><td style="text-align:right">&nbsp;02:27:56&nbsp;</td><td style="text-align:right">&nbsp;54&nbsp;</td><td style="text-align:right">&nbsp;-&nbsp;</td></tr>
</table>
Columns:<br>
 - Phase&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: compilation phase<br>
 - (%)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: percentage of contribution to the overall compile time<br>
 - Slot delay&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: time waiting for a slot on the grid<br>
 - Grid delay&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: time between the task is spawned and the task is launched<br>
 - Elapsed time&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: contribution to the overall compile time<br>
 - Total # of jobs fired : number of jobs with same phase fired<br>
 - Max memory consumption: job in the phase with max memory taken<br>
<a name="anchor_41"><h1>Compile time with delay (slot and grid)</h1></a>
Critical path of the compilation with all waiting times<br>
<table class="glogtable">
<tr><th>&nbsp;Task&nbsp;</th><th>&nbsp;(%)&nbsp;</th><th>&nbsp;Slot delay&nbsp;</th><th>&nbsp;Grid delay&nbsp;</th><th>&nbsp;Elapsed time&nbsp;</th><th>&nbsp;Spawn Time&nbsp;</th><th>&nbsp;Finish Time&nbsp;</th><th>&nbsp;Host&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;Check Verdi Binaries Version&nbsp;</td><td style="text-align:right">&nbsp;0.10&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:09&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:09&nbsp;</td><td style="text-align:right">&nbsp;us01odcvde23280&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Target Configuration&nbsp;</td><td style="text-align:right">&nbsp;0.01&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:47&nbsp;</td><td style="text-align:right">&nbsp;00:00:01&nbsp;</td><td style="text-align:right">&nbsp;00:00:10&nbsp;</td><td style="text-align:right">&nbsp;00:00:58&nbsp;</td><td style="text-align:right">&nbsp;odcphy-vg-1115&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Analyze Target Configuration Results&nbsp;</td><td style="text-align:right">&nbsp;0.02&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:02&nbsp;</td><td style="text-align:right">&nbsp;00:01:56&nbsp;</td><td style="text-align:right">&nbsp;00:01:58&nbsp;</td><td style="text-align:right">&nbsp;&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Build Fs Macro Script&nbsp;</td><td style="text-align:right">&nbsp;0.00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:01:58&nbsp;</td><td style="text-align:right">&nbsp;00:01:58&nbsp;</td><td style="text-align:right">&nbsp;&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Build Fs Macro Library&nbsp;</td><td style="text-align:right">&nbsp;0.02&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:29&nbsp;</td><td style="text-align:right">&nbsp;00:00:02&nbsp;</td><td style="text-align:right">&nbsp;00:01:58&nbsp;</td><td style="text-align:right">&nbsp;00:02:29&nbsp;</td><td style="text-align:right">&nbsp;odcphy-vg-1134&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;VCS&nbsp;</td><td style="text-align:right">&nbsp;0.47&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:21&nbsp;</td><td style="text-align:right">&nbsp;00:00:42&nbsp;</td><td style="text-align:right">&nbsp;00:02:59&nbsp;</td><td style="text-align:right">&nbsp;00:04:02&nbsp;</td><td style="text-align:right">&nbsp;odcgen-zebu-16cx240g-2417-084&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Analyze VCS Results&nbsp;</td><td style="text-align:right">&nbsp;0.10&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:09&nbsp;</td><td style="text-align:right">&nbsp;00:04:02&nbsp;</td><td style="text-align:right">&nbsp;00:04:11&nbsp;</td><td style="text-align:right">&nbsp;&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 23&nbsp;</td><td style="text-align:right">&nbsp;0.29&nbsp;</td><td style="text-align:right">&nbsp;00:00:01&nbsp;</td><td style="text-align:right">&nbsp;00:00:50&nbsp;</td><td style="text-align:right">&nbsp;00:00:26&nbsp;</td><td style="text-align:right">&nbsp;00:04:12&nbsp;</td><td style="text-align:right">&nbsp;00:05:28&nbsp;</td><td style="text-align:right">&nbsp;vgzeburtdc264&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Bundle_23_Analyzer&nbsp;</td><td style="text-align:right">&nbsp;0.00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:05:29&nbsp;</td><td style="text-align:right">&nbsp;00:05:29&nbsp;</td><td style="text-align:right">&nbsp;&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Prepare Backend Flow&nbsp;</td><td style="text-align:right">&nbsp;0.01&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:01&nbsp;</td><td style="text-align:right">&nbsp;00:05:29&nbsp;</td><td style="text-align:right">&nbsp;00:05:30&nbsp;</td><td style="text-align:right">&nbsp;&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Make RTL DB indexes&nbsp;</td><td style="text-align:right">&nbsp;0.06&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:13&nbsp;</td><td style="text-align:right">&nbsp;00:00:05&nbsp;</td><td style="text-align:right">&nbsp;00:05:30&nbsp;</td><td style="text-align:right">&nbsp;00:05:48&nbsp;</td><td style="text-align:right">&nbsp;odcbench-00003-0035&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Make RTL DB link&nbsp;</td><td style="text-align:right">&nbsp;0.01&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:22&nbsp;</td><td style="text-align:right">&nbsp;00:00:01&nbsp;</td><td style="text-align:right">&nbsp;00:05:49&nbsp;</td><td style="text-align:right">&nbsp;00:06:12&nbsp;</td><td style="text-align:right">&nbsp;us01zebu-4586-001&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;zTopBuild&nbsp;</td><td style="text-align:right">&nbsp;0.28&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:26&nbsp;</td><td style="text-align:right">&nbsp;00:00:25&nbsp;</td><td style="text-align:right">&nbsp;00:06:13&nbsp;</td><td style="text-align:right">&nbsp;00:07:04&nbsp;</td><td style="text-align:right">&nbsp;vgzeburtdc257&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Analyze System Building Results&nbsp;</td><td style="text-align:right">&nbsp;0.01&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:01&nbsp;</td><td style="text-align:right">&nbsp;00:07:04&nbsp;</td><td style="text-align:right">&nbsp;00:07:05&nbsp;</td><td style="text-align:right">&nbsp;&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Build zCore Part_0&nbsp;</td><td style="text-align:right">&nbsp;1.21&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:24&nbsp;</td><td style="text-align:right">&nbsp;00:01:47&nbsp;</td><td style="text-align:right">&nbsp;00:07:05&nbsp;</td><td style="text-align:right">&nbsp;00:09:16&nbsp;</td><td style="text-align:right">&nbsp;us01zebu-4587-002&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Analyze zCore Building Results Part_0&nbsp;</td><td style="text-align:right">&nbsp;0.00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:09:16&nbsp;</td><td style="text-align:right">&nbsp;00:09:16&nbsp;</td><td style="text-align:right">&nbsp;&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Build zCoreTiming Part_0 U0_M0_F1&nbsp;</td><td style="text-align:right">&nbsp;0.24&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:19&nbsp;</td><td style="text-align:right">&nbsp;00:00:21&nbsp;</td><td style="text-align:right">&nbsp;00:09:17&nbsp;</td><td style="text-align:right">&nbsp;00:09:57&nbsp;</td><td style="text-align:right">&nbsp;odcgen-zebu-16cx240g-2417-084&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;zPar&nbsp;</td><td style="text-align:right">&nbsp;0.16&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:47&nbsp;</td><td style="text-align:right">&nbsp;00:00:14&nbsp;</td><td style="text-align:right">&nbsp;00:09:57&nbsp;</td><td style="text-align:right">&nbsp;00:10:58&nbsp;</td><td style="text-align:right">&nbsp;vgzeburtdc257&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;FPGA Multi Bin Predictor&nbsp;</td><td style="text-align:right">&nbsp;0.06&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:05&nbsp;</td><td style="text-align:right">&nbsp;00:10:59&nbsp;</td><td style="text-align:right">&nbsp;00:11:04&nbsp;</td><td style="text-align:right">&nbsp;us01odcvde23280&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Analyze zPar result&nbsp;</td><td style="text-align:right">&nbsp;0.00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:11:05&nbsp;</td><td style="text-align:right">&nbsp;00:11:05&nbsp;</td><td style="text-align:right">&nbsp;&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;U0_M0_F01 Original&nbsp;</td><td style="text-align:right">&nbsp;95.52&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:39&nbsp;</td><td style="text-align:right">&nbsp;02:21:18&nbsp;</td><td style="text-align:right">&nbsp;00:11:06&nbsp;</td><td style="text-align:right">&nbsp;02:33:03&nbsp;</td><td style="text-align:right">&nbsp;odcphy-vg-1079&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;U0_M0_F01 Finish&nbsp;</td><td style="text-align:right">&nbsp;0.35&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:02&nbsp;</td><td style="text-align:right">&nbsp;00:00:31&nbsp;</td><td style="text-align:right">&nbsp;02:33:04&nbsp;</td><td style="text-align:right">&nbsp;02:33:37&nbsp;</td><td style="text-align:right">&nbsp;us01odcvde23280&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;U0_M0_F01 Create Timing DB (SDF Mode)&nbsp;</td><td style="text-align:right">&nbsp;1.00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:30&nbsp;</td><td style="text-align:right">&nbsp;00:01:29&nbsp;</td><td style="text-align:right">&nbsp;02:33:38&nbsp;</td><td style="text-align:right">&nbsp;02:35:37&nbsp;</td><td style="text-align:right">&nbsp;zebutrain-4758-002&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Create Timing DB (post FPGA)&nbsp;</td><td style="text-align:right">&nbsp;0.05&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:19&nbsp;</td><td style="text-align:right">&nbsp;00:00:04&nbsp;</td><td style="text-align:right">&nbsp;02:35:37&nbsp;</td><td style="text-align:right">&nbsp;02:36:00&nbsp;</td><td style="text-align:right">&nbsp;zebutrain-4758-002&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;zPertagram (post FPGA)&nbsp;</td><td style="text-align:right">&nbsp;0.02&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:22&nbsp;</td><td style="text-align:right">&nbsp;00:00:02&nbsp;</td><td style="text-align:right">&nbsp;02:36:00&nbsp;</td><td style="text-align:right">&nbsp;02:36:24&nbsp;</td><td style="text-align:right">&nbsp;odcphy-vg-1114&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Analyze Compilation Profiler Results&nbsp;</td><td style="text-align:right">&nbsp;0.01&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;00:00:01&nbsp;</td><td style="text-align:right">&nbsp;02:36:25&nbsp;</td><td style="text-align:right">&nbsp;02:36:26&nbsp;</td><td style="text-align:right">&nbsp;&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Total time&nbsp;</td><td style="text-align:right">&nbsp;100.00&nbsp;</td><td style="text-align:right">&nbsp;00:00:01&nbsp;</td><td style="text-align:right">&nbsp;00:06:50&nbsp;</td><td style="text-align:right">&nbsp;02:27:56&nbsp;</td><td style="text-align:right">&nbsp;-&nbsp;</td><td style="text-align:right">&nbsp;-&nbsp;</td><td style="text-align:right">&nbsp;-&nbsp;</td></tr>
</table>
Columns:<br>
 - Task&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: task label<br>
 - (%)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: percentage of contribution to the overall compile time<br>
 - Slot delay&nbsp;&nbsp;: time waiting for a slot on the grid<br>
 - Grid delay&nbsp;&nbsp;: time between the task is spawned and the task is launched<br>
 - Elapsed time: contribution to the overall compile time<br>
 - Spawn Time&nbsp;&nbsp;: time spawning on the grid, taking the spawn time of the first task as reference<br>
 - Finish Time : time finishing, taking the spawn time of the first task as reference<br>
 - Host&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: host where the task was launched (only for tasks external to zCui)<br>
Compile time with delay (slot and grid)<br>
<svg width="800" height="470" style="display: block">
	<circle cx="150.00" cy="150.00" r="141.00" stroke="#3f3f3f"></circle>
	<path d="M 150.00 150.00 L 147.77 10.02 A140.00 140.00 0 0 1 153.12 10.03" fill="#7f362a"/>
	<path d="M 150.00 150.00 L 148.66 10.01 A140.00 140.00 0 0 1 153.22 10.04" fill="#bf4e00"/>
	<path d="M 150.00 150.00 L 148.76 10.01 A140.00 140.00 0 0 1 153.42 10.04" fill="#ffc955"/>
	<path d="M 150.00 150.00 L 148.96 10.00 A140.00 140.00 0 0 1 153.62 10.05" fill="#7f7a00"/>
	<path d="M 150.00 150.00 L 149.16 10.00 A140.00 140.00 0 0 1 157.77 10.22" fill="#a2bf3f"/>
	<path d="M 150.00 150.00 L 153.32 10.04 A140.00 140.00 0 0 1 158.66 10.27" fill="#7fff00"/>
	<path d="M 150.00 150.00 L 154.21 10.06 A140.00 140.00 0 0 1 161.23 10.45" fill="#3e7f2a"/>
	<path d="M 150.00 150.00 L 156.79 10.16 A140.00 140.00 0 0 1 161.33 10.46" fill="#00bf08"/>
	<path d="M 150.00 150.00 L 156.89 10.17 A140.00 140.00 0 0 1 161.83 10.50" fill="#55ff8b"/>
	<path d="M 150.00 150.00 L 157.38 10.19 A140.00 140.00 0 0 1 161.93 10.51" fill="#007f4b"/>
	<path d="M 150.00 150.00 L 157.48 10.20 A140.00 140.00 0 0 1 164.39 10.74" fill="#3fbfae"/>
	<path d="M 150.00 150.00 L 159.95 10.35 A140.00 140.00 0 0 1 164.49 10.75" fill="#00ddff"/>
	<path d="M 150.00 150.00 L 160.05 10.36 A140.00 140.00 0 0 1 174.99 12.25" fill="#2a5d7f"/>
	<path d="M 150.00 150.00 L 170.59 11.52 A140.00 140.00 0 0 1 177.03 12.63" fill="#003dbf"/>
	<path d="M 150.00 150.00 L 172.65 11.84 A140.00 140.00 0 0 1 178.39 12.91" fill="#555dff"/>
	<path d="M 150.00 150.00 L 174.01 12.07 A140.00 140.00 0 0 1 178.88 13.01" fill="#1d007f"/>
	<path d="M 150.00 150.00 L 174.50 12.16 A140.00 140.00 0 1 1 139.65 10.38" fill="#7f3fbf"/>
	<path d="M 150.00 150.00 L 135.21 10.78 A140.00 140.00 0 0 1 142.72 10.19" fill="#c500ff"/>
	<path d="M 150.00 150.00 L 138.27 10.49 A140.00 140.00 0 0 1 151.53 10.01" fill="#7f2a7c"/>
	<path d="M 150.00 150.00 L 147.08 10.03 A140.00 140.00 0 0 1 151.93 10.01" fill="#bf0082"/>
	<path d="M 150.00 150.00 L 147.47 10.02 A140.00 140.00 0 0 1 152.13 10.02" fill="#ff559b"/>
	<path d="M 150.00 150.00 L 147.67 10.02 A140.00 140.00 0 0 1 152.23 10.02" fill="#7f0011"/>
	<rect x="310" y="20" width="10" height="10" style="fill:#7f362a"/><text x="328" y="30">Check Verdi Binaries Version</text>
	<rect x="310" y="40" width="10" height="10" style="fill:#bf4e00"/><text x="328" y="50">Target Configuration</text>
	<rect x="310" y="60" width="10" height="10" style="fill:#ffc955"/><text x="328" y="70">Analyze Target Configuration Results</text>
	<rect x="310" y="80" width="10" height="10" style="fill:#7f7a00"/><text x="328" y="90">Build Fs Macro Library</text>
	<rect x="310" y="100" width="10" height="10" style="fill:#a2bf3f"/><text x="328" y="110">VCS</text>
	<rect x="310" y="120" width="10" height="10" style="fill:#7fff00"/><text x="328" y="130">Analyze VCS Results</text>
	<rect x="310" y="140" width="10" height="10" style="fill:#3e7f2a"/><text x="328" y="150">Default_RTL_Group Bundle 23</text>
	<rect x="310" y="160" width="10" height="10" style="fill:#00bf08"/><text x="328" y="170">Prepare Backend Flow</text>
	<rect x="310" y="180" width="10" height="10" style="fill:#55ff8b"/><text x="328" y="190">Make RTL DB indexes</text>
	<rect x="310" y="200" width="10" height="10" style="fill:#007f4b"/><text x="328" y="210">Make RTL DB link</text>
	<rect x="310" y="220" width="10" height="10" style="fill:#3fbfae"/><text x="328" y="230">zTopBuild</text>
	<rect x="310" y="240" width="10" height="10" style="fill:#00ddff"/><text x="328" y="250">Analyze System Building Results</text>
	<rect x="310" y="260" width="10" height="10" style="fill:#2a5d7f"/><text x="328" y="270">Build zCore Part_0</text>
	<rect x="310" y="280" width="10" height="10" style="fill:#003dbf"/><text x="328" y="290">Build zCoreTiming Part_0 U0_M0_F1</text>
	<rect x="310" y="300" width="10" height="10" style="fill:#555dff"/><text x="328" y="310">zPar</text>
	<rect x="310" y="320" width="10" height="10" style="fill:#1d007f"/><text x="328" y="330">FPGA Multi Bin Predictor</text>
	<rect x="310" y="340" width="10" height="10" style="fill:#7f3fbf"/><text x="328" y="350">U0_M0_F01 Original</text>
	<rect x="310" y="360" width="10" height="10" style="fill:#c500ff"/><text x="328" y="370">U0_M0_F01 Finish</text>
	<rect x="310" y="380" width="10" height="10" style="fill:#7f2a7c"/><text x="328" y="390">U0_M0_F01 Create Timing DB (SDF Mode)</text>
	<rect x="310" y="400" width="10" height="10" style="fill:#bf0082"/><text x="328" y="410">Create Timing DB (post FPGA)</text>
	<rect x="310" y="420" width="10" height="10" style="fill:#ff559b"/><text x="328" y="430">zPertagram (post FPGA)</text>
	<rect x="310" y="440" width="10" height="10" style="fill:#7f0011"/><text x="328" y="450">Analyze Compilation Profiler Results</text>
</svg>
<a name="anchor_42"><h1>Compile time without delay</h1></a>
Critical path of the compilation with an ideal compute grid<br>
<table class="glogtable">
<tr><th>&nbsp;Task&nbsp;</th><th>&nbsp;(%)&nbsp;</th><th>&nbsp;Elapsed time&nbsp;</th><th>&nbsp;Host&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;Check Verdi Binaries Version&nbsp;</td><td style="text-align:right">&nbsp;0.10&nbsp;</td><td style="text-align:right">&nbsp;00:00:09&nbsp;</td><td style="text-align:right">&nbsp;us01odcvde23280&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Target Configuration&nbsp;</td><td style="text-align:right">&nbsp;0.01&nbsp;</td><td style="text-align:right">&nbsp;00:00:01&nbsp;</td><td style="text-align:right">&nbsp;odcphy-vg-1115&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Analyze Target Configuration Results&nbsp;</td><td style="text-align:right">&nbsp;0.02&nbsp;</td><td style="text-align:right">&nbsp;00:00:02&nbsp;</td><td style="text-align:right">&nbsp;&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Build Fs Macro Script&nbsp;</td><td style="text-align:right">&nbsp;0.00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Build Fs Macro Library&nbsp;</td><td style="text-align:right">&nbsp;0.02&nbsp;</td><td style="text-align:right">&nbsp;00:00:02&nbsp;</td><td style="text-align:right">&nbsp;odcphy-vg-1134&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;VCS&nbsp;</td><td style="text-align:right">&nbsp;0.47&nbsp;</td><td style="text-align:right">&nbsp;00:00:42&nbsp;</td><td style="text-align:right">&nbsp;odcgen-zebu-16cx240g-2417-084&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Analyze VCS Results&nbsp;</td><td style="text-align:right">&nbsp;0.10&nbsp;</td><td style="text-align:right">&nbsp;00:00:09&nbsp;</td><td style="text-align:right">&nbsp;&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 23&nbsp;</td><td style="text-align:right">&nbsp;0.29&nbsp;</td><td style="text-align:right">&nbsp;00:00:26&nbsp;</td><td style="text-align:right">&nbsp;vgzeburtdc264&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Bundle_23_Analyzer&nbsp;</td><td style="text-align:right">&nbsp;0.00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Prepare Backend Flow&nbsp;</td><td style="text-align:right">&nbsp;0.01&nbsp;</td><td style="text-align:right">&nbsp;00:00:01&nbsp;</td><td style="text-align:right">&nbsp;&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Make RTL DB indexes&nbsp;</td><td style="text-align:right">&nbsp;0.06&nbsp;</td><td style="text-align:right">&nbsp;00:00:05&nbsp;</td><td style="text-align:right">&nbsp;odcbench-00003-0035&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Make RTL DB link&nbsp;</td><td style="text-align:right">&nbsp;0.01&nbsp;</td><td style="text-align:right">&nbsp;00:00:01&nbsp;</td><td style="text-align:right">&nbsp;us01zebu-4586-001&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;zTopBuild&nbsp;</td><td style="text-align:right">&nbsp;0.28&nbsp;</td><td style="text-align:right">&nbsp;00:00:25&nbsp;</td><td style="text-align:right">&nbsp;vgzeburtdc257&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Analyze System Building Results&nbsp;</td><td style="text-align:right">&nbsp;0.01&nbsp;</td><td style="text-align:right">&nbsp;00:00:01&nbsp;</td><td style="text-align:right">&nbsp;&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Build zCore Part_0&nbsp;</td><td style="text-align:right">&nbsp;1.20&nbsp;</td><td style="text-align:right">&nbsp;00:01:47&nbsp;</td><td style="text-align:right">&nbsp;us01zebu-4587-002&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Analyze zCore Building Results Part_0&nbsp;</td><td style="text-align:right">&nbsp;0.00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Build zCoreTiming Part_0 U0_M0_F1&nbsp;</td><td style="text-align:right">&nbsp;0.24&nbsp;</td><td style="text-align:right">&nbsp;00:00:21&nbsp;</td><td style="text-align:right">&nbsp;odcgen-zebu-16cx240g-2417-084&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;zPar&nbsp;</td><td style="text-align:right">&nbsp;0.16&nbsp;</td><td style="text-align:right">&nbsp;00:00:14&nbsp;</td><td style="text-align:right">&nbsp;vgzeburtdc257&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;FPGA Multi Bin Predictor&nbsp;</td><td style="text-align:right">&nbsp;0.06&nbsp;</td><td style="text-align:right">&nbsp;00:00:05&nbsp;</td><td style="text-align:right">&nbsp;us01odcvde23280&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Analyze zPar result&nbsp;</td><td style="text-align:right">&nbsp;0.00&nbsp;</td><td style="text-align:right">&nbsp;00:00:00&nbsp;</td><td style="text-align:right">&nbsp;&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;U0_M0_F01 Original&nbsp;</td><td style="text-align:right">&nbsp;95.43&nbsp;</td><td style="text-align:right">&nbsp;02:21:18&nbsp;</td><td style="text-align:right">&nbsp;odcphy-vg-1079&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;U0_M0_F01 Finish&nbsp;</td><td style="text-align:right">&nbsp;0.35&nbsp;</td><td style="text-align:right">&nbsp;00:00:31&nbsp;</td><td style="text-align:right">&nbsp;us01odcvde23280&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;U0_M0_F01 Create Timing DB (SDF Mode)&nbsp;</td><td style="text-align:right">&nbsp;1.00&nbsp;</td><td style="text-align:right">&nbsp;00:01:29&nbsp;</td><td style="text-align:right">&nbsp;zebutrain-4758-002&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Create Timing DB (post FPGA)&nbsp;</td><td style="text-align:right">&nbsp;0.05&nbsp;</td><td style="text-align:right">&nbsp;00:00:04&nbsp;</td><td style="text-align:right">&nbsp;zebutrain-4758-002&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;zAudit Report&nbsp;</td><td style="text-align:right">&nbsp;0.11&nbsp;</td><td style="text-align:right">&nbsp;00:00:10&nbsp;</td><td style="text-align:right">&nbsp;us01odcvde23280&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Analyze Compilation Profiler Results&nbsp;</td><td style="text-align:right">&nbsp;0.01&nbsp;</td><td style="text-align:right">&nbsp;00:00:01&nbsp;</td><td style="text-align:right">&nbsp;&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Total&nbsp;</td><td style="text-align:right">&nbsp;100.00&nbsp;</td><td style="text-align:right">&nbsp;02:28:04&nbsp;</td><td style="text-align:right">&nbsp;-&nbsp;</td></tr>
</table>
Columns:<br>
 - Task&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: task label<br>
 - (%)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: percentage of contribution to the overall compile time<br>
 - Elapsed time: contribution to the overall compile time<br>
 - Host&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: host where the task was launched (only for tasks external to zCui)<br>
Compile time without delay<br>
<svg width="800" height="470" style="display: block">
	<circle cx="150.00" cy="150.00" r="141.00" stroke="#3f3f3f"></circle>
	<path d="M 150.00 150.00 L 147.77 10.02 A140.00 140.00 0 0 1 153.12 10.03" fill="#7f362a"/>
	<path d="M 150.00 150.00 L 148.66 10.01 A140.00 140.00 0 0 1 153.22 10.04" fill="#bf4e00"/>
	<path d="M 150.00 150.00 L 148.76 10.01 A140.00 140.00 0 0 1 153.42 10.04" fill="#ffc955"/>
	<path d="M 150.00 150.00 L 148.96 10.00 A140.00 140.00 0 0 1 153.61 10.05" fill="#7f7a00"/>
	<path d="M 150.00 150.00 L 149.16 10.00 A140.00 140.00 0 0 1 157.77 10.22" fill="#a2bf3f"/>
	<path d="M 150.00 150.00 L 153.32 10.04 A140.00 140.00 0 0 1 158.66 10.27" fill="#7fff00"/>
	<path d="M 150.00 150.00 L 154.21 10.06 A140.00 140.00 0 0 1 161.23 10.45" fill="#3e7f2a"/>
	<path d="M 150.00 150.00 L 156.78 10.16 A140.00 140.00 0 0 1 161.33 10.46" fill="#00bf08"/>
	<path d="M 150.00 150.00 L 156.88 10.17 A140.00 140.00 0 0 1 161.82 10.50" fill="#55ff8b"/>
	<path d="M 150.00 150.00 L 157.37 10.19 A140.00 140.00 0 0 1 161.92 10.51" fill="#007f4b"/>
	<path d="M 150.00 150.00 L 157.47 10.20 A140.00 140.00 0 0 1 164.38 10.74" fill="#3fbfae"/>
	<path d="M 150.00 150.00 L 159.94 10.35 A140.00 140.00 0 0 1 164.48 10.75" fill="#00ddff"/>
	<path d="M 150.00 150.00 L 160.04 10.36 A140.00 140.00 0 0 1 174.97 12.24" fill="#2a5d7f"/>
	<path d="M 150.00 150.00 L 170.57 11.52 A140.00 140.00 0 0 1 177.01 12.63" fill="#003dbf"/>
	<path d="M 150.00 150.00 L 172.62 11.84 A140.00 140.00 0 0 1 178.37 12.90" fill="#555dff"/>
	<path d="M 150.00 150.00 L 173.99 12.07 A140.00 140.00 0 0 1 178.85 13.01" fill="#1d007f"/>
	<path d="M 150.00 150.00 L 174.48 12.16 A140.00 140.00 0 1 1 138.87 10.44" fill="#7f3fbf"/>
	<path d="M 150.00 150.00 L 134.44 10.87 A140.00 140.00 0 0 1 141.94 10.23" fill="#c500ff"/>
	<path d="M 150.00 150.00 L 137.49 10.56 A140.00 140.00 0 0 1 150.74 10.00" fill="#7f2a7c"/>
	<path d="M 150.00 150.00 L 146.29 10.05 A140.00 140.00 0 0 1 151.14 10.00" fill="#bf0082"/>
	<path d="M 150.00 150.00 L 146.68 10.04 A140.00 140.00 0 0 1 152.13 10.02" fill="#ff559b"/>
	<path d="M 150.00 150.00 L 147.67 10.02 A140.00 140.00 0 0 1 152.23 10.02" fill="#7f0011"/>
	<rect x="310" y="20" width="10" height="10" style="fill:#7f362a"/><text x="328" y="30">Check Verdi Binaries Version</text>
	<rect x="310" y="40" width="10" height="10" style="fill:#bf4e00"/><text x="328" y="50">Target Configuration</text>
	<rect x="310" y="60" width="10" height="10" style="fill:#ffc955"/><text x="328" y="70">Analyze Target Configuration Results</text>
	<rect x="310" y="80" width="10" height="10" style="fill:#7f7a00"/><text x="328" y="90">Build Fs Macro Library</text>
	<rect x="310" y="100" width="10" height="10" style="fill:#a2bf3f"/><text x="328" y="110">VCS</text>
	<rect x="310" y="120" width="10" height="10" style="fill:#7fff00"/><text x="328" y="130">Analyze VCS Results</text>
	<rect x="310" y="140" width="10" height="10" style="fill:#3e7f2a"/><text x="328" y="150">Default_RTL_Group Bundle 23</text>
	<rect x="310" y="160" width="10" height="10" style="fill:#00bf08"/><text x="328" y="170">Prepare Backend Flow</text>
	<rect x="310" y="180" width="10" height="10" style="fill:#55ff8b"/><text x="328" y="190">Make RTL DB indexes</text>
	<rect x="310" y="200" width="10" height="10" style="fill:#007f4b"/><text x="328" y="210">Make RTL DB link</text>
	<rect x="310" y="220" width="10" height="10" style="fill:#3fbfae"/><text x="328" y="230">zTopBuild</text>
	<rect x="310" y="240" width="10" height="10" style="fill:#00ddff"/><text x="328" y="250">Analyze System Building Results</text>
	<rect x="310" y="260" width="10" height="10" style="fill:#2a5d7f"/><text x="328" y="270">Build zCore Part_0</text>
	<rect x="310" y="280" width="10" height="10" style="fill:#003dbf"/><text x="328" y="290">Build zCoreTiming Part_0 U0_M0_F1</text>
	<rect x="310" y="300" width="10" height="10" style="fill:#555dff"/><text x="328" y="310">zPar</text>
	<rect x="310" y="320" width="10" height="10" style="fill:#1d007f"/><text x="328" y="330">FPGA Multi Bin Predictor</text>
	<rect x="310" y="340" width="10" height="10" style="fill:#7f3fbf"/><text x="328" y="350">U0_M0_F01 Original</text>
	<rect x="310" y="360" width="10" height="10" style="fill:#c500ff"/><text x="328" y="370">U0_M0_F01 Finish</text>
	<rect x="310" y="380" width="10" height="10" style="fill:#7f2a7c"/><text x="328" y="390">U0_M0_F01 Create Timing DB (SDF Mode)</text>
	<rect x="310" y="400" width="10" height="10" style="fill:#bf0082"/><text x="328" y="410">Create Timing DB (post FPGA)</text>
	<rect x="310" y="420" width="10" height="10" style="fill:#ff559b"/><text x="328" y="430">zAudit Report</text>
	<rect x="310" y="440" width="10" height="10" style="fill:#7f0011"/><text x="328" y="450">Analyze Compilation Profiler Results</text>
</svg>
<a name="anchor_43"><h1>Compilation times per component</h1></a>
Compilation information grouped by start &amp; stop components<br>
<table class="glogtable">
<tr><th>&nbsp;Component&nbsp;</th><th>&nbsp;Wall Clock&nbsp;</th><th>&nbsp;Total Exec time&nbsp;</th><th>&nbsp;From&nbsp;</th><th>&nbsp;To&nbsp;</th><th>&nbsp;Task count&nbsp;</th><th>&nbsp;Skipped tasks&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;Checker&nbsp;</td><td style="text-align:right">&nbsp;02:36:27&nbsp;</td><td style="text-align:right">&nbsp;00:00:31&nbsp;</td><td style="text-align:right">&nbsp;Analyze Project&nbsp;</td><td style="text-align:right">&nbsp;Analyze Compilation Profiler Results&nbsp;</td><td style="text-align:right">&nbsp;13&nbsp;</td><td style="text-align:right">&nbsp;0&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;VCS&nbsp;</td><td style="text-align:right">&nbsp;00:02:58&nbsp;</td><td style="text-align:right">&nbsp;00:00:55&nbsp;</td><td style="text-align:right">&nbsp;Build Fs Macro Script&nbsp;</td><td style="text-align:right">&nbsp;Launch Verdi&nbsp;</td><td style="text-align:right">&nbsp;7&nbsp;</td><td style="text-align:right">&nbsp;0&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:17&nbsp;</td><td style="text-align:right">&nbsp;00:04:22&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 12&nbsp;</td><td style="text-align:right">&nbsp;Bundle_9_Analyzer&nbsp;</td><td style="text-align:right">&nbsp;78&nbsp;</td><td style="text-align:right">&nbsp;12&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Build System&nbsp;</td><td style="text-align:right">&nbsp;00:03:47&nbsp;</td><td style="text-align:right">&nbsp;00:00:38&nbsp;</td><td style="text-align:right">&nbsp;Prepare Backend Flow&nbsp;</td><td style="text-align:right">&nbsp;Save Clustering Results&nbsp;</td><td style="text-align:right">&nbsp;9&nbsp;</td><td style="text-align:right">&nbsp;0&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;ZCore&nbsp;</td><td style="text-align:right">&nbsp;00:02:53&nbsp;</td><td style="text-align:right">&nbsp;00:02:12&nbsp;</td><td style="text-align:right">&nbsp;Analyze System Building Results&nbsp;</td><td style="text-align:right">&nbsp;Build zCoreTiming Part_0 U0_M0_F1&nbsp;</td><td style="text-align:right">&nbsp;5&nbsp;</td><td style="text-align:right">&nbsp;0&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;CSA&nbsp;</td><td style="text-align:right">&nbsp;00:00:34&nbsp;</td><td style="text-align:right">&nbsp;00:00:16&nbsp;</td><td style="text-align:right">&nbsp;Convert Netlist&nbsp;</td><td style="text-align:right">&nbsp;Simulate Graphs&nbsp;</td><td style="text-align:right">&nbsp;2&nbsp;</td><td style="text-align:right">&nbsp;0&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Pre P&R&nbsp;</td><td style="text-align:right">&nbsp;02:28:55&nbsp;</td><td style="text-align:right">&nbsp;00:00:37&nbsp;</td><td style="text-align:right">&nbsp;Build Equipotentials&nbsp;</td><td style="text-align:right">&nbsp;zPertagram (post FPGA)&nbsp;</td><td style="text-align:right">&nbsp;10&nbsp;</td><td style="text-align:right">&nbsp;0&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;P&R&nbsp;</td><td style="text-align:right">&nbsp;02:24:32&nbsp;</td><td style="text-align:right">&nbsp;03:07:44&nbsp;</td><td style="text-align:right">&nbsp;Controller_U0_M0_F0&nbsp;</td><td style="text-align:right">&nbsp;U0_M0_F01 Create Timing DB (SDF Mode)&nbsp;</td><td style="text-align:right">&nbsp;11&nbsp;</td><td style="text-align:right">&nbsp;2&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Post P&R&nbsp;</td><td style="text-align:right">&nbsp;02:25:04&nbsp;</td><td style="text-align:right">&nbsp;00:00:48&nbsp;</td><td style="text-align:right">&nbsp;Global DB Controller&nbsp;</td><td style="text-align:right">&nbsp;zAudit Report&nbsp;</td><td style="text-align:right">&nbsp;11&nbsp;</td><td style="text-align:right">&nbsp;0&nbsp;</td></tr>
</table>
Columns:<br>
 - Component&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: Start &amp; stop component<br>
 - Wall Clock&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: Elasped time between the first start and last finish<br>
 - Total Exec time: Total execution time<br>
 - From&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: First task in the component<br>
 - To&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: Last task in the component<br>
 - Task count&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: Number of tasks<br>
 - Skipped tasks&nbsp;&nbsp;: Number of tasks not launched (using incrementality or start &amp; stop)<br>
<a name="anchor_44"><h1>Compilation Details per Task Class</h1></a>
Number of jobs par task class<br>
<table class="glogtable">
<tr><th>&nbsp;Task class&nbsp;</th><th>&nbsp;Number of jobs&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp; BE_Version_Checker&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; FE_Version_Checker&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; FpgaMultiBinPredictor&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; FpgaResultAnalyzer&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; Fs_Macro&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; Intermediate_Profiling_Results_Analyzer&nbsp;</td><td style="text-align:right">&nbsp;4&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; IseFinish&nbsp;</td><td style="text-align:right">&nbsp;2&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; IsePar&nbsp;</td><td style="text-align:right">&nbsp;2&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; OptionsDbProc&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; RTL_DB_Indexer&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; RTL_DB_Link&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; RTL_DB_RunTime&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; RhinoFsdb_Builder&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; Target_Config&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; VCS_Task_Builder&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; VERDI_Version_Checker&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; Vcs_Link&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; Vcs_Version_Checker&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; Verdi_Compilation&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; Zrdb_Equi&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; _Synthesis&nbsp;</td><td style="text-align:right">&nbsp;33&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; zAuditReport&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; zCoreBuild&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; zCoreBuildTiming&nbsp;</td><td style="text-align:right">&nbsp;2&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; zDB_Global&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; zDbPostProc&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; zFpgaTiming&nbsp;</td><td style="text-align:right">&nbsp;2&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; zPRD_Run&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; zPar&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; zPertagram&nbsp;</td><td style="text-align:right">&nbsp;2&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; zRtlToEqui&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; zSimzilla&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; zTime&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; zTimeFpga&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp; zTopBuild&nbsp;</td><td style="text-align:right">&nbsp;1&nbsp;</td></tr>
</table>
Columns:<br>
 - Task class: Task class name<br>
<a name="anchor_45"><h1>Main Compilation Stages</h1></a>
<a name="anchor_46"><h2>Front End Stages</h2></a>
Compilation time of frontend main stages<br>
<table class="glogtable">
<tr><th>&nbsp;Task&nbsp;</th><th>&nbsp;Elapsed time&nbsp;</th><th>&nbsp;Execution time&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;Launch VCS&nbsp;</td><td style="text-align:right">&nbsp;00:01:03&nbsp;</td><td style="text-align:right">&nbsp;00:00:42&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Elaboration Analyzer&nbsp;</td><td style="text-align:right">&nbsp;00:00:09&nbsp;</td><td style="text-align:right">&nbsp;00:00:09&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Launch Verdi&nbsp;</td><td style="text-align:right">&nbsp;00:00:45&nbsp;</td><td style="text-align:right">&nbsp;00:00:01&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:01:16&nbsp;</td><td style="text-align:right">&nbsp;00:00:26&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Back end Entry&nbsp;</td><td style="text-align:right">&nbsp;00:00:02&nbsp;</td><td style="text-align:right">&nbsp;00:00:01&nbsp;</td></tr>
</table>
Columns:<br>
 - Task&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: task label<br>
 - Elapsed time&nbsp;&nbsp;: the time for the task being spawned and released<br>
 - Execution time: the time for the task being executed<br>
<a name="anchor_47"><h2>Synthesis Waiting for slot distribution</h2></a>
Distribution of synthesis wait for slot time, can be used to optimize the 'njobs' parameters in UTF<br>
<svg width="800" height="200" style="display: block">
	<rect cx="50.00" cy="20.00" r="21.00" stroke="#3f3f3f"></rect>
	<rect x="68" y="26" width="3" height="150" style="fill:#9400D3"/>
	<rect x="78" y="48" width="31" height="24" style="fill:#9400D3"/>
	<text x="52" y="63">1</text>
	<rect x="80" y="50" width="27" height="20" style="fill:#7f5d2a"/>
	<text x="109" y="63">43s to 45s</text>
	<rect x="78" y="48" width="297" height="24" style="fill:#9400D3"/>
	<text x="46" y="63">11</text>
	<rect x="80" y="50" width="293" height="20" style="fill:#26bf00"/>
	<text x="375" y="63">45s to 47s</text>
	<rect x="78" y="48" width="111" height="24" style="fill:#9400D3"/>
	<text x="52" y="63">4</text>
	<rect x="80" y="50" width="107" height="20" style="fill:#55ffff"/>
	<text x="189" y="63">47s to 49s</text>
	<rect x="78" y="48" width="57" height="24" style="fill:#9400D3"/>
	<text x="52" y="63">2</text>
	<rect x="80" y="50" width="53" height="20" style="fill:#19007f"/>
	<text x="135" y="63">49s to 51s</text>
	<rect x="78" y="48" width="404" height="24" style="fill:#9400D3"/>
	<text x="46" y="63">15</text>
	<rect x="80" y="50" width="400" height="20" style="fill:#bf3f8c"/>
	<text x="482" y="63">51s to 53s</text>
</svg>
Columns:<br>
 - Interval : Waiting slot delay<br>
 - Job Count: Number of jobs<br>
<a name="anchor_48"><h2>Top 10 Synthesis Bundles</h2></a>
Highest contributor synthesis bundles<br>
<table class="glogtable">
<tr><th>&nbsp;Duration&nbsp;</th><th>&nbsp;Waiting for Slot Duration&nbsp;</th><th>&nbsp;Total Duration&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 23 (26s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 29 (51s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 23 (1min 17s)&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 30 (21s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 23 (51s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 30 (1min 12s)&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 0 (21s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 22 (51s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 0 (1min 12s)&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 1 (17s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 20 (51s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 31 (1min 02s)&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 26 (12s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 19 (51s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 26 (1min 02s)&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 31 (11s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 18 (51s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 1 (1min 02s)&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 28 (9s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 16 (51s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 29 (59s)&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 29 (8s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 13 (51s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 10 (59s)&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 24 (8s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 10 (51s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 9 (59s)&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 10 (8s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 0 (51s)&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 13 (58s)&nbsp;</td></tr>
</table>
Back End Stages Timing for backend_default<br>
<a name="anchor_49"><h2>Back-end Stages</h2></a>
Compilation time of backend main stages<br>
<table class="glogtable">
<tr><th>&nbsp;Task&nbsp;</th><th>&nbsp;Elapsed time&nbsp;</th><th>&nbsp;Execution time&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;Build System&nbsp;</td><td style="text-align:right">&nbsp;00:00:51&nbsp;</td><td style="text-align:right">&nbsp;00:00:25&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Build zCore Part_0&nbsp;</td><td style="text-align:right">&nbsp;00:02:11&nbsp;</td><td style="text-align:right">&nbsp;00:01:47&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Convert Netlist&nbsp;</td><td style="text-align:right">&nbsp;00:00:30&nbsp;</td><td style="text-align:right">&nbsp;00:00:06&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Create Global DB&nbsp;</td><td style="text-align:right">&nbsp;00:00:39&nbsp;</td><td style="text-align:right">&nbsp;00:00:15&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Create Timing DB&nbsp;</td><td style="text-align:right">&nbsp;00:00:37&nbsp;</td><td style="text-align:right">&nbsp;00:00:06&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Create Timing DB (SDF Mode)&nbsp;</td><td style="text-align:right">&nbsp;00:00:59&nbsp;</td><td style="text-align:right">&nbsp;00:00:23&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Create Timing DB (post FPGA)&nbsp;</td><td style="text-align:right">&nbsp;00:00:23&nbsp;</td><td style="text-align:right">&nbsp;00:00:04&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Place and Route System&nbsp;</td><td style="text-align:right">&nbsp;00:01:01&nbsp;</td><td style="text-align:right">&nbsp;00:00:14&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Post-Process Global DB&nbsp;</td><td style="text-align:right">&nbsp;00:00:27&nbsp;</td><td style="text-align:right">&nbsp;00:00:04&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Simulate Graphs&nbsp;</td><td style="text-align:right">&nbsp;00:00:28&nbsp;</td><td style="text-align:right">&nbsp;00:00:10&nbsp;</td></tr>
</table>
Columns:<br>
 - Task&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: task label<br>
 - Elapsed time&nbsp;&nbsp;: the time for the task being spawned and released<br>
 - Execution time: the time for the task being executed<br>
<a name="anchor_50"><h2>Top 5 zCore</h2></a>
Highest contributor synthesis zCores<br>
<table class="glogtable">
<tr><th>&nbsp;Duration&nbsp;</th><th>&nbsp;Waiting for Slot Duration&nbsp;</th><th>&nbsp;Total Duration&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;Build zCore Part_0 (1min 47s)&nbsp;</td><td style="text-align:right">&nbsp;Build zCore Part_0 (24s)&nbsp;</td><td style="text-align:right">&nbsp;Build zCore Part_0 (2min 11s)&nbsp;</td></tr>
</table>
<a name="anchor_51"><h2>Top 10 FPGAs</h2></a>
Highest contributor synthesis FPGAs<br>
<table class="glogtable">
<tr><th>&nbsp;Duration&nbsp;</th><th>&nbsp;Waiting for Slot Duration&nbsp;</th><th>&nbsp;Total Duration&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;U0_M0_F01 Original (2h 21min 18s)&nbsp;</td><td style="text-align:right">&nbsp;U0_M0_F00 Original (39s)&nbsp;</td><td style="text-align:right">&nbsp;U0_M0_F01 Original (2h 21min 57s)&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;U0_M0_F00 Original (43min 32s)&nbsp;</td><td style="text-align:right">&nbsp;U0_M0_F01 Original (39s)&nbsp;</td><td style="text-align:right">&nbsp;U0_M0_F00 Original (44min 11s)&nbsp;</td></tr>
</table>
<a name="anchor_52"><h1>FPGA important times</h1></a>
Summary of FPGA compilation<br>
<table class="glogtable">
<tr><th>&nbsp;FPGA&nbsp;</th><th>&nbsp;Compile time&nbsp;</th><th>&nbsp;PARFF-1 Time&nbsp;</th><th>&nbsp;PARFF-2 Time&nbsp;</th><th>&nbsp;Grid delay impact&nbsp;</th><th>&nbsp;Nb of PARFF-1 launched&nbsp;</th><th>&nbsp;Nb of PARFF-2 launched&nbsp;</th><th>&nbsp;Final winner&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;U0_M0_F01&nbsp;</td><td style="text-align:right">&nbsp;02:21:57&nbsp;</td><td style="text-align:right">&nbsp;-&nbsp;</td><td style="text-align:right">&nbsp;-&nbsp;</td><td style="text-align:right">&nbsp;00:00:39&nbsp;</td><td style="text-align:right">&nbsp;0&nbsp;</td><td style="text-align:right">&nbsp;0&nbsp;</td><td style="text-align:right">&nbsp;Original&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;U0_M0_F00&nbsp;</td><td style="text-align:right">&nbsp;00:44:11&nbsp;</td><td style="text-align:right">&nbsp;-&nbsp;</td><td style="text-align:right">&nbsp;-&nbsp;</td><td style="text-align:right">&nbsp;00:00:39&nbsp;</td><td style="text-align:right">&nbsp;0&nbsp;</td><td style="text-align:right">&nbsp;0&nbsp;</td><td style="text-align:right">&nbsp;Original&nbsp;</td></tr>
</table>
Columns:<br>
 - FPGA&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: FPGA name<br>
 - Compile time&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: Total compile time (wall clock)<br>
 - PARFF-1 Time&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: Delay before triggering PARFF first stage<br>
 - PARFF-2 Time&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: Delay before triggering PARFF second stage<br>
 - Grid delay impact&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: Time spent waiting for grid<br>
 - Nb of PARFF-1 launched: Number of strategies in PARFF first stage<br>
 - Nb of PARFF-2 launched: Number of strategies in PARFF second stage<br>
 - Final winner&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: Name of the successful PARFF strategy<br>
<a name="anchor_53"><h1>FPGA Winner Details</h1></a>
Duration per compilation step for each FPGA<br>
<table class="glogtable">
<tr><th>&nbsp;&nbsp;</th><th>&nbsp;&nbsp;</th><th>&nbsp;&nbsp;</th><th>&nbsp;&nbsp;</th><th>&nbsp;&nbsp;</th><th>&nbsp;&nbsp;</th><th>&nbsp;&nbsp;</th><th>&nbsp;&nbsp;</th><th>&nbsp;&nbsp;</th><th>&nbsp;&nbsp;</th><th>&nbsp;&nbsp;</th><th>&nbsp;&nbsp;</th><th>&nbsp;&nbsp;</th><th>&nbsp;&nbsp;</th><th>&nbsp;&nbsp;</th><th>&nbsp;&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;FPGA&nbsp;</td><td style="text-align:right">&nbsp;VIVADO_NE*&nbsp;</td><td style="text-align:right">&nbsp;VIVADO_RE*&nbsp;</td><td style="text-align:right">&nbsp;VIVADO_OP*&nbsp;</td><td style="text-align:right">&nbsp;VIVADO_PO*&nbsp;</td><td style="text-align:right">&nbsp;VIVADO_PL*&nbsp;</td><td style="text-align:right">&nbsp;VIVADO_PO*&nbsp;</td><td style="text-align:right">&nbsp;VIVADO_RO*&nbsp;</td><td style="text-align:right">&nbsp;VIVADO_PO*&nbsp;</td><td style="text-align:right">&nbsp;VIVADO_TI*&nbsp;</td><td style="text-align:right">&nbsp;VIVADO_DR*&nbsp;</td><td style="text-align:right">&nbsp;WRITE_BIT*&nbsp;</td><td style="text-align:right">&nbsp;VIVADO_ZT*&nbsp;</td><td style="text-align:right">&nbsp;VIVADO_LO*&nbsp;</td><td style="text-align:right">&nbsp;VIVADO_WR*&nbsp;</td><td style="text-align:right">&nbsp;total&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;U0_M0_F00/U0_M0_F0&nbsp;</td><td style="text-align:right">&nbsp;0&nbsp;</td><td style="text-align:right">&nbsp;124&nbsp;</td><td style="text-align:right">&nbsp;187&nbsp;</td><td style="text-align:right">&nbsp;0&nbsp;</td><td style="text-align:right">&nbsp;684&nbsp;</td><td style="text-align:right">&nbsp;0&nbsp;</td><td style="text-align:right">&nbsp;500&nbsp;</td><td style="text-align:right">&nbsp;63&nbsp;</td><td style="text-align:right">&nbsp;0&nbsp;</td><td style="text-align:right">&nbsp;62&nbsp;</td><td style="text-align:right">&nbsp;187&nbsp;</td><td style="text-align:right">&nbsp;62&nbsp;</td><td style="text-align:right">&nbsp;0&nbsp;</td><td style="text-align:right">&nbsp;160&nbsp;</td><td style="text-align:right">&nbsp;2029&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;U0_M0_F01/U0_M0_F1&nbsp;</td><td style="text-align:right">&nbsp;0&nbsp;</td><td style="text-align:right">&nbsp;313&nbsp;</td><td style="text-align:right">&nbsp;874&nbsp;</td><td style="text-align:right">&nbsp;0&nbsp;</td><td style="text-align:right">&nbsp;1983&nbsp;</td><td style="text-align:right">&nbsp;126&nbsp;</td><td style="text-align:right">&nbsp;2556&nbsp;</td><td style="text-align:right">&nbsp;124&nbsp;</td><td style="text-align:right">&nbsp;124&nbsp;</td><td style="text-align:right">&nbsp;124&nbsp;</td><td style="text-align:right">&nbsp;248&nbsp;</td><td style="text-align:right">&nbsp;188&nbsp;</td><td style="text-align:right">&nbsp;125&nbsp;</td><td style="text-align:right">&nbsp;241&nbsp;</td><td style="text-align:right">&nbsp;7026&nbsp;</td></tr>
</table>
Annex :<br>
VIVADO_NE* : VIVADO_NETLIST_ANALYSIS_PREPROCESSING<br>
VIVADO_RE* : VIVADO_READ_CONSTRAINTS<br>
VIVADO_OP* : VIVADO_OPT_DESIGN<br>
VIVADO_PO* : VIVADO_POST_OPT_NETLIST_ANALYS_PROCESSING<br>
VIVADO_PL* : VIVADO_PLACE_DESIGN<br>
VIVADO_PO* : VIVADO_POST_PLACE_PHYS_OPT_DESIGN<br>
VIVADO_RO* : VIVADO_ROUTE_DESIGN<br>
VIVADO_PO* : VIVADO_POST_ROUTE_PHYS_OPT_DESIGN<br>
VIVADO_TI* : VIVADO_TIMING<br>
VIVADO_DR* : VIVADO_DRC_BITSTREAM_CHECK<br>
WRITE_BIT* : WRITE_BITSTREAM<br>
VIVADO_ZT* : VIVADO_ZTIME_ANALYSE_ROUTE<br>
VIVADO_LO* : VIVADO_LOCATION_BUILDING<br>
VIVADO_WR* : VIVADO_WRITE<br>
<a name="anchor_54"><h1>Hosts</h1></a>
Information about grid hosts used to run remote tasks, based on '/proc/cpuinfo' and 'lsb_release'<br>
<table class="glogtable">
<tr><th>&nbsp;Machine name&nbsp;</th><th>&nbsp;Model name&nbsp;</th><th>&nbsp;Total memory&nbsp;</th><th>&nbsp;Total swap&nbsp;</th><th>&nbsp;CPU (MHz)&nbsp;</th><th>&nbsp;Cache size&nbsp;</th><th>&nbsp;CPU cores&nbsp;</th><th>&nbsp;Bogomips&nbsp;</th><th>&nbsp;Address sizes&nbsp;</th><th>&nbsp;Distributor&nbsp;</th><th>&nbsp;Release&nbsp;</th><th>&nbsp;CodeName&nbsp;</th><th>&nbsp;Kernel&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;odcbench-00003-0032&nbsp;</td><td style="text-align:right">&nbsp; AMD EPYC 9654P 96-Core Processor&nbsp;</td><td style="text-align:right">&nbsp;1092.03GB&nbsp;</td><td style="text-align:right">&nbsp;258.00GB&nbsp;</td><td style="text-align:right">&nbsp; 2399.998&nbsp;</td><td style="text-align:right">&nbsp; 512 KB&nbsp;</td><td style="text-align:right">&nbsp; 69&nbsp;</td><td style="text-align:right">&nbsp; 4799.99&nbsp;</td><td style="text-align:right">&nbsp; 52 bits physical, 57 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;odcbench-00003-0035&nbsp;</td><td style="text-align:right">&nbsp; AMD EPYC 9654P 96-Core Processor&nbsp;</td><td style="text-align:right">&nbsp;1092.03GB&nbsp;</td><td style="text-align:right">&nbsp;258.00GB&nbsp;</td><td style="text-align:right">&nbsp; 2399.996&nbsp;</td><td style="text-align:right">&nbsp; 512 KB&nbsp;</td><td style="text-align:right">&nbsp; 69&nbsp;</td><td style="text-align:right">&nbsp; 4799.99&nbsp;</td><td style="text-align:right">&nbsp; 52 bits physical, 57 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;odcgen-zebu-16cx240g-2417-084&nbsp;</td><td style="text-align:right">&nbsp; AMD EPYC 7543 32-Core Processor&nbsp;</td><td style="text-align:right">&nbsp;235.89GB&nbsp;</td><td style="text-align:right">&nbsp;51.00GB&nbsp;</td><td style="text-align:right">&nbsp; 2799.998&nbsp;</td><td style="text-align:right">&nbsp; 512 KB&nbsp;</td><td style="text-align:right">&nbsp; 8&nbsp;</td><td style="text-align:right">&nbsp; 5599.99&nbsp;</td><td style="text-align:right">&nbsp; 40 bits physical, 48 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;odcgen-zebu-16cx240g-2615-013&nbsp;</td><td style="text-align:right">&nbsp; AMD EPYC 7543 32-Core Processor&nbsp;</td><td style="text-align:right">&nbsp;235.89GB&nbsp;</td><td style="text-align:right">&nbsp;51.00GB&nbsp;</td><td style="text-align:right">&nbsp; 2799.998&nbsp;</td><td style="text-align:right">&nbsp; 512 KB&nbsp;</td><td style="text-align:right">&nbsp; 8&nbsp;</td><td style="text-align:right">&nbsp; 5599.99&nbsp;</td><td style="text-align:right">&nbsp; 40 bits physical, 48 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;odcphy-vg-1079&nbsp;</td><td style="text-align:right">&nbsp; Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz&nbsp;</td><td style="text-align:right">&nbsp;251.51GB&nbsp;</td><td style="text-align:right">&nbsp;256.00GB&nbsp;</td><td style="text-align:right">&nbsp; 3400.000&nbsp;</td><td style="text-align:right">&nbsp; 25600 KB&nbsp;</td><td style="text-align:right">&nbsp; 10&nbsp;</td><td style="text-align:right">&nbsp; 4794.31&nbsp;</td><td style="text-align:right">&nbsp; 46 bits physical, 48 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;odcphy-vg-1110&nbsp;</td><td style="text-align:right">&nbsp; Intel(R) Xeon(R) Gold 6248 CPU @ 2.50GHz&nbsp;</td><td style="text-align:right">&nbsp;754.31GB&nbsp;</td><td style="text-align:right">&nbsp;256.00GB&nbsp;</td><td style="text-align:right">&nbsp; 1120.678&nbsp;</td><td style="text-align:right">&nbsp; 28160 KB&nbsp;</td><td style="text-align:right">&nbsp; 20&nbsp;</td><td style="text-align:right">&nbsp; 5000.00&nbsp;</td><td style="text-align:right">&nbsp; 46 bits physical, 48 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;odcphy-vg-1114&nbsp;</td><td style="text-align:right">&nbsp; Intel(R) Xeon(R) Gold 6248 CPU @ 2.50GHz&nbsp;</td><td style="text-align:right">&nbsp;754.31GB&nbsp;</td><td style="text-align:right">&nbsp;256.00GB&nbsp;</td><td style="text-align:right">&nbsp; 1591.707&nbsp;</td><td style="text-align:right">&nbsp; 28160 KB&nbsp;</td><td style="text-align:right">&nbsp; 20&nbsp;</td><td style="text-align:right">&nbsp; 5000.00&nbsp;</td><td style="text-align:right">&nbsp; 46 bits physical, 48 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;odcphy-vg-1115&nbsp;</td><td style="text-align:right">&nbsp; Intel(R) Xeon(R) Gold 6248 CPU @ 2.50GHz&nbsp;</td><td style="text-align:right">&nbsp;723.55GB&nbsp;</td><td style="text-align:right">&nbsp;256.00GB&nbsp;</td><td style="text-align:right">&nbsp; 3200.000&nbsp;</td><td style="text-align:right">&nbsp; 28160 KB&nbsp;</td><td style="text-align:right">&nbsp; 20&nbsp;</td><td style="text-align:right">&nbsp; 5000.00&nbsp;</td><td style="text-align:right">&nbsp; 46 bits physical, 48 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;odcphy-vg-1134&nbsp;</td><td style="text-align:right">&nbsp; Intel(R) Xeon(R) Gold 5118 CPU @ 2.30GHz&nbsp;</td><td style="text-align:right">&nbsp;376.33GB&nbsp;</td><td style="text-align:right">&nbsp;256.00GB&nbsp;</td><td style="text-align:right">&nbsp; 2300.000&nbsp;</td><td style="text-align:right">&nbsp; 16896 KB&nbsp;</td><td style="text-align:right">&nbsp; 12&nbsp;</td><td style="text-align:right">&nbsp; 4600.00&nbsp;</td><td style="text-align:right">&nbsp; 46 bits physical, 48 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;odcphy-vg-1178&nbsp;</td><td style="text-align:right">&nbsp; AMD EPYC 7281 16-Core Processor&nbsp;</td><td style="text-align:right">&nbsp;251.54GB&nbsp;</td><td style="text-align:right">&nbsp;256.00GB&nbsp;</td><td style="text-align:right">&nbsp; 2100.000&nbsp;</td><td style="text-align:right">&nbsp; 512 KB&nbsp;</td><td style="text-align:right">&nbsp; 16&nbsp;</td><td style="text-align:right">&nbsp; 4199.43&nbsp;</td><td style="text-align:right">&nbsp; 48 bits physical, 48 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;us01odcvde23280&nbsp;</td><td style="text-align:right">&nbsp; AMD EPYC 9754 128-Core Processor&nbsp;</td><td style="text-align:right">&nbsp;15.39GB&nbsp;</td><td style="text-align:right">&nbsp;4.00GB&nbsp;</td><td style="text-align:right">&nbsp; 2250.006&nbsp;</td><td style="text-align:right">&nbsp; 1024 KB&nbsp;</td><td style="text-align:right">&nbsp; 2&nbsp;</td><td style="text-align:right">&nbsp; 4500.01&nbsp;</td><td style="text-align:right">&nbsp; 48 bits physical, 48 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.10&nbsp;</td><td style="text-align:right">&nbsp;CeruleanLeopard&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-553.34.1.el8_10.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;us01zebu-4586-001&nbsp;</td><td style="text-align:right">&nbsp; INTEL(R) XEON(R) GOLD 6548Y+&nbsp;</td><td style="text-align:right">&nbsp;964.32GB&nbsp;</td><td style="text-align:right">&nbsp;102.00GB&nbsp;</td><td style="text-align:right">&nbsp; 2500.000&nbsp;</td><td style="text-align:right">&nbsp; 16384 KB&nbsp;</td><td style="text-align:right">&nbsp; 15&nbsp;</td><td style="text-align:right">&nbsp; 5000.00&nbsp;</td><td style="text-align:right">&nbsp; 46 bits physical, 57 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;us01zebu-4587-002&nbsp;</td><td style="text-align:right">&nbsp; INTEL(R) XEON(R) GOLD 6548Y+&nbsp;</td><td style="text-align:right">&nbsp;964.32GB&nbsp;</td><td style="text-align:right">&nbsp;102.00GB&nbsp;</td><td style="text-align:right">&nbsp; 2500.000&nbsp;</td><td style="text-align:right">&nbsp; 16384 KB&nbsp;</td><td style="text-align:right">&nbsp; 15&nbsp;</td><td style="text-align:right">&nbsp; 5000.00&nbsp;</td><td style="text-align:right">&nbsp; 46 bits physical, 57 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;vgzeburtdc257&nbsp;</td><td style="text-align:right">&nbsp; Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz&nbsp;</td><td style="text-align:right">&nbsp;251.53GB&nbsp;</td><td style="text-align:right">&nbsp;1024.00MB&nbsp;</td><td style="text-align:right">&nbsp; 3400.000&nbsp;</td><td style="text-align:right">&nbsp; 25600 KB&nbsp;</td><td style="text-align:right">&nbsp; 10&nbsp;</td><td style="text-align:right">&nbsp; 4800.22&nbsp;</td><td style="text-align:right">&nbsp; 46 bits physical, 48 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;vgzeburtdc264&nbsp;</td><td style="text-align:right">&nbsp; Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz&nbsp;</td><td style="text-align:right">&nbsp;251.53GB&nbsp;</td><td style="text-align:right">&nbsp;1024.00MB&nbsp;</td><td style="text-align:right">&nbsp; 3400.000&nbsp;</td><td style="text-align:right">&nbsp; 25600 KB&nbsp;</td><td style="text-align:right">&nbsp; 10&nbsp;</td><td style="text-align:right">&nbsp; 4799.71&nbsp;</td><td style="text-align:right">&nbsp; 46 bits physical, 48 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;zebutrain-4758-002&nbsp;</td><td style="text-align:right">&nbsp; AMD EPYC 9754 128-Core Processor&nbsp;</td><td style="text-align:right">&nbsp;255.57GB&nbsp;</td><td style="text-align:right">&nbsp;52.00GB&nbsp;</td><td style="text-align:right">&nbsp; 2249.998&nbsp;</td><td style="text-align:right">&nbsp; 512 KB&nbsp;</td><td style="text-align:right">&nbsp; 32&nbsp;</td><td style="text-align:right">&nbsp; 4499.99&nbsp;</td><td style="text-align:right">&nbsp; 52 bits physical, 57 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;zebutrain-4758-005&nbsp;</td><td style="text-align:right">&nbsp; AMD EPYC 9754 128-Core Processor&nbsp;</td><td style="text-align:right">&nbsp;255.57GB&nbsp;</td><td style="text-align:right">&nbsp;52.00GB&nbsp;</td><td style="text-align:right">&nbsp; 2249.998&nbsp;</td><td style="text-align:right">&nbsp; 512 KB&nbsp;</td><td style="text-align:right">&nbsp; 32&nbsp;</td><td style="text-align:right">&nbsp; 4499.99&nbsp;</td><td style="text-align:right">&nbsp; 52 bits physical, 57 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;zebutrain-4758-006&nbsp;</td><td style="text-align:right">&nbsp; AMD EPYC 9754 128-Core Processor&nbsp;</td><td style="text-align:right">&nbsp;255.57GB&nbsp;</td><td style="text-align:right">&nbsp;52.00GB&nbsp;</td><td style="text-align:right">&nbsp; 2249.998&nbsp;</td><td style="text-align:right">&nbsp; 512 KB&nbsp;</td><td style="text-align:right">&nbsp; 32&nbsp;</td><td style="text-align:right">&nbsp; 4499.99&nbsp;</td><td style="text-align:right">&nbsp; 52 bits physical, 57 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;zebutrain-4761-001&nbsp;</td><td style="text-align:right">&nbsp; AMD EPYC 9754 128-Core Processor&nbsp;</td><td style="text-align:right">&nbsp;255.57GB&nbsp;</td><td style="text-align:right">&nbsp;52.00GB&nbsp;</td><td style="text-align:right">&nbsp; 2250.000&nbsp;</td><td style="text-align:right">&nbsp; 512 KB&nbsp;</td><td style="text-align:right">&nbsp; 32&nbsp;</td><td style="text-align:right">&nbsp; 4500.00&nbsp;</td><td style="text-align:right">&nbsp; 52 bits physical, 57 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;zebutrain-4762-001&nbsp;</td><td style="text-align:right">&nbsp; AMD EPYC 9754 128-Core Processor&nbsp;</td><td style="text-align:right">&nbsp;191.59GB&nbsp;</td><td style="text-align:right">&nbsp;52.00GB&nbsp;</td><td style="text-align:right">&nbsp; 2250.000&nbsp;</td><td style="text-align:right">&nbsp; 512 KB&nbsp;</td><td style="text-align:right">&nbsp; 24&nbsp;</td><td style="text-align:right">&nbsp; 4500.00&nbsp;</td><td style="text-align:right">&nbsp; 52 bits physical, 57 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;zebutrain-4763-002&nbsp;</td><td style="text-align:right">&nbsp; AMD EPYC 9754 128-Core Processor&nbsp;</td><td style="text-align:right">&nbsp;255.57GB&nbsp;</td><td style="text-align:right">&nbsp;52.00GB&nbsp;</td><td style="text-align:right">&nbsp; 2250.000&nbsp;</td><td style="text-align:right">&nbsp; 512 KB&nbsp;</td><td style="text-align:right">&nbsp; 32&nbsp;</td><td style="text-align:right">&nbsp; 4500.00&nbsp;</td><td style="text-align:right">&nbsp; 52 bits physical, 57 bits virtual&nbsp;</td><td style="text-align:right">&nbsp;AlmaLinux&nbsp;</td><td style="text-align:right">&nbsp;8.4&nbsp;</td><td style="text-align:right">&nbsp;ElectricCheetah&nbsp;</td><td style="text-align:right">&nbsp; 4.18.0-425.3.1.el8.x86_64&nbsp;</td></tr>
</table>
<a name="anchor_55"><h1>Memory usage</h1></a>
Memory usage of tasks with the highest 'Maximum resident set size'<br>
<table class="glogtable">
<tr><th>&nbsp;Task&nbsp;</th><th>&nbsp;Maximum RSS&nbsp;</th><th>&nbsp;Available memory at start&nbsp;</th><th>&nbsp;Task&nbsp;</th><th>&nbsp;Job queue&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;backend_default_U0_M0_F01_Original&nbsp;</td><td style="text-align:right">&nbsp;22.10GB&nbsp;</td><td style="text-align:right">&nbsp;235.75GB&nbsp;</td><td style="text-align:right">&nbsp;U0_M0_F01 Original&nbsp;</td><td style="text-align:right">&nbsp;ZebuIse&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_U0_M0_F00_Original&nbsp;</td><td style="text-align:right">&nbsp;16.46GB&nbsp;</td><td style="text-align:right">&nbsp;235.75GB&nbsp;</td><td style="text-align:right">&nbsp;U0_M0_F00 Original&nbsp;</td><td style="text-align:right">&nbsp;ZebuIse&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zCoreBuild_Part_0&nbsp;</td><td style="text-align:right">&nbsp;15.26GB&nbsp;</td><td style="text-align:right">&nbsp;939.81GB&nbsp;</td><td style="text-align:right">&nbsp;Build zCore Part_0&nbsp;</td><td style="text-align:right">&nbsp;ZebuHeavy&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_U0_M0_F01_zFpgaTiming&nbsp;</td><td style="text-align:right">&nbsp;10.86GB&nbsp;</td><td style="text-align:right">&nbsp;229.66GB&nbsp;</td><td style="text-align:right">&nbsp;U0_M0_F01 Create Timing DB (SDF Mode)&nbsp;</td><td style="text-align:right">&nbsp;ZebuIse&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zTopBuild&nbsp;</td><td style="text-align:right">&nbsp;3.81GB&nbsp;</td><td style="text-align:right">&nbsp;217.68GB&nbsp;</td><td style="text-align:right">&nbsp;Build System&nbsp;</td><td style="text-align:right">&nbsp;ZebuSuperHeavy&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_U0_M0_F00_zFpgaTiming&nbsp;</td><td style="text-align:right">&nbsp;3.16GB&nbsp;</td><td style="text-align:right">&nbsp;251.39GB&nbsp;</td><td style="text-align:right">&nbsp;U0_M0_F00 Create Timing DB (SDF Mode)&nbsp;</td><td style="text-align:right">&nbsp;ZebuIse&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zCoreBuildTiming_Part_0_U0_M0_F1&nbsp;</td><td style="text-align:right">&nbsp;2.95GB&nbsp;</td><td style="text-align:right">&nbsp;186.48GB&nbsp;</td><td style="text-align:right">&nbsp;Build zCoreTiming Part_0 U0_M0_F1&nbsp;</td><td style="text-align:right">&nbsp;ZebuIse&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zPar&nbsp;</td><td style="text-align:right">&nbsp;2.57GB&nbsp;</td><td style="text-align:right">&nbsp;211.30GB&nbsp;</td><td style="text-align:right">&nbsp;Place and Route System&nbsp;</td><td style="text-align:right">&nbsp;ZebuHeavy&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zSimzilla&nbsp;</td><td style="text-align:right">&nbsp;1.20GB&nbsp;</td><td style="text-align:right">&nbsp;217.12GB&nbsp;</td><td style="text-align:right">&nbsp;Simulate Graphs&nbsp;</td><td style="text-align:right">&nbsp;ZebuSuperHeavy&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zDB_Global&nbsp;</td><td style="text-align:right">&nbsp;1002.35MB&nbsp;</td><td style="text-align:right">&nbsp;220.87GB&nbsp;</td><td style="text-align:right">&nbsp;Create Global DB&nbsp;</td><td style="text-align:right">&nbsp;ZebuSuperHeavy&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;vcs_splitter_VCS_Task_Builder&nbsp;</td><td style="text-align:right">&nbsp;748.07MB&nbsp;</td><td style="text-align:right">&nbsp;190.31GB&nbsp;</td><td style="text-align:right">&nbsp;Launch VCS&nbsp;</td><td style="text-align:right">&nbsp;ZebuSuperHeavy&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zRtlToEqui&nbsp;</td><td style="text-align:right">&nbsp;600.21MB&nbsp;</td><td style="text-align:right">&nbsp;939.81GB&nbsp;</td><td style="text-align:right">&nbsp;Convert Netlist&nbsp;</td><td style="text-align:right">&nbsp;ZebuSuperHeavy&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_Zrdb_Equi&nbsp;</td><td style="text-align:right">&nbsp;587.02MB&nbsp;</td><td style="text-align:right">&nbsp;939.81GB&nbsp;</td><td style="text-align:right">&nbsp;Build Equipotentials&nbsp;</td><td style="text-align:right">&nbsp;ZebuHeavy&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zDbPostProc&nbsp;</td><td style="text-align:right">&nbsp;468.86MB&nbsp;</td><td style="text-align:right">&nbsp;211.20GB&nbsp;</td><td style="text-align:right">&nbsp;Post-Process Global DB&nbsp;</td><td style="text-align:right">&nbsp;ZebuHeavy&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_1_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;386.85MB&nbsp;</td><td style="text-align:right">&nbsp;217.37GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 1&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zCoreBuildTiming_Part_0_U0_M0_F0&nbsp;</td><td style="text-align:right">&nbsp;381.72MB&nbsp;</td><td style="text-align:right">&nbsp;186.48GB&nbsp;</td><td style="text-align:right">&nbsp;Build zCoreTiming Part_0 U0_M0_F0&nbsp;</td><td style="text-align:right">&nbsp;ZebuIse&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zTimeFpga&nbsp;</td><td style="text-align:right">&nbsp;269.37MB&nbsp;</td><td style="text-align:right">&nbsp;223.22GB&nbsp;</td><td style="text-align:right">&nbsp;Create Timing DB (post FPGA)&nbsp;</td><td style="text-align:right">&nbsp;Zebu&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zTime&nbsp;</td><td style="text-align:right">&nbsp;264.04MB&nbsp;</td><td style="text-align:right">&nbsp;235.75GB&nbsp;</td><td style="text-align:right">&nbsp;Create Timing DB&nbsp;</td><td style="text-align:right">&nbsp;Zebu&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;BE_Version_Checker&nbsp;</td><td style="text-align:right">&nbsp;263.97MB&nbsp;</td><td style="text-align:right">&nbsp;8.26GB&nbsp;</td><td style="text-align:right">&nbsp;Check Back-End Binaries Version&nbsp;</td><td style="text-align:right">&nbsp;ZebuLocal&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_23_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;227.82MB&nbsp;</td><td style="text-align:right">&nbsp;191.33GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 23&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_0_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;199.86MB&nbsp;</td><td style="text-align:right">&nbsp;191.33GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 0&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_29_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;196.76MB&nbsp;</td><td style="text-align:right">&nbsp;191.33GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 29&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;VERDI_Version_Checker&nbsp;</td><td style="text-align:right">&nbsp;194.22MB&nbsp;</td><td style="text-align:right">&nbsp;8.26GB&nbsp;</td><td style="text-align:right">&nbsp;Check Verdi Binaries Version&nbsp;</td><td style="text-align:right">&nbsp;ZebuLocal&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_30_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;189.16MB&nbsp;</td><td style="text-align:right">&nbsp;191.33GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 30&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_28_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;154.58MB&nbsp;</td><td style="text-align:right">&nbsp;861.49GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 28&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_8_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;153.59MB&nbsp;</td><td style="text-align:right">&nbsp;230.31GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 8&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_RTL_DB_Indexer&nbsp;</td><td style="text-align:right">&nbsp;151.93MB&nbsp;</td><td style="text-align:right">&nbsp;850.92GB&nbsp;</td><td style="text-align:right">&nbsp;Make RTL DB indexes&nbsp;</td><td style="text-align:right">&nbsp;Zebu&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_31_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;151.82MB&nbsp;</td><td style="text-align:right">&nbsp;191.33GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 31&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_FpgaMultiBinPredictor&nbsp;</td><td style="text-align:right">&nbsp;142.28MB&nbsp;</td><td style="text-align:right">&nbsp;8.45GB&nbsp;</td><td style="text-align:right">&nbsp;FPGA Multi Bin Predictor&nbsp;</td><td style="text-align:right">&nbsp;ZebuLocal&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_14_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;140.64MB&nbsp;</td><td style="text-align:right">&nbsp;888.72GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 14&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_13_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;138.55MB&nbsp;</td><td style="text-align:right">&nbsp;191.33GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 13&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_4_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;138.37MB&nbsp;</td><td style="text-align:right">&nbsp;700.35GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 4&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_26_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;137.71MB&nbsp;</td><td style="text-align:right">&nbsp;192.37GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 26&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_9_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;136.60MB&nbsp;</td><td style="text-align:right">&nbsp;191.31GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 9&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_6_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;135.84MB&nbsp;</td><td style="text-align:right">&nbsp;888.72GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 6&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_27_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;135.78MB&nbsp;</td><td style="text-align:right">&nbsp;83.94GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 27&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_15_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;135.59MB&nbsp;</td><td style="text-align:right">&nbsp;83.94GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 15&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_24_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;130.24MB&nbsp;</td><td style="text-align:right">&nbsp;700.35GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 24&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Verdi_Compilation&nbsp;</td><td style="text-align:right">&nbsp;123.95MB&nbsp;</td><td style="text-align:right">&nbsp;888.72GB&nbsp;</td><td style="text-align:right">&nbsp;Launch Verdi&nbsp;</td><td style="text-align:right">&nbsp;ZebuSuperHeavy&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_10_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;118.07MB&nbsp;</td><td style="text-align:right">&nbsp;191.33GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 10&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_22_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;115.44MB&nbsp;</td><td style="text-align:right">&nbsp;191.30GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 22&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_7_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;114.48MB&nbsp;</td><td style="text-align:right">&nbsp;888.72GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 7&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_25_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;113.58MB&nbsp;</td><td style="text-align:right">&nbsp;888.72GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 25&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_12_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;108.45MB&nbsp;</td><td style="text-align:right">&nbsp;122.91GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 12&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Vcs_Version_Checker&nbsp;</td><td style="text-align:right">&nbsp;106.39MB&nbsp;</td><td style="text-align:right">&nbsp;8.26GB&nbsp;</td><td style="text-align:right">&nbsp;Check Vcs Binaries Version&nbsp;</td><td style="text-align:right">&nbsp;ZebuLocal&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;RhinoFsdb_Builder&nbsp;</td><td style="text-align:right">&nbsp;103.51MB&nbsp;</td><td style="text-align:right">&nbsp;888.72GB&nbsp;</td><td style="text-align:right">&nbsp;Build Rhino Fsdb&nbsp;</td><td style="text-align:right">&nbsp;Zebu&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_5_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;102.25MB&nbsp;</td><td style="text-align:right">&nbsp;700.35GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 5&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_2_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;101.87MB&nbsp;</td><td style="text-align:right">&nbsp;888.72GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 2&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_11_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;99.61MB&nbsp;</td><td style="text-align:right">&nbsp;861.49GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 11&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_17_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;98.25MB&nbsp;</td><td style="text-align:right">&nbsp;700.35GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 17&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_32_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;97.92MB&nbsp;</td><td style="text-align:right">&nbsp;861.49GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 32&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_3_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;96.68MB&nbsp;</td><td style="text-align:right">&nbsp;192.37GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 3&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_16_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;96.49MB&nbsp;</td><td style="text-align:right">&nbsp;191.33GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 16&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_19_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;96.00MB&nbsp;</td><td style="text-align:right">&nbsp;191.33GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 19&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_21_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;95.99MB&nbsp;</td><td style="text-align:right">&nbsp;888.72GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 21&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_18_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;95.94MB&nbsp;</td><td style="text-align:right">&nbsp;191.25GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 18&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_20_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;95.94MB&nbsp;</td><td style="text-align:right">&nbsp;191.33GB&nbsp;</td><td style="text-align:right">&nbsp;Default_RTL_Group Bundle 20&nbsp;</td><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Target_Config&nbsp;</td><td style="text-align:right">&nbsp;92.47MB&nbsp;</td><td style="text-align:right">&nbsp;564.77GB&nbsp;</td><td style="text-align:right">&nbsp;Target Configuration&nbsp;</td><td style="text-align:right">&nbsp;Zebu&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zAuditReport&nbsp;</td><td style="text-align:right">&nbsp;88.29MB&nbsp;</td><td style="text-align:right">&nbsp;8.44GB&nbsp;</td><td style="text-align:right">&nbsp;zAudit Report&nbsp;</td><td style="text-align:right">&nbsp;ZebuLocal&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zPertagram_postFPGA&nbsp;</td><td style="text-align:right">&nbsp;83.09MB&nbsp;</td><td style="text-align:right">&nbsp;698.00GB&nbsp;</td><td style="text-align:right">&nbsp;zPertagram (post FPGA)&nbsp;</td><td style="text-align:right">&nbsp;Zebu&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Fs_Macro&nbsp;</td><td style="text-align:right">&nbsp;82.84MB&nbsp;</td><td style="text-align:right">&nbsp;277.44GB&nbsp;</td><td style="text-align:right">&nbsp;Build Fs Macro Library&nbsp;</td><td style="text-align:right">&nbsp;Zebu&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zPertagram&nbsp;</td><td style="text-align:right">&nbsp;81.62MB&nbsp;</td><td style="text-align:right">&nbsp;222.28GB&nbsp;</td><td style="text-align:right">&nbsp;zPertagram&nbsp;</td><td style="text-align:right">&nbsp;Zebu&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_FpgaResultAnalyzer&nbsp;</td><td style="text-align:right">&nbsp;63.60MB&nbsp;</td><td style="text-align:right">&nbsp;229.66GB&nbsp;</td><td style="text-align:right">&nbsp;FPGA PaRs Analyzer&nbsp;</td><td style="text-align:right">&nbsp;Zebu&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_OptionsDbProc&nbsp;</td><td style="text-align:right">&nbsp;51.93MB&nbsp;</td><td style="text-align:right">&nbsp;8.43GB&nbsp;</td><td style="text-align:right">&nbsp;Make optionsdb dump&nbsp;</td><td style="text-align:right">&nbsp;ZebuLocal&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_RTL_DB_RunTime&nbsp;</td><td style="text-align:right">&nbsp;51.70MB&nbsp;</td><td style="text-align:right">&nbsp;391.58GB&nbsp;</td><td style="text-align:right">&nbsp;Make RTL DB for Run Time&nbsp;</td><td style="text-align:right">&nbsp;Zebu&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_RTL_DB_Link&nbsp;</td><td style="text-align:right">&nbsp;51.69MB&nbsp;</td><td style="text-align:right">&nbsp;390.60GB&nbsp;</td><td style="text-align:right">&nbsp;Make RTL DB link&nbsp;</td><td style="text-align:right">&nbsp;Zebu&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_Vcs_Link&nbsp;</td><td style="text-align:right">&nbsp;51.64MB&nbsp;</td><td style="text-align:right">&nbsp;390.64GB&nbsp;</td><td style="text-align:right">&nbsp;Make VCS file links&nbsp;</td><td style="text-align:right">&nbsp;Zebu&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_Intermediate_Profiling_Results_Analyzer_BackendEntry&nbsp;</td><td style="text-align:right">&nbsp;20.14MB&nbsp;</td><td style="text-align:right">&nbsp;8.43GB&nbsp;</td><td style="text-align:right">&nbsp;Compilation Profiler (after BackendEntry)&nbsp;</td><td style="text-align:right">&nbsp;ZebuLocal&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_Intermediate_Profiling_Results_Analyzer_VCSAnalyzer&nbsp;</td><td style="text-align:right">&nbsp;20.14MB&nbsp;</td><td style="text-align:right">&nbsp;8.04GB&nbsp;</td><td style="text-align:right">&nbsp;Compilation Profiler (after VCSAnalyzer)&nbsp;</td><td style="text-align:right">&nbsp;ZebuLocal&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_Intermediate_Profiling_Results_Analyzer_ZParAnalyzer&nbsp;</td><td style="text-align:right">&nbsp;20.14MB&nbsp;</td><td style="text-align:right">&nbsp;8.45GB&nbsp;</td><td style="text-align:right">&nbsp;Compilation Profiler (after ZParAnalyzer)&nbsp;</td><td style="text-align:right">&nbsp;ZebuLocal&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_Intermediate_Profiling_Results_Analyzer_ZTopBuildAnalyzer&nbsp;</td><td style="text-align:right">&nbsp;20.14MB&nbsp;</td><td style="text-align:right">&nbsp;8.42GB&nbsp;</td><td style="text-align:right">&nbsp;Compilation Profiler (after ZTopBuildAnalyzer)&nbsp;</td><td style="text-align:right">&nbsp;ZebuLocal&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;FE_Version_Checker&nbsp;</td><td style="text-align:right">&nbsp;17.18MB&nbsp;</td><td style="text-align:right">&nbsp;8.26GB&nbsp;</td><td style="text-align:right">&nbsp;Check Front-End Binaries Version&nbsp;</td><td style="text-align:right">&nbsp;ZebuLocal&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_U0_M0_F01_Finish&nbsp;</td><td style="text-align:right">&nbsp;4.05MB&nbsp;</td><td style="text-align:right">&nbsp;8.45GB&nbsp;</td><td style="text-align:right">&nbsp;U0_M0_F01 Finish&nbsp;</td><td style="text-align:right">&nbsp;ZebuLocal&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_U0_M0_F00_Finish&nbsp;</td><td style="text-align:right">&nbsp;4.05MB&nbsp;</td><td style="text-align:right">&nbsp;8.37GB&nbsp;</td><td style="text-align:right">&nbsp;U0_M0_F00 Finish&nbsp;</td><td style="text-align:right">&nbsp;ZebuLocal&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zPRD_Run&nbsp;</td><td style="text-align:right">&nbsp;3.80MB&nbsp;</td><td style="text-align:right">&nbsp;222.97GB&nbsp;</td><td style="text-align:right">&nbsp;Run zPRD&nbsp;</td><td style="text-align:right">&nbsp;Zebu&nbsp;</td></tr>
</table>
Columns:<br>
 - Task&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: task label<br>
 - Maximum RSS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: Maximum Resident Set Size<br>
 - Available memory at start: Available memory on host when the job starts<br>
 - Task&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: Task Label<br>
 - Job queue&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: Job queue name<br>
<a name="anchor_56"><h1>Job queue memory analysis</h1></a>
Memory information grouped by job queues<br>
<table class="glogtable">
<tr><th>&nbsp;Job queue&nbsp;</th><th>&nbsp;Maximum RSS (max)&nbsp;</th><th>&nbsp;Maximum RSS (average)&nbsp;</th><th>&nbsp;Total jobs number&nbsp;</th><th>&nbsp;Slots (usage / limit)&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;Zebu&nbsp;</td><td style="text-align:right">&nbsp;269.37MB&nbsp;</td><td style="text-align:right">&nbsp;103.95MB&nbsp;</td><td style="text-align:right">&nbsp;13&nbsp;</td><td style="text-align:right">&nbsp;2 / 100&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;ZebuHeavy&nbsp;</td><td style="text-align:right">&nbsp;15.26GB&nbsp;</td><td style="text-align:right">&nbsp;4.72GB&nbsp;</td><td style="text-align:right">&nbsp;4&nbsp;</td><td style="text-align:right">&nbsp;2 / 100&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;ZebuIse&nbsp;</td><td style="text-align:right">&nbsp;22.10GB&nbsp;</td><td style="text-align:right">&nbsp;9.32GB&nbsp;</td><td style="text-align:right">&nbsp;6&nbsp;</td><td style="text-align:right">&nbsp;2 / 100&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;ZebuLocal&nbsp;</td><td style="text-align:right">&nbsp;263.97MB&nbsp;</td><td style="text-align:right">&nbsp;73.30MB&nbsp;</td><td style="text-align:right">&nbsp;13&nbsp;</td><td style="text-align:right">&nbsp;4 / Unlimited&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;ZebuSuperHeavy&nbsp;</td><td style="text-align:right">&nbsp;3.81GB&nbsp;</td><td style="text-align:right">&nbsp;1.24GB&nbsp;</td><td style="text-align:right">&nbsp;6&nbsp;</td><td style="text-align:right">&nbsp;1 / 100&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td><td style="text-align:right">&nbsp;386.85MB&nbsp;</td><td style="text-align:right">&nbsp;137.48MB&nbsp;</td><td style="text-align:right">&nbsp;33&nbsp;</td><td style="text-align:right">&nbsp;33 / 100&nbsp;</td></tr>
</table>
Columns:<br>
 - Job queue&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: Job queue name<br>
 - Maximum RSS (max)&nbsp;&nbsp;&nbsp;&nbsp;: Maximum value of Resident Set Size peak<br>
 - Maximum RSS (average): Average value of Resident Set Size peak<br>
 - Slots (usage / limit): Max slots used in parallel / Available slots limit<br>
<a name="anchor_57"><h1>Grid Delay</h1></a>
Remote tasks grid delays<br>
<table class="glogtable">
<tr><th>&nbsp;Task&nbsp;</th><th>&nbsp;Grid delay&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_31_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:50&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_22_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:50&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_23_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:50&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_20_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:50&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_19_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:50&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_18_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:50&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_16_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:50&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_29_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:50&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_13_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:50&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_9_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:50&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_10_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:50&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_0_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:50&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_30_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:50&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_3_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:49&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_26_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:49&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_15_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:48&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_27_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:48&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Target_Config&nbsp;</td><td style="text-align:right">&nbsp;00:00:47&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zPar&nbsp;</td><td style="text-align:right">&nbsp;00:00:47&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_24_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:46&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_5_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:46&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_17_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:46&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_4_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:46&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_1_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:44&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_8_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:44&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_6_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:43&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_7_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:43&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;RhinoFsdb_Builder&nbsp;</td><td style="text-align:right">&nbsp;00:00:43&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_32_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:43&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_2_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:43&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_28_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:43&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_25_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:43&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_21_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:43&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_14_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:43&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_11_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:43&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;Verdi_Compilation&nbsp;</td><td style="text-align:right">&nbsp;00:00:43&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;design_Default_RTL_GroupBundle_12_Synthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:42&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_U0_M0_F00_Original&nbsp;</td><td style="text-align:right">&nbsp;00:00:39&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_U0_M0_F01_Original&nbsp;</td><td style="text-align:right">&nbsp;00:00:39&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zPertagram&nbsp;</td><td style="text-align:right">&nbsp;00:00:37&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_U0_M0_F00_zFpgaTiming&nbsp;</td><td style="text-align:right">&nbsp;00:00:36&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zTime&nbsp;</td><td style="text-align:right">&nbsp;00:00:31&nbsp;</td></tr>
</table>
Columns:<br>
 - Task: Task label<br>
<a name="anchor_58"><h1>Grid Delay Per Job Queue</h1></a>
Maximum and average grid delay per job queue<br>
<table class="glogtable">
<tr><th>&nbsp;Job queue&nbsp;</th><th>&nbsp;Wait (max)&nbsp;</th><th>&nbsp;Wait (average)&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;Zebu&nbsp;</td><td style="text-align:right">&nbsp;00:00:47&nbsp;</td><td style="text-align:right">&nbsp;00:00:27&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;ZebuHeavy&nbsp;</td><td style="text-align:right">&nbsp;00:00:47&nbsp;</td><td style="text-align:right">&nbsp;00:00:29&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;ZebuIse&nbsp;</td><td style="text-align:right">&nbsp;00:00:39&nbsp;</td><td style="text-align:right">&nbsp;00:00:30&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;ZebuLocal&nbsp;</td><td style="text-align:right">&nbsp;00:00:06&nbsp;</td><td style="text-align:right">&nbsp;00:00:01&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;ZebuSuperHeavy&nbsp;</td><td style="text-align:right">&nbsp;00:00:43&nbsp;</td><td style="text-align:right">&nbsp;00:00:26&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;ZebuSynthesis&nbsp;</td><td style="text-align:right">&nbsp;00:00:50&nbsp;</td><td style="text-align:right">&nbsp;00:00:46&nbsp;</td></tr>
</table>
Columns:<br>
 - Job queue&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;: Job queue name<br>
 - Wait (max)&nbsp;&nbsp;&nbsp;&nbsp;: Maximum grid delay<br>
 - Wait (average): Average grid delay<br>
<a name="anchor_59"><h1>Memory usage over time</h1></a>
<svg width="1100" height="600" style="display: block">	<polygon points="0,-2147483148 3,188 6,188 10,183 13,180 16,110 20,72 23,72 26,57 30,55 33,54 36,24 40,24 43,24 46,20 50,20 53,20 56,19 60,16 63,14 66,14 70,13 73,11 76,11 80,11 83,11 86,11 90,11 93,11 96,11 100,11 103,11 107,10 110,10 113,10 117,10 120,10 123,10 127,10 130,9 133,9 137,9 140,9 143,9 147,8 150,8 153,8 157,8 160,8 163,8 167,8 170,8 173,8 177,8 180,8 183,8 187,8 190,7 193,7 197,7 200,7 204,7 207,7 210,7 214,6 217,6 220,6 224,6 227,6 230,6 234,6 237,6 240,6 244,6 247,6 250,6 254,6 257,6 260,6 264,6 267,6 270,6 274,6 277,6 280,6 284,6 287,6 290,6 294,6 297,6 301,6 304,6 307,6 311,6 314,6 317,6 321,6 324,6 327,6 331,6 334,6 337,6 341,6 344,6 347,6 351,6 354,6 357,6 361,6 364,6 367,6 371,6 374,6 377,6 381,6 384,6 387,6 391,6 394,6 397,6 401,6 404,6 408,6 411,6 414,6 418,6 421,6 424,6 428,6 431,6 434,6 438,6 441,6 444,6 448,6 451,6 454,6 458,6 461,6 464,6 468,6 471,6 474,6 478,6 481,6 484,6 488,6 491,6 494,6 498,6 501,6 505,6 508,6 511,6 515,6 518,6 521,6 525,6 528,6 531,6 535,6 538,6 541,6 545,6 548,6 551,6 555,6 558,6 561,6 565,6 568,6 571,6 575,6 578,6 581,6 585,6 588,6 591,6 595,6 598,6 602,6 605,6 608,6 612,6 615,6 618,6 622,6 625,6 628,6 632,6 635,6 638,6 642,6 645,6 648,6 652,6 655,6 658,6 662,6 665,6 668,6 672,6 675,6 678,6 682,6 685,6 688,6 692,6 695,6 698,6 702,6 705,6 709,6 712,6 715,6 719,6 722,6 725,6 729,6 732,6 735,6 739,6 742,6 745,6 749,6 752,6 755,6 759,6 762,6 765,6 769,6 772,6 775,6 779,6 782,6 785,6 789,6 792,6 795,6 799,6 802,6 806,6 809,6 812,6 816,6 819,6 822,6 826,6 829,6 832,6 836,6 839,6 842,6 846,6 849,6 852,6 856,6 859,6 862,6 866,6 869,6 872,6 876,6 879,6 882,6 886,6 889,6 892,6 896,6 899,6 903,6 906,6 909,6 913,6 916,6 919,6 923,6 926,6 929,6 933,6 936,6 939,6 943,6 946,6 949,6 953,6 956,6 959,6 963,6 966,6 969,6 973,6 976,6 979,6 983,6 986,6 989,6 993,6 996,6 1000,0 1000,500 0,500" style="fill:#2a7f7f;stroke:#000000;stroke-width:1"/>	<rect x="100" y="575" width="25" height="25" style="fill:#2a7f7f"/><text x="135" y="587">RSS : max: 180.88MB</text><text x="0" y="530">00:00:00</text><line x1="0" y1="0" x2="0" y2="510" style="stroke:#000000;stroke-width:1"/><text x="111" y="530">00:17:23</text><line x1="111" y1="0" x2="111" y2="510" style="stroke:#000000;stroke-width:1"/><text x="222" y="530">00:34:46</text><line x1="222" y1="0" x2="222" y2="510" style="stroke:#000000;stroke-width:1"/><text x="333" y="530">00:52:09</text><line x1="333" y1="0" x2="333" y2="510" style="stroke:#000000;stroke-width:1"/><text x="444" y="530">01:09:32</text><line x1="444" y1="0" x2="444" y2="510" style="stroke:#000000;stroke-width:1"/><text x="555" y="530">01:26:55</text><line x1="555" y1="0" x2="555" y2="510" style="stroke:#000000;stroke-width:1"/><text x="666" y="530">01:44:18</text><line x1="666" y1="0" x2="666" y2="510" style="stroke:#000000;stroke-width:1"/><text x="777" y="530">02:01:41</text><line x1="777" y1="0" x2="777" y2="510" style="stroke:#000000;stroke-width:1"/><text x="888" y="530">02:19:04</text><line x1="888" y1="0" x2="888" y2="510" style="stroke:#000000;stroke-width:1"/><text x="1000" y="530">02:36:27</text><line x1="1000" y1="0" x2="1000" y2="510" style="stroke:#000000;stroke-width:1"/><text x="1010" y="510">0B</text><line x1="0" y1="0" x2="1010" y2="0" style="stroke:#000000;stroke-width:1"/><text x="1010" y="455">20.10MB</text><line x1="0" y1="55" x2="1010" y2="55" style="stroke:#000000;stroke-width:1"/><text x="1010" y="399">40.20MB</text><line x1="0" y1="111" x2="1010" y2="111" style="stroke:#000000;stroke-width:1"/><text x="1010" y="344">60.29MB</text><line x1="0" y1="166" x2="1010" y2="166" style="stroke:#000000;stroke-width:1"/><text x="1010" y="288">80.39MB</text><line x1="0" y1="222" x2="1010" y2="222" style="stroke:#000000;stroke-width:1"/><text x="1010" y="233">100.49MB</text><line x1="0" y1="277" x2="1010" y2="277" style="stroke:#000000;stroke-width:1"/><text x="1010" y="177">120.59MB</text><line x1="0" y1="333" x2="1010" y2="333" style="stroke:#000000;stroke-width:1"/><text x="1010" y="122">140.68MB</text><line x1="0" y1="388" x2="1010" y2="388" style="stroke:#000000;stroke-width:1"/><text x="1010" y="66">160.78MB</text><line x1="0" y1="444" x2="1010" y2="444" style="stroke:#000000;stroke-width:1"/><text x="1010" y="10">180.88MB</text><line x1="0" y1="500" x2="1010" y2="500" style="stroke:#000000;stroke-width:1"/></svg><br>
</div>
<!-- view Incremental compile -->
<a name="view8" class="contenttitle-container"><div class="contenttitle">Incremental compile</div></a>
<div class="contentview">
<a name="anchor_60"><h1>Incremental Command Usage</h1></a>
Latest run status of incremental parametersfor "compile -incremental" UTF command in latest run:<br>
NA<br>
Is --skipFe present in zCui command ==&gt; No<br>
Is Synthesis (FE) step is skipped ==&gt; No<br>
<a name="anchor_61"><h1>zTopBuild Stage Status</h1></a>
Is zTopBuild skipped ==&gt; No : Last run status for zTopBuild is Non-Skipped<br>
Is incremental log file available at /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/tools/zTopBuild/zTopBuild_Incr_Report.log ==&gt; Yes : The file is present and is non-empty<br>
<p>============================================================================================</p>
<p> 	 	  	   zTopBuild INCREMENTAL COMPILE  	 	 	 	    </p>
<p>============================================================================================</p>
<p></p>
<p>enable advanced_incremental_mode is present :Yes</p>
<p></p>
<p></p>
<p>Incremental status Partitioning : SUCCESS</p>
<br>
<a name="anchor_62"><h1>zCoreBuild Stage Status</h1></a>
Is zCoreBuild_Part_0 skipped ==&gt; No : Last run status for zCoreBuild_Part_0 is Non-Skipped<br>
Is incremental log file available at /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/work.Part_0/zCoreBuild_Incr_Report.log ==&gt; Yes : The file is present and is non-empty<br>
<p>============================================================================================</p>
<p> 	 	  	   zCoreBuild INCREMENTAL COMPILE - Part_0 	 	                </p>
<p>============================================================================================</p>
<p></p>
<p>enable advanced_incremental_mode is present :No</p>
<p></p>
<p></p>
<p>Is there a change in Core Interface ./edif/U0_M0.edf.gz : Yes</p>
<p></p>
<p>Following FPGA edifs generated in this run:</p>
<p>./edif/U0_M0_F0.edf.gz</p>
<p>./edif/U0_M0_F1.edf.gz</p>
<br>
<a name="anchor_63"><h1>zPar Stage Status</h1></a>
Is zPar skipped ==&gt; No : Last run status for zPar is Non-Skipped<br>
Is incremental log file available at /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/zPar_Incr_Report.log ==&gt; No : The file is not present<br>
<error while reading file 'zPar_Incr_Report.log'><br>
<a name="anchor_64"><h1>Vivado Stage Status</h1></a>
Vivado launched for following FPGAs:<br>
U0_M0_F00<br>
U0_M0_F01<br>
Is incremental log file available at /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original/Vivado_Incr_Report.log ==&gt; No : The file is not present<br>
Is incremental log file available at /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/Vivado_Incr_Report.log ==&gt; No : The file is not present<br>
<error while reading file 'U0/M0/F00.Original/Vivado_Incr_Report.log'><br>
<error while reading file 'U0/M0/F01.Original/Vivado_Incr_Report.log'><br>
<a name="anchor_65"><h1>Run based status</h1></a>
<table class="glogtable">
<tr><th>&nbsp;&nbsp;</th><th>&nbsp;R0&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;vcs_splitter_VCS_Task_Builder&nbsp;</td><td style="text-align:right">&nbsp;SUCCESS&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zTopBuild&nbsp;</td><td style="text-align:right">&nbsp;SUCCESS&nbsp;</td></tr>
</table>
<a name="anchor_66"><h2>zCoreBuild Status</h2></a>
<table class="glogtable">
<tr><th>&nbsp;&nbsp;</th><th>&nbsp;R0&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;Part_0&nbsp;</td><td style="text-align:right">&nbsp;SUCCESS&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;./edif/U0_M0_F0.edf.gz&nbsp;</td><td style="text-align:right">&nbsp;Modified&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;./edif/U0_M0_F1.edf.gz&nbsp;</td><td style="text-align:right">&nbsp;Modified&nbsp;</td></tr>
</table>
<a name="anchor_67"><h2>zPar Status</h2></a>
<table class="glogtable">
<tr><th>&nbsp;&nbsp;</th><th>&nbsp;R0&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;backend_default_zPar&nbsp;</td><td style="text-align:right">&nbsp;SUCCESS&nbsp;</td></tr>
</table>
<a name="anchor_68"><h2>Vivado FPGA Compile</h2></a>
<table class="glogtable">
<tr><th>&nbsp;&nbsp;</th><th>&nbsp;R0&nbsp;</th></tr>
<tr><td style="text-align:right">&nbsp;U0_M0_F00&nbsp;</td><td style="text-align:right">&nbsp;SUCCESS&nbsp;</td></tr>
<tr><td style="text-align:right">&nbsp;U0_M0_F01&nbsp;</td><td style="text-align:right">&nbsp;SUCCESS&nbsp;</td></tr>
</table>
</div>
<!-- view Warnings/Errors -->
<a name="view9" class="contenttitle-container"><div class="contenttitle">Warnings/Errors</div></a>
<div class="contentview">
<a name="anchor_69"><h1>System Compilation</h1></a>
<a name="anchor_70"><h2>Warning</h2></a>
[OPTDB01] Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.<br>
[ZTCL0144W] Option 'html_report' is registered several times in command 'data_localization'<br>
[ZTCL0144W] Option 'high_effort' is registered several times in command 'data_localization'<br>
[ZTCL0144W] Option 'low_power' is registered several times in command '!dump_netlist'<br>
[ZTCL0144W] Option 'sorting_cells' is registered several times in command '!dump_netlist'<br>
[ZTCL0144W] Option 'sorting_cells' is registered several times in command '!dump_netlist'<br>
[ZTCL0144W] Option 'system_cell_localization' is registered several times in command '!dump_netlist'<br>
[ZTCL0144W] Option 'statistics' is registered several times in command '!dump_netlist'<br>
[ZTCL0144W] Option 'sorting_cells' is registered several times in command '!dump_netlist'<br>
[ZTCL0144W] Option 'low_power' is registered several times in command 'dump_checkpoint'<br>
[ZTCL0144W] Option 'sorting_cells' is registered several times in command 'dump_checkpoint'<br>
[ZTCL0144W] Option 'sorting_cells' is registered several times in command 'dump_checkpoint'<br>
[ZTCL0144W] Option 'system_cell_localization' is registered several times in command 'dump_checkpoint'<br>
[ZTCL0144W] Option 'statistics' is registered several times in command 'dump_checkpoint'<br>
[ZTCL0144W] Option 'sorting_cells' is registered several times in command 'dump_checkpoint'<br>
[ZTCL0144W] Option 'hydra_conversion' is registered several times in command 'dump_checkpoint'<br>
[ZTCL0144W] Option 'observerinserter_step' is registered several times in command 'dump_checkpoint'<br>
[ZTCL0144W] Option 'userip_insert_readback_probes' is registered several times in command 'dump_checkpoint'<br>
[ZTCL0144W] Option 'clockdeclaration_step' is registered several times in command 'dump_checkpoint'<br>
[ZTCL0144W] Option 'sdcconstraintreader_step' is registered several times in command 'dump_checkpoint'<br>
[ZTB0410W] Param max_fill_fwc_ip already set, resetting it to 80<br>
[ZTB1036W] The command 'disable ztime_uses_rtl_names' is deprecated and will be removed in the next ZeBu software release.<br>
[CTB0246W] the options -sync_enable and -sync_write are obsolete and they are turned on by default<br>
[CTB0246W] the option -sync_enable or -sync is obsolete and it is turned on by default<br>
[ZTB0410W] Param max_fill_lut already set, resetting it to 30<br>
[TGT0145W] no binary identifier defined for module ID ZS5_VU19P_12C<br>
[LST0478W] The leaf instance uniquification ratio is less then 4.00<br>
[LST0479W] The hierarchical instance per module uniquification ratio is less then 4.00<br>
[ZTB1062W] Signal zebu_top.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.zebu_disable controls instance name zebu_top.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor. To avoid possible critical log path, signal name zebu_top.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.zebu_disable should be in module zebu_top.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.xtor_amba_slave_axi3_svs. <br>
[ZTB1062W] Signal zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.zebu_disable controls instance name zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i. To avoid possible critical log path, signal name zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.zebu_disable should be in module zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.xtor_amba_master_axi3_svs. <br>
[ZTB1062W] Signal zebu_top.zebu_disable controls instance name zebu_top.i_t32Jtag_driver. To avoid possible critical log path, signal name zebu_top.zebu_disable should be in module zebu_top.i_t32Jtag_driver.xtor_t32Jtag_svs. <br>
[ZTB1122W] Clock accuracy of 0 is not supported. It will be set to 24.<br>
[ZTB0530W] Object not found within context : zebu_top.core_chip_dut.i_ext_personality_mode<br>
[ZTB0532W] Command 'zforce -mode dynamic -rtlname { {zebu_top.core_chip_dut.i_ext_personality_mode} } -access all&nbsp;&nbsp;-type global -object_not_found warning' is not matching any edif element in design. This command will be ignored.<br>
[ZTB0530W] Object not found within context : zebu_top.core_chip_dut.icore_sys.i_ext_personality_mode<br>
[ZTB0532W] Command 'zforce -mode dynamic -rtlname { {zebu_top.core_chip_dut.icore_sys.i_ext_personality_mode} } -access all&nbsp;&nbsp;-type global -object_not_found warning' is not matching any edif element in design. This command will be ignored.<br>
[PLU0610W] Attribute 'IS_NET_DRIVER' is found in module 'ZXLSYS' from library 'work' but not in the gold macro 'ZXLSYS' in library 'lib_zxlsys_macros'. When replacing with gold macro 'ZXLSYS', this attribute will be ignored.<br>
[PLU0610W] Attribute 'IS_NET_DRIVER' is found in module 'ZXLSYS' from library 'work' but not in the gold macro 'ZXLSYS' in library 'lib_zxlsys_macros'. When replacing with gold macro 'ZXLSYS', this attribute will be ignored.<br>
[PLU0610W] Attribute 'IS_NET_DRIVER' is found in module 'ZXLSYS' from library 'work' but not in the gold macro 'ZXLSYS' in library 'lib_zxlsys_macros'. When replacing with gold macro 'ZXLSYS', this attribute will be ignored.<br>
[PLU0610W] Attribute 'IS_NET_DRIVER' is found in module 'ZXLSYS' from library 'work' but not in the gold macro 'ZXLSYS' in library 'lib_zxlsys_macros'. When replacing with gold macro 'ZXLSYS', this attribute will be ignored.<br>
[TAM0018W] No Netlist available, disabling command generators for commands based on it<br>
[BUP0022W] Could not mark zebu_top.zebuclk_uart_sclk.clockdelayport_core as indivisible as parent instance zebu_top.zebuclk_uart_sclk.clockdelayport_core is already marked as indivisible.<br>
[BUP0022W] Could not mark zebu_top.zebuclk_jtag_clk.clockdelayport_core as indivisible as parent instance zebu_top.zebuclk_jtag_clk.clockdelayport_core is already marked as indivisible.<br>
[BUP0022W] Could not mark zebu_top.zebuclk_ref_clk.clockdelayport_core as indivisible as parent instance zebu_top.zebuclk_ref_clk.clockdelayport_core is already marked as indivisible.<br>
[BUP0022W] Could not mark zebu_top.zebuclk_uart_sclk.clockdelayport_core.clockdelayport_state_machine as indivisible as parent instance zebu_top.zebuclk_uart_sclk.clockdelayport_core is already marked as indivisible.<br>
[BUP0022W] Could not mark zebu_top.zebuclk_jtag_clk.clockdelayport_core.clockdelayport_state_machine as indivisible as parent instance zebu_top.zebuclk_jtag_clk.clockdelayport_core is already marked as indivisible.<br>
[BUP0022W] Could not mark zebu_top.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine as indivisible as parent instance zebu_top.zebuclk_ref_clk.clockdelayport_core is already marked as indivisible.<br>
[BUP0022W] Could not mark zebu_top.zebuclk_uart_sclk.clockdelayport_core.clockdelayport_state_machine.clockdelayport_config as indivisible as parent instance zebu_top.zebuclk_uart_sclk.clockdelayport_core is already marked as indivisible.<br>
[BUP0022W] Could not mark zebu_top.zebuclk_jtag_clk.clockdelayport_core.clockdelayport_state_machine.clockdelayport_config as indivisible as parent instance zebu_top.zebuclk_jtag_clk.clockdelayport_core is already marked as indivisible.<br>
[BUP0022W] Could not mark zebu_top.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.clockdelayport_config as indivisible as parent instance zebu_top.zebuclk_ref_clk.clockdelayport_core is already marked as indivisible.<br>
[TAM0072W] General Firmware FPGA cost : bram = 31, dsp_mult = 2, nbdsp48 = 2, FW cost = [],&nbsp;&nbsp;&nbsp;is considered via reducing the target capacity, rather than increasing the design cost<br>
<a name="anchor_71"><h1>zCoreCompilation : default</h1></a>
<a name="anchor_72"><h2>Warning</h2></a>
[ZBD0328W] max_deph will become hidden (under expert mode '!') in next release.<br>
[ZBD0329W] max_node will become hidden (under expert mode '!') in next release.<br>
[ZBD0334W] delete_stuck_at_z will become hidden (under expert mode '!') in next release.<br>
<a name="anchor_73"><h1>zCoreCompilation : Part_0</h1></a>
<a name="anchor_74"><h2>Warning</h2></a>
[TGT0145W] no binary identifier defined for module ID ZS5_VU19P_12C<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_3' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_3' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_3', this attribute will be ignored.<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_6' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_6' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_6', this attribute will be ignored.<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_4096' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_4096' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_4096', this attribute will be ignored.<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_128' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_128' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_128', this attribute will be ignored.<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_2' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_2' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_2', this attribute will be ignored.<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_2' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_2' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_2', this attribute will be ignored.<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_1' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_1' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_1', this attribute will be ignored.<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_33' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_33' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_33', this attribute will be ignored.<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_8' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_8' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_8', this attribute will be ignored.<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_64' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_64' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_64', this attribute will be ignored.<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_35' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_35' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_35', this attribute will be ignored.<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_1' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_1' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_1', this attribute will be ignored.<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_32' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_32' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_32', this attribute will be ignored.<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_160' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_160' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_160', this attribute will be ignored.<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_64' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_64' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_64', this attribute will be ignored.<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_128' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_128' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_128', this attribute will be ignored.<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_32' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_32' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_32', this attribute will be ignored.<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_640' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_640' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_640', this attribute will be ignored.<br>
[PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_544' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_544' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_544', this attribute will be ignored.<br>
[CLU0081W] Multiple occurence of the same command, using&nbsp;&nbsp;cluster set max_fill_bram=60<br>
[KBD2213W] General Firmware FPGA cost : bram = 31, dsp_mult = 2, nbdsp48 = 2, FW cost = [],&nbsp;&nbsp;&nbsp;is considered via reducing the target capacity, rather than increasing the design cost<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98169_O_144134_144134'<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98170_O_144135_144135'<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98171_O_144136_144136'<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98172_O_144137_144137'<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98173_O_144138_144138'<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98174_O_144139_144139'<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98175_O_144140_144140'<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98176_O_144141_144141'<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98177_O_144142_144142'<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98178_O_144143_144143'<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98179_O_144144_144144'<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98180_O_144145_144145'<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98181_O_144146_144146'<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98182_O_144147_144147'<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98183_O_144148_144148'<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98184_O_144149_144149'<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98185_O_144150_144150'<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98222_O_155205_155205'<br>
[PRO1053F] zview instance has no DB attributes 'probe_unnamed_98223_O_155206_155206'<br>
[CLK0388W] Failed to parse Core Interface<br>
[CLK0388W] Failed to parse Core Interface<br>
[CLK0388W] Failed to parse Core Interface<br>
[CLK0389W] At least one instance was found with attribute 'ZEBU_RLC_STOP_RETRO', it can lead to inconsistency between RLC results and timing analysis.<br>
[PRO1142W] Cannot add NullEquiID on 'zebu_ckgltch_edge_zebu_top_2' wire in 'zebu_top' module.<br>
[PRO1142W] Cannot add NullEquiID on 'zebu_top.zebu_ckgltch_edge_zebu_top_2' wire in 'zClockCone_UNIT0.MOD0.F0' module.<br>
[PRO1142W] Cannot add NullEquiID on 'zebu_clkglitch_q_16053814003727257898' wire in 'zebu_top' module.<br>
[PRO1142W] Cannot add NullEquiID on 'zebu_top.zebu_clkglitch_q_16053814003727257898' wire in 'zClockCone_UNIT0.MOD0.F0' module.<br>
[PRO1142W] Cannot add NullEquiID on 'zebu_top.zebu_ckgltch_edge_zebu_top_2' wire in 'zClockCone_UNIT0.MOD0.F1' module.<br>
[PRO1142W] Cannot add NullEquiID on 'unnamed_sys_fm_3378_POS' wire in 'xtor_t32Jtag_svs' module.<br>
[PRO1142W] Cannot add NullEquiID on 'zebu_top.i_t32Jtag_driver.unnamed_sys_fm_3378_POS' wire in 'zClockCone_UNIT0.MOD0.F1' module.<br>
[PRO1142W] Cannot add NullEquiID on 'zebu_ckgltch_edge_xtor_t32Jtag_svs' wire in 'xtor_t32Jtag_svs' module.<br>
[PRO1142W] Cannot add NullEquiID on 'zebu_top.w_7' wire in 'zClockCone_UNIT0.MOD0.F1' module.<br>
[PRO1142W] Cannot add NullEquiID on 'zebu_ckgltch_edge_xtor_t32Jtag_svs_0' wire in 'xtor_t32Jtag_svs' module.<br>
[PRO1142W] Cannot add NullEquiID on 'zebu_top.zebu_ckgltch_edge_zebu_top_1' wire in 'zClockCone_UNIT0.MOD0.F1' module.<br>
[PRO1142W] Cannot add NullEquiID on 'zebu_clkglitch_q_15408633059707243683' wire in 'xtor_t32Jtag_svs' module.<br>
[PRO1142W] Cannot add NullEquiID on 'zebu_top.zebu_clkglitch_zebu_clkglitch_15408633059707243683_9375459621774114814' wire in 'zClockCone_UNIT0.MOD0.F1' module.<br>
[PRO1142W] Cannot add NullEquiID on 'unnamed_sys_fm_3397_Q' wire in 'io_pad_ring' module.<br>
[PRO1142W] Cannot add NullEquiID on 'zebu_top.core_chip_dut.iio_pad_ring.unnamed_sys_fm_3397_Q' wire in 'zClockCone_UNIT0.MOD0.F1' module.<br>
[PRO1142W] Cannot add NullEquiID on 'zebu_clkglitch_q_18081443332601995450' wire in 'io_pad_ring' module.<br>
[PRO1142W] Cannot add NullEquiID on 'zebu_top.core_chip_dut.zebu_clkglitch_zebu_clkglitch_18081443332601995450_5666120003148096427' wire in 'zClockCone_UNIT0.MOD0.F1' module.<br>
[PRO1142W] Cannot add NullEquiID on 'zebu_ckgltch_edge_alb_mss_mem_clkgate' wire in 'alb_mss_mem_clkgate' module.<br>
[PRO1142W] Cannot add NullEquiID on 'zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.zebu_ckgltch_edge_alb_mss_mem_0' wire in 'zClockCone_UNIT0.MOD0.F1' module.<br>
[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0<br>
[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0<br>
[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0<br>
[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0<br>
[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0<br>
[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0<br>
[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0<br>
[KBD2300W] Found 0 driverClock wires and 0 zdelay wires<br>
[KBD2299W] Failed to find a candidate post-instrumentation clock wire for ZMEM BB port S, instance with path : U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.zebu_bb_zmem_clk_rw0clk<br>
[KBD2299W] Failed to find a candidate post-instrumentation clock wire for ZMEM BB port IN_SYNC_2, instance with path : U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.zebu_bb_zmem_tm_alb_mss_fpga_sram_0000_ZMEM_mem_r_rw0<br>
[ZEM0002W] 12 Memories collected does not match 0 collected by MemlinkDB<br>
[OPTDB01] ztop_fm_xform is not registered option<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_8_ZMEM_0_w0, CLK: IN_SYNC_1<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_8_ZMEM_0_r1, CLK: IN_SYNC_1<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_8_ZMEM_0_w0, CLK: IN_SYNC_1<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_8_ZMEM_0_r1, CLK: IN_SYNC_1<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21802.sqnod1818.sqnod845601.zebu_bb_zmem_tm_zz_Encrypt_9_ZMEM_0_w0, CLK: IN_SYNC_1<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21802.sqnod1818.sqnod845601.zebu_bb_zmem_tm_zz_Encrypt_9_ZMEM_0_r1, CLK: IN_SYNC_1<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12754.sqnod6249.zebu_bb_zmem_tm_zz_Encrypt_2_ZMEM_0_w0, CLK: IN_SYNC_1<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12754.sqnod6249.zebu_bb_zmem_tm_zz_Encrypt_2_ZMEM_0_r1, CLK: IN_SYNC_1<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1445.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_w0, CLK: IN_SYNC_1<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1445.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_r1, CLK: IN_SYNC_1<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1444.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_w0, CLK: IN_SYNC_1<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1444.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_r1, CLK: IN_SYNC_1<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1443.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_w0, CLK: IN_SYNC_1<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1443.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_r1, CLK: IN_SYNC_1<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1442.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_w0, CLK: IN_SYNC_1<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1442.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_r1, CLK: IN_SYNC_1<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1441.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_w0, CLK: IN_SYNC_1<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1441.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_r1, CLK: IN_SYNC_1<br>
[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1440.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_w0, CLK: IN_SYNC_1<br>
[KBD2309W] current architecture is ZS5, EP1 delay model will be used before a specific delay model is available for this architecture<br>
[KBD2092W] Using ZFILTER_ENABLE_PATH on 'timing' command might increase the longest filter path<br>
[KBD2093W] Using ZFILTER_ASYNC_SET_RESET_PATH on 'timing' command might increase the longest filter path<br>
[KBD2160W] Using ZFILTER_FETCH_FEEDBACK on 'timing' command might increase the longest filter path<br>
[KBD2092W] Using ZFILTER_ENABLE_PATH on 'timing' command might increase the longest filter path<br>
[KBD2093W] Using ZFILTER_ASYNC_SET_RESET_PATH on 'timing' command might increase the longest filter path<br>
[KBD2160W] Using ZFILTER_FETCH_FEEDBACK on 'timing' command might increase the longest filter path<br>
<a name="anchor_75"><h1>Place and route system</h1></a>
<a name="anchor_76"><h2>Warning</h2></a>
[OPTDB01] Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.<br>
[KPR1518W] This command will be deprecated in the next major release after ZEBU20.03.<br>
[KPR1897W] The medium routing effort command is renamed by default.<br>
[KPR1571W] Environment variable "ZEBU_NO_LOCAL_RTB_ROUTING" will be deprecated in the next major release after ZEBU20.03.<br>
[KPR1572W] Environment variable "ZEBU_NO_LOCAL_RTB_ROUTING" will be deprecated in the next major release after ZEBU20.03.<br>
[KTM0560W] zTime_clock_domain.cds not found<br>
[KTM0769W] Timing analysis command 'set_advanced_asynchronous_set_reset_analysis' is deprecated, use optionsDB variable timing_advanced_async_set_reset_analysis instead.<br>
[ZTCL0307W] ZMetrics : Id 'Delay before ZAP' is already used<br>
[ZTCL0307W] ZMetrics : Id 'Delay after TDFDR' is already used<br>
<a name="anchor_77"><h1>TimingDB</h1></a>
<a name="anchor_78"><h2>Warning</h2></a>
[OPTDB01] Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.<br>
[KTM0560W] zTime_clock_domain.cds not found<br>
[KTM0769W] Timing analysis command 'set_advanced_asynchronous_set_reset_analysis' is deprecated, use optionsDB variable timing_advanced_async_set_reset_analysis instead.<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_3830294243856125173<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_10563144985268597479<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_2951204365075976037<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_4235327683240035090<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_5994554879341424662<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_3984315081942884252<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_7979316453246418362<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_7215169931398036968<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_5480973022819466473<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_16313754172334808327<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_346178806364307449<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_9998007281709205214<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_5590949607437080138<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_15243191125415055743<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_17235533021953005794<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_2112739098195069504<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F01.F01_ts_clkbus_in[8]<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_17683760033340913968<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_6774488396189771154<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_8820522856797679042<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_8496018540919577243<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_9874427958930599883<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_1363936433540621605<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_7900767817217595736<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_17501392680794861390<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_15822658261462781398<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_11878020862803189657<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_2386550705448559505<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_11741619952856858099<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_9381608657414026840<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.F01_ts_clkbus_in[7]<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_14351285661933920593<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_4615901352719420397<br>
[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_7537740905665114294<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_3830294243856125173 (Node37)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_3830294243856125173 (Node37)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_6774488396189771154 (Node109)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_6774488396189771154 (Node109)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_10563144985268597479 (Node125)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_10563144985268597479 (Node125)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_4235327683240035090 (Node129)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_4235327683240035090 (Node129)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_5994554879341424662 (Node57)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_5994554879341424662 (Node57)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_3984315081942884252 (Node133)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_3984315081942884252 (Node133)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7979316453246418362 (Node61)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7979316453246418362 (Node61)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_1363936433540621605 (Node137)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_1363936433540621605 (Node137)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7215169931398036968 (Node65)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7215169931398036968 (Node65)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_5480973022819466473 (Node41)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_5480973022819466473 (Node41)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_346178806364307449 (Node153)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_346178806364307449 (Node153)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_9998007281709205214 (Node45)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_9998007281709205214 (Node45)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_5590949607437080138 (Node85)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_5590949607437080138 (Node85)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_15243191125415055743 (Node157)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_15243191125415055743 (Node157)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17235533021953005794 (Node49)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17235533021953005794 (Node49)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_2112739098195069504 (Node89)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_2112739098195069504 (Node89)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_2951204365075976037 (Node53)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_2951204365075976037 (Node53)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17683760033340913968 (Node93)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17683760033340913968 (Node93)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.F01_ts_clkbus_out[6] (Node21)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.F01_ts_clkbus_out[6] (Node21)<br>
[KTM0824W] Cannot find clock domain clock 0.132622 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.F01_ts_clkbus_out[6] (Node21)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_8820522856797679042 (Node113)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_8820522856797679042 (Node113)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_8496018540919577243 (Node117)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_8496018540919577243 (Node117)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_9874427958930599883 (Node121)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_9874427958930599883 (Node121)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7900767817217595736 (Node69)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7900767817217595736 (Node69)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17501392680794861390 (Node141)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17501392680794861390 (Node141)<br>
[KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_15822658261462781398 (Node73)<br>
[KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_15822658261462781398 (Node73)<br>
Too many warnings with id 'KTM0824W', they won't be printed anymore.<br>
[KTM0856W] drive_out_filter_paths is deprecated in fetch mode plus zCoreTiming flow<br>
[KTM0857W] dump_csv_memory_path_report is deprecated in zCoreTiming flow<br>
</div>
</div>
</div>
</div>
<div style="clear:both"></div>
<div id="footer">
<div style="float: left; text-align: center; width: 50%;">Synopsys</div>
<div style="float: right; text-align: center; width: 50%;">generated by zCui</div>
</div>
<script>
/*
	RequestAnimationFrame Polyfill

	http://paulirish.com/2011/requestanimationframe-for-smart-animating/
	http://my.opera.com/emoller/blog/2011/12/20/requestanimationframe-for-smart-er-animating
	by Erik Möller, fixes from Paul Irish and Tino Zijdel

	MIT license
 */ 

(function() {
	var lastTime = 0;
	var vendors = ['ms', 'moz', 'webkit', 'o'];
	for(var x = 0; x < vendors.length && !window.requestAnimationFrame; ++x) {
		window.requestAnimationFrame = window[vendors[x]+'RequestAnimationFrame'];
		window.cancelAnimationFrame = window[vendors[x]+'CancelAnimationFrame'] || window[vendors[x]+'CancelRequestAnimationFrame'];
	}

	if ( ! window.requestAnimationFrame ) {
		window.requestAnimationFrame = function(callback, element) {
			var currTime = new Date().getTime();
			var timeToCall = Math.max(0, 16 - (currTime - lastTime));
			var id = window.setTimeout(function() { callback(currTime + timeToCall); }, 
			timeToCall);
			lastTime = currTime + timeToCall;
			return id;
		};
	}

	if ( ! window.cancelAnimationFrame ) {
		window.cancelAnimationFrame = function(id) {
			clearTimeout(id);
		};
	}
}());


/*
	Sticky menu script
 */

(function(w,d,undefined){
	var el_html = d.documentElement,
		el_body = d.getElementsByTagName('body')[0],
		header = d.getElementById('header'),
		lastScroll = w.pageYOffset || el_body.scrollTop,

		menuIsStuck = function(triggerElement, wScrollTop, lastScroll) {
			var regexp		= /(nav\-is\-stuck)/i,
				classFound	= el_html.className.match( regexp ),
				navHeight	= header.offsetHeight,
				bodyRect	= el_body.getBoundingClientRect(),
				scrollValue	= triggerElement ? triggerElement.getBoundingClientRect().top - bodyRect.top - navHeight  : 800,
				scrollValFix = classFound ? scrollValue : scrollValue + navHeight;

			// if scroll down is 700 or more AND nav-is-stuck class doesn't exist AND we are going up
			if ( wScrollTop > scrollValFix && !classFound && wScrollTop < lastScroll ) {
				el_html.className = el_html.className + ' nav-is-stuck';
				el_body.style.paddingTop = navHeight + 'px';
			}

			// if we are to high in the page AND nav-is-stuck class exists
			if ( classFound && wScrollTop > lastScroll ) {
				el_html.className = el_html.className.replace( regexp, '' );
				el_body.style.paddingTop = '0px';
			}
		},

		onScrolling = function() {
			var wScrollTop = w.pageYOffset || el_body.scrollTop;
			
			// use scroll datas as parameters...
			menuIsStuck( d.getElementById('main'), wScrollTop, lastScroll );
			
			// save current scroll as last scroll position
			lastScroll = wScrollTop;
			
		};


	el_html.className = el_html.className + ' js';

	// when you scroll, fire onScrolling() function
	w.addEventListener('scroll', function(){
		w.requestAnimationFrame( onScrolling );
	});

}(window, document));
</script>
</body>
</html>
