`ifndef HAZARD_SV
`define HAZARD_SV

module hazard (
    input  logic [4:0] rsD, rtD, rsE, rtE,
    input  logic [4:0] writeregE, writeregM, writeregW,
    input  logic       regwriteE, regwriteM, regwriteW,
    input  logic       memtoregE, memtoregM,
    input  logic       branchD, jrD,
    input  logic       intr,
    input  logic       mem_stall,
    output logic       forwardaD, forwardbD,
    output logic [1:0] forwardaE, forwardbE,
    output logic       stallF, stallD, stallE, stallM, stallW, flushD, flushE,
    output logic       Exception_Flag
);
    // 1. Forwarding to Execute stage (ALU inputs)
    always_comb begin
        forwardaE = 2'b00;
        forwardbE = 2'b00;

        if (rsE != 0) begin
            if (rsE == writeregM && regwriteM) forwardaE = 2'b10;
            else if (rsE == writeregW && regwriteW) forwardaE = 2'b01;
        end

        if (rtE != 0) begin
            if (rtE == writeregM && regwriteM) forwardbE = 2'b10;
            else if (rtE == writeregW && regwriteW) forwardbE = 2'b01;
        end
    end

    // 2. Forwarding to Decode stage (Branch equality & JR checks)
    assign forwardaD = (rsD != 0) && (rsD == writeregM) && regwriteM;
    assign forwardbD = (rtD != 0) && (rtD == writeregM) && regwriteM;

    // 3. Stalls and Flushes
    logic lwstall;
    logic branchstall;

    // Load-use data hazard stalling
    assign lwstall = memtoregE && (rtE == rsD || rtE == rtD);

    // Branch/JR hazard stalling (if resolving in ID, must wait for precise conditions)
    assign branchstall = (branchD || jrD) &&
             (regwriteE && (writeregE == rsD || (branchD && writeregE == rtD)) ||
              memtoregM && (writeregM == rsD || (branchD && writeregM == rtD)));

    assign Exception_Flag = intr;

    // Global stall triggers (including Cache mem_stall)
    assign stallD = lwstall || branchstall || mem_stall;
    assign stallF = stallD;
    
    // If memory stalls, freeze the rest of the pipeline
    assign stallE = mem_stall;
    assign stallM = mem_stall;
    assign stallW = mem_stall;
    
    // Clear Decode on exception, unless frozen
    assign flushD = Exception_Flag && !mem_stall;

    // Clear Execute on data stall or exception, unless frozen
    assign flushE = (lwstall || branchstall || Exception_Flag) && !mem_stall;

endmodule

`endif // HAZARD_SV