{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1632194936096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1632194936096 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "firpga 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"firpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1632194936116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632194936166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632194936166 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "in_module:input\|accelerometer:ACC\|spi_pll:spi_pll_acc\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"in_module:input\|accelerometer:ACC\|spi_pll:spi_pll_acc\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "in_module:input\|accelerometer:ACC\|spi_pll:spi_pll_acc\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 200 277778 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 200 degrees (277778 ps) for in_module:input\|accelerometer:ACC\|spi_pll:spi_pll_acc\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/db/spi_pll_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1632194936553 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "in_module:input\|accelerometer:ACC\|spi_pll:spi_pll_acc\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 25 120 166667 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 120 degrees (166667 ps) for in_module:input\|accelerometer:ACC\|spi_pll:spi_pll_acc\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/db/spi_pll_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1632194936553 ""}  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/db/spi_pll_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1632194936553 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1632194936942 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1632194937017 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632194937658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632194937658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632194937658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632194937658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632194937658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632194937658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632194937658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632194937658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632194937658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632194937658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632194937658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632194937658 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632194937658 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1632194937658 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632194937727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632194937727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632194937727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632194937727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632194937727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632194937727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632194937727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632194937727 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1632194937727 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1632194937728 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1632194937728 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1632194937728 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1632194937728 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1632194937764 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632194938976 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1632194938976 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1632194938976 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "E:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632194938976 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "E:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632194938976 ""}  } { { "E:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632194938976 ""}
{ "Info" "ISTA_SDC_FOUND" "firpga.sdc " "Reading SDC File: 'firpga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1632194938977 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "firpga.sdc 9 ADC_CLK_10 port " "Ignored filter at firpga.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632194938977 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock firpga.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at firpga.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632194938977 ""}  } { { "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632194938977 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "firpga.sdc 10 MAX10_CLK1_50 port " "Ignored filter at firpga.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632194938977 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock firpga.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at firpga.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632194938978 ""}  } { { "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632194938978 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "firpga.sdc 11 MAX10_CLK2_50 port " "Ignored filter at firpga.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632194938978 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock firpga.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at firpga.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632194938978 ""}  } { { "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632194938978 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 200.00 -duty_cycle 50.00 -name \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 200.00 -duty_cycle 50.00 -name \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1632194938978 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1632194938978 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1632194938978 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1632194938978 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1632194938978 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1632194938980 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632194938980 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632194938980 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1632194938980 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1632194938981 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632194938998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632194938998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  25.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632194938998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  25.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632194938998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      sys_clk " "   1.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632194938998 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1632194938998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "in_module:input\|accelerometer:ACC\|spi_pll:spi_pll_acc\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node in_module:input\|accelerometer:ACC\|spi_pll:spi_pll_acc\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632194939046 ""}  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/db/spi_pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632194939046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "in_module:input\|accelerometer:ACC\|spi_pll:spi_pll_acc\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node in_module:input\|accelerometer:ACC\|spi_pll:spi_pll_acc\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632194939046 ""}  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/db/spi_pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632194939046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node sys_clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632194939046 ""}  } { { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632194939046 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1632194939443 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632194939444 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632194939444 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632194939445 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632194939446 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1632194939446 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1632194939446 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1632194939447 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1632194939456 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1632194939456 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1632194939456 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632194939537 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1632194939537 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632194939539 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1632194939641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1632194940545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632194940662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1632194940715 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1632194942635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632194942636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1632194943206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1632194944068 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1632194944068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1632194944395 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1632194944395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632194944396 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1632194944561 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632194944602 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632194944811 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632194944811 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632194945146 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632194945547 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1632194945719 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "34 MAX 10 " "34 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_zero 3.3 V Schmitt Trigger B8 " "Pin key_zero uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { key_zero } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_zero" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_one 3.3 V Schmitt Trigger A7 " "Pin key_one uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { key_one } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_one" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C11 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL D12 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL C12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "input_source\[0\] 3.3-V LVTTL B14 " "Pin input_source\[0\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { input_source[0] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input_source\[0\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "input_source\[1\] 3.3-V LVTTL F15 " "Pin input_source\[1\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { input_source[1] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input_source\[1\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "output_source\[0\] 3.3-V LVTTL A13 " "Pin output_source\[0\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { output_source[0] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_source\[0\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "output_source\[1\] 3.3-V LVTTL A14 " "Pin output_source\[1\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { output_source[1] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_source\[1\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "filter_type\[0\] 3.3-V LVTTL A12 " "Pin filter_type\[0\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { filter_type[0] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "filter_type\[0\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "filter_type\[1\] 3.3-V LVTTL B12 " "Pin filter_type\[1\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { filter_type[1] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "filter_type\[1\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_clk 3.3-V LVTTL N5 " "Pin adc_clk uses I/O standard 3.3-V LVTTL at N5" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adc_clk } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_clk" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk 3.3-V LVTTL P11 " "Pin sys_clk uses I/O standard 3.3-V LVTTL at P11" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_SW_L 3.3-V LVTTL C10 " "Pin rst_SW_L uses I/O standard 3.3-V LVTTL at C10" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rst_SW_L } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_SW_L" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632194945752 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1632194945752 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632194945754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632194945754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632194945754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632194945754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632194945754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632194945754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632194945754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632194945754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632194945754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632194945754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632194945754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632194945754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632194945754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632194945754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632194945754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632194945754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "firpga.vhd" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632194945754 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1632194945754 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.fit.smsg " "Generated suppressed messages file C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1632194945866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 129 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6219 " "Peak virtual memory: 6219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632194946249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 21 11:29:06 2021 " "Processing ended: Tue Sep 21 11:29:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632194946249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632194946249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632194946249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1632194946249 ""}
