INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/ALU/ALU.srcs/sources_1/new/Brch_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/ALU/ALU.srcs/sources_1/new/Cache_L1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/ALU/ALU.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/ALU/ALU.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/ALU/ALU.srcs/sources_1/new/Program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/ALU/ALU.srcs/sources_1/new/Uart_programer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/ALU/ALU.srcs/sources_1/new/Vizual_32b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Visualizer32B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/ALU/ALU.srcs/sources_1/new/freqctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FreqCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/ALU/ALU.srcs/sources_1/new/GPPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPPU
