{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 04 14:59:59 2021 " "Info: Processing started: Sun Jul 04 14:59:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDCPU -c HDCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HDCPU -c HDCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HDCPU.v(41) " "Warning (10268): Verilog HDL information at HDCPU.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 HDCPU.v(322) " "Warning (10229): Verilog HDL Expression warning at HDCPU.v(322): truncated literal to match 2 bits" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 322 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HDCPU.v(54) " "Warning (10268): Verilog HDL information at HDCPU.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdcpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hdcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDCPU " "Info: Found entity 1: HDCPU" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HDCPU " "Info: Elaborating entity \"HDCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(67) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(67): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(68) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(68): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(69) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(69): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(77) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(77): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(78) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(78): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(79) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(79): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(80) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(80): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(81) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(81): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(99) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(99): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(100) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(100): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(102) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(102): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag HDCPU.v(107) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(107): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EI HDCPU.v(112) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(112): variable \"EI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SELF_PC HDCPU.v(113) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(113): variable \"SELF_PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 HDCPU.v(113) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(113): truncated value with size 32 to match size of target (8)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C HDCPU.v(162) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(162): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EI HDCPU.v(164) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(164): variable \"EI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HDCPU.v(169) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(169): truncated value with size 32 to match size of target (4)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z HDCPU.v(179) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(179): variable \"Z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EI HDCPU.v(181) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(181): variable \"EI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HDCPU.v(186) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(186): truncated value with size 32 to match size of target (4)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SELF_R0 HDCPU.v(235) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(235): variable \"SELF_R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C HDCPU.v(236) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(236): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(238) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(238): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(239) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(239): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 HDCPU.v(239) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(239): truncated value with size 32 to match size of target (3)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HDCPU.v(243) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(243): truncated value with size 32 to match size of target (4)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(257) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(257): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(258) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(258): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 HDCPU.v(258) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(258): truncated value with size 32 to match size of target (3)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HDCPU.v(263) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(263): truncated value with size 32 to match size of target (4)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SELF_PC HDCPU.v(268) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(268): variable \"SELF_PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SELF_IR HDCPU.v(304) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(304): variable \"SELF_IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C HDCPU.v(305) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(305): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 305 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(307) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(307): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(308) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(308): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 308 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 HDCPU.v(308) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(308): truncated value with size 32 to match size of target (3)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HDCPU.v(312) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(312): truncated value with size 32 to match size of target (4)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SELF_PC HDCPU.v(322) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(322): variable \"SELF_PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 322 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 HDCPU.v(324) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(324): truncated value with size 32 to match size of target (8)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(329) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(329): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 329 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(330) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(330): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 330 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 HDCPU.v(330) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(330): truncated value with size 32 to match size of target (3)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HDCPU.v(335) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(335): truncated value with size 32 to match size of target (4)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SELF_R0 HDCPU.v(340) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(340): variable \"SELF_R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(361) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(361): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 361 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count HDCPU.v(362) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(362): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 362 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 HDCPU.v(362) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(362): truncated value with size 32 to match size of target (3)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HDCPU.v(367) " "Warning (10230): Verilog HDL assignment warning at HDCPU.v(367): truncated value with size 32 to match size of target (4)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SELF_PC HDCPU.v(372) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(372): variable \"SELF_PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 372 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "HDCPU.v(65) " "Warning (10270): Verilog HDL Case Statement warning at HDCPU.v(65): incomplete case statement has no default case item" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SST0 HDCPU.v(54) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(54): inferring latch(es) for variable \"SST0\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count HDCPU.v(54) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(54): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SELF_PC HDCPU.v(54) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(54): inferring latch(es) for variable \"SELF_PC\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EI HDCPU.v(54) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(54): inferring latch(es) for variable \"EI\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag HDCPU.v(54) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(54): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SELF_R0 HDCPU.v(54) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(54): inferring latch(es) for variable \"SELF_R0\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SELF_IR HDCPU.v(54) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(54): inferring latch(es) for variable \"SELF_IR\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EI HDCPU.v(54) " "Info (10041): Inferred latch for \"EI\" at HDCPU.v(54)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SST0 HDCPU.v(54) " "Info (10041): Inferred latch for \"SST0\" at HDCPU.v(54)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_IR\[0\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_IR\[0\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_IR\[1\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_IR\[1\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_IR\[2\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_IR\[2\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_IR\[3\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_IR\[3\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_IR\[4\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_IR\[4\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_IR\[5\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_IR\[5\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_IR\[6\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_IR\[6\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_R0\[0\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_R0\[0\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_R0\[1\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_R0\[1\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_R0\[2\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_R0\[2\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_R0\[3\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_R0\[3\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_R0\[4\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_R0\[4\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_R0\[5\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_R0\[5\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_R0\[6\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_R0\[6\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_R0\[7\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_R0\[7\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.101 HDCPU.v(65) " "Info (10041): Inferred latch for \"flag.101\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.100 HDCPU.v(65) " "Info (10041): Inferred latch for \"flag.100\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.011 HDCPU.v(65) " "Info (10041): Inferred latch for \"flag.011\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.010 HDCPU.v(65) " "Info (10041): Inferred latch for \"flag.010\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.001 HDCPU.v(65) " "Info (10041): Inferred latch for \"flag.001\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.000 HDCPU.v(65) " "Info (10041): Inferred latch for \"flag.000\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_PC\[0\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_PC\[0\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_PC\[1\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_PC\[1\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_PC\[2\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_PC\[2\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_PC\[3\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_PC\[3\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_PC\[4\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_PC\[4\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_PC\[5\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_PC\[5\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_PC\[6\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_PC\[6\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELF_PC\[7\] HDCPU.v(65) " "Info (10041): Inferred latch for \"SELF_PC\[7\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] HDCPU.v(65) " "Info (10041): Inferred latch for \"count\[0\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] HDCPU.v(65) " "Info (10041): Inferred latch for \"count\[1\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] HDCPU.v(65) " "Info (10041): Inferred latch for \"count\[2\]\" at HDCPU.v(65)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "EI " "Warning: LATCH primitive \"EI\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 35 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SELF_PC\[0\] " "Warning: LATCH primitive \"SELF_PC\[0\]\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SELF_PC\[1\] " "Warning: LATCH primitive \"SELF_PC\[1\]\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SELF_PC\[2\] " "Warning: LATCH primitive \"SELF_PC\[2\]\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SELF_PC\[3\] " "Warning: LATCH primitive \"SELF_PC\[3\]\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SELF_PC\[4\] " "Warning: LATCH primitive \"SELF_PC\[4\]\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SELF_PC\[5\] " "Warning: LATCH primitive \"SELF_PC\[5\]\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SELF_PC\[6\] " "Warning: LATCH primitive \"SELF_PC\[6\]\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SELF_PC\[7\] " "Warning: LATCH primitive \"SELF_PC\[7\]\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SELF_R0\[0\] " "Warning: LATCH primitive \"SELF_R0\[0\]\" is permanently disabled" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 65 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LDC GND " "Warning (13410): Pin \"LDC\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LDZ GND " "Warning (13410): Pin \"LDZ\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "S\[0\] GND " "Warning (13410): Pin \"S\[0\]\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "S\[1\] GND " "Warning (13410): Pin \"S\[1\]\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "S\[2\] GND " "Warning (13410): Pin \"S\[2\]\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "S\[3\] GND " "Warning (13410): Pin \"S\[3\]\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M GND " "Warning (13410): Pin \"M\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ABUS GND " "Warning (13410): Pin \"ABUS\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCINC GND " "Warning (13410): Pin \"PCINC\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LPC GND " "Warning (13410): Pin \"LPC\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCADD GND " "Warning (13410): Pin \"PCADD\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LIR GND " "Warning (13410): Pin \"LIR\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LONG GND " "Warning (13410): Pin \"LONG\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "CLR " "Info: Promoted clear signal driven by pin \"CLR\" to global clear signal" {  } {  } 0 0 "Promoted clear signal driven by pin \"%1!s!\" to global clear signal" 0 0 "" 0 -1} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "T3 " "Info: Promoted clock signal driven by pin \"T3\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Warning: Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C " "Warning (15610): No output dependent on input pin \"C\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Z " "Warning (15610): No output dependent on input pin \"Z\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[4\] " "Warning (15610): No output dependent on input pin \"IR\[4\]\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[5\] " "Warning (15610): No output dependent on input pin \"IR\[5\]\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[6\] " "Warning (15610): No output dependent on input pin \"IR\[6\]\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[7\] " "Warning (15610): No output dependent on input pin \"IR\[7\]\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W\[3\] " "Warning (15610): No output dependent on input pin \"W\[3\]\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Info: Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "35 " "Info: Implemented 35 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "4 " "Info: Implemented 4 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/Github/HD-CPU/nopipe/HDCPU.map.smsg " "Info: Generated suppressed messages file D:/Code/Github/HD-CPU/nopipe/HDCPU.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 04 15:00:00 2021 " "Info: Processing ended: Sun Jul 04 15:00:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
