// Seed: 3157286297
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd56,
    parameter id_3 = 32'd89
) (
    input  tri0  id_0,
    input  uwire _id_1,
    output wand  id_2,
    output wand  _id_3
);
  logic [id_3 : -1 'h0] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
  logic [-1 : ""] id_7;
  ;
  logic [id_1 : 1] id_8;
endmodule
