{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674477066810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674477066818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 23 18:01:06 2023 " "Processing started: Mon Jan 23 18:01:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674477066818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674477066818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off swacchat_bot -c swacchat_bot " "Command: quartus_map --read_settings_files=on --write_settings_files=off swacchat_bot -c swacchat_bot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674477066818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674477067234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674477067235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hemath gaddey/documents/e_yantra/eyrc_sb_1578/code/task2/task2a/adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hemath gaddey/documents/e_yantra/eyrc_sb_1578/code/task2/task2a/adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_control " "Found entity 1: adc_control" {  } { { "../e_yantra/eyrc_SB_1578/Code/Task2/Task2A/adc_control.v" "" { Text "C:/Users/Hemath Gaddey/Documents/e_yantra/eyrc_SB_1578/Code/Task2/Task2A/adc_control.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674477075821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674477075821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ir_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir_test " "Found entity 1: ir_test" {  } { { "ir_test.v" "" { Text "C:/Users/Hemath Gaddey/Documents/Task4_eyantra/ir_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674477075824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674477075824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ir_test " "Elaborating entity \"ir_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674477075856 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "d_out_ch5 ir_test.v(27) " "Verilog HDL Port Connection error at ir_test.v(27): output or inout port \"d_out_ch5\" must be connected to a structural net expression" {  } { { "ir_test.v" "" { Text "C:/Users/Hemath Gaddey/Documents/Task4_eyantra/ir_test.v" 27 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1674477075857 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "d_out_ch6 ir_test.v(28) " "Verilog HDL Port Connection error at ir_test.v(28): output or inout port \"d_out_ch6\" must be connected to a structural net expression" {  } { { "ir_test.v" "" { Text "C:/Users/Hemath Gaddey/Documents/Task4_eyantra/ir_test.v" 28 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1674477075857 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "d_out_ch7 ir_test.v(29) " "Verilog HDL Port Connection error at ir_test.v(29): output or inout port \"d_out_ch7\" must be connected to a structural net expression" {  } { { "ir_test.v" "" { Text "C:/Users/Hemath Gaddey/Documents/Task4_eyantra/ir_test.v" 29 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1674477075857 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674477075857 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674477075908 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 23 18:01:15 2023 " "Processing ended: Mon Jan 23 18:01:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674477075908 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674477075908 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674477075908 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674477075908 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674477076504 ""}
