/*
 * Copyright Â© 2010 Intel Corporation
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * Authors:
 *	Jim Bish <jim.bish@@intel.com>
 */

#ifdef CONFIG_MDFD_GL3

#include "mdfld_gl3.h"

void gl3_enable(void)
{
	struct drm_psb_private *dev_priv =
		    (struct drm_psb_private *) gpDrmDevice->dev_private;

	PSB_DEBUG_PM("gl3_enable called on platform %x\n",
				dev_priv->platform_rev_id);
	if (gl3_exist()) {
		if (!ospm_power_using_hw_begin(OSPM_GL3_CACHE_ISLAND, true))
			return;
		MDFLD_GL3_WRITE(MDFLD_GL3_ENABLE_CACHE, MDFLD_GL3_CONTROL);
		/* set gl3 attributes */
		MDFLD_GL3_WRITE(GCL_CR_CTL2_ATTRIBUTES, MDFLD_GCL_CR_CTL2);
		MDFLD_GL3_WRITE(MDFLD_GCL_CR_ECO_EVICT_INVAL, MDFLD_GCL_CR_ECO);
		PSB_DEBUG_GENERAL("gl3 cache enabled with mask %x\n", MDFLD_GL3_ENABLE_CACHE);
		ospm_power_using_hw_end(OSPM_GL3_CACHE_ISLAND);
	}
}

void gl3_disable(void)
{
	struct drm_psb_private *dev_priv =
		    (struct drm_psb_private *) gpDrmDevice->dev_private;

	PSB_DEBUG_PM("gl3_disable called on platform %x\n",
				dev_priv->platform_rev_id);
	if (gl3_exist()) {
		if (!ospm_power_using_hw_begin(OSPM_GL3_CACHE_ISLAND, true))
			return;
		MDFLD_GL3_WRITE(MDFLD_GL3_DISABLE_CACHE, MDFLD_GL3_CONTROL);
		PSB_DEBUG_GENERAL("gl3 cache disabled with mask %x\n", MDFLD_GL3_DISABLE_CACHE);
		ospm_power_using_hw_end(OSPM_GL3_CACHE_ISLAND);
	}
}

void gl3_invalidate(void)
{
	struct drm_psb_private *dev_priv =
		    (struct drm_psb_private *) gpDrmDevice->dev_private;

	PSB_DEBUG_PM("gl3_invalidate called on platform %x\n",
					dev_priv->platform_rev_id);
	if (gl3_exist()) {
		/* No need to call ospm_power_using_hw_begin
			as this is being called from ospm_suspend_pci only.
			Otherwise would lead to deadlock.
		*/
		/* Invalidate the cache */
		#if 0
			MDFLD_GL3_WRITE(MDFLD_GL3_INVALIDATE_CACHE, MDFLD_GL3_CONTROL);
		#else
			uint32_t gl3_ctl;
			/* IS there a way to avoid multiple invalidation simultaneously? Maybe a ATOM value */
			gl3_ctl = MDFLD_GL3_READ(MDFLD_GL3_CONTROL);
			PSB_DEBUG_GENERAL("gl3_invalidation: GCL_CR_CTL2 is 0x%08x\n", gl3_ctl);
			MDFLD_GL3_WRITE(gl3_ctl | MDFLD_GL3_INVALIDATE, MDFLD_GL3_CONTROL);
		#endif
		PSB_DEBUG_GENERAL("gl3 cache invalidated with mask %x\n", MDFLD_GL3_INVALIDATE_CACHE);
#if 0
		uint32_t poll_count = 0x1000, gl3_stat;
		while (poll_count) {
			gl3_stat = MDFLD_GL3_READ(MDFLD_GL3_STATUS);
			if (gl3_stat & 0x1) {
				/* Frome D.Will : write 1 to Inval_done bit to clear it */
				MDFLD_GL3_WRITE(gl3_stat | 0x1, MDFLD_GL3_STATUS);
				return;
			}
			cpu_relax();
			poll_count--;
		}
		DRM_ERROR("Invalidation GL3 timeout\n");
#endif
	}
}

void gl3_flush(void)
{
	struct drm_psb_private *dev_priv =
		    (struct drm_psb_private *) gpDrmDevice->dev_private;

	PSB_DEBUG_PM("gl3_flush called on platform %x\n",
				dev_priv->platform_rev_id);
	if (gl3_exist()) {
		if (!ospm_power_using_hw_begin(OSPM_GL3_CACHE_ISLAND, true))
			return;
		/* Flush the cache */
		MDFLD_GL3_WRITE(MDFLD_GL3_FLUSH_CACHE, MDFLD_GL3_CONTROL);
		PSB_DEBUG_GENERAL("gl3 cache flushed with mask %x\n", MDFLD_GL3_FLUSH_CACHE);
		ospm_power_using_hw_end(OSPM_GL3_CACHE_ISLAND);\
	}
}

void gl3_reset(void)
{
	struct drm_psb_private *dev_priv =
		    (struct drm_psb_private *) gpDrmDevice->dev_private;

	PSB_DEBUG_PM("gl3_reset called on platform %x\n",
				dev_priv->platform_rev_id);
	if (gl3_exist()) {
		if (!ospm_power_using_hw_begin(OSPM_GL3_CACHE_ISLAND, true))
			return;
		/* Reset the cache */
		MDFLD_GL3_WRITE(MDFLD_GL3_SOFT_RESET_ENABLE, MDFLD_GL3_G_CONTROL);
		PSB_DEBUG_GENERAL("gl3 cache soft reset with mas %x\n", MDFLD_GL3_SOFT_RESET_ENABLE);
		ospm_power_using_hw_end(OSPM_GL3_CACHE_ISLAND);\
	}
}

bool gl3_exist(void)
{
	struct drm_psb_private *dev_priv =
		    (struct drm_psb_private *) gpDrmDevice->dev_private;

	if (IS_MDFLD(gpDrmDevice) && dev_priv->platform_rev_id != MDFLD_PNW_A0)
		return true;
	else
		PSB_DEBUG_ENTRY("gl3 not supported in unknown platform");

	return false;
}

#endif /* CONFIG_MDFD_GL3 */
