// Seed: 3541574847
module module_0 (
    input  tri  id_0,
    output wor  id_1,
    input  tri0 id_2,
    input  tri  id_3,
    output wire id_4
);
  assign id_1#(.id_2(-1 & -1 - -1)) = $signed(14);
  ;
  assign module_1.id_0 = 0;
  wire id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd68
) (
    output uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri id_3
    , id_8,
    output uwire _id_4,
    input wor id_5,
    output wor id_6
);
  logic [id_4 : 1 'b0] id_9;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_1,
      id_0
  );
  assign id_9 = id_8;
  wire id_10 = id_5;
  wire id_11 = id_3;
  assign id_9 = id_8;
endmodule
