# Zero
#### Solution
```Verilog
module top_module(
    output zero
);// Module body starts after semicolon
	assign zero = 1'b0;
endmodule
```
[code](2.v)

#### Result
![result]()
