
*** Running vivado
    with args -log SSB.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SSB.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source SSB.tcl -notrace
Command: synth_design -top SSB -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11972 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 418.332 ; gain = 98.742
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SSB' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:32]
INFO: [Synth 8-3491] module 'clk_1MHz' declared at 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/clk_1MHz.vhd:6' bound to instance 'generate_1MHz' of component 'clk_1MHz' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:328]
INFO: [Synth 8-638] synthesizing module 'clk_1MHz' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/clk_1MHz.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'clk_1MHz' (1#1) [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/clk_1MHz.vhd:12]
INFO: [Synth 8-3491] module 'clk_4MHz' declared at 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/clk_4MHz.vhd:6' bound to instance 'generate_4MHz' of component 'clk_4MHz' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:329]
INFO: [Synth 8-638] synthesizing module 'clk_4MHz' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/clk_4MHz.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'clk_4MHz' (2#1) [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/clk_4MHz.vhd:13]
INFO: [Synth 8-3491] module 'clk_0_125MHz' declared at 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/clk_0_125MHz.vhd:6' bound to instance 'generate_0_125MHz' of component 'clk_0_125MHz' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:330]
INFO: [Synth 8-638] synthesizing module 'clk_0_125MHz' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/clk_0_125MHz.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'clk_0_125MHz' (3#1) [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/clk_0_125MHz.vhd:13]
INFO: [Synth 8-3491] module 'clk_100MHz' declared at 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.runs/synth_1/.Xil/Vivado-15396-DESKTOP-J9CTS4D/realtime/clk_100MHz_stub.vhdl:5' bound to instance 'generate_100MHz' of component 'clk_100MHz' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:332]
INFO: [Synth 8-638] synthesizing module 'clk_100MHz' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.runs/synth_1/.Xil/Vivado-15396-DESKTOP-J9CTS4D/realtime/clk_100MHz_stub.vhdl:13]
INFO: [Synth 8-3491] module 'clknew4' declared at 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.runs/synth_1/.Xil/Vivado-15396-DESKTOP-J9CTS4D/realtime/clknew4_stub.vhdl:5' bound to instance 'generate_16xDeltaF' of component 'clknew4' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:333]
INFO: [Synth 8-638] synthesizing module 'clknew4' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.runs/synth_1/.Xil/Vivado-15396-DESKTOP-J9CTS4D/realtime/clknew4_stub.vhdl:13]
INFO: [Synth 8-3491] module 'half_syn_clk_8us' declared at 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/half_syn_clk_4us.vhd:6' bound to instance 'generate_half_8us' of component 'half_syn_clk_8us' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:335]
INFO: [Synth 8-638] synthesizing module 'half_syn_clk_8us' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/half_syn_clk_4us.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'half_syn_clk_8us' (4#1) [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/half_syn_clk_4us.vhd:15]
INFO: [Synth 8-3491] module 'rom224' declared at 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.runs/synth_1/.Xil/Vivado-15396-DESKTOP-J9CTS4D/realtime/rom224_stub.vhdl:5' bound to instance 'u40' of component 'rom224' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:340]
INFO: [Synth 8-638] synthesizing module 'rom224' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.runs/synth_1/.Xil/Vivado-15396-DESKTOP-J9CTS4D/realtime/rom224_stub.vhdl:13]
INFO: [Synth 8-3491] module 'rom_choose' declared at 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/rom_chose.vhd:8' bound to instance 'u41' of component 'rom_choose' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:341]
INFO: [Synth 8-638] synthesizing module 'rom_choose' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/rom_chose.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'rom_choose' (5#1) [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/rom_chose.vhd:18]
INFO: [Synth 8-3491] module 'btn_control' declared at 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/btn_control.vhd:6' bound to instance 'u12' of component 'btn_control' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:346]
INFO: [Synth 8-638] synthesizing module 'btn_control' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/btn_control.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'btn_control' (6#1) [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/btn_control.vhd:17]
INFO: [Synth 8-3491] module 'controller' declared at 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/controller.vhd:6' bound to instance 'u13' of component 'controller' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:349]
INFO: [Synth 8-638] synthesizing module 'controller' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/controller.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'controller' (7#1) [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/controller.vhd:17]
INFO: [Synth 8-3491] module 'bk_detector' declared at 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/bk_detector.vhd:7' bound to instance 'u44' of component 'bk_detector' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:351]
INFO: [Synth 8-638] synthesizing module 'bk_detector' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/bk_detector.vhd:18]
WARNING: [Synth 8-614] signal 'sig_flag1' is read in the process but is not in the sensitivity list [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/bk_detector.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element countnum1_reg was removed.  [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/bk_detector.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element countnum2_reg was removed.  [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/bk_detector.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element countnum3_reg was removed.  [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/bk_detector.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element countnum4_reg was removed.  [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/bk_detector.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'bk_detector' (8#1) [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/bk_detector.vhd:18]
INFO: [Synth 8-3491] module 'synchronize' declared at 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/imports/synchronize.vhd:6' bound to instance 'u45' of component 'synchronize' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:353]
INFO: [Synth 8-638] synthesizing module 'synchronize' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/imports/synchronize.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'synchronize' (9#1) [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/imports/synchronize.vhd:21]
INFO: [Synth 8-3491] module 'shift_output' declared at 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/shift_out.vhd:7' bound to instance 'u46' of component 'shift_output' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:360]
INFO: [Synth 8-638] synthesizing module 'shift_output' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/shift_out.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'shift_output' (10#1) [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/shift_out.vhd:32]
INFO: [Synth 8-3491] module 'dynamic_choose' declared at 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:6' bound to instance 'u47' of component 'dynamic_choose' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:366]
INFO: [Synth 8-638] synthesizing module 'dynamic_choose' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'dynamic_choose' (11#1) [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:32]
INFO: [Synth 8-3491] module 'con_217' declared at 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/con_217.vhd:6' bound to instance 'u470' of component 'con_217' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:376]
INFO: [Synth 8-638] synthesizing module 'con_217' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/con_217.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'con_217' (12#1) [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/con_217.vhd:15]
INFO: [Synth 8-3491] module 'output' declared at 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/output.vhd:6' bound to instance 'u471' of component 'output' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:377]
INFO: [Synth 8-638] synthesizing module '\output ' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/output.vhd:16]
INFO: [Synth 8-256] done synthesizing module '\output ' (13#1) [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/output.vhd:16]
INFO: [Synth 8-3491] module 'manubuffer' declared at 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/manubuffer.vhd:9' bound to instance 'u480' of component 'manubuffer' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:378]
INFO: [Synth 8-638] synthesizing module 'manubuffer' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/manubuffer.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'manubuffer' (14#1) [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/manubuffer.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'SSB' (15#1) [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:32]
WARNING: [Synth 8-3331] design SSB has unconnected port ctrl
WARNING: [Synth 8-3331] design SSB has unconnected port inv_ctrl
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 489.477 ; gain = 169.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 489.477 ; gain = 169.887
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.runs/synth_1/.Xil/Vivado-15396-DESKTOP-J9CTS4D/dcp3/clk_100MHz_in_context.xdc] for cell 'generate_100MHz'
Finished Parsing XDC File [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.runs/synth_1/.Xil/Vivado-15396-DESKTOP-J9CTS4D/dcp3/clk_100MHz_in_context.xdc] for cell 'generate_100MHz'
Parsing XDC File [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.runs/synth_1/.Xil/Vivado-15396-DESKTOP-J9CTS4D/dcp4/clknew4_in_context.xdc] for cell 'generate_16xDeltaF'
Finished Parsing XDC File [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.runs/synth_1/.Xil/Vivado-15396-DESKTOP-J9CTS4D/dcp4/clknew4_in_context.xdc] for cell 'generate_16xDeltaF'
Parsing XDC File [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.runs/synth_1/.Xil/Vivado-15396-DESKTOP-J9CTS4D/dcp5/rom224_in_context.xdc] for cell 'u40'
Finished Parsing XDC File [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.runs/synth_1/.Xil/Vivado-15396-DESKTOP-J9CTS4D/dcp5/rom224_in_context.xdc] for cell 'u40'
Parsing XDC File [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/constrs_1/imports/new/4tags.xdc]
WARNING: [Vivado 12-584] No ports matched 'ld4'. [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/constrs_1/imports/new/4tags.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'ld4'. [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/constrs_1/imports/new/4tags.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/constrs_1/imports/new/4tags.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/constrs_1/imports/new/4tags.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'jb4'. [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/constrs_1/imports/new/4tags.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'jc4'. [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/constrs_1/imports/new/4tags.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'ld0'. [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/constrs_1/imports/new/4tags.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'output4_1'. [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/constrs_1/imports/new/4tags.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'output4_2'. [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/constrs_1/imports/new/4tags.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'jb4'. [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/constrs_1/imports/new/4tags.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'jc4'. [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/constrs_1/imports/new/4tags.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'ld0'. [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/constrs_1/imports/new/4tags.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'output4_1'. [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/constrs_1/imports/new/4tags.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'output4_2'. [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/constrs_1/imports/new/4tags.xdc:19]
Finished Parsing XDC File [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/constrs_1/imports/new/4tags.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/constrs_1/imports/new/4tags.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/SSB_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/constrs_1/imports/new/4tags.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SSB_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SSB_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 835.359 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 835.359 ; gain = 515.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 835.359 ; gain = 515.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for primary_clk. (constraint file  E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.runs/synth_1/.Xil/Vivado-15396-DESKTOP-J9CTS4D/dcp3/clk_100MHz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for primary_clk. (constraint file  E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.runs/synth_1/.Xil/Vivado-15396-DESKTOP-J9CTS4D/dcp3/clk_100MHz_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for generate_100MHz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for generate_16xDeltaF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u40. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 835.359 ; gain = 515.770
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element bkclk_cnt_reg was removed.  [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/clk_1MHz.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element temp_addra_reg was removed.  [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/rom_chose.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element chr_clk_cnt_reg was removed.  [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/imports/synchronize.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element delay_counter_reg was removed.  [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/shift_out.vhd:39]
INFO: [Synth 8-5546] ROM "up1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "flag_ook" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element count_ook_reg was removed.  [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/manubuffer.vhd:30]
WARNING: [Synth 8-327] inferring latch for variable 'sig_flag2_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/bk_detector.vhd:37]
WARNING: [Synth 8-327] inferring latch for variable 'choose_result_of_16freq_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:101]
WARNING: [Synth 8-327] inferring latch for variable 'choose_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'distance2_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'distance10_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:94]
WARNING: [Synth 8-327] inferring latch for variable 'distance3_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:87]
WARNING: [Synth 8-327] inferring latch for variable 'distance4_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:88]
WARNING: [Synth 8-327] inferring latch for variable 'distance5_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:89]
WARNING: [Synth 8-327] inferring latch for variable 'distance6_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:90]
WARNING: [Synth 8-327] inferring latch for variable 'distance7_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'distance8_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:92]
WARNING: [Synth 8-327] inferring latch for variable 'distance9_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:93]
WARNING: [Synth 8-327] inferring latch for variable 'distance11_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:95]
WARNING: [Synth 8-327] inferring latch for variable 'distance12_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:96]
WARNING: [Synth 8-327] inferring latch for variable 'distance13_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:97]
WARNING: [Synth 8-327] inferring latch for variable 'distance14_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:98]
WARNING: [Synth 8-327] inferring latch for variable 'distance15_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:99]
WARNING: [Synth 8-327] inferring latch for variable 'distance16_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:100]
WARNING: [Synth 8-327] inferring latch for variable 'distance1_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:85]
WARNING: [Synth 8-327] inferring latch for variable 'down2_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'up2_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'down10_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'up10_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'down3_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'up3_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'down4_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'up4_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'down5_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'up5_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'down6_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'up6_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'down7_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'up7_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'down8_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:76]
WARNING: [Synth 8-327] inferring latch for variable 'up8_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:76]
WARNING: [Synth 8-327] inferring latch for variable 'down9_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'up9_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'down11_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'up11_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'down12_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'up12_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'down13_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'up13_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'down14_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:82]
WARNING: [Synth 8-327] inferring latch for variable 'up14_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:82]
WARNING: [Synth 8-327] inferring latch for variable 'down15_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:83]
WARNING: [Synth 8-327] inferring latch for variable 'up15_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:83]
WARNING: [Synth 8-327] inferring latch for variable 'down16_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:84]
WARNING: [Synth 8-327] inferring latch for variable 'up16_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:84]
WARNING: [Synth 8-327] inferring latch for variable 'down1_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'up1_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'pre2_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'pre10_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'pre3_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:55]
WARNING: [Synth 8-327] inferring latch for variable 'pre4_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'pre5_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'pre6_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'pre7_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'pre8_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'pre9_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:61]
WARNING: [Synth 8-327] inferring latch for variable 'pre11_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'pre12_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'pre13_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'pre14_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'pre15_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'pre16_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'pre1_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/dynamic_choose.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 835.359 ; gain = 515.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	  43 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 32    
	   2 Input      7 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input    177 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 120   
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SSB 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module clk_1MHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_4MHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clk_0_125MHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module half_syn_clk_8us 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module rom_choose 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module btn_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bk_detector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	  43 Input     32 Bit       Adders := 4     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    177 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 80    
Module synchronize 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module shift_output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module dynamic_choose 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 32    
	   2 Input      7 Bit       Adders := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 16    
	  12 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 4     
Module con_217 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module manubuffer 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "distance1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'u12/LED_flag_of_FPGA_start_reg' into 'u12/enable_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/btn_control.vhd:24]
INFO: [Synth 8-4471] merging register 'u45/LED_flag_of_TiggerSequence_reg' into 'u45/syn_start_flag_reg' [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/imports/synchronize.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element u12/LED_flag_of_FPGA_start_reg was removed.  [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/btn_control.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element u45/ctrl_reg was removed.  [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/imports/synchronize.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element u45/inv_ctrl_reg was removed.  [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/imports/synchronize.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element u45/LED_flag_of_TiggerSequence_reg was removed.  [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/imports/synchronize.vhd:28]
INFO: [Synth 8-5545] ROM "u480/flag_ook" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element generate_1MHz/bkclk_cnt_reg was removed.  [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/clk_1MHz.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element u41/temp_addra_reg was removed.  [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/rom_chose.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element u45/chr_clk_cnt_reg was removed.  [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/imports/synchronize.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element u46/delay_counter_reg was removed.  [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/shift_out.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element u480/count_ook_reg was removed.  [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/manubuffer.vhd:30]
WARNING: [Synth 8-3331] design SSB has unconnected port ctrl
WARNING: [Synth 8-3331] design SSB has unconnected port inv_ctrl
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u44/sig_flag2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u47/\choose_reg[4] )
WARNING: [Synth 8-3332] Sequential element (u44/sig_flag2_reg) is unused and will be removed from module SSB.
WARNING: [Synth 8-3332] Sequential element (choose_reg[4]) is unused and will be removed from module dynamic_choose.
WARNING: [Synth 8-3332] Sequential element (u470/reg_reg[0]) is unused and will be removed from module SSB.
WARNING: [Synth 8-3332] Sequential element (u471/cnt_reg[1]) is unused and will be removed from module SSB.
WARNING: [Synth 8-3332] Sequential element (u46/delay_counter_reg[4]) is unused and will be removed from module SSB.
WARNING: [Synth 8-3332] Sequential element (u46/delay_counter_reg[3]) is unused and will be removed from module SSB.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 953.281 ; gain = 633.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'generate_100MHz/clk_out1' to pin 'generate_100MHz/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'generate_16xDeltaF/clk_in1' to pin 'generate_100MHz/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'generate_16xDeltaF/clk_out1' to pin 'generate_16xDeltaF/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'generate_16xDeltaF/clk_in1' to 'i_14/generate_1MHz/bkclk_cnt_reg[5]/C'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:37 . Memory (MB): peak = 953.281 ; gain = 633.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:42 . Memory (MB): peak = 953.281 ; gain = 633.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:44 . Memory (MB): peak = 1003.535 ; gain = 683.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:46 . Memory (MB): peak = 1003.535 ; gain = 683.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:46 . Memory (MB): peak = 1003.535 ; gain = 683.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 1003.535 ; gain = 683.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 1003.535 ; gain = 683.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 1003.535 ; gain = 683.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 1003.535 ; gain = 683.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_100MHz    |         1|
|2     |clknew4       |         1|
|3     |rom224        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |clk_100MHz_bbox_0 |     1|
|2     |clknew4_bbox_1    |     1|
|3     |rom224_bbox_2     |     1|
|4     |BUFG              |     3|
|5     |CARRY4            |   288|
|6     |LUT1              |    47|
|7     |LUT2              |   530|
|8     |LUT3              |   216|
|9     |LUT4              |  1019|
|10    |LUT5              |   321|
|11    |LUT6              |   669|
|12    |FDCE              |   276|
|13    |FDPE              |    10|
|14    |FDRE              |    44|
|15    |LDC               |   344|
|16    |LDP               |     1|
|17    |IBUF              |     3|
|18    |OBUF              |     5|
+------+------------------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |  3779|
|2     |  generate_0_125MHz |clk_0_125MHz     |     8|
|3     |  generate_1MHz     |clk_1MHz         |    15|
|4     |  generate_4MHz     |clk_4MHz         |    30|
|5     |  generate_half_8us |half_syn_clk_8us |     8|
|6     |  u12               |btn_control      |     4|
|7     |  u13               |controller       |     5|
|8     |  u41               |rom_choose       |    32|
|9     |  u44               |bk_detector      |   418|
|10    |  u45               |synchronize      |   140|
|11    |  u46               |shift_output     |    66|
|12    |  u47               |dynamic_choose   |  2961|
|13    |  u470              |con_217          |    11|
|14    |  u471              |\output          |     4|
|15    |  u480              |manubuffer       |    63|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 1003.535 ; gain = 683.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 89 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:01:31 . Memory (MB): peak = 1003.535 ; gain = 338.063
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 1003.535 ; gain = 683.945
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 636 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 345 instances were transformed.
  LDC => LDCE: 344 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:53 . Memory (MB): peak = 1003.535 ; gain = 695.414
INFO: [Common 17-1381] The checkpoint 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.runs/synth_1/SSB.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SSB_utilization_synth.rpt -pb SSB_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1003.535 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct  3 12:16:51 2018...
