Classic Timing Analyzer report for timer_goncharov
Tue Oct 18 12:50:02 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Settings
  3. Clock Settings Summary
  4. Parallel Compilation
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                               ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; ALTPLL_1:inst1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 106.51 MHz       ; 0.000 ns      ; 0.000 ns     ; CLK_50   ; 213                   ; 200                 ; -2.230 ns ;              ;
; CLK_50                                       ;                    ; User Pin   ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Oct 18 12:50:02 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off timer_goncharov -c timer_goncharov --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "decF:inst6|out[6]" is a latch
    Warning: Node "decF:inst6|out[5]" is a latch
    Warning: Node "decF:inst6|out[4]" is a latch
    Warning: Node "decF:inst6|out[3]" is a latch
    Warning: Node "decF:inst6|out[2]" is a latch
    Warning: Node "decF:inst6|out[1]" is a latch
    Warning: Node "decF:inst6|out[0]" is a latch
    Warning: Node "decF:inst8|out[6]" is a latch
    Warning: Node "decF:inst8|out[5]" is a latch
    Warning: Node "decF:inst8|out[4]" is a latch
    Warning: Node "decF:inst8|out[3]" is a latch
    Warning: Node "decF:inst8|out[2]" is a latch
    Warning: Node "decF:inst8|out[1]" is a latch
    Warning: Node "decF:inst8|out[0]" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 68 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[28]~11" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[27]~10" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[26]~9" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[28]~11" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[27]~10" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[26]~9" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[17]~5" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[17]~4" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~18" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~6" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~17" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[15]~7" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~13" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~10" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~9" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[18]~1" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~18" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~17" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~3" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~2" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~13" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~10" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~9" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~6" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~5" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[3]~14" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[3]~13" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[2]~10" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[2]~9" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[1]~6" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[1]~5" as buffer
    Info: Detected gated clock "mod_divider:inst4|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~6" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[17]~5" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[17]~4" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~6" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~17" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[15]~7" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~13" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~10" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~9" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[18]~1" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~18" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~17" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~3" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~13" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~10" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~9" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~6" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~5" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[3]~14" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[3]~13" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[2]~10" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[2]~9" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[1]~6" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[1]~5" as buffer
    Info: Detected gated clock "mod_divider:inst3|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~6" as buffer
    Info: Detected ripple clock "timer_mod:inst|min[0]" as buffer
    Info: Detected ripple clock "timer_mod:inst|min[1]" as buffer
    Info: Detected ripple clock "timer_mod:inst|min[2]" as buffer
    Info: Detected ripple clock "timer_mod:inst|min[3]" as buffer
    Info: Detected ripple clock "timer_mod:inst|min[4]" as buffer
    Info: Detected ripple clock "timer_mod:inst|min[5]" as buffer
    Info: Detected ripple clock "timer_mod:inst|sec[1]" as buffer
    Info: Detected ripple clock "timer_mod:inst|sec[3]" as buffer
    Info: Detected ripple clock "timer_mod:inst|sec[0]" as buffer
    Info: Detected ripple clock "timer_mod:inst|sec[2]" as buffer
    Info: Detected ripple clock "timer_mod:inst|sec[4]" as buffer
    Info: Detected ripple clock "timer_mod:inst|sec[5]" as buffer
Info: Found timing assignments -- calculating delays
Info: No valid register-to-register data paths exist for clock "ALTPLL_1:inst1|altpll:altpll_component|_clk0"
Info: No valid register-to-register data paths exist for clock "CLK_50"
Warning: No paths found for timing analysis
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Tue Oct 18 12:50:02 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


