
---------- Begin Simulation Statistics ----------
final_tick                                42340199000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81162                       # Simulator instruction rate (inst/s)
host_mem_usage                                 676144                       # Number of bytes of host memory used
host_op_rate                                   152891                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1232.11                       # Real time elapsed on the host
host_tick_rate                               34364104                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042340                       # Number of seconds simulated
sim_ticks                                 42340199000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 121729987                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 59052541                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.846804                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.846804                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5573074                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3146323                       # number of floating regfile writes
system.cpu.idleCycles                           85333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               736638                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22496415                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.339821                       # Inst execution rate
system.cpu.iew.exec_refs                     39588810                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15982475                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5294424                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              24015381                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 73                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6738                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16278497                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           203068720                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23606335                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1685853                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             198136958                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  48711                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3502051                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 541832                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3586493                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1183                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       539940                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         196698                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 221612886                       # num instructions consuming a value
system.cpu.iew.wb_count                     197702829                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621115                       # average fanout of values written-back
system.cpu.iew.wb_producers                 137647147                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.334694                       # insts written-back per cycle
system.cpu.iew.wb_sent                      197888638                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                302232151                       # number of integer regfile reads
system.cpu.int_regfile_writes               157112033                       # number of integer regfile writes
system.cpu.ipc                               1.180911                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.180911                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1749487      0.88%      0.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             154030522     77.08%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               750809      0.38%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                812985      0.41%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              478063      0.24%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  490      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               194007      0.10%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               404779      0.20%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1265689      0.63%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                388      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22907236     11.46%     91.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14569471      7.29%     98.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1056743      0.53%     99.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1602089      0.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              199822816                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5442494                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10736136                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      5063688                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6596548                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3380002                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016915                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2814895     83.28%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     29      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   6628      0.20%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   116      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 313286      9.27%     92.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                104359      3.09%     95.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             19696      0.58%     96.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           120989      3.58%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              196010837                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          476954637                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    192639141                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         211164662                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  203068541                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 199822816                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 179                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        14691329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             70078                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            113                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     17012101                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      84595066                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.362110                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.475416                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            33655121     39.78%     39.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6542588      7.73%     47.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8047590      9.51%     57.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9208556     10.89%     67.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7919349      9.36%     77.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5969649      7.06%     84.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7216258      8.53%     92.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3551449      4.20%     97.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2484506      2.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        84595066                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.359729                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            655221                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           163217                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             24015381                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16278497                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                84430324                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         84680399                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           41                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       404057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          864                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       809133                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            874                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                24720573                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20541538                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            633851                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9358847                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9044164                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.637588                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1094489                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          547306                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             504318                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            42988                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          361                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        14651014                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            537444                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     82458949                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.284499                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.814125                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        36622041     44.41%     44.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10113463     12.26%     56.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         4958678      6.01%     62.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9441872     11.45%     74.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2891314      3.51%     77.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3508228      4.25%     81.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3231450      3.92%     85.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2009399      2.44%     88.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9682504     11.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     82458949                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9682504                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34744786                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34744786                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34744786                       # number of overall hits
system.cpu.dcache.overall_hits::total        34744786                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       349502                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         349502                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       349502                       # number of overall misses
system.cpu.dcache.overall_misses::total        349502                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22739680492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22739680492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22739680492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22739680492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35094288                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35094288                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35094288                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35094288                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009959                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009959                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009959                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009959                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65063.091175                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65063.091175                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65063.091175                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65063.091175                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        22857                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           34                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               832                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.472356                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           34                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       243184                       # number of writebacks
system.cpu.dcache.writebacks::total            243184                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        90338                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        90338                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        90338                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        90338                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       259164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       259164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       259164                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       259164                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18306409492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18306409492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18306409492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18306409492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007385                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007385                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007385                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007385                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70636.390440                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70636.390440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70636.390440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70636.390440                       # average overall mshr miss latency
system.cpu.dcache.replacements                 258651                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19360883                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19360883                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       155820                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        155820                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8288988000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8288988000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19516703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19516703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007984                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007984                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53195.918367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53195.918367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        77778                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        77778                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        78042                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        78042                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4269880500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4269880500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003999                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003999                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54712.597063                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54712.597063                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15383903                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15383903                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       193682                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       193682                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14450692492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14450692492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74610.405159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74610.405159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12560                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12560                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       181122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       181122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14036528992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14036528992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011627                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011627                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77497.647950                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77497.647950                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  42340199000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.642575                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35003950                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            259163                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            135.065384                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.642575                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999302                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999302                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70447739                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70447739                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42340199000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 20129080                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              30384283                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  31299649                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2240222                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 541832                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8992999                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 96686                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              209826657                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                541795                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23632750                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15982479                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23412                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109821                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42340199000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42340199000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42340199000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           21387241                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      114990437                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    24720573                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10642971                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      62566425                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1277008                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  349                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2503                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  17423232                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                182124                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           84595066                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.555510                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.371813                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 48543120     57.38%     57.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1496710      1.77%     59.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  4031317      4.77%     63.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3237435      3.83%     67.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1952533      2.31%     70.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2264630      2.68%     72.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2409131      2.85%     75.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1957674      2.31%     77.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18702516     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             84595066                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.291928                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.357935                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     17276538                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17276538                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17276538                       # number of overall hits
system.cpu.icache.overall_hits::total        17276538                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       146693                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         146693                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       146693                       # number of overall misses
system.cpu.icache.overall_misses::total        146693                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2014282000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2014282000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2014282000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2014282000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17423231                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17423231                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17423231                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17423231                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008419                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008419                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008419                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008419                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13731.275521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13731.275521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13731.275521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13731.275521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          980                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           98                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145405                       # number of writebacks
system.cpu.icache.writebacks::total            145405                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          780                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          780                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          780                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          780                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145913                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145913                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145913                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145913                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1837384500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1837384500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1837384500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1837384500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008375                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008375                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008375                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008375                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12592.328991                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12592.328991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12592.328991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12592.328991                       # average overall mshr miss latency
system.cpu.icache.replacements                 145405                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17276538                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17276538                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       146693                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        146693                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2014282000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2014282000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17423231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17423231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008419                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008419                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13731.275521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13731.275521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          780                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          780                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145913                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145913                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1837384500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1837384500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008375                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008375                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12592.328991                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12592.328991                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  42340199000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.630303                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17422451                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            119.403007                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.630303                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34992375                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34992375                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42340199000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    17423615                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           518                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42340199000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42340199000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42340199000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4067464                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1556119                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                25439                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1183                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 700911                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48031                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    446                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  42340199000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 541832                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 21263611                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9843063                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2666                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  32350358                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20593536                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              207914012                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 64751                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 719319                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    317                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               19515167                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           230950820                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   542917510                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                318020668                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6543620                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 22618027                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      57                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11476551                       # count of insts added to the skid buffer
system.cpu.rob.reads                        275761824                       # The number of ROB reads
system.cpu.rob.writes                       408200121                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144540                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                50036                       # number of demand (read+write) hits
system.l2.demand_hits::total                   194576                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144540                       # number of overall hits
system.l2.overall_hits::.cpu.data               50036                       # number of overall hits
system.l2.overall_hits::total                  194576                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1372                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209127                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210499                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1372                       # number of overall misses
system.l2.overall_misses::.cpu.data            209127                       # number of overall misses
system.l2.overall_misses::total                210499                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     96766000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17380261500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17477027500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     96766000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17380261500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17477027500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145912                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           259163                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               405075                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145912                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          259163                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              405075                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009403                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.806932                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.519654                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009403                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.806932                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.519654                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70529.154519                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83108.644508                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83026.653333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70529.154519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83108.644508                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83026.653333                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198752                       # number of writebacks
system.l2.writebacks::total                    198752                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210499                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210499                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     82744500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15253551250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15336295750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     82744500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15253551250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15336295750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.806932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.519654                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.806932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.519654                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 60309.402332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72939.176912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72856.857990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 60309.402332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72939.176912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72856.857990                       # average overall mshr miss latency
system.l2.replacements                         202621                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       243184                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           243184                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       243184                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       243184                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145405                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145405                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145405                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145405                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           35                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            35                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19830                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19830                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161309                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161309                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13549329500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13549329500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        181139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            181139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.890526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.890526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83996.116150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83996.116150                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161309                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161309                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11909272500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11909272500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.890526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.890526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73828.940109                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73828.940109                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144540                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144540                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1372                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1372                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     96766000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96766000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009403                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009403                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70529.154519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70529.154519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1372                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1372                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     82744500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     82744500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009403                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009403                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 60309.402332                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60309.402332                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         30206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        47818                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           47818                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3830932000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3830932000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        78024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         78024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.612863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.612863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80114.852148                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80114.852148                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        47818                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        47818                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3344278750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3344278750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.612863                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.612863                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69937.654231                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69937.654231                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  42340199000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8125.196977                       # Cycle average of tags in use
system.l2.tags.total_refs                      809072                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210813                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.837866                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.195934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        37.221033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8071.780010                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991845                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5694                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6683669                       # Number of tag accesses
system.l2.tags.data_accesses                  6683669                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42340199000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001011544500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11886                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11886                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611578                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186997                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210499                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198752                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210499                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198752                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210499                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198752                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.708312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.840484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.301867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11881     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11886                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.719165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.684898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.094161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8101     68.16%     68.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.07%     68.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2954     24.85%     93.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              662      5.57%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              159      1.34%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11886                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13471936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12720128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    318.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    300.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   42339935500                       # Total gap between requests
system.mem_ctrls.avgGap                     103457.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        87808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13383808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718336                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2073868.382149077719                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 316101679.163104534149                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 300384417.182356655598                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1372                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209127                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198752                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     37468500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8352388250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1010017022500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27309.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39939.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5081795.52                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        87808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13384128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13471936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        87808                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        87808                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12720128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12720128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1372                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209127                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210499                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198752                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198752                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2073868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    316109237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        318183105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2073868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2073868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    300426741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       300426741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    300426741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2073868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    316109237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       618609846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210494                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198724                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13153                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12466                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4443094250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052470000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8389856750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21107.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39857.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               77982                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91314                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.05                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           45.95                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239913                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.161704                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.764412                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   110.625519                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       173823     72.45%     72.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45471     18.95%     91.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9602      4.00%     95.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5193      2.16%     97.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3398      1.42%     98.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1292      0.54%     99.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          638      0.27%     99.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          217      0.09%     99.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          279      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239913                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13471616                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718336                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              318.175548                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              300.384417                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.83                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  42340199000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       857742480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       455885760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751463580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518236380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3341797680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  18225504330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    910843680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   25061473890                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   591.907324                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2214590250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1413620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  38711988750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       855300600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       454584075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751463580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519102900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3341797680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18209253060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    924528960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   25056030855                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   591.778769                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2249604500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1413620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38676974500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  42340199000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49190                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198752                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3030                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161309                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161309                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49190                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622780                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622780                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622780                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26192064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26192064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26192064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210499                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210499    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210499                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  42340199000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301822250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263123750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            223937                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441936                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145405                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19336                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           181139                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          181139                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145913                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        78024                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437230                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       776979                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1214209                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18644288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32150208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50794496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202622                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12720192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           607698                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001524                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039426                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606782     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    906      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             607698                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  42340199000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          793155500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218878482                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         388745000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
