;redcode
;assert 1
	SPL 0, <-762
	CMP -7, <-420
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	SUB #30, -2
	SUB #36, -2
	SPL @630, #-2
	SUB 206, <100
	ADD 106, 410
	SUB @10, -41
	SUB @195, -106
	ADD 213, 20
	ADD 110, 10
	DJN -1, #-20
	DJN -1, @-20
	MOV -105, -20
	SLT @-130, 9
	ADD 110, 10
	MOV 286, <100
	JMP <286, #100
	ADD 100, 10
	MOV 123, @16
	CMP 873, 16
	SUB @121, <106
	SUB -56, 0
	MOV 123, @16
	ADD 100, 10
	DJN -1, @-20
	MOV 360, @20
	SUB @121, 103
	MOV 360, @20
	SUB #30, -2
	MOV 360, @20
	CMP -7, <-420
	MOV #93, <-0
	SUB 226, <130
	SLT 210, 30
	SUB @10, -701
	SUB #30, -2
	SPL 0, <-762
	MOV -1, <-29
	SPL 0, <-762
	SPL 0, <-762
	SPL 0, <-762
	SUB @121, <106
	SPL 0, <-762
	SPL 0, <-762
	SUB @121, <106
	SPL 0, <-762
	DJN -1, @-20
