# Reading D:/Program_Files/Intel/modelsim_ase/tcl/vsim/pref.tcl
# do multiple_components_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Program_Files/Intel/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Documents/multiple_components/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:12 on Apr 17,2020
# vcom -reportprogress 300 -93 -work work D:/Documents/multiple_components/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top
# -- Compiling architecture bh of top
# End time: 15:55:12 on Apr 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Documents/multiple_components/notgate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:13 on Apr 17,2020
# vcom -reportprogress 300 -93 -work work D:/Documents/multiple_components/notgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity notgate
# -- Compiling architecture bh of notgate
# End time: 15:55:13 on Apr 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Documents/multiple_components/andgate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:13 on Apr 17,2020
# vcom -reportprogress 300 -93 -work work D:/Documents/multiple_components/andgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity andgate
# -- Compiling architecture bh of andgate
# End time: 15:55:13 on Apr 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Documents/multiple_components/norgate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:13 on Apr 17,2020
# vcom -reportprogress 300 -93 -work work D:/Documents/multiple_components/norgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity norgate
# -- Compiling architecture bh of norgate
# End time: 15:55:13 on Apr 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Documents/multiple_components/simulation/modelsim/top.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:13 on Apr 17,2020
# vcom -reportprogress 300 -93 -work work D:/Documents/multiple_components/simulation/modelsim/top.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_vhd_tst
# -- Compiling architecture top_arch of top_vhd_tst
# End time: 15:55:13 on Apr 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:55:15 on Apr 17,2020
# ** Error: (vsim-3170) Could not find 'testbench'.
#         Searched libraries:
#             D:/Program_Files/Intel/modelsim_ase/altera/vhdl/altera
#             D:/Program_Files/Intel/modelsim_ase/altera/vhdl/220model
#             D:/Program_Files/Intel/modelsim_ase/altera/vhdl/sgate
#             D:/Program_Files/Intel/modelsim_ase/altera/vhdl/altera_mf
#             D:/Program_Files/Intel/modelsim_ase/altera/vhdl/altera_lnsim
#             D:/Program_Files/Intel/modelsim_ase/altera/vhdl/cycloneive
#             D:/Documents/multiple_components/simulation/modelsim/rtl_work
#             D:/Documents/multiple_components/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./multiple_components_run_msim_rtl_vhdl.do PAUSED at line 15
vcom -93 -work work D:/Documents/multiple_components/andgate.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:47 on Apr 17,2020
# vcom -reportprogress 300 -93 -work work D:/Documents/multiple_components/andgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity andgate
# -- Compiling architecture bh of andgate
# End time: 15:55:47 on Apr 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/Documents/multiple_components/norgate.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:47 on Apr 17,2020
# vcom -reportprogress 300 -93 -work work D:/Documents/multiple_components/norgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity norgate
# -- Compiling architecture bh of norgate
# End time: 15:55:47 on Apr 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/Documents/multiple_components/notgate.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:47 on Apr 17,2020
# vcom -reportprogress 300 -93 -work work D:/Documents/multiple_components/notgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity notgate
# -- Compiling architecture bh of notgate
# End time: 15:55:47 on Apr 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/Documents/multiple_components/top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:47 on Apr 17,2020
# vcom -reportprogress 300 -93 -work work D:/Documents/multiple_components/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top
# -- Compiling architecture bh of top
# End time: 15:55:47 on Apr 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/Documents/multiple_components/simulation/modelsim/top.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:47 on Apr 17,2020
# vcom -reportprogress 300 -93 -work work D:/Documents/multiple_components/simulation/modelsim/top.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_vhd_tst
# -- Compiling architecture top_arch of top_vhd_tst
# End time: 15:55:47 on Apr 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" work.top_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" work.top_vhd_tst 
# Start time: 15:55:15 on Apr 17,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.top_vhd_tst(top_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(bh)
# Loading work.norgate(bh)
# Loading work.notgate(bh)
# Loading work.andgate(bh)
add dataflow  \
sim:/top_vhd_tst/input \
sim:/top_vhd_tst/input(3) \
sim:/top_vhd_tst/input(2) \
sim:/top_vhd_tst/input(1) \
sim:/top_vhd_tst/input(0) \
sim:/top_vhd_tst/output
# WARNING: No extended dataflow license exists
# No drivers or ports for input
# No drivers or ports for input[3]
# No drivers or ports for input[2]
# No drivers or ports for input[1]
# No drivers or ports for input[0]
add wave  \
sim:/top_vhd_tst/input \
sim:/top_vhd_tst/input(3) \
sim:/top_vhd_tst/input(2) \
sim:/top_vhd_tst/input(1) \
sim:/top_vhd_tst/input(0) \
sim:/top_vhd_tst/output
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave  \
sim:/top_vhd_tst/input \
sim:/top_vhd_tst/input(3) \
sim:/top_vhd_tst/input(2) \
sim:/top_vhd_tst/input(1) \
sim:/top_vhd_tst/input(0) \
sim:/top_vhd_tst/output
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
run
run
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
