	component TimerSoC is
		port (
			buttons_export  : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			clk_clk         : in  std_logic                     := 'X';             -- clk
			displays_export : out std_logic_vector(31 downto 0);                    -- export
			gpio_in_export  : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			gpio_out_export : out std_logic_vector(7 downto 0);                     -- export
			leds_export     : out std_logic_vector(9 downto 0);                     -- export
			reset_reset_n   : in  std_logic                     := 'X';             -- reset_n
			switches_export : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			uart_rxd        : in  std_logic                     := 'X';             -- rxd
			uart_txd        : out std_logic                                         -- txd
		);
	end component TimerSoC;

