Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jul 27 13:00:04 2020
| Host         : Dman running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/guest69/Desktop/repositories/fpgaMiner/src/bitcoinMiner/Reports/timing_report.txt
| Design       : bitcoinMiner
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

nonceFound
nonceValue[0]
nonceValue[10]
nonceValue[11]
nonceValue[12]
nonceValue[13]
nonceValue[14]
nonceValue[15]
nonceValue[16]
nonceValue[17]
nonceValue[18]
nonceValue[19]
nonceValue[1]
nonceValue[20]
nonceValue[21]
nonceValue[22]
nonceValue[23]
nonceValue[24]
nonceValue[25]
nonceValue[26]
nonceValue[27]
nonceValue[28]
nonceValue[29]
nonceValue[2]
nonceValue[30]
nonceValue[31]
nonceValue[3]
nonceValue[4]
nonceValue[5]
nonceValue[6]
nonceValue[7]
nonceValue[8]
nonceValue[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.357        0.000                      0                 5109        0.027        0.000                      0                 5109        4.500        0.000                       0                  3953  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.357        0.000                      0                 5109        0.027        0.000                      0                 5109        4.500        0.000                       0                  3953  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 loopCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.562ns  (logic 4.686ns (49.008%)  route 4.876ns (50.991%))
  Logic Levels:           15  (CARRY4=8 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.560     4.566    clk_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  loopCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.478     5.044 r  loopCnt_reg[4]/Q
                         net (fo=66, routed)          1.078     6.122    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/Q[4]
    SLICE_X38Y13                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[135]_i_33__1/I1
    SLICE_X38Y13         LUT5 (Prop_lut5_I1_O)        0.298     6.420 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[135]_i_33__1/O
                         net (fo=4, routed)           0.827     7.247    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0_0
    SLICE_X39Y3                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0/I3
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.371 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0/O
                         net (fo=2, routed)           0.582     7.953    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0_n_0
    SLICE_X39Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0/I0
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0/O
                         net (fo=1, routed)           0.000     8.077    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0_n_0
    SLICE_X39Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0/S[1]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.627 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     8.627    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0_n_0
    SLICE_X39Y5                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0/CI
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     8.741    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0_n_0
    SLICE_X39Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__0/CI
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.054 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__0/O[3]
                         net (fo=2, routed)           0.495     9.549    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[139]_i_10__0_0[3]
    SLICE_X37Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0/I3
    SLICE_X37Y6          LUT5 (Prop_lut5_I3_O)        0.306     9.855 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0/O
                         net (fo=2, routed)           0.657    10.512    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0_n_0
    SLICE_X36Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0/I3
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.636 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0/O
                         net (fo=1, routed)           0.000    10.636    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0_n_0
    SLICE_X36Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0/S[0]
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.168 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.168    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0_n_0
    SLICE_X36Y7                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0/CI
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.282 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.282    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0_n_0
    SLICE_X36Y8                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[151]_i_10__0/CI
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.595 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[151]_i_10__0/O[3]
                         net (fo=3, routed)           0.640    12.235    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/p_2_in[23]
    SLICE_X32Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_5__0/I4
    SLICE_X32Y6          LUT5 (Prop_lut5_I4_O)        0.306    12.541 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_5__0/O
                         net (fo=2, routed)           0.596    13.138    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_5__0_n_0
    SLICE_X31Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_9__0/I3
    SLICE_X31Y6          LUT6 (Prop_lut6_I3_O)        0.124    13.262 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_9__0/O
                         net (fo=1, routed)           0.000    13.262    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_9__0_n_0
    SLICE_X31Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0/S[0]
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.794 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.794    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0_n_0
    SLICE_X31Y7                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[31]_i_1__0/CI
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.128 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[31]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    14.128    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg0[29]
    SLICE_X31Y7          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.444    14.208    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/clk_IBUF_BUFG
    SLICE_X31Y7          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[29]/C
                         clock pessimism              0.250    14.458    
                         clock uncertainty           -0.035    14.423    
    SLICE_X31Y7          FDRE (Setup_fdre_C_D)        0.062    14.485    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[29]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 loopCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 4.665ns (48.896%)  route 4.876ns (51.104%))
  Logic Levels:           15  (CARRY4=8 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.560     4.566    clk_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  loopCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.478     5.044 r  loopCnt_reg[4]/Q
                         net (fo=66, routed)          1.078     6.122    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/Q[4]
    SLICE_X38Y13                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[135]_i_33__1/I1
    SLICE_X38Y13         LUT5 (Prop_lut5_I1_O)        0.298     6.420 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[135]_i_33__1/O
                         net (fo=4, routed)           0.827     7.247    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0_0
    SLICE_X39Y3                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0/I3
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.371 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0/O
                         net (fo=2, routed)           0.582     7.953    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0_n_0
    SLICE_X39Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0/I0
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0/O
                         net (fo=1, routed)           0.000     8.077    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0_n_0
    SLICE_X39Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0/S[1]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.627 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     8.627    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0_n_0
    SLICE_X39Y5                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0/CI
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     8.741    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0_n_0
    SLICE_X39Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__0/CI
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.054 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__0/O[3]
                         net (fo=2, routed)           0.495     9.549    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[139]_i_10__0_0[3]
    SLICE_X37Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0/I3
    SLICE_X37Y6          LUT5 (Prop_lut5_I3_O)        0.306     9.855 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0/O
                         net (fo=2, routed)           0.657    10.512    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0_n_0
    SLICE_X36Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0/I3
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.636 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0/O
                         net (fo=1, routed)           0.000    10.636    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0_n_0
    SLICE_X36Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0/S[0]
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.168 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.168    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0_n_0
    SLICE_X36Y7                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0/CI
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.282 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.282    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0_n_0
    SLICE_X36Y8                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[151]_i_10__0/CI
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.595 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[151]_i_10__0/O[3]
                         net (fo=3, routed)           0.640    12.235    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/p_2_in[23]
    SLICE_X32Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_5__0/I4
    SLICE_X32Y6          LUT5 (Prop_lut5_I4_O)        0.306    12.541 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_5__0/O
                         net (fo=2, routed)           0.596    13.138    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_5__0_n_0
    SLICE_X31Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_9__0/I3
    SLICE_X31Y6          LUT6 (Prop_lut6_I3_O)        0.124    13.262 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_9__0/O
                         net (fo=1, routed)           0.000    13.262    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_9__0_n_0
    SLICE_X31Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0/S[0]
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.794 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.794    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0_n_0
    SLICE_X31Y7                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[31]_i_1__0/CI
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.107 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[31]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    14.107    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg0[31]
    SLICE_X31Y7          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.444    14.208    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/clk_IBUF_BUFG
    SLICE_X31Y7          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[31]/C
                         clock pessimism              0.250    14.458    
                         clock uncertainty           -0.035    14.423    
    SLICE_X31Y7          FDRE (Setup_fdre_C_D)        0.062    14.485    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[31]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 loopCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 4.591ns (48.497%)  route 4.876ns (51.503%))
  Logic Levels:           15  (CARRY4=8 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.560     4.566    clk_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  loopCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.478     5.044 r  loopCnt_reg[4]/Q
                         net (fo=66, routed)          1.078     6.122    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/Q[4]
    SLICE_X38Y13                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[135]_i_33__1/I1
    SLICE_X38Y13         LUT5 (Prop_lut5_I1_O)        0.298     6.420 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[135]_i_33__1/O
                         net (fo=4, routed)           0.827     7.247    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0_0
    SLICE_X39Y3                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0/I3
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.371 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0/O
                         net (fo=2, routed)           0.582     7.953    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0_n_0
    SLICE_X39Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0/I0
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0/O
                         net (fo=1, routed)           0.000     8.077    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0_n_0
    SLICE_X39Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0/S[1]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.627 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     8.627    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0_n_0
    SLICE_X39Y5                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0/CI
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     8.741    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0_n_0
    SLICE_X39Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__0/CI
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.054 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__0/O[3]
                         net (fo=2, routed)           0.495     9.549    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[139]_i_10__0_0[3]
    SLICE_X37Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0/I3
    SLICE_X37Y6          LUT5 (Prop_lut5_I3_O)        0.306     9.855 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0/O
                         net (fo=2, routed)           0.657    10.512    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0_n_0
    SLICE_X36Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0/I3
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.636 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0/O
                         net (fo=1, routed)           0.000    10.636    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0_n_0
    SLICE_X36Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0/S[0]
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.168 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.168    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0_n_0
    SLICE_X36Y7                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0/CI
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.282 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.282    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0_n_0
    SLICE_X36Y8                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[151]_i_10__0/CI
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.595 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[151]_i_10__0/O[3]
                         net (fo=3, routed)           0.640    12.235    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/p_2_in[23]
    SLICE_X32Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_5__0/I4
    SLICE_X32Y6          LUT5 (Prop_lut5_I4_O)        0.306    12.541 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_5__0/O
                         net (fo=2, routed)           0.596    13.138    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_5__0_n_0
    SLICE_X31Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_9__0/I3
    SLICE_X31Y6          LUT6 (Prop_lut6_I3_O)        0.124    13.262 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_9__0/O
                         net (fo=1, routed)           0.000    13.262    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_9__0_n_0
    SLICE_X31Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0/S[0]
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.794 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.794    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0_n_0
    SLICE_X31Y7                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[31]_i_1__0/CI
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.033 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[31]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    14.033    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg0[30]
    SLICE_X31Y7          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.444    14.208    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/clk_IBUF_BUFG
    SLICE_X31Y7          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[30]/C
                         clock pessimism              0.250    14.458    
                         clock uncertainty           -0.035    14.423    
    SLICE_X31Y7          FDRE (Setup_fdre_C_D)        0.062    14.485    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[30]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 loopCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 4.575ns (48.410%)  route 4.876ns (51.590%))
  Logic Levels:           15  (CARRY4=8 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.560     4.566    clk_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  loopCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.478     5.044 r  loopCnt_reg[4]/Q
                         net (fo=66, routed)          1.078     6.122    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/Q[4]
    SLICE_X38Y13                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[135]_i_33__1/I1
    SLICE_X38Y13         LUT5 (Prop_lut5_I1_O)        0.298     6.420 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[135]_i_33__1/O
                         net (fo=4, routed)           0.827     7.247    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0_0
    SLICE_X39Y3                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0/I3
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.371 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0/O
                         net (fo=2, routed)           0.582     7.953    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0_n_0
    SLICE_X39Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0/I0
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0/O
                         net (fo=1, routed)           0.000     8.077    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0_n_0
    SLICE_X39Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0/S[1]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.627 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     8.627    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0_n_0
    SLICE_X39Y5                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0/CI
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     8.741    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0_n_0
    SLICE_X39Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__0/CI
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.054 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__0/O[3]
                         net (fo=2, routed)           0.495     9.549    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[139]_i_10__0_0[3]
    SLICE_X37Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0/I3
    SLICE_X37Y6          LUT5 (Prop_lut5_I3_O)        0.306     9.855 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0/O
                         net (fo=2, routed)           0.657    10.512    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0_n_0
    SLICE_X36Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0/I3
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.636 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0/O
                         net (fo=1, routed)           0.000    10.636    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0_n_0
    SLICE_X36Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0/S[0]
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.168 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.168    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0_n_0
    SLICE_X36Y7                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0/CI
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.282 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.282    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0_n_0
    SLICE_X36Y8                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[151]_i_10__0/CI
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.595 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[151]_i_10__0/O[3]
                         net (fo=3, routed)           0.640    12.235    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/p_2_in[23]
    SLICE_X32Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_5__0/I4
    SLICE_X32Y6          LUT5 (Prop_lut5_I4_O)        0.306    12.541 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_5__0/O
                         net (fo=2, routed)           0.596    13.138    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_5__0_n_0
    SLICE_X31Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_9__0/I3
    SLICE_X31Y6          LUT6 (Prop_lut6_I3_O)        0.124    13.262 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_9__0/O
                         net (fo=1, routed)           0.000    13.262    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[27]_i_9__0_n_0
    SLICE_X31Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0/S[0]
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.794 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.794    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0_n_0
    SLICE_X31Y7                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[31]_i_1__0/CI
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.017 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[31]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    14.017    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg0[28]
    SLICE_X31Y7          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.444    14.208    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/clk_IBUF_BUFG
    SLICE_X31Y7          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[28]/C
                         clock pessimism              0.250    14.458    
                         clock uncertainty           -0.035    14.423    
    SLICE_X31Y7          FDRE (Setup_fdre_C_D)        0.062    14.485    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[28]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -14.017    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 loopCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.434ns  (logic 4.439ns (47.053%)  route 4.995ns (52.947%))
  Logic Levels:           14  (CARRY4=8 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.560     4.566    clk_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  loopCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.478     5.044 r  loopCnt_reg[4]/Q
                         net (fo=66, routed)          1.078     6.122    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/Q[4]
    SLICE_X38Y13                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[135]_i_33__1/I1
    SLICE_X38Y13         LUT5 (Prop_lut5_I1_O)        0.298     6.420 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[135]_i_33__1/O
                         net (fo=4, routed)           0.827     7.247    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0_0
    SLICE_X39Y3                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0/I3
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.371 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0/O
                         net (fo=2, routed)           0.582     7.953    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0_n_0
    SLICE_X39Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0/I0
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0/O
                         net (fo=1, routed)           0.000     8.077    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0_n_0
    SLICE_X39Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0/S[1]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.627 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     8.627    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0_n_0
    SLICE_X39Y5                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0/CI
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     8.741    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0_n_0
    SLICE_X39Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__0/CI
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.054 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__0/O[3]
                         net (fo=2, routed)           0.495     9.549    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[139]_i_10__0_0[3]
    SLICE_X37Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0/I3
    SLICE_X37Y6          LUT5 (Prop_lut5_I3_O)        0.306     9.855 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0/O
                         net (fo=2, routed)           0.657    10.512    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0_n_0
    SLICE_X36Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0/I3
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.636 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0/O
                         net (fo=1, routed)           0.000    10.636    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0_n_0
    SLICE_X36Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0/S[0]
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.168 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.168    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0_n_0
    SLICE_X36Y7                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0/CI
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.390 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0/O[0]
                         net (fo=3, routed)           0.665    12.055    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/p_2_in[16]
    SLICE_X32Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[19]_i_4__0/I4
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.299    12.354 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[19]_i_4__0/O
                         net (fo=2, routed)           0.691    13.045    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[19]_i_4__0_n_0
    SLICE_X31Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[19]_i_1__0/DI[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.552 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.552    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[19]_i_1__0_n_0
    SLICE_X31Y5                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[23]_i_1__0/CI
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.666    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[23]_i_1__0_n_0
    SLICE_X31Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0/CI
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.000 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    14.000    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg0[25]
    SLICE_X31Y6          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.445    14.209    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/clk_IBUF_BUFG
    SLICE_X31Y6          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[25]/C
                         clock pessimism              0.250    14.459    
                         clock uncertainty           -0.035    14.424    
    SLICE_X31Y6          FDRE (Setup_fdre_C_D)        0.062    14.486    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -14.000    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 loopCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.413ns  (logic 4.418ns (46.934%)  route 4.995ns (53.066%))
  Logic Levels:           14  (CARRY4=8 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.560     4.566    clk_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  loopCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.478     5.044 r  loopCnt_reg[4]/Q
                         net (fo=66, routed)          1.078     6.122    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/Q[4]
    SLICE_X38Y13                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[135]_i_33__1/I1
    SLICE_X38Y13         LUT5 (Prop_lut5_I1_O)        0.298     6.420 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[135]_i_33__1/O
                         net (fo=4, routed)           0.827     7.247    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0_0
    SLICE_X39Y3                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0/I3
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.371 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0/O
                         net (fo=2, routed)           0.582     7.953    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0_n_0
    SLICE_X39Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0/I0
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0/O
                         net (fo=1, routed)           0.000     8.077    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0_n_0
    SLICE_X39Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0/S[1]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.627 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     8.627    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0_n_0
    SLICE_X39Y5                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0/CI
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     8.741    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0_n_0
    SLICE_X39Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__0/CI
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.054 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__0/O[3]
                         net (fo=2, routed)           0.495     9.549    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[139]_i_10__0_0[3]
    SLICE_X37Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0/I3
    SLICE_X37Y6          LUT5 (Prop_lut5_I3_O)        0.306     9.855 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0/O
                         net (fo=2, routed)           0.657    10.512    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0_n_0
    SLICE_X36Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0/I3
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.636 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0/O
                         net (fo=1, routed)           0.000    10.636    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0_n_0
    SLICE_X36Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0/S[0]
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.168 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.168    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0_n_0
    SLICE_X36Y7                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0/CI
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.390 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0/O[0]
                         net (fo=3, routed)           0.665    12.055    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/p_2_in[16]
    SLICE_X32Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[19]_i_4__0/I4
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.299    12.354 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[19]_i_4__0/O
                         net (fo=2, routed)           0.691    13.045    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[19]_i_4__0_n_0
    SLICE_X31Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[19]_i_1__0/DI[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.552 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.552    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[19]_i_1__0_n_0
    SLICE_X31Y5                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[23]_i_1__0/CI
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.666    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[23]_i_1__0_n_0
    SLICE_X31Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0/CI
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.979 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.979    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg0[27]
    SLICE_X31Y6          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.445    14.209    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/clk_IBUF_BUFG
    SLICE_X31Y6          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]/C
                         clock pessimism              0.250    14.459    
                         clock uncertainty           -0.035    14.424    
    SLICE_X31Y6          FDRE (Setup_fdre_C_D)        0.062    14.486    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 loopCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 4.344ns (46.514%)  route 4.995ns (53.486%))
  Logic Levels:           14  (CARRY4=8 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.560     4.566    clk_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  loopCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.478     5.044 r  loopCnt_reg[4]/Q
                         net (fo=66, routed)          1.078     6.122    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/Q[4]
    SLICE_X38Y13                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[135]_i_33__1/I1
    SLICE_X38Y13         LUT5 (Prop_lut5_I1_O)        0.298     6.420 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[135]_i_33__1/O
                         net (fo=4, routed)           0.827     7.247    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0_0
    SLICE_X39Y3                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0/I3
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.371 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0/O
                         net (fo=2, routed)           0.582     7.953    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0_n_0
    SLICE_X39Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0/I0
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0/O
                         net (fo=1, routed)           0.000     8.077    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0_n_0
    SLICE_X39Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0/S[1]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.627 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     8.627    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0_n_0
    SLICE_X39Y5                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0/CI
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     8.741    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0_n_0
    SLICE_X39Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__0/CI
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.054 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__0/O[3]
                         net (fo=2, routed)           0.495     9.549    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[139]_i_10__0_0[3]
    SLICE_X37Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0/I3
    SLICE_X37Y6          LUT5 (Prop_lut5_I3_O)        0.306     9.855 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0/O
                         net (fo=2, routed)           0.657    10.512    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0_n_0
    SLICE_X36Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0/I3
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.636 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0/O
                         net (fo=1, routed)           0.000    10.636    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0_n_0
    SLICE_X36Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0/S[0]
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.168 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.168    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0_n_0
    SLICE_X36Y7                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0/CI
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.390 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0/O[0]
                         net (fo=3, routed)           0.665    12.055    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/p_2_in[16]
    SLICE_X32Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[19]_i_4__0/I4
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.299    12.354 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[19]_i_4__0/O
                         net (fo=2, routed)           0.691    13.045    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[19]_i_4__0_n_0
    SLICE_X31Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[19]_i_1__0/DI[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.552 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.552    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[19]_i_1__0_n_0
    SLICE_X31Y5                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[23]_i_1__0/CI
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.666    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[23]_i_1__0_n_0
    SLICE_X31Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0/CI
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.905 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.905    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg0[26]
    SLICE_X31Y6          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.445    14.209    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/clk_IBUF_BUFG
    SLICE_X31Y6          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[26]/C
                         clock pessimism              0.250    14.459    
                         clock uncertainty           -0.035    14.424    
    SLICE_X31Y6          FDRE (Setup_fdre_C_D)        0.062    14.486    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[26]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -13.905    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 loopCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 4.626ns (49.223%)  route 4.772ns (50.777%))
  Logic Levels:           14  (CARRY4=8 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.563     4.569    clk_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  loopCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.419     4.988 r  loopCnt_reg[2]/Q
                         net (fo=68, routed)          1.071     6.059    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/Q[2]
    SLICE_X38Y13                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[139]_i_35__2/I3
    SLICE_X38Y13         LUT5 (Prop_lut5_I3_O)        0.327     6.386 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[139]_i_35__2/O
                         net (fo=4, routed)           0.465     6.851    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__2_1
    SLICE_X41Y14                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputStateReg[139]_i_27__2/I3
    SLICE_X41Y14         LUT6 (Prop_lut6_I3_O)        0.348     7.199 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputStateReg[139]_i_27__2/O
                         net (fo=2, routed)           0.854     8.054    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputStateReg[139]_i_27__2_n_0
    SLICE_X51Y15                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__2/DI[0]
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.580 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__2/CO[3]
                         net (fo=1, routed)           0.000     8.580    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__2_n_0
    SLICE_X51Y16                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__2/CI
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__2/CO[3]
                         net (fo=1, routed)           0.000     8.694    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__2_n_0
    SLICE_X51Y17                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputStateReg_reg[147]_i_22__2/CI
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.808 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputStateReg_reg[147]_i_22__2/CO[3]
                         net (fo=1, routed)           0.000     8.808    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputStateReg_reg[147]_i_22__2_n_0
    SLICE_X51Y18                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputStateReg_reg[151]_i_22__2/CI
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.121 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputStateReg_reg[151]_i_22__2/O[3]
                         net (fo=2, routed)           0.518     9.638    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__2_0[3]
    SLICE_X54Y18                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[151]_i_14__2/I3
    SLICE_X54Y18         LUT5 (Prop_lut5_I3_O)        0.306     9.944 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[151]_i_14__2/O
                         net (fo=2, routed)           0.773    10.717    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[151]_i_14__2_n_0
    SLICE_X56Y18                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[151]_i_18__2/I3
    SLICE_X56Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.841 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[151]_i_18__2/O
                         net (fo=1, routed)           0.000    10.841    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[151]_i_18__2_n_0
    SLICE_X56Y18                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg_reg[151]_i_10__2/S[0]
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.354 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg_reg[151]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    11.354    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg_reg[151]_i_10__2_n_0
    SLICE_X56Y19                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg_reg[155]_i_10__2/CI
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.573 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg_reg[155]_i_10__2/O[0]
                         net (fo=3, routed)           0.567    12.140    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/p_2_in[24]
    SLICE_X58Y21                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[27]_i_4__2/I4
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.295    12.435 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[27]_i_4__2/O
                         net (fo=2, routed)           0.524    12.959    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[27]_i_4__2_n_0
    SLICE_X57Y21                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[27]_i_8__2/I3
    SLICE_X57Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.083 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[27]_i_8__2/O
                         net (fo=1, routed)           0.000    13.083    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[27]_i_8__2_n_0
    SLICE_X57Y21                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__2/S[1]
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.633 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.633    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__2_n_0
    SLICE_X57Y22                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg_reg[31]_i_1__2/CI
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.967 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg_reg[31]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    13.967    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg0[29]
    SLICE_X57Y22         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.439    14.203    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg_reg[29]/C
                         clock pessimism              0.322    14.525    
                         clock uncertainty           -0.035    14.490    
    SLICE_X57Y22         FDRE (Setup_fdre_C_D)        0.062    14.552    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg_reg[29]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -13.967    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 loopCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 4.328ns (46.422%)  route 4.995ns (53.578%))
  Logic Levels:           14  (CARRY4=8 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.560     4.566    clk_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  loopCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.478     5.044 r  loopCnt_reg[4]/Q
                         net (fo=66, routed)          1.078     6.122    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/Q[4]
    SLICE_X38Y13                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[135]_i_33__1/I1
    SLICE_X38Y13         LUT5 (Prop_lut5_I1_O)        0.298     6.420 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[135]_i_33__1/O
                         net (fo=4, routed)           0.827     7.247    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0_0
    SLICE_X39Y3                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0/I3
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.371 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0/O
                         net (fo=2, routed)           0.582     7.953    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0_n_0
    SLICE_X39Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0/I0
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0/O
                         net (fo=1, routed)           0.000     8.077    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0_n_0
    SLICE_X39Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0/S[1]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.627 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     8.627    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0_n_0
    SLICE_X39Y5                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0/CI
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     8.741    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0_n_0
    SLICE_X39Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__0/CI
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.054 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__0/O[3]
                         net (fo=2, routed)           0.495     9.549    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[139]_i_10__0_0[3]
    SLICE_X37Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0/I3
    SLICE_X37Y6          LUT5 (Prop_lut5_I3_O)        0.306     9.855 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0/O
                         net (fo=2, routed)           0.657    10.512    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0_n_0
    SLICE_X36Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0/I3
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.636 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0/O
                         net (fo=1, routed)           0.000    10.636    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0_n_0
    SLICE_X36Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0/S[0]
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.168 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.168    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0_n_0
    SLICE_X36Y7                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0/CI
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.390 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0/O[0]
                         net (fo=3, routed)           0.665    12.055    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/p_2_in[16]
    SLICE_X32Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[19]_i_4__0/I4
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.299    12.354 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[19]_i_4__0/O
                         net (fo=2, routed)           0.691    13.045    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[19]_i_4__0_n_0
    SLICE_X31Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[19]_i_1__0/DI[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.552 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.552    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[19]_i_1__0_n_0
    SLICE_X31Y5                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[23]_i_1__0/CI
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.666    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[23]_i_1__0_n_0
    SLICE_X31Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0/CI
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.889 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[27]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    13.889    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg0[24]
    SLICE_X31Y6          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.445    14.209    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/clk_IBUF_BUFG
    SLICE_X31Y6          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[24]/C
                         clock pessimism              0.250    14.459    
                         clock uncertainty           -0.035    14.424    
    SLICE_X31Y6          FDRE (Setup_fdre_C_D)        0.062    14.486    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -13.889    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 loopCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.320ns  (logic 4.325ns (46.405%)  route 4.995ns (53.595%))
  Logic Levels:           13  (CARRY4=7 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.560     4.566    clk_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  loopCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.478     5.044 r  loopCnt_reg[4]/Q
                         net (fo=66, routed)          1.078     6.122    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/Q[4]
    SLICE_X38Y13                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[135]_i_33__1/I1
    SLICE_X38Y13         LUT5 (Prop_lut5_I1_O)        0.298     6.420 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputStateReg[135]_i_33__1/O
                         net (fo=4, routed)           0.827     7.247    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0_0
    SLICE_X39Y3                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0/I3
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.371 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0/O
                         net (fo=2, routed)           0.582     7.953    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_26__0_n_0
    SLICE_X39Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0/I0
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0/O
                         net (fo=1, routed)           0.000     8.077    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg[135]_i_29__0_n_0
    SLICE_X39Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0/S[1]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.627 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     8.627    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[135]_i_22__0_n_0
    SLICE_X39Y5                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0/CI
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     8.741    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[139]_i_22__0_n_0
    SLICE_X39Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__0/CI
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.054 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[143]_i_22__0/O[3]
                         net (fo=2, routed)           0.495     9.549    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[139]_i_10__0_0[3]
    SLICE_X37Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0/I3
    SLICE_X37Y6          LUT5 (Prop_lut5_I3_O)        0.306     9.855 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0/O
                         net (fo=2, routed)           0.657    10.512    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_14__0_n_0
    SLICE_X36Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0/I3
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.636 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0/O
                         net (fo=1, routed)           0.000    10.636    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[143]_i_18__0_n_0
    SLICE_X36Y6                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0/S[0]
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.168 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.168    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[143]_i_10__0_n_0
    SLICE_X36Y7                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0/CI
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.390 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[147]_i_10__0/O[0]
                         net (fo=3, routed)           0.665    12.055    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/p_2_in[16]
    SLICE_X32Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[19]_i_4__0/I4
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.299    12.354 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[19]_i_4__0/O
                         net (fo=2, routed)           0.691    13.045    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg[19]_i_4__0_n_0
    SLICE_X31Y4                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[19]_i_1__0/DI[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.552 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.552    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[19]_i_1__0_n_0
    SLICE_X31Y5                                                       r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[23]_i_1__0/CI
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.886 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[23]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.886    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg0[21]
    SLICE_X31Y5          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.445    14.209    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/clk_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[21]/C
                         clock pessimism              0.250    14.459    
                         clock uncertainty           -0.035    14.424    
    SLICE_X31Y5          FDRE (Setup_fdre_C_D)        0.062    14.486    hashInstance[0].SHA/secondSHA/messageScheduleThread[1].U/outputStateReg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -13.886    
  -------------------------------------------------------------------
                         slack                                  0.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[279]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.009%)  route 0.211ns (59.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.556     1.383    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[279]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.524 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[279]/Q
                         net (fo=2, routed)           0.211     1.735    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/messageScheduleThread[0].intermediateBlock[279]
    SLICE_X34Y31         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.822     1.895    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[247]/C
                         clock pessimism             -0.251     1.644    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.064     1.708    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[247]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[386]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[354]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.637%)  route 0.224ns (61.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.557     1.384    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/clk_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[386]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     1.525 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[386]/Q
                         net (fo=2, routed)           0.224     1.749    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/messageScheduleThread[0].intermediateBlock[386]
    SLICE_X35Y18         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[354]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.822     1.895    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/clk_IBUF_BUFG
    SLICE_X35Y18         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[354]/C
                         clock pessimism             -0.251     1.644    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.071     1.715    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[354]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.907%)  route 0.168ns (53.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.550     1.377    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/clk_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.148     1.525 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[69]/Q
                         net (fo=2, routed)           0.168     1.692    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/messageScheduleThread[0].intermediateBlock[69]
    SLICE_X37Y26         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.817     1.890    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[37]/C
                         clock pessimism             -0.251     1.639    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.016     1.655    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[254]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock_reg[222]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.792%)  route 0.202ns (49.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.553     1.380    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.544 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[254]/Q
                         net (fo=2, routed)           0.202     1.746    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/messageScheduleThread[0].intermediateBlock[254]
    SLICE_X35Y28                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock[222]_i_1__1/I2
    SLICE_X35Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.791 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock[222]_i_1__1/O
                         net (fo=1, routed)           0.000     1.791    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock[222]_i_1__1_n_0
    SLICE_X35Y28         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock_reg[222]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.819     1.892    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/clk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock_reg[222]/C
                         clock pessimism             -0.251     1.641    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.092     1.733    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock_reg[222]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[301]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[269]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.578%)  route 0.255ns (64.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.555     1.382    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[301]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[301]/Q
                         net (fo=8, routed)           0.255     1.778    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/messageScheduleThread[0].intermediateBlock[301]
    SLICE_X34Y31         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[269]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.822     1.895    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[269]/C
                         clock pessimism             -0.251     1.644    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.064     1.708    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[269]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[298]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[266]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.881%)  route 0.219ns (63.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.553     1.380    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[298]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.128     1.508 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[298]/Q
                         net (fo=8, routed)           0.219     1.727    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/messageScheduleThread[0].intermediateBlock[298]
    SLICE_X30Y28         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[266]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.820     1.893    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[266]/C
                         clock pessimism             -0.251     1.642    
    SLICE_X30Y28         FDRE (Hold_fdre_C_D)         0.010     1.652    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[266]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[358]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[326]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.689%)  route 0.231ns (64.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.553     1.380    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[358]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.128     1.508 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[358]/Q
                         net (fo=2, routed)           0.231     1.738    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/messageScheduleThread[0].intermediateBlock[358]
    SLICE_X33Y26         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[326]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.817     1.890    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[326]/C
                         clock pessimism             -0.251     1.639    
    SLICE_X33Y26         FDRE (Hold_fdre_C_D)         0.022     1.661    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[326]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[152]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.190ns (42.960%)  route 0.252ns (57.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.555     1.382    hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[152]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[0].U/outputBlock_reg[152]/Q
                         net (fo=2, routed)           0.252     1.775    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/messageScheduleThread[0].intermediateBlock[152]
    SLICE_X35Y26                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock[120]_i_1__1/I2
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.049     1.824 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock[120]_i_1__1/O
                         net (fo=1, routed)           0.000     1.824    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock[120]_i_1__1_n_0
    SLICE_X35Y26         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.816     1.889    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock_reg[120]/C
                         clock pessimism             -0.251     1.638    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.107     1.745    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.209ns (46.348%)  route 0.242ns (53.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.550     1.377    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/clk_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     1.541 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock_reg[68]/Q
                         net (fo=1, routed)           0.242     1.783    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/messageScheduleThread[1].intermediateBlock[68]
    SLICE_X36Y27                                                      r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock[36]_i_1__1/I0
    SLICE_X36Y27         LUT3 (Prop_lut3_I0_O)        0.045     1.828 r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock[36]_i_1__1/O
                         net (fo=1, routed)           0.000     1.828    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock[36]_i_1__1_n_0
    SLICE_X36Y27         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.819     1.892    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock_reg[36]/C
                         clock pessimism             -0.251     1.641    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.107     1.748    hashInstance[0].SHA/firstSHA/messageScheduleThread[1].U/outputBlock_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[59]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.215%)  route 0.254ns (60.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.563     1.390    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/clk_IBUF_BUFG
    SLICE_X38Y6          FDRE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.164     1.554 r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[27]/Q
                         net (fo=7, routed)           0.254     1.808    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[254]_0[27]
    SLICE_X34Y7          FDSE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.830     1.903    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/clk_IBUF_BUFG
    SLICE_X34Y7          FDSE                                         r  hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[59]/C
                         clock pessimism             -0.251     1.652    
    SLICE_X34Y7          FDSE (Hold_fdse_C_D)         0.076     1.728    hashInstance[0].SHA/secondSHA/messageScheduleThread[0].U/outputStateReg_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y11   hashInstance[0].SHA/firstSHA/hashOutput_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   hashInstance[0].SHA/firstSHA/hashOutput_reg[100]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   hashInstance[0].SHA/firstSHA/hashOutput_reg[101]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   hashInstance[0].SHA/firstSHA/hashOutput_reg[102]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   hashInstance[0].SHA/firstSHA/hashOutput_reg[103]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   hashInstance[0].SHA/firstSHA/hashOutput_reg[104]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   hashInstance[0].SHA/firstSHA/hashOutput_reg[105]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   hashInstance[0].SHA/firstSHA/hashOutput_reg[106]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   hashInstance[0].SHA/firstSHA/hashOutput_reg[107]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   hashInstance[0].SHA/firstSHA/hashOutput_reg[112]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   hashInstance[0].SHA/firstSHA/hashOutput_reg[113]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   hashInstance[0].SHA/firstSHA/hashOutput_reg[114]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   hashInstance[0].SHA/firstSHA/hashOutput_reg[115]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   hashInstance[0].SHA/firstSHA/hashOutput_reg[116]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   hashInstance[0].SHA/firstSHA/hashOutput_reg[117]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   hashInstance[0].SHA/firstSHA/hashOutput_reg[118]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   hashInstance[0].SHA/firstSHA/hashOutput_reg[119]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y18   hashInstance[0].SHA/firstSHA/hashOutput_reg[156]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y18   hashInstance[0].SHA/firstSHA/hashOutput_reg[157]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   hashInstance[0].SHA/firstSHA/hashOutput_reg[136]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   hashInstance[0].SHA/firstSHA/hashOutput_reg[137]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   hashInstance[0].SHA/firstSHA/hashOutput_reg[138]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   hashInstance[0].SHA/firstSHA/hashOutput_reg[139]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   hashInstance[0].SHA/firstSHA/hashOutput_reg[140]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   hashInstance[0].SHA/firstSHA/hashOutput_reg[141]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   hashInstance[0].SHA/firstSHA/hashOutput_reg[142]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   hashInstance[0].SHA/firstSHA/hashOutput_reg[143]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   hashInstance[0].SHA/firstSHA/hashOutput_reg[160]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   hashInstance[0].SHA/firstSHA/hashOutput_reg[161]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nonceFound_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceFound
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.118ns  (logic 3.974ns (48.951%)  route 4.144ns (51.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.560     4.566    clk_IBUF_BUFG
    SLICE_X33Y35         FDSE                                         r  nonceFound_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDSE (Prop_fdse_C_Q)         0.456     5.022 r  nonceFound_reg/Q
                         net (fo=1, routed)           4.144     9.166    nonceFound_OBUF
    A18                                                               r  nonceFound_OBUF_inst/I
    A18                  OBUF (Prop_obuf_I_O)         3.518    12.684 r  nonceFound_OBUF_inst/O
                         net (fo=0)                   0.000    12.684    nonceFound
    A18                                                               r  nonceFound (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonceValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.224ns  (logic 3.055ns (49.087%)  route 3.169ns (50.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.553     4.559    clk_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  nonceValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  nonceValue_reg[0]/Q
                         net (fo=1, routed)           3.169     8.184    nonceValue_OBUF[0]
    U14                                                               r  nonceValue_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.599    10.783 r  nonceValue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.783    nonceValue[0]
    U14                                                               r  nonceValue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonceValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.056ns  (logic 3.050ns (50.361%)  route 3.006ns (49.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.553     4.559    clk_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  nonceValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  nonceValue_reg[1]/Q
                         net (fo=1, routed)           3.006     8.021    nonceValue_OBUF[1]
    V14                                                               r  nonceValue_OBUF[1]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.594    10.615 r  nonceValue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.615    nonceValue[1]
    V14                                                               r  nonceValue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonceValue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.009ns  (logic 3.055ns (50.830%)  route 2.955ns (49.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.552     4.558    clk_IBUF_BUFG
    SLICE_X31Y20         FDRE                                         r  nonceValue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.456     5.014 r  nonceValue_reg[7]/Q
                         net (fo=1, routed)           2.955     7.969    nonceValue_OBUF[7]
    W15                                                               r  nonceValue_OBUF[7]_inst/I
    W15                  OBUF (Prop_obuf_I_O)         2.599    10.567 r  nonceValue_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.567    nonceValue[7]
    W15                                                               r  nonceValue[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonceValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.915ns  (logic 3.053ns (51.612%)  route 2.862ns (48.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.553     4.559    clk_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  nonceValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  nonceValue_reg[2]/Q
                         net (fo=1, routed)           2.862     7.877    nonceValue_OBUF[2]
    V13                                                               r  nonceValue_OBUF[2]_inst/I
    V13                  OBUF (Prop_obuf_I_O)         2.597    10.474 r  nonceValue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.474    nonceValue[2]
    V13                                                               r  nonceValue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonceValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.916ns  (logic 3.054ns (51.619%)  route 2.862ns (48.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.552     4.558    clk_IBUF_BUFG
    SLICE_X31Y20         FDRE                                         r  nonceValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.456     5.014 r  nonceValue_reg[5]/Q
                         net (fo=1, routed)           2.862     7.876    nonceValue_OBUF[5]
    W14                                                               r  nonceValue_OBUF[5]_inst/I
    W14                  OBUF (Prop_obuf_I_O)         2.598    10.474 r  nonceValue_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.474    nonceValue[5]
    W14                                                               r  nonceValue[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonceValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.915ns  (logic 3.070ns (51.901%)  route 2.845ns (48.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.551     4.557    clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  nonceValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     5.013 r  nonceValue_reg[8]/Q
                         net (fo=1, routed)           2.845     7.858    nonceValue_OBUF[8]
    V15                                                               r  nonceValue_OBUF[8]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.614    10.472 r  nonceValue_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.472    nonceValue[8]
    V15                                                               r  nonceValue[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonceValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.901ns  (logic 3.063ns (51.900%)  route 2.838ns (48.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.552     4.558    clk_IBUF_BUFG
    SLICE_X31Y20         FDRE                                         r  nonceValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.456     5.014 r  nonceValue_reg[6]/Q
                         net (fo=1, routed)           2.838     7.852    nonceValue_OBUF[6]
    W13                                                               r  nonceValue_OBUF[6]_inst/I
    W13                  OBUF (Prop_obuf_I_O)         2.607    10.459 r  nonceValue_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.459    nonceValue[6]
    W13                                                               r  nonceValue[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonceValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.853ns  (logic 3.052ns (52.146%)  route 2.801ns (47.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.551     4.557    clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  nonceValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     5.013 r  nonceValue_reg[9]/Q
                         net (fo=1, routed)           2.801     7.814    nonceValue_OBUF[9]
    W17                                                               r  nonceValue_OBUF[9]_inst/I
    W17                  OBUF (Prop_obuf_I_O)         2.596    10.410 r  nonceValue_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.410    nonceValue[9]
    W17                                                               r  nonceValue[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonceValue_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.853ns  (logic 3.049ns (52.102%)  route 2.803ns (47.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        1.545     4.551    clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  nonceValue_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.456     5.007 r  nonceValue_reg[21]/Q
                         net (fo=1, routed)           2.803     7.810    nonceValue_OBUF[21]
    R18                                                               r  nonceValue_OBUF[21]_inst/I
    R18                  OBUF (Prop_obuf_I_O)         2.593    10.404 r  nonceValue_OBUF[21]_inst/O
                         net (fo=0)                   0.000    10.404    nonceValue[21]
    R18                                                               r  nonceValue[21] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nonceValue_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.260ns (64.629%)  route 0.689ns (35.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.551     1.378    clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  nonceValue_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.519 r  nonceValue_reg[18]/Q
                         net (fo=1, routed)           0.689     2.208    nonceValue_OBUF[18]
    W18                                                               r  nonceValue_OBUF[18]_inst/I
    W18                  OBUF (Prop_obuf_I_O)         1.119     3.327 r  nonceValue_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.327    nonceValue[18]
    W18                                                               r  nonceValue[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonceValue_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.259ns (63.569%)  route 0.721ns (36.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.553     1.380    clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  nonceValue_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.521 r  nonceValue_reg[11]/Q
                         net (fo=1, routed)           0.721     2.242    nonceValue_OBUF[11]
    V17                                                               r  nonceValue_OBUF[11]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         1.118     3.360 r  nonceValue_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.360    nonceValue[11]
    V17                                                               r  nonceValue[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonceValue_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.248ns (62.852%)  route 0.738ns (37.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.550     1.377    clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  nonceValue_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.518 r  nonceValue_reg[23]/Q
                         net (fo=1, routed)           0.738     2.255    nonceValue_OBUF[23]
    P17                                                               r  nonceValue_OBUF[23]_inst/I
    P17                  OBUF (Prop_obuf_I_O)         1.107     3.362 r  nonceValue_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.362    nonceValue[23]
    P17                                                               r  nonceValue[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonceValue_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.265ns (63.643%)  route 0.723ns (36.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.550     1.377    clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  nonceValue_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.518 r  nonceValue_reg[22]/Q
                         net (fo=1, routed)           0.723     2.240    nonceValue_OBUF[22]
    P18                                                               r  nonceValue_OBUF[22]_inst/I
    P18                  OBUF (Prop_obuf_I_O)         1.124     3.365 r  nonceValue_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.365    nonceValue[22]
    P18                                                               r  nonceValue[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonceValue_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.260ns (63.386%)  route 0.728ns (36.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.553     1.380    clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  nonceValue_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.521 r  nonceValue_reg[15]/Q
                         net (fo=1, routed)           0.728     2.248    nonceValue_OBUF[15]
    T18                                                               r  nonceValue_OBUF[15]_inst/I
    T18                  OBUF (Prop_obuf_I_O)         1.119     3.367 r  nonceValue_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.367    nonceValue[15]
    T18                                                               r  nonceValue[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonceValue_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.248ns (61.889%)  route 0.768ns (38.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.551     1.378    clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  nonceValue_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     1.519 r  nonceValue_reg[29]/Q
                         net (fo=1, routed)           0.768     2.287    nonceValue_OBUF[29]
    P19                                                               r  nonceValue_OBUF[29]_inst/I
    P19                  OBUF (Prop_obuf_I_O)         1.107     3.394 r  nonceValue_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.394    nonceValue[29]
    P19                                                               r  nonceValue[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonceValue_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.260ns (62.431%)  route 0.758ns (37.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.551     1.378    clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  nonceValue_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.519 r  nonceValue_reg[19]/Q
                         net (fo=1, routed)           0.758     2.277    nonceValue_OBUF[19]
    V19                                                               r  nonceValue_OBUF[19]_inst/I
    V19                  OBUF (Prop_obuf_I_O)         1.119     3.396 r  nonceValue_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.396    nonceValue[19]
    V19                                                               r  nonceValue[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonceValue_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.282ns (63.313%)  route 0.743ns (36.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.550     1.377    clk_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  nonceValue_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     1.518 r  nonceValue_reg[26]/Q
                         net (fo=1, routed)           0.743     2.261    nonceValue_OBUF[26]
    L17                                                               r  nonceValue_OBUF[26]_inst/I
    L17                  OBUF (Prop_obuf_I_O)         1.141     3.401 r  nonceValue_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.401    nonceValue[26]
    L17                                                               r  nonceValue[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonceValue_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.252ns (61.775%)  route 0.775ns (38.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.550     1.377    clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  nonceValue_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.518 r  nonceValue_reg[20]/Q
                         net (fo=1, routed)           0.775     2.293    nonceValue_OBUF[20]
    U19                                                               r  nonceValue_OBUF[20]_inst/I
    U19                  OBUF (Prop_obuf_I_O)         1.111     3.404 r  nonceValue_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.404    nonceValue[20]
    U19                                                               r  nonceValue[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonceValue_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nonceValue[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.270ns (62.046%)  route 0.777ns (37.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                                                               r  clk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=3952, routed)        0.550     1.377    clk_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  nonceValue_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     1.518 r  nonceValue_reg[27]/Q
                         net (fo=1, routed)           0.777     2.295    nonceValue_OBUF[27]
    M19                                                               r  nonceValue_OBUF[27]_inst/I
    M19                  OBUF (Prop_obuf_I_O)         1.129     3.424 r  nonceValue_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.424    nonceValue[27]
    M19                                                               r  nonceValue[27] (OUT)
  -------------------------------------------------------------------    -------------------





