
test-F303.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dca8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001410  0800de38  0800de38  0000ee38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f248  0800f248  00011248  2**0
                  CONTENTS
  4 .ARM          00000008  0800f248  0800f248  00010248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f250  0800f250  00011248  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f250  0800f250  00010250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f254  0800f254  00010254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000248  20000000  0800f258  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00011248  2**0
                  CONTENTS
 10 .bss          000092f4  20000248  20000248  00011248  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000953c  2000953c  00011248  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00011248  2**0
                  CONTENTS, READONLY
 13 .debug_info   00037235  00000000  00000000  00011278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006f31  00000000  00000000  000484ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 000132b3  00000000  00000000  0004f3de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001f38  00000000  00000000  00062698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000221c  00000000  00000000  000645d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00025506  00000000  00000000  000667ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00034b63  00000000  00000000  0008bcf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d8ed2  00000000  00000000  000c0855  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00199727  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000072e0  00000000  00000000  0019976c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000051  00000000  00000000  001a0a4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000248 	.word	0x20000248
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800de20 	.word	0x0800de20

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000024c 	.word	0x2000024c
 80001cc:	0800de20 	.word	0x0800de20

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_d2lz>:
 8000ca8:	b538      	push	{r3, r4, r5, lr}
 8000caa:	2200      	movs	r2, #0
 8000cac:	2300      	movs	r3, #0
 8000cae:	4604      	mov	r4, r0
 8000cb0:	460d      	mov	r5, r1
 8000cb2:	f7ff ff23 	bl	8000afc <__aeabi_dcmplt>
 8000cb6:	b928      	cbnz	r0, 8000cc4 <__aeabi_d2lz+0x1c>
 8000cb8:	4620      	mov	r0, r4
 8000cba:	4629      	mov	r1, r5
 8000cbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cc0:	f000 b80a 	b.w	8000cd8 <__aeabi_d2ulz>
 8000cc4:	4620      	mov	r0, r4
 8000cc6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cca:	f000 f805 	bl	8000cd8 <__aeabi_d2ulz>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	bd38      	pop	{r3, r4, r5, pc}
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2ulz>:
 8000cd8:	b5d0      	push	{r4, r6, r7, lr}
 8000cda:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <__aeabi_d2ulz+0x34>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	4606      	mov	r6, r0
 8000ce0:	460f      	mov	r7, r1
 8000ce2:	f7ff fc99 	bl	8000618 <__aeabi_dmul>
 8000ce6:	f7ff ff6f 	bl	8000bc8 <__aeabi_d2uiz>
 8000cea:	4604      	mov	r4, r0
 8000cec:	f7ff fc1a 	bl	8000524 <__aeabi_ui2d>
 8000cf0:	4b07      	ldr	r3, [pc, #28]	@ (8000d10 <__aeabi_d2ulz+0x38>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f7ff fc90 	bl	8000618 <__aeabi_dmul>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	4630      	mov	r0, r6
 8000cfe:	4639      	mov	r1, r7
 8000d00:	f7ff fad2 	bl	80002a8 <__aeabi_dsub>
 8000d04:	f7ff ff60 	bl	8000bc8 <__aeabi_d2uiz>
 8000d08:	4621      	mov	r1, r4
 8000d0a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d0c:	3df00000 	.word	0x3df00000
 8000d10:	41f00000 	.word	0x41f00000

08000d14 <coldStart>:
	osDelay(50);	//	50 is OK
	//memset(gnssDmaRingBufferMemory, 0x20, sizeof(gnssDmaRingBufferMemory));	// insert buffer with space character	
	RingBufferDmaU8_initUSARTRx(&GPSRxDMARing, &huart2, gpsSentence, GPS_STACK_SIZE);
}

void coldStart(void){
 8000d14:	b508      	push	{r3, lr}
	HAL_UART_Transmit(&huart2, (uint8_t*)"$PMTK104*37\r\n", strlen("$PMTK104*37\r\n"), 2000);
 8000d16:	4906      	ldr	r1, [pc, #24]	@ (8000d30 <coldStart+0x1c>)
 8000d18:	4806      	ldr	r0, [pc, #24]	@ (8000d34 <coldStart+0x20>)
 8000d1a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000d1e:	220d      	movs	r2, #13
 8000d20:	f004 ff28 	bl	8005b74 <HAL_UART_Transmit>
	osDelay(100);
}
 8000d24:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	osDelay(100);
 8000d28:	2064      	movs	r0, #100	@ 0x64
 8000d2a:	f005 b913 	b.w	8005f54 <osDelay>
 8000d2e:	bf00      	nop
 8000d30:	0800de44 	.word	0x0800de44
 8000d34:	20001efc 	.word	0x20001efc

08000d38 <validateChecksum>:
	osDelay(1000);

}

// Function to validate the checksum of an NMEA sentence
int validateChecksum(uint8_t *nmeaSentence, size_t len) {
 8000d38:	b538      	push	{r3, r4, r5, lr}
 8000d3a:	4401      	add	r1, r0
 8000d3c:	4603      	mov	r3, r0
    const uint8_t *start = nmeaSentence;  // Start of the sentence (after '$')
    const uint8_t *checksumStart = NULL;

    // Find the checksum part (after '*')
    for (size_t i = 0; i < len; i++) {
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	d101      	bne.n	8000d46 <validateChecksum+0xe>
            break;
        }
    }

    if (!checksumStart) {
        return 0;  // Invalid sentence format
 8000d42:	2000      	movs	r0, #0
 8000d44:	e021      	b.n	8000d8a <validateChecksum+0x52>
        if (nmeaSentence[i] == '*') {
 8000d46:	461c      	mov	r4, r3
 8000d48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000d4c:	2a2a      	cmp	r2, #42	@ 0x2a
 8000d4e:	d1f6      	bne.n	8000d3e <validateChecksum+0x6>

    uint8_t calculatedChecksum = 0;
    uint8_t receivedChecksum = 1;

    // XOR all characters between '$' and '*', excluding both symbols
    for (const uint8_t *p = start + 1; p < checksumStart; ++p) {
 8000d50:	3001      	adds	r0, #1
    uint8_t calculatedChecksum = 0;
 8000d52:	2500      	movs	r5, #0
    for (const uint8_t *p = start + 1; p < checksumStart; ++p) {
 8000d54:	e002      	b.n	8000d5c <validateChecksum+0x24>
        calculatedChecksum ^= *p;
 8000d56:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000d5a:	405d      	eors	r5, r3
    for (const uint8_t *p = start + 1; p < checksumStart; ++p) {
 8000d5c:	4284      	cmp	r4, r0
 8000d5e:	d8fa      	bhi.n	8000d56 <validateChecksum+0x1e>
    }

    // Extract the received checksum (after '*')
    if (checksumStart + 2 < nmeaSentence + len) {
 8000d60:	1ca3      	adds	r3, r4, #2
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d212      	bcs.n	8000d8c <validateChecksum+0x54>
        receivedChecksum = (uint8_t)strtol((char *)(checksumStart + 1), NULL, 16);
 8000d66:	2210      	movs	r2, #16
 8000d68:	2100      	movs	r1, #0
 8000d6a:	1c60      	adds	r0, r4, #1
 8000d6c:	f008 f87e 	bl	8008e6c <strtol>
 8000d70:	4604      	mov	r4, r0

        // Debugging: Print calculated and received checksums
//        snprintf()
        printf("Calculated checksum: %02x\n", calculatedChecksum);
 8000d72:	4629      	mov	r1, r5
        printf("Received checksum: %02x\n", receivedChecksum);
 8000d74:	b2e4      	uxtb	r4, r4
        printf("Calculated checksum: %02x\n", calculatedChecksum);
 8000d76:	4808      	ldr	r0, [pc, #32]	@ (8000d98 <validateChecksum+0x60>)
 8000d78:	f008 ffb0 	bl	8009cdc <iprintf>
        printf("Received checksum: %02x\n", receivedChecksum);
 8000d7c:	4807      	ldr	r0, [pc, #28]	@ (8000d9c <validateChecksum+0x64>)
 8000d7e:	4621      	mov	r1, r4
 8000d80:	f008 ffac 	bl	8009cdc <iprintf>

        // Compare the calculated checksum with the received checksum
        return calculatedChecksum == receivedChecksum;
 8000d84:	1b63      	subs	r3, r4, r5
 8000d86:	4258      	negs	r0, r3
 8000d88:	4158      	adcs	r0, r3
    }
    printf("Checksum mismatch: calculated 0x%02X, received 0x%02X\n",
                         calculatedChecksum, receivedChecksum);
    return 0; // Invalid checksum
}
 8000d8a:	bd38      	pop	{r3, r4, r5, pc}
    printf("Checksum mismatch: calculated 0x%02X, received 0x%02X\n",
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	4629      	mov	r1, r5
 8000d90:	4803      	ldr	r0, [pc, #12]	@ (8000da0 <validateChecksum+0x68>)
 8000d92:	f008 ffa3 	bl	8009cdc <iprintf>
    return 0; // Invalid checksum
 8000d96:	e7d4      	b.n	8000d42 <validateChecksum+0xa>
 8000d98:	0800de52 	.word	0x0800de52
 8000d9c:	0800de6d 	.word	0x0800de6d
 8000da0:	0800de86 	.word	0x0800de86

08000da4 <display_rmc_data>:

void display_rmc_data() {
 8000da4:	b513      	push	{r0, r1, r4, lr}

    printf("Time: %02d:%02d:%02d\r\n", rmc.tim.hour, rmc.tim.min, rmc.tim.sec);
 8000da6:	4c1d      	ldr	r4, [pc, #116]	@ (8000e1c <display_rmc_data+0x78>)
 8000da8:	481d      	ldr	r0, [pc, #116]	@ (8000e20 <display_rmc_data+0x7c>)
 8000daa:	6821      	ldr	r1, [r4, #0]
 8000dac:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8000db0:	f008 ff94 	bl	8009cdc <iprintf>

    printf("Date: %02d/%02d/20%02d\r\n", rmc.date.Day, rmc.date.Mon, rmc.date.Yr);
 8000db4:	6921      	ldr	r1, [r4, #16]
 8000db6:	481b      	ldr	r0, [pc, #108]	@ (8000e24 <display_rmc_data+0x80>)
 8000db8:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 8000dbc:	f008 ff8e 	bl	8009cdc <iprintf>
	
    printf("Latitude: %.6f %c\r\n", rmc.lcation.latitude, rmc.lcation.NS);
 8000dc0:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8000dc4:	9300      	str	r3, [sp, #0]
 8000dc6:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 8000dca:	4817      	ldr	r0, [pc, #92]	@ (8000e28 <display_rmc_data+0x84>)
 8000dcc:	f008 ff86 	bl	8009cdc <iprintf>

    printf("Longitude: %.6f %c\r\n", rmc.lcation.longitude, rmc.lcation.EW);
 8000dd0:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 8000dd4:	9300      	str	r3, [sp, #0]
 8000dd6:	e9d4 2312 	ldrd	r2, r3, [r4, #72]	@ 0x48
 8000dda:	4814      	ldr	r0, [pc, #80]	@ (8000e2c <display_rmc_data+0x88>)
 8000ddc:	f008 ff7e 	bl	8009cdc <iprintf>

    printf("Speed: %.1f knots\r\n", rmc.speed);
 8000de0:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8000de2:	f7ff fbc1 	bl	8000568 <__aeabi_f2d>
 8000de6:	4602      	mov	r2, r0
 8000de8:	460b      	mov	r3, r1
 8000dea:	4811      	ldr	r0, [pc, #68]	@ (8000e30 <display_rmc_data+0x8c>)
 8000dec:	f008 ff76 	bl	8009cdc <iprintf>

    printf("Course: %.1f\r\n", rmc.course);
 8000df0:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8000df2:	f7ff fbb9 	bl	8000568 <__aeabi_f2d>
 8000df6:	4602      	mov	r2, r0
 8000df8:	460b      	mov	r3, r1
 8000dfa:	480e      	ldr	r0, [pc, #56]	@ (8000e34 <display_rmc_data+0x90>)
 8000dfc:	f008 ff6e 	bl	8009cdc <iprintf>

    printf("Validity: %s\r\n", rmc.isValid ? "Valid" : "Invalid");
 8000e00:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8000e02:	4a0d      	ldr	r2, [pc, #52]	@ (8000e38 <display_rmc_data+0x94>)
 8000e04:	4b0d      	ldr	r3, [pc, #52]	@ (8000e3c <display_rmc_data+0x98>)
 8000e06:	480e      	ldr	r0, [pc, #56]	@ (8000e40 <display_rmc_data+0x9c>)
 8000e08:	2900      	cmp	r1, #0
 8000e0a:	bf0c      	ite	eq
 8000e0c:	4611      	moveq	r1, r2
 8000e0e:	4619      	movne	r1, r3
}
 8000e10:	b002      	add	sp, #8
 8000e12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    printf("Validity: %s\r\n", rmc.isValid ? "Valid" : "Invalid");
 8000e16:	f008 bf61 	b.w	8009cdc <iprintf>
 8000e1a:	bf00      	nop
 8000e1c:	200003c8 	.word	0x200003c8
 8000e20:	0800decb 	.word	0x0800decb
 8000e24:	0800dee2 	.word	0x0800dee2
 8000e28:	0800defb 	.word	0x0800defb
 8000e2c:	0800df0f 	.word	0x0800df0f
 8000e30:	0800df24 	.word	0x0800df24
 8000e34:	0800df38 	.word	0x0800df38
 8000e38:	0800dec3 	.word	0x0800dec3
 8000e3c:	0800debd 	.word	0x0800debd
 8000e40:	0800df47 	.word	0x0800df47

08000e44 <convertToEpoch>:

time_t convertToEpoch(int year, int month, int day, int hour, int min, int sec) {
 8000e44:	b510      	push	{r4, lr}
 8000e46:	b08a      	sub	sp, #40	@ 0x28
    struct tm timeinfo = {0};

    // Set timeinfo fields
    timeinfo.tm_year = year + 100; // Year since 1900
 8000e48:	3064      	adds	r0, #100	@ 0x64
    timeinfo.tm_mon = month - 1;    // Month (0-11, so subtract 1)
    timeinfo.tm_mday = day;         // Day of the month
    timeinfo.tm_hour = hour;        // Hour (0-23)
 8000e4a:	9303      	str	r3, [sp, #12]
    timeinfo.tm_min = min;          // Minute (0-59)
 8000e4c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000e4e:	9302      	str	r3, [sp, #8]
    timeinfo.tm_sec = sec;          // Second (0-59)
 8000e50:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
    timeinfo.tm_year = year + 100; // Year since 1900
 8000e52:	9006      	str	r0, [sp, #24]
    timeinfo.tm_sec = sec;          // Second (0-59)
 8000e54:	9301      	str	r3, [sp, #4]
    struct tm timeinfo = {0};
 8000e56:	2400      	movs	r4, #0
    timeinfo.tm_isdst = -1;         // Automatically determine Daylight Saving Time
 8000e58:	f04f 33ff 	mov.w	r3, #4294967295
    timeinfo.tm_mon = month - 1;    // Month (0-11, so subtract 1)
 8000e5c:	3901      	subs	r1, #1

    // Convert to epoch time (seconds since 1970-01-01 00:00:00 UTC)
    time_t epoch = mktime(&timeinfo);
 8000e5e:	a801      	add	r0, sp, #4
    struct tm timeinfo = {0};
 8000e60:	e9cd 4407 	strd	r4, r4, [sp, #28]
    timeinfo.tm_mday = day;         // Day of the month
 8000e64:	e9cd 2104 	strd	r2, r1, [sp, #16]
    timeinfo.tm_isdst = -1;         // Automatically determine Daylight Saving Time
 8000e68:	9309      	str	r3, [sp, #36]	@ 0x24
    time_t epoch = mktime(&timeinfo);
 8000e6a:	f009 fa41 	bl	800a2f0 <mktime>

    return epoch;
}
 8000e6e:	b00a      	add	sp, #40	@ 0x28
 8000e70:	bd10      	pop	{r4, pc}
 8000e72:	0000      	movs	r0, r0
 8000e74:	0000      	movs	r0, r0
	...

08000e78 <parse_rmc>:

void parse_rmc(uint8_t *rmc_sentence) {
 8000e78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000e7c:	ed2d 8b02 	vpush	{d8}
 8000e80:	b0a3      	sub	sp, #140	@ 0x8c
    int field = 0;
    uint8_t str_cpy[128];
    strcpy((char*)str_cpy,(char*) rmc_sentence);
 8000e82:	4601      	mov	r1, r0
void parse_rmc(uint8_t *rmc_sentence) {
 8000e84:	4604      	mov	r4, r0
    strcpy((char*)str_cpy,(char*) rmc_sentence);
 8000e86:	a802      	add	r0, sp, #8
 8000e88:	f009 ff44 	bl	800ad14 <strcpy>
    str_cpy[sizeof(str_cpy) - 1] = '\0';
 8000e8c:	2600      	movs	r6, #0

    printf("\n");
 8000e8e:	200a      	movs	r0, #10
    str_cpy[sizeof(str_cpy) - 1] = '\0';
 8000e90:	f88d 6087 	strb.w	r6, [sp, #135]	@ 0x87
    printf("\n");
 8000e94:	f008 ff34 	bl	8009d00 <putchar>
    printf((char *)rmc_sentence);
 8000e98:	4620      	mov	r0, r4
 8000e9a:	f008 ff1f 	bl	8009cdc <iprintf>
    printf("\n");
 8000e9e:	200a      	movs	r0, #10
 8000ea0:	f008 ff2e 	bl	8009d00 <putchar>

	if(validateChecksum(rmc_sentence, 128) == 0){
 8000ea4:	2180      	movs	r1, #128	@ 0x80
 8000ea6:	4620      	mov	r0, r4
 8000ea8:	f7ff ff46 	bl	8000d38 <validateChecksum>
 8000eac:	b1a0      	cbz	r0, 8000ed8 <parse_rmc+0x60>
 8000eae:	ad02      	add	r5, sp, #8

    uint8_t *ptr = str_cpy;

    while (*ptr) {
        if (*ptr == ',' || *ptr == '*') {
            *ptr = '\0';
 8000eb0:	4637      	mov	r7, r6
    while (*ptr) {
 8000eb2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8000eb6:	b9a3      	cbnz	r3, 8000ee2 <parse_rmc+0x6a>
            rmc_sentence = ptr + 1;
            field++;
        }
        ptr++;
    }
	if(rmc.isValid == 1)
 8000eb8:	4c77      	ldr	r4, [pc, #476]	@ (8001098 <parse_rmc+0x220>)
 8000eba:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d10b      	bne.n	8000ed8 <parse_rmc+0x60>
		rmc.date.epoch = convertToEpoch(rmc.date.Yr, rmc.date.Mon, rmc.date.Day, rmc.tim.hour, rmc.tim.min, rmc.tim.sec);
 8000ec0:	68a3      	ldr	r3, [r4, #8]
 8000ec2:	9301      	str	r3, [sp, #4]
 8000ec4:	6863      	ldr	r3, [r4, #4]
 8000ec6:	9300      	str	r3, [sp, #0]
 8000ec8:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
 8000ecc:	6823      	ldr	r3, [r4, #0]
 8000ece:	69a0      	ldr	r0, [r4, #24]
 8000ed0:	f7ff ffb8 	bl	8000e44 <convertToEpoch>
 8000ed4:	e9c4 0108 	strd	r0, r1, [r4, #32]
}
 8000ed8:	b023      	add	sp, #140	@ 0x8c
 8000eda:	ecbd 8b02 	vpop	{d8}
 8000ede:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if (*ptr == ',' || *ptr == '*') {
 8000ee2:	2b2c      	cmp	r3, #44	@ 0x2c
 8000ee4:	d001      	beq.n	8000eea <parse_rmc+0x72>
 8000ee6:	2b2a      	cmp	r3, #42	@ 0x2a
 8000ee8:	d1e3      	bne.n	8000eb2 <parse_rmc+0x3a>
            switch (field) {
 8000eea:	1e73      	subs	r3, r6, #1
            *ptr = '\0';
 8000eec:	f805 7c01 	strb.w	r7, [r5, #-1]
            switch (field) {
 8000ef0:	2b08      	cmp	r3, #8
 8000ef2:	d81d      	bhi.n	8000f30 <parse_rmc+0xb8>
 8000ef4:	e8df f003 	tbb	[pc, r3]
 8000ef8:	5d271f05 	.word	0x5d271f05
 8000efc:	a79d9862 	.word	0xa79d9862
 8000f00:	b1          	.byte	0xb1
 8000f01:	00          	.byte	0x00
                    rmc.tim.hour = (rmc_sentence[0] - '0') * 10 + (rmc_sentence[1] - '0');
 8000f02:	7820      	ldrb	r0, [r4, #0]
 8000f04:	7863      	ldrb	r3, [r4, #1]
 8000f06:	4a64      	ldr	r2, [pc, #400]	@ (8001098 <parse_rmc+0x220>)
 8000f08:	210a      	movs	r1, #10
 8000f0a:	3830      	subs	r0, #48	@ 0x30
 8000f0c:	3b30      	subs	r3, #48	@ 0x30
 8000f0e:	fb01 3300 	mla	r3, r1, r0, r3
 8000f12:	6013      	str	r3, [r2, #0]
                    rmc.tim.min = (rmc_sentence[2] - '0') * 10 + (rmc_sentence[3] - '0');
 8000f14:	78a0      	ldrb	r0, [r4, #2]
 8000f16:	78e3      	ldrb	r3, [r4, #3]
 8000f18:	3830      	subs	r0, #48	@ 0x30
 8000f1a:	3b30      	subs	r3, #48	@ 0x30
 8000f1c:	fb01 3300 	mla	r3, r1, r0, r3
 8000f20:	6053      	str	r3, [r2, #4]
                    rmc.tim.sec = (rmc_sentence[4] - '0') * 10 + (rmc_sentence[5] - '0');
 8000f22:	7920      	ldrb	r0, [r4, #4]
 8000f24:	7963      	ldrb	r3, [r4, #5]
 8000f26:	3830      	subs	r0, #48	@ 0x30
 8000f28:	3b30      	subs	r3, #48	@ 0x30
 8000f2a:	fb01 3300 	mla	r3, r1, r0, r3
 8000f2e:	6093      	str	r3, [r2, #8]
            field++;
 8000f30:	3601      	adds	r6, #1
            rmc_sentence = ptr + 1;
 8000f32:	462c      	mov	r4, r5
        ptr++;
 8000f34:	e7bd      	b.n	8000eb2 <parse_rmc+0x3a>
                    rmc.isValid = (rmc_sentence[0] == 'A') ? 1 : 0;
 8000f36:	7823      	ldrb	r3, [r4, #0]
 8000f38:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8000f3c:	4253      	negs	r3, r2
 8000f3e:	4153      	adcs	r3, r2
 8000f40:	4a55      	ldr	r2, [pc, #340]	@ (8001098 <parse_rmc+0x220>)
 8000f42:	6313      	str	r3, [r2, #48]	@ 0x30
                    break;
 8000f44:	e7f4      	b.n	8000f30 <parse_rmc+0xb8>
                    rmc.lcation.latitude = (atof((char *)rmc_sentence) )/100;
 8000f46:	4620      	mov	r0, r4
 8000f48:	f007 f83c 	bl	8007fc4 <atof>
 8000f4c:	4b53      	ldr	r3, [pc, #332]	@ (800109c <parse_rmc+0x224>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	ec51 0b10 	vmov	r0, r1, d0
 8000f54:	f7ff fc8a 	bl	800086c <__aeabi_ddiv>
 8000f58:	4680      	mov	r8, r0
 8000f5a:	4689      	mov	r9, r1
                    int lati_int = (int)floor(rmc.lcation.latitude);
 8000f5c:	ec49 8b10 	vmov	d0, r8, r9
 8000f60:	f00c fee2 	bl	800dd28 <floor>
 8000f64:	ec51 0b10 	vmov	r0, r1, d0
 8000f68:	f7ff fe06 	bl	8000b78 <__aeabi_d2iz>
 8000f6c:	ee08 0a10 	vmov	s16, r0
					float lati_float = rmc.lcation.latitude - lati_int;
 8000f70:	f7ff fae8 	bl	8000544 <__aeabi_i2d>
 8000f74:	4602      	mov	r2, r0
 8000f76:	460b      	mov	r3, r1
 8000f78:	4640      	mov	r0, r8
 8000f7a:	4649      	mov	r1, r9
 8000f7c:	f7ff f994 	bl	80002a8 <__aeabi_dsub>
 8000f80:	f7ff fe42 	bl	8000c08 <__aeabi_d2f>
					lati_float = lati_float/0.6;
 8000f84:	f7ff faf0 	bl	8000568 <__aeabi_f2d>
 8000f88:	a341      	add	r3, pc, #260	@ (adr r3, 8001090 <parse_rmc+0x218>)
 8000f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f8e:	f7ff fc6d 	bl	800086c <__aeabi_ddiv>
 8000f92:	f7ff fe39 	bl	8000c08 <__aeabi_d2f>
					rmc.lcation.latitude = lati_int + lati_float;
 8000f96:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
					lati_float = lati_float/0.6;
 8000f9a:	ee07 0a90 	vmov	s15, r0
					rmc.lcation.latitude = lati_int + lati_float;
 8000f9e:	ee78 7a27 	vadd.f32	s15, s16, s15
 8000fa2:	ee17 0a90 	vmov	r0, s15
 8000fa6:	f7ff fadf 	bl	8000568 <__aeabi_f2d>
 8000faa:	4b3b      	ldr	r3, [pc, #236]	@ (8001098 <parse_rmc+0x220>)
 8000fac:	e9c3 010e 	strd	r0, r1, [r3, #56]	@ 0x38
                    break;
 8000fb0:	e7be      	b.n	8000f30 <parse_rmc+0xb8>
                    rmc.lcation.NS = rmc_sentence[0];
 8000fb2:	4b39      	ldr	r3, [pc, #228]	@ (8001098 <parse_rmc+0x220>)
 8000fb4:	7822      	ldrb	r2, [r4, #0]
 8000fb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                    break;
 8000fba:	e7b9      	b.n	8000f30 <parse_rmc+0xb8>
                    rmc.lcation.longitude = (atof((char *)rmc_sentence))/100;
 8000fbc:	4620      	mov	r0, r4
 8000fbe:	f007 f801 	bl	8007fc4 <atof>
 8000fc2:	4b36      	ldr	r3, [pc, #216]	@ (800109c <parse_rmc+0x224>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	ec51 0b10 	vmov	r0, r1, d0
 8000fca:	f7ff fc4f 	bl	800086c <__aeabi_ddiv>
 8000fce:	4680      	mov	r8, r0
 8000fd0:	4689      	mov	r9, r1
                    int longi_int = (int)floor(rmc.lcation.longitude);
 8000fd2:	ec49 8b10 	vmov	d0, r8, r9
 8000fd6:	f00c fea7 	bl	800dd28 <floor>
 8000fda:	ec51 0b10 	vmov	r0, r1, d0
 8000fde:	f7ff fdcb 	bl	8000b78 <__aeabi_d2iz>
 8000fe2:	ee08 0a10 	vmov	s16, r0
					float longi_float = rmc.lcation.longitude - longi_int;
 8000fe6:	f7ff faad 	bl	8000544 <__aeabi_i2d>
 8000fea:	4602      	mov	r2, r0
 8000fec:	460b      	mov	r3, r1
 8000fee:	4640      	mov	r0, r8
 8000ff0:	4649      	mov	r1, r9
 8000ff2:	f7ff f959 	bl	80002a8 <__aeabi_dsub>
 8000ff6:	f7ff fe07 	bl	8000c08 <__aeabi_d2f>
					longi_float = longi_float / 0.6;
 8000ffa:	f7ff fab5 	bl	8000568 <__aeabi_f2d>
 8000ffe:	a324      	add	r3, pc, #144	@ (adr r3, 8001090 <parse_rmc+0x218>)
 8001000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001004:	f7ff fc32 	bl	800086c <__aeabi_ddiv>
 8001008:	f7ff fdfe 	bl	8000c08 <__aeabi_d2f>
					rmc.lcation.longitude = longi_int + longi_float;
 800100c:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
					longi_float = longi_float / 0.6;
 8001010:	ee07 0a90 	vmov	s15, r0
					rmc.lcation.longitude = longi_int + longi_float;
 8001014:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001018:	ee17 0a90 	vmov	r0, s15
 800101c:	f7ff faa4 	bl	8000568 <__aeabi_f2d>
 8001020:	4b1d      	ldr	r3, [pc, #116]	@ (8001098 <parse_rmc+0x220>)
 8001022:	e9c3 0112 	strd	r0, r1, [r3, #72]	@ 0x48
                    break;
 8001026:	e783      	b.n	8000f30 <parse_rmc+0xb8>
                    rmc.lcation.EW = rmc_sentence[0];
 8001028:	4b1b      	ldr	r3, [pc, #108]	@ (8001098 <parse_rmc+0x220>)
 800102a:	7822      	ldrb	r2, [r4, #0]
 800102c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                    break;
 8001030:	e77e      	b.n	8000f30 <parse_rmc+0xb8>
                    rmc.speed = atof((char *)rmc_sentence);
 8001032:	4620      	mov	r0, r4
 8001034:	f006 ffc6 	bl	8007fc4 <atof>
 8001038:	ec51 0b10 	vmov	r0, r1, d0
 800103c:	f7ff fde4 	bl	8000c08 <__aeabi_d2f>
 8001040:	4b15      	ldr	r3, [pc, #84]	@ (8001098 <parse_rmc+0x220>)
 8001042:	6298      	str	r0, [r3, #40]	@ 0x28
                    break;
 8001044:	e774      	b.n	8000f30 <parse_rmc+0xb8>
                    rmc.course = atof((char *)rmc_sentence);
 8001046:	4620      	mov	r0, r4
 8001048:	f006 ffbc 	bl	8007fc4 <atof>
 800104c:	ec51 0b10 	vmov	r0, r1, d0
 8001050:	f7ff fdda 	bl	8000c08 <__aeabi_d2f>
 8001054:	4b10      	ldr	r3, [pc, #64]	@ (8001098 <parse_rmc+0x220>)
 8001056:	62d8      	str	r0, [r3, #44]	@ 0x2c
                    break;
 8001058:	e76a      	b.n	8000f30 <parse_rmc+0xb8>
                    rmc.date.Day = (rmc_sentence[0] - '0') * 10 + (rmc_sentence[1] - '0');
 800105a:	7820      	ldrb	r0, [r4, #0]
 800105c:	7863      	ldrb	r3, [r4, #1]
 800105e:	4a0e      	ldr	r2, [pc, #56]	@ (8001098 <parse_rmc+0x220>)
 8001060:	210a      	movs	r1, #10
 8001062:	3830      	subs	r0, #48	@ 0x30
 8001064:	3b30      	subs	r3, #48	@ 0x30
 8001066:	fb01 3300 	mla	r3, r1, r0, r3
 800106a:	6113      	str	r3, [r2, #16]
                    rmc.date.Mon = (rmc_sentence[2] - '0') * 10 + (rmc_sentence[3] - '0');
 800106c:	78a0      	ldrb	r0, [r4, #2]
 800106e:	78e3      	ldrb	r3, [r4, #3]
 8001070:	3830      	subs	r0, #48	@ 0x30
 8001072:	3b30      	subs	r3, #48	@ 0x30
 8001074:	fb01 3300 	mla	r3, r1, r0, r3
 8001078:	6153      	str	r3, [r2, #20]
                    rmc.date.Yr = (rmc_sentence[4] - '0') * 10 + (rmc_sentence[5] - '0');
 800107a:	7920      	ldrb	r0, [r4, #4]
 800107c:	7963      	ldrb	r3, [r4, #5]
 800107e:	3830      	subs	r0, #48	@ 0x30
 8001080:	3b30      	subs	r3, #48	@ 0x30
 8001082:	fb01 3300 	mla	r3, r1, r0, r3
 8001086:	6193      	str	r3, [r2, #24]
                    break;
 8001088:	e752      	b.n	8000f30 <parse_rmc+0xb8>
 800108a:	bf00      	nop
 800108c:	f3af 8000 	nop.w
 8001090:	33333333 	.word	0x33333333
 8001094:	3fe33333 	.word	0x3fe33333
 8001098:	200003c8 	.word	0x200003c8
 800109c:	40590000 	.word	0x40590000

080010a0 <sendRMCDataToFlash>:


void sendRMCDataToFlash(RMCSTRUCT *rmcData) {
 80010a0:	4601      	mov	r1, r0
	osStatus_t status = osMessageQueuePut(RMC_MailQFLASHIdHandle, rmcData, 0, 1000);
 80010a2:	4808      	ldr	r0, [pc, #32]	@ (80010c4 <sendRMCDataToFlash+0x24>)
void sendRMCDataToFlash(RMCSTRUCT *rmcData) {
 80010a4:	b508      	push	{r3, lr}
	osStatus_t status = osMessageQueuePut(RMC_MailQFLASHIdHandle, rmcData, 0, 1000);
 80010a6:	6800      	ldr	r0, [r0, #0]
 80010a8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010ac:	2200      	movs	r2, #0
 80010ae:	f005 f857 	bl	8006160 <osMessageQueuePut>
	if (status != osOK) {
 80010b2:	4601      	mov	r1, r0
 80010b4:	b120      	cbz	r0, 80010c0 <sendRMCDataToFlash+0x20>
	   printf("\n\n-------------------------Failed to send message: %d ------------------------\n\n", status);
 80010b6:	4804      	ldr	r0, [pc, #16]	@ (80010c8 <sendRMCDataToFlash+0x28>)
	}
	else{
		printf("\n\n-------------------------SEND message successfullly at GPS: %d ------------------------\n\n", status);

	}
}
 80010b8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		printf("\n\n-------------------------SEND message successfullly at GPS: %d ------------------------\n\n", status);
 80010bc:	f008 be0e 	b.w	8009cdc <iprintf>
 80010c0:	4802      	ldr	r0, [pc, #8]	@ (80010cc <sendRMCDataToFlash+0x2c>)
 80010c2:	e7f9      	b.n	80010b8 <sendRMCDataToFlash+0x18>
 80010c4:	20001d58 	.word	0x20001d58
 80010c8:	0800df56 	.word	0x0800df56
 80010cc:	0800dfa7 	.word	0x0800dfa7

080010d0 <handleIncomingChar>:

int handleIncomingChar(char c) {
 80010d0:	b570      	push	{r4, r5, r6, lr}
    static char tempBuffer[256]; // Increased size for safety
    static uint16_t tempIndex = 0;

    if (c == '\n') { // Sentence delimiter
        tempBuffer[tempIndex] = '\0'; // Null-terminate the string
 80010d2:	4c12      	ldr	r4, [pc, #72]	@ (800111c <handleIncomingChar+0x4c>)
    if (c == '\n') { // Sentence delimiter
 80010d4:	280a      	cmp	r0, #10
        tempBuffer[tempIndex] = '\0'; // Null-terminate the string
 80010d6:	8823      	ldrh	r3, [r4, #0]
    if (c == '\n') { // Sentence delimiter
 80010d8:	d112      	bne.n	8001100 <handleIncomingChar+0x30>
        tempBuffer[tempIndex] = '\0'; // Null-terminate the string
 80010da:	4d11      	ldr	r5, [pc, #68]	@ (8001120 <handleIncomingChar+0x50>)
        if (strstr(tempBuffer, "$GNRMC")){ // Detect `$GNRMC`
 80010dc:	4911      	ldr	r1, [pc, #68]	@ (8001124 <handleIncomingChar+0x54>)
        tempBuffer[tempIndex] = '\0'; // Null-terminate the string
 80010de:	2600      	movs	r6, #0
        if (strstr(tempBuffer, "$GNRMC")){ // Detect `$GNRMC`
 80010e0:	4628      	mov	r0, r5
        tempBuffer[tempIndex] = '\0'; // Null-terminate the string
 80010e2:	54ee      	strb	r6, [r5, r3]
        if (strstr(tempBuffer, "$GNRMC")){ // Detect `$GNRMC`
 80010e4:	f009 f81a 	bl	800a11c <strstr>
 80010e8:	b138      	cbz	r0, 80010fa <handleIncomingChar+0x2a>
            strncpy((char*)rmc_str, tempBuffer, sizeof(rmc_str)); // Copy sentence
 80010ea:	480f      	ldr	r0, [pc, #60]	@ (8001128 <handleIncomingChar+0x58>)
 80010ec:	2280      	movs	r2, #128	@ 0x80
 80010ee:	4629      	mov	r1, r5
 80010f0:	f008 ffeb 	bl	800a0ca <strncpy>
            tempIndex = 0;
 80010f4:	8026      	strh	r6, [r4, #0]
 80010f6:	2001      	movs	r0, #1
    } else {
        printf("Warning: Sentence too long, discarding\n");
        tempIndex = 0; // Reset if line too long
    }
    return 0;
}
 80010f8:	bd70      	pop	{r4, r5, r6, pc}
        tempIndex = 0; // Reset for the next sentence
 80010fa:	8020      	strh	r0, [r4, #0]
    return 0;
 80010fc:	2000      	movs	r0, #0
 80010fe:	e7fb      	b.n	80010f8 <handleIncomingChar+0x28>
    } else if (tempIndex < sizeof(tempBuffer) - 1) {
 8001100:	2bfe      	cmp	r3, #254	@ 0xfe
 8001102:	d804      	bhi.n	800110e <handleIncomingChar+0x3e>
        tempBuffer[tempIndex++] = c;
 8001104:	1c5a      	adds	r2, r3, #1
 8001106:	8022      	strh	r2, [r4, #0]
 8001108:	4a05      	ldr	r2, [pc, #20]	@ (8001120 <handleIncomingChar+0x50>)
 800110a:	54d0      	strb	r0, [r2, r3]
 800110c:	e7f6      	b.n	80010fc <handleIncomingChar+0x2c>
        printf("Warning: Sentence too long, discarding\n");
 800110e:	4807      	ldr	r0, [pc, #28]	@ (800112c <handleIncomingChar+0x5c>)
 8001110:	f008 fe54 	bl	8009dbc <puts>
        tempIndex = 0; // Reset if line too long
 8001114:	2300      	movs	r3, #0
 8001116:	8023      	strh	r3, [r4, #0]
 8001118:	e7f0      	b.n	80010fc <handleIncomingChar+0x2c>
 800111a:	bf00      	nop
 800111c:	20000366 	.word	0x20000366
 8001120:	20000266 	.word	0x20000266
 8001124:	0800e003 	.word	0x0800e003
 8001128:	20001ab0 	.word	0x20001ab0
 800112c:	0800e00a 	.word	0x0800e00a

08001130 <getRMC>:

void getRMC() {
    static uint16_t lastReadIndex = 0; // Tracks the last read position in DMA
    uint16_t writeIndex = GPS_STACK_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 8001130:	4b3c      	ldr	r3, [pc, #240]	@ (8001224 <getRMC+0xf4>)
 8001132:	681b      	ldr	r3, [r3, #0]
void getRMC() {
 8001134:	b570      	push	{r4, r5, r6, lr}
    uint16_t writeIndex = GPS_STACK_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 8001136:	685c      	ldr	r4, [r3, #4]

    // Process new data in the buffer
    while (lastReadIndex != writeIndex) {
 8001138:	4d3b      	ldr	r5, [pc, #236]	@ (8001228 <getRMC+0xf8>)
        char c = gpsSentence[lastReadIndex];
 800113a:	4e3c      	ldr	r6, [pc, #240]	@ (800122c <getRMC+0xfc>)
    uint16_t writeIndex = GPS_STACK_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 800113c:	f5c4 54b4 	rsb	r4, r4, #5760	@ 0x1680
 8001140:	b2a4      	uxth	r4, r4
    while (lastReadIndex != writeIndex) {
 8001142:	882b      	ldrh	r3, [r5, #0]
 8001144:	42a3      	cmp	r3, r4
 8001146:	d14b      	bne.n	80011e0 <getRMC+0xb0>

        lastReadIndex = (lastReadIndex + 1) % GPS_STACK_SIZE;
    }

    // Process `$GNRMC` sentence if detected
    if (isRMCExist){
 8001148:	4e39      	ldr	r6, [pc, #228]	@ (8001230 <getRMC+0x100>)
 800114a:	4c3a      	ldr	r4, [pc, #232]	@ (8001234 <getRMC+0x104>)
 800114c:	6833      	ldr	r3, [r6, #0]
 800114e:	b1fb      	cbz	r3, 8001190 <getRMC+0x60>
		parse_rmc(rmc_str);// Parse the `$GNRMC` sentence
		display_rmc_data();
		get_RTC_time_date(&rmc);
 8001150:	4d39      	ldr	r5, [pc, #228]	@ (8001238 <getRMC+0x108>)
		parse_rmc(rmc_str);// Parse the `$GNRMC` sentence
 8001152:	483a      	ldr	r0, [pc, #232]	@ (800123c <getRMC+0x10c>)
 8001154:	f7ff fe90 	bl	8000e78 <parse_rmc>
		display_rmc_data();
 8001158:	f7ff fe24 	bl	8000da4 <display_rmc_data>
		get_RTC_time_date(&rmc);
 800115c:	4628      	mov	r0, r5
 800115e:	f000 f959 	bl	8001414 <get_RTC_time_date>

//		if (rmc.isValid &&
//			(rmc_saved.isValid == 0 ||
//			 isWithinThreshold(rmc_saved.lcation.latitude, rmc_saved.lcation.longitude,
//							   rmc.lcation.latitude, rmc.lcation.longitude, 1.0))) {
		if (rmc.isValid){
 8001162:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8001164:	2b00      	cmp	r3, #0
 8001166:	d04c      	beq.n	8001202 <getRMC+0xd2>
			printf("\n\n------------ Sending RMC ------------\n\n");
 8001168:	4835      	ldr	r0, [pc, #212]	@ (8001240 <getRMC+0x110>)
 800116a:	f008 fe27 	bl	8009dbc <puts>
			sendRMCDataToFlash(&rmc);
 800116e:	4628      	mov	r0, r5
 8001170:	f7ff ff96 	bl	80010a0 <sendRMCDataToFlash>
			getRMC_time = 0;
 8001174:	2300      	movs	r3, #0
			rmc_saved = rmc;
 8001176:	4833      	ldr	r0, [pc, #204]	@ (8001244 <getRMC+0x114>)
			getRMC_time = 0;
 8001178:	6023      	str	r3, [r4, #0]
			rmc_saved = rmc;
 800117a:	2258      	movs	r2, #88	@ 0x58
 800117c:	4629      	mov	r1, r5
 800117e:	f009 fdd1 	bl	800ad24 <memcpy>
			printf("\n\n------------ DATA FROM GPS MODULE IS NOT VALID YET ------------\n\n");
		}


        // Clear RMC data after processing
        memset(rmc_str, 0x00, sizeof(rmc_str));
 8001182:	482e      	ldr	r0, [pc, #184]	@ (800123c <getRMC+0x10c>)
 8001184:	2280      	movs	r2, #128	@ 0x80
 8001186:	2100      	movs	r1, #0
 8001188:	f008 ff78 	bl	800a07c <memset>
        isRMCExist = 0;
 800118c:	2300      	movs	r3, #0
 800118e:	6033      	str	r3, [r6, #0]
    }

    // GPS timeout logic
    if (getRMC_time >= 150 && getRMC_time % 150 == 0) {
 8001190:	6823      	ldr	r3, [r4, #0]
 8001192:	2b95      	cmp	r3, #149	@ 0x95
 8001194:	dd0a      	ble.n	80011ac <getRMC+0x7c>
 8001196:	2296      	movs	r2, #150	@ 0x96
 8001198:	fb93 f1f2 	sdiv	r1, r3, r2
 800119c:	fb02 3311 	mls	r3, r2, r1, r3
 80011a0:	b923      	cbnz	r3, 80011ac <getRMC+0x7c>
        printf("\n\n-------------------  COLD START GPS module -----------------------\n\n");
 80011a2:	4829      	ldr	r0, [pc, #164]	@ (8001248 <getRMC+0x118>)
 80011a4:	f008 fe0a 	bl	8009dbc <puts>
        coldStart();
 80011a8:	f7ff fdb4 	bl	8000d14 <coldStart>
    }

    if (getRMC_time >= 500) {
 80011ac:	6823      	ldr	r3, [r4, #0]
 80011ae:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80011b2:	db0f      	blt.n	80011d4 <getRMC+0xa4>
        GPS_DISABLE();
 80011b4:	2201      	movs	r2, #1
 80011b6:	2104      	movs	r1, #4
 80011b8:	4824      	ldr	r0, [pc, #144]	@ (800124c <getRMC+0x11c>)
 80011ba:	f002 fe1d 	bl	8003df8 <HAL_GPIO_WritePin>
        osDelay(500);
 80011be:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011c2:	f004 fec7 	bl	8005f54 <osDelay>
        GPS_ENABLE();
 80011c6:	4821      	ldr	r0, [pc, #132]	@ (800124c <getRMC+0x11c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	2104      	movs	r1, #4
 80011cc:	f002 fe14 	bl	8003df8 <HAL_GPIO_WritePin>
        getRMC_time = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	6023      	str	r3, [r4, #0]
    }

    printf("Elapsed Time: %d\n", getRMC_time);
 80011d4:	6821      	ldr	r1, [r4, #0]
 80011d6:	481e      	ldr	r0, [pc, #120]	@ (8001250 <getRMC+0x120>)
}
 80011d8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    printf("Elapsed Time: %d\n", getRMC_time);
 80011dc:	f008 bd7e 	b.w	8009cdc <iprintf>
        if (handleIncomingChar(c)){
 80011e0:	5cf0      	ldrb	r0, [r6, r3]
 80011e2:	f7ff ff75 	bl	80010d0 <handleIncomingChar>
 80011e6:	b110      	cbz	r0, 80011ee <getRMC+0xbe>
            isRMCExist = 1; // `$GNRMC` sentence is ready
 80011e8:	4b11      	ldr	r3, [pc, #68]	@ (8001230 <getRMC+0x100>)
 80011ea:	2201      	movs	r2, #1
 80011ec:	601a      	str	r2, [r3, #0]
        lastReadIndex = (lastReadIndex + 1) % GPS_STACK_SIZE;
 80011ee:	882b      	ldrh	r3, [r5, #0]
 80011f0:	f44f 52b4 	mov.w	r2, #5760	@ 0x1680
 80011f4:	3301      	adds	r3, #1
 80011f6:	fbb3 f1f2 	udiv	r1, r3, r2
 80011fa:	fb02 3311 	mls	r3, r2, r1, r3
 80011fe:	802b      	strh	r3, [r5, #0]
 8001200:	e79f      	b.n	8001142 <getRMC+0x12>
		} else if (rmc_saved.isValid) {
 8001202:	4d10      	ldr	r5, [pc, #64]	@ (8001244 <getRMC+0x114>)
 8001204:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8001206:	b14b      	cbz	r3, 800121c <getRMC+0xec>
			printf("\n\n------------ GPS BUG: Sending latest RMC ------------\n\n");
 8001208:	4812      	ldr	r0, [pc, #72]	@ (8001254 <getRMC+0x124>)
 800120a:	f008 fdd7 	bl	8009dbc <puts>
			get_RTC_time_date(&rmc_saved);
 800120e:	4628      	mov	r0, r5
 8001210:	f000 f900 	bl	8001414 <get_RTC_time_date>
			sendRMCDataToFlash(&rmc_saved);
 8001214:	4628      	mov	r0, r5
 8001216:	f7ff ff43 	bl	80010a0 <sendRMCDataToFlash>
 800121a:	e7b2      	b.n	8001182 <getRMC+0x52>
			printf("\n\n------------ DATA FROM GPS MODULE IS NOT VALID YET ------------\n\n");
 800121c:	480e      	ldr	r0, [pc, #56]	@ (8001258 <getRMC+0x128>)
 800121e:	f008 fdcd 	bl	8009dbc <puts>
 8001222:	e7ae      	b.n	8001182 <getRMC+0x52>
 8001224:	20001da8 	.word	0x20001da8
 8001228:	20000264 	.word	0x20000264
 800122c:	20000420 	.word	0x20000420
 8001230:	2000036c 	.word	0x2000036c
 8001234:	20000368 	.word	0x20000368
 8001238:	200003c8 	.word	0x200003c8
 800123c:	20001ab0 	.word	0x20001ab0
 8001240:	0800e031 	.word	0x0800e031
 8001244:	20000370 	.word	0x20000370
 8001248:	0800e0d6 	.word	0x0800e0d6
 800124c:	48000800 	.word	0x48000800
 8001250:	0800e11c 	.word	0x0800e11c
 8001254:	0800e05a 	.word	0x0800e05a
 8001258:	0800e093 	.word	0x0800e093

0800125c <StartGPS>:

void StartGPS(void const * argument)
{
 800125c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	printf("\n\n--------------------STARTING GPS ---------------------\n\n");
 800125e:	481f      	ldr	r0, [pc, #124]	@ (80012dc <StartGPS+0x80>)
	memset(gpsSentence, 0x00, GPS_STACK_SIZE);
	while(1)
	{


			printf("\n\n----------------------- Inside GPS ------------------------\n\n");
 8001260:	4f1f      	ldr	r7, [pc, #124]	@ (80012e0 <StartGPS+0x84>)
			uint32_t freeStack2 = osThreadGetStackSpace(GPSHandle);
 8001262:	4d20      	ldr	r5, [pc, #128]	@ (80012e4 <StartGPS+0x88>)
			printf("Thread GPS %p is running low on stack: %04ld bytes remaining\n", GPSHandle, freeStack2);
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8001264:	4c20      	ldr	r4, [pc, #128]	@ (80012e8 <StartGPS+0x8c>)
	printf("\n\n--------------------STARTING GPS ---------------------\n\n");
 8001266:	f008 fda9 	bl	8009dbc <puts>
	RingBufferDmaU8_initUSARTRx(&GPSRxDMARing, &huart2, gpsSentence, GPS_STACK_SIZE);
 800126a:	4a20      	ldr	r2, [pc, #128]	@ (80012ec <StartGPS+0x90>)
 800126c:	4920      	ldr	r1, [pc, #128]	@ (80012f0 <StartGPS+0x94>)
 800126e:	4821      	ldr	r0, [pc, #132]	@ (80012f4 <StartGPS+0x98>)
 8001270:	f44f 53b4 	mov.w	r3, #5760	@ 0x1680
 8001274:	f000 f8c0 	bl	80013f8 <RingBufferDmaU8_initUSARTRx>
	memset(gpsSentence, 0x00, GPS_STACK_SIZE);
 8001278:	481c      	ldr	r0, [pc, #112]	@ (80012ec <StartGPS+0x90>)
 800127a:	f44f 52b4 	mov.w	r2, #5760	@ 0x1680
 800127e:	2100      	movs	r1, #0
 8001280:	f008 fefc 	bl	800a07c <memset>
			printf("\n\n----------------------- Inside GPS ------------------------\n\n");
 8001284:	4638      	mov	r0, r7
 8001286:	f008 fd99 	bl	8009dbc <puts>
			uint32_t freeStack2 = osThreadGetStackSpace(GPSHandle);
 800128a:	6828      	ldr	r0, [r5, #0]
			osDelay(500);
			if(osMutexAcquire(myMutexHandle, osWaitForever) == osOK){
 800128c:	4e1a      	ldr	r6, [pc, #104]	@ (80012f8 <StartGPS+0x9c>)
			uint32_t freeStack2 = osThreadGetStackSpace(GPSHandle);
 800128e:	f004 fe4d 	bl	8005f2c <osThreadGetStackSpace>
			printf("Thread GPS %p is running low on stack: %04ld bytes remaining\n", GPSHandle, freeStack2);
 8001292:	6829      	ldr	r1, [r5, #0]
			uint32_t freeStack2 = osThreadGetStackSpace(GPSHandle);
 8001294:	4602      	mov	r2, r0
			printf("Thread GPS %p is running low on stack: %04ld bytes remaining\n", GPSHandle, freeStack2);
 8001296:	4819      	ldr	r0, [pc, #100]	@ (80012fc <StartGPS+0xa0>)
 8001298:	f008 fd20 	bl	8009cdc <iprintf>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800129c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012a0:	2201      	movs	r2, #1
 80012a2:	4620      	mov	r0, r4
 80012a4:	f002 fda8 	bl	8003df8 <HAL_GPIO_WritePin>
			osDelay(500);
 80012a8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80012ac:	f004 fe52 	bl	8005f54 <osDelay>
			if(osMutexAcquire(myMutexHandle, osWaitForever) == osOK){
 80012b0:	6830      	ldr	r0, [r6, #0]
 80012b2:	f04f 31ff 	mov.w	r1, #4294967295
 80012b6:	f004 feab 	bl	8006010 <osMutexAcquire>
 80012ba:	b920      	cbnz	r0, 80012c6 <StartGPS+0x6a>
	//		printf("Hello World!!!!\n");
				getRMC();
 80012bc:	f7ff ff38 	bl	8001130 <getRMC>
				osMutexRelease(myMutexHandle);
 80012c0:	6830      	ldr	r0, [r6, #0]
 80012c2:	f004 fed7 	bl	8006074 <osMutexRelease>
			}
	//		printf("\n------------------------------ GPS SENTENCE ------------------------------\n");
	//		printf((char*) gpsSentence);

			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80012c6:	4620      	mov	r0, r4
 80012c8:	2200      	movs	r2, #0
 80012ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012ce:	f002 fd93 	bl	8003df8 <HAL_GPIO_WritePin>

			osDelay(500);
 80012d2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80012d6:	f004 fe3d 	bl	8005f54 <osDelay>
	{
 80012da:	e7d3      	b.n	8001284 <StartGPS+0x28>
 80012dc:	0800e12e 	.word	0x0800e12e
 80012e0:	0800e168 	.word	0x0800e168
 80012e4:	20001d5c 	.word	0x20001d5c
 80012e8:	48000800 	.word	0x48000800
 80012ec:	20000420 	.word	0x20000420
 80012f0:	20001efc 	.word	0x20001efc
 80012f4:	20001aa0 	.word	0x20001aa0
 80012f8:	20001d4c 	.word	0x20001d4c
 80012fc:	0800e1a7 	.word	0x0800e1a7

08001300 <printQueue_GSM>:
    q->rear = -1;
    q->size = 0;
}

// Function to print the Queue_GSM contents (for debugging)
int printQueue_GSM(Queue_GSM* q) {
 8001300:	b570      	push	{r4, r5, r6, lr}
    return q->size == 0;
 8001302:	f8d0 5208 	ldr.w	r5, [r0, #520]	@ 0x208
int printQueue_GSM(Queue_GSM* q) {
 8001306:	4604      	mov	r4, r0
    if (isEmpty_GSM(q)) {
 8001308:	b925      	cbnz	r5, 8001314 <printQueue_GSM+0x14>
        printf("Queue_GSM is empty\n");
 800130a:	4813      	ldr	r0, [pc, #76]	@ (8001358 <printQueue_GSM+0x58>)
 800130c:	f008 fd56 	bl	8009dbc <puts>
        int idx = (q->front + i) % MAX_SIZE;
        printf("Index %d: %08lx\n", i, q->data[idx]);
    }
    printf("\n");
    return q->size;
}
 8001310:	4628      	mov	r0, r5
 8001312:	bd70      	pop	{r4, r5, r6, pc}
    printf("Queue_GSM contents: \n");
 8001314:	4811      	ldr	r0, [pc, #68]	@ (800135c <printQueue_GSM+0x5c>)
        printf("Index %d: %08lx\n", i, q->data[idx]);
 8001316:	4e12      	ldr	r6, [pc, #72]	@ (8001360 <printQueue_GSM+0x60>)
    printf("Queue_GSM contents: \n");
 8001318:	f008 fd50 	bl	8009dbc <puts>
    for (int i = 0; i < q->size; i++) {
 800131c:	2500      	movs	r5, #0
 800131e:	f8d4 3208 	ldr.w	r3, [r4, #520]	@ 0x208
 8001322:	42ab      	cmp	r3, r5
 8001324:	dc05      	bgt.n	8001332 <printQueue_GSM+0x32>
    printf("\n");
 8001326:	200a      	movs	r0, #10
 8001328:	f008 fcea 	bl	8009d00 <putchar>
    return q->size;
 800132c:	f8d4 5208 	ldr.w	r5, [r4, #520]	@ 0x208
 8001330:	e7ee      	b.n	8001310 <printQueue_GSM+0x10>
        int idx = (q->front + i) % MAX_SIZE;
 8001332:	f8d4 3200 	ldr.w	r3, [r4, #512]	@ 0x200
 8001336:	442b      	add	r3, r5
 8001338:	425a      	negs	r2, r3
 800133a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800133e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001342:	bf58      	it	pl
 8001344:	4253      	negpl	r3, r2
        printf("Index %d: %08lx\n", i, q->data[idx]);
 8001346:	4629      	mov	r1, r5
 8001348:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
 800134c:	4630      	mov	r0, r6
 800134e:	f008 fcc5 	bl	8009cdc <iprintf>
    for (int i = 0; i < q->size; i++) {
 8001352:	3501      	adds	r5, #1
 8001354:	e7e3      	b.n	800131e <printQueue_GSM+0x1e>
 8001356:	bf00      	nop
 8001358:	0800e1e5 	.word	0x0800e1e5
 800135c:	0800e1f8 	.word	0x0800e1f8
 8001360:	0800e20d 	.word	0x0800e20d

08001364 <deleteMiddle_GSM>:
    printf("NOT FOUND ADDRESS: %08lx\n", addr);
    return 0;
}

// Function to delete a parameter in the middle of the Queue_GSM
void deleteMiddle_GSM(Queue_GSM* q, int indexToDelete) {
 8001364:	b4f0      	push	{r4, r5, r6, r7}
    return q->size == 0;
 8001366:	f8d0 5208 	ldr.w	r5, [r0, #520]	@ 0x208
    if (isEmpty_GSM(q)) {
 800136a:	b91d      	cbnz	r5, 8001374 <deleteMiddle_GSM+0x10>
        printf("Queue_GSM is empty. Nothing to delete.\n");
 800136c:	481f      	ldr	r0, [pc, #124]	@ (80013ec <deleteMiddle_GSM+0x88>)

    // Update rear and size
    q->rear = (q->rear - 1 + MAX_SIZE) % MAX_SIZE;
    q->size--;
    printf("Element at index %d deleted successfully.\n", indexToDelete);
}
 800136e:	bcf0      	pop	{r4, r5, r6, r7}
        printf("Invalid index. Cannot delete.\n");
 8001370:	f008 bd24 	b.w	8009dbc <puts>
    if (indexToDelete < 0 || indexToDelete >= q->size) {
 8001374:	2900      	cmp	r1, #0
 8001376:	db01      	blt.n	800137c <deleteMiddle_GSM+0x18>
 8001378:	428d      	cmp	r5, r1
 800137a:	dc01      	bgt.n	8001380 <deleteMiddle_GSM+0x1c>
        printf("Invalid index. Cannot delete.\n");
 800137c:	481c      	ldr	r0, [pc, #112]	@ (80013f0 <deleteMiddle_GSM+0x8c>)
 800137e:	e7f6      	b.n	800136e <deleteMiddle_GSM+0xa>
    int actualIndex = (q->front + indexToDelete) % MAX_SIZE;
 8001380:	f8d0 3200 	ldr.w	r3, [r0, #512]	@ 0x200
 8001384:	440b      	add	r3, r1
 8001386:	425a      	negs	r2, r3
 8001388:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800138c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
    for (int i = 0; i < q->size - 1; i++) {
 8001390:	f04f 0600 	mov.w	r6, #0
    int actualIndex = (q->front + indexToDelete) % MAX_SIZE;
 8001394:	bf58      	it	pl
 8001396:	4253      	negpl	r3, r2
    for (int i = 0; i < q->size - 1; i++) {
 8001398:	3d01      	subs	r5, #1
 800139a:	42b5      	cmp	r5, r6
 800139c:	dc0f      	bgt.n	80013be <deleteMiddle_GSM+0x5a>
    q->rear = (q->rear - 1 + MAX_SIZE) % MAX_SIZE;
 800139e:	f8d0 3204 	ldr.w	r3, [r0, #516]	@ 0x204
 80013a2:	337f      	adds	r3, #127	@ 0x7f
 80013a4:	425a      	negs	r2, r3
 80013a6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80013aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80013ae:	bf58      	it	pl
 80013b0:	4253      	negpl	r3, r2
    q->size--;
 80013b2:	e9c0 3581 	strd	r3, r5, [r0, #516]	@ 0x204
}
 80013b6:	bcf0      	pop	{r4, r5, r6, r7}
    printf("Element at index %d deleted successfully.\n", indexToDelete);
 80013b8:	480e      	ldr	r0, [pc, #56]	@ (80013f4 <deleteMiddle_GSM+0x90>)
 80013ba:	f008 bc8f 	b.w	8009cdc <iprintf>
        int currentIdx = (actualIndex + i) % MAX_SIZE;
 80013be:	199a      	adds	r2, r3, r6
 80013c0:	4254      	negs	r4, r2
 80013c2:	f004 047f 	and.w	r4, r4, #127	@ 0x7f
 80013c6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80013ca:	bf58      	it	pl
 80013cc:	4262      	negpl	r2, r4
        int nextIdx = (currentIdx + 1) % MAX_SIZE;
 80013ce:	1c54      	adds	r4, r2, #1
 80013d0:	4267      	negs	r7, r4
 80013d2:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 80013d6:	f004 047f 	and.w	r4, r4, #127	@ 0x7f
 80013da:	bf58      	it	pl
 80013dc:	427c      	negpl	r4, r7
    for (int i = 0; i < q->size - 1; i++) {
 80013de:	3601      	adds	r6, #1
        q->data[currentIdx] = q->data[nextIdx];
 80013e0:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 80013e4:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
    for (int i = 0; i < q->size - 1; i++) {
 80013e8:	e7d7      	b.n	800139a <deleteMiddle_GSM+0x36>
 80013ea:	bf00      	nop
 80013ec:	0800e21e 	.word	0x0800e21e
 80013f0:	0800e245 	.word	0x0800e245
 80013f4:	0800e263 	.word	0x0800e263

080013f8 <RingBufferDmaU8_initUSARTRx>:
// int daychange = 0;

uint8_t message1[] = "Hello from DSS\n";

void RingBufferDmaU8_initUSARTRx(RingBufferDmaU8_TypeDef* ring, UART_HandleTypeDef* husart, uint8_t* buffer, uint16_t size) // cai dat dma
{
 80013f8:	b410      	push	{r4}
 80013fa:	4604      	mov	r4, r0
 80013fc:	4608      	mov	r0, r1
  ring->buffer = buffer;
  ring->size = size;
 80013fe:	80a3      	strh	r3, [r4, #4]
{
 8001400:	4611      	mov	r1, r2
 8001402:	461a      	mov	r2, r3
  ring->tailPtr = buffer;
  ring->dmaHandle = husart->hdmarx;
 8001404:	6f43      	ldr	r3, [r0, #116]	@ 0x74
  ring->buffer = buffer;
 8001406:	6021      	str	r1, [r4, #0]
  ring->tailPtr = buffer;
 8001408:	60a1      	str	r1, [r4, #8]
  ring->dmaHandle = husart->hdmarx;
 800140a:	60e3      	str	r3, [r4, #12]
  HAL_UART_Receive_DMA(husart, buffer, size);
}
 800140c:	f85d 4b04 	ldr.w	r4, [sp], #4
  HAL_UART_Receive_DMA(husart, buffer, size);
 8001410:	f004 bcd6 	b.w	8005dc0 <HAL_UART_Receive_DMA>

08001414 <get_RTC_time_date>:
		Error_Handler();
	}
}

void get_RTC_time_date(RMCSTRUCT *rmc)
{
 8001414:	b530      	push	{r4, r5, lr}
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	  /* Get the RTC current Time */
	HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8001416:	4d19      	ldr	r5, [pc, #100]	@ (800147c <get_RTC_time_date+0x68>)
{
 8001418:	b087      	sub	sp, #28
 800141a:	4604      	mov	r4, r0
	HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 800141c:	a901      	add	r1, sp, #4
 800141e:	2200      	movs	r2, #0
 8001420:	4628      	mov	r0, r5
 8001422:	f003 fab5 	bl	8004990 <HAL_RTC_GetTime>
	/* Get the RTC current Date */
	HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 8001426:	4669      	mov	r1, sp
 8001428:	2200      	movs	r2, #0
 800142a:	4628      	mov	r0, r5
 800142c:	f003 fad3 	bl	80049d6 <HAL_RTC_GetDate>

  /* Display time Format: hh:mm:ss */
  /* Format time as "HH:MM:SS" */
	printf("%02d:%02d:%02d\n", gTime.Hours, gTime.Minutes, gTime.Seconds);
 8001430:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001434:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8001438:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800143c:	4810      	ldr	r0, [pc, #64]	@ (8001480 <get_RTC_time_date+0x6c>)
 800143e:	f008 fc4d 	bl	8009cdc <iprintf>

	/* Format date as "YYYY-MM-DD" */
	printf("20%02d-%02d-%02d\n", gDate.Year, gDate.Month, gDate.Date);
 8001442:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8001446:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800144a:	f89d 1003 	ldrb.w	r1, [sp, #3]
 800144e:	480d      	ldr	r0, [pc, #52]	@ (8001484 <get_RTC_time_date+0x70>)
 8001450:	f008 fc44 	bl	8009cdc <iprintf>

	rmc->date.Yr = gDate.Year;
 8001454:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8001458:	61a3      	str	r3, [r4, #24]
	rmc->date.Mon = gDate.Month;
 800145a:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800145e:	6163      	str	r3, [r4, #20]
	rmc->date.Day = gDate.Date;
 8001460:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8001464:	6123      	str	r3, [r4, #16]
	rmc->tim.hour = gTime.Hours;
 8001466:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800146a:	6023      	str	r3, [r4, #0]
	rmc->tim.min = gTime.Minutes;
 800146c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8001470:	6063      	str	r3, [r4, #4]
	rmc->tim.sec = gTime.Seconds;
 8001472:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001476:	60a3      	str	r3, [r4, #8]

	//save_rmc_to_location_info(location_info);
//	snprintf((char*)output_buffer, 128, "Time to GMT+8 saved to RMC: 20%02d/%02d/%02d, %02d:%02d:%02d\n", rmc->date.Yr, rmc->date.Mon, rmc->date.Day, rmc->tim.hour, rmc->tim.min, rmc->tim.sec);
//	uart_transmit_string(&huart1, (uint8_t*) output_buffer);
}
 8001478:	b007      	add	sp, #28
 800147a:	bd30      	pop	{r4, r5, pc}
 800147c:	20002120 	.word	0x20002120
 8001480:	0800e8f4 	.word	0x0800e8f4
 8001484:	0800e28e 	.word	0x0800e28e

08001488 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001488:	b507      	push	{r0, r1, r2, lr}
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 1000);
 800148a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
{
 800148e:	9001      	str	r0, [sp, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 1000);
 8001490:	2201      	movs	r2, #1
 8001492:	a901      	add	r1, sp, #4
 8001494:	4803      	ldr	r0, [pc, #12]	@ (80014a4 <__io_putchar+0x1c>)
 8001496:	f004 fb6d 	bl	8005b74 <HAL_UART_Transmit>
  return ch;
}
 800149a:	9801      	ldr	r0, [sp, #4]
 800149c:	b003      	add	sp, #12
 800149e:	f85d fb04 	ldr.w	pc, [sp], #4
 80014a2:	bf00      	nop
 80014a4:	20001f84 	.word	0x20001f84

080014a8 <Initialize_RTC>:


void Initialize_RTC(void) {
    // Enable Power Clock
    __HAL_RCC_PWR_CLK_ENABLE();
 80014a8:	4b30      	ldr	r3, [pc, #192]	@ (800156c <Initialize_RTC+0xc4>)
void Initialize_RTC(void) {
 80014aa:	b570      	push	{r4, r5, r6, lr}
    __HAL_RCC_PWR_CLK_ENABLE();
 80014ac:	69da      	ldr	r2, [r3, #28]

    // Allow access to the backup domain
    hrtc.Instance = RTC;
 80014ae:	4c30      	ldr	r4, [pc, #192]	@ (8001570 <Initialize_RTC+0xc8>)
 80014b0:	4e30      	ldr	r6, [pc, #192]	@ (8001574 <Initialize_RTC+0xcc>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80014b2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80014b6:	61da      	str	r2, [r3, #28]
 80014b8:	69db      	ldr	r3, [r3, #28]
    hrtc.Instance = RTC;
 80014ba:	6026      	str	r6, [r4, #0]
void Initialize_RTC(void) {
 80014bc:	b088      	sub	sp, #32
    __HAL_RCC_PWR_CLK_ENABLE();
 80014be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014c2:	9301      	str	r3, [sp, #4]
 80014c4:	9b01      	ldr	r3, [sp, #4]
    HAL_PWR_EnableBkUpAccess();
 80014c6:	f002 fc9d 	bl	8003e04 <HAL_PWR_EnableBkUpAccess>
    if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != RTC_INIT_FLAG) {
 80014ca:	2101      	movs	r1, #1
 80014cc:	4620      	mov	r0, r4
 80014ce:	f003 faa4 	bl	8004a1a <HAL_RTCEx_BKUPRead>
 80014d2:	f243 25f2 	movw	r5, #13042	@ 0x32f2
 80014d6:	42a8      	cmp	r0, r5
 80014d8:	d038      	beq.n	800154c <Initialize_RTC+0xa4>
    	printf("\n--------------------------------------------- FIRST TIME RTC INITIALISATION ----------------------------------------------\n");
 80014da:	4827      	ldr	r0, [pc, #156]	@ (8001578 <Initialize_RTC+0xd0>)
 80014dc:	f008 fc6e 	bl	8009dbc <puts>

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80014e0:	2214      	movs	r2, #20
 80014e2:	2100      	movs	r1, #0
 80014e4:	a803      	add	r0, sp, #12
 80014e6:	f008 fdc9 	bl	800a07c <memset>
  RTC_DateTypeDef sDate = {0};
 80014ea:	2300      	movs	r3, #0
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
  hrtc.Init.AsynchPrediv = 127;
  hrtc.Init.SynchPrediv = 255;
 80014ec:	22ff      	movs	r2, #255	@ 0xff
 80014ee:	217f      	movs	r1, #127	@ 0x7f
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80014f0:	4620      	mov	r0, r4
  hrtc.Init.SynchPrediv = 255;
 80014f2:	e9c4 1202 	strd	r1, r2, [r4, #8]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80014f6:	e9c4 6300 	strd	r6, r3, [r4]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80014fa:	e9c4 3304 	strd	r3, r3, [r4, #16]
  RTC_DateTypeDef sDate = {0};
 80014fe:	9302      	str	r3, [sp, #8]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001500:	61a3      	str	r3, [r4, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001502:	f003 f948 	bl	8004796 <HAL_RTC_Init>
 8001506:	4602      	mov	r2, r0
 8001508:	b108      	cbz	r0, 800150e <Initialize_RTC+0x66>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800150a:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800150c:	e7fe      	b.n	800150c <Initialize_RTC+0x64>
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800150e:	e9cd 0006 	strd	r0, r0, [sp, #24]
  sTime.Hours = 0;
 8001512:	f8ad 000c 	strh.w	r0, [sp, #12]
  sTime.Seconds = 0;
 8001516:	f88d 000e 	strb.w	r0, [sp, #14]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800151a:	a903      	add	r1, sp, #12
 800151c:	4620      	mov	r0, r4
 800151e:	f003 f98d 	bl	800483c <HAL_RTC_SetTime>
 8001522:	4602      	mov	r2, r0
 8001524:	b108      	cbz	r0, 800152a <Initialize_RTC+0x82>
 8001526:	b672      	cpsid	i
  while (1)
 8001528:	e7fe      	b.n	8001528 <Initialize_RTC+0x80>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800152a:	4b14      	ldr	r3, [pc, #80]	@ (800157c <Initialize_RTC+0xd4>)
 800152c:	9302      	str	r3, [sp, #8]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800152e:	a902      	add	r1, sp, #8
 8001530:	4620      	mov	r0, r4
 8001532:	f003 f9dd 	bl	80048f0 <HAL_RTC_SetDate>
 8001536:	b108      	cbz	r0, 800153c <Initialize_RTC+0x94>
 8001538:	b672      	cpsid	i
  while (1)
 800153a:	e7fe      	b.n	800153a <Initialize_RTC+0x92>
        HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, RTC_INIT_FLAG);  // Store initialization flag
 800153c:	462a      	mov	r2, r5
 800153e:	2101      	movs	r1, #1
 8001540:	4620      	mov	r0, r4
}
 8001542:	b008      	add	sp, #32
 8001544:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, RTC_INIT_FLAG);  // Store initialization flag
 8001548:	f003 ba62 	b.w	8004a10 <HAL_RTCEx_BKUPWrite>
    	printf("\n-------------------------------------------- BACK UP RTC:  GETTING RTC FROM BACK UP ----------------------------------------\n");
 800154c:	480c      	ldr	r0, [pc, #48]	@ (8001580 <Initialize_RTC+0xd8>)
 800154e:	f008 fc35 	bl	8009dbc <puts>
        HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001552:	a903      	add	r1, sp, #12
 8001554:	2200      	movs	r2, #0
 8001556:	4620      	mov	r0, r4
 8001558:	f003 fa1a 	bl	8004990 <HAL_RTC_GetTime>
        HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800155c:	2200      	movs	r2, #0
 800155e:	a902      	add	r1, sp, #8
 8001560:	4620      	mov	r0, r4
 8001562:	f003 fa38 	bl	80049d6 <HAL_RTC_GetDate>
}
 8001566:	b008      	add	sp, #32
 8001568:	bd70      	pop	{r4, r5, r6, pc}
 800156a:	bf00      	nop
 800156c:	40021000 	.word	0x40021000
 8001570:	20002120 	.word	0x20002120
 8001574:	40002800 	.word	0x40002800
 8001578:	0800e2a0 	.word	0x0800e2a0
 800157c:	00010101 	.word	0x00010101
 8001580:	0800e31c 	.word	0x0800e31c

08001584 <SystemClock_Config>:
{
 8001584:	b500      	push	{lr}
 8001586:	b09f      	sub	sp, #124	@ 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001588:	2228      	movs	r2, #40	@ 0x28
 800158a:	2100      	movs	r1, #0
 800158c:	a805      	add	r0, sp, #20
 800158e:	f008 fd75 	bl	800a07c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001592:	2214      	movs	r2, #20
 8001594:	2100      	movs	r1, #0
 8001596:	4668      	mov	r0, sp
 8001598:	f008 fd70 	bl	800a07c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800159c:	223c      	movs	r2, #60	@ 0x3c
 800159e:	2100      	movs	r1, #0
 80015a0:	eb0d 0002 	add.w	r0, sp, r2
 80015a4:	f008 fd6a 	bl	800a07c <memset>
  HAL_PWR_EnableBkUpAccess();
 80015a8:	f002 fc2c 	bl	8003e04 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80015ac:	4a1d      	ldr	r2, [pc, #116]	@ (8001624 <SystemClock_Config+0xa0>)
 80015ae:	6a13      	ldr	r3, [r2, #32]
 80015b0:	f023 0318 	bic.w	r3, r3, #24
 80015b4:	6213      	str	r3, [r2, #32]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80015b6:	2306      	movs	r3, #6
 80015b8:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80015ba:	2301      	movs	r3, #1
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015bc:	e9cd 3308 	strd	r3, r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015c0:	2310      	movs	r3, #16
 80015c2:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015c4:	2002      	movs	r0, #2
 80015c6:	2300      	movs	r3, #0
 80015c8:	e9cd 030c 	strd	r0, r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80015cc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015d0:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80015d2:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015d4:	f002 fc1e 	bl	8003e14 <HAL_RCC_OscConfig>
 80015d8:	4601      	mov	r1, r0
 80015da:	b108      	cbz	r0, 80015e0 <SystemClock_Config+0x5c>
 80015dc:	b672      	cpsid	i
  while (1)
 80015de:	e7fe      	b.n	80015de <SystemClock_Config+0x5a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015e0:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80015e2:	e9cd 3000 	strd	r3, r0, [sp]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015e6:	e9cd 0002 	strd	r0, r0, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015ea:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015ec:	4668      	mov	r0, sp
 80015ee:	f002 fe91 	bl	8004314 <HAL_RCC_ClockConfig>
 80015f2:	b108      	cbz	r0, 80015f8 <SystemClock_Config+0x74>
 80015f4:	b672      	cpsid	i
  while (1)
 80015f6:	e7fe      	b.n	80015f6 <SystemClock_Config+0x72>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 80015f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001628 <SystemClock_Config+0xa4>)
 80015fa:	930f      	str	r3, [sp, #60]	@ 0x3c
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015fc:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8001600:	f44f 7380 	mov.w	r3, #256	@ 0x100
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001604:	9013      	str	r0, [sp, #76]	@ 0x4c
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8001606:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800160a:	a80f      	add	r0, sp, #60	@ 0x3c
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 800160c:	e9cd 3218 	strd	r3, r2, [sp, #96]	@ 0x60
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001610:	9310      	str	r3, [sp, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001612:	f002 ff75 	bl	8004500 <HAL_RCCEx_PeriphCLKConfig>
 8001616:	b108      	cbz	r0, 800161c <SystemClock_Config+0x98>
 8001618:	b672      	cpsid	i
  while (1)
 800161a:	e7fe      	b.n	800161a <SystemClock_Config+0x96>
}
 800161c:	b01f      	add	sp, #124	@ 0x7c
 800161e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001622:	bf00      	nop
 8001624:	40021000 	.word	0x40021000
 8001628:	00010187 	.word	0x00010187

0800162c <main>:
{
 800162c:	b580      	push	{r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800162e:	4dbc      	ldr	r5, [pc, #752]	@ (8001920 <main+0x2f4>)
{
 8001630:	b08e      	sub	sp, #56	@ 0x38
  HAL_Init();
 8001632:	f001 fca3 	bl	8002f7c <HAL_Init>
  SystemClock_Config();
 8001636:	f7ff ffa5 	bl	8001584 <SystemClock_Config>
  	Initialize_RTC();
 800163a:	f7ff ff35 	bl	80014a8 <Initialize_RTC>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163e:	2214      	movs	r2, #20
 8001640:	2100      	movs	r1, #0
 8001642:	a808      	add	r0, sp, #32
 8001644:	f008 fd1a 	bl	800a07c <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001648:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 800164a:	48b6      	ldr	r0, [pc, #728]	@ (8001924 <main+0x2f8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800164c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001650:	616b      	str	r3, [r5, #20]
 8001652:	696b      	ldr	r3, [r5, #20]
 8001654:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001658:	9302      	str	r3, [sp, #8]
 800165a:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800165c:	696b      	ldr	r3, [r5, #20]
 800165e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001662:	616b      	str	r3, [r5, #20]
 8001664:	696b      	ldr	r3, [r5, #20]
 8001666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800166a:	9303      	str	r3, [sp, #12]
 800166c:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800166e:	696b      	ldr	r3, [r5, #20]
 8001670:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001674:	616b      	str	r3, [r5, #20]
 8001676:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8001678:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800167a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 800167e:	4611      	mov	r1, r2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001680:	9304      	str	r3, [sp, #16]
 8001682:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8001684:	f002 fbb8 	bl	8003df8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6
 8001688:	48a6      	ldr	r0, [pc, #664]	@ (8001924 <main+0x2f8>)
 800168a:	2200      	movs	r2, #0
 800168c:	f240 3156 	movw	r1, #854	@ 0x356
 8001690:	f002 fbb2 	bl	8003df8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001694:	48a4      	ldr	r0, [pc, #656]	@ (8001928 <main+0x2fc>)
 8001696:	2200      	movs	r2, #0
 8001698:	2104      	movs	r1, #4
 800169a:	f002 fbad 	bl	8003df8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800169e:	48a2      	ldr	r0, [pc, #648]	@ (8001928 <main+0x2fc>)
 80016a0:	2201      	movs	r2, #1
 80016a2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016a6:	f002 fba7 	bl	8003df8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80016aa:	2201      	movs	r2, #1
 80016ac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b4:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80016b6:	f002 fb9f 	bl	8003df8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ba:	2601      	movs	r6, #1
 80016bc:	f240 2303 	movw	r3, #515	@ 0x203
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016c0:	4898      	ldr	r0, [pc, #608]	@ (8001924 <main+0x2f8>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016c2:	960a      	str	r6, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016c4:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c6:	e9cd 3608 	strd	r3, r6, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ca:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016cc:	f002 fad0 	bl	8003c70 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8;
 80016d0:	f44f 73aa 	mov.w	r3, #340	@ 0x154
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016d4:	4893      	ldr	r0, [pc, #588]	@ (8001924 <main+0x2f8>)
 80016d6:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d8:	e9cd 3608 	strd	r3, r6, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80016dc:	f04f 0802 	mov.w	r8, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e0:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016e4:	f002 fac4 	bl	8003c70 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016e8:	488f      	ldr	r0, [pc, #572]	@ (8001928 <main+0x2fc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ec:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016ee:	e9cd 8408 	strd	r8, r4, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80016f2:	2704      	movs	r7, #4
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f4:	f002 fabc 	bl	8003c70 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f8:	488b      	ldr	r0, [pc, #556]	@ (8001928 <main+0x2fc>)
 80016fa:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016fc:	f04f 0a03 	mov.w	sl, #3
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001700:	e9cd 7608 	strd	r7, r6, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001704:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001708:	f44f 5980 	mov.w	r9, #4096	@ 0x1000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800170c:	f002 fab0 	bl	8003c70 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001710:	4885      	ldr	r0, [pc, #532]	@ (8001928 <main+0x2fc>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001712:	960a      	str	r6, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001714:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001716:	e9cd 9608 	strd	r9, r6, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800171a:	f8cd a02c 	str.w	sl, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800171e:	f002 faa7 	bl	8003c70 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001722:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001726:	a908      	add	r1, sp, #32
 8001728:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800172c:	e9cd 3608 	strd	r3, r6, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001730:	e9cd 6a0a 	strd	r6, sl, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001734:	f002 fa9c 	bl	8003c70 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001738:	696b      	ldr	r3, [r5, #20]
 800173a:	4333      	orrs	r3, r6
 800173c:	616b      	str	r3, [r5, #20]
 800173e:	696b      	ldr	r3, [r5, #20]
 8001740:	4033      	ands	r3, r6
 8001742:	9300      	str	r3, [sp, #0]
 8001744:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001746:	696b      	ldr	r3, [r5, #20]
 8001748:	ea43 0308 	orr.w	r3, r3, r8
 800174c:	616b      	str	r3, [r5, #20]
 800174e:	696b      	ldr	r3, [r5, #20]
 8001750:	ea03 0308 	and.w	r3, r3, r8
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001754:	4622      	mov	r2, r4
 8001756:	2105      	movs	r1, #5
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001758:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 800175a:	200d      	movs	r0, #13
  __HAL_RCC_DMA2_CLK_ENABLE();
 800175c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 800175e:	f002 f983 	bl	8003a68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001762:	200d      	movs	r0, #13
 8001764:	f002 f9b2 	bl	8003acc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8001768:	4622      	mov	r2, r4
 800176a:	2105      	movs	r1, #5
 800176c:	200e      	movs	r0, #14
 800176e:	f002 f97b 	bl	8003a68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001772:	200e      	movs	r0, #14
 8001774:	f002 f9aa 	bl	8003acc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8001778:	4622      	mov	r2, r4
 800177a:	2105      	movs	r1, #5
 800177c:	200f      	movs	r0, #15
 800177e:	f002 f973 	bl	8003a68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001782:	200f      	movs	r0, #15
 8001784:	f002 f9a2 	bl	8003acc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8001788:	4622      	mov	r2, r4
 800178a:	2105      	movs	r1, #5
 800178c:	2010      	movs	r0, #16
 800178e:	f002 f96b 	bl	8003a68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001792:	2010      	movs	r0, #16
 8001794:	f002 f99a 	bl	8003acc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 5, 0);
 8001798:	4622      	mov	r2, r4
 800179a:	2105      	movs	r1, #5
 800179c:	2038      	movs	r0, #56	@ 0x38
 800179e:	f002 f963 	bl	8003a68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 80017a2:	2038      	movs	r0, #56	@ 0x38
 80017a4:	f002 f992 	bl	8003acc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 5, 0);
 80017a8:	4622      	mov	r2, r4
 80017aa:	2105      	movs	r1, #5
 80017ac:	203c      	movs	r0, #60	@ 0x3c
 80017ae:	f002 f95b 	bl	8003a68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 80017b2:	203c      	movs	r0, #60	@ 0x3c
 80017b4:	f002 f98a 	bl	8003acc <HAL_NVIC_EnableIRQ>
  hspi1.Instance = SPI1;
 80017b8:	485c      	ldr	r0, [pc, #368]	@ (800192c <main+0x300>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80017ba:	f8df e198 	ldr.w	lr, [pc, #408]	@ 8001954 <main+0x328>
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80017be:	6084      	str	r4, [r0, #8]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80017c0:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80017c4:	e9c0 e300 	strd	lr, r3, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80017c8:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017cc:	e9c0 3403 	strd	r3, r4, [r0, #12]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80017d0:	2510      	movs	r5, #16
 80017d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017d6:	e9c0 3506 	strd	r3, r5, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 80017da:	2307      	movs	r3, #7
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80017dc:	e9c0 340b 	strd	r3, r4, [r0, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80017e0:	2308      	movs	r3, #8
 80017e2:	6343      	str	r3, [r0, #52]	@ 0x34
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017e4:	e9c0 4408 	strd	r4, r4, [r0, #32]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017e8:	6144      	str	r4, [r0, #20]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017ea:	6284      	str	r4, [r0, #40]	@ 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017ec:	f003 fa29 	bl	8004c42 <HAL_SPI_Init>
 80017f0:	4603      	mov	r3, r0
 80017f2:	b108      	cbz	r0, 80017f8 <main+0x1cc>
 80017f4:	b672      	cpsid	i
  while (1)
 80017f6:	e7fe      	b.n	80017f6 <main+0x1ca>
  huart1.Instance = USART1;
 80017f8:	484d      	ldr	r0, [pc, #308]	@ (8001930 <main+0x304>)
  huart1.Init.BaudRate = 115200;
 80017fa:	4a4e      	ldr	r2, [pc, #312]	@ (8001934 <main+0x308>)
  huart1.Init.Parity = UART_PARITY_NONE;
 80017fc:	6103      	str	r3, [r0, #16]
  huart1.Init.BaudRate = 115200;
 80017fe:	f44f 34e1 	mov.w	r4, #115200	@ 0x1c200
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001802:	f04f 0a0c 	mov.w	sl, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001806:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800180a:	e9c0 a305 	strd	sl, r3, [r0, #20]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800180e:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001812:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.Init.BaudRate = 115200;
 8001814:	e9c0 2400 	strd	r2, r4, [r0]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001818:	f004 fa56 	bl	8005cc8 <HAL_UART_Init>
 800181c:	4603      	mov	r3, r0
 800181e:	b108      	cbz	r0, 8001824 <main+0x1f8>
 8001820:	b672      	cpsid	i
  while (1)
 8001822:	e7fe      	b.n	8001822 <main+0x1f6>
  huart2.Instance = USART2;
 8001824:	4844      	ldr	r0, [pc, #272]	@ (8001938 <main+0x30c>)
  huart2.Init.BaudRate = 9600;
 8001826:	f8df c130 	ldr.w	ip, [pc, #304]	@ 8001958 <main+0x32c>
 800182a:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
  huart2.Init.StopBits = UART_STOPBITS_1;
 800182e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001832:	e9c0 3a04 	strd	r3, sl, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001836:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800183a:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart2.Init.BaudRate = 9600;
 800183e:	e9c0 c200 	strd	ip, r2, [r0]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001842:	f004 fa41 	bl	8005cc8 <HAL_UART_Init>
 8001846:	4603      	mov	r3, r0
 8001848:	b108      	cbz	r0, 800184e <main+0x222>
 800184a:	b672      	cpsid	i
  while (1)
 800184c:	e7fe      	b.n	800184c <main+0x220>
  huart3.Instance = USART3;
 800184e:	483b      	ldr	r0, [pc, #236]	@ (800193c <main+0x310>)
 8001850:	4a3b      	ldr	r2, [pc, #236]	@ (8001940 <main+0x314>)
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001852:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.BaudRate = 115200;
 8001856:	e9c0 2400 	strd	r2, r4, [r0]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800185a:	e9c0 3a04 	strd	r3, sl, [r0, #16]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800185e:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001862:	e9c0 3308 	strd	r3, r3, [r0, #32]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001866:	f004 fa2f 	bl	8005cc8 <HAL_UART_Init>
 800186a:	4604      	mov	r4, r0
 800186c:	b108      	cbz	r0, 8001872 <main+0x246>
 800186e:	b672      	cpsid	i
  while (1)
 8001870:	e7fe      	b.n	8001870 <main+0x244>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001872:	462a      	mov	r2, r5
 8001874:	4601      	mov	r1, r0
 8001876:	a808      	add	r0, sp, #32
 8001878:	f008 fc00 	bl	800a07c <memset>
  htim3.Instance = TIM3;
 800187c:	4d31      	ldr	r5, [pc, #196]	@ (8001944 <main+0x318>)
  htim3.Init.Prescaler = 8000;
 800187e:	4832      	ldr	r0, [pc, #200]	@ (8001948 <main+0x31c>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001880:	9407      	str	r4, [sp, #28]
  htim3.Init.Prescaler = 8000;
 8001882:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001886:	e9c5 0300 	strd	r0, r3, [r5]
  htim3.Init.Period = 65535;
 800188a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800188e:	4628      	mov	r0, r5
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001890:	e9cd 4405 	strd	r4, r4, [sp, #20]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001894:	e9c5 3403 	strd	r3, r4, [r5, #12]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001898:	60ac      	str	r4, [r5, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800189a:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800189c:	f003 fe2e 	bl	80054fc <HAL_TIM_Base_Init>
 80018a0:	b108      	cbz	r0, 80018a6 <main+0x27a>
 80018a2:	b672      	cpsid	i
  while (1)
 80018a4:	e7fe      	b.n	80018a4 <main+0x278>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018a6:	a908      	add	r1, sp, #32
 80018a8:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018aa:	f8cd 9020 	str.w	r9, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018ae:	f003 fe5f 	bl	8005570 <HAL_TIM_ConfigClockSource>
 80018b2:	b108      	cbz	r0, 80018b8 <main+0x28c>
 80018b4:	b672      	cpsid	i
  while (1)
 80018b6:	e7fe      	b.n	80018b6 <main+0x28a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018b8:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018ba:	9007      	str	r0, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018bc:	a905      	add	r1, sp, #20
 80018be:	4628      	mov	r0, r5
 80018c0:	f003 fef0 	bl	80056a4 <HAL_TIMEx_MasterConfigSynchronization>
 80018c4:	4605      	mov	r5, r0
 80018c6:	b108      	cbz	r0, 80018cc <main+0x2a0>
 80018c8:	b672      	cpsid	i
  while (1)
 80018ca:	e7fe      	b.n	80018ca <main+0x29e>
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80018cc:	4c1f      	ldr	r4, [pc, #124]	@ (800194c <main+0x320>)
  ADC_ChannelConfTypeDef sConfig = {0};
 80018ce:	4601      	mov	r1, r0
 80018d0:	2218      	movs	r2, #24
 80018d2:	a808      	add	r0, sp, #32
 80018d4:	f008 fbd2 	bl	800a07c <memset>
  hadc2.Instance = ADC2;
 80018d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001950 <main+0x324>)
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80018da:	f884 5020 	strb.w	r5, [r4, #32]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80018de:	4620      	mov	r0, r4
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018e0:	e9c4 650a 	strd	r6, r5, [r4, #40]	@ 0x28
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80018e4:	e9c4 3500 	strd	r3, r5, [r4]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018e8:	e9c4 5502 	strd	r5, r5, [r4, #8]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018ec:	e9c4 5704 	strd	r5, r7, [r4, #16]
  hadc2.Init.NbrOfConversion = 1;
 80018f0:	61e6      	str	r6, [r4, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80018f2:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80018f6:	8325      	strh	r5, [r4, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80018f8:	6365      	str	r5, [r4, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80018fa:	f001 fb99 	bl	8003030 <HAL_ADC_Init>
 80018fe:	b108      	cbz	r0, 8001904 <main+0x2d8>
 8001900:	b672      	cpsid	i
  while (1)
 8001902:	e7fe      	b.n	8001902 <main+0x2d6>
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001904:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
  sConfig.Offset = 0;
 8001908:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800190c:	a908      	add	r1, sp, #32
 800190e:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001910:	e9cd 8608 	strd	r8, r6, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001914:	f001 fe8e 	bl	8003634 <HAL_ADC_ConfigChannel>
 8001918:	4604      	mov	r4, r0
 800191a:	b1f8      	cbz	r0, 800195c <main+0x330>
 800191c:	b672      	cpsid	i
  while (1)
 800191e:	e7fe      	b.n	800191e <main+0x2f2>
 8001920:	40021000 	.word	0x40021000
 8001924:	48000800 	.word	0x48000800
 8001928:	48000400 	.word	0x48000400
 800192c:	200020bc 	.word	0x200020bc
 8001930:	20001f84 	.word	0x20001f84
 8001934:	40013800 	.word	0x40013800
 8001938:	20001efc 	.word	0x20001efc
 800193c:	20001e74 	.word	0x20001e74
 8001940:	40004800 	.word	0x40004800
 8001944:	2000200c 	.word	0x2000200c
 8001948:	40000400 	.word	0x40000400
 800194c:	20002218 	.word	0x20002218
 8001950:	50000100 	.word	0x50000100
 8001954:	40013000 	.word	0x40013000
 8001958:	40004400 	.word	0x40004400
  ADC_MultiModeTypeDef multimode = {0};
 800195c:	e9cd 0005 	strd	r0, r0, [sp, #20]
 8001960:	9007      	str	r0, [sp, #28]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001962:	4601      	mov	r1, r0
 8001964:	2218      	movs	r2, #24
 8001966:	a808      	add	r0, sp, #32
 8001968:	f008 fb88 	bl	800a07c <memset>
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800196c:	4840      	ldr	r0, [pc, #256]	@ (8001a70 <main+0x444>)
  hadc3.Instance = ADC3;
 800196e:	4b41      	ldr	r3, [pc, #260]	@ (8001a74 <main+0x448>)
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001970:	f880 4020 	strb.w	r4, [r0, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001974:	e9c0 640a 	strd	r6, r4, [r0, #40]	@ 0x28
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001978:	e9c0 3400 	strd	r3, r4, [r0]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800197c:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001980:	e9c0 4704 	strd	r4, r7, [r0, #16]
  hadc3.Init.NbrOfConversion = 1;
 8001984:	61c6      	str	r6, [r0, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001986:	f880 4030 	strb.w	r4, [r0, #48]	@ 0x30
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800198a:	8304      	strh	r4, [r0, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800198c:	6344      	str	r4, [r0, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800198e:	f001 fb4f 	bl	8003030 <HAL_ADC_Init>
 8001992:	b108      	cbz	r0, 8001998 <main+0x36c>
 8001994:	b672      	cpsid	i
  while (1)
 8001996:	e7fe      	b.n	8001996 <main+0x36a>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001998:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 800199a:	4835      	ldr	r0, [pc, #212]	@ (8001a70 <main+0x444>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800199c:	9305      	str	r3, [sp, #20]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 800199e:	a905      	add	r1, sp, #20
 80019a0:	f001 ffcc 	bl	800393c <HAL_ADCEx_MultiModeConfigChannel>
 80019a4:	b108      	cbz	r0, 80019aa <main+0x37e>
 80019a6:	b672      	cpsid	i
  while (1)
 80019a8:	e7fe      	b.n	80019a8 <main+0x37c>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019aa:	230c      	movs	r3, #12
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80019ac:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
  sConfig.Offset = 0;
 80019b0:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019b4:	2501      	movs	r5, #1
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80019b6:	482e      	ldr	r0, [pc, #184]	@ (8001a70 <main+0x444>)
 80019b8:	a908      	add	r1, sp, #32
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019ba:	e9cd 3508 	strd	r3, r5, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80019be:	f001 fe39 	bl	8003634 <HAL_ADC_ConfigChannel>
 80019c2:	4603      	mov	r3, r0
 80019c4:	b108      	cbz	r0, 80019ca <main+0x39e>
 80019c6:	b672      	cpsid	i
  while (1)
 80019c8:	e7fe      	b.n	80019c8 <main+0x39c>
  hspi2.Instance = SPI2;
 80019ca:	482b      	ldr	r0, [pc, #172]	@ (8001a78 <main+0x44c>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80019cc:	492b      	ldr	r1, [pc, #172]	@ (8001a7c <main+0x450>)
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80019ce:	6083      	str	r3, [r0, #8]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80019d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80019d4:	e9c0 1200 	strd	r1, r2, [r0]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80019d8:	f44f 7240 	mov.w	r2, #768	@ 0x300
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019dc:	e9c0 2303 	strd	r2, r3, [r0, #12]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80019e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019e4:	e9c0 2306 	strd	r2, r3, [r0, #24]
  hspi2.Init.CRCPolynomial = 7;
 80019e8:	2207      	movs	r2, #7
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80019ea:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80019ee:	e9c0 230b 	strd	r2, r3, [r0, #44]	@ 0x2c
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019f2:	6143      	str	r3, [r0, #20]
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019f4:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80019f6:	2308      	movs	r3, #8
 80019f8:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80019fa:	f003 f922 	bl	8004c42 <HAL_SPI_Init>
 80019fe:	4604      	mov	r4, r0
 8001a00:	b108      	cbz	r0, 8001a06 <main+0x3da>
 8001a02:	b672      	cpsid	i
  while (1)
 8001a04:	e7fe      	b.n	8001a04 <main+0x3d8>
  osKernelInitialize();
 8001a06:	f004 f9f9 	bl	8005dfc <osKernelInitialize>
  myMutexHandle = osMutexNew(&myMutex_attributes);
 8001a0a:	481d      	ldr	r0, [pc, #116]	@ (8001a80 <main+0x454>)
 8001a0c:	f004 fabc 	bl	8005f88 <osMutexNew>
 8001a10:	4b1c      	ldr	r3, [pc, #112]	@ (8001a84 <main+0x458>)
 8001a12:	6018      	str	r0, [r3, #0]
  if (myMutexHandle == NULL) {
 8001a14:	b918      	cbnz	r0, 8001a1e <main+0x3f2>
      printf("Mutex creation failed!\n");
 8001a16:	481c      	ldr	r0, [pc, #112]	@ (8001a88 <main+0x45c>)
 8001a18:	f008 f9d0 	bl	8009dbc <puts>
      while (1);  // If mutex creation fails, halt here
 8001a1c:	e7fe      	b.n	8001a1c <main+0x3f0>
      printf("Mutex created successfully!\n");
 8001a1e:	481b      	ldr	r0, [pc, #108]	@ (8001a8c <main+0x460>)
 8001a20:	f008 f9cc 	bl	8009dbc <puts>
  RMC_MailQFLASHIdHandle = osMessageQueueNew (3, 88, &RMC_MailQFLASHId_attributes);
 8001a24:	4a1a      	ldr	r2, [pc, #104]	@ (8001a90 <main+0x464>)
 8001a26:	2158      	movs	r1, #88	@ 0x58
 8001a28:	2003      	movs	r0, #3
 8001a2a:	f004 fb51 	bl	80060d0 <osMessageQueueNew>
 8001a2e:	4b19      	ldr	r3, [pc, #100]	@ (8001a94 <main+0x468>)
  RMC_MailQGSMIdHandle = osMessageQueueNew (32, 96, &RMC_MailQGSMId_attributes);
 8001a30:	4a19      	ldr	r2, [pc, #100]	@ (8001a98 <main+0x46c>)
  RMC_MailQFLASHIdHandle = osMessageQueueNew (3, 88, &RMC_MailQFLASHId_attributes);
 8001a32:	6018      	str	r0, [r3, #0]
  RMC_MailQGSMIdHandle = osMessageQueueNew (32, 96, &RMC_MailQGSMId_attributes);
 8001a34:	2160      	movs	r1, #96	@ 0x60
 8001a36:	2020      	movs	r0, #32
 8001a38:	f004 fb4a 	bl	80060d0 <osMessageQueueNew>
 8001a3c:	4b17      	ldr	r3, [pc, #92]	@ (8001a9c <main+0x470>)
  tax_MailQIdHandle = osMessageQueueNew (1, 128, &tax_MailQId_attributes);
 8001a3e:	4a18      	ldr	r2, [pc, #96]	@ (8001aa0 <main+0x474>)
  RMC_MailQGSMIdHandle = osMessageQueueNew (32, 96, &RMC_MailQGSMId_attributes);
 8001a40:	6018      	str	r0, [r3, #0]
  tax_MailQIdHandle = osMessageQueueNew (1, 128, &tax_MailQId_attributes);
 8001a42:	2180      	movs	r1, #128	@ 0x80
 8001a44:	4628      	mov	r0, r5
 8001a46:	f004 fb43 	bl	80060d0 <osMessageQueueNew>
 8001a4a:	4b16      	ldr	r3, [pc, #88]	@ (8001aa4 <main+0x478>)
  SpiFlashHandle = osThreadNew(StartSpiFlash, NULL, &SpiFlash_attributes);
 8001a4c:	4a16      	ldr	r2, [pc, #88]	@ (8001aa8 <main+0x47c>)
  tax_MailQIdHandle = osMessageQueueNew (1, 128, &tax_MailQId_attributes);
 8001a4e:	6018      	str	r0, [r3, #0]
  SpiFlashHandle = osThreadNew(StartSpiFlash, NULL, &SpiFlash_attributes);
 8001a50:	4621      	mov	r1, r4
 8001a52:	4816      	ldr	r0, [pc, #88]	@ (8001aac <main+0x480>)
 8001a54:	f004 fa0e 	bl	8005e74 <osThreadNew>
 8001a58:	4b15      	ldr	r3, [pc, #84]	@ (8001ab0 <main+0x484>)
  GPSHandle = osThreadNew(StartGPS, NULL, &GPS_attributes);
 8001a5a:	4a16      	ldr	r2, [pc, #88]	@ (8001ab4 <main+0x488>)
  SpiFlashHandle = osThreadNew(StartSpiFlash, NULL, &SpiFlash_attributes);
 8001a5c:	6018      	str	r0, [r3, #0]
  GPSHandle = osThreadNew(StartGPS, NULL, &GPS_attributes);
 8001a5e:	4621      	mov	r1, r4
 8001a60:	4815      	ldr	r0, [pc, #84]	@ (8001ab8 <main+0x48c>)
 8001a62:	f004 fa07 	bl	8005e74 <osThreadNew>
 8001a66:	4b15      	ldr	r3, [pc, #84]	@ (8001abc <main+0x490>)
 8001a68:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8001a6a:	f004 f9e3 	bl	8005e34 <osKernelStart>
  while (1)
 8001a6e:	e7fe      	b.n	8001a6e <main+0x442>
 8001a70:	200021c8 	.word	0x200021c8
 8001a74:	50000400 	.word	0x50000400
 8001a78:	20002058 	.word	0x20002058
 8001a7c:	40003800 	.word	0x40003800
 8001a80:	0800e438 	.word	0x0800e438
 8001a84:	20001d4c 	.word	0x20001d4c
 8001a88:	0800e39a 	.word	0x0800e39a
 8001a8c:	0800e3b1 	.word	0x0800e3b1
 8001a90:	0800e478 	.word	0x0800e478
 8001a94:	20001d58 	.word	0x20001d58
 8001a98:	0800e460 	.word	0x0800e460
 8001a9c:	20001d54 	.word	0x20001d54
 8001aa0:	0800e448 	.word	0x0800e448
 8001aa4:	20001d50 	.word	0x20001d50
 8001aa8:	0800e4b4 	.word	0x0800e4b4
 8001aac:	08002709 	.word	0x08002709
 8001ab0:	20001d60 	.word	0x20001d60
 8001ab4:	0800e490 	.word	0x0800e490
 8001ab8:	0800125d 	.word	0x0800125d
 8001abc:	20001d5c 	.word	0x20001d5c

08001ac0 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM2) {
 8001ac0:	6803      	ldr	r3, [r0, #0]
 8001ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ac6:	d101      	bne.n	8001acc <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8001ac8:	f001 ba6a 	b.w	8002fa0 <HAL_IncTick>
}
 8001acc:	4770      	bx	lr

08001ace <Error_Handler>:
 8001ace:	b672      	cpsid	i
  while (1)
 8001ad0:	e7fe      	b.n	8001ad0 <Error_Handler+0x2>
	...

08001ad4 <W25_ReadStatusReg1>:
	W25_CS_DISABLE();
	W25_DelayWhileBusy(CHIP_ERASE_TIMEOUT);
	return retval;
} // W25_ChipErase()

uint8_t W25_ReadStatusReg1(void) {
 8001ad4:	b513      	push	{r0, r1, r4, lr}
	uint8_t cmd = W25_CMD_READ_STATUS_REG_1;
 8001ad6:	2305      	movs	r3, #5
	uint8_t status_reg1;
	int retval;
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ade:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
	uint8_t cmd = W25_CMD_READ_STATUS_REG_1;
 8001ae2:	f88d 3006 	strb.w	r3, [sp, #6]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8001ae6:	f002 f987 	bl	8003df8 <HAL_GPIO_WritePin>
	retval = HAL_SPI_Transmit(&hspi1, &cmd , sizeof(cmd), TIMEOUT); // Send Read Status Reg 1 command
 8001aea:	4810      	ldr	r0, [pc, #64]	@ (8001b2c <W25_ReadStatusReg1+0x58>)
 8001aec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001af0:	2201      	movs	r2, #1
 8001af2:	f10d 0106 	add.w	r1, sp, #6
 8001af6:	f003 f912 	bl	8004d1e <HAL_SPI_Transmit>
	if(retval == HAL_OK)
 8001afa:	4604      	mov	r4, r0
 8001afc:	b940      	cbnz	r0, 8001b10 <W25_ReadStatusReg1+0x3c>
	retval = HAL_SPI_Receive(&hspi1, &status_reg1, sizeof(status_reg1), TIMEOUT);
 8001afe:	480b      	ldr	r0, [pc, #44]	@ (8001b2c <W25_ReadStatusReg1+0x58>)
 8001b00:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b04:	2201      	movs	r2, #1
 8001b06:	f10d 0107 	add.w	r1, sp, #7
 8001b0a:	f003 fb02 	bl	8005112 <HAL_SPI_Receive>
 8001b0e:	4604      	mov	r4, r0
	W25_CS_DISABLE();
 8001b10:	2201      	movs	r2, #1
 8001b12:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b1a:	f002 f96d 	bl	8003df8 <HAL_GPIO_WritePin>
	return retval == HAL_OK ? status_reg1:0xFF; // return 0xFF if error
 8001b1e:	b91c      	cbnz	r4, 8001b28 <W25_ReadStatusReg1+0x54>
 8001b20:	f89d 0007 	ldrb.w	r0, [sp, #7]
} // W25_ReadStatusReg1()
 8001b24:	b002      	add	sp, #8
 8001b26:	bd10      	pop	{r4, pc}
	return retval == HAL_OK ? status_reg1:0xFF; // return 0xFF if error
 8001b28:	20ff      	movs	r0, #255	@ 0xff
 8001b2a:	e7fb      	b.n	8001b24 <W25_ReadStatusReg1+0x50>
 8001b2c:	200020bc 	.word	0x200020bc

08001b30 <W25_Busy>:

int W25_Busy(void)
{
 8001b30:	b508      	push	{r3, lr}
	return (W25_ReadStatusReg1() & W25_STATUS1_BUSY);
 8001b32:	f7ff ffcf 	bl	8001ad4 <W25_ReadStatusReg1>
}
 8001b36:	f000 0001 	and.w	r0, r0, #1
 8001b3a:	bd08      	pop	{r3, pc}

08001b3c <W25_DelayWhileBusy>:

int W25_DelayWhileBusy(uint32_t msTimeout)
{
 8001b3c:	b570      	push	{r4, r5, r6, lr}
 8001b3e:	4605      	mov	r5, r0
	uint32_t initial_count = HAL_GetTick();
 8001b40:	f001 fa3a 	bl	8002fb8 <HAL_GetTick>
 8001b44:	4606      	mov	r6, r0
	int busy;
	uint32_t deltaticks;
	uint32_t count = 0;
	do {
	busy = W25_Busy();
 8001b46:	f7ff fff3 	bl	8001b30 <W25_Busy>
 8001b4a:	4604      	mov	r4, r0
	deltaticks = HAL_GetTick() - initial_count;
 8001b4c:	f001 fa34 	bl	8002fb8 <HAL_GetTick>
 8001b50:	1b83      	subs	r3, r0, r6
	count++;
	} while(busy && deltaticks < msTimeout);
 8001b52:	b114      	cbz	r4, 8001b5a <W25_DelayWhileBusy+0x1e>
 8001b54:	42ab      	cmp	r3, r5
 8001b56:	d3f6      	bcc.n	8001b46 <W25_DelayWhileBusy+0xa>
	int retval = busy ? HAL_TIMEOUT:HAL_OK;
 8001b58:	2403      	movs	r4, #3
	return retval;
}
 8001b5a:	4620      	mov	r0, r4
 8001b5c:	bd70      	pop	{r4, r5, r6, pc}

08001b5e <W25_Reset>:
void W25_Reset(){
 8001b5e:	b508      	push	{r3, lr}
	W25_CS_ENABLE();
 8001b60:	2200      	movs	r2, #0
 8001b62:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b6a:	f002 f945 	bl	8003df8 <HAL_GPIO_WritePin>
	W25_CS_DISABLE();
 8001b6e:	2201      	movs	r2, #1
 8001b70:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b78:	f002 f93e 	bl	8003df8 <HAL_GPIO_WritePin>
	W25_CS_ENABLE();
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b86:	f002 f937 	bl	8003df8 <HAL_GPIO_WritePin>
	W25_CS_DISABLE();
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b94:	f002 f930 	bl	8003df8 <HAL_GPIO_WritePin>
	W25_CS_ENABLE();
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ba2:	f002 f929 	bl	8003df8 <HAL_GPIO_WritePin>
	W25_CS_DISABLE();
}
 8001ba6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	W25_CS_DISABLE();
 8001baa:	2201      	movs	r2, #1
 8001bac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001bb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bb4:	f002 b920 	b.w	8003df8 <HAL_GPIO_WritePin>

08001bb8 <W25_ReadJedecID>:

int W25_ReadJedecID() {
 8001bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bba:	b08d      	sub	sp, #52	@ 0x34
	int retval;
	uint8_t idcmd = W25_CMD_READ_JEDEC_ID;
 8001bbc:	239f      	movs	r3, #159	@ 0x9f
	uint8_t jdec_id[4];
	char result[11];
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001bc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
	uint8_t idcmd = W25_CMD_READ_JEDEC_ID;
 8001bc8:	f88d 300b 	strb.w	r3, [sp, #11]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8001bcc:	f002 f914 	bl	8003df8 <HAL_GPIO_WritePin>
	retval = HAL_SPI_TransmitReceive(&hspi1, &idcmd, jdec_id, 4, 4000);
 8001bd0:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	aa03      	add	r2, sp, #12
 8001bd8:	2304      	movs	r3, #4
 8001bda:	f10d 010b 	add.w	r1, sp, #11
 8001bde:	4820      	ldr	r0, [pc, #128]	@ (8001c60 <W25_ReadJedecID+0xa8>)
 8001be0:	f003 f967 	bl	8004eb2 <HAL_SPI_TransmitReceive>
	W25_CS_DISABLE();
 8001be4:	2201      	movs	r2, #1
	retval = HAL_SPI_TransmitReceive(&hspi1, &idcmd, jdec_id, 4, 4000);
 8001be6:	4605      	mov	r5, r0
	W25_CS_DISABLE();
 8001be8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001bec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bf0:	f002 f902 	bl	8003df8 <HAL_GPIO_WritePin>
	char spi_flash_intro[] = "Flash ID received: ";
 8001bf4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c64 <W25_ReadJedecID+0xac>)
 8001bf6:	aa07      	add	r2, sp, #28
 8001bf8:	f103 0710 	add.w	r7, r3, #16
 8001bfc:	4616      	mov	r6, r2
 8001bfe:	6818      	ldr	r0, [r3, #0]
 8001c00:	6859      	ldr	r1, [r3, #4]
 8001c02:	4614      	mov	r4, r2
 8001c04:	c403      	stmia	r4!, {r0, r1}
 8001c06:	3308      	adds	r3, #8
 8001c08:	42bb      	cmp	r3, r7
 8001c0a:	4622      	mov	r2, r4
 8001c0c:	d1f7      	bne.n	8001bfe <W25_ReadJedecID+0x46>
 8001c0e:	6818      	ldr	r0, [r3, #0]
 8001c10:	6020      	str	r0, [r4, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_intro, strlen(spi_flash_intro), 1000);
 8001c12:	4630      	mov	r0, r6
 8001c14:	f7fe fb3c 	bl	8000290 <strlen>
 8001c18:	4631      	mov	r1, r6
 8001c1a:	b282      	uxth	r2, r0
 8001c1c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c20:	4811      	ldr	r0, [pc, #68]	@ (8001c68 <W25_ReadJedecID+0xb0>)
 8001c22:	f003 ffa7 	bl	8005b74 <HAL_UART_Transmit>

	sprintf(result, "%02X, %02X, %02X", jdec_id[1], jdec_id[2], jdec_id[3]);
 8001c26:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8001c2a:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8001c2e:	9300      	str	r3, [sp, #0]
 8001c30:	490e      	ldr	r1, [pc, #56]	@ (8001c6c <W25_ReadJedecID+0xb4>)
 8001c32:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8001c36:	a804      	add	r0, sp, #16
 8001c38:	f008 f8fc 	bl	8009e34 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) result, 11, 1000);
 8001c3c:	a904      	add	r1, sp, #16
 8001c3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c42:	220b      	movs	r2, #11
 8001c44:	4808      	ldr	r0, [pc, #32]	@ (8001c68 <W25_ReadJedecID+0xb0>)
 8001c46:	f003 ff95 	bl	8005b74 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)"\n", 1, 1000);
 8001c4a:	4909      	ldr	r1, [pc, #36]	@ (8001c70 <W25_ReadJedecID+0xb8>)
 8001c4c:	4806      	ldr	r0, [pc, #24]	@ (8001c68 <W25_ReadJedecID+0xb0>)
 8001c4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c52:	2201      	movs	r2, #1
 8001c54:	f003 ff8e 	bl	8005b74 <HAL_UART_Transmit>
	return retval;
} // W25_ReadJEDECID()
 8001c58:	4628      	mov	r0, r5
 8001c5a:	b00d      	add	sp, #52	@ 0x34
 8001c5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	200020bc 	.word	0x200020bc
 8001c64:	0800e4e9 	.word	0x0800e4e9
 8001c68:	20001f84 	.word	0x20001f84
 8001c6c:	0800e4d8 	.word	0x0800e4d8
 8001c70:	0800e737 	.word	0x0800e737

08001c74 <W25_WriteEnable>:

	return retval;
} // W25_ReadUniqueID()


int W25_WriteEnable(void) {
 8001c74:	b513      	push	{r0, r1, r4, lr}
	uint8_t cmd = W25_CMD_WRITE_ENABLE;
 8001c76:	2306      	movs	r3, #6
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8001c78:	2200      	movs	r2, #0
 8001c7a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
	uint8_t cmd = W25_CMD_WRITE_ENABLE;
 8001c82:	f88d 3007 	strb.w	r3, [sp, #7]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8001c86:	f002 f8b7 	bl	8003df8 <HAL_GPIO_WritePin>
	int retval = HAL_SPI_Transmit(&hspi1, &cmd , sizeof(cmd), TIMEOUT); // Send Write Enable command
 8001c8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c8e:	f10d 0107 	add.w	r1, sp, #7
 8001c92:	2201      	movs	r2, #1
 8001c94:	4806      	ldr	r0, [pc, #24]	@ (8001cb0 <W25_WriteEnable+0x3c>)
 8001c96:	f003 f842 	bl	8004d1e <HAL_SPI_Transmit>
	W25_CS_DISABLE();
 8001c9a:	2201      	movs	r2, #1
	int retval = HAL_SPI_Transmit(&hspi1, &cmd , sizeof(cmd), TIMEOUT); // Send Write Enable command
 8001c9c:	4604      	mov	r4, r0
	W25_CS_DISABLE();
 8001c9e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ca2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ca6:	f002 f8a7 	bl	8003df8 <HAL_GPIO_WritePin>
	return retval;
} // W25_WriteEnable()
 8001caa:	4620      	mov	r0, r4
 8001cac:	b002      	add	sp, #8
 8001cae:	bd10      	pop	{r4, pc}
 8001cb0:	200020bc 	.word	0x200020bc

08001cb4 <W25_SectorErase>:

int W25_SectorErase(uint32_t address)
{
 8001cb4:	b513      	push	{r0, r1, r4, lr}
	int retval;
	uint8_t cmdaddr[4] = {W25_CMD_SECTOR_ERASE,address>>16,address>>8,address};
 8001cb6:	2320      	movs	r3, #32
 8001cb8:	f88d 3004 	strb.w	r3, [sp, #4]
 8001cbc:	0c03      	lsrs	r3, r0, #16
 8001cbe:	ba40      	rev16	r0, r0
 8001cc0:	f88d 3005 	strb.w	r3, [sp, #5]
 8001cc4:	f8ad 0006 	strh.w	r0, [sp, #6]
	W25_WriteEnable(); // Make sure we can write...
 8001cc8:	f7ff ffd4 	bl	8001c74 <W25_WriteEnable>
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8001ccc:	2200      	movs	r2, #0
 8001cce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001cd2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cd6:	f002 f88f 	bl	8003df8 <HAL_GPIO_WritePin>
	retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Sector Erase command with address
 8001cda:	2204      	movs	r2, #4
 8001cdc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ce0:	eb0d 0102 	add.w	r1, sp, r2
 8001ce4:	4808      	ldr	r0, [pc, #32]	@ (8001d08 <W25_SectorErase+0x54>)
 8001ce6:	f003 f81a 	bl	8004d1e <HAL_SPI_Transmit>
	W25_CS_DISABLE();
 8001cea:	2201      	movs	r2, #1
	retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Sector Erase command with address
 8001cec:	4604      	mov	r4, r0
	W25_CS_DISABLE();
 8001cee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001cf2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cf6:	f002 f87f 	bl	8003df8 <HAL_GPIO_WritePin>
	W25_DelayWhileBusy(SECTOR_ERASE_TIMEOUT);
 8001cfa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cfe:	f7ff ff1d 	bl	8001b3c <W25_DelayWhileBusy>
	return retval;
} // W25_SectorErase()
 8001d02:	4620      	mov	r0, r4
 8001d04:	b002      	add	sp, #8
 8001d06:	bd10      	pop	{r4, pc}
 8001d08:	200020bc 	.word	0x200020bc

08001d0c <W25_PageProgram>:

int W25_PageProgram(uint32_t address, uint8_t *buf, uint32_t count)
{
 8001d0c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8001d10:	4606      	mov	r6, r0
 8001d12:	4688      	mov	r8, r1
 8001d14:	4617      	mov	r7, r2
	int retval = HAL_OK;
	W25_WriteEnable(); // Make sure we can write...
 8001d16:	f7ff ffad 	bl	8001c74 <W25_WriteEnable>
	while(count) {
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
		uint32_t space_left_in_page = 0x100 - (address & 0xFF);
		uint32_t count_this_pass = count <= space_left_in_page? count:space_left_in_page;
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
		retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Page Program command with address
 8001d1a:	f8df a080 	ldr.w	sl, [pc, #128]	@ 8001d9c <W25_PageProgram+0x90>
	int retval = HAL_OK;
 8001d1e:	2400      	movs	r4, #0
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8001d20:	f04f 0902 	mov.w	r9, #2
	while(count) {
 8001d24:	b91f      	cbnz	r7, 8001d2e <W25_PageProgram+0x22>
		address += count_this_pass;
		buf += count_this_pass;
		W25_DelayWhileBusy(PAGE_PROGRAM_TIMEOUT);
	}
	return retval;
} 
 8001d26:	4620      	mov	r0, r4
 8001d28:	b002      	add	sp, #8
 8001d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		uint32_t space_left_in_page = 0x100 - (address & 0xFF);
 8001d2e:	b2f5      	uxtb	r5, r6
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8001d30:	0c33      	lsrs	r3, r6, #16
		uint32_t space_left_in_page = 0x100 - (address & 0xFF);
 8001d32:	f5c5 7580 	rsb	r5, r5, #256	@ 0x100
		uint32_t count_this_pass = count <= space_left_in_page? count:space_left_in_page;
 8001d36:	42bd      	cmp	r5, r7
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8001d38:	f88d 3005 	strb.w	r3, [sp, #5]
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8001d3c:	f04f 0200 	mov.w	r2, #0
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8001d40:	ba73      	rev16	r3, r6
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8001d42:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001d46:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8001d4a:	f8ad 3006 	strh.w	r3, [sp, #6]
		uint32_t count_this_pass = count <= space_left_in_page? count:space_left_in_page;
 8001d4e:	bf28      	it	cs
 8001d50:	463d      	movcs	r5, r7
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8001d52:	f88d 9004 	strb.w	r9, [sp, #4]
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8001d56:	f002 f84f 	bl	8003df8 <HAL_GPIO_WritePin>
		retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Page Program command with address
 8001d5a:	2204      	movs	r2, #4
 8001d5c:	480f      	ldr	r0, [pc, #60]	@ (8001d9c <W25_PageProgram+0x90>)
 8001d5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d62:	eb0d 0102 	add.w	r1, sp, r2
 8001d66:	f002 ffda 	bl	8004d1e <HAL_SPI_Transmit>
		if(retval == HAL_OK)
 8001d6a:	4604      	mov	r4, r0
 8001d6c:	b938      	cbnz	r0, 8001d7e <W25_PageProgram+0x72>
		  retval = HAL_SPI_Transmit(&hspi1, buf, count_this_pass, TIMEOUT); // Write page data
 8001d6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d72:	b2aa      	uxth	r2, r5
 8001d74:	4641      	mov	r1, r8
 8001d76:	4650      	mov	r0, sl
 8001d78:	f002 ffd1 	bl	8004d1e <HAL_SPI_Transmit>
 8001d7c:	4604      	mov	r4, r0
		W25_CS_DISABLE();
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001d84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d88:	f002 f836 	bl	8003df8 <HAL_GPIO_WritePin>
		W25_DelayWhileBusy(PAGE_PROGRAM_TIMEOUT);
 8001d8c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
		count -= count_this_pass;
 8001d90:	1b7f      	subs	r7, r7, r5
		address += count_this_pass;
 8001d92:	442e      	add	r6, r5
		buf += count_this_pass;
 8001d94:	44a8      	add	r8, r5
		W25_DelayWhileBusy(PAGE_PROGRAM_TIMEOUT);
 8001d96:	f7ff fed1 	bl	8001b3c <W25_DelayWhileBusy>
 8001d9a:	e7c3      	b.n	8001d24 <W25_PageProgram+0x18>
 8001d9c:	200020bc 	.word	0x200020bc

08001da0 <W25_ReadData>:

// Winbond 8.2.6 Read Data (03h)
// The only limit for quantity of data is memory / device size
int W25_ReadData(uint32_t address, uint8_t *buf, int bufSize)
{
 8001da0:	b573      	push	{r0, r1, r4, r5, r6, lr}
	int retval;
	uint8_t cmdaddr[4] = {W25_CMD_READ_DATA,address>>16,address>>8,address};
 8001da2:	2303      	movs	r3, #3
 8001da4:	f88d 3004 	strb.w	r3, [sp, #4]
 8001da8:	0c03      	lsrs	r3, r0, #16
 8001daa:	ba40      	rev16	r0, r0
 8001dac:	f8ad 0006 	strh.w	r0, [sp, #6]
{
 8001db0:	460d      	mov	r5, r1
	//printf("+%s(Addr 0x%06X, buf 0x%08X, Len 0x%04X)\r\n",__func__,address,buf,bufSize);
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8001db2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001db6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
{
 8001dba:	4616      	mov	r6, r2
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8001dbc:	2200      	movs	r2, #0
	uint8_t cmdaddr[4] = {W25_CMD_READ_DATA,address>>16,address>>8,address};
 8001dbe:	f88d 3005 	strb.w	r3, [sp, #5]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8001dc2:	f002 f819 	bl	8003df8 <HAL_GPIO_WritePin>
	retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr), 500); // Send Read Data command with address
 8001dc6:	2204      	movs	r2, #4
 8001dc8:	480d      	ldr	r0, [pc, #52]	@ (8001e00 <W25_ReadData+0x60>)
 8001dca:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001dce:	eb0d 0102 	add.w	r1, sp, r2
 8001dd2:	f002 ffa4 	bl	8004d1e <HAL_SPI_Transmit>
	if(retval != HAL_OK) {
 8001dd6:	4604      	mov	r4, r0
 8001dd8:	b978      	cbnz	r0, 8001dfa <W25_ReadData+0x5a>
		return retval;
	}
	//memset(buf,0,bufSize); // Buffer is transmitted during receive
	retval = HAL_SPI_Receive(&hspi1, buf, bufSize, 2000); // need longer time-outs when using slow SPI clock
 8001dda:	4809      	ldr	r0, [pc, #36]	@ (8001e00 <W25_ReadData+0x60>)
 8001ddc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001de0:	b2b2      	uxth	r2, r6
 8001de2:	4629      	mov	r1, r5
 8001de4:	f003 f995 	bl	8005112 <HAL_SPI_Receive>
	if(retval != HAL_OK)
 8001de8:	4604      	mov	r4, r0
 8001dea:	b130      	cbz	r0, 8001dfa <W25_ReadData+0x5a>

	W25_CS_DISABLE();
 8001dec:	2201      	movs	r2, #1
 8001dee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001df2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001df6:	f001 ffff 	bl	8003df8 <HAL_GPIO_WritePin>

	return retval;
} // W25_ReadData()
 8001dfa:	4620      	mov	r0, r4
 8001dfc:	b002      	add	sp, #8
 8001dfe:	bd70      	pop	{r4, r5, r6, pc}
 8001e00:	200020bc 	.word	0x200020bc

08001e04 <IsPageValid>:


// Function to check if a page contains valid data
int IsPageValid(uint8_t *page) {
 8001e04:	b510      	push	{r4, lr}
    char *last_semicolon = strrchr((char *)page, ';'); // Find the last semicolon
 8001e06:	213b      	movs	r1, #59	@ 0x3b
 8001e08:	f008 f972 	bl	800a0f0 <strrchr>
    if (!last_semicolon) {
 8001e0c:	4604      	mov	r4, r0
 8001e0e:	b1a0      	cbz	r0, 8001e3a <IsPageValid+0x36>
        return 0; // No semicolon found, invalid page
    }

    char *last_param = last_semicolon + 1; // Last parameter starts after the last semicolon
    size_t len = strlen(last_param);
 8001e10:	3001      	adds	r0, #1
 8001e12:	f7fe fa3d 	bl	8000290 <strlen>

    // Ensure the last parameter is exactly 6 characters and numeric
    if (len < 6) {
 8001e16:	2805      	cmp	r0, #5
 8001e18:	d90f      	bls.n	8001e3a <IsPageValid+0x36>
 8001e1a:	1da2      	adds	r2, r4, #6
        return 0; // Too short to be valid
    }

    for (int i = 0; i < 6; ++i) {
        if ((last_param[i] < '0' || last_param[i] > '9' ) &&
 8001e1c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8001e20:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 8001e24:	2909      	cmp	r1, #9
 8001e26:	d904      	bls.n	8001e32 <IsPageValid+0x2e>
 8001e28:	f023 0320 	bic.w	r3, r3, #32
 8001e2c:	3b41      	subs	r3, #65	@ 0x41
 8001e2e:	2b05      	cmp	r3, #5
 8001e30:	d803      	bhi.n	8001e3a <IsPageValid+0x36>
    for (int i = 0; i < 6; ++i) {
 8001e32:	4294      	cmp	r4, r2
 8001e34:	d1f2      	bne.n	8001e1c <IsPageValid+0x18>
				(last_param[i] < 'A' || last_param[i] > 'F')) {
            return 0; // Not numeric
        }
    }

    return 1; // Page contains valid data
 8001e36:	2001      	movs	r0, #1
}
 8001e38:	bd10      	pop	{r4, pc}
        return 0; // No semicolon found, invalid page
 8001e3a:	2000      	movs	r0, #0
 8001e3c:	e7fc      	b.n	8001e38 <IsPageValid+0x34>

08001e3e <UpdatePageAddress>:


// Function to update the last parameter of the page (address)
void UpdatePageAddress(uint8_t *page, uint32_t new_address) {
 8001e3e:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001e40:	4604      	mov	r4, r0
    char new_address_str[10];
    Uint32ToHex(new_address, new_address_str, 8);
 8001e42:	2208      	movs	r2, #8
void UpdatePageAddress(uint8_t *page, uint32_t new_address) {
 8001e44:	4608      	mov	r0, r1
    Uint32ToHex(new_address, new_address_str, 8);
 8001e46:	a901      	add	r1, sp, #4
 8001e48:	f000 fff8 	bl	8002e3c <Uint32ToHex>
    memcpy(page + strlen((char *)page) - 6, new_address_str+2, 6); // Overwrite last 6 characters
 8001e4c:	4620      	mov	r0, r4
 8001e4e:	f7fe fa1f 	bl	8000290 <strlen>
 8001e52:	3806      	subs	r0, #6
 8001e54:	f8dd 2006 	ldr.w	r2, [sp, #6]
 8001e58:	5022      	str	r2, [r4, r0]
 8001e5a:	1823      	adds	r3, r4, r0
 8001e5c:	f8bd 200a 	ldrh.w	r2, [sp, #10]
 8001e60:	809a      	strh	r2, [r3, #4]
}
 8001e62:	b004      	add	sp, #16
 8001e64:	bd10      	pop	{r4, pc}
	...

08001e68 <W25_ShiftLeftFlashDataByPage>:

int W25_ShiftLeftFlashDataByPage(void) {
 8001e68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    uint32_t current_sector_start = FLASH_START_ADDRESS;

    printf("\n\n ------------------------------ IN SHIFT LEFT: ----------------------------\n\n");
 8001e6c:	483f      	ldr	r0, [pc, #252]	@ (8001f6c <W25_ShiftLeftFlashDataByPage+0x104>)
    while (current_sector_start < FLASH_END_ADDRESS) {
        uint32_t next_sector_start = current_sector_start + SECTOR_SIZE;

        W25_Reset();
        // Step 1: Read the entire current sector into the buffer
        if (W25_ReadData(current_sector_start, current_sector_buffer, SECTOR_SIZE) != HAL_OK) {
 8001e6e:	f8df 910c 	ldr.w	r9, [pc, #268]	@ 8001f7c <W25_ShiftLeftFlashDataByPage+0x114>
    printf("\n\n ------------------------------ IN SHIFT LEFT: ----------------------------\n\n");
 8001e72:	f007 ffa3 	bl	8009dbc <puts>
    uint32_t current_sector_start = FLASH_START_ADDRESS;
 8001e76:	f44f 5540 	mov.w	r5, #12288	@ 0x3000
        W25_Reset();
 8001e7a:	f7ff fe70 	bl	8001b5e <W25_Reset>
        if (W25_ReadData(current_sector_start, current_sector_buffer, SECTOR_SIZE) != HAL_OK) {
 8001e7e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001e82:	4649      	mov	r1, r9
 8001e84:	4628      	mov	r0, r5
        uint32_t next_sector_start = current_sector_start + SECTOR_SIZE;
 8001e86:	f505 5780 	add.w	r7, r5, #4096	@ 0x1000
        if (W25_ReadData(current_sector_start, current_sector_buffer, SECTOR_SIZE) != HAL_OK) {
 8001e8a:	f7ff ff89 	bl	8001da0 <W25_ReadData>
 8001e8e:	b118      	cbz	r0, 8001e98 <W25_ShiftLeftFlashDataByPage+0x30>
//        	printf("READING ALL THE SECTOR: ERROR\n");
            return HAL_ERROR; // Exit if read fails
 8001e90:	2401      	movs	r4, #1
        current_sector_start = next_sector_start;
    }

    printf("\n\n ----------------------END OF SHIFT LEFT -----------------------------\n\n");
    return HAL_OK;
}
 8001e92:	4620      	mov	r0, r4
 8001e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (next_sector_start < FLASH_END_ADDRESS) {
 8001e98:	f5b7 4fa0 	cmp.w	r7, #20480	@ 0x5000
 8001e9c:	d147      	bne.n	8001f2e <W25_ShiftLeftFlashDataByPage+0xc6>
 8001e9e:	f8df 80dc 	ldr.w	r8, [pc, #220]	@ 8001f7c <W25_ShiftLeftFlashDataByPage+0x114>
    uint32_t current_sector_start = FLASH_START_ADDRESS;
 8001ea2:	2600      	movs	r6, #0
 8001ea4:	4644      	mov	r4, r8
            if (IsPageValid(current_sector_buffer + offset + PAGE_SIZE)) {
 8001ea6:	46a2      	mov	sl, r4
 8001ea8:	3480      	adds	r4, #128	@ 0x80
 8001eaa:	4620      	mov	r0, r4
 8001eac:	f7ff ffaa 	bl	8001e04 <IsPageValid>
                memcpy(current_sector_buffer + offset, current_sector_buffer + offset + PAGE_SIZE, PAGE_SIZE);
 8001eb0:	2280      	movs	r2, #128	@ 0x80
            if (IsPageValid(current_sector_buffer + offset + PAGE_SIZE)) {
 8001eb2:	2800      	cmp	r0, #0
 8001eb4:	d046      	beq.n	8001f44 <W25_ShiftLeftFlashDataByPage+0xdc>
                memcpy(current_sector_buffer + offset, current_sector_buffer + offset + PAGE_SIZE, PAGE_SIZE);
 8001eb6:	4621      	mov	r1, r4
 8001eb8:	4650      	mov	r0, sl
 8001eba:	f008 ff33 	bl	800ad24 <memcpy>
                UpdatePageAddress(current_sector_buffer + offset, current_sector_start + offset);
 8001ebe:	1971      	adds	r1, r6, r5
 8001ec0:	4650      	mov	r0, sl
 8001ec2:	f7ff ffbc 	bl	8001e3e <UpdatePageAddress>
        for (uint32_t offset = 0; offset < SECTOR_SIZE - PAGE_SIZE; offset += PAGE_SIZE) {
 8001ec6:	3680      	adds	r6, #128	@ 0x80
 8001ec8:	f5b6 6f78 	cmp.w	r6, #3968	@ 0xf80
 8001ecc:	d1eb      	bne.n	8001ea6 <W25_ShiftLeftFlashDataByPage+0x3e>
        if (next_sector_start < FLASH_END_ADDRESS && IsPageValid(next_page_buffer)) {
 8001ece:	f5b7 4fa0 	cmp.w	r7, #20480	@ 0x5000
 8001ed2:	d03c      	beq.n	8001f4e <W25_ShiftLeftFlashDataByPage+0xe6>
 8001ed4:	4826      	ldr	r0, [pc, #152]	@ (8001f70 <W25_ShiftLeftFlashDataByPage+0x108>)
 8001ed6:	f7ff ff95 	bl	8001e04 <IsPageValid>
 8001eda:	2800      	cmp	r0, #0
 8001edc:	d037      	beq.n	8001f4e <W25_ShiftLeftFlashDataByPage+0xe6>
            memcpy(current_sector_buffer + (SECTOR_SIZE - PAGE_SIZE), next_page_buffer, PAGE_SIZE);
 8001ede:	4924      	ldr	r1, [pc, #144]	@ (8001f70 <W25_ShiftLeftFlashDataByPage+0x108>)
 8001ee0:	4824      	ldr	r0, [pc, #144]	@ (8001f74 <W25_ShiftLeftFlashDataByPage+0x10c>)
 8001ee2:	2280      	movs	r2, #128	@ 0x80
 8001ee4:	f008 ff1e 	bl	800ad24 <memcpy>
            UpdatePageAddress(current_sector_buffer + (SECTOR_SIZE - PAGE_SIZE), current_sector_start + (SECTOR_SIZE - PAGE_SIZE));
 8001ee8:	4822      	ldr	r0, [pc, #136]	@ (8001f74 <W25_ShiftLeftFlashDataByPage+0x10c>)
 8001eea:	f44f 517e 	mov.w	r1, #16256	@ 0x3f80
 8001eee:	f7ff ffa6 	bl	8001e3e <UpdatePageAddress>
        W25_Reset();
 8001ef2:	f7ff fe34 	bl	8001b5e <W25_Reset>
        if (W25_SectorErase(current_sector_start) != HAL_OK) {
 8001ef6:	4628      	mov	r0, r5
 8001ef8:	f7ff fedc 	bl	8001cb4 <W25_SectorErase>
 8001efc:	4604      	mov	r4, r0
 8001efe:	2800      	cmp	r0, #0
 8001f00:	d1c6      	bne.n	8001e90 <W25_ShiftLeftFlashDataByPage+0x28>
        for (uint32_t offset = 0; offset < SECTOR_SIZE; offset += PAGE_SIZE) {
 8001f02:	4606      	mov	r6, r0
        	uint8_t *page_data = current_sector_buffer + offset;
 8001f04:	eb08 0a06 	add.w	sl, r8, r6
        	W25_Reset();
 8001f08:	f7ff fe29 	bl	8001b5e <W25_Reset>
        	if (IsPageValid(page_data)) {
 8001f0c:	4650      	mov	r0, sl
 8001f0e:	f7ff ff79 	bl	8001e04 <IsPageValid>
 8001f12:	bb10      	cbnz	r0, 8001f5a <W25_ShiftLeftFlashDataByPage+0xf2>
        for (uint32_t offset = 0; offset < SECTOR_SIZE; offset += PAGE_SIZE) {
 8001f14:	3680      	adds	r6, #128	@ 0x80
 8001f16:	f5b6 5f80 	cmp.w	r6, #4096	@ 0x1000
 8001f1a:	d1f3      	bne.n	8001f04 <W25_ShiftLeftFlashDataByPage+0x9c>
    while (current_sector_start < FLASH_END_ADDRESS) {
 8001f1c:	f5b7 4fa0 	cmp.w	r7, #20480	@ 0x5000
        uint32_t next_sector_start = current_sector_start + SECTOR_SIZE;
 8001f20:	f44f 4580 	mov.w	r5, #16384	@ 0x4000
    while (current_sector_start < FLASH_END_ADDRESS) {
 8001f24:	d1a9      	bne.n	8001e7a <W25_ShiftLeftFlashDataByPage+0x12>
    printf("\n\n ----------------------END OF SHIFT LEFT -----------------------------\n\n");
 8001f26:	4814      	ldr	r0, [pc, #80]	@ (8001f78 <W25_ShiftLeftFlashDataByPage+0x110>)
 8001f28:	f007 ff48 	bl	8009dbc <puts>
    return HAL_OK;
 8001f2c:	e7b1      	b.n	8001e92 <W25_ShiftLeftFlashDataByPage+0x2a>
        	W25_Reset();
 8001f2e:	f7ff fe16 	bl	8001b5e <W25_Reset>
            if (W25_ReadData(next_sector_start, next_page_buffer, PAGE_SIZE) != HAL_OK) {
 8001f32:	490f      	ldr	r1, [pc, #60]	@ (8001f70 <W25_ShiftLeftFlashDataByPage+0x108>)
 8001f34:	2280      	movs	r2, #128	@ 0x80
 8001f36:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001f3a:	f7ff ff31 	bl	8001da0 <W25_ReadData>
 8001f3e:	2800      	cmp	r0, #0
 8001f40:	d0ad      	beq.n	8001e9e <W25_ShiftLeftFlashDataByPage+0x36>
 8001f42:	e7a5      	b.n	8001e90 <W25_ShiftLeftFlashDataByPage+0x28>
                memset(current_sector_buffer + offset, 0xFF, PAGE_SIZE); // Invalidate the page
 8001f44:	21ff      	movs	r1, #255	@ 0xff
 8001f46:	4650      	mov	r0, sl
 8001f48:	f008 f898 	bl	800a07c <memset>
 8001f4c:	e7bb      	b.n	8001ec6 <W25_ShiftLeftFlashDataByPage+0x5e>
        	memset(current_sector_buffer + (SECTOR_SIZE - PAGE_SIZE), 0xFF, PAGE_SIZE); // Invalidate the last page
 8001f4e:	2280      	movs	r2, #128	@ 0x80
 8001f50:	21ff      	movs	r1, #255	@ 0xff
 8001f52:	4808      	ldr	r0, [pc, #32]	@ (8001f74 <W25_ShiftLeftFlashDataByPage+0x10c>)
 8001f54:	f008 f892 	bl	800a07c <memset>
 8001f58:	e7cb      	b.n	8001ef2 <W25_ShiftLeftFlashDataByPage+0x8a>
        		if (W25_PageProgram(current_sector_start + offset, current_sector_buffer + offset, PAGE_SIZE) != HAL_OK) {
 8001f5a:	2280      	movs	r2, #128	@ 0x80
 8001f5c:	4651      	mov	r1, sl
 8001f5e:	19a8      	adds	r0, r5, r6
 8001f60:	f7ff fed4 	bl	8001d0c <W25_PageProgram>
 8001f64:	2800      	cmp	r0, #0
 8001f66:	d0d5      	beq.n	8001f14 <W25_ShiftLeftFlashDataByPage+0xac>
 8001f68:	e792      	b.n	8001e90 <W25_ShiftLeftFlashDataByPage+0x28>
 8001f6a:	bf00      	nop
 8001f6c:	0800e4fd 	.word	0x0800e4fd
 8001f70:	20002388 	.word	0x20002388
 8001f74:	20003388 	.word	0x20003388
 8001f78:	0800e54c 	.word	0x0800e54c
 8001f7c:	20002408 	.word	0x20002408

08001f80 <calculate_epoch_time_utc>:
		osDelay(1000);
		memset(flashBufferTaxReceived, 0x00,128);
	}
}

uint32_t calculate_epoch_time_utc(DATE *date, TIME *time) {
 8001f80:	b500      	push	{lr}
    struct tm timeinfo;
    // Set up time structure
    timeinfo.tm_year = date->Yr - 1900; // - 1900 + 2000
 8001f82:	6883      	ldr	r3, [r0, #8]
uint32_t calculate_epoch_time_utc(DATE *date, TIME *time) {
 8001f84:	b08b      	sub	sp, #44	@ 0x2c
    timeinfo.tm_year = date->Yr - 1900; // - 1900 + 2000
 8001f86:	f2a3 736c 	subw	r3, r3, #1900	@ 0x76c
 8001f8a:	9306      	str	r3, [sp, #24]
    timeinfo.tm_mon = date->Mon - 1;
 8001f8c:	6843      	ldr	r3, [r0, #4]
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	9305      	str	r3, [sp, #20]
    timeinfo.tm_mday = date->Day;
 8001f92:	6803      	ldr	r3, [r0, #0]
 8001f94:	9304      	str	r3, [sp, #16]
    timeinfo.tm_hour = time->hour;
 8001f96:	680b      	ldr	r3, [r1, #0]
 8001f98:	9303      	str	r3, [sp, #12]
    timeinfo.tm_min = time->min;
 8001f9a:	684b      	ldr	r3, [r1, #4]
 8001f9c:	9302      	str	r3, [sp, #8]
    timeinfo.tm_sec = time->sec;
 8001f9e:	688b      	ldr	r3, [r1, #8]
 8001fa0:	9301      	str	r3, [sp, #4]
    timeinfo.tm_isdst = -1; // Let mktime determine DST if necessary

    // Get the local epoch time and then adjust for timezone offset
    time_t local_epoch = mktime(&timeinfo);
 8001fa2:	a801      	add	r0, sp, #4
    timeinfo.tm_isdst = -1; // Let mktime determine DST if necessary
 8001fa4:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa8:	9309      	str	r3, [sp, #36]	@ 0x24
    time_t local_epoch = mktime(&timeinfo);
 8001faa:	f008 f9a1 	bl	800a2f0 <mktime>
    return (uint32_t)(local_epoch + 25200); // Subtract timezone offset
}
 8001fae:	f500 40c4 	add.w	r0, r0, #25088	@ 0x6200
 8001fb2:	3070      	adds	r0, #112	@ 0x70
 8001fb4:	b00b      	add	sp, #44	@ 0x2c
 8001fb6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08001fbc <format_rmc_data>:

void format_rmc_data(RMCSTRUCT *rmc_data, char *output_buffer, size_t buffer_size) {
 8001fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fc0:	ed2d 8b04 	vpush	{d8-d9}
 8001fc4:	4604      	mov	r4, r0
 8001fc6:	b09b      	sub	sp, #108	@ 0x6c
 8001fc8:	e9cd 1218 	strd	r1, r2, [sp, #96]	@ 0x60
	//uart_transmit_string(&huart1, (uint8_t*) "Format RMC data");
    uint32_t epoch_time = calculate_epoch_time_utc(&rmc_data->date, &rmc_data->tim);
 8001fcc:	4601      	mov	r1, r0
 8001fce:	3010      	adds	r0, #16
 8001fd0:	f7ff ffd6 	bl	8001f80 <calculate_epoch_time_utc>

    // Format all fields in a single line with semicolon separation, including date
    snprintf(output_buffer, buffer_size, "%d;%d;%d;%d;%d;%d;%.6f;%c;%.6f;%c;%.1f;%.1f;%s;%lu", rmc_data->date.Yr, rmc_data->date.Mon, rmc_data->date.Day, rmc_data->tim.hour, rmc_data->tim.min, rmc_data->tim.sec, rmc_data->lcation.latitude, rmc_data->lcation.NS, rmc_data->lcation.longitude, rmc_data->lcation.EW, rmc_data->speed, rmc_data->course, rmc_data->isValid ? "Valid" : "Invalid", epoch_time);
 8001fd4:	69a3      	ldr	r3, [r4, #24]
 8001fd6:	9314      	str	r3, [sp, #80]	@ 0x50
 8001fd8:	e9d4 3504 	ldrd	r3, r5, [r4, #16]
    uint32_t epoch_time = calculate_epoch_time_utc(&rmc_data->date, &rmc_data->tim);
 8001fdc:	4607      	mov	r7, r0
    snprintf(output_buffer, buffer_size, "%d;%d;%d;%d;%d;%d;%.6f;%c;%.6f;%c;%.1f;%.1f;%s;%lu", rmc_data->date.Yr, rmc_data->date.Mon, rmc_data->date.Day, rmc_data->tim.hour, rmc_data->tim.min, rmc_data->tim.sec, rmc_data->lcation.latitude, rmc_data->lcation.NS, rmc_data->lcation.longitude, rmc_data->lcation.EW, rmc_data->speed, rmc_data->course, rmc_data->isValid ? "Valid" : "Invalid", epoch_time);
 8001fde:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8001fe0:	9315      	str	r3, [sp, #84]	@ 0x54
 8001fe2:	f7fe fac1 	bl	8000568 <__aeabi_f2d>
 8001fe6:	e9cd 0116 	strd	r0, r1, [sp, #88]	@ 0x58
 8001fea:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8001fec:	f8d4 b008 	ldr.w	fp, [r4, #8]
 8001ff0:	f894 6040 	ldrb.w	r6, [r4, #64]	@ 0x40
 8001ff4:	f894 8050 	ldrb.w	r8, [r4, #80]	@ 0x50
 8001ff8:	f7fe fab6 	bl	8000568 <__aeabi_f2d>
 8001ffc:	e9d4 9a00 	ldrd	r9, sl, [r4]
 8002000:	ed94 8b0e 	vldr	d8, [r4, #56]	@ 0x38
 8002004:	ed94 9b12 	vldr	d9, [r4, #72]	@ 0x48
 8002008:	ed9d 7b16 	vldr	d7, [sp, #88]	@ 0x58
 800200c:	6b24      	ldr	r4, [r4, #48]	@ 0x30
 800200e:	f8cd 8030 	str.w	r8, [sp, #48]	@ 0x30
 8002012:	4602      	mov	r2, r0
 8002014:	460b      	mov	r3, r1
 8002016:	4811      	ldr	r0, [pc, #68]	@ (800205c <format_rmc_data+0xa0>)
 8002018:	4911      	ldr	r1, [pc, #68]	@ (8002060 <format_rmc_data+0xa4>)
 800201a:	9608      	str	r6, [sp, #32]
 800201c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8002020:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8002022:	4a10      	ldr	r2, [pc, #64]	@ (8002064 <format_rmc_data+0xa8>)
 8002024:	f8cd 9008 	str.w	r9, [sp, #8]
 8002028:	2c00      	cmp	r4, #0
 800202a:	bf08      	it	eq
 800202c:	4601      	moveq	r1, r0
 800202e:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8002032:	e9cd 5300 	strd	r5, r3, [sp]
 8002036:	e9cd 1712 	strd	r1, r7, [sp, #72]	@ 0x48
 800203a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800203c:	ed8d 9b0a 	vstr	d9, [sp, #40]	@ 0x28
 8002040:	ed8d 8b06 	vstr	d8, [sp, #24]
 8002044:	e9cd ab03 	strd	sl, fp, [sp, #12]
 8002048:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 800204c:	f007 febe 	bl	8009dcc <sniprintf>
}
 8002050:	b01b      	add	sp, #108	@ 0x6c
 8002052:	ecbd 8b04 	vpop	{d8-d9}
 8002056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800205a:	bf00      	nop
 800205c:	0800dec3 	.word	0x0800dec3
 8002060:	0800debd 	.word	0x0800debd
 8002064:	0800e5c8 	.word	0x0800e5c8

08002068 <saveRMC>:


void saveRMC(){
 8002068:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	printf("\n\n Inside SAVING RMC TO FLASH \n\n");
	int k = 0;
	int j = 0;
	W25_Reset();
	if (is_erased_rmc == 0){
 800206c:	4cb8      	ldr	r4, [pc, #736]	@ (8002350 <saveRMC+0x2e8>)
	printf("\n\n Inside SAVING RMC TO FLASH \n\n");
 800206e:	48b9      	ldr	r0, [pc, #740]	@ (8002354 <saveRMC+0x2ec>)
void saveRMC(){
 8002070:	b093      	sub	sp, #76	@ 0x4c
	printf("\n\n Inside SAVING RMC TO FLASH \n\n");
 8002072:	f007 fea3 	bl	8009dbc <puts>
	W25_Reset();
 8002076:	f7ff fd72 	bl	8001b5e <W25_Reset>
	if (is_erased_rmc == 0){
 800207a:	6823      	ldr	r3, [r4, #0]
 800207c:	b92b      	cbnz	r3, 800208a <saveRMC+0x22>
		W25_SectorErase(address_rmc);
 800207e:	4bb6      	ldr	r3, [pc, #728]	@ (8002358 <saveRMC+0x2f0>)
 8002080:	6818      	ldr	r0, [r3, #0]
 8002082:	f7ff fe17 	bl	8001cb4 <W25_SectorErase>
		is_erased_rmc = 1;
 8002086:	2301      	movs	r3, #1
 8002088:	6023      	str	r3, [r4, #0]
	}
	
	for(size_t i = 0; i < 128; i++){
 800208a:	4ab4      	ldr	r2, [pc, #720]	@ (800235c <saveRMC+0x2f4>)
 800208c:	2300      	movs	r3, #0
 800208e:	4616      	mov	r6, r2
		if(rmcBufferDemo[i] != 0x00 && rmcBufferDemo[i+1] == 0x00){
 8002090:	f812 1b01 	ldrb.w	r1, [r2], #1
 8002094:	461d      	mov	r5, r3
 8002096:	3301      	adds	r3, #1
 8002098:	b109      	cbz	r1, 800209e <saveRMC+0x36>
 800209a:	7811      	ldrb	r1, [r2, #0]
 800209c:	b111      	cbz	r1, 80020a4 <saveRMC+0x3c>
	for(size_t i = 0; i < 128; i++){
 800209e:	2b80      	cmp	r3, #128	@ 0x80
 80020a0:	d1f6      	bne.n	8002090 <saveRMC+0x28>
	int k = 0;
 80020a2:	2500      	movs	r5, #0
			k = i;
			break;
		}
	}
	Uint32ToHex(address_rmc, addr_out_flash, 8);
 80020a4:	4fae      	ldr	r7, [pc, #696]	@ (8002360 <saveRMC+0x2f8>)
 80020a6:	4cac      	ldr	r4, [pc, #688]	@ (8002358 <saveRMC+0x2f0>)
 80020a8:	2208      	movs	r2, #8
 80020aa:	6820      	ldr	r0, [r4, #0]
 80020ac:	4639      	mov	r1, r7
 80020ae:	f000 fec5 	bl	8002e3c <Uint32ToHex>
	HAL_UART_Transmit(&huart1, (uint8_t*) addr_out_flash, 8, 1000);
 80020b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020b6:	2208      	movs	r2, #8
 80020b8:	4639      	mov	r1, r7
 80020ba:	48aa      	ldr	r0, [pc, #680]	@ (8002364 <saveRMC+0x2fc>)
 80020bc:	f003 fd5a 	bl	8005b74 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)"\r\n", 1, 1000);
 80020c0:	49a9      	ldr	r1, [pc, #676]	@ (8002368 <saveRMC+0x300>)
 80020c2:	48a8      	ldr	r0, [pc, #672]	@ (8002364 <saveRMC+0x2fc>)
 80020c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020c8:	2201      	movs	r2, #1
 80020ca:	f003 fd53 	bl	8005b74 <HAL_UART_Transmit>

	k++;
	rmcBufferDemo[k] = ';';
 80020ce:	1973      	adds	r3, r6, r5
 80020d0:	223b      	movs	r2, #59	@ 0x3b
 80020d2:	705a      	strb	r2, [r3, #1]
	for(size_t idx = 6; idx > 0 ; idx--){
		k++;
		rmcBufferDemo[k] = addr_out_flash[8 - idx];
 80020d4:	1cab      	adds	r3, r5, #2
 80020d6:	f8d7 1002 	ldr.w	r1, [r7, #2]
 80020da:	50f1      	str	r1, [r6, r3]
 80020dc:	18f2      	adds	r2, r6, r3
 80020de:	88fb      	ldrh	r3, [r7, #6]
 80020e0:	8093      	strh	r3, [r2, #4]
	}
	
	for (j=0;j<110-k-1;j++)
	{
		rmcBufferDemo[j+k+1]=0x00;
 80020e2:	f105 0008 	add.w	r0, r5, #8
 80020e6:	f1c5 0266 	rsb	r2, r5, #102	@ 0x66
 80020ea:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 80020ee:	2100      	movs	r1, #0
 80020f0:	4430      	add	r0, r6
 80020f2:	f007 ffc3 	bl	800a07c <memset>
	}

	if(address_rmc % 0x1000 == 0x0000){
 80020f6:	6820      	ldr	r0, [r4, #0]
 80020f8:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80020fc:	b90b      	cbnz	r3, 8002102 <saveRMC+0x9a>
//		printf("\n\nErasing SECTOR IN ADVANCE\n");
		W25_SectorErase(address_rmc);
 80020fe:	f7ff fdd9 	bl	8001cb4 <W25_SectorErase>
	}

	W25_Reset();
 8002102:	f7ff fd2c 	bl	8001b5e <W25_Reset>
	W25_PageProgram(address_rmc, rmcBufferDemo, 128);
//	printf("Buffer before saving to FLASH: ");
//	printf((char*)rmcBufferDemo);
//	printf("\n");

	current_addr = address_rmc;
 8002106:	4d99      	ldr	r5, [pc, #612]	@ (800236c <saveRMC+0x304>)
	W25_PageProgram(address_rmc, rmcBufferDemo, 128);
 8002108:	4994      	ldr	r1, [pc, #592]	@ (800235c <saveRMC+0x2f4>)
 800210a:	6820      	ldr	r0, [r4, #0]
 800210c:	2280      	movs	r2, #128	@ 0x80
 800210e:	f7ff fdfd 	bl	8001d0c <W25_PageProgram>
	current_addr = address_rmc;
 8002112:	6823      	ldr	r3, [r4, #0]
 8002114:	602b      	str	r3, [r5, #0]
//	printf("Buffer after saving to FLASH: ");
	W25_Reset();
 8002116:	f7ff fd22 	bl	8001b5e <W25_Reset>
	W25_ReadData(current_addr, flashBufferRMCReceived, 128);
 800211a:	2280      	movs	r2, #128	@ 0x80
 800211c:	4994      	ldr	r1, [pc, #592]	@ (8002370 <saveRMC+0x308>)
 800211e:	6828      	ldr	r0, [r5, #0]
 8002120:	f7ff fe3e 	bl	8001da0 <W25_ReadData>
	char spi_flash_data_intro[] = "Flash DATA received: ";
 8002124:	4b93      	ldr	r3, [pc, #588]	@ (8002374 <saveRMC+0x30c>)
 8002126:	aa01      	add	r2, sp, #4
 8002128:	f103 0c10 	add.w	ip, r3, #16
 800212c:	4617      	mov	r7, r2
 800212e:	6818      	ldr	r0, [r3, #0]
 8002130:	6859      	ldr	r1, [r3, #4]
 8002132:	4616      	mov	r6, r2
 8002134:	c603      	stmia	r6!, {r0, r1}
 8002136:	3308      	adds	r3, #8
 8002138:	4563      	cmp	r3, ip
 800213a:	4632      	mov	r2, r6
 800213c:	d1f7      	bne.n	800212e <saveRMC+0xc6>
 800213e:	6818      	ldr	r0, [r3, #0]
 8002140:	889b      	ldrh	r3, [r3, #4]
 8002142:	6030      	str	r0, [r6, #0]
 8002144:	80b3      	strh	r3, [r6, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 8002146:	4638      	mov	r0, r7
 8002148:	f7fe f8a2 	bl	8000290 <strlen>
 800214c:	4639      	mov	r1, r7
 800214e:	b282      	uxth	r2, r0
 8002150:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002154:	4883      	ldr	r0, [pc, #524]	@ (8002364 <saveRMC+0x2fc>)
 8002156:	f003 fd0d 	bl	8005b74 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 800215a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800215e:	4984      	ldr	r1, [pc, #528]	@ (8002370 <saveRMC+0x308>)
 8002160:	4880      	ldr	r0, [pc, #512]	@ (8002364 <saveRMC+0x2fc>)
 8002162:	2280      	movs	r2, #128	@ 0x80
 8002164:	f003 fd06 	bl	8005b74 <HAL_UART_Transmit>

	memset(flashBufferRMCReceived, 0x00,128);
 8002168:	2280      	movs	r2, #128	@ 0x80
 800216a:	2100      	movs	r1, #0
 800216c:	4880      	ldr	r0, [pc, #512]	@ (8002370 <saveRMC+0x308>)
 800216e:	f007 ff85 	bl	800a07c <memset>


	printf("\n-------------------------- Updating the latest location info----------------\n");
 8002172:	4881      	ldr	r0, [pc, #516]	@ (8002378 <saveRMC+0x310>)
 8002174:	f007 fe22 	bl	8009dbc <puts>
	W25_Reset();
 8002178:	f7ff fcf1 	bl	8001b5e <W25_Reset>
	W25_SectorErase(0x9000);
 800217c:	f44f 4010 	mov.w	r0, #36864	@ 0x9000
 8002180:	f7ff fd98 	bl	8001cb4 <W25_SectorErase>
	W25_Reset();
 8002184:	f7ff fceb 	bl	8001b5e <W25_Reset>
	W25_PageProgram(0x9000, rmcBufferDemo, 128);
 8002188:	4974      	ldr	r1, [pc, #464]	@ (800235c <saveRMC+0x2f4>)
 800218a:	2280      	movs	r2, #128	@ 0x80
 800218c:	f44f 4010 	mov.w	r0, #36864	@ 0x9000
 8002190:	f7ff fdbc 	bl	8001d0c <W25_PageProgram>
	W25_ReadData(0x9000, flashBufferRMCReceived, 128);
 8002194:	2280      	movs	r2, #128	@ 0x80
 8002196:	4976      	ldr	r1, [pc, #472]	@ (8002370 <saveRMC+0x308>)
 8002198:	f44f 4010 	mov.w	r0, #36864	@ 0x9000
 800219c:	f7ff fe00 	bl	8001da0 <W25_ReadData>
	char spi_flash_data_intro_backup[] = "Flash DATA received at 0x9000 (BACKUP): ";
 80021a0:	4b76      	ldr	r3, [pc, #472]	@ (800237c <saveRMC+0x314>)
 80021a2:	aa07      	add	r2, sp, #28
 80021a4:	f103 0c28 	add.w	ip, r3, #40	@ 0x28
 80021a8:	4617      	mov	r7, r2
 80021aa:	6818      	ldr	r0, [r3, #0]
 80021ac:	6859      	ldr	r1, [r3, #4]
 80021ae:	4616      	mov	r6, r2
 80021b0:	c603      	stmia	r6!, {r0, r1}
 80021b2:	3308      	adds	r3, #8
 80021b4:	4563      	cmp	r3, ip
 80021b6:	4632      	mov	r2, r6
 80021b8:	d1f7      	bne.n	80021aa <saveRMC+0x142>
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	7033      	strb	r3, [r6, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro_backup, strlen(spi_flash_data_intro_backup), 1000);
 80021be:	4638      	mov	r0, r7
 80021c0:	f7fe f866 	bl	8000290 <strlen>
 80021c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021c8:	b282      	uxth	r2, r0
 80021ca:	4639      	mov	r1, r7
 80021cc:	4865      	ldr	r0, [pc, #404]	@ (8002364 <saveRMC+0x2fc>)
 80021ce:	f003 fcd1 	bl	8005b74 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 80021d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021d6:	4966      	ldr	r1, [pc, #408]	@ (8002370 <saveRMC+0x308>)
 80021d8:	4862      	ldr	r0, [pc, #392]	@ (8002364 <saveRMC+0x2fc>)
 80021da:	2280      	movs	r2, #128	@ 0x80
 80021dc:	f003 fcca 	bl	8005b74 <HAL_UART_Transmit>
	memset(flashBufferRMCReceived, 0x00,128);
 80021e0:	4863      	ldr	r0, [pc, #396]	@ (8002370 <saveRMC+0x308>)
 80021e2:	2280      	movs	r2, #128	@ 0x80
 80021e4:	2100      	movs	r1, #0
 80021e6:	f007 ff49 	bl	800a07c <memset>

	if(address_rmc == FLASH_END_ADDRESS-128){
 80021ea:	6823      	ldr	r3, [r4, #0]
 80021ec:	f5b3 4f9f 	cmp.w	r3, #20352	@ 0x4f80
 80021f0:	4b63      	ldr	r3, [pc, #396]	@ (8002380 <saveRMC+0x318>)
 80021f2:	f040 80aa 	bne.w	800234a <saveRMC+0x2e2>
		is_flash_overflow = 1;
 80021f6:	2201      	movs	r2, #1
 80021f8:	601a      	str	r2, [r3, #0]
//		printf(" ADDRESS RMC before SHIFT LEFT BY ONE PAGE");
		W25_Reset();
 80021fa:	f7ff fcb0 	bl	8001b5e <W25_Reset>
		W25_ReadData(address_rmc, flashBufferRMCReceived, 128);
 80021fe:	495c      	ldr	r1, [pc, #368]	@ (8002370 <saveRMC+0x308>)
 8002200:	6820      	ldr	r0, [r4, #0]
 8002202:	4f60      	ldr	r7, [pc, #384]	@ (8002384 <saveRMC+0x31c>)
 8002204:	2280      	movs	r2, #128	@ 0x80
 8002206:	f7ff fdcb 	bl	8001da0 <W25_ReadData>
		printf((char*) flashBufferRMCReceived);
 800220a:	4859      	ldr	r0, [pc, #356]	@ (8002370 <saveRMC+0x308>)
 800220c:	f007 fd66 	bl	8009cdc <iprintf>

		W25_ShiftLeftFlashDataByPage();
 8002210:	f7ff fe2a 	bl	8001e68 <W25_ShiftLeftFlashDataByPage>
		address_rmc -= 128;
 8002214:	6823      	ldr	r3, [r4, #0]
 8002216:	3b80      	subs	r3, #128	@ 0x80
 8002218:	6023      	str	r3, [r4, #0]
		if(is_using_flash == 0){
 800221a:	4b5b      	ldr	r3, [pc, #364]	@ (8002388 <saveRMC+0x320>)
 800221c:	f8d3 8000 	ldr.w	r8, [r3]
 8002220:	f1b8 0f00 	cmp.w	r8, #0
 8002224:	f040 808c 	bne.w	8002340 <saveRMC+0x2d8>
			if(start_addr_disconnect > FLASH_START_ADDRESS)
 8002228:	683b      	ldr	r3, [r7, #0]
				start_addr_disconnect -= 128;
			printf("\n-----------------BEFORE update the result address data --------------\n");
			printQueue_GSM(&result_addr_queue);
 800222a:	4e58      	ldr	r6, [pc, #352]	@ (800238c <saveRMC+0x324>)
			printf("\n-----------------BEFORE update the result address data --------------\n");
 800222c:	4858      	ldr	r0, [pc, #352]	@ (8002390 <saveRMC+0x328>)
			if(start_addr_disconnect > FLASH_START_ADDRESS)
 800222e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
				start_addr_disconnect -= 128;
 8002232:	bf82      	ittt	hi
 8002234:	683b      	ldrhi	r3, [r7, #0]
 8002236:	3b80      	subhi	r3, #128	@ 0x80
 8002238:	603b      	strhi	r3, [r7, #0]
			printf("\n-----------------BEFORE update the result address data --------------\n");
 800223a:	f007 fdbf 	bl	8009dbc <puts>
			printQueue_GSM(&result_addr_queue);
 800223e:	4630      	mov	r0, r6
 8002240:	f7ff f85e 	bl	8001300 <printQueue_GSM>
			printf("\n---------------Update the result address data--------------\n");
 8002244:	4853      	ldr	r0, [pc, #332]	@ (8002394 <saveRMC+0x32c>)
 8002246:	f007 fdb9 	bl	8009dbc <puts>
			for (int i = 0; i < result_addr_queue.size; i++) {
 800224a:	f8d6 0208 	ldr.w	r0, [r6, #520]	@ 0x208
				int idx = (result_addr_queue.front + i) % MAX_SIZE;
 800224e:	f8d6 c200 	ldr.w	ip, [r6, #512]	@ 0x200
			for (int i = 0; i < result_addr_queue.size; i++) {
 8002252:	2200      	movs	r2, #0
 8002254:	4290      	cmp	r0, r2
 8002256:	dc4b      	bgt.n	80022f0 <saveRMC+0x288>
					result_addr_queue.data[idx] -= 128;
			}
			for (int i = 0; i < result_addr_queue.size; i++) {
				int idx = (result_addr_queue.front + i) % MAX_SIZE;
				if(result_addr_queue.data[idx] < 0x3000)
					deleteMiddle_GSM(&result_addr_queue, idx);
 8002258:	f8df 9130 	ldr.w	r9, [pc, #304]	@ 800238c <saveRMC+0x324>
			for (int i = 0; i < result_addr_queue.size; i++) {
 800225c:	f8d6 3208 	ldr.w	r3, [r6, #520]	@ 0x208
 8002260:	4543      	cmp	r3, r8
 8002262:	dc58      	bgt.n	8002316 <saveRMC+0x2ae>
			}
			printQueue_GSM(&result_addr_queue);
 8002264:	4849      	ldr	r0, [pc, #292]	@ (800238c <saveRMC+0x324>)
 8002266:	f7ff f84b 	bl	8001300 <printQueue_GSM>
			if(end_addr_disconnect > start_addr_disconnect)
 800226a:	4b4b      	ldr	r3, [pc, #300]	@ (8002398 <saveRMC+0x330>)
 800226c:	6819      	ldr	r1, [r3, #0]
 800226e:	683a      	ldr	r2, [r7, #0]
 8002270:	4291      	cmp	r1, r2
 8002272:	d902      	bls.n	800227a <saveRMC+0x212>
				end_addr_disconnect -= 128;
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	3a80      	subs	r2, #128	@ 0x80
 8002278:	601a      	str	r2, [r3, #0]
		}
		else{
			count_shiftleft++;
		}
		Uint32ToHex(start_addr_disconnect, addr_out_flash, 8);
 800227a:	2208      	movs	r2, #8
 800227c:	6838      	ldr	r0, [r7, #0]
 800227e:	4938      	ldr	r1, [pc, #224]	@ (8002360 <saveRMC+0x2f8>)
 8002280:	f000 fddc 	bl	8002e3c <Uint32ToHex>
		printf("\n\n------------------ CURRENT START ADDRESS DISCONNECT: %s ---------------\n\n", addr_out_flash);
 8002284:	4936      	ldr	r1, [pc, #216]	@ (8002360 <saveRMC+0x2f8>)
 8002286:	4845      	ldr	r0, [pc, #276]	@ (800239c <saveRMC+0x334>)
 8002288:	f007 fd28 	bl	8009cdc <iprintf>
		printf("\n--------------SHIFT LEFT COUNT: %d-------------\n", count_shiftleft);
 800228c:	4b44      	ldr	r3, [pc, #272]	@ (80023a0 <saveRMC+0x338>)
 800228e:	4845      	ldr	r0, [pc, #276]	@ (80023a4 <saveRMC+0x33c>)
 8002290:	7819      	ldrb	r1, [r3, #0]
 8002292:	f007 fd23 	bl	8009cdc <iprintf>
		current_addr -= 128;
 8002296:	682b      	ldr	r3, [r5, #0]
	    printf("\n");
 8002298:	200a      	movs	r0, #10
		current_addr -= 128;
 800229a:	3b80      	subs	r3, #128	@ 0x80
 800229c:	602b      	str	r3, [r5, #0]
	    printf("\n");
 800229e:	f007 fd2f 	bl	8009d00 <putchar>
		printf(" ADDRESS RMC after SHIFT LEFT BY ONE PAGE:");
 80022a2:	4841      	ldr	r0, [pc, #260]	@ (80023a8 <saveRMC+0x340>)
 80022a4:	f007 fd1a 	bl	8009cdc <iprintf>
		W25_Reset();
 80022a8:	f7ff fc59 	bl	8001b5e <W25_Reset>
		W25_ReadData(address_rmc, flashBufferRMCReceived, 128);
 80022ac:	4930      	ldr	r1, [pc, #192]	@ (8002370 <saveRMC+0x308>)
 80022ae:	6820      	ldr	r0, [r4, #0]
 80022b0:	2280      	movs	r2, #128	@ 0x80
 80022b2:	f7ff fd75 	bl	8001da0 <W25_ReadData>
		HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 80022b6:	492e      	ldr	r1, [pc, #184]	@ (8002370 <saveRMC+0x308>)
 80022b8:	482a      	ldr	r0, [pc, #168]	@ (8002364 <saveRMC+0x2fc>)
 80022ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022be:	2280      	movs	r2, #128	@ 0x80
 80022c0:	f003 fc58 	bl	8005b74 <HAL_UART_Transmit>
	}
	else {
		is_flash_overflow = 0;
	}
	if(address_rmc < FLASH_END_ADDRESS-128)
 80022c4:	6823      	ldr	r3, [r4, #0]
 80022c6:	f5b3 4f9f 	cmp.w	r3, #20352	@ 0x4f80
		address_rmc += 128;
 80022ca:	bf38      	it	cc
 80022cc:	3380      	addcc	r3, #128	@ 0x80
	osDelay(1000);
 80022ce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
		address_rmc += 128;
 80022d2:	bf38      	it	cc
 80022d4:	6023      	strcc	r3, [r4, #0]
	osDelay(1000);
 80022d6:	f003 fe3d 	bl	8005f54 <osDelay>
	printf("\n");
 80022da:	200a      	movs	r0, #10
 80022dc:	f007 fd10 	bl	8009d00 <putchar>
	memset(flashBufferRMCReceived, 0x00,128);
 80022e0:	4823      	ldr	r0, [pc, #140]	@ (8002370 <saveRMC+0x308>)
 80022e2:	2280      	movs	r2, #128	@ 0x80
 80022e4:	2100      	movs	r1, #0
}
 80022e6:	b013      	add	sp, #76	@ 0x4c
 80022e8:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	memset(flashBufferRMCReceived, 0x00,128);
 80022ec:	f007 bec6 	b.w	800a07c <memset>
				int idx = (result_addr_queue.front + i) % MAX_SIZE;
 80022f0:	eb02 030c 	add.w	r3, r2, ip
 80022f4:	4259      	negs	r1, r3
 80022f6:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80022fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80022fe:	bf58      	it	pl
 8002300:	424b      	negpl	r3, r1
			for (int i = 0; i < result_addr_queue.size; i++) {
 8002302:	3201      	adds	r2, #1
				if(result_addr_queue.data[idx] >= 0x3000)
 8002304:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8002308:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
					result_addr_queue.data[idx] -= 128;
 800230c:	bf24      	itt	cs
 800230e:	3980      	subcs	r1, #128	@ 0x80
 8002310:	f846 1023 	strcs.w	r1, [r6, r3, lsl #2]
			for (int i = 0; i < result_addr_queue.size; i++) {
 8002314:	e79e      	b.n	8002254 <saveRMC+0x1ec>
				int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002316:	f8d6 1200 	ldr.w	r1, [r6, #512]	@ 0x200
 800231a:	4441      	add	r1, r8
 800231c:	424b      	negs	r3, r1
 800231e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002322:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8002326:	bf58      	it	pl
 8002328:	4259      	negpl	r1, r3
				if(result_addr_queue.data[idx] < 0x3000)
 800232a:	f856 3021 	ldr.w	r3, [r6, r1, lsl #2]
 800232e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002332:	d202      	bcs.n	800233a <saveRMC+0x2d2>
					deleteMiddle_GSM(&result_addr_queue, idx);
 8002334:	4648      	mov	r0, r9
 8002336:	f7ff f815 	bl	8001364 <deleteMiddle_GSM>
			for (int i = 0; i < result_addr_queue.size; i++) {
 800233a:	f108 0801 	add.w	r8, r8, #1
 800233e:	e78d      	b.n	800225c <saveRMC+0x1f4>
			count_shiftleft++;
 8002340:	4a17      	ldr	r2, [pc, #92]	@ (80023a0 <saveRMC+0x338>)
 8002342:	7813      	ldrb	r3, [r2, #0]
 8002344:	3301      	adds	r3, #1
 8002346:	7013      	strb	r3, [r2, #0]
 8002348:	e797      	b.n	800227a <saveRMC+0x212>
		is_flash_overflow = 0;
 800234a:	2200      	movs	r2, #0
 800234c:	601a      	str	r2, [r3, #0]
 800234e:	e7b9      	b.n	80022c4 <saveRMC+0x25c>
 8002350:	20003508 	.word	0x20003508
 8002354:	0800e5fb 	.word	0x0800e5fb
 8002358:	20000008 	.word	0x20000008
 800235c:	20003408 	.word	0x20003408
 8002360:	2000226c 	.word	0x2000226c
 8002364:	20001f84 	.word	0x20001f84
 8002368:	0800de4f 	.word	0x0800de4f
 800236c:	20000004 	.word	0x20000004
 8002370:	20003488 	.word	0x20003488
 8002374:	0800e796 	.word	0x0800e796
 8002378:	0800e61b 	.word	0x0800e61b
 800237c:	0800e7ac 	.word	0x0800e7ac
 8002380:	2000350c 	.word	0x2000350c
 8002384:	20001b34 	.word	0x20001b34
 8002388:	20001d48 	.word	0x20001d48
 800238c:	20001b38 	.word	0x20001b38
 8002390:	0800e669 	.word	0x0800e669
 8002394:	0800e6b0 	.word	0x0800e6b0
 8002398:	20001b30 	.word	0x20001b30
 800239c:	0800e6ed 	.word	0x0800e6ed
 80023a0:	20001d44 	.word	0x20001d44
 80023a4:	0800e739 	.word	0x0800e739
 80023a8:	0800e76b 	.word	0x0800e76b

080023ac <parseRMCString>:
		printf("\n\n\nSENDING RMC with Addr TO GSM\n\n");
		osMessageQueuePut(RMC_MailQGSMIdHandle, mail_data, 0, 1000);
	}
}

void parseRMCString(uint8_t *str, RMCSTRUCT *rmc) {
 80023ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80023b0:	b0d4      	sub	sp, #336	@ 0x150
 80023b2:	460c      	mov	r4, r1
    // Cast the uint8_t* to char* for string operations
    char buffer[256];
    strncpy(buffer, (char*)str, sizeof(buffer));
 80023b4:	22ff      	movs	r2, #255	@ 0xff
 80023b6:	4601      	mov	r1, r0
 80023b8:	a814      	add	r0, sp, #80	@ 0x50
 80023ba:	f007 fe86 	bl	800a0ca <strncpy>
    buffer[sizeof(buffer) - 1] = '\0'; // Ensure null termination
 80023be:	2500      	movs	r5, #0

    // Remove the last parameter by locating the last ';'
    char *lastSemicolon = strrchr(buffer, ';');
 80023c0:	213b      	movs	r1, #59	@ 0x3b
 80023c2:	a814      	add	r0, sp, #80	@ 0x50
    buffer[sizeof(buffer) - 1] = '\0'; // Ensure null termination
 80023c4:	f88d 514f 	strb.w	r5, [sp, #335]	@ 0x14f
    char *lastSemicolon = strrchr(buffer, ';');
 80023c8:	f007 fe92 	bl	800a0f0 <strrchr>
    if (lastSemicolon) {
 80023cc:	b100      	cbz	r0, 80023d0 <parseRMCString+0x24>
        *lastSemicolon = '\0'; // Terminate the string here to exclude the last parameter
 80023ce:	7005      	strb	r5, [r0, #0]

    // Parse the string (now excluding the last parameter)
    char validStr[10];
   // unsigned long long epoch;
    int epoch0, epoch1, epoch2;
    sscanf(buffer, "%d;%d;%d;%d;%d;%d;%lf;%c;%lf;%c;%f;%f;%9[^;];%04d%04d%02d",
 80023d0:	f104 032c 	add.w	r3, r4, #44	@ 0x2c
 80023d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80023d6:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 80023da:	9308      	str	r3, [sp, #32]
 80023dc:	f104 0350 	add.w	r3, r4, #80	@ 0x50
 80023e0:	9307      	str	r3, [sp, #28]
 80023e2:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 80023e6:	9306      	str	r3, [sp, #24]
 80023e8:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 80023ec:	9305      	str	r3, [sp, #20]
 80023ee:	f104 0338 	add.w	r3, r4, #56	@ 0x38
 80023f2:	9304      	str	r3, [sp, #16]
 80023f4:	f104 0308 	add.w	r3, r4, #8
 80023f8:	9303      	str	r3, [sp, #12]
 80023fa:	1d23      	adds	r3, r4, #4
 80023fc:	e9cd 4301 	strd	r4, r3, [sp, #4]
 8002400:	f10d 0844 	add.w	r8, sp, #68	@ 0x44
 8002404:	f104 0310 	add.w	r3, r4, #16
 8002408:	ad10      	add	r5, sp, #64	@ 0x40
 800240a:	ae0f      	add	r6, sp, #60	@ 0x3c
 800240c:	af0e      	add	r7, sp, #56	@ 0x38
 800240e:	f104 0218 	add.w	r2, r4, #24
 8002412:	9300      	str	r3, [sp, #0]
 8002414:	4911      	ldr	r1, [pc, #68]	@ (800245c <parseRMCString+0xb0>)
 8002416:	950d      	str	r5, [sp, #52]	@ 0x34
 8002418:	f104 0314 	add.w	r3, r4, #20
 800241c:	960c      	str	r6, [sp, #48]	@ 0x30
 800241e:	970b      	str	r7, [sp, #44]	@ 0x2c
 8002420:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8002424:	a814      	add	r0, sp, #80	@ 0x50
 8002426:	f007 fd25 	bl	8009e74 <siscanf>
		   &epoch1,
		   &epoch2// Epoch time
    );

    // Set validity as an integer (1 for "Valid", 0 for others)
    rmc->isValid = (strcmp(validStr, "Valid") == 0) ? 1 : 0;
 800242a:	490d      	ldr	r1, [pc, #52]	@ (8002460 <parseRMCString+0xb4>)
 800242c:	4640      	mov	r0, r8
 800242e:	f7fd fecf 	bl	80001d0 <strcmp>

    // Store the epoch value
    rmc->date.epoch = ((uint64_t)epoch0 << 32) | ((uint64_t)epoch1 << 16) | (uint64_t)epoch2;
 8002432:	e9dd 320e 	ldrd	r3, r2, [sp, #56]	@ 0x38
 8002436:	17d1      	asrs	r1, r2, #31
 8002438:	0409      	lsls	r1, r1, #16
 800243a:	ea41 4112 	orr.w	r1, r1, r2, lsr #16
 800243e:	430b      	orrs	r3, r1
 8002440:	9910      	ldr	r1, [sp, #64]	@ 0x40
    rmc->isValid = (strcmp(validStr, "Valid") == 0) ? 1 : 0;
 8002442:	fab0 f080 	clz	r0, r0
 8002446:	0940      	lsrs	r0, r0, #5
    rmc->date.epoch = ((uint64_t)epoch0 << 32) | ((uint64_t)epoch1 << 16) | (uint64_t)epoch2;
 8002448:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 800244c:	ea43 73e1 	orr.w	r3, r3, r1, asr #31
 8002450:	e9c4 2308 	strd	r2, r3, [r4, #32]
    rmc->isValid = (strcmp(validStr, "Valid") == 0) ? 1 : 0;
 8002454:	6320      	str	r0, [r4, #48]	@ 0x30
}
 8002456:	b054      	add	sp, #336	@ 0x150
 8002458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800245c:	0800e7d5 	.word	0x0800e7d5
 8002460:	0800debd 	.word	0x0800debd

08002464 <readFlash>:

RMCSTRUCT readFlash(uint32_t addr){
 8002464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002466:	460d      	mov	r5, r1
 8002468:	b0a7      	sub	sp, #156	@ 0x9c
	Uint32ToHex(addr, addr_out_flash, 8);
 800246a:	2208      	movs	r2, #8
 800246c:	4942      	ldr	r1, [pc, #264]	@ (8002578 <readFlash+0x114>)
RMCSTRUCT readFlash(uint32_t addr){
 800246e:	4604      	mov	r4, r0
	Uint32ToHex(addr, addr_out_flash, 8);
 8002470:	4628      	mov	r0, r5
 8002472:	f000 fce3 	bl	8002e3c <Uint32ToHex>
	printf("Address received from FLASH: %s \n", addr_out_flash);
 8002476:	4940      	ldr	r1, [pc, #256]	@ (8002578 <readFlash+0x114>)
 8002478:	4840      	ldr	r0, [pc, #256]	@ (800257c <readFlash+0x118>)
 800247a:	f007 fc2f 	bl	8009cdc <iprintf>
	W25_Reset();
 800247e:	f7ff fb6e 	bl	8001b5e <W25_Reset>
	W25_ReadData(addr, flashBufferRMCReceived, 128);
 8002482:	2280      	movs	r2, #128	@ 0x80
 8002484:	493e      	ldr	r1, [pc, #248]	@ (8002580 <readFlash+0x11c>)
 8002486:	4628      	mov	r0, r5
 8002488:	f7ff fc8a 	bl	8001da0 <W25_ReadData>
	char spi_flash_data_intro[] = "Flash DATA at READ FLASH received: ";
 800248c:	4b3d      	ldr	r3, [pc, #244]	@ (8002584 <readFlash+0x120>)
 800248e:	aa07      	add	r2, sp, #28
 8002490:	f103 0720 	add.w	r7, r3, #32
 8002494:	4616      	mov	r6, r2
 8002496:	6818      	ldr	r0, [r3, #0]
 8002498:	6859      	ldr	r1, [r3, #4]
 800249a:	4615      	mov	r5, r2
 800249c:	c503      	stmia	r5!, {r0, r1}
 800249e:	3308      	adds	r3, #8
 80024a0:	42bb      	cmp	r3, r7
 80024a2:	462a      	mov	r2, r5
 80024a4:	d1f7      	bne.n	8002496 <readFlash+0x32>
 80024a6:	6818      	ldr	r0, [r3, #0]
 80024a8:	6028      	str	r0, [r5, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 80024aa:	4630      	mov	r0, r6
 80024ac:	f7fd fef0 	bl	8000290 <strlen>
 80024b0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024b4:	b282      	uxth	r2, r0
 80024b6:	4631      	mov	r1, r6
 80024b8:	4833      	ldr	r0, [pc, #204]	@ (8002588 <readFlash+0x124>)
 80024ba:	f003 fb5b 	bl	8005b74 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 80024be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024c2:	492f      	ldr	r1, [pc, #188]	@ (8002580 <readFlash+0x11c>)
 80024c4:	4830      	ldr	r0, [pc, #192]	@ (8002588 <readFlash+0x124>)
 80024c6:	2280      	movs	r2, #128	@ 0x80
 80024c8:	f003 fb54 	bl	8005b74 <HAL_UART_Transmit>

	RMCSTRUCT rmc = {0};
 80024cc:	2258      	movs	r2, #88	@ 0x58
 80024ce:	2100      	movs	r1, #0
 80024d0:	a810      	add	r0, sp, #64	@ 0x40
 80024d2:	f007 fdd3 	bl	800a07c <memset>
	parseRMCString(flashBufferRMCReceived, &rmc);
 80024d6:	482a      	ldr	r0, [pc, #168]	@ (8002580 <readFlash+0x11c>)
 80024d8:	a910      	add	r1, sp, #64	@ 0x40
 80024da:	f7ff ff67 	bl	80023ac <parseRMCString>

	if(IsPageValid(flashBufferRMCReceived) == 0){
 80024de:	4828      	ldr	r0, [pc, #160]	@ (8002580 <readFlash+0x11c>)
 80024e0:	f7ff fc90 	bl	8001e04 <IsPageValid>
 80024e4:	4a29      	ldr	r2, [pc, #164]	@ (800258c <readFlash+0x128>)
 80024e6:	2800      	cmp	r0, #0
 80024e8:	d141      	bne.n	800256e <readFlash+0x10a>
		is_read_flash_valid = 0;
 80024ea:	6010      	str	r0, [r2, #0]
		rmc.isValid = 0;
 80024ec:	901c      	str	r0, [sp, #112]	@ 0x70
		printf("\n\n--------------------- READING FLASH (RMC) ERROR ----------------------------\n\n");
 80024ee:	4828      	ldr	r0, [pc, #160]	@ (8002590 <readFlash+0x12c>)
	}
	else{
		is_read_flash_valid = 1;
		rmc.isValid = 1;
		printf("\n\n--------------------- READING FLASH (RMC) SUCCESSFULLY ----------------------------\n\n");
 80024f0:	f007 fc64 	bl	8009dbc <puts>
	}

	printf("Date: %02d-%02d-%02d\n", rmc.date.Yr, rmc.date.Mon, rmc.date.Day);
 80024f4:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	@ 0x50
 80024f8:	9916      	ldr	r1, [sp, #88]	@ 0x58
 80024fa:	4826      	ldr	r0, [pc, #152]	@ (8002594 <readFlash+0x130>)
 80024fc:	f007 fbee 	bl	8009cdc <iprintf>

	printf("Time: %02d:%02d:%02d\n", rmc.tim.hour, rmc.tim.min, rmc.tim.sec);
 8002500:	e9dd 2311 	ldrd	r2, r3, [sp, #68]	@ 0x44
 8002504:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8002506:	4824      	ldr	r0, [pc, #144]	@ (8002598 <readFlash+0x134>)
 8002508:	f007 fbe8 	bl	8009cdc <iprintf>

	printf("Location: %.6f %c, %.6f %c\n", rmc.lcation.latitude, rmc.lcation.NS,
 800250c:	f89d 3090 	ldrb.w	r3, [sp, #144]	@ 0x90
 8002510:	9304      	str	r3, [sp, #16]
 8002512:	e9dd 2322 	ldrd	r2, r3, [sp, #136]	@ 0x88
 8002516:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800251a:	f89d 3080 	ldrb.w	r3, [sp, #128]	@ 0x80
 800251e:	9300      	str	r3, [sp, #0]
 8002520:	481e      	ldr	r0, [pc, #120]	@ (800259c <readFlash+0x138>)
 8002522:	e9dd 231e 	ldrd	r2, r3, [sp, #120]	@ 0x78
 8002526:	f007 fbd9 	bl	8009cdc <iprintf>
		   rmc.lcation.longitude, rmc.lcation.EW);

	printf("Speed: %.2f\n", rmc.speed);
 800252a:	981a      	ldr	r0, [sp, #104]	@ 0x68
 800252c:	f7fe f81c 	bl	8000568 <__aeabi_f2d>
 8002530:	4602      	mov	r2, r0
 8002532:	460b      	mov	r3, r1
 8002534:	481a      	ldr	r0, [pc, #104]	@ (80025a0 <readFlash+0x13c>)
 8002536:	f007 fbd1 	bl	8009cdc <iprintf>

	printf("Course: %.2f\n", rmc.course);
 800253a:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 800253c:	f7fe f814 	bl	8000568 <__aeabi_f2d>
 8002540:	4602      	mov	r2, r0
 8002542:	460b      	mov	r3, r1
 8002544:	4817      	ldr	r0, [pc, #92]	@ (80025a4 <readFlash+0x140>)
 8002546:	f007 fbc9 	bl	8009cdc <iprintf>

	printf("Validity: %s\n", rmc.isValid ? "Valid" : "Invalid");
 800254a:	4b17      	ldr	r3, [pc, #92]	@ (80025a8 <readFlash+0x144>)
 800254c:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800254e:	4a17      	ldr	r2, [pc, #92]	@ (80025ac <readFlash+0x148>)
 8002550:	4817      	ldr	r0, [pc, #92]	@ (80025b0 <readFlash+0x14c>)
 8002552:	2900      	cmp	r1, #0
 8002554:	bf0c      	ite	eq
 8002556:	4611      	moveq	r1, r2
 8002558:	4619      	movne	r1, r3
 800255a:	f007 fbbf 	bl	8009cdc <iprintf>

	return rmc;
 800255e:	2258      	movs	r2, #88	@ 0x58
 8002560:	a910      	add	r1, sp, #64	@ 0x40
 8002562:	4620      	mov	r0, r4
 8002564:	f008 fbde 	bl	800ad24 <memcpy>
}
 8002568:	4620      	mov	r0, r4
 800256a:	b027      	add	sp, #156	@ 0x9c
 800256c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		is_read_flash_valid = 1;
 800256e:	2301      	movs	r3, #1
		printf("\n\n--------------------- READING FLASH (RMC) SUCCESSFULLY ----------------------------\n\n");
 8002570:	4810      	ldr	r0, [pc, #64]	@ (80025b4 <readFlash+0x150>)
		is_read_flash_valid = 1;
 8002572:	6013      	str	r3, [r2, #0]
		rmc.isValid = 1;
 8002574:	931c      	str	r3, [sp, #112]	@ 0x70
		printf("\n\n--------------------- READING FLASH (RMC) SUCCESSFULLY ----------------------------\n\n");
 8002576:	e7bb      	b.n	80024f0 <readFlash+0x8c>
 8002578:	2000226c 	.word	0x2000226c
 800257c:	0800e80f 	.word	0x0800e80f
 8002580:	20003488 	.word	0x20003488
 8002584:	0800e949 	.word	0x0800e949
 8002588:	20001f84 	.word	0x20001f84
 800258c:	20000000 	.word	0x20000000
 8002590:	0800e831 	.word	0x0800e831
 8002594:	0800e8d8 	.word	0x0800e8d8
 8002598:	0800e8ee 	.word	0x0800e8ee
 800259c:	0800e904 	.word	0x0800e904
 80025a0:	0800e920 	.word	0x0800e920
 80025a4:	0800e92d 	.word	0x0800e92d
 80025a8:	0800debd 	.word	0x0800debd
 80025ac:	0800dec3 	.word	0x0800dec3
 80025b0:	0800e93b 	.word	0x0800e93b
 80025b4:	0800e881 	.word	0x0800e881

080025b8 <receiveRMCDataFromGPS>:


void receiveRMCDataFromGPS(void) {
 80025b8:	b570      	push	{r4, r5, r6, lr}
	static int countRMCReceived = 0;
//	uint8_t output_buffer[70];

	// Wait until there are at least 10 messages in the queue

	osStatus_t status = osMessageQueueGet(RMC_MailQFLASHIdHandle, &receivedDataRMCFLASH, NULL, 1000); // Wait for mail
 80025ba:	4845      	ldr	r0, [pc, #276]	@ (80026d0 <receiveRMCDataFromGPS+0x118>)
 80025bc:	4d45      	ldr	r5, [pc, #276]	@ (80026d4 <receiveRMCDataFromGPS+0x11c>)
 80025be:	6800      	ldr	r0, [r0, #0]
 80025c0:	4629      	mov	r1, r5
 80025c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025c6:	2200      	movs	r2, #0
 80025c8:	f003 fe0e 	bl	80061e8 <osMessageQueueGet>
	if(status == osOK){
 80025cc:	4601      	mov	r1, r0
 80025ce:	2800      	cmp	r0, #0
 80025d0:	d179      	bne.n	80026c6 <receiveRMCDataFromGPS+0x10e>
		if(osMutexAcquire(myMutexHandle, osWaitForever) == osOK) {
 80025d2:	4e41      	ldr	r6, [pc, #260]	@ (80026d8 <receiveRMCDataFromGPS+0x120>)
 80025d4:	4c41      	ldr	r4, [pc, #260]	@ (80026dc <receiveRMCDataFromGPS+0x124>)
 80025d6:	6830      	ldr	r0, [r6, #0]
 80025d8:	f04f 31ff 	mov.w	r1, #4294967295
 80025dc:	f003 fd18 	bl	8006010 <osMutexAcquire>
 80025e0:	2800      	cmp	r0, #0
 80025e2:	d127      	bne.n	8002634 <receiveRMCDataFromGPS+0x7c>
			printf("\nReceived  RMC Data SPI FLASH: \n");
 80025e4:	483e      	ldr	r0, [pc, #248]	@ (80026e0 <receiveRMCDataFromGPS+0x128>)
 80025e6:	f007 fbe9 	bl	8009dbc <puts>
		//Sending DATA to GSM
			rmc_flash.lcation.latitude = receivedDataRMCFLASH.lcation.latitude;
 80025ea:	e9d5 230e 	ldrd	r2, r3, [r5, #56]	@ 0x38
 80025ee:	e9c4 230e 	strd	r2, r3, [r4, #56]	@ 0x38
			rmc_flash.lcation.longitude = receivedDataRMCFLASH.lcation.longitude;
 80025f2:	e9d5 2312 	ldrd	r2, r3, [r5, #72]	@ 0x48
 80025f6:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
			rmc_flash.speed = receivedDataRMCFLASH.speed;
 80025fa:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80025fc:	62a3      	str	r3, [r4, #40]	@ 0x28
			rmc_flash.course = receivedDataRMCFLASH.course;
 80025fe:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002600:	62e3      	str	r3, [r4, #44]	@ 0x2c
			rmc_flash.lcation.NS = receivedDataRMCFLASH.lcation.NS;
 8002602:	f895 3040 	ldrb.w	r3, [r5, #64]	@ 0x40
 8002606:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
			rmc_flash.lcation.EW = receivedDataRMCFLASH.lcation.EW;
 800260a:	f895 3050 	ldrb.w	r3, [r5, #80]	@ 0x50
 800260e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
			rmc_flash.isValid = receivedDataRMCFLASH.isValid;
 8002612:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8002614:	6323      	str	r3, [r4, #48]	@ 0x30
			rmc_flash.tim.hour = receivedDataRMCFLASH.tim.hour;
 8002616:	682b      	ldr	r3, [r5, #0]
 8002618:	6023      	str	r3, [r4, #0]
			rmc_flash.tim.min = receivedDataRMCFLASH.tim.min;
 800261a:	686b      	ldr	r3, [r5, #4]
 800261c:	6063      	str	r3, [r4, #4]
			rmc_flash.tim.sec = receivedDataRMCFLASH.tim.sec;
 800261e:	68ab      	ldr	r3, [r5, #8]
 8002620:	60a3      	str	r3, [r4, #8]
			rmc_flash.date.Yr = receivedDataRMCFLASH.date.Yr;
 8002622:	69ab      	ldr	r3, [r5, #24]
 8002624:	61a3      	str	r3, [r4, #24]
			rmc_flash.date.Mon = receivedDataRMCFLASH.date.Mon;
 8002626:	696b      	ldr	r3, [r5, #20]
 8002628:	6163      	str	r3, [r4, #20]
			rmc_flash.date.Day = receivedDataRMCFLASH.date.Day;
			osMutexRelease(myMutexHandle);
 800262a:	6830      	ldr	r0, [r6, #0]
			rmc_flash.date.Day = receivedDataRMCFLASH.date.Day;
 800262c:	692b      	ldr	r3, [r5, #16]
 800262e:	6123      	str	r3, [r4, #16]
			osMutexRelease(myMutexHandle);
 8002630:	f003 fd20 	bl	8006074 <osMutexRelease>
		}


		if(rmc_flash.date.Yr >= 24){
 8002634:	69a3      	ldr	r3, [r4, #24]
 8002636:	2b17      	cmp	r3, #23
 8002638:	dd44      	ble.n	80026c4 <receiveRMCDataFromGPS+0x10c>
			countRMCReceived++;
 800263a:	4d2a      	ldr	r5, [pc, #168]	@ (80026e4 <receiveRMCDataFromGPS+0x12c>)
			printf("\n\n --------------------------------- COUNT RMC RECEIVED AT SPI FLASH is %d --------------------------\n\n", countRMCReceived);
 800263c:	482a      	ldr	r0, [pc, #168]	@ (80026e8 <receiveRMCDataFromGPS+0x130>)
			countRMCReceived++;
 800263e:	6829      	ldr	r1, [r5, #0]
 8002640:	3101      	adds	r1, #1
 8002642:	6029      	str	r1, [r5, #0]
			printf("\n\n --------------------------------- COUNT RMC RECEIVED AT SPI FLASH is %d --------------------------\n\n", countRMCReceived);
 8002644:	f007 fb4a 	bl	8009cdc <iprintf>


			printf("Time Received from GPS AT SPI FLASH: %d:%d:%d\n", rmc_flash.tim.hour, rmc_flash.tim.min, rmc_flash.tim.sec);
 8002648:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 800264c:	6821      	ldr	r1, [r4, #0]
 800264e:	4827      	ldr	r0, [pc, #156]	@ (80026ec <receiveRMCDataFromGPS+0x134>)
 8002650:	f007 fb44 	bl	8009cdc <iprintf>
//
//		printf("Location Received FROM GPS AT SPI FLASH: %.6f %c, %.6f %c\n", rmc_flash.lcation.latitude, rmc_flash.lcation.NS, rmc_flash.lcation.longitude, rmc_flash.lcation.EW);
//
//		printf("Speed FROM GPS AT SPI FLASH: %.2f, Course: %.2f, Valid: %d\n\n\n", rmc_flash.speed, rmc_flash.course, rmc_flash.isValid);

			format_rmc_data(&rmc_flash,(char*) rmcBufferDemo, 128);
 8002654:	4926      	ldr	r1, [pc, #152]	@ (80026f0 <receiveRMCDataFromGPS+0x138>)
 8002656:	4821      	ldr	r0, [pc, #132]	@ (80026dc <receiveRMCDataFromGPS+0x124>)
 8002658:	2280      	movs	r2, #128	@ 0x80
 800265a:	f7ff fcaf 	bl	8001fbc <format_rmc_data>

			if(countRMCReceived == 28){
 800265e:	682b      	ldr	r3, [r5, #0]
 8002660:	2b1c      	cmp	r3, #28
 8002662:	d12f      	bne.n	80026c4 <receiveRMCDataFromGPS+0x10c>

				saveRMC();
 8002664:	f7ff fd00 	bl	8002068 <saveRMC>
				printf("---------------------Sending the current data----------------");
 8002668:	4822      	ldr	r0, [pc, #136]	@ (80026f4 <receiveRMCDataFromGPS+0x13c>)
 800266a:	f007 fb37 	bl	8009cdc <iprintf>
				mail_gsm.rmc.lcation.latitude = rmc_flash.lcation.latitude;
 800266e:	4b22      	ldr	r3, [pc, #136]	@ (80026f8 <receiveRMCDataFromGPS+0x140>)
				mail_gsm.rmc.lcation.longitude = rmc_flash.lcation.longitude;
				mail_gsm.rmc.speed = rmc_flash.speed;
 8002670:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002672:	629a      	str	r2, [r3, #40]	@ 0x28
				mail_gsm.rmc.course = rmc_flash.course;
 8002674:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002676:	62da      	str	r2, [r3, #44]	@ 0x2c
				mail_gsm.rmc.lcation.NS = rmc_flash.lcation.NS;
 8002678:	f894 2040 	ldrb.w	r2, [r4, #64]	@ 0x40
 800267c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
				mail_gsm.rmc.lcation.EW = rmc_flash.lcation.EW;
 8002680:	f894 2050 	ldrb.w	r2, [r4, #80]	@ 0x50
 8002684:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
				mail_gsm.rmc.isValid = rmc_flash.isValid;
 8002688:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800268a:	631a      	str	r2, [r3, #48]	@ 0x30
				mail_gsm.rmc.tim.hour = rmc_flash.tim.hour;
 800268c:	6822      	ldr	r2, [r4, #0]
 800268e:	601a      	str	r2, [r3, #0]
				mail_gsm.rmc.tim.min = rmc_flash.tim.min;
 8002690:	6862      	ldr	r2, [r4, #4]
 8002692:	605a      	str	r2, [r3, #4]
				mail_gsm.rmc.lcation.latitude = rmc_flash.lcation.latitude;
 8002694:	e9d4 010e 	ldrd	r0, r1, [r4, #56]	@ 0x38
				mail_gsm.rmc.tim.sec = rmc_flash.tim.sec;
 8002698:	68a2      	ldr	r2, [r4, #8]
 800269a:	609a      	str	r2, [r3, #8]
				mail_gsm.rmc.date.Yr = rmc_flash.date.Yr;
 800269c:	69a2      	ldr	r2, [r4, #24]
 800269e:	619a      	str	r2, [r3, #24]
				mail_gsm.rmc.date.Mon = rmc_flash.date.Mon;
 80026a0:	6962      	ldr	r2, [r4, #20]
 80026a2:	615a      	str	r2, [r3, #20]
				mail_gsm.rmc.lcation.latitude = rmc_flash.lcation.latitude;
 80026a4:	e9c3 010e 	strd	r0, r1, [r3, #56]	@ 0x38
				mail_gsm.rmc.date.Day = rmc_flash.date.Day;
 80026a8:	6922      	ldr	r2, [r4, #16]
 80026aa:	611a      	str	r2, [r3, #16]
				mail_gsm.rmc.lcation.longitude = rmc_flash.lcation.longitude;
 80026ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
				mail_gsm.address = current_addr;
 80026b0:	4a12      	ldr	r2, [pc, #72]	@ (80026fc <receiveRMCDataFromGPS+0x144>)
				mail_gsm.rmc.lcation.longitude = rmc_flash.lcation.longitude;
 80026b2:	e9c3 0112 	strd	r0, r1, [r3, #72]	@ 0x48
				mail_gsm.address = current_addr;
 80026b6:	6811      	ldr	r1, [r2, #0]

				printf("-------------------SENDING CURRENT ADDR DATA: %08lx----------------------", mail_gsm.address);
 80026b8:	4811      	ldr	r0, [pc, #68]	@ (8002700 <receiveRMCDataFromGPS+0x148>)
				mail_gsm.address = current_addr;
 80026ba:	6599      	str	r1, [r3, #88]	@ 0x58
				printf("-------------------SENDING CURRENT ADDR DATA: %08lx----------------------", mail_gsm.address);
 80026bc:	f007 fb0e 	bl	8009cdc <iprintf>
//				sendRMCDataWithAddrToGSM(&mail_gsm);
				countRMCReceived = 0;
 80026c0:	2300      	movs	r3, #0
 80026c2:	602b      	str	r3, [r5, #0]
		// Free memory after use
	}
	else{
		printf("\n\n-------------------------- RECEIVED MAIL FROM GPS AT SPI FLASH FAILED: %d ------------------------\n\n",status);
	}
}
 80026c4:	bd70      	pop	{r4, r5, r6, pc}
 80026c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printf("\n\n-------------------------- RECEIVED MAIL FROM GPS AT SPI FLASH FAILED: %d ------------------------\n\n",status);
 80026ca:	480e      	ldr	r0, [pc, #56]	@ (8002704 <receiveRMCDataFromGPS+0x14c>)
 80026cc:	f007 bb06 	b.w	8009cdc <iprintf>
 80026d0:	20001d58 	.word	0x20001d58
 80026d4:	20002278 	.word	0x20002278
 80026d8:	20001d4c 	.word	0x20001d4c
 80026dc:	20002330 	.word	0x20002330
 80026e0:	0800e96d 	.word	0x0800e96d
 80026e4:	20002268 	.word	0x20002268
 80026e8:	0800e98d 	.word	0x0800e98d
 80026ec:	0800e9f5 	.word	0x0800e9f5
 80026f0:	20003408 	.word	0x20003408
 80026f4:	0800ea24 	.word	0x0800ea24
 80026f8:	200022d0 	.word	0x200022d0
 80026fc:	20000004 	.word	0x20000004
 8002700:	0800ea62 	.word	0x0800ea62
 8002704:	0800eaac 	.word	0x0800eaac

08002708 <StartSpiFlash>:



void StartSpiFlash(void const * argument)
{
 8002708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* USER CODE BEGIN StartSpiFlash */
  /* Infinite loop */
	printf("\n\n\n------------------------------- STARTING SPI FLASH ------------------------------\n\n\n");
 800270c:	4844      	ldr	r0, [pc, #272]	@ (8002820 <StartSpiFlash+0x118>)
//	myMutex = osMutexNew(NULL);  // NULL means default attributes
//	if (myMutex == NULL) {
//		printf("\n\n ----------------- Failed to create mutex -----------------\n\n");
//	}
//	printf("\n\n --------------------Creating a MESSAGE QUEUE --------------------- \n\n");
	rmc_saved = readFlash(0x9000);
 800270e:	4c45      	ldr	r4, [pc, #276]	@ (8002824 <StartSpiFlash+0x11c>)
	current_addr = address_rmc;
 8002710:	4e45      	ldr	r6, [pc, #276]	@ (8002828 <StartSpiFlash+0x120>)
{
 8002712:	b09c      	sub	sp, #112	@ 0x70
	printf("\n\n\n------------------------------- STARTING SPI FLASH ------------------------------\n\n\n");
 8002714:	f007 fb52 	bl	8009dbc <puts>
	current_addr = address_rmc;
 8002718:	4b44      	ldr	r3, [pc, #272]	@ (800282c <StartSpiFlash+0x124>)
	rmc_saved = readFlash(0x9000);
 800271a:	f44f 4110 	mov.w	r1, #36864	@ 0x9000
	current_addr = address_rmc;
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6033      	str	r3, [r6, #0]
	rmc_saved = readFlash(0x9000);
 8002722:	4668      	mov	r0, sp
 8002724:	f7ff fe9e 	bl	8002464 <readFlash>
 8002728:	2258      	movs	r2, #88	@ 0x58
 800272a:	4669      	mov	r1, sp
 800272c:	4620      	mov	r0, r4
 800272e:	f008 faf9 	bl	800ad24 <memcpy>
	printf("\n-------------------------- BACK UP GPS FROM FLASH ----------------------- \n");
 8002732:	483f      	ldr	r0, [pc, #252]	@ (8002830 <StartSpiFlash+0x128>)
 8002734:	f007 fb42 	bl	8009dbc <puts>
	if(rmc_saved.isValid == 0){
 8002738:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 800273a:	b9f5      	cbnz	r5, 800277a <StartSpiFlash+0x72>
		printf("There is not back up GPS from FLASH");
 800273c:	483d      	ldr	r0, [pc, #244]	@ (8002834 <StartSpiFlash+0x12c>)
 800273e:	f007 facd 	bl	8009cdc <iprintf>
		rmc_saved.tim.hour = 0;
		rmc_saved.tim.min = 0;
		rmc_saved.tim.sec = 0;
		rmc_saved.lcation.latitude = 20.998022;
 8002742:	a333      	add	r3, pc, #204	@ (adr r3, 8002810 <StartSpiFlash+0x108>)
 8002744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002748:	e9c4 230e 	strd	r2, r3, [r4, #56]	@ 0x38
		rmc_saved.lcation.longitude = 105.794756;
 800274c:	a332      	add	r3, pc, #200	@ (adr r3, 8002818 <StartSpiFlash+0x110>)
 800274e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002752:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
		rmc_saved.speed = 22.4;
 8002756:	4b38      	ldr	r3, [pc, #224]	@ (8002838 <StartSpiFlash+0x130>)
 8002758:	62a3      	str	r3, [r4, #40]	@ 0x28
		rmc_saved.course = 30.5;
 800275a:	4b38      	ldr	r3, [pc, #224]	@ (800283c <StartSpiFlash+0x134>)
 800275c:	62e3      	str	r3, [r4, #44]	@ 0x2c
		rmc_saved.lcation.NS = 'N';
 800275e:	234e      	movs	r3, #78	@ 0x4e
 8002760:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
		rmc_saved.tim.min = 0;
 8002764:	e9c4 5500 	strd	r5, r5, [r4]
		rmc_saved.lcation.EW = 'E';
 8002768:	2345      	movs	r3, #69	@ 0x45
		rmc_saved.isValid = 1;
		rmc_saved.date.Day = 0;
		rmc_saved.date.Mon = 0;
 800276a:	e9c4 5504 	strd	r5, r5, [r4, #16]
		rmc_saved.lcation.EW = 'E';
 800276e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
		rmc_saved.isValid = 1;
 8002772:	2301      	movs	r3, #1
		rmc_saved.tim.sec = 0;
 8002774:	60a5      	str	r5, [r4, #8]
		rmc_saved.isValid = 1;
 8002776:	6323      	str	r3, [r4, #48]	@ 0x30
		rmc_saved.date.Yr = 0;
 8002778:	61a5      	str	r5, [r4, #24]
		uint32_t freeStack2 = osThreadGetStackSpace(SpiFlashHandle);
		printf("\n\n --------------Thread SPI FLASH %p stack: %04ld bytes remaining----------\n\n", SpiFlashHandle, freeStack2);
		W25_Reset();
		W25_ReadJedecID();
		W25_Reset();
		W25_ReadData(current_addr, flashBufferRMCReceived, 128);
 800277a:	4f31      	ldr	r7, [pc, #196]	@ (8002840 <StartSpiFlash+0x138>)
		char spi_flash_data_intro[] = "Flash DATA received: ";
		HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 800277c:	4d31      	ldr	r5, [pc, #196]	@ (8002844 <StartSpiFlash+0x13c>)
		uint32_t freeStack2 = osThreadGetStackSpace(SpiFlashHandle);
 800277e:	4c32      	ldr	r4, [pc, #200]	@ (8002848 <StartSpiFlash+0x140>)
		osDelay(250);
 8002780:	20fa      	movs	r0, #250	@ 0xfa
 8002782:	f003 fbe7 	bl	8005f54 <osDelay>
		printf("\n\n--------------------------- INSIDE SPI FLASH --------------------------------\n\n");
 8002786:	4831      	ldr	r0, [pc, #196]	@ (800284c <StartSpiFlash+0x144>)
 8002788:	f007 fb18 	bl	8009dbc <puts>
		uint32_t freeStack2 = osThreadGetStackSpace(SpiFlashHandle);
 800278c:	6820      	ldr	r0, [r4, #0]
 800278e:	f003 fbcd 	bl	8005f2c <osThreadGetStackSpace>
		printf("\n\n --------------Thread SPI FLASH %p stack: %04ld bytes remaining----------\n\n", SpiFlashHandle, freeStack2);
 8002792:	6821      	ldr	r1, [r4, #0]
		uint32_t freeStack2 = osThreadGetStackSpace(SpiFlashHandle);
 8002794:	4602      	mov	r2, r0
		printf("\n\n --------------Thread SPI FLASH %p stack: %04ld bytes remaining----------\n\n", SpiFlashHandle, freeStack2);
 8002796:	482e      	ldr	r0, [pc, #184]	@ (8002850 <StartSpiFlash+0x148>)
 8002798:	f007 faa0 	bl	8009cdc <iprintf>
		W25_Reset();
 800279c:	f7ff f9df 	bl	8001b5e <W25_Reset>
		W25_ReadJedecID();
 80027a0:	f7ff fa0a 	bl	8001bb8 <W25_ReadJedecID>
		W25_Reset();
 80027a4:	f7ff f9db 	bl	8001b5e <W25_Reset>
		W25_ReadData(current_addr, flashBufferRMCReceived, 128);
 80027a8:	2280      	movs	r2, #128	@ 0x80
 80027aa:	6830      	ldr	r0, [r6, #0]
 80027ac:	4639      	mov	r1, r7
 80027ae:	f7ff faf7 	bl	8001da0 <W25_ReadData>
		char spi_flash_data_intro[] = "Flash DATA received: ";
 80027b2:	4b28      	ldr	r3, [pc, #160]	@ (8002854 <StartSpiFlash+0x14c>)
 80027b4:	aa16      	add	r2, sp, #88	@ 0x58
 80027b6:	f103 0c10 	add.w	ip, r3, #16
 80027ba:	4690      	mov	r8, r2
 80027bc:	6818      	ldr	r0, [r3, #0]
 80027be:	6859      	ldr	r1, [r3, #4]
 80027c0:	4614      	mov	r4, r2
 80027c2:	c403      	stmia	r4!, {r0, r1}
 80027c4:	3308      	adds	r3, #8
 80027c6:	4563      	cmp	r3, ip
 80027c8:	4622      	mov	r2, r4
 80027ca:	d1f7      	bne.n	80027bc <StartSpiFlash+0xb4>
 80027cc:	6818      	ldr	r0, [r3, #0]
 80027ce:	889b      	ldrh	r3, [r3, #4]
 80027d0:	6020      	str	r0, [r4, #0]
 80027d2:	80a3      	strh	r3, [r4, #4]
		HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 80027d4:	4640      	mov	r0, r8
 80027d6:	f7fd fd5b 	bl	8000290 <strlen>
 80027da:	4641      	mov	r1, r8
 80027dc:	b282      	uxth	r2, r0
 80027de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027e2:	4628      	mov	r0, r5
 80027e4:	f003 f9c6 	bl	8005b74 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 80027e8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027ec:	2280      	movs	r2, #128	@ 0x80
 80027ee:	4639      	mov	r1, r7
 80027f0:	4628      	mov	r0, r5
 80027f2:	f003 f9bf 	bl	8005b74 <HAL_UART_Transmit>
		printf("\n------------- Current address FLASH: %08lx -------------\n", current_addr);
 80027f6:	6831      	ldr	r1, [r6, #0]
 80027f8:	4817      	ldr	r0, [pc, #92]	@ (8002858 <StartSpiFlash+0x150>)
 80027fa:	f007 fa6f 	bl	8009cdc <iprintf>
		//receiveTaxData();
		receiveRMCDataFromGPS();
 80027fe:	f7ff fedb 	bl	80025b8 <receiveRMCDataFromGPS>
		printf("\n\n");
 8002802:	4816      	ldr	r0, [pc, #88]	@ (800285c <StartSpiFlash+0x154>)
 8002804:	f007 fada 	bl	8009dbc <puts>
		osDelay(250);
 8002808:	20fa      	movs	r0, #250	@ 0xfa
 800280a:	f003 fba3 	bl	8005f54 <osDelay>
	for(;;){
 800280e:	e7b6      	b.n	800277e <StartSpiFlash+0x76>
 8002810:	5eaab042 	.word	0x5eaab042
 8002814:	4034ff7e 	.word	0x4034ff7e
 8002818:	48451330 	.word	0x48451330
 800281c:	405a72dd 	.word	0x405a72dd
 8002820:	0800eb13 	.word	0x0800eb13
 8002824:	20000370 	.word	0x20000370
 8002828:	20000004 	.word	0x20000004
 800282c:	20000008 	.word	0x20000008
 8002830:	0800eb6a 	.word	0x0800eb6a
 8002834:	0800ebb6 	.word	0x0800ebb6
 8002838:	41b33333 	.word	0x41b33333
 800283c:	41f40000 	.word	0x41f40000
 8002840:	20003488 	.word	0x20003488
 8002844:	20001f84 	.word	0x20001f84
 8002848:	20001d60 	.word	0x20001d60
 800284c:	0800ebda 	.word	0x0800ebda
 8002850:	0800ec2b 	.word	0x0800ec2b
 8002854:	0800e796 	.word	0x0800e796
 8002858:	0800ec79 	.word	0x0800ec79
 800285c:	0800e737 	.word	0x0800e737

08002860 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002860:	4b0d      	ldr	r3, [pc, #52]	@ (8002898 <HAL_MspInit+0x38>)
 8002862:	699a      	ldr	r2, [r3, #24]
 8002864:	f042 0201 	orr.w	r2, r2, #1
 8002868:	619a      	str	r2, [r3, #24]
 800286a:	699a      	ldr	r2, [r3, #24]
{
 800286c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800286e:	f002 0201 	and.w	r2, r2, #1
 8002872:	9200      	str	r2, [sp, #0]
 8002874:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002876:	69da      	ldr	r2, [r3, #28]
 8002878:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800287c:	61da      	str	r2, [r3, #28]
 800287e:	69db      	ldr	r3, [r3, #28]
 8002880:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002884:	9301      	str	r3, [sp, #4]
 8002886:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002888:	2200      	movs	r2, #0
 800288a:	210f      	movs	r1, #15
 800288c:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002890:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002892:	f001 b8e9 	b.w	8003a68 <HAL_NVIC_SetPriority>
 8002896:	bf00      	nop
 8002898:	40021000 	.word	0x40021000

0800289c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800289c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800289e:	2214      	movs	r2, #20
{
 80028a0:	b08a      	sub	sp, #40	@ 0x28
 80028a2:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a4:	2100      	movs	r1, #0
 80028a6:	eb0d 0002 	add.w	r0, sp, r2
 80028aa:	f007 fbe7 	bl	800a07c <memset>
  if(hadc->Instance==ADC2)
 80028ae:	682b      	ldr	r3, [r5, #0]
 80028b0:	4a3d      	ldr	r2, [pc, #244]	@ (80029a8 <HAL_ADC_MspInit+0x10c>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d137      	bne.n	8002926 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80028b6:	4b3d      	ldr	r3, [pc, #244]	@ (80029ac <HAL_ADC_MspInit+0x110>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Channel1;
 80028b8:	4c3d      	ldr	r4, [pc, #244]	@ (80029b0 <HAL_ADC_MspInit+0x114>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 80028ba:	695a      	ldr	r2, [r3, #20]
 80028bc:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80028c0:	615a      	str	r2, [r3, #20]
 80028c2:	695a      	ldr	r2, [r3, #20]
 80028c4:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 80028c8:	9201      	str	r2, [sp, #4]
 80028ca:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028cc:	695a      	ldr	r2, [r3, #20]
 80028ce:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80028d2:	615a      	str	r2, [r3, #20]
 80028d4:	695b      	ldr	r3, [r3, #20]
 80028d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028da:	9302      	str	r3, [sp, #8]
 80028dc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028de:	2620      	movs	r6, #32
 80028e0:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028e6:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028e8:	e9cd 6305 	strd	r6, r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ec:	f001 f9c0 	bl	8003c70 <HAL_GPIO_Init>
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80028f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028f4:	f8df c0cc 	ldr.w	ip, [pc, #204]	@ 80029c4 <HAL_ADC_MspInit+0x128>
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80028f8:	f04f 0e80 	mov.w	lr, #128	@ 0x80
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028fc:	2300      	movs	r3, #0
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80028fe:	e9c4 e203 	strd	lr, r2, [r4, #12]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8002902:	4620      	mov	r0, r4
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002904:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002908:	e9c4 c300 	strd	ip, r3, [r4]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800290c:	e9c4 2605 	strd	r2, r6, [r4, #20]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002910:	60a3      	str	r3, [r4, #8]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8002912:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8002914:	f001 f908 	bl	8003b28 <HAL_DMA_Init>
 8002918:	b108      	cbz	r0, 800291e <HAL_ADC_MspInit+0x82>
    {
      Error_Handler();
 800291a:	f7ff f8d8 	bl	8001ace <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800291e:	63ac      	str	r4, [r5, #56]	@ 0x38
 8002920:	6265      	str	r5, [r4, #36]	@ 0x24
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002922:	b00a      	add	sp, #40	@ 0x28
 8002924:	bd70      	pop	{r4, r5, r6, pc}
  else if(hadc->Instance==ADC3)
 8002926:	4a23      	ldr	r2, [pc, #140]	@ (80029b4 <HAL_ADC_MspInit+0x118>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d1fa      	bne.n	8002922 <HAL_ADC_MspInit+0x86>
    __HAL_RCC_ADC34_CLK_ENABLE();
 800292c:	4b1f      	ldr	r3, [pc, #124]	@ (80029ac <HAL_ADC_MspInit+0x110>)
    hdma_adc3.Instance = DMA2_Channel5;
 800292e:	4c22      	ldr	r4, [pc, #136]	@ (80029b8 <HAL_ADC_MspInit+0x11c>)
    __HAL_RCC_ADC34_CLK_ENABLE();
 8002930:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002932:	4822      	ldr	r0, [pc, #136]	@ (80029bc <HAL_ADC_MspInit+0x120>)
    __HAL_RCC_ADC34_CLK_ENABLE();
 8002934:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002938:	615a      	str	r2, [r3, #20]
 800293a:	695a      	ldr	r2, [r3, #20]
 800293c:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 8002940:	9203      	str	r2, [sp, #12]
 8002942:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002944:	695a      	ldr	r2, [r3, #20]
 8002946:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800294a:	615a      	str	r2, [r3, #20]
 800294c:	695b      	ldr	r3, [r3, #20]
 800294e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002952:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002954:	2201      	movs	r2, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002956:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002958:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800295a:	2303      	movs	r3, #3
 800295c:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002960:	f001 f986 	bl	8003c70 <HAL_GPIO_Init>
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002964:	2080      	movs	r0, #128	@ 0x80
 8002966:	f44f 7280 	mov.w	r2, #256	@ 0x100
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800296a:	4915      	ldr	r1, [pc, #84]	@ (80029c0 <HAL_ADC_MspInit+0x124>)
 800296c:	2300      	movs	r3, #0
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800296e:	e9c4 0203 	strd	r0, r2, [r4, #12]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8002972:	f44f 6680 	mov.w	r6, #1024	@ 0x400
 8002976:	2220      	movs	r2, #32
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8002978:	4620      	mov	r0, r4
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800297a:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800297e:	e9c4 6205 	strd	r6, r2, [r4, #20]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002982:	60a3      	str	r3, [r4, #8]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8002984:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8002986:	f001 f8cf 	bl	8003b28 <HAL_DMA_Init>
 800298a:	b108      	cbz	r0, 8002990 <HAL_ADC_MspInit+0xf4>
      Error_Handler();
 800298c:	f7ff f89f 	bl	8001ace <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8002990:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC3_IRQn, 5, 0);
 8002992:	2200      	movs	r2, #0
 8002994:	2105      	movs	r1, #5
 8002996:	202f      	movs	r0, #47	@ 0x2f
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8002998:	6265      	str	r5, [r4, #36]	@ 0x24
    HAL_NVIC_SetPriority(ADC3_IRQn, 5, 0);
 800299a:	f001 f865 	bl	8003a68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 800299e:	202f      	movs	r0, #47	@ 0x2f
 80029a0:	f001 f894 	bl	8003acc <HAL_NVIC_EnableIRQ>
}
 80029a4:	e7bd      	b.n	8002922 <HAL_ADC_MspInit+0x86>
 80029a6:	bf00      	nop
 80029a8:	50000100 	.word	0x50000100
 80029ac:	40021000 	.word	0x40021000
 80029b0:	20002184 	.word	0x20002184
 80029b4:	50000400 	.word	0x50000400
 80029b8:	20002140 	.word	0x20002140
 80029bc:	48000400 	.word	0x48000400
 80029c0:	40020458 	.word	0x40020458
 80029c4:	40020408 	.word	0x40020408

080029c8 <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 80029c8:	6802      	ldr	r2, [r0, #0]
 80029ca:	4b07      	ldr	r3, [pc, #28]	@ (80029e8 <HAL_RTC_MspInit+0x20>)
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d10a      	bne.n	80029e6 <HAL_RTC_MspInit+0x1e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80029d4:	fa92 f2a2 	rbit	r2, r2
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80029d8:	4b04      	ldr	r3, [pc, #16]	@ (80029ec <HAL_RTC_MspInit+0x24>)
 80029da:	fab2 f282 	clz	r2, r2
 80029de:	4413      	add	r3, r2
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	2201      	movs	r2, #1
 80029e4:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 80029e6:	4770      	bx	lr
 80029e8:	40002800 	.word	0x40002800
 80029ec:	10908100 	.word	0x10908100

080029f0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80029f0:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f2:	2214      	movs	r2, #20
{
 80029f4:	b08a      	sub	sp, #40	@ 0x28
 80029f6:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f8:	2100      	movs	r1, #0
 80029fa:	eb0d 0002 	add.w	r0, sp, r2
 80029fe:	f007 fb3d 	bl	800a07c <memset>
  if(hspi->Instance==SPI1)
 8002a02:	6823      	ldr	r3, [r4, #0]
 8002a04:	4a1e      	ldr	r2, [pc, #120]	@ (8002a80 <HAL_SPI_MspInit+0x90>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d120      	bne.n	8002a4c <HAL_SPI_MspInit+0x5c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a0a:	4b1e      	ldr	r3, [pc, #120]	@ (8002a84 <HAL_SPI_MspInit+0x94>)
 8002a0c:	699a      	ldr	r2, [r3, #24]
 8002a0e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002a12:	619a      	str	r2, [r3, #24]
 8002a14:	699a      	ldr	r2, [r3, #24]
 8002a16:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002a1a:	9201      	str	r2, [sp, #4]
 8002a1c:	9a01      	ldr	r2, [sp, #4]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a1e:	695a      	ldr	r2, [r3, #20]
 8002a20:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002a24:	615a      	str	r2, [r3, #20]
 8002a26:	695b      	ldr	r3, [r3, #20]
 8002a28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a2c:	9302      	str	r3, [sp, #8]
 8002a2e:	9b02      	ldr	r3, [sp, #8]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002a30:	2338      	movs	r3, #56	@ 0x38
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002a32:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a34:	2302      	movs	r3, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a36:	2103      	movs	r1, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a38:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a3a:	2305      	movs	r3, #5
 8002a3c:	e9cd 1308 	strd	r1, r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a40:	4811      	ldr	r0, [pc, #68]	@ (8002a88 <HAL_SPI_MspInit+0x98>)
 8002a42:	a905      	add	r1, sp, #20
 8002a44:	f001 f914 	bl	8003c70 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002a48:	b00a      	add	sp, #40	@ 0x28
 8002a4a:	bd10      	pop	{r4, pc}
  else if(hspi->Instance==SPI2)
 8002a4c:	4a0f      	ldr	r2, [pc, #60]	@ (8002a8c <HAL_SPI_MspInit+0x9c>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d1fa      	bne.n	8002a48 <HAL_SPI_MspInit+0x58>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002a52:	4b0c      	ldr	r3, [pc, #48]	@ (8002a84 <HAL_SPI_MspInit+0x94>)
 8002a54:	69da      	ldr	r2, [r3, #28]
 8002a56:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002a5a:	61da      	str	r2, [r3, #28]
 8002a5c:	69da      	ldr	r2, [r3, #28]
 8002a5e:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002a62:	9203      	str	r2, [sp, #12]
 8002a64:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a66:	695a      	ldr	r2, [r3, #20]
 8002a68:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002a6c:	615a      	str	r2, [r3, #20]
 8002a6e:	695b      	ldr	r3, [r3, #20]
 8002a70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a74:	9304      	str	r3, [sp, #16]
 8002a76:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002a78:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002a7c:	e7d9      	b.n	8002a32 <HAL_SPI_MspInit+0x42>
 8002a7e:	bf00      	nop
 8002a80:	40013000 	.word	0x40013000
 8002a84:	40021000 	.word	0x40021000
 8002a88:	48000400 	.word	0x48000400
 8002a8c:	40003800 	.word	0x40003800

08002a90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a90:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM3)
 8002a92:	4b0e      	ldr	r3, [pc, #56]	@ (8002acc <HAL_TIM_Base_MspInit+0x3c>)
 8002a94:	6802      	ldr	r2, [r0, #0]
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d115      	bne.n	8002ac6 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a9a:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002a9e:	2105      	movs	r1, #5
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002aa0:	69da      	ldr	r2, [r3, #28]
 8002aa2:	f042 0202 	orr.w	r2, r2, #2
 8002aa6:	61da      	str	r2, [r3, #28]
 8002aa8:	69db      	ldr	r3, [r3, #28]
 8002aaa:	f003 0302 	and.w	r3, r3, #2
 8002aae:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ab4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002ab6:	f000 ffd7 	bl	8003a68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002aba:	201d      	movs	r0, #29

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002abc:	b003      	add	sp, #12
 8002abe:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002ac2:	f001 b803 	b.w	8003acc <HAL_NVIC_EnableIRQ>
}
 8002ac6:	b003      	add	sp, #12
 8002ac8:	f85d fb04 	ldr.w	pc, [sp], #4
 8002acc:	40000400 	.word	0x40000400

08002ad0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ad0:	b530      	push	{r4, r5, lr}
 8002ad2:	4605      	mov	r5, r0
 8002ad4:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ad6:	2214      	movs	r2, #20
 8002ad8:	2100      	movs	r1, #0
 8002ada:	a807      	add	r0, sp, #28
 8002adc:	f007 face 	bl	800a07c <memset>
  if(huart->Instance==USART1)
 8002ae0:	682b      	ldr	r3, [r5, #0]
 8002ae2:	4a59      	ldr	r2, [pc, #356]	@ (8002c48 <HAL_UART_MspInit+0x178>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d14d      	bne.n	8002b84 <HAL_UART_MspInit+0xb4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ae8:	4b58      	ldr	r3, [pc, #352]	@ (8002c4c <HAL_UART_MspInit+0x17c>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8002aea:	4c59      	ldr	r4, [pc, #356]	@ (8002c50 <HAL_UART_MspInit+0x180>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8002aec:	699a      	ldr	r2, [r3, #24]
 8002aee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002af2:	619a      	str	r2, [r3, #24]
 8002af4:	699a      	ldr	r2, [r3, #24]
 8002af6:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002afa:	9201      	str	r2, [sp, #4]
 8002afc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002afe:	695a      	ldr	r2, [r3, #20]
 8002b00:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8002b04:	615a      	str	r2, [r3, #20]
 8002b06:	695b      	ldr	r3, [r3, #20]
 8002b08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b0c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b12:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b14:	2302      	movs	r3, #2
 8002b16:	e9cd 2307 	strd	r2, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b1a:	2103      	movs	r1, #3
 8002b1c:	2307      	movs	r3, #7
 8002b1e:	e9cd 130a 	strd	r1, r3, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b26:	a907      	add	r1, sp, #28
 8002b28:	f001 f8a2 	bl	8003c70 <HAL_GPIO_Init>
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b2c:	4849      	ldr	r0, [pc, #292]	@ (8002c54 <HAL_UART_MspInit+0x184>)
 8002b2e:	2300      	movs	r3, #0
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b30:	2280      	movs	r2, #128	@ 0x80
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b32:	e9c4 0300 	strd	r0, r3, [r4]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b36:	e9c4 2303 	strd	r2, r3, [r4, #12]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002b3a:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002b3c:	2220      	movs	r2, #32
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b3e:	e9c4 2306 	strd	r2, r3, [r4, #24]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b42:	60a3      	str	r3, [r4, #8]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b44:	6163      	str	r3, [r4, #20]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002b46:	f000 ffef 	bl	8003b28 <HAL_DMA_Init>
 8002b4a:	b108      	cbz	r0, 8002b50 <HAL_UART_MspInit+0x80>
    {
      Error_Handler();
 8002b4c:	f7fe ffbf 	bl	8001ace <Error_Handler>

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b50:	f8df e124 	ldr.w	lr, [pc, #292]	@ 8002c78 <HAL_UART_MspInit+0x1a8>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002b54:	676c      	str	r4, [r5, #116]	@ 0x74
 8002b56:	6265      	str	r5, [r4, #36]	@ 0x24
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8002b58:	4c3f      	ldr	r4, [pc, #252]	@ (8002c58 <HAL_UART_MspInit+0x188>)
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b5a:	2310      	movs	r3, #16
 8002b5c:	e9c4 e300 	strd	lr, r3, [r4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b60:	2280      	movs	r2, #128	@ 0x80
 8002b62:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002b64:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b66:	e9c4 3202 	strd	r3, r2, [r4, #8]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b6a:	e9c4 3304 	strd	r3, r3, [r4, #16]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002b6e:	e9c4 3306 	strd	r3, r3, [r4, #24]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002b72:	f000 ffd9 	bl	8003b28 <HAL_DMA_Init>
 8002b76:	b108      	cbz	r0, 8002b7c <HAL_UART_MspInit+0xac>
    {
      Error_Handler();
 8002b78:	f7fe ffa9 	bl	8001ace <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002b7c:	672c      	str	r4, [r5, #112]	@ 0x70
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002b7e:	6265      	str	r5, [r4, #36]	@ 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002b80:	b00d      	add	sp, #52	@ 0x34
 8002b82:	bd30      	pop	{r4, r5, pc}
  else if(huart->Instance==USART2)
 8002b84:	4a35      	ldr	r2, [pc, #212]	@ (8002c5c <HAL_UART_MspInit+0x18c>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d137      	bne.n	8002bfa <HAL_UART_MspInit+0x12a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b8a:	4b30      	ldr	r3, [pc, #192]	@ (8002c4c <HAL_UART_MspInit+0x17c>)
 8002b8c:	69da      	ldr	r2, [r3, #28]
 8002b8e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8002b92:	61da      	str	r2, [r3, #28]
 8002b94:	69da      	ldr	r2, [r3, #28]
 8002b96:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8002b9a:	9203      	str	r2, [sp, #12]
 8002b9c:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b9e:	695a      	ldr	r2, [r3, #20]
 8002ba0:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8002ba4:	615a      	str	r2, [r3, #20]
 8002ba6:	695b      	ldr	r3, [r3, #20]
 8002ba8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bac:	9304      	str	r3, [sp, #16]
 8002bae:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bb0:	240c      	movs	r4, #12
 8002bb2:	2302      	movs	r3, #2
 8002bb4:	e9cd 4307 	strd	r4, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002bb8:	f04f 0c03 	mov.w	ip, #3
 8002bbc:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bbe:	a907      	add	r1, sp, #28
 8002bc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002bc4:	e9cd c30a 	strd	ip, r3, [sp, #40]	@ 0x28
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002bc8:	4c25      	ldr	r4, [pc, #148]	@ (8002c60 <HAL_UART_MspInit+0x190>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bca:	f001 f851 	bl	8003c70 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002bce:	4b25      	ldr	r3, [pc, #148]	@ (8002c64 <HAL_UART_MspInit+0x194>)
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8002bd0:	6023      	str	r3, [r4, #0]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002bd2:	2280      	movs	r2, #128	@ 0x80
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002bd4:	2300      	movs	r3, #0
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bd6:	e9c4 2303 	strd	r2, r3, [r4, #12]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bda:	e9c4 3301 	strd	r3, r3, [r4, #4]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bde:	6163      	str	r3, [r4, #20]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002be0:	2220      	movs	r2, #32
 8002be2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002be6:	e9c4 2306 	strd	r2, r3, [r4, #24]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002bea:	4620      	mov	r0, r4
 8002bec:	f000 ff9c 	bl	8003b28 <HAL_DMA_Init>
 8002bf0:	b108      	cbz	r0, 8002bf6 <HAL_UART_MspInit+0x126>
      Error_Handler();
 8002bf2:	f7fe ff6c 	bl	8001ace <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002bf6:	676c      	str	r4, [r5, #116]	@ 0x74
 8002bf8:	e7c1      	b.n	8002b7e <HAL_UART_MspInit+0xae>
  else if(huart->Instance==USART3)
 8002bfa:	4a1b      	ldr	r2, [pc, #108]	@ (8002c68 <HAL_UART_MspInit+0x198>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d1bf      	bne.n	8002b80 <HAL_UART_MspInit+0xb0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002c00:	4b12      	ldr	r3, [pc, #72]	@ (8002c4c <HAL_UART_MspInit+0x17c>)
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8002c02:	4c1a      	ldr	r4, [pc, #104]	@ (8002c6c <HAL_UART_MspInit+0x19c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8002c04:	69da      	ldr	r2, [r3, #28]
 8002c06:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002c0a:	61da      	str	r2, [r3, #28]
 8002c0c:	69da      	ldr	r2, [r3, #28]
 8002c0e:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 8002c12:	9205      	str	r2, [sp, #20]
 8002c14:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c16:	695a      	ldr	r2, [r3, #20]
 8002c18:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002c1c:	615a      	str	r2, [r3, #20]
 8002c1e:	695b      	ldr	r3, [r3, #20]
 8002c20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c24:	9306      	str	r3, [sp, #24]
 8002c26:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c28:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	e9cd 1307 	strd	r1, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002c32:	2003      	movs	r0, #3
 8002c34:	2307      	movs	r3, #7
 8002c36:	e9cd 030a 	strd	r0, r3, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c3a:	a907      	add	r1, sp, #28
 8002c3c:	480c      	ldr	r0, [pc, #48]	@ (8002c70 <HAL_UART_MspInit+0x1a0>)
 8002c3e:	f001 f817 	bl	8003c70 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8002c42:	4b0c      	ldr	r3, [pc, #48]	@ (8002c74 <HAL_UART_MspInit+0x1a4>)
 8002c44:	e7c4      	b.n	8002bd0 <HAL_UART_MspInit+0x100>
 8002c46:	bf00      	nop
 8002c48:	40013800 	.word	0x40013800
 8002c4c:	40021000 	.word	0x40021000
 8002c50:	20001e30 	.word	0x20001e30
 8002c54:	40020058 	.word	0x40020058
 8002c58:	20001dec 	.word	0x20001dec
 8002c5c:	40004400 	.word	0x40004400
 8002c60:	20001da8 	.word	0x20001da8
 8002c64:	4002006c 	.word	0x4002006c
 8002c68:	40004800 	.word	0x40004800
 8002c6c:	20001d64 	.word	0x20001d64
 8002c70:	48000400 	.word	0x48000400
 8002c74:	40020030 	.word	0x40020030
 8002c78:	40020044 	.word	0x40020044

08002c7c <HAL_InitTick>:
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002c7c:	4b21      	ldr	r3, [pc, #132]	@ (8002d04 <HAL_InitTick+0x88>)
{
 8002c7e:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002c80:	69da      	ldr	r2, [r3, #28]
 8002c82:	f042 0201 	orr.w	r2, r2, #1
 8002c86:	61da      	str	r2, [r3, #28]
 8002c88:	69db      	ldr	r3, [r3, #28]
{
 8002c8a:	b088      	sub	sp, #32
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002c8c:	f003 0301 	and.w	r3, r3, #1
 8002c90:	9302      	str	r3, [sp, #8]
{
 8002c92:	4605      	mov	r5, r0
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002c94:	a901      	add	r1, sp, #4
 8002c96:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002c98:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002c9a:	f001 fc13 	bl	80044c4 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002c9e:	9b06      	ldr	r3, [sp, #24]
 8002ca0:	bb53      	cbnz	r3, 8002cf8 <HAL_InitTick+0x7c>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002ca2:	f001 fbdf 	bl	8004464 <HAL_RCC_GetPCLK1Freq>

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8002ca6:	4e18      	ldr	r6, [pc, #96]	@ (8002d08 <HAL_InitTick+0x8c>)
 8002ca8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002cac:	6033      	str	r3, [r6, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8002cae:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8002cb2:	60f3      	str	r3, [r6, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002cb4:	4b15      	ldr	r3, [pc, #84]	@ (8002d0c <HAL_InitTick+0x90>)
 8002cb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cba:	3b01      	subs	r3, #1
  htim2.Init.Prescaler = uwPrescalerValue;
 8002cbc:	6073      	str	r3, [r6, #4]
  htim2.Init.ClockDivision = 0;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim2);
 8002cbe:	4630      	mov	r0, r6
  htim2.Init.ClockDivision = 0;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	6133      	str	r3, [r6, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cc4:	60b3      	str	r3, [r6, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cc6:	61b3      	str	r3, [r6, #24]
  status = HAL_TIM_Base_Init(&htim2);
 8002cc8:	f002 fc18 	bl	80054fc <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8002ccc:	4604      	mov	r4, r0
 8002cce:	b980      	cbnz	r0, 8002cf2 <HAL_InitTick+0x76>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8002cd0:	4630      	mov	r0, r6
 8002cd2:	f002 fad5 	bl	8005280 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 8002cd6:	4604      	mov	r4, r0
 8002cd8:	b958      	cbnz	r0, 8002cf2 <HAL_InitTick+0x76>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002cda:	201c      	movs	r0, #28
 8002cdc:	f000 fef6 	bl	8003acc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ce0:	2d0f      	cmp	r5, #15
 8002ce2:	d80d      	bhi.n	8002d00 <HAL_InitTick+0x84>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8002ce4:	4622      	mov	r2, r4
 8002ce6:	4629      	mov	r1, r5
 8002ce8:	201c      	movs	r0, #28
 8002cea:	f000 febd 	bl	8003a68 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002cee:	4b08      	ldr	r3, [pc, #32]	@ (8002d10 <HAL_InitTick+0x94>)
 8002cf0:	601d      	str	r5, [r3, #0]
    }
  }

 /* Return function status */
  return status;
}
 8002cf2:	4620      	mov	r0, r4
 8002cf4:	b008      	add	sp, #32
 8002cf6:	bd70      	pop	{r4, r5, r6, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002cf8:	f001 fbb4 	bl	8004464 <HAL_RCC_GetPCLK1Freq>
 8002cfc:	0040      	lsls	r0, r0, #1
 8002cfe:	e7d2      	b.n	8002ca6 <HAL_InitTick+0x2a>
        status = HAL_ERROR;
 8002d00:	2401      	movs	r4, #1
 8002d02:	e7f6      	b.n	8002cf2 <HAL_InitTick+0x76>
 8002d04:	40021000 	.word	0x40021000
 8002d08:	20003510 	.word	0x20003510
 8002d0c:	000f4240 	.word	0x000f4240
 8002d10:	20000018 	.word	0x20000018

08002d14 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002d14:	e7fe      	b.n	8002d14 <NMI_Handler>

08002d16 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d16:	e7fe      	b.n	8002d16 <HardFault_Handler>

08002d18 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d18:	e7fe      	b.n	8002d18 <MemManage_Handler>

08002d1a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d1a:	e7fe      	b.n	8002d1a <BusFault_Handler>

08002d1c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d1c:	e7fe      	b.n	8002d1c <UsageFault_Handler>

08002d1e <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d1e:	4770      	bx	lr

08002d20 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002d20:	4801      	ldr	r0, [pc, #4]	@ (8002d28 <DMA1_Channel3_IRQHandler+0x8>)
 8002d22:	f000 bf5e 	b.w	8003be2 <HAL_DMA_IRQHandler>
 8002d26:	bf00      	nop
 8002d28:	20001d64 	.word	0x20001d64

08002d2c <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002d2c:	4801      	ldr	r0, [pc, #4]	@ (8002d34 <DMA1_Channel4_IRQHandler+0x8>)
 8002d2e:	f000 bf58 	b.w	8003be2 <HAL_DMA_IRQHandler>
 8002d32:	bf00      	nop
 8002d34:	20001dec 	.word	0x20001dec

08002d38 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002d38:	4801      	ldr	r0, [pc, #4]	@ (8002d40 <DMA1_Channel5_IRQHandler+0x8>)
 8002d3a:	f000 bf52 	b.w	8003be2 <HAL_DMA_IRQHandler>
 8002d3e:	bf00      	nop
 8002d40:	20001e30 	.word	0x20001e30

08002d44 <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002d44:	4801      	ldr	r0, [pc, #4]	@ (8002d4c <DMA1_Channel6_IRQHandler+0x8>)
 8002d46:	f000 bf4c 	b.w	8003be2 <HAL_DMA_IRQHandler>
 8002d4a:	bf00      	nop
 8002d4c:	20001da8 	.word	0x20001da8

08002d50 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002d50:	4801      	ldr	r0, [pc, #4]	@ (8002d58 <TIM2_IRQHandler+0x8>)
 8002d52:	f002 bacf 	b.w	80052f4 <HAL_TIM_IRQHandler>
 8002d56:	bf00      	nop
 8002d58:	20003510 	.word	0x20003510

08002d5c <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002d5c:	4801      	ldr	r0, [pc, #4]	@ (8002d64 <TIM3_IRQHandler+0x8>)
 8002d5e:	f002 bac9 	b.w	80052f4 <HAL_TIM_IRQHandler>
 8002d62:	bf00      	nop
 8002d64:	2000200c 	.word	0x2000200c

08002d68 <ADC3_IRQHandler>:
void ADC3_IRQHandler(void)
{
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8002d68:	4801      	ldr	r0, [pc, #4]	@ (8002d70 <ADC3_IRQHandler+0x8>)
 8002d6a:	f000 ba81 	b.w	8003270 <HAL_ADC_IRQHandler>
 8002d6e:	bf00      	nop
 8002d70:	200021c8 	.word	0x200021c8

08002d74 <DMA2_Channel1_IRQHandler>:
void DMA2_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002d74:	4801      	ldr	r0, [pc, #4]	@ (8002d7c <DMA2_Channel1_IRQHandler+0x8>)
 8002d76:	f000 bf34 	b.w	8003be2 <HAL_DMA_IRQHandler>
 8002d7a:	bf00      	nop
 8002d7c:	20002184 	.word	0x20002184

08002d80 <DMA2_Channel5_IRQHandler>:
void DMA2_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8002d80:	4801      	ldr	r0, [pc, #4]	@ (8002d88 <DMA2_Channel5_IRQHandler+0x8>)
 8002d82:	f000 bf2e 	b.w	8003be2 <HAL_DMA_IRQHandler>
 8002d86:	bf00      	nop
 8002d88:	20002140 	.word	0x20002140

08002d8c <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8002d8c:	2001      	movs	r0, #1
 8002d8e:	4770      	bx	lr

08002d90 <_kill>:

int _kill(int pid, int sig)
{
 8002d90:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002d92:	f007 ff95 	bl	800acc0 <__errno>
 8002d96:	2316      	movs	r3, #22
 8002d98:	6003      	str	r3, [r0, #0]
  return -1;
}
 8002d9a:	f04f 30ff 	mov.w	r0, #4294967295
 8002d9e:	bd08      	pop	{r3, pc}

08002da0 <_exit>:

void _exit (int status)
{
 8002da0:	b508      	push	{r3, lr}
  errno = EINVAL;
 8002da2:	f007 ff8d 	bl	800acc0 <__errno>
 8002da6:	2316      	movs	r3, #22
 8002da8:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8002daa:	e7fe      	b.n	8002daa <_exit+0xa>

08002dac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002dac:	b570      	push	{r4, r5, r6, lr}
 8002dae:	460d      	mov	r5, r1
 8002db0:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002db2:	460e      	mov	r6, r1
 8002db4:	1b73      	subs	r3, r6, r5
 8002db6:	429c      	cmp	r4, r3
 8002db8:	dc01      	bgt.n	8002dbe <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8002dba:	4620      	mov	r0, r4
 8002dbc:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8002dbe:	f3af 8000 	nop.w
 8002dc2:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dc6:	e7f5      	b.n	8002db4 <_read+0x8>

08002dc8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002dc8:	b570      	push	{r4, r5, r6, lr}
 8002dca:	460d      	mov	r5, r1
 8002dcc:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dce:	460e      	mov	r6, r1
 8002dd0:	1b73      	subs	r3, r6, r5
 8002dd2:	429c      	cmp	r4, r3
 8002dd4:	dc01      	bgt.n	8002dda <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8002dd6:	4620      	mov	r0, r4
 8002dd8:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8002dda:	f816 0b01 	ldrb.w	r0, [r6], #1
 8002dde:	f7fe fb53 	bl	8001488 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002de2:	e7f5      	b.n	8002dd0 <_write+0x8>

08002de4 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8002de4:	f04f 30ff 	mov.w	r0, #4294967295
 8002de8:	4770      	bx	lr

08002dea <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8002dea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002dee:	604b      	str	r3, [r1, #4]
  return 0;
}
 8002df0:	2000      	movs	r0, #0
 8002df2:	4770      	bx	lr

08002df4 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8002df4:	2001      	movs	r0, #1
 8002df6:	4770      	bx	lr

08002df8 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8002df8:	2000      	movs	r0, #0
 8002dfa:	4770      	bx	lr

08002dfc <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002dfc:	4a0b      	ldr	r2, [pc, #44]	@ (8002e2c <_sbrk+0x30>)
 8002dfe:	6811      	ldr	r1, [r2, #0]
{
 8002e00:	b510      	push	{r4, lr}
 8002e02:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8002e04:	b909      	cbnz	r1, 8002e0a <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8002e06:	490a      	ldr	r1, [pc, #40]	@ (8002e30 <_sbrk+0x34>)
 8002e08:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e0a:	6810      	ldr	r0, [r2, #0]
 8002e0c:	4909      	ldr	r1, [pc, #36]	@ (8002e34 <_sbrk+0x38>)
 8002e0e:	4c0a      	ldr	r4, [pc, #40]	@ (8002e38 <_sbrk+0x3c>)
 8002e10:	4403      	add	r3, r0
 8002e12:	1b09      	subs	r1, r1, r4
 8002e14:	428b      	cmp	r3, r1
 8002e16:	d906      	bls.n	8002e26 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8002e18:	f007 ff52 	bl	800acc0 <__errno>
 8002e1c:	230c      	movs	r3, #12
 8002e1e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002e20:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8002e24:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8002e26:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8002e28:	e7fc      	b.n	8002e24 <_sbrk+0x28>
 8002e2a:	bf00      	nop
 8002e2c:	20003560 	.word	0x20003560
 8002e30:	20009540 	.word	0x20009540
 8002e34:	2000a000 	.word	0x2000a000
 8002e38:	00000400 	.word	0x00000400

08002e3c <Uint32ToHex>:

uint32_t current_addr_debug = DEBUG_START_ADDRESS;
uint8_t output_debug_buffer[512] = {0};


void Uint32ToHex(uint32_t value, char *output, uint8_t width) {
 8002e3c:	b530      	push	{r4, r5, lr}
 8002e3e:	1e54      	subs	r4, r2, #1
 8002e40:	1e4d      	subs	r5, r1, #1
 8002e42:	00a4      	lsls	r4, r4, #2
    for (int i = 0; i < width; i++) {
 8002e44:	1d23      	adds	r3, r4, #4
 8002e46:	d102      	bne.n	8002e4e <Uint32ToHex+0x12>
        uint8_t nibble = (value >> (4 * (width - 1 - i))) & 0xF; // Extract each nibble
        output[i] = (nibble < 10) ? ('0' + nibble) : ('A' + nibble - 10); // Convert to hex char
    }
    output[width] = '\0'; // Null-terminate
 8002e48:	2300      	movs	r3, #0
 8002e4a:	548b      	strb	r3, [r1, r2]
}
 8002e4c:	bd30      	pop	{r4, r5, pc}
        uint8_t nibble = (value >> (4 * (width - 1 - i))) & 0xF; // Extract each nibble
 8002e4e:	fa20 f304 	lsr.w	r3, r0, r4
 8002e52:	f003 030f 	and.w	r3, r3, #15
        output[i] = (nibble < 10) ? ('0' + nibble) : ('A' + nibble - 10); // Convert to hex char
 8002e56:	2b09      	cmp	r3, #9
 8002e58:	bf94      	ite	ls
 8002e5a:	3330      	addls	r3, #48	@ 0x30
 8002e5c:	3337      	addhi	r3, #55	@ 0x37
 8002e5e:	f805 3f01 	strb.w	r3, [r5, #1]!
    for (int i = 0; i < width; i++) {
 8002e62:	3c04      	subs	r4, #4
 8002e64:	e7ee      	b.n	8002e44 <Uint32ToHex+0x8>
	...

08002e68 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e68:	4a03      	ldr	r2, [pc, #12]	@ (8002e78 <SystemInit+0x10>)
 8002e6a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002e6e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e72:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e76:	4770      	bx	lr
 8002e78:	e000ed00 	.word	0xe000ed00

08002e7c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002e7c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002eb4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002e80:	f7ff fff2 	bl	8002e68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e84:	480c      	ldr	r0, [pc, #48]	@ (8002eb8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002e86:	490d      	ldr	r1, [pc, #52]	@ (8002ebc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002e88:	4a0d      	ldr	r2, [pc, #52]	@ (8002ec0 <LoopForever+0xe>)
  movs r3, #0
 8002e8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e8c:	e002      	b.n	8002e94 <LoopCopyDataInit>

08002e8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e92:	3304      	adds	r3, #4

08002e94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e98:	d3f9      	bcc.n	8002e8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e9a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ec4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002e9c:	4c0a      	ldr	r4, [pc, #40]	@ (8002ec8 <LoopForever+0x16>)
  movs r3, #0
 8002e9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ea0:	e001      	b.n	8002ea6 <LoopFillZerobss>

08002ea2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ea2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ea4:	3204      	adds	r2, #4

08002ea6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ea6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ea8:	d3fb      	bcc.n	8002ea2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002eaa:	f007 ff0f 	bl	800accc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002eae:	f7fe fbbd 	bl	800162c <main>

08002eb2 <LoopForever>:

LoopForever:
    b LoopForever
 8002eb2:	e7fe      	b.n	8002eb2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002eb4:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8002eb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ebc:	20000248 	.word	0x20000248
  ldr r2, =_sidata
 8002ec0:	0800f258 	.word	0x0800f258
  ldr r2, =_sbss
 8002ec4:	20000248 	.word	0x20000248
  ldr r4, =_ebss
 8002ec8:	2000953c 	.word	0x2000953c

08002ecc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002ecc:	e7fe      	b.n	8002ecc <ADC1_2_IRQHandler>

08002ece <__cxa_guard_abort.part.0>:

/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
 8002ece:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
 8002ed0:	b672      	cpsid	i
{
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002ed2:	f7fe fdfc 	bl	8001ace <Error_Handler>
 8002ed6:	e7fe      	b.n	8002ed6 <__cxa_guard_abort.part.0+0x8>

08002ed8 <stm32_lock_acquire>:
{
 8002ed8:	b508      	push	{r3, lr}
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8002eda:	7a03      	ldrb	r3, [r0, #8]
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d903      	bls.n	8002ee8 <stm32_lock_acquire+0x10>
 8002ee0:	b672      	cpsid	i
 8002ee2:	f7fe fdf4 	bl	8001ace <Error_Handler>
 8002ee6:	e7fe      	b.n	8002ee6 <stm32_lock_acquire+0xe>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 8002ee8:	1c5a      	adds	r2, r3, #1
 8002eea:	7202      	strb	r2, [r0, #8]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002eec:	f3ef 8211 	mrs	r2, BASEPRI
 8002ef0:	f04f 0150 	mov.w	r1, #80	@ 0x50
 8002ef4:	f381 8811 	msr	BASEPRI, r1
 8002ef8:	f3bf 8f6f 	isb	sy
 8002efc:	f3bf 8f4f 	dsb	sy
 8002f00:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8002f04:	bd08      	pop	{r3, pc}

08002f06 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8002f06:	b508      	push	{r3, lr}
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
  lock->nesting_level--;
 8002f08:	7a03      	ldrb	r3, [r0, #8]
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	b2db      	uxtb	r3, r3
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8002f0e:	2b01      	cmp	r3, #1
  lock->nesting_level--;
 8002f10:	7203      	strb	r3, [r0, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8002f12:	d903      	bls.n	8002f1c <stm32_lock_release+0x16>
 8002f14:	b672      	cpsid	i
 8002f16:	f7fe fdda 	bl	8001ace <Error_Handler>
 8002f1a:	e7fe      	b.n	8002f1a <stm32_lock_release+0x14>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002f1c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8002f20:	f383 8811 	msr	BASEPRI, r3
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
}
 8002f24:	bd08      	pop	{r3, pc}

08002f26 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8002f26:	b510      	push	{r4, lr}
  if (lock == NULL)
 8002f28:	4604      	mov	r4, r0
 8002f2a:	b920      	cbnz	r0, 8002f36 <__retarget_lock_init_recursive+0x10>
  {
    errno = EINVAL;
 8002f2c:	f007 fec8 	bl	800acc0 <__errno>
 8002f30:	2316      	movs	r3, #22
 8002f32:	6003      	str	r3, [r0, #0]
    return;
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
}
 8002f34:	bd10      	pop	{r4, pc}
  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 8002f36:	200c      	movs	r0, #12
 8002f38:	f005 f848 	bl	8007fcc <malloc>
 8002f3c:	6020      	str	r0, [r4, #0]
  if (*lock != NULL)
 8002f3e:	b120      	cbz	r0, 8002f4a <__retarget_lock_init_recursive+0x24>
    lock->basepri[i] = 0;
 8002f40:	2300      	movs	r3, #0
 8002f42:	e9c0 3300 	strd	r3, r3, [r0]
  lock->nesting_level = 0;
 8002f46:	7203      	strb	r3, [r0, #8]
}
 8002f48:	e7f4      	b.n	8002f34 <__retarget_lock_init_recursive+0xe>
 8002f4a:	f7ff ffc0 	bl	8002ece <__cxa_guard_abort.part.0>

08002f4e <__retarget_lock_acquire>:
/**
  * @brief Acquire lock
  * @param lock The lock
  */
void __retarget_lock_acquire(_LOCK_T lock)
{
 8002f4e:	b508      	push	{r3, lr}
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002f50:	b908      	cbnz	r0, 8002f56 <__retarget_lock_acquire+0x8>
 8002f52:	f7ff ffbc 	bl	8002ece <__cxa_guard_abort.part.0>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
}
 8002f56:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8002f5a:	f7ff bfbd 	b.w	8002ed8 <stm32_lock_acquire>

08002f5e <__retarget_lock_acquire_recursive>:
#define __lock_close(lock) __retarget_lock_close(lock)
extern void __retarget_lock_close_recursive(_LOCK_T lock);
#define __lock_close_recursive(lock) __retarget_lock_close_recursive(lock)
extern void __retarget_lock_acquire(_LOCK_T lock);
#define __lock_acquire(lock) __retarget_lock_acquire(lock)
extern void __retarget_lock_acquire_recursive(_LOCK_T lock);
 8002f5e:	f7ff bff6 	b.w	8002f4e <__retarget_lock_acquire>

08002f62 <__retarget_lock_release>:
/**
  * @brief Release lock
  * @param lock The lock
  */
void __retarget_lock_release(_LOCK_T lock)
{
 8002f62:	b508      	push	{r3, lr}
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002f64:	b918      	cbnz	r0, 8002f6e <__retarget_lock_release+0xc>
 8002f66:	b672      	cpsid	i
 8002f68:	f7fe fdb1 	bl	8001ace <Error_Handler>
 8002f6c:	e7fe      	b.n	8002f6c <__retarget_lock_release+0xa>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
}
 8002f6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8002f72:	f7ff bfc8 	b.w	8002f06 <stm32_lock_release>

08002f76 <__retarget_lock_release_recursive>:
extern int __retarget_lock_try_acquire_recursive(_LOCK_T lock);
#define __lock_try_acquire_recursive(lock) \
  __retarget_lock_try_acquire_recursive(lock)
extern void __retarget_lock_release(_LOCK_T lock);
#define __lock_release(lock) __retarget_lock_release(lock)
extern void __retarget_lock_release_recursive(_LOCK_T lock);
 8002f76:	f7ff bff4 	b.w	8002f62 <__retarget_lock_release>
	...

08002f7c <HAL_Init>:
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f7c:	4a07      	ldr	r2, [pc, #28]	@ (8002f9c <HAL_Init+0x20>)
{
 8002f7e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f80:	6813      	ldr	r3, [r2, #0]
 8002f82:	f043 0310 	orr.w	r3, r3, #16
 8002f86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f88:	2003      	movs	r0, #3
 8002f8a:	f000 fd5b 	bl	8003a44 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f8e:	200f      	movs	r0, #15
 8002f90:	f7ff fe74 	bl	8002c7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f94:	f7ff fc64 	bl	8002860 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8002f98:	2000      	movs	r0, #0
 8002f9a:	bd08      	pop	{r3, pc}
 8002f9c:	40022000 	.word	0x40022000

08002fa0 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002fa0:	4a03      	ldr	r2, [pc, #12]	@ (8002fb0 <HAL_IncTick+0x10>)
 8002fa2:	4b04      	ldr	r3, [pc, #16]	@ (8002fb4 <HAL_IncTick+0x14>)
 8002fa4:	6811      	ldr	r1, [r2, #0]
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	440b      	add	r3, r1
 8002faa:	6013      	str	r3, [r2, #0]
}
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop
 8002fb0:	20003594 	.word	0x20003594
 8002fb4:	20000014 	.word	0x20000014

08002fb8 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8002fb8:	4b01      	ldr	r3, [pc, #4]	@ (8002fc0 <HAL_GetTick+0x8>)
 8002fba:	6818      	ldr	r0, [r3, #0]
}
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	20003594 	.word	0x20003594

08002fc4 <HAL_ADC_ConvCpltCallback>:
/**
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
 8002fc4:	4770      	bx	lr

08002fc6 <HAL_ADC_LevelOutOfWindowCallback>:
/**
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
 8002fc6:	4770      	bx	lr

08002fc8 <HAL_ADC_ErrorCallback>:
  * @brief  ADC error callback in non blocking mode
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8002fc8:	4770      	bx	lr

08002fca <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002fca:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002fcc:	6803      	ldr	r3, [r0, #0]
 8002fce:	689a      	ldr	r2, [r3, #8]
 8002fd0:	f002 0203 	and.w	r2, r2, #3
 8002fd4:	2a01      	cmp	r2, #1
{
 8002fd6:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002fd8:	d001      	beq.n	8002fde <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002fda:	2000      	movs	r0, #0
}
 8002fdc:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	07d1      	lsls	r1, r2, #31
 8002fe2:	d5fa      	bpl.n	8002fda <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002fe4:	689a      	ldr	r2, [r3, #8]
 8002fe6:	f002 020d 	and.w	r2, r2, #13
 8002fea:	2a01      	cmp	r2, #1
 8002fec:	d115      	bne.n	800301a <ADC_Disable+0x50>
      __HAL_ADC_DISABLE(hadc);
 8002fee:	689a      	ldr	r2, [r3, #8]
 8002ff0:	f042 0202 	orr.w	r2, r2, #2
 8002ff4:	609a      	str	r2, [r3, #8]
 8002ff6:	2203      	movs	r2, #3
 8002ff8:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002ffa:	f7ff ffdd 	bl	8002fb8 <HAL_GetTick>
 8002ffe:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003000:	6823      	ldr	r3, [r4, #0]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	07db      	lsls	r3, r3, #31
 8003006:	d5e8      	bpl.n	8002fda <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003008:	f7ff ffd6 	bl	8002fb8 <HAL_GetTick>
 800300c:	1b40      	subs	r0, r0, r5
 800300e:	2802      	cmp	r0, #2
 8003010:	d9f6      	bls.n	8003000 <ADC_Disable+0x36>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003012:	6823      	ldr	r3, [r4, #0]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	07da      	lsls	r2, r3, #31
 8003018:	d5f2      	bpl.n	8003000 <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800301a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800301c:	f043 0310 	orr.w	r3, r3, #16
 8003020:	6423      	str	r3, [r4, #64]	@ 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003022:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003024:	f043 0301 	orr.w	r3, r3, #1
 8003028:	6463      	str	r3, [r4, #68]	@ 0x44
      return HAL_ERROR;
 800302a:	2001      	movs	r0, #1
 800302c:	e7d6      	b.n	8002fdc <ADC_Disable+0x12>
	...

08003030 <HAL_ADC_Init>:
{
 8003030:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wait_loop_index = 0U;
 8003032:	2300      	movs	r3, #0
 8003034:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8003036:	4604      	mov	r4, r0
 8003038:	2800      	cmp	r0, #0
 800303a:	f000 8103 	beq.w	8003244 <HAL_ADC_Init+0x214>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800303e:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8003040:	06d5      	lsls	r5, r2, #27
 8003042:	d46a      	bmi.n	800311a <HAL_ADC_Init+0xea>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8003044:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8003046:	2b00      	cmp	r3, #0
 8003048:	d035      	beq.n	80030b6 <HAL_ADC_Init+0x86>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800304a:	2000      	movs	r0, #0
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800304c:	6823      	ldr	r3, [r4, #0]
 800304e:	689a      	ldr	r2, [r3, #8]
 8003050:	00d2      	lsls	r2, r2, #3
 8003052:	d502      	bpl.n	800305a <HAL_ADC_Init+0x2a>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8003054:	689b      	ldr	r3, [r3, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003056:	009d      	lsls	r5, r3, #2
 8003058:	d50a      	bpl.n	8003070 <HAL_ADC_Init+0x40>
      ADC_STATE_CLR_SET(hadc->State,
 800305a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800305c:	f023 0312 	bic.w	r3, r3, #18
 8003060:	f043 0310 	orr.w	r3, r3, #16
 8003064:	6423      	str	r3, [r4, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003066:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003068:	f043 0301 	orr.w	r3, r3, #1
 800306c:	6463      	str	r3, [r4, #68]	@ 0x44
      tmp_hal_status = HAL_ERROR;
 800306e:	2001      	movs	r0, #1
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003070:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003072:	06d9      	lsls	r1, r3, #27
 8003074:	f100 80e0 	bmi.w	8003238 <HAL_ADC_Init+0x208>
 8003078:	2800      	cmp	r0, #0
 800307a:	f040 80dd 	bne.w	8003238 <HAL_ADC_Init+0x208>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800307e:	6823      	ldr	r3, [r4, #0]
 8003080:	689a      	ldr	r2, [r3, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8003082:	0752      	lsls	r2, r2, #29
 8003084:	f100 80d8 	bmi.w	8003238 <HAL_ADC_Init+0x208>
    ADC_STATE_CLR_SET(hadc->State,
 8003088:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800308a:	f422 7281 	bic.w	r2, r2, #258	@ 0x102
 800308e:	f042 0202 	orr.w	r2, r2, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003092:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 8003096:	6422      	str	r2, [r4, #64]	@ 0x40
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003098:	4a6b      	ldr	r2, [pc, #428]	@ (8003248 <HAL_ADC_Init+0x218>)
 800309a:	d042      	beq.n	8003122 <HAL_ADC_Init+0xf2>
 800309c:	4293      	cmp	r3, r2
 800309e:	d03e      	beq.n	800311e <HAL_ADC_Init+0xee>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80030a0:	f502 7240 	add.w	r2, r2, #768	@ 0x300
 80030a4:	4293      	cmp	r3, r2
 80030a6:	4969      	ldr	r1, [pc, #420]	@ (800324c <HAL_ADC_Init+0x21c>)
 80030a8:	f000 80b3 	beq.w	8003212 <HAL_ADC_Init+0x1e2>
 80030ac:	428b      	cmp	r3, r1
 80030ae:	bf18      	it	ne
 80030b0:	2200      	movne	r2, #0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030b2:	4967      	ldr	r1, [pc, #412]	@ (8003250 <HAL_ADC_Init+0x220>)
 80030b4:	e036      	b.n	8003124 <HAL_ADC_Init+0xf4>
      hadc->InjectionConfig.ContextQueue = 0U;
 80030b6:	e9c0 3312 	strd	r3, r3, [r0, #72]	@ 0x48
      ADC_CLEAR_ERRORCODE(hadc);
 80030ba:	6443      	str	r3, [r0, #68]	@ 0x44
      hadc->Lock = HAL_UNLOCKED;
 80030bc:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_ADC_MspInit(hadc);
 80030c0:	f7ff fbec 	bl	800289c <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80030c4:	6823      	ldr	r3, [r4, #0]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	00d8      	lsls	r0, r3, #3
 80030ca:	d4be      	bmi.n	800304a <HAL_ADC_Init+0x1a>
        tmp_hal_status = ADC_Disable(hadc);
 80030cc:	4620      	mov	r0, r4
 80030ce:	f7ff ff7c 	bl	8002fca <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80030d2:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80030d4:	06d1      	lsls	r1, r2, #27
 80030d6:	d4b9      	bmi.n	800304c <HAL_ADC_Init+0x1c>
 80030d8:	2800      	cmp	r0, #0
 80030da:	d1b7      	bne.n	800304c <HAL_ADC_Init+0x1c>
          ADC_STATE_CLR_SET(hadc->State,
 80030dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80030de:	6822      	ldr	r2, [r4, #0]
          ADC_STATE_CLR_SET(hadc->State,
 80030e0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80030e4:	f023 0302 	bic.w	r3, r3, #2
 80030e8:	f043 0302 	orr.w	r3, r3, #2
 80030ec:	6423      	str	r3, [r4, #64]	@ 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80030ee:	6893      	ldr	r3, [r2, #8]
 80030f0:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80030f4:	6093      	str	r3, [r2, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80030f6:	6893      	ldr	r3, [r2, #8]
 80030f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030fc:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80030fe:	4b55      	ldr	r3, [pc, #340]	@ (8003254 <HAL_ADC_Init+0x224>)
 8003100:	4a55      	ldr	r2, [pc, #340]	@ (8003258 <HAL_ADC_Init+0x228>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	fbb3 f3f2 	udiv	r3, r3, r2
 8003108:	220a      	movs	r2, #10
 800310a:	4353      	muls	r3, r2
            wait_loop_index--;
 800310c:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 800310e:	9b01      	ldr	r3, [sp, #4]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d09a      	beq.n	800304a <HAL_ADC_Init+0x1a>
            wait_loop_index--;
 8003114:	9b01      	ldr	r3, [sp, #4]
 8003116:	3b01      	subs	r3, #1
 8003118:	e7f8      	b.n	800310c <HAL_ADC_Init+0xdc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800311a:	4618      	mov	r0, r3
 800311c:	e7a8      	b.n	8003070 <HAL_ADC_Init+0x40>
 800311e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003122:	494e      	ldr	r1, [pc, #312]	@ (800325c <HAL_ADC_Init+0x22c>)
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8003124:	689d      	ldr	r5, [r3, #8]
 8003126:	f005 0503 	and.w	r5, r5, #3
 800312a:	2d01      	cmp	r5, #1
 800312c:	d102      	bne.n	8003134 <HAL_ADC_Init+0x104>
 800312e:	681d      	ldr	r5, [r3, #0]
 8003130:	07ed      	lsls	r5, r5, #31
 8003132:	d40e      	bmi.n	8003152 <HAL_ADC_Init+0x122>
 8003134:	b13a      	cbz	r2, 8003146 <HAL_ADC_Init+0x116>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003136:	6895      	ldr	r5, [r2, #8]
 8003138:	f005 0503 	and.w	r5, r5, #3
 800313c:	2d01      	cmp	r5, #1
 800313e:	d102      	bne.n	8003146 <HAL_ADC_Init+0x116>
 8003140:	6812      	ldr	r2, [r2, #0]
 8003142:	07d2      	lsls	r2, r2, #31
 8003144:	d405      	bmi.n	8003152 <HAL_ADC_Init+0x122>
      MODIFY_REG(tmpADC_Common->CCR       ,
 8003146:	688a      	ldr	r2, [r1, #8]
 8003148:	6865      	ldr	r5, [r4, #4]
 800314a:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 800314e:	432a      	orrs	r2, r5
 8003150:	608a      	str	r2, [r1, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8003152:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8003156:	430a      	orrs	r2, r1
 8003158:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800315a:	7e65      	ldrb	r5, [r4, #25]
 800315c:	3901      	subs	r1, #1
 800315e:	bf18      	it	ne
 8003160:	2101      	movne	r1, #1
 8003162:	ea42 3245 	orr.w	r2, r2, r5, lsl #13
 8003166:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800316a:	f894 1020 	ldrb.w	r1, [r4, #32]
 800316e:	2901      	cmp	r1, #1
 8003170:	d107      	bne.n	8003182 <HAL_ADC_Init+0x152>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003172:	2d00      	cmp	r5, #0
 8003174:	d14f      	bne.n	8003216 <HAL_ADC_Init+0x1e6>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8003176:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003178:	3901      	subs	r1, #1
 800317a:	ea42 4141 	orr.w	r1, r2, r1, lsl #17
 800317e:	f441 3280 	orr.w	r2, r1, #65536	@ 0x10000
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003182:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8003184:	2901      	cmp	r1, #1
 8003186:	d015      	beq.n	80031b4 <HAL_ADC_Init+0x184>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8003188:	4d35      	ldr	r5, [pc, #212]	@ (8003260 <HAL_ADC_Init+0x230>)
 800318a:	42ab      	cmp	r3, r5
 800318c:	d003      	beq.n	8003196 <HAL_ADC_Init+0x166>
 800318e:	f505 7580 	add.w	r5, r5, #256	@ 0x100
 8003192:	42ab      	cmp	r3, r5
 8003194:	d10a      	bne.n	80031ac <HAL_ADC_Init+0x17c>
 8003196:	f5b1 7f30 	cmp.w	r1, #704	@ 0x2c0
 800319a:	d047      	beq.n	800322c <HAL_ADC_Init+0x1fc>
 800319c:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80031a0:	d047      	beq.n	8003232 <HAL_ADC_Init+0x202>
 80031a2:	f5b1 7fe0 	cmp.w	r1, #448	@ 0x1c0
 80031a6:	bf08      	it	eq
 80031a8:	f44f 7180 	moveq.w	r1, #256	@ 0x100
 80031ac:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 80031ae:	4315      	orrs	r5, r2
 80031b0:	ea45 0201 	orr.w	r2, r5, r1
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80031b4:	6899      	ldr	r1, [r3, #8]
 80031b6:	f011 0f0c 	tst.w	r1, #12
 80031ba:	d10c      	bne.n	80031d6 <HAL_ADC_Init+0x1a6>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80031bc:	68d9      	ldr	r1, [r3, #12]
 80031be:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 80031c2:	f021 0102 	bic.w	r1, r1, #2
 80031c6:	60d9      	str	r1, [r3, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80031c8:	f894 1030 	ldrb.w	r1, [r4, #48]	@ 0x30
 80031cc:	7e25      	ldrb	r5, [r4, #24]
 80031ce:	0049      	lsls	r1, r1, #1
 80031d0:	ea41 3185 	orr.w	r1, r1, r5, lsl #14
 80031d4:	430a      	orrs	r2, r1
    MODIFY_REG(hadc->Instance->CFGR,
 80031d6:	68dd      	ldr	r5, [r3, #12]
 80031d8:	4922      	ldr	r1, [pc, #136]	@ (8003264 <HAL_ADC_Init+0x234>)
 80031da:	4029      	ands	r1, r5
 80031dc:	4311      	orrs	r1, r2
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80031de:	6922      	ldr	r2, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 80031e0:	60d9      	str	r1, [r3, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80031e2:	2a01      	cmp	r2, #1
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80031e4:	bf05      	ittet	eq
 80031e6:	6b19      	ldreq	r1, [r3, #48]	@ 0x30
 80031e8:	69e2      	ldreq	r2, [r4, #28]
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80031ea:	6b1a      	ldrne	r2, [r3, #48]	@ 0x30
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80031ec:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80031f0:	bf06      	itte	eq
 80031f2:	f021 010f 	biceq.w	r1, r1, #15
 80031f6:	430a      	orreq	r2, r1
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80031f8:	f022 020f 	bicne.w	r2, r2, #15
 80031fc:	631a      	str	r2, [r3, #48]	@ 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 80031fe:	2300      	movs	r3, #0
 8003200:	6463      	str	r3, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8003202:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003204:	f023 0303 	bic.w	r3, r3, #3
 8003208:	f043 0301 	orr.w	r3, r3, #1
 800320c:	6423      	str	r3, [r4, #64]	@ 0x40
}
 800320e:	b003      	add	sp, #12
 8003210:	bd30      	pop	{r4, r5, pc}
 8003212:	460a      	mov	r2, r1
 8003214:	e74d      	b.n	80030b2 <HAL_ADC_Init+0x82>
        ADC_STATE_CLR_SET(hadc->State,
 8003216:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8003218:	f021 0122 	bic.w	r1, r1, #34	@ 0x22
 800321c:	f041 0120 	orr.w	r1, r1, #32
 8003220:	6421      	str	r1, [r4, #64]	@ 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003222:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003224:	f041 0101 	orr.w	r1, r1, #1
 8003228:	6461      	str	r1, [r4, #68]	@ 0x44
 800322a:	e7aa      	b.n	8003182 <HAL_ADC_Init+0x152>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800322c:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8003230:	e7bc      	b.n	80031ac <HAL_ADC_Init+0x17c>
 8003232:	f44f 7130 	mov.w	r1, #704	@ 0x2c0
 8003236:	e7b9      	b.n	80031ac <HAL_ADC_Init+0x17c>
    ADC_STATE_CLR_SET(hadc->State,
 8003238:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800323a:	f023 0312 	bic.w	r3, r3, #18
 800323e:	f043 0310 	orr.w	r3, r3, #16
 8003242:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_ERROR;
 8003244:	2001      	movs	r0, #1
 8003246:	e7e2      	b.n	800320e <HAL_ADC_Init+0x1de>
 8003248:	50000100 	.word	0x50000100
 800324c:	50000500 	.word	0x50000500
 8003250:	50000700 	.word	0x50000700
 8003254:	20000010 	.word	0x20000010
 8003258:	000f4240 	.word	0x000f4240
 800325c:	50000300 	.word	0x50000300
 8003260:	50000400 	.word	0x50000400
 8003264:	fff0c007 	.word	0xfff0c007

08003268 <HAL_ADCEx_InjectedConvCpltCallback>:
}
 8003268:	4770      	bx	lr

0800326a <HAL_ADCEx_InjectedQueueOverflowCallback>:
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
 800326a:	4770      	bx	lr

0800326c <HAL_ADCEx_LevelOutOfWindow2Callback>:
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
 800326c:	4770      	bx	lr

0800326e <HAL_ADCEx_LevelOutOfWindow3Callback>:
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
 800326e:	4770      	bx	lr

08003270 <HAL_ADC_IRQHandler>:
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003270:	6803      	ldr	r3, [r0, #0]
{
 8003272:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003274:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003276:	685e      	ldr	r6, [r3, #4]
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003278:	076a      	lsls	r2, r5, #29
{
 800327a:	4604      	mov	r4, r0
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800327c:	d501      	bpl.n	8003282 <HAL_ADC_IRQHandler+0x12>
 800327e:	0770      	lsls	r0, r6, #29
 8003280:	d403      	bmi.n	800328a <HAL_ADC_IRQHandler+0x1a>
 8003282:	0729      	lsls	r1, r5, #28
 8003284:	d543      	bpl.n	800330e <HAL_ADC_IRQHandler+0x9e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8003286:	0732      	lsls	r2, r6, #28
 8003288:	d541      	bpl.n	800330e <HAL_ADC_IRQHandler+0x9e>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800328a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800328c:	06d0      	lsls	r0, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800328e:	bf5e      	ittt	pl
 8003290:	6c22      	ldrpl	r2, [r4, #64]	@ 0x40
 8003292:	f442 7200 	orrpl.w	r2, r2, #512	@ 0x200
 8003296:	6422      	strpl	r2, [r4, #64]	@ 0x40
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8003298:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800329c:	d003      	beq.n	80032a6 <HAL_ADC_IRQHandler+0x36>
 800329e:	4a90      	ldr	r2, [pc, #576]	@ (80034e0 <HAL_ADC_IRQHandler+0x270>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	f040 8105 	bne.w	80034b0 <HAL_ADC_IRQHandler+0x240>
 80032a6:	4a8f      	ldr	r2, [pc, #572]	@ (80034e4 <HAL_ADC_IRQHandler+0x274>)
 80032a8:	6891      	ldr	r1, [r2, #8]
 80032aa:	06c9      	lsls	r1, r1, #27
 80032ac:	d00c      	beq.n	80032c8 <HAL_ADC_IRQHandler+0x58>
 80032ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032b2:	d003      	beq.n	80032bc <HAL_ADC_IRQHandler+0x4c>
 80032b4:	498a      	ldr	r1, [pc, #552]	@ (80034e0 <HAL_ADC_IRQHandler+0x270>)
 80032b6:	428b      	cmp	r3, r1
 80032b8:	f040 80ff 	bne.w	80034ba <HAL_ADC_IRQHandler+0x24a>
 80032bc:	6892      	ldr	r2, [r2, #8]
 80032be:	f002 021f 	and.w	r2, r2, #31
 80032c2:	2a05      	cmp	r2, #5
 80032c4:	f040 8114 	bne.w	80034f0 <HAL_ADC_IRQHandler+0x280>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80032c8:	68da      	ldr	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80032ca:	68d9      	ldr	r1, [r3, #12]
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 80032cc:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80032d0:	f401 6140 	and.w	r1, r1, #3072	@ 0xc00
 80032d4:	4311      	orrs	r1, r2
 80032d6:	d114      	bne.n	8003302 <HAL_ADC_IRQHandler+0x92>
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 80032d8:	0729      	lsls	r1, r5, #28
 80032da:	d512      	bpl.n	8003302 <HAL_ADC_IRQHandler+0x92>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80032dc:	689a      	ldr	r2, [r3, #8]
 80032de:	0752      	lsls	r2, r2, #29
 80032e0:	f100 8122 	bmi.w	8003528 <HAL_ADC_IRQHandler+0x2b8>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80032e4:	685a      	ldr	r2, [r3, #4]
 80032e6:	f022 020c 	bic.w	r2, r2, #12
 80032ea:	605a      	str	r2, [r3, #4]
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80032ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80032ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032f2:	6423      	str	r3, [r4, #64]	@ 0x40
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80032f6:	04d8      	lsls	r0, r3, #19
 80032f8:	d403      	bmi.n	8003302 <HAL_ADC_IRQHandler+0x92>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032fa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80032fc:	f043 0301 	orr.w	r3, r3, #1
 8003300:	6423      	str	r3, [r4, #64]	@ 0x40
      HAL_ADC_ConvCpltCallback(hadc);
 8003302:	4620      	mov	r0, r4
 8003304:	f7ff fe5e 	bl	8002fc4 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8003308:	6823      	ldr	r3, [r4, #0]
 800330a:	220c      	movs	r2, #12
 800330c:	601a      	str	r2, [r3, #0]
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800330e:	06a9      	lsls	r1, r5, #26
 8003310:	d501      	bpl.n	8003316 <HAL_ADC_IRQHandler+0xa6>
 8003312:	06b2      	lsls	r2, r6, #26
 8003314:	d403      	bmi.n	800331e <HAL_ADC_IRQHandler+0xae>
 8003316:	066b      	lsls	r3, r5, #25
 8003318:	d562      	bpl.n	80033e0 <HAL_ADC_IRQHandler+0x170>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 800331a:	0670      	lsls	r0, r6, #25
 800331c:	d560      	bpl.n	80033e0 <HAL_ADC_IRQHandler+0x170>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800331e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003320:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003324:	6423      	str	r3, [r4, #64]	@ 0x40
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8003326:	6823      	ldr	r3, [r4, #0]
 8003328:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800332c:	d003      	beq.n	8003336 <HAL_ADC_IRQHandler+0xc6>
 800332e:	4a6c      	ldr	r2, [pc, #432]	@ (80034e0 <HAL_ADC_IRQHandler+0x270>)
 8003330:	4293      	cmp	r3, r2
 8003332:	f040 8102 	bne.w	800353a <HAL_ADC_IRQHandler+0x2ca>
 8003336:	4a6b      	ldr	r2, [pc, #428]	@ (80034e4 <HAL_ADC_IRQHandler+0x274>)
 8003338:	6891      	ldr	r1, [r2, #8]
 800333a:	06c9      	lsls	r1, r1, #27
 800333c:	d00c      	beq.n	8003358 <HAL_ADC_IRQHandler+0xe8>
 800333e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003342:	d003      	beq.n	800334c <HAL_ADC_IRQHandler+0xdc>
 8003344:	4966      	ldr	r1, [pc, #408]	@ (80034e0 <HAL_ADC_IRQHandler+0x270>)
 8003346:	428b      	cmp	r3, r1
 8003348:	f040 80fc 	bne.w	8003544 <HAL_ADC_IRQHandler+0x2d4>
 800334c:	6892      	ldr	r2, [r2, #8]
 800334e:	f002 021f 	and.w	r2, r2, #31
 8003352:	2a05      	cmp	r2, #5
 8003354:	f040 8108 	bne.w	8003568 <HAL_ADC_IRQHandler+0x2f8>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8003358:	68da      	ldr	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 800335a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800335c:	f011 0fc0 	tst.w	r1, #192	@ 0xc0
 8003360:	d138      	bne.n	80033d4 <HAL_ADC_IRQHandler+0x164>
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8003362:	0191      	lsls	r1, r2, #6
 8003364:	d506      	bpl.n	8003374 <HAL_ADC_IRQHandler+0x104>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8003366:	68d9      	ldr	r1, [r3, #12]
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8003368:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 800336c:	f401 6140 	and.w	r1, r1, #3072	@ 0xc00
 8003370:	4311      	orrs	r1, r2
 8003372:	d12f      	bne.n	80033d4 <HAL_ADC_IRQHandler+0x164>
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8003374:	0668      	lsls	r0, r5, #25
 8003376:	d52d      	bpl.n	80033d4 <HAL_ADC_IRQHandler+0x164>
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8003378:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800337c:	d003      	beq.n	8003386 <HAL_ADC_IRQHandler+0x116>
 800337e:	4a58      	ldr	r2, [pc, #352]	@ (80034e0 <HAL_ADC_IRQHandler+0x270>)
 8003380:	4293      	cmp	r3, r2
 8003382:	f040 810d 	bne.w	80035a0 <HAL_ADC_IRQHandler+0x330>
 8003386:	4a57      	ldr	r2, [pc, #348]	@ (80034e4 <HAL_ADC_IRQHandler+0x274>)
 8003388:	6891      	ldr	r1, [r2, #8]
 800338a:	06c9      	lsls	r1, r1, #27
 800338c:	d00c      	beq.n	80033a8 <HAL_ADC_IRQHandler+0x138>
 800338e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003392:	d003      	beq.n	800339c <HAL_ADC_IRQHandler+0x12c>
 8003394:	4952      	ldr	r1, [pc, #328]	@ (80034e0 <HAL_ADC_IRQHandler+0x270>)
 8003396:	428b      	cmp	r3, r1
 8003398:	f040 8107 	bne.w	80035aa <HAL_ADC_IRQHandler+0x33a>
 800339c:	6892      	ldr	r2, [r2, #8]
 800339e:	f002 021f 	and.w	r2, r2, #31
 80033a2:	2a06      	cmp	r2, #6
 80033a4:	f040 8113 	bne.w	80035ce <HAL_ADC_IRQHandler+0x35e>
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 80033a8:	68da      	ldr	r2, [r3, #12]
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 80033aa:	0291      	lsls	r1, r2, #10
 80033ac:	d412      	bmi.n	80033d4 <HAL_ADC_IRQHandler+0x164>
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 80033ae:	689a      	ldr	r2, [r3, #8]
 80033b0:	0712      	lsls	r2, r2, #28
 80033b2:	f100 8128 	bmi.w	8003606 <HAL_ADC_IRQHandler+0x396>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80033b6:	685a      	ldr	r2, [r3, #4]
 80033b8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80033bc:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80033be:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80033c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80033c4:	6423      	str	r3, [r4, #64]	@ 0x40
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80033c6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80033c8:	05d8      	lsls	r0, r3, #23
 80033ca:	d403      	bmi.n	80033d4 <HAL_ADC_IRQHandler+0x164>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80033ce:	f043 0301 	orr.w	r3, r3, #1
 80033d2:	6423      	str	r3, [r4, #64]	@ 0x40
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80033d4:	4620      	mov	r0, r4
 80033d6:	f7ff ff47 	bl	8003268 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80033da:	6823      	ldr	r3, [r4, #0]
 80033dc:	2260      	movs	r2, #96	@ 0x60
 80033de:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80033e0:	0629      	lsls	r1, r5, #24
 80033e2:	d50b      	bpl.n	80033fc <HAL_ADC_IRQHandler+0x18c>
 80033e4:	0632      	lsls	r2, r6, #24
 80033e6:	d509      	bpl.n	80033fc <HAL_ADC_IRQHandler+0x18c>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80033e8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80033ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033ee:	6423      	str	r3, [r4, #64]	@ 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80033f0:	4620      	mov	r0, r4
 80033f2:	f7ff fde8 	bl	8002fc6 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80033f6:	6823      	ldr	r3, [r4, #0]
 80033f8:	2280      	movs	r2, #128	@ 0x80
 80033fa:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80033fc:	05eb      	lsls	r3, r5, #23
 80033fe:	d50c      	bpl.n	800341a <HAL_ADC_IRQHandler+0x1aa>
 8003400:	05f0      	lsls	r0, r6, #23
 8003402:	d50a      	bpl.n	800341a <HAL_ADC_IRQHandler+0x1aa>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003404:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003406:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800340a:	6423      	str	r3, [r4, #64]	@ 0x40
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800340c:	4620      	mov	r0, r4
 800340e:	f7ff ff2d 	bl	800326c <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003412:	6823      	ldr	r3, [r4, #0]
 8003414:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003418:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800341a:	05a9      	lsls	r1, r5, #22
 800341c:	d50c      	bpl.n	8003438 <HAL_ADC_IRQHandler+0x1c8>
 800341e:	05b2      	lsls	r2, r6, #22
 8003420:	d50a      	bpl.n	8003438 <HAL_ADC_IRQHandler+0x1c8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003422:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003424:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003428:	6423      	str	r3, [r4, #64]	@ 0x40
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800342a:	4620      	mov	r0, r4
 800342c:	f7ff ff1f 	bl	800326e <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003430:	6823      	ldr	r3, [r4, #0]
 8003432:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003436:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003438:	06eb      	lsls	r3, r5, #27
 800343a:	d525      	bpl.n	8003488 <HAL_ADC_IRQHandler+0x218>
 800343c:	06f0      	lsls	r0, r6, #27
 800343e:	d523      	bpl.n	8003488 <HAL_ADC_IRQHandler+0x218>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003440:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003442:	2b01      	cmp	r3, #1
 8003444:	d012      	beq.n	800346c <HAL_ADC_IRQHandler+0x1fc>
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003446:	6822      	ldr	r2, [r4, #0]
 8003448:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 800344c:	f000 80e4 	beq.w	8003618 <HAL_ADC_IRQHandler+0x3a8>
 8003450:	4823      	ldr	r0, [pc, #140]	@ (80034e0 <HAL_ADC_IRQHandler+0x270>)
 8003452:	4b25      	ldr	r3, [pc, #148]	@ (80034e8 <HAL_ADC_IRQHandler+0x278>)
 8003454:	4923      	ldr	r1, [pc, #140]	@ (80034e4 <HAL_ADC_IRQHandler+0x274>)
 8003456:	4282      	cmp	r2, r0
 8003458:	bf08      	it	eq
 800345a:	460b      	moveq	r3, r1
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 800345c:	6899      	ldr	r1, [r3, #8]
 800345e:	06c9      	lsls	r1, r1, #27
 8003460:	f040 80dc 	bne.w	800361c <HAL_ADC_IRQHandler+0x3ac>
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8003464:	68d3      	ldr	r3, [r2, #12]
 8003466:	f013 0f01 	tst.w	r3, #1
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800346a:	d00a      	beq.n	8003482 <HAL_ADC_IRQHandler+0x212>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800346c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800346e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003472:	6423      	str	r3, [r4, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003474:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003476:	f043 0302 	orr.w	r3, r3, #2
 800347a:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_ADC_ErrorCallback(hadc);
 800347c:	4620      	mov	r0, r4
 800347e:	f7ff fda3 	bl	8002fc8 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003482:	6823      	ldr	r3, [r4, #0]
 8003484:	2210      	movs	r2, #16
 8003486:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003488:	056a      	lsls	r2, r5, #21
 800348a:	d510      	bpl.n	80034ae <HAL_ADC_IRQHandler+0x23e>
 800348c:	0573      	lsls	r3, r6, #21
 800348e:	d50e      	bpl.n	80034ae <HAL_ADC_IRQHandler+0x23e>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003490:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003492:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003496:	6423      	str	r3, [r4, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003498:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800349a:	f043 0308 	orr.w	r3, r3, #8
 800349e:	6463      	str	r3, [r4, #68]	@ 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80034a0:	6823      	ldr	r3, [r4, #0]
 80034a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80034a6:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80034a8:	4620      	mov	r0, r4
 80034aa:	f7ff fede 	bl	800326a <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 80034ae:	bd70      	pop	{r4, r5, r6, pc}
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80034b0:	4a0d      	ldr	r2, [pc, #52]	@ (80034e8 <HAL_ADC_IRQHandler+0x278>)
 80034b2:	6892      	ldr	r2, [r2, #8]
 80034b4:	06d0      	lsls	r0, r2, #27
 80034b6:	f43f af07 	beq.w	80032c8 <HAL_ADC_IRQHandler+0x58>
 80034ba:	4a0b      	ldr	r2, [pc, #44]	@ (80034e8 <HAL_ADC_IRQHandler+0x278>)
 80034bc:	6892      	ldr	r2, [r2, #8]
 80034be:	f002 021f 	and.w	r2, r2, #31
 80034c2:	2a05      	cmp	r2, #5
 80034c4:	f43f af00 	beq.w	80032c8 <HAL_ADC_IRQHandler+0x58>
 80034c8:	4a07      	ldr	r2, [pc, #28]	@ (80034e8 <HAL_ADC_IRQHandler+0x278>)
 80034ca:	6892      	ldr	r2, [r2, #8]
 80034cc:	f002 021f 	and.w	r2, r2, #31
 80034d0:	2a09      	cmp	r2, #9
 80034d2:	f43f aef9 	beq.w	80032c8 <HAL_ADC_IRQHandler+0x58>
 80034d6:	4a05      	ldr	r2, [pc, #20]	@ (80034ec <HAL_ADC_IRQHandler+0x27c>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d123      	bne.n	8003524 <HAL_ADC_IRQHandler+0x2b4>
 80034dc:	e6f4      	b.n	80032c8 <HAL_ADC_IRQHandler+0x58>
 80034de:	bf00      	nop
 80034e0:	50000100 	.word	0x50000100
 80034e4:	50000300 	.word	0x50000300
 80034e8:	50000700 	.word	0x50000700
 80034ec:	50000400 	.word	0x50000400
 80034f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034f4:	d002      	beq.n	80034fc <HAL_ADC_IRQHandler+0x28c>
 80034f6:	4a4b      	ldr	r2, [pc, #300]	@ (8003624 <HAL_ADC_IRQHandler+0x3b4>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d1e5      	bne.n	80034c8 <HAL_ADC_IRQHandler+0x258>
 80034fc:	4a4a      	ldr	r2, [pc, #296]	@ (8003628 <HAL_ADC_IRQHandler+0x3b8>)
 80034fe:	6892      	ldr	r2, [r2, #8]
 8003500:	f002 021f 	and.w	r2, r2, #31
 8003504:	2a09      	cmp	r2, #9
 8003506:	f43f aedf 	beq.w	80032c8 <HAL_ADC_IRQHandler+0x58>
 800350a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800350e:	f43f aedb 	beq.w	80032c8 <HAL_ADC_IRQHandler+0x58>
 8003512:	4a46      	ldr	r2, [pc, #280]	@ (800362c <HAL_ADC_IRQHandler+0x3bc>)
 8003514:	4293      	cmp	r3, r2
 8003516:	f43f aed7 	beq.w	80032c8 <HAL_ADC_IRQHandler+0x58>
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800351a:	4942      	ldr	r1, [pc, #264]	@ (8003624 <HAL_ADC_IRQHandler+0x3b4>)
 800351c:	428b      	cmp	r3, r1
 800351e:	bf08      	it	eq
 8003520:	f04f 42a0 	moveq.w	r2, #1342177280	@ 0x50000000
 8003524:	68d2      	ldr	r2, [r2, #12]
 8003526:	e6d0      	b.n	80032ca <HAL_ADC_IRQHandler+0x5a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003528:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800352a:	f043 0310 	orr.w	r3, r3, #16
 800352e:	6423      	str	r3, [r4, #64]	@ 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003530:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003532:	f043 0301 	orr.w	r3, r3, #1
 8003536:	6463      	str	r3, [r4, #68]	@ 0x44
 8003538:	e6e3      	b.n	8003302 <HAL_ADC_IRQHandler+0x92>
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800353a:	4a3d      	ldr	r2, [pc, #244]	@ (8003630 <HAL_ADC_IRQHandler+0x3c0>)
 800353c:	6892      	ldr	r2, [r2, #8]
 800353e:	06d0      	lsls	r0, r2, #27
 8003540:	f43f af0a 	beq.w	8003358 <HAL_ADC_IRQHandler+0xe8>
 8003544:	4a3a      	ldr	r2, [pc, #232]	@ (8003630 <HAL_ADC_IRQHandler+0x3c0>)
 8003546:	6892      	ldr	r2, [r2, #8]
 8003548:	f002 021f 	and.w	r2, r2, #31
 800354c:	2a05      	cmp	r2, #5
 800354e:	f43f af03 	beq.w	8003358 <HAL_ADC_IRQHandler+0xe8>
 8003552:	4a37      	ldr	r2, [pc, #220]	@ (8003630 <HAL_ADC_IRQHandler+0x3c0>)
 8003554:	6892      	ldr	r2, [r2, #8]
 8003556:	f002 021f 	and.w	r2, r2, #31
 800355a:	2a09      	cmp	r2, #9
 800355c:	f43f aefc 	beq.w	8003358 <HAL_ADC_IRQHandler+0xe8>
 8003560:	4a32      	ldr	r2, [pc, #200]	@ (800362c <HAL_ADC_IRQHandler+0x3bc>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d11a      	bne.n	800359c <HAL_ADC_IRQHandler+0x32c>
 8003566:	e6f7      	b.n	8003358 <HAL_ADC_IRQHandler+0xe8>
 8003568:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800356c:	d002      	beq.n	8003574 <HAL_ADC_IRQHandler+0x304>
 800356e:	4a2d      	ldr	r2, [pc, #180]	@ (8003624 <HAL_ADC_IRQHandler+0x3b4>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d1ee      	bne.n	8003552 <HAL_ADC_IRQHandler+0x2e2>
 8003574:	4a2c      	ldr	r2, [pc, #176]	@ (8003628 <HAL_ADC_IRQHandler+0x3b8>)
 8003576:	6892      	ldr	r2, [r2, #8]
 8003578:	f002 021f 	and.w	r2, r2, #31
 800357c:	2a09      	cmp	r2, #9
 800357e:	f43f aeeb 	beq.w	8003358 <HAL_ADC_IRQHandler+0xe8>
 8003582:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003586:	f43f aee7 	beq.w	8003358 <HAL_ADC_IRQHandler+0xe8>
 800358a:	4a28      	ldr	r2, [pc, #160]	@ (800362c <HAL_ADC_IRQHandler+0x3bc>)
 800358c:	4293      	cmp	r3, r2
 800358e:	f43f aee3 	beq.w	8003358 <HAL_ADC_IRQHandler+0xe8>
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8003592:	4924      	ldr	r1, [pc, #144]	@ (8003624 <HAL_ADC_IRQHandler+0x3b4>)
 8003594:	428b      	cmp	r3, r1
 8003596:	bf08      	it	eq
 8003598:	f04f 42a0 	moveq.w	r2, #1342177280	@ 0x50000000
 800359c:	68d2      	ldr	r2, [r2, #12]
 800359e:	e6dc      	b.n	800335a <HAL_ADC_IRQHandler+0xea>
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 80035a0:	4a23      	ldr	r2, [pc, #140]	@ (8003630 <HAL_ADC_IRQHandler+0x3c0>)
 80035a2:	6892      	ldr	r2, [r2, #8]
 80035a4:	06d0      	lsls	r0, r2, #27
 80035a6:	f43f aeff 	beq.w	80033a8 <HAL_ADC_IRQHandler+0x138>
 80035aa:	4a21      	ldr	r2, [pc, #132]	@ (8003630 <HAL_ADC_IRQHandler+0x3c0>)
 80035ac:	6892      	ldr	r2, [r2, #8]
 80035ae:	f002 021f 	and.w	r2, r2, #31
 80035b2:	2a06      	cmp	r2, #6
 80035b4:	f43f aef8 	beq.w	80033a8 <HAL_ADC_IRQHandler+0x138>
 80035b8:	4a1d      	ldr	r2, [pc, #116]	@ (8003630 <HAL_ADC_IRQHandler+0x3c0>)
 80035ba:	6892      	ldr	r2, [r2, #8]
 80035bc:	f002 021f 	and.w	r2, r2, #31
 80035c0:	2a07      	cmp	r2, #7
 80035c2:	f43f aef1 	beq.w	80033a8 <HAL_ADC_IRQHandler+0x138>
 80035c6:	4a19      	ldr	r2, [pc, #100]	@ (800362c <HAL_ADC_IRQHandler+0x3bc>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d11a      	bne.n	8003602 <HAL_ADC_IRQHandler+0x392>
 80035cc:	e6ec      	b.n	80033a8 <HAL_ADC_IRQHandler+0x138>
 80035ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035d2:	d002      	beq.n	80035da <HAL_ADC_IRQHandler+0x36a>
 80035d4:	4a13      	ldr	r2, [pc, #76]	@ (8003624 <HAL_ADC_IRQHandler+0x3b4>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d1ee      	bne.n	80035b8 <HAL_ADC_IRQHandler+0x348>
 80035da:	4a13      	ldr	r2, [pc, #76]	@ (8003628 <HAL_ADC_IRQHandler+0x3b8>)
 80035dc:	6892      	ldr	r2, [r2, #8]
 80035de:	f002 021f 	and.w	r2, r2, #31
 80035e2:	2a07      	cmp	r2, #7
 80035e4:	f43f aee0 	beq.w	80033a8 <HAL_ADC_IRQHandler+0x138>
 80035e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035ec:	f43f aedc 	beq.w	80033a8 <HAL_ADC_IRQHandler+0x138>
 80035f0:	4a0e      	ldr	r2, [pc, #56]	@ (800362c <HAL_ADC_IRQHandler+0x3bc>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	f43f aed8 	beq.w	80033a8 <HAL_ADC_IRQHandler+0x138>
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80035f8:	490a      	ldr	r1, [pc, #40]	@ (8003624 <HAL_ADC_IRQHandler+0x3b4>)
 80035fa:	428b      	cmp	r3, r1
 80035fc:	bf08      	it	eq
 80035fe:	f04f 42a0 	moveq.w	r2, #1342177280	@ 0x50000000
 8003602:	68d2      	ldr	r2, [r2, #12]
 8003604:	e6d1      	b.n	80033aa <HAL_ADC_IRQHandler+0x13a>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003606:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003608:	f043 0310 	orr.w	r3, r3, #16
 800360c:	6423      	str	r3, [r4, #64]	@ 0x40
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800360e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003610:	f043 0301 	orr.w	r3, r3, #1
 8003614:	6463      	str	r3, [r4, #68]	@ 0x44
 8003616:	e6dd      	b.n	80033d4 <HAL_ADC_IRQHandler+0x164>
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003618:	4b03      	ldr	r3, [pc, #12]	@ (8003628 <HAL_ADC_IRQHandler+0x3b8>)
 800361a:	e71f      	b.n	800345c <HAL_ADC_IRQHandler+0x1ec>
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	f413 4f40 	tst.w	r3, #49152	@ 0xc000
 8003622:	e722      	b.n	800346a <HAL_ADC_IRQHandler+0x1fa>
 8003624:	50000100 	.word	0x50000100
 8003628:	50000300 	.word	0x50000300
 800362c:	50000400 	.word	0x50000400
 8003630:	50000700 	.word	0x50000700

08003634 <HAL_ADC_ConfigChannel>:
{
 8003634:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003636:	4605      	mov	r5, r0
  __IO uint32_t wait_loop_index = 0U;
 8003638:	2300      	movs	r3, #0
 800363a:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800363c:	f895 303c 	ldrb.w	r3, [r5, #60]	@ 0x3c
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003640:	68c8      	ldr	r0, [r1, #12]
  __HAL_LOCK(hadc);
 8003642:	2b01      	cmp	r3, #1
 8003644:	f000 816a 	beq.w	800391c <HAL_ADC_ConfigChannel+0x2e8>
 8003648:	2301      	movs	r3, #1
 800364a:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800364e:	682b      	ldr	r3, [r5, #0]
 8003650:	689a      	ldr	r2, [r3, #8]
 8003652:	0757      	lsls	r7, r2, #29
 8003654:	f100 815c 	bmi.w	8003910 <HAL_ADC_ConfigChannel+0x2dc>
    if (sConfig->Rank < 5U)
 8003658:	684e      	ldr	r6, [r1, #4]
      MODIFY_REG(hadc->Instance->SQR1,
 800365a:	680c      	ldr	r4, [r1, #0]
 800365c:	2206      	movs	r2, #6
    if (sConfig->Rank < 5U)
 800365e:	2e04      	cmp	r6, #4
      MODIFY_REG(hadc->Instance->SQR1,
 8003660:	fb06 f202 	mul.w	r2, r6, r2
    if (sConfig->Rank < 5U)
 8003664:	d82c      	bhi.n	80036c0 <HAL_ADC_ConfigChannel+0x8c>
      MODIFY_REG(hadc->Instance->SQR1,
 8003666:	6b1e      	ldr	r6, [r3, #48]	@ 0x30
 8003668:	271f      	movs	r7, #31
 800366a:	4097      	lsls	r7, r2
 800366c:	ea26 0607 	bic.w	r6, r6, r7
 8003670:	fa04 f202 	lsl.w	r2, r4, r2
 8003674:	4332      	orrs	r2, r6
 8003676:	631a      	str	r2, [r3, #48]	@ 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003678:	689a      	ldr	r2, [r3, #8]
 800367a:	f012 0f0c 	tst.w	r2, #12
 800367e:	d158      	bne.n	8003732 <HAL_ADC_ConfigChannel+0xfe>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003680:	2c09      	cmp	r4, #9
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003682:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8003686:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 800368a:	f04f 0607 	mov.w	r6, #7
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800368e:	d93c      	bls.n	800370a <HAL_ADC_ConfigChannel+0xd6>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003690:	699f      	ldr	r7, [r3, #24]
 8003692:	3a1e      	subs	r2, #30
 8003694:	4096      	lsls	r6, r2
 8003696:	ea27 0606 	bic.w	r6, r7, r6
 800369a:	fa0c f202 	lsl.w	r2, ip, r2
 800369e:	4332      	orrs	r2, r6
 80036a0:	619a      	str	r2, [r3, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80036a2:	68da      	ldr	r2, [r3, #12]
 80036a4:	694e      	ldr	r6, [r1, #20]
 80036a6:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80036aa:	0052      	lsls	r2, r2, #1
 80036ac:	4096      	lsls	r6, r2
    switch (sConfig->OffsetNumber)
 80036ae:	690a      	ldr	r2, [r1, #16]
 80036b0:	3a01      	subs	r2, #1
      MODIFY_REG(hadc->Instance->OFR1               ,
 80036b2:	06a7      	lsls	r7, r4, #26
    switch (sConfig->OffsetNumber)
 80036b4:	2a03      	cmp	r2, #3
 80036b6:	d86b      	bhi.n	8003790 <HAL_ADC_ConfigChannel+0x15c>
 80036b8:	e8df f002 	tbb	[pc, r2]
 80036bc:	5f544931 	.word	0x5f544931
    else if (sConfig->Rank < 10U)
 80036c0:	2e09      	cmp	r6, #9
 80036c2:	d80a      	bhi.n	80036da <HAL_ADC_ConfigChannel+0xa6>
      MODIFY_REG(hadc->Instance->SQR2,
 80036c4:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
 80036c6:	3a1e      	subs	r2, #30
 80036c8:	271f      	movs	r7, #31
 80036ca:	4097      	lsls	r7, r2
 80036cc:	ea26 0607 	bic.w	r6, r6, r7
 80036d0:	fa04 f202 	lsl.w	r2, r4, r2
 80036d4:	4332      	orrs	r2, r6
 80036d6:	635a      	str	r2, [r3, #52]	@ 0x34
 80036d8:	e7ce      	b.n	8003678 <HAL_ADC_ConfigChannel+0x44>
    else if (sConfig->Rank < 15U)
 80036da:	2e0e      	cmp	r6, #14
 80036dc:	f04f 061f 	mov.w	r6, #31
 80036e0:	d809      	bhi.n	80036f6 <HAL_ADC_ConfigChannel+0xc2>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80036e2:	6b9f      	ldr	r7, [r3, #56]	@ 0x38
 80036e4:	3a3c      	subs	r2, #60	@ 0x3c
 80036e6:	4096      	lsls	r6, r2
 80036e8:	ea27 0606 	bic.w	r6, r7, r6
 80036ec:	fa04 f202 	lsl.w	r2, r4, r2
 80036f0:	4332      	orrs	r2, r6
 80036f2:	639a      	str	r2, [r3, #56]	@ 0x38
 80036f4:	e7c0      	b.n	8003678 <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80036f6:	6bdf      	ldr	r7, [r3, #60]	@ 0x3c
 80036f8:	3a5a      	subs	r2, #90	@ 0x5a
 80036fa:	4096      	lsls	r6, r2
 80036fc:	ea27 0606 	bic.w	r6, r7, r6
 8003700:	fa04 f202 	lsl.w	r2, r4, r2
 8003704:	4332      	orrs	r2, r6
 8003706:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003708:	e7b6      	b.n	8003678 <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800370a:	695f      	ldr	r7, [r3, #20]
 800370c:	4096      	lsls	r6, r2
 800370e:	ea27 0606 	bic.w	r6, r7, r6
 8003712:	fa0c fc02 	lsl.w	ip, ip, r2
 8003716:	ea46 060c 	orr.w	r6, r6, ip
 800371a:	615e      	str	r6, [r3, #20]
 800371c:	e7c1      	b.n	80036a2 <HAL_ADC_ConfigChannel+0x6e>
      MODIFY_REG(hadc->Instance->OFR1               ,
 800371e:	f8d3 c060 	ldr.w	ip, [r3, #96]	@ 0x60
 8003722:	4a7f      	ldr	r2, [pc, #508]	@ (8003920 <HAL_ADC_ConfigChannel+0x2ec>)
 8003724:	ea0c 0202 	and.w	r2, ip, r2
 8003728:	433a      	orrs	r2, r7
 800372a:	4332      	orrs	r2, r6
 800372c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003730:	661a      	str	r2, [r3, #96]	@ 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	f002 0203 	and.w	r2, r2, #3
 8003738:	2a01      	cmp	r2, #1
 800373a:	d14d      	bne.n	80037d8 <HAL_ADC_ConfigChannel+0x1a4>
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	07d6      	lsls	r6, r2, #31
 8003740:	d54a      	bpl.n	80037d8 <HAL_ADC_ConfigChannel+0x1a4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003742:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8003744:	2300      	movs	r3, #0
 8003746:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
}
 800374a:	b003      	add	sp, #12
 800374c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      MODIFY_REG(hadc->Instance->OFR2               ,
 800374e:	f8d3 c064 	ldr.w	ip, [r3, #100]	@ 0x64
 8003752:	4a73      	ldr	r2, [pc, #460]	@ (8003920 <HAL_ADC_ConfigChannel+0x2ec>)
 8003754:	ea0c 0202 	and.w	r2, ip, r2
 8003758:	433a      	orrs	r2, r7
 800375a:	4332      	orrs	r2, r6
 800375c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003760:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 8003762:	e7e6      	b.n	8003732 <HAL_ADC_ConfigChannel+0xfe>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8003764:	f8d3 c068 	ldr.w	ip, [r3, #104]	@ 0x68
 8003768:	4a6d      	ldr	r2, [pc, #436]	@ (8003920 <HAL_ADC_ConfigChannel+0x2ec>)
 800376a:	ea0c 0202 	and.w	r2, ip, r2
 800376e:	433a      	orrs	r2, r7
 8003770:	4332      	orrs	r2, r6
 8003772:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003776:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8003778:	e7db      	b.n	8003732 <HAL_ADC_ConfigChannel+0xfe>
      MODIFY_REG(hadc->Instance->OFR4               ,
 800377a:	f8d3 c06c 	ldr.w	ip, [r3, #108]	@ 0x6c
 800377e:	4a68      	ldr	r2, [pc, #416]	@ (8003920 <HAL_ADC_ConfigChannel+0x2ec>)
 8003780:	ea0c 0202 	and.w	r2, ip, r2
 8003784:	433a      	orrs	r2, r7
 8003786:	4332      	orrs	r2, r6
 8003788:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800378c:	66da      	str	r2, [r3, #108]	@ 0x6c
 800378e:	e7d0      	b.n	8003732 <HAL_ADC_ConfigChannel+0xfe>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003790:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003792:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8003796:	42ba      	cmp	r2, r7
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003798:	bf02      	ittt	eq
 800379a:	6e1a      	ldreq	r2, [r3, #96]	@ 0x60
 800379c:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 80037a0:	661a      	streq	r2, [r3, #96]	@ 0x60
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80037a2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80037a4:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 80037a8:	42ba      	cmp	r2, r7
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80037aa:	bf02      	ittt	eq
 80037ac:	6e5a      	ldreq	r2, [r3, #100]	@ 0x64
 80037ae:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 80037b2:	665a      	streq	r2, [r3, #100]	@ 0x64
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80037b4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80037b6:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 80037ba:	42ba      	cmp	r2, r7
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80037bc:	bf02      	ittt	eq
 80037be:	6e9a      	ldreq	r2, [r3, #104]	@ 0x68
 80037c0:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 80037c4:	669a      	streq	r2, [r3, #104]	@ 0x68
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80037c6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80037c8:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 80037cc:	42ba      	cmp	r2, r7
 80037ce:	d1b0      	bne.n	8003732 <HAL_ADC_ConfigChannel+0xfe>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80037d0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80037d2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80037d6:	e7d9      	b.n	800378c <HAL_ADC_ConfigChannel+0x158>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80037d8:	2201      	movs	r2, #1
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80037da:	2801      	cmp	r0, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80037dc:	fa02 f204 	lsl.w	r2, r2, r4
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80037e0:	d047      	beq.n	8003872 <HAL_ADC_ConfigChannel+0x23e>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80037e2:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80037e6:	ea21 0202 	bic.w	r2, r1, r2
 80037ea:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80037ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037f2:	d164      	bne.n	80038be <HAL_ADC_ConfigChannel+0x28a>
 80037f4:	494b      	ldr	r1, [pc, #300]	@ (8003924 <HAL_ADC_ConfigChannel+0x2f0>)
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80037f6:	2c10      	cmp	r4, #16
 80037f8:	d166      	bne.n	80038c8 <HAL_ADC_ConfigChannel+0x294>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80037fa:	688a      	ldr	r2, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80037fc:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003800:	d19f      	bne.n	8003742 <HAL_ADC_ConfigChannel+0x10e>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003802:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003806:	4a48      	ldr	r2, [pc, #288]	@ (8003928 <HAL_ADC_ConfigChannel+0x2f4>)
 8003808:	d009      	beq.n	800381e <HAL_ADC_ConfigChannel+0x1ea>
 800380a:	4293      	cmp	r3, r2
 800380c:	d069      	beq.n	80038e2 <HAL_ADC_ConfigChannel+0x2ae>
 800380e:	f502 7240 	add.w	r2, r2, #768	@ 0x300
 8003812:	4293      	cmp	r3, r2
 8003814:	4845      	ldr	r0, [pc, #276]	@ (800392c <HAL_ADC_ConfigChannel+0x2f8>)
 8003816:	d067      	beq.n	80038e8 <HAL_ADC_ConfigChannel+0x2b4>
 8003818:	4283      	cmp	r3, r0
 800381a:	bf18      	it	ne
 800381c:	2200      	movne	r2, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800381e:	6898      	ldr	r0, [r3, #8]
 8003820:	f000 0003 	and.w	r0, r0, #3
 8003824:	2801      	cmp	r0, #1
 8003826:	d102      	bne.n	800382e <HAL_ADC_ConfigChannel+0x1fa>
 8003828:	6818      	ldr	r0, [r3, #0]
 800382a:	07c0      	lsls	r0, r0, #31
 800382c:	d470      	bmi.n	8003910 <HAL_ADC_ConfigChannel+0x2dc>
 800382e:	b13a      	cbz	r2, 8003840 <HAL_ADC_ConfigChannel+0x20c>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003830:	6890      	ldr	r0, [r2, #8]
 8003832:	f000 0003 	and.w	r0, r0, #3
 8003836:	2801      	cmp	r0, #1
 8003838:	d102      	bne.n	8003840 <HAL_ADC_ConfigChannel+0x20c>
 800383a:	6812      	ldr	r2, [r2, #0]
 800383c:	07d2      	lsls	r2, r2, #31
 800383e:	d467      	bmi.n	8003910 <HAL_ADC_ConfigChannel+0x2dc>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003840:	2c10      	cmp	r4, #16
 8003842:	d153      	bne.n	80038ec <HAL_ADC_ConfigChannel+0x2b8>
 8003844:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003848:	f47f af7b 	bne.w	8003742 <HAL_ADC_ConfigChannel+0x10e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800384c:	688b      	ldr	r3, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800384e:	4a38      	ldr	r2, [pc, #224]	@ (8003930 <HAL_ADC_ConfigChannel+0x2fc>)
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8003850:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003854:	608b      	str	r3, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003856:	4b37      	ldr	r3, [pc, #220]	@ (8003934 <HAL_ADC_ConfigChannel+0x300>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	fbb3 f3f2 	udiv	r3, r3, r2
 800385e:	220a      	movs	r2, #10
 8003860:	4353      	muls	r3, r2
            wait_loop_index--;
 8003862:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8003864:	9b01      	ldr	r3, [sp, #4]
 8003866:	2b00      	cmp	r3, #0
 8003868:	f43f af6b 	beq.w	8003742 <HAL_ADC_ConfigChannel+0x10e>
            wait_loop_index--;
 800386c:	9b01      	ldr	r3, [sp, #4]
 800386e:	3b01      	subs	r3, #1
 8003870:	e7f7      	b.n	8003862 <HAL_ADC_ConfigChannel+0x22e>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003872:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003876:	2c09      	cmp	r4, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003878:	ea42 0200 	orr.w	r2, r2, r0
 800387c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003880:	6888      	ldr	r0, [r1, #8]
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003882:	d90c      	bls.n	800389e <HAL_ADC_ConfigChannel+0x26a>
        MODIFY_REG(hadc->Instance->SMPR2,
 8003884:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8003888:	6999      	ldr	r1, [r3, #24]
 800388a:	3a1b      	subs	r2, #27
 800388c:	2607      	movs	r6, #7
 800388e:	4096      	lsls	r6, r2
 8003890:	ea21 0106 	bic.w	r1, r1, r6
 8003894:	fa00 f202 	lsl.w	r2, r0, r2
 8003898:	430a      	orrs	r2, r1
 800389a:	619a      	str	r2, [r3, #24]
 800389c:	e7a7      	b.n	80037ee <HAL_ADC_ConfigChannel+0x1ba>
        MODIFY_REG(hadc->Instance->SMPR1,
 800389e:	1c61      	adds	r1, r4, #1
 80038a0:	695a      	ldr	r2, [r3, #20]
 80038a2:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80038a6:	2607      	movs	r6, #7
 80038a8:	408e      	lsls	r6, r1
 80038aa:	ea22 0206 	bic.w	r2, r2, r6
 80038ae:	fa00 f101 	lsl.w	r1, r0, r1
 80038b2:	430a      	orrs	r2, r1
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
        MODIFY_REG(hadc->Instance->SMPR1,
 80038b8:	615a      	str	r2, [r3, #20]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038ba:	f43f af42 	beq.w	8003742 <HAL_ADC_ConfigChannel+0x10e>
 80038be:	4a1a      	ldr	r2, [pc, #104]	@ (8003928 <HAL_ADC_ConfigChannel+0x2f4>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d097      	beq.n	80037f4 <HAL_ADC_ConfigChannel+0x1c0>
 80038c4:	491c      	ldr	r1, [pc, #112]	@ (8003938 <HAL_ADC_ConfigChannel+0x304>)
 80038c6:	e796      	b.n	80037f6 <HAL_ADC_ConfigChannel+0x1c2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80038c8:	2c11      	cmp	r4, #17
 80038ca:	d103      	bne.n	80038d4 <HAL_ADC_ConfigChannel+0x2a0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80038cc:	688a      	ldr	r2, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80038ce:	f012 7f80 	tst.w	r2, #16777216	@ 0x1000000
 80038d2:	e795      	b.n	8003800 <HAL_ADC_ConfigChannel+0x1cc>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80038d4:	2c12      	cmp	r4, #18
 80038d6:	f47f af34 	bne.w	8003742 <HAL_ADC_ConfigChannel+0x10e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80038da:	688a      	ldr	r2, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80038dc:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
 80038e0:	e78e      	b.n	8003800 <HAL_ADC_ConfigChannel+0x1cc>
 80038e2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80038e6:	e79a      	b.n	800381e <HAL_ADC_ConfigChannel+0x1ea>
 80038e8:	4602      	mov	r2, r0
 80038ea:	e798      	b.n	800381e <HAL_ADC_ConfigChannel+0x1ea>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80038ec:	2c11      	cmp	r4, #17
 80038ee:	d108      	bne.n	8003902 <HAL_ADC_ConfigChannel+0x2ce>
 80038f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038f4:	f47f af25 	bne.w	8003742 <HAL_ADC_ConfigChannel+0x10e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80038f8:	688b      	ldr	r3, [r1, #8]
 80038fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80038fe:	608b      	str	r3, [r1, #8]
 8003900:	e71f      	b.n	8003742 <HAL_ADC_ConfigChannel+0x10e>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003902:	2c12      	cmp	r4, #18
 8003904:	f47f af1d 	bne.w	8003742 <HAL_ADC_ConfigChannel+0x10e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003908:	688b      	ldr	r3, [r1, #8]
 800390a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800390e:	e7f6      	b.n	80038fe <HAL_ADC_ConfigChannel+0x2ca>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003910:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8003912:	f043 0320 	orr.w	r3, r3, #32
 8003916:	642b      	str	r3, [r5, #64]	@ 0x40
    tmp_hal_status = HAL_ERROR;
 8003918:	2001      	movs	r0, #1
 800391a:	e713      	b.n	8003744 <HAL_ADC_ConfigChannel+0x110>
  __HAL_LOCK(hadc);
 800391c:	2002      	movs	r0, #2
 800391e:	e714      	b.n	800374a <HAL_ADC_ConfigChannel+0x116>
 8003920:	83fff000 	.word	0x83fff000
 8003924:	50000300 	.word	0x50000300
 8003928:	50000100 	.word	0x50000100
 800392c:	50000500 	.word	0x50000500
 8003930:	000f4240 	.word	0x000f4240
 8003934:	20000010 	.word	0x20000010
 8003938:	50000700 	.word	0x50000700

0800393c <HAL_ADCEx_MultiModeConfigChannel>:
{
 800393c:	b5f0      	push	{r4, r5, r6, r7, lr}
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800393e:	6804      	ldr	r4, [r0, #0]
 8003940:	4b3c      	ldr	r3, [pc, #240]	@ (8003a34 <HAL_ADCEx_MultiModeConfigChannel+0xf8>)
 8003942:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
{
 8003946:	4605      	mov	r5, r0
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003948:	d009      	beq.n	800395e <HAL_ADCEx_MultiModeConfigChannel+0x22>
 800394a:	429c      	cmp	r4, r3
 800394c:	d047      	beq.n	80039de <HAL_ADCEx_MultiModeConfigChannel+0xa2>
 800394e:	4a3a      	ldr	r2, [pc, #232]	@ (8003a38 <HAL_ADCEx_MultiModeConfigChannel+0xfc>)
 8003950:	4294      	cmp	r4, r2
 8003952:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003956:	d002      	beq.n	800395e <HAL_ADCEx_MultiModeConfigChannel+0x22>
 8003958:	429c      	cmp	r4, r3
 800395a:	d166      	bne.n	8003a2a <HAL_ADCEx_MultiModeConfigChannel+0xee>
 800395c:	4613      	mov	r3, r2
  __HAL_LOCK(hadc);
 800395e:	f895 203c 	ldrb.w	r2, [r5, #60]	@ 0x3c
 8003962:	2a01      	cmp	r2, #1
 8003964:	d063      	beq.n	8003a2e <HAL_ADCEx_MultiModeConfigChannel+0xf2>
 8003966:	2201      	movs	r2, #1
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003968:	6808      	ldr	r0, [r1, #0]
  __HAL_LOCK(hadc);
 800396a:	f885 203c 	strb.w	r2, [r5, #60]	@ 0x3c
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800396e:	68a2      	ldr	r2, [r4, #8]
 8003970:	0752      	lsls	r2, r2, #29
 8003972:	d454      	bmi.n	8003a1e <HAL_ADCEx_MultiModeConfigChannel+0xe2>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8003974:	689a      	ldr	r2, [r3, #8]
 8003976:	0757      	lsls	r7, r2, #29
 8003978:	d451      	bmi.n	8003a1e <HAL_ADCEx_MultiModeConfigChannel+0xe2>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800397a:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
 800397e:	d031      	beq.n	80039e4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003980:	4f2c      	ldr	r7, [pc, #176]	@ (8003a34 <HAL_ADCEx_MultiModeConfigChannel+0xf8>)
 8003982:	4a2e      	ldr	r2, [pc, #184]	@ (8003a3c <HAL_ADCEx_MultiModeConfigChannel+0x100>)
 8003984:	4e2e      	ldr	r6, [pc, #184]	@ (8003a40 <HAL_ADCEx_MultiModeConfigChannel+0x104>)
 8003986:	42bc      	cmp	r4, r7
 8003988:	bf08      	it	eq
 800398a:	4632      	moveq	r2, r6
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800398c:	b360      	cbz	r0, 80039e8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 800398e:	6897      	ldr	r7, [r2, #8]
 8003990:	f895 c030 	ldrb.w	ip, [r5, #48]	@ 0x30
 8003994:	684e      	ldr	r6, [r1, #4]
 8003996:	f427 4760 	bic.w	r7, r7, #57344	@ 0xe000
 800399a:	ea46 364c 	orr.w	r6, r6, ip, lsl #13
 800399e:	433e      	orrs	r6, r7
 80039a0:	6096      	str	r6, [r2, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80039a2:	68a6      	ldr	r6, [r4, #8]
 80039a4:	f006 0603 	and.w	r6, r6, #3
 80039a8:	2e01      	cmp	r6, #1
 80039aa:	d102      	bne.n	80039b2 <HAL_ADCEx_MultiModeConfigChannel+0x76>
 80039ac:	6824      	ldr	r4, [r4, #0]
 80039ae:	07e6      	lsls	r6, r4, #31
 80039b0:	d410      	bmi.n	80039d4 <HAL_ADCEx_MultiModeConfigChannel+0x98>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80039b2:	689c      	ldr	r4, [r3, #8]
 80039b4:	f004 0403 	and.w	r4, r4, #3
 80039b8:	2c01      	cmp	r4, #1
 80039ba:	d102      	bne.n	80039c2 <HAL_ADCEx_MultiModeConfigChannel+0x86>
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	07dc      	lsls	r4, r3, #31
 80039c0:	d408      	bmi.n	80039d4 <HAL_ADCEx_MultiModeConfigChannel+0x98>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80039c2:	6893      	ldr	r3, [r2, #8]
 80039c4:	6889      	ldr	r1, [r1, #8]
 80039c6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80039ca:	4308      	orrs	r0, r1
 80039cc:	f023 030f 	bic.w	r3, r3, #15
 80039d0:	4318      	orrs	r0, r3
 80039d2:	6090      	str	r0, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039d4:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80039d6:	2300      	movs	r3, #0
 80039d8:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
} 
 80039dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039de:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80039e2:	e7bc      	b.n	800395e <HAL_ADCEx_MultiModeConfigChannel+0x22>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039e4:	4a16      	ldr	r2, [pc, #88]	@ (8003a40 <HAL_ADCEx_MultiModeConfigChannel+0x104>)
 80039e6:	e7d1      	b.n	800398c <HAL_ADCEx_MultiModeConfigChannel+0x50>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80039e8:	6891      	ldr	r1, [r2, #8]
 80039ea:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 80039ee:	6091      	str	r1, [r2, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80039f0:	68a1      	ldr	r1, [r4, #8]
 80039f2:	f001 0103 	and.w	r1, r1, #3
 80039f6:	2901      	cmp	r1, #1
 80039f8:	d102      	bne.n	8003a00 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
 80039fa:	6821      	ldr	r1, [r4, #0]
 80039fc:	07c9      	lsls	r1, r1, #31
 80039fe:	d4e9      	bmi.n	80039d4 <HAL_ADCEx_MultiModeConfigChannel+0x98>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003a00:	6899      	ldr	r1, [r3, #8]
 8003a02:	f001 0103 	and.w	r1, r1, #3
 8003a06:	2901      	cmp	r1, #1
 8003a08:	d102      	bne.n	8003a10 <HAL_ADCEx_MultiModeConfigChannel+0xd4>
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	07db      	lsls	r3, r3, #31
 8003a0e:	d4e1      	bmi.n	80039d4 <HAL_ADCEx_MultiModeConfigChannel+0x98>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003a10:	6893      	ldr	r3, [r2, #8]
 8003a12:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003a16:	f023 030f 	bic.w	r3, r3, #15
 8003a1a:	6093      	str	r3, [r2, #8]
 8003a1c:	e7da      	b.n	80039d4 <HAL_ADCEx_MultiModeConfigChannel+0x98>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a1e:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8003a20:	f043 0320 	orr.w	r3, r3, #32
 8003a24:	642b      	str	r3, [r5, #64]	@ 0x40
    tmp_hal_status = HAL_ERROR;
 8003a26:	2001      	movs	r0, #1
 8003a28:	e7d5      	b.n	80039d6 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
    return HAL_ERROR;
 8003a2a:	2001      	movs	r0, #1
 8003a2c:	e7d6      	b.n	80039dc <HAL_ADCEx_MultiModeConfigChannel+0xa0>
  __HAL_LOCK(hadc);
 8003a2e:	2002      	movs	r0, #2
 8003a30:	e7d4      	b.n	80039dc <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8003a32:	bf00      	nop
 8003a34:	50000100 	.word	0x50000100
 8003a38:	50000400 	.word	0x50000400
 8003a3c:	50000700 	.word	0x50000700
 8003a40:	50000300 	.word	0x50000300

08003a44 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a44:	4907      	ldr	r1, [pc, #28]	@ (8003a64 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003a46:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a48:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a4c:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a4e:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a50:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a54:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8003a60:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003a62:	4770      	bx	lr
 8003a64:	e000ed00 	.word	0xe000ed00

08003a68 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a68:	4b16      	ldr	r3, [pc, #88]	@ (8003ac4 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a6a:	b530      	push	{r4, r5, lr}
 8003a6c:	68dc      	ldr	r4, [r3, #12]
 8003a6e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a72:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a76:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a78:	2b04      	cmp	r3, #4
 8003a7a:	bf28      	it	cs
 8003a7c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a7e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a80:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a84:	bf8c      	ite	hi
 8003a86:	3c03      	subhi	r4, #3
 8003a88:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a8a:	fa05 f303 	lsl.w	r3, r5, r3
 8003a8e:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a92:	40a5      	lsls	r5, r4
 8003a94:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a98:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8003a9a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a9c:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aa0:	bfac      	ite	ge
 8003aa2:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aa6:	4a08      	ldrlt	r2, [pc, #32]	@ (8003ac8 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aa8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aac:	bfb8      	it	lt
 8003aae:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	bfaa      	itet	ge
 8003ab6:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aba:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003abc:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003ac0:	bd30      	pop	{r4, r5, pc}
 8003ac2:	bf00      	nop
 8003ac4:	e000ed00 	.word	0xe000ed00
 8003ac8:	e000ed14 	.word	0xe000ed14

08003acc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003acc:	2800      	cmp	r0, #0
 8003ace:	db07      	blt.n	8003ae0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ad0:	0941      	lsrs	r1, r0, #5
 8003ad2:	4a04      	ldr	r2, [pc, #16]	@ (8003ae4 <HAL_NVIC_EnableIRQ+0x18>)
 8003ad4:	f000 001f 	and.w	r0, r0, #31
 8003ad8:	2301      	movs	r3, #1
 8003ada:	4083      	lsls	r3, r0
 8003adc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	e000e100 	.word	0xe000e100

08003ae8 <DMA_CalcBaseAndBitshift>:
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003ae8:	6802      	ldr	r2, [r0, #0]
 8003aea:	4b0a      	ldr	r3, [pc, #40]	@ (8003b14 <DMA_CalcBaseAndBitshift+0x2c>)
 8003aec:	429a      	cmp	r2, r3
 8003aee:	f04f 0114 	mov.w	r1, #20
 8003af2:	d808      	bhi.n	8003b06 <DMA_CalcBaseAndBitshift+0x1e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003af4:	4b08      	ldr	r3, [pc, #32]	@ (8003b18 <DMA_CalcBaseAndBitshift+0x30>)
 8003af6:	4413      	add	r3, r2
 8003af8:	4a08      	ldr	r2, [pc, #32]	@ (8003b1c <DMA_CalcBaseAndBitshift+0x34>)
 8003afa:	fbb3 f3f1 	udiv	r3, r3, r1
 8003afe:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 8003b00:	e9c0 230f 	strd	r2, r3, [r0, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8003b04:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003b06:	4b06      	ldr	r3, [pc, #24]	@ (8003b20 <DMA_CalcBaseAndBitshift+0x38>)
 8003b08:	4413      	add	r3, r2
 8003b0a:	4a06      	ldr	r2, [pc, #24]	@ (8003b24 <DMA_CalcBaseAndBitshift+0x3c>)
 8003b0c:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b10:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA2;
 8003b12:	e7f5      	b.n	8003b00 <DMA_CalcBaseAndBitshift+0x18>
 8003b14:	40020407 	.word	0x40020407
 8003b18:	bffdfff8 	.word	0xbffdfff8
 8003b1c:	40020000 	.word	0x40020000
 8003b20:	bffdfbf8 	.word	0xbffdfbf8
 8003b24:	40020400 	.word	0x40020400

08003b28 <HAL_DMA_Init>:
{
 8003b28:	b538      	push	{r3, r4, r5, lr}
  if(NULL == hdma)
 8003b2a:	4604      	mov	r4, r0
 8003b2c:	b1e0      	cbz	r0, 8003b68 <HAL_DMA_Init+0x40>
  tmp |=  hdma->Init.Direction        |
 8003b2e:	e9d0 3501 	ldrd	r3, r5, [r0, #4]
 8003b32:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b34:	68c5      	ldr	r5, [r0, #12]
  tmp = hdma->Instance->CCR;
 8003b36:	6801      	ldr	r1, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b38:	432b      	orrs	r3, r5
 8003b3a:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 8003b3c:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b3e:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b40:	6945      	ldr	r5, [r0, #20]
 8003b42:	432b      	orrs	r3, r5
 8003b44:	6985      	ldr	r5, [r0, #24]
 8003b46:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b48:	69c5      	ldr	r5, [r0, #28]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003b4a:	f422 527f 	bic.w	r2, r2, #16320	@ 0x3fc0
 8003b4e:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b52:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 8003b54:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 8003b56:	600b      	str	r3, [r1, #0]
  DMA_CalcBaseAndBitshift(hdma);
 8003b58:	f7ff ffc6 	bl	8003ae8 <DMA_CalcBaseAndBitshift>
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b5c:	2000      	movs	r0, #0
  hdma->Lock = HAL_UNLOCKED;
 8003b5e:	f44f 7380 	mov.w	r3, #256	@ 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b62:	63a0      	str	r0, [r4, #56]	@ 0x38
  hdma->Lock = HAL_UNLOCKED;
 8003b64:	8423      	strh	r3, [r4, #32]
}
 8003b66:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8003b68:	2001      	movs	r0, #1
 8003b6a:	e7fc      	b.n	8003b66 <HAL_DMA_Init+0x3e>

08003b6c <HAL_DMA_Start_IT>:
{
 8003b6c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8003b6e:	f890 4020 	ldrb.w	r4, [r0, #32]
 8003b72:	2c01      	cmp	r4, #1
 8003b74:	d033      	beq.n	8003bde <HAL_DMA_Start_IT+0x72>
  if(HAL_DMA_STATE_READY == hdma->State)
 8003b76:	f890 5021 	ldrb.w	r5, [r0, #33]	@ 0x21
  __HAL_LOCK(hdma);
 8003b7a:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8003b7c:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 8003b7e:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8003b82:	f04f 0400 	mov.w	r4, #0
 8003b86:	d128      	bne.n	8003bda <HAL_DMA_Start_IT+0x6e>
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b88:	6384      	str	r4, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b8a:	2602      	movs	r6, #2
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003b8c:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b8e:	f880 6021 	strb.w	r6, [r0, #33]	@ 0x21
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003b92:	6826      	ldr	r6, [r4, #0]
 8003b94:	f026 0601 	bic.w	r6, r6, #1
 8003b98:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003b9a:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	@ 0x3c
 8003b9e:	40bd      	lsls	r5, r7
 8003ba0:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8003ba2:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ba4:	6843      	ldr	r3, [r0, #4]
 8003ba6:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 8003ba8:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->Instance->CPAR = DstAddress;
 8003baa:	bf0b      	itete	eq
 8003bac:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8003bae:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003bb0:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8003bb2:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8003bb4:	b14b      	cbz	r3, 8003bca <HAL_DMA_Start_IT+0x5e>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003bb6:	6823      	ldr	r3, [r4, #0]
 8003bb8:	f043 030e 	orr.w	r3, r3, #14
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003bbc:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003bbe:	6823      	ldr	r3, [r4, #0]
 8003bc0:	f043 0301 	orr.w	r3, r3, #1
 8003bc4:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bc6:	2000      	movs	r0, #0
}
 8003bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003bca:	6823      	ldr	r3, [r4, #0]
 8003bcc:	f043 030a 	orr.w	r3, r3, #10
 8003bd0:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003bd2:	6823      	ldr	r3, [r4, #0]
 8003bd4:	f023 0304 	bic.w	r3, r3, #4
 8003bd8:	e7f0      	b.n	8003bbc <HAL_DMA_Start_IT+0x50>
    __HAL_UNLOCK(hdma);
 8003bda:	f880 4020 	strb.w	r4, [r0, #32]
  __HAL_LOCK(hdma);
 8003bde:	2002      	movs	r0, #2
 8003be0:	e7f2      	b.n	8003bc8 <HAL_DMA_Start_IT+0x5c>

08003be2 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003be2:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003be4:	6c02      	ldr	r2, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8003be6:	6803      	ldr	r3, [r0, #0]
{
 8003be8:	b470      	push	{r4, r5, r6}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003bea:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003bec:	681d      	ldr	r5, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003bee:	2404      	movs	r4, #4
 8003bf0:	4094      	lsls	r4, r2
 8003bf2:	4234      	tst	r4, r6
 8003bf4:	d00e      	beq.n	8003c14 <HAL_DMA_IRQHandler+0x32>
 8003bf6:	f015 0f04 	tst.w	r5, #4
 8003bfa:	d00b      	beq.n	8003c14 <HAL_DMA_IRQHandler+0x32>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	0692      	lsls	r2, r2, #26
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003c00:	bf5e      	ittt	pl
 8003c02:	681a      	ldrpl	r2, [r3, #0]
 8003c04:	f022 0204 	bicpl.w	r2, r2, #4
 8003c08:	601a      	strpl	r2, [r3, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8003c0a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003c0c:	604c      	str	r4, [r1, #4]
    if(hdma->XferErrorCallback != NULL)
 8003c0e:	b363      	cbz	r3, 8003c6a <HAL_DMA_IRQHandler+0x88>
}
 8003c10:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8003c12:	4718      	bx	r3
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003c14:	2402      	movs	r4, #2
 8003c16:	4094      	lsls	r4, r2
 8003c18:	4234      	tst	r4, r6
 8003c1a:	d012      	beq.n	8003c42 <HAL_DMA_IRQHandler+0x60>
 8003c1c:	f015 0f02 	tst.w	r5, #2
 8003c20:	d00f      	beq.n	8003c42 <HAL_DMA_IRQHandler+0x60>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	0695      	lsls	r5, r2, #26
 8003c26:	d406      	bmi.n	8003c36 <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	f022 020a 	bic.w	r2, r2, #10
 8003c2e:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8003c30:	2301      	movs	r3, #1
 8003c32:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8003c36:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003c38:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 8003c3a:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8003c3e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003c40:	e7e5      	b.n	8003c0e <HAL_DMA_IRQHandler+0x2c>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003c42:	2408      	movs	r4, #8
 8003c44:	4094      	lsls	r4, r2
 8003c46:	4234      	tst	r4, r6
 8003c48:	d00f      	beq.n	8003c6a <HAL_DMA_IRQHandler+0x88>
 8003c4a:	072c      	lsls	r4, r5, #28
 8003c4c:	d50d      	bpl.n	8003c6a <HAL_DMA_IRQHandler+0x88>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003c4e:	681c      	ldr	r4, [r3, #0]
 8003c50:	f024 040e 	bic.w	r4, r4, #14
 8003c54:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003c56:	2301      	movs	r3, #1
 8003c58:	fa03 f202 	lsl.w	r2, r3, r2
 8003c5c:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003c5e:	6383      	str	r3, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 8003c60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003c64:	8403      	strh	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8003c66:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8003c68:	e7d1      	b.n	8003c0e <HAL_DMA_IRQHandler+0x2c>
}
 8003c6a:	bc70      	pop	{r4, r5, r6}
 8003c6c:	4770      	bx	lr
	...

08003c70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c74:	f8df 917c 	ldr.w	r9, [pc, #380]	@ 8003df4 <HAL_GPIO_Init+0x184>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c78:	4c5c      	ldr	r4, [pc, #368]	@ (8003dec <HAL_GPIO_Init+0x17c>)
  uint32_t position = 0x00u;
 8003c7a:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c7c:	680a      	ldr	r2, [r1, #0]
 8003c7e:	fa32 f503 	lsrs.w	r5, r2, r3
 8003c82:	d102      	bne.n	8003c8a <HAL_GPIO_Init+0x1a>
      }
    }

    position++;
  }
}
 8003c84:	b003      	add	sp, #12
 8003c86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003c8a:	2501      	movs	r5, #1
 8003c8c:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00u)
 8003c90:	ea18 0202 	ands.w	r2, r8, r2
 8003c94:	f000 80a0 	beq.w	8003dd8 <HAL_GPIO_Init+0x168>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c98:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003c9a:	2703      	movs	r7, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c9c:	f006 0503 	and.w	r5, r6, #3
 8003ca0:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003ca4:	fa07 fc0e 	lsl.w	ip, r7, lr
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ca8:	1e6f      	subs	r7, r5, #1
 8003caa:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003cac:	ea6f 0c0c 	mvn.w	ip, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003cb0:	d834      	bhi.n	8003d1c <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 8003cb2:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003cb4:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003cb8:	68cf      	ldr	r7, [r1, #12]
 8003cba:	fa07 f70e 	lsl.w	r7, r7, lr
 8003cbe:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8003cc2:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8003cc4:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003cc6:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cca:	f3c6 1700 	ubfx	r7, r6, #4, #1
 8003cce:	409f      	lsls	r7, r3
 8003cd0:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8003cd4:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8003cd6:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003cd8:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003cdc:	688f      	ldr	r7, [r1, #8]
 8003cde:	fa07 f70e 	lsl.w	r7, r7, lr
 8003ce2:	ea47 0708 	orr.w	r7, r7, r8
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ce6:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
 8003ce8:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cea:	d119      	bne.n	8003d20 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3u];
 8003cec:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 8003cf0:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003cf4:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8003cf8:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003cfc:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8003d00:	f04f 0b0f 	mov.w	fp, #15
 8003d04:	fa0b fb0a 	lsl.w	fp, fp, sl
 8003d08:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d0c:	690f      	ldr	r7, [r1, #16]
 8003d0e:	fa07 f70a 	lsl.w	r7, r7, sl
 8003d12:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3u] = temp;
 8003d16:	f8c8 7020 	str.w	r7, [r8, #32]
 8003d1a:	e001      	b.n	8003d20 <HAL_GPIO_Init+0xb0>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d1c:	2d03      	cmp	r5, #3
 8003d1e:	d1da      	bne.n	8003cd6 <HAL_GPIO_Init+0x66>
      temp = GPIOx->MODER;
 8003d20:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d22:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003d26:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d2a:	433d      	orrs	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d2c:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8003d30:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d32:	d051      	beq.n	8003dd8 <HAL_GPIO_Init+0x168>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d34:	f8d9 5018 	ldr.w	r5, [r9, #24]
 8003d38:	f045 0501 	orr.w	r5, r5, #1
 8003d3c:	f8c9 5018 	str.w	r5, [r9, #24]
 8003d40:	f8d9 5018 	ldr.w	r5, [r9, #24]
 8003d44:	f023 0703 	bic.w	r7, r3, #3
 8003d48:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 8003d4c:	f005 0501 	and.w	r5, r5, #1
 8003d50:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
 8003d54:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003d56:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d5a:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8003d5c:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003d5e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8003d62:	f04f 0e0f 	mov.w	lr, #15
 8003d66:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003d6a:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003d6e:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003d72:	d033      	beq.n	8003ddc <HAL_GPIO_Init+0x16c>
 8003d74:	4d1e      	ldr	r5, [pc, #120]	@ (8003df0 <HAL_GPIO_Init+0x180>)
 8003d76:	42a8      	cmp	r0, r5
 8003d78:	d032      	beq.n	8003de0 <HAL_GPIO_Init+0x170>
 8003d7a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003d7e:	42a8      	cmp	r0, r5
 8003d80:	d030      	beq.n	8003de4 <HAL_GPIO_Init+0x174>
 8003d82:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003d86:	42a8      	cmp	r0, r5
 8003d88:	d02e      	beq.n	8003de8 <HAL_GPIO_Init+0x178>
 8003d8a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003d8e:	42a8      	cmp	r0, r5
 8003d90:	bf14      	ite	ne
 8003d92:	2505      	movne	r5, #5
 8003d94:	2504      	moveq	r5, #4
 8003d96:	fa05 f50c 	lsl.w	r5, r5, ip
 8003d9a:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003d9e:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR;
 8003da0:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8003da2:	43d7      	mvns	r7, r2
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003da4:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~(iocurrent);
 8003da8:	bf0c      	ite	eq
 8003daa:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8003dac:	4315      	orrne	r5, r2
        EXTI->RTSR = temp;
 8003dae:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR;
 8003db0:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003db2:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~(iocurrent);
 8003db6:	bf0c      	ite	eq
 8003db8:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8003dba:	4315      	orrne	r5, r2
        EXTI->FTSR = temp;
 8003dbc:	60e5      	str	r5, [r4, #12]
        temp = EXTI->EMR;
 8003dbe:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003dc0:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~(iocurrent);
 8003dc4:	bf0c      	ite	eq
 8003dc6:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8003dc8:	4315      	orrne	r5, r2
        EXTI->EMR = temp;
 8003dca:	6065      	str	r5, [r4, #4]
        temp = EXTI->IMR;
 8003dcc:	6825      	ldr	r5, [r4, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003dce:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 8003dd0:	bf54      	ite	pl
 8003dd2:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8003dd4:	4315      	orrmi	r5, r2
        EXTI->IMR = temp;
 8003dd6:	6025      	str	r5, [r4, #0]
    position++;
 8003dd8:	3301      	adds	r3, #1
 8003dda:	e74f      	b.n	8003c7c <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003ddc:	2500      	movs	r5, #0
 8003dde:	e7da      	b.n	8003d96 <HAL_GPIO_Init+0x126>
 8003de0:	2501      	movs	r5, #1
 8003de2:	e7d8      	b.n	8003d96 <HAL_GPIO_Init+0x126>
 8003de4:	2502      	movs	r5, #2
 8003de6:	e7d6      	b.n	8003d96 <HAL_GPIO_Init+0x126>
 8003de8:	2503      	movs	r5, #3
 8003dea:	e7d4      	b.n	8003d96 <HAL_GPIO_Init+0x126>
 8003dec:	40010400 	.word	0x40010400
 8003df0:	48000400 	.word	0x48000400
 8003df4:	40021000 	.word	0x40021000

08003df8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003df8:	b10a      	cbz	r2, 8003dfe <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003dfa:	6181      	str	r1, [r0, #24]
 8003dfc:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003dfe:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8003e00:	4770      	bx	lr
	...

08003e04 <HAL_PWR_EnableBkUpAccess>:
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR, PWR_CR_DBP);  
 8003e04:	4a02      	ldr	r2, [pc, #8]	@ (8003e10 <HAL_PWR_EnableBkUpAccess+0xc>)
 8003e06:	6813      	ldr	r3, [r2, #0]
 8003e08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e0c:	6013      	str	r3, [r2, #0]
}
 8003e0e:	4770      	bx	lr
 8003e10:	40007000 	.word	0x40007000

08003e14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e14:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e18:	4605      	mov	r5, r0
 8003e1a:	2800      	cmp	r0, #0
 8003e1c:	d033      	beq.n	8003e86 <HAL_RCC_OscConfig+0x72>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e1e:	6803      	ldr	r3, [r0, #0]
 8003e20:	07da      	lsls	r2, r3, #31
 8003e22:	d411      	bmi.n	8003e48 <HAL_RCC_OscConfig+0x34>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e24:	682b      	ldr	r3, [r5, #0]
 8003e26:	079b      	lsls	r3, r3, #30
 8003e28:	f100 8081 	bmi.w	8003f2e <HAL_RCC_OscConfig+0x11a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e2c:	682b      	ldr	r3, [r5, #0]
 8003e2e:	071c      	lsls	r4, r3, #28
 8003e30:	f100 80eb 	bmi.w	800400a <HAL_RCC_OscConfig+0x1f6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e34:	682b      	ldr	r3, [r5, #0]
 8003e36:	0758      	lsls	r0, r3, #29
 8003e38:	f100 8130 	bmi.w	800409c <HAL_RCC_OscConfig+0x288>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e3c:	69eb      	ldr	r3, [r5, #28]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	f040 81b5 	bne.w	80041ae <HAL_RCC_OscConfig+0x39a>
        }
      }
    }
  }

  return HAL_OK;
 8003e44:	2000      	movs	r0, #0
 8003e46:	e047      	b.n	8003ed8 <HAL_RCC_OscConfig+0xc4>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003e48:	4cb0      	ldr	r4, [pc, #704]	@ (800410c <HAL_RCC_OscConfig+0x2f8>)
 8003e4a:	6863      	ldr	r3, [r4, #4]
 8003e4c:	f003 030c 	and.w	r3, r3, #12
 8003e50:	2b04      	cmp	r3, #4
 8003e52:	d007      	beq.n	8003e64 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003e54:	6863      	ldr	r3, [r4, #4]
 8003e56:	f003 030c 	and.w	r3, r3, #12
 8003e5a:	2b08      	cmp	r3, #8
 8003e5c:	d115      	bne.n	8003e8a <HAL_RCC_OscConfig+0x76>
 8003e5e:	6863      	ldr	r3, [r4, #4]
 8003e60:	03df      	lsls	r7, r3, #15
 8003e62:	d512      	bpl.n	8003e8a <HAL_RCC_OscConfig+0x76>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e64:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003e68:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e6c:	6821      	ldr	r1, [r4, #0]
 8003e6e:	fa93 f3a3 	rbit	r3, r3
 8003e72:	2201      	movs	r2, #1
 8003e74:	fab3 f383 	clz	r3, r3
 8003e78:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7c:	420b      	tst	r3, r1
 8003e7e:	d0d1      	beq.n	8003e24 <HAL_RCC_OscConfig+0x10>
 8003e80:	686b      	ldr	r3, [r5, #4]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d1ce      	bne.n	8003e24 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8003e86:	2001      	movs	r0, #1
 8003e88:	e026      	b.n	8003ed8 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e8a:	686a      	ldr	r2, [r5, #4]
 8003e8c:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8003e90:	d125      	bne.n	8003ede <HAL_RCC_OscConfig+0xca>
 8003e92:	6823      	ldr	r3, [r4, #0]
 8003e94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e98:	6023      	str	r3, [r4, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003e9a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003e9c:	68a9      	ldr	r1, [r5, #8]
 8003e9e:	f023 030f 	bic.w	r3, r3, #15
 8003ea2:	430b      	orrs	r3, r1
 8003ea4:	62e3      	str	r3, [r4, #44]	@ 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ea6:	b352      	cbz	r2, 8003efe <HAL_RCC_OscConfig+0xea>
        tickstart = HAL_GetTick();
 8003ea8:	f7ff f886 	bl	8002fb8 <HAL_GetTick>
 8003eac:	f44f 3700 	mov.w	r7, #131072	@ 0x20000
 8003eb0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eb2:	f04f 0801 	mov.w	r8, #1
 8003eb6:	fa97 f3a7 	rbit	r3, r7
 8003eba:	6822      	ldr	r2, [r4, #0]
 8003ebc:	fa97 f3a7 	rbit	r3, r7
 8003ec0:	fab3 f383 	clz	r3, r3
 8003ec4:	fa08 f303 	lsl.w	r3, r8, r3
 8003ec8:	4213      	tst	r3, r2
 8003eca:	d1ab      	bne.n	8003e24 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ecc:	f7ff f874 	bl	8002fb8 <HAL_GetTick>
 8003ed0:	1b80      	subs	r0, r0, r6
 8003ed2:	2864      	cmp	r0, #100	@ 0x64
 8003ed4:	d9ef      	bls.n	8003eb6 <HAL_RCC_OscConfig+0xa2>
            return HAL_TIMEOUT;
 8003ed6:	2003      	movs	r0, #3
}
 8003ed8:	b002      	add	sp, #8
 8003eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ede:	6823      	ldr	r3, [r4, #0]
 8003ee0:	b932      	cbnz	r2, 8003ef0 <HAL_RCC_OscConfig+0xdc>
 8003ee2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ee6:	6023      	str	r3, [r4, #0]
 8003ee8:	6823      	ldr	r3, [r4, #0]
 8003eea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003eee:	e7d3      	b.n	8003e98 <HAL_RCC_OscConfig+0x84>
 8003ef0:	f5b2 2fa0 	cmp.w	r2, #327680	@ 0x50000
 8003ef4:	d1f5      	bne.n	8003ee2 <HAL_RCC_OscConfig+0xce>
 8003ef6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003efa:	6023      	str	r3, [r4, #0]
 8003efc:	e7c9      	b.n	8003e92 <HAL_RCC_OscConfig+0x7e>
        tickstart = HAL_GetTick();
 8003efe:	f7ff f85b 	bl	8002fb8 <HAL_GetTick>
 8003f02:	f44f 3700 	mov.w	r7, #131072	@ 0x20000
 8003f06:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f08:	f04f 0801 	mov.w	r8, #1
 8003f0c:	fa97 f3a7 	rbit	r3, r7
 8003f10:	6822      	ldr	r2, [r4, #0]
 8003f12:	fa97 f3a7 	rbit	r3, r7
 8003f16:	fab3 f383 	clz	r3, r3
 8003f1a:	fa08 f303 	lsl.w	r3, r8, r3
 8003f1e:	4213      	tst	r3, r2
 8003f20:	d080      	beq.n	8003e24 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f22:	f7ff f849 	bl	8002fb8 <HAL_GetTick>
 8003f26:	1b80      	subs	r0, r0, r6
 8003f28:	2864      	cmp	r0, #100	@ 0x64
 8003f2a:	d9ef      	bls.n	8003f0c <HAL_RCC_OscConfig+0xf8>
 8003f2c:	e7d3      	b.n	8003ed6 <HAL_RCC_OscConfig+0xc2>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003f2e:	4c77      	ldr	r4, [pc, #476]	@ (800410c <HAL_RCC_OscConfig+0x2f8>)
 8003f30:	6863      	ldr	r3, [r4, #4]
 8003f32:	f013 0f0c 	tst.w	r3, #12
 8003f36:	d007      	beq.n	8003f48 <HAL_RCC_OscConfig+0x134>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003f38:	6863      	ldr	r3, [r4, #4]
 8003f3a:	f003 030c 	and.w	r3, r3, #12
 8003f3e:	2b08      	cmp	r3, #8
 8003f40:	d11f      	bne.n	8003f82 <HAL_RCC_OscConfig+0x16e>
 8003f42:	6863      	ldr	r3, [r4, #4]
 8003f44:	03de      	lsls	r6, r3, #15
 8003f46:	d41c      	bmi.n	8003f82 <HAL_RCC_OscConfig+0x16e>
 8003f48:	2302      	movs	r3, #2
 8003f4a:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f4e:	6821      	ldr	r1, [r4, #0]
 8003f50:	fa93 f3a3 	rbit	r3, r3
 8003f54:	2201      	movs	r2, #1
 8003f56:	fab3 f383 	clz	r3, r3
 8003f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5e:	420b      	tst	r3, r1
 8003f60:	d002      	beq.n	8003f68 <HAL_RCC_OscConfig+0x154>
 8003f62:	692b      	ldr	r3, [r5, #16]
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d18e      	bne.n	8003e86 <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f68:	6821      	ldr	r1, [r4, #0]
 8003f6a:	22f8      	movs	r2, #248	@ 0xf8
 8003f6c:	fa92 f2a2 	rbit	r2, r2
 8003f70:	696b      	ldr	r3, [r5, #20]
 8003f72:	fab2 f282 	clz	r2, r2
 8003f76:	4093      	lsls	r3, r2
 8003f78:	f021 02f8 	bic.w	r2, r1, #248	@ 0xf8
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	6023      	str	r3, [r4, #0]
 8003f80:	e754      	b.n	8003e2c <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f82:	692a      	ldr	r2, [r5, #16]
 8003f84:	2601      	movs	r6, #1
 8003f86:	b1fa      	cbz	r2, 8003fc8 <HAL_RCC_OscConfig+0x1b4>
 8003f88:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 8003f8c:	fab3 f383 	clz	r3, r3
 8003f90:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003f94:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	f04f 0802 	mov.w	r8, #2
 8003f9e:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8003fa0:	f7ff f80a 	bl	8002fb8 <HAL_GetTick>
 8003fa4:	4607      	mov	r7, r0
 8003fa6:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003faa:	6822      	ldr	r2, [r4, #0]
 8003fac:	fa98 f3a8 	rbit	r3, r8
 8003fb0:	fab3 f383 	clz	r3, r3
 8003fb4:	fa06 f303 	lsl.w	r3, r6, r3
 8003fb8:	4213      	tst	r3, r2
 8003fba:	d1d5      	bne.n	8003f68 <HAL_RCC_OscConfig+0x154>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fbc:	f7fe fffc 	bl	8002fb8 <HAL_GetTick>
 8003fc0:	1bc0      	subs	r0, r0, r7
 8003fc2:	2802      	cmp	r0, #2
 8003fc4:	d9ef      	bls.n	8003fa6 <HAL_RCC_OscConfig+0x192>
 8003fc6:	e786      	b.n	8003ed6 <HAL_RCC_OscConfig+0xc2>
 8003fc8:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 8003fcc:	fab3 f383 	clz	r3, r3
 8003fd0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003fd4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	f04f 0802 	mov.w	r8, #2
 8003fde:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003fe0:	f7fe ffea 	bl	8002fb8 <HAL_GetTick>
 8003fe4:	4607      	mov	r7, r0
 8003fe6:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fea:	6822      	ldr	r2, [r4, #0]
 8003fec:	fa98 f3a8 	rbit	r3, r8
 8003ff0:	fab3 f383 	clz	r3, r3
 8003ff4:	fa06 f303 	lsl.w	r3, r6, r3
 8003ff8:	4213      	tst	r3, r2
 8003ffa:	f43f af17 	beq.w	8003e2c <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ffe:	f7fe ffdb 	bl	8002fb8 <HAL_GetTick>
 8004002:	1bc0      	subs	r0, r0, r7
 8004004:	2802      	cmp	r0, #2
 8004006:	d9ee      	bls.n	8003fe6 <HAL_RCC_OscConfig+0x1d2>
 8004008:	e765      	b.n	8003ed6 <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800400a:	69aa      	ldr	r2, [r5, #24]
 800400c:	4e3f      	ldr	r6, [pc, #252]	@ (800410c <HAL_RCC_OscConfig+0x2f8>)
 800400e:	4940      	ldr	r1, [pc, #256]	@ (8004110 <HAL_RCC_OscConfig+0x2fc>)
 8004010:	2401      	movs	r4, #1
 8004012:	b30a      	cbz	r2, 8004058 <HAL_RCC_OscConfig+0x244>
 8004014:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 8004018:	fab3 f383 	clz	r3, r3
 800401c:	440b      	add	r3, r1
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	2702      	movs	r7, #2
 8004022:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 8004024:	f7fe ffc8 	bl	8002fb8 <HAL_GetTick>
 8004028:	4680      	mov	r8, r0
 800402a:	fa97 f3a7 	rbit	r3, r7
 800402e:	fa97 f3a7 	rbit	r3, r7
 8004032:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004036:	6a72      	ldr	r2, [r6, #36]	@ 0x24
 8004038:	fa97 f3a7 	rbit	r3, r7
 800403c:	fab3 f383 	clz	r3, r3
 8004040:	fa04 f303 	lsl.w	r3, r4, r3
 8004044:	4213      	tst	r3, r2
 8004046:	f47f aef5 	bne.w	8003e34 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800404a:	f7fe ffb5 	bl	8002fb8 <HAL_GetTick>
 800404e:	eba0 0008 	sub.w	r0, r0, r8
 8004052:	2802      	cmp	r0, #2
 8004054:	d9e9      	bls.n	800402a <HAL_RCC_OscConfig+0x216>
 8004056:	e73e      	b.n	8003ed6 <HAL_RCC_OscConfig+0xc2>
 8004058:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 800405c:	fab3 f383 	clz	r3, r3
 8004060:	440b      	add	r3, r1
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	2702      	movs	r7, #2
 8004066:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8004068:	f7fe ffa6 	bl	8002fb8 <HAL_GetTick>
 800406c:	4680      	mov	r8, r0
 800406e:	fa97 f3a7 	rbit	r3, r7
 8004072:	fa97 f3a7 	rbit	r3, r7
 8004076:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800407a:	6a72      	ldr	r2, [r6, #36]	@ 0x24
 800407c:	fa97 f3a7 	rbit	r3, r7
 8004080:	fab3 f383 	clz	r3, r3
 8004084:	fa04 f303 	lsl.w	r3, r4, r3
 8004088:	4213      	tst	r3, r2
 800408a:	f43f aed3 	beq.w	8003e34 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800408e:	f7fe ff93 	bl	8002fb8 <HAL_GetTick>
 8004092:	eba0 0008 	sub.w	r0, r0, r8
 8004096:	2802      	cmp	r0, #2
 8004098:	d9e9      	bls.n	800406e <HAL_RCC_OscConfig+0x25a>
 800409a:	e71c      	b.n	8003ed6 <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800409c:	4c1b      	ldr	r4, [pc, #108]	@ (800410c <HAL_RCC_OscConfig+0x2f8>)
 800409e:	69e3      	ldr	r3, [r4, #28]
 80040a0:	00d9      	lsls	r1, r3, #3
 80040a2:	d431      	bmi.n	8004108 <HAL_RCC_OscConfig+0x2f4>
      __HAL_RCC_PWR_CLK_ENABLE();
 80040a4:	69e3      	ldr	r3, [r4, #28]
 80040a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040aa:	61e3      	str	r3, [r4, #28]
 80040ac:	69e3      	ldr	r3, [r4, #28]
 80040ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040b2:	9301      	str	r3, [sp, #4]
 80040b4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80040b6:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040b8:	4f16      	ldr	r7, [pc, #88]	@ (8004114 <HAL_RCC_OscConfig+0x300>)
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	05da      	lsls	r2, r3, #23
 80040be:	d52b      	bpl.n	8004118 <HAL_RCC_OscConfig+0x304>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040c0:	68eb      	ldr	r3, [r5, #12]
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d139      	bne.n	800413a <HAL_RCC_OscConfig+0x326>
 80040c6:	6a23      	ldr	r3, [r4, #32]
 80040c8:	f043 0301 	orr.w	r3, r3, #1
 80040cc:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80040ce:	f7fe ff73 	bl	8002fb8 <HAL_GetTick>
 80040d2:	2702      	movs	r7, #2
 80040d4:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040d6:	f04f 0901 	mov.w	r9, #1
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040da:	f241 3a88 	movw	sl, #5000	@ 0x1388
 80040de:	fa97 f3a7 	rbit	r3, r7
 80040e2:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040e6:	6a22      	ldr	r2, [r4, #32]
 80040e8:	fa97 f3a7 	rbit	r3, r7
 80040ec:	fab3 f383 	clz	r3, r3
 80040f0:	fa09 f303 	lsl.w	r3, r9, r3
 80040f4:	4213      	tst	r3, r2
 80040f6:	d053      	beq.n	80041a0 <HAL_RCC_OscConfig+0x38c>
    if(pwrclkchanged == SET)
 80040f8:	2e00      	cmp	r6, #0
 80040fa:	f43f ae9f 	beq.w	8003e3c <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 80040fe:	69e3      	ldr	r3, [r4, #28]
 8004100:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004104:	61e3      	str	r3, [r4, #28]
 8004106:	e699      	b.n	8003e3c <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8004108:	2600      	movs	r6, #0
 800410a:	e7d5      	b.n	80040b8 <HAL_RCC_OscConfig+0x2a4>
 800410c:	40021000 	.word	0x40021000
 8004110:	10908120 	.word	0x10908120
 8004114:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800411e:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8004120:	f7fe ff4a 	bl	8002fb8 <HAL_GetTick>
 8004124:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	05db      	lsls	r3, r3, #23
 800412a:	d4c9      	bmi.n	80040c0 <HAL_RCC_OscConfig+0x2ac>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800412c:	f7fe ff44 	bl	8002fb8 <HAL_GetTick>
 8004130:	eba0 0008 	sub.w	r0, r0, r8
 8004134:	2864      	cmp	r0, #100	@ 0x64
 8004136:	d9f6      	bls.n	8004126 <HAL_RCC_OscConfig+0x312>
 8004138:	e6cd      	b.n	8003ed6 <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800413a:	bb1b      	cbnz	r3, 8004184 <HAL_RCC_OscConfig+0x370>
 800413c:	6a23      	ldr	r3, [r4, #32]
 800413e:	f023 0301 	bic.w	r3, r3, #1
 8004142:	6223      	str	r3, [r4, #32]
 8004144:	6a23      	ldr	r3, [r4, #32]
 8004146:	f023 0304 	bic.w	r3, r3, #4
 800414a:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800414c:	f7fe ff34 	bl	8002fb8 <HAL_GetTick>
 8004150:	2702      	movs	r7, #2
 8004152:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004154:	f04f 0901 	mov.w	r9, #1
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004158:	f241 3a88 	movw	sl, #5000	@ 0x1388
 800415c:	fa97 f3a7 	rbit	r3, r7
 8004160:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004164:	6a22      	ldr	r2, [r4, #32]
 8004166:	fa97 f3a7 	rbit	r3, r7
 800416a:	fab3 f383 	clz	r3, r3
 800416e:	fa09 f303 	lsl.w	r3, r9, r3
 8004172:	4213      	tst	r3, r2
 8004174:	d0c0      	beq.n	80040f8 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004176:	f7fe ff1f 	bl	8002fb8 <HAL_GetTick>
 800417a:	eba0 0008 	sub.w	r0, r0, r8
 800417e:	4550      	cmp	r0, sl
 8004180:	d9ec      	bls.n	800415c <HAL_RCC_OscConfig+0x348>
 8004182:	e6a8      	b.n	8003ed6 <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004184:	2b05      	cmp	r3, #5
 8004186:	6a23      	ldr	r3, [r4, #32]
 8004188:	d103      	bne.n	8004192 <HAL_RCC_OscConfig+0x37e>
 800418a:	f043 0304 	orr.w	r3, r3, #4
 800418e:	6223      	str	r3, [r4, #32]
 8004190:	e799      	b.n	80040c6 <HAL_RCC_OscConfig+0x2b2>
 8004192:	f023 0301 	bic.w	r3, r3, #1
 8004196:	6223      	str	r3, [r4, #32]
 8004198:	6a23      	ldr	r3, [r4, #32]
 800419a:	f023 0304 	bic.w	r3, r3, #4
 800419e:	e795      	b.n	80040cc <HAL_RCC_OscConfig+0x2b8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041a0:	f7fe ff0a 	bl	8002fb8 <HAL_GetTick>
 80041a4:	eba0 0008 	sub.w	r0, r0, r8
 80041a8:	4550      	cmp	r0, sl
 80041aa:	d998      	bls.n	80040de <HAL_RCC_OscConfig+0x2ca>
 80041ac:	e693      	b.n	8003ed6 <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041ae:	4c46      	ldr	r4, [pc, #280]	@ (80042c8 <HAL_RCC_OscConfig+0x4b4>)
 80041b0:	6862      	ldr	r2, [r4, #4]
 80041b2:	f002 020c 	and.w	r2, r2, #12
 80041b6:	2a08      	cmp	r2, #8
 80041b8:	d074      	beq.n	80042a4 <HAL_RCC_OscConfig+0x490>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041ba:	2b02      	cmp	r3, #2
 80041bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80041c0:	d14d      	bne.n	800425e <HAL_RCC_OscConfig+0x44a>
 80041c2:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80041c6:	fab3 f383 	clz	r3, r3
 80041ca:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80041ce:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	2200      	movs	r2, #0
 80041d6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80041d8:	f7fe feee 	bl	8002fb8 <HAL_GetTick>
 80041dc:	f04f 7800 	mov.w	r8, #33554432	@ 0x2000000
 80041e0:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041e2:	2601      	movs	r6, #1
 80041e4:	fa98 f3a8 	rbit	r3, r8
 80041e8:	6822      	ldr	r2, [r4, #0]
 80041ea:	fa98 f3a8 	rbit	r3, r8
 80041ee:	fab3 f383 	clz	r3, r3
 80041f2:	fa06 f303 	lsl.w	r3, r6, r3
 80041f6:	4213      	tst	r3, r2
 80041f8:	d12b      	bne.n	8004252 <HAL_RCC_OscConfig+0x43e>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041fa:	e9d5 1308 	ldrd	r1, r3, [r5, #32]
 80041fe:	6862      	ldr	r2, [r4, #4]
 8004200:	430b      	orrs	r3, r1
 8004202:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
 8004206:	4313      	orrs	r3, r2
 8004208:	6063      	str	r3, [r4, #4]
 800420a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800420e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8004212:	fab3 f383 	clz	r3, r3
 8004216:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800421a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800421e:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004220:	2701      	movs	r7, #1
        __HAL_RCC_PLL_ENABLE();
 8004222:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8004224:	f7fe fec8 	bl	8002fb8 <HAL_GetTick>
 8004228:	f04f 7600 	mov.w	r6, #33554432	@ 0x2000000
 800422c:	4605      	mov	r5, r0
 800422e:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004232:	6822      	ldr	r2, [r4, #0]
 8004234:	fa96 f3a6 	rbit	r3, r6
 8004238:	fab3 f383 	clz	r3, r3
 800423c:	fa07 f303 	lsl.w	r3, r7, r3
 8004240:	4213      	tst	r3, r2
 8004242:	f47f adff 	bne.w	8003e44 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004246:	f7fe feb7 	bl	8002fb8 <HAL_GetTick>
 800424a:	1b40      	subs	r0, r0, r5
 800424c:	2802      	cmp	r0, #2
 800424e:	d9ee      	bls.n	800422e <HAL_RCC_OscConfig+0x41a>
 8004250:	e641      	b.n	8003ed6 <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004252:	f7fe feb1 	bl	8002fb8 <HAL_GetTick>
 8004256:	1bc0      	subs	r0, r0, r7
 8004258:	2802      	cmp	r0, #2
 800425a:	d9c3      	bls.n	80041e4 <HAL_RCC_OscConfig+0x3d0>
 800425c:	e63b      	b.n	8003ed6 <HAL_RCC_OscConfig+0xc2>
 800425e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8004262:	fab3 f383 	clz	r3, r3
 8004266:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800426a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	2200      	movs	r2, #0
 8004272:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004274:	f7fe fea0 	bl	8002fb8 <HAL_GetTick>
 8004278:	f04f 7600 	mov.w	r6, #33554432	@ 0x2000000
 800427c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800427e:	2701      	movs	r7, #1
 8004280:	fa96 f3a6 	rbit	r3, r6
 8004284:	6822      	ldr	r2, [r4, #0]
 8004286:	fa96 f3a6 	rbit	r3, r6
 800428a:	fab3 f383 	clz	r3, r3
 800428e:	fa07 f303 	lsl.w	r3, r7, r3
 8004292:	4213      	tst	r3, r2
 8004294:	f43f add6 	beq.w	8003e44 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004298:	f7fe fe8e 	bl	8002fb8 <HAL_GetTick>
 800429c:	1b40      	subs	r0, r0, r5
 800429e:	2802      	cmp	r0, #2
 80042a0:	d9ee      	bls.n	8004280 <HAL_RCC_OscConfig+0x46c>
 80042a2:	e618      	b.n	8003ed6 <HAL_RCC_OscConfig+0xc2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	f43f adee 	beq.w	8003e86 <HAL_RCC_OscConfig+0x72>
        pll_config = RCC->CFGR;
 80042aa:	6860      	ldr	r0, [r4, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80042ac:	6a2b      	ldr	r3, [r5, #32]
 80042ae:	f400 3280 	and.w	r2, r0, #65536	@ 0x10000
 80042b2:	429a      	cmp	r2, r3
 80042b4:	f47f ade7 	bne.w	8003e86 <HAL_RCC_OscConfig+0x72>
 80042b8:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80042ba:	f400 1070 	and.w	r0, r0, #3932160	@ 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80042be:	1ac0      	subs	r0, r0, r3
 80042c0:	bf18      	it	ne
 80042c2:	2001      	movne	r0, #1
 80042c4:	e608      	b.n	8003ed8 <HAL_RCC_OscConfig+0xc4>
 80042c6:	bf00      	nop
 80042c8:	40021000 	.word	0x40021000

080042cc <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80042cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004300 <HAL_RCC_GetSysClockFreq+0x34>)
 80042ce:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80042d0:	f002 010c 	and.w	r1, r2, #12
 80042d4:	2908      	cmp	r1, #8
 80042d6:	d111      	bne.n	80042fc <HAL_RCC_GetSysClockFreq+0x30>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80042d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80042da:	480a      	ldr	r0, [pc, #40]	@ (8004304 <HAL_RCC_GetSysClockFreq+0x38>)
 80042dc:	f3c2 4183 	ubfx	r1, r2, #18, #4
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80042e0:	03d2      	lsls	r2, r2, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80042e2:	bf44      	itt	mi
 80042e4:	f003 030f 	andmi.w	r3, r3, #15
 80042e8:	4a07      	ldrmi	r2, [pc, #28]	@ (8004308 <HAL_RCC_GetSysClockFreq+0x3c>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80042ea:	5c40      	ldrb	r0, [r0, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80042ec:	bf49      	itett	mi
 80042ee:	5cd2      	ldrbmi	r2, [r2, r3]
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80042f0:	4b06      	ldrpl	r3, [pc, #24]	@ (800430c <HAL_RCC_GetSysClockFreq+0x40>)
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80042f2:	4b07      	ldrmi	r3, [pc, #28]	@ (8004310 <HAL_RCC_GetSysClockFreq+0x44>)
 80042f4:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80042f8:	4358      	muls	r0, r3
 80042fa:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80042fc:	4804      	ldr	r0, [pc, #16]	@ (8004310 <HAL_RCC_GetSysClockFreq+0x44>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80042fe:	4770      	bx	lr
 8004300:	40021000 	.word	0x40021000
 8004304:	0800ecdc 	.word	0x0800ecdc
 8004308:	0800eccc 	.word	0x0800eccc
 800430c:	003d0900 	.word	0x003d0900
 8004310:	007a1200 	.word	0x007a1200

08004314 <HAL_RCC_ClockConfig>:
{
 8004314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004318:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 800431a:	4604      	mov	r4, r0
 800431c:	b910      	cbnz	r0, 8004324 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800431e:	2001      	movs	r0, #1
}
 8004320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004324:	4a4a      	ldr	r2, [pc, #296]	@ (8004450 <HAL_RCC_ClockConfig+0x13c>)
 8004326:	6813      	ldr	r3, [r2, #0]
 8004328:	f003 0307 	and.w	r3, r3, #7
 800432c:	428b      	cmp	r3, r1
 800432e:	d32e      	bcc.n	800438e <HAL_RCC_ClockConfig+0x7a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004330:	6822      	ldr	r2, [r4, #0]
 8004332:	0791      	lsls	r1, r2, #30
 8004334:	d436      	bmi.n	80043a4 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004336:	07d2      	lsls	r2, r2, #31
 8004338:	d43c      	bmi.n	80043b4 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800433a:	4a45      	ldr	r2, [pc, #276]	@ (8004450 <HAL_RCC_ClockConfig+0x13c>)
 800433c:	6813      	ldr	r3, [r2, #0]
 800433e:	f003 0307 	and.w	r3, r3, #7
 8004342:	42ab      	cmp	r3, r5
 8004344:	d870      	bhi.n	8004428 <HAL_RCC_ClockConfig+0x114>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004346:	6822      	ldr	r2, [r4, #0]
 8004348:	4d42      	ldr	r5, [pc, #264]	@ (8004454 <HAL_RCC_ClockConfig+0x140>)
 800434a:	f012 0f04 	tst.w	r2, #4
 800434e:	d177      	bne.n	8004440 <HAL_RCC_ClockConfig+0x12c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004350:	0713      	lsls	r3, r2, #28
 8004352:	d506      	bpl.n	8004362 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004354:	686b      	ldr	r3, [r5, #4]
 8004356:	6922      	ldr	r2, [r4, #16]
 8004358:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 800435c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004360:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004362:	f7ff ffb3 	bl	80042cc <HAL_RCC_GetSysClockFreq>
 8004366:	686b      	ldr	r3, [r5, #4]
 8004368:	22f0      	movs	r2, #240	@ 0xf0
 800436a:	fa92 f2a2 	rbit	r2, r2
 800436e:	fab2 f282 	clz	r2, r2
 8004372:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004376:	40d3      	lsrs	r3, r2
 8004378:	4a37      	ldr	r2, [pc, #220]	@ (8004458 <HAL_RCC_ClockConfig+0x144>)
 800437a:	5cd3      	ldrb	r3, [r2, r3]
 800437c:	40d8      	lsrs	r0, r3
 800437e:	4b37      	ldr	r3, [pc, #220]	@ (800445c <HAL_RCC_ClockConfig+0x148>)
 8004380:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8004382:	4b37      	ldr	r3, [pc, #220]	@ (8004460 <HAL_RCC_ClockConfig+0x14c>)
 8004384:	6818      	ldr	r0, [r3, #0]
 8004386:	f7fe fc79 	bl	8002c7c <HAL_InitTick>
  return HAL_OK;
 800438a:	2000      	movs	r0, #0
 800438c:	e7c8      	b.n	8004320 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800438e:	6813      	ldr	r3, [r2, #0]
 8004390:	f023 0307 	bic.w	r3, r3, #7
 8004394:	430b      	orrs	r3, r1
 8004396:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004398:	6813      	ldr	r3, [r2, #0]
 800439a:	f003 0307 	and.w	r3, r3, #7
 800439e:	428b      	cmp	r3, r1
 80043a0:	d1bd      	bne.n	800431e <HAL_RCC_ClockConfig+0xa>
 80043a2:	e7c5      	b.n	8004330 <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043a4:	492b      	ldr	r1, [pc, #172]	@ (8004454 <HAL_RCC_ClockConfig+0x140>)
 80043a6:	68a0      	ldr	r0, [r4, #8]
 80043a8:	684b      	ldr	r3, [r1, #4]
 80043aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80043ae:	4303      	orrs	r3, r0
 80043b0:	604b      	str	r3, [r1, #4]
 80043b2:	e7c0      	b.n	8004336 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043b4:	6862      	ldr	r2, [r4, #4]
 80043b6:	4e27      	ldr	r6, [pc, #156]	@ (8004454 <HAL_RCC_ClockConfig+0x140>)
 80043b8:	2a01      	cmp	r2, #1
 80043ba:	d124      	bne.n	8004406 <HAL_RCC_ClockConfig+0xf2>
 80043bc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80043c0:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043c4:	6831      	ldr	r1, [r6, #0]
 80043c6:	fa93 f3a3 	rbit	r3, r3
 80043ca:	fab3 f383 	clz	r3, r3
 80043ce:	fa02 f303 	lsl.w	r3, r2, r3
 80043d2:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043d4:	d0a3      	beq.n	800431e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043d6:	6873      	ldr	r3, [r6, #4]
 80043d8:	f023 0303 	bic.w	r3, r3, #3
 80043dc:	4313      	orrs	r3, r2
 80043de:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80043e0:	f7fe fdea 	bl	8002fb8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043e4:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80043e8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043ea:	6873      	ldr	r3, [r6, #4]
 80043ec:	6862      	ldr	r2, [r4, #4]
 80043ee:	f003 030c 	and.w	r3, r3, #12
 80043f2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80043f6:	d0a0      	beq.n	800433a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043f8:	f7fe fdde 	bl	8002fb8 <HAL_GetTick>
 80043fc:	1bc0      	subs	r0, r0, r7
 80043fe:	4540      	cmp	r0, r8
 8004400:	d9f3      	bls.n	80043ea <HAL_RCC_ClockConfig+0xd6>
        return HAL_TIMEOUT;
 8004402:	2003      	movs	r0, #3
 8004404:	e78c      	b.n	8004320 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004406:	2a02      	cmp	r2, #2
 8004408:	bf0c      	ite	eq
 800440a:	f04f 7300 	moveq.w	r3, #33554432	@ 0x2000000
 800440e:	2302      	movne	r3, #2
 8004410:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004414:	6830      	ldr	r0, [r6, #0]
 8004416:	fa93 f3a3 	rbit	r3, r3
 800441a:	2101      	movs	r1, #1
 800441c:	fab3 f383 	clz	r3, r3
 8004420:	fa01 f303 	lsl.w	r3, r1, r3
 8004424:	4203      	tst	r3, r0
 8004426:	e7d5      	b.n	80043d4 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004428:	6813      	ldr	r3, [r2, #0]
 800442a:	f023 0307 	bic.w	r3, r3, #7
 800442e:	432b      	orrs	r3, r5
 8004430:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004432:	6813      	ldr	r3, [r2, #0]
 8004434:	f003 0307 	and.w	r3, r3, #7
 8004438:	42ab      	cmp	r3, r5
 800443a:	f47f af70 	bne.w	800431e <HAL_RCC_ClockConfig+0xa>
 800443e:	e782      	b.n	8004346 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004440:	686b      	ldr	r3, [r5, #4]
 8004442:	68e1      	ldr	r1, [r4, #12]
 8004444:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004448:	430b      	orrs	r3, r1
 800444a:	606b      	str	r3, [r5, #4]
 800444c:	e780      	b.n	8004350 <HAL_RCC_ClockConfig+0x3c>
 800444e:	bf00      	nop
 8004450:	40022000 	.word	0x40022000
 8004454:	40021000 	.word	0x40021000
 8004458:	0800ecbc 	.word	0x0800ecbc
 800445c:	20000010 	.word	0x20000010
 8004460:	20000018 	.word	0x20000018

08004464 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004464:	4b08      	ldr	r3, [pc, #32]	@ (8004488 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004466:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	fa92 f2a2 	rbit	r2, r2
 8004470:	fab2 f282 	clz	r2, r2
 8004474:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004478:	40d3      	lsrs	r3, r2
 800447a:	4a04      	ldr	r2, [pc, #16]	@ (800448c <HAL_RCC_GetPCLK1Freq+0x28>)
 800447c:	5cd3      	ldrb	r3, [r2, r3]
 800447e:	4a04      	ldr	r2, [pc, #16]	@ (8004490 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8004480:	6810      	ldr	r0, [r2, #0]
}    
 8004482:	40d8      	lsrs	r0, r3
 8004484:	4770      	bx	lr
 8004486:	bf00      	nop
 8004488:	40021000 	.word	0x40021000
 800448c:	0800ecb4 	.word	0x0800ecb4
 8004490:	20000010 	.word	0x20000010

08004494 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004494:	4b08      	ldr	r3, [pc, #32]	@ (80044b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004496:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	fa92 f2a2 	rbit	r2, r2
 80044a0:	fab2 f282 	clz	r2, r2
 80044a4:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80044a8:	40d3      	lsrs	r3, r2
 80044aa:	4a04      	ldr	r2, [pc, #16]	@ (80044bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80044ac:	5cd3      	ldrb	r3, [r2, r3]
 80044ae:	4a04      	ldr	r2, [pc, #16]	@ (80044c0 <HAL_RCC_GetPCLK2Freq+0x2c>)
 80044b0:	6810      	ldr	r0, [r2, #0]
} 
 80044b2:	40d8      	lsrs	r0, r3
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	40021000 	.word	0x40021000
 80044bc:	0800ecb4 	.word	0x0800ecb4
 80044c0:	20000010 	.word	0x20000010

080044c4 <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80044c4:	230f      	movs	r3, #15
 80044c6:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80044c8:	4b0b      	ldr	r3, [pc, #44]	@ (80044f8 <HAL_RCC_GetClockConfig+0x34>)
 80044ca:	685a      	ldr	r2, [r3, #4]
 80044cc:	f002 0203 	and.w	r2, r2, #3
 80044d0:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80044d2:	685a      	ldr	r2, [r3, #4]
 80044d4:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 80044d8:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80044da:	685a      	ldr	r2, [r3, #4]
 80044dc:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 80044e0:	60c2      	str	r2, [r0, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	08db      	lsrs	r3, r3, #3
 80044e6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80044ea:	6103      	str	r3, [r0, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80044ec:	4b03      	ldr	r3, [pc, #12]	@ (80044fc <HAL_RCC_GetClockConfig+0x38>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0307 	and.w	r3, r3, #7
 80044f4:	600b      	str	r3, [r1, #0]
}
 80044f6:	4770      	bx	lr
 80044f8:	40021000 	.word	0x40021000
 80044fc:	40022000 	.word	0x40022000

08004500 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004500:	6803      	ldr	r3, [r0, #0]
{
 8004502:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004506:	03dd      	lsls	r5, r3, #15
{
 8004508:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800450a:	d524      	bpl.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x56>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800450c:	4d78      	ldr	r5, [pc, #480]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800450e:	69eb      	ldr	r3, [r5, #28]
 8004510:	00d8      	lsls	r0, r3, #3
 8004512:	f100 8091 	bmi.w	8004638 <HAL_RCCEx_PeriphCLKConfig+0x138>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004516:	69eb      	ldr	r3, [r5, #28]
 8004518:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800451c:	61eb      	str	r3, [r5, #28]
 800451e:	69eb      	ldr	r3, [r5, #28]
 8004520:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004524:	9301      	str	r3, [sp, #4]
 8004526:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004528:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800452a:	4f72      	ldr	r7, [pc, #456]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	05d9      	lsls	r1, r3, #23
 8004530:	f140 8084 	bpl.w	800463c <HAL_RCCEx_PeriphCLKConfig+0x13c>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004534:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004536:	6862      	ldr	r2, [r4, #4]
 8004538:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 800453c:	f040 8093 	bne.w	8004666 <HAL_RCCEx_PeriphCLKConfig+0x166>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004540:	6a2b      	ldr	r3, [r5, #32]
 8004542:	6862      	ldr	r2, [r4, #4]
 8004544:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004548:	4313      	orrs	r3, r2
 800454a:	622b      	str	r3, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800454c:	b11e      	cbz	r6, 8004556 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800454e:	69eb      	ldr	r3, [r5, #28]
 8004550:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004554:	61eb      	str	r3, [r5, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004556:	6823      	ldr	r3, [r4, #0]
 8004558:	07df      	lsls	r7, r3, #31
 800455a:	d506      	bpl.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800455c:	4964      	ldr	r1, [pc, #400]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800455e:	68a0      	ldr	r0, [r4, #8]
 8004560:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8004562:	f022 0203 	bic.w	r2, r2, #3
 8004566:	4302      	orrs	r2, r0
 8004568:	630a      	str	r2, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800456a:	079e      	lsls	r6, r3, #30
 800456c:	d506      	bpl.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800456e:	4960      	ldr	r1, [pc, #384]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8004570:	68e0      	ldr	r0, [r4, #12]
 8004572:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8004574:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8004578:	4302      	orrs	r2, r0
 800457a:	630a      	str	r2, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800457c:	075d      	lsls	r5, r3, #29
 800457e:	d506      	bpl.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004580:	495b      	ldr	r1, [pc, #364]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8004582:	6920      	ldr	r0, [r4, #16]
 8004584:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8004586:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 800458a:	4302      	orrs	r2, r0
 800458c:	630a      	str	r2, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800458e:	0698      	lsls	r0, r3, #26
 8004590:	d506      	bpl.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004592:	4957      	ldr	r1, [pc, #348]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8004594:	69e0      	ldr	r0, [r4, #28]
 8004596:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8004598:	f022 0210 	bic.w	r2, r2, #16
 800459c:	4302      	orrs	r2, r0
 800459e:	630a      	str	r2, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80045a0:	0399      	lsls	r1, r3, #14
 80045a2:	d506      	bpl.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80045a4:	4952      	ldr	r1, [pc, #328]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80045a6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80045a8:	684a      	ldr	r2, [r1, #4]
 80045aa:	f422 0280 	bic.w	r2, r2, #4194304	@ 0x400000
 80045ae:	4302      	orrs	r2, r0
 80045b0:	604a      	str	r2, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80045b2:	065a      	lsls	r2, r3, #25
 80045b4:	d506      	bpl.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80045b6:	494e      	ldr	r1, [pc, #312]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80045b8:	6a20      	ldr	r0, [r4, #32]
 80045ba:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80045bc:	f022 0220 	bic.w	r2, r2, #32
 80045c0:	4302      	orrs	r2, r0
 80045c2:	630a      	str	r2, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80045c4:	071f      	lsls	r7, r3, #28
 80045c6:	d506      	bpl.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80045c8:	4949      	ldr	r1, [pc, #292]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80045ca:	6960      	ldr	r0, [r4, #20]
 80045cc:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80045ce:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 80045d2:	4302      	orrs	r2, r0
 80045d4:	630a      	str	r2, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80045d6:	06de      	lsls	r6, r3, #27
 80045d8:	d506      	bpl.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80045da:	4945      	ldr	r1, [pc, #276]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80045dc:	69a0      	ldr	r0, [r4, #24]
 80045de:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80045e0:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 80045e4:	4302      	orrs	r2, r0
 80045e6:	630a      	str	r2, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80045e8:	059d      	lsls	r5, r3, #22
 80045ea:	d506      	bpl.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80045ec:	4940      	ldr	r1, [pc, #256]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80045ee:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80045f0:	684a      	ldr	r2, [r1, #4]
 80045f2:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 80045f6:	4302      	orrs	r2, r0
 80045f8:	604a      	str	r2, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80045fa:	0618      	lsls	r0, r3, #24
 80045fc:	d506      	bpl.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x10c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80045fe:	493c      	ldr	r1, [pc, #240]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8004600:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8004602:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8004604:	f422 72f8 	bic.w	r2, r2, #496	@ 0x1f0
 8004608:	4302      	orrs	r2, r0
 800460a:	62ca      	str	r2, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800460c:	05d9      	lsls	r1, r3, #23
 800460e:	d506      	bpl.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004610:	4937      	ldr	r1, [pc, #220]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8004612:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8004614:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8004616:	f422 5278 	bic.w	r2, r2, #15872	@ 0x3e00
 800461a:	4302      	orrs	r2, r0
 800461c:	62ca      	str	r2, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800461e:	04da      	lsls	r2, r3, #19
 8004620:	d506      	bpl.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004622:	4933      	ldr	r1, [pc, #204]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8004624:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8004626:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8004628:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800462c:	4302      	orrs	r2, r0
 800462e:	630a      	str	r2, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004630:	049b      	lsls	r3, r3, #18
 8004632:	d454      	bmi.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004634:	2000      	movs	r0, #0
 8004636:	e013      	b.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x160>
  FlagStatus       pwrclkchanged = RESET;
 8004638:	2600      	movs	r6, #0
 800463a:	e776      	b.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004642:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8004644:	f7fe fcb8 	bl	8002fb8 <HAL_GetTick>
 8004648:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	05da      	lsls	r2, r3, #23
 800464e:	f53f af71 	bmi.w	8004534 <HAL_RCCEx_PeriphCLKConfig+0x34>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004652:	f7fe fcb1 	bl	8002fb8 <HAL_GetTick>
 8004656:	eba0 0008 	sub.w	r0, r0, r8
 800465a:	2864      	cmp	r0, #100	@ 0x64
 800465c:	d9f5      	bls.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x14a>
          return HAL_TIMEOUT;
 800465e:	2003      	movs	r0, #3
}
 8004660:	b002      	add	sp, #8
 8004662:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004666:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 800466a:	429a      	cmp	r2, r3
 800466c:	f43f af68 	beq.w	8004540 <HAL_RCCEx_PeriphCLKConfig+0x40>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004670:	6a29      	ldr	r1, [r5, #32]
 8004672:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004676:	f421 7040 	bic.w	r0, r1, #768	@ 0x300
 800467a:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 800467e:	f8df c078 	ldr.w	ip, [pc, #120]	@ 80046f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004682:	fab2 f282 	clz	r2, r2
 8004686:	4462      	add	r2, ip
 8004688:	0092      	lsls	r2, r2, #2
 800468a:	2701      	movs	r7, #1
 800468c:	6017      	str	r7, [r2, #0]
 800468e:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004692:	fab3 f383 	clz	r3, r3
 8004696:	4463      	add	r3, ip
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	2200      	movs	r2, #0
 800469c:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800469e:	07cb      	lsls	r3, r1, #31
      RCC->BDCR = temp_reg;
 80046a0:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80046a2:	f57f af4d 	bpl.w	8004540 <HAL_RCCEx_PeriphCLKConfig+0x40>
        tickstart = HAL_GetTick();
 80046a6:	f7fe fc87 	bl	8002fb8 <HAL_GetTick>
 80046aa:	f04f 0802 	mov.w	r8, #2
 80046ae:	4681      	mov	r9, r0
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046b0:	f241 3a88 	movw	sl, #5000	@ 0x1388
 80046b4:	fa98 f3a8 	rbit	r3, r8
 80046b8:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046bc:	6a2a      	ldr	r2, [r5, #32]
 80046be:	fa98 f3a8 	rbit	r3, r8
 80046c2:	fab3 f383 	clz	r3, r3
 80046c6:	fa07 f303 	lsl.w	r3, r7, r3
 80046ca:	4213      	tst	r3, r2
 80046cc:	f47f af38 	bne.w	8004540 <HAL_RCCEx_PeriphCLKConfig+0x40>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046d0:	f7fe fc72 	bl	8002fb8 <HAL_GetTick>
 80046d4:	eba0 0009 	sub.w	r0, r0, r9
 80046d8:	4550      	cmp	r0, sl
 80046da:	d9eb      	bls.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 80046dc:	e7bf      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80046de:	4a04      	ldr	r2, [pc, #16]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80046e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80046e2:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80046e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80046e8:	430b      	orrs	r3, r1
 80046ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80046ec:	e7a2      	b.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x134>
 80046ee:	bf00      	nop
 80046f0:	40021000 	.word	0x40021000
 80046f4:	40007000 	.word	0x40007000
 80046f8:	10908100 	.word	0x10908100

080046fc <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80046fc:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80046fe:	6803      	ldr	r3, [r0, #0]
 8004700:	4a09      	ldr	r2, [pc, #36]	@ (8004728 <HAL_RTC_WaitForSynchro+0x2c>)
 8004702:	60da      	str	r2, [r3, #12]
{
 8004704:	4604      	mov	r4, r0

  /* Get tick */
  tickstart = HAL_GetTick();
 8004706:	f7fe fc57 	bl	8002fb8 <HAL_GetTick>
 800470a:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800470c:	6823      	ldr	r3, [r4, #0]
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	069b      	lsls	r3, r3, #26
 8004712:	d501      	bpl.n	8004718 <HAL_RTC_WaitForSynchro+0x1c>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8004714:	2000      	movs	r0, #0
}
 8004716:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004718:	f7fe fc4e 	bl	8002fb8 <HAL_GetTick>
 800471c:	1b40      	subs	r0, r0, r5
 800471e:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8004722:	d9f3      	bls.n	800470c <HAL_RTC_WaitForSynchro+0x10>
      return HAL_TIMEOUT;
 8004724:	2003      	movs	r0, #3
 8004726:	e7f6      	b.n	8004716 <HAL_RTC_WaitForSynchro+0x1a>
 8004728:	0001ff5f 	.word	0x0001ff5f

0800472c <RTC_EnterInitMode>:
{
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800472c:	6803      	ldr	r3, [r0, #0]
{
 800472e:	b570      	push	{r4, r5, r6, lr}
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004730:	68dc      	ldr	r4, [r3, #12]
 8004732:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
{
 8004736:	4605      	mov	r5, r0
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004738:	d117      	bne.n	800476a <RTC_EnterInitMode+0x3e>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800473a:	68da      	ldr	r2, [r3, #12]
 800473c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004740:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004742:	f7fe fc39 	bl	8002fb8 <HAL_GetTick>
 8004746:	4606      	mov	r6, r0

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004748:	682b      	ldr	r3, [r5, #0]
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	065b      	lsls	r3, r3, #25
 800474e:	d400      	bmi.n	8004752 <RTC_EnterInitMode+0x26>
 8004750:	b10c      	cbz	r4, 8004756 <RTC_EnterInitMode+0x2a>
      }
    }
  }

  return status;
}
 8004752:	4620      	mov	r0, r4
 8004754:	bd70      	pop	{r4, r5, r6, pc}
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004756:	f7fe fc2f 	bl	8002fb8 <HAL_GetTick>
 800475a:	1b80      	subs	r0, r0, r6
 800475c:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004760:	bf82      	ittt	hi
 8004762:	2304      	movhi	r3, #4
 8004764:	776b      	strbhi	r3, [r5, #29]
        status = HAL_ERROR;
 8004766:	2401      	movhi	r4, #1
 8004768:	e7ee      	b.n	8004748 <RTC_EnterInitMode+0x1c>
  HAL_StatusTypeDef status = HAL_OK;
 800476a:	2400      	movs	r4, #0
 800476c:	e7f1      	b.n	8004752 <RTC_EnterInitMode+0x26>

0800476e <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800476e:	6803      	ldr	r3, [r0, #0]
 8004770:	68da      	ldr	r2, [r3, #12]
 8004772:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
{
 8004776:	b510      	push	{r4, lr}
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004778:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	069b      	lsls	r3, r3, #26
{
 800477e:	4604      	mov	r4, r0
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8004780:	d501      	bpl.n	8004786 <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8004782:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 8004784:	bd10      	pop	{r4, pc}
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004786:	f7ff ffb9 	bl	80046fc <HAL_RTC_WaitForSynchro>
 800478a:	2800      	cmp	r0, #0
 800478c:	d0f9      	beq.n	8004782 <RTC_ExitInitMode+0x14>
      hrtc->State = HAL_RTC_STATE_ERROR;
 800478e:	2304      	movs	r3, #4
 8004790:	7763      	strb	r3, [r4, #29]
      status = HAL_ERROR;
 8004792:	2001      	movs	r0, #1
 8004794:	e7f6      	b.n	8004784 <RTC_ExitInitMode+0x16>

08004796 <HAL_RTC_Init>:
{
 8004796:	b510      	push	{r4, lr}
  if (hrtc == NULL)
 8004798:	4604      	mov	r4, r0
 800479a:	2800      	cmp	r0, #0
 800479c:	d041      	beq.n	8004822 <HAL_RTC_Init+0x8c>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800479e:	7f43      	ldrb	r3, [r0, #29]
 80047a0:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80047a4:	b913      	cbnz	r3, 80047ac <HAL_RTC_Init+0x16>
    hrtc->Lock = HAL_UNLOCKED;
 80047a6:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 80047a8:	f7fe f90e 	bl	80029c8 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 80047ac:	2302      	movs	r3, #2
 80047ae:	7763      	strb	r3, [r4, #29]
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80047b0:	6823      	ldr	r3, [r4, #0]
 80047b2:	68da      	ldr	r2, [r3, #12]
 80047b4:	06d2      	lsls	r2, r2, #27
 80047b6:	d503      	bpl.n	80047c0 <HAL_RTC_Init+0x2a>
    hrtc->State = HAL_RTC_STATE_READY;
 80047b8:	2301      	movs	r3, #1
 80047ba:	7763      	strb	r3, [r4, #29]
 80047bc:	2000      	movs	r0, #0
}
 80047be:	bd10      	pop	{r4, pc}
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80047c0:	22ca      	movs	r2, #202	@ 0xca
 80047c2:	625a      	str	r2, [r3, #36]	@ 0x24
 80047c4:	2253      	movs	r2, #83	@ 0x53
 80047c6:	625a      	str	r2, [r3, #36]	@ 0x24
    status = RTC_EnterInitMode(hrtc);
 80047c8:	4620      	mov	r0, r4
 80047ca:	f7ff ffaf 	bl	800472c <RTC_EnterInitMode>
    if (status == HAL_OK)
 80047ce:	bb10      	cbnz	r0, 8004816 <HAL_RTC_Init+0x80>
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80047d0:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80047d2:	6920      	ldr	r0, [r4, #16]
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80047d4:	689a      	ldr	r2, [r3, #8]
 80047d6:	f422 02e0 	bic.w	r2, r2, #7340032	@ 0x700000
 80047da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047de:	609a      	str	r2, [r3, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80047e0:	6862      	ldr	r2, [r4, #4]
 80047e2:	6899      	ldr	r1, [r3, #8]
 80047e4:	4302      	orrs	r2, r0
 80047e6:	6960      	ldr	r0, [r4, #20]
 80047e8:	4302      	orrs	r2, r0
 80047ea:	430a      	orrs	r2, r1
 80047ec:	609a      	str	r2, [r3, #8]
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80047ee:	68e2      	ldr	r2, [r4, #12]
 80047f0:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80047f2:	691a      	ldr	r2, [r3, #16]
 80047f4:	68a1      	ldr	r1, [r4, #8]
 80047f6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80047fa:	611a      	str	r2, [r3, #16]
      status = RTC_ExitInitMode(hrtc);
 80047fc:	4620      	mov	r0, r4
 80047fe:	f7ff ffb6 	bl	800476e <RTC_ExitInitMode>
    if (status == HAL_OK)
 8004802:	b940      	cbnz	r0, 8004816 <HAL_RTC_Init+0x80>
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004804:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004806:	69a1      	ldr	r1, [r4, #24]
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004808:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800480a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800480e:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004810:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004812:	430a      	orrs	r2, r1
 8004814:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004816:	6823      	ldr	r3, [r4, #0]
 8004818:	22ff      	movs	r2, #255	@ 0xff
 800481a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 800481c:	2800      	cmp	r0, #0
 800481e:	d0cb      	beq.n	80047b8 <HAL_RTC_Init+0x22>
 8004820:	e7cd      	b.n	80047be <HAL_RTC_Init+0x28>
    return HAL_ERROR;
 8004822:	2001      	movs	r0, #1
 8004824:	e7cb      	b.n	80047be <HAL_RTC_Init+0x28>

08004826 <RTC_ByteToBcd2>:
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
  uint32_t bcdhigh = 0U;
 8004826:	2300      	movs	r3, #0

  while (number >= 10U)
 8004828:	2809      	cmp	r0, #9
 800482a:	d803      	bhi.n	8004834 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    number -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800482c:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8004830:	b2c0      	uxtb	r0, r0
 8004832:	4770      	bx	lr
    number -= 10U;
 8004834:	380a      	subs	r0, #10
    bcdhigh++;
 8004836:	3301      	adds	r3, #1
    number -= 10U;
 8004838:	b2c0      	uxtb	r0, r0
 800483a:	e7f5      	b.n	8004828 <RTC_ByteToBcd2+0x2>

0800483c <HAL_RTC_SetTime>:
{
 800483c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hrtc);
 8004840:	7f03      	ldrb	r3, [r0, #28]
 8004842:	2b01      	cmp	r3, #1
{
 8004844:	4606      	mov	r6, r0
 8004846:	460f      	mov	r7, r1
 8004848:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 800484c:	d041      	beq.n	80048d2 <HAL_RTC_SetTime+0x96>
 800484e:	2301      	movs	r3, #1
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004850:	6831      	ldr	r1, [r6, #0]
  __HAL_LOCK(hrtc);
 8004852:	7733      	strb	r3, [r6, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004854:	7770      	strb	r0, [r6, #29]
  if (Format == RTC_FORMAT_BIN)
 8004856:	7838      	ldrb	r0, [r7, #0]
 8004858:	787d      	ldrb	r5, [r7, #1]
 800485a:	78bc      	ldrb	r4, [r7, #2]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800485c:	688b      	ldr	r3, [r1, #8]
  if (Format == RTC_FORMAT_BIN)
 800485e:	2a00      	cmp	r2, #0
 8004860:	d139      	bne.n	80048d6 <HAL_RTC_SetTime+0x9a>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004862:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
      sTime->TimeFormat = 0x00U;
 8004866:	bf08      	it	eq
 8004868:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800486a:	f7ff ffdc 	bl	8004826 <RTC_ByteToBcd2>
 800486e:	4680      	mov	r8, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004870:	4628      	mov	r0, r5
 8004872:	f7ff ffd8 	bl	8004826 <RTC_ByteToBcd2>
 8004876:	4602      	mov	r2, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004878:	4620      	mov	r0, r4
 800487a:	f7ff ffd4 	bl	8004826 <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800487e:	78fb      	ldrb	r3, [r7, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004880:	ea40 5383 	orr.w	r3, r0, r3, lsl #22
 8004884:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8004888:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800488c:	23ca      	movs	r3, #202	@ 0xca
 800488e:	624b      	str	r3, [r1, #36]	@ 0x24
 8004890:	2353      	movs	r3, #83	@ 0x53
 8004892:	624b      	str	r3, [r1, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 8004894:	4630      	mov	r0, r6
 8004896:	f7ff ff49 	bl	800472c <RTC_EnterInitMode>
  if (status == HAL_OK)
 800489a:	b9a8      	cbnz	r0, 80048c8 <HAL_RTC_SetTime+0x8c>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800489c:	6832      	ldr	r2, [r6, #0]
 800489e:	f004 347f 	and.w	r4, r4, #2139062143	@ 0x7f7f7f7f
 80048a2:	f024 44fe 	bic.w	r4, r4, #2130706432	@ 0x7f000000
 80048a6:	6014      	str	r4, [r2, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80048a8:	6893      	ldr	r3, [r2, #8]
 80048aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048ae:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80048b0:	e9d7 3003 	ldrd	r3, r0, [r7, #12]
 80048b4:	6891      	ldr	r1, [r2, #8]
 80048b6:	4303      	orrs	r3, r0
 80048b8:	430b      	orrs	r3, r1
 80048ba:	6093      	str	r3, [r2, #8]
    status = RTC_ExitInitMode(hrtc);
 80048bc:	4630      	mov	r0, r6
 80048be:	f7ff ff56 	bl	800476e <RTC_ExitInitMode>
  if (status == HAL_OK)
 80048c2:	b908      	cbnz	r0, 80048c8 <HAL_RTC_SetTime+0x8c>
    hrtc->State = HAL_RTC_STATE_READY;
 80048c4:	2301      	movs	r3, #1
 80048c6:	7773      	strb	r3, [r6, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80048c8:	6833      	ldr	r3, [r6, #0]
 80048ca:	22ff      	movs	r2, #255	@ 0xff
 80048cc:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 80048ce:	2300      	movs	r3, #0
 80048d0:	7733      	strb	r3, [r6, #28]
}
 80048d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80048d6:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
      sTime->TimeFormat = 0x00U;
 80048da:	bf08      	it	eq
 80048dc:	70fb      	strbeq	r3, [r7, #3]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80048de:	022d      	lsls	r5, r5, #8
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80048e0:	78fa      	ldrb	r2, [r7, #3]
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80048e2:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80048e6:	ea45 0304 	orr.w	r3, r5, r4
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80048ea:	ea43 5482 	orr.w	r4, r3, r2, lsl #22
 80048ee:	e7cd      	b.n	800488c <HAL_RTC_SetTime+0x50>

080048f0 <HAL_RTC_SetDate>:
{
 80048f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 80048f2:	7f03      	ldrb	r3, [r0, #28]
 80048f4:	2b01      	cmp	r3, #1
{
 80048f6:	4605      	mov	r5, r0
 80048f8:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 80048fc:	d027      	beq.n	800494e <HAL_RTC_SetDate+0x5e>
 80048fe:	2301      	movs	r3, #1
 8004900:	772b      	strb	r3, [r5, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004902:	7768      	strb	r0, [r5, #29]
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004904:	780e      	ldrb	r6, [r1, #0]
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004906:	78c8      	ldrb	r0, [r1, #3]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004908:	784c      	ldrb	r4, [r1, #1]
                  ((uint32_t) sDate->Date)                      | \
 800490a:	788f      	ldrb	r7, [r1, #2]
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800490c:	0376      	lsls	r6, r6, #13
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800490e:	b1fa      	cbz	r2, 8004950 <HAL_RTC_SetDate+0x60>
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004910:	ea46 4300 	orr.w	r3, r6, r0, lsl #16
 8004914:	433b      	orrs	r3, r7
 8004916:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800491a:	682b      	ldr	r3, [r5, #0]
 800491c:	22ca      	movs	r2, #202	@ 0xca
 800491e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004920:	2253      	movs	r2, #83	@ 0x53
 8004922:	625a      	str	r2, [r3, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 8004924:	4628      	mov	r0, r5
 8004926:	f7ff ff01 	bl	800472c <RTC_EnterInitMode>
  if (status == HAL_OK)
 800492a:	b958      	cbnz	r0, 8004944 <HAL_RTC_SetDate+0x54>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800492c:	682a      	ldr	r2, [r5, #0]
 800492e:	f024 447f 	bic.w	r4, r4, #4278190080	@ 0xff000000
 8004932:	f024 04c0 	bic.w	r4, r4, #192	@ 0xc0
 8004936:	6054      	str	r4, [r2, #4]
    status = RTC_ExitInitMode(hrtc);
 8004938:	4628      	mov	r0, r5
 800493a:	f7ff ff18 	bl	800476e <RTC_ExitInitMode>
  if (status == HAL_OK)
 800493e:	b908      	cbnz	r0, 8004944 <HAL_RTC_SetDate+0x54>
    hrtc->State = HAL_RTC_STATE_READY;
 8004940:	2301      	movs	r3, #1
 8004942:	776b      	strb	r3, [r5, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004944:	682b      	ldr	r3, [r5, #0]
 8004946:	22ff      	movs	r2, #255	@ 0xff
 8004948:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 800494a:	2300      	movs	r3, #0
 800494c:	772b      	strb	r3, [r5, #28]
}
 800494e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004950:	06e3      	lsls	r3, r4, #27
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004952:	bf42      	ittt	mi
 8004954:	f024 0410 	bicmi.w	r4, r4, #16
 8004958:	340a      	addmi	r4, #10
 800495a:	704c      	strbmi	r4, [r1, #1]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800495c:	f7ff ff63 	bl	8004826 <RTC_ByteToBcd2>
 8004960:	4604      	mov	r4, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004962:	7848      	ldrb	r0, [r1, #1]
 8004964:	f7ff ff5f 	bl	8004826 <RTC_ByteToBcd2>
 8004968:	4602      	mov	r2, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800496a:	4638      	mov	r0, r7
 800496c:	f7ff ff5b 	bl	8004826 <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004970:	ea40 0306 	orr.w	r3, r0, r6
 8004974:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004978:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
 800497c:	e7cd      	b.n	800491a <HAL_RTC_SetDate+0x2a>

0800497e <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
  uint32_t tens = 0U;
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800497e:	0903      	lsrs	r3, r0, #4
 8004980:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8004984:	f000 000f 	and.w	r0, r0, #15
 8004988:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 800498c:	b2c0      	uxtb	r0, r0
 800498e:	4770      	bx	lr

08004990 <HAL_RTC_GetTime>:
{
 8004990:	b538      	push	{r3, r4, r5, lr}
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004992:	6803      	ldr	r3, [r0, #0]
 8004994:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8004996:	6048      	str	r0, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004998:	6918      	ldr	r0, [r3, #16]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800499a:	681b      	ldr	r3, [r3, #0]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800499c:	f3c0 000e 	ubfx	r0, r0, #0, #15
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80049a0:	f3c3 2506 	ubfx	r5, r3, #8, #7
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80049a4:	f003 047f 	and.w	r4, r3, #127	@ 0x7f
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80049a8:	6088      	str	r0, [r1, #8]
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80049aa:	f3c3 4005 	ubfx	r0, r3, #16, #6
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80049ae:	f3c3 5380 	ubfx	r3, r3, #22, #1
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80049b2:	7008      	strb	r0, [r1, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80049b4:	704d      	strb	r5, [r1, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80049b6:	708c      	strb	r4, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80049b8:	70cb      	strb	r3, [r1, #3]
  if (Format == RTC_FORMAT_BIN)
 80049ba:	b952      	cbnz	r2, 80049d2 <HAL_RTC_GetTime+0x42>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80049bc:	f7ff ffdf 	bl	800497e <RTC_Bcd2ToByte>
 80049c0:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80049c2:	4628      	mov	r0, r5
 80049c4:	f7ff ffdb 	bl	800497e <RTC_Bcd2ToByte>
 80049c8:	7048      	strb	r0, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80049ca:	4620      	mov	r0, r4
 80049cc:	f7ff ffd7 	bl	800497e <RTC_Bcd2ToByte>
 80049d0:	7088      	strb	r0, [r1, #2]
}
 80049d2:	2000      	movs	r0, #0
 80049d4:	bd38      	pop	{r3, r4, r5, pc}

080049d6 <HAL_RTC_GetDate>:
{
 80049d6:	b538      	push	{r3, r4, r5, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80049d8:	6803      	ldr	r3, [r0, #0]
 80049da:	685b      	ldr	r3, [r3, #4]
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80049dc:	f3c3 4007 	ubfx	r0, r3, #16, #8
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80049e0:	f3c3 2504 	ubfx	r5, r3, #8, #5
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80049e4:	f003 043f 	and.w	r4, r3, #63	@ 0x3f
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80049e8:	f3c3 3342 	ubfx	r3, r3, #13, #3
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80049ec:	70c8      	strb	r0, [r1, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80049ee:	704d      	strb	r5, [r1, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80049f0:	708c      	strb	r4, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80049f2:	700b      	strb	r3, [r1, #0]
  if (Format == RTC_FORMAT_BIN)
 80049f4:	b952      	cbnz	r2, 8004a0c <HAL_RTC_GetDate+0x36>
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80049f6:	f7ff ffc2 	bl	800497e <RTC_Bcd2ToByte>
 80049fa:	70c8      	strb	r0, [r1, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80049fc:	4628      	mov	r0, r5
 80049fe:	f7ff ffbe 	bl	800497e <RTC_Bcd2ToByte>
 8004a02:	7048      	strb	r0, [r1, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004a04:	4620      	mov	r0, r4
 8004a06:	f7ff ffba 	bl	800497e <RTC_Bcd2ToByte>
 8004a0a:	7088      	strb	r0, [r1, #2]
}
 8004a0c:	2000      	movs	r0, #0
 8004a0e:	bd38      	pop	{r3, r4, r5, pc}

08004a10 <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8004a10:	6803      	ldr	r3, [r0, #0]
 8004a12:	3350      	adds	r3, #80	@ 0x50
  tmp += (BackupRegister * 4U);

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8004a14:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 8004a18:	4770      	bx	lr

08004a1a <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8004a1a:	6803      	ldr	r3, [r0, #0]
 8004a1c:	3350      	adds	r3, #80	@ 0x50
  tmp += (BackupRegister * 4U);

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8004a1e:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 8004a22:	4770      	bx	lr

08004a24 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8004a24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a26:	460e      	mov	r6, r1
 8004a28:	4614      	mov	r4, r2
 8004a2a:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a2c:	f7fe fac4 	bl	8002fb8 <HAL_GetTick>
 8004a30:	4434      	add	r4, r6
 8004a32:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 8004a34:	f7fe fac0 	bl	8002fb8 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a38:	4b22      	ldr	r3, [pc, #136]	@ (8004ac4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa0>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8004a40:	4363      	muls	r3, r4
  tmp_tickstart = HAL_GetTick();
 8004a42:	4607      	mov	r7, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a44:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a46:	682a      	ldr	r2, [r5, #0]
 8004a48:	6890      	ldr	r0, [r2, #8]
 8004a4a:	f010 0080 	ands.w	r0, r0, #128	@ 0x80
 8004a4e:	d02d      	beq.n	8004aac <SPI_WaitFlagStateUntilTimeout.constprop.0+0x88>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a50:	1c73      	adds	r3, r6, #1
 8004a52:	d0f9      	beq.n	8004a48 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a54:	f7fe fab0 	bl	8002fb8 <HAL_GetTick>
 8004a58:	1bc0      	subs	r0, r0, r7
 8004a5a:	42a0      	cmp	r0, r4
 8004a5c:	d328      	bcc.n	8004ab0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x8c>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a5e:	682b      	ldr	r3, [r5, #0]
 8004a60:	685a      	ldr	r2, [r3, #4]
 8004a62:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004a66:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a68:	686a      	ldr	r2, [r5, #4]
 8004a6a:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8004a6e:	d10a      	bne.n	8004a86 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x62>
 8004a70:	68aa      	ldr	r2, [r5, #8]
 8004a72:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8004a76:	d002      	beq.n	8004a7e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x5a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a78:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8004a7c:	d103      	bne.n	8004a86 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x62>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a84:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a86:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8004a88:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8004a8c:	d107      	bne.n	8004a9e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
        {
          SPI_RESET_CRC(hspi);
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a94:	601a      	str	r2, [r3, #0]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a9c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004aaa:	2003      	movs	r0, #3
      count--;
    }
  }

  return HAL_OK;
}
 8004aac:	b003      	add	sp, #12
 8004aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 8004ab0:	9a01      	ldr	r2, [sp, #4]
      count--;
 8004ab2:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 8004ab4:	2a00      	cmp	r2, #0
      count--;
 8004ab6:	f103 33ff 	add.w	r3, r3, #4294967295
 8004aba:	9301      	str	r3, [sp, #4]
 8004abc:	bf08      	it	eq
 8004abe:	4614      	moveq	r4, r2
 8004ac0:	e7c1      	b.n	8004a46 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x22>
 8004ac2:	bf00      	nop
 8004ac4:	20000010 	.word	0x20000010

08004ac8 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8004ac8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004acc:	461c      	mov	r4, r3
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004ace:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8004ad0:	4617      	mov	r7, r2
  __IO uint8_t  tmpreg8 = 0;
 8004ad2:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8004ad6:	4605      	mov	r5, r0
 8004ad8:	460e      	mov	r6, r1

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004ada:	f7fe fa6d 	bl	8002fb8 <HAL_GetTick>
 8004ade:	443c      	add	r4, r7
 8004ae0:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 8004ae2:	f7fe fa69 	bl	8002fb8 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004ae6:	4b29      	ldr	r3, [pc, #164]	@ (8004b8c <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc4>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004ae8:	f8d5 9000 	ldr.w	r9, [r5]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	2223      	movs	r2, #35	@ 0x23
 8004af0:	4353      	muls	r3, r2
 8004af2:	0d1b      	lsrs	r3, r3, #20
 8004af4:	4363      	muls	r3, r4
  tmp_tickstart = HAL_GetTick();
 8004af6:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004af8:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8004afa:	682a      	ldr	r2, [r5, #0]
 8004afc:	6890      	ldr	r0, [r2, #8]
 8004afe:	4030      	ands	r0, r6
 8004b00:	d038      	beq.n	8004b74 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xac>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004b02:	f5b6 6fc0 	cmp.w	r6, #1536	@ 0x600
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004b06:	bf01      	itttt	eq
 8004b08:	f899 300c 	ldrbeq.w	r3, [r9, #12]
 8004b0c:	b2db      	uxtbeq	r3, r3
 8004b0e:	f88d 3003 	strbeq.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004b12:	f89d 3003 	ldrbeq.w	r3, [sp, #3]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004b16:	1c7b      	adds	r3, r7, #1
 8004b18:	d0f0      	beq.n	8004afc <SPI_WaitFifoStateUntilTimeout.constprop.0+0x34>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b1a:	f7fe fa4d 	bl	8002fb8 <HAL_GetTick>
 8004b1e:	eba0 0008 	sub.w	r0, r0, r8
 8004b22:	42a0      	cmp	r0, r4
 8004b24:	d329      	bcc.n	8004b7a <SPI_WaitFifoStateUntilTimeout.constprop.0+0xb2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b26:	682b      	ldr	r3, [r5, #0]
 8004b28:	685a      	ldr	r2, [r3, #4]
 8004b2a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004b2e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b30:	686a      	ldr	r2, [r5, #4]
 8004b32:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8004b36:	d10a      	bne.n	8004b4e <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
 8004b38:	68aa      	ldr	r2, [r5, #8]
 8004b3a:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8004b3e:	d002      	beq.n	8004b46 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x7e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b40:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8004b44:	d103      	bne.n	8004b4e <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b4c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b4e:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8004b50:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8004b54:	d107      	bne.n	8004b66 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x9e>
        {
          SPI_RESET_CRC(hspi);
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b5c:	601a      	str	r2, [r3, #0]
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b66:	2301      	movs	r3, #1
 8004b68:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004b72:	2003      	movs	r0, #3
      count--;
    }
  }

  return HAL_OK;
}
 8004b74:	b003      	add	sp, #12
 8004b76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (count == 0U)
 8004b7a:	9a01      	ldr	r2, [sp, #4]
      count--;
 8004b7c:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 8004b7e:	2a00      	cmp	r2, #0
      count--;
 8004b80:	f103 33ff 	add.w	r3, r3, #4294967295
 8004b84:	9301      	str	r3, [sp, #4]
 8004b86:	bf08      	it	eq
 8004b88:	4614      	moveq	r4, r2
 8004b8a:	e7b6      	b.n	8004afa <SPI_WaitFifoStateUntilTimeout.constprop.0+0x32>
 8004b8c:	20000010 	.word	0x20000010

08004b90 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b92:	6843      	ldr	r3, [r0, #4]
 8004b94:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
{
 8004b98:	4604      	mov	r4, r0
 8004b9a:	460e      	mov	r6, r1
 8004b9c:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b9e:	d10b      	bne.n	8004bb8 <SPI_EndRxTransaction+0x28>
 8004ba0:	6883      	ldr	r3, [r0, #8]
 8004ba2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ba6:	d002      	beq.n	8004bae <SPI_EndRxTransaction+0x1e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ba8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bac:	d104      	bne.n	8004bb8 <SPI_EndRxTransaction+0x28>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004bae:	6822      	ldr	r2, [r4, #0]
 8004bb0:	6813      	ldr	r3, [r2, #0]
 8004bb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bb6:	6013      	str	r3, [r2, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004bb8:	463a      	mov	r2, r7
 8004bba:	4631      	mov	r1, r6
 8004bbc:	4620      	mov	r0, r4
 8004bbe:	f7ff ff31 	bl	8004a24 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8004bc2:	4605      	mov	r5, r0
 8004bc4:	b128      	cbz	r0, 8004bd2 <SPI_EndRxTransaction+0x42>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004bc6:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004bc8:	f043 0320 	orr.w	r3, r3, #32
 8004bcc:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004bce:	2503      	movs	r5, #3
 8004bd0:	e013      	b.n	8004bfa <SPI_EndRxTransaction+0x6a>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bd2:	6863      	ldr	r3, [r4, #4]
 8004bd4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bd8:	d10f      	bne.n	8004bfa <SPI_EndRxTransaction+0x6a>
 8004bda:	68a3      	ldr	r3, [r4, #8]
 8004bdc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004be0:	d002      	beq.n	8004be8 <SPI_EndRxTransaction+0x58>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004be2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004be6:	d108      	bne.n	8004bfa <SPI_EndRxTransaction+0x6a>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004be8:	463b      	mov	r3, r7
 8004bea:	4632      	mov	r2, r6
 8004bec:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004bf0:	4620      	mov	r0, r4
 8004bf2:	f7ff ff69 	bl	8004ac8 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8004bf6:	2800      	cmp	r0, #0
 8004bf8:	d1e5      	bne.n	8004bc6 <SPI_EndRxTransaction+0x36>
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
}
 8004bfa:	4628      	mov	r0, r5
 8004bfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004bfe <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004bfe:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004c00:	4613      	mov	r3, r2
{
 8004c02:	460d      	mov	r5, r1
 8004c04:	4616      	mov	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004c06:	460a      	mov	r2, r1
 8004c08:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
{
 8004c0c:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004c0e:	f7ff ff5b 	bl	8004ac8 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8004c12:	b128      	cbz	r0, 8004c20 <SPI_EndRxTxTransaction+0x22>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c14:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004c16:	f043 0320 	orr.w	r3, r3, #32
 8004c1a:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004c1c:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8004c1e:	bd70      	pop	{r4, r5, r6, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c20:	4632      	mov	r2, r6
 8004c22:	4629      	mov	r1, r5
 8004c24:	4620      	mov	r0, r4
 8004c26:	f7ff fefd 	bl	8004a24 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8004c2a:	2800      	cmp	r0, #0
 8004c2c:	d1f2      	bne.n	8004c14 <SPI_EndRxTxTransaction+0x16>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004c2e:	4633      	mov	r3, r6
 8004c30:	462a      	mov	r2, r5
 8004c32:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004c36:	4620      	mov	r0, r4
 8004c38:	f7ff ff46 	bl	8004ac8 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8004c3c:	2800      	cmp	r0, #0
 8004c3e:	d0ee      	beq.n	8004c1e <SPI_EndRxTxTransaction+0x20>
 8004c40:	e7e8      	b.n	8004c14 <SPI_EndRxTxTransaction+0x16>

08004c42 <HAL_SPI_Init>:
{
 8004c42:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 8004c44:	4604      	mov	r4, r0
 8004c46:	2800      	cmp	r0, #0
 8004c48:	d067      	beq.n	8004d1a <HAL_SPI_Init+0xd8>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c4a:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d15d      	bne.n	8004d0c <HAL_SPI_Init+0xca>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c50:	6842      	ldr	r2, [r0, #4]
 8004c52:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8004c56:	d000      	beq.n	8004c5a <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c58:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c5e:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8004c62:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004c66:	b923      	cbnz	r3, 8004c72 <HAL_SPI_Init+0x30>
    hspi->Lock = HAL_UNLOCKED;
 8004c68:	f884 205c 	strb.w	r2, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8004c6c:	4620      	mov	r0, r4
 8004c6e:	f7fd febf 	bl	80029f0 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8004c72:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c74:	68e0      	ldr	r0, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8004c76:	2302      	movs	r3, #2
 8004c78:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 8004c7c:	6813      	ldr	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c7e:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 8004c82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c86:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c88:	f04f 0300 	mov.w	r3, #0
 8004c8c:	d942      	bls.n	8004d14 <HAL_SPI_Init+0xd2>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004c8e:	461d      	mov	r5, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004c90:	f5b0 6f70 	cmp.w	r0, #3840	@ 0xf00
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c94:	bf18      	it	ne
 8004c96:	62a3      	strne	r3, [r4, #40]	@ 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c98:	68a6      	ldr	r6, [r4, #8]
 8004c9a:	6863      	ldr	r3, [r4, #4]
 8004c9c:	69a1      	ldr	r1, [r4, #24]
 8004c9e:	f406 4604 	and.w	r6, r6, #33792	@ 0x8400
 8004ca2:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8004ca6:	4333      	orrs	r3, r6
 8004ca8:	6926      	ldr	r6, [r4, #16]
 8004caa:	f006 0602 	and.w	r6, r6, #2
 8004cae:	4333      	orrs	r3, r6
 8004cb0:	6966      	ldr	r6, [r4, #20]
 8004cb2:	f006 0601 	and.w	r6, r6, #1
 8004cb6:	4333      	orrs	r3, r6
 8004cb8:	f401 7600 	and.w	r6, r1, #512	@ 0x200
 8004cbc:	4333      	orrs	r3, r6
 8004cbe:	69e6      	ldr	r6, [r4, #28]
 8004cc0:	f006 0638 	and.w	r6, r6, #56	@ 0x38
 8004cc4:	4333      	orrs	r3, r6
 8004cc6:	6a26      	ldr	r6, [r4, #32]
 8004cc8:	f006 0680 	and.w	r6, r6, #128	@ 0x80
 8004ccc:	4333      	orrs	r3, r6
 8004cce:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004cd0:	f406 5600 	and.w	r6, r6, #8192	@ 0x2000
 8004cd4:	4333      	orrs	r3, r6
 8004cd6:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004cd8:	6b66      	ldr	r6, [r4, #52]	@ 0x34
 8004cda:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004cdc:	f006 0608 	and.w	r6, r6, #8
 8004ce0:	f003 0310 	and.w	r3, r3, #16
 8004ce4:	f400 6070 	and.w	r0, r0, #3840	@ 0xf00
 8004ce8:	4333      	orrs	r3, r6
 8004cea:	0c09      	lsrs	r1, r1, #16
 8004cec:	4303      	orrs	r3, r0
 8004cee:	f001 0104 	and.w	r1, r1, #4
 8004cf2:	430b      	orrs	r3, r1
 8004cf4:	432b      	orrs	r3, r5
 8004cf6:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004cf8:	69d3      	ldr	r3, [r2, #28]
 8004cfa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004cfe:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d00:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8004d02:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d04:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004d06:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
}
 8004d0a:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d0c:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004d12:	e7a2      	b.n	8004c5a <HAL_SPI_Init+0x18>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004d14:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
 8004d18:	e7bc      	b.n	8004c94 <HAL_SPI_Init+0x52>
    return HAL_ERROR;
 8004d1a:	2001      	movs	r0, #1
 8004d1c:	e7f5      	b.n	8004d0a <HAL_SPI_Init+0xc8>

08004d1e <HAL_SPI_Transmit>:
{
 8004d1e:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d22:	461f      	mov	r7, r3
  __HAL_LOCK(hspi);
 8004d24:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 8004d28:	2b01      	cmp	r3, #1
{
 8004d2a:	4604      	mov	r4, r0
 8004d2c:	460d      	mov	r5, r1
 8004d2e:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8004d30:	f000 80bc 	beq.w	8004eac <HAL_SPI_Transmit+0x18e>
 8004d34:	2301      	movs	r3, #1
 8004d36:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 8004d3a:	f7fe f93d 	bl	8002fb8 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8004d3e:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8004d42:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8004d44:	4682      	mov	sl, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8004d46:	fa5f f983 	uxtb.w	r9, r3
 8004d4a:	f040 80ac 	bne.w	8004ea6 <HAL_SPI_Transmit+0x188>
  if ((pData == NULL) || (Size == 0U))
 8004d4e:	2d00      	cmp	r5, #0
 8004d50:	d069      	beq.n	8004e26 <HAL_SPI_Transmit+0x108>
 8004d52:	f1b8 0f00 	cmp.w	r8, #0
 8004d56:	d066      	beq.n	8004e26 <HAL_SPI_Transmit+0x108>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004d58:	2303      	movs	r3, #3
 8004d5a:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 8004d62:	e9c4 3313 	strd	r3, r3, [r4, #76]	@ 0x4c
  hspi->TxXferCount = Size;
 8004d66:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004d6a:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004d6c:	f8a4 3044 	strh.w	r3, [r4, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004d70:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d74:	68a3      	ldr	r3, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 8004d76:	6826      	ldr	r6, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004d78:	63a5      	str	r5, [r4, #56]	@ 0x38
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
  hspi->TxXferSize  = Size;
 8004d7e:	f8a4 803c 	strh.w	r8, [r4, #60]	@ 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d82:	d107      	bne.n	8004d94 <HAL_SPI_Transmit+0x76>
    __HAL_SPI_DISABLE(hspi);
 8004d84:	6833      	ldr	r3, [r6, #0]
 8004d86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d8a:	6033      	str	r3, [r6, #0]
    SPI_1LINE_TX(hspi);
 8004d8c:	6833      	ldr	r3, [r6, #0]
 8004d8e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d92:	6033      	str	r3, [r6, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d94:	6833      	ldr	r3, [r6, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d96:	6862      	ldr	r2, [r4, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d98:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8004d9a:	bf5e      	ittt	pl
 8004d9c:	6833      	ldrpl	r3, [r6, #0]
 8004d9e:	f043 0340 	orrpl.w	r3, r3, #64	@ 0x40
 8004da2:	6033      	strpl	r3, [r6, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004da4:	68e3      	ldr	r3, [r4, #12]
 8004da6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004daa:	d943      	bls.n	8004e34 <HAL_SPI_Transmit+0x116>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004dac:	b112      	cbz	r2, 8004db4 <HAL_SPI_Transmit+0x96>
 8004dae:	f1b8 0f01 	cmp.w	r8, #1
 8004db2:	d107      	bne.n	8004dc4 <HAL_SPI_Transmit+0xa6>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004db4:	f835 3b02 	ldrh.w	r3, [r5], #2
 8004db8:	60f3      	str	r3, [r6, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dba:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8004dbc:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004dbe:	3b01      	subs	r3, #1
 8004dc0:	b29b      	uxth	r3, r3
 8004dc2:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8004dc4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	b9b3      	cbnz	r3, 8004df8 <HAL_SPI_Transmit+0xda>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004dca:	4652      	mov	r2, sl
 8004dcc:	4639      	mov	r1, r7
 8004dce:	4620      	mov	r0, r4
 8004dd0:	f7ff ff15 	bl	8004bfe <SPI_EndRxTxTransaction>
 8004dd4:	2800      	cmp	r0, #0
 8004dd6:	d163      	bne.n	8004ea0 <HAL_SPI_Transmit+0x182>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004dd8:	68a3      	ldr	r3, [r4, #8]
 8004dda:	b933      	cbnz	r3, 8004dea <HAL_SPI_Transmit+0xcc>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ddc:	9301      	str	r3, [sp, #4]
 8004dde:	6823      	ldr	r3, [r4, #0]
 8004de0:	68da      	ldr	r2, [r3, #12]
 8004de2:	9201      	str	r2, [sp, #4]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	9301      	str	r3, [sp, #4]
 8004de8:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004dea:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004dec:	b9db      	cbnz	r3, 8004e26 <HAL_SPI_Transmit+0x108>
    hspi->State = HAL_SPI_STATE_READY;
 8004dee:	2201      	movs	r2, #1
 8004df0:	f884 205d 	strb.w	r2, [r4, #93]	@ 0x5d
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004df4:	4699      	mov	r9, r3
 8004df6:	e016      	b.n	8004e26 <HAL_SPI_Transmit+0x108>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004df8:	6822      	ldr	r2, [r4, #0]
 8004dfa:	6893      	ldr	r3, [r2, #8]
 8004dfc:	079d      	lsls	r5, r3, #30
 8004dfe:	d505      	bpl.n	8004e0c <HAL_SPI_Transmit+0xee>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e00:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004e02:	f833 1b02 	ldrh.w	r1, [r3], #2
 8004e06:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e08:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004e0a:	e7d7      	b.n	8004dbc <HAL_SPI_Transmit+0x9e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e0c:	f7fe f8d4 	bl	8002fb8 <HAL_GetTick>
 8004e10:	eba0 000a 	sub.w	r0, r0, sl
 8004e14:	42b8      	cmp	r0, r7
 8004e16:	d3d5      	bcc.n	8004dc4 <HAL_SPI_Transmit+0xa6>
 8004e18:	1c78      	adds	r0, r7, #1
 8004e1a:	d0d3      	beq.n	8004dc4 <HAL_SPI_Transmit+0xa6>
          hspi->State = HAL_SPI_STATE_READY;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          errorcode = HAL_TIMEOUT;
 8004e22:	f04f 0903 	mov.w	r9, #3
  __HAL_UNLOCK(hspi);
 8004e26:	2300      	movs	r3, #0
 8004e28:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 8004e2c:	4648      	mov	r0, r9
 8004e2e:	b002      	add	sp, #8
 8004e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e34:	b112      	cbz	r2, 8004e3c <HAL_SPI_Transmit+0x11e>
 8004e36:	f1b8 0f01 	cmp.w	r8, #1
 8004e3a:	d113      	bne.n	8004e64 <HAL_SPI_Transmit+0x146>
      if (hspi->TxXferCount > 1U)
 8004e3c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d906      	bls.n	8004e52 <HAL_SPI_Transmit+0x134>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e44:	f835 3b02 	ldrh.w	r3, [r5], #2
 8004e48:	60f3      	str	r3, [r6, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e4a:	63a5      	str	r5, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004e4c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004e4e:	3b02      	subs	r3, #2
 8004e50:	e006      	b.n	8004e60 <HAL_SPI_Transmit+0x142>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e52:	782b      	ldrb	r3, [r5, #0]
 8004e54:	7333      	strb	r3, [r6, #12]
        hspi->pTxBuffPtr ++;
 8004e56:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004e58:	3301      	adds	r3, #1
 8004e5a:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8004e5c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	b29b      	uxth	r3, r3
 8004e62:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8004e64:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d0ae      	beq.n	8004dca <HAL_SPI_Transmit+0xac>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e6c:	6822      	ldr	r2, [r4, #0]
 8004e6e:	6893      	ldr	r3, [r2, #8]
 8004e70:	0799      	lsls	r1, r3, #30
 8004e72:	d50c      	bpl.n	8004e8e <HAL_SPI_Transmit+0x170>
        if (hspi->TxXferCount > 1U)
 8004e74:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e76:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8004e78:	b289      	uxth	r1, r1
 8004e7a:	2901      	cmp	r1, #1
 8004e7c:	d904      	bls.n	8004e88 <HAL_SPI_Transmit+0x16a>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e7e:	f833 1b02 	ldrh.w	r1, [r3], #2
 8004e82:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e84:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004e86:	e7e1      	b.n	8004e4c <HAL_SPI_Transmit+0x12e>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e88:	781b      	ldrb	r3, [r3, #0]
 8004e8a:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8004e8c:	e7e3      	b.n	8004e56 <HAL_SPI_Transmit+0x138>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e8e:	f7fe f893 	bl	8002fb8 <HAL_GetTick>
 8004e92:	eba0 000a 	sub.w	r0, r0, sl
 8004e96:	42b8      	cmp	r0, r7
 8004e98:	d3e4      	bcc.n	8004e64 <HAL_SPI_Transmit+0x146>
 8004e9a:	1c7b      	adds	r3, r7, #1
 8004e9c:	d0e2      	beq.n	8004e64 <HAL_SPI_Transmit+0x146>
 8004e9e:	e7bd      	b.n	8004e1c <HAL_SPI_Transmit+0xfe>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ea0:	2320      	movs	r3, #32
 8004ea2:	6623      	str	r3, [r4, #96]	@ 0x60
 8004ea4:	e798      	b.n	8004dd8 <HAL_SPI_Transmit+0xba>
    errorcode = HAL_BUSY;
 8004ea6:	f04f 0902 	mov.w	r9, #2
 8004eaa:	e7bc      	b.n	8004e26 <HAL_SPI_Transmit+0x108>
  __HAL_LOCK(hspi);
 8004eac:	f04f 0902 	mov.w	r9, #2
 8004eb0:	e7bc      	b.n	8004e2c <HAL_SPI_Transmit+0x10e>

08004eb2 <HAL_SPI_TransmitReceive>:
{
 8004eb2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004eb6:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8004eb8:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
{
 8004ebc:	9f08      	ldr	r7, [sp, #32]
  __HAL_LOCK(hspi);
 8004ebe:	2b01      	cmp	r3, #1
{
 8004ec0:	4604      	mov	r4, r0
 8004ec2:	460d      	mov	r5, r1
 8004ec4:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8004ec6:	f000 8122 	beq.w	800510e <HAL_SPI_TransmitReceive+0x25c>
 8004eca:	2301      	movs	r3, #1
 8004ecc:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 8004ed0:	f7fe f872 	bl	8002fb8 <HAL_GetTick>
  tmp_state           = hspi->State;
 8004ed4:	f894 205d 	ldrb.w	r2, [r4, #93]	@ 0x5d
  tmp_mode            = hspi->Init.Mode;
 8004ed8:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004eda:	2a01      	cmp	r2, #1
  tickstart = HAL_GetTick();
 8004edc:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 8004ede:	b2d1      	uxtb	r1, r2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004ee0:	d00a      	beq.n	8004ef8 <HAL_SPI_TransmitReceive+0x46>
 8004ee2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ee6:	f040 8110 	bne.w	800510a <HAL_SPI_TransmitReceive+0x258>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004eea:	68a2      	ldr	r2, [r4, #8]
 8004eec:	2a00      	cmp	r2, #0
 8004eee:	f040 810c 	bne.w	800510a <HAL_SPI_TransmitReceive+0x258>
 8004ef2:	2904      	cmp	r1, #4
 8004ef4:	f040 8109 	bne.w	800510a <HAL_SPI_TransmitReceive+0x258>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004ef8:	b92d      	cbnz	r5, 8004f06 <HAL_SPI_TransmitReceive+0x54>
    errorcode = HAL_ERROR;
 8004efa:	2001      	movs	r0, #1
  __HAL_UNLOCK(hspi);
 8004efc:	2300      	movs	r3, #0
 8004efe:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 8004f02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004f06:	f1b9 0f00 	cmp.w	r9, #0
 8004f0a:	d0f6      	beq.n	8004efa <HAL_SPI_TransmitReceive+0x48>
 8004f0c:	2e00      	cmp	r6, #0
 8004f0e:	d0f4      	beq.n	8004efa <HAL_SPI_TransmitReceive+0x48>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004f10:	f894 205d 	ldrb.w	r2, [r4, #93]	@ 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004f14:	68e0      	ldr	r0, [r4, #12]
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f16:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004f18:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004f1c:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004f1e:	bf1c      	itt	ne
 8004f20:	2205      	movne	r2, #5
 8004f22:	f884 205d 	strbne.w	r2, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f26:	2200      	movs	r2, #0
 8004f28:	6622      	str	r2, [r4, #96]	@ 0x60
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004f2a:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
  hspi->RxXferCount = Size;
 8004f2e:	f8a4 6046 	strh.w	r6, [r4, #70]	@ 0x46
  hspi->TxXferCount = Size;
 8004f32:	87e6      	strh	r6, [r4, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004f34:	e9c4 2213 	strd	r2, r2, [r4, #76]	@ 0x4c
  hspi->RxXferSize  = Size;
 8004f38:	f8a4 6044 	strh.w	r6, [r4, #68]	@ 0x44
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f3c:	684a      	ldr	r2, [r1, #4]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004f3e:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004f40:	87a6      	strh	r6, [r4, #60]	@ 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004f42:	d801      	bhi.n	8004f48 <HAL_SPI_TransmitReceive+0x96>
 8004f44:	2e01      	cmp	r6, #1
 8004f46:	d02e      	beq.n	8004fa6 <HAL_SPI_TransmitReceive+0xf4>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f48:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f4c:	604a      	str	r2, [r1, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f4e:	680a      	ldr	r2, [r1, #0]
 8004f50:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8004f52:	bf5e      	ittt	pl
 8004f54:	680a      	ldrpl	r2, [r1, #0]
 8004f56:	f042 0240 	orrpl.w	r2, r2, #64	@ 0x40
 8004f5a:	600a      	strpl	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f5c:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
 8004f60:	d957      	bls.n	8005012 <HAL_SPI_TransmitReceive+0x160>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f62:	b10b      	cbz	r3, 8004f68 <HAL_SPI_TransmitReceive+0xb6>
 8004f64:	2e01      	cmp	r6, #1
 8004f66:	d107      	bne.n	8004f78 <HAL_SPI_TransmitReceive+0xc6>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f68:	f835 3b02 	ldrh.w	r3, [r5], #2
 8004f6c:	60cb      	str	r3, [r1, #12]
      hspi->TxXferCount--;
 8004f6e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f70:	63a5      	str	r5, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8004f72:	3b01      	subs	r3, #1
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8004f78:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f7a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	b9ab      	cbnz	r3, 8004fac <HAL_SPI_TransmitReceive+0xfa>
 8004f80:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	b98b      	cbnz	r3, 8004fac <HAL_SPI_TransmitReceive+0xfa>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f88:	4642      	mov	r2, r8
 8004f8a:	4639      	mov	r1, r7
 8004f8c:	4620      	mov	r0, r4
 8004f8e:	f7ff fe36 	bl	8004bfe <SPI_EndRxTxTransaction>
 8004f92:	2800      	cmp	r0, #0
 8004f94:	f040 80b5 	bne.w	8005102 <HAL_SPI_TransmitReceive+0x250>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f98:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1ad      	bne.n	8004efa <HAL_SPI_TransmitReceive+0x48>
    hspi->State = HAL_SPI_STATE_READY;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
 8004fa4:	e7aa      	b.n	8004efc <HAL_SPI_TransmitReceive+0x4a>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004fa6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004faa:	e7cf      	b.n	8004f4c <HAL_SPI_TransmitReceive+0x9a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004fac:	6821      	ldr	r1, [r4, #0]
 8004fae:	688b      	ldr	r3, [r1, #8]
 8004fb0:	079e      	lsls	r6, r3, #30
 8004fb2:	d50d      	bpl.n	8004fd0 <HAL_SPI_TransmitReceive+0x11e>
 8004fb4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	b153      	cbz	r3, 8004fd0 <HAL_SPI_TransmitReceive+0x11e>
 8004fba:	b145      	cbz	r5, 8004fce <HAL_SPI_TransmitReceive+0x11c>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fbc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004fbe:	f833 2b02 	ldrh.w	r2, [r3], #2
 8004fc2:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fc4:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8004fc6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004fc8:	3b01      	subs	r3, #1
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 0U;
 8004fce:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004fd0:	688a      	ldr	r2, [r1, #8]
 8004fd2:	f012 0201 	ands.w	r2, r2, #1
 8004fd6:	d00f      	beq.n	8004ff8 <HAL_SPI_TransmitReceive+0x146>
 8004fd8:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	b15b      	cbz	r3, 8004ff8 <HAL_SPI_TransmitReceive+0x146>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004fe0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004fe2:	68c9      	ldr	r1, [r1, #12]
 8004fe4:	f823 1b02 	strh.w	r1, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004fe8:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8004fea:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8004fee:	3b01      	subs	r3, #1
 8004ff0:	b29b      	uxth	r3, r3
 8004ff2:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
        txallowed = 1U;
 8004ff6:	4615      	mov	r5, r2
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004ff8:	f7fd ffde 	bl	8002fb8 <HAL_GetTick>
 8004ffc:	eba0 0008 	sub.w	r0, r0, r8
 8005000:	42b8      	cmp	r0, r7
 8005002:	d3ba      	bcc.n	8004f7a <HAL_SPI_TransmitReceive+0xc8>
 8005004:	1c78      	adds	r0, r7, #1
 8005006:	d0b8      	beq.n	8004f7a <HAL_SPI_TransmitReceive+0xc8>
        hspi->State = HAL_SPI_STATE_READY;
 8005008:	2301      	movs	r3, #1
 800500a:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
        errorcode = HAL_TIMEOUT;
 800500e:	2003      	movs	r0, #3
 8005010:	e774      	b.n	8004efc <HAL_SPI_TransmitReceive+0x4a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005012:	b10b      	cbz	r3, 8005018 <HAL_SPI_TransmitReceive+0x166>
 8005014:	2e01      	cmp	r6, #1
 8005016:	d10b      	bne.n	8005030 <HAL_SPI_TransmitReceive+0x17e>
      if (hspi->TxXferCount > 1U)
 8005018:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800501a:	b29b      	uxth	r3, r3
 800501c:	2b01      	cmp	r3, #1
 800501e:	d909      	bls.n	8005034 <HAL_SPI_TransmitReceive+0x182>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005020:	f835 3b02 	ldrh.w	r3, [r5], #2
 8005024:	60cb      	str	r3, [r1, #12]
        hspi->TxXferCount -= 2U;
 8005026:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005028:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800502a:	3b02      	subs	r3, #2
        hspi->TxXferCount--;
 800502c:	b29b      	uxth	r3, r3
 800502e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8005030:	2501      	movs	r5, #1
 8005032:	e048      	b.n	80050c6 <HAL_SPI_TransmitReceive+0x214>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005034:	782b      	ldrb	r3, [r5, #0]
 8005036:	730b      	strb	r3, [r1, #12]
        hspi->pTxBuffPtr++;
 8005038:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800503a:	3301      	adds	r3, #1
 800503c:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 800503e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005040:	3b01      	subs	r3, #1
 8005042:	e7f3      	b.n	800502c <HAL_SPI_TransmitReceive+0x17a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005044:	6822      	ldr	r2, [r4, #0]
 8005046:	6893      	ldr	r3, [r2, #8]
 8005048:	0799      	lsls	r1, r3, #30
 800504a:	d511      	bpl.n	8005070 <HAL_SPI_TransmitReceive+0x1be>
 800504c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800504e:	b29b      	uxth	r3, r3
 8005050:	b173      	cbz	r3, 8005070 <HAL_SPI_TransmitReceive+0x1be>
 8005052:	b165      	cbz	r5, 800506e <HAL_SPI_TransmitReceive+0x1bc>
        if (hspi->TxXferCount > 1U)
 8005054:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005056:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8005058:	b289      	uxth	r1, r1
 800505a:	2901      	cmp	r1, #1
 800505c:	d93d      	bls.n	80050da <HAL_SPI_TransmitReceive+0x228>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800505e:	f833 1b02 	ldrh.w	r1, [r3], #2
 8005062:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005064:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005066:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005068:	3b02      	subs	r3, #2
 800506a:	b29b      	uxth	r3, r3
 800506c:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 0U;
 800506e:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005070:	6822      	ldr	r2, [r4, #0]
 8005072:	6891      	ldr	r1, [r2, #8]
 8005074:	f011 0101 	ands.w	r1, r1, #1
 8005078:	d01d      	beq.n	80050b6 <HAL_SPI_TransmitReceive+0x204>
 800507a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 800507e:	b29b      	uxth	r3, r3
 8005080:	b1cb      	cbz	r3, 80050b6 <HAL_SPI_TransmitReceive+0x204>
        if (hspi->RxXferCount > 1U)
 8005082:	f8b4 0046 	ldrh.w	r0, [r4, #70]	@ 0x46
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005086:	6c23      	ldr	r3, [r4, #64]	@ 0x40
        if (hspi->RxXferCount > 1U)
 8005088:	b280      	uxth	r0, r0
 800508a:	2801      	cmp	r0, #1
 800508c:	d92d      	bls.n	80050ea <HAL_SPI_TransmitReceive+0x238>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800508e:	68d0      	ldr	r0, [r2, #12]
 8005090:	f823 0b02 	strh.w	r0, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005094:	6423      	str	r3, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005096:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 800509a:	3b02      	subs	r3, #2
 800509c:	b29b      	uxth	r3, r3
 800509e:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80050a2:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	2b01      	cmp	r3, #1
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80050aa:	bf9e      	ittt	ls
 80050ac:	6853      	ldrls	r3, [r2, #4]
 80050ae:	f443 5380 	orrls.w	r3, r3, #4096	@ 0x1000
 80050b2:	6053      	strls	r3, [r2, #4]
        txallowed = 1U;
 80050b4:	460d      	mov	r5, r1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80050b6:	f7fd ff7f 	bl	8002fb8 <HAL_GetTick>
 80050ba:	eba0 0008 	sub.w	r0, r0, r8
 80050be:	42b8      	cmp	r0, r7
 80050c0:	d301      	bcc.n	80050c6 <HAL_SPI_TransmitReceive+0x214>
 80050c2:	1c7b      	adds	r3, r7, #1
 80050c4:	d1a0      	bne.n	8005008 <HAL_SPI_TransmitReceive+0x156>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050c6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d1ba      	bne.n	8005044 <HAL_SPI_TransmitReceive+0x192>
 80050ce:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d1b5      	bne.n	8005044 <HAL_SPI_TransmitReceive+0x192>
 80050d8:	e756      	b.n	8004f88 <HAL_SPI_TransmitReceive+0xd6>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80050da:	781b      	ldrb	r3, [r3, #0]
 80050dc:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 80050de:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80050e0:	3301      	adds	r3, #1
 80050e2:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 80050e4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80050e6:	3b01      	subs	r3, #1
 80050e8:	e7bf      	b.n	800506a <HAL_SPI_TransmitReceive+0x1b8>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80050ea:	7b12      	ldrb	r2, [r2, #12]
 80050ec:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80050ee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80050f0:	3301      	adds	r3, #1
 80050f2:	6423      	str	r3, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 80050f4:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80050f8:	3b01      	subs	r3, #1
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
 8005100:	e7d8      	b.n	80050b4 <HAL_SPI_TransmitReceive+0x202>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005102:	2320      	movs	r3, #32
 8005104:	6623      	str	r3, [r4, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8005106:	2001      	movs	r0, #1
 8005108:	e746      	b.n	8004f98 <HAL_SPI_TransmitReceive+0xe6>
    errorcode = HAL_BUSY;
 800510a:	2002      	movs	r0, #2
 800510c:	e6f6      	b.n	8004efc <HAL_SPI_TransmitReceive+0x4a>
  __HAL_LOCK(hspi);
 800510e:	2002      	movs	r0, #2
 8005110:	e6f7      	b.n	8004f02 <HAL_SPI_TransmitReceive+0x50>

08005112 <HAL_SPI_Receive>:
{
 8005112:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8005116:	461f      	mov	r7, r3
  if (hspi->State != HAL_SPI_STATE_READY)
 8005118:	f890 305d 	ldrb.w	r3, [r0, #93]	@ 0x5d
 800511c:	2b01      	cmp	r3, #1
{
 800511e:	4604      	mov	r4, r0
 8005120:	468a      	mov	sl, r1
 8005122:	4690      	mov	r8, r2
  if (hspi->State != HAL_SPI_STATE_READY)
 8005124:	b2de      	uxtb	r6, r3
 8005126:	f040 80a7 	bne.w	8005278 <HAL_SPI_Receive+0x166>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800512a:	6843      	ldr	r3, [r0, #4]
 800512c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005130:	d10e      	bne.n	8005150 <HAL_SPI_Receive+0x3e>
 8005132:	6883      	ldr	r3, [r0, #8]
 8005134:	b963      	cbnz	r3, 8005150 <HAL_SPI_Receive+0x3e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005136:	2304      	movs	r3, #4
 8005138:	f880 305d 	strb.w	r3, [r0, #93]	@ 0x5d
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800513c:	4613      	mov	r3, r2
 800513e:	9700      	str	r7, [sp, #0]
 8005140:	460a      	mov	r2, r1
 8005142:	f7ff feb6 	bl	8004eb2 <HAL_SPI_TransmitReceive>
 8005146:	4606      	mov	r6, r0
}
 8005148:	4630      	mov	r0, r6
 800514a:	b002      	add	sp, #8
 800514c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(hspi);
 8005150:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 8005154:	2b01      	cmp	r3, #1
 8005156:	f000 8091 	beq.w	800527c <HAL_SPI_Receive+0x16a>
 800515a:	2301      	movs	r3, #1
 800515c:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 8005160:	f7fd ff2a 	bl	8002fb8 <HAL_GetTick>
 8005164:	4681      	mov	r9, r0
  if ((pData == NULL) || (Size == 0U))
 8005166:	f1ba 0f00 	cmp.w	sl, #0
 800516a:	d075      	beq.n	8005258 <HAL_SPI_Receive+0x146>
 800516c:	f1b8 0f00 	cmp.w	r8, #0
 8005170:	d072      	beq.n	8005258 <HAL_SPI_Receive+0x146>
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005172:	2500      	movs	r5, #0
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005174:	2304      	movs	r3, #4
 8005176:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->TxISR       = NULL;
 800517a:	e9c4 5513 	strd	r5, r5, [r4, #76]	@ 0x4c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800517e:	6625      	str	r5, [r4, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005180:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005182:	f8a4 8046 	strh.w	r8, [r4, #70]	@ 0x46
  hspi->TxXferSize  = 0U;
 8005186:	87a5      	strh	r5, [r4, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8005188:	87e5      	strh	r5, [r4, #62]	@ 0x3e
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800518a:	6825      	ldr	r5, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800518c:	68e2      	ldr	r2, [r4, #12]
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800518e:	686b      	ldr	r3, [r5, #4]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005190:	f8c4 a040 	str.w	sl, [r4, #64]	@ 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005194:	f5b2 6fe0 	cmp.w	r2, #1792	@ 0x700
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005198:	bf8c      	ite	hi
 800519a:	f423 5380 	bichi.w	r3, r3, #4096	@ 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800519e:	f443 5380 	orrls.w	r3, r3, #4096	@ 0x1000
  hspi->RxXferSize  = Size;
 80051a2:	f8a4 8044 	strh.w	r8, [r4, #68]	@ 0x44
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80051a6:	606b      	str	r3, [r5, #4]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051a8:	68a3      	ldr	r3, [r4, #8]
 80051aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051ae:	d107      	bne.n	80051c0 <HAL_SPI_Receive+0xae>
    __HAL_SPI_DISABLE(hspi);
 80051b0:	682b      	ldr	r3, [r5, #0]
 80051b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051b6:	602b      	str	r3, [r5, #0]
    SPI_1LINE_RX(hspi);
 80051b8:	682b      	ldr	r3, [r5, #0]
 80051ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80051be:	602b      	str	r3, [r5, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80051c0:	682b      	ldr	r3, [r5, #0]
 80051c2:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 80051c4:	bf5e      	ittt	pl
 80051c6:	682b      	ldrpl	r3, [r5, #0]
 80051c8:	f043 0340 	orrpl.w	r3, r3, #64	@ 0x40
 80051cc:	602b      	strpl	r3, [r5, #0]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80051ce:	f5b2 6fe0 	cmp.w	r2, #1792	@ 0x700
 80051d2:	d923      	bls.n	800521c <HAL_SPI_Receive+0x10a>
    while (hspi->RxXferCount > 0U)
 80051d4:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80051d8:	b29b      	uxth	r3, r3
 80051da:	b323      	cbz	r3, 8005226 <HAL_SPI_Receive+0x114>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80051dc:	6823      	ldr	r3, [r4, #0]
 80051de:	689a      	ldr	r2, [r3, #8]
 80051e0:	07d2      	lsls	r2, r2, #31
 80051e2:	d53d      	bpl.n	8005260 <HAL_SPI_Receive+0x14e>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80051e4:	68da      	ldr	r2, [r3, #12]
 80051e6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80051e8:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80051ec:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 80051ee:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80051f2:	3b01      	subs	r3, #1
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
 80051fa:	e7eb      	b.n	80051d4 <HAL_SPI_Receive+0xc2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80051fc:	6823      	ldr	r3, [r4, #0]
 80051fe:	689a      	ldr	r2, [r3, #8]
 8005200:	07d0      	lsls	r0, r2, #31
 8005202:	d51d      	bpl.n	8005240 <HAL_SPI_Receive+0x12e>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005204:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8005206:	7b1b      	ldrb	r3, [r3, #12]
 8005208:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800520a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800520c:	3301      	adds	r3, #1
 800520e:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8005210:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8005214:	3b01      	subs	r3, #1
 8005216:	b29b      	uxth	r3, r3
 8005218:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
    while (hspi->RxXferCount > 0U)
 800521c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8005220:	b29b      	uxth	r3, r3
 8005222:	2b00      	cmp	r3, #0
 8005224:	d1ea      	bne.n	80051fc <HAL_SPI_Receive+0xea>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005226:	464a      	mov	r2, r9
 8005228:	4639      	mov	r1, r7
 800522a:	4620      	mov	r0, r4
 800522c:	f7ff fcb0 	bl	8004b90 <SPI_EndRxTransaction>
 8005230:	b9f8      	cbnz	r0, 8005272 <HAL_SPI_Receive+0x160>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005232:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8005234:	b983      	cbnz	r3, 8005258 <HAL_SPI_Receive+0x146>
    hspi->State = HAL_SPI_STATE_READY;
 8005236:	2201      	movs	r2, #1
 8005238:	f884 205d 	strb.w	r2, [r4, #93]	@ 0x5d
  HAL_StatusTypeDef errorcode = HAL_OK;
 800523c:	461e      	mov	r6, r3
 800523e:	e00b      	b.n	8005258 <HAL_SPI_Receive+0x146>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005240:	f7fd feba 	bl	8002fb8 <HAL_GetTick>
 8005244:	eba0 0009 	sub.w	r0, r0, r9
 8005248:	42b8      	cmp	r0, r7
 800524a:	d3e7      	bcc.n	800521c <HAL_SPI_Receive+0x10a>
 800524c:	1c79      	adds	r1, r7, #1
 800524e:	d0e5      	beq.n	800521c <HAL_SPI_Receive+0x10a>
          hspi->State = HAL_SPI_STATE_READY;
 8005250:	2301      	movs	r3, #1
 8005252:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          errorcode = HAL_TIMEOUT;
 8005256:	2603      	movs	r6, #3
  __HAL_UNLOCK(hspi);
 8005258:	2300      	movs	r3, #0
 800525a:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  return errorcode;
 800525e:	e773      	b.n	8005148 <HAL_SPI_Receive+0x36>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005260:	f7fd feaa 	bl	8002fb8 <HAL_GetTick>
 8005264:	eba0 0009 	sub.w	r0, r0, r9
 8005268:	42b8      	cmp	r0, r7
 800526a:	d3b3      	bcc.n	80051d4 <HAL_SPI_Receive+0xc2>
 800526c:	1c7b      	adds	r3, r7, #1
 800526e:	d0b1      	beq.n	80051d4 <HAL_SPI_Receive+0xc2>
 8005270:	e7ee      	b.n	8005250 <HAL_SPI_Receive+0x13e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005272:	2320      	movs	r3, #32
 8005274:	6623      	str	r3, [r4, #96]	@ 0x60
 8005276:	e7dc      	b.n	8005232 <HAL_SPI_Receive+0x120>
    errorcode = HAL_BUSY;
 8005278:	2602      	movs	r6, #2
 800527a:	e7ed      	b.n	8005258 <HAL_SPI_Receive+0x146>
  __HAL_LOCK(hspi);
 800527c:	2602      	movs	r6, #2
 800527e:	e763      	b.n	8005148 <HAL_SPI_Receive+0x36>

08005280 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005280:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005284:	2b01      	cmp	r3, #1
 8005286:	d12b      	bne.n	80052e0 <HAL_TIM_Base_Start_IT+0x60>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005288:	2302      	movs	r3, #2
 800528a:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800528e:	6803      	ldr	r3, [r0, #0]
 8005290:	68da      	ldr	r2, [r3, #12]
 8005292:	f042 0201 	orr.w	r2, r2, #1
 8005296:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005298:	4a12      	ldr	r2, [pc, #72]	@ (80052e4 <HAL_TIM_Base_Start_IT+0x64>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d012      	beq.n	80052c4 <HAL_TIM_Base_Start_IT+0x44>
 800529e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052a2:	d00f      	beq.n	80052c4 <HAL_TIM_Base_Start_IT+0x44>
 80052a4:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d00b      	beq.n	80052c4 <HAL_TIM_Base_Start_IT+0x44>
 80052ac:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d007      	beq.n	80052c4 <HAL_TIM_Base_Start_IT+0x44>
 80052b4:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d003      	beq.n	80052c4 <HAL_TIM_Base_Start_IT+0x44>
 80052bc:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d107      	bne.n	80052d4 <HAL_TIM_Base_Start_IT+0x54>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052c4:	6899      	ldr	r1, [r3, #8]
 80052c6:	4a08      	ldr	r2, [pc, #32]	@ (80052e8 <HAL_TIM_Base_Start_IT+0x68>)
 80052c8:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052ca:	2a06      	cmp	r2, #6
 80052cc:	d006      	beq.n	80052dc <HAL_TIM_Base_Start_IT+0x5c>
 80052ce:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80052d2:	d003      	beq.n	80052dc <HAL_TIM_Base_Start_IT+0x5c>
    {
      __HAL_TIM_ENABLE(htim);
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	f042 0201 	orr.w	r2, r2, #1
 80052da:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 80052dc:	2000      	movs	r0, #0
 80052de:	4770      	bx	lr
    return HAL_ERROR;
 80052e0:	2001      	movs	r0, #1
}
 80052e2:	4770      	bx	lr
 80052e4:	40012c00 	.word	0x40012c00
 80052e8:	00010007 	.word	0x00010007

080052ec <HAL_TIM_OC_DelayElapsedCallback>:
/**
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80052ec:	4770      	bx	lr

080052ee <HAL_TIM_IC_CaptureCallback>:
/**
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 80052ee:	4770      	bx	lr

080052f0 <HAL_TIM_PWM_PulseFinishedCallback>:
/**
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 80052f0:	4770      	bx	lr

080052f2 <HAL_TIM_TriggerCallback>:
/**
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80052f2:	4770      	bx	lr

080052f4 <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 80052f4:	6803      	ldr	r3, [r0, #0]
{
 80052f6:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 80052f8:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80052fa:	691e      	ldr	r6, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80052fc:	07b2      	lsls	r2, r6, #30
{
 80052fe:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005300:	d50d      	bpl.n	800531e <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005302:	07a9      	lsls	r1, r5, #30
 8005304:	d50b      	bpl.n	800531e <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005306:	f06f 0202 	mvn.w	r2, #2
 800530a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800530c:	2201      	movs	r2, #1
 800530e:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005310:	699b      	ldr	r3, [r3, #24]
 8005312:	079a      	lsls	r2, r3, #30
 8005314:	d074      	beq.n	8005400 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 8005316:	f7ff ffea 	bl	80052ee <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800531a:	2300      	movs	r3, #0
 800531c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800531e:	0773      	lsls	r3, r6, #29
 8005320:	d510      	bpl.n	8005344 <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005322:	0768      	lsls	r0, r5, #29
 8005324:	d50e      	bpl.n	8005344 <HAL_TIM_IRQHandler+0x50>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005326:	6823      	ldr	r3, [r4, #0]
 8005328:	f06f 0204 	mvn.w	r2, #4
 800532c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800532e:	2202      	movs	r2, #2
 8005330:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005332:	699b      	ldr	r3, [r3, #24]
 8005334:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005338:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800533a:	d067      	beq.n	800540c <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 800533c:	f7ff ffd7 	bl	80052ee <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005340:	2300      	movs	r3, #0
 8005342:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005344:	0731      	lsls	r1, r6, #28
 8005346:	d50f      	bpl.n	8005368 <HAL_TIM_IRQHandler+0x74>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005348:	072a      	lsls	r2, r5, #28
 800534a:	d50d      	bpl.n	8005368 <HAL_TIM_IRQHandler+0x74>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800534c:	6823      	ldr	r3, [r4, #0]
 800534e:	f06f 0208 	mvn.w	r2, #8
 8005352:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005354:	2204      	movs	r2, #4
 8005356:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005358:	69db      	ldr	r3, [r3, #28]
 800535a:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800535c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800535e:	d05b      	beq.n	8005418 <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 8005360:	f7ff ffc5 	bl	80052ee <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005364:	2300      	movs	r3, #0
 8005366:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005368:	06f0      	lsls	r0, r6, #27
 800536a:	d510      	bpl.n	800538e <HAL_TIM_IRQHandler+0x9a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800536c:	06e9      	lsls	r1, r5, #27
 800536e:	d50e      	bpl.n	800538e <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005370:	6823      	ldr	r3, [r4, #0]
 8005372:	f06f 0210 	mvn.w	r2, #16
 8005376:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005378:	2208      	movs	r2, #8
 800537a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800537c:	69db      	ldr	r3, [r3, #28]
 800537e:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005382:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005384:	d04e      	beq.n	8005424 <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 8005386:	f7ff ffb2 	bl	80052ee <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800538a:	2300      	movs	r3, #0
 800538c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800538e:	07f2      	lsls	r2, r6, #31
 8005390:	d508      	bpl.n	80053a4 <HAL_TIM_IRQHandler+0xb0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005392:	07eb      	lsls	r3, r5, #31
 8005394:	d506      	bpl.n	80053a4 <HAL_TIM_IRQHandler+0xb0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005396:	6823      	ldr	r3, [r4, #0]
 8005398:	f06f 0201 	mvn.w	r2, #1
 800539c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800539e:	4620      	mov	r0, r4
 80053a0:	f7fc fb8e 	bl	8001ac0 <HAL_TIM_PeriodElapsedCallback>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80053a4:	0630      	lsls	r0, r6, #24
 80053a6:	d508      	bpl.n	80053ba <HAL_TIM_IRQHandler+0xc6>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053a8:	0629      	lsls	r1, r5, #24
 80053aa:	d506      	bpl.n	80053ba <HAL_TIM_IRQHandler+0xc6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80053ac:	6823      	ldr	r3, [r4, #0]
 80053ae:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80053b2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80053b4:	4620      	mov	r0, r4
 80053b6:	f000 f9b8 	bl	800572a <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80053ba:	05f2      	lsls	r2, r6, #23
 80053bc:	d508      	bpl.n	80053d0 <HAL_TIM_IRQHandler+0xdc>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053be:	062b      	lsls	r3, r5, #24
 80053c0:	d506      	bpl.n	80053d0 <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80053c2:	6823      	ldr	r3, [r4, #0]
 80053c4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80053c8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80053ca:	4620      	mov	r0, r4
 80053cc:	f000 f9ae 	bl	800572c <HAL_TIMEx_Break2Callback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80053d0:	0670      	lsls	r0, r6, #25
 80053d2:	d508      	bpl.n	80053e6 <HAL_TIM_IRQHandler+0xf2>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80053d4:	0669      	lsls	r1, r5, #25
 80053d6:	d506      	bpl.n	80053e6 <HAL_TIM_IRQHandler+0xf2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80053d8:	6823      	ldr	r3, [r4, #0]
 80053da:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80053de:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80053e0:	4620      	mov	r0, r4
 80053e2:	f7ff ff86 	bl	80052f2 <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80053e6:	06b2      	lsls	r2, r6, #26
 80053e8:	d522      	bpl.n	8005430 <HAL_TIM_IRQHandler+0x13c>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80053ea:	06ab      	lsls	r3, r5, #26
 80053ec:	d520      	bpl.n	8005430 <HAL_TIM_IRQHandler+0x13c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80053ee:	6823      	ldr	r3, [r4, #0]
 80053f0:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80053f4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80053f6:	611a      	str	r2, [r3, #16]
}
 80053f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 80053fc:	f000 b994 	b.w	8005728 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005400:	f7ff ff74 	bl	80052ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005404:	4620      	mov	r0, r4
 8005406:	f7ff ff73 	bl	80052f0 <HAL_TIM_PWM_PulseFinishedCallback>
 800540a:	e786      	b.n	800531a <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800540c:	f7ff ff6e 	bl	80052ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005410:	4620      	mov	r0, r4
 8005412:	f7ff ff6d 	bl	80052f0 <HAL_TIM_PWM_PulseFinishedCallback>
 8005416:	e793      	b.n	8005340 <HAL_TIM_IRQHandler+0x4c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005418:	f7ff ff68 	bl	80052ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800541c:	4620      	mov	r0, r4
 800541e:	f7ff ff67 	bl	80052f0 <HAL_TIM_PWM_PulseFinishedCallback>
 8005422:	e79f      	b.n	8005364 <HAL_TIM_IRQHandler+0x70>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005424:	f7ff ff62 	bl	80052ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005428:	4620      	mov	r0, r4
 800542a:	f7ff ff61 	bl	80052f0 <HAL_TIM_PWM_PulseFinishedCallback>
 800542e:	e7ac      	b.n	800538a <HAL_TIM_IRQHandler+0x96>
}
 8005430:	bd70      	pop	{r4, r5, r6, pc}
	...

08005434 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005434:	4a2f      	ldr	r2, [pc, #188]	@ (80054f4 <TIM_Base_SetConfig+0xc0>)
  tmpcr1 = TIMx->CR1;
 8005436:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005438:	4290      	cmp	r0, r2
 800543a:	d00e      	beq.n	800545a <TIM_Base_SetConfig+0x26>
 800543c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005440:	d00b      	beq.n	800545a <TIM_Base_SetConfig+0x26>
 8005442:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8005446:	4290      	cmp	r0, r2
 8005448:	d007      	beq.n	800545a <TIM_Base_SetConfig+0x26>
 800544a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800544e:	4290      	cmp	r0, r2
 8005450:	d003      	beq.n	800545a <TIM_Base_SetConfig+0x26>
 8005452:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8005456:	4290      	cmp	r0, r2
 8005458:	d115      	bne.n	8005486 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800545a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800545c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005460:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005462:	4a24      	ldr	r2, [pc, #144]	@ (80054f4 <TIM_Base_SetConfig+0xc0>)
 8005464:	4290      	cmp	r0, r2
 8005466:	d019      	beq.n	800549c <TIM_Base_SetConfig+0x68>
 8005468:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800546c:	d016      	beq.n	800549c <TIM_Base_SetConfig+0x68>
 800546e:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8005472:	4290      	cmp	r0, r2
 8005474:	d012      	beq.n	800549c <TIM_Base_SetConfig+0x68>
 8005476:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800547a:	4290      	cmp	r0, r2
 800547c:	d00e      	beq.n	800549c <TIM_Base_SetConfig+0x68>
 800547e:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8005482:	4290      	cmp	r0, r2
 8005484:	d00a      	beq.n	800549c <TIM_Base_SetConfig+0x68>
 8005486:	4a1c      	ldr	r2, [pc, #112]	@ (80054f8 <TIM_Base_SetConfig+0xc4>)
 8005488:	4290      	cmp	r0, r2
 800548a:	d007      	beq.n	800549c <TIM_Base_SetConfig+0x68>
 800548c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005490:	4290      	cmp	r0, r2
 8005492:	d003      	beq.n	800549c <TIM_Base_SetConfig+0x68>
 8005494:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005498:	4290      	cmp	r0, r2
 800549a:	d103      	bne.n	80054a4 <TIM_Base_SetConfig+0x70>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800549c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800549e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054a2:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054a4:	694a      	ldr	r2, [r1, #20]
 80054a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054aa:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80054ac:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054ae:	688b      	ldr	r3, [r1, #8]
 80054b0:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054b2:	680b      	ldr	r3, [r1, #0]
 80054b4:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054b6:	4b0f      	ldr	r3, [pc, #60]	@ (80054f4 <TIM_Base_SetConfig+0xc0>)
 80054b8:	4298      	cmp	r0, r3
 80054ba:	d00f      	beq.n	80054dc <TIM_Base_SetConfig+0xa8>
 80054bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054c0:	4298      	cmp	r0, r3
 80054c2:	d00b      	beq.n	80054dc <TIM_Base_SetConfig+0xa8>
 80054c4:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 80054c8:	4298      	cmp	r0, r3
 80054ca:	d007      	beq.n	80054dc <TIM_Base_SetConfig+0xa8>
 80054cc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80054d0:	4298      	cmp	r0, r3
 80054d2:	d003      	beq.n	80054dc <TIM_Base_SetConfig+0xa8>
 80054d4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80054d8:	4298      	cmp	r0, r3
 80054da:	d101      	bne.n	80054e0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054dc:	690b      	ldr	r3, [r1, #16]
 80054de:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054e0:	2301      	movs	r3, #1
 80054e2:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80054e4:	6903      	ldr	r3, [r0, #16]
 80054e6:	07db      	lsls	r3, r3, #31
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80054e8:	bf42      	ittt	mi
 80054ea:	6903      	ldrmi	r3, [r0, #16]
 80054ec:	f023 0301 	bicmi.w	r3, r3, #1
 80054f0:	6103      	strmi	r3, [r0, #16]
  }
}
 80054f2:	4770      	bx	lr
 80054f4:	40012c00 	.word	0x40012c00
 80054f8:	40014000 	.word	0x40014000

080054fc <HAL_TIM_Base_Init>:
{
 80054fc:	b510      	push	{r4, lr}
  if (htim == NULL)
 80054fe:	4604      	mov	r4, r0
 8005500:	b350      	cbz	r0, 8005558 <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005502:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005506:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800550a:	b91b      	cbnz	r3, 8005514 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800550c:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005510:	f7fd fabe 	bl	8002a90 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8005514:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005516:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005518:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800551c:	1d21      	adds	r1, r4, #4
 800551e:	f7ff ff89 	bl	8005434 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005522:	2301      	movs	r3, #1
 8005524:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  return HAL_OK;
 8005528:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800552a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800552e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005532:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005536:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800553a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800553e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005542:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005546:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800554a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 800554e:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005552:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8005556:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8005558:	2001      	movs	r0, #1
 800555a:	e7fc      	b.n	8005556 <HAL_TIM_Base_Init+0x5a>

0800555c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800555c:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800555e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005560:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005562:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005566:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800556a:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800556c:	6082      	str	r2, [r0, #8]
}
 800556e:	bd10      	pop	{r4, pc}

08005570 <HAL_TIM_ConfigClockSource>:
{
 8005570:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8005572:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005576:	2b01      	cmp	r3, #1
{
 8005578:	4604      	mov	r4, r0
 800557a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800557e:	f000 808c 	beq.w	800569a <HAL_TIM_ConfigClockSource+0x12a>
  htim->State = HAL_TIM_STATE_BUSY;
 8005582:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8005586:	2201      	movs	r2, #1
  tmpsmcr = htim->Instance->SMCR;
 8005588:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 800558a:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800558e:	6885      	ldr	r5, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005590:	4b43      	ldr	r3, [pc, #268]	@ (80056a0 <HAL_TIM_ConfigClockSource+0x130>)
 8005592:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8005594:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8005596:	680b      	ldr	r3, [r1, #0]
 8005598:	2b60      	cmp	r3, #96	@ 0x60
 800559a:	d04f      	beq.n	800563c <HAL_TIM_ConfigClockSource+0xcc>
 800559c:	d832      	bhi.n	8005604 <HAL_TIM_ConfigClockSource+0x94>
 800559e:	2b40      	cmp	r3, #64	@ 0x40
 80055a0:	d064      	beq.n	800566c <HAL_TIM_ConfigClockSource+0xfc>
 80055a2:	d816      	bhi.n	80055d2 <HAL_TIM_ConfigClockSource+0x62>
 80055a4:	2b20      	cmp	r3, #32
 80055a6:	d00d      	beq.n	80055c4 <HAL_TIM_ConfigClockSource+0x54>
 80055a8:	d80a      	bhi.n	80055c0 <HAL_TIM_ConfigClockSource+0x50>
 80055aa:	f033 0110 	bics.w	r1, r3, #16
 80055ae:	d009      	beq.n	80055c4 <HAL_TIM_ConfigClockSource+0x54>
  htim->State = HAL_TIM_STATE_READY;
 80055b0:	2301      	movs	r3, #1
 80055b2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80055b6:	2300      	movs	r3, #0
 80055b8:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80055bc:	4610      	mov	r0, r2
 80055be:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 80055c0:	2b30      	cmp	r3, #48	@ 0x30
 80055c2:	d1f5      	bne.n	80055b0 <HAL_TIM_ConfigClockSource+0x40>
  tmpsmcr = TIMx->SMCR;
 80055c4:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80055c6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055ca:	4313      	orrs	r3, r2
 80055cc:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 80055d0:	e028      	b.n	8005624 <HAL_TIM_ConfigClockSource+0xb4>
  switch (sClockSourceConfig->ClockSource)
 80055d2:	2b50      	cmp	r3, #80	@ 0x50
 80055d4:	d1ec      	bne.n	80055b0 <HAL_TIM_ConfigClockSource+0x40>
                               sClockSourceConfig->ClockPolarity,
 80055d6:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80055d8:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 80055da:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055dc:	6a03      	ldr	r3, [r0, #32]
 80055de:	f023 0301 	bic.w	r3, r3, #1
 80055e2:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055e4:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055e6:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055ee:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 80055f2:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80055f4:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80055f6:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80055f8:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80055fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055fe:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8005602:	e00f      	b.n	8005624 <HAL_TIM_ConfigClockSource+0xb4>
  switch (sClockSourceConfig->ClockSource)
 8005604:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005608:	d00d      	beq.n	8005626 <HAL_TIM_ConfigClockSource+0xb6>
 800560a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800560e:	d00c      	beq.n	800562a <HAL_TIM_ConfigClockSource+0xba>
 8005610:	2b70      	cmp	r3, #112	@ 0x70
 8005612:	d1cd      	bne.n	80055b0 <HAL_TIM_ConfigClockSource+0x40>
      TIM_ETR_SetConfig(htim->Instance,
 8005614:	68cb      	ldr	r3, [r1, #12]
 8005616:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 800561a:	f7ff ff9f 	bl	800555c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800561e:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005620:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8005624:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005626:	2200      	movs	r2, #0
 8005628:	e7c2      	b.n	80055b0 <HAL_TIM_ConfigClockSource+0x40>
      TIM_ETR_SetConfig(htim->Instance,
 800562a:	68cb      	ldr	r3, [r1, #12]
 800562c:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8005630:	f7ff ff94 	bl	800555c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005634:	6883      	ldr	r3, [r0, #8]
 8005636:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800563a:	e7f3      	b.n	8005624 <HAL_TIM_ConfigClockSource+0xb4>
  tmpccer = TIMx->CCER;
 800563c:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800563e:	6a02      	ldr	r2, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 8005640:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005642:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005644:	f022 0210 	bic.w	r2, r2, #16
 8005648:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800564a:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800564c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005650:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8005654:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005658:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800565c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800565e:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8005660:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005662:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005666:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 800566a:	e7db      	b.n	8005624 <HAL_TIM_ConfigClockSource+0xb4>
                               sClockSourceConfig->ClockPolarity,
 800566c:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800566e:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8005670:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005672:	6a03      	ldr	r3, [r0, #32]
 8005674:	f023 0301 	bic.w	r3, r3, #1
 8005678:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800567a:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800567c:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005680:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005684:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 8005688:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800568a:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800568c:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800568e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005690:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005694:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8005698:	e7c4      	b.n	8005624 <HAL_TIM_ConfigClockSource+0xb4>
  __HAL_LOCK(htim);
 800569a:	4602      	mov	r2, r0
 800569c:	e78e      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x4c>
 800569e:	bf00      	nop
 80056a0:	fffe0088 	.word	0xfffe0088

080056a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056a4:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056a6:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80056aa:	2b01      	cmp	r3, #1
{
 80056ac:	4604      	mov	r4, r0
 80056ae:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80056b2:	d032      	beq.n	800571a <HAL_TIMEx_MasterConfigSynchronization+0x76>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80056b4:	6823      	ldr	r3, [r4, #0]
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80056b6:	4d19      	ldr	r5, [pc, #100]	@ (800571c <HAL_TIMEx_MasterConfigSynchronization+0x78>)
  htim->State = HAL_TIM_STATE_BUSY;
 80056b8:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80056bc:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 80056be:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 80056c0:	6898      	ldr	r0, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80056c2:	d002      	beq.n	80056ca <HAL_TIMEx_MasterConfigSynchronization+0x26>
 80056c4:	4e16      	ldr	r6, [pc, #88]	@ (8005720 <HAL_TIMEx_MasterConfigSynchronization+0x7c>)
 80056c6:	42b3      	cmp	r3, r6
 80056c8:	d103      	bne.n	80056d2 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80056ca:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80056cc:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80056d0:	4332      	orrs	r2, r6
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056d2:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80056d4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056d8:	4332      	orrs	r2, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056da:	42ab      	cmp	r3, r5
  htim->Instance->CR2 = tmpcr2;
 80056dc:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056de:	d011      	beq.n	8005704 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80056e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056e4:	d00e      	beq.n	8005704 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80056e6:	4a0f      	ldr	r2, [pc, #60]	@ (8005724 <HAL_TIMEx_MasterConfigSynchronization+0x80>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d00b      	beq.n	8005704 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80056ec:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d007      	beq.n	8005704 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80056f4:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d003      	beq.n	8005704 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80056fc:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8005700:	4293      	cmp	r3, r2
 8005702:	d104      	bne.n	800570e <HAL_TIMEx_MasterConfigSynchronization+0x6a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005704:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005706:	f020 0280 	bic.w	r2, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800570a:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800570c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800570e:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8005710:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005712:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8005716:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c

  return HAL_OK;
}
 800571a:	bd70      	pop	{r4, r5, r6, pc}
 800571c:	40012c00 	.word	0x40012c00
 8005720:	40013400 	.word	0x40013400
 8005724:	40000400 	.word	0x40000400

08005728 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8005728:	4770      	bx	lr

0800572a <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 800572a:	4770      	bx	lr

0800572c <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 800572c:	4770      	bx	lr

0800572e <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800572e:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005730:	e852 3f00 	ldrex	r3, [r2]
 8005734:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005738:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800573c:	6802      	ldr	r2, [r0, #0]
 800573e:	2900      	cmp	r1, #0
 8005740:	d1f5      	bne.n	800572e <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005742:	f102 0308 	add.w	r3, r2, #8
 8005746:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800574a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800574e:	f102 0c08 	add.w	ip, r2, #8
 8005752:	e84c 3100 	strex	r1, r3, [ip]
 8005756:	2900      	cmp	r1, #0
 8005758:	d1f3      	bne.n	8005742 <UART_EndRxTransfer+0x14>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800575a:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800575c:	2b01      	cmp	r3, #1
 800575e:	d107      	bne.n	8005770 <UART_EndRxTransfer+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005760:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005764:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005768:	e842 3100 	strex	r1, r3, [r2]
 800576c:	2900      	cmp	r1, #0
 800576e:	d1f7      	bne.n	8005760 <UART_EndRxTransfer+0x32>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005770:	2320      	movs	r3, #32
 8005772:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005776:	2300      	movs	r3, #0
 8005778:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800577a:	6683      	str	r3, [r0, #104]	@ 0x68
}
 800577c:	4770      	bx	lr

0800577e <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 800577e:	4770      	bx	lr

08005780 <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 8005780:	4770      	bx	lr

08005782 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8005782:	4770      	bx	lr

08005784 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005784:	6a40      	ldr	r0, [r0, #36]	@ 0x24

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005786:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005788:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800578a:	f8d0 1080 	ldr.w	r1, [r0, #128]	@ 0x80
{
 800578e:	b510      	push	{r4, lr}
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005790:	689c      	ldr	r4, [r3, #8]
 8005792:	0624      	lsls	r4, r4, #24
 8005794:	d50e      	bpl.n	80057b4 <UART_DMAError+0x30>
 8005796:	2a21      	cmp	r2, #33	@ 0x21
 8005798:	d10c      	bne.n	80057b4 <UART_DMAError+0x30>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800579a:	2200      	movs	r2, #0
 800579c:	f8a0 2052 	strh.w	r2, [r0, #82]	@ 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a0:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80057a4:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a8:	e843 2400 	strex	r4, r2, [r3]
 80057ac:	2c00      	cmp	r4, #0
 80057ae:	d1f7      	bne.n	80057a0 <UART_DMAError+0x1c>
  huart->gState = HAL_UART_STATE_READY;
 80057b0:	2220      	movs	r2, #32
 80057b2:	67c2      	str	r2, [r0, #124]	@ 0x7c
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	065b      	lsls	r3, r3, #25
 80057b8:	d506      	bpl.n	80057c8 <UART_DMAError+0x44>
 80057ba:	2922      	cmp	r1, #34	@ 0x22
 80057bc:	d104      	bne.n	80057c8 <UART_DMAError+0x44>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80057be:	2300      	movs	r3, #0
 80057c0:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 80057c4:	f7ff ffb3 	bl	800572e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80057c8:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
 80057cc:	f043 0310 	orr.w	r3, r3, #16
 80057d0:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80057d4:	f7ff ffd5 	bl	8005782 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057d8:	bd10      	pop	{r4, pc}

080057da <HAL_UARTEx_RxEventCallback>:
}
 80057da:	4770      	bx	lr

080057dc <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80057dc:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 80057de:	b508      	push	{r3, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80057e0:	2301      	movs	r3, #1
 80057e2:	6643      	str	r3, [r0, #100]	@ 0x64
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057e4:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d105      	bne.n	80057f6 <UART_DMARxHalfCplt+0x1a>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80057ea:	f8b0 1058 	ldrh.w	r1, [r0, #88]	@ 0x58
 80057ee:	0849      	lsrs	r1, r1, #1
 80057f0:	f7ff fff3 	bl	80057da <HAL_UARTEx_RxEventCallback>
}
 80057f4:	bd08      	pop	{r3, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 80057f6:	f7ff ffc3 	bl	8005780 <HAL_UART_RxHalfCpltCallback>
}
 80057fa:	e7fb      	b.n	80057f4 <UART_DMARxHalfCplt+0x18>

080057fc <UART_DMAReceiveCplt>:
{
 80057fc:	b508      	push	{r3, lr}
 80057fe:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005800:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005802:	699b      	ldr	r3, [r3, #24]
 8005804:	2b20      	cmp	r3, #32
 8005806:	d032      	beq.n	800586e <UART_DMAReceiveCplt+0x72>
    huart->RxXferCount = 0U;
 8005808:	2300      	movs	r3, #0
 800580a:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800580e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005810:	e852 3f00 	ldrex	r3, [r2]
 8005814:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005818:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800581c:	6803      	ldr	r3, [r0, #0]
 800581e:	2900      	cmp	r1, #0
 8005820:	d1f5      	bne.n	800580e <UART_DMAReceiveCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005822:	f103 0208 	add.w	r2, r3, #8
 8005826:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800582a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800582e:	f103 0c08 	add.w	ip, r3, #8
 8005832:	e84c 2100 	strex	r1, r2, [ip]
 8005836:	2900      	cmp	r1, #0
 8005838:	d1f3      	bne.n	8005822 <UART_DMAReceiveCplt+0x26>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583a:	f103 0208 	add.w	r2, r3, #8
 800583e:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005842:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005846:	f103 0c08 	add.w	ip, r3, #8
 800584a:	e84c 2100 	strex	r1, r2, [ip]
 800584e:	2900      	cmp	r1, #0
 8005850:	d1f3      	bne.n	800583a <UART_DMAReceiveCplt+0x3e>
    huart->RxState = HAL_UART_STATE_READY;
 8005852:	2220      	movs	r2, #32
 8005854:	f8c0 2080 	str.w	r2, [r0, #128]	@ 0x80
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005858:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 800585a:	2a01      	cmp	r2, #1
 800585c:	d107      	bne.n	800586e <UART_DMAReceiveCplt+0x72>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585e:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005862:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005866:	e843 2100 	strex	r1, r2, [r3]
 800586a:	2900      	cmp	r1, #0
 800586c:	d1f7      	bne.n	800585e <UART_DMAReceiveCplt+0x62>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800586e:	2300      	movs	r3, #0
 8005870:	6643      	str	r3, [r0, #100]	@ 0x64
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005872:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8005874:	2b01      	cmp	r3, #1
 8005876:	d104      	bne.n	8005882 <UART_DMAReceiveCplt+0x86>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005878:	f8b0 1058 	ldrh.w	r1, [r0, #88]	@ 0x58
 800587c:	f7ff ffad 	bl	80057da <HAL_UARTEx_RxEventCallback>
}
 8005880:	bd08      	pop	{r3, pc}
    HAL_UART_RxCpltCallback(huart);
 8005882:	f7ff ff7c 	bl	800577e <HAL_UART_RxCpltCallback>
}
 8005886:	e7fb      	b.n	8005880 <UART_DMAReceiveCplt+0x84>

08005888 <UART_SetConfig>:
{
 8005888:	b538      	push	{r3, r4, r5, lr}
 800588a:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800588c:	69c0      	ldr	r0, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800588e:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005890:	6925      	ldr	r5, [r4, #16]
 8005892:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005894:	6819      	ldr	r1, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005896:	432a      	orrs	r2, r5
 8005898:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800589a:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800589e:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80058a0:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80058a4:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80058a6:	430a      	orrs	r2, r1
 80058a8:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058aa:	685a      	ldr	r2, [r3, #4]
 80058ac:	68e1      	ldr	r1, [r4, #12]
  tmpreg |= huart->Init.OneBitSampling;
 80058ae:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058b0:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80058b4:	430a      	orrs	r2, r1
 80058b6:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80058b8:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80058ba:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80058bc:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 80058c0:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80058c2:	430a      	orrs	r2, r1
 80058c4:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80058c6:	4a56      	ldr	r2, [pc, #344]	@ (8005a20 <UART_SetConfig+0x198>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d112      	bne.n	80058f2 <UART_SetConfig+0x6a>
 80058cc:	4b55      	ldr	r3, [pc, #340]	@ (8005a24 <UART_SetConfig+0x19c>)
 80058ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058d0:	f003 0303 	and.w	r3, r3, #3
 80058d4:	2b02      	cmp	r3, #2
 80058d6:	f000 8091 	beq.w	80059fc <UART_SetConfig+0x174>
 80058da:	2b03      	cmp	r3, #3
 80058dc:	d022      	beq.n	8005924 <UART_SetConfig+0x9c>
 80058de:	2b01      	cmp	r3, #1
 80058e0:	f040 8092 	bne.w	8005a08 <UART_SetConfig+0x180>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058e4:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80058e8:	f040 8085 	bne.w	80059f6 <UART_SetConfig+0x16e>
        pclk = HAL_RCC_GetSysClockFreq();
 80058ec:	f7fe fcee 	bl	80042cc <HAL_RCC_GetSysClockFreq>
        break;
 80058f0:	e06b      	b.n	80059ca <UART_SetConfig+0x142>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80058f2:	4a4d      	ldr	r2, [pc, #308]	@ (8005a28 <UART_SetConfig+0x1a0>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d12e      	bne.n	8005956 <UART_SetConfig+0xce>
 80058f8:	4b4a      	ldr	r3, [pc, #296]	@ (8005a24 <UART_SetConfig+0x19c>)
 80058fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005900:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005904:	d07a      	beq.n	80059fc <UART_SetConfig+0x174>
 8005906:	d80a      	bhi.n	800591e <UART_SetConfig+0x96>
 8005908:	2b00      	cmp	r3, #0
 800590a:	f000 8083 	beq.w	8005a14 <UART_SetConfig+0x18c>
 800590e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005912:	d0e7      	beq.n	80058e4 <UART_SetConfig+0x5c>
        ret = HAL_ERROR;
 8005914:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8005916:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8005918:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
}
 800591c:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800591e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005922:	d1f7      	bne.n	8005914 <UART_SetConfig+0x8c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005924:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8005928:	4840      	ldr	r0, [pc, #256]	@ (8005a2c <UART_SetConfig+0x1a4>)
 800592a:	d156      	bne.n	80059da <UART_SetConfig+0x152>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800592c:	6862      	ldr	r2, [r4, #4]
 800592e:	0853      	lsrs	r3, r2, #1
 8005930:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8005934:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005938:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 800593c:	f1a3 0110 	sub.w	r1, r3, #16
 8005940:	4291      	cmp	r1, r2
 8005942:	d8e7      	bhi.n	8005914 <UART_SetConfig+0x8c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005944:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8005948:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800594a:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800594c:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8005950:	4313      	orrs	r3, r2
 8005952:	60cb      	str	r3, [r1, #12]
 8005954:	e03b      	b.n	80059ce <UART_SetConfig+0x146>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005956:	4a36      	ldr	r2, [pc, #216]	@ (8005a30 <UART_SetConfig+0x1a8>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d10f      	bne.n	800597c <UART_SetConfig+0xf4>
 800595c:	4b31      	ldr	r3, [pc, #196]	@ (8005a24 <UART_SetConfig+0x19c>)
 800595e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005960:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005964:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005968:	d048      	beq.n	80059fc <UART_SetConfig+0x174>
 800596a:	d804      	bhi.n	8005976 <UART_SetConfig+0xee>
 800596c:	2b00      	cmp	r3, #0
 800596e:	d051      	beq.n	8005a14 <UART_SetConfig+0x18c>
 8005970:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005974:	e7cd      	b.n	8005912 <UART_SetConfig+0x8a>
 8005976:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800597a:	e7d2      	b.n	8005922 <UART_SetConfig+0x9a>
 800597c:	4a2d      	ldr	r2, [pc, #180]	@ (8005a34 <UART_SetConfig+0x1ac>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d10f      	bne.n	80059a2 <UART_SetConfig+0x11a>
 8005982:	4b28      	ldr	r3, [pc, #160]	@ (8005a24 <UART_SetConfig+0x19c>)
 8005984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005986:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800598a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800598e:	d035      	beq.n	80059fc <UART_SetConfig+0x174>
 8005990:	d804      	bhi.n	800599c <UART_SetConfig+0x114>
 8005992:	2b00      	cmp	r3, #0
 8005994:	d03e      	beq.n	8005a14 <UART_SetConfig+0x18c>
 8005996:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800599a:	e7ba      	b.n	8005912 <UART_SetConfig+0x8a>
 800599c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80059a0:	e7bf      	b.n	8005922 <UART_SetConfig+0x9a>
 80059a2:	4a25      	ldr	r2, [pc, #148]	@ (8005a38 <UART_SetConfig+0x1b0>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d1b5      	bne.n	8005914 <UART_SetConfig+0x8c>
 80059a8:	4b1e      	ldr	r3, [pc, #120]	@ (8005a24 <UART_SetConfig+0x19c>)
 80059aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ac:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80059b0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80059b4:	d022      	beq.n	80059fc <UART_SetConfig+0x174>
 80059b6:	d803      	bhi.n	80059c0 <UART_SetConfig+0x138>
 80059b8:	b363      	cbz	r3, 8005a14 <UART_SetConfig+0x18c>
 80059ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059be:	e7a8      	b.n	8005912 <UART_SetConfig+0x8a>
 80059c0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80059c4:	e7ad      	b.n	8005922 <UART_SetConfig+0x9a>
        pclk = HAL_RCC_GetPCLK2Freq();
 80059c6:	f7fe fd65 	bl	8004494 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80059ca:	2800      	cmp	r0, #0
 80059cc:	d1ae      	bne.n	800592c <UART_SetConfig+0xa4>
        pclk = (uint32_t) HSI_VALUE;
 80059ce:	2000      	movs	r0, #0
 80059d0:	e7a1      	b.n	8005916 <UART_SetConfig+0x8e>
        pclk = HAL_RCC_GetPCLK1Freq();
 80059d2:	f7fe fd47 	bl	8004464 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80059d6:	2800      	cmp	r0, #0
 80059d8:	d0f9      	beq.n	80059ce <UART_SetConfig+0x146>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80059da:	6862      	ldr	r2, [r4, #4]
 80059dc:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80059e0:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059e4:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80059e8:	f1a3 0110 	sub.w	r1, r3, #16
 80059ec:	4291      	cmp	r1, r2
 80059ee:	d891      	bhi.n	8005914 <UART_SetConfig+0x8c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80059f0:	6822      	ldr	r2, [r4, #0]
 80059f2:	60d3      	str	r3, [r2, #12]
 80059f4:	e7eb      	b.n	80059ce <UART_SetConfig+0x146>
        pclk = HAL_RCC_GetSysClockFreq();
 80059f6:	f7fe fc69 	bl	80042cc <HAL_RCC_GetSysClockFreq>
        break;
 80059fa:	e7ec      	b.n	80059d6 <UART_SetConfig+0x14e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059fc:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8005a00:	d094      	beq.n	800592c <UART_SetConfig+0xa4>
 8005a02:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8005a06:	e7e8      	b.n	80059da <UART_SetConfig+0x152>
 8005a08:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8005a0c:	d0db      	beq.n	80059c6 <UART_SetConfig+0x13e>
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a0e:	f7fe fd41 	bl	8004494 <HAL_RCC_GetPCLK2Freq>
        break;
 8005a12:	e7e0      	b.n	80059d6 <UART_SetConfig+0x14e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a14:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8005a18:	d1db      	bne.n	80059d2 <UART_SetConfig+0x14a>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a1a:	f7fe fd23 	bl	8004464 <HAL_RCC_GetPCLK1Freq>
        break;
 8005a1e:	e7d4      	b.n	80059ca <UART_SetConfig+0x142>
 8005a20:	40013800 	.word	0x40013800
 8005a24:	40021000 	.word	0x40021000
 8005a28:	40004400 	.word	0x40004400
 8005a2c:	007a1200 	.word	0x007a1200
 8005a30:	40004800 	.word	0x40004800
 8005a34:	40004c00 	.word	0x40004c00
 8005a38:	40005000 	.word	0x40005000

08005a3c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a3c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8005a3e:	071a      	lsls	r2, r3, #28
{
 8005a40:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a42:	d506      	bpl.n	8005a52 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a44:	6801      	ldr	r1, [r0, #0]
 8005a46:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8005a48:	684a      	ldr	r2, [r1, #4]
 8005a4a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005a4e:	4322      	orrs	r2, r4
 8005a50:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a52:	07dc      	lsls	r4, r3, #31
 8005a54:	d506      	bpl.n	8005a64 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a56:	6801      	ldr	r1, [r0, #0]
 8005a58:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 8005a5a:	684a      	ldr	r2, [r1, #4]
 8005a5c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005a60:	4322      	orrs	r2, r4
 8005a62:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a64:	0799      	lsls	r1, r3, #30
 8005a66:	d506      	bpl.n	8005a76 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a68:	6801      	ldr	r1, [r0, #0]
 8005a6a:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8005a6c:	684a      	ldr	r2, [r1, #4]
 8005a6e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005a72:	4322      	orrs	r2, r4
 8005a74:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a76:	075a      	lsls	r2, r3, #29
 8005a78:	d506      	bpl.n	8005a88 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a7a:	6801      	ldr	r1, [r0, #0]
 8005a7c:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8005a7e:	684a      	ldr	r2, [r1, #4]
 8005a80:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005a84:	4322      	orrs	r2, r4
 8005a86:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a88:	06dc      	lsls	r4, r3, #27
 8005a8a:	d506      	bpl.n	8005a9a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a8c:	6801      	ldr	r1, [r0, #0]
 8005a8e:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8005a90:	688a      	ldr	r2, [r1, #8]
 8005a92:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005a96:	4322      	orrs	r2, r4
 8005a98:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a9a:	0699      	lsls	r1, r3, #26
 8005a9c:	d506      	bpl.n	8005aac <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a9e:	6801      	ldr	r1, [r0, #0]
 8005aa0:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8005aa2:	688a      	ldr	r2, [r1, #8]
 8005aa4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005aa8:	4322      	orrs	r2, r4
 8005aaa:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005aac:	065a      	lsls	r2, r3, #25
 8005aae:	d50f      	bpl.n	8005ad0 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ab0:	6801      	ldr	r1, [r0, #0]
 8005ab2:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8005ab4:	684a      	ldr	r2, [r1, #4]
 8005ab6:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8005aba:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005abc:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ac0:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ac2:	d105      	bne.n	8005ad0 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ac4:	684a      	ldr	r2, [r1, #4]
 8005ac6:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8005ac8:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8005acc:	4322      	orrs	r2, r4
 8005ace:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005ad0:	061b      	lsls	r3, r3, #24
 8005ad2:	d506      	bpl.n	8005ae2 <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005ad4:	6802      	ldr	r2, [r0, #0]
 8005ad6:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8005ad8:	6853      	ldr	r3, [r2, #4]
 8005ada:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8005ade:	430b      	orrs	r3, r1
 8005ae0:	6053      	str	r3, [r2, #4]
}
 8005ae2:	bd10      	pop	{r4, pc}

08005ae4 <UART_WaitOnFlagUntilTimeout>:
{
 8005ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ae8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005aec:	4604      	mov	r4, r0
 8005aee:	460d      	mov	r5, r1
 8005af0:	4617      	mov	r7, r2
 8005af2:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005af4:	6822      	ldr	r2, [r4, #0]
 8005af6:	69d3      	ldr	r3, [r2, #28]
 8005af8:	ea35 0303 	bics.w	r3, r5, r3
 8005afc:	bf0c      	ite	eq
 8005afe:	2301      	moveq	r3, #1
 8005b00:	2300      	movne	r3, #0
 8005b02:	42bb      	cmp	r3, r7
 8005b04:	d001      	beq.n	8005b0a <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8005b06:	2000      	movs	r0, #0
 8005b08:	e022      	b.n	8005b50 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 8005b0a:	f1b9 3fff 	cmp.w	r9, #4294967295
 8005b0e:	d0f2      	beq.n	8005af6 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b10:	f7fd fa52 	bl	8002fb8 <HAL_GetTick>
 8005b14:	eba0 0008 	sub.w	r0, r0, r8
 8005b18:	4548      	cmp	r0, r9
 8005b1a:	d829      	bhi.n	8005b70 <UART_WaitOnFlagUntilTimeout+0x8c>
 8005b1c:	f1b9 0f00 	cmp.w	r9, #0
 8005b20:	d026      	beq.n	8005b70 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005b22:	6821      	ldr	r1, [r4, #0]
 8005b24:	680b      	ldr	r3, [r1, #0]
 8005b26:	075a      	lsls	r2, r3, #29
 8005b28:	d5e4      	bpl.n	8005af4 <UART_WaitOnFlagUntilTimeout+0x10>
 8005b2a:	2d80      	cmp	r5, #128	@ 0x80
 8005b2c:	d0e2      	beq.n	8005af4 <UART_WaitOnFlagUntilTimeout+0x10>
 8005b2e:	2d40      	cmp	r5, #64	@ 0x40
 8005b30:	d0e0      	beq.n	8005af4 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b32:	69ce      	ldr	r6, [r1, #28]
 8005b34:	f016 0608 	ands.w	r6, r6, #8
 8005b38:	d00c      	beq.n	8005b54 <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b3a:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 8005b3c:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b3e:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 8005b40:	f7ff fdf5 	bl	800572e <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 8005b44:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b46:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 8005b4a:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
          return HAL_ERROR;
 8005b4e:	2001      	movs	r0, #1
}
 8005b50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005b54:	69cb      	ldr	r3, [r1, #28]
 8005b56:	051b      	lsls	r3, r3, #20
 8005b58:	d5cc      	bpl.n	8005af4 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b5a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005b5e:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 8005b60:	4620      	mov	r0, r4
 8005b62:	f7ff fde4 	bl	800572e <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b66:	2320      	movs	r3, #32
 8005b68:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 8005b6c:	f884 6078 	strb.w	r6, [r4, #120]	@ 0x78
        return HAL_TIMEOUT;
 8005b70:	2003      	movs	r0, #3
 8005b72:	e7ed      	b.n	8005b50 <UART_WaitOnFlagUntilTimeout+0x6c>

08005b74 <HAL_UART_Transmit>:
{
 8005b74:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005b78:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8005b7a:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8005b7c:	2b20      	cmp	r3, #32
{
 8005b7e:	4604      	mov	r4, r0
 8005b80:	460e      	mov	r6, r1
 8005b82:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8005b84:	d143      	bne.n	8005c0e <HAL_UART_Transmit+0x9a>
    if ((pData == NULL) || (Size == 0U))
 8005b86:	2900      	cmp	r1, #0
 8005b88:	d043      	beq.n	8005c12 <HAL_UART_Transmit+0x9e>
 8005b8a:	2a00      	cmp	r2, #0
 8005b8c:	d041      	beq.n	8005c12 <HAL_UART_Transmit+0x9e>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b8e:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b90:	2500      	movs	r5, #0
 8005b92:	f8c0 5084 	str.w	r5, [r0, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b96:	67c3      	str	r3, [r0, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 8005b98:	f7fd fa0e 	bl	8002fb8 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b9c:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 8005b9e:	f8a4 7050 	strh.w	r7, [r4, #80]	@ 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ba2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    tickstart = HAL_GetTick();
 8005ba6:	4681      	mov	r9, r0
    huart->TxXferCount = Size;
 8005ba8:	f8a4 7052 	strh.w	r7, [r4, #82]	@ 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bac:	d103      	bne.n	8005bb6 <HAL_UART_Transmit+0x42>
 8005bae:	6923      	ldr	r3, [r4, #16]
 8005bb0:	b90b      	cbnz	r3, 8005bb6 <HAL_UART_Transmit+0x42>
 8005bb2:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8005bb4:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 8005bb6:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bba:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8005bbe:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bc0:	464b      	mov	r3, r9
    while (huart->TxXferCount > 0U)
 8005bc2:	b93a      	cbnz	r2, 8005bd4 <HAL_UART_Transmit+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005bc4:	2140      	movs	r1, #64	@ 0x40
 8005bc6:	4620      	mov	r0, r4
 8005bc8:	f7ff ff8c 	bl	8005ae4 <UART_WaitOnFlagUntilTimeout>
 8005bcc:	2320      	movs	r3, #32
 8005bce:	b940      	cbnz	r0, 8005be2 <HAL_UART_Transmit+0x6e>
    huart->gState = HAL_UART_STATE_READY;
 8005bd0:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 8005bd2:	e008      	b.n	8005be6 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	2180      	movs	r1, #128	@ 0x80
 8005bd8:	4620      	mov	r0, r4
 8005bda:	f7ff ff83 	bl	8005ae4 <UART_WaitOnFlagUntilTimeout>
 8005bde:	b128      	cbz	r0, 8005bec <HAL_UART_Transmit+0x78>
        huart->gState = HAL_UART_STATE_READY;
 8005be0:	2320      	movs	r3, #32
 8005be2:	67e3      	str	r3, [r4, #124]	@ 0x7c
        return HAL_TIMEOUT;
 8005be4:	2003      	movs	r0, #3
}
 8005be6:	b003      	add	sp, #12
 8005be8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bec:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8005bee:	b95e      	cbnz	r6, 8005c08 <HAL_UART_Transmit+0x94>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bf0:	f835 3b02 	ldrh.w	r3, [r5], #2
 8005bf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005bf8:	8513      	strh	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8005bfa:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 8005bfe:	3a01      	subs	r2, #1
 8005c00:	b292      	uxth	r2, r2
 8005c02:	f8a4 2052 	strh.w	r2, [r4, #82]	@ 0x52
 8005c06:	e7d6      	b.n	8005bb6 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c08:	f816 3b01 	ldrb.w	r3, [r6], #1
 8005c0c:	e7f4      	b.n	8005bf8 <HAL_UART_Transmit+0x84>
    return HAL_BUSY;
 8005c0e:	2002      	movs	r0, #2
 8005c10:	e7e9      	b.n	8005be6 <HAL_UART_Transmit+0x72>
      return  HAL_ERROR;
 8005c12:	2001      	movs	r0, #1
 8005c14:	e7e7      	b.n	8005be6 <HAL_UART_Transmit+0x72>

08005c16 <UART_CheckIdleState>:
{
 8005c16:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005c18:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c1a:	2600      	movs	r6, #0
 8005c1c:	f8c0 6084 	str.w	r6, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 8005c20:	f7fd f9ca 	bl	8002fb8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c24:	6823      	ldr	r3, [r4, #0]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8005c2a:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c2c:	d51b      	bpl.n	8005c66 <UART_CheckIdleState+0x50>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c2e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005c32:	9300      	str	r3, [sp, #0]
 8005c34:	4632      	mov	r2, r6
 8005c36:	4603      	mov	r3, r0
 8005c38:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005c3c:	4620      	mov	r0, r4
 8005c3e:	f7ff ff51 	bl	8005ae4 <UART_WaitOnFlagUntilTimeout>
 8005c42:	b180      	cbz	r0, 8005c66 <UART_CheckIdleState+0x50>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005c44:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c46:	e852 3f00 	ldrex	r3, [r2]
 8005c4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c4e:	e842 3100 	strex	r1, r3, [r2]
 8005c52:	2900      	cmp	r1, #0
 8005c54:	d1f6      	bne.n	8005c44 <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 8005c56:	2320      	movs	r3, #32
 8005c58:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 8005c5a:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 8005c62:	b002      	add	sp, #8
 8005c64:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005c66:	6823      	ldr	r3, [r4, #0]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	075b      	lsls	r3, r3, #29
 8005c6c:	d524      	bpl.n	8005cb8 <UART_CheckIdleState+0xa2>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c6e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005c72:	9300      	str	r3, [sp, #0]
 8005c74:	2200      	movs	r2, #0
 8005c76:	462b      	mov	r3, r5
 8005c78:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005c7c:	4620      	mov	r0, r4
 8005c7e:	f7ff ff31 	bl	8005ae4 <UART_WaitOnFlagUntilTimeout>
 8005c82:	b1c8      	cbz	r0, 8005cb8 <UART_CheckIdleState+0xa2>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c84:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c86:	e852 3f00 	ldrex	r3, [r2]
 8005c8a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c8e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8005c92:	6822      	ldr	r2, [r4, #0]
 8005c94:	2900      	cmp	r1, #0
 8005c96:	d1f5      	bne.n	8005c84 <UART_CheckIdleState+0x6e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c98:	f102 0308 	add.w	r3, r2, #8
 8005c9c:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ca0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca4:	f102 0008 	add.w	r0, r2, #8
 8005ca8:	e840 3100 	strex	r1, r3, [r0]
 8005cac:	2900      	cmp	r1, #0
 8005cae:	d1f3      	bne.n	8005c98 <UART_CheckIdleState+0x82>
      huart->RxState = HAL_UART_STATE_READY;
 8005cb0:	2320      	movs	r3, #32
 8005cb2:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
      return HAL_TIMEOUT;
 8005cb6:	e7d0      	b.n	8005c5a <UART_CheckIdleState+0x44>
  huart->gState = HAL_UART_STATE_READY;
 8005cb8:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cba:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8005cbc:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005cbe:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cc2:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cc4:	6660      	str	r0, [r4, #100]	@ 0x64
  return HAL_OK;
 8005cc6:	e7c9      	b.n	8005c5c <UART_CheckIdleState+0x46>

08005cc8 <HAL_UART_Init>:
{
 8005cc8:	b510      	push	{r4, lr}
  if (huart == NULL)
 8005cca:	4604      	mov	r4, r0
 8005ccc:	b340      	cbz	r0, 8005d20 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8005cce:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8005cd0:	b91b      	cbnz	r3, 8005cda <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8005cd2:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 8005cd6:	f7fc fefb 	bl	8002ad0 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8005cda:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005cdc:	2324      	movs	r3, #36	@ 0x24
 8005cde:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 8005ce0:	6813      	ldr	r3, [r2, #0]
 8005ce2:	f023 0301 	bic.w	r3, r3, #1
 8005ce6:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005ce8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005cea:	b113      	cbz	r3, 8005cf2 <HAL_UART_Init+0x2a>
    UART_AdvFeatureConfig(huart);
 8005cec:	4620      	mov	r0, r4
 8005cee:	f7ff fea5 	bl	8005a3c <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005cf2:	4620      	mov	r0, r4
 8005cf4:	f7ff fdc8 	bl	8005888 <UART_SetConfig>
 8005cf8:	2801      	cmp	r0, #1
 8005cfa:	d011      	beq.n	8005d20 <HAL_UART_Init+0x58>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005cfc:	6823      	ldr	r3, [r4, #0]
 8005cfe:	685a      	ldr	r2, [r3, #4]
 8005d00:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d04:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d06:	689a      	ldr	r2, [r3, #8]
 8005d08:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d0c:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8005d14:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8005d16:	601a      	str	r2, [r3, #0]
}
 8005d18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8005d1c:	f7ff bf7b 	b.w	8005c16 <UART_CheckIdleState>
}
 8005d20:	2001      	movs	r0, #1
 8005d22:	bd10      	pop	{r4, pc}

08005d24 <UART_Start_Receive_DMA>:
{
 8005d24:	b570      	push	{r4, r5, r6, lr}
 8005d26:	4613      	mov	r3, r2
 8005d28:	4604      	mov	r4, r0
  huart->RxXferSize = Size;
 8005d2a:	f8a0 2058 	strh.w	r2, [r0, #88]	@ 0x58
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d2e:	2200      	movs	r2, #0
  huart->pRxBuffPtr = pData;
 8005d30:	6541      	str	r1, [r0, #84]	@ 0x54
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d32:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d36:	2022      	movs	r0, #34	@ 0x22
 8005d38:	f8c4 0080 	str.w	r0, [r4, #128]	@ 0x80
  if (huart->hdmarx != NULL)
 8005d3c:	6f60      	ldr	r0, [r4, #116]	@ 0x74
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005d3e:	6825      	ldr	r5, [r4, #0]
  if (huart->hdmarx != NULL)
 8005d40:	b1a0      	cbz	r0, 8005d6c <UART_Start_Receive_DMA+0x48>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005d42:	4e1c      	ldr	r6, [pc, #112]	@ (8005db4 <UART_Start_Receive_DMA+0x90>)
 8005d44:	6286      	str	r6, [r0, #40]	@ 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005d46:	4e1c      	ldr	r6, [pc, #112]	@ (8005db8 <UART_Start_Receive_DMA+0x94>)
 8005d48:	62c6      	str	r6, [r0, #44]	@ 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005d4a:	4e1c      	ldr	r6, [pc, #112]	@ (8005dbc <UART_Start_Receive_DMA+0x98>)
    huart->hdmarx->XferAbortCallback = NULL;
 8005d4c:	e9c0 620c 	strd	r6, r2, [r0, #48]	@ 0x30
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005d50:	460a      	mov	r2, r1
 8005d52:	f105 0124 	add.w	r1, r5, #36	@ 0x24
 8005d56:	f7fd ff09 	bl	8003b6c <HAL_DMA_Start_IT>
 8005d5a:	b138      	cbz	r0, 8005d6c <UART_Start_Receive_DMA+0x48>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005d5c:	2310      	movs	r3, #16
 8005d5e:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
      huart->RxState = HAL_UART_STATE_READY;
 8005d62:	2320      	movs	r3, #32
 8005d64:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
      return HAL_ERROR;
 8005d68:	2001      	movs	r0, #1
}
 8005d6a:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005d6c:	6922      	ldr	r2, [r4, #16]
 8005d6e:	6823      	ldr	r3, [r4, #0]
 8005d70:	b13a      	cbz	r2, 8005d82 <UART_Start_Receive_DMA+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d72:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d76:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d7a:	e843 2100 	strex	r1, r2, [r3]
 8005d7e:	2900      	cmp	r1, #0
 8005d80:	d1f7      	bne.n	8005d72 <UART_Start_Receive_DMA+0x4e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d82:	f103 0208 	add.w	r2, r3, #8
 8005d86:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d8a:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d8e:	f103 0008 	add.w	r0, r3, #8
 8005d92:	e840 2100 	strex	r1, r2, [r0]
 8005d96:	2900      	cmp	r1, #0
 8005d98:	d1f3      	bne.n	8005d82 <UART_Start_Receive_DMA+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d9a:	f103 0208 	add.w	r2, r3, #8
 8005d9e:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005da2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da6:	f103 0108 	add.w	r1, r3, #8
 8005daa:	e841 2000 	strex	r0, r2, [r1]
 8005dae:	2800      	cmp	r0, #0
 8005db0:	d1f3      	bne.n	8005d9a <UART_Start_Receive_DMA+0x76>
 8005db2:	e7da      	b.n	8005d6a <UART_Start_Receive_DMA+0x46>
 8005db4:	080057fd 	.word	0x080057fd
 8005db8:	080057dd 	.word	0x080057dd
 8005dbc:	08005785 	.word	0x08005785

08005dc0 <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8005dc0:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 8005dc4:	2b20      	cmp	r3, #32
{
 8005dc6:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 8005dc8:	d112      	bne.n	8005df0 <HAL_UART_Receive_DMA+0x30>
    if ((pData == NULL) || (Size == 0U))
 8005dca:	b1a1      	cbz	r1, 8005df6 <HAL_UART_Receive_DMA+0x36>
 8005dcc:	b19a      	cbz	r2, 8005df6 <HAL_UART_Receive_DMA+0x36>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dce:	2300      	movs	r3, #0
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005dd0:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dd2:	6603      	str	r3, [r0, #96]	@ 0x60
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005dd4:	6863      	ldr	r3, [r4, #4]
 8005dd6:	021b      	lsls	r3, r3, #8
 8005dd8:	d507      	bpl.n	8005dea <HAL_UART_Receive_DMA+0x2a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dda:	e854 3f00 	ldrex	r3, [r4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005dde:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de2:	e844 3500 	strex	r5, r3, [r4]
 8005de6:	2d00      	cmp	r5, #0
 8005de8:	d1f7      	bne.n	8005dda <HAL_UART_Receive_DMA+0x1a>
}
 8005dea:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005dec:	f7ff bf9a 	b.w	8005d24 <UART_Start_Receive_DMA>
    return HAL_BUSY;
 8005df0:	2002      	movs	r0, #2
}
 8005df2:	bc30      	pop	{r4, r5}
 8005df4:	4770      	bx	lr
      return HAL_ERROR;
 8005df6:	2001      	movs	r0, #1
 8005df8:	e7fb      	b.n	8005df2 <HAL_UART_Receive_DMA+0x32>
	...

08005dfc <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005dfc:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8005e00:	b113      	cbz	r3, 8005e08 <osKernelInitialize+0xc>
    stat = osErrorISR;
 8005e02:	f06f 0005 	mvn.w	r0, #5
 8005e06:	4770      	bx	lr
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e08:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d1f8      	bne.n	8005e02 <osKernelInitialize+0x6>
 8005e10:	4b07      	ldr	r3, [pc, #28]	@ (8005e30 <osKernelInitialize+0x34>)
 8005e12:	6818      	ldr	r0, [r3, #0]
 8005e14:	2802      	cmp	r0, #2
 8005e16:	d106      	bne.n	8005e26 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005e18:	f3ef 8311 	mrs	r3, BASEPRI
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d1f0      	bne.n	8005e02 <osKernelInitialize+0x6>
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
      stat = osOK;
    } else {
      stat = osError;
 8005e20:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8005e24:	4770      	bx	lr
    if (KernelState == osKernelInactive) {
 8005e26:	2800      	cmp	r0, #0
 8005e28:	d1fa      	bne.n	8005e20 <osKernelInitialize+0x24>
      KernelState = osKernelReady;
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005e2e:	4770      	bx	lr
 8005e30:	20003950 	.word	0x20003950

08005e34 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005e34:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e36:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8005e3a:	b113      	cbz	r3, 8005e42 <osKernelStart+0xe>
    stat = osErrorISR;
 8005e3c:	f06f 0005 	mvn.w	r0, #5
      stat = osError;
    }
  }

  return (stat);
}
 8005e40:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e42:	f3ef 8410 	mrs	r4, PRIMASK
  if (IS_IRQ()) {
 8005e46:	2c00      	cmp	r4, #0
 8005e48:	d1f8      	bne.n	8005e3c <osKernelStart+0x8>
 8005e4a:	4b09      	ldr	r3, [pc, #36]	@ (8005e70 <osKernelStart+0x3c>)
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	2a02      	cmp	r2, #2
 8005e50:	d106      	bne.n	8005e60 <osKernelStart+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005e52:	f3ef 8311 	mrs	r3, BASEPRI
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d1f0      	bne.n	8005e3c <osKernelStart+0x8>
      stat = osError;
 8005e5a:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 8005e5e:	e7ef      	b.n	8005e40 <osKernelStart+0xc>
    if (KernelState == osKernelReady) {
 8005e60:	2a01      	cmp	r2, #1
 8005e62:	d1fa      	bne.n	8005e5a <osKernelStart+0x26>
      KernelState = osKernelRunning;
 8005e64:	2202      	movs	r2, #2
 8005e66:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8005e68:	f001 f8b6 	bl	8006fd8 <vTaskStartScheduler>
      stat = osOK;
 8005e6c:	4620      	mov	r0, r4
 8005e6e:	e7e7      	b.n	8005e40 <osKernelStart+0xc>
 8005e70:	20003950 	.word	0x20003950

08005e74 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005e74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e76:	b087      	sub	sp, #28
 8005e78:	4614      	mov	r4, r2
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005e7a:	2200      	movs	r2, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005e7c:	460b      	mov	r3, r1
  hTask = NULL;
 8005e7e:	9205      	str	r2, [sp, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e80:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8005e84:	bb52      	cbnz	r2, 8005edc <osThreadNew+0x68>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e86:	f3ef 8210 	mrs	r2, PRIMASK
 8005e8a:	bb3a      	cbnz	r2, 8005edc <osThreadNew+0x68>
 8005e8c:	4a26      	ldr	r2, [pc, #152]	@ (8005f28 <osThreadNew+0xb4>)
 8005e8e:	6812      	ldr	r2, [r2, #0]
 8005e90:	2a02      	cmp	r2, #2
 8005e92:	d102      	bne.n	8005e9a <osThreadNew+0x26>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005e94:	f3ef 8211 	mrs	r2, BASEPRI
 8005e98:	bb02      	cbnz	r2, 8005edc <osThreadNew+0x68>
 8005e9a:	b1f8      	cbz	r0, 8005edc <osThreadNew+0x68>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f88d 2013 	strb.w	r2, [sp, #19]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 8005ea2:	2c00      	cmp	r4, #0
 8005ea4:	d030      	beq.n	8005f08 <osThreadNew+0x94>
      if (attr->name != NULL) {
 8005ea6:	6821      	ldr	r1, [r4, #0]
 8005ea8:	b909      	cbnz	r1, 8005eae <osThreadNew+0x3a>
    name  = &empty;
 8005eaa:	f10d 0113 	add.w	r1, sp, #19
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8005eae:	69a5      	ldr	r5, [r4, #24]
 8005eb0:	2d00      	cmp	r5, #0
 8005eb2:	bf08      	it	eq
 8005eb4:	2518      	moveq	r5, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005eb6:	1e6a      	subs	r2, r5, #1
 8005eb8:	2a37      	cmp	r2, #55	@ 0x37
 8005eba:	46ac      	mov	ip, r5
 8005ebc:	d82a      	bhi.n	8005f14 <osThreadNew+0xa0>
 8005ebe:	6862      	ldr	r2, [r4, #4]
 8005ec0:	07d2      	lsls	r2, r2, #31
 8005ec2:	d427      	bmi.n	8005f14 <osThreadNew+0xa0>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 8005ec4:	6966      	ldr	r6, [r4, #20]
 8005ec6:	b166      	cbz	r6, 8005ee2 <osThreadNew+0x6e>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005ec8:	08b2      	lsrs	r2, r6, #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005eca:	e9d4 7e02 	ldrd	r7, lr, [r4, #8]
 8005ece:	b157      	cbz	r7, 8005ee6 <osThreadNew+0x72>
 8005ed0:	f1be 0f5b 	cmp.w	lr, #91	@ 0x5b
 8005ed4:	d902      	bls.n	8005edc <osThreadNew+0x68>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005ed6:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005ed8:	b104      	cbz	r4, 8005edc <osThreadNew+0x68>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005eda:	b9ee      	cbnz	r6, 8005f18 <osThreadNew+0xa4>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005edc:	9805      	ldr	r0, [sp, #20]
}
 8005ede:	b007      	add	sp, #28
 8005ee0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 8005ee2:	2240      	movs	r2, #64	@ 0x40
 8005ee4:	e7f1      	b.n	8005eca <osThreadNew+0x56>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005ee6:	f1be 0f00 	cmp.w	lr, #0
 8005eea:	d1f7      	bne.n	8005edc <osThreadNew+0x68>
      if (mem == 0) {
 8005eec:	6924      	ldr	r4, [r4, #16]
 8005eee:	2c00      	cmp	r4, #0
 8005ef0:	d1f4      	bne.n	8005edc <osThreadNew+0x68>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005ef2:	ac05      	add	r4, sp, #20
 8005ef4:	e9cd c400 	strd	ip, r4, [sp]
 8005ef8:	b292      	uxth	r2, r2
 8005efa:	f001 f83f 	bl	8006f7c <xTaskCreate>
 8005efe:	2801      	cmp	r0, #1
          hTask = NULL;
 8005f00:	bf1c      	itt	ne
 8005f02:	2300      	movne	r3, #0
 8005f04:	9305      	strne	r3, [sp, #20]
 8005f06:	e7e9      	b.n	8005edc <osThreadNew+0x68>
    prio  = (UBaseType_t)osPriorityNormal;
 8005f08:	f04f 0c18 	mov.w	ip, #24
    stack = configMINIMAL_STACK_SIZE;
 8005f0c:	2240      	movs	r2, #64	@ 0x40
    name  = &empty;
 8005f0e:	f10d 0113 	add.w	r1, sp, #19
 8005f12:	e7ee      	b.n	8005ef2 <osThreadNew+0x7e>
        return (NULL);
 8005f14:	2000      	movs	r0, #0
 8005f16:	e7e2      	b.n	8005ede <osThreadNew+0x6a>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005f18:	e9cd 4701 	strd	r4, r7, [sp, #4]
 8005f1c:	9500      	str	r5, [sp, #0]
 8005f1e:	f000 fff6 	bl	8006f0e <xTaskCreateStatic>
 8005f22:	9005      	str	r0, [sp, #20]
 8005f24:	e7da      	b.n	8005edc <osThreadNew+0x68>
 8005f26:	bf00      	nop
 8005f28:	20003950 	.word	0x20003950

08005f2c <osThreadGetStackSpace>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f2c:	f3ef 8305 	mrs	r3, IPSR

uint32_t osThreadGetStackSpace (osThreadId_t thread_id) {
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
  uint32_t sz;

  if (IS_IRQ() || (hTask == NULL)) {
 8005f30:	b963      	cbnz	r3, 8005f4c <osThreadGetStackSpace+0x20>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f32:	f3ef 8310 	mrs	r3, PRIMASK
 8005f36:	b94b      	cbnz	r3, 8005f4c <osThreadGetStackSpace+0x20>
 8005f38:	4b05      	ldr	r3, [pc, #20]	@ (8005f50 <osThreadGetStackSpace+0x24>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	2b02      	cmp	r3, #2
 8005f3e:	d102      	bne.n	8005f46 <osThreadGetStackSpace+0x1a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005f40:	f3ef 8311 	mrs	r3, BASEPRI
 8005f44:	b913      	cbnz	r3, 8005f4c <osThreadGetStackSpace+0x20>
 8005f46:	b108      	cbz	r0, 8005f4c <osThreadGetStackSpace+0x20>
    sz = 0U;
  } else {
    sz = (uint32_t)uxTaskGetStackHighWaterMark (hTask);
 8005f48:	f001 bac8 	b.w	80074dc <uxTaskGetStackHighWaterMark>
  }

  return (sz);
}
 8005f4c:	2000      	movs	r0, #0
 8005f4e:	4770      	bx	lr
 8005f50:	20003950 	.word	0x20003950

08005f54 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005f54:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f56:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8005f5a:	b113      	cbz	r3, 8005f62 <osDelay+0xe>
    stat = osErrorISR;
 8005f5c:	f06f 0005 	mvn.w	r0, #5
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 8005f60:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f62:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d1f8      	bne.n	8005f5c <osDelay+0x8>
 8005f6a:	4b06      	ldr	r3, [pc, #24]	@ (8005f84 <osDelay+0x30>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	2b02      	cmp	r3, #2
 8005f70:	d103      	bne.n	8005f7a <osDelay+0x26>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005f72:	f3ef 8311 	mrs	r3, BASEPRI
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d1f0      	bne.n	8005f5c <osDelay+0x8>
    if (ticks != 0U) {
 8005f7a:	b108      	cbz	r0, 8005f80 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005f7c:	f001 f98a 	bl	8007294 <vTaskDelay>
    stat = osOK;
 8005f80:	2000      	movs	r0, #0
  return (stat);
 8005f82:	e7ed      	b.n	8005f60 <osDelay+0xc>
 8005f84:	20003950 	.word	0x20003950

08005f88 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8005f88:	b570      	push	{r4, r5, r6, lr}
 8005f8a:	4605      	mov	r5, r0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f8c:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 8005f90:	b113      	cbz	r3, 8005f98 <osMutexNew+0x10>
  hMutex = NULL;
 8005f92:	2400      	movs	r4, #0
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 8005f94:	4620      	mov	r0, r4
 8005f96:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f98:	f3ef 8310 	mrs	r3, PRIMASK
  if (!IS_IRQ()) {
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d1f8      	bne.n	8005f92 <osMutexNew+0xa>
 8005fa0:	4a1a      	ldr	r2, [pc, #104]	@ (800600c <osMutexNew+0x84>)
 8005fa2:	6812      	ldr	r2, [r2, #0]
 8005fa4:	2a02      	cmp	r2, #2
 8005fa6:	d103      	bne.n	8005fb0 <osMutexNew+0x28>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005fa8:	f3ef 8211 	mrs	r2, BASEPRI
 8005fac:	2a00      	cmp	r2, #0
 8005fae:	d1f0      	bne.n	8005f92 <osMutexNew+0xa>
    if (attr != NULL) {
 8005fb0:	b115      	cbz	r5, 8005fb8 <osMutexNew+0x30>
      type = attr->attr_bits;
 8005fb2:	686b      	ldr	r3, [r5, #4]
    if ((type & osMutexRobust) != osMutexRobust) {
 8005fb4:	071a      	lsls	r2, r3, #28
 8005fb6:	d4ec      	bmi.n	8005f92 <osMutexNew+0xa>
    if ((type & osMutexRecursive) == osMutexRecursive) {
 8005fb8:	f003 0601 	and.w	r6, r3, #1
      if (attr != NULL) {
 8005fbc:	b17d      	cbz	r5, 8005fde <osMutexNew+0x56>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005fbe:	e9d5 1302 	ldrd	r1, r3, [r5, #8]
 8005fc2:	b151      	cbz	r1, 8005fda <osMutexNew+0x52>
 8005fc4:	2b4f      	cmp	r3, #79	@ 0x4f
 8005fc6:	d9e4      	bls.n	8005f92 <osMutexNew+0xa>
        if (rmtx != 0U) {
 8005fc8:	b1de      	cbz	r6, 8006002 <osMutexNew+0x7a>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8005fca:	2004      	movs	r0, #4
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8005fcc:	f000 fb97 	bl	80066fe <xQueueCreateMutexStatic>
 8005fd0:	4604      	mov	r4, r0
      if (hMutex != NULL) {
 8005fd2:	2800      	cmp	r0, #0
 8005fd4:	d0dd      	beq.n	8005f92 <osMutexNew+0xa>
          name = attr->name;
 8005fd6:	682d      	ldr	r5, [r5, #0]
 8005fd8:	e00a      	b.n	8005ff0 <osMutexNew+0x68>
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d1d9      	bne.n	8005f92 <osMutexNew+0xa>
          if (rmtx != 0U) {
 8005fde:	b196      	cbz	r6, 8006006 <osMutexNew+0x7e>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8005fe0:	2004      	movs	r0, #4
            hMutex = xSemaphoreCreateMutex ();
 8005fe2:	f000 fbc0 	bl	8006766 <xQueueCreateMutex>
 8005fe6:	4604      	mov	r4, r0
      if (hMutex != NULL) {
 8005fe8:	2800      	cmp	r0, #0
 8005fea:	d0d2      	beq.n	8005f92 <osMutexNew+0xa>
        if (attr != NULL) {
 8005fec:	2d00      	cmp	r5, #0
 8005fee:	d1f2      	bne.n	8005fd6 <osMutexNew+0x4e>
        vQueueAddToRegistry (hMutex, name);
 8005ff0:	4629      	mov	r1, r5
 8005ff2:	4620      	mov	r0, r4
 8005ff4:	f000 fdfa 	bl	8006bec <vQueueAddToRegistry>
      if ((hMutex != NULL) && (rmtx != 0U)) {
 8005ff8:	2e00      	cmp	r6, #0
 8005ffa:	d0cb      	beq.n	8005f94 <osMutexNew+0xc>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8005ffc:	f044 0401 	orr.w	r4, r4, #1
  return ((osMutexId_t)hMutex);
 8006000:	e7c8      	b.n	8005f94 <osMutexNew+0xc>
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8006002:	2001      	movs	r0, #1
 8006004:	e7e2      	b.n	8005fcc <osMutexNew+0x44>
            hMutex = xSemaphoreCreateMutex ();
 8006006:	2001      	movs	r0, #1
 8006008:	e7eb      	b.n	8005fe2 <osMutexNew+0x5a>
 800600a:	bf00      	nop
 800600c:	20003950 	.word	0x20003950

08006010 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8006010:	4603      	mov	r3, r0
 8006012:	b510      	push	{r4, lr}
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006014:	f020 0001 	bic.w	r0, r0, #1
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8006018:	460c      	mov	r4, r1

  rmtx = (uint32_t)mutex_id & 1U;
 800601a:	f003 0201 	and.w	r2, r3, #1
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800601e:	f3ef 8105 	mrs	r1, IPSR

  stat = osOK;

  if (IS_IRQ()) {
 8006022:	b111      	cbz	r1, 800602a <osMutexAcquire+0x1a>
    stat = osErrorISR;
 8006024:	f06f 0005 	mvn.w	r0, #5
      }
    }
  }

  return (stat);
}
 8006028:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800602a:	f3ef 8110 	mrs	r1, PRIMASK
  if (IS_IRQ()) {
 800602e:	2900      	cmp	r1, #0
 8006030:	d1f8      	bne.n	8006024 <osMutexAcquire+0x14>
 8006032:	490f      	ldr	r1, [pc, #60]	@ (8006070 <osMutexAcquire+0x60>)
 8006034:	6809      	ldr	r1, [r1, #0]
 8006036:	2902      	cmp	r1, #2
 8006038:	d103      	bne.n	8006042 <osMutexAcquire+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800603a:	f3ef 8111 	mrs	r1, BASEPRI
 800603e:	2900      	cmp	r1, #0
 8006040:	d1f0      	bne.n	8006024 <osMutexAcquire+0x14>
  else if (hMutex == NULL) {
 8006042:	2b01      	cmp	r3, #1
 8006044:	d911      	bls.n	800606a <osMutexAcquire+0x5a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8006046:	4621      	mov	r1, r4
    if (rmtx != 0U) {
 8006048:	b162      	cbz	r2, 8006064 <osMutexAcquire+0x54>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800604a:	f000 fd60 	bl	8006b0e <xQueueTakeMutexRecursive>
 800604e:	2801      	cmp	r0, #1
 8006050:	d101      	bne.n	8006056 <osMutexAcquire+0x46>
  stat = osOK;
 8006052:	2000      	movs	r0, #0
 8006054:	e7e8      	b.n	8006028 <osMutexAcquire+0x18>
          stat = osErrorResource;
 8006056:	2c00      	cmp	r4, #0
 8006058:	bf14      	ite	ne
 800605a:	f06f 0001 	mvnne.w	r0, #1
 800605e:	f06f 0002 	mvneq.w	r0, #2
 8006062:	e7e1      	b.n	8006028 <osMutexAcquire+0x18>
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8006064:	f000 fc96 	bl	8006994 <xQueueSemaphoreTake>
 8006068:	e7f1      	b.n	800604e <osMutexAcquire+0x3e>
    stat = osErrorParameter;
 800606a:	f06f 0003 	mvn.w	r0, #3
 800606e:	e7db      	b.n	8006028 <osMutexAcquire+0x18>
 8006070:	20003950 	.word	0x20003950

08006074 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8006074:	4602      	mov	r2, r0
 8006076:	b508      	push	{r3, lr}
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006078:	f020 0001 	bic.w	r0, r0, #1

  rmtx = (uint32_t)mutex_id & 1U;
 800607c:	f002 0301 	and.w	r3, r2, #1
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006080:	f3ef 8105 	mrs	r1, IPSR

  stat = osOK;

  if (IS_IRQ()) {
 8006084:	b111      	cbz	r1, 800608c <osMutexRelease+0x18>
    stat = osErrorISR;
 8006086:	f06f 0005 	mvn.w	r0, #5
      }
    }
  }

  return (stat);
}
 800608a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800608c:	f3ef 8110 	mrs	r1, PRIMASK
  if (IS_IRQ()) {
 8006090:	2900      	cmp	r1, #0
 8006092:	d1f8      	bne.n	8006086 <osMutexRelease+0x12>
 8006094:	490d      	ldr	r1, [pc, #52]	@ (80060cc <osMutexRelease+0x58>)
 8006096:	6809      	ldr	r1, [r1, #0]
 8006098:	2902      	cmp	r1, #2
 800609a:	d103      	bne.n	80060a4 <osMutexRelease+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800609c:	f3ef 8111 	mrs	r1, BASEPRI
 80060a0:	2900      	cmp	r1, #0
 80060a2:	d1f0      	bne.n	8006086 <osMutexRelease+0x12>
  else if (hMutex == NULL) {
 80060a4:	2a01      	cmp	r2, #1
 80060a6:	d90d      	bls.n	80060c4 <osMutexRelease+0x50>
    if (rmtx != 0U) {
 80060a8:	b13b      	cbz	r3, 80060ba <osMutexRelease+0x46>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80060aa:	f000 fb3d 	bl	8006728 <xQueueGiveMutexRecursive>
 80060ae:	2801      	cmp	r0, #1
  stat = osOK;
 80060b0:	bf0c      	ite	eq
 80060b2:	2000      	moveq	r0, #0
        stat = osErrorResource;
 80060b4:	f06f 0002 	mvnne.w	r0, #2
 80060b8:	e7e7      	b.n	800608a <osMutexRelease+0x16>
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80060ba:	461a      	mov	r2, r3
 80060bc:	4619      	mov	r1, r3
 80060be:	f000 fa6c 	bl	800659a <xQueueGenericSend>
 80060c2:	e7f4      	b.n	80060ae <osMutexRelease+0x3a>
    stat = osErrorParameter;
 80060c4:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 80060c8:	e7df      	b.n	800608a <osMutexRelease+0x16>
 80060ca:	bf00      	nop
 80060cc:	20003950 	.word	0x20003950

080060d0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80060d0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80060d2:	4614      	mov	r4, r2
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060d4:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80060d8:	b11b      	cbz	r3, 80060e2 <osMessageQueueNew+0x12>
  hQueue = NULL;
 80060da:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 80060dc:	4628      	mov	r0, r5
 80060de:	b002      	add	sp, #8
 80060e0:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060e2:	f3ef 8310 	mrs	r3, PRIMASK
  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d1f7      	bne.n	80060da <osMessageQueueNew+0xa>
 80060ea:	4b1c      	ldr	r3, [pc, #112]	@ (800615c <osMessageQueueNew+0x8c>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	2b02      	cmp	r3, #2
 80060f0:	d103      	bne.n	80060fa <osMessageQueueNew+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80060f2:	f3ef 8311 	mrs	r3, BASEPRI
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d1ef      	bne.n	80060da <osMessageQueueNew+0xa>
 80060fa:	2800      	cmp	r0, #0
 80060fc:	d0ed      	beq.n	80060da <osMessageQueueNew+0xa>
 80060fe:	2900      	cmp	r1, #0
 8006100:	d0eb      	beq.n	80060da <osMessageQueueNew+0xa>
    if (attr != NULL) {
 8006102:	b1ec      	cbz	r4, 8006140 <osMessageQueueNew+0x70>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006104:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
 8006108:	b193      	cbz	r3, 8006130 <osMessageQueueNew+0x60>
 800610a:	2a4f      	cmp	r2, #79	@ 0x4f
 800610c:	d9e5      	bls.n	80060da <osMessageQueueNew+0xa>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800610e:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006110:	2a00      	cmp	r2, #0
 8006112:	d0e2      	beq.n	80060da <osMessageQueueNew+0xa>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006114:	6966      	ldr	r6, [r4, #20]
 8006116:	fb01 f500 	mul.w	r5, r1, r0
 800611a:	42ae      	cmp	r6, r5
 800611c:	d3dd      	bcc.n	80060da <osMessageQueueNew+0xa>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800611e:	2500      	movs	r5, #0
 8006120:	9500      	str	r5, [sp, #0]
 8006122:	f000 f9c6 	bl	80064b2 <xQueueGenericCreateStatic>
    if (hQueue != NULL) {
 8006126:	4605      	mov	r5, r0
 8006128:	2800      	cmp	r0, #0
 800612a:	d0d6      	beq.n	80060da <osMessageQueueNew+0xa>
        name = attr->name;
 800612c:	6824      	ldr	r4, [r4, #0]
 800612e:	e00f      	b.n	8006150 <osMessageQueueNew+0x80>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006130:	2a00      	cmp	r2, #0
 8006132:	d1d2      	bne.n	80060da <osMessageQueueNew+0xa>
 8006134:	6923      	ldr	r3, [r4, #16]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d1cf      	bne.n	80060da <osMessageQueueNew+0xa>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800613a:	6963      	ldr	r3, [r4, #20]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d1cc      	bne.n	80060da <osMessageQueueNew+0xa>
        hQueue = xQueueCreate (msg_count, msg_size);
 8006140:	2200      	movs	r2, #0
 8006142:	f000 fa03 	bl	800654c <xQueueGenericCreate>
    if (hQueue != NULL) {
 8006146:	4605      	mov	r5, r0
 8006148:	2800      	cmp	r0, #0
 800614a:	d0c6      	beq.n	80060da <osMessageQueueNew+0xa>
      if (attr != NULL) {
 800614c:	2c00      	cmp	r4, #0
 800614e:	d1ed      	bne.n	800612c <osMessageQueueNew+0x5c>
      vQueueAddToRegistry (hQueue, name);
 8006150:	4621      	mov	r1, r4
 8006152:	4628      	mov	r0, r5
 8006154:	f000 fd4a 	bl	8006bec <vQueueAddToRegistry>
  return ((osMessageQueueId_t)hQueue);
 8006158:	e7c0      	b.n	80060dc <osMessageQueueNew+0xc>
 800615a:	bf00      	nop
 800615c:	20003950 	.word	0x20003950

08006160 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8006160:	b513      	push	{r0, r1, r4, lr}
 8006162:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006164:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8006168:	b123      	cbz	r3, 8006174 <osMessageQueuePut+0x14>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800616a:	b9e8      	cbnz	r0, 80061a8 <osMessageQueuePut+0x48>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
      stat = osErrorParameter;
 800616c:	f06f 0003 	mvn.w	r0, #3
      }
    }
  }

  return (stat);
}
 8006170:	b002      	add	sp, #8
 8006172:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006174:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8006178:	2b00      	cmp	r3, #0
 800617a:	d1f6      	bne.n	800616a <osMessageQueuePut+0xa>
 800617c:	4b19      	ldr	r3, [pc, #100]	@ (80061e4 <osMessageQueuePut+0x84>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	2b02      	cmp	r3, #2
 8006182:	d103      	bne.n	800618c <osMessageQueuePut+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006184:	f3ef 8311 	mrs	r3, BASEPRI
 8006188:	2b00      	cmp	r3, #0
 800618a:	d1ee      	bne.n	800616a <osMessageQueuePut+0xa>
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800618c:	2800      	cmp	r0, #0
 800618e:	d0ed      	beq.n	800616c <osMessageQueuePut+0xc>
 8006190:	2900      	cmp	r1, #0
 8006192:	d0eb      	beq.n	800616c <osMessageQueuePut+0xc>
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006194:	2300      	movs	r3, #0
 8006196:	4622      	mov	r2, r4
 8006198:	f000 f9ff 	bl	800659a <xQueueGenericSend>
 800619c:	2801      	cmp	r0, #1
 800619e:	d013      	beq.n	80061c8 <osMessageQueuePut+0x68>
        if (timeout != 0U) {
 80061a0:	b16c      	cbz	r4, 80061be <osMessageQueuePut+0x5e>
          stat = osErrorTimeout;
 80061a2:	f06f 0001 	mvn.w	r0, #1
  return (stat);
 80061a6:	e7e3      	b.n	8006170 <osMessageQueuePut+0x10>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80061a8:	2900      	cmp	r1, #0
 80061aa:	d0df      	beq.n	800616c <osMessageQueuePut+0xc>
 80061ac:	2c00      	cmp	r4, #0
 80061ae:	d1dd      	bne.n	800616c <osMessageQueuePut+0xc>
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80061b0:	4623      	mov	r3, r4
 80061b2:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 80061b4:	9401      	str	r4, [sp, #4]
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80061b6:	f000 faf3 	bl	80067a0 <xQueueGenericSendFromISR>
 80061ba:	2801      	cmp	r0, #1
 80061bc:	d002      	beq.n	80061c4 <osMessageQueuePut+0x64>
        stat = osErrorResource;
 80061be:	f06f 0002 	mvn.w	r0, #2
 80061c2:	e7d5      	b.n	8006170 <osMessageQueuePut+0x10>
        portYIELD_FROM_ISR (yield);
 80061c4:	9b01      	ldr	r3, [sp, #4]
 80061c6:	b90b      	cbnz	r3, 80061cc <osMessageQueuePut+0x6c>
  stat = osOK;
 80061c8:	2000      	movs	r0, #0
 80061ca:	e7d1      	b.n	8006170 <osMessageQueuePut+0x10>
        portYIELD_FROM_ISR (yield);
 80061cc:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80061d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061d4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80061d8:	f3bf 8f4f 	dsb	sy
 80061dc:	f3bf 8f6f 	isb	sy
 80061e0:	e7f2      	b.n	80061c8 <osMessageQueuePut+0x68>
 80061e2:	bf00      	nop
 80061e4:	20003950 	.word	0x20003950

080061e8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80061e8:	b513      	push	{r0, r1, r4, lr}
 80061ea:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80061ec:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 80061f0:	b123      	cbz	r3, 80061fc <osMessageQueueGet+0x14>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80061f2:	b9e0      	cbnz	r0, 800622e <osMessageQueueGet+0x46>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
      stat = osErrorParameter;
 80061f4:	f06f 0003 	mvn.w	r0, #3
      }
    }
  }

  return (stat);
}
 80061f8:	b002      	add	sp, #8
 80061fa:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061fc:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8006200:	2b00      	cmp	r3, #0
 8006202:	d1f6      	bne.n	80061f2 <osMessageQueueGet+0xa>
 8006204:	4b18      	ldr	r3, [pc, #96]	@ (8006268 <osMessageQueueGet+0x80>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	2b02      	cmp	r3, #2
 800620a:	d103      	bne.n	8006214 <osMessageQueueGet+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800620c:	f3ef 8311 	mrs	r3, BASEPRI
 8006210:	2b00      	cmp	r3, #0
 8006212:	d1ee      	bne.n	80061f2 <osMessageQueueGet+0xa>
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006214:	2800      	cmp	r0, #0
 8006216:	d0ed      	beq.n	80061f4 <osMessageQueueGet+0xc>
 8006218:	2900      	cmp	r1, #0
 800621a:	d0eb      	beq.n	80061f4 <osMessageQueueGet+0xc>
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800621c:	4622      	mov	r2, r4
 800621e:	f000 fb1b 	bl	8006858 <xQueueReceive>
 8006222:	2801      	cmp	r0, #1
 8006224:	d012      	beq.n	800624c <osMessageQueueGet+0x64>
        if (timeout != 0U) {
 8006226:	b164      	cbz	r4, 8006242 <osMessageQueueGet+0x5a>
          stat = osErrorTimeout;
 8006228:	f06f 0001 	mvn.w	r0, #1
  return (stat);
 800622c:	e7e4      	b.n	80061f8 <osMessageQueueGet+0x10>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800622e:	2900      	cmp	r1, #0
 8006230:	d0e0      	beq.n	80061f4 <osMessageQueueGet+0xc>
 8006232:	2c00      	cmp	r4, #0
 8006234:	d1de      	bne.n	80061f4 <osMessageQueueGet+0xc>
      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8006236:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 8006238:	9401      	str	r4, [sp, #4]
      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800623a:	f000 fc89 	bl	8006b50 <xQueueReceiveFromISR>
 800623e:	2801      	cmp	r0, #1
 8006240:	d002      	beq.n	8006248 <osMessageQueueGet+0x60>
        stat = osErrorResource;
 8006242:	f06f 0002 	mvn.w	r0, #2
 8006246:	e7d7      	b.n	80061f8 <osMessageQueueGet+0x10>
        portYIELD_FROM_ISR (yield);
 8006248:	9b01      	ldr	r3, [sp, #4]
 800624a:	b90b      	cbnz	r3, 8006250 <osMessageQueueGet+0x68>
  stat = osOK;
 800624c:	2000      	movs	r0, #0
 800624e:	e7d3      	b.n	80061f8 <osMessageQueueGet+0x10>
        portYIELD_FROM_ISR (yield);
 8006250:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006254:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006258:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800625c:	f3bf 8f4f 	dsb	sy
 8006260:	f3bf 8f6f 	isb	sy
 8006264:	e7f2      	b.n	800624c <osMessageQueueGet+0x64>
 8006266:	bf00      	nop
 8006268:	20003950 	.word	0x20003950

0800626c <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800626c:	4b03      	ldr	r3, [pc, #12]	@ (800627c <vApplicationGetIdleTaskMemory+0x10>)
 800626e:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006270:	4b03      	ldr	r3, [pc, #12]	@ (8006280 <vApplicationGetIdleTaskMemory+0x14>)
 8006272:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006274:	2340      	movs	r3, #64	@ 0x40
 8006276:	6013      	str	r3, [r2, #0]
}
 8006278:	4770      	bx	lr
 800627a:	bf00      	nop
 800627c:	200038f4 	.word	0x200038f4
 8006280:	200037f4 	.word	0x200037f4

08006284 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006284:	4b03      	ldr	r3, [pc, #12]	@ (8006294 <vApplicationGetTimerTaskMemory+0x10>)
 8006286:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006288:	4b03      	ldr	r3, [pc, #12]	@ (8006298 <vApplicationGetTimerTaskMemory+0x14>)
 800628a:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800628c:	2380      	movs	r3, #128	@ 0x80
 800628e:	6013      	str	r3, [r2, #0]
}
 8006290:	4770      	bx	lr
 8006292:	bf00      	nop
 8006294:	20003798 	.word	0x20003798
 8006298:	20003598 	.word	0x20003598

0800629c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800629c:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80062a0:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062a4:	e9c0 2302 	strd	r2, r3, [r0, #8]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062a8:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062aa:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80062ac:	2300      	movs	r3, #0
 80062ae:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80062b0:	4770      	bx	lr

080062b2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80062b2:	2300      	movs	r3, #0
 80062b4:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80062b6:	4770      	bx	lr

080062b8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80062b8:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80062ba:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80062bc:	689a      	ldr	r2, [r3, #8]
 80062be:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80062c0:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80062c2:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80062c4:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80062c6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80062c8:	3301      	adds	r3, #1
 80062ca:	6003      	str	r3, [r0, #0]
}
 80062cc:	4770      	bx	lr

080062ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80062ce:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80062d0:	680c      	ldr	r4, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80062d2:	1c63      	adds	r3, r4, #1
 80062d4:	d10a      	bne.n	80062ec <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80062d6:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80062d8:	685a      	ldr	r2, [r3, #4]
 80062da:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80062dc:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80062de:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80062e0:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80062e2:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80062e4:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80062e6:	3301      	adds	r3, #1
 80062e8:	6003      	str	r3, [r0, #0]
}
 80062ea:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062ec:	f100 0208 	add.w	r2, r0, #8
 80062f0:	4613      	mov	r3, r2
 80062f2:	6852      	ldr	r2, [r2, #4]
 80062f4:	6815      	ldr	r5, [r2, #0]
 80062f6:	42a5      	cmp	r5, r4
 80062f8:	d9fa      	bls.n	80062f0 <vListInsert+0x22>
 80062fa:	e7ed      	b.n	80062d8 <vListInsert+0xa>

080062fc <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80062fc:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8006300:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006302:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006304:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006306:	6859      	ldr	r1, [r3, #4]
 8006308:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800630a:	bf08      	it	eq
 800630c:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800630e:	2200      	movs	r2, #0
 8006310:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	3a01      	subs	r2, #1
 8006316:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006318:	6818      	ldr	r0, [r3, #0]
}
 800631a:	4770      	bx	lr

0800631c <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800631c:	b510      	push	{r4, lr}
 800631e:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006320:	f001 fc20 	bl	8007b64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006324:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8006326:	f001 fc3d 	bl	8007ba4 <vPortExitCritical>

	return xReturn;
}
 800632a:	fab4 f084 	clz	r0, r4
 800632e:	0940      	lsrs	r0, r0, #5
 8006330:	bd10      	pop	{r4, pc}

08006332 <prvCopyDataToQueue>:
{
 8006332:	b570      	push	{r4, r5, r6, lr}
 8006334:	4616      	mov	r6, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006336:	6c02      	ldr	r2, [r0, #64]	@ 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006338:	6b85      	ldr	r5, [r0, #56]	@ 0x38
{
 800633a:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800633c:	b942      	cbnz	r2, 8006350 <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800633e:	6806      	ldr	r6, [r0, #0]
 8006340:	b99e      	cbnz	r6, 800636a <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8006342:	6840      	ldr	r0, [r0, #4]
 8006344:	f001 f930 	bl	80075a8 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8006348:	6066      	str	r6, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800634a:	3501      	adds	r5, #1
 800634c:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 800634e:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8006350:	b96e      	cbnz	r6, 800636e <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006352:	6880      	ldr	r0, [r0, #8]
 8006354:	f004 fce6 	bl	800ad24 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006358:	68a3      	ldr	r3, [r4, #8]
 800635a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800635c:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800635e:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006360:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006362:	4293      	cmp	r3, r2
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006364:	bf24      	itt	cs
 8006366:	6823      	ldrcs	r3, [r4, #0]
 8006368:	60a3      	strcs	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 800636a:	2000      	movs	r0, #0
 800636c:	e7ed      	b.n	800634a <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800636e:	68c0      	ldr	r0, [r0, #12]
 8006370:	f004 fcd8 	bl	800ad24 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8006374:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8006376:	68e3      	ldr	r3, [r4, #12]
 8006378:	4251      	negs	r1, r2
 800637a:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800637c:	6822      	ldr	r2, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800637e:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006380:	4293      	cmp	r3, r2
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8006382:	bf3e      	ittt	cc
 8006384:	6863      	ldrcc	r3, [r4, #4]
 8006386:	185b      	addcc	r3, r3, r1
 8006388:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800638a:	2e02      	cmp	r6, #2
 800638c:	d1ed      	bne.n	800636a <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800638e:	b10d      	cbz	r5, 8006394 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8006390:	3d01      	subs	r5, #1
 8006392:	e7ea      	b.n	800636a <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8006394:	4628      	mov	r0, r5
 8006396:	e7d8      	b.n	800634a <prvCopyDataToQueue+0x18>

08006398 <prvCopyDataFromQueue>:
{
 8006398:	4603      	mov	r3, r0
 800639a:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800639c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
{
 800639e:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80063a0:	b16a      	cbz	r2, 80063be <prvCopyDataFromQueue+0x26>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80063a2:	68dc      	ldr	r4, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80063a4:	6859      	ldr	r1, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80063a6:	4414      	add	r4, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80063a8:	428c      	cmp	r4, r1
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80063aa:	bf28      	it	cs
 80063ac:	6819      	ldrcs	r1, [r3, #0]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80063ae:	60dc      	str	r4, [r3, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80063b0:	bf28      	it	cs
 80063b2:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80063b4:	68d9      	ldr	r1, [r3, #12]
}
 80063b6:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80063ba:	f004 bcb3 	b.w	800ad24 <memcpy>
}
 80063be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80063c2:	4770      	bx	lr

080063c4 <prvUnlockQueue>:
{
 80063c4:	b570      	push	{r4, r5, r6, lr}
 80063c6:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80063c8:	f001 fbcc 	bl	8007b64 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80063cc:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063d0:	f104 0624 	add.w	r6, r4, #36	@ 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 80063d4:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80063d6:	2d00      	cmp	r5, #0
 80063d8:	dc14      	bgt.n	8006404 <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 80063da:	23ff      	movs	r3, #255	@ 0xff
 80063dc:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80063e0:	f001 fbe0 	bl	8007ba4 <vPortExitCritical>
	taskENTER_CRITICAL();
 80063e4:	f001 fbbe 	bl	8007b64 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80063e8:	f894 5044 	ldrb.w	r5, [r4, #68]	@ 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063ec:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 80063f0:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80063f2:	2d00      	cmp	r5, #0
 80063f4:	dc12      	bgt.n	800641c <prvUnlockQueue+0x58>
		pxQueue->cRxLock = queueUNLOCKED;
 80063f6:	23ff      	movs	r3, #255	@ 0xff
 80063f8:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
}
 80063fc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8006400:	f001 bbd0 	b.w	8007ba4 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006404:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006406:	2b00      	cmp	r3, #0
 8006408:	d0e7      	beq.n	80063da <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800640a:	4630      	mov	r0, r6
 800640c:	f000 ffd8 	bl	80073c0 <xTaskRemoveFromEventList>
 8006410:	b108      	cbz	r0, 8006416 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8006412:	f001 f85d 	bl	80074d0 <vTaskMissedYield>
			--cTxLock;
 8006416:	3d01      	subs	r5, #1
 8006418:	b26d      	sxtb	r5, r5
 800641a:	e7dc      	b.n	80063d6 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800641c:	6923      	ldr	r3, [r4, #16]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d0e9      	beq.n	80063f6 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006422:	4630      	mov	r0, r6
 8006424:	f000 ffcc 	bl	80073c0 <xTaskRemoveFromEventList>
 8006428:	b108      	cbz	r0, 800642e <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 800642a:	f001 f851 	bl	80074d0 <vTaskMissedYield>
				--cRxLock;
 800642e:	3d01      	subs	r5, #1
 8006430:	b26d      	sxtb	r5, r5
 8006432:	e7de      	b.n	80063f2 <prvUnlockQueue+0x2e>

08006434 <xQueueGenericReset>:
{
 8006434:	b538      	push	{r3, r4, r5, lr}
 8006436:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8006438:	4604      	mov	r4, r0
 800643a:	b940      	cbnz	r0, 800644e <xQueueGenericReset+0x1a>
	__asm volatile
 800643c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006440:	f383 8811 	msr	BASEPRI, r3
 8006444:	f3bf 8f6f 	isb	sy
 8006448:	f3bf 8f4f 	dsb	sy
 800644c:	e7fe      	b.n	800644c <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 800644e:	f001 fb89 	bl	8007b64 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006452:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	@ 0x3c
 8006456:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006458:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800645a:	434b      	muls	r3, r1
 800645c:	18d0      	adds	r0, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800645e:	1a5b      	subs	r3, r3, r1
 8006460:	441a      	add	r2, r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006462:	6060      	str	r0, [r4, #4]
		pxQueue->cRxLock = queueUNLOCKED;
 8006464:	23ff      	movs	r3, #255	@ 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006466:	2000      	movs	r0, #0
 8006468:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800646a:	60e2      	str	r2, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800646c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006470:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 8006474:	b9a5      	cbnz	r5, 80064a0 <xQueueGenericReset+0x6c>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006476:	6923      	ldr	r3, [r4, #16]
 8006478:	b173      	cbz	r3, 8006498 <xQueueGenericReset+0x64>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800647a:	f104 0010 	add.w	r0, r4, #16
 800647e:	f000 ff9f 	bl	80073c0 <xTaskRemoveFromEventList>
 8006482:	b148      	cbz	r0, 8006498 <xQueueGenericReset+0x64>
					queueYIELD_IF_USING_PREEMPTION();
 8006484:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006488:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800648c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006490:	f3bf 8f4f 	dsb	sy
 8006494:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8006498:	f001 fb84 	bl	8007ba4 <vPortExitCritical>
}
 800649c:	2001      	movs	r0, #1
 800649e:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80064a0:	f104 0010 	add.w	r0, r4, #16
 80064a4:	f7ff fefa 	bl	800629c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80064a8:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80064ac:	f7ff fef6 	bl	800629c <vListInitialise>
 80064b0:	e7f2      	b.n	8006498 <xQueueGenericReset+0x64>

080064b2 <xQueueGenericCreateStatic>:
	{
 80064b2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80064b4:	460d      	mov	r5, r1
 80064b6:	461c      	mov	r4, r3
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80064b8:	b940      	cbnz	r0, 80064cc <xQueueGenericCreateStatic+0x1a>
 80064ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064be:	f383 8811 	msr	BASEPRI, r3
 80064c2:	f3bf 8f6f 	isb	sy
 80064c6:	f3bf 8f4f 	dsb	sy
 80064ca:	e7fe      	b.n	80064ca <xQueueGenericCreateStatic+0x18>
		configASSERT( pxStaticQueue != NULL );
 80064cc:	b943      	cbnz	r3, 80064e0 <xQueueGenericCreateStatic+0x2e>
 80064ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064d2:	f383 8811 	msr	BASEPRI, r3
 80064d6:	f3bf 8f6f 	isb	sy
 80064da:	f3bf 8f4f 	dsb	sy
 80064de:	e7fe      	b.n	80064de <xQueueGenericCreateStatic+0x2c>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80064e0:	b14a      	cbz	r2, 80064f6 <xQueueGenericCreateStatic+0x44>
 80064e2:	b991      	cbnz	r1, 800650a <xQueueGenericCreateStatic+0x58>
 80064e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064e8:	f383 8811 	msr	BASEPRI, r3
 80064ec:	f3bf 8f6f 	isb	sy
 80064f0:	f3bf 8f4f 	dsb	sy
 80064f4:	e7fe      	b.n	80064f4 <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80064f6:	b141      	cbz	r1, 800650a <xQueueGenericCreateStatic+0x58>
 80064f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064fc:	f383 8811 	msr	BASEPRI, r3
 8006500:	f3bf 8f6f 	isb	sy
 8006504:	f3bf 8f4f 	dsb	sy
 8006508:	e7fe      	b.n	8006508 <xQueueGenericCreateStatic+0x56>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800650a:	2350      	movs	r3, #80	@ 0x50
 800650c:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 800650e:	9b01      	ldr	r3, [sp, #4]
 8006510:	2b50      	cmp	r3, #80	@ 0x50
 8006512:	d008      	beq.n	8006526 <xQueueGenericCreateStatic+0x74>
 8006514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006518:	f383 8811 	msr	BASEPRI, r3
 800651c:	f3bf 8f6f 	isb	sy
 8006520:	f3bf 8f4f 	dsb	sy
 8006524:	e7fe      	b.n	8006524 <xQueueGenericCreateStatic+0x72>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006526:	2101      	movs	r1, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006528:	2d00      	cmp	r5, #0
 800652a:	bf08      	it	eq
 800652c:	4622      	moveq	r2, r4
	pxNewQueue->uxItemSize = uxItemSize;
 800652e:	e9c4 050f 	strd	r0, r5, [r4, #60]	@ 0x3c
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006532:	f884 1046 	strb.w	r1, [r4, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8006536:	6022      	str	r2, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006538:	4620      	mov	r0, r4
 800653a:	f7ff ff7b 	bl	8006434 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 800653e:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8006542:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
	}
 8006546:	4620      	mov	r0, r4
 8006548:	b003      	add	sp, #12
 800654a:	bd30      	pop	{r4, r5, pc}

0800654c <xQueueGenericCreate>:
	{
 800654c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800654e:	460d      	mov	r5, r1
 8006550:	4617      	mov	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006552:	4606      	mov	r6, r0
 8006554:	b940      	cbnz	r0, 8006568 <xQueueGenericCreate+0x1c>
 8006556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800655a:	f383 8811 	msr	BASEPRI, r3
 800655e:	f3bf 8f6f 	isb	sy
 8006562:	f3bf 8f4f 	dsb	sy
 8006566:	e7fe      	b.n	8006566 <xQueueGenericCreate+0x1a>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006568:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800656a:	3050      	adds	r0, #80	@ 0x50
 800656c:	f001 fc60 	bl	8007e30 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8006570:	4604      	mov	r4, r0
 8006572:	b170      	cbz	r0, 8006592 <xQueueGenericCreate+0x46>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006574:	2300      	movs	r3, #0
 8006576:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 800657a:	b165      	cbz	r5, 8006596 <xQueueGenericCreate+0x4a>
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800657c:	f100 0350 	add.w	r3, r0, #80	@ 0x50
	pxNewQueue->uxItemSize = uxItemSize;
 8006580:	e9c4 650f 	strd	r6, r5, [r4, #60]	@ 0x3c
 8006584:	6023      	str	r3, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006586:	2101      	movs	r1, #1
 8006588:	4620      	mov	r0, r4
 800658a:	f7ff ff53 	bl	8006434 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 800658e:	f884 704c 	strb.w	r7, [r4, #76]	@ 0x4c
	}
 8006592:	4620      	mov	r0, r4
 8006594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006596:	4603      	mov	r3, r0
 8006598:	e7f2      	b.n	8006580 <xQueueGenericCreate+0x34>

0800659a <xQueueGenericSend>:
{
 800659a:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 800659e:	460f      	mov	r7, r1
 80065a0:	9201      	str	r2, [sp, #4]
 80065a2:	461e      	mov	r6, r3
	configASSERT( pxQueue );
 80065a4:	4604      	mov	r4, r0
 80065a6:	b940      	cbnz	r0, 80065ba <xQueueGenericSend+0x20>
 80065a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ac:	f383 8811 	msr	BASEPRI, r3
 80065b0:	f3bf 8f6f 	isb	sy
 80065b4:	f3bf 8f4f 	dsb	sy
 80065b8:	e7fe      	b.n	80065b8 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80065ba:	b951      	cbnz	r1, 80065d2 <xQueueGenericSend+0x38>
 80065bc:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80065be:	b143      	cbz	r3, 80065d2 <xQueueGenericSend+0x38>
 80065c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065c4:	f383 8811 	msr	BASEPRI, r3
 80065c8:	f3bf 8f6f 	isb	sy
 80065cc:	f3bf 8f4f 	dsb	sy
 80065d0:	e7fe      	b.n	80065d0 <xQueueGenericSend+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80065d2:	2e02      	cmp	r6, #2
 80065d4:	d10b      	bne.n	80065ee <xQueueGenericSend+0x54>
 80065d6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d008      	beq.n	80065ee <xQueueGenericSend+0x54>
 80065dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065e0:	f383 8811 	msr	BASEPRI, r3
 80065e4:	f3bf 8f6f 	isb	sy
 80065e8:	f3bf 8f4f 	dsb	sy
 80065ec:	e7fe      	b.n	80065ec <xQueueGenericSend+0x52>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80065ee:	f000 ff8b 	bl	8007508 <xTaskGetSchedulerState>
 80065f2:	4605      	mov	r5, r0
 80065f4:	b330      	cbz	r0, 8006644 <xQueueGenericSend+0xaa>
 80065f6:	2500      	movs	r5, #0
		prvLockQueue( pxQueue );
 80065f8:	f04f 0800 	mov.w	r8, #0
		taskENTER_CRITICAL();
 80065fc:	f001 fab2 	bl	8007b64 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006600:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006602:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006604:	429a      	cmp	r2, r3
 8006606:	d301      	bcc.n	800660c <xQueueGenericSend+0x72>
 8006608:	2e02      	cmp	r6, #2
 800660a:	d127      	bne.n	800665c <xQueueGenericSend+0xc2>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800660c:	4632      	mov	r2, r6
 800660e:	4639      	mov	r1, r7
 8006610:	4620      	mov	r0, r4
 8006612:	f7ff fe8e 	bl	8006332 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006616:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006618:	b11b      	cbz	r3, 8006622 <xQueueGenericSend+0x88>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800661a:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800661e:	f000 fecf 	bl	80073c0 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8006622:	b148      	cbz	r0, 8006638 <xQueueGenericSend+0x9e>
						queueYIELD_IF_USING_PREEMPTION();
 8006624:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006628:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800662c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006630:	f3bf 8f4f 	dsb	sy
 8006634:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8006638:	f001 fab4 	bl	8007ba4 <vPortExitCritical>
				return pdPASS;
 800663c:	2001      	movs	r0, #1
}
 800663e:	b004      	add	sp, #16
 8006640:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006644:	9b01      	ldr	r3, [sp, #4]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d0d6      	beq.n	80065f8 <xQueueGenericSend+0x5e>
 800664a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800664e:	f383 8811 	msr	BASEPRI, r3
 8006652:	f3bf 8f6f 	isb	sy
 8006656:	f3bf 8f4f 	dsb	sy
 800665a:	e7fe      	b.n	800665a <xQueueGenericSend+0xc0>
				if( xTicksToWait == ( TickType_t ) 0 )
 800665c:	9b01      	ldr	r3, [sp, #4]
 800665e:	b91b      	cbnz	r3, 8006668 <xQueueGenericSend+0xce>
					taskEXIT_CRITICAL();
 8006660:	f001 faa0 	bl	8007ba4 <vPortExitCritical>
					return errQUEUE_FULL;
 8006664:	2000      	movs	r0, #0
 8006666:	e7ea      	b.n	800663e <xQueueGenericSend+0xa4>
				else if( xEntryTimeSet == pdFALSE )
 8006668:	b915      	cbnz	r5, 8006670 <xQueueGenericSend+0xd6>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800666a:	a802      	add	r0, sp, #8
 800666c:	f000 fee8 	bl	8007440 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8006670:	f001 fa98 	bl	8007ba4 <vPortExitCritical>
		vTaskSuspendAll();
 8006674:	f000 fcf6 	bl	8007064 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006678:	f001 fa74 	bl	8007b64 <vPortEnterCritical>
 800667c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8006680:	2bff      	cmp	r3, #255	@ 0xff
 8006682:	bf08      	it	eq
 8006684:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 8006688:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800668c:	2bff      	cmp	r3, #255	@ 0xff
 800668e:	bf08      	it	eq
 8006690:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 8006694:	f001 fa86 	bl	8007ba4 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006698:	a901      	add	r1, sp, #4
 800669a:	a802      	add	r0, sp, #8
 800669c:	f000 fedc 	bl	8007458 <xTaskCheckForTimeOut>
 80066a0:	bb38      	cbnz	r0, 80066f2 <xQueueGenericSend+0x158>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80066a2:	f001 fa5f 	bl	8007b64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80066a6:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80066a8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80066aa:	429a      	cmp	r2, r3
 80066ac:	d10e      	bne.n	80066cc <xQueueGenericSend+0x132>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80066ae:	f001 fa79 	bl	8007ba4 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80066b2:	9901      	ldr	r1, [sp, #4]
 80066b4:	f104 0010 	add.w	r0, r4, #16
 80066b8:	f000 fe4a 	bl	8007350 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80066bc:	4620      	mov	r0, r4
 80066be:	f7ff fe81 	bl	80063c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80066c2:	f000 fd73 	bl	80071ac <xTaskResumeAll>
 80066c6:	b148      	cbz	r0, 80066dc <xQueueGenericSend+0x142>
 80066c8:	2501      	movs	r5, #1
 80066ca:	e797      	b.n	80065fc <xQueueGenericSend+0x62>
	taskEXIT_CRITICAL();
 80066cc:	f001 fa6a 	bl	8007ba4 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 80066d0:	4620      	mov	r0, r4
 80066d2:	f7ff fe77 	bl	80063c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80066d6:	f000 fd69 	bl	80071ac <xTaskResumeAll>
 80066da:	e7f5      	b.n	80066c8 <xQueueGenericSend+0x12e>
					portYIELD_WITHIN_API();
 80066dc:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80066e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066e4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80066e8:	f3bf 8f4f 	dsb	sy
 80066ec:	f3bf 8f6f 	isb	sy
 80066f0:	e7ea      	b.n	80066c8 <xQueueGenericSend+0x12e>
			prvUnlockQueue( pxQueue );
 80066f2:	4620      	mov	r0, r4
 80066f4:	f7ff fe66 	bl	80063c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80066f8:	f000 fd58 	bl	80071ac <xTaskResumeAll>
			return errQUEUE_FULL;
 80066fc:	e7b2      	b.n	8006664 <xQueueGenericSend+0xca>

080066fe <xQueueCreateMutexStatic>:
	{
 80066fe:	b513      	push	{r0, r1, r4, lr}
		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8006700:	2200      	movs	r2, #0
	{
 8006702:	460b      	mov	r3, r1
		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8006704:	9000      	str	r0, [sp, #0]
 8006706:	4611      	mov	r1, r2
 8006708:	2001      	movs	r0, #1
 800670a:	f7ff fed2 	bl	80064b2 <xQueueGenericCreateStatic>
		if( pxNewQueue != NULL )
 800670e:	4604      	mov	r4, r0
 8006710:	b138      	cbz	r0, 8006722 <xQueueCreateMutexStatic+0x24>
			pxNewQueue->pxMutexHolder = NULL;
 8006712:	2300      	movs	r3, #0
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006714:	e9c0 3300 	strd	r3, r3, [r0]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8006718:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800671a:	461a      	mov	r2, r3
 800671c:	4619      	mov	r1, r3
 800671e:	f7ff ff3c 	bl	800659a <xQueueGenericSend>
	}
 8006722:	4620      	mov	r0, r4
 8006724:	b002      	add	sp, #8
 8006726:	bd10      	pop	{r4, pc}

08006728 <xQueueGiveMutexRecursive>:
	{
 8006728:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 800672a:	4604      	mov	r4, r0
 800672c:	b940      	cbnz	r0, 8006740 <xQueueGiveMutexRecursive+0x18>
 800672e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006732:	f383 8811 	msr	BASEPRI, r3
 8006736:	f3bf 8f6f 	isb	sy
 800673a:	f3bf 8f4f 	dsb	sy
 800673e:	e7fe      	b.n	800673e <xQueueGiveMutexRecursive+0x16>
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
 8006740:	6845      	ldr	r5, [r0, #4]
 8006742:	f000 fedb 	bl	80074fc <xTaskGetCurrentTaskHandle>
 8006746:	4285      	cmp	r5, r0
 8006748:	d10b      	bne.n	8006762 <xQueueGiveMutexRecursive+0x3a>
			( pxMutex->u.uxRecursiveCallCount )--;
 800674a:	68e3      	ldr	r3, [r4, #12]
 800674c:	3b01      	subs	r3, #1
 800674e:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8006750:	b10b      	cbz	r3, 8006756 <xQueueGiveMutexRecursive+0x2e>
			xReturn = pdPASS;
 8006752:	2001      	movs	r0, #1
	}
 8006754:	bd38      	pop	{r3, r4, r5, pc}
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8006756:	461a      	mov	r2, r3
 8006758:	4619      	mov	r1, r3
 800675a:	4620      	mov	r0, r4
 800675c:	f7ff ff1d 	bl	800659a <xQueueGenericSend>
 8006760:	e7f7      	b.n	8006752 <xQueueGiveMutexRecursive+0x2a>
			xReturn = pdFAIL;
 8006762:	2000      	movs	r0, #0
		return xReturn;
 8006764:	e7f6      	b.n	8006754 <xQueueGiveMutexRecursive+0x2c>

08006766 <xQueueCreateMutex>:
	{
 8006766:	b570      	push	{r4, r5, r6, lr}
 8006768:	4606      	mov	r6, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800676a:	2050      	movs	r0, #80	@ 0x50
 800676c:	f001 fb60 	bl	8007e30 <pvPortMalloc>
 8006770:	4604      	mov	r4, r0
		if( pxNewQueue != NULL )
 8006772:	b198      	cbz	r0, 800679c <xQueueCreateMutex+0x36>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006774:	2500      	movs	r5, #0
	pxNewQueue->uxLength = uxQueueLength;
 8006776:	2101      	movs	r1, #1
	pxNewQueue->uxItemSize = uxItemSize;
 8006778:	e9c0 150f 	strd	r1, r5, [r0, #60]	@ 0x3c
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800677c:	f880 5046 	strb.w	r5, [r0, #70]	@ 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006780:	6000      	str	r0, [r0, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006782:	f7ff fe57 	bl	8006434 <xQueueGenericReset>
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006786:	e9c4 5500 	strd	r5, r5, [r4]
		pxNewQueue->ucQueueType = ucQueueType;
 800678a:	f884 604c 	strb.w	r6, [r4, #76]	@ 0x4c
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800678e:	60e5      	str	r5, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006790:	462b      	mov	r3, r5
 8006792:	462a      	mov	r2, r5
 8006794:	4629      	mov	r1, r5
 8006796:	4620      	mov	r0, r4
 8006798:	f7ff feff 	bl	800659a <xQueueGenericSend>
	}
 800679c:	4620      	mov	r0, r4
 800679e:	bd70      	pop	{r4, r5, r6, pc}

080067a0 <xQueueGenericSendFromISR>:
{
 80067a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067a4:	4689      	mov	r9, r1
 80067a6:	4617      	mov	r7, r2
 80067a8:	461e      	mov	r6, r3
	configASSERT( pxQueue );
 80067aa:	4604      	mov	r4, r0
 80067ac:	b940      	cbnz	r0, 80067c0 <xQueueGenericSendFromISR+0x20>
 80067ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b2:	f383 8811 	msr	BASEPRI, r3
 80067b6:	f3bf 8f6f 	isb	sy
 80067ba:	f3bf 8f4f 	dsb	sy
 80067be:	e7fe      	b.n	80067be <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80067c0:	b951      	cbnz	r1, 80067d8 <xQueueGenericSendFromISR+0x38>
 80067c2:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80067c4:	b143      	cbz	r3, 80067d8 <xQueueGenericSendFromISR+0x38>
 80067c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ca:	f383 8811 	msr	BASEPRI, r3
 80067ce:	f3bf 8f6f 	isb	sy
 80067d2:	f3bf 8f4f 	dsb	sy
 80067d6:	e7fe      	b.n	80067d6 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80067d8:	2e02      	cmp	r6, #2
 80067da:	d10b      	bne.n	80067f4 <xQueueGenericSendFromISR+0x54>
 80067dc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80067de:	2b01      	cmp	r3, #1
 80067e0:	d008      	beq.n	80067f4 <xQueueGenericSendFromISR+0x54>
 80067e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067e6:	f383 8811 	msr	BASEPRI, r3
 80067ea:	f3bf 8f6f 	isb	sy
 80067ee:	f3bf 8f4f 	dsb	sy
 80067f2:	e7fe      	b.n	80067f2 <xQueueGenericSendFromISR+0x52>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80067f4:	f001 fac8 	bl	8007d88 <vPortValidateInterruptPriority>
	__asm volatile
 80067f8:	f3ef 8811 	mrs	r8, BASEPRI
 80067fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006800:	f383 8811 	msr	BASEPRI, r3
 8006804:	f3bf 8f6f 	isb	sy
 8006808:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800680c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800680e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006810:	429a      	cmp	r2, r3
 8006812:	d301      	bcc.n	8006818 <xQueueGenericSendFromISR+0x78>
 8006814:	2e02      	cmp	r6, #2
 8006816:	d11d      	bne.n	8006854 <xQueueGenericSendFromISR+0xb4>
			const int8_t cTxLock = pxQueue->cTxLock;
 8006818:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800681c:	4632      	mov	r2, r6
			const int8_t cTxLock = pxQueue->cTxLock;
 800681e:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006820:	4649      	mov	r1, r9
 8006822:	4620      	mov	r0, r4
 8006824:	f7ff fd85 	bl	8006332 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8006828:	1c6b      	adds	r3, r5, #1
 800682a:	d10e      	bne.n	800684a <xQueueGenericSendFromISR+0xaa>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800682c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800682e:	b13b      	cbz	r3, 8006840 <xQueueGenericSendFromISR+0xa0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006830:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8006834:	f000 fdc4 	bl	80073c0 <xTaskRemoveFromEventList>
 8006838:	b110      	cbz	r0, 8006840 <xQueueGenericSendFromISR+0xa0>
							if( pxHigherPriorityTaskWoken != NULL )
 800683a:	b10f      	cbz	r7, 8006840 <xQueueGenericSendFromISR+0xa0>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800683c:	2301      	movs	r3, #1
 800683e:	603b      	str	r3, [r7, #0]
			xReturn = pdPASS;
 8006840:	2001      	movs	r0, #1
	__asm volatile
 8006842:	f388 8811 	msr	BASEPRI, r8
}
 8006846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800684a:	3501      	adds	r5, #1
 800684c:	b26d      	sxtb	r5, r5
 800684e:	f884 5045 	strb.w	r5, [r4, #69]	@ 0x45
 8006852:	e7f5      	b.n	8006840 <xQueueGenericSendFromISR+0xa0>
			xReturn = errQUEUE_FULL;
 8006854:	2000      	movs	r0, #0
 8006856:	e7f4      	b.n	8006842 <xQueueGenericSendFromISR+0xa2>

08006858 <xQueueReceive>:
{
 8006858:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 800685c:	460e      	mov	r6, r1
 800685e:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8006860:	4604      	mov	r4, r0
 8006862:	b940      	cbnz	r0, 8006876 <xQueueReceive+0x1e>
	__asm volatile
 8006864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006868:	f383 8811 	msr	BASEPRI, r3
 800686c:	f3bf 8f6f 	isb	sy
 8006870:	f3bf 8f4f 	dsb	sy
 8006874:	e7fe      	b.n	8006874 <xQueueReceive+0x1c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006876:	b951      	cbnz	r1, 800688e <xQueueReceive+0x36>
 8006878:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800687a:	b143      	cbz	r3, 800688e <xQueueReceive+0x36>
 800687c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006880:	f383 8811 	msr	BASEPRI, r3
 8006884:	f3bf 8f6f 	isb	sy
 8006888:	f3bf 8f4f 	dsb	sy
 800688c:	e7fe      	b.n	800688c <xQueueReceive+0x34>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800688e:	f000 fe3b 	bl	8007508 <xTaskGetSchedulerState>
 8006892:	4605      	mov	r5, r0
 8006894:	b318      	cbz	r0, 80068de <xQueueReceive+0x86>
 8006896:	2500      	movs	r5, #0
		prvLockQueue( pxQueue );
 8006898:	f04f 0800 	mov.w	r8, #0
		taskENTER_CRITICAL();
 800689c:	f001 f962 	bl	8007b64 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80068a0:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80068a2:	b347      	cbz	r7, 80068f6 <xQueueReceive+0x9e>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80068a4:	4631      	mov	r1, r6
 80068a6:	4620      	mov	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80068a8:	3f01      	subs	r7, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80068aa:	f7ff fd75 	bl	8006398 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80068ae:	63a7      	str	r7, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068b0:	6923      	ldr	r3, [r4, #16]
 80068b2:	b173      	cbz	r3, 80068d2 <xQueueReceive+0x7a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068b4:	f104 0010 	add.w	r0, r4, #16
 80068b8:	f000 fd82 	bl	80073c0 <xTaskRemoveFromEventList>
 80068bc:	b148      	cbz	r0, 80068d2 <xQueueReceive+0x7a>
						queueYIELD_IF_USING_PREEMPTION();
 80068be:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80068c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068c6:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80068ca:	f3bf 8f4f 	dsb	sy
 80068ce:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80068d2:	f001 f967 	bl	8007ba4 <vPortExitCritical>
				return pdPASS;
 80068d6:	2001      	movs	r0, #1
}
 80068d8:	b004      	add	sp, #16
 80068da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80068de:	9b01      	ldr	r3, [sp, #4]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d0d9      	beq.n	8006898 <xQueueReceive+0x40>
 80068e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e8:	f383 8811 	msr	BASEPRI, r3
 80068ec:	f3bf 8f6f 	isb	sy
 80068f0:	f3bf 8f4f 	dsb	sy
 80068f4:	e7fe      	b.n	80068f4 <xQueueReceive+0x9c>
				if( xTicksToWait == ( TickType_t ) 0 )
 80068f6:	9b01      	ldr	r3, [sp, #4]
 80068f8:	b91b      	cbnz	r3, 8006902 <xQueueReceive+0xaa>
					taskEXIT_CRITICAL();
 80068fa:	f001 f953 	bl	8007ba4 <vPortExitCritical>
					return errQUEUE_EMPTY;
 80068fe:	2000      	movs	r0, #0
 8006900:	e7ea      	b.n	80068d8 <xQueueReceive+0x80>
				else if( xEntryTimeSet == pdFALSE )
 8006902:	b915      	cbnz	r5, 800690a <xQueueReceive+0xb2>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006904:	a802      	add	r0, sp, #8
 8006906:	f000 fd9b 	bl	8007440 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 800690a:	f001 f94b 	bl	8007ba4 <vPortExitCritical>
		vTaskSuspendAll();
 800690e:	f000 fba9 	bl	8007064 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006912:	f001 f927 	bl	8007b64 <vPortEnterCritical>
 8006916:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800691a:	2bff      	cmp	r3, #255	@ 0xff
 800691c:	bf08      	it	eq
 800691e:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 8006922:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8006926:	2bff      	cmp	r3, #255	@ 0xff
 8006928:	bf08      	it	eq
 800692a:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 800692e:	f001 f939 	bl	8007ba4 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006932:	a901      	add	r1, sp, #4
 8006934:	a802      	add	r0, sp, #8
 8006936:	f000 fd8f 	bl	8007458 <xTaskCheckForTimeOut>
 800693a:	bb00      	cbnz	r0, 800697e <xQueueReceive+0x126>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800693c:	4620      	mov	r0, r4
 800693e:	f7ff fced 	bl	800631c <prvIsQueueEmpty>
 8006942:	b1b0      	cbz	r0, 8006972 <xQueueReceive+0x11a>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006944:	9901      	ldr	r1, [sp, #4]
 8006946:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800694a:	f000 fd01 	bl	8007350 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800694e:	4620      	mov	r0, r4
 8006950:	f7ff fd38 	bl	80063c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006954:	f000 fc2a 	bl	80071ac <xTaskResumeAll>
 8006958:	b948      	cbnz	r0, 800696e <xQueueReceive+0x116>
					portYIELD_WITHIN_API();
 800695a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800695e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006962:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006966:	f3bf 8f4f 	dsb	sy
 800696a:	f3bf 8f6f 	isb	sy
 800696e:	2501      	movs	r5, #1
 8006970:	e794      	b.n	800689c <xQueueReceive+0x44>
				prvUnlockQueue( pxQueue );
 8006972:	4620      	mov	r0, r4
 8006974:	f7ff fd26 	bl	80063c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006978:	f000 fc18 	bl	80071ac <xTaskResumeAll>
 800697c:	e7f7      	b.n	800696e <xQueueReceive+0x116>
			prvUnlockQueue( pxQueue );
 800697e:	4620      	mov	r0, r4
 8006980:	f7ff fd20 	bl	80063c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006984:	f000 fc12 	bl	80071ac <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006988:	4620      	mov	r0, r4
 800698a:	f7ff fcc7 	bl	800631c <prvIsQueueEmpty>
 800698e:	2800      	cmp	r0, #0
 8006990:	d0ed      	beq.n	800696e <xQueueReceive+0x116>
 8006992:	e7b4      	b.n	80068fe <xQueueReceive+0xa6>

08006994 <xQueueSemaphoreTake>:
{
 8006994:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006996:	b085      	sub	sp, #20
	configASSERT( ( pxQueue ) );
 8006998:	4604      	mov	r4, r0
{
 800699a:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 800699c:	b940      	cbnz	r0, 80069b0 <xQueueSemaphoreTake+0x1c>
 800699e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069a2:	f383 8811 	msr	BASEPRI, r3
 80069a6:	f3bf 8f6f 	isb	sy
 80069aa:	f3bf 8f4f 	dsb	sy
 80069ae:	e7fe      	b.n	80069ae <xQueueSemaphoreTake+0x1a>
	configASSERT( pxQueue->uxItemSize == 0 );
 80069b0:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 80069b2:	b145      	cbz	r5, 80069c6 <xQueueSemaphoreTake+0x32>
 80069b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069b8:	f383 8811 	msr	BASEPRI, r3
 80069bc:	f3bf 8f6f 	isb	sy
 80069c0:	f3bf 8f4f 	dsb	sy
 80069c4:	e7fe      	b.n	80069c4 <xQueueSemaphoreTake+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80069c6:	f000 fd9f 	bl	8007508 <xTaskGetSchedulerState>
 80069ca:	4606      	mov	r6, r0
 80069cc:	b320      	cbz	r0, 8006a18 <xQueueSemaphoreTake+0x84>
 80069ce:	462e      	mov	r6, r5
		prvLockQueue( pxQueue );
 80069d0:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
 80069d2:	f001 f8c7 	bl	8007b64 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80069d6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80069d8:	b353      	cbz	r3, 8006a30 <xQueueSemaphoreTake+0x9c>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80069da:	3b01      	subs	r3, #1
 80069dc:	63a3      	str	r3, [r4, #56]	@ 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80069de:	6823      	ldr	r3, [r4, #0]
 80069e0:	b913      	cbnz	r3, 80069e8 <xQueueSemaphoreTake+0x54>
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80069e2:	f000 fe71 	bl	80076c8 <pvTaskIncrementMutexHeldCount>
 80069e6:	6060      	str	r0, [r4, #4]
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80069e8:	6923      	ldr	r3, [r4, #16]
 80069ea:	b173      	cbz	r3, 8006a0a <xQueueSemaphoreTake+0x76>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80069ec:	f104 0010 	add.w	r0, r4, #16
 80069f0:	f000 fce6 	bl	80073c0 <xTaskRemoveFromEventList>
 80069f4:	b148      	cbz	r0, 8006a0a <xQueueSemaphoreTake+0x76>
						queueYIELD_IF_USING_PREEMPTION();
 80069f6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80069fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069fe:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006a02:	f3bf 8f4f 	dsb	sy
 8006a06:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8006a0a:	f001 f8cb 	bl	8007ba4 <vPortExitCritical>
				return pdPASS;
 8006a0e:	2001      	movs	r0, #1
}
 8006a10:	b005      	add	sp, #20
 8006a12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a14:	4635      	mov	r5, r6
 8006a16:	e7db      	b.n	80069d0 <xQueueSemaphoreTake+0x3c>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006a18:	9b01      	ldr	r3, [sp, #4]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d0fa      	beq.n	8006a14 <xQueueSemaphoreTake+0x80>
 8006a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a22:	f383 8811 	msr	BASEPRI, r3
 8006a26:	f3bf 8f6f 	isb	sy
 8006a2a:	f3bf 8f4f 	dsb	sy
 8006a2e:	e7fe      	b.n	8006a2e <xQueueSemaphoreTake+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8006a30:	9b01      	ldr	r3, [sp, #4]
 8006a32:	b953      	cbnz	r3, 8006a4a <xQueueSemaphoreTake+0xb6>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006a34:	2d00      	cmp	r5, #0
 8006a36:	d066      	beq.n	8006b06 <xQueueSemaphoreTake+0x172>
 8006a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a3c:	f383 8811 	msr	BASEPRI, r3
 8006a40:	f3bf 8f6f 	isb	sy
 8006a44:	f3bf 8f4f 	dsb	sy
 8006a48:	e7fe      	b.n	8006a48 <xQueueSemaphoreTake+0xb4>
				else if( xEntryTimeSet == pdFALSE )
 8006a4a:	b916      	cbnz	r6, 8006a52 <xQueueSemaphoreTake+0xbe>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006a4c:	a802      	add	r0, sp, #8
 8006a4e:	f000 fcf7 	bl	8007440 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8006a52:	f001 f8a7 	bl	8007ba4 <vPortExitCritical>
		vTaskSuspendAll();
 8006a56:	f000 fb05 	bl	8007064 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006a5a:	f001 f883 	bl	8007b64 <vPortEnterCritical>
 8006a5e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8006a62:	2bff      	cmp	r3, #255	@ 0xff
 8006a64:	bf08      	it	eq
 8006a66:	f884 7044 	strbeq.w	r7, [r4, #68]	@ 0x44
 8006a6a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8006a6e:	2bff      	cmp	r3, #255	@ 0xff
 8006a70:	bf08      	it	eq
 8006a72:	f884 7045 	strbeq.w	r7, [r4, #69]	@ 0x45
 8006a76:	f001 f895 	bl	8007ba4 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006a7a:	a901      	add	r1, sp, #4
 8006a7c:	a802      	add	r0, sp, #8
 8006a7e:	f000 fceb 	bl	8007458 <xTaskCheckForTimeOut>
 8006a82:	bb50      	cbnz	r0, 8006ada <xQueueSemaphoreTake+0x146>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006a84:	4620      	mov	r0, r4
 8006a86:	f7ff fc49 	bl	800631c <prvIsQueueEmpty>
 8006a8a:	b300      	cbz	r0, 8006ace <xQueueSemaphoreTake+0x13a>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006a8c:	6823      	ldr	r3, [r4, #0]
 8006a8e:	b93b      	cbnz	r3, 8006aa0 <xQueueSemaphoreTake+0x10c>
						taskENTER_CRITICAL();
 8006a90:	f001 f868 	bl	8007b64 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8006a94:	6860      	ldr	r0, [r4, #4]
 8006a96:	f000 fd47 	bl	8007528 <xTaskPriorityInherit>
 8006a9a:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
 8006a9c:	f001 f882 	bl	8007ba4 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006aa0:	9901      	ldr	r1, [sp, #4]
 8006aa2:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8006aa6:	f000 fc53 	bl	8007350 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006aaa:	4620      	mov	r0, r4
 8006aac:	f7ff fc8a 	bl	80063c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006ab0:	f000 fb7c 	bl	80071ac <xTaskResumeAll>
 8006ab4:	b948      	cbnz	r0, 8006aca <xQueueSemaphoreTake+0x136>
					portYIELD_WITHIN_API();
 8006ab6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006aba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006abe:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006ac2:	f3bf 8f4f 	dsb	sy
 8006ac6:	f3bf 8f6f 	isb	sy
 8006aca:	2601      	movs	r6, #1
 8006acc:	e781      	b.n	80069d2 <xQueueSemaphoreTake+0x3e>
				prvUnlockQueue( pxQueue );
 8006ace:	4620      	mov	r0, r4
 8006ad0:	f7ff fc78 	bl	80063c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006ad4:	f000 fb6a 	bl	80071ac <xTaskResumeAll>
 8006ad8:	e7f7      	b.n	8006aca <xQueueSemaphoreTake+0x136>
			prvUnlockQueue( pxQueue );
 8006ada:	4620      	mov	r0, r4
 8006adc:	f7ff fc72 	bl	80063c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006ae0:	f000 fb64 	bl	80071ac <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006ae4:	4620      	mov	r0, r4
 8006ae6:	f7ff fc19 	bl	800631c <prvIsQueueEmpty>
 8006aea:	2800      	cmp	r0, #0
 8006aec:	d0ed      	beq.n	8006aca <xQueueSemaphoreTake+0x136>
					if( xInheritanceOccurred != pdFALSE )
 8006aee:	b165      	cbz	r5, 8006b0a <xQueueSemaphoreTake+0x176>
						taskENTER_CRITICAL();
 8006af0:	f001 f838 	bl	8007b64 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8006af4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006af6:	b119      	cbz	r1, 8006b00 <xQueueSemaphoreTake+0x16c>
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006af8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006afa:	6819      	ldr	r1, [r3, #0]
 8006afc:	f1c1 0138 	rsb	r1, r1, #56	@ 0x38
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8006b00:	6860      	ldr	r0, [r4, #4]
 8006b02:	f000 fd93 	bl	800762c <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 8006b06:	f001 f84d 	bl	8007ba4 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8006b0a:	2000      	movs	r0, #0
 8006b0c:	e780      	b.n	8006a10 <xQueueSemaphoreTake+0x7c>

08006b0e <xQueueTakeMutexRecursive>:
	{
 8006b0e:	b570      	push	{r4, r5, r6, lr}
 8006b10:	460d      	mov	r5, r1
		configASSERT( pxMutex );
 8006b12:	4604      	mov	r4, r0
 8006b14:	b940      	cbnz	r0, 8006b28 <xQueueTakeMutexRecursive+0x1a>
 8006b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b1a:	f383 8811 	msr	BASEPRI, r3
 8006b1e:	f3bf 8f6f 	isb	sy
 8006b22:	f3bf 8f4f 	dsb	sy
 8006b26:	e7fe      	b.n	8006b26 <xQueueTakeMutexRecursive+0x18>
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8006b28:	6846      	ldr	r6, [r0, #4]
 8006b2a:	f000 fce7 	bl	80074fc <xTaskGetCurrentTaskHandle>
 8006b2e:	4286      	cmp	r6, r0
 8006b30:	d104      	bne.n	8006b3c <xQueueTakeMutexRecursive+0x2e>
			( pxMutex->u.uxRecursiveCallCount )++;
 8006b32:	68e3      	ldr	r3, [r4, #12]
 8006b34:	3301      	adds	r3, #1
 8006b36:	60e3      	str	r3, [r4, #12]
			xReturn = pdPASS;
 8006b38:	2001      	movs	r0, #1
	}
 8006b3a:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8006b3c:	4629      	mov	r1, r5
 8006b3e:	4620      	mov	r0, r4
 8006b40:	f7ff ff28 	bl	8006994 <xQueueSemaphoreTake>
			if( xReturn != pdFAIL )
 8006b44:	2800      	cmp	r0, #0
 8006b46:	d0f8      	beq.n	8006b3a <xQueueTakeMutexRecursive+0x2c>
				( pxMutex->u.uxRecursiveCallCount )++;
 8006b48:	68e3      	ldr	r3, [r4, #12]
 8006b4a:	3301      	adds	r3, #1
 8006b4c:	60e3      	str	r3, [r4, #12]
 8006b4e:	e7f4      	b.n	8006b3a <xQueueTakeMutexRecursive+0x2c>

08006b50 <xQueueReceiveFromISR>:
{
 8006b50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b54:	4689      	mov	r9, r1
 8006b56:	4690      	mov	r8, r2
	configASSERT( pxQueue );
 8006b58:	4604      	mov	r4, r0
 8006b5a:	b940      	cbnz	r0, 8006b6e <xQueueReceiveFromISR+0x1e>
 8006b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b60:	f383 8811 	msr	BASEPRI, r3
 8006b64:	f3bf 8f6f 	isb	sy
 8006b68:	f3bf 8f4f 	dsb	sy
 8006b6c:	e7fe      	b.n	8006b6c <xQueueReceiveFromISR+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006b6e:	b951      	cbnz	r1, 8006b86 <xQueueReceiveFromISR+0x36>
 8006b70:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8006b72:	b143      	cbz	r3, 8006b86 <xQueueReceiveFromISR+0x36>
 8006b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b78:	f383 8811 	msr	BASEPRI, r3
 8006b7c:	f3bf 8f6f 	isb	sy
 8006b80:	f3bf 8f4f 	dsb	sy
 8006b84:	e7fe      	b.n	8006b84 <xQueueReceiveFromISR+0x34>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006b86:	f001 f8ff 	bl	8007d88 <vPortValidateInterruptPriority>
	__asm volatile
 8006b8a:	f3ef 8711 	mrs	r7, BASEPRI
 8006b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b92:	f383 8811 	msr	BASEPRI, r3
 8006b96:	f3bf 8f6f 	isb	sy
 8006b9a:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b9e:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006ba0:	b30d      	cbz	r5, 8006be6 <xQueueReceiveFromISR+0x96>
			const int8_t cRxLock = pxQueue->cRxLock;
 8006ba2:	f894 6044 	ldrb.w	r6, [r4, #68]	@ 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006ba6:	4649      	mov	r1, r9
			const int8_t cRxLock = pxQueue->cRxLock;
 8006ba8:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006baa:	4620      	mov	r0, r4
 8006bac:	f7ff fbf4 	bl	8006398 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006bb0:	3d01      	subs	r5, #1
			if( cRxLock == queueUNLOCKED )
 8006bb2:	1c73      	adds	r3, r6, #1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006bb4:	63a5      	str	r5, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 8006bb6:	d111      	bne.n	8006bdc <xQueueReceiveFromISR+0x8c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006bb8:	6923      	ldr	r3, [r4, #16]
 8006bba:	b153      	cbz	r3, 8006bd2 <xQueueReceiveFromISR+0x82>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006bbc:	f104 0010 	add.w	r0, r4, #16
 8006bc0:	f000 fbfe 	bl	80073c0 <xTaskRemoveFromEventList>
 8006bc4:	b128      	cbz	r0, 8006bd2 <xQueueReceiveFromISR+0x82>
						if( pxHigherPriorityTaskWoken != NULL )
 8006bc6:	f1b8 0f00 	cmp.w	r8, #0
 8006bca:	d002      	beq.n	8006bd2 <xQueueReceiveFromISR+0x82>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	f8c8 3000 	str.w	r3, [r8]
			xReturn = pdPASS;
 8006bd2:	2001      	movs	r0, #1
	__asm volatile
 8006bd4:	f387 8811 	msr	BASEPRI, r7
}
 8006bd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006bdc:	3601      	adds	r6, #1
 8006bde:	b276      	sxtb	r6, r6
 8006be0:	f884 6044 	strb.w	r6, [r4, #68]	@ 0x44
 8006be4:	e7f5      	b.n	8006bd2 <xQueueReceiveFromISR+0x82>
			xReturn = pdFAIL;
 8006be6:	4628      	mov	r0, r5
 8006be8:	e7f4      	b.n	8006bd4 <xQueueReceiveFromISR+0x84>
	...

08006bec <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006bec:	b530      	push	{r4, r5, lr}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006bee:	4a07      	ldr	r2, [pc, #28]	@ (8006c0c <vQueueAddToRegistry+0x20>)
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006bf0:	2300      	movs	r3, #0
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006bf2:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 8006bf6:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 8006bfa:	b91d      	cbnz	r5, 8006c04 <vQueueAddToRegistry+0x18>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006bfc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006c00:	6060      	str	r0, [r4, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006c02:	bd30      	pop	{r4, r5, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006c04:	3301      	adds	r3, #1
 8006c06:	2b20      	cmp	r3, #32
 8006c08:	d1f3      	bne.n	8006bf2 <vQueueAddToRegistry+0x6>
 8006c0a:	e7fa      	b.n	8006c02 <vQueueAddToRegistry+0x16>
 8006c0c:	20003954 	.word	0x20003954

08006c10 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006c10:	b570      	push	{r4, r5, r6, lr}
 8006c12:	4604      	mov	r4, r0
 8006c14:	460d      	mov	r5, r1
 8006c16:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006c18:	f000 ffa4 	bl	8007b64 <vPortEnterCritical>
 8006c1c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8006c20:	2bff      	cmp	r3, #255	@ 0xff
 8006c22:	bf04      	itt	eq
 8006c24:	2300      	moveq	r3, #0
 8006c26:	f884 3044 	strbeq.w	r3, [r4, #68]	@ 0x44
 8006c2a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8006c2e:	2bff      	cmp	r3, #255	@ 0xff
 8006c30:	bf04      	itt	eq
 8006c32:	2300      	moveq	r3, #0
 8006c34:	f884 3045 	strbeq.w	r3, [r4, #69]	@ 0x45
 8006c38:	f000 ffb4 	bl	8007ba4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006c3c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006c3e:	b92b      	cbnz	r3, 8006c4c <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006c40:	4632      	mov	r2, r6
 8006c42:	4629      	mov	r1, r5
 8006c44:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8006c48:	f000 fb9c 	bl	8007384 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006c4c:	4620      	mov	r0, r4
	}
 8006c4e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8006c52:	f7ff bbb7 	b.w	80063c4 <prvUnlockQueue>
	...

08006c58 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c5c:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006c5e:	f000 ff81 	bl	8007b64 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006c62:	4b30      	ldr	r3, [pc, #192]	@ (8006d24 <prvAddNewTaskToReadyList+0xcc>)
		if( pxCurrentTCB == NULL )
 8006c64:	4e30      	ldr	r6, [pc, #192]	@ (8006d28 <prvAddNewTaskToReadyList+0xd0>)
		uxCurrentNumberOfTasks++;
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	4f30      	ldr	r7, [pc, #192]	@ (8006d2c <prvAddNewTaskToReadyList+0xd4>)
 8006c6a:	3201      	adds	r2, #1
 8006c6c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8006c6e:	6835      	ldr	r5, [r6, #0]
 8006c70:	2d00      	cmp	r5, #0
 8006c72:	d14b      	bne.n	8006d0c <prvAddNewTaskToReadyList+0xb4>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006c74:	6034      	str	r4, [r6, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	2b01      	cmp	r3, #1
 8006c7a:	d11f      	bne.n	8006cbc <prvAddNewTaskToReadyList+0x64>
 8006c7c:	46b8      	mov	r8, r7
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006c7e:	4640      	mov	r0, r8
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c80:	3501      	adds	r5, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006c82:	f7ff fb0b 	bl	800629c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c86:	2d38      	cmp	r5, #56	@ 0x38
 8006c88:	f108 0814 	add.w	r8, r8, #20
 8006c8c:	d1f7      	bne.n	8006c7e <prvAddNewTaskToReadyList+0x26>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006c8e:	f8df 80c4 	ldr.w	r8, [pc, #196]	@ 8006d54 <prvAddNewTaskToReadyList+0xfc>
	vListInitialise( &xDelayedTaskList2 );
 8006c92:	4d27      	ldr	r5, [pc, #156]	@ (8006d30 <prvAddNewTaskToReadyList+0xd8>)
	vListInitialise( &xDelayedTaskList1 );
 8006c94:	4640      	mov	r0, r8
 8006c96:	f7ff fb01 	bl	800629c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006c9a:	4628      	mov	r0, r5
 8006c9c:	f7ff fafe 	bl	800629c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006ca0:	4824      	ldr	r0, [pc, #144]	@ (8006d34 <prvAddNewTaskToReadyList+0xdc>)
 8006ca2:	f7ff fafb 	bl	800629c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006ca6:	4824      	ldr	r0, [pc, #144]	@ (8006d38 <prvAddNewTaskToReadyList+0xe0>)
 8006ca8:	f7ff faf8 	bl	800629c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006cac:	4823      	ldr	r0, [pc, #140]	@ (8006d3c <prvAddNewTaskToReadyList+0xe4>)
 8006cae:	f7ff faf5 	bl	800629c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006cb2:	4b23      	ldr	r3, [pc, #140]	@ (8006d40 <prvAddNewTaskToReadyList+0xe8>)
 8006cb4:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006cb8:	4b22      	ldr	r3, [pc, #136]	@ (8006d44 <prvAddNewTaskToReadyList+0xec>)
 8006cba:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8006cbc:	4a22      	ldr	r2, [pc, #136]	@ (8006d48 <prvAddNewTaskToReadyList+0xf0>)
 8006cbe:	6813      	ldr	r3, [r2, #0]
 8006cc0:	3301      	adds	r3, #1
 8006cc2:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8006cc4:	4a21      	ldr	r2, [pc, #132]	@ (8006d4c <prvAddNewTaskToReadyList+0xf4>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006cc6:	6463      	str	r3, [r4, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8006cc8:	6811      	ldr	r1, [r2, #0]
 8006cca:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006ccc:	2014      	movs	r0, #20
 8006cce:	428b      	cmp	r3, r1
 8006cd0:	fb00 7003 	mla	r0, r0, r3, r7
 8006cd4:	f104 0104 	add.w	r1, r4, #4
 8006cd8:	bf88      	it	hi
 8006cda:	6013      	strhi	r3, [r2, #0]
 8006cdc:	f7ff faec 	bl	80062b8 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8006ce0:	f000 ff60 	bl	8007ba4 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8006ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8006d50 <prvAddNewTaskToReadyList+0xf8>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	b173      	cbz	r3, 8006d08 <prvAddNewTaskToReadyList+0xb0>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006cea:	6833      	ldr	r3, [r6, #0]
 8006cec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cee:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	d209      	bcs.n	8006d08 <prvAddNewTaskToReadyList+0xb0>
			taskYIELD_IF_USING_PREEMPTION();
 8006cf4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006cf8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cfc:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006d00:	f3bf 8f4f 	dsb	sy
 8006d04:	f3bf 8f6f 	isb	sy
}
 8006d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 8006d0c:	4b10      	ldr	r3, [pc, #64]	@ (8006d50 <prvAddNewTaskToReadyList+0xf8>)
 8006d0e:	681a      	ldr	r2, [r3, #0]
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006d10:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
			if( xSchedulerRunning == pdFALSE )
 8006d12:	2a00      	cmp	r2, #0
 8006d14:	d1d2      	bne.n	8006cbc <prvAddNewTaskToReadyList+0x64>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006d16:	6832      	ldr	r2, [r6, #0]
 8006d18:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006d1a:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8006d1c:	bf98      	it	ls
 8006d1e:	6034      	strls	r4, [r6, #0]
 8006d20:	e7cc      	b.n	8006cbc <prvAddNewTaskToReadyList+0x64>
 8006d22:	bf00      	nop
 8006d24:	20003a78 	.word	0x20003a78
 8006d28:	20003f4c 	.word	0x20003f4c
 8006d2c:	20003aec 	.word	0x20003aec
 8006d30:	20003ac4 	.word	0x20003ac4
 8006d34:	20003aa8 	.word	0x20003aa8
 8006d38:	20003a94 	.word	0x20003a94
 8006d3c:	20003a7c 	.word	0x20003a7c
 8006d40:	20003ac0 	.word	0x20003ac0
 8006d44:	20003abc 	.word	0x20003abc
 8006d48:	20003a5c 	.word	0x20003a5c
 8006d4c:	20003a70 	.word	0x20003a70
 8006d50:	20003a6c 	.word	0x20003a6c
 8006d54:	20003ad8 	.word	0x20003ad8

08006d58 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006d5a:	4b15      	ldr	r3, [pc, #84]	@ (8006db0 <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d5c:	4d15      	ldr	r5, [pc, #84]	@ (8006db4 <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 8006d5e:	681c      	ldr	r4, [r3, #0]
{
 8006d60:	4606      	mov	r6, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d62:	6828      	ldr	r0, [r5, #0]
 8006d64:	3004      	adds	r0, #4
{
 8006d66:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d68:	f7ff fac8 	bl	80062fc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006d6c:	1c73      	adds	r3, r6, #1
 8006d6e:	d107      	bne.n	8006d80 <prvAddCurrentTaskToDelayedList+0x28>
 8006d70:	b137      	cbz	r7, 8006d80 <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d72:	6829      	ldr	r1, [r5, #0]
 8006d74:	4810      	ldr	r0, [pc, #64]	@ (8006db8 <prvAddCurrentTaskToDelayedList+0x60>)

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006d76:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d7a:	3104      	adds	r1, #4
 8006d7c:	f7ff ba9c 	b.w	80062b8 <vListInsertEnd>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006d80:	682b      	ldr	r3, [r5, #0]
 8006d82:	19a4      	adds	r4, r4, r6
 8006d84:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006d86:	d307      	bcc.n	8006d98 <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d88:	4b0c      	ldr	r3, [pc, #48]	@ (8006dbc <prvAddCurrentTaskToDelayedList+0x64>)
 8006d8a:	6818      	ldr	r0, [r3, #0]
 8006d8c:	6829      	ldr	r1, [r5, #0]
}
 8006d8e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d92:	3104      	adds	r1, #4
 8006d94:	f7ff ba9b 	b.w	80062ce <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d98:	4b09      	ldr	r3, [pc, #36]	@ (8006dc0 <prvAddCurrentTaskToDelayedList+0x68>)
 8006d9a:	6818      	ldr	r0, [r3, #0]
 8006d9c:	6829      	ldr	r1, [r5, #0]
 8006d9e:	3104      	adds	r1, #4
 8006da0:	f7ff fa95 	bl	80062ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006da4:	4b07      	ldr	r3, [pc, #28]	@ (8006dc4 <prvAddCurrentTaskToDelayedList+0x6c>)
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 8006daa:	bf88      	it	hi
 8006dac:	601c      	strhi	r4, [r3, #0]
}
 8006dae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006db0:	20003a74 	.word	0x20003a74
 8006db4:	20003f4c 	.word	0x20003f4c
 8006db8:	20003a7c 	.word	0x20003a7c
 8006dbc:	20003abc 	.word	0x20003abc
 8006dc0:	20003ac0 	.word	0x20003ac0
 8006dc4:	20003a58 	.word	0x20003a58

08006dc8 <prvResetNextTaskUnblockTime>:
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006dc8:	4a06      	ldr	r2, [pc, #24]	@ (8006de4 <prvResetNextTaskUnblockTime+0x1c>)
 8006dca:	6813      	ldr	r3, [r2, #0]
 8006dcc:	6819      	ldr	r1, [r3, #0]
 8006dce:	4b06      	ldr	r3, [pc, #24]	@ (8006de8 <prvResetNextTaskUnblockTime+0x20>)
 8006dd0:	b919      	cbnz	r1, 8006dda <prvResetNextTaskUnblockTime+0x12>
		xNextTaskUnblockTime = portMAX_DELAY;
 8006dd2:	f04f 32ff 	mov.w	r2, #4294967295
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006dd6:	601a      	str	r2, [r3, #0]
}
 8006dd8:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006dda:	6812      	ldr	r2, [r2, #0]
 8006ddc:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006dde:	68d2      	ldr	r2, [r2, #12]
 8006de0:	6852      	ldr	r2, [r2, #4]
 8006de2:	e7f8      	b.n	8006dd6 <prvResetNextTaskUnblockTime+0xe>
 8006de4:	20003ac0 	.word	0x20003ac0
 8006de8:	20003a58 	.word	0x20003a58

08006dec <prvDeleteTCB>:
	{
 8006dec:	b510      	push	{r4, lr}
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006dee:	f890 3059 	ldrb.w	r3, [r0, #89]	@ 0x59
	{
 8006df2:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006df4:	b93b      	cbnz	r3, 8006e06 <prvDeleteTCB+0x1a>
				vPortFree( pxTCB->pxStack );
 8006df6:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8006df8:	f001 f8ac 	bl	8007f54 <vPortFree>
				vPortFree( pxTCB );
 8006dfc:	4620      	mov	r0, r4
	}
 8006dfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8006e02:	f001 b8a7 	b.w	8007f54 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006e06:	2b01      	cmp	r3, #1
 8006e08:	d0f9      	beq.n	8006dfe <prvDeleteTCB+0x12>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006e0a:	2b02      	cmp	r3, #2
 8006e0c:	d008      	beq.n	8006e20 <prvDeleteTCB+0x34>
	__asm volatile
 8006e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e12:	f383 8811 	msr	BASEPRI, r3
 8006e16:	f3bf 8f6f 	isb	sy
 8006e1a:	f3bf 8f4f 	dsb	sy
 8006e1e:	e7fe      	b.n	8006e1e <prvDeleteTCB+0x32>
	}
 8006e20:	bd10      	pop	{r4, pc}
	...

08006e24 <prvIdleTask>:
{
 8006e24:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006e26:	4c13      	ldr	r4, [pc, #76]	@ (8006e74 <prvIdleTask+0x50>)
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006e28:	4f13      	ldr	r7, [pc, #76]	@ (8006e78 <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 8006e2a:	4d14      	ldr	r5, [pc, #80]	@ (8006e7c <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006e2c:	6823      	ldr	r3, [r4, #0]
 8006e2e:	b973      	cbnz	r3, 8006e4e <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006e30:	4b13      	ldr	r3, [pc, #76]	@ (8006e80 <prvIdleTask+0x5c>)
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	2b01      	cmp	r3, #1
 8006e36:	d9f8      	bls.n	8006e2a <prvIdleTask+0x6>
				taskYIELD();
 8006e38:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006e3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e40:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006e44:	f3bf 8f4f 	dsb	sy
 8006e48:	f3bf 8f6f 	isb	sy
 8006e4c:	e7ed      	b.n	8006e2a <prvIdleTask+0x6>
			taskENTER_CRITICAL();
 8006e4e:	f000 fe89 	bl	8007b64 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e56:	1d30      	adds	r0, r6, #4
 8006e58:	f7ff fa50 	bl	80062fc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006e5c:	682b      	ldr	r3, [r5, #0]
 8006e5e:	3b01      	subs	r3, #1
 8006e60:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006e62:	6823      	ldr	r3, [r4, #0]
 8006e64:	3b01      	subs	r3, #1
 8006e66:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8006e68:	f000 fe9c 	bl	8007ba4 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8006e6c:	4630      	mov	r0, r6
 8006e6e:	f7ff ffbd 	bl	8006dec <prvDeleteTCB>
 8006e72:	e7db      	b.n	8006e2c <prvIdleTask+0x8>
 8006e74:	20003a90 	.word	0x20003a90
 8006e78:	20003a94 	.word	0x20003a94
 8006e7c:	20003a78 	.word	0x20003a78
 8006e80:	20003aec 	.word	0x20003aec

08006e84 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8006e84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e88:	e9dd 9409 	ldrd	r9, r4, [sp, #36]	@ 0x24
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006e8c:	0096      	lsls	r6, r2, #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8006e8e:	460d      	mov	r5, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006e90:	4632      	mov	r2, r6
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8006e92:	4607      	mov	r7, r0
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006e94:	21a5      	movs	r1, #165	@ 0xa5
 8006e96:	6b20      	ldr	r0, [r4, #48]	@ 0x30
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8006e98:	4698      	mov	r8, r3
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006e9a:	f003 f8ef 	bl	800a07c <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006e9e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006ea0:	3e04      	subs	r6, #4
 8006ea2:	441e      	add	r6, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8006ea4:	f026 0607 	bic.w	r6, r6, #7
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ea8:	1e6b      	subs	r3, r5, #1
 8006eaa:	f104 0233 	add.w	r2, r4, #51	@ 0x33
 8006eae:	350f      	adds	r5, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006eb0:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8006eb4:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
 8006eb8:	b109      	cbz	r1, 8006ebe <prvInitialiseNewTask.constprop.0+0x3a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006eba:	42ab      	cmp	r3, r5
 8006ebc:	d1f8      	bne.n	8006eb0 <prvInitialiseNewTask.constprop.0+0x2c>
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006ebe:	9d08      	ldr	r5, [sp, #32]
 8006ec0:	2d37      	cmp	r5, #55	@ 0x37
 8006ec2:	bf28      	it	cs
 8006ec4:	2537      	movcs	r5, #55	@ 0x37
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006ec6:	f04f 0a00 	mov.w	sl, #0
		pxNewTCB->uxMutexesHeld = 0;
 8006eca:	e9c4 5a13 	strd	r5, sl, [r4, #76]	@ 0x4c
	pxNewTCB->uxPriority = uxPriority;
 8006ece:	62e5      	str	r5, [r4, #44]	@ 0x2c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006ed0:	1d20      	adds	r0, r4, #4
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006ed2:	f884 a043 	strb.w	sl, [r4, #67]	@ 0x43
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006ed6:	f7ff f9ec 	bl	80062b2 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006eda:	f1c5 0538 	rsb	r5, r5, #56	@ 0x38
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006ede:	f104 0018 	add.w	r0, r4, #24
 8006ee2:	f7ff f9e6 	bl	80062b2 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8006ee6:	f8c4 a054 	str.w	sl, [r4, #84]	@ 0x54
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006eea:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006eec:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006eee:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006ef0:	f884 a058 	strb.w	sl, [r4, #88]	@ 0x58
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006ef4:	4642      	mov	r2, r8
 8006ef6:	4639      	mov	r1, r7
 8006ef8:	4630      	mov	r0, r6
 8006efa:	f000 fe0b 	bl	8007b14 <pxPortInitialiseStack>
 8006efe:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8006f00:	f1b9 0f00 	cmp.w	r9, #0
 8006f04:	d001      	beq.n	8006f0a <prvInitialiseNewTask.constprop.0+0x86>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006f06:	f8c9 4000 	str.w	r4, [r9]
}
 8006f0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006f0e <xTaskCreateStatic>:
	{
 8006f0e:	b570      	push	{r4, r5, r6, lr}
 8006f10:	b086      	sub	sp, #24
 8006f12:	e9dd 540b 	ldrd	r5, r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 8006f16:	b945      	cbnz	r5, 8006f2a <xTaskCreateStatic+0x1c>
 8006f18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f1c:	f383 8811 	msr	BASEPRI, r3
 8006f20:	f3bf 8f6f 	isb	sy
 8006f24:	f3bf 8f4f 	dsb	sy
 8006f28:	e7fe      	b.n	8006f28 <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 8006f2a:	b944      	cbnz	r4, 8006f3e <xTaskCreateStatic+0x30>
 8006f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f30:	f383 8811 	msr	BASEPRI, r3
 8006f34:	f3bf 8f6f 	isb	sy
 8006f38:	f3bf 8f4f 	dsb	sy
 8006f3c:	e7fe      	b.n	8006f3c <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8006f3e:	265c      	movs	r6, #92	@ 0x5c
 8006f40:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006f42:	9e05      	ldr	r6, [sp, #20]
 8006f44:	2e5c      	cmp	r6, #92	@ 0x5c
 8006f46:	d008      	beq.n	8006f5a <xTaskCreateStatic+0x4c>
 8006f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f4c:	f383 8811 	msr	BASEPRI, r3
 8006f50:	f3bf 8f6f 	isb	sy
 8006f54:	f3bf 8f4f 	dsb	sy
 8006f58:	e7fe      	b.n	8006f58 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006f5a:	6325      	str	r5, [r4, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006f5c:	2502      	movs	r5, #2
 8006f5e:	f884 5059 	strb.w	r5, [r4, #89]	@ 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006f62:	ad04      	add	r5, sp, #16
 8006f64:	9501      	str	r5, [sp, #4]
 8006f66:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8006f68:	9402      	str	r4, [sp, #8]
 8006f6a:	9500      	str	r5, [sp, #0]
 8006f6c:	f7ff ff8a 	bl	8006e84 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006f70:	4620      	mov	r0, r4
 8006f72:	f7ff fe71 	bl	8006c58 <prvAddNewTaskToReadyList>
	}
 8006f76:	9804      	ldr	r0, [sp, #16]
 8006f78:	b006      	add	sp, #24
 8006f7a:	bd70      	pop	{r4, r5, r6, pc}

08006f7c <xTaskCreate>:
	{
 8006f7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006f80:	4607      	mov	r7, r0
 8006f82:	b085      	sub	sp, #20
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f84:	0090      	lsls	r0, r2, #2
	{
 8006f86:	4688      	mov	r8, r1
 8006f88:	4616      	mov	r6, r2
 8006f8a:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f8c:	f000 ff50 	bl	8007e30 <pvPortMalloc>
			if( pxStack != NULL )
 8006f90:	4605      	mov	r5, r0
 8006f92:	b920      	cbnz	r0, 8006f9e <xTaskCreate+0x22>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006f94:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8006f98:	b005      	add	sp, #20
 8006f9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006f9e:	205c      	movs	r0, #92	@ 0x5c
 8006fa0:	f000 ff46 	bl	8007e30 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8006fa4:	4604      	mov	r4, r0
 8006fa6:	b198      	cbz	r0, 8006fd0 <xTaskCreate+0x54>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	f880 3059 	strb.w	r3, [r0, #89]	@ 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006fae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
					pxNewTCB->pxStack = pxStack;
 8006fb0:	6305      	str	r5, [r0, #48]	@ 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006fb2:	9301      	str	r3, [sp, #4]
 8006fb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006fb6:	9002      	str	r0, [sp, #8]
 8006fb8:	9300      	str	r3, [sp, #0]
 8006fba:	4632      	mov	r2, r6
 8006fbc:	464b      	mov	r3, r9
 8006fbe:	4641      	mov	r1, r8
 8006fc0:	4638      	mov	r0, r7
 8006fc2:	f7ff ff5f 	bl	8006e84 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006fc6:	4620      	mov	r0, r4
 8006fc8:	f7ff fe46 	bl	8006c58 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006fcc:	2001      	movs	r0, #1
 8006fce:	e7e3      	b.n	8006f98 <xTaskCreate+0x1c>
					vPortFree( pxStack );
 8006fd0:	4628      	mov	r0, r5
 8006fd2:	f000 ffbf 	bl	8007f54 <vPortFree>
		if( pxNewTCB != NULL )
 8006fd6:	e7dd      	b.n	8006f94 <xTaskCreate+0x18>

08006fd8 <vTaskStartScheduler>:
{
 8006fd8:	b510      	push	{r4, lr}
 8006fda:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006fdc:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006fde:	aa07      	add	r2, sp, #28
 8006fe0:	a906      	add	r1, sp, #24
 8006fe2:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006fe4:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006fe8:	f7ff f940 	bl	800626c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006fec:	9b05      	ldr	r3, [sp, #20]
 8006fee:	9302      	str	r3, [sp, #8]
 8006ff0:	9b06      	ldr	r3, [sp, #24]
 8006ff2:	9a07      	ldr	r2, [sp, #28]
 8006ff4:	4916      	ldr	r1, [pc, #88]	@ (8007050 <vTaskStartScheduler+0x78>)
 8006ff6:	4817      	ldr	r0, [pc, #92]	@ (8007054 <vTaskStartScheduler+0x7c>)
 8006ff8:	e9cd 4300 	strd	r4, r3, [sp]
 8006ffc:	4623      	mov	r3, r4
 8006ffe:	f7ff ff86 	bl	8006f0e <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8007002:	b318      	cbz	r0, 800704c <vTaskStartScheduler+0x74>
			xReturn = xTimerCreateTimerTask();
 8007004:	f000 fbbe 	bl	8007784 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8007008:	2801      	cmp	r0, #1
 800700a:	d114      	bne.n	8007036 <vTaskStartScheduler+0x5e>
 800700c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007010:	f383 8811 	msr	BASEPRI, r3
 8007014:	f3bf 8f6f 	isb	sy
 8007018:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 800701c:	4b0e      	ldr	r3, [pc, #56]	@ (8007058 <vTaskStartScheduler+0x80>)
 800701e:	f04f 32ff 	mov.w	r2, #4294967295
 8007022:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007024:	4b0d      	ldr	r3, [pc, #52]	@ (800705c <vTaskStartScheduler+0x84>)
 8007026:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007028:	4b0d      	ldr	r3, [pc, #52]	@ (8007060 <vTaskStartScheduler+0x88>)
 800702a:	601c      	str	r4, [r3, #0]
}
 800702c:	b008      	add	sp, #32
 800702e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8007032:	f000 be27 	b.w	8007c84 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007036:	3001      	adds	r0, #1
 8007038:	d108      	bne.n	800704c <vTaskStartScheduler+0x74>
 800703a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800703e:	f383 8811 	msr	BASEPRI, r3
 8007042:	f3bf 8f6f 	isb	sy
 8007046:	f3bf 8f4f 	dsb	sy
 800704a:	e7fe      	b.n	800704a <vTaskStartScheduler+0x72>
}
 800704c:	b008      	add	sp, #32
 800704e:	bd10      	pop	{r4, pc}
 8007050:	0800ecec 	.word	0x0800ecec
 8007054:	08006e25 	.word	0x08006e25
 8007058:	20003a58 	.word	0x20003a58
 800705c:	20003a6c 	.word	0x20003a6c
 8007060:	20003a74 	.word	0x20003a74

08007064 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8007064:	4a02      	ldr	r2, [pc, #8]	@ (8007070 <vTaskSuspendAll+0xc>)
 8007066:	6813      	ldr	r3, [r2, #0]
 8007068:	3301      	adds	r3, #1
 800706a:	6013      	str	r3, [r2, #0]
}
 800706c:	4770      	bx	lr
 800706e:	bf00      	nop
 8007070:	20003a54 	.word	0x20003a54

08007074 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8007074:	4b01      	ldr	r3, [pc, #4]	@ (800707c <xTaskGetTickCount+0x8>)
 8007076:	6818      	ldr	r0, [r3, #0]
}
 8007078:	4770      	bx	lr
 800707a:	bf00      	nop
 800707c:	20003a74 	.word	0x20003a74

08007080 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007080:	4b3f      	ldr	r3, [pc, #252]	@ (8007180 <xTaskIncrementTick+0x100>)
 8007082:	681b      	ldr	r3, [r3, #0]
{
 8007084:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007088:	2b00      	cmp	r3, #0
 800708a:	d171      	bne.n	8007170 <xTaskIncrementTick+0xf0>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800708c:	4b3d      	ldr	r3, [pc, #244]	@ (8007184 <xTaskIncrementTick+0x104>)
 800708e:	681c      	ldr	r4, [r3, #0]
 8007090:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8007092:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007094:	b9bc      	cbnz	r4, 80070c6 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8007096:	4b3c      	ldr	r3, [pc, #240]	@ (8007188 <xTaskIncrementTick+0x108>)
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	6812      	ldr	r2, [r2, #0]
 800709c:	b142      	cbz	r2, 80070b0 <xTaskIncrementTick+0x30>
 800709e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a2:	f383 8811 	msr	BASEPRI, r3
 80070a6:	f3bf 8f6f 	isb	sy
 80070aa:	f3bf 8f4f 	dsb	sy
 80070ae:	e7fe      	b.n	80070ae <xTaskIncrementTick+0x2e>
 80070b0:	4a36      	ldr	r2, [pc, #216]	@ (800718c <xTaskIncrementTick+0x10c>)
 80070b2:	6819      	ldr	r1, [r3, #0]
 80070b4:	6810      	ldr	r0, [r2, #0]
 80070b6:	6018      	str	r0, [r3, #0]
 80070b8:	6011      	str	r1, [r2, #0]
 80070ba:	4a35      	ldr	r2, [pc, #212]	@ (8007190 <xTaskIncrementTick+0x110>)
 80070bc:	6813      	ldr	r3, [r2, #0]
 80070be:	3301      	adds	r3, #1
 80070c0:	6013      	str	r3, [r2, #0]
 80070c2:	f7ff fe81 	bl	8006dc8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80070c6:	4d33      	ldr	r5, [pc, #204]	@ (8007194 <xTaskIncrementTick+0x114>)
 80070c8:	4e33      	ldr	r6, [pc, #204]	@ (8007198 <xTaskIncrementTick+0x118>)
 80070ca:	682b      	ldr	r3, [r5, #0]
 80070cc:	4f33      	ldr	r7, [pc, #204]	@ (800719c <xTaskIncrementTick+0x11c>)
 80070ce:	42a3      	cmp	r3, r4
BaseType_t xSwitchRequired = pdFALSE;
 80070d0:	f04f 0b00 	mov.w	fp, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 80070d4:	d911      	bls.n	80070fa <xTaskIncrementTick+0x7a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80070d6:	683a      	ldr	r2, [r7, #0]
 80070d8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80070da:	2114      	movs	r1, #20
 80070dc:	434a      	muls	r2, r1
 80070de:	58b2      	ldr	r2, [r6, r2]
				xSwitchRequired = pdTRUE;
 80070e0:	2a02      	cmp	r2, #2
 80070e2:	bf28      	it	cs
 80070e4:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 80070e8:	4a2d      	ldr	r2, [pc, #180]	@ (80071a0 <xTaskIncrementTick+0x120>)
 80070ea:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 80070ec:	2a00      	cmp	r2, #0
}
 80070ee:	bf0c      	ite	eq
 80070f0:	4658      	moveq	r0, fp
 80070f2:	2001      	movne	r0, #1
 80070f4:	b003      	add	sp, #12
 80070f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070fa:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8007188 <xTaskIncrementTick+0x108>
					prvAddTaskToReadyList( pxTCB );
 80070fe:	f8df a0a8 	ldr.w	sl, [pc, #168]	@ 80071a8 <xTaskIncrementTick+0x128>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007102:	f8d9 2000 	ldr.w	r2, [r9]
 8007106:	6812      	ldr	r2, [r2, #0]
 8007108:	b91a      	cbnz	r2, 8007112 <xTaskIncrementTick+0x92>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800710a:	f04f 32ff 	mov.w	r2, #4294967295
 800710e:	602a      	str	r2, [r5, #0]
					break;
 8007110:	e7e1      	b.n	80070d6 <xTaskIncrementTick+0x56>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007112:	f8d9 2000 	ldr.w	r2, [r9]
 8007116:	68d2      	ldr	r2, [r2, #12]
 8007118:	f8d2 800c 	ldr.w	r8, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800711c:	f8d8 1004 	ldr.w	r1, [r8, #4]
					if( xConstTickCount < xItemValue )
 8007120:	428c      	cmp	r4, r1
 8007122:	d201      	bcs.n	8007128 <xTaskIncrementTick+0xa8>
						xNextTaskUnblockTime = xItemValue;
 8007124:	6029      	str	r1, [r5, #0]
						break;
 8007126:	e7d6      	b.n	80070d6 <xTaskIncrementTick+0x56>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007128:	f108 0304 	add.w	r3, r8, #4
 800712c:	4618      	mov	r0, r3
 800712e:	9301      	str	r3, [sp, #4]
 8007130:	f7ff f8e4 	bl	80062fc <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007134:	f8d8 1028 	ldr.w	r1, [r8, #40]	@ 0x28
 8007138:	b119      	cbz	r1, 8007142 <xTaskIncrementTick+0xc2>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800713a:	f108 0018 	add.w	r0, r8, #24
 800713e:	f7ff f8dd 	bl	80062fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007142:	f8d8 002c 	ldr.w	r0, [r8, #44]	@ 0x2c
 8007146:	f8da 1000 	ldr.w	r1, [sl]
 800714a:	2314      	movs	r3, #20
 800714c:	4288      	cmp	r0, r1
 800714e:	bf88      	it	hi
 8007150:	f8ca 0000 	strhi.w	r0, [sl]
 8007154:	9901      	ldr	r1, [sp, #4]
 8007156:	fb03 6000 	mla	r0, r3, r0, r6
 800715a:	f7ff f8ad 	bl	80062b8 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800715e:	6838      	ldr	r0, [r7, #0]
 8007160:	f8d8 102c 	ldr.w	r1, [r8, #44]	@ 0x2c
 8007164:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
							xSwitchRequired = pdTRUE;
 8007166:	4291      	cmp	r1, r2
 8007168:	bf28      	it	cs
 800716a:	f04f 0b01 	movcs.w	fp, #1
 800716e:	e7c8      	b.n	8007102 <xTaskIncrementTick+0x82>
		++uxPendedTicks;
 8007170:	4a0c      	ldr	r2, [pc, #48]	@ (80071a4 <xTaskIncrementTick+0x124>)
 8007172:	6813      	ldr	r3, [r2, #0]
 8007174:	3301      	adds	r3, #1
 8007176:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8007178:	f04f 0b00 	mov.w	fp, #0
 800717c:	e7b4      	b.n	80070e8 <xTaskIncrementTick+0x68>
 800717e:	bf00      	nop
 8007180:	20003a54 	.word	0x20003a54
 8007184:	20003a74 	.word	0x20003a74
 8007188:	20003ac0 	.word	0x20003ac0
 800718c:	20003abc 	.word	0x20003abc
 8007190:	20003a60 	.word	0x20003a60
 8007194:	20003a58 	.word	0x20003a58
 8007198:	20003aec 	.word	0x20003aec
 800719c:	20003f4c 	.word	0x20003f4c
 80071a0:	20003a64 	.word	0x20003a64
 80071a4:	20003a68 	.word	0x20003a68
 80071a8:	20003a70 	.word	0x20003a70

080071ac <xTaskResumeAll>:
{
 80071ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	configASSERT( uxSchedulerSuspended );
 80071b0:	4c30      	ldr	r4, [pc, #192]	@ (8007274 <xTaskResumeAll+0xc8>)
 80071b2:	6823      	ldr	r3, [r4, #0]
 80071b4:	b943      	cbnz	r3, 80071c8 <xTaskResumeAll+0x1c>
 80071b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ba:	f383 8811 	msr	BASEPRI, r3
 80071be:	f3bf 8f6f 	isb	sy
 80071c2:	f3bf 8f4f 	dsb	sy
 80071c6:	e7fe      	b.n	80071c6 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 80071c8:	f000 fccc 	bl	8007b64 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80071cc:	6823      	ldr	r3, [r4, #0]
 80071ce:	3b01      	subs	r3, #1
 80071d0:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071d2:	6824      	ldr	r4, [r4, #0]
 80071d4:	b12c      	cbz	r4, 80071e2 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 80071d6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80071d8:	f000 fce4 	bl	8007ba4 <vPortExitCritical>
}
 80071dc:	4620      	mov	r0, r4
 80071de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80071e2:	4b25      	ldr	r3, [pc, #148]	@ (8007278 <xTaskResumeAll+0xcc>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d0f5      	beq.n	80071d6 <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80071ea:	4d24      	ldr	r5, [pc, #144]	@ (800727c <xTaskResumeAll+0xd0>)
					prvAddTaskToReadyList( pxTCB );
 80071ec:	4e24      	ldr	r6, [pc, #144]	@ (8007280 <xTaskResumeAll+0xd4>)
 80071ee:	f8df 80a0 	ldr.w	r8, [pc, #160]	@ 8007290 <xTaskResumeAll+0xe4>
 80071f2:	e01d      	b.n	8007230 <xTaskResumeAll+0x84>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80071f4:	68eb      	ldr	r3, [r5, #12]
 80071f6:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071f8:	1d27      	adds	r7, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80071fa:	f104 0018 	add.w	r0, r4, #24
 80071fe:	f7ff f87d 	bl	80062fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007202:	4638      	mov	r0, r7
 8007204:	f7ff f87a 	bl	80062fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007208:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800720a:	6832      	ldr	r2, [r6, #0]
 800720c:	2014      	movs	r0, #20
 800720e:	4293      	cmp	r3, r2
 8007210:	fb00 8003 	mla	r0, r0, r3, r8
 8007214:	4639      	mov	r1, r7
 8007216:	bf88      	it	hi
 8007218:	6033      	strhi	r3, [r6, #0]
 800721a:	f7ff f84d 	bl	80062b8 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800721e:	4b19      	ldr	r3, [pc, #100]	@ (8007284 <xTaskResumeAll+0xd8>)
 8007220:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007226:	429a      	cmp	r2, r3
 8007228:	d302      	bcc.n	8007230 <xTaskResumeAll+0x84>
						xYieldPending = pdTRUE;
 800722a:	4b17      	ldr	r3, [pc, #92]	@ (8007288 <xTaskResumeAll+0xdc>)
 800722c:	2201      	movs	r2, #1
 800722e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007230:	682b      	ldr	r3, [r5, #0]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d1de      	bne.n	80071f4 <xTaskResumeAll+0x48>
				if( pxTCB != NULL )
 8007236:	b10c      	cbz	r4, 800723c <xTaskResumeAll+0x90>
					prvResetNextTaskUnblockTime();
 8007238:	f7ff fdc6 	bl	8006dc8 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800723c:	4d13      	ldr	r5, [pc, #76]	@ (800728c <xTaskResumeAll+0xe0>)
 800723e:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007240:	b144      	cbz	r4, 8007254 <xTaskResumeAll+0xa8>
								xYieldPending = pdTRUE;
 8007242:	4e11      	ldr	r6, [pc, #68]	@ (8007288 <xTaskResumeAll+0xdc>)
 8007244:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8007246:	f7ff ff1b 	bl	8007080 <xTaskIncrementTick>
 800724a:	b100      	cbz	r0, 800724e <xTaskResumeAll+0xa2>
								xYieldPending = pdTRUE;
 800724c:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800724e:	3c01      	subs	r4, #1
 8007250:	d1f9      	bne.n	8007246 <xTaskResumeAll+0x9a>
						uxPendedTicks = 0;
 8007252:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8007254:	4b0c      	ldr	r3, [pc, #48]	@ (8007288 <xTaskResumeAll+0xdc>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d0bc      	beq.n	80071d6 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 800725c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007260:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007264:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007268:	f3bf 8f4f 	dsb	sy
 800726c:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8007270:	2401      	movs	r4, #1
 8007272:	e7b1      	b.n	80071d8 <xTaskResumeAll+0x2c>
 8007274:	20003a54 	.word	0x20003a54
 8007278:	20003a78 	.word	0x20003a78
 800727c:	20003aa8 	.word	0x20003aa8
 8007280:	20003a70 	.word	0x20003a70
 8007284:	20003f4c 	.word	0x20003f4c
 8007288:	20003a64 	.word	0x20003a64
 800728c:	20003a68 	.word	0x20003a68
 8007290:	20003aec 	.word	0x20003aec

08007294 <vTaskDelay>:
	{
 8007294:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007296:	b950      	cbnz	r0, 80072ae <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 8007298:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800729c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072a0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80072a4:	f3bf 8f4f 	dsb	sy
 80072a8:	f3bf 8f6f 	isb	sy
	}
 80072ac:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80072ae:	4b0a      	ldr	r3, [pc, #40]	@ (80072d8 <vTaskDelay+0x44>)
 80072b0:	6819      	ldr	r1, [r3, #0]
 80072b2:	b141      	cbz	r1, 80072c6 <vTaskDelay+0x32>
 80072b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072b8:	f383 8811 	msr	BASEPRI, r3
 80072bc:	f3bf 8f6f 	isb	sy
 80072c0:	f3bf 8f4f 	dsb	sy
 80072c4:	e7fe      	b.n	80072c4 <vTaskDelay+0x30>
			vTaskSuspendAll();
 80072c6:	f7ff fecd 	bl	8007064 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80072ca:	f7ff fd45 	bl	8006d58 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 80072ce:	f7ff ff6d 	bl	80071ac <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80072d2:	2800      	cmp	r0, #0
 80072d4:	d0e0      	beq.n	8007298 <vTaskDelay+0x4>
 80072d6:	e7e9      	b.n	80072ac <vTaskDelay+0x18>
 80072d8:	20003a54 	.word	0x20003a54

080072dc <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80072dc:	4b17      	ldr	r3, [pc, #92]	@ (800733c <vTaskSwitchContext+0x60>)
 80072de:	681a      	ldr	r2, [r3, #0]
 80072e0:	4b17      	ldr	r3, [pc, #92]	@ (8007340 <vTaskSwitchContext+0x64>)
{
 80072e2:	b570      	push	{r4, r5, r6, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80072e4:	b112      	cbz	r2, 80072ec <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 80072e6:	2201      	movs	r2, #1
 80072e8:	601a      	str	r2, [r3, #0]
}
 80072ea:	bd70      	pop	{r4, r5, r6, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80072ec:	4d15      	ldr	r5, [pc, #84]	@ (8007344 <vTaskSwitchContext+0x68>)
		xYieldPending = pdFALSE;
 80072ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80072f0:	682a      	ldr	r2, [r5, #0]
 80072f2:	4915      	ldr	r1, [pc, #84]	@ (8007348 <vTaskSwitchContext+0x6c>)
 80072f4:	2614      	movs	r6, #20
 80072f6:	fb06 f302 	mul.w	r3, r6, r2
 80072fa:	18c8      	adds	r0, r1, r3
 80072fc:	58cc      	ldr	r4, [r1, r3]
 80072fe:	b18c      	cbz	r4, 8007324 <vTaskSwitchContext+0x48>
 8007300:	6844      	ldr	r4, [r0, #4]
 8007302:	3308      	adds	r3, #8
 8007304:	6864      	ldr	r4, [r4, #4]
 8007306:	6044      	str	r4, [r0, #4]
 8007308:	440b      	add	r3, r1
 800730a:	429c      	cmp	r4, r3
 800730c:	bf04      	itt	eq
 800730e:	6863      	ldreq	r3, [r4, #4]
 8007310:	6043      	streq	r3, [r0, #4]
 8007312:	2314      	movs	r3, #20
 8007314:	fb03 1102 	mla	r1, r3, r2, r1
 8007318:	684b      	ldr	r3, [r1, #4]
 800731a:	68d9      	ldr	r1, [r3, #12]
 800731c:	4b0b      	ldr	r3, [pc, #44]	@ (800734c <vTaskSwitchContext+0x70>)
 800731e:	6019      	str	r1, [r3, #0]
 8007320:	602a      	str	r2, [r5, #0]
}
 8007322:	e7e2      	b.n	80072ea <vTaskSwitchContext+0xe>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007324:	b942      	cbnz	r2, 8007338 <vTaskSwitchContext+0x5c>
 8007326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800732a:	f383 8811 	msr	BASEPRI, r3
 800732e:	f3bf 8f6f 	isb	sy
 8007332:	f3bf 8f4f 	dsb	sy
 8007336:	e7fe      	b.n	8007336 <vTaskSwitchContext+0x5a>
 8007338:	3a01      	subs	r2, #1
 800733a:	e7dc      	b.n	80072f6 <vTaskSwitchContext+0x1a>
 800733c:	20003a54 	.word	0x20003a54
 8007340:	20003a64 	.word	0x20003a64
 8007344:	20003a70 	.word	0x20003a70
 8007348:	20003aec 	.word	0x20003aec
 800734c:	20003f4c 	.word	0x20003f4c

08007350 <vTaskPlaceOnEventList>:
{
 8007350:	b510      	push	{r4, lr}
 8007352:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 8007354:	b940      	cbnz	r0, 8007368 <vTaskPlaceOnEventList+0x18>
 8007356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800735a:	f383 8811 	msr	BASEPRI, r3
 800735e:	f3bf 8f6f 	isb	sy
 8007362:	f3bf 8f4f 	dsb	sy
 8007366:	e7fe      	b.n	8007366 <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007368:	4b05      	ldr	r3, [pc, #20]	@ (8007380 <vTaskPlaceOnEventList+0x30>)
 800736a:	6819      	ldr	r1, [r3, #0]
 800736c:	3118      	adds	r1, #24
 800736e:	f7fe ffae 	bl	80062ce <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007372:	4620      	mov	r0, r4
 8007374:	2101      	movs	r1, #1
}
 8007376:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800737a:	f7ff bced 	b.w	8006d58 <prvAddCurrentTaskToDelayedList>
 800737e:	bf00      	nop
 8007380:	20003f4c 	.word	0x20003f4c

08007384 <vTaskPlaceOnEventListRestricted>:
	{
 8007384:	b538      	push	{r3, r4, r5, lr}
 8007386:	460d      	mov	r5, r1
 8007388:	4614      	mov	r4, r2
		configASSERT( pxEventList );
 800738a:	b940      	cbnz	r0, 800739e <vTaskPlaceOnEventListRestricted+0x1a>
 800738c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007390:	f383 8811 	msr	BASEPRI, r3
 8007394:	f3bf 8f6f 	isb	sy
 8007398:	f3bf 8f4f 	dsb	sy
 800739c:	e7fe      	b.n	800739c <vTaskPlaceOnEventListRestricted+0x18>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800739e:	4b07      	ldr	r3, [pc, #28]	@ (80073bc <vTaskPlaceOnEventListRestricted+0x38>)
 80073a0:	6819      	ldr	r1, [r3, #0]
 80073a2:	3118      	adds	r1, #24
 80073a4:	f7fe ff88 	bl	80062b8 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 80073a8:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80073aa:	4621      	mov	r1, r4
 80073ac:	bf0c      	ite	eq
 80073ae:	4628      	moveq	r0, r5
 80073b0:	f04f 30ff 	movne.w	r0, #4294967295
	}
 80073b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80073b8:	f7ff bcce 	b.w	8006d58 <prvAddCurrentTaskToDelayedList>
 80073bc:	20003f4c 	.word	0x20003f4c

080073c0 <xTaskRemoveFromEventList>:
{
 80073c0:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80073c2:	68c3      	ldr	r3, [r0, #12]
 80073c4:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80073c6:	b944      	cbnz	r4, 80073da <xTaskRemoveFromEventList+0x1a>
 80073c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073cc:	f383 8811 	msr	BASEPRI, r3
 80073d0:	f3bf 8f6f 	isb	sy
 80073d4:	f3bf 8f4f 	dsb	sy
 80073d8:	e7fe      	b.n	80073d8 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80073da:	f104 0518 	add.w	r5, r4, #24
 80073de:	4628      	mov	r0, r5
 80073e0:	f7fe ff8c 	bl	80062fc <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073e4:	4b10      	ldr	r3, [pc, #64]	@ (8007428 <xTaskRemoveFromEventList+0x68>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	b9db      	cbnz	r3, 8007422 <xTaskRemoveFromEventList+0x62>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80073ea:	1d25      	adds	r5, r4, #4
 80073ec:	4628      	mov	r0, r5
 80073ee:	f7fe ff85 	bl	80062fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80073f2:	4a0e      	ldr	r2, [pc, #56]	@ (800742c <xTaskRemoveFromEventList+0x6c>)
 80073f4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80073f6:	6811      	ldr	r1, [r2, #0]
 80073f8:	428b      	cmp	r3, r1
 80073fa:	bf88      	it	hi
 80073fc:	6013      	strhi	r3, [r2, #0]
 80073fe:	4a0c      	ldr	r2, [pc, #48]	@ (8007430 <xTaskRemoveFromEventList+0x70>)
 8007400:	2014      	movs	r0, #20
 8007402:	4629      	mov	r1, r5
 8007404:	fb00 2003 	mla	r0, r0, r3, r2
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007408:	f7fe ff56 	bl	80062b8 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800740c:	4b09      	ldr	r3, [pc, #36]	@ (8007434 <xTaskRemoveFromEventList+0x74>)
 800740e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007414:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8007416:	bf83      	ittte	hi
 8007418:	4b07      	ldrhi	r3, [pc, #28]	@ (8007438 <xTaskRemoveFromEventList+0x78>)
 800741a:	2001      	movhi	r0, #1
 800741c:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 800741e:	2000      	movls	r0, #0
}
 8007420:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007422:	4806      	ldr	r0, [pc, #24]	@ (800743c <xTaskRemoveFromEventList+0x7c>)
 8007424:	4629      	mov	r1, r5
 8007426:	e7ef      	b.n	8007408 <xTaskRemoveFromEventList+0x48>
 8007428:	20003a54 	.word	0x20003a54
 800742c:	20003a70 	.word	0x20003a70
 8007430:	20003aec 	.word	0x20003aec
 8007434:	20003f4c 	.word	0x20003f4c
 8007438:	20003a64 	.word	0x20003a64
 800743c:	20003aa8 	.word	0x20003aa8

08007440 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007440:	4b03      	ldr	r3, [pc, #12]	@ (8007450 <vTaskInternalSetTimeOutState+0x10>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007446:	4b03      	ldr	r3, [pc, #12]	@ (8007454 <vTaskInternalSetTimeOutState+0x14>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	6043      	str	r3, [r0, #4]
}
 800744c:	4770      	bx	lr
 800744e:	bf00      	nop
 8007450:	20003a60 	.word	0x20003a60
 8007454:	20003a74 	.word	0x20003a74

08007458 <xTaskCheckForTimeOut>:
{
 8007458:	b570      	push	{r4, r5, r6, lr}
 800745a:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 800745c:	4605      	mov	r5, r0
 800745e:	b940      	cbnz	r0, 8007472 <xTaskCheckForTimeOut+0x1a>
 8007460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007464:	f383 8811 	msr	BASEPRI, r3
 8007468:	f3bf 8f6f 	isb	sy
 800746c:	f3bf 8f4f 	dsb	sy
 8007470:	e7fe      	b.n	8007470 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 8007472:	b941      	cbnz	r1, 8007486 <xTaskCheckForTimeOut+0x2e>
 8007474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007478:	f383 8811 	msr	BASEPRI, r3
 800747c:	f3bf 8f6f 	isb	sy
 8007480:	f3bf 8f4f 	dsb	sy
 8007484:	e7fe      	b.n	8007484 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 8007486:	f000 fb6d 	bl	8007b64 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800748a:	4b0f      	ldr	r3, [pc, #60]	@ (80074c8 <xTaskCheckForTimeOut+0x70>)
 800748c:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 800748e:	6823      	ldr	r3, [r4, #0]
 8007490:	1c5a      	adds	r2, r3, #1
 8007492:	d010      	beq.n	80074b6 <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007494:	480d      	ldr	r0, [pc, #52]	@ (80074cc <xTaskCheckForTimeOut+0x74>)
 8007496:	682e      	ldr	r6, [r5, #0]
 8007498:	6800      	ldr	r0, [r0, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800749a:	686a      	ldr	r2, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800749c:	4286      	cmp	r6, r0
 800749e:	d001      	beq.n	80074a4 <xTaskCheckForTimeOut+0x4c>
 80074a0:	428a      	cmp	r2, r1
 80074a2:	d90f      	bls.n	80074c4 <xTaskCheckForTimeOut+0x6c>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80074a4:	1a88      	subs	r0, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80074a6:	4283      	cmp	r3, r0
 80074a8:	d90a      	bls.n	80074c0 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
 80074aa:	1a5b      	subs	r3, r3, r1
 80074ac:	4413      	add	r3, r2
 80074ae:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80074b0:	4628      	mov	r0, r5
 80074b2:	f7ff ffc5 	bl	8007440 <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 80074b6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80074b8:	f000 fb74 	bl	8007ba4 <vPortExitCritical>
}
 80074bc:	4620      	mov	r0, r4
 80074be:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 80074c0:	2300      	movs	r3, #0
 80074c2:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 80074c4:	2401      	movs	r4, #1
 80074c6:	e7f7      	b.n	80074b8 <xTaskCheckForTimeOut+0x60>
 80074c8:	20003a74 	.word	0x20003a74
 80074cc:	20003a60 	.word	0x20003a60

080074d0 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 80074d0:	4b01      	ldr	r3, [pc, #4]	@ (80074d8 <vTaskMissedYield+0x8>)
 80074d2:	2201      	movs	r2, #1
 80074d4:	601a      	str	r2, [r3, #0]
}
 80074d6:	4770      	bx	lr
 80074d8:	20003a64 	.word	0x20003a64

080074dc <uxTaskGetStackHighWaterMark>:
		pxTCB = prvGetTCBFromHandle( xTask );
 80074dc:	b908      	cbnz	r0, 80074e2 <uxTaskGetStackHighWaterMark+0x6>
 80074de:	4b06      	ldr	r3, [pc, #24]	@ (80074f8 <uxTaskGetStackHighWaterMark+0x1c>)
 80074e0:	6818      	ldr	r0, [r3, #0]
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 80074e2:	6b02      	ldr	r2, [r0, #48]	@ 0x30
	uint32_t ulCount = 0U;
 80074e4:	2000      	movs	r0, #0
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80074e6:	5c13      	ldrb	r3, [r2, r0]
 80074e8:	2ba5      	cmp	r3, #165	@ 0xa5
 80074ea:	d002      	beq.n	80074f2 <uxTaskGetStackHighWaterMark+0x16>
	}
 80074ec:	f3c0 008f 	ubfx	r0, r0, #2, #16
 80074f0:	4770      	bx	lr
			ulCount++;
 80074f2:	3001      	adds	r0, #1
 80074f4:	e7f7      	b.n	80074e6 <uxTaskGetStackHighWaterMark+0xa>
 80074f6:	bf00      	nop
 80074f8:	20003f4c 	.word	0x20003f4c

080074fc <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 80074fc:	4b01      	ldr	r3, [pc, #4]	@ (8007504 <xTaskGetCurrentTaskHandle+0x8>)
 80074fe:	6818      	ldr	r0, [r3, #0]
	}
 8007500:	4770      	bx	lr
 8007502:	bf00      	nop
 8007504:	20003f4c 	.word	0x20003f4c

08007508 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8007508:	4b05      	ldr	r3, [pc, #20]	@ (8007520 <xTaskGetSchedulerState+0x18>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	b133      	cbz	r3, 800751c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800750e:	4b05      	ldr	r3, [pc, #20]	@ (8007524 <xTaskGetSchedulerState+0x1c>)
 8007510:	6818      	ldr	r0, [r3, #0]
 8007512:	fab0 f080 	clz	r0, r0
 8007516:	0940      	lsrs	r0, r0, #5
 8007518:	0040      	lsls	r0, r0, #1
 800751a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800751c:	2001      	movs	r0, #1
	}
 800751e:	4770      	bx	lr
 8007520:	20003a6c 	.word	0x20003a6c
 8007524:	20003a54 	.word	0x20003a54

08007528 <xTaskPriorityInherit>:
	{
 8007528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 800752a:	4604      	mov	r4, r0
 800752c:	b350      	cbz	r0, 8007584 <xTaskPriorityInherit+0x5c>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800752e:	4d1b      	ldr	r5, [pc, #108]	@ (800759c <xTaskPriorityInherit+0x74>)
 8007530:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8007532:	682a      	ldr	r2, [r5, #0]
 8007534:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007536:	4293      	cmp	r3, r2
 8007538:	d227      	bcs.n	800758a <xTaskPriorityInherit+0x62>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800753a:	6982      	ldr	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800753c:	4e18      	ldr	r6, [pc, #96]	@ (80075a0 <xTaskPriorityInherit+0x78>)
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800753e:	2a00      	cmp	r2, #0
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007540:	bfa1      	itttt	ge
 8007542:	682a      	ldrge	r2, [r5, #0]
 8007544:	6ad2      	ldrge	r2, [r2, #44]	@ 0x2c
 8007546:	f1c2 0238 	rsbge	r2, r2, #56	@ 0x38
 800754a:	6182      	strge	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800754c:	2214      	movs	r2, #20
 800754e:	fb02 6303 	mla	r3, r2, r3, r6
 8007552:	6942      	ldr	r2, [r0, #20]
 8007554:	429a      	cmp	r2, r3
 8007556:	d111      	bne.n	800757c <xTaskPriorityInherit+0x54>
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007558:	1d07      	adds	r7, r0, #4
 800755a:	4638      	mov	r0, r7
 800755c:	f7fe fece 	bl	80062fc <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007560:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007562:	4a10      	ldr	r2, [pc, #64]	@ (80075a4 <xTaskPriorityInherit+0x7c>)
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007566:	6811      	ldr	r1, [r2, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007568:	62e3      	str	r3, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800756a:	428b      	cmp	r3, r1
 800756c:	d80b      	bhi.n	8007586 <xTaskPriorityInherit+0x5e>
 800756e:	2014      	movs	r0, #20
 8007570:	4639      	mov	r1, r7
 8007572:	fb00 6003 	mla	r0, r0, r3, r6
 8007576:	f7fe fe9f 	bl	80062b8 <vListInsertEnd>
 800757a:	e002      	b.n	8007582 <xTaskPriorityInherit+0x5a>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800757c:	682b      	ldr	r3, [r5, #0]
 800757e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007580:	62c3      	str	r3, [r0, #44]	@ 0x2c
				xReturn = pdTRUE;
 8007582:	2001      	movs	r0, #1
	}
 8007584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007586:	6013      	str	r3, [r2, #0]
 8007588:	e7f1      	b.n	800756e <xTaskPriorityInherit+0x46>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800758a:	682b      	ldr	r3, [r5, #0]
 800758c:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
 800758e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007590:	4298      	cmp	r0, r3
 8007592:	bf2c      	ite	cs
 8007594:	2000      	movcs	r0, #0
 8007596:	2001      	movcc	r0, #1
 8007598:	e7f4      	b.n	8007584 <xTaskPriorityInherit+0x5c>
 800759a:	bf00      	nop
 800759c:	20003f4c 	.word	0x20003f4c
 80075a0:	20003aec 	.word	0x20003aec
 80075a4:	20003a70 	.word	0x20003a70

080075a8 <xTaskPriorityDisinherit>:
	{
 80075a8:	b538      	push	{r3, r4, r5, lr}
		if( pxMutexHolder != NULL )
 80075aa:	b908      	cbnz	r0, 80075b0 <xTaskPriorityDisinherit+0x8>
	BaseType_t xReturn = pdFALSE;
 80075ac:	2000      	movs	r0, #0
	}
 80075ae:	bd38      	pop	{r3, r4, r5, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 80075b0:	4b1b      	ldr	r3, [pc, #108]	@ (8007620 <xTaskPriorityDisinherit+0x78>)
 80075b2:	681c      	ldr	r4, [r3, #0]
 80075b4:	4284      	cmp	r4, r0
 80075b6:	d008      	beq.n	80075ca <xTaskPriorityDisinherit+0x22>
 80075b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075bc:	f383 8811 	msr	BASEPRI, r3
 80075c0:	f3bf 8f6f 	isb	sy
 80075c4:	f3bf 8f4f 	dsb	sy
 80075c8:	e7fe      	b.n	80075c8 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 80075ca:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80075cc:	b943      	cbnz	r3, 80075e0 <xTaskPriorityDisinherit+0x38>
 80075ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075d2:	f383 8811 	msr	BASEPRI, r3
 80075d6:	f3bf 8f6f 	isb	sy
 80075da:	f3bf 8f4f 	dsb	sy
 80075de:	e7fe      	b.n	80075de <xTaskPriorityDisinherit+0x36>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80075e0:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80075e2:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
			( pxTCB->uxMutexesHeld )--;
 80075e4:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80075e6:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 80075e8:	6523      	str	r3, [r4, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80075ea:	d0df      	beq.n	80075ac <xTaskPriorityDisinherit+0x4>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d1dd      	bne.n	80075ac <xTaskPriorityDisinherit+0x4>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80075f0:	1d25      	adds	r5, r4, #4
 80075f2:	4628      	mov	r0, r5
 80075f4:	f7fe fe82 	bl	80062fc <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80075f8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80075fa:	62e3      	str	r3, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075fc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007600:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8007602:	4a08      	ldr	r2, [pc, #32]	@ (8007624 <xTaskPriorityDisinherit+0x7c>)
 8007604:	6811      	ldr	r1, [r2, #0]
 8007606:	428b      	cmp	r3, r1
 8007608:	bf88      	it	hi
 800760a:	6013      	strhi	r3, [r2, #0]
 800760c:	4a06      	ldr	r2, [pc, #24]	@ (8007628 <xTaskPriorityDisinherit+0x80>)
 800760e:	2014      	movs	r0, #20
 8007610:	fb00 2003 	mla	r0, r0, r3, r2
 8007614:	4629      	mov	r1, r5
 8007616:	f7fe fe4f 	bl	80062b8 <vListInsertEnd>
					xReturn = pdTRUE;
 800761a:	2001      	movs	r0, #1
		return xReturn;
 800761c:	e7c7      	b.n	80075ae <xTaskPriorityDisinherit+0x6>
 800761e:	bf00      	nop
 8007620:	20003f4c 	.word	0x20003f4c
 8007624:	20003a70 	.word	0x20003a70
 8007628:	20003aec 	.word	0x20003aec

0800762c <vTaskPriorityDisinheritAfterTimeout>:
	{
 800762c:	b570      	push	{r4, r5, r6, lr}
		if( pxMutexHolder != NULL )
 800762e:	4604      	mov	r4, r0
 8007630:	2800      	cmp	r0, #0
 8007632:	d041      	beq.n	80076b8 <vTaskPriorityDisinheritAfterTimeout+0x8c>
			configASSERT( pxTCB->uxMutexesHeld );
 8007634:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8007636:	b942      	cbnz	r2, 800764a <vTaskPriorityDisinheritAfterTimeout+0x1e>
 8007638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800763c:	f383 8811 	msr	BASEPRI, r3
 8007640:	f3bf 8f6f 	isb	sy
 8007644:	f3bf 8f4f 	dsb	sy
 8007648:	e7fe      	b.n	8007648 <vTaskPriorityDisinheritAfterTimeout+0x1c>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800764a:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 800764c:	4299      	cmp	r1, r3
 800764e:	bf38      	it	cc
 8007650:	4619      	movcc	r1, r3
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007652:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8007654:	428b      	cmp	r3, r1
 8007656:	d02f      	beq.n	80076b8 <vTaskPriorityDisinheritAfterTimeout+0x8c>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007658:	2a01      	cmp	r2, #1
 800765a:	d12d      	bne.n	80076b8 <vTaskPriorityDisinheritAfterTimeout+0x8c>
					configASSERT( pxTCB != pxCurrentTCB );
 800765c:	4a17      	ldr	r2, [pc, #92]	@ (80076bc <vTaskPriorityDisinheritAfterTimeout+0x90>)
 800765e:	6812      	ldr	r2, [r2, #0]
 8007660:	4282      	cmp	r2, r0
 8007662:	d108      	bne.n	8007676 <vTaskPriorityDisinheritAfterTimeout+0x4a>
 8007664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007668:	f383 8811 	msr	BASEPRI, r3
 800766c:	f3bf 8f6f 	isb	sy
 8007670:	f3bf 8f4f 	dsb	sy
 8007674:	e7fe      	b.n	8007674 <vTaskPriorityDisinheritAfterTimeout+0x48>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007676:	6982      	ldr	r2, [r0, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007678:	4d11      	ldr	r5, [pc, #68]	@ (80076c0 <vTaskPriorityDisinheritAfterTimeout+0x94>)
					pxTCB->uxPriority = uxPriorityToUse;
 800767a:	62c1      	str	r1, [r0, #44]	@ 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800767c:	2a00      	cmp	r2, #0
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800767e:	f04f 0214 	mov.w	r2, #20
 8007682:	fb02 5303 	mla	r3, r2, r3, r5
 8007686:	6942      	ldr	r2, [r0, #20]
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007688:	bfa4      	itt	ge
 800768a:	f1c1 0138 	rsbge	r1, r1, #56	@ 0x38
 800768e:	6181      	strge	r1, [r0, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007690:	429a      	cmp	r2, r3
 8007692:	d111      	bne.n	80076b8 <vTaskPriorityDisinheritAfterTimeout+0x8c>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007694:	1d06      	adds	r6, r0, #4
 8007696:	4630      	mov	r0, r6
 8007698:	f7fe fe30 	bl	80062fc <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 800769c:	4a09      	ldr	r2, [pc, #36]	@ (80076c4 <vTaskPriorityDisinheritAfterTimeout+0x98>)
 800769e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80076a0:	6811      	ldr	r1, [r2, #0]
 80076a2:	2014      	movs	r0, #20
 80076a4:	428b      	cmp	r3, r1
 80076a6:	fb00 5003 	mla	r0, r0, r3, r5
 80076aa:	4631      	mov	r1, r6
	}
 80076ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
						prvAddTaskToReadyList( pxTCB );
 80076b0:	bf88      	it	hi
 80076b2:	6013      	strhi	r3, [r2, #0]
 80076b4:	f7fe be00 	b.w	80062b8 <vListInsertEnd>
	}
 80076b8:	bd70      	pop	{r4, r5, r6, pc}
 80076ba:	bf00      	nop
 80076bc:	20003f4c 	.word	0x20003f4c
 80076c0:	20003aec 	.word	0x20003aec
 80076c4:	20003a70 	.word	0x20003a70

080076c8 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 80076c8:	4b04      	ldr	r3, [pc, #16]	@ (80076dc <pvTaskIncrementMutexHeldCount+0x14>)
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	b11a      	cbz	r2, 80076d6 <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 80076ce:	6819      	ldr	r1, [r3, #0]
 80076d0:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 80076d2:	3201      	adds	r2, #1
 80076d4:	650a      	str	r2, [r1, #80]	@ 0x50
		return pxCurrentTCB;
 80076d6:	6818      	ldr	r0, [r3, #0]
	}
 80076d8:	4770      	bx	lr
 80076da:	bf00      	nop
 80076dc:	20003f4c 	.word	0x20003f4c

080076e0 <prvInsertTimerInActiveList>:
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );

	if( xNextExpiryTime <= xTimeNow )
 80076e0:	4291      	cmp	r1, r2
{
 80076e2:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80076e4:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80076e6:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 80076e8:	d80a      	bhi.n	8007700 <prvInsertTimerInActiveList+0x20>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076ea:	1ad2      	subs	r2, r2, r3
 80076ec:	6983      	ldr	r3, [r0, #24]
 80076ee:	429a      	cmp	r2, r3
 80076f0:	d20d      	bcs.n	800770e <prvInsertTimerInActiveList+0x2e>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80076f2:	4b08      	ldr	r3, [pc, #32]	@ (8007714 <prvInsertTimerInActiveList+0x34>)
 80076f4:	1d01      	adds	r1, r0, #4
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80076f6:	6818      	ldr	r0, [r3, #0]
 80076f8:	f7fe fde9 	bl	80062ce <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 80076fc:	2000      	movs	r0, #0
		}
	}

	return xProcessTimerNow;
}
 80076fe:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007700:	429a      	cmp	r2, r3
 8007702:	d201      	bcs.n	8007708 <prvInsertTimerInActiveList+0x28>
 8007704:	4299      	cmp	r1, r3
 8007706:	d202      	bcs.n	800770e <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007708:	4b03      	ldr	r3, [pc, #12]	@ (8007718 <prvInsertTimerInActiveList+0x38>)
 800770a:	1d01      	adds	r1, r0, #4
 800770c:	e7f3      	b.n	80076f6 <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 800770e:	2001      	movs	r0, #1
	return xProcessTimerNow;
 8007710:	e7f5      	b.n	80076fe <prvInsertTimerInActiveList+0x1e>
 8007712:	bf00      	nop
 8007714:	2000404c 	.word	0x2000404c
 8007718:	20004050 	.word	0x20004050

0800771c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800771c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 800771e:	4c11      	ldr	r4, [pc, #68]	@ (8007764 <prvCheckForValidListAndQueue+0x48>)
	taskENTER_CRITICAL();
 8007720:	f000 fa20 	bl	8007b64 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8007724:	6825      	ldr	r5, [r4, #0]
 8007726:	b9bd      	cbnz	r5, 8007758 <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
 8007728:	4f0f      	ldr	r7, [pc, #60]	@ (8007768 <prvCheckForValidListAndQueue+0x4c>)
			vListInitialise( &xActiveTimerList2 );
 800772a:	4e10      	ldr	r6, [pc, #64]	@ (800776c <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList1 );
 800772c:	4638      	mov	r0, r7
 800772e:	f7fe fdb5 	bl	800629c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007732:	4630      	mov	r0, r6
 8007734:	f7fe fdb2 	bl	800629c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007738:	4b0d      	ldr	r3, [pc, #52]	@ (8007770 <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800773a:	4a0e      	ldr	r2, [pc, #56]	@ (8007774 <prvCheckForValidListAndQueue+0x58>)
			pxCurrentTimerList = &xActiveTimerList1;
 800773c:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800773e:	4b0e      	ldr	r3, [pc, #56]	@ (8007778 <prvCheckForValidListAndQueue+0x5c>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007740:	2110      	movs	r1, #16
			pxOverflowTimerList = &xActiveTimerList2;
 8007742:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007744:	200a      	movs	r0, #10
 8007746:	4b0d      	ldr	r3, [pc, #52]	@ (800777c <prvCheckForValidListAndQueue+0x60>)
 8007748:	9500      	str	r5, [sp, #0]
 800774a:	f7fe feb2 	bl	80064b2 <xQueueGenericCreateStatic>
 800774e:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007750:	b110      	cbz	r0, 8007758 <prvCheckForValidListAndQueue+0x3c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007752:	490b      	ldr	r1, [pc, #44]	@ (8007780 <prvCheckForValidListAndQueue+0x64>)
 8007754:	f7ff fa4a 	bl	8006bec <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8007758:	b003      	add	sp, #12
 800775a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 800775e:	f000 ba21 	b.w	8007ba4 <vPortExitCritical>
 8007762:	bf00      	nop
 8007764:	20004048 	.word	0x20004048
 8007768:	20004068 	.word	0x20004068
 800776c:	20004054 	.word	0x20004054
 8007770:	20004050 	.word	0x20004050
 8007774:	20003fa0 	.word	0x20003fa0
 8007778:	2000404c 	.word	0x2000404c
 800777c:	20003f50 	.word	0x20003f50
 8007780:	0800ecf1 	.word	0x0800ecf1

08007784 <xTimerCreateTimerTask>:
{
 8007784:	b510      	push	{r4, lr}
 8007786:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8007788:	f7ff ffc8 	bl	800771c <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 800778c:	4b12      	ldr	r3, [pc, #72]	@ (80077d8 <xTimerCreateTimerTask+0x54>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	b1b3      	cbz	r3, 80077c0 <xTimerCreateTimerTask+0x3c>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007792:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007794:	aa07      	add	r2, sp, #28
 8007796:	a906      	add	r1, sp, #24
 8007798:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800779a:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800779e:	f7fe fd71 	bl	8006284 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80077a2:	9b05      	ldr	r3, [sp, #20]
 80077a4:	9302      	str	r3, [sp, #8]
 80077a6:	9b06      	ldr	r3, [sp, #24]
 80077a8:	9301      	str	r3, [sp, #4]
 80077aa:	2302      	movs	r3, #2
 80077ac:	9300      	str	r3, [sp, #0]
 80077ae:	9a07      	ldr	r2, [sp, #28]
 80077b0:	490a      	ldr	r1, [pc, #40]	@ (80077dc <xTimerCreateTimerTask+0x58>)
 80077b2:	480b      	ldr	r0, [pc, #44]	@ (80077e0 <xTimerCreateTimerTask+0x5c>)
 80077b4:	4623      	mov	r3, r4
 80077b6:	f7ff fbaa 	bl	8006f0e <xTaskCreateStatic>
 80077ba:	4b0a      	ldr	r3, [pc, #40]	@ (80077e4 <xTimerCreateTimerTask+0x60>)
 80077bc:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 80077be:	b940      	cbnz	r0, 80077d2 <xTimerCreateTimerTask+0x4e>
 80077c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077c4:	f383 8811 	msr	BASEPRI, r3
 80077c8:	f3bf 8f6f 	isb	sy
 80077cc:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 80077d0:	e7fe      	b.n	80077d0 <xTimerCreateTimerTask+0x4c>
}
 80077d2:	2001      	movs	r0, #1
 80077d4:	b008      	add	sp, #32
 80077d6:	bd10      	pop	{r4, pc}
 80077d8:	20004048 	.word	0x20004048
 80077dc:	0800ecf6 	.word	0x0800ecf6
 80077e0:	080078e1 	.word	0x080078e1
 80077e4:	20004044 	.word	0x20004044

080077e8 <xTimerGenericCommand>:
{
 80077e8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80077ea:	4616      	mov	r6, r2
	configASSERT( xTimer );
 80077ec:	4604      	mov	r4, r0
{
 80077ee:	461a      	mov	r2, r3
	configASSERT( xTimer );
 80077f0:	b940      	cbnz	r0, 8007804 <xTimerGenericCommand+0x1c>
 80077f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077f6:	f383 8811 	msr	BASEPRI, r3
 80077fa:	f3bf 8f6f 	isb	sy
 80077fe:	f3bf 8f4f 	dsb	sy
 8007802:	e7fe      	b.n	8007802 <xTimerGenericCommand+0x1a>
	if( xTimerQueue != NULL )
 8007804:	4d0d      	ldr	r5, [pc, #52]	@ (800783c <xTimerGenericCommand+0x54>)
 8007806:	6828      	ldr	r0, [r5, #0]
 8007808:	b180      	cbz	r0, 800782c <xTimerGenericCommand+0x44>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800780a:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800780c:	e9cd 1600 	strd	r1, r6, [sp]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8007810:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007812:	dc0d      	bgt.n	8007830 <xTimerGenericCommand+0x48>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007814:	f7ff fe78 	bl	8007508 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007818:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800781a:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800781c:	bf08      	it	eq
 800781e:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007820:	6828      	ldr	r0, [r5, #0]
 8007822:	bf18      	it	ne
 8007824:	461a      	movne	r2, r3
 8007826:	4669      	mov	r1, sp
 8007828:	f7fe feb7 	bl	800659a <xQueueGenericSend>
}
 800782c:	b004      	add	sp, #16
 800782e:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007830:	2300      	movs	r3, #0
 8007832:	4669      	mov	r1, sp
 8007834:	f7fe ffb4 	bl	80067a0 <xQueueGenericSendFromISR>
 8007838:	e7f8      	b.n	800782c <xTimerGenericCommand+0x44>
 800783a:	bf00      	nop
 800783c:	20004048 	.word	0x20004048

08007840 <prvSampleTimeNow>:
{
 8007840:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
	if( xTimeNow < xLastTime )
 8007844:	f8df 8094 	ldr.w	r8, [pc, #148]	@ 80078dc <prvSampleTimeNow+0x9c>
{
 8007848:	4606      	mov	r6, r0
	xTimeNow = xTaskGetTickCount();
 800784a:	f7ff fc13 	bl	8007074 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800784e:	f8d8 3000 	ldr.w	r3, [r8]
 8007852:	4283      	cmp	r3, r0
	xTimeNow = xTaskGetTickCount();
 8007854:	4605      	mov	r5, r0
	if( xTimeNow < xLastTime )
 8007856:	d909      	bls.n	800786c <prvSampleTimeNow+0x2c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007858:	4f1e      	ldr	r7, [pc, #120]	@ (80078d4 <prvSampleTimeNow+0x94>)
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	681a      	ldr	r2, [r3, #0]
 800785e:	b96a      	cbnz	r2, 800787c <prvSampleTimeNow+0x3c>
	pxCurrentTimerList = pxOverflowTimerList;
 8007860:	4a1d      	ldr	r2, [pc, #116]	@ (80078d8 <prvSampleTimeNow+0x98>)
 8007862:	6811      	ldr	r1, [r2, #0]
 8007864:	6039      	str	r1, [r7, #0]
	pxOverflowTimerList = pxTemp;
 8007866:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
 8007868:	2301      	movs	r3, #1
 800786a:	e000      	b.n	800786e <prvSampleTimeNow+0x2e>
 800786c:	2300      	movs	r3, #0
}
 800786e:	4628      	mov	r0, r5
		*pxTimerListsWereSwitched = pdTRUE;
 8007870:	6033      	str	r3, [r6, #0]
	xLastTime = xTimeNow;
 8007872:	f8c8 5000 	str.w	r5, [r8]
}
 8007876:	b002      	add	sp, #8
 8007878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800787c:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800787e:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007880:	f8d3 9000 	ldr.w	r9, [r3]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007884:	f104 0a04 	add.w	sl, r4, #4
 8007888:	4650      	mov	r0, sl
 800788a:	f7fe fd37 	bl	80062fc <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800788e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007890:	4620      	mov	r0, r4
 8007892:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007894:	69e3      	ldr	r3, [r4, #28]
 8007896:	2b01      	cmp	r3, #1
 8007898:	d1df      	bne.n	800785a <prvSampleTimeNow+0x1a>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800789a:	69a3      	ldr	r3, [r4, #24]
 800789c:	444b      	add	r3, r9
			if( xReloadTime > xNextExpireTime )
 800789e:	4599      	cmp	r9, r3
 80078a0:	d206      	bcs.n	80078b0 <prvSampleTimeNow+0x70>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80078a2:	6838      	ldr	r0, [r7, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80078a4:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80078a6:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80078a8:	4651      	mov	r1, sl
 80078aa:	f7fe fd10 	bl	80062ce <vListInsert>
 80078ae:	e7d4      	b.n	800785a <prvSampleTimeNow+0x1a>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80078b0:	2300      	movs	r3, #0
 80078b2:	9300      	str	r3, [sp, #0]
 80078b4:	464a      	mov	r2, r9
 80078b6:	4619      	mov	r1, r3
 80078b8:	4620      	mov	r0, r4
 80078ba:	f7ff ff95 	bl	80077e8 <xTimerGenericCommand>
				configASSERT( xResult );
 80078be:	2800      	cmp	r0, #0
 80078c0:	d1cb      	bne.n	800785a <prvSampleTimeNow+0x1a>
 80078c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c6:	f383 8811 	msr	BASEPRI, r3
 80078ca:	f3bf 8f6f 	isb	sy
 80078ce:	f3bf 8f4f 	dsb	sy
 80078d2:	e7fe      	b.n	80078d2 <prvSampleTimeNow+0x92>
 80078d4:	20004050 	.word	0x20004050
 80078d8:	2000404c 	.word	0x2000404c
 80078dc:	20004040 	.word	0x20004040

080078e0 <prvTimerTask>:
{
 80078e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80078e4:	4e69      	ldr	r6, [pc, #420]	@ (8007a8c <prvTimerTask+0x1ac>)
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80078e6:	4f6a      	ldr	r7, [pc, #424]	@ (8007a90 <prvTimerTask+0x1b0>)
{
 80078e8:	b089      	sub	sp, #36	@ 0x24
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80078ea:	6833      	ldr	r3, [r6, #0]
 80078ec:	681d      	ldr	r5, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80078ee:	2d00      	cmp	r5, #0
 80078f0:	d033      	beq.n	800795a <prvTimerTask+0x7a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80078f2:	68db      	ldr	r3, [r3, #12]
 80078f4:	f8d3 8000 	ldr.w	r8, [r3]
	vTaskSuspendAll();
 80078f8:	f7ff fbb4 	bl	8007064 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80078fc:	a804      	add	r0, sp, #16
 80078fe:	f7ff ff9f 	bl	8007840 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8007902:	9c04      	ldr	r4, [sp, #16]
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007904:	4681      	mov	r9, r0
		if( xTimerListsWereSwitched == pdFALSE )
 8007906:	2c00      	cmp	r4, #0
 8007908:	d175      	bne.n	80079f6 <prvTimerTask+0x116>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800790a:	2d00      	cmp	r5, #0
 800790c:	d058      	beq.n	80079c0 <prvTimerTask+0xe0>
 800790e:	4540      	cmp	r0, r8
 8007910:	d35c      	bcc.n	80079cc <prvTimerTask+0xec>
				( void ) xTaskResumeAll();
 8007912:	f7ff fc4b 	bl	80071ac <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007916:	6833      	ldr	r3, [r6, #0]
 8007918:	68db      	ldr	r3, [r3, #12]
 800791a:	68dd      	ldr	r5, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800791c:	1d28      	adds	r0, r5, #4
 800791e:	f7fe fced 	bl	80062fc <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007922:	69eb      	ldr	r3, [r5, #28]
 8007924:	2b01      	cmp	r3, #1
 8007926:	d11a      	bne.n	800795e <prvTimerTask+0x7e>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007928:	69a9      	ldr	r1, [r5, #24]
 800792a:	4643      	mov	r3, r8
 800792c:	464a      	mov	r2, r9
 800792e:	4441      	add	r1, r8
 8007930:	4628      	mov	r0, r5
 8007932:	f7ff fed5 	bl	80076e0 <prvInsertTimerInActiveList>
 8007936:	b190      	cbz	r0, 800795e <prvTimerTask+0x7e>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007938:	9400      	str	r4, [sp, #0]
 800793a:	4623      	mov	r3, r4
 800793c:	4642      	mov	r2, r8
 800793e:	4621      	mov	r1, r4
 8007940:	4628      	mov	r0, r5
 8007942:	f7ff ff51 	bl	80077e8 <xTimerGenericCommand>
			configASSERT( xResult );
 8007946:	b950      	cbnz	r0, 800795e <prvTimerTask+0x7e>
 8007948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800794c:	f383 8811 	msr	BASEPRI, r3
 8007950:	f3bf 8f6f 	isb	sy
 8007954:	f3bf 8f4f 	dsb	sy
 8007958:	e7fe      	b.n	8007958 <prvTimerTask+0x78>
		xNextExpireTime = ( TickType_t ) 0U;
 800795a:	46a8      	mov	r8, r5
 800795c:	e7cc      	b.n	80078f8 <prvTimerTask+0x18>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800795e:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8007960:	4628      	mov	r0, r5
 8007962:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007964:	6838      	ldr	r0, [r7, #0]
 8007966:	2200      	movs	r2, #0
 8007968:	a904      	add	r1, sp, #16
 800796a:	f7fe ff75 	bl	8006858 <xQueueReceive>
 800796e:	2800      	cmp	r0, #0
 8007970:	d0bb      	beq.n	80078ea <prvTimerTask+0xa>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007972:	9b04      	ldr	r3, [sp, #16]
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007974:	9806      	ldr	r0, [sp, #24]
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007976:	2b00      	cmp	r3, #0
 8007978:	db40      	blt.n	80079fc <prvTimerTask+0x11c>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800797a:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800797c:	6963      	ldr	r3, [r4, #20]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d143      	bne.n	8007a0a <prvTimerTask+0x12a>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007982:	a803      	add	r0, sp, #12
 8007984:	f7ff ff5c 	bl	8007840 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 8007988:	9b04      	ldr	r3, [sp, #16]
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800798a:	4602      	mov	r2, r0
			switch( xMessage.xMessageID )
 800798c:	2b09      	cmp	r3, #9
 800798e:	d8e9      	bhi.n	8007964 <prvTimerTask+0x84>
 8007990:	a101      	add	r1, pc, #4	@ (adr r1, 8007998 <prvTimerTask+0xb8>)
 8007992:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007996:	bf00      	nop
 8007998:	08007a13 	.word	0x08007a13
 800799c:	08007a13 	.word	0x08007a13
 80079a0:	08007a13 	.word	0x08007a13
 80079a4:	08007965 	.word	0x08007965
 80079a8:	08007a57 	.word	0x08007a57
 80079ac:	08007a7b 	.word	0x08007a7b
 80079b0:	08007a13 	.word	0x08007a13
 80079b4:	08007a13 	.word	0x08007a13
 80079b8:	08007965 	.word	0x08007965
 80079bc:	08007a57 	.word	0x08007a57
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80079c0:	4b34      	ldr	r3, [pc, #208]	@ (8007a94 <prvTimerTask+0x1b4>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	681c      	ldr	r4, [r3, #0]
 80079c6:	fab4 f484 	clz	r4, r4
 80079ca:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80079cc:	6838      	ldr	r0, [r7, #0]
 80079ce:	4622      	mov	r2, r4
 80079d0:	eba8 0109 	sub.w	r1, r8, r9
 80079d4:	f7ff f91c 	bl	8006c10 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80079d8:	f7ff fbe8 	bl	80071ac <xTaskResumeAll>
 80079dc:	2800      	cmp	r0, #0
 80079de:	d1c1      	bne.n	8007964 <prvTimerTask+0x84>
					portYIELD_WITHIN_API();
 80079e0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80079e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079e8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80079ec:	f3bf 8f4f 	dsb	sy
 80079f0:	f3bf 8f6f 	isb	sy
 80079f4:	e7b6      	b.n	8007964 <prvTimerTask+0x84>
			( void ) xTaskResumeAll();
 80079f6:	f7ff fbd9 	bl	80071ac <xTaskResumeAll>
}
 80079fa:	e7b3      	b.n	8007964 <prvTimerTask+0x84>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80079fc:	9b05      	ldr	r3, [sp, #20]
 80079fe:	9907      	ldr	r1, [sp, #28]
 8007a00:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007a02:	9b04      	ldr	r3, [sp, #16]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	dbad      	blt.n	8007964 <prvTimerTask+0x84>
 8007a08:	e7b7      	b.n	800797a <prvTimerTask+0x9a>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a0a:	1d20      	adds	r0, r4, #4
 8007a0c:	f7fe fc76 	bl	80062fc <uxListRemove>
 8007a10:	e7b7      	b.n	8007982 <prvTimerTask+0xa2>
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007a12:	69a1      	ldr	r1, [r4, #24]
 8007a14:	9b05      	ldr	r3, [sp, #20]
 8007a16:	4620      	mov	r0, r4
 8007a18:	4419      	add	r1, r3
 8007a1a:	f7ff fe61 	bl	80076e0 <prvInsertTimerInActiveList>
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	d0a0      	beq.n	8007964 <prvTimerTask+0x84>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007a22:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007a24:	4620      	mov	r0, r4
 8007a26:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007a28:	69e3      	ldr	r3, [r4, #28]
 8007a2a:	2b01      	cmp	r3, #1
 8007a2c:	d19a      	bne.n	8007964 <prvTimerTask+0x84>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007a2e:	69a2      	ldr	r2, [r4, #24]
 8007a30:	9905      	ldr	r1, [sp, #20]
 8007a32:	2300      	movs	r3, #0
 8007a34:	440a      	add	r2, r1
 8007a36:	9300      	str	r3, [sp, #0]
 8007a38:	4619      	mov	r1, r3
 8007a3a:	4620      	mov	r0, r4
 8007a3c:	f7ff fed4 	bl	80077e8 <xTimerGenericCommand>
							configASSERT( xResult );
 8007a40:	2800      	cmp	r0, #0
 8007a42:	d18f      	bne.n	8007964 <prvTimerTask+0x84>
 8007a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a48:	f383 8811 	msr	BASEPRI, r3
 8007a4c:	f3bf 8f6f 	isb	sy
 8007a50:	f3bf 8f4f 	dsb	sy
 8007a54:	e7fe      	b.n	8007a54 <prvTimerTask+0x174>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007a56:	9905      	ldr	r1, [sp, #20]
 8007a58:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007a5a:	b941      	cbnz	r1, 8007a6e <prvTimerTask+0x18e>
 8007a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a60:	f383 8811 	msr	BASEPRI, r3
 8007a64:	f3bf 8f6f 	isb	sy
 8007a68:	f3bf 8f4f 	dsb	sy
 8007a6c:	e7fe      	b.n	8007a6c <prvTimerTask+0x18c>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007a6e:	4603      	mov	r3, r0
 8007a70:	4401      	add	r1, r0
 8007a72:	4620      	mov	r0, r4
 8007a74:	f7ff fe34 	bl	80076e0 <prvInsertTimerInActiveList>
					break;
 8007a78:	e774      	b.n	8007964 <prvTimerTask+0x84>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007a7a:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	f47f af70 	bne.w	8007964 <prvTimerTask+0x84>
							vPortFree( pxTimer );
 8007a84:	4620      	mov	r0, r4
 8007a86:	f000 fa65 	bl	8007f54 <vPortFree>
 8007a8a:	e76b      	b.n	8007964 <prvTimerTask+0x84>
 8007a8c:	20004050 	.word	0x20004050
 8007a90:	20004048 	.word	0x20004048
 8007a94:	2000404c 	.word	0x2000404c

08007a98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007a98:	4808      	ldr	r0, [pc, #32]	@ (8007abc <prvPortStartFirstTask+0x24>)
 8007a9a:	6800      	ldr	r0, [r0, #0]
 8007a9c:	6800      	ldr	r0, [r0, #0]
 8007a9e:	f380 8808 	msr	MSP, r0
 8007aa2:	f04f 0000 	mov.w	r0, #0
 8007aa6:	f380 8814 	msr	CONTROL, r0
 8007aaa:	b662      	cpsie	i
 8007aac:	b661      	cpsie	f
 8007aae:	f3bf 8f4f 	dsb	sy
 8007ab2:	f3bf 8f6f 	isb	sy
 8007ab6:	df00      	svc	0
 8007ab8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007aba:	0000      	.short	0x0000
 8007abc:	e000ed08 	.word	0xe000ed08

08007ac0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007ac0:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007ad0 <vPortEnableVFP+0x10>
 8007ac4:	6801      	ldr	r1, [r0, #0]
 8007ac6:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007aca:	6001      	str	r1, [r0, #0]
 8007acc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007ace:	0000      	.short	0x0000
 8007ad0:	e000ed88 	.word	0xe000ed88

08007ad4 <prvTaskExitError>:
{
 8007ad4:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	9301      	str	r3, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8007ada:	4b0d      	ldr	r3, [pc, #52]	@ (8007b10 <prvTaskExitError+0x3c>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	3301      	adds	r3, #1
 8007ae0:	d008      	beq.n	8007af4 <prvTaskExitError+0x20>
 8007ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ae6:	f383 8811 	msr	BASEPRI, r3
 8007aea:	f3bf 8f6f 	isb	sy
 8007aee:	f3bf 8f4f 	dsb	sy
 8007af2:	e7fe      	b.n	8007af2 <prvTaskExitError+0x1e>
 8007af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007af8:	f383 8811 	msr	BASEPRI, r3
 8007afc:	f3bf 8f6f 	isb	sy
 8007b00:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8007b04:	9b01      	ldr	r3, [sp, #4]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d0fc      	beq.n	8007b04 <prvTaskExitError+0x30>
}
 8007b0a:	b002      	add	sp, #8
 8007b0c:	4770      	bx	lr
 8007b0e:	bf00      	nop
 8007b10:	2000001c 	.word	0x2000001c

08007b14 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007b14:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007b18:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007b1c:	4b07      	ldr	r3, [pc, #28]	@ (8007b3c <pxPortInitialiseStack+0x28>)
 8007b1e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007b22:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007b26:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007b2a:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007b2e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007b32:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8007b36:	3844      	subs	r0, #68	@ 0x44
 8007b38:	4770      	bx	lr
 8007b3a:	bf00      	nop
 8007b3c:	08007ad5 	.word	0x08007ad5

08007b40 <SVC_Handler>:
	__asm volatile (
 8007b40:	4b07      	ldr	r3, [pc, #28]	@ (8007b60 <pxCurrentTCBConst2>)
 8007b42:	6819      	ldr	r1, [r3, #0]
 8007b44:	6808      	ldr	r0, [r1, #0]
 8007b46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b4a:	f380 8809 	msr	PSP, r0
 8007b4e:	f3bf 8f6f 	isb	sy
 8007b52:	f04f 0000 	mov.w	r0, #0
 8007b56:	f380 8811 	msr	BASEPRI, r0
 8007b5a:	4770      	bx	lr
 8007b5c:	f3af 8000 	nop.w

08007b60 <pxCurrentTCBConst2>:
 8007b60:	20003f4c 	.word	0x20003f4c

08007b64 <vPortEnterCritical>:
 8007b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b68:	f383 8811 	msr	BASEPRI, r3
 8007b6c:	f3bf 8f6f 	isb	sy
 8007b70:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8007b74:	4a0a      	ldr	r2, [pc, #40]	@ (8007ba0 <vPortEnterCritical+0x3c>)
 8007b76:	6813      	ldr	r3, [r2, #0]
 8007b78:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8007b7a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8007b7c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8007b7e:	d10e      	bne.n	8007b9e <vPortEnterCritical+0x3a>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007b80:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007b84:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 8007b88:	b2db      	uxtb	r3, r3
 8007b8a:	b143      	cbz	r3, 8007b9e <vPortEnterCritical+0x3a>
 8007b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b90:	f383 8811 	msr	BASEPRI, r3
 8007b94:	f3bf 8f6f 	isb	sy
 8007b98:	f3bf 8f4f 	dsb	sy
 8007b9c:	e7fe      	b.n	8007b9c <vPortEnterCritical+0x38>
}
 8007b9e:	4770      	bx	lr
 8007ba0:	2000001c 	.word	0x2000001c

08007ba4 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8007ba4:	4a08      	ldr	r2, [pc, #32]	@ (8007bc8 <vPortExitCritical+0x24>)
 8007ba6:	6813      	ldr	r3, [r2, #0]
 8007ba8:	b943      	cbnz	r3, 8007bbc <vPortExitCritical+0x18>
 8007baa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bae:	f383 8811 	msr	BASEPRI, r3
 8007bb2:	f3bf 8f6f 	isb	sy
 8007bb6:	f3bf 8f4f 	dsb	sy
 8007bba:	e7fe      	b.n	8007bba <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8007bbc:	3b01      	subs	r3, #1
 8007bbe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007bc0:	b90b      	cbnz	r3, 8007bc6 <vPortExitCritical+0x22>
	__asm volatile
 8007bc2:	f383 8811 	msr	BASEPRI, r3
}
 8007bc6:	4770      	bx	lr
 8007bc8:	2000001c 	.word	0x2000001c
 8007bcc:	00000000 	.word	0x00000000

08007bd0 <PendSV_Handler>:
	__asm volatile
 8007bd0:	f3ef 8009 	mrs	r0, PSP
 8007bd4:	f3bf 8f6f 	isb	sy
 8007bd8:	4b15      	ldr	r3, [pc, #84]	@ (8007c30 <pxCurrentTCBConst>)
 8007bda:	681a      	ldr	r2, [r3, #0]
 8007bdc:	f01e 0f10 	tst.w	lr, #16
 8007be0:	bf08      	it	eq
 8007be2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007be6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bea:	6010      	str	r0, [r2, #0]
 8007bec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007bf0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007bf4:	f380 8811 	msr	BASEPRI, r0
 8007bf8:	f3bf 8f4f 	dsb	sy
 8007bfc:	f3bf 8f6f 	isb	sy
 8007c00:	f7ff fb6c 	bl	80072dc <vTaskSwitchContext>
 8007c04:	f04f 0000 	mov.w	r0, #0
 8007c08:	f380 8811 	msr	BASEPRI, r0
 8007c0c:	bc09      	pop	{r0, r3}
 8007c0e:	6819      	ldr	r1, [r3, #0]
 8007c10:	6808      	ldr	r0, [r1, #0]
 8007c12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c16:	f01e 0f10 	tst.w	lr, #16
 8007c1a:	bf08      	it	eq
 8007c1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007c20:	f380 8809 	msr	PSP, r0
 8007c24:	f3bf 8f6f 	isb	sy
 8007c28:	4770      	bx	lr
 8007c2a:	bf00      	nop
 8007c2c:	f3af 8000 	nop.w

08007c30 <pxCurrentTCBConst>:
 8007c30:	20003f4c 	.word	0x20003f4c

08007c34 <SysTick_Handler>:
{
 8007c34:	b508      	push	{r3, lr}
	__asm volatile
 8007c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c3a:	f383 8811 	msr	BASEPRI, r3
 8007c3e:	f3bf 8f6f 	isb	sy
 8007c42:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8007c46:	f7ff fa1b 	bl	8007080 <xTaskIncrementTick>
 8007c4a:	b128      	cbz	r0, 8007c58 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007c4c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007c50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c54:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 8007c58:	2300      	movs	r3, #0
 8007c5a:	f383 8811 	msr	BASEPRI, r3
}
 8007c5e:	bd08      	pop	{r3, pc}

08007c60 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007c60:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8007c64:	2300      	movs	r3, #0
 8007c66:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007c68:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007c6a:	4b05      	ldr	r3, [pc, #20]	@ (8007c80 <vPortSetupTimerInterrupt+0x20>)
 8007c6c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	fbb3 f3f1 	udiv	r3, r3, r1
 8007c76:	3b01      	subs	r3, #1
 8007c78:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007c7a:	2307      	movs	r3, #7
 8007c7c:	6113      	str	r3, [r2, #16]
}
 8007c7e:	4770      	bx	lr
 8007c80:	20000010 	.word	0x20000010

08007c84 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007c84:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
{
 8007c88:	b537      	push	{r0, r1, r2, r4, r5, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007c8a:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	@ 0xd00
 8007c8e:	4a38      	ldr	r2, [pc, #224]	@ (8007d70 <xPortStartScheduler+0xec>)
 8007c90:	4291      	cmp	r1, r2
 8007c92:	d108      	bne.n	8007ca6 <xPortStartScheduler+0x22>
	__asm volatile
 8007c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c98:	f383 8811 	msr	BASEPRI, r3
 8007c9c:	f3bf 8f6f 	isb	sy
 8007ca0:	f3bf 8f4f 	dsb	sy
 8007ca4:	e7fe      	b.n	8007ca4 <xPortStartScheduler+0x20>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007ca6:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8007caa:	4b32      	ldr	r3, [pc, #200]	@ (8007d74 <xPortStartScheduler+0xf0>)
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d108      	bne.n	8007cc2 <xPortStartScheduler+0x3e>
 8007cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cb4:	f383 8811 	msr	BASEPRI, r3
 8007cb8:	f3bf 8f6f 	isb	sy
 8007cbc:	f3bf 8f4f 	dsb	sy
 8007cc0:	e7fe      	b.n	8007cc0 <xPortStartScheduler+0x3c>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007cc2:	4b2d      	ldr	r3, [pc, #180]	@ (8007d78 <xPortStartScheduler+0xf4>)
 8007cc4:	781a      	ldrb	r2, [r3, #0]
 8007cc6:	b2d2      	uxtb	r2, r2
 8007cc8:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007cca:	22ff      	movs	r2, #255	@ 0xff
 8007ccc:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007cce:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007cd0:	4a2a      	ldr	r2, [pc, #168]	@ (8007d7c <xPortStartScheduler+0xf8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007cd2:	b2db      	uxtb	r3, r3
 8007cd4:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007cd8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8007cdc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007ce0:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007ce2:	4a27      	ldr	r2, [pc, #156]	@ (8007d80 <xPortStartScheduler+0xfc>)
 8007ce4:	2307      	movs	r3, #7
 8007ce6:	6013      	str	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ce8:	f89d 1003 	ldrb.w	r1, [sp, #3]
			ulMaxPRIGROUPValue--;
 8007cec:	6813      	ldr	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007cee:	0609      	lsls	r1, r1, #24
 8007cf0:	d40a      	bmi.n	8007d08 <xPortStartScheduler+0x84>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007cf2:	2b03      	cmp	r3, #3
 8007cf4:	d011      	beq.n	8007d1a <xPortStartScheduler+0x96>
 8007cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cfa:	f383 8811 	msr	BASEPRI, r3
 8007cfe:	f3bf 8f6f 	isb	sy
 8007d02:	f3bf 8f4f 	dsb	sy
 8007d06:	e7fe      	b.n	8007d06 <xPortStartScheduler+0x82>
			ulMaxPRIGROUPValue--;
 8007d08:	3b01      	subs	r3, #1
 8007d0a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007d0c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8007d10:	005b      	lsls	r3, r3, #1
 8007d12:	b2db      	uxtb	r3, r3
 8007d14:	f88d 3003 	strb.w	r3, [sp, #3]
 8007d18:	e7e6      	b.n	8007ce8 <xPortStartScheduler+0x64>
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007d1a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007d1e:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007d20:	9b01      	ldr	r3, [sp, #4]
 8007d22:	4a15      	ldr	r2, [pc, #84]	@ (8007d78 <xPortStartScheduler+0xf4>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007d24:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007d28:	b2db      	uxtb	r3, r3
 8007d2a:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007d2c:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8007d30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007d34:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007d38:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8007d3c:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007d40:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 8007d44:	f7ff ff8c 	bl	8007c60 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8007d48:	4b0e      	ldr	r3, [pc, #56]	@ (8007d84 <xPortStartScheduler+0x100>)
 8007d4a:	2500      	movs	r5, #0
 8007d4c:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 8007d4e:	f7ff feb7 	bl	8007ac0 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007d52:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 8007d56:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007d5a:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8007d5e:	f7ff fe9b 	bl	8007a98 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8007d62:	f7ff fabb 	bl	80072dc <vTaskSwitchContext>
	prvTaskExitError();
 8007d66:	f7ff feb5 	bl	8007ad4 <prvTaskExitError>
}
 8007d6a:	4628      	mov	r0, r5
 8007d6c:	b003      	add	sp, #12
 8007d6e:	bd30      	pop	{r4, r5, pc}
 8007d70:	410fc271 	.word	0x410fc271
 8007d74:	410fc270 	.word	0x410fc270
 8007d78:	e000e400 	.word	0xe000e400
 8007d7c:	20004080 	.word	0x20004080
 8007d80:	2000407c 	.word	0x2000407c
 8007d84:	2000001c 	.word	0x2000001c

08007d88 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007d88:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007d8c:	2b0f      	cmp	r3, #15
 8007d8e:	d90e      	bls.n	8007dae <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007d90:	4a11      	ldr	r2, [pc, #68]	@ (8007dd8 <vPortValidateInterruptPriority+0x50>)
 8007d92:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007d94:	4a11      	ldr	r2, [pc, #68]	@ (8007ddc <vPortValidateInterruptPriority+0x54>)
 8007d96:	7812      	ldrb	r2, [r2, #0]
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	d908      	bls.n	8007dae <vPortValidateInterruptPriority+0x26>
 8007d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007da0:	f383 8811 	msr	BASEPRI, r3
 8007da4:	f3bf 8f6f 	isb	sy
 8007da8:	f3bf 8f4f 	dsb	sy
 8007dac:	e7fe      	b.n	8007dac <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007dae:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007db2:	4a0b      	ldr	r2, [pc, #44]	@ (8007de0 <vPortValidateInterruptPriority+0x58>)
 8007db4:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 8007db8:	6812      	ldr	r2, [r2, #0]
 8007dba:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d908      	bls.n	8007dd4 <vPortValidateInterruptPriority+0x4c>
 8007dc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dc6:	f383 8811 	msr	BASEPRI, r3
 8007dca:	f3bf 8f6f 	isb	sy
 8007dce:	f3bf 8f4f 	dsb	sy
 8007dd2:	e7fe      	b.n	8007dd2 <vPortValidateInterruptPriority+0x4a>
	}
 8007dd4:	4770      	bx	lr
 8007dd6:	bf00      	nop
 8007dd8:	e000e3f0 	.word	0xe000e3f0
 8007ddc:	20004080 	.word	0x20004080
 8007de0:	2000407c 	.word	0x2000407c

08007de4 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007de4:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007de6:	4b10      	ldr	r3, [pc, #64]	@ (8007e28 <prvInsertBlockIntoFreeList+0x44>)
 8007de8:	461a      	mov	r2, r3
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4283      	cmp	r3, r0
 8007dee:	d3fb      	bcc.n	8007de8 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007df0:	6854      	ldr	r4, [r2, #4]
 8007df2:	1911      	adds	r1, r2, r4
 8007df4:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007df6:	bf01      	itttt	eq
 8007df8:	6841      	ldreq	r1, [r0, #4]
 8007dfa:	4610      	moveq	r0, r2
 8007dfc:	1909      	addeq	r1, r1, r4
 8007dfe:	6051      	streq	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007e00:	6844      	ldr	r4, [r0, #4]
 8007e02:	1901      	adds	r1, r0, r4
 8007e04:	428b      	cmp	r3, r1
 8007e06:	d10c      	bne.n	8007e22 <prvInsertBlockIntoFreeList+0x3e>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007e08:	4908      	ldr	r1, [pc, #32]	@ (8007e2c <prvInsertBlockIntoFreeList+0x48>)
 8007e0a:	6809      	ldr	r1, [r1, #0]
 8007e0c:	428b      	cmp	r3, r1
 8007e0e:	d003      	beq.n	8007e18 <prvInsertBlockIntoFreeList+0x34>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007e10:	6859      	ldr	r1, [r3, #4]
 8007e12:	4421      	add	r1, r4
 8007e14:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007e16:	6819      	ldr	r1, [r3, #0]
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007e18:	6001      	str	r1, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007e1a:	4290      	cmp	r0, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007e1c:	bf18      	it	ne
 8007e1e:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e20:	bd10      	pop	{r4, pc}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007e22:	4619      	mov	r1, r3
 8007e24:	e7f8      	b.n	8007e18 <prvInsertBlockIntoFreeList+0x34>
 8007e26:	bf00      	nop
 8007e28:	20004094 	.word	0x20004094
 8007e2c:	20004090 	.word	0x20004090

08007e30 <pvPortMalloc>:
{
 8007e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e34:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8007e36:	f7ff f915 	bl	8007064 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8007e3a:	493f      	ldr	r1, [pc, #252]	@ (8007f38 <pvPortMalloc+0x108>)
 8007e3c:	4d3f      	ldr	r5, [pc, #252]	@ (8007f3c <pvPortMalloc+0x10c>)
 8007e3e:	680b      	ldr	r3, [r1, #0]
 8007e40:	b9fb      	cbnz	r3, 8007e82 <pvPortMalloc+0x52>
	uxAddress = ( size_t ) ucHeap;
 8007e42:	4a3f      	ldr	r2, [pc, #252]	@ (8007f40 <pvPortMalloc+0x110>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007e44:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007e46:	bf1c      	itt	ne
 8007e48:	3207      	addne	r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007e4a:	4b3e      	ldrne	r3, [pc, #248]	@ (8007f44 <pvPortMalloc+0x114>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007e4c:	4e3e      	ldr	r6, [pc, #248]	@ (8007f48 <pvPortMalloc+0x118>)
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007e4e:	bf1a      	itte	ne
 8007e50:	f022 0207 	bicne.w	r2, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007e54:	1a9b      	subne	r3, r3, r2
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007e56:	f245 3334 	movweq	r3, #21300	@ 0x5334
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007e5a:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8007e5c:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007e5e:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8007e62:	2000      	movs	r0, #0
 8007e64:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007e66:	6032      	str	r2, [r6, #0]
	pxEnd->pxNextFreeBlock = NULL;
 8007e68:	e9c3 0000 	strd	r0, r0, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007e6c:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007e6e:	e9c2 3000 	strd	r3, r0, [r2]
	pxEnd = ( void * ) uxAddress;
 8007e72:	600b      	str	r3, [r1, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007e74:	4b35      	ldr	r3, [pc, #212]	@ (8007f4c <pvPortMalloc+0x11c>)
 8007e76:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007e78:	4b35      	ldr	r3, [pc, #212]	@ (8007f50 <pvPortMalloc+0x120>)
 8007e7a:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007e7c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007e80:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007e82:	682e      	ldr	r6, [r5, #0]
 8007e84:	4226      	tst	r6, r4
 8007e86:	d152      	bne.n	8007f2e <pvPortMalloc+0xfe>
			if( xWantedSize > 0 )
 8007e88:	2c00      	cmp	r4, #0
 8007e8a:	d043      	beq.n	8007f14 <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 8007e8c:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007e90:	0760      	lsls	r0, r4, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007e92:	bf1c      	itt	ne
 8007e94:	f023 0307 	bicne.w	r3, r3, #7
 8007e98:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d047      	beq.n	8007f2e <pvPortMalloc+0xfe>
 8007e9e:	4f2c      	ldr	r7, [pc, #176]	@ (8007f50 <pvPortMalloc+0x120>)
 8007ea0:	683c      	ldr	r4, [r7, #0]
 8007ea2:	429c      	cmp	r4, r3
 8007ea4:	d343      	bcc.n	8007f2e <pvPortMalloc+0xfe>
				pxBlock = xStart.pxNextFreeBlock;
 8007ea6:	4a28      	ldr	r2, [pc, #160]	@ (8007f48 <pvPortMalloc+0x118>)
 8007ea8:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007eaa:	6868      	ldr	r0, [r5, #4]
 8007eac:	4298      	cmp	r0, r3
 8007eae:	d204      	bcs.n	8007eba <pvPortMalloc+0x8a>
 8007eb0:	f8d5 c000 	ldr.w	ip, [r5]
 8007eb4:	f1bc 0f00 	cmp.w	ip, #0
 8007eb8:	d115      	bne.n	8007ee6 <pvPortMalloc+0xb6>
				if( pxBlock != pxEnd )
 8007eba:	6809      	ldr	r1, [r1, #0]
 8007ebc:	42a9      	cmp	r1, r5
 8007ebe:	d036      	beq.n	8007f2e <pvPortMalloc+0xfe>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007ec0:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007ec2:	f8d2 8000 	ldr.w	r8, [r2]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007ec6:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007ec8:	1ac2      	subs	r2, r0, r3
 8007eca:	2a10      	cmp	r2, #16
 8007ecc:	d912      	bls.n	8007ef4 <pvPortMalloc+0xc4>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007ece:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ed0:	0741      	lsls	r1, r0, #29
 8007ed2:	d00b      	beq.n	8007eec <pvPortMalloc+0xbc>
 8007ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ed8:	f383 8811 	msr	BASEPRI, r3
 8007edc:	f3bf 8f6f 	isb	sy
 8007ee0:	f3bf 8f4f 	dsb	sy
 8007ee4:	e7fe      	b.n	8007ee4 <pvPortMalloc+0xb4>
 8007ee6:	462a      	mov	r2, r5
 8007ee8:	4665      	mov	r5, ip
 8007eea:	e7de      	b.n	8007eaa <pvPortMalloc+0x7a>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007eec:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007eee:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007ef0:	f7ff ff78 	bl	8007de4 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007ef4:	4915      	ldr	r1, [pc, #84]	@ (8007f4c <pvPortMalloc+0x11c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007ef6:	686a      	ldr	r2, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007ef8:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007efa:	1aa4      	subs	r4, r4, r2
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007efc:	4284      	cmp	r4, r0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007efe:	ea46 0602 	orr.w	r6, r6, r2
					pxBlock->pxNextFreeBlock = NULL;
 8007f02:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007f06:	603c      	str	r4, [r7, #0]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007f08:	bf38      	it	cc
 8007f0a:	600c      	strcc	r4, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007f0c:	606e      	str	r6, [r5, #4]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007f0e:	f108 0408 	add.w	r4, r8, #8
					pxBlock->pxNextFreeBlock = NULL;
 8007f12:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8007f14:	f7ff f94a 	bl	80071ac <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f18:	0763      	lsls	r3, r4, #29
 8007f1a:	d00a      	beq.n	8007f32 <pvPortMalloc+0x102>
 8007f1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f20:	f383 8811 	msr	BASEPRI, r3
 8007f24:	f3bf 8f6f 	isb	sy
 8007f28:	f3bf 8f4f 	dsb	sy
 8007f2c:	e7fe      	b.n	8007f2c <pvPortMalloc+0xfc>
void *pvReturn = NULL;
 8007f2e:	2400      	movs	r4, #0
 8007f30:	e7f0      	b.n	8007f14 <pvPortMalloc+0xe4>
}
 8007f32:	4620      	mov	r0, r4
 8007f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f38:	20004090 	.word	0x20004090
 8007f3c:	20004084 	.word	0x20004084
 8007f40:	2000409c 	.word	0x2000409c
 8007f44:	200093d0 	.word	0x200093d0
 8007f48:	20004094 	.word	0x20004094
 8007f4c:	20004088 	.word	0x20004088
 8007f50:	2000408c 	.word	0x2000408c

08007f54 <vPortFree>:
{
 8007f54:	b510      	push	{r4, lr}
	if( pv != NULL )
 8007f56:	4604      	mov	r4, r0
 8007f58:	b370      	cbz	r0, 8007fb8 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007f5a:	4a18      	ldr	r2, [pc, #96]	@ (8007fbc <vPortFree+0x68>)
 8007f5c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8007f60:	6812      	ldr	r2, [r2, #0]
 8007f62:	4213      	tst	r3, r2
 8007f64:	d108      	bne.n	8007f78 <vPortFree+0x24>
 8007f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f6a:	f383 8811 	msr	BASEPRI, r3
 8007f6e:	f3bf 8f6f 	isb	sy
 8007f72:	f3bf 8f4f 	dsb	sy
 8007f76:	e7fe      	b.n	8007f76 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007f78:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8007f7c:	b141      	cbz	r1, 8007f90 <vPortFree+0x3c>
 8007f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f82:	f383 8811 	msr	BASEPRI, r3
 8007f86:	f3bf 8f6f 	isb	sy
 8007f8a:	f3bf 8f4f 	dsb	sy
 8007f8e:	e7fe      	b.n	8007f8e <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007f90:	ea23 0302 	bic.w	r3, r3, r2
 8007f94:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8007f98:	f7ff f864 	bl	8007064 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007f9c:	4a08      	ldr	r2, [pc, #32]	@ (8007fc0 <vPortFree+0x6c>)
 8007f9e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8007fa2:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007fa4:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007fa8:	440b      	add	r3, r1
 8007faa:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007fac:	f7ff ff1a 	bl	8007de4 <prvInsertBlockIntoFreeList>
}
 8007fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8007fb4:	f7ff b8fa 	b.w	80071ac <xTaskResumeAll>
}
 8007fb8:	bd10      	pop	{r4, pc}
 8007fba:	bf00      	nop
 8007fbc:	20004084 	.word	0x20004084
 8007fc0:	2000408c 	.word	0x2000408c

08007fc4 <atof>:
 8007fc4:	2100      	movs	r1, #0
 8007fc6:	f000 bec9 	b.w	8008d5c <strtod>
	...

08007fcc <malloc>:
 8007fcc:	4b02      	ldr	r3, [pc, #8]	@ (8007fd8 <malloc+0xc>)
 8007fce:	4601      	mov	r1, r0
 8007fd0:	6818      	ldr	r0, [r3, #0]
 8007fd2:	f000 b82d 	b.w	8008030 <_malloc_r>
 8007fd6:	bf00      	nop
 8007fd8:	200001a0 	.word	0x200001a0

08007fdc <free>:
 8007fdc:	4b02      	ldr	r3, [pc, #8]	@ (8007fe8 <free+0xc>)
 8007fde:	4601      	mov	r1, r0
 8007fe0:	6818      	ldr	r0, [r3, #0]
 8007fe2:	f003 bd11 	b.w	800ba08 <_free_r>
 8007fe6:	bf00      	nop
 8007fe8:	200001a0 	.word	0x200001a0

08007fec <sbrk_aligned>:
 8007fec:	b570      	push	{r4, r5, r6, lr}
 8007fee:	4e0f      	ldr	r6, [pc, #60]	@ (800802c <sbrk_aligned+0x40>)
 8007ff0:	460c      	mov	r4, r1
 8007ff2:	6831      	ldr	r1, [r6, #0]
 8007ff4:	4605      	mov	r5, r0
 8007ff6:	b911      	cbnz	r1, 8007ffe <sbrk_aligned+0x12>
 8007ff8:	f002 fe40 	bl	800ac7c <_sbrk_r>
 8007ffc:	6030      	str	r0, [r6, #0]
 8007ffe:	4621      	mov	r1, r4
 8008000:	4628      	mov	r0, r5
 8008002:	f002 fe3b 	bl	800ac7c <_sbrk_r>
 8008006:	1c43      	adds	r3, r0, #1
 8008008:	d103      	bne.n	8008012 <sbrk_aligned+0x26>
 800800a:	f04f 34ff 	mov.w	r4, #4294967295
 800800e:	4620      	mov	r0, r4
 8008010:	bd70      	pop	{r4, r5, r6, pc}
 8008012:	1cc4      	adds	r4, r0, #3
 8008014:	f024 0403 	bic.w	r4, r4, #3
 8008018:	42a0      	cmp	r0, r4
 800801a:	d0f8      	beq.n	800800e <sbrk_aligned+0x22>
 800801c:	1a21      	subs	r1, r4, r0
 800801e:	4628      	mov	r0, r5
 8008020:	f002 fe2c 	bl	800ac7c <_sbrk_r>
 8008024:	3001      	adds	r0, #1
 8008026:	d1f2      	bne.n	800800e <sbrk_aligned+0x22>
 8008028:	e7ef      	b.n	800800a <sbrk_aligned+0x1e>
 800802a:	bf00      	nop
 800802c:	200093d0 	.word	0x200093d0

08008030 <_malloc_r>:
 8008030:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008034:	1ccd      	adds	r5, r1, #3
 8008036:	f025 0503 	bic.w	r5, r5, #3
 800803a:	3508      	adds	r5, #8
 800803c:	2d0c      	cmp	r5, #12
 800803e:	bf38      	it	cc
 8008040:	250c      	movcc	r5, #12
 8008042:	2d00      	cmp	r5, #0
 8008044:	4606      	mov	r6, r0
 8008046:	db01      	blt.n	800804c <_malloc_r+0x1c>
 8008048:	42a9      	cmp	r1, r5
 800804a:	d904      	bls.n	8008056 <_malloc_r+0x26>
 800804c:	230c      	movs	r3, #12
 800804e:	6033      	str	r3, [r6, #0]
 8008050:	2000      	movs	r0, #0
 8008052:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008056:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800812c <_malloc_r+0xfc>
 800805a:	f000 f869 	bl	8008130 <__malloc_lock>
 800805e:	f8d8 3000 	ldr.w	r3, [r8]
 8008062:	461c      	mov	r4, r3
 8008064:	bb44      	cbnz	r4, 80080b8 <_malloc_r+0x88>
 8008066:	4629      	mov	r1, r5
 8008068:	4630      	mov	r0, r6
 800806a:	f7ff ffbf 	bl	8007fec <sbrk_aligned>
 800806e:	1c43      	adds	r3, r0, #1
 8008070:	4604      	mov	r4, r0
 8008072:	d158      	bne.n	8008126 <_malloc_r+0xf6>
 8008074:	f8d8 4000 	ldr.w	r4, [r8]
 8008078:	4627      	mov	r7, r4
 800807a:	2f00      	cmp	r7, #0
 800807c:	d143      	bne.n	8008106 <_malloc_r+0xd6>
 800807e:	2c00      	cmp	r4, #0
 8008080:	d04b      	beq.n	800811a <_malloc_r+0xea>
 8008082:	6823      	ldr	r3, [r4, #0]
 8008084:	4639      	mov	r1, r7
 8008086:	4630      	mov	r0, r6
 8008088:	eb04 0903 	add.w	r9, r4, r3
 800808c:	f002 fdf6 	bl	800ac7c <_sbrk_r>
 8008090:	4581      	cmp	r9, r0
 8008092:	d142      	bne.n	800811a <_malloc_r+0xea>
 8008094:	6821      	ldr	r1, [r4, #0]
 8008096:	1a6d      	subs	r5, r5, r1
 8008098:	4629      	mov	r1, r5
 800809a:	4630      	mov	r0, r6
 800809c:	f7ff ffa6 	bl	8007fec <sbrk_aligned>
 80080a0:	3001      	adds	r0, #1
 80080a2:	d03a      	beq.n	800811a <_malloc_r+0xea>
 80080a4:	6823      	ldr	r3, [r4, #0]
 80080a6:	442b      	add	r3, r5
 80080a8:	6023      	str	r3, [r4, #0]
 80080aa:	f8d8 3000 	ldr.w	r3, [r8]
 80080ae:	685a      	ldr	r2, [r3, #4]
 80080b0:	bb62      	cbnz	r2, 800810c <_malloc_r+0xdc>
 80080b2:	f8c8 7000 	str.w	r7, [r8]
 80080b6:	e00f      	b.n	80080d8 <_malloc_r+0xa8>
 80080b8:	6822      	ldr	r2, [r4, #0]
 80080ba:	1b52      	subs	r2, r2, r5
 80080bc:	d420      	bmi.n	8008100 <_malloc_r+0xd0>
 80080be:	2a0b      	cmp	r2, #11
 80080c0:	d917      	bls.n	80080f2 <_malloc_r+0xc2>
 80080c2:	1961      	adds	r1, r4, r5
 80080c4:	42a3      	cmp	r3, r4
 80080c6:	6025      	str	r5, [r4, #0]
 80080c8:	bf18      	it	ne
 80080ca:	6059      	strne	r1, [r3, #4]
 80080cc:	6863      	ldr	r3, [r4, #4]
 80080ce:	bf08      	it	eq
 80080d0:	f8c8 1000 	streq.w	r1, [r8]
 80080d4:	5162      	str	r2, [r4, r5]
 80080d6:	604b      	str	r3, [r1, #4]
 80080d8:	4630      	mov	r0, r6
 80080da:	f000 f82f 	bl	800813c <__malloc_unlock>
 80080de:	f104 000b 	add.w	r0, r4, #11
 80080e2:	1d23      	adds	r3, r4, #4
 80080e4:	f020 0007 	bic.w	r0, r0, #7
 80080e8:	1ac2      	subs	r2, r0, r3
 80080ea:	bf1c      	itt	ne
 80080ec:	1a1b      	subne	r3, r3, r0
 80080ee:	50a3      	strne	r3, [r4, r2]
 80080f0:	e7af      	b.n	8008052 <_malloc_r+0x22>
 80080f2:	6862      	ldr	r2, [r4, #4]
 80080f4:	42a3      	cmp	r3, r4
 80080f6:	bf0c      	ite	eq
 80080f8:	f8c8 2000 	streq.w	r2, [r8]
 80080fc:	605a      	strne	r2, [r3, #4]
 80080fe:	e7eb      	b.n	80080d8 <_malloc_r+0xa8>
 8008100:	4623      	mov	r3, r4
 8008102:	6864      	ldr	r4, [r4, #4]
 8008104:	e7ae      	b.n	8008064 <_malloc_r+0x34>
 8008106:	463c      	mov	r4, r7
 8008108:	687f      	ldr	r7, [r7, #4]
 800810a:	e7b6      	b.n	800807a <_malloc_r+0x4a>
 800810c:	461a      	mov	r2, r3
 800810e:	685b      	ldr	r3, [r3, #4]
 8008110:	42a3      	cmp	r3, r4
 8008112:	d1fb      	bne.n	800810c <_malloc_r+0xdc>
 8008114:	2300      	movs	r3, #0
 8008116:	6053      	str	r3, [r2, #4]
 8008118:	e7de      	b.n	80080d8 <_malloc_r+0xa8>
 800811a:	230c      	movs	r3, #12
 800811c:	6033      	str	r3, [r6, #0]
 800811e:	4630      	mov	r0, r6
 8008120:	f000 f80c 	bl	800813c <__malloc_unlock>
 8008124:	e794      	b.n	8008050 <_malloc_r+0x20>
 8008126:	6005      	str	r5, [r0, #0]
 8008128:	e7d6      	b.n	80080d8 <_malloc_r+0xa8>
 800812a:	bf00      	nop
 800812c:	200093d4 	.word	0x200093d4

08008130 <__malloc_lock>:
 8008130:	4801      	ldr	r0, [pc, #4]	@ (8008138 <__malloc_lock+0x8>)
 8008132:	f7fa bf14 	b.w	8002f5e <__retarget_lock_acquire_recursive>
 8008136:	bf00      	nop
 8008138:	2000357c 	.word	0x2000357c

0800813c <__malloc_unlock>:
 800813c:	4801      	ldr	r0, [pc, #4]	@ (8008144 <__malloc_unlock+0x8>)
 800813e:	f7fa bf1a 	b.w	8002f76 <__retarget_lock_release_recursive>
 8008142:	bf00      	nop
 8008144:	2000357c 	.word	0x2000357c

08008148 <sulp>:
 8008148:	b570      	push	{r4, r5, r6, lr}
 800814a:	4604      	mov	r4, r0
 800814c:	460d      	mov	r5, r1
 800814e:	ec45 4b10 	vmov	d0, r4, r5
 8008152:	4616      	mov	r6, r2
 8008154:	f004 fba6 	bl	800c8a4 <__ulp>
 8008158:	ec51 0b10 	vmov	r0, r1, d0
 800815c:	b17e      	cbz	r6, 800817e <sulp+0x36>
 800815e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008162:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008166:	2b00      	cmp	r3, #0
 8008168:	dd09      	ble.n	800817e <sulp+0x36>
 800816a:	051b      	lsls	r3, r3, #20
 800816c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008170:	2400      	movs	r4, #0
 8008172:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008176:	4622      	mov	r2, r4
 8008178:	462b      	mov	r3, r5
 800817a:	f7f8 fa4d 	bl	8000618 <__aeabi_dmul>
 800817e:	ec41 0b10 	vmov	d0, r0, r1
 8008182:	bd70      	pop	{r4, r5, r6, pc}
 8008184:	0000      	movs	r0, r0
	...

08008188 <_strtod_l>:
 8008188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800818c:	b09f      	sub	sp, #124	@ 0x7c
 800818e:	460c      	mov	r4, r1
 8008190:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008192:	2200      	movs	r2, #0
 8008194:	921a      	str	r2, [sp, #104]	@ 0x68
 8008196:	9005      	str	r0, [sp, #20]
 8008198:	f04f 0a00 	mov.w	sl, #0
 800819c:	f04f 0b00 	mov.w	fp, #0
 80081a0:	460a      	mov	r2, r1
 80081a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80081a4:	7811      	ldrb	r1, [r2, #0]
 80081a6:	292b      	cmp	r1, #43	@ 0x2b
 80081a8:	d04a      	beq.n	8008240 <_strtod_l+0xb8>
 80081aa:	d838      	bhi.n	800821e <_strtod_l+0x96>
 80081ac:	290d      	cmp	r1, #13
 80081ae:	d832      	bhi.n	8008216 <_strtod_l+0x8e>
 80081b0:	2908      	cmp	r1, #8
 80081b2:	d832      	bhi.n	800821a <_strtod_l+0x92>
 80081b4:	2900      	cmp	r1, #0
 80081b6:	d03b      	beq.n	8008230 <_strtod_l+0xa8>
 80081b8:	2200      	movs	r2, #0
 80081ba:	920b      	str	r2, [sp, #44]	@ 0x2c
 80081bc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80081be:	782a      	ldrb	r2, [r5, #0]
 80081c0:	2a30      	cmp	r2, #48	@ 0x30
 80081c2:	f040 80b3 	bne.w	800832c <_strtod_l+0x1a4>
 80081c6:	786a      	ldrb	r2, [r5, #1]
 80081c8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80081cc:	2a58      	cmp	r2, #88	@ 0x58
 80081ce:	d16e      	bne.n	80082ae <_strtod_l+0x126>
 80081d0:	9302      	str	r3, [sp, #8]
 80081d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80081d4:	9301      	str	r3, [sp, #4]
 80081d6:	ab1a      	add	r3, sp, #104	@ 0x68
 80081d8:	9300      	str	r3, [sp, #0]
 80081da:	4a8e      	ldr	r2, [pc, #568]	@ (8008414 <_strtod_l+0x28c>)
 80081dc:	9805      	ldr	r0, [sp, #20]
 80081de:	ab1b      	add	r3, sp, #108	@ 0x6c
 80081e0:	a919      	add	r1, sp, #100	@ 0x64
 80081e2:	f003 fcc3 	bl	800bb6c <__gethex>
 80081e6:	f010 060f 	ands.w	r6, r0, #15
 80081ea:	4604      	mov	r4, r0
 80081ec:	d005      	beq.n	80081fa <_strtod_l+0x72>
 80081ee:	2e06      	cmp	r6, #6
 80081f0:	d128      	bne.n	8008244 <_strtod_l+0xbc>
 80081f2:	3501      	adds	r5, #1
 80081f4:	2300      	movs	r3, #0
 80081f6:	9519      	str	r5, [sp, #100]	@ 0x64
 80081f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80081fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	f040 858e 	bne.w	8008d1e <_strtod_l+0xb96>
 8008202:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008204:	b1cb      	cbz	r3, 800823a <_strtod_l+0xb2>
 8008206:	4652      	mov	r2, sl
 8008208:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800820c:	ec43 2b10 	vmov	d0, r2, r3
 8008210:	b01f      	add	sp, #124	@ 0x7c
 8008212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008216:	2920      	cmp	r1, #32
 8008218:	d1ce      	bne.n	80081b8 <_strtod_l+0x30>
 800821a:	3201      	adds	r2, #1
 800821c:	e7c1      	b.n	80081a2 <_strtod_l+0x1a>
 800821e:	292d      	cmp	r1, #45	@ 0x2d
 8008220:	d1ca      	bne.n	80081b8 <_strtod_l+0x30>
 8008222:	2101      	movs	r1, #1
 8008224:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008226:	1c51      	adds	r1, r2, #1
 8008228:	9119      	str	r1, [sp, #100]	@ 0x64
 800822a:	7852      	ldrb	r2, [r2, #1]
 800822c:	2a00      	cmp	r2, #0
 800822e:	d1c5      	bne.n	80081bc <_strtod_l+0x34>
 8008230:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008232:	9419      	str	r4, [sp, #100]	@ 0x64
 8008234:	2b00      	cmp	r3, #0
 8008236:	f040 8570 	bne.w	8008d1a <_strtod_l+0xb92>
 800823a:	4652      	mov	r2, sl
 800823c:	465b      	mov	r3, fp
 800823e:	e7e5      	b.n	800820c <_strtod_l+0x84>
 8008240:	2100      	movs	r1, #0
 8008242:	e7ef      	b.n	8008224 <_strtod_l+0x9c>
 8008244:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008246:	b13a      	cbz	r2, 8008258 <_strtod_l+0xd0>
 8008248:	2135      	movs	r1, #53	@ 0x35
 800824a:	a81c      	add	r0, sp, #112	@ 0x70
 800824c:	f004 fc24 	bl	800ca98 <__copybits>
 8008250:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008252:	9805      	ldr	r0, [sp, #20]
 8008254:	f003 fff2 	bl	800c23c <_Bfree>
 8008258:	3e01      	subs	r6, #1
 800825a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800825c:	2e04      	cmp	r6, #4
 800825e:	d806      	bhi.n	800826e <_strtod_l+0xe6>
 8008260:	e8df f006 	tbb	[pc, r6]
 8008264:	201d0314 	.word	0x201d0314
 8008268:	14          	.byte	0x14
 8008269:	00          	.byte	0x00
 800826a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800826e:	05e1      	lsls	r1, r4, #23
 8008270:	bf48      	it	mi
 8008272:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008276:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800827a:	0d1b      	lsrs	r3, r3, #20
 800827c:	051b      	lsls	r3, r3, #20
 800827e:	2b00      	cmp	r3, #0
 8008280:	d1bb      	bne.n	80081fa <_strtod_l+0x72>
 8008282:	f002 fd1d 	bl	800acc0 <__errno>
 8008286:	2322      	movs	r3, #34	@ 0x22
 8008288:	6003      	str	r3, [r0, #0]
 800828a:	e7b6      	b.n	80081fa <_strtod_l+0x72>
 800828c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008290:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008294:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008298:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800829c:	e7e7      	b.n	800826e <_strtod_l+0xe6>
 800829e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800841c <_strtod_l+0x294>
 80082a2:	e7e4      	b.n	800826e <_strtod_l+0xe6>
 80082a4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80082a8:	f04f 3aff 	mov.w	sl, #4294967295
 80082ac:	e7df      	b.n	800826e <_strtod_l+0xe6>
 80082ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082b0:	1c5a      	adds	r2, r3, #1
 80082b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80082b4:	785b      	ldrb	r3, [r3, #1]
 80082b6:	2b30      	cmp	r3, #48	@ 0x30
 80082b8:	d0f9      	beq.n	80082ae <_strtod_l+0x126>
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d09d      	beq.n	80081fa <_strtod_l+0x72>
 80082be:	2301      	movs	r3, #1
 80082c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80082c2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082c4:	930c      	str	r3, [sp, #48]	@ 0x30
 80082c6:	2300      	movs	r3, #0
 80082c8:	9308      	str	r3, [sp, #32]
 80082ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80082cc:	461f      	mov	r7, r3
 80082ce:	220a      	movs	r2, #10
 80082d0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80082d2:	7805      	ldrb	r5, [r0, #0]
 80082d4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80082d8:	b2d9      	uxtb	r1, r3
 80082da:	2909      	cmp	r1, #9
 80082dc:	d928      	bls.n	8008330 <_strtod_l+0x1a8>
 80082de:	494e      	ldr	r1, [pc, #312]	@ (8008418 <_strtod_l+0x290>)
 80082e0:	2201      	movs	r2, #1
 80082e2:	f001 fee0 	bl	800a0a6 <strncmp>
 80082e6:	2800      	cmp	r0, #0
 80082e8:	d032      	beq.n	8008350 <_strtod_l+0x1c8>
 80082ea:	2000      	movs	r0, #0
 80082ec:	462a      	mov	r2, r5
 80082ee:	4681      	mov	r9, r0
 80082f0:	463d      	mov	r5, r7
 80082f2:	4603      	mov	r3, r0
 80082f4:	2a65      	cmp	r2, #101	@ 0x65
 80082f6:	d001      	beq.n	80082fc <_strtod_l+0x174>
 80082f8:	2a45      	cmp	r2, #69	@ 0x45
 80082fa:	d114      	bne.n	8008326 <_strtod_l+0x19e>
 80082fc:	b91d      	cbnz	r5, 8008306 <_strtod_l+0x17e>
 80082fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008300:	4302      	orrs	r2, r0
 8008302:	d095      	beq.n	8008230 <_strtod_l+0xa8>
 8008304:	2500      	movs	r5, #0
 8008306:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008308:	1c62      	adds	r2, r4, #1
 800830a:	9219      	str	r2, [sp, #100]	@ 0x64
 800830c:	7862      	ldrb	r2, [r4, #1]
 800830e:	2a2b      	cmp	r2, #43	@ 0x2b
 8008310:	d077      	beq.n	8008402 <_strtod_l+0x27a>
 8008312:	2a2d      	cmp	r2, #45	@ 0x2d
 8008314:	d07b      	beq.n	800840e <_strtod_l+0x286>
 8008316:	f04f 0c00 	mov.w	ip, #0
 800831a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800831e:	2909      	cmp	r1, #9
 8008320:	f240 8082 	bls.w	8008428 <_strtod_l+0x2a0>
 8008324:	9419      	str	r4, [sp, #100]	@ 0x64
 8008326:	f04f 0800 	mov.w	r8, #0
 800832a:	e0a2      	b.n	8008472 <_strtod_l+0x2ea>
 800832c:	2300      	movs	r3, #0
 800832e:	e7c7      	b.n	80082c0 <_strtod_l+0x138>
 8008330:	2f08      	cmp	r7, #8
 8008332:	bfd5      	itete	le
 8008334:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008336:	9908      	ldrgt	r1, [sp, #32]
 8008338:	fb02 3301 	mlale	r3, r2, r1, r3
 800833c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008340:	f100 0001 	add.w	r0, r0, #1
 8008344:	bfd4      	ite	le
 8008346:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008348:	9308      	strgt	r3, [sp, #32]
 800834a:	3701      	adds	r7, #1
 800834c:	9019      	str	r0, [sp, #100]	@ 0x64
 800834e:	e7bf      	b.n	80082d0 <_strtod_l+0x148>
 8008350:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008352:	1c5a      	adds	r2, r3, #1
 8008354:	9219      	str	r2, [sp, #100]	@ 0x64
 8008356:	785a      	ldrb	r2, [r3, #1]
 8008358:	b37f      	cbz	r7, 80083ba <_strtod_l+0x232>
 800835a:	4681      	mov	r9, r0
 800835c:	463d      	mov	r5, r7
 800835e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008362:	2b09      	cmp	r3, #9
 8008364:	d912      	bls.n	800838c <_strtod_l+0x204>
 8008366:	2301      	movs	r3, #1
 8008368:	e7c4      	b.n	80082f4 <_strtod_l+0x16c>
 800836a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800836c:	1c5a      	adds	r2, r3, #1
 800836e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008370:	785a      	ldrb	r2, [r3, #1]
 8008372:	3001      	adds	r0, #1
 8008374:	2a30      	cmp	r2, #48	@ 0x30
 8008376:	d0f8      	beq.n	800836a <_strtod_l+0x1e2>
 8008378:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800837c:	2b08      	cmp	r3, #8
 800837e:	f200 84d3 	bhi.w	8008d28 <_strtod_l+0xba0>
 8008382:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008384:	930c      	str	r3, [sp, #48]	@ 0x30
 8008386:	4681      	mov	r9, r0
 8008388:	2000      	movs	r0, #0
 800838a:	4605      	mov	r5, r0
 800838c:	3a30      	subs	r2, #48	@ 0x30
 800838e:	f100 0301 	add.w	r3, r0, #1
 8008392:	d02a      	beq.n	80083ea <_strtod_l+0x262>
 8008394:	4499      	add	r9, r3
 8008396:	eb00 0c05 	add.w	ip, r0, r5
 800839a:	462b      	mov	r3, r5
 800839c:	210a      	movs	r1, #10
 800839e:	4563      	cmp	r3, ip
 80083a0:	d10d      	bne.n	80083be <_strtod_l+0x236>
 80083a2:	1c69      	adds	r1, r5, #1
 80083a4:	4401      	add	r1, r0
 80083a6:	4428      	add	r0, r5
 80083a8:	2808      	cmp	r0, #8
 80083aa:	dc16      	bgt.n	80083da <_strtod_l+0x252>
 80083ac:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80083ae:	230a      	movs	r3, #10
 80083b0:	fb03 2300 	mla	r3, r3, r0, r2
 80083b4:	930a      	str	r3, [sp, #40]	@ 0x28
 80083b6:	2300      	movs	r3, #0
 80083b8:	e018      	b.n	80083ec <_strtod_l+0x264>
 80083ba:	4638      	mov	r0, r7
 80083bc:	e7da      	b.n	8008374 <_strtod_l+0x1ec>
 80083be:	2b08      	cmp	r3, #8
 80083c0:	f103 0301 	add.w	r3, r3, #1
 80083c4:	dc03      	bgt.n	80083ce <_strtod_l+0x246>
 80083c6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80083c8:	434e      	muls	r6, r1
 80083ca:	960a      	str	r6, [sp, #40]	@ 0x28
 80083cc:	e7e7      	b.n	800839e <_strtod_l+0x216>
 80083ce:	2b10      	cmp	r3, #16
 80083d0:	bfde      	ittt	le
 80083d2:	9e08      	ldrle	r6, [sp, #32]
 80083d4:	434e      	mulle	r6, r1
 80083d6:	9608      	strle	r6, [sp, #32]
 80083d8:	e7e1      	b.n	800839e <_strtod_l+0x216>
 80083da:	280f      	cmp	r0, #15
 80083dc:	dceb      	bgt.n	80083b6 <_strtod_l+0x22e>
 80083de:	9808      	ldr	r0, [sp, #32]
 80083e0:	230a      	movs	r3, #10
 80083e2:	fb03 2300 	mla	r3, r3, r0, r2
 80083e6:	9308      	str	r3, [sp, #32]
 80083e8:	e7e5      	b.n	80083b6 <_strtod_l+0x22e>
 80083ea:	4629      	mov	r1, r5
 80083ec:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80083ee:	1c50      	adds	r0, r2, #1
 80083f0:	9019      	str	r0, [sp, #100]	@ 0x64
 80083f2:	7852      	ldrb	r2, [r2, #1]
 80083f4:	4618      	mov	r0, r3
 80083f6:	460d      	mov	r5, r1
 80083f8:	e7b1      	b.n	800835e <_strtod_l+0x1d6>
 80083fa:	f04f 0900 	mov.w	r9, #0
 80083fe:	2301      	movs	r3, #1
 8008400:	e77d      	b.n	80082fe <_strtod_l+0x176>
 8008402:	f04f 0c00 	mov.w	ip, #0
 8008406:	1ca2      	adds	r2, r4, #2
 8008408:	9219      	str	r2, [sp, #100]	@ 0x64
 800840a:	78a2      	ldrb	r2, [r4, #2]
 800840c:	e785      	b.n	800831a <_strtod_l+0x192>
 800840e:	f04f 0c01 	mov.w	ip, #1
 8008412:	e7f8      	b.n	8008406 <_strtod_l+0x27e>
 8008414:	0800ed14 	.word	0x0800ed14
 8008418:	0800e243 	.word	0x0800e243
 800841c:	7ff00000 	.word	0x7ff00000
 8008420:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008422:	1c51      	adds	r1, r2, #1
 8008424:	9119      	str	r1, [sp, #100]	@ 0x64
 8008426:	7852      	ldrb	r2, [r2, #1]
 8008428:	2a30      	cmp	r2, #48	@ 0x30
 800842a:	d0f9      	beq.n	8008420 <_strtod_l+0x298>
 800842c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008430:	2908      	cmp	r1, #8
 8008432:	f63f af78 	bhi.w	8008326 <_strtod_l+0x19e>
 8008436:	3a30      	subs	r2, #48	@ 0x30
 8008438:	920e      	str	r2, [sp, #56]	@ 0x38
 800843a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800843c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800843e:	f04f 080a 	mov.w	r8, #10
 8008442:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008444:	1c56      	adds	r6, r2, #1
 8008446:	9619      	str	r6, [sp, #100]	@ 0x64
 8008448:	7852      	ldrb	r2, [r2, #1]
 800844a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800844e:	f1be 0f09 	cmp.w	lr, #9
 8008452:	d939      	bls.n	80084c8 <_strtod_l+0x340>
 8008454:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008456:	1a76      	subs	r6, r6, r1
 8008458:	2e08      	cmp	r6, #8
 800845a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800845e:	dc03      	bgt.n	8008468 <_strtod_l+0x2e0>
 8008460:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008462:	4588      	cmp	r8, r1
 8008464:	bfa8      	it	ge
 8008466:	4688      	movge	r8, r1
 8008468:	f1bc 0f00 	cmp.w	ip, #0
 800846c:	d001      	beq.n	8008472 <_strtod_l+0x2ea>
 800846e:	f1c8 0800 	rsb	r8, r8, #0
 8008472:	2d00      	cmp	r5, #0
 8008474:	d14e      	bne.n	8008514 <_strtod_l+0x38c>
 8008476:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008478:	4308      	orrs	r0, r1
 800847a:	f47f aebe 	bne.w	80081fa <_strtod_l+0x72>
 800847e:	2b00      	cmp	r3, #0
 8008480:	f47f aed6 	bne.w	8008230 <_strtod_l+0xa8>
 8008484:	2a69      	cmp	r2, #105	@ 0x69
 8008486:	d028      	beq.n	80084da <_strtod_l+0x352>
 8008488:	dc25      	bgt.n	80084d6 <_strtod_l+0x34e>
 800848a:	2a49      	cmp	r2, #73	@ 0x49
 800848c:	d025      	beq.n	80084da <_strtod_l+0x352>
 800848e:	2a4e      	cmp	r2, #78	@ 0x4e
 8008490:	f47f aece 	bne.w	8008230 <_strtod_l+0xa8>
 8008494:	499b      	ldr	r1, [pc, #620]	@ (8008704 <_strtod_l+0x57c>)
 8008496:	a819      	add	r0, sp, #100	@ 0x64
 8008498:	f003 fd8a 	bl	800bfb0 <__match>
 800849c:	2800      	cmp	r0, #0
 800849e:	f43f aec7 	beq.w	8008230 <_strtod_l+0xa8>
 80084a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80084a4:	781b      	ldrb	r3, [r3, #0]
 80084a6:	2b28      	cmp	r3, #40	@ 0x28
 80084a8:	d12e      	bne.n	8008508 <_strtod_l+0x380>
 80084aa:	4997      	ldr	r1, [pc, #604]	@ (8008708 <_strtod_l+0x580>)
 80084ac:	aa1c      	add	r2, sp, #112	@ 0x70
 80084ae:	a819      	add	r0, sp, #100	@ 0x64
 80084b0:	f003 fd92 	bl	800bfd8 <__hexnan>
 80084b4:	2805      	cmp	r0, #5
 80084b6:	d127      	bne.n	8008508 <_strtod_l+0x380>
 80084b8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80084ba:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80084be:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80084c2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80084c6:	e698      	b.n	80081fa <_strtod_l+0x72>
 80084c8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80084ca:	fb08 2101 	mla	r1, r8, r1, r2
 80084ce:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80084d2:	920e      	str	r2, [sp, #56]	@ 0x38
 80084d4:	e7b5      	b.n	8008442 <_strtod_l+0x2ba>
 80084d6:	2a6e      	cmp	r2, #110	@ 0x6e
 80084d8:	e7da      	b.n	8008490 <_strtod_l+0x308>
 80084da:	498c      	ldr	r1, [pc, #560]	@ (800870c <_strtod_l+0x584>)
 80084dc:	a819      	add	r0, sp, #100	@ 0x64
 80084de:	f003 fd67 	bl	800bfb0 <__match>
 80084e2:	2800      	cmp	r0, #0
 80084e4:	f43f aea4 	beq.w	8008230 <_strtod_l+0xa8>
 80084e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80084ea:	4989      	ldr	r1, [pc, #548]	@ (8008710 <_strtod_l+0x588>)
 80084ec:	3b01      	subs	r3, #1
 80084ee:	a819      	add	r0, sp, #100	@ 0x64
 80084f0:	9319      	str	r3, [sp, #100]	@ 0x64
 80084f2:	f003 fd5d 	bl	800bfb0 <__match>
 80084f6:	b910      	cbnz	r0, 80084fe <_strtod_l+0x376>
 80084f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80084fa:	3301      	adds	r3, #1
 80084fc:	9319      	str	r3, [sp, #100]	@ 0x64
 80084fe:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008720 <_strtod_l+0x598>
 8008502:	f04f 0a00 	mov.w	sl, #0
 8008506:	e678      	b.n	80081fa <_strtod_l+0x72>
 8008508:	4882      	ldr	r0, [pc, #520]	@ (8008714 <_strtod_l+0x58c>)
 800850a:	f002 fc19 	bl	800ad40 <nan>
 800850e:	ec5b ab10 	vmov	sl, fp, d0
 8008512:	e672      	b.n	80081fa <_strtod_l+0x72>
 8008514:	eba8 0309 	sub.w	r3, r8, r9
 8008518:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800851a:	9309      	str	r3, [sp, #36]	@ 0x24
 800851c:	2f00      	cmp	r7, #0
 800851e:	bf08      	it	eq
 8008520:	462f      	moveq	r7, r5
 8008522:	2d10      	cmp	r5, #16
 8008524:	462c      	mov	r4, r5
 8008526:	bfa8      	it	ge
 8008528:	2410      	movge	r4, #16
 800852a:	f7f7 fffb 	bl	8000524 <__aeabi_ui2d>
 800852e:	2d09      	cmp	r5, #9
 8008530:	4682      	mov	sl, r0
 8008532:	468b      	mov	fp, r1
 8008534:	dc13      	bgt.n	800855e <_strtod_l+0x3d6>
 8008536:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008538:	2b00      	cmp	r3, #0
 800853a:	f43f ae5e 	beq.w	80081fa <_strtod_l+0x72>
 800853e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008540:	dd78      	ble.n	8008634 <_strtod_l+0x4ac>
 8008542:	2b16      	cmp	r3, #22
 8008544:	dc5f      	bgt.n	8008606 <_strtod_l+0x47e>
 8008546:	4974      	ldr	r1, [pc, #464]	@ (8008718 <_strtod_l+0x590>)
 8008548:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800854c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008550:	4652      	mov	r2, sl
 8008552:	465b      	mov	r3, fp
 8008554:	f7f8 f860 	bl	8000618 <__aeabi_dmul>
 8008558:	4682      	mov	sl, r0
 800855a:	468b      	mov	fp, r1
 800855c:	e64d      	b.n	80081fa <_strtod_l+0x72>
 800855e:	4b6e      	ldr	r3, [pc, #440]	@ (8008718 <_strtod_l+0x590>)
 8008560:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008564:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008568:	f7f8 f856 	bl	8000618 <__aeabi_dmul>
 800856c:	4682      	mov	sl, r0
 800856e:	9808      	ldr	r0, [sp, #32]
 8008570:	468b      	mov	fp, r1
 8008572:	f7f7 ffd7 	bl	8000524 <__aeabi_ui2d>
 8008576:	4602      	mov	r2, r0
 8008578:	460b      	mov	r3, r1
 800857a:	4650      	mov	r0, sl
 800857c:	4659      	mov	r1, fp
 800857e:	f7f7 fe95 	bl	80002ac <__adddf3>
 8008582:	2d0f      	cmp	r5, #15
 8008584:	4682      	mov	sl, r0
 8008586:	468b      	mov	fp, r1
 8008588:	ddd5      	ble.n	8008536 <_strtod_l+0x3ae>
 800858a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800858c:	1b2c      	subs	r4, r5, r4
 800858e:	441c      	add	r4, r3
 8008590:	2c00      	cmp	r4, #0
 8008592:	f340 8096 	ble.w	80086c2 <_strtod_l+0x53a>
 8008596:	f014 030f 	ands.w	r3, r4, #15
 800859a:	d00a      	beq.n	80085b2 <_strtod_l+0x42a>
 800859c:	495e      	ldr	r1, [pc, #376]	@ (8008718 <_strtod_l+0x590>)
 800859e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80085a2:	4652      	mov	r2, sl
 80085a4:	465b      	mov	r3, fp
 80085a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085aa:	f7f8 f835 	bl	8000618 <__aeabi_dmul>
 80085ae:	4682      	mov	sl, r0
 80085b0:	468b      	mov	fp, r1
 80085b2:	f034 040f 	bics.w	r4, r4, #15
 80085b6:	d073      	beq.n	80086a0 <_strtod_l+0x518>
 80085b8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80085bc:	dd48      	ble.n	8008650 <_strtod_l+0x4c8>
 80085be:	2400      	movs	r4, #0
 80085c0:	46a0      	mov	r8, r4
 80085c2:	940a      	str	r4, [sp, #40]	@ 0x28
 80085c4:	46a1      	mov	r9, r4
 80085c6:	9a05      	ldr	r2, [sp, #20]
 80085c8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008720 <_strtod_l+0x598>
 80085cc:	2322      	movs	r3, #34	@ 0x22
 80085ce:	6013      	str	r3, [r2, #0]
 80085d0:	f04f 0a00 	mov.w	sl, #0
 80085d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	f43f ae0f 	beq.w	80081fa <_strtod_l+0x72>
 80085dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80085de:	9805      	ldr	r0, [sp, #20]
 80085e0:	f003 fe2c 	bl	800c23c <_Bfree>
 80085e4:	9805      	ldr	r0, [sp, #20]
 80085e6:	4649      	mov	r1, r9
 80085e8:	f003 fe28 	bl	800c23c <_Bfree>
 80085ec:	9805      	ldr	r0, [sp, #20]
 80085ee:	4641      	mov	r1, r8
 80085f0:	f003 fe24 	bl	800c23c <_Bfree>
 80085f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80085f6:	9805      	ldr	r0, [sp, #20]
 80085f8:	f003 fe20 	bl	800c23c <_Bfree>
 80085fc:	9805      	ldr	r0, [sp, #20]
 80085fe:	4621      	mov	r1, r4
 8008600:	f003 fe1c 	bl	800c23c <_Bfree>
 8008604:	e5f9      	b.n	80081fa <_strtod_l+0x72>
 8008606:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008608:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800860c:	4293      	cmp	r3, r2
 800860e:	dbbc      	blt.n	800858a <_strtod_l+0x402>
 8008610:	4c41      	ldr	r4, [pc, #260]	@ (8008718 <_strtod_l+0x590>)
 8008612:	f1c5 050f 	rsb	r5, r5, #15
 8008616:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800861a:	4652      	mov	r2, sl
 800861c:	465b      	mov	r3, fp
 800861e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008622:	f7f7 fff9 	bl	8000618 <__aeabi_dmul>
 8008626:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008628:	1b5d      	subs	r5, r3, r5
 800862a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800862e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008632:	e78f      	b.n	8008554 <_strtod_l+0x3cc>
 8008634:	3316      	adds	r3, #22
 8008636:	dba8      	blt.n	800858a <_strtod_l+0x402>
 8008638:	4b37      	ldr	r3, [pc, #220]	@ (8008718 <_strtod_l+0x590>)
 800863a:	eba9 0808 	sub.w	r8, r9, r8
 800863e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008642:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008646:	4650      	mov	r0, sl
 8008648:	4659      	mov	r1, fp
 800864a:	f7f8 f90f 	bl	800086c <__aeabi_ddiv>
 800864e:	e783      	b.n	8008558 <_strtod_l+0x3d0>
 8008650:	4b32      	ldr	r3, [pc, #200]	@ (800871c <_strtod_l+0x594>)
 8008652:	9308      	str	r3, [sp, #32]
 8008654:	2300      	movs	r3, #0
 8008656:	1124      	asrs	r4, r4, #4
 8008658:	4650      	mov	r0, sl
 800865a:	4659      	mov	r1, fp
 800865c:	461e      	mov	r6, r3
 800865e:	2c01      	cmp	r4, #1
 8008660:	dc21      	bgt.n	80086a6 <_strtod_l+0x51e>
 8008662:	b10b      	cbz	r3, 8008668 <_strtod_l+0x4e0>
 8008664:	4682      	mov	sl, r0
 8008666:	468b      	mov	fp, r1
 8008668:	492c      	ldr	r1, [pc, #176]	@ (800871c <_strtod_l+0x594>)
 800866a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800866e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008672:	4652      	mov	r2, sl
 8008674:	465b      	mov	r3, fp
 8008676:	e9d1 0100 	ldrd	r0, r1, [r1]
 800867a:	f7f7 ffcd 	bl	8000618 <__aeabi_dmul>
 800867e:	4b28      	ldr	r3, [pc, #160]	@ (8008720 <_strtod_l+0x598>)
 8008680:	460a      	mov	r2, r1
 8008682:	400b      	ands	r3, r1
 8008684:	4927      	ldr	r1, [pc, #156]	@ (8008724 <_strtod_l+0x59c>)
 8008686:	428b      	cmp	r3, r1
 8008688:	4682      	mov	sl, r0
 800868a:	d898      	bhi.n	80085be <_strtod_l+0x436>
 800868c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008690:	428b      	cmp	r3, r1
 8008692:	bf86      	itte	hi
 8008694:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008728 <_strtod_l+0x5a0>
 8008698:	f04f 3aff 	movhi.w	sl, #4294967295
 800869c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80086a0:	2300      	movs	r3, #0
 80086a2:	9308      	str	r3, [sp, #32]
 80086a4:	e07a      	b.n	800879c <_strtod_l+0x614>
 80086a6:	07e2      	lsls	r2, r4, #31
 80086a8:	d505      	bpl.n	80086b6 <_strtod_l+0x52e>
 80086aa:	9b08      	ldr	r3, [sp, #32]
 80086ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086b0:	f7f7 ffb2 	bl	8000618 <__aeabi_dmul>
 80086b4:	2301      	movs	r3, #1
 80086b6:	9a08      	ldr	r2, [sp, #32]
 80086b8:	3208      	adds	r2, #8
 80086ba:	3601      	adds	r6, #1
 80086bc:	1064      	asrs	r4, r4, #1
 80086be:	9208      	str	r2, [sp, #32]
 80086c0:	e7cd      	b.n	800865e <_strtod_l+0x4d6>
 80086c2:	d0ed      	beq.n	80086a0 <_strtod_l+0x518>
 80086c4:	4264      	negs	r4, r4
 80086c6:	f014 020f 	ands.w	r2, r4, #15
 80086ca:	d00a      	beq.n	80086e2 <_strtod_l+0x55a>
 80086cc:	4b12      	ldr	r3, [pc, #72]	@ (8008718 <_strtod_l+0x590>)
 80086ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086d2:	4650      	mov	r0, sl
 80086d4:	4659      	mov	r1, fp
 80086d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086da:	f7f8 f8c7 	bl	800086c <__aeabi_ddiv>
 80086de:	4682      	mov	sl, r0
 80086e0:	468b      	mov	fp, r1
 80086e2:	1124      	asrs	r4, r4, #4
 80086e4:	d0dc      	beq.n	80086a0 <_strtod_l+0x518>
 80086e6:	2c1f      	cmp	r4, #31
 80086e8:	dd20      	ble.n	800872c <_strtod_l+0x5a4>
 80086ea:	2400      	movs	r4, #0
 80086ec:	46a0      	mov	r8, r4
 80086ee:	940a      	str	r4, [sp, #40]	@ 0x28
 80086f0:	46a1      	mov	r9, r4
 80086f2:	9a05      	ldr	r2, [sp, #20]
 80086f4:	2322      	movs	r3, #34	@ 0x22
 80086f6:	f04f 0a00 	mov.w	sl, #0
 80086fa:	f04f 0b00 	mov.w	fp, #0
 80086fe:	6013      	str	r3, [r2, #0]
 8008700:	e768      	b.n	80085d4 <_strtod_l+0x44c>
 8008702:	bf00      	nop
 8008704:	0800ee5e 	.word	0x0800ee5e
 8008708:	0800ed00 	.word	0x0800ed00
 800870c:	0800ee56 	.word	0x0800ee56
 8008710:	0800ef3f 	.word	0x0800ef3f
 8008714:	0800e738 	.word	0x0800e738
 8008718:	0800f0b8 	.word	0x0800f0b8
 800871c:	0800f090 	.word	0x0800f090
 8008720:	7ff00000 	.word	0x7ff00000
 8008724:	7ca00000 	.word	0x7ca00000
 8008728:	7fefffff 	.word	0x7fefffff
 800872c:	f014 0310 	ands.w	r3, r4, #16
 8008730:	bf18      	it	ne
 8008732:	236a      	movne	r3, #106	@ 0x6a
 8008734:	4ea9      	ldr	r6, [pc, #676]	@ (80089dc <_strtod_l+0x854>)
 8008736:	9308      	str	r3, [sp, #32]
 8008738:	4650      	mov	r0, sl
 800873a:	4659      	mov	r1, fp
 800873c:	2300      	movs	r3, #0
 800873e:	07e2      	lsls	r2, r4, #31
 8008740:	d504      	bpl.n	800874c <_strtod_l+0x5c4>
 8008742:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008746:	f7f7 ff67 	bl	8000618 <__aeabi_dmul>
 800874a:	2301      	movs	r3, #1
 800874c:	1064      	asrs	r4, r4, #1
 800874e:	f106 0608 	add.w	r6, r6, #8
 8008752:	d1f4      	bne.n	800873e <_strtod_l+0x5b6>
 8008754:	b10b      	cbz	r3, 800875a <_strtod_l+0x5d2>
 8008756:	4682      	mov	sl, r0
 8008758:	468b      	mov	fp, r1
 800875a:	9b08      	ldr	r3, [sp, #32]
 800875c:	b1b3      	cbz	r3, 800878c <_strtod_l+0x604>
 800875e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008762:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008766:	2b00      	cmp	r3, #0
 8008768:	4659      	mov	r1, fp
 800876a:	dd0f      	ble.n	800878c <_strtod_l+0x604>
 800876c:	2b1f      	cmp	r3, #31
 800876e:	dd55      	ble.n	800881c <_strtod_l+0x694>
 8008770:	2b34      	cmp	r3, #52	@ 0x34
 8008772:	bfde      	ittt	le
 8008774:	f04f 33ff 	movle.w	r3, #4294967295
 8008778:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800877c:	4093      	lslle	r3, r2
 800877e:	f04f 0a00 	mov.w	sl, #0
 8008782:	bfcc      	ite	gt
 8008784:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008788:	ea03 0b01 	andle.w	fp, r3, r1
 800878c:	2200      	movs	r2, #0
 800878e:	2300      	movs	r3, #0
 8008790:	4650      	mov	r0, sl
 8008792:	4659      	mov	r1, fp
 8008794:	f7f8 f9a8 	bl	8000ae8 <__aeabi_dcmpeq>
 8008798:	2800      	cmp	r0, #0
 800879a:	d1a6      	bne.n	80086ea <_strtod_l+0x562>
 800879c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800879e:	9300      	str	r3, [sp, #0]
 80087a0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80087a2:	9805      	ldr	r0, [sp, #20]
 80087a4:	462b      	mov	r3, r5
 80087a6:	463a      	mov	r2, r7
 80087a8:	f003 fdb0 	bl	800c30c <__s2b>
 80087ac:	900a      	str	r0, [sp, #40]	@ 0x28
 80087ae:	2800      	cmp	r0, #0
 80087b0:	f43f af05 	beq.w	80085be <_strtod_l+0x436>
 80087b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80087b6:	2a00      	cmp	r2, #0
 80087b8:	eba9 0308 	sub.w	r3, r9, r8
 80087bc:	bfa8      	it	ge
 80087be:	2300      	movge	r3, #0
 80087c0:	9312      	str	r3, [sp, #72]	@ 0x48
 80087c2:	2400      	movs	r4, #0
 80087c4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80087c8:	9316      	str	r3, [sp, #88]	@ 0x58
 80087ca:	46a0      	mov	r8, r4
 80087cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087ce:	9805      	ldr	r0, [sp, #20]
 80087d0:	6859      	ldr	r1, [r3, #4]
 80087d2:	f003 fcf3 	bl	800c1bc <_Balloc>
 80087d6:	4681      	mov	r9, r0
 80087d8:	2800      	cmp	r0, #0
 80087da:	f43f aef4 	beq.w	80085c6 <_strtod_l+0x43e>
 80087de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087e0:	691a      	ldr	r2, [r3, #16]
 80087e2:	3202      	adds	r2, #2
 80087e4:	f103 010c 	add.w	r1, r3, #12
 80087e8:	0092      	lsls	r2, r2, #2
 80087ea:	300c      	adds	r0, #12
 80087ec:	f002 fa9a 	bl	800ad24 <memcpy>
 80087f0:	ec4b ab10 	vmov	d0, sl, fp
 80087f4:	9805      	ldr	r0, [sp, #20]
 80087f6:	aa1c      	add	r2, sp, #112	@ 0x70
 80087f8:	a91b      	add	r1, sp, #108	@ 0x6c
 80087fa:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80087fe:	f004 f8c1 	bl	800c984 <__d2b>
 8008802:	901a      	str	r0, [sp, #104]	@ 0x68
 8008804:	2800      	cmp	r0, #0
 8008806:	f43f aede 	beq.w	80085c6 <_strtod_l+0x43e>
 800880a:	9805      	ldr	r0, [sp, #20]
 800880c:	2101      	movs	r1, #1
 800880e:	f003 fe13 	bl	800c438 <__i2b>
 8008812:	4680      	mov	r8, r0
 8008814:	b948      	cbnz	r0, 800882a <_strtod_l+0x6a2>
 8008816:	f04f 0800 	mov.w	r8, #0
 800881a:	e6d4      	b.n	80085c6 <_strtod_l+0x43e>
 800881c:	f04f 32ff 	mov.w	r2, #4294967295
 8008820:	fa02 f303 	lsl.w	r3, r2, r3
 8008824:	ea03 0a0a 	and.w	sl, r3, sl
 8008828:	e7b0      	b.n	800878c <_strtod_l+0x604>
 800882a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800882c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800882e:	2d00      	cmp	r5, #0
 8008830:	bfab      	itete	ge
 8008832:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008834:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008836:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008838:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800883a:	bfac      	ite	ge
 800883c:	18ef      	addge	r7, r5, r3
 800883e:	1b5e      	sublt	r6, r3, r5
 8008840:	9b08      	ldr	r3, [sp, #32]
 8008842:	1aed      	subs	r5, r5, r3
 8008844:	4415      	add	r5, r2
 8008846:	4b66      	ldr	r3, [pc, #408]	@ (80089e0 <_strtod_l+0x858>)
 8008848:	3d01      	subs	r5, #1
 800884a:	429d      	cmp	r5, r3
 800884c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008850:	da50      	bge.n	80088f4 <_strtod_l+0x76c>
 8008852:	1b5b      	subs	r3, r3, r5
 8008854:	2b1f      	cmp	r3, #31
 8008856:	eba2 0203 	sub.w	r2, r2, r3
 800885a:	f04f 0101 	mov.w	r1, #1
 800885e:	dc3d      	bgt.n	80088dc <_strtod_l+0x754>
 8008860:	fa01 f303 	lsl.w	r3, r1, r3
 8008864:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008866:	2300      	movs	r3, #0
 8008868:	9310      	str	r3, [sp, #64]	@ 0x40
 800886a:	18bd      	adds	r5, r7, r2
 800886c:	9b08      	ldr	r3, [sp, #32]
 800886e:	42af      	cmp	r7, r5
 8008870:	4416      	add	r6, r2
 8008872:	441e      	add	r6, r3
 8008874:	463b      	mov	r3, r7
 8008876:	bfa8      	it	ge
 8008878:	462b      	movge	r3, r5
 800887a:	42b3      	cmp	r3, r6
 800887c:	bfa8      	it	ge
 800887e:	4633      	movge	r3, r6
 8008880:	2b00      	cmp	r3, #0
 8008882:	bfc2      	ittt	gt
 8008884:	1aed      	subgt	r5, r5, r3
 8008886:	1af6      	subgt	r6, r6, r3
 8008888:	1aff      	subgt	r7, r7, r3
 800888a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800888c:	2b00      	cmp	r3, #0
 800888e:	dd16      	ble.n	80088be <_strtod_l+0x736>
 8008890:	4641      	mov	r1, r8
 8008892:	9805      	ldr	r0, [sp, #20]
 8008894:	461a      	mov	r2, r3
 8008896:	f003 fe8f 	bl	800c5b8 <__pow5mult>
 800889a:	4680      	mov	r8, r0
 800889c:	2800      	cmp	r0, #0
 800889e:	d0ba      	beq.n	8008816 <_strtod_l+0x68e>
 80088a0:	4601      	mov	r1, r0
 80088a2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80088a4:	9805      	ldr	r0, [sp, #20]
 80088a6:	f003 fddd 	bl	800c464 <__multiply>
 80088aa:	900e      	str	r0, [sp, #56]	@ 0x38
 80088ac:	2800      	cmp	r0, #0
 80088ae:	f43f ae8a 	beq.w	80085c6 <_strtod_l+0x43e>
 80088b2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80088b4:	9805      	ldr	r0, [sp, #20]
 80088b6:	f003 fcc1 	bl	800c23c <_Bfree>
 80088ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80088bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80088be:	2d00      	cmp	r5, #0
 80088c0:	dc1d      	bgt.n	80088fe <_strtod_l+0x776>
 80088c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	dd23      	ble.n	8008910 <_strtod_l+0x788>
 80088c8:	4649      	mov	r1, r9
 80088ca:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80088cc:	9805      	ldr	r0, [sp, #20]
 80088ce:	f003 fe73 	bl	800c5b8 <__pow5mult>
 80088d2:	4681      	mov	r9, r0
 80088d4:	b9e0      	cbnz	r0, 8008910 <_strtod_l+0x788>
 80088d6:	f04f 0900 	mov.w	r9, #0
 80088da:	e674      	b.n	80085c6 <_strtod_l+0x43e>
 80088dc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80088e0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80088e4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80088e8:	35e2      	adds	r5, #226	@ 0xe2
 80088ea:	fa01 f305 	lsl.w	r3, r1, r5
 80088ee:	9310      	str	r3, [sp, #64]	@ 0x40
 80088f0:	9113      	str	r1, [sp, #76]	@ 0x4c
 80088f2:	e7ba      	b.n	800886a <_strtod_l+0x6e2>
 80088f4:	2300      	movs	r3, #0
 80088f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80088f8:	2301      	movs	r3, #1
 80088fa:	9313      	str	r3, [sp, #76]	@ 0x4c
 80088fc:	e7b5      	b.n	800886a <_strtod_l+0x6e2>
 80088fe:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008900:	9805      	ldr	r0, [sp, #20]
 8008902:	462a      	mov	r2, r5
 8008904:	f003 feb2 	bl	800c66c <__lshift>
 8008908:	901a      	str	r0, [sp, #104]	@ 0x68
 800890a:	2800      	cmp	r0, #0
 800890c:	d1d9      	bne.n	80088c2 <_strtod_l+0x73a>
 800890e:	e65a      	b.n	80085c6 <_strtod_l+0x43e>
 8008910:	2e00      	cmp	r6, #0
 8008912:	dd07      	ble.n	8008924 <_strtod_l+0x79c>
 8008914:	4649      	mov	r1, r9
 8008916:	9805      	ldr	r0, [sp, #20]
 8008918:	4632      	mov	r2, r6
 800891a:	f003 fea7 	bl	800c66c <__lshift>
 800891e:	4681      	mov	r9, r0
 8008920:	2800      	cmp	r0, #0
 8008922:	d0d8      	beq.n	80088d6 <_strtod_l+0x74e>
 8008924:	2f00      	cmp	r7, #0
 8008926:	dd08      	ble.n	800893a <_strtod_l+0x7b2>
 8008928:	4641      	mov	r1, r8
 800892a:	9805      	ldr	r0, [sp, #20]
 800892c:	463a      	mov	r2, r7
 800892e:	f003 fe9d 	bl	800c66c <__lshift>
 8008932:	4680      	mov	r8, r0
 8008934:	2800      	cmp	r0, #0
 8008936:	f43f ae46 	beq.w	80085c6 <_strtod_l+0x43e>
 800893a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800893c:	9805      	ldr	r0, [sp, #20]
 800893e:	464a      	mov	r2, r9
 8008940:	f003 ff1c 	bl	800c77c <__mdiff>
 8008944:	4604      	mov	r4, r0
 8008946:	2800      	cmp	r0, #0
 8008948:	f43f ae3d 	beq.w	80085c6 <_strtod_l+0x43e>
 800894c:	68c3      	ldr	r3, [r0, #12]
 800894e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008950:	2300      	movs	r3, #0
 8008952:	60c3      	str	r3, [r0, #12]
 8008954:	4641      	mov	r1, r8
 8008956:	f003 fef5 	bl	800c744 <__mcmp>
 800895a:	2800      	cmp	r0, #0
 800895c:	da46      	bge.n	80089ec <_strtod_l+0x864>
 800895e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008960:	ea53 030a 	orrs.w	r3, r3, sl
 8008964:	d16c      	bne.n	8008a40 <_strtod_l+0x8b8>
 8008966:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800896a:	2b00      	cmp	r3, #0
 800896c:	d168      	bne.n	8008a40 <_strtod_l+0x8b8>
 800896e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008972:	0d1b      	lsrs	r3, r3, #20
 8008974:	051b      	lsls	r3, r3, #20
 8008976:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800897a:	d961      	bls.n	8008a40 <_strtod_l+0x8b8>
 800897c:	6963      	ldr	r3, [r4, #20]
 800897e:	b913      	cbnz	r3, 8008986 <_strtod_l+0x7fe>
 8008980:	6923      	ldr	r3, [r4, #16]
 8008982:	2b01      	cmp	r3, #1
 8008984:	dd5c      	ble.n	8008a40 <_strtod_l+0x8b8>
 8008986:	4621      	mov	r1, r4
 8008988:	2201      	movs	r2, #1
 800898a:	9805      	ldr	r0, [sp, #20]
 800898c:	f003 fe6e 	bl	800c66c <__lshift>
 8008990:	4641      	mov	r1, r8
 8008992:	4604      	mov	r4, r0
 8008994:	f003 fed6 	bl	800c744 <__mcmp>
 8008998:	2800      	cmp	r0, #0
 800899a:	dd51      	ble.n	8008a40 <_strtod_l+0x8b8>
 800899c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80089a0:	9a08      	ldr	r2, [sp, #32]
 80089a2:	0d1b      	lsrs	r3, r3, #20
 80089a4:	051b      	lsls	r3, r3, #20
 80089a6:	2a00      	cmp	r2, #0
 80089a8:	d06b      	beq.n	8008a82 <_strtod_l+0x8fa>
 80089aa:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80089ae:	d868      	bhi.n	8008a82 <_strtod_l+0x8fa>
 80089b0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80089b4:	f67f ae9d 	bls.w	80086f2 <_strtod_l+0x56a>
 80089b8:	4b0a      	ldr	r3, [pc, #40]	@ (80089e4 <_strtod_l+0x85c>)
 80089ba:	4650      	mov	r0, sl
 80089bc:	4659      	mov	r1, fp
 80089be:	2200      	movs	r2, #0
 80089c0:	f7f7 fe2a 	bl	8000618 <__aeabi_dmul>
 80089c4:	4b08      	ldr	r3, [pc, #32]	@ (80089e8 <_strtod_l+0x860>)
 80089c6:	400b      	ands	r3, r1
 80089c8:	4682      	mov	sl, r0
 80089ca:	468b      	mov	fp, r1
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	f47f ae05 	bne.w	80085dc <_strtod_l+0x454>
 80089d2:	9a05      	ldr	r2, [sp, #20]
 80089d4:	2322      	movs	r3, #34	@ 0x22
 80089d6:	6013      	str	r3, [r2, #0]
 80089d8:	e600      	b.n	80085dc <_strtod_l+0x454>
 80089da:	bf00      	nop
 80089dc:	0800ed28 	.word	0x0800ed28
 80089e0:	fffffc02 	.word	0xfffffc02
 80089e4:	39500000 	.word	0x39500000
 80089e8:	7ff00000 	.word	0x7ff00000
 80089ec:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80089f0:	d165      	bne.n	8008abe <_strtod_l+0x936>
 80089f2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80089f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80089f8:	b35a      	cbz	r2, 8008a52 <_strtod_l+0x8ca>
 80089fa:	4a9f      	ldr	r2, [pc, #636]	@ (8008c78 <_strtod_l+0xaf0>)
 80089fc:	4293      	cmp	r3, r2
 80089fe:	d12b      	bne.n	8008a58 <_strtod_l+0x8d0>
 8008a00:	9b08      	ldr	r3, [sp, #32]
 8008a02:	4651      	mov	r1, sl
 8008a04:	b303      	cbz	r3, 8008a48 <_strtod_l+0x8c0>
 8008a06:	4b9d      	ldr	r3, [pc, #628]	@ (8008c7c <_strtod_l+0xaf4>)
 8008a08:	465a      	mov	r2, fp
 8008a0a:	4013      	ands	r3, r2
 8008a0c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008a10:	f04f 32ff 	mov.w	r2, #4294967295
 8008a14:	d81b      	bhi.n	8008a4e <_strtod_l+0x8c6>
 8008a16:	0d1b      	lsrs	r3, r3, #20
 8008a18:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8008a20:	4299      	cmp	r1, r3
 8008a22:	d119      	bne.n	8008a58 <_strtod_l+0x8d0>
 8008a24:	4b96      	ldr	r3, [pc, #600]	@ (8008c80 <_strtod_l+0xaf8>)
 8008a26:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a28:	429a      	cmp	r2, r3
 8008a2a:	d102      	bne.n	8008a32 <_strtod_l+0x8aa>
 8008a2c:	3101      	adds	r1, #1
 8008a2e:	f43f adca 	beq.w	80085c6 <_strtod_l+0x43e>
 8008a32:	4b92      	ldr	r3, [pc, #584]	@ (8008c7c <_strtod_l+0xaf4>)
 8008a34:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a36:	401a      	ands	r2, r3
 8008a38:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008a3c:	f04f 0a00 	mov.w	sl, #0
 8008a40:	9b08      	ldr	r3, [sp, #32]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d1b8      	bne.n	80089b8 <_strtod_l+0x830>
 8008a46:	e5c9      	b.n	80085dc <_strtod_l+0x454>
 8008a48:	f04f 33ff 	mov.w	r3, #4294967295
 8008a4c:	e7e8      	b.n	8008a20 <_strtod_l+0x898>
 8008a4e:	4613      	mov	r3, r2
 8008a50:	e7e6      	b.n	8008a20 <_strtod_l+0x898>
 8008a52:	ea53 030a 	orrs.w	r3, r3, sl
 8008a56:	d0a1      	beq.n	800899c <_strtod_l+0x814>
 8008a58:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008a5a:	b1db      	cbz	r3, 8008a94 <_strtod_l+0x90c>
 8008a5c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a5e:	4213      	tst	r3, r2
 8008a60:	d0ee      	beq.n	8008a40 <_strtod_l+0x8b8>
 8008a62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a64:	9a08      	ldr	r2, [sp, #32]
 8008a66:	4650      	mov	r0, sl
 8008a68:	4659      	mov	r1, fp
 8008a6a:	b1bb      	cbz	r3, 8008a9c <_strtod_l+0x914>
 8008a6c:	f7ff fb6c 	bl	8008148 <sulp>
 8008a70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a74:	ec53 2b10 	vmov	r2, r3, d0
 8008a78:	f7f7 fc18 	bl	80002ac <__adddf3>
 8008a7c:	4682      	mov	sl, r0
 8008a7e:	468b      	mov	fp, r1
 8008a80:	e7de      	b.n	8008a40 <_strtod_l+0x8b8>
 8008a82:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008a86:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008a8a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008a8e:	f04f 3aff 	mov.w	sl, #4294967295
 8008a92:	e7d5      	b.n	8008a40 <_strtod_l+0x8b8>
 8008a94:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008a96:	ea13 0f0a 	tst.w	r3, sl
 8008a9a:	e7e1      	b.n	8008a60 <_strtod_l+0x8d8>
 8008a9c:	f7ff fb54 	bl	8008148 <sulp>
 8008aa0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008aa4:	ec53 2b10 	vmov	r2, r3, d0
 8008aa8:	f7f7 fbfe 	bl	80002a8 <__aeabi_dsub>
 8008aac:	2200      	movs	r2, #0
 8008aae:	2300      	movs	r3, #0
 8008ab0:	4682      	mov	sl, r0
 8008ab2:	468b      	mov	fp, r1
 8008ab4:	f7f8 f818 	bl	8000ae8 <__aeabi_dcmpeq>
 8008ab8:	2800      	cmp	r0, #0
 8008aba:	d0c1      	beq.n	8008a40 <_strtod_l+0x8b8>
 8008abc:	e619      	b.n	80086f2 <_strtod_l+0x56a>
 8008abe:	4641      	mov	r1, r8
 8008ac0:	4620      	mov	r0, r4
 8008ac2:	f003 ffb7 	bl	800ca34 <__ratio>
 8008ac6:	ec57 6b10 	vmov	r6, r7, d0
 8008aca:	2200      	movs	r2, #0
 8008acc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008ad0:	4630      	mov	r0, r6
 8008ad2:	4639      	mov	r1, r7
 8008ad4:	f7f8 f81c 	bl	8000b10 <__aeabi_dcmple>
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	d06f      	beq.n	8008bbc <_strtod_l+0xa34>
 8008adc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d17a      	bne.n	8008bd8 <_strtod_l+0xa50>
 8008ae2:	f1ba 0f00 	cmp.w	sl, #0
 8008ae6:	d158      	bne.n	8008b9a <_strtod_l+0xa12>
 8008ae8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008aea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d15a      	bne.n	8008ba8 <_strtod_l+0xa20>
 8008af2:	4b64      	ldr	r3, [pc, #400]	@ (8008c84 <_strtod_l+0xafc>)
 8008af4:	2200      	movs	r2, #0
 8008af6:	4630      	mov	r0, r6
 8008af8:	4639      	mov	r1, r7
 8008afa:	f7f7 ffff 	bl	8000afc <__aeabi_dcmplt>
 8008afe:	2800      	cmp	r0, #0
 8008b00:	d159      	bne.n	8008bb6 <_strtod_l+0xa2e>
 8008b02:	4630      	mov	r0, r6
 8008b04:	4639      	mov	r1, r7
 8008b06:	4b60      	ldr	r3, [pc, #384]	@ (8008c88 <_strtod_l+0xb00>)
 8008b08:	2200      	movs	r2, #0
 8008b0a:	f7f7 fd85 	bl	8000618 <__aeabi_dmul>
 8008b0e:	4606      	mov	r6, r0
 8008b10:	460f      	mov	r7, r1
 8008b12:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008b16:	9606      	str	r6, [sp, #24]
 8008b18:	9307      	str	r3, [sp, #28]
 8008b1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b1e:	4d57      	ldr	r5, [pc, #348]	@ (8008c7c <_strtod_l+0xaf4>)
 8008b20:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008b24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b26:	401d      	ands	r5, r3
 8008b28:	4b58      	ldr	r3, [pc, #352]	@ (8008c8c <_strtod_l+0xb04>)
 8008b2a:	429d      	cmp	r5, r3
 8008b2c:	f040 80b2 	bne.w	8008c94 <_strtod_l+0xb0c>
 8008b30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b32:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008b36:	ec4b ab10 	vmov	d0, sl, fp
 8008b3a:	f003 feb3 	bl	800c8a4 <__ulp>
 8008b3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b42:	ec51 0b10 	vmov	r0, r1, d0
 8008b46:	f7f7 fd67 	bl	8000618 <__aeabi_dmul>
 8008b4a:	4652      	mov	r2, sl
 8008b4c:	465b      	mov	r3, fp
 8008b4e:	f7f7 fbad 	bl	80002ac <__adddf3>
 8008b52:	460b      	mov	r3, r1
 8008b54:	4949      	ldr	r1, [pc, #292]	@ (8008c7c <_strtod_l+0xaf4>)
 8008b56:	4a4e      	ldr	r2, [pc, #312]	@ (8008c90 <_strtod_l+0xb08>)
 8008b58:	4019      	ands	r1, r3
 8008b5a:	4291      	cmp	r1, r2
 8008b5c:	4682      	mov	sl, r0
 8008b5e:	d942      	bls.n	8008be6 <_strtod_l+0xa5e>
 8008b60:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008b62:	4b47      	ldr	r3, [pc, #284]	@ (8008c80 <_strtod_l+0xaf8>)
 8008b64:	429a      	cmp	r2, r3
 8008b66:	d103      	bne.n	8008b70 <_strtod_l+0x9e8>
 8008b68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b6a:	3301      	adds	r3, #1
 8008b6c:	f43f ad2b 	beq.w	80085c6 <_strtod_l+0x43e>
 8008b70:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008c80 <_strtod_l+0xaf8>
 8008b74:	f04f 3aff 	mov.w	sl, #4294967295
 8008b78:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b7a:	9805      	ldr	r0, [sp, #20]
 8008b7c:	f003 fb5e 	bl	800c23c <_Bfree>
 8008b80:	9805      	ldr	r0, [sp, #20]
 8008b82:	4649      	mov	r1, r9
 8008b84:	f003 fb5a 	bl	800c23c <_Bfree>
 8008b88:	9805      	ldr	r0, [sp, #20]
 8008b8a:	4641      	mov	r1, r8
 8008b8c:	f003 fb56 	bl	800c23c <_Bfree>
 8008b90:	9805      	ldr	r0, [sp, #20]
 8008b92:	4621      	mov	r1, r4
 8008b94:	f003 fb52 	bl	800c23c <_Bfree>
 8008b98:	e618      	b.n	80087cc <_strtod_l+0x644>
 8008b9a:	f1ba 0f01 	cmp.w	sl, #1
 8008b9e:	d103      	bne.n	8008ba8 <_strtod_l+0xa20>
 8008ba0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	f43f ada5 	beq.w	80086f2 <_strtod_l+0x56a>
 8008ba8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008c58 <_strtod_l+0xad0>
 8008bac:	4f35      	ldr	r7, [pc, #212]	@ (8008c84 <_strtod_l+0xafc>)
 8008bae:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008bb2:	2600      	movs	r6, #0
 8008bb4:	e7b1      	b.n	8008b1a <_strtod_l+0x992>
 8008bb6:	4f34      	ldr	r7, [pc, #208]	@ (8008c88 <_strtod_l+0xb00>)
 8008bb8:	2600      	movs	r6, #0
 8008bba:	e7aa      	b.n	8008b12 <_strtod_l+0x98a>
 8008bbc:	4b32      	ldr	r3, [pc, #200]	@ (8008c88 <_strtod_l+0xb00>)
 8008bbe:	4630      	mov	r0, r6
 8008bc0:	4639      	mov	r1, r7
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f7f7 fd28 	bl	8000618 <__aeabi_dmul>
 8008bc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bca:	4606      	mov	r6, r0
 8008bcc:	460f      	mov	r7, r1
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d09f      	beq.n	8008b12 <_strtod_l+0x98a>
 8008bd2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008bd6:	e7a0      	b.n	8008b1a <_strtod_l+0x992>
 8008bd8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008c60 <_strtod_l+0xad8>
 8008bdc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008be0:	ec57 6b17 	vmov	r6, r7, d7
 8008be4:	e799      	b.n	8008b1a <_strtod_l+0x992>
 8008be6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008bea:	9b08      	ldr	r3, [sp, #32]
 8008bec:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d1c1      	bne.n	8008b78 <_strtod_l+0x9f0>
 8008bf4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008bf8:	0d1b      	lsrs	r3, r3, #20
 8008bfa:	051b      	lsls	r3, r3, #20
 8008bfc:	429d      	cmp	r5, r3
 8008bfe:	d1bb      	bne.n	8008b78 <_strtod_l+0x9f0>
 8008c00:	4630      	mov	r0, r6
 8008c02:	4639      	mov	r1, r7
 8008c04:	f7f8 f850 	bl	8000ca8 <__aeabi_d2lz>
 8008c08:	f7f7 fcd8 	bl	80005bc <__aeabi_l2d>
 8008c0c:	4602      	mov	r2, r0
 8008c0e:	460b      	mov	r3, r1
 8008c10:	4630      	mov	r0, r6
 8008c12:	4639      	mov	r1, r7
 8008c14:	f7f7 fb48 	bl	80002a8 <__aeabi_dsub>
 8008c18:	460b      	mov	r3, r1
 8008c1a:	4602      	mov	r2, r0
 8008c1c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008c20:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008c24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c26:	ea46 060a 	orr.w	r6, r6, sl
 8008c2a:	431e      	orrs	r6, r3
 8008c2c:	d06f      	beq.n	8008d0e <_strtod_l+0xb86>
 8008c2e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008c68 <_strtod_l+0xae0>)
 8008c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c34:	f7f7 ff62 	bl	8000afc <__aeabi_dcmplt>
 8008c38:	2800      	cmp	r0, #0
 8008c3a:	f47f accf 	bne.w	80085dc <_strtod_l+0x454>
 8008c3e:	a30c      	add	r3, pc, #48	@ (adr r3, 8008c70 <_strtod_l+0xae8>)
 8008c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c48:	f7f7 ff76 	bl	8000b38 <__aeabi_dcmpgt>
 8008c4c:	2800      	cmp	r0, #0
 8008c4e:	d093      	beq.n	8008b78 <_strtod_l+0x9f0>
 8008c50:	e4c4      	b.n	80085dc <_strtod_l+0x454>
 8008c52:	bf00      	nop
 8008c54:	f3af 8000 	nop.w
 8008c58:	00000000 	.word	0x00000000
 8008c5c:	bff00000 	.word	0xbff00000
 8008c60:	00000000 	.word	0x00000000
 8008c64:	3ff00000 	.word	0x3ff00000
 8008c68:	94a03595 	.word	0x94a03595
 8008c6c:	3fdfffff 	.word	0x3fdfffff
 8008c70:	35afe535 	.word	0x35afe535
 8008c74:	3fe00000 	.word	0x3fe00000
 8008c78:	000fffff 	.word	0x000fffff
 8008c7c:	7ff00000 	.word	0x7ff00000
 8008c80:	7fefffff 	.word	0x7fefffff
 8008c84:	3ff00000 	.word	0x3ff00000
 8008c88:	3fe00000 	.word	0x3fe00000
 8008c8c:	7fe00000 	.word	0x7fe00000
 8008c90:	7c9fffff 	.word	0x7c9fffff
 8008c94:	9b08      	ldr	r3, [sp, #32]
 8008c96:	b323      	cbz	r3, 8008ce2 <_strtod_l+0xb5a>
 8008c98:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008c9c:	d821      	bhi.n	8008ce2 <_strtod_l+0xb5a>
 8008c9e:	a328      	add	r3, pc, #160	@ (adr r3, 8008d40 <_strtod_l+0xbb8>)
 8008ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ca4:	4630      	mov	r0, r6
 8008ca6:	4639      	mov	r1, r7
 8008ca8:	f7f7 ff32 	bl	8000b10 <__aeabi_dcmple>
 8008cac:	b1a0      	cbz	r0, 8008cd8 <_strtod_l+0xb50>
 8008cae:	4639      	mov	r1, r7
 8008cb0:	4630      	mov	r0, r6
 8008cb2:	f7f7 ff89 	bl	8000bc8 <__aeabi_d2uiz>
 8008cb6:	2801      	cmp	r0, #1
 8008cb8:	bf38      	it	cc
 8008cba:	2001      	movcc	r0, #1
 8008cbc:	f7f7 fc32 	bl	8000524 <__aeabi_ui2d>
 8008cc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008cc2:	4606      	mov	r6, r0
 8008cc4:	460f      	mov	r7, r1
 8008cc6:	b9fb      	cbnz	r3, 8008d08 <_strtod_l+0xb80>
 8008cc8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008ccc:	9014      	str	r0, [sp, #80]	@ 0x50
 8008cce:	9315      	str	r3, [sp, #84]	@ 0x54
 8008cd0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008cd4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008cd8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008cda:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008cde:	1b5b      	subs	r3, r3, r5
 8008ce0:	9311      	str	r3, [sp, #68]	@ 0x44
 8008ce2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008ce6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008cea:	f003 fddb 	bl	800c8a4 <__ulp>
 8008cee:	4650      	mov	r0, sl
 8008cf0:	ec53 2b10 	vmov	r2, r3, d0
 8008cf4:	4659      	mov	r1, fp
 8008cf6:	f7f7 fc8f 	bl	8000618 <__aeabi_dmul>
 8008cfa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008cfe:	f7f7 fad5 	bl	80002ac <__adddf3>
 8008d02:	4682      	mov	sl, r0
 8008d04:	468b      	mov	fp, r1
 8008d06:	e770      	b.n	8008bea <_strtod_l+0xa62>
 8008d08:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008d0c:	e7e0      	b.n	8008cd0 <_strtod_l+0xb48>
 8008d0e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008d48 <_strtod_l+0xbc0>)
 8008d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d14:	f7f7 fef2 	bl	8000afc <__aeabi_dcmplt>
 8008d18:	e798      	b.n	8008c4c <_strtod_l+0xac4>
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d1e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008d20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d22:	6013      	str	r3, [r2, #0]
 8008d24:	f7ff ba6d 	b.w	8008202 <_strtod_l+0x7a>
 8008d28:	2a65      	cmp	r2, #101	@ 0x65
 8008d2a:	f43f ab66 	beq.w	80083fa <_strtod_l+0x272>
 8008d2e:	2a45      	cmp	r2, #69	@ 0x45
 8008d30:	f43f ab63 	beq.w	80083fa <_strtod_l+0x272>
 8008d34:	2301      	movs	r3, #1
 8008d36:	f7ff bb9e 	b.w	8008476 <_strtod_l+0x2ee>
 8008d3a:	bf00      	nop
 8008d3c:	f3af 8000 	nop.w
 8008d40:	ffc00000 	.word	0xffc00000
 8008d44:	41dfffff 	.word	0x41dfffff
 8008d48:	94a03595 	.word	0x94a03595
 8008d4c:	3fcfffff 	.word	0x3fcfffff

08008d50 <_strtod_r>:
 8008d50:	4b01      	ldr	r3, [pc, #4]	@ (8008d58 <_strtod_r+0x8>)
 8008d52:	f7ff ba19 	b.w	8008188 <_strtod_l>
 8008d56:	bf00      	nop
 8008d58:	20000034 	.word	0x20000034

08008d5c <strtod>:
 8008d5c:	460a      	mov	r2, r1
 8008d5e:	4601      	mov	r1, r0
 8008d60:	4802      	ldr	r0, [pc, #8]	@ (8008d6c <strtod+0x10>)
 8008d62:	4b03      	ldr	r3, [pc, #12]	@ (8008d70 <strtod+0x14>)
 8008d64:	6800      	ldr	r0, [r0, #0]
 8008d66:	f7ff ba0f 	b.w	8008188 <_strtod_l>
 8008d6a:	bf00      	nop
 8008d6c:	200001a0 	.word	0x200001a0
 8008d70:	20000034 	.word	0x20000034

08008d74 <_strtol_l.constprop.0>:
 8008d74:	2b24      	cmp	r3, #36	@ 0x24
 8008d76:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d7a:	4686      	mov	lr, r0
 8008d7c:	4690      	mov	r8, r2
 8008d7e:	d801      	bhi.n	8008d84 <_strtol_l.constprop.0+0x10>
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d106      	bne.n	8008d92 <_strtol_l.constprop.0+0x1e>
 8008d84:	f001 ff9c 	bl	800acc0 <__errno>
 8008d88:	2316      	movs	r3, #22
 8008d8a:	6003      	str	r3, [r0, #0]
 8008d8c:	2000      	movs	r0, #0
 8008d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d92:	4834      	ldr	r0, [pc, #208]	@ (8008e64 <_strtol_l.constprop.0+0xf0>)
 8008d94:	460d      	mov	r5, r1
 8008d96:	462a      	mov	r2, r5
 8008d98:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008d9c:	5d06      	ldrb	r6, [r0, r4]
 8008d9e:	f016 0608 	ands.w	r6, r6, #8
 8008da2:	d1f8      	bne.n	8008d96 <_strtol_l.constprop.0+0x22>
 8008da4:	2c2d      	cmp	r4, #45	@ 0x2d
 8008da6:	d12d      	bne.n	8008e04 <_strtol_l.constprop.0+0x90>
 8008da8:	782c      	ldrb	r4, [r5, #0]
 8008daa:	2601      	movs	r6, #1
 8008dac:	1c95      	adds	r5, r2, #2
 8008dae:	f033 0210 	bics.w	r2, r3, #16
 8008db2:	d109      	bne.n	8008dc8 <_strtol_l.constprop.0+0x54>
 8008db4:	2c30      	cmp	r4, #48	@ 0x30
 8008db6:	d12a      	bne.n	8008e0e <_strtol_l.constprop.0+0x9a>
 8008db8:	782a      	ldrb	r2, [r5, #0]
 8008dba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008dbe:	2a58      	cmp	r2, #88	@ 0x58
 8008dc0:	d125      	bne.n	8008e0e <_strtol_l.constprop.0+0x9a>
 8008dc2:	786c      	ldrb	r4, [r5, #1]
 8008dc4:	2310      	movs	r3, #16
 8008dc6:	3502      	adds	r5, #2
 8008dc8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008dcc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	fbbc f9f3 	udiv	r9, ip, r3
 8008dd6:	4610      	mov	r0, r2
 8008dd8:	fb03 ca19 	mls	sl, r3, r9, ip
 8008ddc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008de0:	2f09      	cmp	r7, #9
 8008de2:	d81b      	bhi.n	8008e1c <_strtol_l.constprop.0+0xa8>
 8008de4:	463c      	mov	r4, r7
 8008de6:	42a3      	cmp	r3, r4
 8008de8:	dd27      	ble.n	8008e3a <_strtol_l.constprop.0+0xc6>
 8008dea:	1c57      	adds	r7, r2, #1
 8008dec:	d007      	beq.n	8008dfe <_strtol_l.constprop.0+0x8a>
 8008dee:	4581      	cmp	r9, r0
 8008df0:	d320      	bcc.n	8008e34 <_strtol_l.constprop.0+0xc0>
 8008df2:	d101      	bne.n	8008df8 <_strtol_l.constprop.0+0x84>
 8008df4:	45a2      	cmp	sl, r4
 8008df6:	db1d      	blt.n	8008e34 <_strtol_l.constprop.0+0xc0>
 8008df8:	fb00 4003 	mla	r0, r0, r3, r4
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e02:	e7eb      	b.n	8008ddc <_strtol_l.constprop.0+0x68>
 8008e04:	2c2b      	cmp	r4, #43	@ 0x2b
 8008e06:	bf04      	itt	eq
 8008e08:	782c      	ldrbeq	r4, [r5, #0]
 8008e0a:	1c95      	addeq	r5, r2, #2
 8008e0c:	e7cf      	b.n	8008dae <_strtol_l.constprop.0+0x3a>
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d1da      	bne.n	8008dc8 <_strtol_l.constprop.0+0x54>
 8008e12:	2c30      	cmp	r4, #48	@ 0x30
 8008e14:	bf0c      	ite	eq
 8008e16:	2308      	moveq	r3, #8
 8008e18:	230a      	movne	r3, #10
 8008e1a:	e7d5      	b.n	8008dc8 <_strtol_l.constprop.0+0x54>
 8008e1c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008e20:	2f19      	cmp	r7, #25
 8008e22:	d801      	bhi.n	8008e28 <_strtol_l.constprop.0+0xb4>
 8008e24:	3c37      	subs	r4, #55	@ 0x37
 8008e26:	e7de      	b.n	8008de6 <_strtol_l.constprop.0+0x72>
 8008e28:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008e2c:	2f19      	cmp	r7, #25
 8008e2e:	d804      	bhi.n	8008e3a <_strtol_l.constprop.0+0xc6>
 8008e30:	3c57      	subs	r4, #87	@ 0x57
 8008e32:	e7d8      	b.n	8008de6 <_strtol_l.constprop.0+0x72>
 8008e34:	f04f 32ff 	mov.w	r2, #4294967295
 8008e38:	e7e1      	b.n	8008dfe <_strtol_l.constprop.0+0x8a>
 8008e3a:	1c53      	adds	r3, r2, #1
 8008e3c:	d108      	bne.n	8008e50 <_strtol_l.constprop.0+0xdc>
 8008e3e:	2322      	movs	r3, #34	@ 0x22
 8008e40:	f8ce 3000 	str.w	r3, [lr]
 8008e44:	4660      	mov	r0, ip
 8008e46:	f1b8 0f00 	cmp.w	r8, #0
 8008e4a:	d0a0      	beq.n	8008d8e <_strtol_l.constprop.0+0x1a>
 8008e4c:	1e69      	subs	r1, r5, #1
 8008e4e:	e006      	b.n	8008e5e <_strtol_l.constprop.0+0xea>
 8008e50:	b106      	cbz	r6, 8008e54 <_strtol_l.constprop.0+0xe0>
 8008e52:	4240      	negs	r0, r0
 8008e54:	f1b8 0f00 	cmp.w	r8, #0
 8008e58:	d099      	beq.n	8008d8e <_strtol_l.constprop.0+0x1a>
 8008e5a:	2a00      	cmp	r2, #0
 8008e5c:	d1f6      	bne.n	8008e4c <_strtol_l.constprop.0+0xd8>
 8008e5e:	f8c8 1000 	str.w	r1, [r8]
 8008e62:	e794      	b.n	8008d8e <_strtol_l.constprop.0+0x1a>
 8008e64:	0800ed51 	.word	0x0800ed51

08008e68 <_strtol_r>:
 8008e68:	f7ff bf84 	b.w	8008d74 <_strtol_l.constprop.0>

08008e6c <strtol>:
 8008e6c:	4613      	mov	r3, r2
 8008e6e:	460a      	mov	r2, r1
 8008e70:	4601      	mov	r1, r0
 8008e72:	4802      	ldr	r0, [pc, #8]	@ (8008e7c <strtol+0x10>)
 8008e74:	6800      	ldr	r0, [r0, #0]
 8008e76:	f7ff bf7d 	b.w	8008d74 <_strtol_l.constprop.0>
 8008e7a:	bf00      	nop
 8008e7c:	200001a0 	.word	0x200001a0

08008e80 <__cvt>:
 8008e80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e84:	ec57 6b10 	vmov	r6, r7, d0
 8008e88:	2f00      	cmp	r7, #0
 8008e8a:	460c      	mov	r4, r1
 8008e8c:	4619      	mov	r1, r3
 8008e8e:	463b      	mov	r3, r7
 8008e90:	bfbb      	ittet	lt
 8008e92:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008e96:	461f      	movlt	r7, r3
 8008e98:	2300      	movge	r3, #0
 8008e9a:	232d      	movlt	r3, #45	@ 0x2d
 8008e9c:	700b      	strb	r3, [r1, #0]
 8008e9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ea0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008ea4:	4691      	mov	r9, r2
 8008ea6:	f023 0820 	bic.w	r8, r3, #32
 8008eaa:	bfbc      	itt	lt
 8008eac:	4632      	movlt	r2, r6
 8008eae:	4616      	movlt	r6, r2
 8008eb0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008eb4:	d005      	beq.n	8008ec2 <__cvt+0x42>
 8008eb6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008eba:	d100      	bne.n	8008ebe <__cvt+0x3e>
 8008ebc:	3401      	adds	r4, #1
 8008ebe:	2102      	movs	r1, #2
 8008ec0:	e000      	b.n	8008ec4 <__cvt+0x44>
 8008ec2:	2103      	movs	r1, #3
 8008ec4:	ab03      	add	r3, sp, #12
 8008ec6:	9301      	str	r3, [sp, #4]
 8008ec8:	ab02      	add	r3, sp, #8
 8008eca:	9300      	str	r3, [sp, #0]
 8008ecc:	ec47 6b10 	vmov	d0, r6, r7
 8008ed0:	4653      	mov	r3, sl
 8008ed2:	4622      	mov	r2, r4
 8008ed4:	f001 ffd4 	bl	800ae80 <_dtoa_r>
 8008ed8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008edc:	4605      	mov	r5, r0
 8008ede:	d119      	bne.n	8008f14 <__cvt+0x94>
 8008ee0:	f019 0f01 	tst.w	r9, #1
 8008ee4:	d00e      	beq.n	8008f04 <__cvt+0x84>
 8008ee6:	eb00 0904 	add.w	r9, r0, r4
 8008eea:	2200      	movs	r2, #0
 8008eec:	2300      	movs	r3, #0
 8008eee:	4630      	mov	r0, r6
 8008ef0:	4639      	mov	r1, r7
 8008ef2:	f7f7 fdf9 	bl	8000ae8 <__aeabi_dcmpeq>
 8008ef6:	b108      	cbz	r0, 8008efc <__cvt+0x7c>
 8008ef8:	f8cd 900c 	str.w	r9, [sp, #12]
 8008efc:	2230      	movs	r2, #48	@ 0x30
 8008efe:	9b03      	ldr	r3, [sp, #12]
 8008f00:	454b      	cmp	r3, r9
 8008f02:	d31e      	bcc.n	8008f42 <__cvt+0xc2>
 8008f04:	9b03      	ldr	r3, [sp, #12]
 8008f06:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f08:	1b5b      	subs	r3, r3, r5
 8008f0a:	4628      	mov	r0, r5
 8008f0c:	6013      	str	r3, [r2, #0]
 8008f0e:	b004      	add	sp, #16
 8008f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f14:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008f18:	eb00 0904 	add.w	r9, r0, r4
 8008f1c:	d1e5      	bne.n	8008eea <__cvt+0x6a>
 8008f1e:	7803      	ldrb	r3, [r0, #0]
 8008f20:	2b30      	cmp	r3, #48	@ 0x30
 8008f22:	d10a      	bne.n	8008f3a <__cvt+0xba>
 8008f24:	2200      	movs	r2, #0
 8008f26:	2300      	movs	r3, #0
 8008f28:	4630      	mov	r0, r6
 8008f2a:	4639      	mov	r1, r7
 8008f2c:	f7f7 fddc 	bl	8000ae8 <__aeabi_dcmpeq>
 8008f30:	b918      	cbnz	r0, 8008f3a <__cvt+0xba>
 8008f32:	f1c4 0401 	rsb	r4, r4, #1
 8008f36:	f8ca 4000 	str.w	r4, [sl]
 8008f3a:	f8da 3000 	ldr.w	r3, [sl]
 8008f3e:	4499      	add	r9, r3
 8008f40:	e7d3      	b.n	8008eea <__cvt+0x6a>
 8008f42:	1c59      	adds	r1, r3, #1
 8008f44:	9103      	str	r1, [sp, #12]
 8008f46:	701a      	strb	r2, [r3, #0]
 8008f48:	e7d9      	b.n	8008efe <__cvt+0x7e>

08008f4a <__exponent>:
 8008f4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f4c:	2900      	cmp	r1, #0
 8008f4e:	bfba      	itte	lt
 8008f50:	4249      	neglt	r1, r1
 8008f52:	232d      	movlt	r3, #45	@ 0x2d
 8008f54:	232b      	movge	r3, #43	@ 0x2b
 8008f56:	2909      	cmp	r1, #9
 8008f58:	7002      	strb	r2, [r0, #0]
 8008f5a:	7043      	strb	r3, [r0, #1]
 8008f5c:	dd29      	ble.n	8008fb2 <__exponent+0x68>
 8008f5e:	f10d 0307 	add.w	r3, sp, #7
 8008f62:	461d      	mov	r5, r3
 8008f64:	270a      	movs	r7, #10
 8008f66:	461a      	mov	r2, r3
 8008f68:	fbb1 f6f7 	udiv	r6, r1, r7
 8008f6c:	fb07 1416 	mls	r4, r7, r6, r1
 8008f70:	3430      	adds	r4, #48	@ 0x30
 8008f72:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008f76:	460c      	mov	r4, r1
 8008f78:	2c63      	cmp	r4, #99	@ 0x63
 8008f7a:	f103 33ff 	add.w	r3, r3, #4294967295
 8008f7e:	4631      	mov	r1, r6
 8008f80:	dcf1      	bgt.n	8008f66 <__exponent+0x1c>
 8008f82:	3130      	adds	r1, #48	@ 0x30
 8008f84:	1e94      	subs	r4, r2, #2
 8008f86:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008f8a:	1c41      	adds	r1, r0, #1
 8008f8c:	4623      	mov	r3, r4
 8008f8e:	42ab      	cmp	r3, r5
 8008f90:	d30a      	bcc.n	8008fa8 <__exponent+0x5e>
 8008f92:	f10d 0309 	add.w	r3, sp, #9
 8008f96:	1a9b      	subs	r3, r3, r2
 8008f98:	42ac      	cmp	r4, r5
 8008f9a:	bf88      	it	hi
 8008f9c:	2300      	movhi	r3, #0
 8008f9e:	3302      	adds	r3, #2
 8008fa0:	4403      	add	r3, r0
 8008fa2:	1a18      	subs	r0, r3, r0
 8008fa4:	b003      	add	sp, #12
 8008fa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fa8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008fac:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008fb0:	e7ed      	b.n	8008f8e <__exponent+0x44>
 8008fb2:	2330      	movs	r3, #48	@ 0x30
 8008fb4:	3130      	adds	r1, #48	@ 0x30
 8008fb6:	7083      	strb	r3, [r0, #2]
 8008fb8:	70c1      	strb	r1, [r0, #3]
 8008fba:	1d03      	adds	r3, r0, #4
 8008fbc:	e7f1      	b.n	8008fa2 <__exponent+0x58>
	...

08008fc0 <_printf_float>:
 8008fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fc4:	b08d      	sub	sp, #52	@ 0x34
 8008fc6:	460c      	mov	r4, r1
 8008fc8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008fcc:	4616      	mov	r6, r2
 8008fce:	461f      	mov	r7, r3
 8008fd0:	4605      	mov	r5, r0
 8008fd2:	f001 fe1b 	bl	800ac0c <_localeconv_r>
 8008fd6:	6803      	ldr	r3, [r0, #0]
 8008fd8:	9304      	str	r3, [sp, #16]
 8008fda:	4618      	mov	r0, r3
 8008fdc:	f7f7 f958 	bl	8000290 <strlen>
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	930a      	str	r3, [sp, #40]	@ 0x28
 8008fe4:	f8d8 3000 	ldr.w	r3, [r8]
 8008fe8:	9005      	str	r0, [sp, #20]
 8008fea:	3307      	adds	r3, #7
 8008fec:	f023 0307 	bic.w	r3, r3, #7
 8008ff0:	f103 0208 	add.w	r2, r3, #8
 8008ff4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008ff8:	f8d4 b000 	ldr.w	fp, [r4]
 8008ffc:	f8c8 2000 	str.w	r2, [r8]
 8009000:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009004:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009008:	9307      	str	r3, [sp, #28]
 800900a:	f8cd 8018 	str.w	r8, [sp, #24]
 800900e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009012:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009016:	4b9c      	ldr	r3, [pc, #624]	@ (8009288 <_printf_float+0x2c8>)
 8009018:	f04f 32ff 	mov.w	r2, #4294967295
 800901c:	f7f7 fd96 	bl	8000b4c <__aeabi_dcmpun>
 8009020:	bb70      	cbnz	r0, 8009080 <_printf_float+0xc0>
 8009022:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009026:	4b98      	ldr	r3, [pc, #608]	@ (8009288 <_printf_float+0x2c8>)
 8009028:	f04f 32ff 	mov.w	r2, #4294967295
 800902c:	f7f7 fd70 	bl	8000b10 <__aeabi_dcmple>
 8009030:	bb30      	cbnz	r0, 8009080 <_printf_float+0xc0>
 8009032:	2200      	movs	r2, #0
 8009034:	2300      	movs	r3, #0
 8009036:	4640      	mov	r0, r8
 8009038:	4649      	mov	r1, r9
 800903a:	f7f7 fd5f 	bl	8000afc <__aeabi_dcmplt>
 800903e:	b110      	cbz	r0, 8009046 <_printf_float+0x86>
 8009040:	232d      	movs	r3, #45	@ 0x2d
 8009042:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009046:	4a91      	ldr	r2, [pc, #580]	@ (800928c <_printf_float+0x2cc>)
 8009048:	4b91      	ldr	r3, [pc, #580]	@ (8009290 <_printf_float+0x2d0>)
 800904a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800904e:	bf94      	ite	ls
 8009050:	4690      	movls	r8, r2
 8009052:	4698      	movhi	r8, r3
 8009054:	2303      	movs	r3, #3
 8009056:	6123      	str	r3, [r4, #16]
 8009058:	f02b 0304 	bic.w	r3, fp, #4
 800905c:	6023      	str	r3, [r4, #0]
 800905e:	f04f 0900 	mov.w	r9, #0
 8009062:	9700      	str	r7, [sp, #0]
 8009064:	4633      	mov	r3, r6
 8009066:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009068:	4621      	mov	r1, r4
 800906a:	4628      	mov	r0, r5
 800906c:	f000 f9d2 	bl	8009414 <_printf_common>
 8009070:	3001      	adds	r0, #1
 8009072:	f040 808d 	bne.w	8009190 <_printf_float+0x1d0>
 8009076:	f04f 30ff 	mov.w	r0, #4294967295
 800907a:	b00d      	add	sp, #52	@ 0x34
 800907c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009080:	4642      	mov	r2, r8
 8009082:	464b      	mov	r3, r9
 8009084:	4640      	mov	r0, r8
 8009086:	4649      	mov	r1, r9
 8009088:	f7f7 fd60 	bl	8000b4c <__aeabi_dcmpun>
 800908c:	b140      	cbz	r0, 80090a0 <_printf_float+0xe0>
 800908e:	464b      	mov	r3, r9
 8009090:	2b00      	cmp	r3, #0
 8009092:	bfbc      	itt	lt
 8009094:	232d      	movlt	r3, #45	@ 0x2d
 8009096:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800909a:	4a7e      	ldr	r2, [pc, #504]	@ (8009294 <_printf_float+0x2d4>)
 800909c:	4b7e      	ldr	r3, [pc, #504]	@ (8009298 <_printf_float+0x2d8>)
 800909e:	e7d4      	b.n	800904a <_printf_float+0x8a>
 80090a0:	6863      	ldr	r3, [r4, #4]
 80090a2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80090a6:	9206      	str	r2, [sp, #24]
 80090a8:	1c5a      	adds	r2, r3, #1
 80090aa:	d13b      	bne.n	8009124 <_printf_float+0x164>
 80090ac:	2306      	movs	r3, #6
 80090ae:	6063      	str	r3, [r4, #4]
 80090b0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80090b4:	2300      	movs	r3, #0
 80090b6:	6022      	str	r2, [r4, #0]
 80090b8:	9303      	str	r3, [sp, #12]
 80090ba:	ab0a      	add	r3, sp, #40	@ 0x28
 80090bc:	e9cd a301 	strd	sl, r3, [sp, #4]
 80090c0:	ab09      	add	r3, sp, #36	@ 0x24
 80090c2:	9300      	str	r3, [sp, #0]
 80090c4:	6861      	ldr	r1, [r4, #4]
 80090c6:	ec49 8b10 	vmov	d0, r8, r9
 80090ca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80090ce:	4628      	mov	r0, r5
 80090d0:	f7ff fed6 	bl	8008e80 <__cvt>
 80090d4:	9b06      	ldr	r3, [sp, #24]
 80090d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80090d8:	2b47      	cmp	r3, #71	@ 0x47
 80090da:	4680      	mov	r8, r0
 80090dc:	d129      	bne.n	8009132 <_printf_float+0x172>
 80090de:	1cc8      	adds	r0, r1, #3
 80090e0:	db02      	blt.n	80090e8 <_printf_float+0x128>
 80090e2:	6863      	ldr	r3, [r4, #4]
 80090e4:	4299      	cmp	r1, r3
 80090e6:	dd41      	ble.n	800916c <_printf_float+0x1ac>
 80090e8:	f1aa 0a02 	sub.w	sl, sl, #2
 80090ec:	fa5f fa8a 	uxtb.w	sl, sl
 80090f0:	3901      	subs	r1, #1
 80090f2:	4652      	mov	r2, sl
 80090f4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80090f8:	9109      	str	r1, [sp, #36]	@ 0x24
 80090fa:	f7ff ff26 	bl	8008f4a <__exponent>
 80090fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009100:	1813      	adds	r3, r2, r0
 8009102:	2a01      	cmp	r2, #1
 8009104:	4681      	mov	r9, r0
 8009106:	6123      	str	r3, [r4, #16]
 8009108:	dc02      	bgt.n	8009110 <_printf_float+0x150>
 800910a:	6822      	ldr	r2, [r4, #0]
 800910c:	07d2      	lsls	r2, r2, #31
 800910e:	d501      	bpl.n	8009114 <_printf_float+0x154>
 8009110:	3301      	adds	r3, #1
 8009112:	6123      	str	r3, [r4, #16]
 8009114:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009118:	2b00      	cmp	r3, #0
 800911a:	d0a2      	beq.n	8009062 <_printf_float+0xa2>
 800911c:	232d      	movs	r3, #45	@ 0x2d
 800911e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009122:	e79e      	b.n	8009062 <_printf_float+0xa2>
 8009124:	9a06      	ldr	r2, [sp, #24]
 8009126:	2a47      	cmp	r2, #71	@ 0x47
 8009128:	d1c2      	bne.n	80090b0 <_printf_float+0xf0>
 800912a:	2b00      	cmp	r3, #0
 800912c:	d1c0      	bne.n	80090b0 <_printf_float+0xf0>
 800912e:	2301      	movs	r3, #1
 8009130:	e7bd      	b.n	80090ae <_printf_float+0xee>
 8009132:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009136:	d9db      	bls.n	80090f0 <_printf_float+0x130>
 8009138:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800913c:	d118      	bne.n	8009170 <_printf_float+0x1b0>
 800913e:	2900      	cmp	r1, #0
 8009140:	6863      	ldr	r3, [r4, #4]
 8009142:	dd0b      	ble.n	800915c <_printf_float+0x19c>
 8009144:	6121      	str	r1, [r4, #16]
 8009146:	b913      	cbnz	r3, 800914e <_printf_float+0x18e>
 8009148:	6822      	ldr	r2, [r4, #0]
 800914a:	07d0      	lsls	r0, r2, #31
 800914c:	d502      	bpl.n	8009154 <_printf_float+0x194>
 800914e:	3301      	adds	r3, #1
 8009150:	440b      	add	r3, r1
 8009152:	6123      	str	r3, [r4, #16]
 8009154:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009156:	f04f 0900 	mov.w	r9, #0
 800915a:	e7db      	b.n	8009114 <_printf_float+0x154>
 800915c:	b913      	cbnz	r3, 8009164 <_printf_float+0x1a4>
 800915e:	6822      	ldr	r2, [r4, #0]
 8009160:	07d2      	lsls	r2, r2, #31
 8009162:	d501      	bpl.n	8009168 <_printf_float+0x1a8>
 8009164:	3302      	adds	r3, #2
 8009166:	e7f4      	b.n	8009152 <_printf_float+0x192>
 8009168:	2301      	movs	r3, #1
 800916a:	e7f2      	b.n	8009152 <_printf_float+0x192>
 800916c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009170:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009172:	4299      	cmp	r1, r3
 8009174:	db05      	blt.n	8009182 <_printf_float+0x1c2>
 8009176:	6823      	ldr	r3, [r4, #0]
 8009178:	6121      	str	r1, [r4, #16]
 800917a:	07d8      	lsls	r0, r3, #31
 800917c:	d5ea      	bpl.n	8009154 <_printf_float+0x194>
 800917e:	1c4b      	adds	r3, r1, #1
 8009180:	e7e7      	b.n	8009152 <_printf_float+0x192>
 8009182:	2900      	cmp	r1, #0
 8009184:	bfd4      	ite	le
 8009186:	f1c1 0202 	rsble	r2, r1, #2
 800918a:	2201      	movgt	r2, #1
 800918c:	4413      	add	r3, r2
 800918e:	e7e0      	b.n	8009152 <_printf_float+0x192>
 8009190:	6823      	ldr	r3, [r4, #0]
 8009192:	055a      	lsls	r2, r3, #21
 8009194:	d407      	bmi.n	80091a6 <_printf_float+0x1e6>
 8009196:	6923      	ldr	r3, [r4, #16]
 8009198:	4642      	mov	r2, r8
 800919a:	4631      	mov	r1, r6
 800919c:	4628      	mov	r0, r5
 800919e:	47b8      	blx	r7
 80091a0:	3001      	adds	r0, #1
 80091a2:	d12b      	bne.n	80091fc <_printf_float+0x23c>
 80091a4:	e767      	b.n	8009076 <_printf_float+0xb6>
 80091a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80091aa:	f240 80dd 	bls.w	8009368 <_printf_float+0x3a8>
 80091ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80091b2:	2200      	movs	r2, #0
 80091b4:	2300      	movs	r3, #0
 80091b6:	f7f7 fc97 	bl	8000ae8 <__aeabi_dcmpeq>
 80091ba:	2800      	cmp	r0, #0
 80091bc:	d033      	beq.n	8009226 <_printf_float+0x266>
 80091be:	4a37      	ldr	r2, [pc, #220]	@ (800929c <_printf_float+0x2dc>)
 80091c0:	2301      	movs	r3, #1
 80091c2:	4631      	mov	r1, r6
 80091c4:	4628      	mov	r0, r5
 80091c6:	47b8      	blx	r7
 80091c8:	3001      	adds	r0, #1
 80091ca:	f43f af54 	beq.w	8009076 <_printf_float+0xb6>
 80091ce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80091d2:	4543      	cmp	r3, r8
 80091d4:	db02      	blt.n	80091dc <_printf_float+0x21c>
 80091d6:	6823      	ldr	r3, [r4, #0]
 80091d8:	07d8      	lsls	r0, r3, #31
 80091da:	d50f      	bpl.n	80091fc <_printf_float+0x23c>
 80091dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091e0:	4631      	mov	r1, r6
 80091e2:	4628      	mov	r0, r5
 80091e4:	47b8      	blx	r7
 80091e6:	3001      	adds	r0, #1
 80091e8:	f43f af45 	beq.w	8009076 <_printf_float+0xb6>
 80091ec:	f04f 0900 	mov.w	r9, #0
 80091f0:	f108 38ff 	add.w	r8, r8, #4294967295
 80091f4:	f104 0a1a 	add.w	sl, r4, #26
 80091f8:	45c8      	cmp	r8, r9
 80091fa:	dc09      	bgt.n	8009210 <_printf_float+0x250>
 80091fc:	6823      	ldr	r3, [r4, #0]
 80091fe:	079b      	lsls	r3, r3, #30
 8009200:	f100 8103 	bmi.w	800940a <_printf_float+0x44a>
 8009204:	68e0      	ldr	r0, [r4, #12]
 8009206:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009208:	4298      	cmp	r0, r3
 800920a:	bfb8      	it	lt
 800920c:	4618      	movlt	r0, r3
 800920e:	e734      	b.n	800907a <_printf_float+0xba>
 8009210:	2301      	movs	r3, #1
 8009212:	4652      	mov	r2, sl
 8009214:	4631      	mov	r1, r6
 8009216:	4628      	mov	r0, r5
 8009218:	47b8      	blx	r7
 800921a:	3001      	adds	r0, #1
 800921c:	f43f af2b 	beq.w	8009076 <_printf_float+0xb6>
 8009220:	f109 0901 	add.w	r9, r9, #1
 8009224:	e7e8      	b.n	80091f8 <_printf_float+0x238>
 8009226:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009228:	2b00      	cmp	r3, #0
 800922a:	dc39      	bgt.n	80092a0 <_printf_float+0x2e0>
 800922c:	4a1b      	ldr	r2, [pc, #108]	@ (800929c <_printf_float+0x2dc>)
 800922e:	2301      	movs	r3, #1
 8009230:	4631      	mov	r1, r6
 8009232:	4628      	mov	r0, r5
 8009234:	47b8      	blx	r7
 8009236:	3001      	adds	r0, #1
 8009238:	f43f af1d 	beq.w	8009076 <_printf_float+0xb6>
 800923c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009240:	ea59 0303 	orrs.w	r3, r9, r3
 8009244:	d102      	bne.n	800924c <_printf_float+0x28c>
 8009246:	6823      	ldr	r3, [r4, #0]
 8009248:	07d9      	lsls	r1, r3, #31
 800924a:	d5d7      	bpl.n	80091fc <_printf_float+0x23c>
 800924c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009250:	4631      	mov	r1, r6
 8009252:	4628      	mov	r0, r5
 8009254:	47b8      	blx	r7
 8009256:	3001      	adds	r0, #1
 8009258:	f43f af0d 	beq.w	8009076 <_printf_float+0xb6>
 800925c:	f04f 0a00 	mov.w	sl, #0
 8009260:	f104 0b1a 	add.w	fp, r4, #26
 8009264:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009266:	425b      	negs	r3, r3
 8009268:	4553      	cmp	r3, sl
 800926a:	dc01      	bgt.n	8009270 <_printf_float+0x2b0>
 800926c:	464b      	mov	r3, r9
 800926e:	e793      	b.n	8009198 <_printf_float+0x1d8>
 8009270:	2301      	movs	r3, #1
 8009272:	465a      	mov	r2, fp
 8009274:	4631      	mov	r1, r6
 8009276:	4628      	mov	r0, r5
 8009278:	47b8      	blx	r7
 800927a:	3001      	adds	r0, #1
 800927c:	f43f aefb 	beq.w	8009076 <_printf_float+0xb6>
 8009280:	f10a 0a01 	add.w	sl, sl, #1
 8009284:	e7ee      	b.n	8009264 <_printf_float+0x2a4>
 8009286:	bf00      	nop
 8009288:	7fefffff 	.word	0x7fefffff
 800928c:	0800ee51 	.word	0x0800ee51
 8009290:	0800ee55 	.word	0x0800ee55
 8009294:	0800ee59 	.word	0x0800ee59
 8009298:	0800ee5d 	.word	0x0800ee5d
 800929c:	0800f1a7 	.word	0x0800f1a7
 80092a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80092a2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80092a6:	4553      	cmp	r3, sl
 80092a8:	bfa8      	it	ge
 80092aa:	4653      	movge	r3, sl
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	4699      	mov	r9, r3
 80092b0:	dc36      	bgt.n	8009320 <_printf_float+0x360>
 80092b2:	f04f 0b00 	mov.w	fp, #0
 80092b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80092ba:	f104 021a 	add.w	r2, r4, #26
 80092be:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80092c0:	9306      	str	r3, [sp, #24]
 80092c2:	eba3 0309 	sub.w	r3, r3, r9
 80092c6:	455b      	cmp	r3, fp
 80092c8:	dc31      	bgt.n	800932e <_printf_float+0x36e>
 80092ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092cc:	459a      	cmp	sl, r3
 80092ce:	dc3a      	bgt.n	8009346 <_printf_float+0x386>
 80092d0:	6823      	ldr	r3, [r4, #0]
 80092d2:	07da      	lsls	r2, r3, #31
 80092d4:	d437      	bmi.n	8009346 <_printf_float+0x386>
 80092d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092d8:	ebaa 0903 	sub.w	r9, sl, r3
 80092dc:	9b06      	ldr	r3, [sp, #24]
 80092de:	ebaa 0303 	sub.w	r3, sl, r3
 80092e2:	4599      	cmp	r9, r3
 80092e4:	bfa8      	it	ge
 80092e6:	4699      	movge	r9, r3
 80092e8:	f1b9 0f00 	cmp.w	r9, #0
 80092ec:	dc33      	bgt.n	8009356 <_printf_float+0x396>
 80092ee:	f04f 0800 	mov.w	r8, #0
 80092f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80092f6:	f104 0b1a 	add.w	fp, r4, #26
 80092fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092fc:	ebaa 0303 	sub.w	r3, sl, r3
 8009300:	eba3 0309 	sub.w	r3, r3, r9
 8009304:	4543      	cmp	r3, r8
 8009306:	f77f af79 	ble.w	80091fc <_printf_float+0x23c>
 800930a:	2301      	movs	r3, #1
 800930c:	465a      	mov	r2, fp
 800930e:	4631      	mov	r1, r6
 8009310:	4628      	mov	r0, r5
 8009312:	47b8      	blx	r7
 8009314:	3001      	adds	r0, #1
 8009316:	f43f aeae 	beq.w	8009076 <_printf_float+0xb6>
 800931a:	f108 0801 	add.w	r8, r8, #1
 800931e:	e7ec      	b.n	80092fa <_printf_float+0x33a>
 8009320:	4642      	mov	r2, r8
 8009322:	4631      	mov	r1, r6
 8009324:	4628      	mov	r0, r5
 8009326:	47b8      	blx	r7
 8009328:	3001      	adds	r0, #1
 800932a:	d1c2      	bne.n	80092b2 <_printf_float+0x2f2>
 800932c:	e6a3      	b.n	8009076 <_printf_float+0xb6>
 800932e:	2301      	movs	r3, #1
 8009330:	4631      	mov	r1, r6
 8009332:	4628      	mov	r0, r5
 8009334:	9206      	str	r2, [sp, #24]
 8009336:	47b8      	blx	r7
 8009338:	3001      	adds	r0, #1
 800933a:	f43f ae9c 	beq.w	8009076 <_printf_float+0xb6>
 800933e:	9a06      	ldr	r2, [sp, #24]
 8009340:	f10b 0b01 	add.w	fp, fp, #1
 8009344:	e7bb      	b.n	80092be <_printf_float+0x2fe>
 8009346:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800934a:	4631      	mov	r1, r6
 800934c:	4628      	mov	r0, r5
 800934e:	47b8      	blx	r7
 8009350:	3001      	adds	r0, #1
 8009352:	d1c0      	bne.n	80092d6 <_printf_float+0x316>
 8009354:	e68f      	b.n	8009076 <_printf_float+0xb6>
 8009356:	9a06      	ldr	r2, [sp, #24]
 8009358:	464b      	mov	r3, r9
 800935a:	4442      	add	r2, r8
 800935c:	4631      	mov	r1, r6
 800935e:	4628      	mov	r0, r5
 8009360:	47b8      	blx	r7
 8009362:	3001      	adds	r0, #1
 8009364:	d1c3      	bne.n	80092ee <_printf_float+0x32e>
 8009366:	e686      	b.n	8009076 <_printf_float+0xb6>
 8009368:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800936c:	f1ba 0f01 	cmp.w	sl, #1
 8009370:	dc01      	bgt.n	8009376 <_printf_float+0x3b6>
 8009372:	07db      	lsls	r3, r3, #31
 8009374:	d536      	bpl.n	80093e4 <_printf_float+0x424>
 8009376:	2301      	movs	r3, #1
 8009378:	4642      	mov	r2, r8
 800937a:	4631      	mov	r1, r6
 800937c:	4628      	mov	r0, r5
 800937e:	47b8      	blx	r7
 8009380:	3001      	adds	r0, #1
 8009382:	f43f ae78 	beq.w	8009076 <_printf_float+0xb6>
 8009386:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800938a:	4631      	mov	r1, r6
 800938c:	4628      	mov	r0, r5
 800938e:	47b8      	blx	r7
 8009390:	3001      	adds	r0, #1
 8009392:	f43f ae70 	beq.w	8009076 <_printf_float+0xb6>
 8009396:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800939a:	2200      	movs	r2, #0
 800939c:	2300      	movs	r3, #0
 800939e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80093a2:	f7f7 fba1 	bl	8000ae8 <__aeabi_dcmpeq>
 80093a6:	b9c0      	cbnz	r0, 80093da <_printf_float+0x41a>
 80093a8:	4653      	mov	r3, sl
 80093aa:	f108 0201 	add.w	r2, r8, #1
 80093ae:	4631      	mov	r1, r6
 80093b0:	4628      	mov	r0, r5
 80093b2:	47b8      	blx	r7
 80093b4:	3001      	adds	r0, #1
 80093b6:	d10c      	bne.n	80093d2 <_printf_float+0x412>
 80093b8:	e65d      	b.n	8009076 <_printf_float+0xb6>
 80093ba:	2301      	movs	r3, #1
 80093bc:	465a      	mov	r2, fp
 80093be:	4631      	mov	r1, r6
 80093c0:	4628      	mov	r0, r5
 80093c2:	47b8      	blx	r7
 80093c4:	3001      	adds	r0, #1
 80093c6:	f43f ae56 	beq.w	8009076 <_printf_float+0xb6>
 80093ca:	f108 0801 	add.w	r8, r8, #1
 80093ce:	45d0      	cmp	r8, sl
 80093d0:	dbf3      	blt.n	80093ba <_printf_float+0x3fa>
 80093d2:	464b      	mov	r3, r9
 80093d4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80093d8:	e6df      	b.n	800919a <_printf_float+0x1da>
 80093da:	f04f 0800 	mov.w	r8, #0
 80093de:	f104 0b1a 	add.w	fp, r4, #26
 80093e2:	e7f4      	b.n	80093ce <_printf_float+0x40e>
 80093e4:	2301      	movs	r3, #1
 80093e6:	4642      	mov	r2, r8
 80093e8:	e7e1      	b.n	80093ae <_printf_float+0x3ee>
 80093ea:	2301      	movs	r3, #1
 80093ec:	464a      	mov	r2, r9
 80093ee:	4631      	mov	r1, r6
 80093f0:	4628      	mov	r0, r5
 80093f2:	47b8      	blx	r7
 80093f4:	3001      	adds	r0, #1
 80093f6:	f43f ae3e 	beq.w	8009076 <_printf_float+0xb6>
 80093fa:	f108 0801 	add.w	r8, r8, #1
 80093fe:	68e3      	ldr	r3, [r4, #12]
 8009400:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009402:	1a5b      	subs	r3, r3, r1
 8009404:	4543      	cmp	r3, r8
 8009406:	dcf0      	bgt.n	80093ea <_printf_float+0x42a>
 8009408:	e6fc      	b.n	8009204 <_printf_float+0x244>
 800940a:	f04f 0800 	mov.w	r8, #0
 800940e:	f104 0919 	add.w	r9, r4, #25
 8009412:	e7f4      	b.n	80093fe <_printf_float+0x43e>

08009414 <_printf_common>:
 8009414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009418:	4616      	mov	r6, r2
 800941a:	4698      	mov	r8, r3
 800941c:	688a      	ldr	r2, [r1, #8]
 800941e:	690b      	ldr	r3, [r1, #16]
 8009420:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009424:	4293      	cmp	r3, r2
 8009426:	bfb8      	it	lt
 8009428:	4613      	movlt	r3, r2
 800942a:	6033      	str	r3, [r6, #0]
 800942c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009430:	4607      	mov	r7, r0
 8009432:	460c      	mov	r4, r1
 8009434:	b10a      	cbz	r2, 800943a <_printf_common+0x26>
 8009436:	3301      	adds	r3, #1
 8009438:	6033      	str	r3, [r6, #0]
 800943a:	6823      	ldr	r3, [r4, #0]
 800943c:	0699      	lsls	r1, r3, #26
 800943e:	bf42      	ittt	mi
 8009440:	6833      	ldrmi	r3, [r6, #0]
 8009442:	3302      	addmi	r3, #2
 8009444:	6033      	strmi	r3, [r6, #0]
 8009446:	6825      	ldr	r5, [r4, #0]
 8009448:	f015 0506 	ands.w	r5, r5, #6
 800944c:	d106      	bne.n	800945c <_printf_common+0x48>
 800944e:	f104 0a19 	add.w	sl, r4, #25
 8009452:	68e3      	ldr	r3, [r4, #12]
 8009454:	6832      	ldr	r2, [r6, #0]
 8009456:	1a9b      	subs	r3, r3, r2
 8009458:	42ab      	cmp	r3, r5
 800945a:	dc26      	bgt.n	80094aa <_printf_common+0x96>
 800945c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009460:	6822      	ldr	r2, [r4, #0]
 8009462:	3b00      	subs	r3, #0
 8009464:	bf18      	it	ne
 8009466:	2301      	movne	r3, #1
 8009468:	0692      	lsls	r2, r2, #26
 800946a:	d42b      	bmi.n	80094c4 <_printf_common+0xb0>
 800946c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009470:	4641      	mov	r1, r8
 8009472:	4638      	mov	r0, r7
 8009474:	47c8      	blx	r9
 8009476:	3001      	adds	r0, #1
 8009478:	d01e      	beq.n	80094b8 <_printf_common+0xa4>
 800947a:	6823      	ldr	r3, [r4, #0]
 800947c:	6922      	ldr	r2, [r4, #16]
 800947e:	f003 0306 	and.w	r3, r3, #6
 8009482:	2b04      	cmp	r3, #4
 8009484:	bf02      	ittt	eq
 8009486:	68e5      	ldreq	r5, [r4, #12]
 8009488:	6833      	ldreq	r3, [r6, #0]
 800948a:	1aed      	subeq	r5, r5, r3
 800948c:	68a3      	ldr	r3, [r4, #8]
 800948e:	bf0c      	ite	eq
 8009490:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009494:	2500      	movne	r5, #0
 8009496:	4293      	cmp	r3, r2
 8009498:	bfc4      	itt	gt
 800949a:	1a9b      	subgt	r3, r3, r2
 800949c:	18ed      	addgt	r5, r5, r3
 800949e:	2600      	movs	r6, #0
 80094a0:	341a      	adds	r4, #26
 80094a2:	42b5      	cmp	r5, r6
 80094a4:	d11a      	bne.n	80094dc <_printf_common+0xc8>
 80094a6:	2000      	movs	r0, #0
 80094a8:	e008      	b.n	80094bc <_printf_common+0xa8>
 80094aa:	2301      	movs	r3, #1
 80094ac:	4652      	mov	r2, sl
 80094ae:	4641      	mov	r1, r8
 80094b0:	4638      	mov	r0, r7
 80094b2:	47c8      	blx	r9
 80094b4:	3001      	adds	r0, #1
 80094b6:	d103      	bne.n	80094c0 <_printf_common+0xac>
 80094b8:	f04f 30ff 	mov.w	r0, #4294967295
 80094bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094c0:	3501      	adds	r5, #1
 80094c2:	e7c6      	b.n	8009452 <_printf_common+0x3e>
 80094c4:	18e1      	adds	r1, r4, r3
 80094c6:	1c5a      	adds	r2, r3, #1
 80094c8:	2030      	movs	r0, #48	@ 0x30
 80094ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80094ce:	4422      	add	r2, r4
 80094d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80094d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80094d8:	3302      	adds	r3, #2
 80094da:	e7c7      	b.n	800946c <_printf_common+0x58>
 80094dc:	2301      	movs	r3, #1
 80094de:	4622      	mov	r2, r4
 80094e0:	4641      	mov	r1, r8
 80094e2:	4638      	mov	r0, r7
 80094e4:	47c8      	blx	r9
 80094e6:	3001      	adds	r0, #1
 80094e8:	d0e6      	beq.n	80094b8 <_printf_common+0xa4>
 80094ea:	3601      	adds	r6, #1
 80094ec:	e7d9      	b.n	80094a2 <_printf_common+0x8e>
	...

080094f0 <_printf_i>:
 80094f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80094f4:	7e0f      	ldrb	r7, [r1, #24]
 80094f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80094f8:	2f78      	cmp	r7, #120	@ 0x78
 80094fa:	4691      	mov	r9, r2
 80094fc:	4680      	mov	r8, r0
 80094fe:	460c      	mov	r4, r1
 8009500:	469a      	mov	sl, r3
 8009502:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009506:	d807      	bhi.n	8009518 <_printf_i+0x28>
 8009508:	2f62      	cmp	r7, #98	@ 0x62
 800950a:	d80a      	bhi.n	8009522 <_printf_i+0x32>
 800950c:	2f00      	cmp	r7, #0
 800950e:	f000 80d2 	beq.w	80096b6 <_printf_i+0x1c6>
 8009512:	2f58      	cmp	r7, #88	@ 0x58
 8009514:	f000 80b9 	beq.w	800968a <_printf_i+0x19a>
 8009518:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800951c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009520:	e03a      	b.n	8009598 <_printf_i+0xa8>
 8009522:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009526:	2b15      	cmp	r3, #21
 8009528:	d8f6      	bhi.n	8009518 <_printf_i+0x28>
 800952a:	a101      	add	r1, pc, #4	@ (adr r1, 8009530 <_printf_i+0x40>)
 800952c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009530:	08009589 	.word	0x08009589
 8009534:	0800959d 	.word	0x0800959d
 8009538:	08009519 	.word	0x08009519
 800953c:	08009519 	.word	0x08009519
 8009540:	08009519 	.word	0x08009519
 8009544:	08009519 	.word	0x08009519
 8009548:	0800959d 	.word	0x0800959d
 800954c:	08009519 	.word	0x08009519
 8009550:	08009519 	.word	0x08009519
 8009554:	08009519 	.word	0x08009519
 8009558:	08009519 	.word	0x08009519
 800955c:	0800969d 	.word	0x0800969d
 8009560:	080095c7 	.word	0x080095c7
 8009564:	08009657 	.word	0x08009657
 8009568:	08009519 	.word	0x08009519
 800956c:	08009519 	.word	0x08009519
 8009570:	080096bf 	.word	0x080096bf
 8009574:	08009519 	.word	0x08009519
 8009578:	080095c7 	.word	0x080095c7
 800957c:	08009519 	.word	0x08009519
 8009580:	08009519 	.word	0x08009519
 8009584:	0800965f 	.word	0x0800965f
 8009588:	6833      	ldr	r3, [r6, #0]
 800958a:	1d1a      	adds	r2, r3, #4
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	6032      	str	r2, [r6, #0]
 8009590:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009594:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009598:	2301      	movs	r3, #1
 800959a:	e09d      	b.n	80096d8 <_printf_i+0x1e8>
 800959c:	6833      	ldr	r3, [r6, #0]
 800959e:	6820      	ldr	r0, [r4, #0]
 80095a0:	1d19      	adds	r1, r3, #4
 80095a2:	6031      	str	r1, [r6, #0]
 80095a4:	0606      	lsls	r6, r0, #24
 80095a6:	d501      	bpl.n	80095ac <_printf_i+0xbc>
 80095a8:	681d      	ldr	r5, [r3, #0]
 80095aa:	e003      	b.n	80095b4 <_printf_i+0xc4>
 80095ac:	0645      	lsls	r5, r0, #25
 80095ae:	d5fb      	bpl.n	80095a8 <_printf_i+0xb8>
 80095b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80095b4:	2d00      	cmp	r5, #0
 80095b6:	da03      	bge.n	80095c0 <_printf_i+0xd0>
 80095b8:	232d      	movs	r3, #45	@ 0x2d
 80095ba:	426d      	negs	r5, r5
 80095bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80095c0:	4859      	ldr	r0, [pc, #356]	@ (8009728 <_printf_i+0x238>)
 80095c2:	230a      	movs	r3, #10
 80095c4:	e011      	b.n	80095ea <_printf_i+0xfa>
 80095c6:	6821      	ldr	r1, [r4, #0]
 80095c8:	6833      	ldr	r3, [r6, #0]
 80095ca:	0608      	lsls	r0, r1, #24
 80095cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80095d0:	d402      	bmi.n	80095d8 <_printf_i+0xe8>
 80095d2:	0649      	lsls	r1, r1, #25
 80095d4:	bf48      	it	mi
 80095d6:	b2ad      	uxthmi	r5, r5
 80095d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80095da:	4853      	ldr	r0, [pc, #332]	@ (8009728 <_printf_i+0x238>)
 80095dc:	6033      	str	r3, [r6, #0]
 80095de:	bf14      	ite	ne
 80095e0:	230a      	movne	r3, #10
 80095e2:	2308      	moveq	r3, #8
 80095e4:	2100      	movs	r1, #0
 80095e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80095ea:	6866      	ldr	r6, [r4, #4]
 80095ec:	60a6      	str	r6, [r4, #8]
 80095ee:	2e00      	cmp	r6, #0
 80095f0:	bfa2      	ittt	ge
 80095f2:	6821      	ldrge	r1, [r4, #0]
 80095f4:	f021 0104 	bicge.w	r1, r1, #4
 80095f8:	6021      	strge	r1, [r4, #0]
 80095fa:	b90d      	cbnz	r5, 8009600 <_printf_i+0x110>
 80095fc:	2e00      	cmp	r6, #0
 80095fe:	d04b      	beq.n	8009698 <_printf_i+0x1a8>
 8009600:	4616      	mov	r6, r2
 8009602:	fbb5 f1f3 	udiv	r1, r5, r3
 8009606:	fb03 5711 	mls	r7, r3, r1, r5
 800960a:	5dc7      	ldrb	r7, [r0, r7]
 800960c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009610:	462f      	mov	r7, r5
 8009612:	42bb      	cmp	r3, r7
 8009614:	460d      	mov	r5, r1
 8009616:	d9f4      	bls.n	8009602 <_printf_i+0x112>
 8009618:	2b08      	cmp	r3, #8
 800961a:	d10b      	bne.n	8009634 <_printf_i+0x144>
 800961c:	6823      	ldr	r3, [r4, #0]
 800961e:	07df      	lsls	r7, r3, #31
 8009620:	d508      	bpl.n	8009634 <_printf_i+0x144>
 8009622:	6923      	ldr	r3, [r4, #16]
 8009624:	6861      	ldr	r1, [r4, #4]
 8009626:	4299      	cmp	r1, r3
 8009628:	bfde      	ittt	le
 800962a:	2330      	movle	r3, #48	@ 0x30
 800962c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009630:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009634:	1b92      	subs	r2, r2, r6
 8009636:	6122      	str	r2, [r4, #16]
 8009638:	f8cd a000 	str.w	sl, [sp]
 800963c:	464b      	mov	r3, r9
 800963e:	aa03      	add	r2, sp, #12
 8009640:	4621      	mov	r1, r4
 8009642:	4640      	mov	r0, r8
 8009644:	f7ff fee6 	bl	8009414 <_printf_common>
 8009648:	3001      	adds	r0, #1
 800964a:	d14a      	bne.n	80096e2 <_printf_i+0x1f2>
 800964c:	f04f 30ff 	mov.w	r0, #4294967295
 8009650:	b004      	add	sp, #16
 8009652:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009656:	6823      	ldr	r3, [r4, #0]
 8009658:	f043 0320 	orr.w	r3, r3, #32
 800965c:	6023      	str	r3, [r4, #0]
 800965e:	4833      	ldr	r0, [pc, #204]	@ (800972c <_printf_i+0x23c>)
 8009660:	2778      	movs	r7, #120	@ 0x78
 8009662:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009666:	6823      	ldr	r3, [r4, #0]
 8009668:	6831      	ldr	r1, [r6, #0]
 800966a:	061f      	lsls	r7, r3, #24
 800966c:	f851 5b04 	ldr.w	r5, [r1], #4
 8009670:	d402      	bmi.n	8009678 <_printf_i+0x188>
 8009672:	065f      	lsls	r7, r3, #25
 8009674:	bf48      	it	mi
 8009676:	b2ad      	uxthmi	r5, r5
 8009678:	6031      	str	r1, [r6, #0]
 800967a:	07d9      	lsls	r1, r3, #31
 800967c:	bf44      	itt	mi
 800967e:	f043 0320 	orrmi.w	r3, r3, #32
 8009682:	6023      	strmi	r3, [r4, #0]
 8009684:	b11d      	cbz	r5, 800968e <_printf_i+0x19e>
 8009686:	2310      	movs	r3, #16
 8009688:	e7ac      	b.n	80095e4 <_printf_i+0xf4>
 800968a:	4827      	ldr	r0, [pc, #156]	@ (8009728 <_printf_i+0x238>)
 800968c:	e7e9      	b.n	8009662 <_printf_i+0x172>
 800968e:	6823      	ldr	r3, [r4, #0]
 8009690:	f023 0320 	bic.w	r3, r3, #32
 8009694:	6023      	str	r3, [r4, #0]
 8009696:	e7f6      	b.n	8009686 <_printf_i+0x196>
 8009698:	4616      	mov	r6, r2
 800969a:	e7bd      	b.n	8009618 <_printf_i+0x128>
 800969c:	6833      	ldr	r3, [r6, #0]
 800969e:	6825      	ldr	r5, [r4, #0]
 80096a0:	6961      	ldr	r1, [r4, #20]
 80096a2:	1d18      	adds	r0, r3, #4
 80096a4:	6030      	str	r0, [r6, #0]
 80096a6:	062e      	lsls	r6, r5, #24
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	d501      	bpl.n	80096b0 <_printf_i+0x1c0>
 80096ac:	6019      	str	r1, [r3, #0]
 80096ae:	e002      	b.n	80096b6 <_printf_i+0x1c6>
 80096b0:	0668      	lsls	r0, r5, #25
 80096b2:	d5fb      	bpl.n	80096ac <_printf_i+0x1bc>
 80096b4:	8019      	strh	r1, [r3, #0]
 80096b6:	2300      	movs	r3, #0
 80096b8:	6123      	str	r3, [r4, #16]
 80096ba:	4616      	mov	r6, r2
 80096bc:	e7bc      	b.n	8009638 <_printf_i+0x148>
 80096be:	6833      	ldr	r3, [r6, #0]
 80096c0:	1d1a      	adds	r2, r3, #4
 80096c2:	6032      	str	r2, [r6, #0]
 80096c4:	681e      	ldr	r6, [r3, #0]
 80096c6:	6862      	ldr	r2, [r4, #4]
 80096c8:	2100      	movs	r1, #0
 80096ca:	4630      	mov	r0, r6
 80096cc:	f7f6 fd90 	bl	80001f0 <memchr>
 80096d0:	b108      	cbz	r0, 80096d6 <_printf_i+0x1e6>
 80096d2:	1b80      	subs	r0, r0, r6
 80096d4:	6060      	str	r0, [r4, #4]
 80096d6:	6863      	ldr	r3, [r4, #4]
 80096d8:	6123      	str	r3, [r4, #16]
 80096da:	2300      	movs	r3, #0
 80096dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096e0:	e7aa      	b.n	8009638 <_printf_i+0x148>
 80096e2:	6923      	ldr	r3, [r4, #16]
 80096e4:	4632      	mov	r2, r6
 80096e6:	4649      	mov	r1, r9
 80096e8:	4640      	mov	r0, r8
 80096ea:	47d0      	blx	sl
 80096ec:	3001      	adds	r0, #1
 80096ee:	d0ad      	beq.n	800964c <_printf_i+0x15c>
 80096f0:	6823      	ldr	r3, [r4, #0]
 80096f2:	079b      	lsls	r3, r3, #30
 80096f4:	d413      	bmi.n	800971e <_printf_i+0x22e>
 80096f6:	68e0      	ldr	r0, [r4, #12]
 80096f8:	9b03      	ldr	r3, [sp, #12]
 80096fa:	4298      	cmp	r0, r3
 80096fc:	bfb8      	it	lt
 80096fe:	4618      	movlt	r0, r3
 8009700:	e7a6      	b.n	8009650 <_printf_i+0x160>
 8009702:	2301      	movs	r3, #1
 8009704:	4632      	mov	r2, r6
 8009706:	4649      	mov	r1, r9
 8009708:	4640      	mov	r0, r8
 800970a:	47d0      	blx	sl
 800970c:	3001      	adds	r0, #1
 800970e:	d09d      	beq.n	800964c <_printf_i+0x15c>
 8009710:	3501      	adds	r5, #1
 8009712:	68e3      	ldr	r3, [r4, #12]
 8009714:	9903      	ldr	r1, [sp, #12]
 8009716:	1a5b      	subs	r3, r3, r1
 8009718:	42ab      	cmp	r3, r5
 800971a:	dcf2      	bgt.n	8009702 <_printf_i+0x212>
 800971c:	e7eb      	b.n	80096f6 <_printf_i+0x206>
 800971e:	2500      	movs	r5, #0
 8009720:	f104 0619 	add.w	r6, r4, #25
 8009724:	e7f5      	b.n	8009712 <_printf_i+0x222>
 8009726:	bf00      	nop
 8009728:	0800ee61 	.word	0x0800ee61
 800972c:	0800ee72 	.word	0x0800ee72

08009730 <_scanf_float>:
 8009730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009734:	b087      	sub	sp, #28
 8009736:	4617      	mov	r7, r2
 8009738:	9303      	str	r3, [sp, #12]
 800973a:	688b      	ldr	r3, [r1, #8]
 800973c:	1e5a      	subs	r2, r3, #1
 800973e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009742:	bf81      	itttt	hi
 8009744:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009748:	eb03 0b05 	addhi.w	fp, r3, r5
 800974c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009750:	608b      	strhi	r3, [r1, #8]
 8009752:	680b      	ldr	r3, [r1, #0]
 8009754:	460a      	mov	r2, r1
 8009756:	f04f 0500 	mov.w	r5, #0
 800975a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800975e:	f842 3b1c 	str.w	r3, [r2], #28
 8009762:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009766:	4680      	mov	r8, r0
 8009768:	460c      	mov	r4, r1
 800976a:	bf98      	it	ls
 800976c:	f04f 0b00 	movls.w	fp, #0
 8009770:	9201      	str	r2, [sp, #4]
 8009772:	4616      	mov	r6, r2
 8009774:	46aa      	mov	sl, r5
 8009776:	46a9      	mov	r9, r5
 8009778:	9502      	str	r5, [sp, #8]
 800977a:	68a2      	ldr	r2, [r4, #8]
 800977c:	b152      	cbz	r2, 8009794 <_scanf_float+0x64>
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	781b      	ldrb	r3, [r3, #0]
 8009782:	2b4e      	cmp	r3, #78	@ 0x4e
 8009784:	d864      	bhi.n	8009850 <_scanf_float+0x120>
 8009786:	2b40      	cmp	r3, #64	@ 0x40
 8009788:	d83c      	bhi.n	8009804 <_scanf_float+0xd4>
 800978a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800978e:	b2c8      	uxtb	r0, r1
 8009790:	280e      	cmp	r0, #14
 8009792:	d93a      	bls.n	800980a <_scanf_float+0xda>
 8009794:	f1b9 0f00 	cmp.w	r9, #0
 8009798:	d003      	beq.n	80097a2 <_scanf_float+0x72>
 800979a:	6823      	ldr	r3, [r4, #0]
 800979c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80097a0:	6023      	str	r3, [r4, #0]
 80097a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80097a6:	f1ba 0f01 	cmp.w	sl, #1
 80097aa:	f200 8117 	bhi.w	80099dc <_scanf_float+0x2ac>
 80097ae:	9b01      	ldr	r3, [sp, #4]
 80097b0:	429e      	cmp	r6, r3
 80097b2:	f200 8108 	bhi.w	80099c6 <_scanf_float+0x296>
 80097b6:	2001      	movs	r0, #1
 80097b8:	b007      	add	sp, #28
 80097ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097be:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80097c2:	2a0d      	cmp	r2, #13
 80097c4:	d8e6      	bhi.n	8009794 <_scanf_float+0x64>
 80097c6:	a101      	add	r1, pc, #4	@ (adr r1, 80097cc <_scanf_float+0x9c>)
 80097c8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80097cc:	08009913 	.word	0x08009913
 80097d0:	08009795 	.word	0x08009795
 80097d4:	08009795 	.word	0x08009795
 80097d8:	08009795 	.word	0x08009795
 80097dc:	08009973 	.word	0x08009973
 80097e0:	0800994b 	.word	0x0800994b
 80097e4:	08009795 	.word	0x08009795
 80097e8:	08009795 	.word	0x08009795
 80097ec:	08009921 	.word	0x08009921
 80097f0:	08009795 	.word	0x08009795
 80097f4:	08009795 	.word	0x08009795
 80097f8:	08009795 	.word	0x08009795
 80097fc:	08009795 	.word	0x08009795
 8009800:	080098d9 	.word	0x080098d9
 8009804:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8009808:	e7db      	b.n	80097c2 <_scanf_float+0x92>
 800980a:	290e      	cmp	r1, #14
 800980c:	d8c2      	bhi.n	8009794 <_scanf_float+0x64>
 800980e:	a001      	add	r0, pc, #4	@ (adr r0, 8009814 <_scanf_float+0xe4>)
 8009810:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009814:	080098c9 	.word	0x080098c9
 8009818:	08009795 	.word	0x08009795
 800981c:	080098c9 	.word	0x080098c9
 8009820:	0800995f 	.word	0x0800995f
 8009824:	08009795 	.word	0x08009795
 8009828:	08009871 	.word	0x08009871
 800982c:	080098af 	.word	0x080098af
 8009830:	080098af 	.word	0x080098af
 8009834:	080098af 	.word	0x080098af
 8009838:	080098af 	.word	0x080098af
 800983c:	080098af 	.word	0x080098af
 8009840:	080098af 	.word	0x080098af
 8009844:	080098af 	.word	0x080098af
 8009848:	080098af 	.word	0x080098af
 800984c:	080098af 	.word	0x080098af
 8009850:	2b6e      	cmp	r3, #110	@ 0x6e
 8009852:	d809      	bhi.n	8009868 <_scanf_float+0x138>
 8009854:	2b60      	cmp	r3, #96	@ 0x60
 8009856:	d8b2      	bhi.n	80097be <_scanf_float+0x8e>
 8009858:	2b54      	cmp	r3, #84	@ 0x54
 800985a:	d07b      	beq.n	8009954 <_scanf_float+0x224>
 800985c:	2b59      	cmp	r3, #89	@ 0x59
 800985e:	d199      	bne.n	8009794 <_scanf_float+0x64>
 8009860:	2d07      	cmp	r5, #7
 8009862:	d197      	bne.n	8009794 <_scanf_float+0x64>
 8009864:	2508      	movs	r5, #8
 8009866:	e02c      	b.n	80098c2 <_scanf_float+0x192>
 8009868:	2b74      	cmp	r3, #116	@ 0x74
 800986a:	d073      	beq.n	8009954 <_scanf_float+0x224>
 800986c:	2b79      	cmp	r3, #121	@ 0x79
 800986e:	e7f6      	b.n	800985e <_scanf_float+0x12e>
 8009870:	6821      	ldr	r1, [r4, #0]
 8009872:	05c8      	lsls	r0, r1, #23
 8009874:	d51b      	bpl.n	80098ae <_scanf_float+0x17e>
 8009876:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800987a:	6021      	str	r1, [r4, #0]
 800987c:	f109 0901 	add.w	r9, r9, #1
 8009880:	f1bb 0f00 	cmp.w	fp, #0
 8009884:	d003      	beq.n	800988e <_scanf_float+0x15e>
 8009886:	3201      	adds	r2, #1
 8009888:	f10b 3bff 	add.w	fp, fp, #4294967295
 800988c:	60a2      	str	r2, [r4, #8]
 800988e:	68a3      	ldr	r3, [r4, #8]
 8009890:	3b01      	subs	r3, #1
 8009892:	60a3      	str	r3, [r4, #8]
 8009894:	6923      	ldr	r3, [r4, #16]
 8009896:	3301      	adds	r3, #1
 8009898:	6123      	str	r3, [r4, #16]
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	3b01      	subs	r3, #1
 800989e:	2b00      	cmp	r3, #0
 80098a0:	607b      	str	r3, [r7, #4]
 80098a2:	f340 8087 	ble.w	80099b4 <_scanf_float+0x284>
 80098a6:	683b      	ldr	r3, [r7, #0]
 80098a8:	3301      	adds	r3, #1
 80098aa:	603b      	str	r3, [r7, #0]
 80098ac:	e765      	b.n	800977a <_scanf_float+0x4a>
 80098ae:	eb1a 0105 	adds.w	r1, sl, r5
 80098b2:	f47f af6f 	bne.w	8009794 <_scanf_float+0x64>
 80098b6:	6822      	ldr	r2, [r4, #0]
 80098b8:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80098bc:	6022      	str	r2, [r4, #0]
 80098be:	460d      	mov	r5, r1
 80098c0:	468a      	mov	sl, r1
 80098c2:	f806 3b01 	strb.w	r3, [r6], #1
 80098c6:	e7e2      	b.n	800988e <_scanf_float+0x15e>
 80098c8:	6822      	ldr	r2, [r4, #0]
 80098ca:	0610      	lsls	r0, r2, #24
 80098cc:	f57f af62 	bpl.w	8009794 <_scanf_float+0x64>
 80098d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80098d4:	6022      	str	r2, [r4, #0]
 80098d6:	e7f4      	b.n	80098c2 <_scanf_float+0x192>
 80098d8:	f1ba 0f00 	cmp.w	sl, #0
 80098dc:	d10e      	bne.n	80098fc <_scanf_float+0x1cc>
 80098de:	f1b9 0f00 	cmp.w	r9, #0
 80098e2:	d10e      	bne.n	8009902 <_scanf_float+0x1d2>
 80098e4:	6822      	ldr	r2, [r4, #0]
 80098e6:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80098ea:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80098ee:	d108      	bne.n	8009902 <_scanf_float+0x1d2>
 80098f0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80098f4:	6022      	str	r2, [r4, #0]
 80098f6:	f04f 0a01 	mov.w	sl, #1
 80098fa:	e7e2      	b.n	80098c2 <_scanf_float+0x192>
 80098fc:	f1ba 0f02 	cmp.w	sl, #2
 8009900:	d055      	beq.n	80099ae <_scanf_float+0x27e>
 8009902:	2d01      	cmp	r5, #1
 8009904:	d002      	beq.n	800990c <_scanf_float+0x1dc>
 8009906:	2d04      	cmp	r5, #4
 8009908:	f47f af44 	bne.w	8009794 <_scanf_float+0x64>
 800990c:	3501      	adds	r5, #1
 800990e:	b2ed      	uxtb	r5, r5
 8009910:	e7d7      	b.n	80098c2 <_scanf_float+0x192>
 8009912:	f1ba 0f01 	cmp.w	sl, #1
 8009916:	f47f af3d 	bne.w	8009794 <_scanf_float+0x64>
 800991a:	f04f 0a02 	mov.w	sl, #2
 800991e:	e7d0      	b.n	80098c2 <_scanf_float+0x192>
 8009920:	b97d      	cbnz	r5, 8009942 <_scanf_float+0x212>
 8009922:	f1b9 0f00 	cmp.w	r9, #0
 8009926:	f47f af38 	bne.w	800979a <_scanf_float+0x6a>
 800992a:	6822      	ldr	r2, [r4, #0]
 800992c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009930:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009934:	f040 8108 	bne.w	8009b48 <_scanf_float+0x418>
 8009938:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800993c:	6022      	str	r2, [r4, #0]
 800993e:	2501      	movs	r5, #1
 8009940:	e7bf      	b.n	80098c2 <_scanf_float+0x192>
 8009942:	2d03      	cmp	r5, #3
 8009944:	d0e2      	beq.n	800990c <_scanf_float+0x1dc>
 8009946:	2d05      	cmp	r5, #5
 8009948:	e7de      	b.n	8009908 <_scanf_float+0x1d8>
 800994a:	2d02      	cmp	r5, #2
 800994c:	f47f af22 	bne.w	8009794 <_scanf_float+0x64>
 8009950:	2503      	movs	r5, #3
 8009952:	e7b6      	b.n	80098c2 <_scanf_float+0x192>
 8009954:	2d06      	cmp	r5, #6
 8009956:	f47f af1d 	bne.w	8009794 <_scanf_float+0x64>
 800995a:	2507      	movs	r5, #7
 800995c:	e7b1      	b.n	80098c2 <_scanf_float+0x192>
 800995e:	6822      	ldr	r2, [r4, #0]
 8009960:	0591      	lsls	r1, r2, #22
 8009962:	f57f af17 	bpl.w	8009794 <_scanf_float+0x64>
 8009966:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800996a:	6022      	str	r2, [r4, #0]
 800996c:	f8cd 9008 	str.w	r9, [sp, #8]
 8009970:	e7a7      	b.n	80098c2 <_scanf_float+0x192>
 8009972:	6822      	ldr	r2, [r4, #0]
 8009974:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8009978:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800997c:	d006      	beq.n	800998c <_scanf_float+0x25c>
 800997e:	0550      	lsls	r0, r2, #21
 8009980:	f57f af08 	bpl.w	8009794 <_scanf_float+0x64>
 8009984:	f1b9 0f00 	cmp.w	r9, #0
 8009988:	f000 80de 	beq.w	8009b48 <_scanf_float+0x418>
 800998c:	0591      	lsls	r1, r2, #22
 800998e:	bf58      	it	pl
 8009990:	9902      	ldrpl	r1, [sp, #8]
 8009992:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009996:	bf58      	it	pl
 8009998:	eba9 0101 	subpl.w	r1, r9, r1
 800999c:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80099a0:	bf58      	it	pl
 80099a2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80099a6:	6022      	str	r2, [r4, #0]
 80099a8:	f04f 0900 	mov.w	r9, #0
 80099ac:	e789      	b.n	80098c2 <_scanf_float+0x192>
 80099ae:	f04f 0a03 	mov.w	sl, #3
 80099b2:	e786      	b.n	80098c2 <_scanf_float+0x192>
 80099b4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80099b8:	4639      	mov	r1, r7
 80099ba:	4640      	mov	r0, r8
 80099bc:	4798      	blx	r3
 80099be:	2800      	cmp	r0, #0
 80099c0:	f43f aedb 	beq.w	800977a <_scanf_float+0x4a>
 80099c4:	e6e6      	b.n	8009794 <_scanf_float+0x64>
 80099c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80099ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80099ce:	463a      	mov	r2, r7
 80099d0:	4640      	mov	r0, r8
 80099d2:	4798      	blx	r3
 80099d4:	6923      	ldr	r3, [r4, #16]
 80099d6:	3b01      	subs	r3, #1
 80099d8:	6123      	str	r3, [r4, #16]
 80099da:	e6e8      	b.n	80097ae <_scanf_float+0x7e>
 80099dc:	1e6b      	subs	r3, r5, #1
 80099de:	2b06      	cmp	r3, #6
 80099e0:	d824      	bhi.n	8009a2c <_scanf_float+0x2fc>
 80099e2:	2d02      	cmp	r5, #2
 80099e4:	d836      	bhi.n	8009a54 <_scanf_float+0x324>
 80099e6:	9b01      	ldr	r3, [sp, #4]
 80099e8:	429e      	cmp	r6, r3
 80099ea:	f67f aee4 	bls.w	80097b6 <_scanf_float+0x86>
 80099ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80099f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80099f6:	463a      	mov	r2, r7
 80099f8:	4640      	mov	r0, r8
 80099fa:	4798      	blx	r3
 80099fc:	6923      	ldr	r3, [r4, #16]
 80099fe:	3b01      	subs	r3, #1
 8009a00:	6123      	str	r3, [r4, #16]
 8009a02:	e7f0      	b.n	80099e6 <_scanf_float+0x2b6>
 8009a04:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009a08:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009a0c:	463a      	mov	r2, r7
 8009a0e:	4640      	mov	r0, r8
 8009a10:	4798      	blx	r3
 8009a12:	6923      	ldr	r3, [r4, #16]
 8009a14:	3b01      	subs	r3, #1
 8009a16:	6123      	str	r3, [r4, #16]
 8009a18:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009a1c:	fa5f fa8a 	uxtb.w	sl, sl
 8009a20:	f1ba 0f02 	cmp.w	sl, #2
 8009a24:	d1ee      	bne.n	8009a04 <_scanf_float+0x2d4>
 8009a26:	3d03      	subs	r5, #3
 8009a28:	b2ed      	uxtb	r5, r5
 8009a2a:	1b76      	subs	r6, r6, r5
 8009a2c:	6823      	ldr	r3, [r4, #0]
 8009a2e:	05da      	lsls	r2, r3, #23
 8009a30:	d530      	bpl.n	8009a94 <_scanf_float+0x364>
 8009a32:	055b      	lsls	r3, r3, #21
 8009a34:	d511      	bpl.n	8009a5a <_scanf_float+0x32a>
 8009a36:	9b01      	ldr	r3, [sp, #4]
 8009a38:	429e      	cmp	r6, r3
 8009a3a:	f67f aebc 	bls.w	80097b6 <_scanf_float+0x86>
 8009a3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009a42:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009a46:	463a      	mov	r2, r7
 8009a48:	4640      	mov	r0, r8
 8009a4a:	4798      	blx	r3
 8009a4c:	6923      	ldr	r3, [r4, #16]
 8009a4e:	3b01      	subs	r3, #1
 8009a50:	6123      	str	r3, [r4, #16]
 8009a52:	e7f0      	b.n	8009a36 <_scanf_float+0x306>
 8009a54:	46aa      	mov	sl, r5
 8009a56:	46b3      	mov	fp, r6
 8009a58:	e7de      	b.n	8009a18 <_scanf_float+0x2e8>
 8009a5a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009a5e:	6923      	ldr	r3, [r4, #16]
 8009a60:	2965      	cmp	r1, #101	@ 0x65
 8009a62:	f103 33ff 	add.w	r3, r3, #4294967295
 8009a66:	f106 35ff 	add.w	r5, r6, #4294967295
 8009a6a:	6123      	str	r3, [r4, #16]
 8009a6c:	d00c      	beq.n	8009a88 <_scanf_float+0x358>
 8009a6e:	2945      	cmp	r1, #69	@ 0x45
 8009a70:	d00a      	beq.n	8009a88 <_scanf_float+0x358>
 8009a72:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009a76:	463a      	mov	r2, r7
 8009a78:	4640      	mov	r0, r8
 8009a7a:	4798      	blx	r3
 8009a7c:	6923      	ldr	r3, [r4, #16]
 8009a7e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009a82:	3b01      	subs	r3, #1
 8009a84:	1eb5      	subs	r5, r6, #2
 8009a86:	6123      	str	r3, [r4, #16]
 8009a88:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009a8c:	463a      	mov	r2, r7
 8009a8e:	4640      	mov	r0, r8
 8009a90:	4798      	blx	r3
 8009a92:	462e      	mov	r6, r5
 8009a94:	6822      	ldr	r2, [r4, #0]
 8009a96:	f012 0210 	ands.w	r2, r2, #16
 8009a9a:	d001      	beq.n	8009aa0 <_scanf_float+0x370>
 8009a9c:	2000      	movs	r0, #0
 8009a9e:	e68b      	b.n	80097b8 <_scanf_float+0x88>
 8009aa0:	7032      	strb	r2, [r6, #0]
 8009aa2:	6823      	ldr	r3, [r4, #0]
 8009aa4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009aa8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009aac:	d11c      	bne.n	8009ae8 <_scanf_float+0x3b8>
 8009aae:	9b02      	ldr	r3, [sp, #8]
 8009ab0:	454b      	cmp	r3, r9
 8009ab2:	eba3 0209 	sub.w	r2, r3, r9
 8009ab6:	d123      	bne.n	8009b00 <_scanf_float+0x3d0>
 8009ab8:	9901      	ldr	r1, [sp, #4]
 8009aba:	2200      	movs	r2, #0
 8009abc:	4640      	mov	r0, r8
 8009abe:	f7ff f947 	bl	8008d50 <_strtod_r>
 8009ac2:	9b03      	ldr	r3, [sp, #12]
 8009ac4:	6821      	ldr	r1, [r4, #0]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f011 0f02 	tst.w	r1, #2
 8009acc:	ec57 6b10 	vmov	r6, r7, d0
 8009ad0:	f103 0204 	add.w	r2, r3, #4
 8009ad4:	d01f      	beq.n	8009b16 <_scanf_float+0x3e6>
 8009ad6:	9903      	ldr	r1, [sp, #12]
 8009ad8:	600a      	str	r2, [r1, #0]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	e9c3 6700 	strd	r6, r7, [r3]
 8009ae0:	68e3      	ldr	r3, [r4, #12]
 8009ae2:	3301      	adds	r3, #1
 8009ae4:	60e3      	str	r3, [r4, #12]
 8009ae6:	e7d9      	b.n	8009a9c <_scanf_float+0x36c>
 8009ae8:	9b04      	ldr	r3, [sp, #16]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d0e4      	beq.n	8009ab8 <_scanf_float+0x388>
 8009aee:	9905      	ldr	r1, [sp, #20]
 8009af0:	230a      	movs	r3, #10
 8009af2:	3101      	adds	r1, #1
 8009af4:	4640      	mov	r0, r8
 8009af6:	f7ff f9b7 	bl	8008e68 <_strtol_r>
 8009afa:	9b04      	ldr	r3, [sp, #16]
 8009afc:	9e05      	ldr	r6, [sp, #20]
 8009afe:	1ac2      	subs	r2, r0, r3
 8009b00:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8009b04:	429e      	cmp	r6, r3
 8009b06:	bf28      	it	cs
 8009b08:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8009b0c:	4910      	ldr	r1, [pc, #64]	@ (8009b50 <_scanf_float+0x420>)
 8009b0e:	4630      	mov	r0, r6
 8009b10:	f000 f990 	bl	8009e34 <siprintf>
 8009b14:	e7d0      	b.n	8009ab8 <_scanf_float+0x388>
 8009b16:	f011 0f04 	tst.w	r1, #4
 8009b1a:	9903      	ldr	r1, [sp, #12]
 8009b1c:	600a      	str	r2, [r1, #0]
 8009b1e:	d1dc      	bne.n	8009ada <_scanf_float+0x3aa>
 8009b20:	681d      	ldr	r5, [r3, #0]
 8009b22:	4632      	mov	r2, r6
 8009b24:	463b      	mov	r3, r7
 8009b26:	4630      	mov	r0, r6
 8009b28:	4639      	mov	r1, r7
 8009b2a:	f7f7 f80f 	bl	8000b4c <__aeabi_dcmpun>
 8009b2e:	b128      	cbz	r0, 8009b3c <_scanf_float+0x40c>
 8009b30:	4808      	ldr	r0, [pc, #32]	@ (8009b54 <_scanf_float+0x424>)
 8009b32:	f001 f90d 	bl	800ad50 <nanf>
 8009b36:	ed85 0a00 	vstr	s0, [r5]
 8009b3a:	e7d1      	b.n	8009ae0 <_scanf_float+0x3b0>
 8009b3c:	4630      	mov	r0, r6
 8009b3e:	4639      	mov	r1, r7
 8009b40:	f7f7 f862 	bl	8000c08 <__aeabi_d2f>
 8009b44:	6028      	str	r0, [r5, #0]
 8009b46:	e7cb      	b.n	8009ae0 <_scanf_float+0x3b0>
 8009b48:	f04f 0900 	mov.w	r9, #0
 8009b4c:	e629      	b.n	80097a2 <_scanf_float+0x72>
 8009b4e:	bf00      	nop
 8009b50:	0800ee83 	.word	0x0800ee83
 8009b54:	0800e738 	.word	0x0800e738

08009b58 <std>:
 8009b58:	2300      	movs	r3, #0
 8009b5a:	b510      	push	{r4, lr}
 8009b5c:	4604      	mov	r4, r0
 8009b5e:	e9c0 3300 	strd	r3, r3, [r0]
 8009b62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009b66:	6083      	str	r3, [r0, #8]
 8009b68:	8181      	strh	r1, [r0, #12]
 8009b6a:	6643      	str	r3, [r0, #100]	@ 0x64
 8009b6c:	81c2      	strh	r2, [r0, #14]
 8009b6e:	6183      	str	r3, [r0, #24]
 8009b70:	4619      	mov	r1, r3
 8009b72:	2208      	movs	r2, #8
 8009b74:	305c      	adds	r0, #92	@ 0x5c
 8009b76:	f000 fa81 	bl	800a07c <memset>
 8009b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8009bb0 <std+0x58>)
 8009b7c:	6263      	str	r3, [r4, #36]	@ 0x24
 8009b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8009bb4 <std+0x5c>)
 8009b80:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009b82:	4b0d      	ldr	r3, [pc, #52]	@ (8009bb8 <std+0x60>)
 8009b84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009b86:	4b0d      	ldr	r3, [pc, #52]	@ (8009bbc <std+0x64>)
 8009b88:	6323      	str	r3, [r4, #48]	@ 0x30
 8009b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8009bc0 <std+0x68>)
 8009b8c:	6224      	str	r4, [r4, #32]
 8009b8e:	429c      	cmp	r4, r3
 8009b90:	d006      	beq.n	8009ba0 <std+0x48>
 8009b92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009b96:	4294      	cmp	r4, r2
 8009b98:	d002      	beq.n	8009ba0 <std+0x48>
 8009b9a:	33d0      	adds	r3, #208	@ 0xd0
 8009b9c:	429c      	cmp	r4, r3
 8009b9e:	d105      	bne.n	8009bac <std+0x54>
 8009ba0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009ba4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ba8:	f7f9 b9bd 	b.w	8002f26 <__retarget_lock_init_recursive>
 8009bac:	bd10      	pop	{r4, pc}
 8009bae:	bf00      	nop
 8009bb0:	08009ec9 	.word	0x08009ec9
 8009bb4:	08009eef 	.word	0x08009eef
 8009bb8:	08009f27 	.word	0x08009f27
 8009bbc:	08009f4b 	.word	0x08009f4b
 8009bc0:	200093d8 	.word	0x200093d8

08009bc4 <stdio_exit_handler>:
 8009bc4:	4a02      	ldr	r2, [pc, #8]	@ (8009bd0 <stdio_exit_handler+0xc>)
 8009bc6:	4903      	ldr	r1, [pc, #12]	@ (8009bd4 <stdio_exit_handler+0x10>)
 8009bc8:	4803      	ldr	r0, [pc, #12]	@ (8009bd8 <stdio_exit_handler+0x14>)
 8009bca:	f000 b869 	b.w	8009ca0 <_fwalk_sglue>
 8009bce:	bf00      	nop
 8009bd0:	20000020 	.word	0x20000020
 8009bd4:	0800d89d 	.word	0x0800d89d
 8009bd8:	200001a4 	.word	0x200001a4

08009bdc <cleanup_stdio>:
 8009bdc:	6841      	ldr	r1, [r0, #4]
 8009bde:	4b0c      	ldr	r3, [pc, #48]	@ (8009c10 <cleanup_stdio+0x34>)
 8009be0:	4299      	cmp	r1, r3
 8009be2:	b510      	push	{r4, lr}
 8009be4:	4604      	mov	r4, r0
 8009be6:	d001      	beq.n	8009bec <cleanup_stdio+0x10>
 8009be8:	f003 fe58 	bl	800d89c <_fflush_r>
 8009bec:	68a1      	ldr	r1, [r4, #8]
 8009bee:	4b09      	ldr	r3, [pc, #36]	@ (8009c14 <cleanup_stdio+0x38>)
 8009bf0:	4299      	cmp	r1, r3
 8009bf2:	d002      	beq.n	8009bfa <cleanup_stdio+0x1e>
 8009bf4:	4620      	mov	r0, r4
 8009bf6:	f003 fe51 	bl	800d89c <_fflush_r>
 8009bfa:	68e1      	ldr	r1, [r4, #12]
 8009bfc:	4b06      	ldr	r3, [pc, #24]	@ (8009c18 <cleanup_stdio+0x3c>)
 8009bfe:	4299      	cmp	r1, r3
 8009c00:	d004      	beq.n	8009c0c <cleanup_stdio+0x30>
 8009c02:	4620      	mov	r0, r4
 8009c04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c08:	f003 be48 	b.w	800d89c <_fflush_r>
 8009c0c:	bd10      	pop	{r4, pc}
 8009c0e:	bf00      	nop
 8009c10:	200093d8 	.word	0x200093d8
 8009c14:	20009440 	.word	0x20009440
 8009c18:	200094a8 	.word	0x200094a8

08009c1c <global_stdio_init.part.0>:
 8009c1c:	b510      	push	{r4, lr}
 8009c1e:	4b0b      	ldr	r3, [pc, #44]	@ (8009c4c <global_stdio_init.part.0+0x30>)
 8009c20:	4c0b      	ldr	r4, [pc, #44]	@ (8009c50 <global_stdio_init.part.0+0x34>)
 8009c22:	4a0c      	ldr	r2, [pc, #48]	@ (8009c54 <global_stdio_init.part.0+0x38>)
 8009c24:	601a      	str	r2, [r3, #0]
 8009c26:	4620      	mov	r0, r4
 8009c28:	2200      	movs	r2, #0
 8009c2a:	2104      	movs	r1, #4
 8009c2c:	f7ff ff94 	bl	8009b58 <std>
 8009c30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009c34:	2201      	movs	r2, #1
 8009c36:	2109      	movs	r1, #9
 8009c38:	f7ff ff8e 	bl	8009b58 <std>
 8009c3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009c40:	2202      	movs	r2, #2
 8009c42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c46:	2112      	movs	r1, #18
 8009c48:	f7ff bf86 	b.w	8009b58 <std>
 8009c4c:	20009510 	.word	0x20009510
 8009c50:	200093d8 	.word	0x200093d8
 8009c54:	08009bc5 	.word	0x08009bc5

08009c58 <__sfp_lock_acquire>:
 8009c58:	4801      	ldr	r0, [pc, #4]	@ (8009c60 <__sfp_lock_acquire+0x8>)
 8009c5a:	f7f9 b980 	b.w	8002f5e <__retarget_lock_acquire_recursive>
 8009c5e:	bf00      	nop
 8009c60:	20003588 	.word	0x20003588

08009c64 <__sfp_lock_release>:
 8009c64:	4801      	ldr	r0, [pc, #4]	@ (8009c6c <__sfp_lock_release+0x8>)
 8009c66:	f7f9 b986 	b.w	8002f76 <__retarget_lock_release_recursive>
 8009c6a:	bf00      	nop
 8009c6c:	20003588 	.word	0x20003588

08009c70 <__sinit>:
 8009c70:	b510      	push	{r4, lr}
 8009c72:	4604      	mov	r4, r0
 8009c74:	f7ff fff0 	bl	8009c58 <__sfp_lock_acquire>
 8009c78:	6a23      	ldr	r3, [r4, #32]
 8009c7a:	b11b      	cbz	r3, 8009c84 <__sinit+0x14>
 8009c7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c80:	f7ff bff0 	b.w	8009c64 <__sfp_lock_release>
 8009c84:	4b04      	ldr	r3, [pc, #16]	@ (8009c98 <__sinit+0x28>)
 8009c86:	6223      	str	r3, [r4, #32]
 8009c88:	4b04      	ldr	r3, [pc, #16]	@ (8009c9c <__sinit+0x2c>)
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d1f5      	bne.n	8009c7c <__sinit+0xc>
 8009c90:	f7ff ffc4 	bl	8009c1c <global_stdio_init.part.0>
 8009c94:	e7f2      	b.n	8009c7c <__sinit+0xc>
 8009c96:	bf00      	nop
 8009c98:	08009bdd 	.word	0x08009bdd
 8009c9c:	20009510 	.word	0x20009510

08009ca0 <_fwalk_sglue>:
 8009ca0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ca4:	4607      	mov	r7, r0
 8009ca6:	4688      	mov	r8, r1
 8009ca8:	4614      	mov	r4, r2
 8009caa:	2600      	movs	r6, #0
 8009cac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009cb0:	f1b9 0901 	subs.w	r9, r9, #1
 8009cb4:	d505      	bpl.n	8009cc2 <_fwalk_sglue+0x22>
 8009cb6:	6824      	ldr	r4, [r4, #0]
 8009cb8:	2c00      	cmp	r4, #0
 8009cba:	d1f7      	bne.n	8009cac <_fwalk_sglue+0xc>
 8009cbc:	4630      	mov	r0, r6
 8009cbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cc2:	89ab      	ldrh	r3, [r5, #12]
 8009cc4:	2b01      	cmp	r3, #1
 8009cc6:	d907      	bls.n	8009cd8 <_fwalk_sglue+0x38>
 8009cc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009ccc:	3301      	adds	r3, #1
 8009cce:	d003      	beq.n	8009cd8 <_fwalk_sglue+0x38>
 8009cd0:	4629      	mov	r1, r5
 8009cd2:	4638      	mov	r0, r7
 8009cd4:	47c0      	blx	r8
 8009cd6:	4306      	orrs	r6, r0
 8009cd8:	3568      	adds	r5, #104	@ 0x68
 8009cda:	e7e9      	b.n	8009cb0 <_fwalk_sglue+0x10>

08009cdc <iprintf>:
 8009cdc:	b40f      	push	{r0, r1, r2, r3}
 8009cde:	b507      	push	{r0, r1, r2, lr}
 8009ce0:	4906      	ldr	r1, [pc, #24]	@ (8009cfc <iprintf+0x20>)
 8009ce2:	ab04      	add	r3, sp, #16
 8009ce4:	6808      	ldr	r0, [r1, #0]
 8009ce6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cea:	6881      	ldr	r1, [r0, #8]
 8009cec:	9301      	str	r3, [sp, #4]
 8009cee:	f003 faeb 	bl	800d2c8 <_vfiprintf_r>
 8009cf2:	b003      	add	sp, #12
 8009cf4:	f85d eb04 	ldr.w	lr, [sp], #4
 8009cf8:	b004      	add	sp, #16
 8009cfa:	4770      	bx	lr
 8009cfc:	200001a0 	.word	0x200001a0

08009d00 <putchar>:
 8009d00:	4b02      	ldr	r3, [pc, #8]	@ (8009d0c <putchar+0xc>)
 8009d02:	4601      	mov	r1, r0
 8009d04:	6818      	ldr	r0, [r3, #0]
 8009d06:	6882      	ldr	r2, [r0, #8]
 8009d08:	f003 be52 	b.w	800d9b0 <_putc_r>
 8009d0c:	200001a0 	.word	0x200001a0

08009d10 <_puts_r>:
 8009d10:	6a03      	ldr	r3, [r0, #32]
 8009d12:	b570      	push	{r4, r5, r6, lr}
 8009d14:	6884      	ldr	r4, [r0, #8]
 8009d16:	4605      	mov	r5, r0
 8009d18:	460e      	mov	r6, r1
 8009d1a:	b90b      	cbnz	r3, 8009d20 <_puts_r+0x10>
 8009d1c:	f7ff ffa8 	bl	8009c70 <__sinit>
 8009d20:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009d22:	07db      	lsls	r3, r3, #31
 8009d24:	d405      	bmi.n	8009d32 <_puts_r+0x22>
 8009d26:	89a3      	ldrh	r3, [r4, #12]
 8009d28:	0598      	lsls	r0, r3, #22
 8009d2a:	d402      	bmi.n	8009d32 <_puts_r+0x22>
 8009d2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d2e:	f7f9 f916 	bl	8002f5e <__retarget_lock_acquire_recursive>
 8009d32:	89a3      	ldrh	r3, [r4, #12]
 8009d34:	0719      	lsls	r1, r3, #28
 8009d36:	d502      	bpl.n	8009d3e <_puts_r+0x2e>
 8009d38:	6923      	ldr	r3, [r4, #16]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d135      	bne.n	8009daa <_puts_r+0x9a>
 8009d3e:	4621      	mov	r1, r4
 8009d40:	4628      	mov	r0, r5
 8009d42:	f000 f945 	bl	8009fd0 <__swsetup_r>
 8009d46:	b380      	cbz	r0, 8009daa <_puts_r+0x9a>
 8009d48:	f04f 35ff 	mov.w	r5, #4294967295
 8009d4c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009d4e:	07da      	lsls	r2, r3, #31
 8009d50:	d405      	bmi.n	8009d5e <_puts_r+0x4e>
 8009d52:	89a3      	ldrh	r3, [r4, #12]
 8009d54:	059b      	lsls	r3, r3, #22
 8009d56:	d402      	bmi.n	8009d5e <_puts_r+0x4e>
 8009d58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d5a:	f7f9 f90c 	bl	8002f76 <__retarget_lock_release_recursive>
 8009d5e:	4628      	mov	r0, r5
 8009d60:	bd70      	pop	{r4, r5, r6, pc}
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	da04      	bge.n	8009d70 <_puts_r+0x60>
 8009d66:	69a2      	ldr	r2, [r4, #24]
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	dc17      	bgt.n	8009d9c <_puts_r+0x8c>
 8009d6c:	290a      	cmp	r1, #10
 8009d6e:	d015      	beq.n	8009d9c <_puts_r+0x8c>
 8009d70:	6823      	ldr	r3, [r4, #0]
 8009d72:	1c5a      	adds	r2, r3, #1
 8009d74:	6022      	str	r2, [r4, #0]
 8009d76:	7019      	strb	r1, [r3, #0]
 8009d78:	68a3      	ldr	r3, [r4, #8]
 8009d7a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009d7e:	3b01      	subs	r3, #1
 8009d80:	60a3      	str	r3, [r4, #8]
 8009d82:	2900      	cmp	r1, #0
 8009d84:	d1ed      	bne.n	8009d62 <_puts_r+0x52>
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	da11      	bge.n	8009dae <_puts_r+0x9e>
 8009d8a:	4622      	mov	r2, r4
 8009d8c:	210a      	movs	r1, #10
 8009d8e:	4628      	mov	r0, r5
 8009d90:	f000 f8df 	bl	8009f52 <__swbuf_r>
 8009d94:	3001      	adds	r0, #1
 8009d96:	d0d7      	beq.n	8009d48 <_puts_r+0x38>
 8009d98:	250a      	movs	r5, #10
 8009d9a:	e7d7      	b.n	8009d4c <_puts_r+0x3c>
 8009d9c:	4622      	mov	r2, r4
 8009d9e:	4628      	mov	r0, r5
 8009da0:	f000 f8d7 	bl	8009f52 <__swbuf_r>
 8009da4:	3001      	adds	r0, #1
 8009da6:	d1e7      	bne.n	8009d78 <_puts_r+0x68>
 8009da8:	e7ce      	b.n	8009d48 <_puts_r+0x38>
 8009daa:	3e01      	subs	r6, #1
 8009dac:	e7e4      	b.n	8009d78 <_puts_r+0x68>
 8009dae:	6823      	ldr	r3, [r4, #0]
 8009db0:	1c5a      	adds	r2, r3, #1
 8009db2:	6022      	str	r2, [r4, #0]
 8009db4:	220a      	movs	r2, #10
 8009db6:	701a      	strb	r2, [r3, #0]
 8009db8:	e7ee      	b.n	8009d98 <_puts_r+0x88>
	...

08009dbc <puts>:
 8009dbc:	4b02      	ldr	r3, [pc, #8]	@ (8009dc8 <puts+0xc>)
 8009dbe:	4601      	mov	r1, r0
 8009dc0:	6818      	ldr	r0, [r3, #0]
 8009dc2:	f7ff bfa5 	b.w	8009d10 <_puts_r>
 8009dc6:	bf00      	nop
 8009dc8:	200001a0 	.word	0x200001a0

08009dcc <sniprintf>:
 8009dcc:	b40c      	push	{r2, r3}
 8009dce:	b530      	push	{r4, r5, lr}
 8009dd0:	4b17      	ldr	r3, [pc, #92]	@ (8009e30 <sniprintf+0x64>)
 8009dd2:	1e0c      	subs	r4, r1, #0
 8009dd4:	681d      	ldr	r5, [r3, #0]
 8009dd6:	b09d      	sub	sp, #116	@ 0x74
 8009dd8:	da08      	bge.n	8009dec <sniprintf+0x20>
 8009dda:	238b      	movs	r3, #139	@ 0x8b
 8009ddc:	602b      	str	r3, [r5, #0]
 8009dde:	f04f 30ff 	mov.w	r0, #4294967295
 8009de2:	b01d      	add	sp, #116	@ 0x74
 8009de4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009de8:	b002      	add	sp, #8
 8009dea:	4770      	bx	lr
 8009dec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009df0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009df4:	bf14      	ite	ne
 8009df6:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009dfa:	4623      	moveq	r3, r4
 8009dfc:	9304      	str	r3, [sp, #16]
 8009dfe:	9307      	str	r3, [sp, #28]
 8009e00:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009e04:	9002      	str	r0, [sp, #8]
 8009e06:	9006      	str	r0, [sp, #24]
 8009e08:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009e0c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009e0e:	ab21      	add	r3, sp, #132	@ 0x84
 8009e10:	a902      	add	r1, sp, #8
 8009e12:	4628      	mov	r0, r5
 8009e14:	9301      	str	r3, [sp, #4]
 8009e16:	f002 ff65 	bl	800cce4 <_svfiprintf_r>
 8009e1a:	1c43      	adds	r3, r0, #1
 8009e1c:	bfbc      	itt	lt
 8009e1e:	238b      	movlt	r3, #139	@ 0x8b
 8009e20:	602b      	strlt	r3, [r5, #0]
 8009e22:	2c00      	cmp	r4, #0
 8009e24:	d0dd      	beq.n	8009de2 <sniprintf+0x16>
 8009e26:	9b02      	ldr	r3, [sp, #8]
 8009e28:	2200      	movs	r2, #0
 8009e2a:	701a      	strb	r2, [r3, #0]
 8009e2c:	e7d9      	b.n	8009de2 <sniprintf+0x16>
 8009e2e:	bf00      	nop
 8009e30:	200001a0 	.word	0x200001a0

08009e34 <siprintf>:
 8009e34:	b40e      	push	{r1, r2, r3}
 8009e36:	b500      	push	{lr}
 8009e38:	b09c      	sub	sp, #112	@ 0x70
 8009e3a:	ab1d      	add	r3, sp, #116	@ 0x74
 8009e3c:	9002      	str	r0, [sp, #8]
 8009e3e:	9006      	str	r0, [sp, #24]
 8009e40:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009e44:	4809      	ldr	r0, [pc, #36]	@ (8009e6c <siprintf+0x38>)
 8009e46:	9107      	str	r1, [sp, #28]
 8009e48:	9104      	str	r1, [sp, #16]
 8009e4a:	4909      	ldr	r1, [pc, #36]	@ (8009e70 <siprintf+0x3c>)
 8009e4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e50:	9105      	str	r1, [sp, #20]
 8009e52:	6800      	ldr	r0, [r0, #0]
 8009e54:	9301      	str	r3, [sp, #4]
 8009e56:	a902      	add	r1, sp, #8
 8009e58:	f002 ff44 	bl	800cce4 <_svfiprintf_r>
 8009e5c:	9b02      	ldr	r3, [sp, #8]
 8009e5e:	2200      	movs	r2, #0
 8009e60:	701a      	strb	r2, [r3, #0]
 8009e62:	b01c      	add	sp, #112	@ 0x70
 8009e64:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e68:	b003      	add	sp, #12
 8009e6a:	4770      	bx	lr
 8009e6c:	200001a0 	.word	0x200001a0
 8009e70:	ffff0208 	.word	0xffff0208

08009e74 <siscanf>:
 8009e74:	b40e      	push	{r1, r2, r3}
 8009e76:	b530      	push	{r4, r5, lr}
 8009e78:	b09c      	sub	sp, #112	@ 0x70
 8009e7a:	ac1f      	add	r4, sp, #124	@ 0x7c
 8009e7c:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8009e80:	f854 5b04 	ldr.w	r5, [r4], #4
 8009e84:	f8ad 2014 	strh.w	r2, [sp, #20]
 8009e88:	9002      	str	r0, [sp, #8]
 8009e8a:	9006      	str	r0, [sp, #24]
 8009e8c:	f7f6 fa00 	bl	8000290 <strlen>
 8009e90:	4b0b      	ldr	r3, [pc, #44]	@ (8009ec0 <siscanf+0x4c>)
 8009e92:	9003      	str	r0, [sp, #12]
 8009e94:	9007      	str	r0, [sp, #28]
 8009e96:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009e98:	480a      	ldr	r0, [pc, #40]	@ (8009ec4 <siscanf+0x50>)
 8009e9a:	9401      	str	r4, [sp, #4]
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009ea0:	9314      	str	r3, [sp, #80]	@ 0x50
 8009ea2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009ea6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009eaa:	462a      	mov	r2, r5
 8009eac:	4623      	mov	r3, r4
 8009eae:	a902      	add	r1, sp, #8
 8009eb0:	6800      	ldr	r0, [r0, #0]
 8009eb2:	f003 f86b 	bl	800cf8c <__ssvfiscanf_r>
 8009eb6:	b01c      	add	sp, #112	@ 0x70
 8009eb8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009ebc:	b003      	add	sp, #12
 8009ebe:	4770      	bx	lr
 8009ec0:	08009eeb 	.word	0x08009eeb
 8009ec4:	200001a0 	.word	0x200001a0

08009ec8 <__sread>:
 8009ec8:	b510      	push	{r4, lr}
 8009eca:	460c      	mov	r4, r1
 8009ecc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ed0:	f000 fec2 	bl	800ac58 <_read_r>
 8009ed4:	2800      	cmp	r0, #0
 8009ed6:	bfab      	itete	ge
 8009ed8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009eda:	89a3      	ldrhlt	r3, [r4, #12]
 8009edc:	181b      	addge	r3, r3, r0
 8009ede:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009ee2:	bfac      	ite	ge
 8009ee4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009ee6:	81a3      	strhlt	r3, [r4, #12]
 8009ee8:	bd10      	pop	{r4, pc}

08009eea <__seofread>:
 8009eea:	2000      	movs	r0, #0
 8009eec:	4770      	bx	lr

08009eee <__swrite>:
 8009eee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ef2:	461f      	mov	r7, r3
 8009ef4:	898b      	ldrh	r3, [r1, #12]
 8009ef6:	05db      	lsls	r3, r3, #23
 8009ef8:	4605      	mov	r5, r0
 8009efa:	460c      	mov	r4, r1
 8009efc:	4616      	mov	r6, r2
 8009efe:	d505      	bpl.n	8009f0c <__swrite+0x1e>
 8009f00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f04:	2302      	movs	r3, #2
 8009f06:	2200      	movs	r2, #0
 8009f08:	f000 fe94 	bl	800ac34 <_lseek_r>
 8009f0c:	89a3      	ldrh	r3, [r4, #12]
 8009f0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009f16:	81a3      	strh	r3, [r4, #12]
 8009f18:	4632      	mov	r2, r6
 8009f1a:	463b      	mov	r3, r7
 8009f1c:	4628      	mov	r0, r5
 8009f1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f22:	f000 bebb 	b.w	800ac9c <_write_r>

08009f26 <__sseek>:
 8009f26:	b510      	push	{r4, lr}
 8009f28:	460c      	mov	r4, r1
 8009f2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f2e:	f000 fe81 	bl	800ac34 <_lseek_r>
 8009f32:	1c43      	adds	r3, r0, #1
 8009f34:	89a3      	ldrh	r3, [r4, #12]
 8009f36:	bf15      	itete	ne
 8009f38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009f3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009f3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009f42:	81a3      	strheq	r3, [r4, #12]
 8009f44:	bf18      	it	ne
 8009f46:	81a3      	strhne	r3, [r4, #12]
 8009f48:	bd10      	pop	{r4, pc}

08009f4a <__sclose>:
 8009f4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f4e:	f000 be61 	b.w	800ac14 <_close_r>

08009f52 <__swbuf_r>:
 8009f52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f54:	460e      	mov	r6, r1
 8009f56:	4614      	mov	r4, r2
 8009f58:	4605      	mov	r5, r0
 8009f5a:	b118      	cbz	r0, 8009f64 <__swbuf_r+0x12>
 8009f5c:	6a03      	ldr	r3, [r0, #32]
 8009f5e:	b90b      	cbnz	r3, 8009f64 <__swbuf_r+0x12>
 8009f60:	f7ff fe86 	bl	8009c70 <__sinit>
 8009f64:	69a3      	ldr	r3, [r4, #24]
 8009f66:	60a3      	str	r3, [r4, #8]
 8009f68:	89a3      	ldrh	r3, [r4, #12]
 8009f6a:	071a      	lsls	r2, r3, #28
 8009f6c:	d501      	bpl.n	8009f72 <__swbuf_r+0x20>
 8009f6e:	6923      	ldr	r3, [r4, #16]
 8009f70:	b943      	cbnz	r3, 8009f84 <__swbuf_r+0x32>
 8009f72:	4621      	mov	r1, r4
 8009f74:	4628      	mov	r0, r5
 8009f76:	f000 f82b 	bl	8009fd0 <__swsetup_r>
 8009f7a:	b118      	cbz	r0, 8009f84 <__swbuf_r+0x32>
 8009f7c:	f04f 37ff 	mov.w	r7, #4294967295
 8009f80:	4638      	mov	r0, r7
 8009f82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f84:	6823      	ldr	r3, [r4, #0]
 8009f86:	6922      	ldr	r2, [r4, #16]
 8009f88:	1a98      	subs	r0, r3, r2
 8009f8a:	6963      	ldr	r3, [r4, #20]
 8009f8c:	b2f6      	uxtb	r6, r6
 8009f8e:	4283      	cmp	r3, r0
 8009f90:	4637      	mov	r7, r6
 8009f92:	dc05      	bgt.n	8009fa0 <__swbuf_r+0x4e>
 8009f94:	4621      	mov	r1, r4
 8009f96:	4628      	mov	r0, r5
 8009f98:	f003 fc80 	bl	800d89c <_fflush_r>
 8009f9c:	2800      	cmp	r0, #0
 8009f9e:	d1ed      	bne.n	8009f7c <__swbuf_r+0x2a>
 8009fa0:	68a3      	ldr	r3, [r4, #8]
 8009fa2:	3b01      	subs	r3, #1
 8009fa4:	60a3      	str	r3, [r4, #8]
 8009fa6:	6823      	ldr	r3, [r4, #0]
 8009fa8:	1c5a      	adds	r2, r3, #1
 8009faa:	6022      	str	r2, [r4, #0]
 8009fac:	701e      	strb	r6, [r3, #0]
 8009fae:	6962      	ldr	r2, [r4, #20]
 8009fb0:	1c43      	adds	r3, r0, #1
 8009fb2:	429a      	cmp	r2, r3
 8009fb4:	d004      	beq.n	8009fc0 <__swbuf_r+0x6e>
 8009fb6:	89a3      	ldrh	r3, [r4, #12]
 8009fb8:	07db      	lsls	r3, r3, #31
 8009fba:	d5e1      	bpl.n	8009f80 <__swbuf_r+0x2e>
 8009fbc:	2e0a      	cmp	r6, #10
 8009fbe:	d1df      	bne.n	8009f80 <__swbuf_r+0x2e>
 8009fc0:	4621      	mov	r1, r4
 8009fc2:	4628      	mov	r0, r5
 8009fc4:	f003 fc6a 	bl	800d89c <_fflush_r>
 8009fc8:	2800      	cmp	r0, #0
 8009fca:	d0d9      	beq.n	8009f80 <__swbuf_r+0x2e>
 8009fcc:	e7d6      	b.n	8009f7c <__swbuf_r+0x2a>
	...

08009fd0 <__swsetup_r>:
 8009fd0:	b538      	push	{r3, r4, r5, lr}
 8009fd2:	4b29      	ldr	r3, [pc, #164]	@ (800a078 <__swsetup_r+0xa8>)
 8009fd4:	4605      	mov	r5, r0
 8009fd6:	6818      	ldr	r0, [r3, #0]
 8009fd8:	460c      	mov	r4, r1
 8009fda:	b118      	cbz	r0, 8009fe4 <__swsetup_r+0x14>
 8009fdc:	6a03      	ldr	r3, [r0, #32]
 8009fde:	b90b      	cbnz	r3, 8009fe4 <__swsetup_r+0x14>
 8009fe0:	f7ff fe46 	bl	8009c70 <__sinit>
 8009fe4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fe8:	0719      	lsls	r1, r3, #28
 8009fea:	d422      	bmi.n	800a032 <__swsetup_r+0x62>
 8009fec:	06da      	lsls	r2, r3, #27
 8009fee:	d407      	bmi.n	800a000 <__swsetup_r+0x30>
 8009ff0:	2209      	movs	r2, #9
 8009ff2:	602a      	str	r2, [r5, #0]
 8009ff4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ff8:	81a3      	strh	r3, [r4, #12]
 8009ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8009ffe:	e033      	b.n	800a068 <__swsetup_r+0x98>
 800a000:	0758      	lsls	r0, r3, #29
 800a002:	d512      	bpl.n	800a02a <__swsetup_r+0x5a>
 800a004:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a006:	b141      	cbz	r1, 800a01a <__swsetup_r+0x4a>
 800a008:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a00c:	4299      	cmp	r1, r3
 800a00e:	d002      	beq.n	800a016 <__swsetup_r+0x46>
 800a010:	4628      	mov	r0, r5
 800a012:	f001 fcf9 	bl	800ba08 <_free_r>
 800a016:	2300      	movs	r3, #0
 800a018:	6363      	str	r3, [r4, #52]	@ 0x34
 800a01a:	89a3      	ldrh	r3, [r4, #12]
 800a01c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a020:	81a3      	strh	r3, [r4, #12]
 800a022:	2300      	movs	r3, #0
 800a024:	6063      	str	r3, [r4, #4]
 800a026:	6923      	ldr	r3, [r4, #16]
 800a028:	6023      	str	r3, [r4, #0]
 800a02a:	89a3      	ldrh	r3, [r4, #12]
 800a02c:	f043 0308 	orr.w	r3, r3, #8
 800a030:	81a3      	strh	r3, [r4, #12]
 800a032:	6923      	ldr	r3, [r4, #16]
 800a034:	b94b      	cbnz	r3, 800a04a <__swsetup_r+0x7a>
 800a036:	89a3      	ldrh	r3, [r4, #12]
 800a038:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a03c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a040:	d003      	beq.n	800a04a <__swsetup_r+0x7a>
 800a042:	4621      	mov	r1, r4
 800a044:	4628      	mov	r0, r5
 800a046:	f003 fc77 	bl	800d938 <__smakebuf_r>
 800a04a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a04e:	f013 0201 	ands.w	r2, r3, #1
 800a052:	d00a      	beq.n	800a06a <__swsetup_r+0x9a>
 800a054:	2200      	movs	r2, #0
 800a056:	60a2      	str	r2, [r4, #8]
 800a058:	6962      	ldr	r2, [r4, #20]
 800a05a:	4252      	negs	r2, r2
 800a05c:	61a2      	str	r2, [r4, #24]
 800a05e:	6922      	ldr	r2, [r4, #16]
 800a060:	b942      	cbnz	r2, 800a074 <__swsetup_r+0xa4>
 800a062:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a066:	d1c5      	bne.n	8009ff4 <__swsetup_r+0x24>
 800a068:	bd38      	pop	{r3, r4, r5, pc}
 800a06a:	0799      	lsls	r1, r3, #30
 800a06c:	bf58      	it	pl
 800a06e:	6962      	ldrpl	r2, [r4, #20]
 800a070:	60a2      	str	r2, [r4, #8]
 800a072:	e7f4      	b.n	800a05e <__swsetup_r+0x8e>
 800a074:	2000      	movs	r0, #0
 800a076:	e7f7      	b.n	800a068 <__swsetup_r+0x98>
 800a078:	200001a0 	.word	0x200001a0

0800a07c <memset>:
 800a07c:	4402      	add	r2, r0
 800a07e:	4603      	mov	r3, r0
 800a080:	4293      	cmp	r3, r2
 800a082:	d100      	bne.n	800a086 <memset+0xa>
 800a084:	4770      	bx	lr
 800a086:	f803 1b01 	strb.w	r1, [r3], #1
 800a08a:	e7f9      	b.n	800a080 <memset+0x4>

0800a08c <strchr>:
 800a08c:	b2c9      	uxtb	r1, r1
 800a08e:	4603      	mov	r3, r0
 800a090:	4618      	mov	r0, r3
 800a092:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a096:	b112      	cbz	r2, 800a09e <strchr+0x12>
 800a098:	428a      	cmp	r2, r1
 800a09a:	d1f9      	bne.n	800a090 <strchr+0x4>
 800a09c:	4770      	bx	lr
 800a09e:	2900      	cmp	r1, #0
 800a0a0:	bf18      	it	ne
 800a0a2:	2000      	movne	r0, #0
 800a0a4:	4770      	bx	lr

0800a0a6 <strncmp>:
 800a0a6:	b510      	push	{r4, lr}
 800a0a8:	b16a      	cbz	r2, 800a0c6 <strncmp+0x20>
 800a0aa:	3901      	subs	r1, #1
 800a0ac:	1884      	adds	r4, r0, r2
 800a0ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0b2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a0b6:	429a      	cmp	r2, r3
 800a0b8:	d103      	bne.n	800a0c2 <strncmp+0x1c>
 800a0ba:	42a0      	cmp	r0, r4
 800a0bc:	d001      	beq.n	800a0c2 <strncmp+0x1c>
 800a0be:	2a00      	cmp	r2, #0
 800a0c0:	d1f5      	bne.n	800a0ae <strncmp+0x8>
 800a0c2:	1ad0      	subs	r0, r2, r3
 800a0c4:	bd10      	pop	{r4, pc}
 800a0c6:	4610      	mov	r0, r2
 800a0c8:	e7fc      	b.n	800a0c4 <strncmp+0x1e>

0800a0ca <strncpy>:
 800a0ca:	b510      	push	{r4, lr}
 800a0cc:	3901      	subs	r1, #1
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	b132      	cbz	r2, 800a0e0 <strncpy+0x16>
 800a0d2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a0d6:	f803 4b01 	strb.w	r4, [r3], #1
 800a0da:	3a01      	subs	r2, #1
 800a0dc:	2c00      	cmp	r4, #0
 800a0de:	d1f7      	bne.n	800a0d0 <strncpy+0x6>
 800a0e0:	441a      	add	r2, r3
 800a0e2:	2100      	movs	r1, #0
 800a0e4:	4293      	cmp	r3, r2
 800a0e6:	d100      	bne.n	800a0ea <strncpy+0x20>
 800a0e8:	bd10      	pop	{r4, pc}
 800a0ea:	f803 1b01 	strb.w	r1, [r3], #1
 800a0ee:	e7f9      	b.n	800a0e4 <strncpy+0x1a>

0800a0f0 <strrchr>:
 800a0f0:	b538      	push	{r3, r4, r5, lr}
 800a0f2:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 800a0f6:	4603      	mov	r3, r0
 800a0f8:	d10e      	bne.n	800a118 <strrchr+0x28>
 800a0fa:	4621      	mov	r1, r4
 800a0fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a100:	f7ff bfc4 	b.w	800a08c <strchr>
 800a104:	1c43      	adds	r3, r0, #1
 800a106:	4605      	mov	r5, r0
 800a108:	4621      	mov	r1, r4
 800a10a:	4618      	mov	r0, r3
 800a10c:	f7ff ffbe 	bl	800a08c <strchr>
 800a110:	2800      	cmp	r0, #0
 800a112:	d1f7      	bne.n	800a104 <strrchr+0x14>
 800a114:	4628      	mov	r0, r5
 800a116:	bd38      	pop	{r3, r4, r5, pc}
 800a118:	2500      	movs	r5, #0
 800a11a:	e7f5      	b.n	800a108 <strrchr+0x18>

0800a11c <strstr>:
 800a11c:	780a      	ldrb	r2, [r1, #0]
 800a11e:	b570      	push	{r4, r5, r6, lr}
 800a120:	b96a      	cbnz	r2, 800a13e <strstr+0x22>
 800a122:	bd70      	pop	{r4, r5, r6, pc}
 800a124:	429a      	cmp	r2, r3
 800a126:	d109      	bne.n	800a13c <strstr+0x20>
 800a128:	460c      	mov	r4, r1
 800a12a:	4605      	mov	r5, r0
 800a12c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800a130:	2b00      	cmp	r3, #0
 800a132:	d0f6      	beq.n	800a122 <strstr+0x6>
 800a134:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800a138:	429e      	cmp	r6, r3
 800a13a:	d0f7      	beq.n	800a12c <strstr+0x10>
 800a13c:	3001      	adds	r0, #1
 800a13e:	7803      	ldrb	r3, [r0, #0]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d1ef      	bne.n	800a124 <strstr+0x8>
 800a144:	4618      	mov	r0, r3
 800a146:	e7ec      	b.n	800a122 <strstr+0x6>

0800a148 <validate_structure>:
 800a148:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a14a:	6801      	ldr	r1, [r0, #0]
 800a14c:	293b      	cmp	r1, #59	@ 0x3b
 800a14e:	4604      	mov	r4, r0
 800a150:	d911      	bls.n	800a176 <validate_structure+0x2e>
 800a152:	223c      	movs	r2, #60	@ 0x3c
 800a154:	4668      	mov	r0, sp
 800a156:	f000 fe01 	bl	800ad5c <div>
 800a15a:	9a01      	ldr	r2, [sp, #4]
 800a15c:	6863      	ldr	r3, [r4, #4]
 800a15e:	9900      	ldr	r1, [sp, #0]
 800a160:	2a00      	cmp	r2, #0
 800a162:	440b      	add	r3, r1
 800a164:	6063      	str	r3, [r4, #4]
 800a166:	bfbb      	ittet	lt
 800a168:	323c      	addlt	r2, #60	@ 0x3c
 800a16a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800a16e:	6022      	strge	r2, [r4, #0]
 800a170:	6022      	strlt	r2, [r4, #0]
 800a172:	bfb8      	it	lt
 800a174:	6063      	strlt	r3, [r4, #4]
 800a176:	6861      	ldr	r1, [r4, #4]
 800a178:	293b      	cmp	r1, #59	@ 0x3b
 800a17a:	d911      	bls.n	800a1a0 <validate_structure+0x58>
 800a17c:	223c      	movs	r2, #60	@ 0x3c
 800a17e:	4668      	mov	r0, sp
 800a180:	f000 fdec 	bl	800ad5c <div>
 800a184:	9a01      	ldr	r2, [sp, #4]
 800a186:	68a3      	ldr	r3, [r4, #8]
 800a188:	9900      	ldr	r1, [sp, #0]
 800a18a:	2a00      	cmp	r2, #0
 800a18c:	440b      	add	r3, r1
 800a18e:	60a3      	str	r3, [r4, #8]
 800a190:	bfbb      	ittet	lt
 800a192:	323c      	addlt	r2, #60	@ 0x3c
 800a194:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800a198:	6062      	strge	r2, [r4, #4]
 800a19a:	6062      	strlt	r2, [r4, #4]
 800a19c:	bfb8      	it	lt
 800a19e:	60a3      	strlt	r3, [r4, #8]
 800a1a0:	68a1      	ldr	r1, [r4, #8]
 800a1a2:	2917      	cmp	r1, #23
 800a1a4:	d911      	bls.n	800a1ca <validate_structure+0x82>
 800a1a6:	2218      	movs	r2, #24
 800a1a8:	4668      	mov	r0, sp
 800a1aa:	f000 fdd7 	bl	800ad5c <div>
 800a1ae:	9a01      	ldr	r2, [sp, #4]
 800a1b0:	68e3      	ldr	r3, [r4, #12]
 800a1b2:	9900      	ldr	r1, [sp, #0]
 800a1b4:	2a00      	cmp	r2, #0
 800a1b6:	440b      	add	r3, r1
 800a1b8:	60e3      	str	r3, [r4, #12]
 800a1ba:	bfbb      	ittet	lt
 800a1bc:	3218      	addlt	r2, #24
 800a1be:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800a1c2:	60a2      	strge	r2, [r4, #8]
 800a1c4:	60a2      	strlt	r2, [r4, #8]
 800a1c6:	bfb8      	it	lt
 800a1c8:	60e3      	strlt	r3, [r4, #12]
 800a1ca:	6921      	ldr	r1, [r4, #16]
 800a1cc:	290b      	cmp	r1, #11
 800a1ce:	d911      	bls.n	800a1f4 <validate_structure+0xac>
 800a1d0:	220c      	movs	r2, #12
 800a1d2:	4668      	mov	r0, sp
 800a1d4:	f000 fdc2 	bl	800ad5c <div>
 800a1d8:	9a01      	ldr	r2, [sp, #4]
 800a1da:	6963      	ldr	r3, [r4, #20]
 800a1dc:	9900      	ldr	r1, [sp, #0]
 800a1de:	2a00      	cmp	r2, #0
 800a1e0:	440b      	add	r3, r1
 800a1e2:	6163      	str	r3, [r4, #20]
 800a1e4:	bfbb      	ittet	lt
 800a1e6:	320c      	addlt	r2, #12
 800a1e8:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800a1ec:	6122      	strge	r2, [r4, #16]
 800a1ee:	6122      	strlt	r2, [r4, #16]
 800a1f0:	bfb8      	it	lt
 800a1f2:	6163      	strlt	r3, [r4, #20]
 800a1f4:	6963      	ldr	r3, [r4, #20]
 800a1f6:	079a      	lsls	r2, r3, #30
 800a1f8:	d11c      	bne.n	800a234 <validate_structure+0xec>
 800a1fa:	2164      	movs	r1, #100	@ 0x64
 800a1fc:	fb93 f2f1 	sdiv	r2, r3, r1
 800a200:	fb01 3212 	mls	r2, r1, r2, r3
 800a204:	b9c2      	cbnz	r2, 800a238 <validate_structure+0xf0>
 800a206:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 800a20a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800a20e:	fb93 f1f2 	sdiv	r1, r3, r2
 800a212:	fb02 3311 	mls	r3, r2, r1, r3
 800a216:	2b00      	cmp	r3, #0
 800a218:	bf14      	ite	ne
 800a21a:	231c      	movne	r3, #28
 800a21c:	231d      	moveq	r3, #29
 800a21e:	68e2      	ldr	r2, [r4, #12]
 800a220:	2a00      	cmp	r2, #0
 800a222:	dc0b      	bgt.n	800a23c <validate_structure+0xf4>
 800a224:	4d31      	ldr	r5, [pc, #196]	@ (800a2ec <validate_structure+0x1a4>)
 800a226:	200b      	movs	r0, #11
 800a228:	2164      	movs	r1, #100	@ 0x64
 800a22a:	68e6      	ldr	r6, [r4, #12]
 800a22c:	2e00      	cmp	r6, #0
 800a22e:	dd30      	ble.n	800a292 <validate_structure+0x14a>
 800a230:	b003      	add	sp, #12
 800a232:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a234:	231c      	movs	r3, #28
 800a236:	e7f2      	b.n	800a21e <validate_structure+0xd6>
 800a238:	231d      	movs	r3, #29
 800a23a:	e7f0      	b.n	800a21e <validate_structure+0xd6>
 800a23c:	4d2b      	ldr	r5, [pc, #172]	@ (800a2ec <validate_structure+0x1a4>)
 800a23e:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 800a242:	2a01      	cmp	r2, #1
 800a244:	bf14      	ite	ne
 800a246:	f855 0022 	ldrne.w	r0, [r5, r2, lsl #2]
 800a24a:	4618      	moveq	r0, r3
 800a24c:	4281      	cmp	r1, r0
 800a24e:	ddef      	ble.n	800a230 <validate_structure+0xe8>
 800a250:	3201      	adds	r2, #1
 800a252:	1a09      	subs	r1, r1, r0
 800a254:	2a0c      	cmp	r2, #12
 800a256:	60e1      	str	r1, [r4, #12]
 800a258:	6122      	str	r2, [r4, #16]
 800a25a:	d1f0      	bne.n	800a23e <validate_structure+0xf6>
 800a25c:	6963      	ldr	r3, [r4, #20]
 800a25e:	2100      	movs	r1, #0
 800a260:	1c5a      	adds	r2, r3, #1
 800a262:	6121      	str	r1, [r4, #16]
 800a264:	0791      	lsls	r1, r2, #30
 800a266:	6162      	str	r2, [r4, #20]
 800a268:	d13c      	bne.n	800a2e4 <validate_structure+0x19c>
 800a26a:	2164      	movs	r1, #100	@ 0x64
 800a26c:	fb92 f0f1 	sdiv	r0, r2, r1
 800a270:	fb01 2210 	mls	r2, r1, r0, r2
 800a274:	2a00      	cmp	r2, #0
 800a276:	d137      	bne.n	800a2e8 <validate_structure+0x1a0>
 800a278:	f203 736d 	addw	r3, r3, #1901	@ 0x76d
 800a27c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800a280:	fb93 f1f2 	sdiv	r1, r3, r2
 800a284:	fb02 3311 	mls	r3, r2, r1, r3
 800a288:	2b00      	cmp	r3, #0
 800a28a:	bf14      	ite	ne
 800a28c:	231c      	movne	r3, #28
 800a28e:	231d      	moveq	r3, #29
 800a290:	e7d5      	b.n	800a23e <validate_structure+0xf6>
 800a292:	6922      	ldr	r2, [r4, #16]
 800a294:	3a01      	subs	r2, #1
 800a296:	6122      	str	r2, [r4, #16]
 800a298:	3201      	adds	r2, #1
 800a29a:	d116      	bne.n	800a2ca <validate_structure+0x182>
 800a29c:	6963      	ldr	r3, [r4, #20]
 800a29e:	1e5a      	subs	r2, r3, #1
 800a2a0:	0797      	lsls	r7, r2, #30
 800a2a2:	e9c4 0204 	strd	r0, r2, [r4, #16]
 800a2a6:	d119      	bne.n	800a2dc <validate_structure+0x194>
 800a2a8:	fb92 f7f1 	sdiv	r7, r2, r1
 800a2ac:	fb01 2217 	mls	r2, r1, r7, r2
 800a2b0:	b9b2      	cbnz	r2, 800a2e0 <validate_structure+0x198>
 800a2b2:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 800a2b6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800a2ba:	fb93 f7f2 	sdiv	r7, r3, r2
 800a2be:	fb02 3317 	mls	r3, r2, r7, r3
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	bf14      	ite	ne
 800a2c6:	231c      	movne	r3, #28
 800a2c8:	231d      	moveq	r3, #29
 800a2ca:	6922      	ldr	r2, [r4, #16]
 800a2cc:	2a01      	cmp	r2, #1
 800a2ce:	bf14      	ite	ne
 800a2d0:	f855 2022 	ldrne.w	r2, [r5, r2, lsl #2]
 800a2d4:	461a      	moveq	r2, r3
 800a2d6:	4432      	add	r2, r6
 800a2d8:	60e2      	str	r2, [r4, #12]
 800a2da:	e7a6      	b.n	800a22a <validate_structure+0xe2>
 800a2dc:	231c      	movs	r3, #28
 800a2de:	e7f4      	b.n	800a2ca <validate_structure+0x182>
 800a2e0:	231d      	movs	r3, #29
 800a2e2:	e7f2      	b.n	800a2ca <validate_structure+0x182>
 800a2e4:	231c      	movs	r3, #28
 800a2e6:	e7aa      	b.n	800a23e <validate_structure+0xf6>
 800a2e8:	231d      	movs	r3, #29
 800a2ea:	e7a8      	b.n	800a23e <validate_structure+0xf6>
 800a2ec:	0800eeb8 	.word	0x0800eeb8

0800a2f0 <mktime>:
 800a2f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2f4:	b085      	sub	sp, #20
 800a2f6:	4607      	mov	r7, r0
 800a2f8:	f003 fc1c 	bl	800db34 <__gettzinfo>
 800a2fc:	4681      	mov	r9, r0
 800a2fe:	4638      	mov	r0, r7
 800a300:	f7ff ff22 	bl	800a148 <validate_structure>
 800a304:	e9d7 4300 	ldrd	r4, r3, [r7]
 800a308:	223c      	movs	r2, #60	@ 0x3c
 800a30a:	fb02 4403 	mla	r4, r2, r3, r4
 800a30e:	68bb      	ldr	r3, [r7, #8]
 800a310:	697d      	ldr	r5, [r7, #20]
 800a312:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800a316:	fb02 4403 	mla	r4, r2, r3, r4
 800a31a:	e9d7 6303 	ldrd	r6, r3, [r7, #12]
 800a31e:	4ac1      	ldr	r2, [pc, #772]	@ (800a624 <mktime+0x334>)
 800a320:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a324:	3e01      	subs	r6, #1
 800a326:	2b01      	cmp	r3, #1
 800a328:	4416      	add	r6, r2
 800a32a:	dd11      	ble.n	800a350 <mktime+0x60>
 800a32c:	07a9      	lsls	r1, r5, #30
 800a32e:	d10f      	bne.n	800a350 <mktime+0x60>
 800a330:	2264      	movs	r2, #100	@ 0x64
 800a332:	fb95 f3f2 	sdiv	r3, r5, r2
 800a336:	fb02 5313 	mls	r3, r2, r3, r5
 800a33a:	b943      	cbnz	r3, 800a34e <mktime+0x5e>
 800a33c:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800a340:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800a344:	fb93 f1f2 	sdiv	r1, r3, r2
 800a348:	fb02 3311 	mls	r3, r2, r1, r3
 800a34c:	b903      	cbnz	r3, 800a350 <mktime+0x60>
 800a34e:	3601      	adds	r6, #1
 800a350:	f505 531c 	add.w	r3, r5, #9984	@ 0x2700
 800a354:	3310      	adds	r3, #16
 800a356:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800a35a:	4293      	cmp	r3, r2
 800a35c:	61fe      	str	r6, [r7, #28]
 800a35e:	f200 8167 	bhi.w	800a630 <mktime+0x340>
 800a362:	2d46      	cmp	r5, #70	@ 0x46
 800a364:	f340 808e 	ble.w	800a484 <mktime+0x194>
 800a368:	2346      	movs	r3, #70	@ 0x46
 800a36a:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800a36e:	2164      	movs	r1, #100	@ 0x64
 800a370:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800a374:	079a      	lsls	r2, r3, #30
 800a376:	d17f      	bne.n	800a478 <mktime+0x188>
 800a378:	fb93 f2f1 	sdiv	r2, r3, r1
 800a37c:	fb01 3212 	mls	r2, r1, r2, r3
 800a380:	2a00      	cmp	r2, #0
 800a382:	d17c      	bne.n	800a47e <mktime+0x18e>
 800a384:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800a388:	fb92 fef0 	sdiv	lr, r2, r0
 800a38c:	fb00 221e 	mls	r2, r0, lr, r2
 800a390:	2a00      	cmp	r2, #0
 800a392:	bf14      	ite	ne
 800a394:	4662      	movne	r2, ip
 800a396:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800a39a:	3301      	adds	r3, #1
 800a39c:	429d      	cmp	r5, r3
 800a39e:	4416      	add	r6, r2
 800a3a0:	d1e8      	bne.n	800a374 <mktime+0x84>
 800a3a2:	4ba1      	ldr	r3, [pc, #644]	@ (800a628 <mktime+0x338>)
 800a3a4:	ea4f 78e4 	mov.w	r8, r4, asr #31
 800a3a8:	fbc6 4803 	smlal	r4, r8, r6, r3
 800a3ac:	f000 f9fa 	bl	800a7a4 <__tz_lock>
 800a3b0:	f000 fa04 	bl	800a7bc <_tzset_unlocked>
 800a3b4:	4b9d      	ldr	r3, [pc, #628]	@ (800a62c <mktime+0x33c>)
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	f000 8140 	beq.w	800a63e <mktime+0x34e>
 800a3be:	f8d7 a020 	ldr.w	sl, [r7, #32]
 800a3c2:	6978      	ldr	r0, [r7, #20]
 800a3c4:	4653      	mov	r3, sl
 800a3c6:	2b01      	cmp	r3, #1
 800a3c8:	bfa8      	it	ge
 800a3ca:	2301      	movge	r3, #1
 800a3cc:	9301      	str	r3, [sp, #4]
 800a3ce:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a3d2:	f200 706c 	addw	r0, r0, #1900	@ 0x76c
 800a3d6:	4283      	cmp	r3, r0
 800a3d8:	f040 8096 	bne.w	800a508 <mktime+0x218>
 800a3dc:	e9d9 2108 	ldrd	r2, r1, [r9, #32]
 800a3e0:	f8d9 0050 	ldr.w	r0, [r9, #80]	@ 0x50
 800a3e4:	f8d9 c04c 	ldr.w	ip, [r9, #76]	@ 0x4c
 800a3e8:	1a13      	subs	r3, r2, r0
 800a3ea:	9303      	str	r3, [sp, #12]
 800a3ec:	f8d9 3048 	ldr.w	r3, [r9, #72]	@ 0x48
 800a3f0:	9302      	str	r3, [sp, #8]
 800a3f2:	9a02      	ldr	r2, [sp, #8]
 800a3f4:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800a3f8:	eb61 7be0 	sbc.w	fp, r1, r0, asr #31
 800a3fc:	ebb2 0e03 	subs.w	lr, r2, r3
 800a400:	eb6c 71e3 	sbc.w	r1, ip, r3, asr #31
 800a404:	4574      	cmp	r4, lr
 800a406:	eb78 0201 	sbcs.w	r2, r8, r1
 800a40a:	f280 8085 	bge.w	800a518 <mktime+0x228>
 800a40e:	f8d9 2000 	ldr.w	r2, [r9]
 800a412:	2a00      	cmp	r2, #0
 800a414:	f000 808d 	beq.w	800a532 <mktime+0x242>
 800a418:	9a03      	ldr	r2, [sp, #12]
 800a41a:	4294      	cmp	r4, r2
 800a41c:	eb78 020b 	sbcs.w	r2, r8, fp
 800a420:	f2c0 810a 	blt.w	800a638 <mktime+0x348>
 800a424:	4574      	cmp	r4, lr
 800a426:	eb78 0101 	sbcs.w	r1, r8, r1
 800a42a:	bfb4      	ite	lt
 800a42c:	f04f 0b01 	movlt.w	fp, #1
 800a430:	f04f 0b00 	movge.w	fp, #0
 800a434:	f1ba 0f00 	cmp.w	sl, #0
 800a438:	f280 8087 	bge.w	800a54a <mktime+0x25a>
 800a43c:	f1bb 0f01 	cmp.w	fp, #1
 800a440:	f040 80ff 	bne.w	800a642 <mktime+0x352>
 800a444:	f8d9 3050 	ldr.w	r3, [r9, #80]	@ 0x50
 800a448:	191c      	adds	r4, r3, r4
 800a44a:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800a44e:	f04f 0b01 	mov.w	fp, #1
 800a452:	f000 f9ad 	bl	800a7b0 <__tz_unlock>
 800a456:	3604      	adds	r6, #4
 800a458:	2307      	movs	r3, #7
 800a45a:	fb96 f3f3 	sdiv	r3, r6, r3
 800a45e:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800a462:	1af6      	subs	r6, r6, r3
 800a464:	f100 80db 	bmi.w	800a61e <mktime+0x32e>
 800a468:	f8c7 b020 	str.w	fp, [r7, #32]
 800a46c:	61be      	str	r6, [r7, #24]
 800a46e:	4620      	mov	r0, r4
 800a470:	4641      	mov	r1, r8
 800a472:	b005      	add	sp, #20
 800a474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a478:	f240 126d 	movw	r2, #365	@ 0x16d
 800a47c:	e78d      	b.n	800a39a <mktime+0xaa>
 800a47e:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800a482:	e78a      	b.n	800a39a <mktime+0xaa>
 800a484:	d08d      	beq.n	800a3a2 <mktime+0xb2>
 800a486:	2345      	movs	r3, #69	@ 0x45
 800a488:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800a48c:	2164      	movs	r1, #100	@ 0x64
 800a48e:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800a492:	e012      	b.n	800a4ba <mktime+0x1ca>
 800a494:	bb62      	cbnz	r2, 800a4f0 <mktime+0x200>
 800a496:	fb93 f2f1 	sdiv	r2, r3, r1
 800a49a:	fb01 3212 	mls	r2, r1, r2, r3
 800a49e:	bb52      	cbnz	r2, 800a4f6 <mktime+0x206>
 800a4a0:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800a4a4:	fb92 fef0 	sdiv	lr, r2, r0
 800a4a8:	fb00 221e 	mls	r2, r0, lr, r2
 800a4ac:	2a00      	cmp	r2, #0
 800a4ae:	bf14      	ite	ne
 800a4b0:	4662      	movne	r2, ip
 800a4b2:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800a4b6:	1ab6      	subs	r6, r6, r2
 800a4b8:	3b01      	subs	r3, #1
 800a4ba:	429d      	cmp	r5, r3
 800a4bc:	f003 0203 	and.w	r2, r3, #3
 800a4c0:	dbe8      	blt.n	800a494 <mktime+0x1a4>
 800a4c2:	b9da      	cbnz	r2, 800a4fc <mktime+0x20c>
 800a4c4:	2264      	movs	r2, #100	@ 0x64
 800a4c6:	fb95 f3f2 	sdiv	r3, r5, r2
 800a4ca:	fb02 5313 	mls	r3, r2, r3, r5
 800a4ce:	b9c3      	cbnz	r3, 800a502 <mktime+0x212>
 800a4d0:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800a4d4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800a4d8:	fb93 f1f2 	sdiv	r1, r3, r2
 800a4dc:	fb02 3311 	mls	r3, r2, r1, r3
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	f240 136d 	movw	r3, #365	@ 0x16d
 800a4e6:	bf08      	it	eq
 800a4e8:	f44f 73b7 	moveq.w	r3, #366	@ 0x16e
 800a4ec:	1af6      	subs	r6, r6, r3
 800a4ee:	e758      	b.n	800a3a2 <mktime+0xb2>
 800a4f0:	f240 126d 	movw	r2, #365	@ 0x16d
 800a4f4:	e7df      	b.n	800a4b6 <mktime+0x1c6>
 800a4f6:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800a4fa:	e7dc      	b.n	800a4b6 <mktime+0x1c6>
 800a4fc:	f240 136d 	movw	r3, #365	@ 0x16d
 800a500:	e7f4      	b.n	800a4ec <mktime+0x1fc>
 800a502:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 800a506:	e7f1      	b.n	800a4ec <mktime+0x1fc>
 800a508:	f000 f8a2 	bl	800a650 <__tzcalc_limits>
 800a50c:	2800      	cmp	r0, #0
 800a50e:	f47f af65 	bne.w	800a3dc <mktime+0xec>
 800a512:	f8dd b004 	ldr.w	fp, [sp, #4]
 800a516:	e791      	b.n	800a43c <mktime+0x14c>
 800a518:	9a02      	ldr	r2, [sp, #8]
 800a51a:	1a12      	subs	r2, r2, r0
 800a51c:	9202      	str	r2, [sp, #8]
 800a51e:	ea4f 72e0 	mov.w	r2, r0, asr #31
 800a522:	eb6c 0c02 	sbc.w	ip, ip, r2
 800a526:	9a02      	ldr	r2, [sp, #8]
 800a528:	4294      	cmp	r4, r2
 800a52a:	eb78 0c0c 	sbcs.w	ip, r8, ip
 800a52e:	dbf0      	blt.n	800a512 <mktime+0x222>
 800a530:	e76d      	b.n	800a40e <mktime+0x11e>
 800a532:	9a03      	ldr	r2, [sp, #12]
 800a534:	4294      	cmp	r4, r2
 800a536:	eb78 020b 	sbcs.w	r2, r8, fp
 800a53a:	f6ff af73 	blt.w	800a424 <mktime+0x134>
 800a53e:	f1ba 0f00 	cmp.w	sl, #0
 800a542:	f6ff af7f 	blt.w	800a444 <mktime+0x154>
 800a546:	f04f 0b01 	mov.w	fp, #1
 800a54a:	9a01      	ldr	r2, [sp, #4]
 800a54c:	ea82 020b 	eor.w	r2, r2, fp
 800a550:	2a01      	cmp	r2, #1
 800a552:	f47f af73 	bne.w	800a43c <mktime+0x14c>
 800a556:	f1bb 0f00 	cmp.w	fp, #0
 800a55a:	d035      	beq.n	800a5c8 <mktime+0x2d8>
 800a55c:	1a1b      	subs	r3, r3, r0
 800a55e:	683a      	ldr	r2, [r7, #0]
 800a560:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 800a564:	441a      	add	r2, r3
 800a566:	191c      	adds	r4, r3, r4
 800a568:	603a      	str	r2, [r7, #0]
 800a56a:	4638      	mov	r0, r7
 800a56c:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800a570:	f7ff fdea 	bl	800a148 <validate_structure>
 800a574:	68fa      	ldr	r2, [r7, #12]
 800a576:	ebb2 020a 	subs.w	r2, r2, sl
 800a57a:	f43f af5f 	beq.w	800a43c <mktime+0x14c>
 800a57e:	2a01      	cmp	r2, #1
 800a580:	dc24      	bgt.n	800a5cc <mktime+0x2dc>
 800a582:	1c93      	adds	r3, r2, #2
 800a584:	bfd8      	it	le
 800a586:	2201      	movle	r2, #1
 800a588:	69fb      	ldr	r3, [r7, #28]
 800a58a:	18d3      	adds	r3, r2, r3
 800a58c:	d527      	bpl.n	800a5de <mktime+0x2ee>
 800a58e:	1e6b      	subs	r3, r5, #1
 800a590:	0798      	lsls	r0, r3, #30
 800a592:	d11e      	bne.n	800a5d2 <mktime+0x2e2>
 800a594:	2164      	movs	r1, #100	@ 0x64
 800a596:	fb93 f0f1 	sdiv	r0, r3, r1
 800a59a:	fb01 3310 	mls	r3, r1, r0, r3
 800a59e:	b9db      	cbnz	r3, 800a5d8 <mktime+0x2e8>
 800a5a0:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800a5a4:	f205 756b 	addw	r5, r5, #1899	@ 0x76b
 800a5a8:	fb95 f1f3 	sdiv	r1, r5, r3
 800a5ac:	fb03 5511 	mls	r5, r3, r1, r5
 800a5b0:	2d00      	cmp	r5, #0
 800a5b2:	f240 136d 	movw	r3, #365	@ 0x16d
 800a5b6:	bf18      	it	ne
 800a5b8:	f44f 73b6 	movne.w	r3, #364	@ 0x16c
 800a5bc:	61fb      	str	r3, [r7, #28]
 800a5be:	4416      	add	r6, r2
 800a5c0:	e73c      	b.n	800a43c <mktime+0x14c>
 800a5c2:	f04f 0b00 	mov.w	fp, #0
 800a5c6:	e7c0      	b.n	800a54a <mktime+0x25a>
 800a5c8:	1ac3      	subs	r3, r0, r3
 800a5ca:	e7c8      	b.n	800a55e <mktime+0x26e>
 800a5cc:	f04f 32ff 	mov.w	r2, #4294967295
 800a5d0:	e7da      	b.n	800a588 <mktime+0x298>
 800a5d2:	f44f 73b6 	mov.w	r3, #364	@ 0x16c
 800a5d6:	e7f1      	b.n	800a5bc <mktime+0x2cc>
 800a5d8:	f240 136d 	movw	r3, #365	@ 0x16d
 800a5dc:	e7ee      	b.n	800a5bc <mktime+0x2cc>
 800a5de:	07a9      	lsls	r1, r5, #30
 800a5e0:	d117      	bne.n	800a612 <mktime+0x322>
 800a5e2:	2064      	movs	r0, #100	@ 0x64
 800a5e4:	fb95 f1f0 	sdiv	r1, r5, r0
 800a5e8:	fb00 5111 	mls	r1, r0, r1, r5
 800a5ec:	b9a1      	cbnz	r1, 800a618 <mktime+0x328>
 800a5ee:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800a5f2:	f205 756c 	addw	r5, r5, #1900	@ 0x76c
 800a5f6:	fb95 f0f1 	sdiv	r0, r5, r1
 800a5fa:	fb01 5510 	mls	r5, r1, r0, r5
 800a5fe:	2d00      	cmp	r5, #0
 800a600:	f240 116d 	movw	r1, #365	@ 0x16d
 800a604:	bf08      	it	eq
 800a606:	f44f 71b7 	moveq.w	r1, #366	@ 0x16e
 800a60a:	428b      	cmp	r3, r1
 800a60c:	bfa8      	it	ge
 800a60e:	1a5b      	subge	r3, r3, r1
 800a610:	e7d4      	b.n	800a5bc <mktime+0x2cc>
 800a612:	f240 116d 	movw	r1, #365	@ 0x16d
 800a616:	e7f8      	b.n	800a60a <mktime+0x31a>
 800a618:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 800a61c:	e7f5      	b.n	800a60a <mktime+0x31a>
 800a61e:	3607      	adds	r6, #7
 800a620:	e722      	b.n	800a468 <mktime+0x178>
 800a622:	bf00      	nop
 800a624:	0800ee88 	.word	0x0800ee88
 800a628:	00015180 	.word	0x00015180
 800a62c:	20009534 	.word	0x20009534
 800a630:	f04f 34ff 	mov.w	r4, #4294967295
 800a634:	46a0      	mov	r8, r4
 800a636:	e71a      	b.n	800a46e <mktime+0x17e>
 800a638:	f1ba 0f00 	cmp.w	sl, #0
 800a63c:	dac1      	bge.n	800a5c2 <mktime+0x2d2>
 800a63e:	f04f 0b00 	mov.w	fp, #0
 800a642:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800a646:	191c      	adds	r4, r3, r4
 800a648:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800a64c:	e701      	b.n	800a452 <mktime+0x162>
 800a64e:	bf00      	nop

0800a650 <__tzcalc_limits>:
 800a650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a654:	4604      	mov	r4, r0
 800a656:	f003 fa6d 	bl	800db34 <__gettzinfo>
 800a65a:	f240 73b1 	movw	r3, #1969	@ 0x7b1
 800a65e:	429c      	cmp	r4, r3
 800a660:	f340 8099 	ble.w	800a796 <__tzcalc_limits+0x146>
 800a664:	f46f 67f6 	mvn.w	r7, #1968	@ 0x7b0
 800a668:	19e5      	adds	r5, r4, r7
 800a66a:	f2a4 73b2 	subw	r3, r4, #1970	@ 0x7b2
 800a66e:	f240 126d 	movw	r2, #365	@ 0x16d
 800a672:	10ad      	asrs	r5, r5, #2
 800a674:	fb02 5503 	mla	r5, r2, r3, r5
 800a678:	f46f 6cc8 	mvn.w	ip, #1600	@ 0x640
 800a67c:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 800a680:	f2a4 736d 	subw	r3, r4, #1901	@ 0x76d
 800a684:	4f45      	ldr	r7, [pc, #276]	@ (800a79c <__tzcalc_limits+0x14c>)
 800a686:	fb93 f3f2 	sdiv	r3, r3, r2
 800a68a:	441d      	add	r5, r3
 800a68c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800a690:	eb04 030c 	add.w	r3, r4, ip
 800a694:	6044      	str	r4, [r0, #4]
 800a696:	fbb3 f3f2 	udiv	r3, r3, r2
 800a69a:	4601      	mov	r1, r0
 800a69c:	441d      	add	r5, r3
 800a69e:	f100 0c50 	add.w	ip, r0, #80	@ 0x50
 800a6a2:	7a0b      	ldrb	r3, [r1, #8]
 800a6a4:	694a      	ldr	r2, [r1, #20]
 800a6a6:	2b4a      	cmp	r3, #74	@ 0x4a
 800a6a8:	d133      	bne.n	800a712 <__tzcalc_limits+0xc2>
 800a6aa:	07a6      	lsls	r6, r4, #30
 800a6ac:	eb05 0302 	add.w	r3, r5, r2
 800a6b0:	d106      	bne.n	800a6c0 <__tzcalc_limits+0x70>
 800a6b2:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 800a6b6:	fb94 f6fe 	sdiv	r6, r4, lr
 800a6ba:	fb0e 4616 	mls	r6, lr, r6, r4
 800a6be:	b936      	cbnz	r6, 800a6ce <__tzcalc_limits+0x7e>
 800a6c0:	f44f 7ec8 	mov.w	lr, #400	@ 0x190
 800a6c4:	fb94 f6fe 	sdiv	r6, r4, lr
 800a6c8:	fb0e 4616 	mls	r6, lr, r6, r4
 800a6cc:	b9fe      	cbnz	r6, 800a70e <__tzcalc_limits+0xbe>
 800a6ce:	2a3b      	cmp	r2, #59	@ 0x3b
 800a6d0:	bfd4      	ite	le
 800a6d2:	2200      	movle	r2, #0
 800a6d4:	2201      	movgt	r2, #1
 800a6d6:	4413      	add	r3, r2
 800a6d8:	3b01      	subs	r3, #1
 800a6da:	698a      	ldr	r2, [r1, #24]
 800a6dc:	17d6      	asrs	r6, r2, #31
 800a6de:	fbc3 2607 	smlal	r2, r6, r3, r7
 800a6e2:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 800a6e4:	18d2      	adds	r2, r2, r3
 800a6e6:	eb46 73e3 	adc.w	r3, r6, r3, asr #31
 800a6ea:	e9c1 2308 	strd	r2, r3, [r1, #32]
 800a6ee:	3128      	adds	r1, #40	@ 0x28
 800a6f0:	458c      	cmp	ip, r1
 800a6f2:	d1d6      	bne.n	800a6a2 <__tzcalc_limits+0x52>
 800a6f4:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 800a6f8:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	@ 0x48
 800a6fc:	428c      	cmp	r4, r1
 800a6fe:	4193      	sbcs	r3, r2
 800a700:	bfb4      	ite	lt
 800a702:	2301      	movlt	r3, #1
 800a704:	2300      	movge	r3, #0
 800a706:	6003      	str	r3, [r0, #0]
 800a708:	2001      	movs	r0, #1
 800a70a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a70e:	2200      	movs	r2, #0
 800a710:	e7e1      	b.n	800a6d6 <__tzcalc_limits+0x86>
 800a712:	2b44      	cmp	r3, #68	@ 0x44
 800a714:	d101      	bne.n	800a71a <__tzcalc_limits+0xca>
 800a716:	18ab      	adds	r3, r5, r2
 800a718:	e7df      	b.n	800a6da <__tzcalc_limits+0x8a>
 800a71a:	07a3      	lsls	r3, r4, #30
 800a71c:	d105      	bne.n	800a72a <__tzcalc_limits+0xda>
 800a71e:	2664      	movs	r6, #100	@ 0x64
 800a720:	fb94 f3f6 	sdiv	r3, r4, r6
 800a724:	fb06 4313 	mls	r3, r6, r3, r4
 800a728:	bb7b      	cbnz	r3, 800a78a <__tzcalc_limits+0x13a>
 800a72a:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800a72e:	fb94 f6f3 	sdiv	r6, r4, r3
 800a732:	fb03 4616 	mls	r6, r3, r6, r4
 800a736:	fab6 f686 	clz	r6, r6
 800a73a:	0976      	lsrs	r6, r6, #5
 800a73c:	f8df e060 	ldr.w	lr, [pc, #96]	@ 800a7a0 <__tzcalc_limits+0x150>
 800a740:	f8d1 900c 	ldr.w	r9, [r1, #12]
 800a744:	f04f 0a30 	mov.w	sl, #48	@ 0x30
 800a748:	462b      	mov	r3, r5
 800a74a:	f04f 0800 	mov.w	r8, #0
 800a74e:	fb0a e606 	mla	r6, sl, r6, lr
 800a752:	f108 0801 	add.w	r8, r8, #1
 800a756:	45c1      	cmp	r9, r8
 800a758:	f856 e028 	ldr.w	lr, [r6, r8, lsl #2]
 800a75c:	dc17      	bgt.n	800a78e <__tzcalc_limits+0x13e>
 800a75e:	f103 0804 	add.w	r8, r3, #4
 800a762:	2607      	movs	r6, #7
 800a764:	fb98 f6f6 	sdiv	r6, r8, r6
 800a768:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 800a76c:	eba8 0606 	sub.w	r6, r8, r6
 800a770:	1b92      	subs	r2, r2, r6
 800a772:	690e      	ldr	r6, [r1, #16]
 800a774:	f106 36ff 	add.w	r6, r6, #4294967295
 800a778:	bf48      	it	mi
 800a77a:	3207      	addmi	r2, #7
 800a77c:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 800a780:	4432      	add	r2, r6
 800a782:	4572      	cmp	r2, lr
 800a784:	da05      	bge.n	800a792 <__tzcalc_limits+0x142>
 800a786:	4413      	add	r3, r2
 800a788:	e7a7      	b.n	800a6da <__tzcalc_limits+0x8a>
 800a78a:	2601      	movs	r6, #1
 800a78c:	e7d6      	b.n	800a73c <__tzcalc_limits+0xec>
 800a78e:	4473      	add	r3, lr
 800a790:	e7df      	b.n	800a752 <__tzcalc_limits+0x102>
 800a792:	3a07      	subs	r2, #7
 800a794:	e7f5      	b.n	800a782 <__tzcalc_limits+0x132>
 800a796:	2000      	movs	r0, #0
 800a798:	e7b7      	b.n	800a70a <__tzcalc_limits+0xba>
 800a79a:	bf00      	nop
 800a79c:	00015180 	.word	0x00015180
 800a7a0:	0800f1a8 	.word	0x0800f1a8

0800a7a4 <__tz_lock>:
 800a7a4:	4801      	ldr	r0, [pc, #4]	@ (800a7ac <__tz_lock+0x8>)
 800a7a6:	f7f8 bbd2 	b.w	8002f4e <__retarget_lock_acquire>
 800a7aa:	bf00      	nop
 800a7ac:	20003564 	.word	0x20003564

0800a7b0 <__tz_unlock>:
 800a7b0:	4801      	ldr	r0, [pc, #4]	@ (800a7b8 <__tz_unlock+0x8>)
 800a7b2:	f7f8 bbd6 	b.w	8002f62 <__retarget_lock_release>
 800a7b6:	bf00      	nop
 800a7b8:	20003564 	.word	0x20003564

0800a7bc <_tzset_unlocked>:
 800a7bc:	4b01      	ldr	r3, [pc, #4]	@ (800a7c4 <_tzset_unlocked+0x8>)
 800a7be:	6818      	ldr	r0, [r3, #0]
 800a7c0:	f000 b802 	b.w	800a7c8 <_tzset_unlocked_r>
 800a7c4:	200001a0 	.word	0x200001a0

0800a7c8 <_tzset_unlocked_r>:
 800a7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7cc:	b08d      	sub	sp, #52	@ 0x34
 800a7ce:	4607      	mov	r7, r0
 800a7d0:	f003 f9b0 	bl	800db34 <__gettzinfo>
 800a7d4:	49bc      	ldr	r1, [pc, #752]	@ (800aac8 <_tzset_unlocked_r+0x300>)
 800a7d6:	4dbd      	ldr	r5, [pc, #756]	@ (800aacc <_tzset_unlocked_r+0x304>)
 800a7d8:	4604      	mov	r4, r0
 800a7da:	4638      	mov	r0, r7
 800a7dc:	f001 fcd4 	bl	800c188 <_getenv_r>
 800a7e0:	4606      	mov	r6, r0
 800a7e2:	bb10      	cbnz	r0, 800a82a <_tzset_unlocked_r+0x62>
 800a7e4:	4bba      	ldr	r3, [pc, #744]	@ (800aad0 <_tzset_unlocked_r+0x308>)
 800a7e6:	4abb      	ldr	r2, [pc, #748]	@ (800aad4 <_tzset_unlocked_r+0x30c>)
 800a7e8:	6018      	str	r0, [r3, #0]
 800a7ea:	4bbb      	ldr	r3, [pc, #748]	@ (800aad8 <_tzset_unlocked_r+0x310>)
 800a7ec:	62a0      	str	r0, [r4, #40]	@ 0x28
 800a7ee:	6018      	str	r0, [r3, #0]
 800a7f0:	4bba      	ldr	r3, [pc, #744]	@ (800aadc <_tzset_unlocked_r+0x314>)
 800a7f2:	6520      	str	r0, [r4, #80]	@ 0x50
 800a7f4:	e9c3 2200 	strd	r2, r2, [r3]
 800a7f8:	214a      	movs	r1, #74	@ 0x4a
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	e9c4 0003 	strd	r0, r0, [r4, #12]
 800a802:	e9c4 0005 	strd	r0, r0, [r4, #20]
 800a806:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
 800a80a:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
 800a80e:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800a812:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800a816:	6828      	ldr	r0, [r5, #0]
 800a818:	7221      	strb	r1, [r4, #8]
 800a81a:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800a81e:	f7fd fbdd 	bl	8007fdc <free>
 800a822:	602e      	str	r6, [r5, #0]
 800a824:	b00d      	add	sp, #52	@ 0x34
 800a826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a82a:	6829      	ldr	r1, [r5, #0]
 800a82c:	2900      	cmp	r1, #0
 800a82e:	f040 808e 	bne.w	800a94e <_tzset_unlocked_r+0x186>
 800a832:	6828      	ldr	r0, [r5, #0]
 800a834:	f7fd fbd2 	bl	8007fdc <free>
 800a838:	4630      	mov	r0, r6
 800a83a:	f7f5 fd29 	bl	8000290 <strlen>
 800a83e:	1c41      	adds	r1, r0, #1
 800a840:	4638      	mov	r0, r7
 800a842:	f7fd fbf5 	bl	8008030 <_malloc_r>
 800a846:	6028      	str	r0, [r5, #0]
 800a848:	2800      	cmp	r0, #0
 800a84a:	f040 8086 	bne.w	800a95a <_tzset_unlocked_r+0x192>
 800a84e:	4aa2      	ldr	r2, [pc, #648]	@ (800aad8 <_tzset_unlocked_r+0x310>)
 800a850:	f8df 8288 	ldr.w	r8, [pc, #648]	@ 800aadc <_tzset_unlocked_r+0x314>
 800a854:	f8df a278 	ldr.w	sl, [pc, #632]	@ 800aad0 <_tzset_unlocked_r+0x308>
 800a858:	2300      	movs	r3, #0
 800a85a:	6013      	str	r3, [r2, #0]
 800a85c:	4aa0      	ldr	r2, [pc, #640]	@ (800aae0 <_tzset_unlocked_r+0x318>)
 800a85e:	f8ca 3000 	str.w	r3, [sl]
 800a862:	2000      	movs	r0, #0
 800a864:	2100      	movs	r1, #0
 800a866:	e9c8 2200 	strd	r2, r2, [r8]
 800a86a:	e9c4 3303 	strd	r3, r3, [r4, #12]
 800a86e:	e9c4 3305 	strd	r3, r3, [r4, #20]
 800a872:	e9c4 0108 	strd	r0, r1, [r4, #32]
 800a876:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 800a87a:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
 800a87e:	e9c4 0112 	strd	r0, r1, [r4, #72]	@ 0x48
 800a882:	224a      	movs	r2, #74	@ 0x4a
 800a884:	7222      	strb	r2, [r4, #8]
 800a886:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a888:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
 800a88c:	6523      	str	r3, [r4, #80]	@ 0x50
 800a88e:	7833      	ldrb	r3, [r6, #0]
 800a890:	2b3a      	cmp	r3, #58	@ 0x3a
 800a892:	bf08      	it	eq
 800a894:	3601      	addeq	r6, #1
 800a896:	7833      	ldrb	r3, [r6, #0]
 800a898:	2b3c      	cmp	r3, #60	@ 0x3c
 800a89a:	d162      	bne.n	800a962 <_tzset_unlocked_r+0x19a>
 800a89c:	1c75      	adds	r5, r6, #1
 800a89e:	4a91      	ldr	r2, [pc, #580]	@ (800aae4 <_tzset_unlocked_r+0x31c>)
 800a8a0:	4991      	ldr	r1, [pc, #580]	@ (800aae8 <_tzset_unlocked_r+0x320>)
 800a8a2:	ab0a      	add	r3, sp, #40	@ 0x28
 800a8a4:	4628      	mov	r0, r5
 800a8a6:	f7ff fae5 	bl	8009e74 <siscanf>
 800a8aa:	2800      	cmp	r0, #0
 800a8ac:	ddba      	ble.n	800a824 <_tzset_unlocked_r+0x5c>
 800a8ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8b0:	1eda      	subs	r2, r3, #3
 800a8b2:	2a07      	cmp	r2, #7
 800a8b4:	d8b6      	bhi.n	800a824 <_tzset_unlocked_r+0x5c>
 800a8b6:	5ceb      	ldrb	r3, [r5, r3]
 800a8b8:	2b3e      	cmp	r3, #62	@ 0x3e
 800a8ba:	d1b3      	bne.n	800a824 <_tzset_unlocked_r+0x5c>
 800a8bc:	3602      	adds	r6, #2
 800a8be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8c0:	18f5      	adds	r5, r6, r3
 800a8c2:	5cf3      	ldrb	r3, [r6, r3]
 800a8c4:	2b2d      	cmp	r3, #45	@ 0x2d
 800a8c6:	d15a      	bne.n	800a97e <_tzset_unlocked_r+0x1b6>
 800a8c8:	3501      	adds	r5, #1
 800a8ca:	f04f 39ff 	mov.w	r9, #4294967295
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	f8ad 301e 	strh.w	r3, [sp, #30]
 800a8d4:	f8ad 3020 	strh.w	r3, [sp, #32]
 800a8d8:	af08      	add	r7, sp, #32
 800a8da:	ab0a      	add	r3, sp, #40	@ 0x28
 800a8dc:	e9cd 3701 	strd	r3, r7, [sp, #4]
 800a8e0:	9303      	str	r3, [sp, #12]
 800a8e2:	f10d 031e 	add.w	r3, sp, #30
 800a8e6:	9300      	str	r3, [sp, #0]
 800a8e8:	4980      	ldr	r1, [pc, #512]	@ (800aaec <_tzset_unlocked_r+0x324>)
 800a8ea:	ab0a      	add	r3, sp, #40	@ 0x28
 800a8ec:	aa07      	add	r2, sp, #28
 800a8ee:	4628      	mov	r0, r5
 800a8f0:	f7ff fac0 	bl	8009e74 <siscanf>
 800a8f4:	2800      	cmp	r0, #0
 800a8f6:	dd95      	ble.n	800a824 <_tzset_unlocked_r+0x5c>
 800a8f8:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800a8fc:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 800a900:	223c      	movs	r2, #60	@ 0x3c
 800a902:	fb02 6603 	mla	r6, r2, r3, r6
 800a906:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800a90a:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800a90e:	fb02 6603 	mla	r6, r2, r3, r6
 800a912:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a914:	fb09 f606 	mul.w	r6, r9, r6
 800a918:	eb05 0903 	add.w	r9, r5, r3
 800a91c:	5ceb      	ldrb	r3, [r5, r3]
 800a91e:	2b3c      	cmp	r3, #60	@ 0x3c
 800a920:	f040 80ee 	bne.w	800ab00 <_tzset_unlocked_r+0x338>
 800a924:	f109 0501 	add.w	r5, r9, #1
 800a928:	4a71      	ldr	r2, [pc, #452]	@ (800aaf0 <_tzset_unlocked_r+0x328>)
 800a92a:	496f      	ldr	r1, [pc, #444]	@ (800aae8 <_tzset_unlocked_r+0x320>)
 800a92c:	ab0a      	add	r3, sp, #40	@ 0x28
 800a92e:	4628      	mov	r0, r5
 800a930:	f7ff faa0 	bl	8009e74 <siscanf>
 800a934:	2800      	cmp	r0, #0
 800a936:	dc28      	bgt.n	800a98a <_tzset_unlocked_r+0x1c2>
 800a938:	f899 3001 	ldrb.w	r3, [r9, #1]
 800a93c:	2b3e      	cmp	r3, #62	@ 0x3e
 800a93e:	d124      	bne.n	800a98a <_tzset_unlocked_r+0x1c2>
 800a940:	4b68      	ldr	r3, [pc, #416]	@ (800aae4 <_tzset_unlocked_r+0x31c>)
 800a942:	62a6      	str	r6, [r4, #40]	@ 0x28
 800a944:	e9c8 3300 	strd	r3, r3, [r8]
 800a948:	f8ca 6000 	str.w	r6, [sl]
 800a94c:	e76a      	b.n	800a824 <_tzset_unlocked_r+0x5c>
 800a94e:	f7f5 fc3f 	bl	80001d0 <strcmp>
 800a952:	2800      	cmp	r0, #0
 800a954:	f47f af6d 	bne.w	800a832 <_tzset_unlocked_r+0x6a>
 800a958:	e764      	b.n	800a824 <_tzset_unlocked_r+0x5c>
 800a95a:	4631      	mov	r1, r6
 800a95c:	f000 f9da 	bl	800ad14 <strcpy>
 800a960:	e775      	b.n	800a84e <_tzset_unlocked_r+0x86>
 800a962:	4a60      	ldr	r2, [pc, #384]	@ (800aae4 <_tzset_unlocked_r+0x31c>)
 800a964:	4963      	ldr	r1, [pc, #396]	@ (800aaf4 <_tzset_unlocked_r+0x32c>)
 800a966:	ab0a      	add	r3, sp, #40	@ 0x28
 800a968:	4630      	mov	r0, r6
 800a96a:	f7ff fa83 	bl	8009e74 <siscanf>
 800a96e:	2800      	cmp	r0, #0
 800a970:	f77f af58 	ble.w	800a824 <_tzset_unlocked_r+0x5c>
 800a974:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a976:	3b03      	subs	r3, #3
 800a978:	2b07      	cmp	r3, #7
 800a97a:	d9a0      	bls.n	800a8be <_tzset_unlocked_r+0xf6>
 800a97c:	e752      	b.n	800a824 <_tzset_unlocked_r+0x5c>
 800a97e:	2b2b      	cmp	r3, #43	@ 0x2b
 800a980:	bf08      	it	eq
 800a982:	3501      	addeq	r5, #1
 800a984:	f04f 0901 	mov.w	r9, #1
 800a988:	e7a1      	b.n	800a8ce <_tzset_unlocked_r+0x106>
 800a98a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a98c:	1eda      	subs	r2, r3, #3
 800a98e:	2a07      	cmp	r2, #7
 800a990:	f63f af48 	bhi.w	800a824 <_tzset_unlocked_r+0x5c>
 800a994:	5ceb      	ldrb	r3, [r5, r3]
 800a996:	2b3e      	cmp	r3, #62	@ 0x3e
 800a998:	f47f af44 	bne.w	800a824 <_tzset_unlocked_r+0x5c>
 800a99c:	f109 0902 	add.w	r9, r9, #2
 800a9a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a9a2:	eb09 0503 	add.w	r5, r9, r3
 800a9a6:	f819 3003 	ldrb.w	r3, [r9, r3]
 800a9aa:	2b2d      	cmp	r3, #45	@ 0x2d
 800a9ac:	f040 80b7 	bne.w	800ab1e <_tzset_unlocked_r+0x356>
 800a9b0:	3501      	adds	r5, #1
 800a9b2:	f04f 39ff 	mov.w	r9, #4294967295
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	f8ad 301c 	strh.w	r3, [sp, #28]
 800a9bc:	f8ad 301e 	strh.w	r3, [sp, #30]
 800a9c0:	f8ad 3020 	strh.w	r3, [sp, #32]
 800a9c4:	930a      	str	r3, [sp, #40]	@ 0x28
 800a9c6:	ab0a      	add	r3, sp, #40	@ 0x28
 800a9c8:	e9cd 7302 	strd	r7, r3, [sp, #8]
 800a9cc:	9301      	str	r3, [sp, #4]
 800a9ce:	f10d 031e 	add.w	r3, sp, #30
 800a9d2:	9300      	str	r3, [sp, #0]
 800a9d4:	4945      	ldr	r1, [pc, #276]	@ (800aaec <_tzset_unlocked_r+0x324>)
 800a9d6:	ab0a      	add	r3, sp, #40	@ 0x28
 800a9d8:	aa07      	add	r2, sp, #28
 800a9da:	4628      	mov	r0, r5
 800a9dc:	f7ff fa4a 	bl	8009e74 <siscanf>
 800a9e0:	2800      	cmp	r0, #0
 800a9e2:	f300 80a2 	bgt.w	800ab2a <_tzset_unlocked_r+0x362>
 800a9e6:	f5a6 6361 	sub.w	r3, r6, #3600	@ 0xe10
 800a9ea:	9304      	str	r3, [sp, #16]
 800a9ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a9ee:	4627      	mov	r7, r4
 800a9f0:	441d      	add	r5, r3
 800a9f2:	f04f 0b00 	mov.w	fp, #0
 800a9f6:	782b      	ldrb	r3, [r5, #0]
 800a9f8:	2b2c      	cmp	r3, #44	@ 0x2c
 800a9fa:	bf08      	it	eq
 800a9fc:	3501      	addeq	r5, #1
 800a9fe:	f895 9000 	ldrb.w	r9, [r5]
 800aa02:	f1b9 0f4d 	cmp.w	r9, #77	@ 0x4d
 800aa06:	f040 80a3 	bne.w	800ab50 <_tzset_unlocked_r+0x388>
 800aa0a:	ab0a      	add	r3, sp, #40	@ 0x28
 800aa0c:	f10d 0226 	add.w	r2, sp, #38	@ 0x26
 800aa10:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800aa14:	aa09      	add	r2, sp, #36	@ 0x24
 800aa16:	9200      	str	r2, [sp, #0]
 800aa18:	4937      	ldr	r1, [pc, #220]	@ (800aaf8 <_tzset_unlocked_r+0x330>)
 800aa1a:	9303      	str	r3, [sp, #12]
 800aa1c:	f10d 0222 	add.w	r2, sp, #34	@ 0x22
 800aa20:	4628      	mov	r0, r5
 800aa22:	f7ff fa27 	bl	8009e74 <siscanf>
 800aa26:	2803      	cmp	r0, #3
 800aa28:	f47f aefc 	bne.w	800a824 <_tzset_unlocked_r+0x5c>
 800aa2c:	f8bd 1022 	ldrh.w	r1, [sp, #34]	@ 0x22
 800aa30:	1e4b      	subs	r3, r1, #1
 800aa32:	2b0b      	cmp	r3, #11
 800aa34:	f63f aef6 	bhi.w	800a824 <_tzset_unlocked_r+0x5c>
 800aa38:	f8bd 2024 	ldrh.w	r2, [sp, #36]	@ 0x24
 800aa3c:	1e53      	subs	r3, r2, #1
 800aa3e:	2b04      	cmp	r3, #4
 800aa40:	f63f aef0 	bhi.w	800a824 <_tzset_unlocked_r+0x5c>
 800aa44:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 800aa48:	2b06      	cmp	r3, #6
 800aa4a:	f63f aeeb 	bhi.w	800a824 <_tzset_unlocked_r+0x5c>
 800aa4e:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800aa52:	f887 9008 	strb.w	r9, [r7, #8]
 800aa56:	617b      	str	r3, [r7, #20]
 800aa58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa5a:	eb05 0903 	add.w	r9, r5, r3
 800aa5e:	2500      	movs	r5, #0
 800aa60:	f04f 0302 	mov.w	r3, #2
 800aa64:	f8ad 301c 	strh.w	r3, [sp, #28]
 800aa68:	f8ad 501e 	strh.w	r5, [sp, #30]
 800aa6c:	f8ad 5020 	strh.w	r5, [sp, #32]
 800aa70:	950a      	str	r5, [sp, #40]	@ 0x28
 800aa72:	f899 3000 	ldrb.w	r3, [r9]
 800aa76:	2b2f      	cmp	r3, #47	@ 0x2f
 800aa78:	f040 8096 	bne.w	800aba8 <_tzset_unlocked_r+0x3e0>
 800aa7c:	ab0a      	add	r3, sp, #40	@ 0x28
 800aa7e:	aa08      	add	r2, sp, #32
 800aa80:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800aa84:	f10d 021e 	add.w	r2, sp, #30
 800aa88:	9200      	str	r2, [sp, #0]
 800aa8a:	491c      	ldr	r1, [pc, #112]	@ (800aafc <_tzset_unlocked_r+0x334>)
 800aa8c:	9303      	str	r3, [sp, #12]
 800aa8e:	aa07      	add	r2, sp, #28
 800aa90:	4648      	mov	r0, r9
 800aa92:	f7ff f9ef 	bl	8009e74 <siscanf>
 800aa96:	42a8      	cmp	r0, r5
 800aa98:	f300 8086 	bgt.w	800aba8 <_tzset_unlocked_r+0x3e0>
 800aa9c:	214a      	movs	r1, #74	@ 0x4a
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	e9c4 5503 	strd	r5, r5, [r4, #12]
 800aaa6:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800aaaa:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800aaae:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 800aab2:	e9c4 550f 	strd	r5, r5, [r4, #60]	@ 0x3c
 800aab6:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800aaba:	7221      	strb	r1, [r4, #8]
 800aabc:	62a5      	str	r5, [r4, #40]	@ 0x28
 800aabe:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800aac2:	6525      	str	r5, [r4, #80]	@ 0x50
 800aac4:	e6ae      	b.n	800a824 <_tzset_unlocked_r+0x5c>
 800aac6:	bf00      	nop
 800aac8:	0800eee8 	.word	0x0800eee8
 800aacc:	20009514 	.word	0x20009514
 800aad0:	20009530 	.word	0x20009530
 800aad4:	0800eeeb 	.word	0x0800eeeb
 800aad8:	20009534 	.word	0x20009534
 800aadc:	2000002c 	.word	0x2000002c
 800aae0:	0800e738 	.word	0x0800e738
 800aae4:	20009524 	.word	0x20009524
 800aae8:	0800eeef 	.word	0x0800eeef
 800aaec:	0800ef24 	.word	0x0800ef24
 800aaf0:	20009518 	.word	0x20009518
 800aaf4:	0800ef02 	.word	0x0800ef02
 800aaf8:	0800ef10 	.word	0x0800ef10
 800aafc:	0800ef23 	.word	0x0800ef23
 800ab00:	4a3e      	ldr	r2, [pc, #248]	@ (800abfc <_tzset_unlocked_r+0x434>)
 800ab02:	493f      	ldr	r1, [pc, #252]	@ (800ac00 <_tzset_unlocked_r+0x438>)
 800ab04:	ab0a      	add	r3, sp, #40	@ 0x28
 800ab06:	4648      	mov	r0, r9
 800ab08:	f7ff f9b4 	bl	8009e74 <siscanf>
 800ab0c:	2800      	cmp	r0, #0
 800ab0e:	f77f af17 	ble.w	800a940 <_tzset_unlocked_r+0x178>
 800ab12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab14:	3b03      	subs	r3, #3
 800ab16:	2b07      	cmp	r3, #7
 800ab18:	f67f af42 	bls.w	800a9a0 <_tzset_unlocked_r+0x1d8>
 800ab1c:	e682      	b.n	800a824 <_tzset_unlocked_r+0x5c>
 800ab1e:	2b2b      	cmp	r3, #43	@ 0x2b
 800ab20:	bf08      	it	eq
 800ab22:	3501      	addeq	r5, #1
 800ab24:	f04f 0901 	mov.w	r9, #1
 800ab28:	e745      	b.n	800a9b6 <_tzset_unlocked_r+0x1ee>
 800ab2a:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800ab2e:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800ab32:	213c      	movs	r1, #60	@ 0x3c
 800ab34:	fb01 3302 	mla	r3, r1, r2, r3
 800ab38:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800ab3c:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800ab40:	fb01 3302 	mla	r3, r1, r2, r3
 800ab44:	fb09 f303 	mul.w	r3, r9, r3
 800ab48:	e74f      	b.n	800a9ea <_tzset_unlocked_r+0x222>
 800ab4a:	f04f 0b01 	mov.w	fp, #1
 800ab4e:	e752      	b.n	800a9f6 <_tzset_unlocked_r+0x22e>
 800ab50:	f1b9 0f4a 	cmp.w	r9, #74	@ 0x4a
 800ab54:	bf06      	itte	eq
 800ab56:	3501      	addeq	r5, #1
 800ab58:	464b      	moveq	r3, r9
 800ab5a:	2344      	movne	r3, #68	@ 0x44
 800ab5c:	220a      	movs	r2, #10
 800ab5e:	a90b      	add	r1, sp, #44	@ 0x2c
 800ab60:	4628      	mov	r0, r5
 800ab62:	9305      	str	r3, [sp, #20]
 800ab64:	f002 f84c 	bl	800cc00 <strtoul>
 800ab68:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 800ab6c:	9b05      	ldr	r3, [sp, #20]
 800ab6e:	f8ad 0026 	strh.w	r0, [sp, #38]	@ 0x26
 800ab72:	45a9      	cmp	r9, r5
 800ab74:	d114      	bne.n	800aba0 <_tzset_unlocked_r+0x3d8>
 800ab76:	234d      	movs	r3, #77	@ 0x4d
 800ab78:	f1bb 0f00 	cmp.w	fp, #0
 800ab7c:	d107      	bne.n	800ab8e <_tzset_unlocked_r+0x3c6>
 800ab7e:	7223      	strb	r3, [r4, #8]
 800ab80:	2103      	movs	r1, #3
 800ab82:	2302      	movs	r3, #2
 800ab84:	e9c4 1303 	strd	r1, r3, [r4, #12]
 800ab88:	f8c4 b014 	str.w	fp, [r4, #20]
 800ab8c:	e767      	b.n	800aa5e <_tzset_unlocked_r+0x296>
 800ab8e:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 800ab92:	220b      	movs	r2, #11
 800ab94:	2301      	movs	r3, #1
 800ab96:	e9c4 230d 	strd	r2, r3, [r4, #52]	@ 0x34
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800ab9e:	e75e      	b.n	800aa5e <_tzset_unlocked_r+0x296>
 800aba0:	b280      	uxth	r0, r0
 800aba2:	723b      	strb	r3, [r7, #8]
 800aba4:	6178      	str	r0, [r7, #20]
 800aba6:	e75a      	b.n	800aa5e <_tzset_unlocked_r+0x296>
 800aba8:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800abac:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800abb0:	213c      	movs	r1, #60	@ 0x3c
 800abb2:	fb01 3302 	mla	r3, r1, r2, r3
 800abb6:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800abba:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800abbe:	fb01 3302 	mla	r3, r1, r2, r3
 800abc2:	61bb      	str	r3, [r7, #24]
 800abc4:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800abc6:	3728      	adds	r7, #40	@ 0x28
 800abc8:	444d      	add	r5, r9
 800abca:	f1bb 0f00 	cmp.w	fp, #0
 800abce:	d0bc      	beq.n	800ab4a <_tzset_unlocked_r+0x382>
 800abd0:	9b04      	ldr	r3, [sp, #16]
 800abd2:	6523      	str	r3, [r4, #80]	@ 0x50
 800abd4:	4b0b      	ldr	r3, [pc, #44]	@ (800ac04 <_tzset_unlocked_r+0x43c>)
 800abd6:	f8c8 3000 	str.w	r3, [r8]
 800abda:	6860      	ldr	r0, [r4, #4]
 800abdc:	4b07      	ldr	r3, [pc, #28]	@ (800abfc <_tzset_unlocked_r+0x434>)
 800abde:	62a6      	str	r6, [r4, #40]	@ 0x28
 800abe0:	f8c8 3004 	str.w	r3, [r8, #4]
 800abe4:	f7ff fd34 	bl	800a650 <__tzcalc_limits>
 800abe8:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800abea:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800abec:	f8ca 2000 	str.w	r2, [sl]
 800abf0:	1a9b      	subs	r3, r3, r2
 800abf2:	4a05      	ldr	r2, [pc, #20]	@ (800ac08 <_tzset_unlocked_r+0x440>)
 800abf4:	bf18      	it	ne
 800abf6:	2301      	movne	r3, #1
 800abf8:	6013      	str	r3, [r2, #0]
 800abfa:	e613      	b.n	800a824 <_tzset_unlocked_r+0x5c>
 800abfc:	20009518 	.word	0x20009518
 800ac00:	0800ef02 	.word	0x0800ef02
 800ac04:	20009524 	.word	0x20009524
 800ac08:	20009534 	.word	0x20009534

0800ac0c <_localeconv_r>:
 800ac0c:	4800      	ldr	r0, [pc, #0]	@ (800ac10 <_localeconv_r+0x4>)
 800ac0e:	4770      	bx	lr
 800ac10:	20000124 	.word	0x20000124

0800ac14 <_close_r>:
 800ac14:	b538      	push	{r3, r4, r5, lr}
 800ac16:	4d06      	ldr	r5, [pc, #24]	@ (800ac30 <_close_r+0x1c>)
 800ac18:	2300      	movs	r3, #0
 800ac1a:	4604      	mov	r4, r0
 800ac1c:	4608      	mov	r0, r1
 800ac1e:	602b      	str	r3, [r5, #0]
 800ac20:	f7f8 f8e0 	bl	8002de4 <_close>
 800ac24:	1c43      	adds	r3, r0, #1
 800ac26:	d102      	bne.n	800ac2e <_close_r+0x1a>
 800ac28:	682b      	ldr	r3, [r5, #0]
 800ac2a:	b103      	cbz	r3, 800ac2e <_close_r+0x1a>
 800ac2c:	6023      	str	r3, [r4, #0]
 800ac2e:	bd38      	pop	{r3, r4, r5, pc}
 800ac30:	20009538 	.word	0x20009538

0800ac34 <_lseek_r>:
 800ac34:	b538      	push	{r3, r4, r5, lr}
 800ac36:	4d07      	ldr	r5, [pc, #28]	@ (800ac54 <_lseek_r+0x20>)
 800ac38:	4604      	mov	r4, r0
 800ac3a:	4608      	mov	r0, r1
 800ac3c:	4611      	mov	r1, r2
 800ac3e:	2200      	movs	r2, #0
 800ac40:	602a      	str	r2, [r5, #0]
 800ac42:	461a      	mov	r2, r3
 800ac44:	f7f8 f8d8 	bl	8002df8 <_lseek>
 800ac48:	1c43      	adds	r3, r0, #1
 800ac4a:	d102      	bne.n	800ac52 <_lseek_r+0x1e>
 800ac4c:	682b      	ldr	r3, [r5, #0]
 800ac4e:	b103      	cbz	r3, 800ac52 <_lseek_r+0x1e>
 800ac50:	6023      	str	r3, [r4, #0]
 800ac52:	bd38      	pop	{r3, r4, r5, pc}
 800ac54:	20009538 	.word	0x20009538

0800ac58 <_read_r>:
 800ac58:	b538      	push	{r3, r4, r5, lr}
 800ac5a:	4d07      	ldr	r5, [pc, #28]	@ (800ac78 <_read_r+0x20>)
 800ac5c:	4604      	mov	r4, r0
 800ac5e:	4608      	mov	r0, r1
 800ac60:	4611      	mov	r1, r2
 800ac62:	2200      	movs	r2, #0
 800ac64:	602a      	str	r2, [r5, #0]
 800ac66:	461a      	mov	r2, r3
 800ac68:	f7f8 f8a0 	bl	8002dac <_read>
 800ac6c:	1c43      	adds	r3, r0, #1
 800ac6e:	d102      	bne.n	800ac76 <_read_r+0x1e>
 800ac70:	682b      	ldr	r3, [r5, #0]
 800ac72:	b103      	cbz	r3, 800ac76 <_read_r+0x1e>
 800ac74:	6023      	str	r3, [r4, #0]
 800ac76:	bd38      	pop	{r3, r4, r5, pc}
 800ac78:	20009538 	.word	0x20009538

0800ac7c <_sbrk_r>:
 800ac7c:	b538      	push	{r3, r4, r5, lr}
 800ac7e:	4d06      	ldr	r5, [pc, #24]	@ (800ac98 <_sbrk_r+0x1c>)
 800ac80:	2300      	movs	r3, #0
 800ac82:	4604      	mov	r4, r0
 800ac84:	4608      	mov	r0, r1
 800ac86:	602b      	str	r3, [r5, #0]
 800ac88:	f7f8 f8b8 	bl	8002dfc <_sbrk>
 800ac8c:	1c43      	adds	r3, r0, #1
 800ac8e:	d102      	bne.n	800ac96 <_sbrk_r+0x1a>
 800ac90:	682b      	ldr	r3, [r5, #0]
 800ac92:	b103      	cbz	r3, 800ac96 <_sbrk_r+0x1a>
 800ac94:	6023      	str	r3, [r4, #0]
 800ac96:	bd38      	pop	{r3, r4, r5, pc}
 800ac98:	20009538 	.word	0x20009538

0800ac9c <_write_r>:
 800ac9c:	b538      	push	{r3, r4, r5, lr}
 800ac9e:	4d07      	ldr	r5, [pc, #28]	@ (800acbc <_write_r+0x20>)
 800aca0:	4604      	mov	r4, r0
 800aca2:	4608      	mov	r0, r1
 800aca4:	4611      	mov	r1, r2
 800aca6:	2200      	movs	r2, #0
 800aca8:	602a      	str	r2, [r5, #0]
 800acaa:	461a      	mov	r2, r3
 800acac:	f7f8 f88c 	bl	8002dc8 <_write>
 800acb0:	1c43      	adds	r3, r0, #1
 800acb2:	d102      	bne.n	800acba <_write_r+0x1e>
 800acb4:	682b      	ldr	r3, [r5, #0]
 800acb6:	b103      	cbz	r3, 800acba <_write_r+0x1e>
 800acb8:	6023      	str	r3, [r4, #0]
 800acba:	bd38      	pop	{r3, r4, r5, pc}
 800acbc:	20009538 	.word	0x20009538

0800acc0 <__errno>:
 800acc0:	4b01      	ldr	r3, [pc, #4]	@ (800acc8 <__errno+0x8>)
 800acc2:	6818      	ldr	r0, [r3, #0]
 800acc4:	4770      	bx	lr
 800acc6:	bf00      	nop
 800acc8:	200001a0 	.word	0x200001a0

0800accc <__libc_init_array>:
 800accc:	b570      	push	{r4, r5, r6, lr}
 800acce:	4d0d      	ldr	r5, [pc, #52]	@ (800ad04 <__libc_init_array+0x38>)
 800acd0:	4c0d      	ldr	r4, [pc, #52]	@ (800ad08 <__libc_init_array+0x3c>)
 800acd2:	1b64      	subs	r4, r4, r5
 800acd4:	10a4      	asrs	r4, r4, #2
 800acd6:	2600      	movs	r6, #0
 800acd8:	42a6      	cmp	r6, r4
 800acda:	d109      	bne.n	800acf0 <__libc_init_array+0x24>
 800acdc:	4d0b      	ldr	r5, [pc, #44]	@ (800ad0c <__libc_init_array+0x40>)
 800acde:	4c0c      	ldr	r4, [pc, #48]	@ (800ad10 <__libc_init_array+0x44>)
 800ace0:	f003 f89e 	bl	800de20 <_init>
 800ace4:	1b64      	subs	r4, r4, r5
 800ace6:	10a4      	asrs	r4, r4, #2
 800ace8:	2600      	movs	r6, #0
 800acea:	42a6      	cmp	r6, r4
 800acec:	d105      	bne.n	800acfa <__libc_init_array+0x2e>
 800acee:	bd70      	pop	{r4, r5, r6, pc}
 800acf0:	f855 3b04 	ldr.w	r3, [r5], #4
 800acf4:	4798      	blx	r3
 800acf6:	3601      	adds	r6, #1
 800acf8:	e7ee      	b.n	800acd8 <__libc_init_array+0xc>
 800acfa:	f855 3b04 	ldr.w	r3, [r5], #4
 800acfe:	4798      	blx	r3
 800ad00:	3601      	adds	r6, #1
 800ad02:	e7f2      	b.n	800acea <__libc_init_array+0x1e>
 800ad04:	0800f250 	.word	0x0800f250
 800ad08:	0800f250 	.word	0x0800f250
 800ad0c:	0800f250 	.word	0x0800f250
 800ad10:	0800f254 	.word	0x0800f254

0800ad14 <strcpy>:
 800ad14:	4603      	mov	r3, r0
 800ad16:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad1a:	f803 2b01 	strb.w	r2, [r3], #1
 800ad1e:	2a00      	cmp	r2, #0
 800ad20:	d1f9      	bne.n	800ad16 <strcpy+0x2>
 800ad22:	4770      	bx	lr

0800ad24 <memcpy>:
 800ad24:	440a      	add	r2, r1
 800ad26:	4291      	cmp	r1, r2
 800ad28:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad2c:	d100      	bne.n	800ad30 <memcpy+0xc>
 800ad2e:	4770      	bx	lr
 800ad30:	b510      	push	{r4, lr}
 800ad32:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad36:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad3a:	4291      	cmp	r1, r2
 800ad3c:	d1f9      	bne.n	800ad32 <memcpy+0xe>
 800ad3e:	bd10      	pop	{r4, pc}

0800ad40 <nan>:
 800ad40:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ad48 <nan+0x8>
 800ad44:	4770      	bx	lr
 800ad46:	bf00      	nop
 800ad48:	00000000 	.word	0x00000000
 800ad4c:	7ff80000 	.word	0x7ff80000

0800ad50 <nanf>:
 800ad50:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ad58 <nanf+0x8>
 800ad54:	4770      	bx	lr
 800ad56:	bf00      	nop
 800ad58:	7fc00000 	.word	0x7fc00000

0800ad5c <div>:
 800ad5c:	b510      	push	{r4, lr}
 800ad5e:	fb91 f4f2 	sdiv	r4, r1, r2
 800ad62:	fb02 1114 	mls	r1, r2, r4, r1
 800ad66:	6004      	str	r4, [r0, #0]
 800ad68:	6041      	str	r1, [r0, #4]
 800ad6a:	bd10      	pop	{r4, pc}

0800ad6c <quorem>:
 800ad6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad70:	6903      	ldr	r3, [r0, #16]
 800ad72:	690c      	ldr	r4, [r1, #16]
 800ad74:	42a3      	cmp	r3, r4
 800ad76:	4607      	mov	r7, r0
 800ad78:	db7e      	blt.n	800ae78 <quorem+0x10c>
 800ad7a:	3c01      	subs	r4, #1
 800ad7c:	f101 0814 	add.w	r8, r1, #20
 800ad80:	00a3      	lsls	r3, r4, #2
 800ad82:	f100 0514 	add.w	r5, r0, #20
 800ad86:	9300      	str	r3, [sp, #0]
 800ad88:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ad8c:	9301      	str	r3, [sp, #4]
 800ad8e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ad92:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ad96:	3301      	adds	r3, #1
 800ad98:	429a      	cmp	r2, r3
 800ad9a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ad9e:	fbb2 f6f3 	udiv	r6, r2, r3
 800ada2:	d32e      	bcc.n	800ae02 <quorem+0x96>
 800ada4:	f04f 0a00 	mov.w	sl, #0
 800ada8:	46c4      	mov	ip, r8
 800adaa:	46ae      	mov	lr, r5
 800adac:	46d3      	mov	fp, sl
 800adae:	f85c 3b04 	ldr.w	r3, [ip], #4
 800adb2:	b298      	uxth	r0, r3
 800adb4:	fb06 a000 	mla	r0, r6, r0, sl
 800adb8:	0c02      	lsrs	r2, r0, #16
 800adba:	0c1b      	lsrs	r3, r3, #16
 800adbc:	fb06 2303 	mla	r3, r6, r3, r2
 800adc0:	f8de 2000 	ldr.w	r2, [lr]
 800adc4:	b280      	uxth	r0, r0
 800adc6:	b292      	uxth	r2, r2
 800adc8:	1a12      	subs	r2, r2, r0
 800adca:	445a      	add	r2, fp
 800adcc:	f8de 0000 	ldr.w	r0, [lr]
 800add0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800add4:	b29b      	uxth	r3, r3
 800add6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800adda:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800adde:	b292      	uxth	r2, r2
 800ade0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ade4:	45e1      	cmp	r9, ip
 800ade6:	f84e 2b04 	str.w	r2, [lr], #4
 800adea:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800adee:	d2de      	bcs.n	800adae <quorem+0x42>
 800adf0:	9b00      	ldr	r3, [sp, #0]
 800adf2:	58eb      	ldr	r3, [r5, r3]
 800adf4:	b92b      	cbnz	r3, 800ae02 <quorem+0x96>
 800adf6:	9b01      	ldr	r3, [sp, #4]
 800adf8:	3b04      	subs	r3, #4
 800adfa:	429d      	cmp	r5, r3
 800adfc:	461a      	mov	r2, r3
 800adfe:	d32f      	bcc.n	800ae60 <quorem+0xf4>
 800ae00:	613c      	str	r4, [r7, #16]
 800ae02:	4638      	mov	r0, r7
 800ae04:	f001 fc9e 	bl	800c744 <__mcmp>
 800ae08:	2800      	cmp	r0, #0
 800ae0a:	db25      	blt.n	800ae58 <quorem+0xec>
 800ae0c:	4629      	mov	r1, r5
 800ae0e:	2000      	movs	r0, #0
 800ae10:	f858 2b04 	ldr.w	r2, [r8], #4
 800ae14:	f8d1 c000 	ldr.w	ip, [r1]
 800ae18:	fa1f fe82 	uxth.w	lr, r2
 800ae1c:	fa1f f38c 	uxth.w	r3, ip
 800ae20:	eba3 030e 	sub.w	r3, r3, lr
 800ae24:	4403      	add	r3, r0
 800ae26:	0c12      	lsrs	r2, r2, #16
 800ae28:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ae2c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ae30:	b29b      	uxth	r3, r3
 800ae32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae36:	45c1      	cmp	r9, r8
 800ae38:	f841 3b04 	str.w	r3, [r1], #4
 800ae3c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ae40:	d2e6      	bcs.n	800ae10 <quorem+0xa4>
 800ae42:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae4a:	b922      	cbnz	r2, 800ae56 <quorem+0xea>
 800ae4c:	3b04      	subs	r3, #4
 800ae4e:	429d      	cmp	r5, r3
 800ae50:	461a      	mov	r2, r3
 800ae52:	d30b      	bcc.n	800ae6c <quorem+0x100>
 800ae54:	613c      	str	r4, [r7, #16]
 800ae56:	3601      	adds	r6, #1
 800ae58:	4630      	mov	r0, r6
 800ae5a:	b003      	add	sp, #12
 800ae5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae60:	6812      	ldr	r2, [r2, #0]
 800ae62:	3b04      	subs	r3, #4
 800ae64:	2a00      	cmp	r2, #0
 800ae66:	d1cb      	bne.n	800ae00 <quorem+0x94>
 800ae68:	3c01      	subs	r4, #1
 800ae6a:	e7c6      	b.n	800adfa <quorem+0x8e>
 800ae6c:	6812      	ldr	r2, [r2, #0]
 800ae6e:	3b04      	subs	r3, #4
 800ae70:	2a00      	cmp	r2, #0
 800ae72:	d1ef      	bne.n	800ae54 <quorem+0xe8>
 800ae74:	3c01      	subs	r4, #1
 800ae76:	e7ea      	b.n	800ae4e <quorem+0xe2>
 800ae78:	2000      	movs	r0, #0
 800ae7a:	e7ee      	b.n	800ae5a <quorem+0xee>
 800ae7c:	0000      	movs	r0, r0
	...

0800ae80 <_dtoa_r>:
 800ae80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae84:	69c7      	ldr	r7, [r0, #28]
 800ae86:	b099      	sub	sp, #100	@ 0x64
 800ae88:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ae8c:	ec55 4b10 	vmov	r4, r5, d0
 800ae90:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800ae92:	9109      	str	r1, [sp, #36]	@ 0x24
 800ae94:	4683      	mov	fp, r0
 800ae96:	920e      	str	r2, [sp, #56]	@ 0x38
 800ae98:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ae9a:	b97f      	cbnz	r7, 800aebc <_dtoa_r+0x3c>
 800ae9c:	2010      	movs	r0, #16
 800ae9e:	f7fd f895 	bl	8007fcc <malloc>
 800aea2:	4602      	mov	r2, r0
 800aea4:	f8cb 001c 	str.w	r0, [fp, #28]
 800aea8:	b920      	cbnz	r0, 800aeb4 <_dtoa_r+0x34>
 800aeaa:	4ba7      	ldr	r3, [pc, #668]	@ (800b148 <_dtoa_r+0x2c8>)
 800aeac:	21ef      	movs	r1, #239	@ 0xef
 800aeae:	48a7      	ldr	r0, [pc, #668]	@ (800b14c <_dtoa_r+0x2cc>)
 800aeb0:	f002 fe66 	bl	800db80 <__assert_func>
 800aeb4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800aeb8:	6007      	str	r7, [r0, #0]
 800aeba:	60c7      	str	r7, [r0, #12]
 800aebc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800aec0:	6819      	ldr	r1, [r3, #0]
 800aec2:	b159      	cbz	r1, 800aedc <_dtoa_r+0x5c>
 800aec4:	685a      	ldr	r2, [r3, #4]
 800aec6:	604a      	str	r2, [r1, #4]
 800aec8:	2301      	movs	r3, #1
 800aeca:	4093      	lsls	r3, r2
 800aecc:	608b      	str	r3, [r1, #8]
 800aece:	4658      	mov	r0, fp
 800aed0:	f001 f9b4 	bl	800c23c <_Bfree>
 800aed4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800aed8:	2200      	movs	r2, #0
 800aeda:	601a      	str	r2, [r3, #0]
 800aedc:	1e2b      	subs	r3, r5, #0
 800aede:	bfb9      	ittee	lt
 800aee0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800aee4:	9303      	strlt	r3, [sp, #12]
 800aee6:	2300      	movge	r3, #0
 800aee8:	6033      	strge	r3, [r6, #0]
 800aeea:	9f03      	ldr	r7, [sp, #12]
 800aeec:	4b98      	ldr	r3, [pc, #608]	@ (800b150 <_dtoa_r+0x2d0>)
 800aeee:	bfbc      	itt	lt
 800aef0:	2201      	movlt	r2, #1
 800aef2:	6032      	strlt	r2, [r6, #0]
 800aef4:	43bb      	bics	r3, r7
 800aef6:	d112      	bne.n	800af1e <_dtoa_r+0x9e>
 800aef8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800aefa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800aefe:	6013      	str	r3, [r2, #0]
 800af00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800af04:	4323      	orrs	r3, r4
 800af06:	f000 854d 	beq.w	800b9a4 <_dtoa_r+0xb24>
 800af0a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800af0c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b164 <_dtoa_r+0x2e4>
 800af10:	2b00      	cmp	r3, #0
 800af12:	f000 854f 	beq.w	800b9b4 <_dtoa_r+0xb34>
 800af16:	f10a 0303 	add.w	r3, sl, #3
 800af1a:	f000 bd49 	b.w	800b9b0 <_dtoa_r+0xb30>
 800af1e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800af22:	2200      	movs	r2, #0
 800af24:	ec51 0b17 	vmov	r0, r1, d7
 800af28:	2300      	movs	r3, #0
 800af2a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800af2e:	f7f5 fddb 	bl	8000ae8 <__aeabi_dcmpeq>
 800af32:	4680      	mov	r8, r0
 800af34:	b158      	cbz	r0, 800af4e <_dtoa_r+0xce>
 800af36:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800af38:	2301      	movs	r3, #1
 800af3a:	6013      	str	r3, [r2, #0]
 800af3c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800af3e:	b113      	cbz	r3, 800af46 <_dtoa_r+0xc6>
 800af40:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800af42:	4b84      	ldr	r3, [pc, #528]	@ (800b154 <_dtoa_r+0x2d4>)
 800af44:	6013      	str	r3, [r2, #0]
 800af46:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b168 <_dtoa_r+0x2e8>
 800af4a:	f000 bd33 	b.w	800b9b4 <_dtoa_r+0xb34>
 800af4e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800af52:	aa16      	add	r2, sp, #88	@ 0x58
 800af54:	a917      	add	r1, sp, #92	@ 0x5c
 800af56:	4658      	mov	r0, fp
 800af58:	f001 fd14 	bl	800c984 <__d2b>
 800af5c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800af60:	4681      	mov	r9, r0
 800af62:	2e00      	cmp	r6, #0
 800af64:	d077      	beq.n	800b056 <_dtoa_r+0x1d6>
 800af66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800af68:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800af6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800af74:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800af78:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800af7c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800af80:	4619      	mov	r1, r3
 800af82:	2200      	movs	r2, #0
 800af84:	4b74      	ldr	r3, [pc, #464]	@ (800b158 <_dtoa_r+0x2d8>)
 800af86:	f7f5 f98f 	bl	80002a8 <__aeabi_dsub>
 800af8a:	a369      	add	r3, pc, #420	@ (adr r3, 800b130 <_dtoa_r+0x2b0>)
 800af8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af90:	f7f5 fb42 	bl	8000618 <__aeabi_dmul>
 800af94:	a368      	add	r3, pc, #416	@ (adr r3, 800b138 <_dtoa_r+0x2b8>)
 800af96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af9a:	f7f5 f987 	bl	80002ac <__adddf3>
 800af9e:	4604      	mov	r4, r0
 800afa0:	4630      	mov	r0, r6
 800afa2:	460d      	mov	r5, r1
 800afa4:	f7f5 face 	bl	8000544 <__aeabi_i2d>
 800afa8:	a365      	add	r3, pc, #404	@ (adr r3, 800b140 <_dtoa_r+0x2c0>)
 800afaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afae:	f7f5 fb33 	bl	8000618 <__aeabi_dmul>
 800afb2:	4602      	mov	r2, r0
 800afb4:	460b      	mov	r3, r1
 800afb6:	4620      	mov	r0, r4
 800afb8:	4629      	mov	r1, r5
 800afba:	f7f5 f977 	bl	80002ac <__adddf3>
 800afbe:	4604      	mov	r4, r0
 800afc0:	460d      	mov	r5, r1
 800afc2:	f7f5 fdd9 	bl	8000b78 <__aeabi_d2iz>
 800afc6:	2200      	movs	r2, #0
 800afc8:	4607      	mov	r7, r0
 800afca:	2300      	movs	r3, #0
 800afcc:	4620      	mov	r0, r4
 800afce:	4629      	mov	r1, r5
 800afd0:	f7f5 fd94 	bl	8000afc <__aeabi_dcmplt>
 800afd4:	b140      	cbz	r0, 800afe8 <_dtoa_r+0x168>
 800afd6:	4638      	mov	r0, r7
 800afd8:	f7f5 fab4 	bl	8000544 <__aeabi_i2d>
 800afdc:	4622      	mov	r2, r4
 800afde:	462b      	mov	r3, r5
 800afe0:	f7f5 fd82 	bl	8000ae8 <__aeabi_dcmpeq>
 800afe4:	b900      	cbnz	r0, 800afe8 <_dtoa_r+0x168>
 800afe6:	3f01      	subs	r7, #1
 800afe8:	2f16      	cmp	r7, #22
 800afea:	d851      	bhi.n	800b090 <_dtoa_r+0x210>
 800afec:	4b5b      	ldr	r3, [pc, #364]	@ (800b15c <_dtoa_r+0x2dc>)
 800afee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800aff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800affa:	f7f5 fd7f 	bl	8000afc <__aeabi_dcmplt>
 800affe:	2800      	cmp	r0, #0
 800b000:	d048      	beq.n	800b094 <_dtoa_r+0x214>
 800b002:	3f01      	subs	r7, #1
 800b004:	2300      	movs	r3, #0
 800b006:	9312      	str	r3, [sp, #72]	@ 0x48
 800b008:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b00a:	1b9b      	subs	r3, r3, r6
 800b00c:	1e5a      	subs	r2, r3, #1
 800b00e:	bf44      	itt	mi
 800b010:	f1c3 0801 	rsbmi	r8, r3, #1
 800b014:	2300      	movmi	r3, #0
 800b016:	9208      	str	r2, [sp, #32]
 800b018:	bf54      	ite	pl
 800b01a:	f04f 0800 	movpl.w	r8, #0
 800b01e:	9308      	strmi	r3, [sp, #32]
 800b020:	2f00      	cmp	r7, #0
 800b022:	db39      	blt.n	800b098 <_dtoa_r+0x218>
 800b024:	9b08      	ldr	r3, [sp, #32]
 800b026:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b028:	443b      	add	r3, r7
 800b02a:	9308      	str	r3, [sp, #32]
 800b02c:	2300      	movs	r3, #0
 800b02e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b030:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b032:	2b09      	cmp	r3, #9
 800b034:	d864      	bhi.n	800b100 <_dtoa_r+0x280>
 800b036:	2b05      	cmp	r3, #5
 800b038:	bfc4      	itt	gt
 800b03a:	3b04      	subgt	r3, #4
 800b03c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b03e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b040:	f1a3 0302 	sub.w	r3, r3, #2
 800b044:	bfcc      	ite	gt
 800b046:	2400      	movgt	r4, #0
 800b048:	2401      	movle	r4, #1
 800b04a:	2b03      	cmp	r3, #3
 800b04c:	d863      	bhi.n	800b116 <_dtoa_r+0x296>
 800b04e:	e8df f003 	tbb	[pc, r3]
 800b052:	372a      	.short	0x372a
 800b054:	5535      	.short	0x5535
 800b056:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b05a:	441e      	add	r6, r3
 800b05c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b060:	2b20      	cmp	r3, #32
 800b062:	bfc1      	itttt	gt
 800b064:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b068:	409f      	lslgt	r7, r3
 800b06a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b06e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b072:	bfd6      	itet	le
 800b074:	f1c3 0320 	rsble	r3, r3, #32
 800b078:	ea47 0003 	orrgt.w	r0, r7, r3
 800b07c:	fa04 f003 	lslle.w	r0, r4, r3
 800b080:	f7f5 fa50 	bl	8000524 <__aeabi_ui2d>
 800b084:	2201      	movs	r2, #1
 800b086:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b08a:	3e01      	subs	r6, #1
 800b08c:	9214      	str	r2, [sp, #80]	@ 0x50
 800b08e:	e777      	b.n	800af80 <_dtoa_r+0x100>
 800b090:	2301      	movs	r3, #1
 800b092:	e7b8      	b.n	800b006 <_dtoa_r+0x186>
 800b094:	9012      	str	r0, [sp, #72]	@ 0x48
 800b096:	e7b7      	b.n	800b008 <_dtoa_r+0x188>
 800b098:	427b      	negs	r3, r7
 800b09a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b09c:	2300      	movs	r3, #0
 800b09e:	eba8 0807 	sub.w	r8, r8, r7
 800b0a2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b0a4:	e7c4      	b.n	800b030 <_dtoa_r+0x1b0>
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b0aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	dc35      	bgt.n	800b11c <_dtoa_r+0x29c>
 800b0b0:	2301      	movs	r3, #1
 800b0b2:	9300      	str	r3, [sp, #0]
 800b0b4:	9307      	str	r3, [sp, #28]
 800b0b6:	461a      	mov	r2, r3
 800b0b8:	920e      	str	r2, [sp, #56]	@ 0x38
 800b0ba:	e00b      	b.n	800b0d4 <_dtoa_r+0x254>
 800b0bc:	2301      	movs	r3, #1
 800b0be:	e7f3      	b.n	800b0a8 <_dtoa_r+0x228>
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b0c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b0c6:	18fb      	adds	r3, r7, r3
 800b0c8:	9300      	str	r3, [sp, #0]
 800b0ca:	3301      	adds	r3, #1
 800b0cc:	2b01      	cmp	r3, #1
 800b0ce:	9307      	str	r3, [sp, #28]
 800b0d0:	bfb8      	it	lt
 800b0d2:	2301      	movlt	r3, #1
 800b0d4:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b0d8:	2100      	movs	r1, #0
 800b0da:	2204      	movs	r2, #4
 800b0dc:	f102 0514 	add.w	r5, r2, #20
 800b0e0:	429d      	cmp	r5, r3
 800b0e2:	d91f      	bls.n	800b124 <_dtoa_r+0x2a4>
 800b0e4:	6041      	str	r1, [r0, #4]
 800b0e6:	4658      	mov	r0, fp
 800b0e8:	f001 f868 	bl	800c1bc <_Balloc>
 800b0ec:	4682      	mov	sl, r0
 800b0ee:	2800      	cmp	r0, #0
 800b0f0:	d13c      	bne.n	800b16c <_dtoa_r+0x2ec>
 800b0f2:	4b1b      	ldr	r3, [pc, #108]	@ (800b160 <_dtoa_r+0x2e0>)
 800b0f4:	4602      	mov	r2, r0
 800b0f6:	f240 11af 	movw	r1, #431	@ 0x1af
 800b0fa:	e6d8      	b.n	800aeae <_dtoa_r+0x2e>
 800b0fc:	2301      	movs	r3, #1
 800b0fe:	e7e0      	b.n	800b0c2 <_dtoa_r+0x242>
 800b100:	2401      	movs	r4, #1
 800b102:	2300      	movs	r3, #0
 800b104:	9309      	str	r3, [sp, #36]	@ 0x24
 800b106:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b108:	f04f 33ff 	mov.w	r3, #4294967295
 800b10c:	9300      	str	r3, [sp, #0]
 800b10e:	9307      	str	r3, [sp, #28]
 800b110:	2200      	movs	r2, #0
 800b112:	2312      	movs	r3, #18
 800b114:	e7d0      	b.n	800b0b8 <_dtoa_r+0x238>
 800b116:	2301      	movs	r3, #1
 800b118:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b11a:	e7f5      	b.n	800b108 <_dtoa_r+0x288>
 800b11c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b11e:	9300      	str	r3, [sp, #0]
 800b120:	9307      	str	r3, [sp, #28]
 800b122:	e7d7      	b.n	800b0d4 <_dtoa_r+0x254>
 800b124:	3101      	adds	r1, #1
 800b126:	0052      	lsls	r2, r2, #1
 800b128:	e7d8      	b.n	800b0dc <_dtoa_r+0x25c>
 800b12a:	bf00      	nop
 800b12c:	f3af 8000 	nop.w
 800b130:	636f4361 	.word	0x636f4361
 800b134:	3fd287a7 	.word	0x3fd287a7
 800b138:	8b60c8b3 	.word	0x8b60c8b3
 800b13c:	3fc68a28 	.word	0x3fc68a28
 800b140:	509f79fb 	.word	0x509f79fb
 800b144:	3fd34413 	.word	0x3fd34413
 800b148:	0800ef49 	.word	0x0800ef49
 800b14c:	0800ef60 	.word	0x0800ef60
 800b150:	7ff00000 	.word	0x7ff00000
 800b154:	0800f1a8 	.word	0x0800f1a8
 800b158:	3ff80000 	.word	0x3ff80000
 800b15c:	0800f0b8 	.word	0x0800f0b8
 800b160:	0800efb8 	.word	0x0800efb8
 800b164:	0800ef45 	.word	0x0800ef45
 800b168:	0800f1a7 	.word	0x0800f1a7
 800b16c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b170:	6018      	str	r0, [r3, #0]
 800b172:	9b07      	ldr	r3, [sp, #28]
 800b174:	2b0e      	cmp	r3, #14
 800b176:	f200 80a4 	bhi.w	800b2c2 <_dtoa_r+0x442>
 800b17a:	2c00      	cmp	r4, #0
 800b17c:	f000 80a1 	beq.w	800b2c2 <_dtoa_r+0x442>
 800b180:	2f00      	cmp	r7, #0
 800b182:	dd33      	ble.n	800b1ec <_dtoa_r+0x36c>
 800b184:	4bad      	ldr	r3, [pc, #692]	@ (800b43c <_dtoa_r+0x5bc>)
 800b186:	f007 020f 	and.w	r2, r7, #15
 800b18a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b18e:	ed93 7b00 	vldr	d7, [r3]
 800b192:	05f8      	lsls	r0, r7, #23
 800b194:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b198:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b19c:	d516      	bpl.n	800b1cc <_dtoa_r+0x34c>
 800b19e:	4ba8      	ldr	r3, [pc, #672]	@ (800b440 <_dtoa_r+0x5c0>)
 800b1a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b1a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b1a8:	f7f5 fb60 	bl	800086c <__aeabi_ddiv>
 800b1ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b1b0:	f004 040f 	and.w	r4, r4, #15
 800b1b4:	2603      	movs	r6, #3
 800b1b6:	4da2      	ldr	r5, [pc, #648]	@ (800b440 <_dtoa_r+0x5c0>)
 800b1b8:	b954      	cbnz	r4, 800b1d0 <_dtoa_r+0x350>
 800b1ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b1c2:	f7f5 fb53 	bl	800086c <__aeabi_ddiv>
 800b1c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b1ca:	e028      	b.n	800b21e <_dtoa_r+0x39e>
 800b1cc:	2602      	movs	r6, #2
 800b1ce:	e7f2      	b.n	800b1b6 <_dtoa_r+0x336>
 800b1d0:	07e1      	lsls	r1, r4, #31
 800b1d2:	d508      	bpl.n	800b1e6 <_dtoa_r+0x366>
 800b1d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b1dc:	f7f5 fa1c 	bl	8000618 <__aeabi_dmul>
 800b1e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b1e4:	3601      	adds	r6, #1
 800b1e6:	1064      	asrs	r4, r4, #1
 800b1e8:	3508      	adds	r5, #8
 800b1ea:	e7e5      	b.n	800b1b8 <_dtoa_r+0x338>
 800b1ec:	f000 80d2 	beq.w	800b394 <_dtoa_r+0x514>
 800b1f0:	427c      	negs	r4, r7
 800b1f2:	4b92      	ldr	r3, [pc, #584]	@ (800b43c <_dtoa_r+0x5bc>)
 800b1f4:	4d92      	ldr	r5, [pc, #584]	@ (800b440 <_dtoa_r+0x5c0>)
 800b1f6:	f004 020f 	and.w	r2, r4, #15
 800b1fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b202:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b206:	f7f5 fa07 	bl	8000618 <__aeabi_dmul>
 800b20a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b20e:	1124      	asrs	r4, r4, #4
 800b210:	2300      	movs	r3, #0
 800b212:	2602      	movs	r6, #2
 800b214:	2c00      	cmp	r4, #0
 800b216:	f040 80b2 	bne.w	800b37e <_dtoa_r+0x4fe>
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d1d3      	bne.n	800b1c6 <_dtoa_r+0x346>
 800b21e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b220:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b224:	2b00      	cmp	r3, #0
 800b226:	f000 80b7 	beq.w	800b398 <_dtoa_r+0x518>
 800b22a:	4b86      	ldr	r3, [pc, #536]	@ (800b444 <_dtoa_r+0x5c4>)
 800b22c:	2200      	movs	r2, #0
 800b22e:	4620      	mov	r0, r4
 800b230:	4629      	mov	r1, r5
 800b232:	f7f5 fc63 	bl	8000afc <__aeabi_dcmplt>
 800b236:	2800      	cmp	r0, #0
 800b238:	f000 80ae 	beq.w	800b398 <_dtoa_r+0x518>
 800b23c:	9b07      	ldr	r3, [sp, #28]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	f000 80aa 	beq.w	800b398 <_dtoa_r+0x518>
 800b244:	9b00      	ldr	r3, [sp, #0]
 800b246:	2b00      	cmp	r3, #0
 800b248:	dd37      	ble.n	800b2ba <_dtoa_r+0x43a>
 800b24a:	1e7b      	subs	r3, r7, #1
 800b24c:	9304      	str	r3, [sp, #16]
 800b24e:	4620      	mov	r0, r4
 800b250:	4b7d      	ldr	r3, [pc, #500]	@ (800b448 <_dtoa_r+0x5c8>)
 800b252:	2200      	movs	r2, #0
 800b254:	4629      	mov	r1, r5
 800b256:	f7f5 f9df 	bl	8000618 <__aeabi_dmul>
 800b25a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b25e:	9c00      	ldr	r4, [sp, #0]
 800b260:	3601      	adds	r6, #1
 800b262:	4630      	mov	r0, r6
 800b264:	f7f5 f96e 	bl	8000544 <__aeabi_i2d>
 800b268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b26c:	f7f5 f9d4 	bl	8000618 <__aeabi_dmul>
 800b270:	4b76      	ldr	r3, [pc, #472]	@ (800b44c <_dtoa_r+0x5cc>)
 800b272:	2200      	movs	r2, #0
 800b274:	f7f5 f81a 	bl	80002ac <__adddf3>
 800b278:	4605      	mov	r5, r0
 800b27a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b27e:	2c00      	cmp	r4, #0
 800b280:	f040 808d 	bne.w	800b39e <_dtoa_r+0x51e>
 800b284:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b288:	4b71      	ldr	r3, [pc, #452]	@ (800b450 <_dtoa_r+0x5d0>)
 800b28a:	2200      	movs	r2, #0
 800b28c:	f7f5 f80c 	bl	80002a8 <__aeabi_dsub>
 800b290:	4602      	mov	r2, r0
 800b292:	460b      	mov	r3, r1
 800b294:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b298:	462a      	mov	r2, r5
 800b29a:	4633      	mov	r3, r6
 800b29c:	f7f5 fc4c 	bl	8000b38 <__aeabi_dcmpgt>
 800b2a0:	2800      	cmp	r0, #0
 800b2a2:	f040 828b 	bne.w	800b7bc <_dtoa_r+0x93c>
 800b2a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2aa:	462a      	mov	r2, r5
 800b2ac:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b2b0:	f7f5 fc24 	bl	8000afc <__aeabi_dcmplt>
 800b2b4:	2800      	cmp	r0, #0
 800b2b6:	f040 8128 	bne.w	800b50a <_dtoa_r+0x68a>
 800b2ba:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b2be:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b2c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	f2c0 815a 	blt.w	800b57e <_dtoa_r+0x6fe>
 800b2ca:	2f0e      	cmp	r7, #14
 800b2cc:	f300 8157 	bgt.w	800b57e <_dtoa_r+0x6fe>
 800b2d0:	4b5a      	ldr	r3, [pc, #360]	@ (800b43c <_dtoa_r+0x5bc>)
 800b2d2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b2d6:	ed93 7b00 	vldr	d7, [r3]
 800b2da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	ed8d 7b00 	vstr	d7, [sp]
 800b2e2:	da03      	bge.n	800b2ec <_dtoa_r+0x46c>
 800b2e4:	9b07      	ldr	r3, [sp, #28]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	f340 8101 	ble.w	800b4ee <_dtoa_r+0x66e>
 800b2ec:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b2f0:	4656      	mov	r6, sl
 800b2f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b2f6:	4620      	mov	r0, r4
 800b2f8:	4629      	mov	r1, r5
 800b2fa:	f7f5 fab7 	bl	800086c <__aeabi_ddiv>
 800b2fe:	f7f5 fc3b 	bl	8000b78 <__aeabi_d2iz>
 800b302:	4680      	mov	r8, r0
 800b304:	f7f5 f91e 	bl	8000544 <__aeabi_i2d>
 800b308:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b30c:	f7f5 f984 	bl	8000618 <__aeabi_dmul>
 800b310:	4602      	mov	r2, r0
 800b312:	460b      	mov	r3, r1
 800b314:	4620      	mov	r0, r4
 800b316:	4629      	mov	r1, r5
 800b318:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b31c:	f7f4 ffc4 	bl	80002a8 <__aeabi_dsub>
 800b320:	f806 4b01 	strb.w	r4, [r6], #1
 800b324:	9d07      	ldr	r5, [sp, #28]
 800b326:	eba6 040a 	sub.w	r4, r6, sl
 800b32a:	42a5      	cmp	r5, r4
 800b32c:	4602      	mov	r2, r0
 800b32e:	460b      	mov	r3, r1
 800b330:	f040 8117 	bne.w	800b562 <_dtoa_r+0x6e2>
 800b334:	f7f4 ffba 	bl	80002ac <__adddf3>
 800b338:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b33c:	4604      	mov	r4, r0
 800b33e:	460d      	mov	r5, r1
 800b340:	f7f5 fbfa 	bl	8000b38 <__aeabi_dcmpgt>
 800b344:	2800      	cmp	r0, #0
 800b346:	f040 80f9 	bne.w	800b53c <_dtoa_r+0x6bc>
 800b34a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b34e:	4620      	mov	r0, r4
 800b350:	4629      	mov	r1, r5
 800b352:	f7f5 fbc9 	bl	8000ae8 <__aeabi_dcmpeq>
 800b356:	b118      	cbz	r0, 800b360 <_dtoa_r+0x4e0>
 800b358:	f018 0f01 	tst.w	r8, #1
 800b35c:	f040 80ee 	bne.w	800b53c <_dtoa_r+0x6bc>
 800b360:	4649      	mov	r1, r9
 800b362:	4658      	mov	r0, fp
 800b364:	f000 ff6a 	bl	800c23c <_Bfree>
 800b368:	2300      	movs	r3, #0
 800b36a:	7033      	strb	r3, [r6, #0]
 800b36c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b36e:	3701      	adds	r7, #1
 800b370:	601f      	str	r7, [r3, #0]
 800b372:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b374:	2b00      	cmp	r3, #0
 800b376:	f000 831d 	beq.w	800b9b4 <_dtoa_r+0xb34>
 800b37a:	601e      	str	r6, [r3, #0]
 800b37c:	e31a      	b.n	800b9b4 <_dtoa_r+0xb34>
 800b37e:	07e2      	lsls	r2, r4, #31
 800b380:	d505      	bpl.n	800b38e <_dtoa_r+0x50e>
 800b382:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b386:	f7f5 f947 	bl	8000618 <__aeabi_dmul>
 800b38a:	3601      	adds	r6, #1
 800b38c:	2301      	movs	r3, #1
 800b38e:	1064      	asrs	r4, r4, #1
 800b390:	3508      	adds	r5, #8
 800b392:	e73f      	b.n	800b214 <_dtoa_r+0x394>
 800b394:	2602      	movs	r6, #2
 800b396:	e742      	b.n	800b21e <_dtoa_r+0x39e>
 800b398:	9c07      	ldr	r4, [sp, #28]
 800b39a:	9704      	str	r7, [sp, #16]
 800b39c:	e761      	b.n	800b262 <_dtoa_r+0x3e2>
 800b39e:	4b27      	ldr	r3, [pc, #156]	@ (800b43c <_dtoa_r+0x5bc>)
 800b3a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b3a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b3a6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b3aa:	4454      	add	r4, sl
 800b3ac:	2900      	cmp	r1, #0
 800b3ae:	d053      	beq.n	800b458 <_dtoa_r+0x5d8>
 800b3b0:	4928      	ldr	r1, [pc, #160]	@ (800b454 <_dtoa_r+0x5d4>)
 800b3b2:	2000      	movs	r0, #0
 800b3b4:	f7f5 fa5a 	bl	800086c <__aeabi_ddiv>
 800b3b8:	4633      	mov	r3, r6
 800b3ba:	462a      	mov	r2, r5
 800b3bc:	f7f4 ff74 	bl	80002a8 <__aeabi_dsub>
 800b3c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b3c4:	4656      	mov	r6, sl
 800b3c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b3ca:	f7f5 fbd5 	bl	8000b78 <__aeabi_d2iz>
 800b3ce:	4605      	mov	r5, r0
 800b3d0:	f7f5 f8b8 	bl	8000544 <__aeabi_i2d>
 800b3d4:	4602      	mov	r2, r0
 800b3d6:	460b      	mov	r3, r1
 800b3d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b3dc:	f7f4 ff64 	bl	80002a8 <__aeabi_dsub>
 800b3e0:	3530      	adds	r5, #48	@ 0x30
 800b3e2:	4602      	mov	r2, r0
 800b3e4:	460b      	mov	r3, r1
 800b3e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b3ea:	f806 5b01 	strb.w	r5, [r6], #1
 800b3ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b3f2:	f7f5 fb83 	bl	8000afc <__aeabi_dcmplt>
 800b3f6:	2800      	cmp	r0, #0
 800b3f8:	d171      	bne.n	800b4de <_dtoa_r+0x65e>
 800b3fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b3fe:	4911      	ldr	r1, [pc, #68]	@ (800b444 <_dtoa_r+0x5c4>)
 800b400:	2000      	movs	r0, #0
 800b402:	f7f4 ff51 	bl	80002a8 <__aeabi_dsub>
 800b406:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b40a:	f7f5 fb77 	bl	8000afc <__aeabi_dcmplt>
 800b40e:	2800      	cmp	r0, #0
 800b410:	f040 8095 	bne.w	800b53e <_dtoa_r+0x6be>
 800b414:	42a6      	cmp	r6, r4
 800b416:	f43f af50 	beq.w	800b2ba <_dtoa_r+0x43a>
 800b41a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b41e:	4b0a      	ldr	r3, [pc, #40]	@ (800b448 <_dtoa_r+0x5c8>)
 800b420:	2200      	movs	r2, #0
 800b422:	f7f5 f8f9 	bl	8000618 <__aeabi_dmul>
 800b426:	4b08      	ldr	r3, [pc, #32]	@ (800b448 <_dtoa_r+0x5c8>)
 800b428:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b42c:	2200      	movs	r2, #0
 800b42e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b432:	f7f5 f8f1 	bl	8000618 <__aeabi_dmul>
 800b436:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b43a:	e7c4      	b.n	800b3c6 <_dtoa_r+0x546>
 800b43c:	0800f0b8 	.word	0x0800f0b8
 800b440:	0800f090 	.word	0x0800f090
 800b444:	3ff00000 	.word	0x3ff00000
 800b448:	40240000 	.word	0x40240000
 800b44c:	401c0000 	.word	0x401c0000
 800b450:	40140000 	.word	0x40140000
 800b454:	3fe00000 	.word	0x3fe00000
 800b458:	4631      	mov	r1, r6
 800b45a:	4628      	mov	r0, r5
 800b45c:	f7f5 f8dc 	bl	8000618 <__aeabi_dmul>
 800b460:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b464:	9415      	str	r4, [sp, #84]	@ 0x54
 800b466:	4656      	mov	r6, sl
 800b468:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b46c:	f7f5 fb84 	bl	8000b78 <__aeabi_d2iz>
 800b470:	4605      	mov	r5, r0
 800b472:	f7f5 f867 	bl	8000544 <__aeabi_i2d>
 800b476:	4602      	mov	r2, r0
 800b478:	460b      	mov	r3, r1
 800b47a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b47e:	f7f4 ff13 	bl	80002a8 <__aeabi_dsub>
 800b482:	3530      	adds	r5, #48	@ 0x30
 800b484:	f806 5b01 	strb.w	r5, [r6], #1
 800b488:	4602      	mov	r2, r0
 800b48a:	460b      	mov	r3, r1
 800b48c:	42a6      	cmp	r6, r4
 800b48e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b492:	f04f 0200 	mov.w	r2, #0
 800b496:	d124      	bne.n	800b4e2 <_dtoa_r+0x662>
 800b498:	4bac      	ldr	r3, [pc, #688]	@ (800b74c <_dtoa_r+0x8cc>)
 800b49a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b49e:	f7f4 ff05 	bl	80002ac <__adddf3>
 800b4a2:	4602      	mov	r2, r0
 800b4a4:	460b      	mov	r3, r1
 800b4a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4aa:	f7f5 fb45 	bl	8000b38 <__aeabi_dcmpgt>
 800b4ae:	2800      	cmp	r0, #0
 800b4b0:	d145      	bne.n	800b53e <_dtoa_r+0x6be>
 800b4b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b4b6:	49a5      	ldr	r1, [pc, #660]	@ (800b74c <_dtoa_r+0x8cc>)
 800b4b8:	2000      	movs	r0, #0
 800b4ba:	f7f4 fef5 	bl	80002a8 <__aeabi_dsub>
 800b4be:	4602      	mov	r2, r0
 800b4c0:	460b      	mov	r3, r1
 800b4c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4c6:	f7f5 fb19 	bl	8000afc <__aeabi_dcmplt>
 800b4ca:	2800      	cmp	r0, #0
 800b4cc:	f43f aef5 	beq.w	800b2ba <_dtoa_r+0x43a>
 800b4d0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b4d2:	1e73      	subs	r3, r6, #1
 800b4d4:	9315      	str	r3, [sp, #84]	@ 0x54
 800b4d6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b4da:	2b30      	cmp	r3, #48	@ 0x30
 800b4dc:	d0f8      	beq.n	800b4d0 <_dtoa_r+0x650>
 800b4de:	9f04      	ldr	r7, [sp, #16]
 800b4e0:	e73e      	b.n	800b360 <_dtoa_r+0x4e0>
 800b4e2:	4b9b      	ldr	r3, [pc, #620]	@ (800b750 <_dtoa_r+0x8d0>)
 800b4e4:	f7f5 f898 	bl	8000618 <__aeabi_dmul>
 800b4e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b4ec:	e7bc      	b.n	800b468 <_dtoa_r+0x5e8>
 800b4ee:	d10c      	bne.n	800b50a <_dtoa_r+0x68a>
 800b4f0:	4b98      	ldr	r3, [pc, #608]	@ (800b754 <_dtoa_r+0x8d4>)
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b4f8:	f7f5 f88e 	bl	8000618 <__aeabi_dmul>
 800b4fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b500:	f7f5 fb10 	bl	8000b24 <__aeabi_dcmpge>
 800b504:	2800      	cmp	r0, #0
 800b506:	f000 8157 	beq.w	800b7b8 <_dtoa_r+0x938>
 800b50a:	2400      	movs	r4, #0
 800b50c:	4625      	mov	r5, r4
 800b50e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b510:	43db      	mvns	r3, r3
 800b512:	9304      	str	r3, [sp, #16]
 800b514:	4656      	mov	r6, sl
 800b516:	2700      	movs	r7, #0
 800b518:	4621      	mov	r1, r4
 800b51a:	4658      	mov	r0, fp
 800b51c:	f000 fe8e 	bl	800c23c <_Bfree>
 800b520:	2d00      	cmp	r5, #0
 800b522:	d0dc      	beq.n	800b4de <_dtoa_r+0x65e>
 800b524:	b12f      	cbz	r7, 800b532 <_dtoa_r+0x6b2>
 800b526:	42af      	cmp	r7, r5
 800b528:	d003      	beq.n	800b532 <_dtoa_r+0x6b2>
 800b52a:	4639      	mov	r1, r7
 800b52c:	4658      	mov	r0, fp
 800b52e:	f000 fe85 	bl	800c23c <_Bfree>
 800b532:	4629      	mov	r1, r5
 800b534:	4658      	mov	r0, fp
 800b536:	f000 fe81 	bl	800c23c <_Bfree>
 800b53a:	e7d0      	b.n	800b4de <_dtoa_r+0x65e>
 800b53c:	9704      	str	r7, [sp, #16]
 800b53e:	4633      	mov	r3, r6
 800b540:	461e      	mov	r6, r3
 800b542:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b546:	2a39      	cmp	r2, #57	@ 0x39
 800b548:	d107      	bne.n	800b55a <_dtoa_r+0x6da>
 800b54a:	459a      	cmp	sl, r3
 800b54c:	d1f8      	bne.n	800b540 <_dtoa_r+0x6c0>
 800b54e:	9a04      	ldr	r2, [sp, #16]
 800b550:	3201      	adds	r2, #1
 800b552:	9204      	str	r2, [sp, #16]
 800b554:	2230      	movs	r2, #48	@ 0x30
 800b556:	f88a 2000 	strb.w	r2, [sl]
 800b55a:	781a      	ldrb	r2, [r3, #0]
 800b55c:	3201      	adds	r2, #1
 800b55e:	701a      	strb	r2, [r3, #0]
 800b560:	e7bd      	b.n	800b4de <_dtoa_r+0x65e>
 800b562:	4b7b      	ldr	r3, [pc, #492]	@ (800b750 <_dtoa_r+0x8d0>)
 800b564:	2200      	movs	r2, #0
 800b566:	f7f5 f857 	bl	8000618 <__aeabi_dmul>
 800b56a:	2200      	movs	r2, #0
 800b56c:	2300      	movs	r3, #0
 800b56e:	4604      	mov	r4, r0
 800b570:	460d      	mov	r5, r1
 800b572:	f7f5 fab9 	bl	8000ae8 <__aeabi_dcmpeq>
 800b576:	2800      	cmp	r0, #0
 800b578:	f43f aebb 	beq.w	800b2f2 <_dtoa_r+0x472>
 800b57c:	e6f0      	b.n	800b360 <_dtoa_r+0x4e0>
 800b57e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b580:	2a00      	cmp	r2, #0
 800b582:	f000 80db 	beq.w	800b73c <_dtoa_r+0x8bc>
 800b586:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b588:	2a01      	cmp	r2, #1
 800b58a:	f300 80bf 	bgt.w	800b70c <_dtoa_r+0x88c>
 800b58e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b590:	2a00      	cmp	r2, #0
 800b592:	f000 80b7 	beq.w	800b704 <_dtoa_r+0x884>
 800b596:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b59a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b59c:	4646      	mov	r6, r8
 800b59e:	9a08      	ldr	r2, [sp, #32]
 800b5a0:	2101      	movs	r1, #1
 800b5a2:	441a      	add	r2, r3
 800b5a4:	4658      	mov	r0, fp
 800b5a6:	4498      	add	r8, r3
 800b5a8:	9208      	str	r2, [sp, #32]
 800b5aa:	f000 ff45 	bl	800c438 <__i2b>
 800b5ae:	4605      	mov	r5, r0
 800b5b0:	b15e      	cbz	r6, 800b5ca <_dtoa_r+0x74a>
 800b5b2:	9b08      	ldr	r3, [sp, #32]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	dd08      	ble.n	800b5ca <_dtoa_r+0x74a>
 800b5b8:	42b3      	cmp	r3, r6
 800b5ba:	9a08      	ldr	r2, [sp, #32]
 800b5bc:	bfa8      	it	ge
 800b5be:	4633      	movge	r3, r6
 800b5c0:	eba8 0803 	sub.w	r8, r8, r3
 800b5c4:	1af6      	subs	r6, r6, r3
 800b5c6:	1ad3      	subs	r3, r2, r3
 800b5c8:	9308      	str	r3, [sp, #32]
 800b5ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5cc:	b1f3      	cbz	r3, 800b60c <_dtoa_r+0x78c>
 800b5ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	f000 80b7 	beq.w	800b744 <_dtoa_r+0x8c4>
 800b5d6:	b18c      	cbz	r4, 800b5fc <_dtoa_r+0x77c>
 800b5d8:	4629      	mov	r1, r5
 800b5da:	4622      	mov	r2, r4
 800b5dc:	4658      	mov	r0, fp
 800b5de:	f000 ffeb 	bl	800c5b8 <__pow5mult>
 800b5e2:	464a      	mov	r2, r9
 800b5e4:	4601      	mov	r1, r0
 800b5e6:	4605      	mov	r5, r0
 800b5e8:	4658      	mov	r0, fp
 800b5ea:	f000 ff3b 	bl	800c464 <__multiply>
 800b5ee:	4649      	mov	r1, r9
 800b5f0:	9004      	str	r0, [sp, #16]
 800b5f2:	4658      	mov	r0, fp
 800b5f4:	f000 fe22 	bl	800c23c <_Bfree>
 800b5f8:	9b04      	ldr	r3, [sp, #16]
 800b5fa:	4699      	mov	r9, r3
 800b5fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5fe:	1b1a      	subs	r2, r3, r4
 800b600:	d004      	beq.n	800b60c <_dtoa_r+0x78c>
 800b602:	4649      	mov	r1, r9
 800b604:	4658      	mov	r0, fp
 800b606:	f000 ffd7 	bl	800c5b8 <__pow5mult>
 800b60a:	4681      	mov	r9, r0
 800b60c:	2101      	movs	r1, #1
 800b60e:	4658      	mov	r0, fp
 800b610:	f000 ff12 	bl	800c438 <__i2b>
 800b614:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b616:	4604      	mov	r4, r0
 800b618:	2b00      	cmp	r3, #0
 800b61a:	f000 81cf 	beq.w	800b9bc <_dtoa_r+0xb3c>
 800b61e:	461a      	mov	r2, r3
 800b620:	4601      	mov	r1, r0
 800b622:	4658      	mov	r0, fp
 800b624:	f000 ffc8 	bl	800c5b8 <__pow5mult>
 800b628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b62a:	2b01      	cmp	r3, #1
 800b62c:	4604      	mov	r4, r0
 800b62e:	f300 8095 	bgt.w	800b75c <_dtoa_r+0x8dc>
 800b632:	9b02      	ldr	r3, [sp, #8]
 800b634:	2b00      	cmp	r3, #0
 800b636:	f040 8087 	bne.w	800b748 <_dtoa_r+0x8c8>
 800b63a:	9b03      	ldr	r3, [sp, #12]
 800b63c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b640:	2b00      	cmp	r3, #0
 800b642:	f040 8089 	bne.w	800b758 <_dtoa_r+0x8d8>
 800b646:	9b03      	ldr	r3, [sp, #12]
 800b648:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b64c:	0d1b      	lsrs	r3, r3, #20
 800b64e:	051b      	lsls	r3, r3, #20
 800b650:	b12b      	cbz	r3, 800b65e <_dtoa_r+0x7de>
 800b652:	9b08      	ldr	r3, [sp, #32]
 800b654:	3301      	adds	r3, #1
 800b656:	9308      	str	r3, [sp, #32]
 800b658:	f108 0801 	add.w	r8, r8, #1
 800b65c:	2301      	movs	r3, #1
 800b65e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b660:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b662:	2b00      	cmp	r3, #0
 800b664:	f000 81b0 	beq.w	800b9c8 <_dtoa_r+0xb48>
 800b668:	6923      	ldr	r3, [r4, #16]
 800b66a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b66e:	6918      	ldr	r0, [r3, #16]
 800b670:	f000 fe96 	bl	800c3a0 <__hi0bits>
 800b674:	f1c0 0020 	rsb	r0, r0, #32
 800b678:	9b08      	ldr	r3, [sp, #32]
 800b67a:	4418      	add	r0, r3
 800b67c:	f010 001f 	ands.w	r0, r0, #31
 800b680:	d077      	beq.n	800b772 <_dtoa_r+0x8f2>
 800b682:	f1c0 0320 	rsb	r3, r0, #32
 800b686:	2b04      	cmp	r3, #4
 800b688:	dd6b      	ble.n	800b762 <_dtoa_r+0x8e2>
 800b68a:	9b08      	ldr	r3, [sp, #32]
 800b68c:	f1c0 001c 	rsb	r0, r0, #28
 800b690:	4403      	add	r3, r0
 800b692:	4480      	add	r8, r0
 800b694:	4406      	add	r6, r0
 800b696:	9308      	str	r3, [sp, #32]
 800b698:	f1b8 0f00 	cmp.w	r8, #0
 800b69c:	dd05      	ble.n	800b6aa <_dtoa_r+0x82a>
 800b69e:	4649      	mov	r1, r9
 800b6a0:	4642      	mov	r2, r8
 800b6a2:	4658      	mov	r0, fp
 800b6a4:	f000 ffe2 	bl	800c66c <__lshift>
 800b6a8:	4681      	mov	r9, r0
 800b6aa:	9b08      	ldr	r3, [sp, #32]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	dd05      	ble.n	800b6bc <_dtoa_r+0x83c>
 800b6b0:	4621      	mov	r1, r4
 800b6b2:	461a      	mov	r2, r3
 800b6b4:	4658      	mov	r0, fp
 800b6b6:	f000 ffd9 	bl	800c66c <__lshift>
 800b6ba:	4604      	mov	r4, r0
 800b6bc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d059      	beq.n	800b776 <_dtoa_r+0x8f6>
 800b6c2:	4621      	mov	r1, r4
 800b6c4:	4648      	mov	r0, r9
 800b6c6:	f001 f83d 	bl	800c744 <__mcmp>
 800b6ca:	2800      	cmp	r0, #0
 800b6cc:	da53      	bge.n	800b776 <_dtoa_r+0x8f6>
 800b6ce:	1e7b      	subs	r3, r7, #1
 800b6d0:	9304      	str	r3, [sp, #16]
 800b6d2:	4649      	mov	r1, r9
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	220a      	movs	r2, #10
 800b6d8:	4658      	mov	r0, fp
 800b6da:	f000 fdd1 	bl	800c280 <__multadd>
 800b6de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b6e0:	4681      	mov	r9, r0
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	f000 8172 	beq.w	800b9cc <_dtoa_r+0xb4c>
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	4629      	mov	r1, r5
 800b6ec:	220a      	movs	r2, #10
 800b6ee:	4658      	mov	r0, fp
 800b6f0:	f000 fdc6 	bl	800c280 <__multadd>
 800b6f4:	9b00      	ldr	r3, [sp, #0]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	4605      	mov	r5, r0
 800b6fa:	dc67      	bgt.n	800b7cc <_dtoa_r+0x94c>
 800b6fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6fe:	2b02      	cmp	r3, #2
 800b700:	dc41      	bgt.n	800b786 <_dtoa_r+0x906>
 800b702:	e063      	b.n	800b7cc <_dtoa_r+0x94c>
 800b704:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b706:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b70a:	e746      	b.n	800b59a <_dtoa_r+0x71a>
 800b70c:	9b07      	ldr	r3, [sp, #28]
 800b70e:	1e5c      	subs	r4, r3, #1
 800b710:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b712:	42a3      	cmp	r3, r4
 800b714:	bfbf      	itttt	lt
 800b716:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b718:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b71a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b71c:	1ae3      	sublt	r3, r4, r3
 800b71e:	bfb4      	ite	lt
 800b720:	18d2      	addlt	r2, r2, r3
 800b722:	1b1c      	subge	r4, r3, r4
 800b724:	9b07      	ldr	r3, [sp, #28]
 800b726:	bfbc      	itt	lt
 800b728:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b72a:	2400      	movlt	r4, #0
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	bfb5      	itete	lt
 800b730:	eba8 0603 	sublt.w	r6, r8, r3
 800b734:	9b07      	ldrge	r3, [sp, #28]
 800b736:	2300      	movlt	r3, #0
 800b738:	4646      	movge	r6, r8
 800b73a:	e730      	b.n	800b59e <_dtoa_r+0x71e>
 800b73c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b73e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b740:	4646      	mov	r6, r8
 800b742:	e735      	b.n	800b5b0 <_dtoa_r+0x730>
 800b744:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b746:	e75c      	b.n	800b602 <_dtoa_r+0x782>
 800b748:	2300      	movs	r3, #0
 800b74a:	e788      	b.n	800b65e <_dtoa_r+0x7de>
 800b74c:	3fe00000 	.word	0x3fe00000
 800b750:	40240000 	.word	0x40240000
 800b754:	40140000 	.word	0x40140000
 800b758:	9b02      	ldr	r3, [sp, #8]
 800b75a:	e780      	b.n	800b65e <_dtoa_r+0x7de>
 800b75c:	2300      	movs	r3, #0
 800b75e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b760:	e782      	b.n	800b668 <_dtoa_r+0x7e8>
 800b762:	d099      	beq.n	800b698 <_dtoa_r+0x818>
 800b764:	9a08      	ldr	r2, [sp, #32]
 800b766:	331c      	adds	r3, #28
 800b768:	441a      	add	r2, r3
 800b76a:	4498      	add	r8, r3
 800b76c:	441e      	add	r6, r3
 800b76e:	9208      	str	r2, [sp, #32]
 800b770:	e792      	b.n	800b698 <_dtoa_r+0x818>
 800b772:	4603      	mov	r3, r0
 800b774:	e7f6      	b.n	800b764 <_dtoa_r+0x8e4>
 800b776:	9b07      	ldr	r3, [sp, #28]
 800b778:	9704      	str	r7, [sp, #16]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	dc20      	bgt.n	800b7c0 <_dtoa_r+0x940>
 800b77e:	9300      	str	r3, [sp, #0]
 800b780:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b782:	2b02      	cmp	r3, #2
 800b784:	dd1e      	ble.n	800b7c4 <_dtoa_r+0x944>
 800b786:	9b00      	ldr	r3, [sp, #0]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	f47f aec0 	bne.w	800b50e <_dtoa_r+0x68e>
 800b78e:	4621      	mov	r1, r4
 800b790:	2205      	movs	r2, #5
 800b792:	4658      	mov	r0, fp
 800b794:	f000 fd74 	bl	800c280 <__multadd>
 800b798:	4601      	mov	r1, r0
 800b79a:	4604      	mov	r4, r0
 800b79c:	4648      	mov	r0, r9
 800b79e:	f000 ffd1 	bl	800c744 <__mcmp>
 800b7a2:	2800      	cmp	r0, #0
 800b7a4:	f77f aeb3 	ble.w	800b50e <_dtoa_r+0x68e>
 800b7a8:	4656      	mov	r6, sl
 800b7aa:	2331      	movs	r3, #49	@ 0x31
 800b7ac:	f806 3b01 	strb.w	r3, [r6], #1
 800b7b0:	9b04      	ldr	r3, [sp, #16]
 800b7b2:	3301      	adds	r3, #1
 800b7b4:	9304      	str	r3, [sp, #16]
 800b7b6:	e6ae      	b.n	800b516 <_dtoa_r+0x696>
 800b7b8:	9c07      	ldr	r4, [sp, #28]
 800b7ba:	9704      	str	r7, [sp, #16]
 800b7bc:	4625      	mov	r5, r4
 800b7be:	e7f3      	b.n	800b7a8 <_dtoa_r+0x928>
 800b7c0:	9b07      	ldr	r3, [sp, #28]
 800b7c2:	9300      	str	r3, [sp, #0]
 800b7c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	f000 8104 	beq.w	800b9d4 <_dtoa_r+0xb54>
 800b7cc:	2e00      	cmp	r6, #0
 800b7ce:	dd05      	ble.n	800b7dc <_dtoa_r+0x95c>
 800b7d0:	4629      	mov	r1, r5
 800b7d2:	4632      	mov	r2, r6
 800b7d4:	4658      	mov	r0, fp
 800b7d6:	f000 ff49 	bl	800c66c <__lshift>
 800b7da:	4605      	mov	r5, r0
 800b7dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d05a      	beq.n	800b898 <_dtoa_r+0xa18>
 800b7e2:	6869      	ldr	r1, [r5, #4]
 800b7e4:	4658      	mov	r0, fp
 800b7e6:	f000 fce9 	bl	800c1bc <_Balloc>
 800b7ea:	4606      	mov	r6, r0
 800b7ec:	b928      	cbnz	r0, 800b7fa <_dtoa_r+0x97a>
 800b7ee:	4b84      	ldr	r3, [pc, #528]	@ (800ba00 <_dtoa_r+0xb80>)
 800b7f0:	4602      	mov	r2, r0
 800b7f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b7f6:	f7ff bb5a 	b.w	800aeae <_dtoa_r+0x2e>
 800b7fa:	692a      	ldr	r2, [r5, #16]
 800b7fc:	3202      	adds	r2, #2
 800b7fe:	0092      	lsls	r2, r2, #2
 800b800:	f105 010c 	add.w	r1, r5, #12
 800b804:	300c      	adds	r0, #12
 800b806:	f7ff fa8d 	bl	800ad24 <memcpy>
 800b80a:	2201      	movs	r2, #1
 800b80c:	4631      	mov	r1, r6
 800b80e:	4658      	mov	r0, fp
 800b810:	f000 ff2c 	bl	800c66c <__lshift>
 800b814:	f10a 0301 	add.w	r3, sl, #1
 800b818:	9307      	str	r3, [sp, #28]
 800b81a:	9b00      	ldr	r3, [sp, #0]
 800b81c:	4453      	add	r3, sl
 800b81e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b820:	9b02      	ldr	r3, [sp, #8]
 800b822:	f003 0301 	and.w	r3, r3, #1
 800b826:	462f      	mov	r7, r5
 800b828:	930a      	str	r3, [sp, #40]	@ 0x28
 800b82a:	4605      	mov	r5, r0
 800b82c:	9b07      	ldr	r3, [sp, #28]
 800b82e:	4621      	mov	r1, r4
 800b830:	3b01      	subs	r3, #1
 800b832:	4648      	mov	r0, r9
 800b834:	9300      	str	r3, [sp, #0]
 800b836:	f7ff fa99 	bl	800ad6c <quorem>
 800b83a:	4639      	mov	r1, r7
 800b83c:	9002      	str	r0, [sp, #8]
 800b83e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b842:	4648      	mov	r0, r9
 800b844:	f000 ff7e 	bl	800c744 <__mcmp>
 800b848:	462a      	mov	r2, r5
 800b84a:	9008      	str	r0, [sp, #32]
 800b84c:	4621      	mov	r1, r4
 800b84e:	4658      	mov	r0, fp
 800b850:	f000 ff94 	bl	800c77c <__mdiff>
 800b854:	68c2      	ldr	r2, [r0, #12]
 800b856:	4606      	mov	r6, r0
 800b858:	bb02      	cbnz	r2, 800b89c <_dtoa_r+0xa1c>
 800b85a:	4601      	mov	r1, r0
 800b85c:	4648      	mov	r0, r9
 800b85e:	f000 ff71 	bl	800c744 <__mcmp>
 800b862:	4602      	mov	r2, r0
 800b864:	4631      	mov	r1, r6
 800b866:	4658      	mov	r0, fp
 800b868:	920e      	str	r2, [sp, #56]	@ 0x38
 800b86a:	f000 fce7 	bl	800c23c <_Bfree>
 800b86e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b870:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b872:	9e07      	ldr	r6, [sp, #28]
 800b874:	ea43 0102 	orr.w	r1, r3, r2
 800b878:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b87a:	4319      	orrs	r1, r3
 800b87c:	d110      	bne.n	800b8a0 <_dtoa_r+0xa20>
 800b87e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b882:	d029      	beq.n	800b8d8 <_dtoa_r+0xa58>
 800b884:	9b08      	ldr	r3, [sp, #32]
 800b886:	2b00      	cmp	r3, #0
 800b888:	dd02      	ble.n	800b890 <_dtoa_r+0xa10>
 800b88a:	9b02      	ldr	r3, [sp, #8]
 800b88c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b890:	9b00      	ldr	r3, [sp, #0]
 800b892:	f883 8000 	strb.w	r8, [r3]
 800b896:	e63f      	b.n	800b518 <_dtoa_r+0x698>
 800b898:	4628      	mov	r0, r5
 800b89a:	e7bb      	b.n	800b814 <_dtoa_r+0x994>
 800b89c:	2201      	movs	r2, #1
 800b89e:	e7e1      	b.n	800b864 <_dtoa_r+0x9e4>
 800b8a0:	9b08      	ldr	r3, [sp, #32]
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	db04      	blt.n	800b8b0 <_dtoa_r+0xa30>
 800b8a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b8a8:	430b      	orrs	r3, r1
 800b8aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b8ac:	430b      	orrs	r3, r1
 800b8ae:	d120      	bne.n	800b8f2 <_dtoa_r+0xa72>
 800b8b0:	2a00      	cmp	r2, #0
 800b8b2:	dded      	ble.n	800b890 <_dtoa_r+0xa10>
 800b8b4:	4649      	mov	r1, r9
 800b8b6:	2201      	movs	r2, #1
 800b8b8:	4658      	mov	r0, fp
 800b8ba:	f000 fed7 	bl	800c66c <__lshift>
 800b8be:	4621      	mov	r1, r4
 800b8c0:	4681      	mov	r9, r0
 800b8c2:	f000 ff3f 	bl	800c744 <__mcmp>
 800b8c6:	2800      	cmp	r0, #0
 800b8c8:	dc03      	bgt.n	800b8d2 <_dtoa_r+0xa52>
 800b8ca:	d1e1      	bne.n	800b890 <_dtoa_r+0xa10>
 800b8cc:	f018 0f01 	tst.w	r8, #1
 800b8d0:	d0de      	beq.n	800b890 <_dtoa_r+0xa10>
 800b8d2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b8d6:	d1d8      	bne.n	800b88a <_dtoa_r+0xa0a>
 800b8d8:	9a00      	ldr	r2, [sp, #0]
 800b8da:	2339      	movs	r3, #57	@ 0x39
 800b8dc:	7013      	strb	r3, [r2, #0]
 800b8de:	4633      	mov	r3, r6
 800b8e0:	461e      	mov	r6, r3
 800b8e2:	3b01      	subs	r3, #1
 800b8e4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b8e8:	2a39      	cmp	r2, #57	@ 0x39
 800b8ea:	d052      	beq.n	800b992 <_dtoa_r+0xb12>
 800b8ec:	3201      	adds	r2, #1
 800b8ee:	701a      	strb	r2, [r3, #0]
 800b8f0:	e612      	b.n	800b518 <_dtoa_r+0x698>
 800b8f2:	2a00      	cmp	r2, #0
 800b8f4:	dd07      	ble.n	800b906 <_dtoa_r+0xa86>
 800b8f6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b8fa:	d0ed      	beq.n	800b8d8 <_dtoa_r+0xa58>
 800b8fc:	9a00      	ldr	r2, [sp, #0]
 800b8fe:	f108 0301 	add.w	r3, r8, #1
 800b902:	7013      	strb	r3, [r2, #0]
 800b904:	e608      	b.n	800b518 <_dtoa_r+0x698>
 800b906:	9b07      	ldr	r3, [sp, #28]
 800b908:	9a07      	ldr	r2, [sp, #28]
 800b90a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b90e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b910:	4293      	cmp	r3, r2
 800b912:	d028      	beq.n	800b966 <_dtoa_r+0xae6>
 800b914:	4649      	mov	r1, r9
 800b916:	2300      	movs	r3, #0
 800b918:	220a      	movs	r2, #10
 800b91a:	4658      	mov	r0, fp
 800b91c:	f000 fcb0 	bl	800c280 <__multadd>
 800b920:	42af      	cmp	r7, r5
 800b922:	4681      	mov	r9, r0
 800b924:	f04f 0300 	mov.w	r3, #0
 800b928:	f04f 020a 	mov.w	r2, #10
 800b92c:	4639      	mov	r1, r7
 800b92e:	4658      	mov	r0, fp
 800b930:	d107      	bne.n	800b942 <_dtoa_r+0xac2>
 800b932:	f000 fca5 	bl	800c280 <__multadd>
 800b936:	4607      	mov	r7, r0
 800b938:	4605      	mov	r5, r0
 800b93a:	9b07      	ldr	r3, [sp, #28]
 800b93c:	3301      	adds	r3, #1
 800b93e:	9307      	str	r3, [sp, #28]
 800b940:	e774      	b.n	800b82c <_dtoa_r+0x9ac>
 800b942:	f000 fc9d 	bl	800c280 <__multadd>
 800b946:	4629      	mov	r1, r5
 800b948:	4607      	mov	r7, r0
 800b94a:	2300      	movs	r3, #0
 800b94c:	220a      	movs	r2, #10
 800b94e:	4658      	mov	r0, fp
 800b950:	f000 fc96 	bl	800c280 <__multadd>
 800b954:	4605      	mov	r5, r0
 800b956:	e7f0      	b.n	800b93a <_dtoa_r+0xaba>
 800b958:	9b00      	ldr	r3, [sp, #0]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	bfcc      	ite	gt
 800b95e:	461e      	movgt	r6, r3
 800b960:	2601      	movle	r6, #1
 800b962:	4456      	add	r6, sl
 800b964:	2700      	movs	r7, #0
 800b966:	4649      	mov	r1, r9
 800b968:	2201      	movs	r2, #1
 800b96a:	4658      	mov	r0, fp
 800b96c:	f000 fe7e 	bl	800c66c <__lshift>
 800b970:	4621      	mov	r1, r4
 800b972:	4681      	mov	r9, r0
 800b974:	f000 fee6 	bl	800c744 <__mcmp>
 800b978:	2800      	cmp	r0, #0
 800b97a:	dcb0      	bgt.n	800b8de <_dtoa_r+0xa5e>
 800b97c:	d102      	bne.n	800b984 <_dtoa_r+0xb04>
 800b97e:	f018 0f01 	tst.w	r8, #1
 800b982:	d1ac      	bne.n	800b8de <_dtoa_r+0xa5e>
 800b984:	4633      	mov	r3, r6
 800b986:	461e      	mov	r6, r3
 800b988:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b98c:	2a30      	cmp	r2, #48	@ 0x30
 800b98e:	d0fa      	beq.n	800b986 <_dtoa_r+0xb06>
 800b990:	e5c2      	b.n	800b518 <_dtoa_r+0x698>
 800b992:	459a      	cmp	sl, r3
 800b994:	d1a4      	bne.n	800b8e0 <_dtoa_r+0xa60>
 800b996:	9b04      	ldr	r3, [sp, #16]
 800b998:	3301      	adds	r3, #1
 800b99a:	9304      	str	r3, [sp, #16]
 800b99c:	2331      	movs	r3, #49	@ 0x31
 800b99e:	f88a 3000 	strb.w	r3, [sl]
 800b9a2:	e5b9      	b.n	800b518 <_dtoa_r+0x698>
 800b9a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b9a6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ba04 <_dtoa_r+0xb84>
 800b9aa:	b11b      	cbz	r3, 800b9b4 <_dtoa_r+0xb34>
 800b9ac:	f10a 0308 	add.w	r3, sl, #8
 800b9b0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b9b2:	6013      	str	r3, [r2, #0]
 800b9b4:	4650      	mov	r0, sl
 800b9b6:	b019      	add	sp, #100	@ 0x64
 800b9b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9be:	2b01      	cmp	r3, #1
 800b9c0:	f77f ae37 	ble.w	800b632 <_dtoa_r+0x7b2>
 800b9c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b9c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b9c8:	2001      	movs	r0, #1
 800b9ca:	e655      	b.n	800b678 <_dtoa_r+0x7f8>
 800b9cc:	9b00      	ldr	r3, [sp, #0]
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	f77f aed6 	ble.w	800b780 <_dtoa_r+0x900>
 800b9d4:	4656      	mov	r6, sl
 800b9d6:	4621      	mov	r1, r4
 800b9d8:	4648      	mov	r0, r9
 800b9da:	f7ff f9c7 	bl	800ad6c <quorem>
 800b9de:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b9e2:	f806 8b01 	strb.w	r8, [r6], #1
 800b9e6:	9b00      	ldr	r3, [sp, #0]
 800b9e8:	eba6 020a 	sub.w	r2, r6, sl
 800b9ec:	4293      	cmp	r3, r2
 800b9ee:	ddb3      	ble.n	800b958 <_dtoa_r+0xad8>
 800b9f0:	4649      	mov	r1, r9
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	220a      	movs	r2, #10
 800b9f6:	4658      	mov	r0, fp
 800b9f8:	f000 fc42 	bl	800c280 <__multadd>
 800b9fc:	4681      	mov	r9, r0
 800b9fe:	e7ea      	b.n	800b9d6 <_dtoa_r+0xb56>
 800ba00:	0800efb8 	.word	0x0800efb8
 800ba04:	0800ef3c 	.word	0x0800ef3c

0800ba08 <_free_r>:
 800ba08:	b538      	push	{r3, r4, r5, lr}
 800ba0a:	4605      	mov	r5, r0
 800ba0c:	2900      	cmp	r1, #0
 800ba0e:	d041      	beq.n	800ba94 <_free_r+0x8c>
 800ba10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba14:	1f0c      	subs	r4, r1, #4
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	bfb8      	it	lt
 800ba1a:	18e4      	addlt	r4, r4, r3
 800ba1c:	f7fc fb88 	bl	8008130 <__malloc_lock>
 800ba20:	4a1d      	ldr	r2, [pc, #116]	@ (800ba98 <_free_r+0x90>)
 800ba22:	6813      	ldr	r3, [r2, #0]
 800ba24:	b933      	cbnz	r3, 800ba34 <_free_r+0x2c>
 800ba26:	6063      	str	r3, [r4, #4]
 800ba28:	6014      	str	r4, [r2, #0]
 800ba2a:	4628      	mov	r0, r5
 800ba2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba30:	f7fc bb84 	b.w	800813c <__malloc_unlock>
 800ba34:	42a3      	cmp	r3, r4
 800ba36:	d908      	bls.n	800ba4a <_free_r+0x42>
 800ba38:	6820      	ldr	r0, [r4, #0]
 800ba3a:	1821      	adds	r1, r4, r0
 800ba3c:	428b      	cmp	r3, r1
 800ba3e:	bf01      	itttt	eq
 800ba40:	6819      	ldreq	r1, [r3, #0]
 800ba42:	685b      	ldreq	r3, [r3, #4]
 800ba44:	1809      	addeq	r1, r1, r0
 800ba46:	6021      	streq	r1, [r4, #0]
 800ba48:	e7ed      	b.n	800ba26 <_free_r+0x1e>
 800ba4a:	461a      	mov	r2, r3
 800ba4c:	685b      	ldr	r3, [r3, #4]
 800ba4e:	b10b      	cbz	r3, 800ba54 <_free_r+0x4c>
 800ba50:	42a3      	cmp	r3, r4
 800ba52:	d9fa      	bls.n	800ba4a <_free_r+0x42>
 800ba54:	6811      	ldr	r1, [r2, #0]
 800ba56:	1850      	adds	r0, r2, r1
 800ba58:	42a0      	cmp	r0, r4
 800ba5a:	d10b      	bne.n	800ba74 <_free_r+0x6c>
 800ba5c:	6820      	ldr	r0, [r4, #0]
 800ba5e:	4401      	add	r1, r0
 800ba60:	1850      	adds	r0, r2, r1
 800ba62:	4283      	cmp	r3, r0
 800ba64:	6011      	str	r1, [r2, #0]
 800ba66:	d1e0      	bne.n	800ba2a <_free_r+0x22>
 800ba68:	6818      	ldr	r0, [r3, #0]
 800ba6a:	685b      	ldr	r3, [r3, #4]
 800ba6c:	6053      	str	r3, [r2, #4]
 800ba6e:	4408      	add	r0, r1
 800ba70:	6010      	str	r0, [r2, #0]
 800ba72:	e7da      	b.n	800ba2a <_free_r+0x22>
 800ba74:	d902      	bls.n	800ba7c <_free_r+0x74>
 800ba76:	230c      	movs	r3, #12
 800ba78:	602b      	str	r3, [r5, #0]
 800ba7a:	e7d6      	b.n	800ba2a <_free_r+0x22>
 800ba7c:	6820      	ldr	r0, [r4, #0]
 800ba7e:	1821      	adds	r1, r4, r0
 800ba80:	428b      	cmp	r3, r1
 800ba82:	bf04      	itt	eq
 800ba84:	6819      	ldreq	r1, [r3, #0]
 800ba86:	685b      	ldreq	r3, [r3, #4]
 800ba88:	6063      	str	r3, [r4, #4]
 800ba8a:	bf04      	itt	eq
 800ba8c:	1809      	addeq	r1, r1, r0
 800ba8e:	6021      	streq	r1, [r4, #0]
 800ba90:	6054      	str	r4, [r2, #4]
 800ba92:	e7ca      	b.n	800ba2a <_free_r+0x22>
 800ba94:	bd38      	pop	{r3, r4, r5, pc}
 800ba96:	bf00      	nop
 800ba98:	200093d4 	.word	0x200093d4

0800ba9c <rshift>:
 800ba9c:	6903      	ldr	r3, [r0, #16]
 800ba9e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800baa2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800baa6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800baaa:	f100 0414 	add.w	r4, r0, #20
 800baae:	dd45      	ble.n	800bb3c <rshift+0xa0>
 800bab0:	f011 011f 	ands.w	r1, r1, #31
 800bab4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bab8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800babc:	d10c      	bne.n	800bad8 <rshift+0x3c>
 800babe:	f100 0710 	add.w	r7, r0, #16
 800bac2:	4629      	mov	r1, r5
 800bac4:	42b1      	cmp	r1, r6
 800bac6:	d334      	bcc.n	800bb32 <rshift+0x96>
 800bac8:	1a9b      	subs	r3, r3, r2
 800baca:	009b      	lsls	r3, r3, #2
 800bacc:	1eea      	subs	r2, r5, #3
 800bace:	4296      	cmp	r6, r2
 800bad0:	bf38      	it	cc
 800bad2:	2300      	movcc	r3, #0
 800bad4:	4423      	add	r3, r4
 800bad6:	e015      	b.n	800bb04 <rshift+0x68>
 800bad8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800badc:	f1c1 0820 	rsb	r8, r1, #32
 800bae0:	40cf      	lsrs	r7, r1
 800bae2:	f105 0e04 	add.w	lr, r5, #4
 800bae6:	46a1      	mov	r9, r4
 800bae8:	4576      	cmp	r6, lr
 800baea:	46f4      	mov	ip, lr
 800baec:	d815      	bhi.n	800bb1a <rshift+0x7e>
 800baee:	1a9a      	subs	r2, r3, r2
 800baf0:	0092      	lsls	r2, r2, #2
 800baf2:	3a04      	subs	r2, #4
 800baf4:	3501      	adds	r5, #1
 800baf6:	42ae      	cmp	r6, r5
 800baf8:	bf38      	it	cc
 800bafa:	2200      	movcc	r2, #0
 800bafc:	18a3      	adds	r3, r4, r2
 800bafe:	50a7      	str	r7, [r4, r2]
 800bb00:	b107      	cbz	r7, 800bb04 <rshift+0x68>
 800bb02:	3304      	adds	r3, #4
 800bb04:	1b1a      	subs	r2, r3, r4
 800bb06:	42a3      	cmp	r3, r4
 800bb08:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bb0c:	bf08      	it	eq
 800bb0e:	2300      	moveq	r3, #0
 800bb10:	6102      	str	r2, [r0, #16]
 800bb12:	bf08      	it	eq
 800bb14:	6143      	streq	r3, [r0, #20]
 800bb16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bb1a:	f8dc c000 	ldr.w	ip, [ip]
 800bb1e:	fa0c fc08 	lsl.w	ip, ip, r8
 800bb22:	ea4c 0707 	orr.w	r7, ip, r7
 800bb26:	f849 7b04 	str.w	r7, [r9], #4
 800bb2a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bb2e:	40cf      	lsrs	r7, r1
 800bb30:	e7da      	b.n	800bae8 <rshift+0x4c>
 800bb32:	f851 cb04 	ldr.w	ip, [r1], #4
 800bb36:	f847 cf04 	str.w	ip, [r7, #4]!
 800bb3a:	e7c3      	b.n	800bac4 <rshift+0x28>
 800bb3c:	4623      	mov	r3, r4
 800bb3e:	e7e1      	b.n	800bb04 <rshift+0x68>

0800bb40 <__hexdig_fun>:
 800bb40:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800bb44:	2b09      	cmp	r3, #9
 800bb46:	d802      	bhi.n	800bb4e <__hexdig_fun+0xe>
 800bb48:	3820      	subs	r0, #32
 800bb4a:	b2c0      	uxtb	r0, r0
 800bb4c:	4770      	bx	lr
 800bb4e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800bb52:	2b05      	cmp	r3, #5
 800bb54:	d801      	bhi.n	800bb5a <__hexdig_fun+0x1a>
 800bb56:	3847      	subs	r0, #71	@ 0x47
 800bb58:	e7f7      	b.n	800bb4a <__hexdig_fun+0xa>
 800bb5a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800bb5e:	2b05      	cmp	r3, #5
 800bb60:	d801      	bhi.n	800bb66 <__hexdig_fun+0x26>
 800bb62:	3827      	subs	r0, #39	@ 0x27
 800bb64:	e7f1      	b.n	800bb4a <__hexdig_fun+0xa>
 800bb66:	2000      	movs	r0, #0
 800bb68:	4770      	bx	lr
	...

0800bb6c <__gethex>:
 800bb6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb70:	b085      	sub	sp, #20
 800bb72:	468a      	mov	sl, r1
 800bb74:	9302      	str	r3, [sp, #8]
 800bb76:	680b      	ldr	r3, [r1, #0]
 800bb78:	9001      	str	r0, [sp, #4]
 800bb7a:	4690      	mov	r8, r2
 800bb7c:	1c9c      	adds	r4, r3, #2
 800bb7e:	46a1      	mov	r9, r4
 800bb80:	f814 0b01 	ldrb.w	r0, [r4], #1
 800bb84:	2830      	cmp	r0, #48	@ 0x30
 800bb86:	d0fa      	beq.n	800bb7e <__gethex+0x12>
 800bb88:	eba9 0303 	sub.w	r3, r9, r3
 800bb8c:	f1a3 0b02 	sub.w	fp, r3, #2
 800bb90:	f7ff ffd6 	bl	800bb40 <__hexdig_fun>
 800bb94:	4605      	mov	r5, r0
 800bb96:	2800      	cmp	r0, #0
 800bb98:	d168      	bne.n	800bc6c <__gethex+0x100>
 800bb9a:	49a0      	ldr	r1, [pc, #640]	@ (800be1c <__gethex+0x2b0>)
 800bb9c:	2201      	movs	r2, #1
 800bb9e:	4648      	mov	r0, r9
 800bba0:	f7fe fa81 	bl	800a0a6 <strncmp>
 800bba4:	4607      	mov	r7, r0
 800bba6:	2800      	cmp	r0, #0
 800bba8:	d167      	bne.n	800bc7a <__gethex+0x10e>
 800bbaa:	f899 0001 	ldrb.w	r0, [r9, #1]
 800bbae:	4626      	mov	r6, r4
 800bbb0:	f7ff ffc6 	bl	800bb40 <__hexdig_fun>
 800bbb4:	2800      	cmp	r0, #0
 800bbb6:	d062      	beq.n	800bc7e <__gethex+0x112>
 800bbb8:	4623      	mov	r3, r4
 800bbba:	7818      	ldrb	r0, [r3, #0]
 800bbbc:	2830      	cmp	r0, #48	@ 0x30
 800bbbe:	4699      	mov	r9, r3
 800bbc0:	f103 0301 	add.w	r3, r3, #1
 800bbc4:	d0f9      	beq.n	800bbba <__gethex+0x4e>
 800bbc6:	f7ff ffbb 	bl	800bb40 <__hexdig_fun>
 800bbca:	fab0 f580 	clz	r5, r0
 800bbce:	096d      	lsrs	r5, r5, #5
 800bbd0:	f04f 0b01 	mov.w	fp, #1
 800bbd4:	464a      	mov	r2, r9
 800bbd6:	4616      	mov	r6, r2
 800bbd8:	3201      	adds	r2, #1
 800bbda:	7830      	ldrb	r0, [r6, #0]
 800bbdc:	f7ff ffb0 	bl	800bb40 <__hexdig_fun>
 800bbe0:	2800      	cmp	r0, #0
 800bbe2:	d1f8      	bne.n	800bbd6 <__gethex+0x6a>
 800bbe4:	498d      	ldr	r1, [pc, #564]	@ (800be1c <__gethex+0x2b0>)
 800bbe6:	2201      	movs	r2, #1
 800bbe8:	4630      	mov	r0, r6
 800bbea:	f7fe fa5c 	bl	800a0a6 <strncmp>
 800bbee:	2800      	cmp	r0, #0
 800bbf0:	d13f      	bne.n	800bc72 <__gethex+0x106>
 800bbf2:	b944      	cbnz	r4, 800bc06 <__gethex+0x9a>
 800bbf4:	1c74      	adds	r4, r6, #1
 800bbf6:	4622      	mov	r2, r4
 800bbf8:	4616      	mov	r6, r2
 800bbfa:	3201      	adds	r2, #1
 800bbfc:	7830      	ldrb	r0, [r6, #0]
 800bbfe:	f7ff ff9f 	bl	800bb40 <__hexdig_fun>
 800bc02:	2800      	cmp	r0, #0
 800bc04:	d1f8      	bne.n	800bbf8 <__gethex+0x8c>
 800bc06:	1ba4      	subs	r4, r4, r6
 800bc08:	00a7      	lsls	r7, r4, #2
 800bc0a:	7833      	ldrb	r3, [r6, #0]
 800bc0c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800bc10:	2b50      	cmp	r3, #80	@ 0x50
 800bc12:	d13e      	bne.n	800bc92 <__gethex+0x126>
 800bc14:	7873      	ldrb	r3, [r6, #1]
 800bc16:	2b2b      	cmp	r3, #43	@ 0x2b
 800bc18:	d033      	beq.n	800bc82 <__gethex+0x116>
 800bc1a:	2b2d      	cmp	r3, #45	@ 0x2d
 800bc1c:	d034      	beq.n	800bc88 <__gethex+0x11c>
 800bc1e:	1c71      	adds	r1, r6, #1
 800bc20:	2400      	movs	r4, #0
 800bc22:	7808      	ldrb	r0, [r1, #0]
 800bc24:	f7ff ff8c 	bl	800bb40 <__hexdig_fun>
 800bc28:	1e43      	subs	r3, r0, #1
 800bc2a:	b2db      	uxtb	r3, r3
 800bc2c:	2b18      	cmp	r3, #24
 800bc2e:	d830      	bhi.n	800bc92 <__gethex+0x126>
 800bc30:	f1a0 0210 	sub.w	r2, r0, #16
 800bc34:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bc38:	f7ff ff82 	bl	800bb40 <__hexdig_fun>
 800bc3c:	f100 3cff 	add.w	ip, r0, #4294967295
 800bc40:	fa5f fc8c 	uxtb.w	ip, ip
 800bc44:	f1bc 0f18 	cmp.w	ip, #24
 800bc48:	f04f 030a 	mov.w	r3, #10
 800bc4c:	d91e      	bls.n	800bc8c <__gethex+0x120>
 800bc4e:	b104      	cbz	r4, 800bc52 <__gethex+0xe6>
 800bc50:	4252      	negs	r2, r2
 800bc52:	4417      	add	r7, r2
 800bc54:	f8ca 1000 	str.w	r1, [sl]
 800bc58:	b1ed      	cbz	r5, 800bc96 <__gethex+0x12a>
 800bc5a:	f1bb 0f00 	cmp.w	fp, #0
 800bc5e:	bf0c      	ite	eq
 800bc60:	2506      	moveq	r5, #6
 800bc62:	2500      	movne	r5, #0
 800bc64:	4628      	mov	r0, r5
 800bc66:	b005      	add	sp, #20
 800bc68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc6c:	2500      	movs	r5, #0
 800bc6e:	462c      	mov	r4, r5
 800bc70:	e7b0      	b.n	800bbd4 <__gethex+0x68>
 800bc72:	2c00      	cmp	r4, #0
 800bc74:	d1c7      	bne.n	800bc06 <__gethex+0x9a>
 800bc76:	4627      	mov	r7, r4
 800bc78:	e7c7      	b.n	800bc0a <__gethex+0x9e>
 800bc7a:	464e      	mov	r6, r9
 800bc7c:	462f      	mov	r7, r5
 800bc7e:	2501      	movs	r5, #1
 800bc80:	e7c3      	b.n	800bc0a <__gethex+0x9e>
 800bc82:	2400      	movs	r4, #0
 800bc84:	1cb1      	adds	r1, r6, #2
 800bc86:	e7cc      	b.n	800bc22 <__gethex+0xb6>
 800bc88:	2401      	movs	r4, #1
 800bc8a:	e7fb      	b.n	800bc84 <__gethex+0x118>
 800bc8c:	fb03 0002 	mla	r0, r3, r2, r0
 800bc90:	e7ce      	b.n	800bc30 <__gethex+0xc4>
 800bc92:	4631      	mov	r1, r6
 800bc94:	e7de      	b.n	800bc54 <__gethex+0xe8>
 800bc96:	eba6 0309 	sub.w	r3, r6, r9
 800bc9a:	3b01      	subs	r3, #1
 800bc9c:	4629      	mov	r1, r5
 800bc9e:	2b07      	cmp	r3, #7
 800bca0:	dc0a      	bgt.n	800bcb8 <__gethex+0x14c>
 800bca2:	9801      	ldr	r0, [sp, #4]
 800bca4:	f000 fa8a 	bl	800c1bc <_Balloc>
 800bca8:	4604      	mov	r4, r0
 800bcaa:	b940      	cbnz	r0, 800bcbe <__gethex+0x152>
 800bcac:	4b5c      	ldr	r3, [pc, #368]	@ (800be20 <__gethex+0x2b4>)
 800bcae:	4602      	mov	r2, r0
 800bcb0:	21e4      	movs	r1, #228	@ 0xe4
 800bcb2:	485c      	ldr	r0, [pc, #368]	@ (800be24 <__gethex+0x2b8>)
 800bcb4:	f001 ff64 	bl	800db80 <__assert_func>
 800bcb8:	3101      	adds	r1, #1
 800bcba:	105b      	asrs	r3, r3, #1
 800bcbc:	e7ef      	b.n	800bc9e <__gethex+0x132>
 800bcbe:	f100 0a14 	add.w	sl, r0, #20
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	4655      	mov	r5, sl
 800bcc6:	469b      	mov	fp, r3
 800bcc8:	45b1      	cmp	r9, r6
 800bcca:	d337      	bcc.n	800bd3c <__gethex+0x1d0>
 800bccc:	f845 bb04 	str.w	fp, [r5], #4
 800bcd0:	eba5 050a 	sub.w	r5, r5, sl
 800bcd4:	10ad      	asrs	r5, r5, #2
 800bcd6:	6125      	str	r5, [r4, #16]
 800bcd8:	4658      	mov	r0, fp
 800bcda:	f000 fb61 	bl	800c3a0 <__hi0bits>
 800bcde:	016d      	lsls	r5, r5, #5
 800bce0:	f8d8 6000 	ldr.w	r6, [r8]
 800bce4:	1a2d      	subs	r5, r5, r0
 800bce6:	42b5      	cmp	r5, r6
 800bce8:	dd54      	ble.n	800bd94 <__gethex+0x228>
 800bcea:	1bad      	subs	r5, r5, r6
 800bcec:	4629      	mov	r1, r5
 800bcee:	4620      	mov	r0, r4
 800bcf0:	f000 fef5 	bl	800cade <__any_on>
 800bcf4:	4681      	mov	r9, r0
 800bcf6:	b178      	cbz	r0, 800bd18 <__gethex+0x1ac>
 800bcf8:	1e6b      	subs	r3, r5, #1
 800bcfa:	1159      	asrs	r1, r3, #5
 800bcfc:	f003 021f 	and.w	r2, r3, #31
 800bd00:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bd04:	f04f 0901 	mov.w	r9, #1
 800bd08:	fa09 f202 	lsl.w	r2, r9, r2
 800bd0c:	420a      	tst	r2, r1
 800bd0e:	d003      	beq.n	800bd18 <__gethex+0x1ac>
 800bd10:	454b      	cmp	r3, r9
 800bd12:	dc36      	bgt.n	800bd82 <__gethex+0x216>
 800bd14:	f04f 0902 	mov.w	r9, #2
 800bd18:	4629      	mov	r1, r5
 800bd1a:	4620      	mov	r0, r4
 800bd1c:	f7ff febe 	bl	800ba9c <rshift>
 800bd20:	442f      	add	r7, r5
 800bd22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bd26:	42bb      	cmp	r3, r7
 800bd28:	da42      	bge.n	800bdb0 <__gethex+0x244>
 800bd2a:	9801      	ldr	r0, [sp, #4]
 800bd2c:	4621      	mov	r1, r4
 800bd2e:	f000 fa85 	bl	800c23c <_Bfree>
 800bd32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bd34:	2300      	movs	r3, #0
 800bd36:	6013      	str	r3, [r2, #0]
 800bd38:	25a3      	movs	r5, #163	@ 0xa3
 800bd3a:	e793      	b.n	800bc64 <__gethex+0xf8>
 800bd3c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800bd40:	2a2e      	cmp	r2, #46	@ 0x2e
 800bd42:	d012      	beq.n	800bd6a <__gethex+0x1fe>
 800bd44:	2b20      	cmp	r3, #32
 800bd46:	d104      	bne.n	800bd52 <__gethex+0x1e6>
 800bd48:	f845 bb04 	str.w	fp, [r5], #4
 800bd4c:	f04f 0b00 	mov.w	fp, #0
 800bd50:	465b      	mov	r3, fp
 800bd52:	7830      	ldrb	r0, [r6, #0]
 800bd54:	9303      	str	r3, [sp, #12]
 800bd56:	f7ff fef3 	bl	800bb40 <__hexdig_fun>
 800bd5a:	9b03      	ldr	r3, [sp, #12]
 800bd5c:	f000 000f 	and.w	r0, r0, #15
 800bd60:	4098      	lsls	r0, r3
 800bd62:	ea4b 0b00 	orr.w	fp, fp, r0
 800bd66:	3304      	adds	r3, #4
 800bd68:	e7ae      	b.n	800bcc8 <__gethex+0x15c>
 800bd6a:	45b1      	cmp	r9, r6
 800bd6c:	d8ea      	bhi.n	800bd44 <__gethex+0x1d8>
 800bd6e:	492b      	ldr	r1, [pc, #172]	@ (800be1c <__gethex+0x2b0>)
 800bd70:	9303      	str	r3, [sp, #12]
 800bd72:	2201      	movs	r2, #1
 800bd74:	4630      	mov	r0, r6
 800bd76:	f7fe f996 	bl	800a0a6 <strncmp>
 800bd7a:	9b03      	ldr	r3, [sp, #12]
 800bd7c:	2800      	cmp	r0, #0
 800bd7e:	d1e1      	bne.n	800bd44 <__gethex+0x1d8>
 800bd80:	e7a2      	b.n	800bcc8 <__gethex+0x15c>
 800bd82:	1ea9      	subs	r1, r5, #2
 800bd84:	4620      	mov	r0, r4
 800bd86:	f000 feaa 	bl	800cade <__any_on>
 800bd8a:	2800      	cmp	r0, #0
 800bd8c:	d0c2      	beq.n	800bd14 <__gethex+0x1a8>
 800bd8e:	f04f 0903 	mov.w	r9, #3
 800bd92:	e7c1      	b.n	800bd18 <__gethex+0x1ac>
 800bd94:	da09      	bge.n	800bdaa <__gethex+0x23e>
 800bd96:	1b75      	subs	r5, r6, r5
 800bd98:	4621      	mov	r1, r4
 800bd9a:	9801      	ldr	r0, [sp, #4]
 800bd9c:	462a      	mov	r2, r5
 800bd9e:	f000 fc65 	bl	800c66c <__lshift>
 800bda2:	1b7f      	subs	r7, r7, r5
 800bda4:	4604      	mov	r4, r0
 800bda6:	f100 0a14 	add.w	sl, r0, #20
 800bdaa:	f04f 0900 	mov.w	r9, #0
 800bdae:	e7b8      	b.n	800bd22 <__gethex+0x1b6>
 800bdb0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bdb4:	42bd      	cmp	r5, r7
 800bdb6:	dd6f      	ble.n	800be98 <__gethex+0x32c>
 800bdb8:	1bed      	subs	r5, r5, r7
 800bdba:	42ae      	cmp	r6, r5
 800bdbc:	dc34      	bgt.n	800be28 <__gethex+0x2bc>
 800bdbe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bdc2:	2b02      	cmp	r3, #2
 800bdc4:	d022      	beq.n	800be0c <__gethex+0x2a0>
 800bdc6:	2b03      	cmp	r3, #3
 800bdc8:	d024      	beq.n	800be14 <__gethex+0x2a8>
 800bdca:	2b01      	cmp	r3, #1
 800bdcc:	d115      	bne.n	800bdfa <__gethex+0x28e>
 800bdce:	42ae      	cmp	r6, r5
 800bdd0:	d113      	bne.n	800bdfa <__gethex+0x28e>
 800bdd2:	2e01      	cmp	r6, #1
 800bdd4:	d10b      	bne.n	800bdee <__gethex+0x282>
 800bdd6:	9a02      	ldr	r2, [sp, #8]
 800bdd8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bddc:	6013      	str	r3, [r2, #0]
 800bdde:	2301      	movs	r3, #1
 800bde0:	6123      	str	r3, [r4, #16]
 800bde2:	f8ca 3000 	str.w	r3, [sl]
 800bde6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bde8:	2562      	movs	r5, #98	@ 0x62
 800bdea:	601c      	str	r4, [r3, #0]
 800bdec:	e73a      	b.n	800bc64 <__gethex+0xf8>
 800bdee:	1e71      	subs	r1, r6, #1
 800bdf0:	4620      	mov	r0, r4
 800bdf2:	f000 fe74 	bl	800cade <__any_on>
 800bdf6:	2800      	cmp	r0, #0
 800bdf8:	d1ed      	bne.n	800bdd6 <__gethex+0x26a>
 800bdfa:	9801      	ldr	r0, [sp, #4]
 800bdfc:	4621      	mov	r1, r4
 800bdfe:	f000 fa1d 	bl	800c23c <_Bfree>
 800be02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800be04:	2300      	movs	r3, #0
 800be06:	6013      	str	r3, [r2, #0]
 800be08:	2550      	movs	r5, #80	@ 0x50
 800be0a:	e72b      	b.n	800bc64 <__gethex+0xf8>
 800be0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d1f3      	bne.n	800bdfa <__gethex+0x28e>
 800be12:	e7e0      	b.n	800bdd6 <__gethex+0x26a>
 800be14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be16:	2b00      	cmp	r3, #0
 800be18:	d1dd      	bne.n	800bdd6 <__gethex+0x26a>
 800be1a:	e7ee      	b.n	800bdfa <__gethex+0x28e>
 800be1c:	0800e243 	.word	0x0800e243
 800be20:	0800efb8 	.word	0x0800efb8
 800be24:	0800efc9 	.word	0x0800efc9
 800be28:	1e6f      	subs	r7, r5, #1
 800be2a:	f1b9 0f00 	cmp.w	r9, #0
 800be2e:	d130      	bne.n	800be92 <__gethex+0x326>
 800be30:	b127      	cbz	r7, 800be3c <__gethex+0x2d0>
 800be32:	4639      	mov	r1, r7
 800be34:	4620      	mov	r0, r4
 800be36:	f000 fe52 	bl	800cade <__any_on>
 800be3a:	4681      	mov	r9, r0
 800be3c:	117a      	asrs	r2, r7, #5
 800be3e:	2301      	movs	r3, #1
 800be40:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800be44:	f007 071f 	and.w	r7, r7, #31
 800be48:	40bb      	lsls	r3, r7
 800be4a:	4213      	tst	r3, r2
 800be4c:	4629      	mov	r1, r5
 800be4e:	4620      	mov	r0, r4
 800be50:	bf18      	it	ne
 800be52:	f049 0902 	orrne.w	r9, r9, #2
 800be56:	f7ff fe21 	bl	800ba9c <rshift>
 800be5a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800be5e:	1b76      	subs	r6, r6, r5
 800be60:	2502      	movs	r5, #2
 800be62:	f1b9 0f00 	cmp.w	r9, #0
 800be66:	d047      	beq.n	800bef8 <__gethex+0x38c>
 800be68:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800be6c:	2b02      	cmp	r3, #2
 800be6e:	d015      	beq.n	800be9c <__gethex+0x330>
 800be70:	2b03      	cmp	r3, #3
 800be72:	d017      	beq.n	800bea4 <__gethex+0x338>
 800be74:	2b01      	cmp	r3, #1
 800be76:	d109      	bne.n	800be8c <__gethex+0x320>
 800be78:	f019 0f02 	tst.w	r9, #2
 800be7c:	d006      	beq.n	800be8c <__gethex+0x320>
 800be7e:	f8da 3000 	ldr.w	r3, [sl]
 800be82:	ea49 0903 	orr.w	r9, r9, r3
 800be86:	f019 0f01 	tst.w	r9, #1
 800be8a:	d10e      	bne.n	800beaa <__gethex+0x33e>
 800be8c:	f045 0510 	orr.w	r5, r5, #16
 800be90:	e032      	b.n	800bef8 <__gethex+0x38c>
 800be92:	f04f 0901 	mov.w	r9, #1
 800be96:	e7d1      	b.n	800be3c <__gethex+0x2d0>
 800be98:	2501      	movs	r5, #1
 800be9a:	e7e2      	b.n	800be62 <__gethex+0x2f6>
 800be9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be9e:	f1c3 0301 	rsb	r3, r3, #1
 800bea2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bea4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d0f0      	beq.n	800be8c <__gethex+0x320>
 800beaa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800beae:	f104 0314 	add.w	r3, r4, #20
 800beb2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800beb6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800beba:	f04f 0c00 	mov.w	ip, #0
 800bebe:	4618      	mov	r0, r3
 800bec0:	f853 2b04 	ldr.w	r2, [r3], #4
 800bec4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bec8:	d01b      	beq.n	800bf02 <__gethex+0x396>
 800beca:	3201      	adds	r2, #1
 800becc:	6002      	str	r2, [r0, #0]
 800bece:	2d02      	cmp	r5, #2
 800bed0:	f104 0314 	add.w	r3, r4, #20
 800bed4:	d13c      	bne.n	800bf50 <__gethex+0x3e4>
 800bed6:	f8d8 2000 	ldr.w	r2, [r8]
 800beda:	3a01      	subs	r2, #1
 800bedc:	42b2      	cmp	r2, r6
 800bede:	d109      	bne.n	800bef4 <__gethex+0x388>
 800bee0:	1171      	asrs	r1, r6, #5
 800bee2:	2201      	movs	r2, #1
 800bee4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bee8:	f006 061f 	and.w	r6, r6, #31
 800beec:	fa02 f606 	lsl.w	r6, r2, r6
 800bef0:	421e      	tst	r6, r3
 800bef2:	d13a      	bne.n	800bf6a <__gethex+0x3fe>
 800bef4:	f045 0520 	orr.w	r5, r5, #32
 800bef8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800befa:	601c      	str	r4, [r3, #0]
 800befc:	9b02      	ldr	r3, [sp, #8]
 800befe:	601f      	str	r7, [r3, #0]
 800bf00:	e6b0      	b.n	800bc64 <__gethex+0xf8>
 800bf02:	4299      	cmp	r1, r3
 800bf04:	f843 cc04 	str.w	ip, [r3, #-4]
 800bf08:	d8d9      	bhi.n	800bebe <__gethex+0x352>
 800bf0a:	68a3      	ldr	r3, [r4, #8]
 800bf0c:	459b      	cmp	fp, r3
 800bf0e:	db17      	blt.n	800bf40 <__gethex+0x3d4>
 800bf10:	6861      	ldr	r1, [r4, #4]
 800bf12:	9801      	ldr	r0, [sp, #4]
 800bf14:	3101      	adds	r1, #1
 800bf16:	f000 f951 	bl	800c1bc <_Balloc>
 800bf1a:	4681      	mov	r9, r0
 800bf1c:	b918      	cbnz	r0, 800bf26 <__gethex+0x3ba>
 800bf1e:	4b1a      	ldr	r3, [pc, #104]	@ (800bf88 <__gethex+0x41c>)
 800bf20:	4602      	mov	r2, r0
 800bf22:	2184      	movs	r1, #132	@ 0x84
 800bf24:	e6c5      	b.n	800bcb2 <__gethex+0x146>
 800bf26:	6922      	ldr	r2, [r4, #16]
 800bf28:	3202      	adds	r2, #2
 800bf2a:	f104 010c 	add.w	r1, r4, #12
 800bf2e:	0092      	lsls	r2, r2, #2
 800bf30:	300c      	adds	r0, #12
 800bf32:	f7fe fef7 	bl	800ad24 <memcpy>
 800bf36:	4621      	mov	r1, r4
 800bf38:	9801      	ldr	r0, [sp, #4]
 800bf3a:	f000 f97f 	bl	800c23c <_Bfree>
 800bf3e:	464c      	mov	r4, r9
 800bf40:	6923      	ldr	r3, [r4, #16]
 800bf42:	1c5a      	adds	r2, r3, #1
 800bf44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bf48:	6122      	str	r2, [r4, #16]
 800bf4a:	2201      	movs	r2, #1
 800bf4c:	615a      	str	r2, [r3, #20]
 800bf4e:	e7be      	b.n	800bece <__gethex+0x362>
 800bf50:	6922      	ldr	r2, [r4, #16]
 800bf52:	455a      	cmp	r2, fp
 800bf54:	dd0b      	ble.n	800bf6e <__gethex+0x402>
 800bf56:	2101      	movs	r1, #1
 800bf58:	4620      	mov	r0, r4
 800bf5a:	f7ff fd9f 	bl	800ba9c <rshift>
 800bf5e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bf62:	3701      	adds	r7, #1
 800bf64:	42bb      	cmp	r3, r7
 800bf66:	f6ff aee0 	blt.w	800bd2a <__gethex+0x1be>
 800bf6a:	2501      	movs	r5, #1
 800bf6c:	e7c2      	b.n	800bef4 <__gethex+0x388>
 800bf6e:	f016 061f 	ands.w	r6, r6, #31
 800bf72:	d0fa      	beq.n	800bf6a <__gethex+0x3fe>
 800bf74:	4453      	add	r3, sl
 800bf76:	f1c6 0620 	rsb	r6, r6, #32
 800bf7a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bf7e:	f000 fa0f 	bl	800c3a0 <__hi0bits>
 800bf82:	42b0      	cmp	r0, r6
 800bf84:	dbe7      	blt.n	800bf56 <__gethex+0x3ea>
 800bf86:	e7f0      	b.n	800bf6a <__gethex+0x3fe>
 800bf88:	0800efb8 	.word	0x0800efb8

0800bf8c <L_shift>:
 800bf8c:	f1c2 0208 	rsb	r2, r2, #8
 800bf90:	0092      	lsls	r2, r2, #2
 800bf92:	b570      	push	{r4, r5, r6, lr}
 800bf94:	f1c2 0620 	rsb	r6, r2, #32
 800bf98:	6843      	ldr	r3, [r0, #4]
 800bf9a:	6804      	ldr	r4, [r0, #0]
 800bf9c:	fa03 f506 	lsl.w	r5, r3, r6
 800bfa0:	432c      	orrs	r4, r5
 800bfa2:	40d3      	lsrs	r3, r2
 800bfa4:	6004      	str	r4, [r0, #0]
 800bfa6:	f840 3f04 	str.w	r3, [r0, #4]!
 800bfaa:	4288      	cmp	r0, r1
 800bfac:	d3f4      	bcc.n	800bf98 <L_shift+0xc>
 800bfae:	bd70      	pop	{r4, r5, r6, pc}

0800bfb0 <__match>:
 800bfb0:	b530      	push	{r4, r5, lr}
 800bfb2:	6803      	ldr	r3, [r0, #0]
 800bfb4:	3301      	adds	r3, #1
 800bfb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bfba:	b914      	cbnz	r4, 800bfc2 <__match+0x12>
 800bfbc:	6003      	str	r3, [r0, #0]
 800bfbe:	2001      	movs	r0, #1
 800bfc0:	bd30      	pop	{r4, r5, pc}
 800bfc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bfc6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bfca:	2d19      	cmp	r5, #25
 800bfcc:	bf98      	it	ls
 800bfce:	3220      	addls	r2, #32
 800bfd0:	42a2      	cmp	r2, r4
 800bfd2:	d0f0      	beq.n	800bfb6 <__match+0x6>
 800bfd4:	2000      	movs	r0, #0
 800bfd6:	e7f3      	b.n	800bfc0 <__match+0x10>

0800bfd8 <__hexnan>:
 800bfd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfdc:	680b      	ldr	r3, [r1, #0]
 800bfde:	6801      	ldr	r1, [r0, #0]
 800bfe0:	115e      	asrs	r6, r3, #5
 800bfe2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bfe6:	f013 031f 	ands.w	r3, r3, #31
 800bfea:	b087      	sub	sp, #28
 800bfec:	bf18      	it	ne
 800bfee:	3604      	addne	r6, #4
 800bff0:	2500      	movs	r5, #0
 800bff2:	1f37      	subs	r7, r6, #4
 800bff4:	4682      	mov	sl, r0
 800bff6:	4690      	mov	r8, r2
 800bff8:	9301      	str	r3, [sp, #4]
 800bffa:	f846 5c04 	str.w	r5, [r6, #-4]
 800bffe:	46b9      	mov	r9, r7
 800c000:	463c      	mov	r4, r7
 800c002:	9502      	str	r5, [sp, #8]
 800c004:	46ab      	mov	fp, r5
 800c006:	784a      	ldrb	r2, [r1, #1]
 800c008:	1c4b      	adds	r3, r1, #1
 800c00a:	9303      	str	r3, [sp, #12]
 800c00c:	b342      	cbz	r2, 800c060 <__hexnan+0x88>
 800c00e:	4610      	mov	r0, r2
 800c010:	9105      	str	r1, [sp, #20]
 800c012:	9204      	str	r2, [sp, #16]
 800c014:	f7ff fd94 	bl	800bb40 <__hexdig_fun>
 800c018:	2800      	cmp	r0, #0
 800c01a:	d151      	bne.n	800c0c0 <__hexnan+0xe8>
 800c01c:	9a04      	ldr	r2, [sp, #16]
 800c01e:	9905      	ldr	r1, [sp, #20]
 800c020:	2a20      	cmp	r2, #32
 800c022:	d818      	bhi.n	800c056 <__hexnan+0x7e>
 800c024:	9b02      	ldr	r3, [sp, #8]
 800c026:	459b      	cmp	fp, r3
 800c028:	dd13      	ble.n	800c052 <__hexnan+0x7a>
 800c02a:	454c      	cmp	r4, r9
 800c02c:	d206      	bcs.n	800c03c <__hexnan+0x64>
 800c02e:	2d07      	cmp	r5, #7
 800c030:	dc04      	bgt.n	800c03c <__hexnan+0x64>
 800c032:	462a      	mov	r2, r5
 800c034:	4649      	mov	r1, r9
 800c036:	4620      	mov	r0, r4
 800c038:	f7ff ffa8 	bl	800bf8c <L_shift>
 800c03c:	4544      	cmp	r4, r8
 800c03e:	d952      	bls.n	800c0e6 <__hexnan+0x10e>
 800c040:	2300      	movs	r3, #0
 800c042:	f1a4 0904 	sub.w	r9, r4, #4
 800c046:	f844 3c04 	str.w	r3, [r4, #-4]
 800c04a:	f8cd b008 	str.w	fp, [sp, #8]
 800c04e:	464c      	mov	r4, r9
 800c050:	461d      	mov	r5, r3
 800c052:	9903      	ldr	r1, [sp, #12]
 800c054:	e7d7      	b.n	800c006 <__hexnan+0x2e>
 800c056:	2a29      	cmp	r2, #41	@ 0x29
 800c058:	d157      	bne.n	800c10a <__hexnan+0x132>
 800c05a:	3102      	adds	r1, #2
 800c05c:	f8ca 1000 	str.w	r1, [sl]
 800c060:	f1bb 0f00 	cmp.w	fp, #0
 800c064:	d051      	beq.n	800c10a <__hexnan+0x132>
 800c066:	454c      	cmp	r4, r9
 800c068:	d206      	bcs.n	800c078 <__hexnan+0xa0>
 800c06a:	2d07      	cmp	r5, #7
 800c06c:	dc04      	bgt.n	800c078 <__hexnan+0xa0>
 800c06e:	462a      	mov	r2, r5
 800c070:	4649      	mov	r1, r9
 800c072:	4620      	mov	r0, r4
 800c074:	f7ff ff8a 	bl	800bf8c <L_shift>
 800c078:	4544      	cmp	r4, r8
 800c07a:	d936      	bls.n	800c0ea <__hexnan+0x112>
 800c07c:	f1a8 0204 	sub.w	r2, r8, #4
 800c080:	4623      	mov	r3, r4
 800c082:	f853 1b04 	ldr.w	r1, [r3], #4
 800c086:	f842 1f04 	str.w	r1, [r2, #4]!
 800c08a:	429f      	cmp	r7, r3
 800c08c:	d2f9      	bcs.n	800c082 <__hexnan+0xaa>
 800c08e:	1b3b      	subs	r3, r7, r4
 800c090:	f023 0303 	bic.w	r3, r3, #3
 800c094:	3304      	adds	r3, #4
 800c096:	3401      	adds	r4, #1
 800c098:	3e03      	subs	r6, #3
 800c09a:	42b4      	cmp	r4, r6
 800c09c:	bf88      	it	hi
 800c09e:	2304      	movhi	r3, #4
 800c0a0:	4443      	add	r3, r8
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	f843 2b04 	str.w	r2, [r3], #4
 800c0a8:	429f      	cmp	r7, r3
 800c0aa:	d2fb      	bcs.n	800c0a4 <__hexnan+0xcc>
 800c0ac:	683b      	ldr	r3, [r7, #0]
 800c0ae:	b91b      	cbnz	r3, 800c0b8 <__hexnan+0xe0>
 800c0b0:	4547      	cmp	r7, r8
 800c0b2:	d128      	bne.n	800c106 <__hexnan+0x12e>
 800c0b4:	2301      	movs	r3, #1
 800c0b6:	603b      	str	r3, [r7, #0]
 800c0b8:	2005      	movs	r0, #5
 800c0ba:	b007      	add	sp, #28
 800c0bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0c0:	3501      	adds	r5, #1
 800c0c2:	2d08      	cmp	r5, #8
 800c0c4:	f10b 0b01 	add.w	fp, fp, #1
 800c0c8:	dd06      	ble.n	800c0d8 <__hexnan+0x100>
 800c0ca:	4544      	cmp	r4, r8
 800c0cc:	d9c1      	bls.n	800c052 <__hexnan+0x7a>
 800c0ce:	2300      	movs	r3, #0
 800c0d0:	f844 3c04 	str.w	r3, [r4, #-4]
 800c0d4:	2501      	movs	r5, #1
 800c0d6:	3c04      	subs	r4, #4
 800c0d8:	6822      	ldr	r2, [r4, #0]
 800c0da:	f000 000f 	and.w	r0, r0, #15
 800c0de:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c0e2:	6020      	str	r0, [r4, #0]
 800c0e4:	e7b5      	b.n	800c052 <__hexnan+0x7a>
 800c0e6:	2508      	movs	r5, #8
 800c0e8:	e7b3      	b.n	800c052 <__hexnan+0x7a>
 800c0ea:	9b01      	ldr	r3, [sp, #4]
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d0dd      	beq.n	800c0ac <__hexnan+0xd4>
 800c0f0:	f1c3 0320 	rsb	r3, r3, #32
 800c0f4:	f04f 32ff 	mov.w	r2, #4294967295
 800c0f8:	40da      	lsrs	r2, r3
 800c0fa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c0fe:	4013      	ands	r3, r2
 800c100:	f846 3c04 	str.w	r3, [r6, #-4]
 800c104:	e7d2      	b.n	800c0ac <__hexnan+0xd4>
 800c106:	3f04      	subs	r7, #4
 800c108:	e7d0      	b.n	800c0ac <__hexnan+0xd4>
 800c10a:	2004      	movs	r0, #4
 800c10c:	e7d5      	b.n	800c0ba <__hexnan+0xe2>
	...

0800c110 <_findenv_r>:
 800c110:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c114:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 800c184 <_findenv_r+0x74>
 800c118:	4606      	mov	r6, r0
 800c11a:	4689      	mov	r9, r1
 800c11c:	4617      	mov	r7, r2
 800c11e:	f001 fd61 	bl	800dbe4 <__env_lock>
 800c122:	f8da 4000 	ldr.w	r4, [sl]
 800c126:	b134      	cbz	r4, 800c136 <_findenv_r+0x26>
 800c128:	464b      	mov	r3, r9
 800c12a:	4698      	mov	r8, r3
 800c12c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c130:	b13a      	cbz	r2, 800c142 <_findenv_r+0x32>
 800c132:	2a3d      	cmp	r2, #61	@ 0x3d
 800c134:	d1f9      	bne.n	800c12a <_findenv_r+0x1a>
 800c136:	4630      	mov	r0, r6
 800c138:	f001 fd5a 	bl	800dbf0 <__env_unlock>
 800c13c:	2000      	movs	r0, #0
 800c13e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c142:	eba8 0809 	sub.w	r8, r8, r9
 800c146:	46a3      	mov	fp, r4
 800c148:	f854 0b04 	ldr.w	r0, [r4], #4
 800c14c:	2800      	cmp	r0, #0
 800c14e:	d0f2      	beq.n	800c136 <_findenv_r+0x26>
 800c150:	4642      	mov	r2, r8
 800c152:	4649      	mov	r1, r9
 800c154:	f7fd ffa7 	bl	800a0a6 <strncmp>
 800c158:	2800      	cmp	r0, #0
 800c15a:	d1f4      	bne.n	800c146 <_findenv_r+0x36>
 800c15c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c160:	eb03 0508 	add.w	r5, r3, r8
 800c164:	f813 3008 	ldrb.w	r3, [r3, r8]
 800c168:	2b3d      	cmp	r3, #61	@ 0x3d
 800c16a:	d1ec      	bne.n	800c146 <_findenv_r+0x36>
 800c16c:	f8da 3000 	ldr.w	r3, [sl]
 800c170:	ebab 0303 	sub.w	r3, fp, r3
 800c174:	109b      	asrs	r3, r3, #2
 800c176:	4630      	mov	r0, r6
 800c178:	603b      	str	r3, [r7, #0]
 800c17a:	f001 fd39 	bl	800dbf0 <__env_unlock>
 800c17e:	1c68      	adds	r0, r5, #1
 800c180:	e7dd      	b.n	800c13e <_findenv_r+0x2e>
 800c182:	bf00      	nop
 800c184:	2000000c 	.word	0x2000000c

0800c188 <_getenv_r>:
 800c188:	b507      	push	{r0, r1, r2, lr}
 800c18a:	aa01      	add	r2, sp, #4
 800c18c:	f7ff ffc0 	bl	800c110 <_findenv_r>
 800c190:	b003      	add	sp, #12
 800c192:	f85d fb04 	ldr.w	pc, [sp], #4

0800c196 <__ascii_mbtowc>:
 800c196:	b082      	sub	sp, #8
 800c198:	b901      	cbnz	r1, 800c19c <__ascii_mbtowc+0x6>
 800c19a:	a901      	add	r1, sp, #4
 800c19c:	b142      	cbz	r2, 800c1b0 <__ascii_mbtowc+0x1a>
 800c19e:	b14b      	cbz	r3, 800c1b4 <__ascii_mbtowc+0x1e>
 800c1a0:	7813      	ldrb	r3, [r2, #0]
 800c1a2:	600b      	str	r3, [r1, #0]
 800c1a4:	7812      	ldrb	r2, [r2, #0]
 800c1a6:	1e10      	subs	r0, r2, #0
 800c1a8:	bf18      	it	ne
 800c1aa:	2001      	movne	r0, #1
 800c1ac:	b002      	add	sp, #8
 800c1ae:	4770      	bx	lr
 800c1b0:	4610      	mov	r0, r2
 800c1b2:	e7fb      	b.n	800c1ac <__ascii_mbtowc+0x16>
 800c1b4:	f06f 0001 	mvn.w	r0, #1
 800c1b8:	e7f8      	b.n	800c1ac <__ascii_mbtowc+0x16>
	...

0800c1bc <_Balloc>:
 800c1bc:	b570      	push	{r4, r5, r6, lr}
 800c1be:	69c6      	ldr	r6, [r0, #28]
 800c1c0:	4604      	mov	r4, r0
 800c1c2:	460d      	mov	r5, r1
 800c1c4:	b976      	cbnz	r6, 800c1e4 <_Balloc+0x28>
 800c1c6:	2010      	movs	r0, #16
 800c1c8:	f7fb ff00 	bl	8007fcc <malloc>
 800c1cc:	4602      	mov	r2, r0
 800c1ce:	61e0      	str	r0, [r4, #28]
 800c1d0:	b920      	cbnz	r0, 800c1dc <_Balloc+0x20>
 800c1d2:	4b18      	ldr	r3, [pc, #96]	@ (800c234 <_Balloc+0x78>)
 800c1d4:	4818      	ldr	r0, [pc, #96]	@ (800c238 <_Balloc+0x7c>)
 800c1d6:	216b      	movs	r1, #107	@ 0x6b
 800c1d8:	f001 fcd2 	bl	800db80 <__assert_func>
 800c1dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c1e0:	6006      	str	r6, [r0, #0]
 800c1e2:	60c6      	str	r6, [r0, #12]
 800c1e4:	69e6      	ldr	r6, [r4, #28]
 800c1e6:	68f3      	ldr	r3, [r6, #12]
 800c1e8:	b183      	cbz	r3, 800c20c <_Balloc+0x50>
 800c1ea:	69e3      	ldr	r3, [r4, #28]
 800c1ec:	68db      	ldr	r3, [r3, #12]
 800c1ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c1f2:	b9b8      	cbnz	r0, 800c224 <_Balloc+0x68>
 800c1f4:	2101      	movs	r1, #1
 800c1f6:	fa01 f605 	lsl.w	r6, r1, r5
 800c1fa:	1d72      	adds	r2, r6, #5
 800c1fc:	0092      	lsls	r2, r2, #2
 800c1fe:	4620      	mov	r0, r4
 800c200:	f001 fcdc 	bl	800dbbc <_calloc_r>
 800c204:	b160      	cbz	r0, 800c220 <_Balloc+0x64>
 800c206:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c20a:	e00e      	b.n	800c22a <_Balloc+0x6e>
 800c20c:	2221      	movs	r2, #33	@ 0x21
 800c20e:	2104      	movs	r1, #4
 800c210:	4620      	mov	r0, r4
 800c212:	f001 fcd3 	bl	800dbbc <_calloc_r>
 800c216:	69e3      	ldr	r3, [r4, #28]
 800c218:	60f0      	str	r0, [r6, #12]
 800c21a:	68db      	ldr	r3, [r3, #12]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d1e4      	bne.n	800c1ea <_Balloc+0x2e>
 800c220:	2000      	movs	r0, #0
 800c222:	bd70      	pop	{r4, r5, r6, pc}
 800c224:	6802      	ldr	r2, [r0, #0]
 800c226:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c22a:	2300      	movs	r3, #0
 800c22c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c230:	e7f7      	b.n	800c222 <_Balloc+0x66>
 800c232:	bf00      	nop
 800c234:	0800ef49 	.word	0x0800ef49
 800c238:	0800f029 	.word	0x0800f029

0800c23c <_Bfree>:
 800c23c:	b570      	push	{r4, r5, r6, lr}
 800c23e:	69c6      	ldr	r6, [r0, #28]
 800c240:	4605      	mov	r5, r0
 800c242:	460c      	mov	r4, r1
 800c244:	b976      	cbnz	r6, 800c264 <_Bfree+0x28>
 800c246:	2010      	movs	r0, #16
 800c248:	f7fb fec0 	bl	8007fcc <malloc>
 800c24c:	4602      	mov	r2, r0
 800c24e:	61e8      	str	r0, [r5, #28]
 800c250:	b920      	cbnz	r0, 800c25c <_Bfree+0x20>
 800c252:	4b09      	ldr	r3, [pc, #36]	@ (800c278 <_Bfree+0x3c>)
 800c254:	4809      	ldr	r0, [pc, #36]	@ (800c27c <_Bfree+0x40>)
 800c256:	218f      	movs	r1, #143	@ 0x8f
 800c258:	f001 fc92 	bl	800db80 <__assert_func>
 800c25c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c260:	6006      	str	r6, [r0, #0]
 800c262:	60c6      	str	r6, [r0, #12]
 800c264:	b13c      	cbz	r4, 800c276 <_Bfree+0x3a>
 800c266:	69eb      	ldr	r3, [r5, #28]
 800c268:	6862      	ldr	r2, [r4, #4]
 800c26a:	68db      	ldr	r3, [r3, #12]
 800c26c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c270:	6021      	str	r1, [r4, #0]
 800c272:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c276:	bd70      	pop	{r4, r5, r6, pc}
 800c278:	0800ef49 	.word	0x0800ef49
 800c27c:	0800f029 	.word	0x0800f029

0800c280 <__multadd>:
 800c280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c284:	690d      	ldr	r5, [r1, #16]
 800c286:	4607      	mov	r7, r0
 800c288:	460c      	mov	r4, r1
 800c28a:	461e      	mov	r6, r3
 800c28c:	f101 0c14 	add.w	ip, r1, #20
 800c290:	2000      	movs	r0, #0
 800c292:	f8dc 3000 	ldr.w	r3, [ip]
 800c296:	b299      	uxth	r1, r3
 800c298:	fb02 6101 	mla	r1, r2, r1, r6
 800c29c:	0c1e      	lsrs	r6, r3, #16
 800c29e:	0c0b      	lsrs	r3, r1, #16
 800c2a0:	fb02 3306 	mla	r3, r2, r6, r3
 800c2a4:	b289      	uxth	r1, r1
 800c2a6:	3001      	adds	r0, #1
 800c2a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c2ac:	4285      	cmp	r5, r0
 800c2ae:	f84c 1b04 	str.w	r1, [ip], #4
 800c2b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c2b6:	dcec      	bgt.n	800c292 <__multadd+0x12>
 800c2b8:	b30e      	cbz	r6, 800c2fe <__multadd+0x7e>
 800c2ba:	68a3      	ldr	r3, [r4, #8]
 800c2bc:	42ab      	cmp	r3, r5
 800c2be:	dc19      	bgt.n	800c2f4 <__multadd+0x74>
 800c2c0:	6861      	ldr	r1, [r4, #4]
 800c2c2:	4638      	mov	r0, r7
 800c2c4:	3101      	adds	r1, #1
 800c2c6:	f7ff ff79 	bl	800c1bc <_Balloc>
 800c2ca:	4680      	mov	r8, r0
 800c2cc:	b928      	cbnz	r0, 800c2da <__multadd+0x5a>
 800c2ce:	4602      	mov	r2, r0
 800c2d0:	4b0c      	ldr	r3, [pc, #48]	@ (800c304 <__multadd+0x84>)
 800c2d2:	480d      	ldr	r0, [pc, #52]	@ (800c308 <__multadd+0x88>)
 800c2d4:	21ba      	movs	r1, #186	@ 0xba
 800c2d6:	f001 fc53 	bl	800db80 <__assert_func>
 800c2da:	6922      	ldr	r2, [r4, #16]
 800c2dc:	3202      	adds	r2, #2
 800c2de:	f104 010c 	add.w	r1, r4, #12
 800c2e2:	0092      	lsls	r2, r2, #2
 800c2e4:	300c      	adds	r0, #12
 800c2e6:	f7fe fd1d 	bl	800ad24 <memcpy>
 800c2ea:	4621      	mov	r1, r4
 800c2ec:	4638      	mov	r0, r7
 800c2ee:	f7ff ffa5 	bl	800c23c <_Bfree>
 800c2f2:	4644      	mov	r4, r8
 800c2f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c2f8:	3501      	adds	r5, #1
 800c2fa:	615e      	str	r6, [r3, #20]
 800c2fc:	6125      	str	r5, [r4, #16]
 800c2fe:	4620      	mov	r0, r4
 800c300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c304:	0800efb8 	.word	0x0800efb8
 800c308:	0800f029 	.word	0x0800f029

0800c30c <__s2b>:
 800c30c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c310:	460c      	mov	r4, r1
 800c312:	4615      	mov	r5, r2
 800c314:	461f      	mov	r7, r3
 800c316:	2209      	movs	r2, #9
 800c318:	3308      	adds	r3, #8
 800c31a:	4606      	mov	r6, r0
 800c31c:	fb93 f3f2 	sdiv	r3, r3, r2
 800c320:	2100      	movs	r1, #0
 800c322:	2201      	movs	r2, #1
 800c324:	429a      	cmp	r2, r3
 800c326:	db09      	blt.n	800c33c <__s2b+0x30>
 800c328:	4630      	mov	r0, r6
 800c32a:	f7ff ff47 	bl	800c1bc <_Balloc>
 800c32e:	b940      	cbnz	r0, 800c342 <__s2b+0x36>
 800c330:	4602      	mov	r2, r0
 800c332:	4b19      	ldr	r3, [pc, #100]	@ (800c398 <__s2b+0x8c>)
 800c334:	4819      	ldr	r0, [pc, #100]	@ (800c39c <__s2b+0x90>)
 800c336:	21d3      	movs	r1, #211	@ 0xd3
 800c338:	f001 fc22 	bl	800db80 <__assert_func>
 800c33c:	0052      	lsls	r2, r2, #1
 800c33e:	3101      	adds	r1, #1
 800c340:	e7f0      	b.n	800c324 <__s2b+0x18>
 800c342:	9b08      	ldr	r3, [sp, #32]
 800c344:	6143      	str	r3, [r0, #20]
 800c346:	2d09      	cmp	r5, #9
 800c348:	f04f 0301 	mov.w	r3, #1
 800c34c:	6103      	str	r3, [r0, #16]
 800c34e:	dd16      	ble.n	800c37e <__s2b+0x72>
 800c350:	f104 0909 	add.w	r9, r4, #9
 800c354:	46c8      	mov	r8, r9
 800c356:	442c      	add	r4, r5
 800c358:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c35c:	4601      	mov	r1, r0
 800c35e:	3b30      	subs	r3, #48	@ 0x30
 800c360:	220a      	movs	r2, #10
 800c362:	4630      	mov	r0, r6
 800c364:	f7ff ff8c 	bl	800c280 <__multadd>
 800c368:	45a0      	cmp	r8, r4
 800c36a:	d1f5      	bne.n	800c358 <__s2b+0x4c>
 800c36c:	f1a5 0408 	sub.w	r4, r5, #8
 800c370:	444c      	add	r4, r9
 800c372:	1b2d      	subs	r5, r5, r4
 800c374:	1963      	adds	r3, r4, r5
 800c376:	42bb      	cmp	r3, r7
 800c378:	db04      	blt.n	800c384 <__s2b+0x78>
 800c37a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c37e:	340a      	adds	r4, #10
 800c380:	2509      	movs	r5, #9
 800c382:	e7f6      	b.n	800c372 <__s2b+0x66>
 800c384:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c388:	4601      	mov	r1, r0
 800c38a:	3b30      	subs	r3, #48	@ 0x30
 800c38c:	220a      	movs	r2, #10
 800c38e:	4630      	mov	r0, r6
 800c390:	f7ff ff76 	bl	800c280 <__multadd>
 800c394:	e7ee      	b.n	800c374 <__s2b+0x68>
 800c396:	bf00      	nop
 800c398:	0800efb8 	.word	0x0800efb8
 800c39c:	0800f029 	.word	0x0800f029

0800c3a0 <__hi0bits>:
 800c3a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c3a4:	4603      	mov	r3, r0
 800c3a6:	bf36      	itet	cc
 800c3a8:	0403      	lslcc	r3, r0, #16
 800c3aa:	2000      	movcs	r0, #0
 800c3ac:	2010      	movcc	r0, #16
 800c3ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c3b2:	bf3c      	itt	cc
 800c3b4:	021b      	lslcc	r3, r3, #8
 800c3b6:	3008      	addcc	r0, #8
 800c3b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c3bc:	bf3c      	itt	cc
 800c3be:	011b      	lslcc	r3, r3, #4
 800c3c0:	3004      	addcc	r0, #4
 800c3c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c3c6:	bf3c      	itt	cc
 800c3c8:	009b      	lslcc	r3, r3, #2
 800c3ca:	3002      	addcc	r0, #2
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	db05      	blt.n	800c3dc <__hi0bits+0x3c>
 800c3d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c3d4:	f100 0001 	add.w	r0, r0, #1
 800c3d8:	bf08      	it	eq
 800c3da:	2020      	moveq	r0, #32
 800c3dc:	4770      	bx	lr

0800c3de <__lo0bits>:
 800c3de:	6803      	ldr	r3, [r0, #0]
 800c3e0:	4602      	mov	r2, r0
 800c3e2:	f013 0007 	ands.w	r0, r3, #7
 800c3e6:	d00b      	beq.n	800c400 <__lo0bits+0x22>
 800c3e8:	07d9      	lsls	r1, r3, #31
 800c3ea:	d421      	bmi.n	800c430 <__lo0bits+0x52>
 800c3ec:	0798      	lsls	r0, r3, #30
 800c3ee:	bf49      	itett	mi
 800c3f0:	085b      	lsrmi	r3, r3, #1
 800c3f2:	089b      	lsrpl	r3, r3, #2
 800c3f4:	2001      	movmi	r0, #1
 800c3f6:	6013      	strmi	r3, [r2, #0]
 800c3f8:	bf5c      	itt	pl
 800c3fa:	6013      	strpl	r3, [r2, #0]
 800c3fc:	2002      	movpl	r0, #2
 800c3fe:	4770      	bx	lr
 800c400:	b299      	uxth	r1, r3
 800c402:	b909      	cbnz	r1, 800c408 <__lo0bits+0x2a>
 800c404:	0c1b      	lsrs	r3, r3, #16
 800c406:	2010      	movs	r0, #16
 800c408:	b2d9      	uxtb	r1, r3
 800c40a:	b909      	cbnz	r1, 800c410 <__lo0bits+0x32>
 800c40c:	3008      	adds	r0, #8
 800c40e:	0a1b      	lsrs	r3, r3, #8
 800c410:	0719      	lsls	r1, r3, #28
 800c412:	bf04      	itt	eq
 800c414:	091b      	lsreq	r3, r3, #4
 800c416:	3004      	addeq	r0, #4
 800c418:	0799      	lsls	r1, r3, #30
 800c41a:	bf04      	itt	eq
 800c41c:	089b      	lsreq	r3, r3, #2
 800c41e:	3002      	addeq	r0, #2
 800c420:	07d9      	lsls	r1, r3, #31
 800c422:	d403      	bmi.n	800c42c <__lo0bits+0x4e>
 800c424:	085b      	lsrs	r3, r3, #1
 800c426:	f100 0001 	add.w	r0, r0, #1
 800c42a:	d003      	beq.n	800c434 <__lo0bits+0x56>
 800c42c:	6013      	str	r3, [r2, #0]
 800c42e:	4770      	bx	lr
 800c430:	2000      	movs	r0, #0
 800c432:	4770      	bx	lr
 800c434:	2020      	movs	r0, #32
 800c436:	4770      	bx	lr

0800c438 <__i2b>:
 800c438:	b510      	push	{r4, lr}
 800c43a:	460c      	mov	r4, r1
 800c43c:	2101      	movs	r1, #1
 800c43e:	f7ff febd 	bl	800c1bc <_Balloc>
 800c442:	4602      	mov	r2, r0
 800c444:	b928      	cbnz	r0, 800c452 <__i2b+0x1a>
 800c446:	4b05      	ldr	r3, [pc, #20]	@ (800c45c <__i2b+0x24>)
 800c448:	4805      	ldr	r0, [pc, #20]	@ (800c460 <__i2b+0x28>)
 800c44a:	f240 1145 	movw	r1, #325	@ 0x145
 800c44e:	f001 fb97 	bl	800db80 <__assert_func>
 800c452:	2301      	movs	r3, #1
 800c454:	6144      	str	r4, [r0, #20]
 800c456:	6103      	str	r3, [r0, #16]
 800c458:	bd10      	pop	{r4, pc}
 800c45a:	bf00      	nop
 800c45c:	0800efb8 	.word	0x0800efb8
 800c460:	0800f029 	.word	0x0800f029

0800c464 <__multiply>:
 800c464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c468:	4614      	mov	r4, r2
 800c46a:	690a      	ldr	r2, [r1, #16]
 800c46c:	6923      	ldr	r3, [r4, #16]
 800c46e:	429a      	cmp	r2, r3
 800c470:	bfa8      	it	ge
 800c472:	4623      	movge	r3, r4
 800c474:	460f      	mov	r7, r1
 800c476:	bfa4      	itt	ge
 800c478:	460c      	movge	r4, r1
 800c47a:	461f      	movge	r7, r3
 800c47c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c480:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c484:	68a3      	ldr	r3, [r4, #8]
 800c486:	6861      	ldr	r1, [r4, #4]
 800c488:	eb0a 0609 	add.w	r6, sl, r9
 800c48c:	42b3      	cmp	r3, r6
 800c48e:	b085      	sub	sp, #20
 800c490:	bfb8      	it	lt
 800c492:	3101      	addlt	r1, #1
 800c494:	f7ff fe92 	bl	800c1bc <_Balloc>
 800c498:	b930      	cbnz	r0, 800c4a8 <__multiply+0x44>
 800c49a:	4602      	mov	r2, r0
 800c49c:	4b44      	ldr	r3, [pc, #272]	@ (800c5b0 <__multiply+0x14c>)
 800c49e:	4845      	ldr	r0, [pc, #276]	@ (800c5b4 <__multiply+0x150>)
 800c4a0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c4a4:	f001 fb6c 	bl	800db80 <__assert_func>
 800c4a8:	f100 0514 	add.w	r5, r0, #20
 800c4ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c4b0:	462b      	mov	r3, r5
 800c4b2:	2200      	movs	r2, #0
 800c4b4:	4543      	cmp	r3, r8
 800c4b6:	d321      	bcc.n	800c4fc <__multiply+0x98>
 800c4b8:	f107 0114 	add.w	r1, r7, #20
 800c4bc:	f104 0214 	add.w	r2, r4, #20
 800c4c0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c4c4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c4c8:	9302      	str	r3, [sp, #8]
 800c4ca:	1b13      	subs	r3, r2, r4
 800c4cc:	3b15      	subs	r3, #21
 800c4ce:	f023 0303 	bic.w	r3, r3, #3
 800c4d2:	3304      	adds	r3, #4
 800c4d4:	f104 0715 	add.w	r7, r4, #21
 800c4d8:	42ba      	cmp	r2, r7
 800c4da:	bf38      	it	cc
 800c4dc:	2304      	movcc	r3, #4
 800c4de:	9301      	str	r3, [sp, #4]
 800c4e0:	9b02      	ldr	r3, [sp, #8]
 800c4e2:	9103      	str	r1, [sp, #12]
 800c4e4:	428b      	cmp	r3, r1
 800c4e6:	d80c      	bhi.n	800c502 <__multiply+0x9e>
 800c4e8:	2e00      	cmp	r6, #0
 800c4ea:	dd03      	ble.n	800c4f4 <__multiply+0x90>
 800c4ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d05b      	beq.n	800c5ac <__multiply+0x148>
 800c4f4:	6106      	str	r6, [r0, #16]
 800c4f6:	b005      	add	sp, #20
 800c4f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4fc:	f843 2b04 	str.w	r2, [r3], #4
 800c500:	e7d8      	b.n	800c4b4 <__multiply+0x50>
 800c502:	f8b1 a000 	ldrh.w	sl, [r1]
 800c506:	f1ba 0f00 	cmp.w	sl, #0
 800c50a:	d024      	beq.n	800c556 <__multiply+0xf2>
 800c50c:	f104 0e14 	add.w	lr, r4, #20
 800c510:	46a9      	mov	r9, r5
 800c512:	f04f 0c00 	mov.w	ip, #0
 800c516:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c51a:	f8d9 3000 	ldr.w	r3, [r9]
 800c51e:	fa1f fb87 	uxth.w	fp, r7
 800c522:	b29b      	uxth	r3, r3
 800c524:	fb0a 330b 	mla	r3, sl, fp, r3
 800c528:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800c52c:	f8d9 7000 	ldr.w	r7, [r9]
 800c530:	4463      	add	r3, ip
 800c532:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c536:	fb0a c70b 	mla	r7, sl, fp, ip
 800c53a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c53e:	b29b      	uxth	r3, r3
 800c540:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c544:	4572      	cmp	r2, lr
 800c546:	f849 3b04 	str.w	r3, [r9], #4
 800c54a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c54e:	d8e2      	bhi.n	800c516 <__multiply+0xb2>
 800c550:	9b01      	ldr	r3, [sp, #4]
 800c552:	f845 c003 	str.w	ip, [r5, r3]
 800c556:	9b03      	ldr	r3, [sp, #12]
 800c558:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c55c:	3104      	adds	r1, #4
 800c55e:	f1b9 0f00 	cmp.w	r9, #0
 800c562:	d021      	beq.n	800c5a8 <__multiply+0x144>
 800c564:	682b      	ldr	r3, [r5, #0]
 800c566:	f104 0c14 	add.w	ip, r4, #20
 800c56a:	46ae      	mov	lr, r5
 800c56c:	f04f 0a00 	mov.w	sl, #0
 800c570:	f8bc b000 	ldrh.w	fp, [ip]
 800c574:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c578:	fb09 770b 	mla	r7, r9, fp, r7
 800c57c:	4457      	add	r7, sl
 800c57e:	b29b      	uxth	r3, r3
 800c580:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c584:	f84e 3b04 	str.w	r3, [lr], #4
 800c588:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c58c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c590:	f8be 3000 	ldrh.w	r3, [lr]
 800c594:	fb09 330a 	mla	r3, r9, sl, r3
 800c598:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c59c:	4562      	cmp	r2, ip
 800c59e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c5a2:	d8e5      	bhi.n	800c570 <__multiply+0x10c>
 800c5a4:	9f01      	ldr	r7, [sp, #4]
 800c5a6:	51eb      	str	r3, [r5, r7]
 800c5a8:	3504      	adds	r5, #4
 800c5aa:	e799      	b.n	800c4e0 <__multiply+0x7c>
 800c5ac:	3e01      	subs	r6, #1
 800c5ae:	e79b      	b.n	800c4e8 <__multiply+0x84>
 800c5b0:	0800efb8 	.word	0x0800efb8
 800c5b4:	0800f029 	.word	0x0800f029

0800c5b8 <__pow5mult>:
 800c5b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c5bc:	4615      	mov	r5, r2
 800c5be:	f012 0203 	ands.w	r2, r2, #3
 800c5c2:	4607      	mov	r7, r0
 800c5c4:	460e      	mov	r6, r1
 800c5c6:	d007      	beq.n	800c5d8 <__pow5mult+0x20>
 800c5c8:	4c25      	ldr	r4, [pc, #148]	@ (800c660 <__pow5mult+0xa8>)
 800c5ca:	3a01      	subs	r2, #1
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c5d2:	f7ff fe55 	bl	800c280 <__multadd>
 800c5d6:	4606      	mov	r6, r0
 800c5d8:	10ad      	asrs	r5, r5, #2
 800c5da:	d03d      	beq.n	800c658 <__pow5mult+0xa0>
 800c5dc:	69fc      	ldr	r4, [r7, #28]
 800c5de:	b97c      	cbnz	r4, 800c600 <__pow5mult+0x48>
 800c5e0:	2010      	movs	r0, #16
 800c5e2:	f7fb fcf3 	bl	8007fcc <malloc>
 800c5e6:	4602      	mov	r2, r0
 800c5e8:	61f8      	str	r0, [r7, #28]
 800c5ea:	b928      	cbnz	r0, 800c5f8 <__pow5mult+0x40>
 800c5ec:	4b1d      	ldr	r3, [pc, #116]	@ (800c664 <__pow5mult+0xac>)
 800c5ee:	481e      	ldr	r0, [pc, #120]	@ (800c668 <__pow5mult+0xb0>)
 800c5f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c5f4:	f001 fac4 	bl	800db80 <__assert_func>
 800c5f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c5fc:	6004      	str	r4, [r0, #0]
 800c5fe:	60c4      	str	r4, [r0, #12]
 800c600:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c604:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c608:	b94c      	cbnz	r4, 800c61e <__pow5mult+0x66>
 800c60a:	f240 2171 	movw	r1, #625	@ 0x271
 800c60e:	4638      	mov	r0, r7
 800c610:	f7ff ff12 	bl	800c438 <__i2b>
 800c614:	2300      	movs	r3, #0
 800c616:	f8c8 0008 	str.w	r0, [r8, #8]
 800c61a:	4604      	mov	r4, r0
 800c61c:	6003      	str	r3, [r0, #0]
 800c61e:	f04f 0900 	mov.w	r9, #0
 800c622:	07eb      	lsls	r3, r5, #31
 800c624:	d50a      	bpl.n	800c63c <__pow5mult+0x84>
 800c626:	4631      	mov	r1, r6
 800c628:	4622      	mov	r2, r4
 800c62a:	4638      	mov	r0, r7
 800c62c:	f7ff ff1a 	bl	800c464 <__multiply>
 800c630:	4631      	mov	r1, r6
 800c632:	4680      	mov	r8, r0
 800c634:	4638      	mov	r0, r7
 800c636:	f7ff fe01 	bl	800c23c <_Bfree>
 800c63a:	4646      	mov	r6, r8
 800c63c:	106d      	asrs	r5, r5, #1
 800c63e:	d00b      	beq.n	800c658 <__pow5mult+0xa0>
 800c640:	6820      	ldr	r0, [r4, #0]
 800c642:	b938      	cbnz	r0, 800c654 <__pow5mult+0x9c>
 800c644:	4622      	mov	r2, r4
 800c646:	4621      	mov	r1, r4
 800c648:	4638      	mov	r0, r7
 800c64a:	f7ff ff0b 	bl	800c464 <__multiply>
 800c64e:	6020      	str	r0, [r4, #0]
 800c650:	f8c0 9000 	str.w	r9, [r0]
 800c654:	4604      	mov	r4, r0
 800c656:	e7e4      	b.n	800c622 <__pow5mult+0x6a>
 800c658:	4630      	mov	r0, r6
 800c65a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c65e:	bf00      	nop
 800c660:	0800f084 	.word	0x0800f084
 800c664:	0800ef49 	.word	0x0800ef49
 800c668:	0800f029 	.word	0x0800f029

0800c66c <__lshift>:
 800c66c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c670:	460c      	mov	r4, r1
 800c672:	6849      	ldr	r1, [r1, #4]
 800c674:	6923      	ldr	r3, [r4, #16]
 800c676:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c67a:	68a3      	ldr	r3, [r4, #8]
 800c67c:	4607      	mov	r7, r0
 800c67e:	4691      	mov	r9, r2
 800c680:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c684:	f108 0601 	add.w	r6, r8, #1
 800c688:	42b3      	cmp	r3, r6
 800c68a:	db0b      	blt.n	800c6a4 <__lshift+0x38>
 800c68c:	4638      	mov	r0, r7
 800c68e:	f7ff fd95 	bl	800c1bc <_Balloc>
 800c692:	4605      	mov	r5, r0
 800c694:	b948      	cbnz	r0, 800c6aa <__lshift+0x3e>
 800c696:	4602      	mov	r2, r0
 800c698:	4b28      	ldr	r3, [pc, #160]	@ (800c73c <__lshift+0xd0>)
 800c69a:	4829      	ldr	r0, [pc, #164]	@ (800c740 <__lshift+0xd4>)
 800c69c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c6a0:	f001 fa6e 	bl	800db80 <__assert_func>
 800c6a4:	3101      	adds	r1, #1
 800c6a6:	005b      	lsls	r3, r3, #1
 800c6a8:	e7ee      	b.n	800c688 <__lshift+0x1c>
 800c6aa:	2300      	movs	r3, #0
 800c6ac:	f100 0114 	add.w	r1, r0, #20
 800c6b0:	f100 0210 	add.w	r2, r0, #16
 800c6b4:	4618      	mov	r0, r3
 800c6b6:	4553      	cmp	r3, sl
 800c6b8:	db33      	blt.n	800c722 <__lshift+0xb6>
 800c6ba:	6920      	ldr	r0, [r4, #16]
 800c6bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c6c0:	f104 0314 	add.w	r3, r4, #20
 800c6c4:	f019 091f 	ands.w	r9, r9, #31
 800c6c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c6cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c6d0:	d02b      	beq.n	800c72a <__lshift+0xbe>
 800c6d2:	f1c9 0e20 	rsb	lr, r9, #32
 800c6d6:	468a      	mov	sl, r1
 800c6d8:	2200      	movs	r2, #0
 800c6da:	6818      	ldr	r0, [r3, #0]
 800c6dc:	fa00 f009 	lsl.w	r0, r0, r9
 800c6e0:	4310      	orrs	r0, r2
 800c6e2:	f84a 0b04 	str.w	r0, [sl], #4
 800c6e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c6ea:	459c      	cmp	ip, r3
 800c6ec:	fa22 f20e 	lsr.w	r2, r2, lr
 800c6f0:	d8f3      	bhi.n	800c6da <__lshift+0x6e>
 800c6f2:	ebac 0304 	sub.w	r3, ip, r4
 800c6f6:	3b15      	subs	r3, #21
 800c6f8:	f023 0303 	bic.w	r3, r3, #3
 800c6fc:	3304      	adds	r3, #4
 800c6fe:	f104 0015 	add.w	r0, r4, #21
 800c702:	4584      	cmp	ip, r0
 800c704:	bf38      	it	cc
 800c706:	2304      	movcc	r3, #4
 800c708:	50ca      	str	r2, [r1, r3]
 800c70a:	b10a      	cbz	r2, 800c710 <__lshift+0xa4>
 800c70c:	f108 0602 	add.w	r6, r8, #2
 800c710:	3e01      	subs	r6, #1
 800c712:	4638      	mov	r0, r7
 800c714:	612e      	str	r6, [r5, #16]
 800c716:	4621      	mov	r1, r4
 800c718:	f7ff fd90 	bl	800c23c <_Bfree>
 800c71c:	4628      	mov	r0, r5
 800c71e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c722:	f842 0f04 	str.w	r0, [r2, #4]!
 800c726:	3301      	adds	r3, #1
 800c728:	e7c5      	b.n	800c6b6 <__lshift+0x4a>
 800c72a:	3904      	subs	r1, #4
 800c72c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c730:	f841 2f04 	str.w	r2, [r1, #4]!
 800c734:	459c      	cmp	ip, r3
 800c736:	d8f9      	bhi.n	800c72c <__lshift+0xc0>
 800c738:	e7ea      	b.n	800c710 <__lshift+0xa4>
 800c73a:	bf00      	nop
 800c73c:	0800efb8 	.word	0x0800efb8
 800c740:	0800f029 	.word	0x0800f029

0800c744 <__mcmp>:
 800c744:	690a      	ldr	r2, [r1, #16]
 800c746:	4603      	mov	r3, r0
 800c748:	6900      	ldr	r0, [r0, #16]
 800c74a:	1a80      	subs	r0, r0, r2
 800c74c:	b530      	push	{r4, r5, lr}
 800c74e:	d10e      	bne.n	800c76e <__mcmp+0x2a>
 800c750:	3314      	adds	r3, #20
 800c752:	3114      	adds	r1, #20
 800c754:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c758:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c75c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c760:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c764:	4295      	cmp	r5, r2
 800c766:	d003      	beq.n	800c770 <__mcmp+0x2c>
 800c768:	d205      	bcs.n	800c776 <__mcmp+0x32>
 800c76a:	f04f 30ff 	mov.w	r0, #4294967295
 800c76e:	bd30      	pop	{r4, r5, pc}
 800c770:	42a3      	cmp	r3, r4
 800c772:	d3f3      	bcc.n	800c75c <__mcmp+0x18>
 800c774:	e7fb      	b.n	800c76e <__mcmp+0x2a>
 800c776:	2001      	movs	r0, #1
 800c778:	e7f9      	b.n	800c76e <__mcmp+0x2a>
	...

0800c77c <__mdiff>:
 800c77c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c780:	4689      	mov	r9, r1
 800c782:	4606      	mov	r6, r0
 800c784:	4611      	mov	r1, r2
 800c786:	4648      	mov	r0, r9
 800c788:	4614      	mov	r4, r2
 800c78a:	f7ff ffdb 	bl	800c744 <__mcmp>
 800c78e:	1e05      	subs	r5, r0, #0
 800c790:	d112      	bne.n	800c7b8 <__mdiff+0x3c>
 800c792:	4629      	mov	r1, r5
 800c794:	4630      	mov	r0, r6
 800c796:	f7ff fd11 	bl	800c1bc <_Balloc>
 800c79a:	4602      	mov	r2, r0
 800c79c:	b928      	cbnz	r0, 800c7aa <__mdiff+0x2e>
 800c79e:	4b3f      	ldr	r3, [pc, #252]	@ (800c89c <__mdiff+0x120>)
 800c7a0:	f240 2137 	movw	r1, #567	@ 0x237
 800c7a4:	483e      	ldr	r0, [pc, #248]	@ (800c8a0 <__mdiff+0x124>)
 800c7a6:	f001 f9eb 	bl	800db80 <__assert_func>
 800c7aa:	2301      	movs	r3, #1
 800c7ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c7b0:	4610      	mov	r0, r2
 800c7b2:	b003      	add	sp, #12
 800c7b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7b8:	bfbc      	itt	lt
 800c7ba:	464b      	movlt	r3, r9
 800c7bc:	46a1      	movlt	r9, r4
 800c7be:	4630      	mov	r0, r6
 800c7c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c7c4:	bfba      	itte	lt
 800c7c6:	461c      	movlt	r4, r3
 800c7c8:	2501      	movlt	r5, #1
 800c7ca:	2500      	movge	r5, #0
 800c7cc:	f7ff fcf6 	bl	800c1bc <_Balloc>
 800c7d0:	4602      	mov	r2, r0
 800c7d2:	b918      	cbnz	r0, 800c7dc <__mdiff+0x60>
 800c7d4:	4b31      	ldr	r3, [pc, #196]	@ (800c89c <__mdiff+0x120>)
 800c7d6:	f240 2145 	movw	r1, #581	@ 0x245
 800c7da:	e7e3      	b.n	800c7a4 <__mdiff+0x28>
 800c7dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c7e0:	6926      	ldr	r6, [r4, #16]
 800c7e2:	60c5      	str	r5, [r0, #12]
 800c7e4:	f109 0310 	add.w	r3, r9, #16
 800c7e8:	f109 0514 	add.w	r5, r9, #20
 800c7ec:	f104 0e14 	add.w	lr, r4, #20
 800c7f0:	f100 0b14 	add.w	fp, r0, #20
 800c7f4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c7f8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c7fc:	9301      	str	r3, [sp, #4]
 800c7fe:	46d9      	mov	r9, fp
 800c800:	f04f 0c00 	mov.w	ip, #0
 800c804:	9b01      	ldr	r3, [sp, #4]
 800c806:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c80a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c80e:	9301      	str	r3, [sp, #4]
 800c810:	fa1f f38a 	uxth.w	r3, sl
 800c814:	4619      	mov	r1, r3
 800c816:	b283      	uxth	r3, r0
 800c818:	1acb      	subs	r3, r1, r3
 800c81a:	0c00      	lsrs	r0, r0, #16
 800c81c:	4463      	add	r3, ip
 800c81e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c822:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c826:	b29b      	uxth	r3, r3
 800c828:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c82c:	4576      	cmp	r6, lr
 800c82e:	f849 3b04 	str.w	r3, [r9], #4
 800c832:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c836:	d8e5      	bhi.n	800c804 <__mdiff+0x88>
 800c838:	1b33      	subs	r3, r6, r4
 800c83a:	3b15      	subs	r3, #21
 800c83c:	f023 0303 	bic.w	r3, r3, #3
 800c840:	3415      	adds	r4, #21
 800c842:	3304      	adds	r3, #4
 800c844:	42a6      	cmp	r6, r4
 800c846:	bf38      	it	cc
 800c848:	2304      	movcc	r3, #4
 800c84a:	441d      	add	r5, r3
 800c84c:	445b      	add	r3, fp
 800c84e:	461e      	mov	r6, r3
 800c850:	462c      	mov	r4, r5
 800c852:	4544      	cmp	r4, r8
 800c854:	d30e      	bcc.n	800c874 <__mdiff+0xf8>
 800c856:	f108 0103 	add.w	r1, r8, #3
 800c85a:	1b49      	subs	r1, r1, r5
 800c85c:	f021 0103 	bic.w	r1, r1, #3
 800c860:	3d03      	subs	r5, #3
 800c862:	45a8      	cmp	r8, r5
 800c864:	bf38      	it	cc
 800c866:	2100      	movcc	r1, #0
 800c868:	440b      	add	r3, r1
 800c86a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c86e:	b191      	cbz	r1, 800c896 <__mdiff+0x11a>
 800c870:	6117      	str	r7, [r2, #16]
 800c872:	e79d      	b.n	800c7b0 <__mdiff+0x34>
 800c874:	f854 1b04 	ldr.w	r1, [r4], #4
 800c878:	46e6      	mov	lr, ip
 800c87a:	0c08      	lsrs	r0, r1, #16
 800c87c:	fa1c fc81 	uxtah	ip, ip, r1
 800c880:	4471      	add	r1, lr
 800c882:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c886:	b289      	uxth	r1, r1
 800c888:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c88c:	f846 1b04 	str.w	r1, [r6], #4
 800c890:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c894:	e7dd      	b.n	800c852 <__mdiff+0xd6>
 800c896:	3f01      	subs	r7, #1
 800c898:	e7e7      	b.n	800c86a <__mdiff+0xee>
 800c89a:	bf00      	nop
 800c89c:	0800efb8 	.word	0x0800efb8
 800c8a0:	0800f029 	.word	0x0800f029

0800c8a4 <__ulp>:
 800c8a4:	b082      	sub	sp, #8
 800c8a6:	ed8d 0b00 	vstr	d0, [sp]
 800c8aa:	9a01      	ldr	r2, [sp, #4]
 800c8ac:	4b0f      	ldr	r3, [pc, #60]	@ (800c8ec <__ulp+0x48>)
 800c8ae:	4013      	ands	r3, r2
 800c8b0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	dc08      	bgt.n	800c8ca <__ulp+0x26>
 800c8b8:	425b      	negs	r3, r3
 800c8ba:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c8be:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c8c2:	da04      	bge.n	800c8ce <__ulp+0x2a>
 800c8c4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c8c8:	4113      	asrs	r3, r2
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	e008      	b.n	800c8e0 <__ulp+0x3c>
 800c8ce:	f1a2 0314 	sub.w	r3, r2, #20
 800c8d2:	2b1e      	cmp	r3, #30
 800c8d4:	bfda      	itte	le
 800c8d6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c8da:	40da      	lsrle	r2, r3
 800c8dc:	2201      	movgt	r2, #1
 800c8de:	2300      	movs	r3, #0
 800c8e0:	4619      	mov	r1, r3
 800c8e2:	4610      	mov	r0, r2
 800c8e4:	ec41 0b10 	vmov	d0, r0, r1
 800c8e8:	b002      	add	sp, #8
 800c8ea:	4770      	bx	lr
 800c8ec:	7ff00000 	.word	0x7ff00000

0800c8f0 <__b2d>:
 800c8f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8f4:	6906      	ldr	r6, [r0, #16]
 800c8f6:	f100 0814 	add.w	r8, r0, #20
 800c8fa:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c8fe:	1f37      	subs	r7, r6, #4
 800c900:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c904:	4610      	mov	r0, r2
 800c906:	f7ff fd4b 	bl	800c3a0 <__hi0bits>
 800c90a:	f1c0 0320 	rsb	r3, r0, #32
 800c90e:	280a      	cmp	r0, #10
 800c910:	600b      	str	r3, [r1, #0]
 800c912:	491b      	ldr	r1, [pc, #108]	@ (800c980 <__b2d+0x90>)
 800c914:	dc15      	bgt.n	800c942 <__b2d+0x52>
 800c916:	f1c0 0c0b 	rsb	ip, r0, #11
 800c91a:	fa22 f30c 	lsr.w	r3, r2, ip
 800c91e:	45b8      	cmp	r8, r7
 800c920:	ea43 0501 	orr.w	r5, r3, r1
 800c924:	bf34      	ite	cc
 800c926:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c92a:	2300      	movcs	r3, #0
 800c92c:	3015      	adds	r0, #21
 800c92e:	fa02 f000 	lsl.w	r0, r2, r0
 800c932:	fa23 f30c 	lsr.w	r3, r3, ip
 800c936:	4303      	orrs	r3, r0
 800c938:	461c      	mov	r4, r3
 800c93a:	ec45 4b10 	vmov	d0, r4, r5
 800c93e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c942:	45b8      	cmp	r8, r7
 800c944:	bf3a      	itte	cc
 800c946:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c94a:	f1a6 0708 	subcc.w	r7, r6, #8
 800c94e:	2300      	movcs	r3, #0
 800c950:	380b      	subs	r0, #11
 800c952:	d012      	beq.n	800c97a <__b2d+0x8a>
 800c954:	f1c0 0120 	rsb	r1, r0, #32
 800c958:	fa23 f401 	lsr.w	r4, r3, r1
 800c95c:	4082      	lsls	r2, r0
 800c95e:	4322      	orrs	r2, r4
 800c960:	4547      	cmp	r7, r8
 800c962:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c966:	bf8c      	ite	hi
 800c968:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c96c:	2200      	movls	r2, #0
 800c96e:	4083      	lsls	r3, r0
 800c970:	40ca      	lsrs	r2, r1
 800c972:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c976:	4313      	orrs	r3, r2
 800c978:	e7de      	b.n	800c938 <__b2d+0x48>
 800c97a:	ea42 0501 	orr.w	r5, r2, r1
 800c97e:	e7db      	b.n	800c938 <__b2d+0x48>
 800c980:	3ff00000 	.word	0x3ff00000

0800c984 <__d2b>:
 800c984:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c988:	460f      	mov	r7, r1
 800c98a:	2101      	movs	r1, #1
 800c98c:	ec59 8b10 	vmov	r8, r9, d0
 800c990:	4616      	mov	r6, r2
 800c992:	f7ff fc13 	bl	800c1bc <_Balloc>
 800c996:	4604      	mov	r4, r0
 800c998:	b930      	cbnz	r0, 800c9a8 <__d2b+0x24>
 800c99a:	4602      	mov	r2, r0
 800c99c:	4b23      	ldr	r3, [pc, #140]	@ (800ca2c <__d2b+0xa8>)
 800c99e:	4824      	ldr	r0, [pc, #144]	@ (800ca30 <__d2b+0xac>)
 800c9a0:	f240 310f 	movw	r1, #783	@ 0x30f
 800c9a4:	f001 f8ec 	bl	800db80 <__assert_func>
 800c9a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c9ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c9b0:	b10d      	cbz	r5, 800c9b6 <__d2b+0x32>
 800c9b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c9b6:	9301      	str	r3, [sp, #4]
 800c9b8:	f1b8 0300 	subs.w	r3, r8, #0
 800c9bc:	d023      	beq.n	800ca06 <__d2b+0x82>
 800c9be:	4668      	mov	r0, sp
 800c9c0:	9300      	str	r3, [sp, #0]
 800c9c2:	f7ff fd0c 	bl	800c3de <__lo0bits>
 800c9c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c9ca:	b1d0      	cbz	r0, 800ca02 <__d2b+0x7e>
 800c9cc:	f1c0 0320 	rsb	r3, r0, #32
 800c9d0:	fa02 f303 	lsl.w	r3, r2, r3
 800c9d4:	430b      	orrs	r3, r1
 800c9d6:	40c2      	lsrs	r2, r0
 800c9d8:	6163      	str	r3, [r4, #20]
 800c9da:	9201      	str	r2, [sp, #4]
 800c9dc:	9b01      	ldr	r3, [sp, #4]
 800c9de:	61a3      	str	r3, [r4, #24]
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	bf0c      	ite	eq
 800c9e4:	2201      	moveq	r2, #1
 800c9e6:	2202      	movne	r2, #2
 800c9e8:	6122      	str	r2, [r4, #16]
 800c9ea:	b1a5      	cbz	r5, 800ca16 <__d2b+0x92>
 800c9ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c9f0:	4405      	add	r5, r0
 800c9f2:	603d      	str	r5, [r7, #0]
 800c9f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c9f8:	6030      	str	r0, [r6, #0]
 800c9fa:	4620      	mov	r0, r4
 800c9fc:	b003      	add	sp, #12
 800c9fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca02:	6161      	str	r1, [r4, #20]
 800ca04:	e7ea      	b.n	800c9dc <__d2b+0x58>
 800ca06:	a801      	add	r0, sp, #4
 800ca08:	f7ff fce9 	bl	800c3de <__lo0bits>
 800ca0c:	9b01      	ldr	r3, [sp, #4]
 800ca0e:	6163      	str	r3, [r4, #20]
 800ca10:	3020      	adds	r0, #32
 800ca12:	2201      	movs	r2, #1
 800ca14:	e7e8      	b.n	800c9e8 <__d2b+0x64>
 800ca16:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ca1a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ca1e:	6038      	str	r0, [r7, #0]
 800ca20:	6918      	ldr	r0, [r3, #16]
 800ca22:	f7ff fcbd 	bl	800c3a0 <__hi0bits>
 800ca26:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ca2a:	e7e5      	b.n	800c9f8 <__d2b+0x74>
 800ca2c:	0800efb8 	.word	0x0800efb8
 800ca30:	0800f029 	.word	0x0800f029

0800ca34 <__ratio>:
 800ca34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca38:	b085      	sub	sp, #20
 800ca3a:	e9cd 1000 	strd	r1, r0, [sp]
 800ca3e:	a902      	add	r1, sp, #8
 800ca40:	f7ff ff56 	bl	800c8f0 <__b2d>
 800ca44:	9800      	ldr	r0, [sp, #0]
 800ca46:	a903      	add	r1, sp, #12
 800ca48:	ec55 4b10 	vmov	r4, r5, d0
 800ca4c:	f7ff ff50 	bl	800c8f0 <__b2d>
 800ca50:	9b01      	ldr	r3, [sp, #4]
 800ca52:	6919      	ldr	r1, [r3, #16]
 800ca54:	9b00      	ldr	r3, [sp, #0]
 800ca56:	691b      	ldr	r3, [r3, #16]
 800ca58:	1ac9      	subs	r1, r1, r3
 800ca5a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ca5e:	1a9b      	subs	r3, r3, r2
 800ca60:	ec5b ab10 	vmov	sl, fp, d0
 800ca64:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	bfce      	itee	gt
 800ca6c:	462a      	movgt	r2, r5
 800ca6e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ca72:	465a      	movle	r2, fp
 800ca74:	462f      	mov	r7, r5
 800ca76:	46d9      	mov	r9, fp
 800ca78:	bfcc      	ite	gt
 800ca7a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ca7e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ca82:	464b      	mov	r3, r9
 800ca84:	4652      	mov	r2, sl
 800ca86:	4620      	mov	r0, r4
 800ca88:	4639      	mov	r1, r7
 800ca8a:	f7f3 feef 	bl	800086c <__aeabi_ddiv>
 800ca8e:	ec41 0b10 	vmov	d0, r0, r1
 800ca92:	b005      	add	sp, #20
 800ca94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ca98 <__copybits>:
 800ca98:	3901      	subs	r1, #1
 800ca9a:	b570      	push	{r4, r5, r6, lr}
 800ca9c:	1149      	asrs	r1, r1, #5
 800ca9e:	6914      	ldr	r4, [r2, #16]
 800caa0:	3101      	adds	r1, #1
 800caa2:	f102 0314 	add.w	r3, r2, #20
 800caa6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800caaa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800caae:	1f05      	subs	r5, r0, #4
 800cab0:	42a3      	cmp	r3, r4
 800cab2:	d30c      	bcc.n	800cace <__copybits+0x36>
 800cab4:	1aa3      	subs	r3, r4, r2
 800cab6:	3b11      	subs	r3, #17
 800cab8:	f023 0303 	bic.w	r3, r3, #3
 800cabc:	3211      	adds	r2, #17
 800cabe:	42a2      	cmp	r2, r4
 800cac0:	bf88      	it	hi
 800cac2:	2300      	movhi	r3, #0
 800cac4:	4418      	add	r0, r3
 800cac6:	2300      	movs	r3, #0
 800cac8:	4288      	cmp	r0, r1
 800caca:	d305      	bcc.n	800cad8 <__copybits+0x40>
 800cacc:	bd70      	pop	{r4, r5, r6, pc}
 800cace:	f853 6b04 	ldr.w	r6, [r3], #4
 800cad2:	f845 6f04 	str.w	r6, [r5, #4]!
 800cad6:	e7eb      	b.n	800cab0 <__copybits+0x18>
 800cad8:	f840 3b04 	str.w	r3, [r0], #4
 800cadc:	e7f4      	b.n	800cac8 <__copybits+0x30>

0800cade <__any_on>:
 800cade:	f100 0214 	add.w	r2, r0, #20
 800cae2:	6900      	ldr	r0, [r0, #16]
 800cae4:	114b      	asrs	r3, r1, #5
 800cae6:	4298      	cmp	r0, r3
 800cae8:	b510      	push	{r4, lr}
 800caea:	db11      	blt.n	800cb10 <__any_on+0x32>
 800caec:	dd0a      	ble.n	800cb04 <__any_on+0x26>
 800caee:	f011 011f 	ands.w	r1, r1, #31
 800caf2:	d007      	beq.n	800cb04 <__any_on+0x26>
 800caf4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800caf8:	fa24 f001 	lsr.w	r0, r4, r1
 800cafc:	fa00 f101 	lsl.w	r1, r0, r1
 800cb00:	428c      	cmp	r4, r1
 800cb02:	d10b      	bne.n	800cb1c <__any_on+0x3e>
 800cb04:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cb08:	4293      	cmp	r3, r2
 800cb0a:	d803      	bhi.n	800cb14 <__any_on+0x36>
 800cb0c:	2000      	movs	r0, #0
 800cb0e:	bd10      	pop	{r4, pc}
 800cb10:	4603      	mov	r3, r0
 800cb12:	e7f7      	b.n	800cb04 <__any_on+0x26>
 800cb14:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cb18:	2900      	cmp	r1, #0
 800cb1a:	d0f5      	beq.n	800cb08 <__any_on+0x2a>
 800cb1c:	2001      	movs	r0, #1
 800cb1e:	e7f6      	b.n	800cb0e <__any_on+0x30>

0800cb20 <_strtoul_l.constprop.0>:
 800cb20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cb24:	4e34      	ldr	r6, [pc, #208]	@ (800cbf8 <_strtoul_l.constprop.0+0xd8>)
 800cb26:	4686      	mov	lr, r0
 800cb28:	460d      	mov	r5, r1
 800cb2a:	4628      	mov	r0, r5
 800cb2c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cb30:	5d37      	ldrb	r7, [r6, r4]
 800cb32:	f017 0708 	ands.w	r7, r7, #8
 800cb36:	d1f8      	bne.n	800cb2a <_strtoul_l.constprop.0+0xa>
 800cb38:	2c2d      	cmp	r4, #45	@ 0x2d
 800cb3a:	d12f      	bne.n	800cb9c <_strtoul_l.constprop.0+0x7c>
 800cb3c:	782c      	ldrb	r4, [r5, #0]
 800cb3e:	2701      	movs	r7, #1
 800cb40:	1c85      	adds	r5, r0, #2
 800cb42:	f033 0010 	bics.w	r0, r3, #16
 800cb46:	d109      	bne.n	800cb5c <_strtoul_l.constprop.0+0x3c>
 800cb48:	2c30      	cmp	r4, #48	@ 0x30
 800cb4a:	d12c      	bne.n	800cba6 <_strtoul_l.constprop.0+0x86>
 800cb4c:	7828      	ldrb	r0, [r5, #0]
 800cb4e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800cb52:	2858      	cmp	r0, #88	@ 0x58
 800cb54:	d127      	bne.n	800cba6 <_strtoul_l.constprop.0+0x86>
 800cb56:	786c      	ldrb	r4, [r5, #1]
 800cb58:	2310      	movs	r3, #16
 800cb5a:	3502      	adds	r5, #2
 800cb5c:	f04f 38ff 	mov.w	r8, #4294967295
 800cb60:	2600      	movs	r6, #0
 800cb62:	fbb8 f8f3 	udiv	r8, r8, r3
 800cb66:	fb03 f908 	mul.w	r9, r3, r8
 800cb6a:	ea6f 0909 	mvn.w	r9, r9
 800cb6e:	4630      	mov	r0, r6
 800cb70:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800cb74:	f1bc 0f09 	cmp.w	ip, #9
 800cb78:	d81c      	bhi.n	800cbb4 <_strtoul_l.constprop.0+0x94>
 800cb7a:	4664      	mov	r4, ip
 800cb7c:	42a3      	cmp	r3, r4
 800cb7e:	dd2a      	ble.n	800cbd6 <_strtoul_l.constprop.0+0xb6>
 800cb80:	f1b6 3fff 	cmp.w	r6, #4294967295
 800cb84:	d007      	beq.n	800cb96 <_strtoul_l.constprop.0+0x76>
 800cb86:	4580      	cmp	r8, r0
 800cb88:	d322      	bcc.n	800cbd0 <_strtoul_l.constprop.0+0xb0>
 800cb8a:	d101      	bne.n	800cb90 <_strtoul_l.constprop.0+0x70>
 800cb8c:	45a1      	cmp	r9, r4
 800cb8e:	db1f      	blt.n	800cbd0 <_strtoul_l.constprop.0+0xb0>
 800cb90:	fb00 4003 	mla	r0, r0, r3, r4
 800cb94:	2601      	movs	r6, #1
 800cb96:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cb9a:	e7e9      	b.n	800cb70 <_strtoul_l.constprop.0+0x50>
 800cb9c:	2c2b      	cmp	r4, #43	@ 0x2b
 800cb9e:	bf04      	itt	eq
 800cba0:	782c      	ldrbeq	r4, [r5, #0]
 800cba2:	1c85      	addeq	r5, r0, #2
 800cba4:	e7cd      	b.n	800cb42 <_strtoul_l.constprop.0+0x22>
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d1d8      	bne.n	800cb5c <_strtoul_l.constprop.0+0x3c>
 800cbaa:	2c30      	cmp	r4, #48	@ 0x30
 800cbac:	bf0c      	ite	eq
 800cbae:	2308      	moveq	r3, #8
 800cbb0:	230a      	movne	r3, #10
 800cbb2:	e7d3      	b.n	800cb5c <_strtoul_l.constprop.0+0x3c>
 800cbb4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800cbb8:	f1bc 0f19 	cmp.w	ip, #25
 800cbbc:	d801      	bhi.n	800cbc2 <_strtoul_l.constprop.0+0xa2>
 800cbbe:	3c37      	subs	r4, #55	@ 0x37
 800cbc0:	e7dc      	b.n	800cb7c <_strtoul_l.constprop.0+0x5c>
 800cbc2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800cbc6:	f1bc 0f19 	cmp.w	ip, #25
 800cbca:	d804      	bhi.n	800cbd6 <_strtoul_l.constprop.0+0xb6>
 800cbcc:	3c57      	subs	r4, #87	@ 0x57
 800cbce:	e7d5      	b.n	800cb7c <_strtoul_l.constprop.0+0x5c>
 800cbd0:	f04f 36ff 	mov.w	r6, #4294967295
 800cbd4:	e7df      	b.n	800cb96 <_strtoul_l.constprop.0+0x76>
 800cbd6:	1c73      	adds	r3, r6, #1
 800cbd8:	d106      	bne.n	800cbe8 <_strtoul_l.constprop.0+0xc8>
 800cbda:	2322      	movs	r3, #34	@ 0x22
 800cbdc:	f8ce 3000 	str.w	r3, [lr]
 800cbe0:	4630      	mov	r0, r6
 800cbe2:	b932      	cbnz	r2, 800cbf2 <_strtoul_l.constprop.0+0xd2>
 800cbe4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cbe8:	b107      	cbz	r7, 800cbec <_strtoul_l.constprop.0+0xcc>
 800cbea:	4240      	negs	r0, r0
 800cbec:	2a00      	cmp	r2, #0
 800cbee:	d0f9      	beq.n	800cbe4 <_strtoul_l.constprop.0+0xc4>
 800cbf0:	b106      	cbz	r6, 800cbf4 <_strtoul_l.constprop.0+0xd4>
 800cbf2:	1e69      	subs	r1, r5, #1
 800cbf4:	6011      	str	r1, [r2, #0]
 800cbf6:	e7f5      	b.n	800cbe4 <_strtoul_l.constprop.0+0xc4>
 800cbf8:	0800ed51 	.word	0x0800ed51

0800cbfc <_strtoul_r>:
 800cbfc:	f7ff bf90 	b.w	800cb20 <_strtoul_l.constprop.0>

0800cc00 <strtoul>:
 800cc00:	4613      	mov	r3, r2
 800cc02:	460a      	mov	r2, r1
 800cc04:	4601      	mov	r1, r0
 800cc06:	4802      	ldr	r0, [pc, #8]	@ (800cc10 <strtoul+0x10>)
 800cc08:	6800      	ldr	r0, [r0, #0]
 800cc0a:	f7ff bf89 	b.w	800cb20 <_strtoul_l.constprop.0>
 800cc0e:	bf00      	nop
 800cc10:	200001a0 	.word	0x200001a0

0800cc14 <__ascii_wctomb>:
 800cc14:	4603      	mov	r3, r0
 800cc16:	4608      	mov	r0, r1
 800cc18:	b141      	cbz	r1, 800cc2c <__ascii_wctomb+0x18>
 800cc1a:	2aff      	cmp	r2, #255	@ 0xff
 800cc1c:	d904      	bls.n	800cc28 <__ascii_wctomb+0x14>
 800cc1e:	228a      	movs	r2, #138	@ 0x8a
 800cc20:	601a      	str	r2, [r3, #0]
 800cc22:	f04f 30ff 	mov.w	r0, #4294967295
 800cc26:	4770      	bx	lr
 800cc28:	700a      	strb	r2, [r1, #0]
 800cc2a:	2001      	movs	r0, #1
 800cc2c:	4770      	bx	lr

0800cc2e <__ssputs_r>:
 800cc2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc32:	688e      	ldr	r6, [r1, #8]
 800cc34:	461f      	mov	r7, r3
 800cc36:	42be      	cmp	r6, r7
 800cc38:	680b      	ldr	r3, [r1, #0]
 800cc3a:	4682      	mov	sl, r0
 800cc3c:	460c      	mov	r4, r1
 800cc3e:	4690      	mov	r8, r2
 800cc40:	d82d      	bhi.n	800cc9e <__ssputs_r+0x70>
 800cc42:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cc46:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cc4a:	d026      	beq.n	800cc9a <__ssputs_r+0x6c>
 800cc4c:	6965      	ldr	r5, [r4, #20]
 800cc4e:	6909      	ldr	r1, [r1, #16]
 800cc50:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cc54:	eba3 0901 	sub.w	r9, r3, r1
 800cc58:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cc5c:	1c7b      	adds	r3, r7, #1
 800cc5e:	444b      	add	r3, r9
 800cc60:	106d      	asrs	r5, r5, #1
 800cc62:	429d      	cmp	r5, r3
 800cc64:	bf38      	it	cc
 800cc66:	461d      	movcc	r5, r3
 800cc68:	0553      	lsls	r3, r2, #21
 800cc6a:	d527      	bpl.n	800ccbc <__ssputs_r+0x8e>
 800cc6c:	4629      	mov	r1, r5
 800cc6e:	f7fb f9df 	bl	8008030 <_malloc_r>
 800cc72:	4606      	mov	r6, r0
 800cc74:	b360      	cbz	r0, 800ccd0 <__ssputs_r+0xa2>
 800cc76:	6921      	ldr	r1, [r4, #16]
 800cc78:	464a      	mov	r2, r9
 800cc7a:	f7fe f853 	bl	800ad24 <memcpy>
 800cc7e:	89a3      	ldrh	r3, [r4, #12]
 800cc80:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cc84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc88:	81a3      	strh	r3, [r4, #12]
 800cc8a:	6126      	str	r6, [r4, #16]
 800cc8c:	6165      	str	r5, [r4, #20]
 800cc8e:	444e      	add	r6, r9
 800cc90:	eba5 0509 	sub.w	r5, r5, r9
 800cc94:	6026      	str	r6, [r4, #0]
 800cc96:	60a5      	str	r5, [r4, #8]
 800cc98:	463e      	mov	r6, r7
 800cc9a:	42be      	cmp	r6, r7
 800cc9c:	d900      	bls.n	800cca0 <__ssputs_r+0x72>
 800cc9e:	463e      	mov	r6, r7
 800cca0:	6820      	ldr	r0, [r4, #0]
 800cca2:	4632      	mov	r2, r6
 800cca4:	4641      	mov	r1, r8
 800cca6:	f000 ff2a 	bl	800dafe <memmove>
 800ccaa:	68a3      	ldr	r3, [r4, #8]
 800ccac:	1b9b      	subs	r3, r3, r6
 800ccae:	60a3      	str	r3, [r4, #8]
 800ccb0:	6823      	ldr	r3, [r4, #0]
 800ccb2:	4433      	add	r3, r6
 800ccb4:	6023      	str	r3, [r4, #0]
 800ccb6:	2000      	movs	r0, #0
 800ccb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccbc:	462a      	mov	r2, r5
 800ccbe:	f000 ff9d 	bl	800dbfc <_realloc_r>
 800ccc2:	4606      	mov	r6, r0
 800ccc4:	2800      	cmp	r0, #0
 800ccc6:	d1e0      	bne.n	800cc8a <__ssputs_r+0x5c>
 800ccc8:	6921      	ldr	r1, [r4, #16]
 800ccca:	4650      	mov	r0, sl
 800cccc:	f7fe fe9c 	bl	800ba08 <_free_r>
 800ccd0:	230c      	movs	r3, #12
 800ccd2:	f8ca 3000 	str.w	r3, [sl]
 800ccd6:	89a3      	ldrh	r3, [r4, #12]
 800ccd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ccdc:	81a3      	strh	r3, [r4, #12]
 800ccde:	f04f 30ff 	mov.w	r0, #4294967295
 800cce2:	e7e9      	b.n	800ccb8 <__ssputs_r+0x8a>

0800cce4 <_svfiprintf_r>:
 800cce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cce8:	4698      	mov	r8, r3
 800ccea:	898b      	ldrh	r3, [r1, #12]
 800ccec:	061b      	lsls	r3, r3, #24
 800ccee:	b09d      	sub	sp, #116	@ 0x74
 800ccf0:	4607      	mov	r7, r0
 800ccf2:	460d      	mov	r5, r1
 800ccf4:	4614      	mov	r4, r2
 800ccf6:	d510      	bpl.n	800cd1a <_svfiprintf_r+0x36>
 800ccf8:	690b      	ldr	r3, [r1, #16]
 800ccfa:	b973      	cbnz	r3, 800cd1a <_svfiprintf_r+0x36>
 800ccfc:	2140      	movs	r1, #64	@ 0x40
 800ccfe:	f7fb f997 	bl	8008030 <_malloc_r>
 800cd02:	6028      	str	r0, [r5, #0]
 800cd04:	6128      	str	r0, [r5, #16]
 800cd06:	b930      	cbnz	r0, 800cd16 <_svfiprintf_r+0x32>
 800cd08:	230c      	movs	r3, #12
 800cd0a:	603b      	str	r3, [r7, #0]
 800cd0c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd10:	b01d      	add	sp, #116	@ 0x74
 800cd12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd16:	2340      	movs	r3, #64	@ 0x40
 800cd18:	616b      	str	r3, [r5, #20]
 800cd1a:	2300      	movs	r3, #0
 800cd1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd1e:	2320      	movs	r3, #32
 800cd20:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cd24:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd28:	2330      	movs	r3, #48	@ 0x30
 800cd2a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800cec8 <_svfiprintf_r+0x1e4>
 800cd2e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cd32:	f04f 0901 	mov.w	r9, #1
 800cd36:	4623      	mov	r3, r4
 800cd38:	469a      	mov	sl, r3
 800cd3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd3e:	b10a      	cbz	r2, 800cd44 <_svfiprintf_r+0x60>
 800cd40:	2a25      	cmp	r2, #37	@ 0x25
 800cd42:	d1f9      	bne.n	800cd38 <_svfiprintf_r+0x54>
 800cd44:	ebba 0b04 	subs.w	fp, sl, r4
 800cd48:	d00b      	beq.n	800cd62 <_svfiprintf_r+0x7e>
 800cd4a:	465b      	mov	r3, fp
 800cd4c:	4622      	mov	r2, r4
 800cd4e:	4629      	mov	r1, r5
 800cd50:	4638      	mov	r0, r7
 800cd52:	f7ff ff6c 	bl	800cc2e <__ssputs_r>
 800cd56:	3001      	adds	r0, #1
 800cd58:	f000 80a7 	beq.w	800ceaa <_svfiprintf_r+0x1c6>
 800cd5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd5e:	445a      	add	r2, fp
 800cd60:	9209      	str	r2, [sp, #36]	@ 0x24
 800cd62:	f89a 3000 	ldrb.w	r3, [sl]
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	f000 809f 	beq.w	800ceaa <_svfiprintf_r+0x1c6>
 800cd6c:	2300      	movs	r3, #0
 800cd6e:	f04f 32ff 	mov.w	r2, #4294967295
 800cd72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd76:	f10a 0a01 	add.w	sl, sl, #1
 800cd7a:	9304      	str	r3, [sp, #16]
 800cd7c:	9307      	str	r3, [sp, #28]
 800cd7e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cd82:	931a      	str	r3, [sp, #104]	@ 0x68
 800cd84:	4654      	mov	r4, sl
 800cd86:	2205      	movs	r2, #5
 800cd88:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd8c:	484e      	ldr	r0, [pc, #312]	@ (800cec8 <_svfiprintf_r+0x1e4>)
 800cd8e:	f7f3 fa2f 	bl	80001f0 <memchr>
 800cd92:	9a04      	ldr	r2, [sp, #16]
 800cd94:	b9d8      	cbnz	r0, 800cdce <_svfiprintf_r+0xea>
 800cd96:	06d0      	lsls	r0, r2, #27
 800cd98:	bf44      	itt	mi
 800cd9a:	2320      	movmi	r3, #32
 800cd9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cda0:	0711      	lsls	r1, r2, #28
 800cda2:	bf44      	itt	mi
 800cda4:	232b      	movmi	r3, #43	@ 0x2b
 800cda6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cdaa:	f89a 3000 	ldrb.w	r3, [sl]
 800cdae:	2b2a      	cmp	r3, #42	@ 0x2a
 800cdb0:	d015      	beq.n	800cdde <_svfiprintf_r+0xfa>
 800cdb2:	9a07      	ldr	r2, [sp, #28]
 800cdb4:	4654      	mov	r4, sl
 800cdb6:	2000      	movs	r0, #0
 800cdb8:	f04f 0c0a 	mov.w	ip, #10
 800cdbc:	4621      	mov	r1, r4
 800cdbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cdc2:	3b30      	subs	r3, #48	@ 0x30
 800cdc4:	2b09      	cmp	r3, #9
 800cdc6:	d94b      	bls.n	800ce60 <_svfiprintf_r+0x17c>
 800cdc8:	b1b0      	cbz	r0, 800cdf8 <_svfiprintf_r+0x114>
 800cdca:	9207      	str	r2, [sp, #28]
 800cdcc:	e014      	b.n	800cdf8 <_svfiprintf_r+0x114>
 800cdce:	eba0 0308 	sub.w	r3, r0, r8
 800cdd2:	fa09 f303 	lsl.w	r3, r9, r3
 800cdd6:	4313      	orrs	r3, r2
 800cdd8:	9304      	str	r3, [sp, #16]
 800cdda:	46a2      	mov	sl, r4
 800cddc:	e7d2      	b.n	800cd84 <_svfiprintf_r+0xa0>
 800cdde:	9b03      	ldr	r3, [sp, #12]
 800cde0:	1d19      	adds	r1, r3, #4
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	9103      	str	r1, [sp, #12]
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	bfbb      	ittet	lt
 800cdea:	425b      	neglt	r3, r3
 800cdec:	f042 0202 	orrlt.w	r2, r2, #2
 800cdf0:	9307      	strge	r3, [sp, #28]
 800cdf2:	9307      	strlt	r3, [sp, #28]
 800cdf4:	bfb8      	it	lt
 800cdf6:	9204      	strlt	r2, [sp, #16]
 800cdf8:	7823      	ldrb	r3, [r4, #0]
 800cdfa:	2b2e      	cmp	r3, #46	@ 0x2e
 800cdfc:	d10a      	bne.n	800ce14 <_svfiprintf_r+0x130>
 800cdfe:	7863      	ldrb	r3, [r4, #1]
 800ce00:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce02:	d132      	bne.n	800ce6a <_svfiprintf_r+0x186>
 800ce04:	9b03      	ldr	r3, [sp, #12]
 800ce06:	1d1a      	adds	r2, r3, #4
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	9203      	str	r2, [sp, #12]
 800ce0c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ce10:	3402      	adds	r4, #2
 800ce12:	9305      	str	r3, [sp, #20]
 800ce14:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ced8 <_svfiprintf_r+0x1f4>
 800ce18:	7821      	ldrb	r1, [r4, #0]
 800ce1a:	2203      	movs	r2, #3
 800ce1c:	4650      	mov	r0, sl
 800ce1e:	f7f3 f9e7 	bl	80001f0 <memchr>
 800ce22:	b138      	cbz	r0, 800ce34 <_svfiprintf_r+0x150>
 800ce24:	9b04      	ldr	r3, [sp, #16]
 800ce26:	eba0 000a 	sub.w	r0, r0, sl
 800ce2a:	2240      	movs	r2, #64	@ 0x40
 800ce2c:	4082      	lsls	r2, r0
 800ce2e:	4313      	orrs	r3, r2
 800ce30:	3401      	adds	r4, #1
 800ce32:	9304      	str	r3, [sp, #16]
 800ce34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce38:	4824      	ldr	r0, [pc, #144]	@ (800cecc <_svfiprintf_r+0x1e8>)
 800ce3a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ce3e:	2206      	movs	r2, #6
 800ce40:	f7f3 f9d6 	bl	80001f0 <memchr>
 800ce44:	2800      	cmp	r0, #0
 800ce46:	d036      	beq.n	800ceb6 <_svfiprintf_r+0x1d2>
 800ce48:	4b21      	ldr	r3, [pc, #132]	@ (800ced0 <_svfiprintf_r+0x1ec>)
 800ce4a:	bb1b      	cbnz	r3, 800ce94 <_svfiprintf_r+0x1b0>
 800ce4c:	9b03      	ldr	r3, [sp, #12]
 800ce4e:	3307      	adds	r3, #7
 800ce50:	f023 0307 	bic.w	r3, r3, #7
 800ce54:	3308      	adds	r3, #8
 800ce56:	9303      	str	r3, [sp, #12]
 800ce58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce5a:	4433      	add	r3, r6
 800ce5c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce5e:	e76a      	b.n	800cd36 <_svfiprintf_r+0x52>
 800ce60:	fb0c 3202 	mla	r2, ip, r2, r3
 800ce64:	460c      	mov	r4, r1
 800ce66:	2001      	movs	r0, #1
 800ce68:	e7a8      	b.n	800cdbc <_svfiprintf_r+0xd8>
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	3401      	adds	r4, #1
 800ce6e:	9305      	str	r3, [sp, #20]
 800ce70:	4619      	mov	r1, r3
 800ce72:	f04f 0c0a 	mov.w	ip, #10
 800ce76:	4620      	mov	r0, r4
 800ce78:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce7c:	3a30      	subs	r2, #48	@ 0x30
 800ce7e:	2a09      	cmp	r2, #9
 800ce80:	d903      	bls.n	800ce8a <_svfiprintf_r+0x1a6>
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d0c6      	beq.n	800ce14 <_svfiprintf_r+0x130>
 800ce86:	9105      	str	r1, [sp, #20]
 800ce88:	e7c4      	b.n	800ce14 <_svfiprintf_r+0x130>
 800ce8a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ce8e:	4604      	mov	r4, r0
 800ce90:	2301      	movs	r3, #1
 800ce92:	e7f0      	b.n	800ce76 <_svfiprintf_r+0x192>
 800ce94:	ab03      	add	r3, sp, #12
 800ce96:	9300      	str	r3, [sp, #0]
 800ce98:	462a      	mov	r2, r5
 800ce9a:	4b0e      	ldr	r3, [pc, #56]	@ (800ced4 <_svfiprintf_r+0x1f0>)
 800ce9c:	a904      	add	r1, sp, #16
 800ce9e:	4638      	mov	r0, r7
 800cea0:	f7fc f88e 	bl	8008fc0 <_printf_float>
 800cea4:	1c42      	adds	r2, r0, #1
 800cea6:	4606      	mov	r6, r0
 800cea8:	d1d6      	bne.n	800ce58 <_svfiprintf_r+0x174>
 800ceaa:	89ab      	ldrh	r3, [r5, #12]
 800ceac:	065b      	lsls	r3, r3, #25
 800ceae:	f53f af2d 	bmi.w	800cd0c <_svfiprintf_r+0x28>
 800ceb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ceb4:	e72c      	b.n	800cd10 <_svfiprintf_r+0x2c>
 800ceb6:	ab03      	add	r3, sp, #12
 800ceb8:	9300      	str	r3, [sp, #0]
 800ceba:	462a      	mov	r2, r5
 800cebc:	4b05      	ldr	r3, [pc, #20]	@ (800ced4 <_svfiprintf_r+0x1f0>)
 800cebe:	a904      	add	r1, sp, #16
 800cec0:	4638      	mov	r0, r7
 800cec2:	f7fc fb15 	bl	80094f0 <_printf_i>
 800cec6:	e7ed      	b.n	800cea4 <_svfiprintf_r+0x1c0>
 800cec8:	0800f180 	.word	0x0800f180
 800cecc:	0800f18a 	.word	0x0800f18a
 800ced0:	08008fc1 	.word	0x08008fc1
 800ced4:	0800cc2f 	.word	0x0800cc2f
 800ced8:	0800f186 	.word	0x0800f186

0800cedc <_sungetc_r>:
 800cedc:	b538      	push	{r3, r4, r5, lr}
 800cede:	1c4b      	adds	r3, r1, #1
 800cee0:	4614      	mov	r4, r2
 800cee2:	d103      	bne.n	800ceec <_sungetc_r+0x10>
 800cee4:	f04f 35ff 	mov.w	r5, #4294967295
 800cee8:	4628      	mov	r0, r5
 800ceea:	bd38      	pop	{r3, r4, r5, pc}
 800ceec:	8993      	ldrh	r3, [r2, #12]
 800ceee:	f023 0320 	bic.w	r3, r3, #32
 800cef2:	8193      	strh	r3, [r2, #12]
 800cef4:	6853      	ldr	r3, [r2, #4]
 800cef6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800cef8:	b2cd      	uxtb	r5, r1
 800cefa:	b18a      	cbz	r2, 800cf20 <_sungetc_r+0x44>
 800cefc:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800cefe:	429a      	cmp	r2, r3
 800cf00:	dd08      	ble.n	800cf14 <_sungetc_r+0x38>
 800cf02:	6823      	ldr	r3, [r4, #0]
 800cf04:	1e5a      	subs	r2, r3, #1
 800cf06:	6022      	str	r2, [r4, #0]
 800cf08:	f803 5c01 	strb.w	r5, [r3, #-1]
 800cf0c:	6863      	ldr	r3, [r4, #4]
 800cf0e:	3301      	adds	r3, #1
 800cf10:	6063      	str	r3, [r4, #4]
 800cf12:	e7e9      	b.n	800cee8 <_sungetc_r+0xc>
 800cf14:	4621      	mov	r1, r4
 800cf16:	f000 fdb8 	bl	800da8a <__submore>
 800cf1a:	2800      	cmp	r0, #0
 800cf1c:	d0f1      	beq.n	800cf02 <_sungetc_r+0x26>
 800cf1e:	e7e1      	b.n	800cee4 <_sungetc_r+0x8>
 800cf20:	6921      	ldr	r1, [r4, #16]
 800cf22:	6822      	ldr	r2, [r4, #0]
 800cf24:	b141      	cbz	r1, 800cf38 <_sungetc_r+0x5c>
 800cf26:	4291      	cmp	r1, r2
 800cf28:	d206      	bcs.n	800cf38 <_sungetc_r+0x5c>
 800cf2a:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800cf2e:	42a9      	cmp	r1, r5
 800cf30:	d102      	bne.n	800cf38 <_sungetc_r+0x5c>
 800cf32:	3a01      	subs	r2, #1
 800cf34:	6022      	str	r2, [r4, #0]
 800cf36:	e7ea      	b.n	800cf0e <_sungetc_r+0x32>
 800cf38:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800cf3c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cf40:	6363      	str	r3, [r4, #52]	@ 0x34
 800cf42:	2303      	movs	r3, #3
 800cf44:	63a3      	str	r3, [r4, #56]	@ 0x38
 800cf46:	4623      	mov	r3, r4
 800cf48:	f803 5f46 	strb.w	r5, [r3, #70]!
 800cf4c:	6023      	str	r3, [r4, #0]
 800cf4e:	2301      	movs	r3, #1
 800cf50:	e7de      	b.n	800cf10 <_sungetc_r+0x34>

0800cf52 <__ssrefill_r>:
 800cf52:	b510      	push	{r4, lr}
 800cf54:	460c      	mov	r4, r1
 800cf56:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800cf58:	b169      	cbz	r1, 800cf76 <__ssrefill_r+0x24>
 800cf5a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cf5e:	4299      	cmp	r1, r3
 800cf60:	d001      	beq.n	800cf66 <__ssrefill_r+0x14>
 800cf62:	f7fe fd51 	bl	800ba08 <_free_r>
 800cf66:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cf68:	6063      	str	r3, [r4, #4]
 800cf6a:	2000      	movs	r0, #0
 800cf6c:	6360      	str	r0, [r4, #52]	@ 0x34
 800cf6e:	b113      	cbz	r3, 800cf76 <__ssrefill_r+0x24>
 800cf70:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800cf72:	6023      	str	r3, [r4, #0]
 800cf74:	bd10      	pop	{r4, pc}
 800cf76:	6923      	ldr	r3, [r4, #16]
 800cf78:	6023      	str	r3, [r4, #0]
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	6063      	str	r3, [r4, #4]
 800cf7e:	89a3      	ldrh	r3, [r4, #12]
 800cf80:	f043 0320 	orr.w	r3, r3, #32
 800cf84:	81a3      	strh	r3, [r4, #12]
 800cf86:	f04f 30ff 	mov.w	r0, #4294967295
 800cf8a:	e7f3      	b.n	800cf74 <__ssrefill_r+0x22>

0800cf8c <__ssvfiscanf_r>:
 800cf8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf90:	460c      	mov	r4, r1
 800cf92:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800cf96:	2100      	movs	r1, #0
 800cf98:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800cf9c:	49a5      	ldr	r1, [pc, #660]	@ (800d234 <__ssvfiscanf_r+0x2a8>)
 800cf9e:	91a0      	str	r1, [sp, #640]	@ 0x280
 800cfa0:	f10d 0804 	add.w	r8, sp, #4
 800cfa4:	49a4      	ldr	r1, [pc, #656]	@ (800d238 <__ssvfiscanf_r+0x2ac>)
 800cfa6:	4fa5      	ldr	r7, [pc, #660]	@ (800d23c <__ssvfiscanf_r+0x2b0>)
 800cfa8:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800cfac:	4606      	mov	r6, r0
 800cfae:	91a1      	str	r1, [sp, #644]	@ 0x284
 800cfb0:	9300      	str	r3, [sp, #0]
 800cfb2:	7813      	ldrb	r3, [r2, #0]
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	f000 8158 	beq.w	800d26a <__ssvfiscanf_r+0x2de>
 800cfba:	5cf9      	ldrb	r1, [r7, r3]
 800cfbc:	f011 0108 	ands.w	r1, r1, #8
 800cfc0:	f102 0501 	add.w	r5, r2, #1
 800cfc4:	d019      	beq.n	800cffa <__ssvfiscanf_r+0x6e>
 800cfc6:	6863      	ldr	r3, [r4, #4]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	dd0f      	ble.n	800cfec <__ssvfiscanf_r+0x60>
 800cfcc:	6823      	ldr	r3, [r4, #0]
 800cfce:	781a      	ldrb	r2, [r3, #0]
 800cfd0:	5cba      	ldrb	r2, [r7, r2]
 800cfd2:	0712      	lsls	r2, r2, #28
 800cfd4:	d401      	bmi.n	800cfda <__ssvfiscanf_r+0x4e>
 800cfd6:	462a      	mov	r2, r5
 800cfd8:	e7eb      	b.n	800cfb2 <__ssvfiscanf_r+0x26>
 800cfda:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800cfdc:	3201      	adds	r2, #1
 800cfde:	9245      	str	r2, [sp, #276]	@ 0x114
 800cfe0:	6862      	ldr	r2, [r4, #4]
 800cfe2:	3301      	adds	r3, #1
 800cfe4:	3a01      	subs	r2, #1
 800cfe6:	6062      	str	r2, [r4, #4]
 800cfe8:	6023      	str	r3, [r4, #0]
 800cfea:	e7ec      	b.n	800cfc6 <__ssvfiscanf_r+0x3a>
 800cfec:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800cfee:	4621      	mov	r1, r4
 800cff0:	4630      	mov	r0, r6
 800cff2:	4798      	blx	r3
 800cff4:	2800      	cmp	r0, #0
 800cff6:	d0e9      	beq.n	800cfcc <__ssvfiscanf_r+0x40>
 800cff8:	e7ed      	b.n	800cfd6 <__ssvfiscanf_r+0x4a>
 800cffa:	2b25      	cmp	r3, #37	@ 0x25
 800cffc:	d012      	beq.n	800d024 <__ssvfiscanf_r+0x98>
 800cffe:	4699      	mov	r9, r3
 800d000:	6863      	ldr	r3, [r4, #4]
 800d002:	2b00      	cmp	r3, #0
 800d004:	f340 8093 	ble.w	800d12e <__ssvfiscanf_r+0x1a2>
 800d008:	6822      	ldr	r2, [r4, #0]
 800d00a:	7813      	ldrb	r3, [r2, #0]
 800d00c:	454b      	cmp	r3, r9
 800d00e:	f040 812c 	bne.w	800d26a <__ssvfiscanf_r+0x2de>
 800d012:	6863      	ldr	r3, [r4, #4]
 800d014:	3b01      	subs	r3, #1
 800d016:	6063      	str	r3, [r4, #4]
 800d018:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800d01a:	3201      	adds	r2, #1
 800d01c:	3301      	adds	r3, #1
 800d01e:	6022      	str	r2, [r4, #0]
 800d020:	9345      	str	r3, [sp, #276]	@ 0x114
 800d022:	e7d8      	b.n	800cfd6 <__ssvfiscanf_r+0x4a>
 800d024:	9141      	str	r1, [sp, #260]	@ 0x104
 800d026:	9143      	str	r1, [sp, #268]	@ 0x10c
 800d028:	7853      	ldrb	r3, [r2, #1]
 800d02a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d02c:	bf02      	ittt	eq
 800d02e:	2310      	moveq	r3, #16
 800d030:	1c95      	addeq	r5, r2, #2
 800d032:	9341      	streq	r3, [sp, #260]	@ 0x104
 800d034:	220a      	movs	r2, #10
 800d036:	46a9      	mov	r9, r5
 800d038:	f819 1b01 	ldrb.w	r1, [r9], #1
 800d03c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800d040:	2b09      	cmp	r3, #9
 800d042:	d91e      	bls.n	800d082 <__ssvfiscanf_r+0xf6>
 800d044:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800d240 <__ssvfiscanf_r+0x2b4>
 800d048:	2203      	movs	r2, #3
 800d04a:	4650      	mov	r0, sl
 800d04c:	f7f3 f8d0 	bl	80001f0 <memchr>
 800d050:	b138      	cbz	r0, 800d062 <__ssvfiscanf_r+0xd6>
 800d052:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d054:	eba0 000a 	sub.w	r0, r0, sl
 800d058:	2301      	movs	r3, #1
 800d05a:	4083      	lsls	r3, r0
 800d05c:	4313      	orrs	r3, r2
 800d05e:	9341      	str	r3, [sp, #260]	@ 0x104
 800d060:	464d      	mov	r5, r9
 800d062:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d066:	2b78      	cmp	r3, #120	@ 0x78
 800d068:	d806      	bhi.n	800d078 <__ssvfiscanf_r+0xec>
 800d06a:	2b57      	cmp	r3, #87	@ 0x57
 800d06c:	d810      	bhi.n	800d090 <__ssvfiscanf_r+0x104>
 800d06e:	2b25      	cmp	r3, #37	@ 0x25
 800d070:	d0c5      	beq.n	800cffe <__ssvfiscanf_r+0x72>
 800d072:	d857      	bhi.n	800d124 <__ssvfiscanf_r+0x198>
 800d074:	2b00      	cmp	r3, #0
 800d076:	d065      	beq.n	800d144 <__ssvfiscanf_r+0x1b8>
 800d078:	2303      	movs	r3, #3
 800d07a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800d07c:	230a      	movs	r3, #10
 800d07e:	9342      	str	r3, [sp, #264]	@ 0x108
 800d080:	e078      	b.n	800d174 <__ssvfiscanf_r+0x1e8>
 800d082:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800d084:	fb02 1103 	mla	r1, r2, r3, r1
 800d088:	3930      	subs	r1, #48	@ 0x30
 800d08a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800d08c:	464d      	mov	r5, r9
 800d08e:	e7d2      	b.n	800d036 <__ssvfiscanf_r+0xaa>
 800d090:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800d094:	2a20      	cmp	r2, #32
 800d096:	d8ef      	bhi.n	800d078 <__ssvfiscanf_r+0xec>
 800d098:	a101      	add	r1, pc, #4	@ (adr r1, 800d0a0 <__ssvfiscanf_r+0x114>)
 800d09a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d09e:	bf00      	nop
 800d0a0:	0800d153 	.word	0x0800d153
 800d0a4:	0800d079 	.word	0x0800d079
 800d0a8:	0800d079 	.word	0x0800d079
 800d0ac:	0800d1ad 	.word	0x0800d1ad
 800d0b0:	0800d079 	.word	0x0800d079
 800d0b4:	0800d079 	.word	0x0800d079
 800d0b8:	0800d079 	.word	0x0800d079
 800d0bc:	0800d079 	.word	0x0800d079
 800d0c0:	0800d079 	.word	0x0800d079
 800d0c4:	0800d079 	.word	0x0800d079
 800d0c8:	0800d079 	.word	0x0800d079
 800d0cc:	0800d1c3 	.word	0x0800d1c3
 800d0d0:	0800d1a9 	.word	0x0800d1a9
 800d0d4:	0800d12b 	.word	0x0800d12b
 800d0d8:	0800d12b 	.word	0x0800d12b
 800d0dc:	0800d12b 	.word	0x0800d12b
 800d0e0:	0800d079 	.word	0x0800d079
 800d0e4:	0800d165 	.word	0x0800d165
 800d0e8:	0800d079 	.word	0x0800d079
 800d0ec:	0800d079 	.word	0x0800d079
 800d0f0:	0800d079 	.word	0x0800d079
 800d0f4:	0800d079 	.word	0x0800d079
 800d0f8:	0800d1d3 	.word	0x0800d1d3
 800d0fc:	0800d16d 	.word	0x0800d16d
 800d100:	0800d14b 	.word	0x0800d14b
 800d104:	0800d079 	.word	0x0800d079
 800d108:	0800d079 	.word	0x0800d079
 800d10c:	0800d1cf 	.word	0x0800d1cf
 800d110:	0800d079 	.word	0x0800d079
 800d114:	0800d1a9 	.word	0x0800d1a9
 800d118:	0800d079 	.word	0x0800d079
 800d11c:	0800d079 	.word	0x0800d079
 800d120:	0800d153 	.word	0x0800d153
 800d124:	3b45      	subs	r3, #69	@ 0x45
 800d126:	2b02      	cmp	r3, #2
 800d128:	d8a6      	bhi.n	800d078 <__ssvfiscanf_r+0xec>
 800d12a:	2305      	movs	r3, #5
 800d12c:	e021      	b.n	800d172 <__ssvfiscanf_r+0x1e6>
 800d12e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d130:	4621      	mov	r1, r4
 800d132:	4630      	mov	r0, r6
 800d134:	4798      	blx	r3
 800d136:	2800      	cmp	r0, #0
 800d138:	f43f af66 	beq.w	800d008 <__ssvfiscanf_r+0x7c>
 800d13c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800d13e:	2800      	cmp	r0, #0
 800d140:	f040 808b 	bne.w	800d25a <__ssvfiscanf_r+0x2ce>
 800d144:	f04f 30ff 	mov.w	r0, #4294967295
 800d148:	e08b      	b.n	800d262 <__ssvfiscanf_r+0x2d6>
 800d14a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d14c:	f042 0220 	orr.w	r2, r2, #32
 800d150:	9241      	str	r2, [sp, #260]	@ 0x104
 800d152:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d154:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d158:	9241      	str	r2, [sp, #260]	@ 0x104
 800d15a:	2210      	movs	r2, #16
 800d15c:	2b6e      	cmp	r3, #110	@ 0x6e
 800d15e:	9242      	str	r2, [sp, #264]	@ 0x108
 800d160:	d902      	bls.n	800d168 <__ssvfiscanf_r+0x1dc>
 800d162:	e005      	b.n	800d170 <__ssvfiscanf_r+0x1e4>
 800d164:	2300      	movs	r3, #0
 800d166:	9342      	str	r3, [sp, #264]	@ 0x108
 800d168:	2303      	movs	r3, #3
 800d16a:	e002      	b.n	800d172 <__ssvfiscanf_r+0x1e6>
 800d16c:	2308      	movs	r3, #8
 800d16e:	9342      	str	r3, [sp, #264]	@ 0x108
 800d170:	2304      	movs	r3, #4
 800d172:	9347      	str	r3, [sp, #284]	@ 0x11c
 800d174:	6863      	ldr	r3, [r4, #4]
 800d176:	2b00      	cmp	r3, #0
 800d178:	dd39      	ble.n	800d1ee <__ssvfiscanf_r+0x262>
 800d17a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d17c:	0659      	lsls	r1, r3, #25
 800d17e:	d404      	bmi.n	800d18a <__ssvfiscanf_r+0x1fe>
 800d180:	6823      	ldr	r3, [r4, #0]
 800d182:	781a      	ldrb	r2, [r3, #0]
 800d184:	5cba      	ldrb	r2, [r7, r2]
 800d186:	0712      	lsls	r2, r2, #28
 800d188:	d438      	bmi.n	800d1fc <__ssvfiscanf_r+0x270>
 800d18a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800d18c:	2b02      	cmp	r3, #2
 800d18e:	dc47      	bgt.n	800d220 <__ssvfiscanf_r+0x294>
 800d190:	466b      	mov	r3, sp
 800d192:	4622      	mov	r2, r4
 800d194:	a941      	add	r1, sp, #260	@ 0x104
 800d196:	4630      	mov	r0, r6
 800d198:	f000 f9ae 	bl	800d4f8 <_scanf_chars>
 800d19c:	2801      	cmp	r0, #1
 800d19e:	d064      	beq.n	800d26a <__ssvfiscanf_r+0x2de>
 800d1a0:	2802      	cmp	r0, #2
 800d1a2:	f47f af18 	bne.w	800cfd6 <__ssvfiscanf_r+0x4a>
 800d1a6:	e7c9      	b.n	800d13c <__ssvfiscanf_r+0x1b0>
 800d1a8:	220a      	movs	r2, #10
 800d1aa:	e7d7      	b.n	800d15c <__ssvfiscanf_r+0x1d0>
 800d1ac:	4629      	mov	r1, r5
 800d1ae:	4640      	mov	r0, r8
 800d1b0:	f000 fc32 	bl	800da18 <__sccl>
 800d1b4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d1b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d1ba:	9341      	str	r3, [sp, #260]	@ 0x104
 800d1bc:	4605      	mov	r5, r0
 800d1be:	2301      	movs	r3, #1
 800d1c0:	e7d7      	b.n	800d172 <__ssvfiscanf_r+0x1e6>
 800d1c2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d1c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d1c8:	9341      	str	r3, [sp, #260]	@ 0x104
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	e7d1      	b.n	800d172 <__ssvfiscanf_r+0x1e6>
 800d1ce:	2302      	movs	r3, #2
 800d1d0:	e7cf      	b.n	800d172 <__ssvfiscanf_r+0x1e6>
 800d1d2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800d1d4:	06c3      	lsls	r3, r0, #27
 800d1d6:	f53f aefe 	bmi.w	800cfd6 <__ssvfiscanf_r+0x4a>
 800d1da:	9b00      	ldr	r3, [sp, #0]
 800d1dc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d1de:	1d19      	adds	r1, r3, #4
 800d1e0:	9100      	str	r1, [sp, #0]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	07c0      	lsls	r0, r0, #31
 800d1e6:	bf4c      	ite	mi
 800d1e8:	801a      	strhmi	r2, [r3, #0]
 800d1ea:	601a      	strpl	r2, [r3, #0]
 800d1ec:	e6f3      	b.n	800cfd6 <__ssvfiscanf_r+0x4a>
 800d1ee:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d1f0:	4621      	mov	r1, r4
 800d1f2:	4630      	mov	r0, r6
 800d1f4:	4798      	blx	r3
 800d1f6:	2800      	cmp	r0, #0
 800d1f8:	d0bf      	beq.n	800d17a <__ssvfiscanf_r+0x1ee>
 800d1fa:	e79f      	b.n	800d13c <__ssvfiscanf_r+0x1b0>
 800d1fc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d1fe:	3201      	adds	r2, #1
 800d200:	9245      	str	r2, [sp, #276]	@ 0x114
 800d202:	6862      	ldr	r2, [r4, #4]
 800d204:	3a01      	subs	r2, #1
 800d206:	2a00      	cmp	r2, #0
 800d208:	6062      	str	r2, [r4, #4]
 800d20a:	dd02      	ble.n	800d212 <__ssvfiscanf_r+0x286>
 800d20c:	3301      	adds	r3, #1
 800d20e:	6023      	str	r3, [r4, #0]
 800d210:	e7b6      	b.n	800d180 <__ssvfiscanf_r+0x1f4>
 800d212:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d214:	4621      	mov	r1, r4
 800d216:	4630      	mov	r0, r6
 800d218:	4798      	blx	r3
 800d21a:	2800      	cmp	r0, #0
 800d21c:	d0b0      	beq.n	800d180 <__ssvfiscanf_r+0x1f4>
 800d21e:	e78d      	b.n	800d13c <__ssvfiscanf_r+0x1b0>
 800d220:	2b04      	cmp	r3, #4
 800d222:	dc0f      	bgt.n	800d244 <__ssvfiscanf_r+0x2b8>
 800d224:	466b      	mov	r3, sp
 800d226:	4622      	mov	r2, r4
 800d228:	a941      	add	r1, sp, #260	@ 0x104
 800d22a:	4630      	mov	r0, r6
 800d22c:	f000 f9be 	bl	800d5ac <_scanf_i>
 800d230:	e7b4      	b.n	800d19c <__ssvfiscanf_r+0x210>
 800d232:	bf00      	nop
 800d234:	0800cedd 	.word	0x0800cedd
 800d238:	0800cf53 	.word	0x0800cf53
 800d23c:	0800ed51 	.word	0x0800ed51
 800d240:	0800f186 	.word	0x0800f186
 800d244:	4b0a      	ldr	r3, [pc, #40]	@ (800d270 <__ssvfiscanf_r+0x2e4>)
 800d246:	2b00      	cmp	r3, #0
 800d248:	f43f aec5 	beq.w	800cfd6 <__ssvfiscanf_r+0x4a>
 800d24c:	466b      	mov	r3, sp
 800d24e:	4622      	mov	r2, r4
 800d250:	a941      	add	r1, sp, #260	@ 0x104
 800d252:	4630      	mov	r0, r6
 800d254:	f7fc fa6c 	bl	8009730 <_scanf_float>
 800d258:	e7a0      	b.n	800d19c <__ssvfiscanf_r+0x210>
 800d25a:	89a3      	ldrh	r3, [r4, #12]
 800d25c:	065b      	lsls	r3, r3, #25
 800d25e:	f53f af71 	bmi.w	800d144 <__ssvfiscanf_r+0x1b8>
 800d262:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800d266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d26a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800d26c:	e7f9      	b.n	800d262 <__ssvfiscanf_r+0x2d6>
 800d26e:	bf00      	nop
 800d270:	08009731 	.word	0x08009731

0800d274 <__sfputc_r>:
 800d274:	6893      	ldr	r3, [r2, #8]
 800d276:	3b01      	subs	r3, #1
 800d278:	2b00      	cmp	r3, #0
 800d27a:	b410      	push	{r4}
 800d27c:	6093      	str	r3, [r2, #8]
 800d27e:	da08      	bge.n	800d292 <__sfputc_r+0x1e>
 800d280:	6994      	ldr	r4, [r2, #24]
 800d282:	42a3      	cmp	r3, r4
 800d284:	db01      	blt.n	800d28a <__sfputc_r+0x16>
 800d286:	290a      	cmp	r1, #10
 800d288:	d103      	bne.n	800d292 <__sfputc_r+0x1e>
 800d28a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d28e:	f7fc be60 	b.w	8009f52 <__swbuf_r>
 800d292:	6813      	ldr	r3, [r2, #0]
 800d294:	1c58      	adds	r0, r3, #1
 800d296:	6010      	str	r0, [r2, #0]
 800d298:	7019      	strb	r1, [r3, #0]
 800d29a:	4608      	mov	r0, r1
 800d29c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d2a0:	4770      	bx	lr

0800d2a2 <__sfputs_r>:
 800d2a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2a4:	4606      	mov	r6, r0
 800d2a6:	460f      	mov	r7, r1
 800d2a8:	4614      	mov	r4, r2
 800d2aa:	18d5      	adds	r5, r2, r3
 800d2ac:	42ac      	cmp	r4, r5
 800d2ae:	d101      	bne.n	800d2b4 <__sfputs_r+0x12>
 800d2b0:	2000      	movs	r0, #0
 800d2b2:	e007      	b.n	800d2c4 <__sfputs_r+0x22>
 800d2b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2b8:	463a      	mov	r2, r7
 800d2ba:	4630      	mov	r0, r6
 800d2bc:	f7ff ffda 	bl	800d274 <__sfputc_r>
 800d2c0:	1c43      	adds	r3, r0, #1
 800d2c2:	d1f3      	bne.n	800d2ac <__sfputs_r+0xa>
 800d2c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d2c8 <_vfiprintf_r>:
 800d2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2cc:	460d      	mov	r5, r1
 800d2ce:	b09d      	sub	sp, #116	@ 0x74
 800d2d0:	4614      	mov	r4, r2
 800d2d2:	4698      	mov	r8, r3
 800d2d4:	4606      	mov	r6, r0
 800d2d6:	b118      	cbz	r0, 800d2e0 <_vfiprintf_r+0x18>
 800d2d8:	6a03      	ldr	r3, [r0, #32]
 800d2da:	b90b      	cbnz	r3, 800d2e0 <_vfiprintf_r+0x18>
 800d2dc:	f7fc fcc8 	bl	8009c70 <__sinit>
 800d2e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d2e2:	07d9      	lsls	r1, r3, #31
 800d2e4:	d405      	bmi.n	800d2f2 <_vfiprintf_r+0x2a>
 800d2e6:	89ab      	ldrh	r3, [r5, #12]
 800d2e8:	059a      	lsls	r2, r3, #22
 800d2ea:	d402      	bmi.n	800d2f2 <_vfiprintf_r+0x2a>
 800d2ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d2ee:	f7f5 fe36 	bl	8002f5e <__retarget_lock_acquire_recursive>
 800d2f2:	89ab      	ldrh	r3, [r5, #12]
 800d2f4:	071b      	lsls	r3, r3, #28
 800d2f6:	d501      	bpl.n	800d2fc <_vfiprintf_r+0x34>
 800d2f8:	692b      	ldr	r3, [r5, #16]
 800d2fa:	b99b      	cbnz	r3, 800d324 <_vfiprintf_r+0x5c>
 800d2fc:	4629      	mov	r1, r5
 800d2fe:	4630      	mov	r0, r6
 800d300:	f7fc fe66 	bl	8009fd0 <__swsetup_r>
 800d304:	b170      	cbz	r0, 800d324 <_vfiprintf_r+0x5c>
 800d306:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d308:	07dc      	lsls	r4, r3, #31
 800d30a:	d504      	bpl.n	800d316 <_vfiprintf_r+0x4e>
 800d30c:	f04f 30ff 	mov.w	r0, #4294967295
 800d310:	b01d      	add	sp, #116	@ 0x74
 800d312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d316:	89ab      	ldrh	r3, [r5, #12]
 800d318:	0598      	lsls	r0, r3, #22
 800d31a:	d4f7      	bmi.n	800d30c <_vfiprintf_r+0x44>
 800d31c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d31e:	f7f5 fe2a 	bl	8002f76 <__retarget_lock_release_recursive>
 800d322:	e7f3      	b.n	800d30c <_vfiprintf_r+0x44>
 800d324:	2300      	movs	r3, #0
 800d326:	9309      	str	r3, [sp, #36]	@ 0x24
 800d328:	2320      	movs	r3, #32
 800d32a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d32e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d332:	2330      	movs	r3, #48	@ 0x30
 800d334:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d4e4 <_vfiprintf_r+0x21c>
 800d338:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d33c:	f04f 0901 	mov.w	r9, #1
 800d340:	4623      	mov	r3, r4
 800d342:	469a      	mov	sl, r3
 800d344:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d348:	b10a      	cbz	r2, 800d34e <_vfiprintf_r+0x86>
 800d34a:	2a25      	cmp	r2, #37	@ 0x25
 800d34c:	d1f9      	bne.n	800d342 <_vfiprintf_r+0x7a>
 800d34e:	ebba 0b04 	subs.w	fp, sl, r4
 800d352:	d00b      	beq.n	800d36c <_vfiprintf_r+0xa4>
 800d354:	465b      	mov	r3, fp
 800d356:	4622      	mov	r2, r4
 800d358:	4629      	mov	r1, r5
 800d35a:	4630      	mov	r0, r6
 800d35c:	f7ff ffa1 	bl	800d2a2 <__sfputs_r>
 800d360:	3001      	adds	r0, #1
 800d362:	f000 80a7 	beq.w	800d4b4 <_vfiprintf_r+0x1ec>
 800d366:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d368:	445a      	add	r2, fp
 800d36a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d36c:	f89a 3000 	ldrb.w	r3, [sl]
 800d370:	2b00      	cmp	r3, #0
 800d372:	f000 809f 	beq.w	800d4b4 <_vfiprintf_r+0x1ec>
 800d376:	2300      	movs	r3, #0
 800d378:	f04f 32ff 	mov.w	r2, #4294967295
 800d37c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d380:	f10a 0a01 	add.w	sl, sl, #1
 800d384:	9304      	str	r3, [sp, #16]
 800d386:	9307      	str	r3, [sp, #28]
 800d388:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d38c:	931a      	str	r3, [sp, #104]	@ 0x68
 800d38e:	4654      	mov	r4, sl
 800d390:	2205      	movs	r2, #5
 800d392:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d396:	4853      	ldr	r0, [pc, #332]	@ (800d4e4 <_vfiprintf_r+0x21c>)
 800d398:	f7f2 ff2a 	bl	80001f0 <memchr>
 800d39c:	9a04      	ldr	r2, [sp, #16]
 800d39e:	b9d8      	cbnz	r0, 800d3d8 <_vfiprintf_r+0x110>
 800d3a0:	06d1      	lsls	r1, r2, #27
 800d3a2:	bf44      	itt	mi
 800d3a4:	2320      	movmi	r3, #32
 800d3a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d3aa:	0713      	lsls	r3, r2, #28
 800d3ac:	bf44      	itt	mi
 800d3ae:	232b      	movmi	r3, #43	@ 0x2b
 800d3b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d3b4:	f89a 3000 	ldrb.w	r3, [sl]
 800d3b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d3ba:	d015      	beq.n	800d3e8 <_vfiprintf_r+0x120>
 800d3bc:	9a07      	ldr	r2, [sp, #28]
 800d3be:	4654      	mov	r4, sl
 800d3c0:	2000      	movs	r0, #0
 800d3c2:	f04f 0c0a 	mov.w	ip, #10
 800d3c6:	4621      	mov	r1, r4
 800d3c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d3cc:	3b30      	subs	r3, #48	@ 0x30
 800d3ce:	2b09      	cmp	r3, #9
 800d3d0:	d94b      	bls.n	800d46a <_vfiprintf_r+0x1a2>
 800d3d2:	b1b0      	cbz	r0, 800d402 <_vfiprintf_r+0x13a>
 800d3d4:	9207      	str	r2, [sp, #28]
 800d3d6:	e014      	b.n	800d402 <_vfiprintf_r+0x13a>
 800d3d8:	eba0 0308 	sub.w	r3, r0, r8
 800d3dc:	fa09 f303 	lsl.w	r3, r9, r3
 800d3e0:	4313      	orrs	r3, r2
 800d3e2:	9304      	str	r3, [sp, #16]
 800d3e4:	46a2      	mov	sl, r4
 800d3e6:	e7d2      	b.n	800d38e <_vfiprintf_r+0xc6>
 800d3e8:	9b03      	ldr	r3, [sp, #12]
 800d3ea:	1d19      	adds	r1, r3, #4
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	9103      	str	r1, [sp, #12]
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	bfbb      	ittet	lt
 800d3f4:	425b      	neglt	r3, r3
 800d3f6:	f042 0202 	orrlt.w	r2, r2, #2
 800d3fa:	9307      	strge	r3, [sp, #28]
 800d3fc:	9307      	strlt	r3, [sp, #28]
 800d3fe:	bfb8      	it	lt
 800d400:	9204      	strlt	r2, [sp, #16]
 800d402:	7823      	ldrb	r3, [r4, #0]
 800d404:	2b2e      	cmp	r3, #46	@ 0x2e
 800d406:	d10a      	bne.n	800d41e <_vfiprintf_r+0x156>
 800d408:	7863      	ldrb	r3, [r4, #1]
 800d40a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d40c:	d132      	bne.n	800d474 <_vfiprintf_r+0x1ac>
 800d40e:	9b03      	ldr	r3, [sp, #12]
 800d410:	1d1a      	adds	r2, r3, #4
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	9203      	str	r2, [sp, #12]
 800d416:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d41a:	3402      	adds	r4, #2
 800d41c:	9305      	str	r3, [sp, #20]
 800d41e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d4f4 <_vfiprintf_r+0x22c>
 800d422:	7821      	ldrb	r1, [r4, #0]
 800d424:	2203      	movs	r2, #3
 800d426:	4650      	mov	r0, sl
 800d428:	f7f2 fee2 	bl	80001f0 <memchr>
 800d42c:	b138      	cbz	r0, 800d43e <_vfiprintf_r+0x176>
 800d42e:	9b04      	ldr	r3, [sp, #16]
 800d430:	eba0 000a 	sub.w	r0, r0, sl
 800d434:	2240      	movs	r2, #64	@ 0x40
 800d436:	4082      	lsls	r2, r0
 800d438:	4313      	orrs	r3, r2
 800d43a:	3401      	adds	r4, #1
 800d43c:	9304      	str	r3, [sp, #16]
 800d43e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d442:	4829      	ldr	r0, [pc, #164]	@ (800d4e8 <_vfiprintf_r+0x220>)
 800d444:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d448:	2206      	movs	r2, #6
 800d44a:	f7f2 fed1 	bl	80001f0 <memchr>
 800d44e:	2800      	cmp	r0, #0
 800d450:	d03f      	beq.n	800d4d2 <_vfiprintf_r+0x20a>
 800d452:	4b26      	ldr	r3, [pc, #152]	@ (800d4ec <_vfiprintf_r+0x224>)
 800d454:	bb1b      	cbnz	r3, 800d49e <_vfiprintf_r+0x1d6>
 800d456:	9b03      	ldr	r3, [sp, #12]
 800d458:	3307      	adds	r3, #7
 800d45a:	f023 0307 	bic.w	r3, r3, #7
 800d45e:	3308      	adds	r3, #8
 800d460:	9303      	str	r3, [sp, #12]
 800d462:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d464:	443b      	add	r3, r7
 800d466:	9309      	str	r3, [sp, #36]	@ 0x24
 800d468:	e76a      	b.n	800d340 <_vfiprintf_r+0x78>
 800d46a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d46e:	460c      	mov	r4, r1
 800d470:	2001      	movs	r0, #1
 800d472:	e7a8      	b.n	800d3c6 <_vfiprintf_r+0xfe>
 800d474:	2300      	movs	r3, #0
 800d476:	3401      	adds	r4, #1
 800d478:	9305      	str	r3, [sp, #20]
 800d47a:	4619      	mov	r1, r3
 800d47c:	f04f 0c0a 	mov.w	ip, #10
 800d480:	4620      	mov	r0, r4
 800d482:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d486:	3a30      	subs	r2, #48	@ 0x30
 800d488:	2a09      	cmp	r2, #9
 800d48a:	d903      	bls.n	800d494 <_vfiprintf_r+0x1cc>
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d0c6      	beq.n	800d41e <_vfiprintf_r+0x156>
 800d490:	9105      	str	r1, [sp, #20]
 800d492:	e7c4      	b.n	800d41e <_vfiprintf_r+0x156>
 800d494:	fb0c 2101 	mla	r1, ip, r1, r2
 800d498:	4604      	mov	r4, r0
 800d49a:	2301      	movs	r3, #1
 800d49c:	e7f0      	b.n	800d480 <_vfiprintf_r+0x1b8>
 800d49e:	ab03      	add	r3, sp, #12
 800d4a0:	9300      	str	r3, [sp, #0]
 800d4a2:	462a      	mov	r2, r5
 800d4a4:	4b12      	ldr	r3, [pc, #72]	@ (800d4f0 <_vfiprintf_r+0x228>)
 800d4a6:	a904      	add	r1, sp, #16
 800d4a8:	4630      	mov	r0, r6
 800d4aa:	f7fb fd89 	bl	8008fc0 <_printf_float>
 800d4ae:	4607      	mov	r7, r0
 800d4b0:	1c78      	adds	r0, r7, #1
 800d4b2:	d1d6      	bne.n	800d462 <_vfiprintf_r+0x19a>
 800d4b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d4b6:	07d9      	lsls	r1, r3, #31
 800d4b8:	d405      	bmi.n	800d4c6 <_vfiprintf_r+0x1fe>
 800d4ba:	89ab      	ldrh	r3, [r5, #12]
 800d4bc:	059a      	lsls	r2, r3, #22
 800d4be:	d402      	bmi.n	800d4c6 <_vfiprintf_r+0x1fe>
 800d4c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d4c2:	f7f5 fd58 	bl	8002f76 <__retarget_lock_release_recursive>
 800d4c6:	89ab      	ldrh	r3, [r5, #12]
 800d4c8:	065b      	lsls	r3, r3, #25
 800d4ca:	f53f af1f 	bmi.w	800d30c <_vfiprintf_r+0x44>
 800d4ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d4d0:	e71e      	b.n	800d310 <_vfiprintf_r+0x48>
 800d4d2:	ab03      	add	r3, sp, #12
 800d4d4:	9300      	str	r3, [sp, #0]
 800d4d6:	462a      	mov	r2, r5
 800d4d8:	4b05      	ldr	r3, [pc, #20]	@ (800d4f0 <_vfiprintf_r+0x228>)
 800d4da:	a904      	add	r1, sp, #16
 800d4dc:	4630      	mov	r0, r6
 800d4de:	f7fc f807 	bl	80094f0 <_printf_i>
 800d4e2:	e7e4      	b.n	800d4ae <_vfiprintf_r+0x1e6>
 800d4e4:	0800f180 	.word	0x0800f180
 800d4e8:	0800f18a 	.word	0x0800f18a
 800d4ec:	08008fc1 	.word	0x08008fc1
 800d4f0:	0800d2a3 	.word	0x0800d2a3
 800d4f4:	0800f186 	.word	0x0800f186

0800d4f8 <_scanf_chars>:
 800d4f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d4fc:	4615      	mov	r5, r2
 800d4fe:	688a      	ldr	r2, [r1, #8]
 800d500:	4680      	mov	r8, r0
 800d502:	460c      	mov	r4, r1
 800d504:	b932      	cbnz	r2, 800d514 <_scanf_chars+0x1c>
 800d506:	698a      	ldr	r2, [r1, #24]
 800d508:	2a00      	cmp	r2, #0
 800d50a:	bf14      	ite	ne
 800d50c:	f04f 32ff 	movne.w	r2, #4294967295
 800d510:	2201      	moveq	r2, #1
 800d512:	608a      	str	r2, [r1, #8]
 800d514:	6822      	ldr	r2, [r4, #0]
 800d516:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800d5a8 <_scanf_chars+0xb0>
 800d51a:	06d1      	lsls	r1, r2, #27
 800d51c:	bf5f      	itttt	pl
 800d51e:	681a      	ldrpl	r2, [r3, #0]
 800d520:	1d11      	addpl	r1, r2, #4
 800d522:	6019      	strpl	r1, [r3, #0]
 800d524:	6816      	ldrpl	r6, [r2, #0]
 800d526:	2700      	movs	r7, #0
 800d528:	69a0      	ldr	r0, [r4, #24]
 800d52a:	b188      	cbz	r0, 800d550 <_scanf_chars+0x58>
 800d52c:	2801      	cmp	r0, #1
 800d52e:	d107      	bne.n	800d540 <_scanf_chars+0x48>
 800d530:	682b      	ldr	r3, [r5, #0]
 800d532:	781a      	ldrb	r2, [r3, #0]
 800d534:	6963      	ldr	r3, [r4, #20]
 800d536:	5c9b      	ldrb	r3, [r3, r2]
 800d538:	b953      	cbnz	r3, 800d550 <_scanf_chars+0x58>
 800d53a:	2f00      	cmp	r7, #0
 800d53c:	d031      	beq.n	800d5a2 <_scanf_chars+0xaa>
 800d53e:	e022      	b.n	800d586 <_scanf_chars+0x8e>
 800d540:	2802      	cmp	r0, #2
 800d542:	d120      	bne.n	800d586 <_scanf_chars+0x8e>
 800d544:	682b      	ldr	r3, [r5, #0]
 800d546:	781b      	ldrb	r3, [r3, #0]
 800d548:	f819 3003 	ldrb.w	r3, [r9, r3]
 800d54c:	071b      	lsls	r3, r3, #28
 800d54e:	d41a      	bmi.n	800d586 <_scanf_chars+0x8e>
 800d550:	6823      	ldr	r3, [r4, #0]
 800d552:	06da      	lsls	r2, r3, #27
 800d554:	bf5e      	ittt	pl
 800d556:	682b      	ldrpl	r3, [r5, #0]
 800d558:	781b      	ldrbpl	r3, [r3, #0]
 800d55a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800d55e:	682a      	ldr	r2, [r5, #0]
 800d560:	686b      	ldr	r3, [r5, #4]
 800d562:	3201      	adds	r2, #1
 800d564:	602a      	str	r2, [r5, #0]
 800d566:	68a2      	ldr	r2, [r4, #8]
 800d568:	3b01      	subs	r3, #1
 800d56a:	3a01      	subs	r2, #1
 800d56c:	606b      	str	r3, [r5, #4]
 800d56e:	3701      	adds	r7, #1
 800d570:	60a2      	str	r2, [r4, #8]
 800d572:	b142      	cbz	r2, 800d586 <_scanf_chars+0x8e>
 800d574:	2b00      	cmp	r3, #0
 800d576:	dcd7      	bgt.n	800d528 <_scanf_chars+0x30>
 800d578:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d57c:	4629      	mov	r1, r5
 800d57e:	4640      	mov	r0, r8
 800d580:	4798      	blx	r3
 800d582:	2800      	cmp	r0, #0
 800d584:	d0d0      	beq.n	800d528 <_scanf_chars+0x30>
 800d586:	6823      	ldr	r3, [r4, #0]
 800d588:	f013 0310 	ands.w	r3, r3, #16
 800d58c:	d105      	bne.n	800d59a <_scanf_chars+0xa2>
 800d58e:	68e2      	ldr	r2, [r4, #12]
 800d590:	3201      	adds	r2, #1
 800d592:	60e2      	str	r2, [r4, #12]
 800d594:	69a2      	ldr	r2, [r4, #24]
 800d596:	b102      	cbz	r2, 800d59a <_scanf_chars+0xa2>
 800d598:	7033      	strb	r3, [r6, #0]
 800d59a:	6923      	ldr	r3, [r4, #16]
 800d59c:	443b      	add	r3, r7
 800d59e:	6123      	str	r3, [r4, #16]
 800d5a0:	2000      	movs	r0, #0
 800d5a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5a6:	bf00      	nop
 800d5a8:	0800ed51 	.word	0x0800ed51

0800d5ac <_scanf_i>:
 800d5ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5b0:	4698      	mov	r8, r3
 800d5b2:	4b74      	ldr	r3, [pc, #464]	@ (800d784 <_scanf_i+0x1d8>)
 800d5b4:	460c      	mov	r4, r1
 800d5b6:	4682      	mov	sl, r0
 800d5b8:	4616      	mov	r6, r2
 800d5ba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d5be:	b087      	sub	sp, #28
 800d5c0:	ab03      	add	r3, sp, #12
 800d5c2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d5c6:	4b70      	ldr	r3, [pc, #448]	@ (800d788 <_scanf_i+0x1dc>)
 800d5c8:	69a1      	ldr	r1, [r4, #24]
 800d5ca:	4a70      	ldr	r2, [pc, #448]	@ (800d78c <_scanf_i+0x1e0>)
 800d5cc:	2903      	cmp	r1, #3
 800d5ce:	bf08      	it	eq
 800d5d0:	461a      	moveq	r2, r3
 800d5d2:	68a3      	ldr	r3, [r4, #8]
 800d5d4:	9201      	str	r2, [sp, #4]
 800d5d6:	1e5a      	subs	r2, r3, #1
 800d5d8:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d5dc:	bf88      	it	hi
 800d5de:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d5e2:	4627      	mov	r7, r4
 800d5e4:	bf82      	ittt	hi
 800d5e6:	eb03 0905 	addhi.w	r9, r3, r5
 800d5ea:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d5ee:	60a3      	strhi	r3, [r4, #8]
 800d5f0:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d5f4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800d5f8:	bf98      	it	ls
 800d5fa:	f04f 0900 	movls.w	r9, #0
 800d5fe:	6023      	str	r3, [r4, #0]
 800d600:	463d      	mov	r5, r7
 800d602:	f04f 0b00 	mov.w	fp, #0
 800d606:	6831      	ldr	r1, [r6, #0]
 800d608:	ab03      	add	r3, sp, #12
 800d60a:	7809      	ldrb	r1, [r1, #0]
 800d60c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d610:	2202      	movs	r2, #2
 800d612:	f7f2 fded 	bl	80001f0 <memchr>
 800d616:	b328      	cbz	r0, 800d664 <_scanf_i+0xb8>
 800d618:	f1bb 0f01 	cmp.w	fp, #1
 800d61c:	d159      	bne.n	800d6d2 <_scanf_i+0x126>
 800d61e:	6862      	ldr	r2, [r4, #4]
 800d620:	b92a      	cbnz	r2, 800d62e <_scanf_i+0x82>
 800d622:	6822      	ldr	r2, [r4, #0]
 800d624:	2108      	movs	r1, #8
 800d626:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d62a:	6061      	str	r1, [r4, #4]
 800d62c:	6022      	str	r2, [r4, #0]
 800d62e:	6822      	ldr	r2, [r4, #0]
 800d630:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800d634:	6022      	str	r2, [r4, #0]
 800d636:	68a2      	ldr	r2, [r4, #8]
 800d638:	1e51      	subs	r1, r2, #1
 800d63a:	60a1      	str	r1, [r4, #8]
 800d63c:	b192      	cbz	r2, 800d664 <_scanf_i+0xb8>
 800d63e:	6832      	ldr	r2, [r6, #0]
 800d640:	1c51      	adds	r1, r2, #1
 800d642:	6031      	str	r1, [r6, #0]
 800d644:	7812      	ldrb	r2, [r2, #0]
 800d646:	f805 2b01 	strb.w	r2, [r5], #1
 800d64a:	6872      	ldr	r2, [r6, #4]
 800d64c:	3a01      	subs	r2, #1
 800d64e:	2a00      	cmp	r2, #0
 800d650:	6072      	str	r2, [r6, #4]
 800d652:	dc07      	bgt.n	800d664 <_scanf_i+0xb8>
 800d654:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800d658:	4631      	mov	r1, r6
 800d65a:	4650      	mov	r0, sl
 800d65c:	4790      	blx	r2
 800d65e:	2800      	cmp	r0, #0
 800d660:	f040 8085 	bne.w	800d76e <_scanf_i+0x1c2>
 800d664:	f10b 0b01 	add.w	fp, fp, #1
 800d668:	f1bb 0f03 	cmp.w	fp, #3
 800d66c:	d1cb      	bne.n	800d606 <_scanf_i+0x5a>
 800d66e:	6863      	ldr	r3, [r4, #4]
 800d670:	b90b      	cbnz	r3, 800d676 <_scanf_i+0xca>
 800d672:	230a      	movs	r3, #10
 800d674:	6063      	str	r3, [r4, #4]
 800d676:	6863      	ldr	r3, [r4, #4]
 800d678:	4945      	ldr	r1, [pc, #276]	@ (800d790 <_scanf_i+0x1e4>)
 800d67a:	6960      	ldr	r0, [r4, #20]
 800d67c:	1ac9      	subs	r1, r1, r3
 800d67e:	f000 f9cb 	bl	800da18 <__sccl>
 800d682:	f04f 0b00 	mov.w	fp, #0
 800d686:	68a3      	ldr	r3, [r4, #8]
 800d688:	6822      	ldr	r2, [r4, #0]
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d03d      	beq.n	800d70a <_scanf_i+0x15e>
 800d68e:	6831      	ldr	r1, [r6, #0]
 800d690:	6960      	ldr	r0, [r4, #20]
 800d692:	f891 c000 	ldrb.w	ip, [r1]
 800d696:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d69a:	2800      	cmp	r0, #0
 800d69c:	d035      	beq.n	800d70a <_scanf_i+0x15e>
 800d69e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800d6a2:	d124      	bne.n	800d6ee <_scanf_i+0x142>
 800d6a4:	0510      	lsls	r0, r2, #20
 800d6a6:	d522      	bpl.n	800d6ee <_scanf_i+0x142>
 800d6a8:	f10b 0b01 	add.w	fp, fp, #1
 800d6ac:	f1b9 0f00 	cmp.w	r9, #0
 800d6b0:	d003      	beq.n	800d6ba <_scanf_i+0x10e>
 800d6b2:	3301      	adds	r3, #1
 800d6b4:	f109 39ff 	add.w	r9, r9, #4294967295
 800d6b8:	60a3      	str	r3, [r4, #8]
 800d6ba:	6873      	ldr	r3, [r6, #4]
 800d6bc:	3b01      	subs	r3, #1
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	6073      	str	r3, [r6, #4]
 800d6c2:	dd1b      	ble.n	800d6fc <_scanf_i+0x150>
 800d6c4:	6833      	ldr	r3, [r6, #0]
 800d6c6:	3301      	adds	r3, #1
 800d6c8:	6033      	str	r3, [r6, #0]
 800d6ca:	68a3      	ldr	r3, [r4, #8]
 800d6cc:	3b01      	subs	r3, #1
 800d6ce:	60a3      	str	r3, [r4, #8]
 800d6d0:	e7d9      	b.n	800d686 <_scanf_i+0xda>
 800d6d2:	f1bb 0f02 	cmp.w	fp, #2
 800d6d6:	d1ae      	bne.n	800d636 <_scanf_i+0x8a>
 800d6d8:	6822      	ldr	r2, [r4, #0]
 800d6da:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800d6de:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800d6e2:	d1bf      	bne.n	800d664 <_scanf_i+0xb8>
 800d6e4:	2110      	movs	r1, #16
 800d6e6:	6061      	str	r1, [r4, #4]
 800d6e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d6ec:	e7a2      	b.n	800d634 <_scanf_i+0x88>
 800d6ee:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800d6f2:	6022      	str	r2, [r4, #0]
 800d6f4:	780b      	ldrb	r3, [r1, #0]
 800d6f6:	f805 3b01 	strb.w	r3, [r5], #1
 800d6fa:	e7de      	b.n	800d6ba <_scanf_i+0x10e>
 800d6fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d700:	4631      	mov	r1, r6
 800d702:	4650      	mov	r0, sl
 800d704:	4798      	blx	r3
 800d706:	2800      	cmp	r0, #0
 800d708:	d0df      	beq.n	800d6ca <_scanf_i+0x11e>
 800d70a:	6823      	ldr	r3, [r4, #0]
 800d70c:	05d9      	lsls	r1, r3, #23
 800d70e:	d50d      	bpl.n	800d72c <_scanf_i+0x180>
 800d710:	42bd      	cmp	r5, r7
 800d712:	d909      	bls.n	800d728 <_scanf_i+0x17c>
 800d714:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d718:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d71c:	4632      	mov	r2, r6
 800d71e:	4650      	mov	r0, sl
 800d720:	4798      	blx	r3
 800d722:	f105 39ff 	add.w	r9, r5, #4294967295
 800d726:	464d      	mov	r5, r9
 800d728:	42bd      	cmp	r5, r7
 800d72a:	d028      	beq.n	800d77e <_scanf_i+0x1d2>
 800d72c:	6822      	ldr	r2, [r4, #0]
 800d72e:	f012 0210 	ands.w	r2, r2, #16
 800d732:	d113      	bne.n	800d75c <_scanf_i+0x1b0>
 800d734:	702a      	strb	r2, [r5, #0]
 800d736:	6863      	ldr	r3, [r4, #4]
 800d738:	9e01      	ldr	r6, [sp, #4]
 800d73a:	4639      	mov	r1, r7
 800d73c:	4650      	mov	r0, sl
 800d73e:	47b0      	blx	r6
 800d740:	f8d8 3000 	ldr.w	r3, [r8]
 800d744:	6821      	ldr	r1, [r4, #0]
 800d746:	1d1a      	adds	r2, r3, #4
 800d748:	f8c8 2000 	str.w	r2, [r8]
 800d74c:	f011 0f20 	tst.w	r1, #32
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	d00f      	beq.n	800d774 <_scanf_i+0x1c8>
 800d754:	6018      	str	r0, [r3, #0]
 800d756:	68e3      	ldr	r3, [r4, #12]
 800d758:	3301      	adds	r3, #1
 800d75a:	60e3      	str	r3, [r4, #12]
 800d75c:	6923      	ldr	r3, [r4, #16]
 800d75e:	1bed      	subs	r5, r5, r7
 800d760:	445d      	add	r5, fp
 800d762:	442b      	add	r3, r5
 800d764:	6123      	str	r3, [r4, #16]
 800d766:	2000      	movs	r0, #0
 800d768:	b007      	add	sp, #28
 800d76a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d76e:	f04f 0b00 	mov.w	fp, #0
 800d772:	e7ca      	b.n	800d70a <_scanf_i+0x15e>
 800d774:	07ca      	lsls	r2, r1, #31
 800d776:	bf4c      	ite	mi
 800d778:	8018      	strhmi	r0, [r3, #0]
 800d77a:	6018      	strpl	r0, [r3, #0]
 800d77c:	e7eb      	b.n	800d756 <_scanf_i+0x1aa>
 800d77e:	2001      	movs	r0, #1
 800d780:	e7f2      	b.n	800d768 <_scanf_i+0x1bc>
 800d782:	bf00      	nop
 800d784:	0800de38 	.word	0x0800de38
 800d788:	08008e69 	.word	0x08008e69
 800d78c:	0800cbfd 	.word	0x0800cbfd
 800d790:	0800f1a1 	.word	0x0800f1a1

0800d794 <__sflush_r>:
 800d794:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d79c:	0716      	lsls	r6, r2, #28
 800d79e:	4605      	mov	r5, r0
 800d7a0:	460c      	mov	r4, r1
 800d7a2:	d454      	bmi.n	800d84e <__sflush_r+0xba>
 800d7a4:	684b      	ldr	r3, [r1, #4]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	dc02      	bgt.n	800d7b0 <__sflush_r+0x1c>
 800d7aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	dd48      	ble.n	800d842 <__sflush_r+0xae>
 800d7b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d7b2:	2e00      	cmp	r6, #0
 800d7b4:	d045      	beq.n	800d842 <__sflush_r+0xae>
 800d7b6:	2300      	movs	r3, #0
 800d7b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d7bc:	682f      	ldr	r7, [r5, #0]
 800d7be:	6a21      	ldr	r1, [r4, #32]
 800d7c0:	602b      	str	r3, [r5, #0]
 800d7c2:	d030      	beq.n	800d826 <__sflush_r+0x92>
 800d7c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d7c6:	89a3      	ldrh	r3, [r4, #12]
 800d7c8:	0759      	lsls	r1, r3, #29
 800d7ca:	d505      	bpl.n	800d7d8 <__sflush_r+0x44>
 800d7cc:	6863      	ldr	r3, [r4, #4]
 800d7ce:	1ad2      	subs	r2, r2, r3
 800d7d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d7d2:	b10b      	cbz	r3, 800d7d8 <__sflush_r+0x44>
 800d7d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d7d6:	1ad2      	subs	r2, r2, r3
 800d7d8:	2300      	movs	r3, #0
 800d7da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d7dc:	6a21      	ldr	r1, [r4, #32]
 800d7de:	4628      	mov	r0, r5
 800d7e0:	47b0      	blx	r6
 800d7e2:	1c43      	adds	r3, r0, #1
 800d7e4:	89a3      	ldrh	r3, [r4, #12]
 800d7e6:	d106      	bne.n	800d7f6 <__sflush_r+0x62>
 800d7e8:	6829      	ldr	r1, [r5, #0]
 800d7ea:	291d      	cmp	r1, #29
 800d7ec:	d82b      	bhi.n	800d846 <__sflush_r+0xb2>
 800d7ee:	4a2a      	ldr	r2, [pc, #168]	@ (800d898 <__sflush_r+0x104>)
 800d7f0:	410a      	asrs	r2, r1
 800d7f2:	07d6      	lsls	r6, r2, #31
 800d7f4:	d427      	bmi.n	800d846 <__sflush_r+0xb2>
 800d7f6:	2200      	movs	r2, #0
 800d7f8:	6062      	str	r2, [r4, #4]
 800d7fa:	04d9      	lsls	r1, r3, #19
 800d7fc:	6922      	ldr	r2, [r4, #16]
 800d7fe:	6022      	str	r2, [r4, #0]
 800d800:	d504      	bpl.n	800d80c <__sflush_r+0x78>
 800d802:	1c42      	adds	r2, r0, #1
 800d804:	d101      	bne.n	800d80a <__sflush_r+0x76>
 800d806:	682b      	ldr	r3, [r5, #0]
 800d808:	b903      	cbnz	r3, 800d80c <__sflush_r+0x78>
 800d80a:	6560      	str	r0, [r4, #84]	@ 0x54
 800d80c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d80e:	602f      	str	r7, [r5, #0]
 800d810:	b1b9      	cbz	r1, 800d842 <__sflush_r+0xae>
 800d812:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d816:	4299      	cmp	r1, r3
 800d818:	d002      	beq.n	800d820 <__sflush_r+0x8c>
 800d81a:	4628      	mov	r0, r5
 800d81c:	f7fe f8f4 	bl	800ba08 <_free_r>
 800d820:	2300      	movs	r3, #0
 800d822:	6363      	str	r3, [r4, #52]	@ 0x34
 800d824:	e00d      	b.n	800d842 <__sflush_r+0xae>
 800d826:	2301      	movs	r3, #1
 800d828:	4628      	mov	r0, r5
 800d82a:	47b0      	blx	r6
 800d82c:	4602      	mov	r2, r0
 800d82e:	1c50      	adds	r0, r2, #1
 800d830:	d1c9      	bne.n	800d7c6 <__sflush_r+0x32>
 800d832:	682b      	ldr	r3, [r5, #0]
 800d834:	2b00      	cmp	r3, #0
 800d836:	d0c6      	beq.n	800d7c6 <__sflush_r+0x32>
 800d838:	2b1d      	cmp	r3, #29
 800d83a:	d001      	beq.n	800d840 <__sflush_r+0xac>
 800d83c:	2b16      	cmp	r3, #22
 800d83e:	d11e      	bne.n	800d87e <__sflush_r+0xea>
 800d840:	602f      	str	r7, [r5, #0]
 800d842:	2000      	movs	r0, #0
 800d844:	e022      	b.n	800d88c <__sflush_r+0xf8>
 800d846:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d84a:	b21b      	sxth	r3, r3
 800d84c:	e01b      	b.n	800d886 <__sflush_r+0xf2>
 800d84e:	690f      	ldr	r7, [r1, #16]
 800d850:	2f00      	cmp	r7, #0
 800d852:	d0f6      	beq.n	800d842 <__sflush_r+0xae>
 800d854:	0793      	lsls	r3, r2, #30
 800d856:	680e      	ldr	r6, [r1, #0]
 800d858:	bf08      	it	eq
 800d85a:	694b      	ldreq	r3, [r1, #20]
 800d85c:	600f      	str	r7, [r1, #0]
 800d85e:	bf18      	it	ne
 800d860:	2300      	movne	r3, #0
 800d862:	eba6 0807 	sub.w	r8, r6, r7
 800d866:	608b      	str	r3, [r1, #8]
 800d868:	f1b8 0f00 	cmp.w	r8, #0
 800d86c:	dde9      	ble.n	800d842 <__sflush_r+0xae>
 800d86e:	6a21      	ldr	r1, [r4, #32]
 800d870:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d872:	4643      	mov	r3, r8
 800d874:	463a      	mov	r2, r7
 800d876:	4628      	mov	r0, r5
 800d878:	47b0      	blx	r6
 800d87a:	2800      	cmp	r0, #0
 800d87c:	dc08      	bgt.n	800d890 <__sflush_r+0xfc>
 800d87e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d882:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d886:	81a3      	strh	r3, [r4, #12]
 800d888:	f04f 30ff 	mov.w	r0, #4294967295
 800d88c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d890:	4407      	add	r7, r0
 800d892:	eba8 0800 	sub.w	r8, r8, r0
 800d896:	e7e7      	b.n	800d868 <__sflush_r+0xd4>
 800d898:	dfbffffe 	.word	0xdfbffffe

0800d89c <_fflush_r>:
 800d89c:	b538      	push	{r3, r4, r5, lr}
 800d89e:	690b      	ldr	r3, [r1, #16]
 800d8a0:	4605      	mov	r5, r0
 800d8a2:	460c      	mov	r4, r1
 800d8a4:	b913      	cbnz	r3, 800d8ac <_fflush_r+0x10>
 800d8a6:	2500      	movs	r5, #0
 800d8a8:	4628      	mov	r0, r5
 800d8aa:	bd38      	pop	{r3, r4, r5, pc}
 800d8ac:	b118      	cbz	r0, 800d8b6 <_fflush_r+0x1a>
 800d8ae:	6a03      	ldr	r3, [r0, #32]
 800d8b0:	b90b      	cbnz	r3, 800d8b6 <_fflush_r+0x1a>
 800d8b2:	f7fc f9dd 	bl	8009c70 <__sinit>
 800d8b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d0f3      	beq.n	800d8a6 <_fflush_r+0xa>
 800d8be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d8c0:	07d0      	lsls	r0, r2, #31
 800d8c2:	d404      	bmi.n	800d8ce <_fflush_r+0x32>
 800d8c4:	0599      	lsls	r1, r3, #22
 800d8c6:	d402      	bmi.n	800d8ce <_fflush_r+0x32>
 800d8c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d8ca:	f7f5 fb48 	bl	8002f5e <__retarget_lock_acquire_recursive>
 800d8ce:	4628      	mov	r0, r5
 800d8d0:	4621      	mov	r1, r4
 800d8d2:	f7ff ff5f 	bl	800d794 <__sflush_r>
 800d8d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d8d8:	07da      	lsls	r2, r3, #31
 800d8da:	4605      	mov	r5, r0
 800d8dc:	d4e4      	bmi.n	800d8a8 <_fflush_r+0xc>
 800d8de:	89a3      	ldrh	r3, [r4, #12]
 800d8e0:	059b      	lsls	r3, r3, #22
 800d8e2:	d4e1      	bmi.n	800d8a8 <_fflush_r+0xc>
 800d8e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d8e6:	f7f5 fb46 	bl	8002f76 <__retarget_lock_release_recursive>
 800d8ea:	e7dd      	b.n	800d8a8 <_fflush_r+0xc>

0800d8ec <__swhatbuf_r>:
 800d8ec:	b570      	push	{r4, r5, r6, lr}
 800d8ee:	460c      	mov	r4, r1
 800d8f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d8f4:	2900      	cmp	r1, #0
 800d8f6:	b096      	sub	sp, #88	@ 0x58
 800d8f8:	4615      	mov	r5, r2
 800d8fa:	461e      	mov	r6, r3
 800d8fc:	da0d      	bge.n	800d91a <__swhatbuf_r+0x2e>
 800d8fe:	89a3      	ldrh	r3, [r4, #12]
 800d900:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d904:	f04f 0100 	mov.w	r1, #0
 800d908:	bf14      	ite	ne
 800d90a:	2340      	movne	r3, #64	@ 0x40
 800d90c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d910:	2000      	movs	r0, #0
 800d912:	6031      	str	r1, [r6, #0]
 800d914:	602b      	str	r3, [r5, #0]
 800d916:	b016      	add	sp, #88	@ 0x58
 800d918:	bd70      	pop	{r4, r5, r6, pc}
 800d91a:	466a      	mov	r2, sp
 800d91c:	f000 f90e 	bl	800db3c <_fstat_r>
 800d920:	2800      	cmp	r0, #0
 800d922:	dbec      	blt.n	800d8fe <__swhatbuf_r+0x12>
 800d924:	9901      	ldr	r1, [sp, #4]
 800d926:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d92a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d92e:	4259      	negs	r1, r3
 800d930:	4159      	adcs	r1, r3
 800d932:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d936:	e7eb      	b.n	800d910 <__swhatbuf_r+0x24>

0800d938 <__smakebuf_r>:
 800d938:	898b      	ldrh	r3, [r1, #12]
 800d93a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d93c:	079d      	lsls	r5, r3, #30
 800d93e:	4606      	mov	r6, r0
 800d940:	460c      	mov	r4, r1
 800d942:	d507      	bpl.n	800d954 <__smakebuf_r+0x1c>
 800d944:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d948:	6023      	str	r3, [r4, #0]
 800d94a:	6123      	str	r3, [r4, #16]
 800d94c:	2301      	movs	r3, #1
 800d94e:	6163      	str	r3, [r4, #20]
 800d950:	b003      	add	sp, #12
 800d952:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d954:	ab01      	add	r3, sp, #4
 800d956:	466a      	mov	r2, sp
 800d958:	f7ff ffc8 	bl	800d8ec <__swhatbuf_r>
 800d95c:	9f00      	ldr	r7, [sp, #0]
 800d95e:	4605      	mov	r5, r0
 800d960:	4639      	mov	r1, r7
 800d962:	4630      	mov	r0, r6
 800d964:	f7fa fb64 	bl	8008030 <_malloc_r>
 800d968:	b948      	cbnz	r0, 800d97e <__smakebuf_r+0x46>
 800d96a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d96e:	059a      	lsls	r2, r3, #22
 800d970:	d4ee      	bmi.n	800d950 <__smakebuf_r+0x18>
 800d972:	f023 0303 	bic.w	r3, r3, #3
 800d976:	f043 0302 	orr.w	r3, r3, #2
 800d97a:	81a3      	strh	r3, [r4, #12]
 800d97c:	e7e2      	b.n	800d944 <__smakebuf_r+0xc>
 800d97e:	89a3      	ldrh	r3, [r4, #12]
 800d980:	6020      	str	r0, [r4, #0]
 800d982:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d986:	81a3      	strh	r3, [r4, #12]
 800d988:	9b01      	ldr	r3, [sp, #4]
 800d98a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d98e:	b15b      	cbz	r3, 800d9a8 <__smakebuf_r+0x70>
 800d990:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d994:	4630      	mov	r0, r6
 800d996:	f000 f8e3 	bl	800db60 <_isatty_r>
 800d99a:	b128      	cbz	r0, 800d9a8 <__smakebuf_r+0x70>
 800d99c:	89a3      	ldrh	r3, [r4, #12]
 800d99e:	f023 0303 	bic.w	r3, r3, #3
 800d9a2:	f043 0301 	orr.w	r3, r3, #1
 800d9a6:	81a3      	strh	r3, [r4, #12]
 800d9a8:	89a3      	ldrh	r3, [r4, #12]
 800d9aa:	431d      	orrs	r5, r3
 800d9ac:	81a5      	strh	r5, [r4, #12]
 800d9ae:	e7cf      	b.n	800d950 <__smakebuf_r+0x18>

0800d9b0 <_putc_r>:
 800d9b0:	b570      	push	{r4, r5, r6, lr}
 800d9b2:	460d      	mov	r5, r1
 800d9b4:	4614      	mov	r4, r2
 800d9b6:	4606      	mov	r6, r0
 800d9b8:	b118      	cbz	r0, 800d9c2 <_putc_r+0x12>
 800d9ba:	6a03      	ldr	r3, [r0, #32]
 800d9bc:	b90b      	cbnz	r3, 800d9c2 <_putc_r+0x12>
 800d9be:	f7fc f957 	bl	8009c70 <__sinit>
 800d9c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d9c4:	07d8      	lsls	r0, r3, #31
 800d9c6:	d405      	bmi.n	800d9d4 <_putc_r+0x24>
 800d9c8:	89a3      	ldrh	r3, [r4, #12]
 800d9ca:	0599      	lsls	r1, r3, #22
 800d9cc:	d402      	bmi.n	800d9d4 <_putc_r+0x24>
 800d9ce:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d9d0:	f7f5 fac5 	bl	8002f5e <__retarget_lock_acquire_recursive>
 800d9d4:	68a3      	ldr	r3, [r4, #8]
 800d9d6:	3b01      	subs	r3, #1
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	60a3      	str	r3, [r4, #8]
 800d9dc:	da05      	bge.n	800d9ea <_putc_r+0x3a>
 800d9de:	69a2      	ldr	r2, [r4, #24]
 800d9e0:	4293      	cmp	r3, r2
 800d9e2:	db12      	blt.n	800da0a <_putc_r+0x5a>
 800d9e4:	b2eb      	uxtb	r3, r5
 800d9e6:	2b0a      	cmp	r3, #10
 800d9e8:	d00f      	beq.n	800da0a <_putc_r+0x5a>
 800d9ea:	6823      	ldr	r3, [r4, #0]
 800d9ec:	1c5a      	adds	r2, r3, #1
 800d9ee:	6022      	str	r2, [r4, #0]
 800d9f0:	701d      	strb	r5, [r3, #0]
 800d9f2:	b2ed      	uxtb	r5, r5
 800d9f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d9f6:	07da      	lsls	r2, r3, #31
 800d9f8:	d405      	bmi.n	800da06 <_putc_r+0x56>
 800d9fa:	89a3      	ldrh	r3, [r4, #12]
 800d9fc:	059b      	lsls	r3, r3, #22
 800d9fe:	d402      	bmi.n	800da06 <_putc_r+0x56>
 800da00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da02:	f7f5 fab8 	bl	8002f76 <__retarget_lock_release_recursive>
 800da06:	4628      	mov	r0, r5
 800da08:	bd70      	pop	{r4, r5, r6, pc}
 800da0a:	4629      	mov	r1, r5
 800da0c:	4622      	mov	r2, r4
 800da0e:	4630      	mov	r0, r6
 800da10:	f7fc fa9f 	bl	8009f52 <__swbuf_r>
 800da14:	4605      	mov	r5, r0
 800da16:	e7ed      	b.n	800d9f4 <_putc_r+0x44>

0800da18 <__sccl>:
 800da18:	b570      	push	{r4, r5, r6, lr}
 800da1a:	780b      	ldrb	r3, [r1, #0]
 800da1c:	4604      	mov	r4, r0
 800da1e:	2b5e      	cmp	r3, #94	@ 0x5e
 800da20:	bf0b      	itete	eq
 800da22:	784b      	ldrbeq	r3, [r1, #1]
 800da24:	1c4a      	addne	r2, r1, #1
 800da26:	1c8a      	addeq	r2, r1, #2
 800da28:	2100      	movne	r1, #0
 800da2a:	bf08      	it	eq
 800da2c:	2101      	moveq	r1, #1
 800da2e:	3801      	subs	r0, #1
 800da30:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800da34:	f800 1f01 	strb.w	r1, [r0, #1]!
 800da38:	42a8      	cmp	r0, r5
 800da3a:	d1fb      	bne.n	800da34 <__sccl+0x1c>
 800da3c:	b90b      	cbnz	r3, 800da42 <__sccl+0x2a>
 800da3e:	1e50      	subs	r0, r2, #1
 800da40:	bd70      	pop	{r4, r5, r6, pc}
 800da42:	f081 0101 	eor.w	r1, r1, #1
 800da46:	54e1      	strb	r1, [r4, r3]
 800da48:	4610      	mov	r0, r2
 800da4a:	4602      	mov	r2, r0
 800da4c:	f812 5b01 	ldrb.w	r5, [r2], #1
 800da50:	2d2d      	cmp	r5, #45	@ 0x2d
 800da52:	d005      	beq.n	800da60 <__sccl+0x48>
 800da54:	2d5d      	cmp	r5, #93	@ 0x5d
 800da56:	d016      	beq.n	800da86 <__sccl+0x6e>
 800da58:	2d00      	cmp	r5, #0
 800da5a:	d0f1      	beq.n	800da40 <__sccl+0x28>
 800da5c:	462b      	mov	r3, r5
 800da5e:	e7f2      	b.n	800da46 <__sccl+0x2e>
 800da60:	7846      	ldrb	r6, [r0, #1]
 800da62:	2e5d      	cmp	r6, #93	@ 0x5d
 800da64:	d0fa      	beq.n	800da5c <__sccl+0x44>
 800da66:	42b3      	cmp	r3, r6
 800da68:	dcf8      	bgt.n	800da5c <__sccl+0x44>
 800da6a:	3002      	adds	r0, #2
 800da6c:	461a      	mov	r2, r3
 800da6e:	3201      	adds	r2, #1
 800da70:	4296      	cmp	r6, r2
 800da72:	54a1      	strb	r1, [r4, r2]
 800da74:	dcfb      	bgt.n	800da6e <__sccl+0x56>
 800da76:	1af2      	subs	r2, r6, r3
 800da78:	3a01      	subs	r2, #1
 800da7a:	1c5d      	adds	r5, r3, #1
 800da7c:	42b3      	cmp	r3, r6
 800da7e:	bfa8      	it	ge
 800da80:	2200      	movge	r2, #0
 800da82:	18ab      	adds	r3, r5, r2
 800da84:	e7e1      	b.n	800da4a <__sccl+0x32>
 800da86:	4610      	mov	r0, r2
 800da88:	e7da      	b.n	800da40 <__sccl+0x28>

0800da8a <__submore>:
 800da8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da8e:	460c      	mov	r4, r1
 800da90:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800da92:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800da96:	4299      	cmp	r1, r3
 800da98:	d11d      	bne.n	800dad6 <__submore+0x4c>
 800da9a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800da9e:	f7fa fac7 	bl	8008030 <_malloc_r>
 800daa2:	b918      	cbnz	r0, 800daac <__submore+0x22>
 800daa4:	f04f 30ff 	mov.w	r0, #4294967295
 800daa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800daac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dab0:	63a3      	str	r3, [r4, #56]	@ 0x38
 800dab2:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800dab6:	6360      	str	r0, [r4, #52]	@ 0x34
 800dab8:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800dabc:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800dac0:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800dac4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800dac8:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800dacc:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800dad0:	6020      	str	r0, [r4, #0]
 800dad2:	2000      	movs	r0, #0
 800dad4:	e7e8      	b.n	800daa8 <__submore+0x1e>
 800dad6:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800dad8:	0077      	lsls	r7, r6, #1
 800dada:	463a      	mov	r2, r7
 800dadc:	f000 f88e 	bl	800dbfc <_realloc_r>
 800dae0:	4605      	mov	r5, r0
 800dae2:	2800      	cmp	r0, #0
 800dae4:	d0de      	beq.n	800daa4 <__submore+0x1a>
 800dae6:	eb00 0806 	add.w	r8, r0, r6
 800daea:	4601      	mov	r1, r0
 800daec:	4632      	mov	r2, r6
 800daee:	4640      	mov	r0, r8
 800daf0:	f7fd f918 	bl	800ad24 <memcpy>
 800daf4:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800daf8:	f8c4 8000 	str.w	r8, [r4]
 800dafc:	e7e9      	b.n	800dad2 <__submore+0x48>

0800dafe <memmove>:
 800dafe:	4288      	cmp	r0, r1
 800db00:	b510      	push	{r4, lr}
 800db02:	eb01 0402 	add.w	r4, r1, r2
 800db06:	d902      	bls.n	800db0e <memmove+0x10>
 800db08:	4284      	cmp	r4, r0
 800db0a:	4623      	mov	r3, r4
 800db0c:	d807      	bhi.n	800db1e <memmove+0x20>
 800db0e:	1e43      	subs	r3, r0, #1
 800db10:	42a1      	cmp	r1, r4
 800db12:	d008      	beq.n	800db26 <memmove+0x28>
 800db14:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db18:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db1c:	e7f8      	b.n	800db10 <memmove+0x12>
 800db1e:	4402      	add	r2, r0
 800db20:	4601      	mov	r1, r0
 800db22:	428a      	cmp	r2, r1
 800db24:	d100      	bne.n	800db28 <memmove+0x2a>
 800db26:	bd10      	pop	{r4, pc}
 800db28:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db2c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800db30:	e7f7      	b.n	800db22 <memmove+0x24>
	...

0800db34 <__gettzinfo>:
 800db34:	4800      	ldr	r0, [pc, #0]	@ (800db38 <__gettzinfo+0x4>)
 800db36:	4770      	bx	lr
 800db38:	200001f0 	.word	0x200001f0

0800db3c <_fstat_r>:
 800db3c:	b538      	push	{r3, r4, r5, lr}
 800db3e:	4d07      	ldr	r5, [pc, #28]	@ (800db5c <_fstat_r+0x20>)
 800db40:	2300      	movs	r3, #0
 800db42:	4604      	mov	r4, r0
 800db44:	4608      	mov	r0, r1
 800db46:	4611      	mov	r1, r2
 800db48:	602b      	str	r3, [r5, #0]
 800db4a:	f7f5 f94e 	bl	8002dea <_fstat>
 800db4e:	1c43      	adds	r3, r0, #1
 800db50:	d102      	bne.n	800db58 <_fstat_r+0x1c>
 800db52:	682b      	ldr	r3, [r5, #0]
 800db54:	b103      	cbz	r3, 800db58 <_fstat_r+0x1c>
 800db56:	6023      	str	r3, [r4, #0]
 800db58:	bd38      	pop	{r3, r4, r5, pc}
 800db5a:	bf00      	nop
 800db5c:	20009538 	.word	0x20009538

0800db60 <_isatty_r>:
 800db60:	b538      	push	{r3, r4, r5, lr}
 800db62:	4d06      	ldr	r5, [pc, #24]	@ (800db7c <_isatty_r+0x1c>)
 800db64:	2300      	movs	r3, #0
 800db66:	4604      	mov	r4, r0
 800db68:	4608      	mov	r0, r1
 800db6a:	602b      	str	r3, [r5, #0]
 800db6c:	f7f5 f942 	bl	8002df4 <_isatty>
 800db70:	1c43      	adds	r3, r0, #1
 800db72:	d102      	bne.n	800db7a <_isatty_r+0x1a>
 800db74:	682b      	ldr	r3, [r5, #0]
 800db76:	b103      	cbz	r3, 800db7a <_isatty_r+0x1a>
 800db78:	6023      	str	r3, [r4, #0]
 800db7a:	bd38      	pop	{r3, r4, r5, pc}
 800db7c:	20009538 	.word	0x20009538

0800db80 <__assert_func>:
 800db80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800db82:	4614      	mov	r4, r2
 800db84:	461a      	mov	r2, r3
 800db86:	4b09      	ldr	r3, [pc, #36]	@ (800dbac <__assert_func+0x2c>)
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	4605      	mov	r5, r0
 800db8c:	68d8      	ldr	r0, [r3, #12]
 800db8e:	b954      	cbnz	r4, 800dba6 <__assert_func+0x26>
 800db90:	4b07      	ldr	r3, [pc, #28]	@ (800dbb0 <__assert_func+0x30>)
 800db92:	461c      	mov	r4, r3
 800db94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800db98:	9100      	str	r1, [sp, #0]
 800db9a:	462b      	mov	r3, r5
 800db9c:	4905      	ldr	r1, [pc, #20]	@ (800dbb4 <__assert_func+0x34>)
 800db9e:	f000 f85b 	bl	800dc58 <fiprintf>
 800dba2:	f000 f86b 	bl	800dc7c <abort>
 800dba6:	4b04      	ldr	r3, [pc, #16]	@ (800dbb8 <__assert_func+0x38>)
 800dba8:	e7f4      	b.n	800db94 <__assert_func+0x14>
 800dbaa:	bf00      	nop
 800dbac:	200001a0 	.word	0x200001a0
 800dbb0:	0800e738 	.word	0x0800e738
 800dbb4:	0800f219 	.word	0x0800f219
 800dbb8:	0800f20c 	.word	0x0800f20c

0800dbbc <_calloc_r>:
 800dbbc:	b570      	push	{r4, r5, r6, lr}
 800dbbe:	fba1 5402 	umull	r5, r4, r1, r2
 800dbc2:	b93c      	cbnz	r4, 800dbd4 <_calloc_r+0x18>
 800dbc4:	4629      	mov	r1, r5
 800dbc6:	f7fa fa33 	bl	8008030 <_malloc_r>
 800dbca:	4606      	mov	r6, r0
 800dbcc:	b928      	cbnz	r0, 800dbda <_calloc_r+0x1e>
 800dbce:	2600      	movs	r6, #0
 800dbd0:	4630      	mov	r0, r6
 800dbd2:	bd70      	pop	{r4, r5, r6, pc}
 800dbd4:	220c      	movs	r2, #12
 800dbd6:	6002      	str	r2, [r0, #0]
 800dbd8:	e7f9      	b.n	800dbce <_calloc_r+0x12>
 800dbda:	462a      	mov	r2, r5
 800dbdc:	4621      	mov	r1, r4
 800dbde:	f7fc fa4d 	bl	800a07c <memset>
 800dbe2:	e7f5      	b.n	800dbd0 <_calloc_r+0x14>

0800dbe4 <__env_lock>:
 800dbe4:	4801      	ldr	r0, [pc, #4]	@ (800dbec <__env_lock+0x8>)
 800dbe6:	f7f5 b9ba 	b.w	8002f5e <__retarget_lock_acquire_recursive>
 800dbea:	bf00      	nop
 800dbec:	20003570 	.word	0x20003570

0800dbf0 <__env_unlock>:
 800dbf0:	4801      	ldr	r0, [pc, #4]	@ (800dbf8 <__env_unlock+0x8>)
 800dbf2:	f7f5 b9c0 	b.w	8002f76 <__retarget_lock_release_recursive>
 800dbf6:	bf00      	nop
 800dbf8:	20003570 	.word	0x20003570

0800dbfc <_realloc_r>:
 800dbfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc00:	4680      	mov	r8, r0
 800dc02:	4615      	mov	r5, r2
 800dc04:	460c      	mov	r4, r1
 800dc06:	b921      	cbnz	r1, 800dc12 <_realloc_r+0x16>
 800dc08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dc0c:	4611      	mov	r1, r2
 800dc0e:	f7fa ba0f 	b.w	8008030 <_malloc_r>
 800dc12:	b92a      	cbnz	r2, 800dc20 <_realloc_r+0x24>
 800dc14:	f7fd fef8 	bl	800ba08 <_free_r>
 800dc18:	2400      	movs	r4, #0
 800dc1a:	4620      	mov	r0, r4
 800dc1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc20:	f000 f833 	bl	800dc8a <_malloc_usable_size_r>
 800dc24:	4285      	cmp	r5, r0
 800dc26:	4606      	mov	r6, r0
 800dc28:	d802      	bhi.n	800dc30 <_realloc_r+0x34>
 800dc2a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800dc2e:	d8f4      	bhi.n	800dc1a <_realloc_r+0x1e>
 800dc30:	4629      	mov	r1, r5
 800dc32:	4640      	mov	r0, r8
 800dc34:	f7fa f9fc 	bl	8008030 <_malloc_r>
 800dc38:	4607      	mov	r7, r0
 800dc3a:	2800      	cmp	r0, #0
 800dc3c:	d0ec      	beq.n	800dc18 <_realloc_r+0x1c>
 800dc3e:	42b5      	cmp	r5, r6
 800dc40:	462a      	mov	r2, r5
 800dc42:	4621      	mov	r1, r4
 800dc44:	bf28      	it	cs
 800dc46:	4632      	movcs	r2, r6
 800dc48:	f7fd f86c 	bl	800ad24 <memcpy>
 800dc4c:	4621      	mov	r1, r4
 800dc4e:	4640      	mov	r0, r8
 800dc50:	f7fd feda 	bl	800ba08 <_free_r>
 800dc54:	463c      	mov	r4, r7
 800dc56:	e7e0      	b.n	800dc1a <_realloc_r+0x1e>

0800dc58 <fiprintf>:
 800dc58:	b40e      	push	{r1, r2, r3}
 800dc5a:	b503      	push	{r0, r1, lr}
 800dc5c:	4601      	mov	r1, r0
 800dc5e:	ab03      	add	r3, sp, #12
 800dc60:	4805      	ldr	r0, [pc, #20]	@ (800dc78 <fiprintf+0x20>)
 800dc62:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc66:	6800      	ldr	r0, [r0, #0]
 800dc68:	9301      	str	r3, [sp, #4]
 800dc6a:	f7ff fb2d 	bl	800d2c8 <_vfiprintf_r>
 800dc6e:	b002      	add	sp, #8
 800dc70:	f85d eb04 	ldr.w	lr, [sp], #4
 800dc74:	b003      	add	sp, #12
 800dc76:	4770      	bx	lr
 800dc78:	200001a0 	.word	0x200001a0

0800dc7c <abort>:
 800dc7c:	b508      	push	{r3, lr}
 800dc7e:	2006      	movs	r0, #6
 800dc80:	f000 f834 	bl	800dcec <raise>
 800dc84:	2001      	movs	r0, #1
 800dc86:	f7f5 f88b 	bl	8002da0 <_exit>

0800dc8a <_malloc_usable_size_r>:
 800dc8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dc8e:	1f18      	subs	r0, r3, #4
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	bfbc      	itt	lt
 800dc94:	580b      	ldrlt	r3, [r1, r0]
 800dc96:	18c0      	addlt	r0, r0, r3
 800dc98:	4770      	bx	lr

0800dc9a <_raise_r>:
 800dc9a:	291f      	cmp	r1, #31
 800dc9c:	b538      	push	{r3, r4, r5, lr}
 800dc9e:	4605      	mov	r5, r0
 800dca0:	460c      	mov	r4, r1
 800dca2:	d904      	bls.n	800dcae <_raise_r+0x14>
 800dca4:	2316      	movs	r3, #22
 800dca6:	6003      	str	r3, [r0, #0]
 800dca8:	f04f 30ff 	mov.w	r0, #4294967295
 800dcac:	bd38      	pop	{r3, r4, r5, pc}
 800dcae:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dcb0:	b112      	cbz	r2, 800dcb8 <_raise_r+0x1e>
 800dcb2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dcb6:	b94b      	cbnz	r3, 800dccc <_raise_r+0x32>
 800dcb8:	4628      	mov	r0, r5
 800dcba:	f000 f831 	bl	800dd20 <_getpid_r>
 800dcbe:	4622      	mov	r2, r4
 800dcc0:	4601      	mov	r1, r0
 800dcc2:	4628      	mov	r0, r5
 800dcc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dcc8:	f000 b818 	b.w	800dcfc <_kill_r>
 800dccc:	2b01      	cmp	r3, #1
 800dcce:	d00a      	beq.n	800dce6 <_raise_r+0x4c>
 800dcd0:	1c59      	adds	r1, r3, #1
 800dcd2:	d103      	bne.n	800dcdc <_raise_r+0x42>
 800dcd4:	2316      	movs	r3, #22
 800dcd6:	6003      	str	r3, [r0, #0]
 800dcd8:	2001      	movs	r0, #1
 800dcda:	e7e7      	b.n	800dcac <_raise_r+0x12>
 800dcdc:	2100      	movs	r1, #0
 800dcde:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dce2:	4620      	mov	r0, r4
 800dce4:	4798      	blx	r3
 800dce6:	2000      	movs	r0, #0
 800dce8:	e7e0      	b.n	800dcac <_raise_r+0x12>
	...

0800dcec <raise>:
 800dcec:	4b02      	ldr	r3, [pc, #8]	@ (800dcf8 <raise+0xc>)
 800dcee:	4601      	mov	r1, r0
 800dcf0:	6818      	ldr	r0, [r3, #0]
 800dcf2:	f7ff bfd2 	b.w	800dc9a <_raise_r>
 800dcf6:	bf00      	nop
 800dcf8:	200001a0 	.word	0x200001a0

0800dcfc <_kill_r>:
 800dcfc:	b538      	push	{r3, r4, r5, lr}
 800dcfe:	4d07      	ldr	r5, [pc, #28]	@ (800dd1c <_kill_r+0x20>)
 800dd00:	2300      	movs	r3, #0
 800dd02:	4604      	mov	r4, r0
 800dd04:	4608      	mov	r0, r1
 800dd06:	4611      	mov	r1, r2
 800dd08:	602b      	str	r3, [r5, #0]
 800dd0a:	f7f5 f841 	bl	8002d90 <_kill>
 800dd0e:	1c43      	adds	r3, r0, #1
 800dd10:	d102      	bne.n	800dd18 <_kill_r+0x1c>
 800dd12:	682b      	ldr	r3, [r5, #0]
 800dd14:	b103      	cbz	r3, 800dd18 <_kill_r+0x1c>
 800dd16:	6023      	str	r3, [r4, #0]
 800dd18:	bd38      	pop	{r3, r4, r5, pc}
 800dd1a:	bf00      	nop
 800dd1c:	20009538 	.word	0x20009538

0800dd20 <_getpid_r>:
 800dd20:	f7f5 b834 	b.w	8002d8c <_getpid>
 800dd24:	0000      	movs	r0, r0
	...

0800dd28 <floor>:
 800dd28:	ec51 0b10 	vmov	r0, r1, d0
 800dd2c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800dd30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd34:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800dd38:	2e13      	cmp	r6, #19
 800dd3a:	460c      	mov	r4, r1
 800dd3c:	4605      	mov	r5, r0
 800dd3e:	4680      	mov	r8, r0
 800dd40:	dc34      	bgt.n	800ddac <floor+0x84>
 800dd42:	2e00      	cmp	r6, #0
 800dd44:	da17      	bge.n	800dd76 <floor+0x4e>
 800dd46:	a332      	add	r3, pc, #200	@ (adr r3, 800de10 <floor+0xe8>)
 800dd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd4c:	f7f2 faae 	bl	80002ac <__adddf3>
 800dd50:	2200      	movs	r2, #0
 800dd52:	2300      	movs	r3, #0
 800dd54:	f7f2 fef0 	bl	8000b38 <__aeabi_dcmpgt>
 800dd58:	b150      	cbz	r0, 800dd70 <floor+0x48>
 800dd5a:	2c00      	cmp	r4, #0
 800dd5c:	da55      	bge.n	800de0a <floor+0xe2>
 800dd5e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800dd62:	432c      	orrs	r4, r5
 800dd64:	2500      	movs	r5, #0
 800dd66:	42ac      	cmp	r4, r5
 800dd68:	4c2b      	ldr	r4, [pc, #172]	@ (800de18 <floor+0xf0>)
 800dd6a:	bf08      	it	eq
 800dd6c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800dd70:	4621      	mov	r1, r4
 800dd72:	4628      	mov	r0, r5
 800dd74:	e023      	b.n	800ddbe <floor+0x96>
 800dd76:	4f29      	ldr	r7, [pc, #164]	@ (800de1c <floor+0xf4>)
 800dd78:	4137      	asrs	r7, r6
 800dd7a:	ea01 0307 	and.w	r3, r1, r7
 800dd7e:	4303      	orrs	r3, r0
 800dd80:	d01d      	beq.n	800ddbe <floor+0x96>
 800dd82:	a323      	add	r3, pc, #140	@ (adr r3, 800de10 <floor+0xe8>)
 800dd84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd88:	f7f2 fa90 	bl	80002ac <__adddf3>
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	2300      	movs	r3, #0
 800dd90:	f7f2 fed2 	bl	8000b38 <__aeabi_dcmpgt>
 800dd94:	2800      	cmp	r0, #0
 800dd96:	d0eb      	beq.n	800dd70 <floor+0x48>
 800dd98:	2c00      	cmp	r4, #0
 800dd9a:	bfbe      	ittt	lt
 800dd9c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800dda0:	4133      	asrlt	r3, r6
 800dda2:	18e4      	addlt	r4, r4, r3
 800dda4:	ea24 0407 	bic.w	r4, r4, r7
 800dda8:	2500      	movs	r5, #0
 800ddaa:	e7e1      	b.n	800dd70 <floor+0x48>
 800ddac:	2e33      	cmp	r6, #51	@ 0x33
 800ddae:	dd0a      	ble.n	800ddc6 <floor+0x9e>
 800ddb0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800ddb4:	d103      	bne.n	800ddbe <floor+0x96>
 800ddb6:	4602      	mov	r2, r0
 800ddb8:	460b      	mov	r3, r1
 800ddba:	f7f2 fa77 	bl	80002ac <__adddf3>
 800ddbe:	ec41 0b10 	vmov	d0, r0, r1
 800ddc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ddc6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800ddca:	f04f 37ff 	mov.w	r7, #4294967295
 800ddce:	40df      	lsrs	r7, r3
 800ddd0:	4207      	tst	r7, r0
 800ddd2:	d0f4      	beq.n	800ddbe <floor+0x96>
 800ddd4:	a30e      	add	r3, pc, #56	@ (adr r3, 800de10 <floor+0xe8>)
 800ddd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddda:	f7f2 fa67 	bl	80002ac <__adddf3>
 800ddde:	2200      	movs	r2, #0
 800dde0:	2300      	movs	r3, #0
 800dde2:	f7f2 fea9 	bl	8000b38 <__aeabi_dcmpgt>
 800dde6:	2800      	cmp	r0, #0
 800dde8:	d0c2      	beq.n	800dd70 <floor+0x48>
 800ddea:	2c00      	cmp	r4, #0
 800ddec:	da0a      	bge.n	800de04 <floor+0xdc>
 800ddee:	2e14      	cmp	r6, #20
 800ddf0:	d101      	bne.n	800ddf6 <floor+0xce>
 800ddf2:	3401      	adds	r4, #1
 800ddf4:	e006      	b.n	800de04 <floor+0xdc>
 800ddf6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800ddfa:	2301      	movs	r3, #1
 800ddfc:	40b3      	lsls	r3, r6
 800ddfe:	441d      	add	r5, r3
 800de00:	4545      	cmp	r5, r8
 800de02:	d3f6      	bcc.n	800ddf2 <floor+0xca>
 800de04:	ea25 0507 	bic.w	r5, r5, r7
 800de08:	e7b2      	b.n	800dd70 <floor+0x48>
 800de0a:	2500      	movs	r5, #0
 800de0c:	462c      	mov	r4, r5
 800de0e:	e7af      	b.n	800dd70 <floor+0x48>
 800de10:	8800759c 	.word	0x8800759c
 800de14:	7e37e43c 	.word	0x7e37e43c
 800de18:	bff00000 	.word	0xbff00000
 800de1c:	000fffff 	.word	0x000fffff

0800de20 <_init>:
 800de20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de22:	bf00      	nop
 800de24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de26:	bc08      	pop	{r3}
 800de28:	469e      	mov	lr, r3
 800de2a:	4770      	bx	lr

0800de2c <_fini>:
 800de2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de2e:	bf00      	nop
 800de30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de32:	bc08      	pop	{r3}
 800de34:	469e      	mov	lr, r3
 800de36:	4770      	bx	lr
