# pll-design-osu-180nm
This repository presents design of on-chip clock multiplier(8X PLL) using open source EDA tool OSU 180nm technology node
