
FlightControllerF401.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc24  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007c8  0800cdc8  0800cdc8  0001cdc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d590  0800d590  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800d590  0800d590  0001d590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d598  0800d598  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d598  0800d598  0001d598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d59c  0800d59c  0001d59c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800d5a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000744  200001e4  0800d784  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000928  0800d784  00020928  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023544  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003b1d  00000000  00000000  00043758  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001538  00000000  00000000  00047278  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013a8  00000000  00000000  000487b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001aa9f  00000000  00000000  00049b58  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001325f  00000000  00000000  000645f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00098278  00000000  00000000  00077856  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0010face  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006570  00000000  00000000  0010fb4c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800cdac 	.word	0x0800cdac

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	0800cdac 	.word	0x0800cdac

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b972 	b.w	8000f54 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	4688      	mov	r8, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14b      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4615      	mov	r5, r2
 8000c9a:	d967      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0720 	rsb	r7, r2, #32
 8000ca6:	fa01 f302 	lsl.w	r3, r1, r2
 8000caa:	fa20 f707 	lsr.w	r7, r0, r7
 8000cae:	4095      	lsls	r5, r2
 8000cb0:	ea47 0803 	orr.w	r8, r7, r3
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cc0:	fa1f fc85 	uxth.w	ip, r5
 8000cc4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cc8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ccc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18eb      	adds	r3, r5, r3
 8000cd6:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000cda:	f080 811b 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8118 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000ce4:	3f02      	subs	r7, #2
 8000ce6:	442b      	add	r3, r5
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cf0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfc:	45a4      	cmp	ip, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	192c      	adds	r4, r5, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d06:	f080 8107 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000d0a:	45a4      	cmp	ip, r4
 8000d0c:	f240 8104 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000d10:	3802      	subs	r0, #2
 8000d12:	442c      	add	r4, r5
 8000d14:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d18:	eba4 040c 	sub.w	r4, r4, ip
 8000d1c:	2700      	movs	r7, #0
 8000d1e:	b11e      	cbz	r6, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c6 4300 	strd	r4, r3, [r6]
 8000d28:	4639      	mov	r1, r7
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0xbe>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80eb 	beq.w	8000f0e <__udivmoddi4+0x286>
 8000d38:	2700      	movs	r7, #0
 8000d3a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d3e:	4638      	mov	r0, r7
 8000d40:	4639      	mov	r1, r7
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f783 	clz	r7, r3
 8000d4a:	2f00      	cmp	r7, #0
 8000d4c:	d147      	bne.n	8000dde <__udivmoddi4+0x156>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0xd0>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80fa 	bhi.w	8000f4c <__udivmoddi4+0x2c4>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	4698      	mov	r8, r3
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	d0e0      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000d66:	e9c6 4800 	strd	r4, r8, [r6]
 8000d6a:	e7dd      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000d6c:	b902      	cbnz	r2, 8000d70 <__udivmoddi4+0xe8>
 8000d6e:	deff      	udf	#255	; 0xff
 8000d70:	fab2 f282 	clz	r2, r2
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	f040 808f 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d7a:	1b49      	subs	r1, r1, r5
 8000d7c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d80:	fa1f f885 	uxth.w	r8, r5
 8000d84:	2701      	movs	r7, #1
 8000d86:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d8a:	0c23      	lsrs	r3, r4, #16
 8000d8c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb08 f10c 	mul.w	r1, r8, ip
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9c:	18eb      	adds	r3, r5, r3
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4299      	cmp	r1, r3
 8000da6:	f200 80cd 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1a59      	subs	r1, r3, r1
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000db8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x14c>
 8000dc4:	192c      	adds	r4, r5, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x14a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80b6 	bhi.w	8000f3e <__udivmoddi4+0x2b6>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e79f      	b.n	8000d1e <__udivmoddi4+0x96>
 8000dde:	f1c7 0c20 	rsb	ip, r7, #32
 8000de2:	40bb      	lsls	r3, r7
 8000de4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000de8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dec:	fa01 f407 	lsl.w	r4, r1, r7
 8000df0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000df4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000df8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dfc:	4325      	orrs	r5, r4
 8000dfe:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e02:	0c2c      	lsrs	r4, r5, #16
 8000e04:	fb08 3319 	mls	r3, r8, r9, r3
 8000e08:	fa1f fa8e 	uxth.w	sl, lr
 8000e0c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e10:	fb09 f40a 	mul.w	r4, r9, sl
 8000e14:	429c      	cmp	r4, r3
 8000e16:	fa02 f207 	lsl.w	r2, r2, r7
 8000e1a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1e 0303 	adds.w	r3, lr, r3
 8000e24:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e28:	f080 8087 	bcs.w	8000f3a <__udivmoddi4+0x2b2>
 8000e2c:	429c      	cmp	r4, r3
 8000e2e:	f240 8084 	bls.w	8000f3a <__udivmoddi4+0x2b2>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4473      	add	r3, lr
 8000e38:	1b1b      	subs	r3, r3, r4
 8000e3a:	b2ad      	uxth	r5, r5
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3310 	mls	r3, r8, r0, r3
 8000e44:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e48:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e4c:	45a2      	cmp	sl, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1e 0404 	adds.w	r4, lr, r4
 8000e54:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e58:	d26b      	bcs.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5a:	45a2      	cmp	sl, r4
 8000e5c:	d969      	bls.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4474      	add	r4, lr
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6a:	eba4 040a 	sub.w	r4, r4, sl
 8000e6e:	454c      	cmp	r4, r9
 8000e70:	46c2      	mov	sl, r8
 8000e72:	464b      	mov	r3, r9
 8000e74:	d354      	bcc.n	8000f20 <__udivmoddi4+0x298>
 8000e76:	d051      	beq.n	8000f1c <__udivmoddi4+0x294>
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d069      	beq.n	8000f50 <__udivmoddi4+0x2c8>
 8000e7c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e80:	eb64 0403 	sbc.w	r4, r4, r3
 8000e84:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e88:	40fd      	lsrs	r5, r7
 8000e8a:	40fc      	lsrs	r4, r7
 8000e8c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e90:	e9c6 5400 	strd	r5, r4, [r6]
 8000e94:	2700      	movs	r7, #0
 8000e96:	e747      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f703 	lsr.w	r7, r0, r3
 8000ea0:	4095      	lsls	r5, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eaa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eae:	4338      	orrs	r0, r7
 8000eb0:	0c01      	lsrs	r1, r0, #16
 8000eb2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000eb6:	fa1f f885 	uxth.w	r8, r5
 8000eba:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ebe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec2:	fb07 f308 	mul.w	r3, r7, r8
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x256>
 8000ece:	1869      	adds	r1, r5, r1
 8000ed0:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000ed4:	d22f      	bcs.n	8000f36 <__udivmoddi4+0x2ae>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	d92d      	bls.n	8000f36 <__udivmoddi4+0x2ae>
 8000eda:	3f02      	subs	r7, #2
 8000edc:	4429      	add	r1, r5
 8000ede:	1acb      	subs	r3, r1, r3
 8000ee0:	b281      	uxth	r1, r0
 8000ee2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eee:	fb00 f308 	mul.w	r3, r0, r8
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x27e>
 8000ef6:	1869      	adds	r1, r5, r1
 8000ef8:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000efc:	d217      	bcs.n	8000f2e <__udivmoddi4+0x2a6>
 8000efe:	428b      	cmp	r3, r1
 8000f00:	d915      	bls.n	8000f2e <__udivmoddi4+0x2a6>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4429      	add	r1, r5
 8000f06:	1ac9      	subs	r1, r1, r3
 8000f08:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f0c:	e73b      	b.n	8000d86 <__udivmoddi4+0xfe>
 8000f0e:	4637      	mov	r7, r6
 8000f10:	4630      	mov	r0, r6
 8000f12:	e709      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f14:	4607      	mov	r7, r0
 8000f16:	e6e7      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f18:	4618      	mov	r0, r3
 8000f1a:	e6fb      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f1c:	4541      	cmp	r1, r8
 8000f1e:	d2ab      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f20:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f24:	eb69 020e 	sbc.w	r2, r9, lr
 8000f28:	3801      	subs	r0, #1
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	e7a4      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f2e:	4660      	mov	r0, ip
 8000f30:	e7e9      	b.n	8000f06 <__udivmoddi4+0x27e>
 8000f32:	4618      	mov	r0, r3
 8000f34:	e795      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f36:	4667      	mov	r7, ip
 8000f38:	e7d1      	b.n	8000ede <__udivmoddi4+0x256>
 8000f3a:	4681      	mov	r9, r0
 8000f3c:	e77c      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f3e:	3802      	subs	r0, #2
 8000f40:	442c      	add	r4, r5
 8000f42:	e747      	b.n	8000dd4 <__udivmoddi4+0x14c>
 8000f44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f48:	442b      	add	r3, r5
 8000f4a:	e72f      	b.n	8000dac <__udivmoddi4+0x124>
 8000f4c:	4638      	mov	r0, r7
 8000f4e:	e708      	b.n	8000d62 <__udivmoddi4+0xda>
 8000f50:	4637      	mov	r7, r6
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0xa0>

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <MPU9250_OnActivate>:

static uint8_t _buffer[21];
static uint8_t _mag_adjust[3];

__weak void MPU9250_OnActivate()
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
}
 8000f5c:	bf00      	nop
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
	...

08000f68 <MPU9250_Activate>:

static inline void MPU9250_Activate()
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
	MPU9250_OnActivate();
 8000f6c:	f7ff fff4 	bl	8000f58 <MPU9250_OnActivate>
	HAL_GPIO_WritePin(GYRO_CSN_GPIO_Port, GYRO_CSN_Pin, GPIO_PIN_RESET);
 8000f70:	2200      	movs	r2, #0
 8000f72:	2110      	movs	r1, #16
 8000f74:	4802      	ldr	r0, [pc, #8]	; (8000f80 <MPU9250_Activate+0x18>)
 8000f76:	f005 fbcd 	bl	8006714 <HAL_GPIO_WritePin>
}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40020000 	.word	0x40020000

08000f84 <MPU9250_Deactivate>:

static inline void MPU9250_Deactivate()
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GYRO_CSN_GPIO_Port, GYRO_CSN_Pin, GPIO_PIN_SET);
 8000f88:	2201      	movs	r2, #1
 8000f8a:	2110      	movs	r1, #16
 8000f8c:	4802      	ldr	r0, [pc, #8]	; (8000f98 <MPU9250_Deactivate+0x14>)
 8000f8e:	f005 fbc1 	bl	8006714 <HAL_GPIO_WritePin>
}
 8000f92:	bf00      	nop
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40020000 	.word	0x40020000

08000f9c <SPIx_WriteRead>:

uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af02      	add	r7, sp, #8
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
	uint8_t receivedbyte = 0;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	73fb      	strb	r3, [r7, #15]
	if(HAL_SPI_TransmitReceive(&hspi1,(uint8_t*) &Byte,(uint8_t*) &receivedbyte,1,0x1000)!=HAL_OK)
 8000faa:	f107 020f 	add.w	r2, r7, #15
 8000fae:	1df9      	adds	r1, r7, #7
 8000fb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fb4:	9300      	str	r3, [sp, #0]
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	4806      	ldr	r0, [pc, #24]	; (8000fd4 <SPIx_WriteRead+0x38>)
 8000fba:	f006 fbf4 	bl	80077a6 <HAL_SPI_TransmitReceive>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <SPIx_WriteRead+0x2c>
	{
		return -1;
 8000fc4:	23ff      	movs	r3, #255	; 0xff
 8000fc6:	e000      	b.n	8000fca <SPIx_WriteRead+0x2e>
	}
	else
	{
	}
	return receivedbyte;
 8000fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3710      	adds	r7, #16
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	20000624 	.word	0x20000624

08000fd8 <MPU_SPI_Write>:

void MPU_SPI_Write (uint8_t *pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	70fb      	strb	r3, [r7, #3]
 8000fe4:	4613      	mov	r3, r2
 8000fe6:	803b      	strh	r3, [r7, #0]
	MPU9250_Activate();
 8000fe8:	f7ff ffbe 	bl	8000f68 <MPU9250_Activate>
	SPIx_WriteRead(WriteAddr);
 8000fec:	78fb      	ldrb	r3, [r7, #3]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff ffd4 	bl	8000f9c <SPIx_WriteRead>
	while(NumByteToWrite>=0x01)
 8000ff4:	e00a      	b.n	800100c <MPU_SPI_Write+0x34>
	{
		SPIx_WriteRead(*pBuffer);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff ffce 	bl	8000f9c <SPIx_WriteRead>
		NumByteToWrite--;
 8001000:	883b      	ldrh	r3, [r7, #0]
 8001002:	3b01      	subs	r3, #1
 8001004:	803b      	strh	r3, [r7, #0]
		pBuffer++;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	3301      	adds	r3, #1
 800100a:	607b      	str	r3, [r7, #4]
	while(NumByteToWrite>=0x01)
 800100c:	883b      	ldrh	r3, [r7, #0]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d1f1      	bne.n	8000ff6 <MPU_SPI_Write+0x1e>
	}
	MPU9250_Deactivate();
 8001012:	f7ff ffb7 	bl	8000f84 <MPU9250_Deactivate>
}
 8001016:	bf00      	nop
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
	...

08001020 <MPU_SPI_Read>:

void MPU_SPI_Read(uint8_t *pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	460b      	mov	r3, r1
 800102a:	70fb      	strb	r3, [r7, #3]
 800102c:	4613      	mov	r3, r2
 800102e:	803b      	strh	r3, [r7, #0]
	MPU9250_Activate();
 8001030:	f7ff ff9a 	bl	8000f68 <MPU9250_Activate>
	uint8_t data = ReadAddr | READWRITE_CMD;
 8001034:	2280      	movs	r2, #128	; 0x80
 8001036:	78fb      	ldrb	r3, [r7, #3]
 8001038:	4313      	orrs	r3, r2
 800103a:	b2db      	uxtb	r3, r3
 800103c:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&MPU9250_SPI, &data, 1, HAL_MAX_DELAY);
 800103e:	f107 010f 	add.w	r1, r7, #15
 8001042:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001046:	2201      	movs	r2, #1
 8001048:	4807      	ldr	r0, [pc, #28]	; (8001068 <MPU_SPI_Read+0x48>)
 800104a:	f006 f96f 	bl	800732c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&MPU9250_SPI, pBuffer, NumByteToRead, HAL_MAX_DELAY);
 800104e:	883a      	ldrh	r2, [r7, #0]
 8001050:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001054:	6879      	ldr	r1, [r7, #4]
 8001056:	4804      	ldr	r0, [pc, #16]	; (8001068 <MPU_SPI_Read+0x48>)
 8001058:	f006 fa9c 	bl	8007594 <HAL_SPI_Receive>
	MPU9250_Deactivate();
 800105c:	f7ff ff92 	bl	8000f84 <MPU9250_Deactivate>
}
 8001060:	bf00      	nop
 8001062:	3710      	adds	r7, #16
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000624 	.word	0x20000624

0800106c <writeRegister>:

/* writes a byte to MPU9250 register given a register address and data */
void writeRegister(uint8_t subAddress, uint8_t data)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	460a      	mov	r2, r1
 8001076:	71fb      	strb	r3, [r7, #7]
 8001078:	4613      	mov	r3, r2
 800107a:	71bb      	strb	r3, [r7, #6]
	MPU_SPI_Write(&data, subAddress, 1);
 800107c:	79f9      	ldrb	r1, [r7, #7]
 800107e:	1dbb      	adds	r3, r7, #6
 8001080:	2201      	movs	r2, #1
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff ffa8 	bl	8000fd8 <MPU_SPI_Write>
	HAL_Delay(10);
 8001088:	200a      	movs	r0, #10
 800108a:	f004 fa0d 	bl	80054a8 <HAL_Delay>
}
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <readRegisters>:

/* reads registers from MPU9250 given a starting register address, number of bytes, and a pointer to store data */
void readRegisters(uint8_t subAddress, uint8_t count, uint8_t* dest){
 8001096:	b580      	push	{r7, lr}
 8001098:	b082      	sub	sp, #8
 800109a:	af00      	add	r7, sp, #0
 800109c:	4603      	mov	r3, r0
 800109e:	603a      	str	r2, [r7, #0]
 80010a0:	71fb      	strb	r3, [r7, #7]
 80010a2:	460b      	mov	r3, r1
 80010a4:	71bb      	strb	r3, [r7, #6]
	MPU_SPI_Read(dest, subAddress, count);
 80010a6:	79bb      	ldrb	r3, [r7, #6]
 80010a8:	b29a      	uxth	r2, r3
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	4619      	mov	r1, r3
 80010ae:	6838      	ldr	r0, [r7, #0]
 80010b0:	f7ff ffb6 	bl	8001020 <MPU_SPI_Read>
}
 80010b4:	bf00      	nop
 80010b6:	3708      	adds	r7, #8
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <writeAK8963Register>:

/* writes a register to the AK8963 given a register address and data */
void writeAK8963Register(uint8_t subAddress, uint8_t data)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	460a      	mov	r2, r1
 80010c6:	71fb      	strb	r3, [r7, #7]
 80010c8:	4613      	mov	r3, r2
 80010ca:	71bb      	strb	r3, [r7, #6]
	// set slave 0 to the AK8963 and set for write
	writeRegister(I2C_SLV0_ADDR,AK8963_I2C_ADDR);
 80010cc:	2325      	movs	r3, #37	; 0x25
 80010ce:	220c      	movs	r2, #12
 80010d0:	4611      	mov	r1, r2
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff ffca 	bl	800106c <writeRegister>

	// set the register to the desired AK8963 sub address
	writeRegister(I2C_SLV0_REG,subAddress);
 80010d8:	2226      	movs	r2, #38	; 0x26
 80010da:	79fb      	ldrb	r3, [r7, #7]
 80010dc:	4619      	mov	r1, r3
 80010de:	4610      	mov	r0, r2
 80010e0:	f7ff ffc4 	bl	800106c <writeRegister>

	// store the data for write
	writeRegister(I2C_SLV0_DO,data);
 80010e4:	2263      	movs	r2, #99	; 0x63
 80010e6:	79bb      	ldrb	r3, [r7, #6]
 80010e8:	4619      	mov	r1, r3
 80010ea:	4610      	mov	r0, r2
 80010ec:	f7ff ffbe 	bl	800106c <writeRegister>

	// enable I2C and send 1 byte
	writeRegister(I2C_SLV0_CTRL,I2C_SLV0_EN | (uint8_t)1);
 80010f0:	2227      	movs	r2, #39	; 0x27
 80010f2:	2380      	movs	r3, #128	; 0x80
 80010f4:	f043 0301 	orr.w	r3, r3, #1
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	4619      	mov	r1, r3
 80010fc:	4610      	mov	r0, r2
 80010fe:	f7ff ffb5 	bl	800106c <writeRegister>
}
 8001102:	bf00      	nop
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}

0800110a <readAK8963Registers>:

/* reads registers from the AK8963 */
void readAK8963Registers(uint8_t subAddress, uint8_t count, uint8_t* dest)
{
 800110a:	b580      	push	{r7, lr}
 800110c:	b082      	sub	sp, #8
 800110e:	af00      	add	r7, sp, #0
 8001110:	4603      	mov	r3, r0
 8001112:	603a      	str	r2, [r7, #0]
 8001114:	71fb      	strb	r3, [r7, #7]
 8001116:	460b      	mov	r3, r1
 8001118:	71bb      	strb	r3, [r7, #6]
	// set slave 0 to the AK8963 and set for read
	writeRegister(I2C_SLV0_ADDR, AK8963_I2C_ADDR | I2C_READ_FLAG);
 800111a:	2025      	movs	r0, #37	; 0x25
 800111c:	220c      	movs	r2, #12
 800111e:	2380      	movs	r3, #128	; 0x80
 8001120:	4313      	orrs	r3, r2
 8001122:	b2db      	uxtb	r3, r3
 8001124:	4619      	mov	r1, r3
 8001126:	f7ff ffa1 	bl	800106c <writeRegister>

	// set the register to the desired AK8963 sub address
	writeRegister(I2C_SLV0_REG,subAddress);
 800112a:	2226      	movs	r2, #38	; 0x26
 800112c:	79fb      	ldrb	r3, [r7, #7]
 800112e:	4619      	mov	r1, r3
 8001130:	4610      	mov	r0, r2
 8001132:	f7ff ff9b 	bl	800106c <writeRegister>

	// enable I2C and request the bytes
	writeRegister(I2C_SLV0_CTRL,I2C_SLV0_EN | count);
 8001136:	2027      	movs	r0, #39	; 0x27
 8001138:	2280      	movs	r2, #128	; 0x80
 800113a:	79bb      	ldrb	r3, [r7, #6]
 800113c:	4313      	orrs	r3, r2
 800113e:	b2db      	uxtb	r3, r3
 8001140:	4619      	mov	r1, r3
 8001142:	f7ff ff93 	bl	800106c <writeRegister>

	// takes some time for these registers to fill
	HAL_Delay(1);
 8001146:	2001      	movs	r0, #1
 8001148:	f004 f9ae 	bl	80054a8 <HAL_Delay>

	// read the bytes off the MPU9250 EXT_SENS_DATA registers
	readRegisters(EXT_SENS_DATA_00,count,dest);
 800114c:	2049      	movs	r0, #73	; 0x49
 800114e:	79bb      	ldrb	r3, [r7, #6]
 8001150:	683a      	ldr	r2, [r7, #0]
 8001152:	4619      	mov	r1, r3
 8001154:	f7ff ff9f 	bl	8001096 <readRegisters>
}
 8001158:	bf00      	nop
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}

08001160 <whoAmI>:

/* gets the MPU9250 WHO_AM_I register value, expected to be 0x71 */
static uint8_t whoAmI(){
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
	// read the WHO AM I register
	readRegisters(WHO_AM_I,1,_buffer);
 8001164:	2375      	movs	r3, #117	; 0x75
 8001166:	4a04      	ldr	r2, [pc, #16]	; (8001178 <whoAmI+0x18>)
 8001168:	2101      	movs	r1, #1
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff ff93 	bl	8001096 <readRegisters>

	// return the register value
	return _buffer[0];
 8001170:	4b01      	ldr	r3, [pc, #4]	; (8001178 <whoAmI+0x18>)
 8001172:	781b      	ldrb	r3, [r3, #0]
}
 8001174:	4618      	mov	r0, r3
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20000200 	.word	0x20000200

0800117c <whoAmIAK8963>:

/* gets the AK8963 WHO_AM_I register value, expected to be 0x48 */
static int whoAmIAK8963(){
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
	// read the WHO AM I register
	readAK8963Registers(AK8963_WHO_AM_I,1,_buffer);
 8001180:	2300      	movs	r3, #0
 8001182:	4a04      	ldr	r2, [pc, #16]	; (8001194 <whoAmIAK8963+0x18>)
 8001184:	2101      	movs	r1, #1
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff ffbf 	bl	800110a <readAK8963Registers>
	// return the register value
	return _buffer[0];
 800118c:	4b01      	ldr	r3, [pc, #4]	; (8001194 <whoAmIAK8963+0x18>)
 800118e:	781b      	ldrb	r3, [r3, #0]
}
 8001190:	4618      	mov	r0, r3
 8001192:	bd80      	pop	{r7, pc}
 8001194:	20000200 	.word	0x20000200

08001198 <MPU9250_Init>:

/* starts communication with the MPU-9250 */
uint8_t MPU9250_Init()
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
	// select clock source to gyro
	writeRegister(PWR_MGMNT_1, CLOCK_SEL_PLL);
 800119e:	236b      	movs	r3, #107	; 0x6b
 80011a0:	2201      	movs	r2, #1
 80011a2:	4611      	mov	r1, r2
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff ff61 	bl	800106c <writeRegister>
	// enable I2C master mode
	writeRegister(USER_CTRL, I2C_MST_EN);
 80011aa:	236a      	movs	r3, #106	; 0x6a
 80011ac:	2220      	movs	r2, #32
 80011ae:	4611      	mov	r1, r2
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff ff5b 	bl	800106c <writeRegister>
	// set the I2C bus speed to 400 kHz
	writeRegister(I2C_MST_CTRL, I2C_MST_CLK);
 80011b6:	2324      	movs	r3, #36	; 0x24
 80011b8:	220d      	movs	r2, #13
 80011ba:	4611      	mov	r1, r2
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ff55 	bl	800106c <writeRegister>

	// set AK8963 to Power Down
	writeAK8963Register(AK8963_CNTL1,AK8963_PWR_DOWN);
 80011c2:	230a      	movs	r3, #10
 80011c4:	2200      	movs	r2, #0
 80011c6:	4611      	mov	r1, r2
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff ff77 	bl	80010bc <writeAK8963Register>
	// reset the MPU9250
	writeRegister(PWR_MGMNT_1,PWR_RESET);
 80011ce:	236b      	movs	r3, #107	; 0x6b
 80011d0:	2280      	movs	r2, #128	; 0x80
 80011d2:	4611      	mov	r1, r2
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff ff49 	bl	800106c <writeRegister>
	// wait for MPU-9250 to come back up
	HAL_Delay(10);
 80011da:	200a      	movs	r0, #10
 80011dc:	f004 f964 	bl	80054a8 <HAL_Delay>
	// reset the AK8963
	writeAK8963Register(AK8963_CNTL2,AK8963_RESET);
 80011e0:	230b      	movs	r3, #11
 80011e2:	2201      	movs	r2, #1
 80011e4:	4611      	mov	r1, r2
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff ff68 	bl	80010bc <writeAK8963Register>
	// select clock source to gyro
	writeRegister(PWR_MGMNT_1,CLOCK_SEL_PLL);
 80011ec:	236b      	movs	r3, #107	; 0x6b
 80011ee:	2201      	movs	r2, #1
 80011f0:	4611      	mov	r1, r2
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff ff3a 	bl	800106c <writeRegister>

	// check the WHO AM I byte, expected value is 0x71 (decimal 113) or 0x73 (decimal 115)
	uint8_t who = whoAmI();
 80011f8:	f7ff ffb2 	bl	8001160 <whoAmI>
 80011fc:	4603      	mov	r3, r0
 80011fe:	71fb      	strb	r3, [r7, #7]
	if((who != 0x71) &&( who != 0x73))
 8001200:	79fb      	ldrb	r3, [r7, #7]
 8001202:	2b71      	cmp	r3, #113	; 0x71
 8001204:	d004      	beq.n	8001210 <MPU9250_Init+0x78>
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	2b73      	cmp	r3, #115	; 0x73
 800120a:	d001      	beq.n	8001210 <MPU9250_Init+0x78>
	{
		return 1;
 800120c:	2301      	movs	r3, #1
 800120e:	e06c      	b.n	80012ea <MPU9250_Init+0x152>
	}

	// enable accelerometer and gyro
	writeRegister(PWR_MGMNT_2,SEN_ENABLE);
 8001210:	236c      	movs	r3, #108	; 0x6c
 8001212:	2200      	movs	r2, #0
 8001214:	4611      	mov	r1, r2
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff ff28 	bl	800106c <writeRegister>

	// setting accel range to 8G as default
	writeRegister(ACCEL_CONFIG,ACCEL_FS_SEL_8G);
 800121c:	231c      	movs	r3, #28
 800121e:	2210      	movs	r2, #16
 8001220:	4611      	mov	r1, r2
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff ff22 	bl	800106c <writeRegister>

	// setting the gyro range to 2000DPS as default
	writeRegister(GYRO_CONFIG,GYRO_FS_SEL_2000DPS);
 8001228:	231b      	movs	r3, #27
 800122a:	2218      	movs	r2, #24
 800122c:	4611      	mov	r1, r2
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff ff1c 	bl	800106c <writeRegister>

	// setting bandwidth to 184Hz as default
	writeRegister(ACCEL_CONFIG2,DLPF_184);
 8001234:	231d      	movs	r3, #29
 8001236:	2201      	movs	r2, #1
 8001238:	4611      	mov	r1, r2
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ff16 	bl	800106c <writeRegister>

	// setting gyro bandwidth to 184Hz
	writeRegister(CONFIG,DLPF_184);
 8001240:	231a      	movs	r3, #26
 8001242:	2201      	movs	r2, #1
 8001244:	4611      	mov	r1, r2
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff ff10 	bl	800106c <writeRegister>

	// setting the sample rate divider to 0 as default
	writeRegister(SMPDIV,0x00);
 800124c:	2319      	movs	r3, #25
 800124e:	2100      	movs	r1, #0
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff ff0b 	bl	800106c <writeRegister>

	// enable I2C master mode
	writeRegister(USER_CTRL,I2C_MST_EN);
 8001256:	236a      	movs	r3, #106	; 0x6a
 8001258:	2220      	movs	r2, #32
 800125a:	4611      	mov	r1, r2
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff ff05 	bl	800106c <writeRegister>

	// set the I2C bus speed to 400 kHz
	writeRegister(I2C_MST_CTRL,I2C_MST_CLK);
 8001262:	2324      	movs	r3, #36	; 0x24
 8001264:	220d      	movs	r2, #13
 8001266:	4611      	mov	r1, r2
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff feff 	bl	800106c <writeRegister>

	// check AK8963 WHO AM I register, expected value is 0x48 (decimal 72)
	if( whoAmIAK8963() != 0x48 )
 800126e:	f7ff ff85 	bl	800117c <whoAmIAK8963>
 8001272:	4603      	mov	r3, r0
 8001274:	2b48      	cmp	r3, #72	; 0x48
 8001276:	d001      	beq.n	800127c <MPU9250_Init+0xe4>
	{
		return 1;
 8001278:	2301      	movs	r3, #1
 800127a:	e036      	b.n	80012ea <MPU9250_Init+0x152>
	}

	/* get the magnetometer calibration */
	// set AK8963 to Power Down
	writeAK8963Register(AK8963_CNTL1,AK8963_PWR_DOWN);
 800127c:	230a      	movs	r3, #10
 800127e:	2200      	movs	r2, #0
 8001280:	4611      	mov	r1, r2
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff ff1a 	bl	80010bc <writeAK8963Register>

	HAL_Delay(100); // long wait between AK8963 mode changes
 8001288:	2064      	movs	r0, #100	; 0x64
 800128a:	f004 f90d 	bl	80054a8 <HAL_Delay>

	// set AK8963 to FUSE ROM access
	writeAK8963Register(AK8963_CNTL1,AK8963_FUSE_ROM);
 800128e:	230a      	movs	r3, #10
 8001290:	220f      	movs	r2, #15
 8001292:	4611      	mov	r1, r2
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff ff11 	bl	80010bc <writeAK8963Register>

	// long wait between AK8963 mode changes
	HAL_Delay(100);
 800129a:	2064      	movs	r0, #100	; 0x64
 800129c:	f004 f904 	bl	80054a8 <HAL_Delay>

	// read the AK8963 ASA registers and compute magnetometer scale factors
	readAK8963Registers(AK8963_ASA, 3, _mag_adjust);
 80012a0:	2310      	movs	r3, #16
 80012a2:	4a14      	ldr	r2, [pc, #80]	; (80012f4 <MPU9250_Init+0x15c>)
 80012a4:	2103      	movs	r1, #3
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff ff2f 	bl	800110a <readAK8963Registers>

	// set AK8963 to Power Down
	writeAK8963Register(AK8963_CNTL1,AK8963_PWR_DOWN);
 80012ac:	230a      	movs	r3, #10
 80012ae:	2200      	movs	r2, #0
 80012b0:	4611      	mov	r1, r2
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff ff02 	bl	80010bc <writeAK8963Register>

	// long wait between AK8963 mode changes
	HAL_Delay(100);
 80012b8:	2064      	movs	r0, #100	; 0x64
 80012ba:	f004 f8f5 	bl	80054a8 <HAL_Delay>

	// set AK8963 to 16 bit resolution, 100 Hz update rate
	writeAK8963Register(AK8963_CNTL1,AK8963_CNT_MEAS2);
 80012be:	230a      	movs	r3, #10
 80012c0:	2216      	movs	r2, #22
 80012c2:	4611      	mov	r1, r2
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff fef9 	bl	80010bc <writeAK8963Register>

	// long wait between AK8963 mode changes
	HAL_Delay(100);
 80012ca:	2064      	movs	r0, #100	; 0x64
 80012cc:	f004 f8ec 	bl	80054a8 <HAL_Delay>

	// select clock source to gyro
	writeRegister(PWR_MGMNT_1,CLOCK_SEL_PLL);
 80012d0:	236b      	movs	r3, #107	; 0x6b
 80012d2:	2201      	movs	r2, #1
 80012d4:	4611      	mov	r1, r2
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff fec8 	bl	800106c <writeRegister>

	// instruct the MPU9250 to get 7 bytes of data from the AK8963 at the sample rate
	readAK8963Registers(AK8963_HXL,7,_buffer);
 80012dc:	2303      	movs	r3, #3
 80012de:	4a06      	ldr	r2, [pc, #24]	; (80012f8 <MPU9250_Init+0x160>)
 80012e0:	2107      	movs	r1, #7
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff ff11 	bl	800110a <readAK8963Registers>

	// successful init, return 0
	return 0;
 80012e8:	2300      	movs	r3, #0
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	20000218 	.word	0x20000218
 80012f8:	20000200 	.word	0x20000200

080012fc <MPU9250_GetData>:
	writeRegister(SMPDIV, srd);
}

/* read the data, each argiment should point to a array for x, y, and x */
void MPU9250_GetData(struct MPUstr* DataStruct)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
	// grab the data from the MPU9250
	readRegisters(ACCEL_OUT, 21, _buffer);
 8001304:	233b      	movs	r3, #59	; 0x3b
 8001306:	4a60      	ldr	r2, [pc, #384]	; (8001488 <MPU9250_GetData+0x18c>)
 8001308:	2115      	movs	r1, #21
 800130a:	4618      	mov	r0, r3
 800130c:	f7ff fec3 	bl	8001096 <readRegisters>

	// combine into 16 bit values
	DataStruct->Accelerometer_X_RAW = (((int16_t)_buffer[0]) << 8) | _buffer[1];
 8001310:	4b5d      	ldr	r3, [pc, #372]	; (8001488 <MPU9250_GetData+0x18c>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	021b      	lsls	r3, r3, #8
 8001316:	b21a      	sxth	r2, r3
 8001318:	4b5b      	ldr	r3, [pc, #364]	; (8001488 <MPU9250_GetData+0x18c>)
 800131a:	785b      	ldrb	r3, [r3, #1]
 800131c:	b21b      	sxth	r3, r3
 800131e:	4313      	orrs	r3, r2
 8001320:	b21a      	sxth	r2, r3
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	801a      	strh	r2, [r3, #0]
	DataStruct->Accelerometer_Y_RAW = (((int16_t)_buffer[2]) << 8) | _buffer[3];
 8001326:	4b58      	ldr	r3, [pc, #352]	; (8001488 <MPU9250_GetData+0x18c>)
 8001328:	789b      	ldrb	r3, [r3, #2]
 800132a:	021b      	lsls	r3, r3, #8
 800132c:	b21a      	sxth	r2, r3
 800132e:	4b56      	ldr	r3, [pc, #344]	; (8001488 <MPU9250_GetData+0x18c>)
 8001330:	78db      	ldrb	r3, [r3, #3]
 8001332:	b21b      	sxth	r3, r3
 8001334:	4313      	orrs	r3, r2
 8001336:	b21a      	sxth	r2, r3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	805a      	strh	r2, [r3, #2]
	DataStruct->Accelerometer_Z_RAW = (((int16_t)_buffer[4]) << 8) | _buffer[5];
 800133c:	4b52      	ldr	r3, [pc, #328]	; (8001488 <MPU9250_GetData+0x18c>)
 800133e:	791b      	ldrb	r3, [r3, #4]
 8001340:	021b      	lsls	r3, r3, #8
 8001342:	b21a      	sxth	r2, r3
 8001344:	4b50      	ldr	r3, [pc, #320]	; (8001488 <MPU9250_GetData+0x18c>)
 8001346:	795b      	ldrb	r3, [r3, #5]
 8001348:	b21b      	sxth	r3, r3
 800134a:	4313      	orrs	r3, r2
 800134c:	b21a      	sxth	r2, r3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	809a      	strh	r2, [r3, #4]
	DataStruct->Gyroscope_X_RAW = (((int16_t)_buffer[8]) << 8) | _buffer[9];
 8001352:	4b4d      	ldr	r3, [pc, #308]	; (8001488 <MPU9250_GetData+0x18c>)
 8001354:	7a1b      	ldrb	r3, [r3, #8]
 8001356:	021b      	lsls	r3, r3, #8
 8001358:	b21a      	sxth	r2, r3
 800135a:	4b4b      	ldr	r3, [pc, #300]	; (8001488 <MPU9250_GetData+0x18c>)
 800135c:	7a5b      	ldrb	r3, [r3, #9]
 800135e:	b21b      	sxth	r3, r3
 8001360:	4313      	orrs	r3, r2
 8001362:	b21a      	sxth	r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	80da      	strh	r2, [r3, #6]
	DataStruct->Gyroscope_Y_RAW = (((int16_t)_buffer[10]) << 8) | _buffer[11];
 8001368:	4b47      	ldr	r3, [pc, #284]	; (8001488 <MPU9250_GetData+0x18c>)
 800136a:	7a9b      	ldrb	r3, [r3, #10]
 800136c:	021b      	lsls	r3, r3, #8
 800136e:	b21a      	sxth	r2, r3
 8001370:	4b45      	ldr	r3, [pc, #276]	; (8001488 <MPU9250_GetData+0x18c>)
 8001372:	7adb      	ldrb	r3, [r3, #11]
 8001374:	b21b      	sxth	r3, r3
 8001376:	4313      	orrs	r3, r2
 8001378:	b21a      	sxth	r2, r3
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	811a      	strh	r2, [r3, #8]
	DataStruct->Gyroscope_Z_RAW = (((int16_t)_buffer[12]) << 8) | _buffer[13];
 800137e:	4b42      	ldr	r3, [pc, #264]	; (8001488 <MPU9250_GetData+0x18c>)
 8001380:	7b1b      	ldrb	r3, [r3, #12]
 8001382:	021b      	lsls	r3, r3, #8
 8001384:	b21a      	sxth	r2, r3
 8001386:	4b40      	ldr	r3, [pc, #256]	; (8001488 <MPU9250_GetData+0x18c>)
 8001388:	7b5b      	ldrb	r3, [r3, #13]
 800138a:	b21b      	sxth	r3, r3
 800138c:	4313      	orrs	r3, r2
 800138e:	b21a      	sxth	r2, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	815a      	strh	r2, [r3, #10]

	int16_t magx = (((int16_t)_buffer[15]) << 8) | _buffer[14];
 8001394:	4b3c      	ldr	r3, [pc, #240]	; (8001488 <MPU9250_GetData+0x18c>)
 8001396:	7bdb      	ldrb	r3, [r3, #15]
 8001398:	021b      	lsls	r3, r3, #8
 800139a:	b21a      	sxth	r2, r3
 800139c:	4b3a      	ldr	r3, [pc, #232]	; (8001488 <MPU9250_GetData+0x18c>)
 800139e:	7b9b      	ldrb	r3, [r3, #14]
 80013a0:	b21b      	sxth	r3, r3
 80013a2:	4313      	orrs	r3, r2
 80013a4:	81fb      	strh	r3, [r7, #14]
	int16_t magy = (((int16_t)_buffer[17]) << 8) | _buffer[16];
 80013a6:	4b38      	ldr	r3, [pc, #224]	; (8001488 <MPU9250_GetData+0x18c>)
 80013a8:	7c5b      	ldrb	r3, [r3, #17]
 80013aa:	021b      	lsls	r3, r3, #8
 80013ac:	b21a      	sxth	r2, r3
 80013ae:	4b36      	ldr	r3, [pc, #216]	; (8001488 <MPU9250_GetData+0x18c>)
 80013b0:	7c1b      	ldrb	r3, [r3, #16]
 80013b2:	b21b      	sxth	r3, r3
 80013b4:	4313      	orrs	r3, r2
 80013b6:	81bb      	strh	r3, [r7, #12]
	int16_t magz = (((int16_t)_buffer[19]) << 8) | _buffer[18];
 80013b8:	4b33      	ldr	r3, [pc, #204]	; (8001488 <MPU9250_GetData+0x18c>)
 80013ba:	7cdb      	ldrb	r3, [r3, #19]
 80013bc:	021b      	lsls	r3, r3, #8
 80013be:	b21a      	sxth	r2, r3
 80013c0:	4b31      	ldr	r3, [pc, #196]	; (8001488 <MPU9250_GetData+0x18c>)
 80013c2:	7c9b      	ldrb	r3, [r3, #18]
 80013c4:	b21b      	sxth	r3, r3
 80013c6:	4313      	orrs	r3, r2
 80013c8:	817b      	strh	r3, [r7, #10]

	DataStruct->Mag_X_RAW = (int16_t)((float)magx * ((float)(_mag_adjust[0] - 128) / 256.0f + 1.0f));
 80013ca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013ce:	ee07 3a90 	vmov	s15, r3
 80013d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013d6:	4b2d      	ldr	r3, [pc, #180]	; (800148c <MPU9250_GetData+0x190>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	3b80      	subs	r3, #128	; 0x80
 80013dc:	ee07 3a90 	vmov	s15, r3
 80013e0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80013e4:	ed9f 6a2a 	vldr	s12, [pc, #168]	; 8001490 <MPU9250_GetData+0x194>
 80013e8:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80013ec:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80013f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80013f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013fc:	ee17 3a90 	vmov	r3, s15
 8001400:	b21a      	sxth	r2, r3
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	819a      	strh	r2, [r3, #12]
	DataStruct->Mag_Y_RAW = (int16_t)((float)magy * ((float)(_mag_adjust[1] - 128) / 256.0f + 1.0f));
 8001406:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800140a:	ee07 3a90 	vmov	s15, r3
 800140e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001412:	4b1e      	ldr	r3, [pc, #120]	; (800148c <MPU9250_GetData+0x190>)
 8001414:	785b      	ldrb	r3, [r3, #1]
 8001416:	3b80      	subs	r3, #128	; 0x80
 8001418:	ee07 3a90 	vmov	s15, r3
 800141c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001420:	ed9f 6a1b 	vldr	s12, [pc, #108]	; 8001490 <MPU9250_GetData+0x194>
 8001424:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001428:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800142c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001430:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001434:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001438:	ee17 3a90 	vmov	r3, s15
 800143c:	b21a      	sxth	r2, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	81da      	strh	r2, [r3, #14]
	DataStruct->Mag_Z_RAW  = (int16_t)((float)magz * ((float)(_mag_adjust[2] - 128) / 256.0f + 1.0f));
 8001442:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001446:	ee07 3a90 	vmov	s15, r3
 800144a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800144e:	4b0f      	ldr	r3, [pc, #60]	; (800148c <MPU9250_GetData+0x190>)
 8001450:	789b      	ldrb	r3, [r3, #2]
 8001452:	3b80      	subs	r3, #128	; 0x80
 8001454:	ee07 3a90 	vmov	s15, r3
 8001458:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800145c:	ed9f 6a0c 	vldr	s12, [pc, #48]	; 8001490 <MPU9250_GetData+0x194>
 8001460:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001464:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001468:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800146c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001470:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001474:	ee17 3a90 	vmov	r3, s15
 8001478:	b21a      	sxth	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	821a      	strh	r2, [r3, #16]
}
 800147e:	bf00      	nop
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000200 	.word	0x20000200
 800148c:	20000218 	.word	0x20000218
 8001490:	43800000 	.word	0x43800000
 8001494:	00000000 	.word	0x00000000

08001498 <MPU_CalculateFromRAWData>:
	if ( ang->roll < -180 ) ang->roll += 360;
	ang->roll=-ang->roll; //positive angle drone tilt to right
}

void MPU_CalculateFromRAWData(struct MPUstr* d,float timedelta)
{
 8001498:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800149c:	b08c      	sub	sp, #48	; 0x30
 800149e:	af00      	add	r7, sp, #0
 80014a0:	60f8      	str	r0, [r7, #12]
 80014a2:	ed87 0a02 	vstr	s0, [r7, #8]
	float AccelVectorRoll;
	float p,q,r;
	float X,Y,Z;

	//Offset RAW gyro values with calibrated offsets
	d->Gyroscope_X_Cal = (float)(d->Gyroscope_X_RAW) - d->Offset_Gyro_X;
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80014ac:	ee07 3a90 	vmov	s15, r3
 80014b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	edd3 7a05 	vldr	s15, [r3, #20]
 80014ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	edc3 7a08 	vstr	s15, [r3, #32]
	d->Gyroscope_Y_Cal = (float)(d->Gyroscope_Y_RAW) - d->Offset_Gyro_Y;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80014ca:	ee07 3a90 	vmov	s15, r3
 80014ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	edd3 7a06 	vldr	s15, [r3, #24]
 80014d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	d->Gyroscope_Z_Cal = (float)(d->Gyroscope_Z_RAW) - d->Offset_Gyro_Z;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80014e8:	ee07 3a90 	vmov	s15, r3
 80014ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	edd3 7a07 	vldr	s15, [r3, #28]
 80014f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28


	//GYRO AND ACCEL DATA in STANDARD X,Y,Z directions Roll (nose), Pitch(right wing), Yaw (down)
	//Sensor MPU 6050 axis position X (right wing), Y (nose), Z (up)
	d->Gyro_X = d->Gyroscope_Y_Cal;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001506:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800150a:	ee17 3a90 	vmov	r3, s15
 800150e:	b21a      	sxth	r2, r3
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	865a      	strh	r2, [r3, #50]	; 0x32
	d->Gyro_Y = d->Gyroscope_X_Cal;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	edd3 7a08 	vldr	s15, [r3, #32]
 800151a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800151e:	ee17 3a90 	vmov	r3, s15
 8001522:	b21a      	sxth	r2, r3
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	869a      	strh	r2, [r3, #52]	; 0x34
	d->Gyro_Z = -d->Gyroscope_Z_Cal;
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800152e:	eef1 7a67 	vneg.f32	s15, s15
 8001532:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001536:	ee17 3a90 	vmov	r3, s15
 800153a:	b21a      	sxth	r2, r3
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	86da      	strh	r2, [r3, #54]	; 0x36

	d->Accel_X = d->Accelerometer_Y_RAW;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	859a      	strh	r2, [r3, #44]	; 0x2c
	d->Accel_Y = d->Accelerometer_X_RAW;
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	85da      	strh	r2, [r3, #46]	; 0x2e
	d->Accel_Z = -d->Accelerometer_Z_RAW;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800155a:	b29b      	uxth	r3, r3
 800155c:	425b      	negs	r3, r3
 800155e:	b29b      	uxth	r3, r3
 8001560:	b21a      	sxth	r2, r3
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	861a      	strh	r2, [r3, #48]	; 0x30


	//Accelerometer angles-----------------------------------------------------------------
	AccelVectorRoll =  sqrt( (d->Accel_X * d->Accel_X) + (d->Accel_Z * d->Accel_Z) );
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 800156c:	461a      	mov	r2, r3
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8001574:	fb03 f202 	mul.w	r2, r3, r2
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800157e:	4619      	mov	r1, r3
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8001586:	fb03 f301 	mul.w	r3, r3, r1
 800158a:	4413      	add	r3, r2
 800158c:	4618      	mov	r0, r3
 800158e:	f7fe ffd1 	bl	8000534 <__aeabi_i2d>
 8001592:	4602      	mov	r2, r0
 8001594:	460b      	mov	r3, r1
 8001596:	ec43 2b10 	vmov	d0, r2, r3
 800159a:	f00a f969 	bl	800b870 <sqrt>
 800159e:	ec53 2b10 	vmov	r2, r3, d0
 80015a2:	4610      	mov	r0, r2
 80015a4:	4619      	mov	r1, r3
 80015a6:	f7ff fb07 	bl	8000bb8 <__aeabi_d2f>
 80015aa:	4603      	mov	r3, r0
 80015ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	AccelVectorPitch = sqrt( (d->Accel_Y * d->Accel_Y) + (d->Accel_Z * d->Accel_Z) );
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 80015b4:	461a      	mov	r2, r3
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 80015bc:	fb03 f202 	mul.w	r2, r3, r2
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80015c6:	4619      	mov	r1, r3
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80015ce:	fb03 f301 	mul.w	r3, r3, r1
 80015d2:	4413      	add	r3, r2
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7fe ffad 	bl	8000534 <__aeabi_i2d>
 80015da:	4602      	mov	r2, r0
 80015dc:	460b      	mov	r3, r1
 80015de:	ec43 2b10 	vmov	d0, r2, r3
 80015e2:	f00a f945 	bl	800b870 <sqrt>
 80015e6:	ec53 2b10 	vmov	r2, r3, d0
 80015ea:	4610      	mov	r0, r2
 80015ec:	4619      	mov	r1, r3
 80015ee:	f7ff fae3 	bl	8000bb8 <__aeabi_d2f>
 80015f2:	4603      	mov	r3, r0
 80015f4:	62bb      	str	r3, [r7, #40]	; 0x28

	d->Angle_Accel_Roll  = -atan(d->Accel_Y/AccelVectorRoll) * RADIANSTODEGREES;
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 80015fc:	ee07 3a90 	vmov	s15, r3
 8001600:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001604:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001608:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800160c:	ee16 0a90 	vmov	r0, s13
 8001610:	f7fe ffa2 	bl	8000558 <__aeabi_f2d>
 8001614:	4602      	mov	r2, r0
 8001616:	460b      	mov	r3, r1
 8001618:	ec43 2b10 	vmov	d0, r2, r3
 800161c:	f009 fec0 	bl	800b3a0 <atan>
 8001620:	ec53 2b10 	vmov	r2, r3, d0
 8001624:	4614      	mov	r4, r2
 8001626:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800162a:	a3fb      	add	r3, pc, #1004	; (adr r3, 8001a18 <MPU_CalculateFromRAWData+0x580>)
 800162c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001630:	4620      	mov	r0, r4
 8001632:	4629      	mov	r1, r5
 8001634:	f7fe ffe8 	bl	8000608 <__aeabi_dmul>
 8001638:	4603      	mov	r3, r0
 800163a:	460c      	mov	r4, r1
 800163c:	4618      	mov	r0, r3
 800163e:	4621      	mov	r1, r4
 8001640:	f7ff faba 	bl	8000bb8 <__aeabi_d2f>
 8001644:	4602      	mov	r2, r0
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	645a      	str	r2, [r3, #68]	; 0x44
	d->Angle_Accel_Pitch = atan(d->Accel_X/AccelVectorPitch) * RADIANSTODEGREES;
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8001650:	ee07 3a90 	vmov	s15, r3
 8001654:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001658:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800165c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001660:	ee16 0a90 	vmov	r0, s13
 8001664:	f7fe ff78 	bl	8000558 <__aeabi_f2d>
 8001668:	4603      	mov	r3, r0
 800166a:	460c      	mov	r4, r1
 800166c:	ec44 3b10 	vmov	d0, r3, r4
 8001670:	f009 fe96 	bl	800b3a0 <atan>
 8001674:	ec51 0b10 	vmov	r0, r1, d0
 8001678:	a3e7      	add	r3, pc, #924	; (adr r3, 8001a18 <MPU_CalculateFromRAWData+0x580>)
 800167a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800167e:	f7fe ffc3 	bl	8000608 <__aeabi_dmul>
 8001682:	4603      	mov	r3, r0
 8001684:	460c      	mov	r4, r1
 8001686:	4618      	mov	r0, r3
 8001688:	4621      	mov	r1, r4
 800168a:	f7ff fa95 	bl	8000bb8 <__aeabi_d2f>
 800168e:	4602      	mov	r2, r0
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	641a      	str	r2, [r3, #64]	; 0x40

	//Compensate offset with spirit level manual offset
	d->Angle_Accel_Pitch-=ACCELPITCHMANUALOFFSET;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	641a      	str	r2, [r3, #64]	; 0x40
	d->Angle_Accel_Roll-=ACCELROLLMANUALOFFSET;
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	645a      	str	r2, [r3, #68]	; 0x44
	//Save angles in Radians
	d->Angle_Accel_Pitch_Rad=d->Angle_Accel_Pitch*DEGREESTORADIANS;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80016aa:	ed9f 7ad9 	vldr	s14, [pc, #868]	; 8001a10 <MPU_CalculateFromRAWData+0x578>
 80016ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
	d->Angle_Accel_Roll_Rad=d->Angle_Accel_Roll*DEGREESTORADIANS;
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80016be:	ed9f 7ad4 	vldr	s14, [pc, #848]	; 8001a10 <MPU_CalculateFromRAWData+0x578>
 80016c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

	//Calculate angular gyro velocities----------------------------------------------------
	d->AngleSpeed_Gyro_X = d->Gyro_X / GYROCONSTANT;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 80016d2:	ee07 3a90 	vmov	s15, r3
 80016d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016da:	eddf 6ace 	vldr	s13, [pc, #824]	; 8001a14 <MPU_CalculateFromRAWData+0x57c>
 80016de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
	d->AngleSpeed_Gyro_Y = d->Gyro_Y / GYROCONSTANT;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 80016ee:	ee07 3a90 	vmov	s15, r3
 80016f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016f6:	eddf 6ac7 	vldr	s13, [pc, #796]	; 8001a14 <MPU_CalculateFromRAWData+0x57c>
 80016fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
	d->AngleSpeed_Gyro_Z = d->Gyro_Z / GYROCONSTANT;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	; 0x36
 800170a:	ee07 3a90 	vmov	s15, r3
 800170e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001712:	eddf 6ac0 	vldr	s13, [pc, #768]	; 8001a14 <MPU_CalculateFromRAWData+0x57c>
 8001716:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74

	//convert angular velocity to radians/s
	p = d->AngleSpeed_Gyro_X * DEGREESTORADIANS;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001726:	ed9f 7aba 	vldr	s14, [pc, #744]	; 8001a10 <MPU_CalculateFromRAWData+0x578>
 800172a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800172e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	q = d->AngleSpeed_Gyro_Y * DEGREESTORADIANS;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8001738:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8001a10 <MPU_CalculateFromRAWData+0x578>
 800173c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001740:	edc7 7a08 	vstr	s15, [r7, #32]
	r = d->AngleSpeed_Gyro_Z * DEGREESTORADIANS;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 800174a:	ed9f 7ab1 	vldr	s14, [pc, #708]	; 8001a10 <MPU_CalculateFromRAWData+0x578>
 800174e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001752:	edc7 7a07 	vstr	s15, [r7, #28]

	//Save Angles in radians from previous STEP
	X = d->Roll_Rad;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800175c:	61bb      	str	r3, [r7, #24]
	Y = d->Pitch_Rad;
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001764:	617b      	str	r3, [r7, #20]
	Z = d->Angle_Gyro_Yaw_Rad ;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800176a:	613b      	str	r3, [r7, #16]

	//TRANSFORM gyro data to Euler Angles with complementary filter with accelerometer
	d->Roll_Rad   = 0.999 * (X + timedelta * (p  +  q*sin(X)*tan(Y) + r*cos(X)*tan(Y) ) ) + 0.001*d->Angle_Accel_Roll_Rad;
 800176c:	69b8      	ldr	r0, [r7, #24]
 800176e:	f7fe fef3 	bl	8000558 <__aeabi_f2d>
 8001772:	4604      	mov	r4, r0
 8001774:	460d      	mov	r5, r1
 8001776:	68b8      	ldr	r0, [r7, #8]
 8001778:	f7fe feee 	bl	8000558 <__aeabi_f2d>
 800177c:	4680      	mov	r8, r0
 800177e:	4689      	mov	r9, r1
 8001780:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001782:	f7fe fee9 	bl	8000558 <__aeabi_f2d>
 8001786:	4682      	mov	sl, r0
 8001788:	468b      	mov	fp, r1
 800178a:	6a38      	ldr	r0, [r7, #32]
 800178c:	f7fe fee4 	bl	8000558 <__aeabi_f2d>
 8001790:	e9c7 0100 	strd	r0, r1, [r7]
 8001794:	69b8      	ldr	r0, [r7, #24]
 8001796:	f7fe fedf 	bl	8000558 <__aeabi_f2d>
 800179a:	4602      	mov	r2, r0
 800179c:	460b      	mov	r3, r1
 800179e:	ec43 2b10 	vmov	d0, r2, r3
 80017a2:	f009 ffed 	bl	800b780 <sin>
 80017a6:	ec53 2b10 	vmov	r2, r3, d0
 80017aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017ae:	f7fe ff2b 	bl	8000608 <__aeabi_dmul>
 80017b2:	4602      	mov	r2, r0
 80017b4:	460b      	mov	r3, r1
 80017b6:	e9c7 2300 	strd	r2, r3, [r7]
 80017ba:	6978      	ldr	r0, [r7, #20]
 80017bc:	f7fe fecc 	bl	8000558 <__aeabi_f2d>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	ec43 2b10 	vmov	d0, r2, r3
 80017c8:	f00a f822 	bl	800b810 <tan>
 80017cc:	ec53 2b10 	vmov	r2, r3, d0
 80017d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017d4:	f7fe ff18 	bl	8000608 <__aeabi_dmul>
 80017d8:	4602      	mov	r2, r0
 80017da:	460b      	mov	r3, r1
 80017dc:	4650      	mov	r0, sl
 80017de:	4659      	mov	r1, fp
 80017e0:	f7fe fd5c 	bl	800029c <__adddf3>
 80017e4:	4602      	mov	r2, r0
 80017e6:	460b      	mov	r3, r1
 80017e8:	4692      	mov	sl, r2
 80017ea:	469b      	mov	fp, r3
 80017ec:	69f8      	ldr	r0, [r7, #28]
 80017ee:	f7fe feb3 	bl	8000558 <__aeabi_f2d>
 80017f2:	e9c7 0100 	strd	r0, r1, [r7]
 80017f6:	69b8      	ldr	r0, [r7, #24]
 80017f8:	f7fe feae 	bl	8000558 <__aeabi_f2d>
 80017fc:	4602      	mov	r2, r0
 80017fe:	460b      	mov	r3, r1
 8001800:	ec43 2b10 	vmov	d0, r2, r3
 8001804:	f009 ff6c 	bl	800b6e0 <cos>
 8001808:	ec53 2b10 	vmov	r2, r3, d0
 800180c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001810:	f7fe fefa 	bl	8000608 <__aeabi_dmul>
 8001814:	4602      	mov	r2, r0
 8001816:	460b      	mov	r3, r1
 8001818:	e9c7 2300 	strd	r2, r3, [r7]
 800181c:	6978      	ldr	r0, [r7, #20]
 800181e:	f7fe fe9b 	bl	8000558 <__aeabi_f2d>
 8001822:	4602      	mov	r2, r0
 8001824:	460b      	mov	r3, r1
 8001826:	ec43 2b10 	vmov	d0, r2, r3
 800182a:	f009 fff1 	bl	800b810 <tan>
 800182e:	ec53 2b10 	vmov	r2, r3, d0
 8001832:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001836:	f7fe fee7 	bl	8000608 <__aeabi_dmul>
 800183a:	4602      	mov	r2, r0
 800183c:	460b      	mov	r3, r1
 800183e:	4650      	mov	r0, sl
 8001840:	4659      	mov	r1, fp
 8001842:	f7fe fd2b 	bl	800029c <__adddf3>
 8001846:	4602      	mov	r2, r0
 8001848:	460b      	mov	r3, r1
 800184a:	4640      	mov	r0, r8
 800184c:	4649      	mov	r1, r9
 800184e:	f7fe fedb 	bl	8000608 <__aeabi_dmul>
 8001852:	4602      	mov	r2, r0
 8001854:	460b      	mov	r3, r1
 8001856:	4620      	mov	r0, r4
 8001858:	4629      	mov	r1, r5
 800185a:	f7fe fd1f 	bl	800029c <__adddf3>
 800185e:	4603      	mov	r3, r0
 8001860:	460c      	mov	r4, r1
 8001862:	4618      	mov	r0, r3
 8001864:	4621      	mov	r1, r4
 8001866:	a366      	add	r3, pc, #408	; (adr r3, 8001a00 <MPU_CalculateFromRAWData+0x568>)
 8001868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186c:	f7fe fecc 	bl	8000608 <__aeabi_dmul>
 8001870:	4603      	mov	r3, r0
 8001872:	460c      	mov	r4, r1
 8001874:	4625      	mov	r5, r4
 8001876:	461c      	mov	r4, r3
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800187c:	4618      	mov	r0, r3
 800187e:	f7fe fe6b 	bl	8000558 <__aeabi_f2d>
 8001882:	a361      	add	r3, pc, #388	; (adr r3, 8001a08 <MPU_CalculateFromRAWData+0x570>)
 8001884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001888:	f7fe febe 	bl	8000608 <__aeabi_dmul>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	4620      	mov	r0, r4
 8001892:	4629      	mov	r1, r5
 8001894:	f7fe fd02 	bl	800029c <__adddf3>
 8001898:	4603      	mov	r3, r0
 800189a:	460c      	mov	r4, r1
 800189c:	4618      	mov	r0, r3
 800189e:	4621      	mov	r1, r4
 80018a0:	f7ff f98a 	bl	8000bb8 <__aeabi_d2f>
 80018a4:	4602      	mov	r2, r0
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	d->Pitch_Rad  = 0.999 * (Y + timedelta * (q * cos(X) -  r * sin(X) ) 			    ) + 0.001*d->Angle_Accel_Pitch_Rad;
 80018ac:	6978      	ldr	r0, [r7, #20]
 80018ae:	f7fe fe53 	bl	8000558 <__aeabi_f2d>
 80018b2:	4604      	mov	r4, r0
 80018b4:	460d      	mov	r5, r1
 80018b6:	68b8      	ldr	r0, [r7, #8]
 80018b8:	f7fe fe4e 	bl	8000558 <__aeabi_f2d>
 80018bc:	4680      	mov	r8, r0
 80018be:	4689      	mov	r9, r1
 80018c0:	6a38      	ldr	r0, [r7, #32]
 80018c2:	f7fe fe49 	bl	8000558 <__aeabi_f2d>
 80018c6:	4682      	mov	sl, r0
 80018c8:	468b      	mov	fp, r1
 80018ca:	69b8      	ldr	r0, [r7, #24]
 80018cc:	f7fe fe44 	bl	8000558 <__aeabi_f2d>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	ec43 2b10 	vmov	d0, r2, r3
 80018d8:	f009 ff02 	bl	800b6e0 <cos>
 80018dc:	ec53 2b10 	vmov	r2, r3, d0
 80018e0:	4650      	mov	r0, sl
 80018e2:	4659      	mov	r1, fp
 80018e4:	f7fe fe90 	bl	8000608 <__aeabi_dmul>
 80018e8:	4602      	mov	r2, r0
 80018ea:	460b      	mov	r3, r1
 80018ec:	4692      	mov	sl, r2
 80018ee:	469b      	mov	fp, r3
 80018f0:	69f8      	ldr	r0, [r7, #28]
 80018f2:	f7fe fe31 	bl	8000558 <__aeabi_f2d>
 80018f6:	e9c7 0100 	strd	r0, r1, [r7]
 80018fa:	69b8      	ldr	r0, [r7, #24]
 80018fc:	f7fe fe2c 	bl	8000558 <__aeabi_f2d>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	ec43 2b10 	vmov	d0, r2, r3
 8001908:	f009 ff3a 	bl	800b780 <sin>
 800190c:	ec53 2b10 	vmov	r2, r3, d0
 8001910:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001914:	f7fe fe78 	bl	8000608 <__aeabi_dmul>
 8001918:	4602      	mov	r2, r0
 800191a:	460b      	mov	r3, r1
 800191c:	4650      	mov	r0, sl
 800191e:	4659      	mov	r1, fp
 8001920:	f7fe fcba 	bl	8000298 <__aeabi_dsub>
 8001924:	4602      	mov	r2, r0
 8001926:	460b      	mov	r3, r1
 8001928:	4640      	mov	r0, r8
 800192a:	4649      	mov	r1, r9
 800192c:	f7fe fe6c 	bl	8000608 <__aeabi_dmul>
 8001930:	4602      	mov	r2, r0
 8001932:	460b      	mov	r3, r1
 8001934:	4620      	mov	r0, r4
 8001936:	4629      	mov	r1, r5
 8001938:	f7fe fcb0 	bl	800029c <__adddf3>
 800193c:	4603      	mov	r3, r0
 800193e:	460c      	mov	r4, r1
 8001940:	4618      	mov	r0, r3
 8001942:	4621      	mov	r1, r4
 8001944:	a32e      	add	r3, pc, #184	; (adr r3, 8001a00 <MPU_CalculateFromRAWData+0x568>)
 8001946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800194a:	f7fe fe5d 	bl	8000608 <__aeabi_dmul>
 800194e:	4603      	mov	r3, r0
 8001950:	460c      	mov	r4, r1
 8001952:	4625      	mov	r5, r4
 8001954:	461c      	mov	r4, r3
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800195a:	4618      	mov	r0, r3
 800195c:	f7fe fdfc 	bl	8000558 <__aeabi_f2d>
 8001960:	a329      	add	r3, pc, #164	; (adr r3, 8001a08 <MPU_CalculateFromRAWData+0x570>)
 8001962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001966:	f7fe fe4f 	bl	8000608 <__aeabi_dmul>
 800196a:	4602      	mov	r2, r0
 800196c:	460b      	mov	r3, r1
 800196e:	4620      	mov	r0, r4
 8001970:	4629      	mov	r1, r5
 8001972:	f7fe fc93 	bl	800029c <__adddf3>
 8001976:	4603      	mov	r3, r0
 8001978:	460c      	mov	r4, r1
 800197a:	4618      	mov	r0, r3
 800197c:	4621      	mov	r1, r4
 800197e:	f7ff f91b 	bl	8000bb8 <__aeabi_d2f>
 8001982:	4602      	mov	r2, r0
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	d->Angle_Gyro_Yaw_Rad = Z + timedelta * (q*sin(X)/cos(Y) + r*cos(X)/cos(Y) ); //Only Gyro Angle will drift
 800198a:	6938      	ldr	r0, [r7, #16]
 800198c:	f7fe fde4 	bl	8000558 <__aeabi_f2d>
 8001990:	4604      	mov	r4, r0
 8001992:	460d      	mov	r5, r1
 8001994:	68b8      	ldr	r0, [r7, #8]
 8001996:	f7fe fddf 	bl	8000558 <__aeabi_f2d>
 800199a:	4680      	mov	r8, r0
 800199c:	4689      	mov	r9, r1
 800199e:	6a38      	ldr	r0, [r7, #32]
 80019a0:	f7fe fdda 	bl	8000558 <__aeabi_f2d>
 80019a4:	4682      	mov	sl, r0
 80019a6:	468b      	mov	fp, r1
 80019a8:	69b8      	ldr	r0, [r7, #24]
 80019aa:	f7fe fdd5 	bl	8000558 <__aeabi_f2d>
 80019ae:	4602      	mov	r2, r0
 80019b0:	460b      	mov	r3, r1
 80019b2:	ec43 2b10 	vmov	d0, r2, r3
 80019b6:	f009 fee3 	bl	800b780 <sin>
 80019ba:	ec53 2b10 	vmov	r2, r3, d0
 80019be:	4650      	mov	r0, sl
 80019c0:	4659      	mov	r1, fp
 80019c2:	f7fe fe21 	bl	8000608 <__aeabi_dmul>
 80019c6:	4602      	mov	r2, r0
 80019c8:	460b      	mov	r3, r1
 80019ca:	4692      	mov	sl, r2
 80019cc:	469b      	mov	fp, r3
 80019ce:	6978      	ldr	r0, [r7, #20]
 80019d0:	f7fe fdc2 	bl	8000558 <__aeabi_f2d>
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
 80019d8:	ec43 2b10 	vmov	d0, r2, r3
 80019dc:	f009 fe80 	bl	800b6e0 <cos>
 80019e0:	ec53 2b10 	vmov	r2, r3, d0
 80019e4:	4650      	mov	r0, sl
 80019e6:	4659      	mov	r1, fp
 80019e8:	f7fe ff38 	bl	800085c <__aeabi_ddiv>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	4692      	mov	sl, r2
 80019f2:	469b      	mov	fp, r3
 80019f4:	69f8      	ldr	r0, [r7, #28]
 80019f6:	f7fe fdaf 	bl	8000558 <__aeabi_f2d>
 80019fa:	e013      	b.n	8001a24 <MPU_CalculateFromRAWData+0x58c>
 80019fc:	f3af 8000 	nop.w
 8001a00:	d916872b 	.word	0xd916872b
 8001a04:	3feff7ce 	.word	0x3feff7ce
 8001a08:	d2f1a9fc 	.word	0xd2f1a9fc
 8001a0c:	3f50624d 	.word	0x3f50624d
 8001a10:	3c8efa35 	.word	0x3c8efa35
 8001a14:	41833333 	.word	0x41833333
 8001a18:	20000000 	.word	0x20000000
 8001a1c:	404ca5dc 	.word	0x404ca5dc
 8001a20:	42652ee1 	.word	0x42652ee1
 8001a24:	e9c7 0100 	strd	r0, r1, [r7]
 8001a28:	69b8      	ldr	r0, [r7, #24]
 8001a2a:	f7fe fd95 	bl	8000558 <__aeabi_f2d>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	ec43 2b10 	vmov	d0, r2, r3
 8001a36:	f009 fe53 	bl	800b6e0 <cos>
 8001a3a:	ec53 2b10 	vmov	r2, r3, d0
 8001a3e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a42:	f7fe fde1 	bl	8000608 <__aeabi_dmul>
 8001a46:	4602      	mov	r2, r0
 8001a48:	460b      	mov	r3, r1
 8001a4a:	e9c7 2300 	strd	r2, r3, [r7]
 8001a4e:	6978      	ldr	r0, [r7, #20]
 8001a50:	f7fe fd82 	bl	8000558 <__aeabi_f2d>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	ec43 2b10 	vmov	d0, r2, r3
 8001a5c:	f009 fe40 	bl	800b6e0 <cos>
 8001a60:	ec53 2b10 	vmov	r2, r3, d0
 8001a64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a68:	f7fe fef8 	bl	800085c <__aeabi_ddiv>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
 8001a70:	4650      	mov	r0, sl
 8001a72:	4659      	mov	r1, fp
 8001a74:	f7fe fc12 	bl	800029c <__adddf3>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	4640      	mov	r0, r8
 8001a7e:	4649      	mov	r1, r9
 8001a80:	f7fe fdc2 	bl	8000608 <__aeabi_dmul>
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	4620      	mov	r0, r4
 8001a8a:	4629      	mov	r1, r5
 8001a8c:	f7fe fc06 	bl	800029c <__adddf3>
 8001a90:	4603      	mov	r3, r0
 8001a92:	460c      	mov	r4, r1
 8001a94:	4618      	mov	r0, r3
 8001a96:	4621      	mov	r1, r4
 8001a98:	f7ff f88e 	bl	8000bb8 <__aeabi_d2f>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	669a      	str	r2, [r3, #104]	; 0x68

	//Convert to Degrees
	d->Roll   = d->Roll_Rad * RADIANSTODEGREES;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001aa8:	ed1f 7a23 	vldr	s14, [pc, #-140]	; 8001a20 <MPU_CalculateFromRAWData+0x588>
 8001aac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	edc3 7a1f 	vstr	s15, [r3, #124]	; 0x7c
	d->Pitch  = d->Pitch_Rad * RADIANSTODEGREES;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001abc:	ed1f 7a28 	vldr	s14, [pc, #-160]	; 8001a20 <MPU_CalculateFromRAWData+0x588>
 8001ac0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
	d->Angle_Gyro_Yaw   = d->Angle_Gyro_Yaw_Rad * RADIANSTODEGREES;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8001ad0:	ed1f 7a2d 	vldr	s14, [pc, #-180]	; 8001a20 <MPU_CalculateFromRAWData+0x588>
 8001ad4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
}
 8001ade:	bf00      	nop
 8001ae0:	3730      	adds	r7, #48	; 0x30
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001ae8 <SPI_I2S_SendData>:
#define I2S_MUL_MASK         ((uint32_t)(0x0000F000))
#define I2S_DIV_MASK         ((uint32_t)(0x000000F0))


void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	460b      	mov	r3, r1
 8001af2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8001af4:	887a      	ldrh	r2, [r7, #2]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	60da      	str	r2, [r3, #12]
}
 8001afa:	bf00      	nop
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <SPI_I2S_ReceiveData>:

uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b083      	sub	sp, #12
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  /* Return the data in the DR register */
  return SPIx->DR;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	68db      	ldr	r3, [r3, #12]
 8001b12:	b29b      	uxth	r3, r3
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	370c      	adds	r7, #12
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <SPI_I2S_GetFlagStatus>:


FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b085      	sub	sp, #20
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	460b      	mov	r3, r1
 8001b2a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	689a      	ldr	r2, [r3, #8]
 8001b34:	887b      	ldrh	r3, [r7, #2]
 8001b36:	4013      	ands	r3, r2
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d002      	beq.n	8001b42 <SPI_I2S_GetFlagStatus+0x22>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	73fb      	strb	r3, [r7, #15]
 8001b40:	e001      	b.n	8001b46 <SPI_I2S_GetFlagStatus+0x26>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8001b42:	2300      	movs	r3, #0
 8001b44:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8001b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3714      	adds	r7, #20
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001b5a:	463b      	mov	r3, r7
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8001b66:	4b21      	ldr	r3, [pc, #132]	; (8001bec <MX_ADC1_Init+0x98>)
 8001b68:	4a21      	ldr	r2, [pc, #132]	; (8001bf0 <MX_ADC1_Init+0x9c>)
 8001b6a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001b6c:	4b1f      	ldr	r3, [pc, #124]	; (8001bec <MX_ADC1_Init+0x98>)
 8001b6e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001b72:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b74:	4b1d      	ldr	r3, [pc, #116]	; (8001bec <MX_ADC1_Init+0x98>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001b7a:	4b1c      	ldr	r3, [pc, #112]	; (8001bec <MX_ADC1_Init+0x98>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001b80:	4b1a      	ldr	r3, [pc, #104]	; (8001bec <MX_ADC1_Init+0x98>)
 8001b82:	2201      	movs	r2, #1
 8001b84:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b86:	4b19      	ldr	r3, [pc, #100]	; (8001bec <MX_ADC1_Init+0x98>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b8e:	4b17      	ldr	r3, [pc, #92]	; (8001bec <MX_ADC1_Init+0x98>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b94:	4b15      	ldr	r3, [pc, #84]	; (8001bec <MX_ADC1_Init+0x98>)
 8001b96:	4a17      	ldr	r2, [pc, #92]	; (8001bf4 <MX_ADC1_Init+0xa0>)
 8001b98:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b9a:	4b14      	ldr	r3, [pc, #80]	; (8001bec <MX_ADC1_Init+0x98>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001ba0:	4b12      	ldr	r3, [pc, #72]	; (8001bec <MX_ADC1_Init+0x98>)
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001ba6:	4b11      	ldr	r3, [pc, #68]	; (8001bec <MX_ADC1_Init+0x98>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001bae:	4b0f      	ldr	r3, [pc, #60]	; (8001bec <MX_ADC1_Init+0x98>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001bb4:	480d      	ldr	r0, [pc, #52]	; (8001bec <MX_ADC1_Init+0x98>)
 8001bb6:	f003 fc99 	bl	80054ec <HAL_ADC_Init>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001bc0:	f001 f9ac 	bl	8002f1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bd0:	463b      	mov	r3, r7
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4805      	ldr	r0, [pc, #20]	; (8001bec <MX_ADC1_Init+0x98>)
 8001bd6:	f003 fe05 	bl	80057e4 <HAL_ADC_ConfigChannel>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001be0:	f001 f99c 	bl	8002f1c <Error_Handler>
  }

}
 8001be4:	bf00      	nop
 8001be6:	3710      	adds	r7, #16
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	2000025c 	.word	0x2000025c
 8001bf0:	40012000 	.word	0x40012000
 8001bf4:	0f000001 	.word	0x0f000001

08001bf8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b08a      	sub	sp, #40	; 0x28
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c00:	f107 0314 	add.w	r3, r7, #20
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	605a      	str	r2, [r3, #4]
 8001c0a:	609a      	str	r2, [r3, #8]
 8001c0c:	60da      	str	r2, [r3, #12]
 8001c0e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a17      	ldr	r2, [pc, #92]	; (8001c74 <HAL_ADC_MspInit+0x7c>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d127      	bne.n	8001c6a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	613b      	str	r3, [r7, #16]
 8001c1e:	4b16      	ldr	r3, [pc, #88]	; (8001c78 <HAL_ADC_MspInit+0x80>)
 8001c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c22:	4a15      	ldr	r2, [pc, #84]	; (8001c78 <HAL_ADC_MspInit+0x80>)
 8001c24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c28:	6453      	str	r3, [r2, #68]	; 0x44
 8001c2a:	4b13      	ldr	r3, [pc, #76]	; (8001c78 <HAL_ADC_MspInit+0x80>)
 8001c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c32:	613b      	str	r3, [r7, #16]
 8001c34:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c36:	2300      	movs	r3, #0
 8001c38:	60fb      	str	r3, [r7, #12]
 8001c3a:	4b0f      	ldr	r3, [pc, #60]	; (8001c78 <HAL_ADC_MspInit+0x80>)
 8001c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3e:	4a0e      	ldr	r2, [pc, #56]	; (8001c78 <HAL_ADC_MspInit+0x80>)
 8001c40:	f043 0301 	orr.w	r3, r3, #1
 8001c44:	6313      	str	r3, [r2, #48]	; 0x30
 8001c46:	4b0c      	ldr	r3, [pc, #48]	; (8001c78 <HAL_ADC_MspInit+0x80>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	60fb      	str	r3, [r7, #12]
 8001c50:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c52:	2301      	movs	r3, #1
 8001c54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c56:	2303      	movs	r3, #3
 8001c58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c5e:	f107 0314 	add.w	r3, r7, #20
 8001c62:	4619      	mov	r1, r3
 8001c64:	4805      	ldr	r0, [pc, #20]	; (8001c7c <HAL_ADC_MspInit+0x84>)
 8001c66:	f004 fbd3 	bl	8006410 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001c6a:	bf00      	nop
 8001c6c:	3728      	adds	r7, #40	; 0x28
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40012000 	.word	0x40012000
 8001c78:	40023800 	.word	0x40023800
 8001c7c:	40020000 	.word	0x40020000

08001c80 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b08a      	sub	sp, #40	; 0x28
 8001c84:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c86:	f107 0314 	add.w	r3, r7, #20
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	605a      	str	r2, [r3, #4]
 8001c90:	609a      	str	r2, [r3, #8]
 8001c92:	60da      	str	r2, [r3, #12]
 8001c94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	613b      	str	r3, [r7, #16]
 8001c9a:	4b43      	ldr	r3, [pc, #268]	; (8001da8 <MX_GPIO_Init+0x128>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	4a42      	ldr	r2, [pc, #264]	; (8001da8 <MX_GPIO_Init+0x128>)
 8001ca0:	f043 0304 	orr.w	r3, r3, #4
 8001ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca6:	4b40      	ldr	r3, [pc, #256]	; (8001da8 <MX_GPIO_Init+0x128>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001caa:	f003 0304 	and.w	r3, r3, #4
 8001cae:	613b      	str	r3, [r7, #16]
 8001cb0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	60fb      	str	r3, [r7, #12]
 8001cb6:	4b3c      	ldr	r3, [pc, #240]	; (8001da8 <MX_GPIO_Init+0x128>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cba:	4a3b      	ldr	r2, [pc, #236]	; (8001da8 <MX_GPIO_Init+0x128>)
 8001cbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc2:	4b39      	ldr	r3, [pc, #228]	; (8001da8 <MX_GPIO_Init+0x128>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cca:	60fb      	str	r3, [r7, #12]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	60bb      	str	r3, [r7, #8]
 8001cd2:	4b35      	ldr	r3, [pc, #212]	; (8001da8 <MX_GPIO_Init+0x128>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd6:	4a34      	ldr	r2, [pc, #208]	; (8001da8 <MX_GPIO_Init+0x128>)
 8001cd8:	f043 0301 	orr.w	r3, r3, #1
 8001cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cde:	4b32      	ldr	r3, [pc, #200]	; (8001da8 <MX_GPIO_Init+0x128>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	f003 0301 	and.w	r3, r3, #1
 8001ce6:	60bb      	str	r3, [r7, #8]
 8001ce8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	607b      	str	r3, [r7, #4]
 8001cee:	4b2e      	ldr	r3, [pc, #184]	; (8001da8 <MX_GPIO_Init+0x128>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf2:	4a2d      	ldr	r2, [pc, #180]	; (8001da8 <MX_GPIO_Init+0x128>)
 8001cf4:	f043 0302 	orr.w	r3, r3, #2
 8001cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cfa:	4b2b      	ldr	r3, [pc, #172]	; (8001da8 <MX_GPIO_Init+0x128>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	607b      	str	r3, [r7, #4]
 8001d04:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001d06:	2200      	movs	r2, #0
 8001d08:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d0c:	4827      	ldr	r0, [pc, #156]	; (8001dac <MX_GPIO_Init+0x12c>)
 8001d0e:	f004 fd01 	bl	8006714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GYRO_CSN_Pin|NRF24_CSN_Pin, GPIO_PIN_RESET);
 8001d12:	2200      	movs	r2, #0
 8001d14:	f248 0110 	movw	r1, #32784	; 0x8010
 8001d18:	4825      	ldr	r0, [pc, #148]	; (8001db0 <MX_GPIO_Init+0x130>)
 8001d1a:	f004 fcfb 	bl	8006714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET);
 8001d1e:	2200      	movs	r2, #0
 8001d20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d24:	4823      	ldr	r0, [pc, #140]	; (8001db4 <MX_GPIO_Init+0x134>)
 8001d26:	f004 fcf5 	bl	8006714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001d2a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d30:	2301      	movs	r3, #1
 8001d32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d34:	2300      	movs	r3, #0
 8001d36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001d3c:	f107 0314 	add.w	r3, r7, #20
 8001d40:	4619      	mov	r1, r3
 8001d42:	481a      	ldr	r0, [pc, #104]	; (8001dac <MX_GPIO_Init+0x12c>)
 8001d44:	f004 fb64 	bl	8006410 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = GYRO_CSN_Pin|NRF24_CSN_Pin;
 8001d48:	f248 0310 	movw	r3, #32784	; 0x8010
 8001d4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d52:	2300      	movs	r3, #0
 8001d54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d56:	2300      	movs	r3, #0
 8001d58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d5a:	f107 0314 	add.w	r3, r7, #20
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4813      	ldr	r0, [pc, #76]	; (8001db0 <MX_GPIO_Init+0x130>)
 8001d62:	f004 fb55 	bl	8006410 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24_CE_Pin;
 8001d66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d70:	2300      	movs	r3, #0
 8001d72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d74:	2300      	movs	r3, #0
 8001d76:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRF24_CE_GPIO_Port, &GPIO_InitStruct);
 8001d78:	f107 0314 	add.w	r3, r7, #20
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	480d      	ldr	r0, [pc, #52]	; (8001db4 <MX_GPIO_Init+0x134>)
 8001d80:	f004 fb46 	bl	8006410 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 8001d84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001d92:	f107 0314 	add.w	r3, r7, #20
 8001d96:	4619      	mov	r1, r3
 8001d98:	4805      	ldr	r0, [pc, #20]	; (8001db0 <MX_GPIO_Init+0x130>)
 8001d9a:	f004 fb39 	bl	8006410 <HAL_GPIO_Init>

}
 8001d9e:	bf00      	nop
 8001da0:	3728      	adds	r7, #40	; 0x28
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	40023800 	.word	0x40023800
 8001dac:	40020800 	.word	0x40020800
 8001db0:	40020000 	.word	0x40020000
 8001db4:	40020400 	.word	0x40020400

08001db8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001dbc:	4b12      	ldr	r3, [pc, #72]	; (8001e08 <MX_I2C1_Init+0x50>)
 8001dbe:	4a13      	ldr	r2, [pc, #76]	; (8001e0c <MX_I2C1_Init+0x54>)
 8001dc0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001dc2:	4b11      	ldr	r3, [pc, #68]	; (8001e08 <MX_I2C1_Init+0x50>)
 8001dc4:	4a12      	ldr	r2, [pc, #72]	; (8001e10 <MX_I2C1_Init+0x58>)
 8001dc6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001dc8:	4b0f      	ldr	r3, [pc, #60]	; (8001e08 <MX_I2C1_Init+0x50>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001dce:	4b0e      	ldr	r3, [pc, #56]	; (8001e08 <MX_I2C1_Init+0x50>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001dd4:	4b0c      	ldr	r3, [pc, #48]	; (8001e08 <MX_I2C1_Init+0x50>)
 8001dd6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001dda:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ddc:	4b0a      	ldr	r3, [pc, #40]	; (8001e08 <MX_I2C1_Init+0x50>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001de2:	4b09      	ldr	r3, [pc, #36]	; (8001e08 <MX_I2C1_Init+0x50>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001de8:	4b07      	ldr	r3, [pc, #28]	; (8001e08 <MX_I2C1_Init+0x50>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dee:	4b06      	ldr	r3, [pc, #24]	; (8001e08 <MX_I2C1_Init+0x50>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001df4:	4804      	ldr	r0, [pc, #16]	; (8001e08 <MX_I2C1_Init+0x50>)
 8001df6:	f004 fcc1 	bl	800677c <HAL_I2C_Init>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e00:	f001 f88c 	bl	8002f1c <Error_Handler>
  }

}
 8001e04:	bf00      	nop
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	200002a4 	.word	0x200002a4
 8001e0c:	40005400 	.word	0x40005400
 8001e10:	000186a0 	.word	0x000186a0

08001e14 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b08a      	sub	sp, #40	; 0x28
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e1c:	f107 0314 	add.w	r3, r7, #20
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	609a      	str	r2, [r3, #8]
 8001e28:	60da      	str	r2, [r3, #12]
 8001e2a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a19      	ldr	r2, [pc, #100]	; (8001e98 <HAL_I2C_MspInit+0x84>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d12c      	bne.n	8001e90 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e36:	2300      	movs	r3, #0
 8001e38:	613b      	str	r3, [r7, #16]
 8001e3a:	4b18      	ldr	r3, [pc, #96]	; (8001e9c <HAL_I2C_MspInit+0x88>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3e:	4a17      	ldr	r2, [pc, #92]	; (8001e9c <HAL_I2C_MspInit+0x88>)
 8001e40:	f043 0302 	orr.w	r3, r3, #2
 8001e44:	6313      	str	r3, [r2, #48]	; 0x30
 8001e46:	4b15      	ldr	r3, [pc, #84]	; (8001e9c <HAL_I2C_MspInit+0x88>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4a:	f003 0302 	and.w	r3, r3, #2
 8001e4e:	613b      	str	r3, [r7, #16]
 8001e50:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e52:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e58:	2312      	movs	r3, #18
 8001e5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e60:	2303      	movs	r3, #3
 8001e62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e64:	2304      	movs	r3, #4
 8001e66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e68:	f107 0314 	add.w	r3, r7, #20
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	480c      	ldr	r0, [pc, #48]	; (8001ea0 <HAL_I2C_MspInit+0x8c>)
 8001e70:	f004 face 	bl	8006410 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	4b08      	ldr	r3, [pc, #32]	; (8001e9c <HAL_I2C_MspInit+0x88>)
 8001e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7c:	4a07      	ldr	r2, [pc, #28]	; (8001e9c <HAL_I2C_MspInit+0x88>)
 8001e7e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e82:	6413      	str	r3, [r2, #64]	; 0x40
 8001e84:	4b05      	ldr	r3, [pc, #20]	; (8001e9c <HAL_I2C_MspInit+0x88>)
 8001e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001e90:	bf00      	nop
 8001e92:	3728      	adds	r7, #40	; 0x28
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40005400 	.word	0x40005400
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	40020400 	.word	0x40020400

08001ea4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ea4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ea8:	b085      	sub	sp, #20
 8001eaa:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001eac:	f003 fa8a 	bl	80053c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001eb0:	f000 fd0a 	bl	80028c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001eb4:	f7ff fee4 	bl	8001c80 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001eb8:	f003 f926 	bl	8005108 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001ebc:	f7ff fe4a 	bl	8001b54 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001ec0:	f7ff ff7a 	bl	8001db8 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001ec4:	f001 fbec 	bl	80036a0 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001ec8:	f001 fc20 	bl	800370c <MX_SPI2_Init>
  MX_SPI3_Init();
 8001ecc:	f001 fc54 	bl	8003778 <MX_SPI3_Init>
  MX_TIM1_Init();
 8001ed0:	f003 f854 	bl	8004f7c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001ed4:	f003 f9da 	bl	800528c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start(&hadc1);
 8001ed8:	48b4      	ldr	r0, [pc, #720]	; (80021ac <main+0x308>)
 8001eda:	f003 fb4b 	bl	8005574 <HAL_ADC_Start>

  //DEFAULT FLASH CONSTANTS--------------------------------------------------------------------------
  FlashDataDefault.controlData=CONTROLWORD;
 8001ede:	4bb4      	ldr	r3, [pc, #720]	; (80021b0 <main+0x30c>)
 8001ee0:	2207      	movs	r2, #7
 8001ee2:	601a      	str	r2, [r3, #0]
  FlashDataDefault.pid_p_gain_pitch=3.0;
 8001ee4:	4bb2      	ldr	r3, [pc, #712]	; (80021b0 <main+0x30c>)
 8001ee6:	4ab3      	ldr	r2, [pc, #716]	; (80021b4 <main+0x310>)
 8001ee8:	605a      	str	r2, [r3, #4]
  FlashDataDefault.pid_i_gain_pitch=0.0;
 8001eea:	4bb1      	ldr	r3, [pc, #708]	; (80021b0 <main+0x30c>)
 8001eec:	f04f 0200 	mov.w	r2, #0
 8001ef0:	609a      	str	r2, [r3, #8]
  FlashDataDefault.pid_d_gain_pitch=400.0;
 8001ef2:	4baf      	ldr	r3, [pc, #700]	; (80021b0 <main+0x30c>)
 8001ef4:	4ab0      	ldr	r2, [pc, #704]	; (80021b8 <main+0x314>)
 8001ef6:	60da      	str	r2, [r3, #12]
  FlashDataDefault.pid_p_gain_roll=3.0;
 8001ef8:	4bad      	ldr	r3, [pc, #692]	; (80021b0 <main+0x30c>)
 8001efa:	4aae      	ldr	r2, [pc, #696]	; (80021b4 <main+0x310>)
 8001efc:	611a      	str	r2, [r3, #16]
  FlashDataDefault.pid_i_gain_roll=0.0;
 8001efe:	4bac      	ldr	r3, [pc, #688]	; (80021b0 <main+0x30c>)
 8001f00:	f04f 0200 	mov.w	r2, #0
 8001f04:	615a      	str	r2, [r3, #20]
  FlashDataDefault.pid_d_gain_roll=400.0;
 8001f06:	4baa      	ldr	r3, [pc, #680]	; (80021b0 <main+0x30c>)
 8001f08:	4aab      	ldr	r2, [pc, #684]	; (80021b8 <main+0x314>)
 8001f0a:	619a      	str	r2, [r3, #24]
  FlashDataDefault.pid_p_gain_yaw=3.0;
 8001f0c:	4ba8      	ldr	r3, [pc, #672]	; (80021b0 <main+0x30c>)
 8001f0e:	4aa9      	ldr	r2, [pc, #676]	; (80021b4 <main+0x310>)
 8001f10:	61da      	str	r2, [r3, #28]
  FlashDataDefault.pid_i_gain_yaw=0.0;
 8001f12:	4ba7      	ldr	r3, [pc, #668]	; (80021b0 <main+0x30c>)
 8001f14:	f04f 0200 	mov.w	r2, #0
 8001f18:	621a      	str	r2, [r3, #32]
  FlashDataDefault.pid_d_gain_yaw=0.0;
 8001f1a:	4ba5      	ldr	r3, [pc, #660]	; (80021b0 <main+0x30c>)
 8001f1c:	f04f 0200 	mov.w	r2, #0
 8001f20:	625a      	str	r2, [r3, #36]	; 0x24
  FlashDataDefault.pid_max_pitch = 400;
 8001f22:	4ba3      	ldr	r3, [pc, #652]	; (80021b0 <main+0x30c>)
 8001f24:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001f28:	629a      	str	r2, [r3, #40]	; 0x28
  FlashDataDefault.pid_i_max_pitch = 100;
 8001f2a:	4ba1      	ldr	r3, [pc, #644]	; (80021b0 <main+0x30c>)
 8001f2c:	2264      	movs	r2, #100	; 0x64
 8001f2e:	62da      	str	r2, [r3, #44]	; 0x2c
  FlashDataDefault.pid_max_roll = 400;
 8001f30:	4b9f      	ldr	r3, [pc, #636]	; (80021b0 <main+0x30c>)
 8001f32:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001f36:	631a      	str	r2, [r3, #48]	; 0x30
  FlashDataDefault.pid_i_max_roll = 100;
 8001f38:	4b9d      	ldr	r3, [pc, #628]	; (80021b0 <main+0x30c>)
 8001f3a:	2264      	movs	r2, #100	; 0x64
 8001f3c:	635a      	str	r2, [r3, #52]	; 0x34
  FlashDataDefault.pid_max_yaw = 0; //no yaw
 8001f3e:	4b9c      	ldr	r3, [pc, #624]	; (80021b0 <main+0x30c>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	639a      	str	r2, [r3, #56]	; 0x38
  FlashDataDefault.pid_i_max_yaw = 100;
 8001f44:	4b9a      	ldr	r3, [pc, #616]	; (80021b0 <main+0x30c>)
 8001f46:	2264      	movs	r2, #100	; 0x64
 8001f48:	63da      	str	r2, [r3, #60]	; 0x3c
  FlashDataDefault.maxpitchdegree=20; //degrees
 8001f4a:	4b99      	ldr	r3, [pc, #612]	; (80021b0 <main+0x30c>)
 8001f4c:	4a9b      	ldr	r2, [pc, #620]	; (80021bc <main+0x318>)
 8001f4e:	641a      	str	r2, [r3, #64]	; 0x40
  FlashDataDefault.maxrolldegree=20;  //degrees
 8001f50:	4b97      	ldr	r3, [pc, #604]	; (80021b0 <main+0x30c>)
 8001f52:	4a9a      	ldr	r2, [pc, #616]	; (80021bc <main+0x318>)
 8001f54:	645a      	str	r2, [r3, #68]	; 0x44
  FlashDataDefault.maxyawdegree=30;  //degrees per second rotation
 8001f56:	4b96      	ldr	r3, [pc, #600]	; (80021b0 <main+0x30c>)
 8001f58:	4a99      	ldr	r2, [pc, #612]	; (80021c0 <main+0x31c>)
 8001f5a:	649a      	str	r2, [r3, #72]	; 0x48
  FlashDataDefault.minthrottle=80;    //80counts of 1000 to spin rotors
 8001f5c:	4b94      	ldr	r3, [pc, #592]	; (80021b0 <main+0x30c>)
 8001f5e:	4a99      	ldr	r2, [pc, #612]	; (80021c4 <main+0x320>)
 8001f60:	64da      	str	r2, [r3, #76]	; 0x4c
  FlashDataDefault.maxthrottle=800;   //800counts of 1000 (80%)
 8001f62:	4b93      	ldr	r3, [pc, #588]	; (80021b0 <main+0x30c>)
 8001f64:	4a98      	ldr	r2, [pc, #608]	; (80021c8 <main+0x324>)
 8001f66:	651a      	str	r2, [r3, #80]	; 0x50


  if( CheckFlashData(FLASHCONSTADDR) == CONTROLWORD ) //Check if any Data is present
 8001f68:	4898      	ldr	r0, [pc, #608]	; (80021cc <main+0x328>)
 8001f6a:	f000 feb1 	bl	8002cd0 <CheckFlashData>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b07      	cmp	r3, #7
 8001f72:	d107      	bne.n	8001f84 <main+0xe0>
  {
	  //Read Data and Save parameters into ACTIVE structure
	  ReadFlashData(FLASHCONSTADDR, &FlashDataActive);
 8001f74:	4996      	ldr	r1, [pc, #600]	; (80021d0 <main+0x32c>)
 8001f76:	4895      	ldr	r0, [pc, #596]	; (80021cc <main+0x328>)
 8001f78:	f000 feb6 	bl	8002ce8 <ReadFlashData>
	  ReadFlashData(FLASHCONSTADDR, &FlashDataFlash);
 8001f7c:	4995      	ldr	r1, [pc, #596]	; (80021d4 <main+0x330>)
 8001f7e:	4893      	ldr	r0, [pc, #588]	; (80021cc <main+0x328>)
 8001f80:	f000 feb2 	bl	8002ce8 <ReadFlashData>
	  //ReadFlashData(FLASHCONSTADDR, &FlashDataActive);
	  //ReadFlashData(FLASHCONSTADDR, &FlashDataFlash);
  }//------------------------------------------------------------------------------------------------------

  //Gyro Init
  MPU9250_Init();
 8001f84:	f7ff f908 	bl	8001198 <MPU9250_Init>

  HAL_Delay(400);//wait for stable power
 8001f88:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001f8c:	f003 fa8c 	bl	80054a8 <HAL_Delay>


  //NRF24 INIT-----------------------------------
  SPI2->CR1|=SPI_CR1_SPE; //enable SPI
 8001f90:	4b91      	ldr	r3, [pc, #580]	; (80021d8 <main+0x334>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a90      	ldr	r2, [pc, #576]	; (80021d8 <main+0x334>)
 8001f96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f9a:	6013      	str	r3, [r2, #0]

  nRF24_CE_L(); // RX/TX disabled
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fa2:	488e      	ldr	r0, [pc, #568]	; (80021dc <main+0x338>)
 8001fa4:	f004 fbb6 	bl	8006714 <HAL_GPIO_WritePin>

  wifiOK=nRF24_Check();
 8001fa8:	f001 f946 	bl	8003238 <nRF24_Check>
 8001fac:	4603      	mov	r3, r0
 8001fae:	461a      	mov	r2, r3
 8001fb0:	4b8b      	ldr	r3, [pc, #556]	; (80021e0 <main+0x33c>)
 8001fb2:	601a      	str	r2, [r3, #0]

  nRF24_Init(); //Default init
 8001fb4:	f001 f8ee 	bl	8003194 <nRF24_Init>

  // Disable ShockBurst for all RX pipes
  nRF24_DisableAA(0xFF);
 8001fb8:	20ff      	movs	r0, #255	; 0xff
 8001fba:	f001 facf 	bl	800355c <nRF24_DisableAA>

  // Set RF channel
  nRF24_SetRFChannel(15); //2400Mhz + 15Mhz
 8001fbe:	200f      	movs	r0, #15
 8001fc0:	f001 f9c9 	bl	8003356 <nRF24_SetRFChannel>

  // Set data rate
  nRF24_SetDataRate(nRF24_DR_250kbps);
 8001fc4:	2020      	movs	r0, #32
 8001fc6:	f001 fa5a 	bl	800347e <nRF24_SetDataRate>

  // Set CRC scheme
  nRF24_SetCRCScheme(nRF24_CRC_1byte);
 8001fca:	2008      	movs	r0, #8
 8001fcc:	f001 f9a2 	bl	8003314 <nRF24_SetCRCScheme>

  // Set address width, its common for all pipes (RX and TX)
  nRF24_SetAddrWidth(3);
 8001fd0:	2003      	movs	r0, #3
 8001fd2:	f001 f9ce 	bl	8003372 <nRF24_SetAddrWidth>

  nRF24_SetAddr(nRF24_PIPE1, nRF24_ADDR); //PROGRAM PIPE1!! for RX
 8001fd6:	4983      	ldr	r1, [pc, #524]	; (80021e4 <main+0x340>)
 8001fd8:	2001      	movs	r0, #1
 8001fda:	f001 f9db 	bl	8003394 <nRF24_SetAddr>

  nRF24_SetRXPipe(nRF24_PIPE1, nRF24_AA_OFF, 8); // Auto-ACK: disabled
 8001fde:	2208      	movs	r2, #8
 8001fe0:	2100      	movs	r1, #0
 8001fe2:	2001      	movs	r0, #1
 8001fe4:	f001 fa66 	bl	80034b4 <nRF24_SetRXPipe>


  nRF24_SetAddr(nRF24_PIPETX, nRF24_ADDR);
 8001fe8:	497e      	ldr	r1, [pc, #504]	; (80021e4 <main+0x340>)
 8001fea:	2006      	movs	r0, #6
 8001fec:	f001 f9d2 	bl	8003394 <nRF24_SetAddr>

  // Set TX power
  nRF24_SetTXPower(nRF24_TXPWR_18dBm);
 8001ff0:	2000      	movs	r0, #0
 8001ff2:	f001 fa29 	bl	8003448 <nRF24_SetTXPower>

  // Set operational mode
  nRF24_SetOperationalMode(nRF24_MODE_RX);
 8001ff6:	2001      	movs	r0, #1
 8001ff8:	f001 f96b 	bl	80032d2 <nRF24_SetOperationalMode>

  // Clear any pending IRQ flags
  nRF24_ClearIRQFlags();
 8001ffc:	f001 faf8 	bl	80035f0 <nRF24_ClearIRQFlags>

  // Wake the transceiver
  nRF24_SetPowerMode(nRF24_PWR_UP);
 8002000:	2002      	movs	r0, #2
 8002002:	f001 f947 	bl	8003294 <nRF24_SetPowerMode>

  nRF24_CE_H();//Enable RX
 8002006:	2201      	movs	r2, #1
 8002008:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800200c:	4873      	ldr	r0, [pc, #460]	; (80021dc <main+0x338>)
 800200e:	f004 fb81 	bl	8006714 <HAL_GPIO_WritePin>


  HAL_Delay(5000);//wait to connect battery
 8002012:	f241 3088 	movw	r0, #5000	; 0x1388
 8002016:	f003 fa47 	bl	80054a8 <HAL_Delay>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800201a:	2100      	movs	r1, #0
 800201c:	4872      	ldr	r0, [pc, #456]	; (80021e8 <main+0x344>)
 800201e:	f005 fef9 	bl	8007e14 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002022:	2104      	movs	r1, #4
 8002024:	4870      	ldr	r0, [pc, #448]	; (80021e8 <main+0x344>)
 8002026:	f005 fef5 	bl	8007e14 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800202a:	2108      	movs	r1, #8
 800202c:	486e      	ldr	r0, [pc, #440]	; (80021e8 <main+0x344>)
 800202e:	f005 fef1 	bl	8007e14 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002032:	210c      	movs	r1, #12
 8002034:	486c      	ldr	r0, [pc, #432]	; (80021e8 <main+0x344>)
 8002036:	f005 feed 	bl	8007e14 <HAL_TIM_PWM_Start>

  //Get Gyro offset--------------------------------------
  GyroCalibStatus=1;
 800203a:	4b6c      	ldr	r3, [pc, #432]	; (80021ec <main+0x348>)
 800203c:	2201      	movs	r2, #1
 800203e:	601a      	str	r2, [r3, #0]
  //GetGyroOffset(&hi2c2, &mpu6050DataStr, GYROCALIBVALUES, 1);
  GyroCalibStatus=0;
 8002040:	4b6a      	ldr	r3, [pc, #424]	; (80021ec <main+0x348>)
 8002042:	2200      	movs	r2, #0
 8002044:	601a      	str	r2, [r3, #0]

  MotorStatus=MOTOROFF;
 8002046:	4b6a      	ldr	r3, [pc, #424]	; (80021f0 <main+0x34c>)
 8002048:	2201      	movs	r2, #1
 800204a:	601a      	str	r2, [r3, #0]

  HAL_TIM_Base_Start_IT(&htim2);//Start at the END of Main Initialization
 800204c:	4869      	ldr	r0, [pc, #420]	; (80021f4 <main+0x350>)
 800204e:	f005 fe88 	bl	8007d62 <HAL_TIM_Base_Start_IT>
    /* USER CODE BEGIN 3 */

	  //own function is used for UART TX, very basic function for direct Register write one char at the time
	  //HAL_UART_Transmit ( &huart1, UartTXbuff0, strlen( UartTXbuff0 ), 1 ); //removed ->missing bytes on occasion

	  HAL_Delay(100);
 8002052:	2064      	movs	r0, #100	; 0x64
 8002054:	f003 fa28 	bl	80054a8 <HAL_Delay>

	  sprintf(UartTXbuff0,T_HIDE_CUR);
 8002058:	4b67      	ldr	r3, [pc, #412]	; (80021f8 <main+0x354>)
 800205a:	4a68      	ldr	r2, [pc, #416]	; (80021fc <main+0x358>)
 800205c:	6810      	ldr	r0, [r2, #0]
 800205e:	6018      	str	r0, [r3, #0]
 8002060:	8891      	ldrh	r1, [r2, #4]
 8002062:	7992      	ldrb	r2, [r2, #6]
 8002064:	8099      	strh	r1, [r3, #4]
 8002066:	719a      	strb	r2, [r3, #6]
	  WriteString(UartTXbuff0);
 8002068:	4863      	ldr	r0, [pc, #396]	; (80021f8 <main+0x354>)
 800206a:	f000 ff23 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0,T_GO_TO,1,1); //Go to start Screen
 800206e:	2301      	movs	r3, #1
 8002070:	2201      	movs	r2, #1
 8002072:	4963      	ldr	r1, [pc, #396]	; (8002200 <main+0x35c>)
 8002074:	4860      	ldr	r0, [pc, #384]	; (80021f8 <main+0x354>)
 8002076:	f007 fdbb 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 800207a:	485f      	ldr	r0, [pc, #380]	; (80021f8 <main+0x354>)
 800207c:	f000 ff1a 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0,T_CLR_SCREEN);
 8002080:	4b5d      	ldr	r3, [pc, #372]	; (80021f8 <main+0x354>)
 8002082:	4a60      	ldr	r2, [pc, #384]	; (8002204 <main+0x360>)
 8002084:	6810      	ldr	r0, [r2, #0]
 8002086:	6018      	str	r0, [r3, #0]
 8002088:	7912      	ldrb	r2, [r2, #4]
 800208a:	711a      	strb	r2, [r3, #4]
	  WriteString(UartTXbuff0);
 800208c:	485a      	ldr	r0, [pc, #360]	; (80021f8 <main+0x354>)
 800208e:	f000 ff11 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Motor Status %u \n\r",MotorStatus);
 8002092:	4b57      	ldr	r3, [pc, #348]	; (80021f0 <main+0x34c>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	461a      	mov	r2, r3
 8002098:	495b      	ldr	r1, [pc, #364]	; (8002208 <main+0x364>)
 800209a:	4857      	ldr	r0, [pc, #348]	; (80021f8 <main+0x354>)
 800209c:	f007 fda8 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 80020a0:	4855      	ldr	r0, [pc, #340]	; (80021f8 <main+0x354>)
 80020a2:	f000 ff07 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "ThrottleIN %.2f \n\r",ThrottleINscaled);
 80020a6:	4b59      	ldr	r3, [pc, #356]	; (800220c <main+0x368>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7fe fa54 	bl	8000558 <__aeabi_f2d>
 80020b0:	4603      	mov	r3, r0
 80020b2:	460c      	mov	r4, r1
 80020b4:	461a      	mov	r2, r3
 80020b6:	4623      	mov	r3, r4
 80020b8:	4955      	ldr	r1, [pc, #340]	; (8002210 <main+0x36c>)
 80020ba:	484f      	ldr	r0, [pc, #316]	; (80021f8 <main+0x354>)
 80020bc:	f007 fd98 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 80020c0:	484d      	ldr	r0, [pc, #308]	; (80021f8 <main+0x354>)
 80020c2:	f000 fef7 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "PitchIN %.2f \n\r",PitchINscaled);
 80020c6:	4b53      	ldr	r3, [pc, #332]	; (8002214 <main+0x370>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7fe fa44 	bl	8000558 <__aeabi_f2d>
 80020d0:	4603      	mov	r3, r0
 80020d2:	460c      	mov	r4, r1
 80020d4:	461a      	mov	r2, r3
 80020d6:	4623      	mov	r3, r4
 80020d8:	494f      	ldr	r1, [pc, #316]	; (8002218 <main+0x374>)
 80020da:	4847      	ldr	r0, [pc, #284]	; (80021f8 <main+0x354>)
 80020dc:	f007 fd88 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 80020e0:	4845      	ldr	r0, [pc, #276]	; (80021f8 <main+0x354>)
 80020e2:	f000 fee7 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "RollIN %.2f \n\r",RollINscaled);
 80020e6:	4b4d      	ldr	r3, [pc, #308]	; (800221c <main+0x378>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7fe fa34 	bl	8000558 <__aeabi_f2d>
 80020f0:	4603      	mov	r3, r0
 80020f2:	460c      	mov	r4, r1
 80020f4:	461a      	mov	r2, r3
 80020f6:	4623      	mov	r3, r4
 80020f8:	4949      	ldr	r1, [pc, #292]	; (8002220 <main+0x37c>)
 80020fa:	483f      	ldr	r0, [pc, #252]	; (80021f8 <main+0x354>)
 80020fc:	f007 fd78 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 8002100:	483d      	ldr	r0, [pc, #244]	; (80021f8 <main+0x354>)
 8002102:	f000 fed7 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "YawIN %.2f \n\r",YawINscaled);
 8002106:	4b47      	ldr	r3, [pc, #284]	; (8002224 <main+0x380>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4618      	mov	r0, r3
 800210c:	f7fe fa24 	bl	8000558 <__aeabi_f2d>
 8002110:	4603      	mov	r3, r0
 8002112:	460c      	mov	r4, r1
 8002114:	461a      	mov	r2, r3
 8002116:	4623      	mov	r3, r4
 8002118:	4943      	ldr	r1, [pc, #268]	; (8002228 <main+0x384>)
 800211a:	4837      	ldr	r0, [pc, #220]	; (80021f8 <main+0x354>)
 800211c:	f007 fd68 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 8002120:	4835      	ldr	r0, [pc, #212]	; (80021f8 <main+0x354>)
 8002122:	f000 fec7 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "\n\r" );
 8002126:	4b34      	ldr	r3, [pc, #208]	; (80021f8 <main+0x354>)
 8002128:	4a40      	ldr	r2, [pc, #256]	; (800222c <main+0x388>)
 800212a:	8811      	ldrh	r1, [r2, #0]
 800212c:	7892      	ldrb	r2, [r2, #2]
 800212e:	8019      	strh	r1, [r3, #0]
 8002130:	709a      	strb	r2, [r3, #2]
	  WriteString(UartTXbuff0);
 8002132:	4831      	ldr	r0, [pc, #196]	; (80021f8 <main+0x354>)
 8002134:	f000 febe 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Pitch=%.2f deg\n\r",mpuDataStr.Pitch);
 8002138:	4b3d      	ldr	r3, [pc, #244]	; (8002230 <main+0x38c>)
 800213a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800213c:	4618      	mov	r0, r3
 800213e:	f7fe fa0b 	bl	8000558 <__aeabi_f2d>
 8002142:	4603      	mov	r3, r0
 8002144:	460c      	mov	r4, r1
 8002146:	461a      	mov	r2, r3
 8002148:	4623      	mov	r3, r4
 800214a:	493a      	ldr	r1, [pc, #232]	; (8002234 <main+0x390>)
 800214c:	482a      	ldr	r0, [pc, #168]	; (80021f8 <main+0x354>)
 800214e:	f007 fd4f 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 8002152:	4829      	ldr	r0, [pc, #164]	; (80021f8 <main+0x354>)
 8002154:	f000 feae 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Roll=%.2f deg\n\r",mpuDataStr.Roll);
 8002158:	4b35      	ldr	r3, [pc, #212]	; (8002230 <main+0x38c>)
 800215a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800215c:	4618      	mov	r0, r3
 800215e:	f7fe f9fb 	bl	8000558 <__aeabi_f2d>
 8002162:	4603      	mov	r3, r0
 8002164:	460c      	mov	r4, r1
 8002166:	461a      	mov	r2, r3
 8002168:	4623      	mov	r3, r4
 800216a:	4933      	ldr	r1, [pc, #204]	; (8002238 <main+0x394>)
 800216c:	4822      	ldr	r0, [pc, #136]	; (80021f8 <main+0x354>)
 800216e:	f007 fd3f 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 8002172:	4821      	ldr	r0, [pc, #132]	; (80021f8 <main+0x354>)
 8002174:	f000 fe9e 	bl	8002eb4 <WriteString>
	  //WriteString(UartTXbuff0);

	  //sprintf(UartTXbuff0, "Gyro Roll=%.2f deg\n\r",mpuDataStr.Angle_Gyro_Roll);
	  //WriteString(UartTXbuff0);

	  sprintf(UartTXbuff0, "Yaw-Gyro=%.2f deg\n\r",mpuDataStr.Angle_Gyro_Yaw);
 8002178:	4b2d      	ldr	r3, [pc, #180]	; (8002230 <main+0x38c>)
 800217a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800217c:	4618      	mov	r0, r3
 800217e:	f7fe f9eb 	bl	8000558 <__aeabi_f2d>
 8002182:	4603      	mov	r3, r0
 8002184:	460c      	mov	r4, r1
 8002186:	461a      	mov	r2, r3
 8002188:	4623      	mov	r3, r4
 800218a:	492c      	ldr	r1, [pc, #176]	; (800223c <main+0x398>)
 800218c:	481a      	ldr	r0, [pc, #104]	; (80021f8 <main+0x354>)
 800218e:	f007 fd2f 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 8002192:	4819      	ldr	r0, [pc, #100]	; (80021f8 <main+0x354>)
 8002194:	f000 fe8e 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "\n\r" );
 8002198:	4b17      	ldr	r3, [pc, #92]	; (80021f8 <main+0x354>)
 800219a:	4a24      	ldr	r2, [pc, #144]	; (800222c <main+0x388>)
 800219c:	8811      	ldrh	r1, [r2, #0]
 800219e:	7892      	ldrb	r2, [r2, #2]
 80021a0:	8019      	strh	r1, [r3, #0]
 80021a2:	709a      	strb	r2, [r3, #2]
	  WriteString(UartTXbuff0);
 80021a4:	4814      	ldr	r0, [pc, #80]	; (80021f8 <main+0x354>)
 80021a6:	f000 fe85 	bl	8002eb4 <WriteString>
 80021aa:	e049      	b.n	8002240 <main+0x39c>
 80021ac:	2000025c 	.word	0x2000025c
 80021b0:	200003b4 	.word	0x200003b4
 80021b4:	40400000 	.word	0x40400000
 80021b8:	43c80000 	.word	0x43c80000
 80021bc:	41a00000 	.word	0x41a00000
 80021c0:	41f00000 	.word	0x41f00000
 80021c4:	42a00000 	.word	0x42a00000
 80021c8:	44480000 	.word	0x44480000
 80021cc:	0800fc00 	.word	0x0800fc00
 80021d0:	200004b8 	.word	0x200004b8
 80021d4:	20000510 	.word	0x20000510
 80021d8:	40003800 	.word	0x40003800
 80021dc:	40020400 	.word	0x40020400
 80021e0:	20000410 	.word	0x20000410
 80021e4:	0800d0e4 	.word	0x0800d0e4
 80021e8:	20000840 	.word	0x20000840
 80021ec:	20000220 	.word	0x20000220
 80021f0:	2000021c 	.word	0x2000021c
 80021f4:	20000880 	.word	0x20000880
 80021f8:	20000418 	.word	0x20000418
 80021fc:	0800cdc8 	.word	0x0800cdc8
 8002200:	0800cdd0 	.word	0x0800cdd0
 8002204:	0800cddc 	.word	0x0800cddc
 8002208:	0800cde4 	.word	0x0800cde4
 800220c:	20000688 	.word	0x20000688
 8002210:	0800cdf8 	.word	0x0800cdf8
 8002214:	200007a0 	.word	0x200007a0
 8002218:	0800ce0c 	.word	0x0800ce0c
 800221c:	2000079c 	.word	0x2000079c
 8002220:	0800ce1c 	.word	0x0800ce1c
 8002224:	200006a0 	.word	0x200006a0
 8002228:	0800ce2c 	.word	0x0800ce2c
 800222c:	0800ce3c 	.word	0x0800ce3c
 8002230:	20000324 	.word	0x20000324
 8002234:	0800ce40 	.word	0x0800ce40
 8002238:	0800ce54 	.word	0x0800ce54
 800223c:	0800ce64 	.word	0x0800ce64

	  sprintf(UartTXbuff0, "Accel Pitch=%.2f deg\n\r",mpuDataStr.Angle_Accel_Pitch);
 8002240:	4bab      	ldr	r3, [pc, #684]	; (80024f0 <main+0x64c>)
 8002242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002244:	4618      	mov	r0, r3
 8002246:	f7fe f987 	bl	8000558 <__aeabi_f2d>
 800224a:	4603      	mov	r3, r0
 800224c:	460c      	mov	r4, r1
 800224e:	461a      	mov	r2, r3
 8002250:	4623      	mov	r3, r4
 8002252:	49a8      	ldr	r1, [pc, #672]	; (80024f4 <main+0x650>)
 8002254:	48a8      	ldr	r0, [pc, #672]	; (80024f8 <main+0x654>)
 8002256:	f007 fccb 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 800225a:	48a7      	ldr	r0, [pc, #668]	; (80024f8 <main+0x654>)
 800225c:	f000 fe2a 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Accel Roll=%.2f deg\n\r",mpuDataStr.Angle_Accel_Roll);
 8002260:	4ba3      	ldr	r3, [pc, #652]	; (80024f0 <main+0x64c>)
 8002262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002264:	4618      	mov	r0, r3
 8002266:	f7fe f977 	bl	8000558 <__aeabi_f2d>
 800226a:	4603      	mov	r3, r0
 800226c:	460c      	mov	r4, r1
 800226e:	461a      	mov	r2, r3
 8002270:	4623      	mov	r3, r4
 8002272:	49a2      	ldr	r1, [pc, #648]	; (80024fc <main+0x658>)
 8002274:	48a0      	ldr	r0, [pc, #640]	; (80024f8 <main+0x654>)
 8002276:	f007 fcbb 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 800227a:	489f      	ldr	r0, [pc, #636]	; (80024f8 <main+0x654>)
 800227c:	f000 fe1a 	bl	8002eb4 <WriteString>
	  //WriteString(UartTXbuff0);

	  //sprintf(UartTXbuff0, "Gyro Z speed=%.2f deg/s\n\r",mpuDataStr.AngleSpeed_Gyro_Z);
	  //WriteString(UartTXbuff0);

	  sprintf(UartTXbuff0, "\n\r" );
 8002280:	4b9d      	ldr	r3, [pc, #628]	; (80024f8 <main+0x654>)
 8002282:	4a9f      	ldr	r2, [pc, #636]	; (8002500 <main+0x65c>)
 8002284:	8811      	ldrh	r1, [r2, #0]
 8002286:	7892      	ldrb	r2, [r2, #2]
 8002288:	8019      	strh	r1, [r3, #0]
 800228a:	709a      	strb	r2, [r3, #2]
	  WriteString(UartTXbuff0);
 800228c:	489a      	ldr	r0, [pc, #616]	; (80024f8 <main+0x654>)
 800228e:	f000 fe11 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Acc Raw %d %d %d \n\r",mpuDataStr.Accelerometer_X_RAW,mpuDataStr.Accelerometer_Y_RAW,mpuDataStr.Accelerometer_Z_RAW);
 8002292:	4b97      	ldr	r3, [pc, #604]	; (80024f0 <main+0x64c>)
 8002294:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002298:	461a      	mov	r2, r3
 800229a:	4b95      	ldr	r3, [pc, #596]	; (80024f0 <main+0x64c>)
 800229c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80022a0:	4619      	mov	r1, r3
 80022a2:	4b93      	ldr	r3, [pc, #588]	; (80024f0 <main+0x64c>)
 80022a4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80022a8:	9300      	str	r3, [sp, #0]
 80022aa:	460b      	mov	r3, r1
 80022ac:	4995      	ldr	r1, [pc, #596]	; (8002504 <main+0x660>)
 80022ae:	4892      	ldr	r0, [pc, #584]	; (80024f8 <main+0x654>)
 80022b0:	f007 fc9e 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 80022b4:	4890      	ldr	r0, [pc, #576]	; (80024f8 <main+0x654>)
 80022b6:	f000 fdfd 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Gyro Raw %d %d %d \n\r",mpuDataStr.Gyroscope_X_RAW,mpuDataStr.Gyroscope_Y_RAW,mpuDataStr.Gyroscope_Z_RAW);
 80022ba:	4b8d      	ldr	r3, [pc, #564]	; (80024f0 <main+0x64c>)
 80022bc:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80022c0:	461a      	mov	r2, r3
 80022c2:	4b8b      	ldr	r3, [pc, #556]	; (80024f0 <main+0x64c>)
 80022c4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80022c8:	4619      	mov	r1, r3
 80022ca:	4b89      	ldr	r3, [pc, #548]	; (80024f0 <main+0x64c>)
 80022cc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	460b      	mov	r3, r1
 80022d4:	498c      	ldr	r1, [pc, #560]	; (8002508 <main+0x664>)
 80022d6:	4888      	ldr	r0, [pc, #544]	; (80024f8 <main+0x654>)
 80022d8:	f007 fc8a 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 80022dc:	4886      	ldr	r0, [pc, #536]	; (80024f8 <main+0x654>)
 80022de:	f000 fde9 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Gyro Offset %.1f %.1f %.1f \n\r",mpuDataStr.Offset_Gyro_X,mpuDataStr.Offset_Gyro_Y,mpuDataStr.Offset_Gyro_Z);
 80022e2:	4b83      	ldr	r3, [pc, #524]	; (80024f0 <main+0x64c>)
 80022e4:	695b      	ldr	r3, [r3, #20]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7fe f936 	bl	8000558 <__aeabi_f2d>
 80022ec:	4680      	mov	r8, r0
 80022ee:	4689      	mov	r9, r1
 80022f0:	4b7f      	ldr	r3, [pc, #508]	; (80024f0 <main+0x64c>)
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7fe f92f 	bl	8000558 <__aeabi_f2d>
 80022fa:	4604      	mov	r4, r0
 80022fc:	460d      	mov	r5, r1
 80022fe:	4b7c      	ldr	r3, [pc, #496]	; (80024f0 <main+0x64c>)
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	4618      	mov	r0, r3
 8002304:	f7fe f928 	bl	8000558 <__aeabi_f2d>
 8002308:	4602      	mov	r2, r0
 800230a:	460b      	mov	r3, r1
 800230c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002310:	e9cd 4500 	strd	r4, r5, [sp]
 8002314:	4642      	mov	r2, r8
 8002316:	464b      	mov	r3, r9
 8002318:	497c      	ldr	r1, [pc, #496]	; (800250c <main+0x668>)
 800231a:	4877      	ldr	r0, [pc, #476]	; (80024f8 <main+0x654>)
 800231c:	f007 fc68 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 8002320:	4875      	ldr	r0, [pc, #468]	; (80024f8 <main+0x654>)
 8002322:	f000 fdc7 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Gyro Cal %.1f %.1f %.1f \n\r",mpuDataStr.Gyroscope_X_Cal,mpuDataStr.Gyroscope_Y_Cal,mpuDataStr.Gyroscope_Z_Cal);
 8002326:	4b72      	ldr	r3, [pc, #456]	; (80024f0 <main+0x64c>)
 8002328:	6a1b      	ldr	r3, [r3, #32]
 800232a:	4618      	mov	r0, r3
 800232c:	f7fe f914 	bl	8000558 <__aeabi_f2d>
 8002330:	4680      	mov	r8, r0
 8002332:	4689      	mov	r9, r1
 8002334:	4b6e      	ldr	r3, [pc, #440]	; (80024f0 <main+0x64c>)
 8002336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002338:	4618      	mov	r0, r3
 800233a:	f7fe f90d 	bl	8000558 <__aeabi_f2d>
 800233e:	4604      	mov	r4, r0
 8002340:	460d      	mov	r5, r1
 8002342:	4b6b      	ldr	r3, [pc, #428]	; (80024f0 <main+0x64c>)
 8002344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002346:	4618      	mov	r0, r3
 8002348:	f7fe f906 	bl	8000558 <__aeabi_f2d>
 800234c:	4602      	mov	r2, r0
 800234e:	460b      	mov	r3, r1
 8002350:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002354:	e9cd 4500 	strd	r4, r5, [sp]
 8002358:	4642      	mov	r2, r8
 800235a:	464b      	mov	r3, r9
 800235c:	496c      	ldr	r1, [pc, #432]	; (8002510 <main+0x66c>)
 800235e:	4866      	ldr	r0, [pc, #408]	; (80024f8 <main+0x654>)
 8002360:	f007 fc46 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 8002364:	4864      	ldr	r0, [pc, #400]	; (80024f8 <main+0x654>)
 8002366:	f000 fda5 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "\n\r" );
 800236a:	4b63      	ldr	r3, [pc, #396]	; (80024f8 <main+0x654>)
 800236c:	4a64      	ldr	r2, [pc, #400]	; (8002500 <main+0x65c>)
 800236e:	8811      	ldrh	r1, [r2, #0]
 8002370:	7892      	ldrb	r2, [r2, #2]
 8002372:	8019      	strh	r1, [r3, #0]
 8002374:	709a      	strb	r2, [r3, #2]
	  WriteString(UartTXbuff0);
 8002376:	4860      	ldr	r0, [pc, #384]	; (80024f8 <main+0x654>)
 8002378:	f000 fd9c 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "PWM 1:%u  2:%u  3:%u  4:%u   \n\r",PWM_Mot1,PWM_Mot2,PWM_Mot3,PWM_Mot4);
 800237c:	4b65      	ldr	r3, [pc, #404]	; (8002514 <main+0x670>)
 800237e:	6819      	ldr	r1, [r3, #0]
 8002380:	4b65      	ldr	r3, [pc, #404]	; (8002518 <main+0x674>)
 8002382:	6818      	ldr	r0, [r3, #0]
 8002384:	4b65      	ldr	r3, [pc, #404]	; (800251c <main+0x678>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a65      	ldr	r2, [pc, #404]	; (8002520 <main+0x67c>)
 800238a:	6812      	ldr	r2, [r2, #0]
 800238c:	9201      	str	r2, [sp, #4]
 800238e:	9300      	str	r3, [sp, #0]
 8002390:	4603      	mov	r3, r0
 8002392:	460a      	mov	r2, r1
 8002394:	4963      	ldr	r1, [pc, #396]	; (8002524 <main+0x680>)
 8002396:	4858      	ldr	r0, [pc, #352]	; (80024f8 <main+0x654>)
 8002398:	f007 fc2a 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 800239c:	4856      	ldr	r0, [pc, #344]	; (80024f8 <main+0x654>)
 800239e:	f000 fd89 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Toggle %d %d %d %d %d %d  ",togg1,togg2,togg3,togg4,togg5,togg6);
 80023a2:	4b61      	ldr	r3, [pc, #388]	; (8002528 <main+0x684>)
 80023a4:	681c      	ldr	r4, [r3, #0]
 80023a6:	4b61      	ldr	r3, [pc, #388]	; (800252c <main+0x688>)
 80023a8:	681d      	ldr	r5, [r3, #0]
 80023aa:	4b61      	ldr	r3, [pc, #388]	; (8002530 <main+0x68c>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a61      	ldr	r2, [pc, #388]	; (8002534 <main+0x690>)
 80023b0:	6812      	ldr	r2, [r2, #0]
 80023b2:	4961      	ldr	r1, [pc, #388]	; (8002538 <main+0x694>)
 80023b4:	6809      	ldr	r1, [r1, #0]
 80023b6:	4861      	ldr	r0, [pc, #388]	; (800253c <main+0x698>)
 80023b8:	6800      	ldr	r0, [r0, #0]
 80023ba:	9003      	str	r0, [sp, #12]
 80023bc:	9102      	str	r1, [sp, #8]
 80023be:	9201      	str	r2, [sp, #4]
 80023c0:	9300      	str	r3, [sp, #0]
 80023c2:	462b      	mov	r3, r5
 80023c4:	4622      	mov	r2, r4
 80023c6:	495e      	ldr	r1, [pc, #376]	; (8002540 <main+0x69c>)
 80023c8:	484b      	ldr	r0, [pc, #300]	; (80024f8 <main+0x654>)
 80023ca:	f007 fc11 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 80023ce:	484a      	ldr	r0, [pc, #296]	; (80024f8 <main+0x654>)
 80023d0:	f000 fd70 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Potenc %d %d  ",potenc1,potenc2);
 80023d4:	4b5b      	ldr	r3, [pc, #364]	; (8002544 <main+0x6a0>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	4b5b      	ldr	r3, [pc, #364]	; (8002548 <main+0x6a4>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	495b      	ldr	r1, [pc, #364]	; (800254c <main+0x6a8>)
 80023de:	4846      	ldr	r0, [pc, #280]	; (80024f8 <main+0x654>)
 80023e0:	f007 fc06 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 80023e4:	4844      	ldr	r0, [pc, #272]	; (80024f8 <main+0x654>)
 80023e6:	f000 fd65 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "YL %d %d  YD %d %d \n\r",Ljoyupdown, Ljoyleftright, Djoyupdown, Djoyleftright);
 80023ea:	4b59      	ldr	r3, [pc, #356]	; (8002550 <main+0x6ac>)
 80023ec:	6819      	ldr	r1, [r3, #0]
 80023ee:	4b59      	ldr	r3, [pc, #356]	; (8002554 <main+0x6b0>)
 80023f0:	6818      	ldr	r0, [r3, #0]
 80023f2:	4b59      	ldr	r3, [pc, #356]	; (8002558 <main+0x6b4>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a59      	ldr	r2, [pc, #356]	; (800255c <main+0x6b8>)
 80023f8:	6812      	ldr	r2, [r2, #0]
 80023fa:	9201      	str	r2, [sp, #4]
 80023fc:	9300      	str	r3, [sp, #0]
 80023fe:	4603      	mov	r3, r0
 8002400:	460a      	mov	r2, r1
 8002402:	4957      	ldr	r1, [pc, #348]	; (8002560 <main+0x6bc>)
 8002404:	483c      	ldr	r0, [pc, #240]	; (80024f8 <main+0x654>)
 8002406:	f007 fbf3 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 800240a:	483b      	ldr	r0, [pc, #236]	; (80024f8 <main+0x654>)
 800240c:	f000 fd52 	bl	8002eb4 <WriteString>

	  //ACTIVE PID CONSTANTS
	  sprintf(UartTXbuff0, "\n\rPID Constants Active  \n\r" );
 8002410:	4a39      	ldr	r2, [pc, #228]	; (80024f8 <main+0x654>)
 8002412:	4b54      	ldr	r3, [pc, #336]	; (8002564 <main+0x6c0>)
 8002414:	4615      	mov	r5, r2
 8002416:	461c      	mov	r4, r3
 8002418:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800241a:	6028      	str	r0, [r5, #0]
 800241c:	6069      	str	r1, [r5, #4]
 800241e:	60aa      	str	r2, [r5, #8]
 8002420:	60eb      	str	r3, [r5, #12]
 8002422:	cc03      	ldmia	r4!, {r0, r1}
 8002424:	6128      	str	r0, [r5, #16]
 8002426:	6169      	str	r1, [r5, #20]
 8002428:	8823      	ldrh	r3, [r4, #0]
 800242a:	78a2      	ldrb	r2, [r4, #2]
 800242c:	832b      	strh	r3, [r5, #24]
 800242e:	4613      	mov	r3, r2
 8002430:	76ab      	strb	r3, [r5, #26]
	  WriteString(UartTXbuff0);
 8002432:	4831      	ldr	r0, [pc, #196]	; (80024f8 <main+0x654>)
 8002434:	f000 fd3e 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Pitch P=%.2f I=%.5f D=%.2f \n\r",FlashDataActive.pid_p_gain_pitch, FlashDataActive.pid_i_gain_pitch, FlashDataActive.pid_d_gain_pitch);
 8002438:	4b4b      	ldr	r3, [pc, #300]	; (8002568 <main+0x6c4>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	4618      	mov	r0, r3
 800243e:	f7fe f88b 	bl	8000558 <__aeabi_f2d>
 8002442:	4680      	mov	r8, r0
 8002444:	4689      	mov	r9, r1
 8002446:	4b48      	ldr	r3, [pc, #288]	; (8002568 <main+0x6c4>)
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	4618      	mov	r0, r3
 800244c:	f7fe f884 	bl	8000558 <__aeabi_f2d>
 8002450:	4604      	mov	r4, r0
 8002452:	460d      	mov	r5, r1
 8002454:	4b44      	ldr	r3, [pc, #272]	; (8002568 <main+0x6c4>)
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	4618      	mov	r0, r3
 800245a:	f7fe f87d 	bl	8000558 <__aeabi_f2d>
 800245e:	4602      	mov	r2, r0
 8002460:	460b      	mov	r3, r1
 8002462:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002466:	e9cd 4500 	strd	r4, r5, [sp]
 800246a:	4642      	mov	r2, r8
 800246c:	464b      	mov	r3, r9
 800246e:	493f      	ldr	r1, [pc, #252]	; (800256c <main+0x6c8>)
 8002470:	4821      	ldr	r0, [pc, #132]	; (80024f8 <main+0x654>)
 8002472:	f007 fbbd 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 8002476:	4820      	ldr	r0, [pc, #128]	; (80024f8 <main+0x654>)
 8002478:	f000 fd1c 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Roll P=%.2f I=%.5f D=%.2f \n\r",FlashDataActive.pid_p_gain_roll, FlashDataActive.pid_i_gain_roll, FlashDataActive.pid_d_gain_roll);
 800247c:	4b3a      	ldr	r3, [pc, #232]	; (8002568 <main+0x6c4>)
 800247e:	691b      	ldr	r3, [r3, #16]
 8002480:	4618      	mov	r0, r3
 8002482:	f7fe f869 	bl	8000558 <__aeabi_f2d>
 8002486:	4680      	mov	r8, r0
 8002488:	4689      	mov	r9, r1
 800248a:	4b37      	ldr	r3, [pc, #220]	; (8002568 <main+0x6c4>)
 800248c:	695b      	ldr	r3, [r3, #20]
 800248e:	4618      	mov	r0, r3
 8002490:	f7fe f862 	bl	8000558 <__aeabi_f2d>
 8002494:	4604      	mov	r4, r0
 8002496:	460d      	mov	r5, r1
 8002498:	4b33      	ldr	r3, [pc, #204]	; (8002568 <main+0x6c4>)
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	4618      	mov	r0, r3
 800249e:	f7fe f85b 	bl	8000558 <__aeabi_f2d>
 80024a2:	4602      	mov	r2, r0
 80024a4:	460b      	mov	r3, r1
 80024a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80024aa:	e9cd 4500 	strd	r4, r5, [sp]
 80024ae:	4642      	mov	r2, r8
 80024b0:	464b      	mov	r3, r9
 80024b2:	492f      	ldr	r1, [pc, #188]	; (8002570 <main+0x6cc>)
 80024b4:	4810      	ldr	r0, [pc, #64]	; (80024f8 <main+0x654>)
 80024b6:	f007 fb9b 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 80024ba:	480f      	ldr	r0, [pc, #60]	; (80024f8 <main+0x654>)
 80024bc:	f000 fcfa 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Yaw P=%.2f I=%.5f D=%.2f \n\r",FlashDataActive.pid_p_gain_yaw, FlashDataActive.pid_i_gain_yaw, FlashDataActive.pid_d_gain_yaw);
 80024c0:	4b29      	ldr	r3, [pc, #164]	; (8002568 <main+0x6c4>)
 80024c2:	69db      	ldr	r3, [r3, #28]
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7fe f847 	bl	8000558 <__aeabi_f2d>
 80024ca:	4680      	mov	r8, r0
 80024cc:	4689      	mov	r9, r1
 80024ce:	4b26      	ldr	r3, [pc, #152]	; (8002568 <main+0x6c4>)
 80024d0:	6a1b      	ldr	r3, [r3, #32]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7fe f840 	bl	8000558 <__aeabi_f2d>
 80024d8:	4604      	mov	r4, r0
 80024da:	460d      	mov	r5, r1
 80024dc:	4b22      	ldr	r3, [pc, #136]	; (8002568 <main+0x6c4>)
 80024de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7fe f839 	bl	8000558 <__aeabi_f2d>
 80024e6:	4602      	mov	r2, r0
 80024e8:	460b      	mov	r3, r1
 80024ea:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80024ee:	e041      	b.n	8002574 <main+0x6d0>
 80024f0:	20000324 	.word	0x20000324
 80024f4:	0800ce78 	.word	0x0800ce78
 80024f8:	20000418 	.word	0x20000418
 80024fc:	0800ce90 	.word	0x0800ce90
 8002500:	0800ce3c 	.word	0x0800ce3c
 8002504:	0800cea8 	.word	0x0800cea8
 8002508:	0800cebc 	.word	0x0800cebc
 800250c:	0800ced4 	.word	0x0800ced4
 8002510:	0800cef4 	.word	0x0800cef4
 8002514:	200007b0 	.word	0x200007b0
 8002518:	2000068c 	.word	0x2000068c
 800251c:	20000680 	.word	0x20000680
 8002520:	2000077c 	.word	0x2000077c
 8002524:	0800cf10 	.word	0x0800cf10
 8002528:	200004a8 	.word	0x200004a8
 800252c:	2000056c 	.word	0x2000056c
 8002530:	200002fc 	.word	0x200002fc
 8002534:	200004b4 	.word	0x200004b4
 8002538:	2000047c 	.word	0x2000047c
 800253c:	20000300 	.word	0x20000300
 8002540:	0800cf30 	.word	0x0800cf30
 8002544:	2000050c 	.word	0x2000050c
 8002548:	20000568 	.word	0x20000568
 800254c:	0800cf4c 	.word	0x0800cf4c
 8002550:	200004ac 	.word	0x200004ac
 8002554:	200004a0 	.word	0x200004a0
 8002558:	20000564 	.word	0x20000564
 800255c:	200002f8 	.word	0x200002f8
 8002560:	0800cf5c 	.word	0x0800cf5c
 8002564:	0800cf74 	.word	0x0800cf74
 8002568:	200004b8 	.word	0x200004b8
 800256c:	0800cf90 	.word	0x0800cf90
 8002570:	0800cfb0 	.word	0x0800cfb0
 8002574:	e9cd 4500 	strd	r4, r5, [sp]
 8002578:	4642      	mov	r2, r8
 800257a:	464b      	mov	r3, r9
 800257c:	49ad      	ldr	r1, [pc, #692]	; (8002834 <main+0x990>)
 800257e:	48ae      	ldr	r0, [pc, #696]	; (8002838 <main+0x994>)
 8002580:	f007 fb36 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 8002584:	48ac      	ldr	r0, [pc, #688]	; (8002838 <main+0x994>)
 8002586:	f000 fc95 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Pitch Max %d Max I %d \n\r",FlashDataActive.pid_max_pitch, FlashDataActive.pid_i_max_pitch);
 800258a:	4bac      	ldr	r3, [pc, #688]	; (800283c <main+0x998>)
 800258c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800258e:	4bab      	ldr	r3, [pc, #684]	; (800283c <main+0x998>)
 8002590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002592:	49ab      	ldr	r1, [pc, #684]	; (8002840 <main+0x99c>)
 8002594:	48a8      	ldr	r0, [pc, #672]	; (8002838 <main+0x994>)
 8002596:	f007 fb2b 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 800259a:	48a7      	ldr	r0, [pc, #668]	; (8002838 <main+0x994>)
 800259c:	f000 fc8a 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Roll Max %d Max I %d \n\r",FlashDataActive.pid_max_roll, FlashDataActive.pid_i_max_roll);
 80025a0:	4ba6      	ldr	r3, [pc, #664]	; (800283c <main+0x998>)
 80025a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025a4:	4ba5      	ldr	r3, [pc, #660]	; (800283c <main+0x998>)
 80025a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025a8:	49a6      	ldr	r1, [pc, #664]	; (8002844 <main+0x9a0>)
 80025aa:	48a3      	ldr	r0, [pc, #652]	; (8002838 <main+0x994>)
 80025ac:	f007 fb20 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 80025b0:	48a1      	ldr	r0, [pc, #644]	; (8002838 <main+0x994>)
 80025b2:	f000 fc7f 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Yaw Max %d Max I %d \n\r",FlashDataActive.pid_max_yaw, FlashDataActive.pid_i_max_yaw);
 80025b6:	4ba1      	ldr	r3, [pc, #644]	; (800283c <main+0x998>)
 80025b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80025ba:	4ba0      	ldr	r3, [pc, #640]	; (800283c <main+0x998>)
 80025bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025be:	49a2      	ldr	r1, [pc, #648]	; (8002848 <main+0x9a4>)
 80025c0:	489d      	ldr	r0, [pc, #628]	; (8002838 <main+0x994>)
 80025c2:	f007 fb15 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 80025c6:	489c      	ldr	r0, [pc, #624]	; (8002838 <main+0x994>)
 80025c8:	f000 fc74 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Pitch Max Degree %.2f \n\r",FlashDataActive.maxpitchdegree);
 80025cc:	4b9b      	ldr	r3, [pc, #620]	; (800283c <main+0x998>)
 80025ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7fd ffc1 	bl	8000558 <__aeabi_f2d>
 80025d6:	4603      	mov	r3, r0
 80025d8:	460c      	mov	r4, r1
 80025da:	461a      	mov	r2, r3
 80025dc:	4623      	mov	r3, r4
 80025de:	499b      	ldr	r1, [pc, #620]	; (800284c <main+0x9a8>)
 80025e0:	4895      	ldr	r0, [pc, #596]	; (8002838 <main+0x994>)
 80025e2:	f007 fb05 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 80025e6:	4894      	ldr	r0, [pc, #592]	; (8002838 <main+0x994>)
 80025e8:	f000 fc64 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Roll Max Degree %.2f \n\r",FlashDataActive.maxrolldegree);
 80025ec:	4b93      	ldr	r3, [pc, #588]	; (800283c <main+0x998>)
 80025ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7fd ffb1 	bl	8000558 <__aeabi_f2d>
 80025f6:	4603      	mov	r3, r0
 80025f8:	460c      	mov	r4, r1
 80025fa:	461a      	mov	r2, r3
 80025fc:	4623      	mov	r3, r4
 80025fe:	4994      	ldr	r1, [pc, #592]	; (8002850 <main+0x9ac>)
 8002600:	488d      	ldr	r0, [pc, #564]	; (8002838 <main+0x994>)
 8002602:	f007 faf5 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 8002606:	488c      	ldr	r0, [pc, #560]	; (8002838 <main+0x994>)
 8002608:	f000 fc54 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Yaw Max Degree %.2f \n\r",FlashDataActive.maxyawdegree);
 800260c:	4b8b      	ldr	r3, [pc, #556]	; (800283c <main+0x998>)
 800260e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002610:	4618      	mov	r0, r3
 8002612:	f7fd ffa1 	bl	8000558 <__aeabi_f2d>
 8002616:	4603      	mov	r3, r0
 8002618:	460c      	mov	r4, r1
 800261a:	461a      	mov	r2, r3
 800261c:	4623      	mov	r3, r4
 800261e:	498d      	ldr	r1, [pc, #564]	; (8002854 <main+0x9b0>)
 8002620:	4885      	ldr	r0, [pc, #532]	; (8002838 <main+0x994>)
 8002622:	f007 fae5 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 8002626:	4884      	ldr	r0, [pc, #528]	; (8002838 <main+0x994>)
 8002628:	f000 fc44 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Throttle Max %.2f Min I %.2f \n\r",FlashDataActive.maxthrottle, FlashDataActive.minthrottle);
 800262c:	4b83      	ldr	r3, [pc, #524]	; (800283c <main+0x998>)
 800262e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002630:	4618      	mov	r0, r3
 8002632:	f7fd ff91 	bl	8000558 <__aeabi_f2d>
 8002636:	4605      	mov	r5, r0
 8002638:	460e      	mov	r6, r1
 800263a:	4b80      	ldr	r3, [pc, #512]	; (800283c <main+0x998>)
 800263c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800263e:	4618      	mov	r0, r3
 8002640:	f7fd ff8a 	bl	8000558 <__aeabi_f2d>
 8002644:	4603      	mov	r3, r0
 8002646:	460c      	mov	r4, r1
 8002648:	e9cd 3400 	strd	r3, r4, [sp]
 800264c:	462a      	mov	r2, r5
 800264e:	4633      	mov	r3, r6
 8002650:	4981      	ldr	r1, [pc, #516]	; (8002858 <main+0x9b4>)
 8002652:	4879      	ldr	r0, [pc, #484]	; (8002838 <main+0x994>)
 8002654:	f007 facc 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 8002658:	4877      	ldr	r0, [pc, #476]	; (8002838 <main+0x994>)
 800265a:	f000 fc2b 	bl	8002eb4 <WriteString>


	  //FLASH PID CONSTANTS
	  sprintf(UartTXbuff0, "\n\rPID Constants Flash  \n\r" );
 800265e:	4a76      	ldr	r2, [pc, #472]	; (8002838 <main+0x994>)
 8002660:	4b7e      	ldr	r3, [pc, #504]	; (800285c <main+0x9b8>)
 8002662:	4615      	mov	r5, r2
 8002664:	461c      	mov	r4, r3
 8002666:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002668:	6028      	str	r0, [r5, #0]
 800266a:	6069      	str	r1, [r5, #4]
 800266c:	60aa      	str	r2, [r5, #8]
 800266e:	60eb      	str	r3, [r5, #12]
 8002670:	cc03      	ldmia	r4!, {r0, r1}
 8002672:	6128      	str	r0, [r5, #16]
 8002674:	6169      	str	r1, [r5, #20]
 8002676:	8823      	ldrh	r3, [r4, #0]
 8002678:	832b      	strh	r3, [r5, #24]
	  WriteString(UartTXbuff0);
 800267a:	486f      	ldr	r0, [pc, #444]	; (8002838 <main+0x994>)
 800267c:	f000 fc1a 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Pitch P=%.2f I=%.5f D=%.2f \n\r",FlashDataFlash.pid_p_gain_pitch, FlashDataFlash.pid_i_gain_pitch, FlashDataFlash.pid_d_gain_pitch);
 8002680:	4b77      	ldr	r3, [pc, #476]	; (8002860 <main+0x9bc>)
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	4618      	mov	r0, r3
 8002686:	f7fd ff67 	bl	8000558 <__aeabi_f2d>
 800268a:	4680      	mov	r8, r0
 800268c:	4689      	mov	r9, r1
 800268e:	4b74      	ldr	r3, [pc, #464]	; (8002860 <main+0x9bc>)
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	4618      	mov	r0, r3
 8002694:	f7fd ff60 	bl	8000558 <__aeabi_f2d>
 8002698:	4604      	mov	r4, r0
 800269a:	460d      	mov	r5, r1
 800269c:	4b70      	ldr	r3, [pc, #448]	; (8002860 <main+0x9bc>)
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7fd ff59 	bl	8000558 <__aeabi_f2d>
 80026a6:	4602      	mov	r2, r0
 80026a8:	460b      	mov	r3, r1
 80026aa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80026ae:	e9cd 4500 	strd	r4, r5, [sp]
 80026b2:	4642      	mov	r2, r8
 80026b4:	464b      	mov	r3, r9
 80026b6:	496b      	ldr	r1, [pc, #428]	; (8002864 <main+0x9c0>)
 80026b8:	485f      	ldr	r0, [pc, #380]	; (8002838 <main+0x994>)
 80026ba:	f007 fa99 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 80026be:	485e      	ldr	r0, [pc, #376]	; (8002838 <main+0x994>)
 80026c0:	f000 fbf8 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Roll P=%.2f I=%.5f D=%.2f \n\r",FlashDataFlash.pid_p_gain_roll, FlashDataFlash.pid_i_gain_roll, FlashDataFlash.pid_d_gain_roll);
 80026c4:	4b66      	ldr	r3, [pc, #408]	; (8002860 <main+0x9bc>)
 80026c6:	691b      	ldr	r3, [r3, #16]
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7fd ff45 	bl	8000558 <__aeabi_f2d>
 80026ce:	4680      	mov	r8, r0
 80026d0:	4689      	mov	r9, r1
 80026d2:	4b63      	ldr	r3, [pc, #396]	; (8002860 <main+0x9bc>)
 80026d4:	695b      	ldr	r3, [r3, #20]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fd ff3e 	bl	8000558 <__aeabi_f2d>
 80026dc:	4604      	mov	r4, r0
 80026de:	460d      	mov	r5, r1
 80026e0:	4b5f      	ldr	r3, [pc, #380]	; (8002860 <main+0x9bc>)
 80026e2:	699b      	ldr	r3, [r3, #24]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7fd ff37 	bl	8000558 <__aeabi_f2d>
 80026ea:	4602      	mov	r2, r0
 80026ec:	460b      	mov	r3, r1
 80026ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80026f2:	e9cd 4500 	strd	r4, r5, [sp]
 80026f6:	4642      	mov	r2, r8
 80026f8:	464b      	mov	r3, r9
 80026fa:	495b      	ldr	r1, [pc, #364]	; (8002868 <main+0x9c4>)
 80026fc:	484e      	ldr	r0, [pc, #312]	; (8002838 <main+0x994>)
 80026fe:	f007 fa77 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 8002702:	484d      	ldr	r0, [pc, #308]	; (8002838 <main+0x994>)
 8002704:	f000 fbd6 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Yaw P=%.2f I=%.5f D=%.2f \n\r",FlashDataFlash.pid_p_gain_yaw, FlashDataFlash.pid_i_gain_yaw, FlashDataFlash.pid_d_gain_yaw);
 8002708:	4b55      	ldr	r3, [pc, #340]	; (8002860 <main+0x9bc>)
 800270a:	69db      	ldr	r3, [r3, #28]
 800270c:	4618      	mov	r0, r3
 800270e:	f7fd ff23 	bl	8000558 <__aeabi_f2d>
 8002712:	4680      	mov	r8, r0
 8002714:	4689      	mov	r9, r1
 8002716:	4b52      	ldr	r3, [pc, #328]	; (8002860 <main+0x9bc>)
 8002718:	6a1b      	ldr	r3, [r3, #32]
 800271a:	4618      	mov	r0, r3
 800271c:	f7fd ff1c 	bl	8000558 <__aeabi_f2d>
 8002720:	4604      	mov	r4, r0
 8002722:	460d      	mov	r5, r1
 8002724:	4b4e      	ldr	r3, [pc, #312]	; (8002860 <main+0x9bc>)
 8002726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002728:	4618      	mov	r0, r3
 800272a:	f7fd ff15 	bl	8000558 <__aeabi_f2d>
 800272e:	4602      	mov	r2, r0
 8002730:	460b      	mov	r3, r1
 8002732:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002736:	e9cd 4500 	strd	r4, r5, [sp]
 800273a:	4642      	mov	r2, r8
 800273c:	464b      	mov	r3, r9
 800273e:	493d      	ldr	r1, [pc, #244]	; (8002834 <main+0x990>)
 8002740:	483d      	ldr	r0, [pc, #244]	; (8002838 <main+0x994>)
 8002742:	f007 fa55 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 8002746:	483c      	ldr	r0, [pc, #240]	; (8002838 <main+0x994>)
 8002748:	f000 fbb4 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Pitch Max %d Max I %d \n\r",FlashDataFlash.pid_max_pitch, FlashDataFlash.pid_i_max_pitch);
 800274c:	4b44      	ldr	r3, [pc, #272]	; (8002860 <main+0x9bc>)
 800274e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002750:	4b43      	ldr	r3, [pc, #268]	; (8002860 <main+0x9bc>)
 8002752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002754:	493a      	ldr	r1, [pc, #232]	; (8002840 <main+0x99c>)
 8002756:	4838      	ldr	r0, [pc, #224]	; (8002838 <main+0x994>)
 8002758:	f007 fa4a 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 800275c:	4836      	ldr	r0, [pc, #216]	; (8002838 <main+0x994>)
 800275e:	f000 fba9 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Roll Max %d Max I %d \n\r",FlashDataFlash.pid_max_roll, FlashDataFlash.pid_i_max_roll);
 8002762:	4b3f      	ldr	r3, [pc, #252]	; (8002860 <main+0x9bc>)
 8002764:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002766:	4b3e      	ldr	r3, [pc, #248]	; (8002860 <main+0x9bc>)
 8002768:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800276a:	4936      	ldr	r1, [pc, #216]	; (8002844 <main+0x9a0>)
 800276c:	4832      	ldr	r0, [pc, #200]	; (8002838 <main+0x994>)
 800276e:	f007 fa3f 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 8002772:	4831      	ldr	r0, [pc, #196]	; (8002838 <main+0x994>)
 8002774:	f000 fb9e 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Yaw Max %d Max I %d \n\r",FlashDataFlash.pid_max_yaw, FlashDataFlash.pid_i_max_yaw);
 8002778:	4b39      	ldr	r3, [pc, #228]	; (8002860 <main+0x9bc>)
 800277a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800277c:	4b38      	ldr	r3, [pc, #224]	; (8002860 <main+0x9bc>)
 800277e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002780:	4931      	ldr	r1, [pc, #196]	; (8002848 <main+0x9a4>)
 8002782:	482d      	ldr	r0, [pc, #180]	; (8002838 <main+0x994>)
 8002784:	f007 fa34 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 8002788:	482b      	ldr	r0, [pc, #172]	; (8002838 <main+0x994>)
 800278a:	f000 fb93 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Pitch Max Degree %.2f \n\r",FlashDataFlash.maxpitchdegree);
 800278e:	4b34      	ldr	r3, [pc, #208]	; (8002860 <main+0x9bc>)
 8002790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002792:	4618      	mov	r0, r3
 8002794:	f7fd fee0 	bl	8000558 <__aeabi_f2d>
 8002798:	4603      	mov	r3, r0
 800279a:	460c      	mov	r4, r1
 800279c:	461a      	mov	r2, r3
 800279e:	4623      	mov	r3, r4
 80027a0:	492a      	ldr	r1, [pc, #168]	; (800284c <main+0x9a8>)
 80027a2:	4825      	ldr	r0, [pc, #148]	; (8002838 <main+0x994>)
 80027a4:	f007 fa24 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 80027a8:	4823      	ldr	r0, [pc, #140]	; (8002838 <main+0x994>)
 80027aa:	f000 fb83 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Roll Max Degree %.2f \n\r",FlashDataFlash.maxrolldegree);
 80027ae:	4b2c      	ldr	r3, [pc, #176]	; (8002860 <main+0x9bc>)
 80027b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7fd fed0 	bl	8000558 <__aeabi_f2d>
 80027b8:	4603      	mov	r3, r0
 80027ba:	460c      	mov	r4, r1
 80027bc:	461a      	mov	r2, r3
 80027be:	4623      	mov	r3, r4
 80027c0:	4923      	ldr	r1, [pc, #140]	; (8002850 <main+0x9ac>)
 80027c2:	481d      	ldr	r0, [pc, #116]	; (8002838 <main+0x994>)
 80027c4:	f007 fa14 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 80027c8:	481b      	ldr	r0, [pc, #108]	; (8002838 <main+0x994>)
 80027ca:	f000 fb73 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Yaw Max Degree %.2f \n\r",FlashDataFlash.maxyawdegree);
 80027ce:	4b24      	ldr	r3, [pc, #144]	; (8002860 <main+0x9bc>)
 80027d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027d2:	4618      	mov	r0, r3
 80027d4:	f7fd fec0 	bl	8000558 <__aeabi_f2d>
 80027d8:	4603      	mov	r3, r0
 80027da:	460c      	mov	r4, r1
 80027dc:	461a      	mov	r2, r3
 80027de:	4623      	mov	r3, r4
 80027e0:	491c      	ldr	r1, [pc, #112]	; (8002854 <main+0x9b0>)
 80027e2:	4815      	ldr	r0, [pc, #84]	; (8002838 <main+0x994>)
 80027e4:	f007 fa04 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 80027e8:	4813      	ldr	r0, [pc, #76]	; (8002838 <main+0x994>)
 80027ea:	f000 fb63 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "Throttle Max %.2f Min I %.2f \n\r",FlashDataFlash.maxthrottle, FlashDataFlash.minthrottle);
 80027ee:	4b1c      	ldr	r3, [pc, #112]	; (8002860 <main+0x9bc>)
 80027f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7fd feb0 	bl	8000558 <__aeabi_f2d>
 80027f8:	4605      	mov	r5, r0
 80027fa:	460e      	mov	r6, r1
 80027fc:	4b18      	ldr	r3, [pc, #96]	; (8002860 <main+0x9bc>)
 80027fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002800:	4618      	mov	r0, r3
 8002802:	f7fd fea9 	bl	8000558 <__aeabi_f2d>
 8002806:	4603      	mov	r3, r0
 8002808:	460c      	mov	r4, r1
 800280a:	e9cd 3400 	strd	r3, r4, [sp]
 800280e:	462a      	mov	r2, r5
 8002810:	4633      	mov	r3, r6
 8002812:	4911      	ldr	r1, [pc, #68]	; (8002858 <main+0x9b4>)
 8002814:	4808      	ldr	r0, [pc, #32]	; (8002838 <main+0x994>)
 8002816:	f007 f9eb 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 800281a:	4807      	ldr	r0, [pc, #28]	; (8002838 <main+0x994>)
 800281c:	f000 fb4a 	bl	8002eb4 <WriteString>

	  sprintf(UartTXbuff0, "\n\r" );
 8002820:	4b05      	ldr	r3, [pc, #20]	; (8002838 <main+0x994>)
 8002822:	4a12      	ldr	r2, [pc, #72]	; (800286c <main+0x9c8>)
 8002824:	8811      	ldrh	r1, [r2, #0]
 8002826:	7892      	ldrb	r2, [r2, #2]
 8002828:	8019      	strh	r1, [r3, #0]
 800282a:	709a      	strb	r2, [r3, #2]
	  WriteString(UartTXbuff0);
 800282c:	4802      	ldr	r0, [pc, #8]	; (8002838 <main+0x994>)
 800282e:	f000 fb41 	bl	8002eb4 <WriteString>
 8002832:	e01d      	b.n	8002870 <main+0x9cc>
 8002834:	0800cfd0 	.word	0x0800cfd0
 8002838:	20000418 	.word	0x20000418
 800283c:	200004b8 	.word	0x200004b8
 8002840:	0800cfec 	.word	0x0800cfec
 8002844:	0800d008 	.word	0x0800d008
 8002848:	0800d020 	.word	0x0800d020
 800284c:	0800d038 	.word	0x0800d038
 8002850:	0800d054 	.word	0x0800d054
 8002854:	0800d06c 	.word	0x0800d06c
 8002858:	0800d084 	.word	0x0800d084
 800285c:	0800d0a4 	.word	0x0800d0a4
 8002860:	20000510 	.word	0x20000510
 8002864:	0800cf90 	.word	0x0800cf90
 8002868:	0800cfb0 	.word	0x0800cfb0
 800286c:	0800ce3c 	.word	0x0800ce3c

	  sprintf(UartTXbuff0, "watch %d %d %d %d %d %d\n\r",watch1,watch2,watch3,watch4,watch5,watch6);
 8002870:	4b0d      	ldr	r3, [pc, #52]	; (80028a8 <main+0xa04>)
 8002872:	681c      	ldr	r4, [r3, #0]
 8002874:	4b0d      	ldr	r3, [pc, #52]	; (80028ac <main+0xa08>)
 8002876:	681d      	ldr	r5, [r3, #0]
 8002878:	4b0d      	ldr	r3, [pc, #52]	; (80028b0 <main+0xa0c>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a0d      	ldr	r2, [pc, #52]	; (80028b4 <main+0xa10>)
 800287e:	6812      	ldr	r2, [r2, #0]
 8002880:	490d      	ldr	r1, [pc, #52]	; (80028b8 <main+0xa14>)
 8002882:	6809      	ldr	r1, [r1, #0]
 8002884:	480d      	ldr	r0, [pc, #52]	; (80028bc <main+0xa18>)
 8002886:	6800      	ldr	r0, [r0, #0]
 8002888:	9003      	str	r0, [sp, #12]
 800288a:	9102      	str	r1, [sp, #8]
 800288c:	9201      	str	r2, [sp, #4]
 800288e:	9300      	str	r3, [sp, #0]
 8002890:	462b      	mov	r3, r5
 8002892:	4622      	mov	r2, r4
 8002894:	490a      	ldr	r1, [pc, #40]	; (80028c0 <main+0xa1c>)
 8002896:	480b      	ldr	r0, [pc, #44]	; (80028c4 <main+0xa20>)
 8002898:	f007 f9aa 	bl	8009bf0 <siprintf>
	  WriteString(UartTXbuff0);
 800289c:	4809      	ldr	r0, [pc, #36]	; (80028c4 <main+0xa20>)
 800289e:	f000 fb09 	bl	8002eb4 <WriteString>
	  HAL_Delay(100);
 80028a2:	f7ff bbd6 	b.w	8002052 <main+0x1ae>
 80028a6:	bf00      	nop
 80028a8:	20000414 	.word	0x20000414
 80028ac:	20000408 	.word	0x20000408
 80028b0:	200004b0 	.word	0x200004b0
 80028b4:	2000040c 	.word	0x2000040c
 80028b8:	20000570 	.word	0x20000570
 80028bc:	200004a4 	.word	0x200004a4
 80028c0:	0800d0c0 	.word	0x0800d0c0
 80028c4:	20000418 	.word	0x20000418

080028c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b094      	sub	sp, #80	; 0x50
 80028cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028ce:	f107 0320 	add.w	r3, r7, #32
 80028d2:	2230      	movs	r2, #48	; 0x30
 80028d4:	2100      	movs	r1, #0
 80028d6:	4618      	mov	r0, r3
 80028d8:	f006 fd25 	bl	8009326 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80028dc:	f107 030c 	add.w	r3, r7, #12
 80028e0:	2200      	movs	r2, #0
 80028e2:	601a      	str	r2, [r3, #0]
 80028e4:	605a      	str	r2, [r3, #4]
 80028e6:	609a      	str	r2, [r3, #8]
 80028e8:	60da      	str	r2, [r3, #12]
 80028ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80028ec:	2300      	movs	r3, #0
 80028ee:	60bb      	str	r3, [r7, #8]
 80028f0:	4b28      	ldr	r3, [pc, #160]	; (8002994 <SystemClock_Config+0xcc>)
 80028f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f4:	4a27      	ldr	r2, [pc, #156]	; (8002994 <SystemClock_Config+0xcc>)
 80028f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028fa:	6413      	str	r3, [r2, #64]	; 0x40
 80028fc:	4b25      	ldr	r3, [pc, #148]	; (8002994 <SystemClock_Config+0xcc>)
 80028fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002900:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002904:	60bb      	str	r3, [r7, #8]
 8002906:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002908:	2300      	movs	r3, #0
 800290a:	607b      	str	r3, [r7, #4]
 800290c:	4b22      	ldr	r3, [pc, #136]	; (8002998 <SystemClock_Config+0xd0>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002914:	4a20      	ldr	r2, [pc, #128]	; (8002998 <SystemClock_Config+0xd0>)
 8002916:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800291a:	6013      	str	r3, [r2, #0]
 800291c:	4b1e      	ldr	r3, [pc, #120]	; (8002998 <SystemClock_Config+0xd0>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002924:	607b      	str	r3, [r7, #4]
 8002926:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002928:	2301      	movs	r3, #1
 800292a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800292c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002930:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002932:	2302      	movs	r3, #2
 8002934:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002936:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800293a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800293c:	2319      	movs	r3, #25
 800293e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002940:	23a8      	movs	r3, #168	; 0xa8
 8002942:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002944:	2302      	movs	r3, #2
 8002946:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002948:	2304      	movs	r3, #4
 800294a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800294c:	f107 0320 	add.w	r3, r7, #32
 8002950:	4618      	mov	r0, r3
 8002952:	f004 f84b 	bl	80069ec <HAL_RCC_OscConfig>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d001      	beq.n	8002960 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800295c:	f000 fade 	bl	8002f1c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002960:	230f      	movs	r3, #15
 8002962:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002964:	2302      	movs	r3, #2
 8002966:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002968:	2300      	movs	r3, #0
 800296a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800296c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002970:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002972:	2300      	movs	r3, #0
 8002974:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002976:	f107 030c 	add.w	r3, r7, #12
 800297a:	2102      	movs	r1, #2
 800297c:	4618      	mov	r0, r3
 800297e:	f004 faa5 	bl	8006ecc <HAL_RCC_ClockConfig>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d001      	beq.n	800298c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002988:	f000 fac8 	bl	8002f1c <Error_Handler>
  }
}
 800298c:	bf00      	nop
 800298e:	3750      	adds	r7, #80	; 0x50
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	40023800 	.word	0x40023800
 8002998:	40007000 	.word	0x40007000

0800299c <WriteFlashData>:

/* USER CODE BEGIN 4 */

//Write Data into Flash starting from given address------------------------------------------------------------------
void WriteFlashData(uint32_t StartAddr, struct FlashDatastruct *p)
{
 800299c:	b590      	push	{r4, r7, lr}
 800299e:	b089      	sub	sp, #36	; 0x24
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
	FLASH_EraseInitTypeDef EraseInitStruct;

	uint32_t PageError;

	EraseInitStruct.TypeErase   = FLASH_TYPEERASE_SECTORS;
 80029a6:	2300      	movs	r3, #0
 80029a8:	60fb      	str	r3, [r7, #12]
	EraseInitStruct.Sector = StartAddr;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	617b      	str	r3, [r7, #20]
	EraseInitStruct.NbSectors     = 1;
 80029ae:	2301      	movs	r3, #1
 80029b0:	61bb      	str	r3, [r7, #24]

	HAL_FLASH_Unlock();
 80029b2:	f003 fa9b 	bl	8005eec <HAL_FLASH_Unlock>

	//FLASH_PageErase(0x800FC00); //doesn't handle all registers PER regiser in CR is not cleared

	HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 80029b6:	f107 0208 	add.w	r2, r7, #8
 80029ba:	f107 030c 	add.w	r3, r7, #12
 80029be:	4611      	mov	r1, r2
 80029c0:	4618      	mov	r0, r3
 80029c2:	f003 fc03 	bl	80061cc <HAL_FLASHEx_Erase>

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr, p->controlData);
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f04f 0400 	mov.w	r4, #0
 80029ce:	461a      	mov	r2, r3
 80029d0:	4623      	mov	r3, r4
 80029d2:	6879      	ldr	r1, [r7, #4]
 80029d4:	2002      	movs	r0, #2
 80029d6:	f003 fa35 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+4, (uint32_t) ( p->pid_p_gain_pitch * FLASHCONSTANTMULTIPLIER) );
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	1d19      	adds	r1, r3, #4
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80029e4:	ed9f 7aac 	vldr	s14, [pc, #688]	; 8002c98 <WriteFlashData+0x2fc>
 80029e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029f0:	ee17 3a90 	vmov	r3, s15
 80029f4:	f04f 0400 	mov.w	r4, #0
 80029f8:	461a      	mov	r2, r3
 80029fa:	4623      	mov	r3, r4
 80029fc:	2002      	movs	r0, #2
 80029fe:	f003 fa21 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+8, (uint32_t) ( p->pid_i_gain_pitch * FLASHCONSTANTMULTIPLIER) );
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f103 0108 	add.w	r1, r3, #8
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a0e:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 8002c98 <WriteFlashData+0x2fc>
 8002a12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a1a:	ee17 3a90 	vmov	r3, s15
 8002a1e:	f04f 0400 	mov.w	r4, #0
 8002a22:	461a      	mov	r2, r3
 8002a24:	4623      	mov	r3, r4
 8002a26:	2002      	movs	r0, #2
 8002a28:	f003 fa0c 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+12,(uint32_t) ( p->pid_d_gain_pitch * FLASHCONSTANTMULTIPLIER) );
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f103 010c 	add.w	r1, r3, #12
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	edd3 7a03 	vldr	s15, [r3, #12]
 8002a38:	ed9f 7a97 	vldr	s14, [pc, #604]	; 8002c98 <WriteFlashData+0x2fc>
 8002a3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a44:	ee17 3a90 	vmov	r3, s15
 8002a48:	f04f 0400 	mov.w	r4, #0
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	4623      	mov	r3, r4
 8002a50:	2002      	movs	r0, #2
 8002a52:	f003 f9f7 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+16,(uint32_t) ( p->pid_p_gain_roll * FLASHCONSTANTMULTIPLIER) );
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f103 0110 	add.w	r1, r3, #16
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002a62:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8002c98 <WriteFlashData+0x2fc>
 8002a66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a6e:	ee17 3a90 	vmov	r3, s15
 8002a72:	f04f 0400 	mov.w	r4, #0
 8002a76:	461a      	mov	r2, r3
 8002a78:	4623      	mov	r3, r4
 8002a7a:	2002      	movs	r0, #2
 8002a7c:	f003 f9e2 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+20,(uint32_t) ( p->pid_i_gain_roll * FLASHCONSTANTMULTIPLIER) );
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f103 0114 	add.w	r1, r3, #20
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	edd3 7a05 	vldr	s15, [r3, #20]
 8002a8c:	ed9f 7a82 	vldr	s14, [pc, #520]	; 8002c98 <WriteFlashData+0x2fc>
 8002a90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a98:	ee17 3a90 	vmov	r3, s15
 8002a9c:	f04f 0400 	mov.w	r4, #0
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	4623      	mov	r3, r4
 8002aa4:	2002      	movs	r0, #2
 8002aa6:	f003 f9cd 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+24,(uint32_t) ( p->pid_d_gain_roll * FLASHCONSTANTMULTIPLIER) );
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f103 0118 	add.w	r1, r3, #24
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	edd3 7a06 	vldr	s15, [r3, #24]
 8002ab6:	ed9f 7a78 	vldr	s14, [pc, #480]	; 8002c98 <WriteFlashData+0x2fc>
 8002aba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002abe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ac2:	ee17 3a90 	vmov	r3, s15
 8002ac6:	f04f 0400 	mov.w	r4, #0
 8002aca:	461a      	mov	r2, r3
 8002acc:	4623      	mov	r3, r4
 8002ace:	2002      	movs	r0, #2
 8002ad0:	f003 f9b8 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+28,(uint32_t) ( p->pid_p_gain_yaw * FLASHCONSTANTMULTIPLIER) );
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f103 011c 	add.w	r1, r3, #28
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	edd3 7a07 	vldr	s15, [r3, #28]
 8002ae0:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8002c98 <WriteFlashData+0x2fc>
 8002ae4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ae8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002aec:	ee17 3a90 	vmov	r3, s15
 8002af0:	f04f 0400 	mov.w	r4, #0
 8002af4:	461a      	mov	r2, r3
 8002af6:	4623      	mov	r3, r4
 8002af8:	2002      	movs	r0, #2
 8002afa:	f003 f9a3 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+32,(uint32_t) ( p->pid_i_gain_yaw * FLASHCONSTANTMULTIPLIER) );
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f103 0120 	add.w	r1, r3, #32
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	edd3 7a08 	vldr	s15, [r3, #32]
 8002b0a:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8002c98 <WriteFlashData+0x2fc>
 8002b0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b16:	ee17 3a90 	vmov	r3, s15
 8002b1a:	f04f 0400 	mov.w	r4, #0
 8002b1e:	461a      	mov	r2, r3
 8002b20:	4623      	mov	r3, r4
 8002b22:	2002      	movs	r0, #2
 8002b24:	f003 f98e 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+36,(uint32_t) ( p->pid_d_gain_yaw * FLASHCONSTANTMULTIPLIER) );
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002b34:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8002c98 <WriteFlashData+0x2fc>
 8002b38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b40:	ee17 3a90 	vmov	r3, s15
 8002b44:	f04f 0400 	mov.w	r4, #0
 8002b48:	461a      	mov	r2, r3
 8002b4a:	4623      	mov	r3, r4
 8002b4c:	2002      	movs	r0, #2
 8002b4e:	f003 f979 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+40, p->pid_max_pitch);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b5c:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8002b60:	461a      	mov	r2, r3
 8002b62:	4623      	mov	r3, r4
 8002b64:	2002      	movs	r0, #2
 8002b66:	f003 f96d 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+44, p->pid_i_max_pitch);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b74:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8002b78:	461a      	mov	r2, r3
 8002b7a:	4623      	mov	r3, r4
 8002b7c:	2002      	movs	r0, #2
 8002b7e:	f003 f961 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+48, p->pid_max_roll);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8c:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8002b90:	461a      	mov	r2, r3
 8002b92:	4623      	mov	r3, r4
 8002b94:	2002      	movs	r0, #2
 8002b96:	f003 f955 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+52, p->pid_i_max_roll);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ba4:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8002ba8:	461a      	mov	r2, r3
 8002baa:	4623      	mov	r3, r4
 8002bac:	2002      	movs	r0, #2
 8002bae:	f003 f949 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+56, p->pid_max_yaw);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bbc:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	4623      	mov	r3, r4
 8002bc4:	2002      	movs	r0, #2
 8002bc6:	f003 f93d 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+60, p->pid_i_max_yaw);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bd4:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8002bd8:	461a      	mov	r2, r3
 8002bda:	4623      	mov	r3, r4
 8002bdc:	2002      	movs	r0, #2
 8002bde:	f003 f931 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+64,(uint32_t)(p->maxpitchdegree) );
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f103 0140 	add.w	r1, r3, #64	; 0x40
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8002bee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002bf2:	ee17 3a90 	vmov	r3, s15
 8002bf6:	f04f 0400 	mov.w	r4, #0
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	4623      	mov	r3, r4
 8002bfe:	2002      	movs	r0, #2
 8002c00:	f003 f920 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+68,(uint32_t)(p->maxrolldegree) );
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f103 0144 	add.w	r1, r3, #68	; 0x44
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002c10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c14:	ee17 3a90 	vmov	r3, s15
 8002c18:	f04f 0400 	mov.w	r4, #0
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	4623      	mov	r3, r4
 8002c20:	2002      	movs	r0, #2
 8002c22:	f003 f90f 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+72,(uint32_t)(p->maxyawdegree) );
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8002c32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c36:	ee17 3a90 	vmov	r3, s15
 8002c3a:	f04f 0400 	mov.w	r4, #0
 8002c3e:	461a      	mov	r2, r3
 8002c40:	4623      	mov	r3, r4
 8002c42:	2002      	movs	r0, #2
 8002c44:	f003 f8fe 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+76,(uint32_t)(p->minthrottle) );
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	f103 014c 	add.w	r1, r3, #76	; 0x4c
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8002c54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c58:	ee17 3a90 	vmov	r3, s15
 8002c5c:	f04f 0400 	mov.w	r4, #0
 8002c60:	461a      	mov	r2, r3
 8002c62:	4623      	mov	r3, r4
 8002c64:	2002      	movs	r0, #2
 8002c66:	f003 f8ed 	bl	8005e44 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+80,(uint32_t)(p->maxthrottle) );
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f103 0150 	add.w	r1, r3, #80	; 0x50
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002c76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c7a:	ee17 3a90 	vmov	r3, s15
 8002c7e:	f04f 0400 	mov.w	r4, #0
 8002c82:	461a      	mov	r2, r3
 8002c84:	4623      	mov	r3, r4
 8002c86:	2002      	movs	r0, #2
 8002c88:	f003 f8dc 	bl	8005e44 <HAL_FLASH_Program>

	HAL_FLASH_Lock();
 8002c8c:	f003 f950 	bl	8005f30 <HAL_FLASH_Lock>
}
 8002c90:	bf00      	nop
 8002c92:	3724      	adds	r7, #36	; 0x24
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd90      	pop	{r4, r7, pc}
 8002c98:	47c35000 	.word	0x47c35000

08002c9c <EraseFlashData>:

void EraseFlashData(uint32_t StartAddr)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b088      	sub	sp, #32
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
	FLASH_EraseInitTypeDef EraseInitStruct;

	uint32_t PageError;

	EraseInitStruct.TypeErase   = FLASH_TYPEERASE_SECTORS;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	60fb      	str	r3, [r7, #12]
	EraseInitStruct.Sector = StartAddr;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	617b      	str	r3, [r7, #20]
	EraseInitStruct.NbSectors     = 1;
 8002cac:	2301      	movs	r3, #1
 8002cae:	61bb      	str	r3, [r7, #24]

	HAL_FLASH_Unlock();
 8002cb0:	f003 f91c 	bl	8005eec <HAL_FLASH_Unlock>

	//FLASH_PageErase(0x800FC00); //doesn't handle all registers PER regiser in CR is not cleared

	HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 8002cb4:	f107 0208 	add.w	r2, r7, #8
 8002cb8:	f107 030c 	add.w	r3, r7, #12
 8002cbc:	4611      	mov	r1, r2
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f003 fa84 	bl	80061cc <HAL_FLASHEx_Erase>

	HAL_FLASH_Lock();
 8002cc4:	f003 f934 	bl	8005f30 <HAL_FLASH_Lock>
}
 8002cc8:	bf00      	nop
 8002cca:	3720      	adds	r7, #32
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <CheckFlashData>:


//Check if Data on given address matches control word
uint32_t CheckFlashData(uint32_t StartAddr)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
	return *(( uint32_t *) (StartAddr) );
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	370c      	adds	r7, #12
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr

08002ce8 <ReadFlashData>:

//Read Data from Flash
void ReadFlashData(uint32_t StartAddr, struct FlashDatastruct *p)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
	p->controlData= *(( uint32_t *) (StartAddr) );
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	601a      	str	r2, [r3, #0]
	p->pid_p_gain_pitch=(float)( (*(( uint32_t *) (StartAddr+4) )) )/FLASHCONSTANTMULTIPLIER;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	3304      	adds	r3, #4
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	ee07 3a90 	vmov	s15, r3
 8002d04:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d08:	eddf 6a69 	vldr	s13, [pc, #420]	; 8002eb0 <ReadFlashData+0x1c8>
 8002d0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	edc3 7a01 	vstr	s15, [r3, #4]
	p->pid_i_gain_pitch=(float)( (*(( uint32_t *) (StartAddr+8) )) )/FLASHCONSTANTMULTIPLIER;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	3308      	adds	r3, #8
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	ee07 3a90 	vmov	s15, r3
 8002d20:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d24:	eddf 6a62 	vldr	s13, [pc, #392]	; 8002eb0 <ReadFlashData+0x1c8>
 8002d28:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	edc3 7a02 	vstr	s15, [r3, #8]
	p->pid_d_gain_pitch=(float)( (*(( uint32_t *) (StartAddr+12) )) )/FLASHCONSTANTMULTIPLIER;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	330c      	adds	r3, #12
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	ee07 3a90 	vmov	s15, r3
 8002d3c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d40:	eddf 6a5b 	vldr	s13, [pc, #364]	; 8002eb0 <ReadFlashData+0x1c8>
 8002d44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	edc3 7a03 	vstr	s15, [r3, #12]
	p->pid_p_gain_roll=(float)( (*(( uint32_t *) (StartAddr+16) ))  )/FLASHCONSTANTMULTIPLIER;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	3310      	adds	r3, #16
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	ee07 3a90 	vmov	s15, r3
 8002d58:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d5c:	eddf 6a54 	vldr	s13, [pc, #336]	; 8002eb0 <ReadFlashData+0x1c8>
 8002d60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	edc3 7a04 	vstr	s15, [r3, #16]
	p->pid_i_gain_roll=(float)( (*(( uint32_t *) (StartAddr+20) )) )/FLASHCONSTANTMULTIPLIER;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	3314      	adds	r3, #20
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	ee07 3a90 	vmov	s15, r3
 8002d74:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d78:	eddf 6a4d 	vldr	s13, [pc, #308]	; 8002eb0 <ReadFlashData+0x1c8>
 8002d7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	edc3 7a05 	vstr	s15, [r3, #20]
	p->pid_d_gain_roll=(float)( (*(( uint32_t *) (StartAddr+24) )) )/FLASHCONSTANTMULTIPLIER;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	3318      	adds	r3, #24
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	ee07 3a90 	vmov	s15, r3
 8002d90:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d94:	eddf 6a46 	vldr	s13, [pc, #280]	; 8002eb0 <ReadFlashData+0x1c8>
 8002d98:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	edc3 7a06 	vstr	s15, [r3, #24]
	p->pid_p_gain_yaw=(float)( (*(( uint32_t *) (StartAddr+28) )) )/FLASHCONSTANTMULTIPLIER;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	331c      	adds	r3, #28
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	ee07 3a90 	vmov	s15, r3
 8002dac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002db0:	eddf 6a3f 	vldr	s13, [pc, #252]	; 8002eb0 <ReadFlashData+0x1c8>
 8002db4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	edc3 7a07 	vstr	s15, [r3, #28]
	p->pid_i_gain_yaw=(float)( (*(( uint32_t *) (StartAddr+32) )) )/FLASHCONSTANTMULTIPLIER;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	3320      	adds	r3, #32
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	ee07 3a90 	vmov	s15, r3
 8002dc8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002dcc:	eddf 6a38 	vldr	s13, [pc, #224]	; 8002eb0 <ReadFlashData+0x1c8>
 8002dd0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	edc3 7a08 	vstr	s15, [r3, #32]
	p->pid_d_gain_yaw=(float)( (*(( uint32_t *) (StartAddr+36) )) )/FLASHCONSTANTMULTIPLIER;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	3324      	adds	r3, #36	; 0x24
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	ee07 3a90 	vmov	s15, r3
 8002de4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002de8:	eddf 6a31 	vldr	s13, [pc, #196]	; 8002eb0 <ReadFlashData+0x1c8>
 8002dec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	p->pid_max_pitch=*(( uint32_t *) (StartAddr+40) );
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	3328      	adds	r3, #40	; 0x28
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	629a      	str	r2, [r3, #40]	; 0x28
	p->pid_i_max_pitch=*(( uint32_t *) (StartAddr+44) );
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	332c      	adds	r3, #44	; 0x2c
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	461a      	mov	r2, r3
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	62da      	str	r2, [r3, #44]	; 0x2c
	p->pid_max_roll=*(( uint32_t *) (StartAddr+48) );
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	3330      	adds	r3, #48	; 0x30
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	461a      	mov	r2, r3
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	631a      	str	r2, [r3, #48]	; 0x30
	p->pid_i_max_roll=*(( uint32_t *) (StartAddr+52) );
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	3334      	adds	r3, #52	; 0x34
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	461a      	mov	r2, r3
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	635a      	str	r2, [r3, #52]	; 0x34
	p->pid_max_yaw=*(( uint32_t *) (StartAddr+56) );
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	3338      	adds	r3, #56	; 0x38
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	639a      	str	r2, [r3, #56]	; 0x38
	p->pid_i_max_yaw=*(( uint32_t *) (StartAddr+60) );
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	333c      	adds	r3, #60	; 0x3c
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	461a      	mov	r2, r3
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	63da      	str	r2, [r3, #60]	; 0x3c
	p->maxpitchdegree=(float)( (*(( uint32_t *) (StartAddr+64) )) );
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	3340      	adds	r3, #64	; 0x40
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	ee07 3a90 	vmov	s15, r3
 8002e48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
	p->maxrolldegree=(float)( (*(( uint32_t *) (StartAddr+68) )) );
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	3344      	adds	r3, #68	; 0x44
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	ee07 3a90 	vmov	s15, r3
 8002e5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	p->maxyawdegree=(float)( (*(( uint32_t *) (StartAddr+72) )) );
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	3348      	adds	r3, #72	; 0x48
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	ee07 3a90 	vmov	s15, r3
 8002e70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	p->minthrottle=(float)( (*(( uint32_t *) (StartAddr+76) )) );
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	334c      	adds	r3, #76	; 0x4c
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	ee07 3a90 	vmov	s15, r3
 8002e84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
	p->maxthrottle=(float)( (*(( uint32_t *) (StartAddr+80) )) );
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	3350      	adds	r3, #80	; 0x50
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	ee07 3a90 	vmov	s15, r3
 8002e98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
}
 8002ea2:	bf00      	nop
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	47c35000 	.word	0x47c35000

08002eb4 <WriteString>:

/* Print character to array */
void WriteString(char string[])
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  unsigned int i=0;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	60fb      	str	r3, [r7, #12]
  while (string[i])
 8002ec0:	e009      	b.n	8002ed6 <WriteString+0x22>
  {
	PrintCharUart (string[i]);
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	4413      	add	r3, r2
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f000 f80e 	bl	8002eec <PrintCharUart>
	i++;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	3301      	adds	r3, #1
 8002ed4:	60fb      	str	r3, [r7, #12]
  while (string[i])
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	4413      	add	r3, r2
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d1ef      	bne.n	8002ec2 <WriteString+0xe>
  }
}
 8002ee2:	bf00      	nop
 8002ee4:	3710      	adds	r7, #16
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
	...

08002eec <PrintCharUart>:

/* Write character to Serial Port    */
void PrintCharUart (int ch)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
	while (!(USART1->SR & USART_SR_TXE));
 8002ef4:	bf00      	nop
 8002ef6:	4b08      	ldr	r3, [pc, #32]	; (8002f18 <PrintCharUart+0x2c>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d0f9      	beq.n	8002ef6 <PrintCharUart+0xa>
	USART1->DR = (USART_DR_DR & ch);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a04      	ldr	r2, [pc, #16]	; (8002f18 <PrintCharUart+0x2c>)
 8002f06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f0a:	6053      	str	r3, [r2, #4]
}
 8002f0c:	bf00      	nop
 8002f0e:	370c      	adds	r7, #12
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	40011000 	.word	0x40011000

08002f1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002f20:	bf00      	nop
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
	...

08002f2c <nRF24_TransmitPacket>:
// Function to transmit data packet
// input:
//   pBuf - pointer to the buffer with data to transmit
//   length - length of the data buffer in bytes
// return: one of nRF24_TX_xx values
nRF24_TXResult nRF24_TransmitPacket(uint8_t *pBuf, uint8_t length) {
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	460b      	mov	r3, r1
 8002f36:	70fb      	strb	r3, [r7, #3]
	volatile uint32_t wait = nRF24_WAIT_TIMEOUT;
 8002f38:	4b22      	ldr	r3, [pc, #136]	; (8002fc4 <nRF24_TransmitPacket+0x98>)
 8002f3a:	60bb      	str	r3, [r7, #8]
	uint8_t status;

	// Deassert the CE pin (in case if it still high)
	nRF24_CE_L();
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002f42:	4821      	ldr	r0, [pc, #132]	; (8002fc8 <nRF24_TransmitPacket+0x9c>)
 8002f44:	f003 fbe6 	bl	8006714 <HAL_GPIO_WritePin>

	// Transfer a data from the specified buffer to the TX FIFO
	nRF24_WritePayload(pBuf, length);
 8002f48:	78fb      	ldrb	r3, [r7, #3]
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	6878      	ldr	r0, [r7, #4]
 8002f4e:	f000 fb64 	bl	800361a <nRF24_WritePayload>

	// Start a transmission by asserting CE pin (must be held at least 10us)
	nRF24_CE_H();
 8002f52:	2201      	movs	r2, #1
 8002f54:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002f58:	481b      	ldr	r0, [pc, #108]	; (8002fc8 <nRF24_TransmitPacket+0x9c>)
 8002f5a:	f003 fbdb 	bl	8006714 <HAL_GPIO_WritePin>
	// Poll the transceiver status register until one of the following flags will be set:
	//   TX_DS  - means the packet has been transmitted
	//   MAX_RT - means the maximum number of TX retransmits happened
	// note: this solution is far from perfect, better to use IRQ instead of polling the status
	do {
		status = nRF24_GetStatus();
 8002f5e:	f000 fb24 	bl	80035aa <nRF24_GetStatus>
 8002f62:	4603      	mov	r3, r0
 8002f64:	73fb      	strb	r3, [r7, #15]
		if (status & (nRF24_FLAG_TX_DS | nRF24_FLAG_MAX_RT)) {
 8002f66:	7bfb      	ldrb	r3, [r7, #15]
 8002f68:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d105      	bne.n	8002f7c <nRF24_TransmitPacket+0x50>
			break;
		}
	} while (wait--);
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	1e5a      	subs	r2, r3, #1
 8002f74:	60ba      	str	r2, [r7, #8]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1f1      	bne.n	8002f5e <nRF24_TransmitPacket+0x32>
 8002f7a:	e000      	b.n	8002f7e <nRF24_TransmitPacket+0x52>
			break;
 8002f7c:	bf00      	nop

	// Deassert the CE pin (Standby-II --> Standby-I)
	nRF24_CE_L();
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002f84:	4810      	ldr	r0, [pc, #64]	; (8002fc8 <nRF24_TransmitPacket+0x9c>)
 8002f86:	f003 fbc5 	bl	8006714 <HAL_GPIO_WritePin>

	if (!wait) {
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d101      	bne.n	8002f94 <nRF24_TransmitPacket+0x68>
		// Timeout
		return nRF24_TX_TIMEOUT;
 8002f90:	2302      	movs	r3, #2
 8002f92:	e012      	b.n	8002fba <nRF24_TransmitPacket+0x8e>
	}

	// Clear pending IRQ flags
    nRF24_ClearIRQFlags();
 8002f94:	f000 fb2c 	bl	80035f0 <nRF24_ClearIRQFlags>

	if (status & nRF24_FLAG_MAX_RT) {
 8002f98:	7bfb      	ldrb	r3, [r7, #15]
 8002f9a:	f003 0310 	and.w	r3, r3, #16
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <nRF24_TransmitPacket+0x7a>
		// Auto retransmit counter exceeds the programmed maximum limit (FIFO is not removed)
		return nRF24_TX_MAXRT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e009      	b.n	8002fba <nRF24_TransmitPacket+0x8e>
	}

	if (status & nRF24_FLAG_TX_DS) {
 8002fa6:	7bfb      	ldrb	r3, [r7, #15]
 8002fa8:	f003 0320 	and.w	r3, r3, #32
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d001      	beq.n	8002fb4 <nRF24_TransmitPacket+0x88>
		// Successful transmission
		return nRF24_TX_SUCCESS;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e002      	b.n	8002fba <nRF24_TransmitPacket+0x8e>
	}

	// Some banana happens, a payload remains in the TX FIFO, flush it
	nRF24_FlushTX();
 8002fb4:	f000 fb0c 	bl	80035d0 <nRF24_FlushTX>

	return nRF24_TX_ERROR;
 8002fb8:	2300      	movs	r3, #0
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	000fffff 	.word	0x000fffff
 8002fc8:	40020400 	.word	0x40020400

08002fcc <nRF24_LL_RW>:




uint8_t nRF24_LL_RW(uint8_t data) {
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	71fb      	strb	r3, [r7, #7]

	 // Wait until TX buffer is empty
	while (SPI_I2S_GetFlagStatus(nRF24_SPI_PORT, SPI_I2S_FLAG_TXE) == RESET);
 8002fd6:	bf00      	nop
 8002fd8:	2102      	movs	r1, #2
 8002fda:	480e      	ldr	r0, [pc, #56]	; (8003014 <nRF24_LL_RW+0x48>)
 8002fdc:	f7fe fda0 	bl	8001b20 <SPI_I2S_GetFlagStatus>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d0f8      	beq.n	8002fd8 <nRF24_LL_RW+0xc>
	// Send byte to SPI (TXE cleared)
	SPI_I2S_SendData(nRF24_SPI_PORT, data);
 8002fe6:	79fb      	ldrb	r3, [r7, #7]
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	4619      	mov	r1, r3
 8002fec:	4809      	ldr	r0, [pc, #36]	; (8003014 <nRF24_LL_RW+0x48>)
 8002fee:	f7fe fd7b 	bl	8001ae8 <SPI_I2S_SendData>
	// Wait while receive buffer is empty
	while (SPI_I2S_GetFlagStatus(nRF24_SPI_PORT, SPI_I2S_FLAG_RXNE) == RESET);
 8002ff2:	bf00      	nop
 8002ff4:	2101      	movs	r1, #1
 8002ff6:	4807      	ldr	r0, [pc, #28]	; (8003014 <nRF24_LL_RW+0x48>)
 8002ff8:	f7fe fd92 	bl	8001b20 <SPI_I2S_GetFlagStatus>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d0f8      	beq.n	8002ff4 <nRF24_LL_RW+0x28>

	// Return received byte
	return (uint8_t)SPI_I2S_ReceiveData(nRF24_SPI_PORT);
 8003002:	4804      	ldr	r0, [pc, #16]	; (8003014 <nRF24_LL_RW+0x48>)
 8003004:	f7fe fd7f 	bl	8001b06 <SPI_I2S_ReceiveData>
 8003008:	4603      	mov	r3, r0
 800300a:	b2db      	uxtb	r3, r3
}
 800300c:	4618      	mov	r0, r3
 800300e:	3708      	adds	r7, #8
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}
 8003014:	40003800 	.word	0x40003800

08003018 <nRF24_ReadReg>:

// Read a register
// input:
//   reg - number of register to read
// return: value of register
static uint8_t nRF24_ReadReg(uint8_t reg) {
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	4603      	mov	r3, r0
 8003020:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	nRF24_CSN_L();
 8003022:	2200      	movs	r2, #0
 8003024:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003028:	480c      	ldr	r0, [pc, #48]	; (800305c <nRF24_ReadReg+0x44>)
 800302a:	f003 fb73 	bl	8006714 <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
 800302e:	79fb      	ldrb	r3, [r7, #7]
 8003030:	f003 031f 	and.w	r3, r3, #31
 8003034:	b2db      	uxtb	r3, r3
 8003036:	4618      	mov	r0, r3
 8003038:	f7ff ffc8 	bl	8002fcc <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 800303c:	20ff      	movs	r0, #255	; 0xff
 800303e:	f7ff ffc5 	bl	8002fcc <nRF24_LL_RW>
 8003042:	4603      	mov	r3, r0
 8003044:	73fb      	strb	r3, [r7, #15]
	nRF24_CSN_H();
 8003046:	2201      	movs	r2, #1
 8003048:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800304c:	4803      	ldr	r0, [pc, #12]	; (800305c <nRF24_ReadReg+0x44>)
 800304e:	f003 fb61 	bl	8006714 <HAL_GPIO_WritePin>

	return value;
 8003052:	7bfb      	ldrb	r3, [r7, #15]
}
 8003054:	4618      	mov	r0, r3
 8003056:	3710      	adds	r7, #16
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	40020000 	.word	0x40020000

08003060 <nRF24_WriteReg>:

// Write a new value to register
// input:
//   reg - number of register to write
//   value - value to write
static void nRF24_WriteReg(uint8_t reg, uint8_t value) {
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
 8003066:	4603      	mov	r3, r0
 8003068:	460a      	mov	r2, r1
 800306a:	71fb      	strb	r3, [r7, #7]
 800306c:	4613      	mov	r3, r2
 800306e:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8003070:	2200      	movs	r2, #0
 8003072:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003076:	481a      	ldr	r0, [pc, #104]	; (80030e0 <nRF24_WriteReg+0x80>)
 8003078:	f003 fb4c 	bl	8006714 <HAL_GPIO_WritePin>
	if (reg < nRF24_CMD_W_REGISTER) {
 800307c:	79fb      	ldrb	r3, [r7, #7]
 800307e:	2b1f      	cmp	r3, #31
 8003080:	d810      	bhi.n	80030a4 <nRF24_WriteReg+0x44>
		// This is a register access
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP));
 8003082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003086:	f003 031f 	and.w	r3, r3, #31
 800308a:	b25b      	sxtb	r3, r3
 800308c:	f043 0320 	orr.w	r3, r3, #32
 8003090:	b25b      	sxtb	r3, r3
 8003092:	b2db      	uxtb	r3, r3
 8003094:	4618      	mov	r0, r3
 8003096:	f7ff ff99 	bl	8002fcc <nRF24_LL_RW>
		nRF24_LL_RW(value);
 800309a:	79bb      	ldrb	r3, [r7, #6]
 800309c:	4618      	mov	r0, r3
 800309e:	f7ff ff95 	bl	8002fcc <nRF24_LL_RW>
 80030a2:	e013      	b.n	80030cc <nRF24_WriteReg+0x6c>
	} else {
		// This is a single byte command or future command/register
		nRF24_LL_RW(reg);
 80030a4:	79fb      	ldrb	r3, [r7, #7]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f7ff ff90 	bl	8002fcc <nRF24_LL_RW>
		if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) && \
 80030ac:	79fb      	ldrb	r3, [r7, #7]
 80030ae:	2be1      	cmp	r3, #225	; 0xe1
 80030b0:	d00c      	beq.n	80030cc <nRF24_WriteReg+0x6c>
 80030b2:	79fb      	ldrb	r3, [r7, #7]
 80030b4:	2be2      	cmp	r3, #226	; 0xe2
 80030b6:	d009      	beq.n	80030cc <nRF24_WriteReg+0x6c>
 80030b8:	79fb      	ldrb	r3, [r7, #7]
 80030ba:	2be3      	cmp	r3, #227	; 0xe3
 80030bc:	d006      	beq.n	80030cc <nRF24_WriteReg+0x6c>
				(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP)) {
 80030be:	79fb      	ldrb	r3, [r7, #7]
 80030c0:	2bff      	cmp	r3, #255	; 0xff
 80030c2:	d003      	beq.n	80030cc <nRF24_WriteReg+0x6c>
			// Send register value
			nRF24_LL_RW(value);
 80030c4:	79bb      	ldrb	r3, [r7, #6]
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7ff ff80 	bl	8002fcc <nRF24_LL_RW>
		}
	}
	nRF24_CSN_H();
 80030cc:	2201      	movs	r2, #1
 80030ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80030d2:	4803      	ldr	r0, [pc, #12]	; (80030e0 <nRF24_WriteReg+0x80>)
 80030d4:	f003 fb1e 	bl	8006714 <HAL_GPIO_WritePin>
}
 80030d8:	bf00      	nop
 80030da:	3708      	adds	r7, #8
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	40020000 	.word	0x40020000

080030e4 <nRF24_ReadMBReg>:
// Read a multi-byte register
// input:
//   reg - number of register to read
//   pBuf - pointer to the buffer for register data
//   count - number of bytes to read
static void nRF24_ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 80030e4:	b590      	push	{r4, r7, lr}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	4603      	mov	r3, r0
 80030ec:	6039      	str	r1, [r7, #0]
 80030ee:	71fb      	strb	r3, [r7, #7]
 80030f0:	4613      	mov	r3, r2
 80030f2:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 80030f4:	2200      	movs	r2, #0
 80030f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80030fa:	480f      	ldr	r0, [pc, #60]	; (8003138 <nRF24_ReadMBReg+0x54>)
 80030fc:	f003 fb0a 	bl	8006714 <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg);
 8003100:	79fb      	ldrb	r3, [r7, #7]
 8003102:	4618      	mov	r0, r3
 8003104:	f7ff ff62 	bl	8002fcc <nRF24_LL_RW>
	while (count--) {
 8003108:	e007      	b.n	800311a <nRF24_ReadMBReg+0x36>
		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 800310a:	683c      	ldr	r4, [r7, #0]
 800310c:	1c63      	adds	r3, r4, #1
 800310e:	603b      	str	r3, [r7, #0]
 8003110:	20ff      	movs	r0, #255	; 0xff
 8003112:	f7ff ff5b 	bl	8002fcc <nRF24_LL_RW>
 8003116:	4603      	mov	r3, r0
 8003118:	7023      	strb	r3, [r4, #0]
	while (count--) {
 800311a:	79bb      	ldrb	r3, [r7, #6]
 800311c:	1e5a      	subs	r2, r3, #1
 800311e:	71ba      	strb	r2, [r7, #6]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d1f2      	bne.n	800310a <nRF24_ReadMBReg+0x26>
	}
	nRF24_CSN_H();
 8003124:	2201      	movs	r2, #1
 8003126:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800312a:	4803      	ldr	r0, [pc, #12]	; (8003138 <nRF24_ReadMBReg+0x54>)
 800312c:	f003 faf2 	bl	8006714 <HAL_GPIO_WritePin>
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	bd90      	pop	{r4, r7, pc}
 8003138:	40020000 	.word	0x40020000

0800313c <nRF24_WriteMBReg>:
// Write a multi-byte register
// input:
//   reg - number of register to write
//   pBuf - pointer to the buffer with data to write
//   count - number of bytes to write
static void nRF24_WriteMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	4603      	mov	r3, r0
 8003144:	6039      	str	r1, [r7, #0]
 8003146:	71fb      	strb	r3, [r7, #7]
 8003148:	4613      	mov	r3, r2
 800314a:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 800314c:	2200      	movs	r2, #0
 800314e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003152:	480f      	ldr	r0, [pc, #60]	; (8003190 <nRF24_WriteMBReg+0x54>)
 8003154:	f003 fade 	bl	8006714 <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg);
 8003158:	79fb      	ldrb	r3, [r7, #7]
 800315a:	4618      	mov	r0, r3
 800315c:	f7ff ff36 	bl	8002fcc <nRF24_LL_RW>
	while (count--) {
 8003160:	e006      	b.n	8003170 <nRF24_WriteMBReg+0x34>

		nRF24_LL_RW(*pBuf++);
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	1c5a      	adds	r2, r3, #1
 8003166:	603a      	str	r2, [r7, #0]
 8003168:	781b      	ldrb	r3, [r3, #0]
 800316a:	4618      	mov	r0, r3
 800316c:	f7ff ff2e 	bl	8002fcc <nRF24_LL_RW>
	while (count--) {
 8003170:	79bb      	ldrb	r3, [r7, #6]
 8003172:	1e5a      	subs	r2, r3, #1
 8003174:	71ba      	strb	r2, [r7, #6]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d1f3      	bne.n	8003162 <nRF24_WriteMBReg+0x26>
	}
	nRF24_CSN_H();
 800317a:	2201      	movs	r2, #1
 800317c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003180:	4803      	ldr	r0, [pc, #12]	; (8003190 <nRF24_WriteMBReg+0x54>)
 8003182:	f003 fac7 	bl	8006714 <HAL_GPIO_WritePin>
}
 8003186:	bf00      	nop
 8003188:	3708      	adds	r7, #8
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	40020000 	.word	0x40020000

08003194 <nRF24_Init>:

// Set transceiver to it's initial state
// note: RX/TX pipe addresses remains untouched
void nRF24_Init(void) {
 8003194:	b580      	push	{r7, lr}
 8003196:	af00      	add	r7, sp, #0
	// Write to registers their initial values
	nRF24_WriteReg(nRF24_REG_CONFIG, 0x08);
 8003198:	2108      	movs	r1, #8
 800319a:	2000      	movs	r0, #0
 800319c:	f7ff ff60 	bl	8003060 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_AA, 0x3F);
 80031a0:	213f      	movs	r1, #63	; 0x3f
 80031a2:	2001      	movs	r0, #1
 80031a4:	f7ff ff5c 	bl	8003060 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, 0x03);
 80031a8:	2103      	movs	r1, #3
 80031aa:	2002      	movs	r0, #2
 80031ac:	f7ff ff58 	bl	8003060 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_AW, 0x03);
 80031b0:	2103      	movs	r1, #3
 80031b2:	2003      	movs	r0, #3
 80031b4:	f7ff ff54 	bl	8003060 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, 0x03);
 80031b8:	2103      	movs	r1, #3
 80031ba:	2004      	movs	r0, #4
 80031bc:	f7ff ff50 	bl	8003060 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_CH, 0x02);
 80031c0:	2102      	movs	r1, #2
 80031c2:	2005      	movs	r0, #5
 80031c4:	f7ff ff4c 	bl	8003060 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_SETUP, 0x0E);
 80031c8:	210e      	movs	r1, #14
 80031ca:	2006      	movs	r0, #6
 80031cc:	f7ff ff48 	bl	8003060 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_STATUS, 0x00);
 80031d0:	2100      	movs	r1, #0
 80031d2:	2007      	movs	r0, #7
 80031d4:	f7ff ff44 	bl	8003060 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P0, 0x00);
 80031d8:	2100      	movs	r1, #0
 80031da:	2011      	movs	r0, #17
 80031dc:	f7ff ff40 	bl	8003060 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P1, 0x00);
 80031e0:	2100      	movs	r1, #0
 80031e2:	2012      	movs	r0, #18
 80031e4:	f7ff ff3c 	bl	8003060 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P2, 0x00);
 80031e8:	2100      	movs	r1, #0
 80031ea:	2013      	movs	r0, #19
 80031ec:	f7ff ff38 	bl	8003060 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P3, 0x00);
 80031f0:	2100      	movs	r1, #0
 80031f2:	2014      	movs	r0, #20
 80031f4:	f7ff ff34 	bl	8003060 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P4, 0x00);
 80031f8:	2100      	movs	r1, #0
 80031fa:	2015      	movs	r0, #21
 80031fc:	f7ff ff30 	bl	8003060 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P5, 0x00);
 8003200:	2100      	movs	r1, #0
 8003202:	2016      	movs	r0, #22
 8003204:	f7ff ff2c 	bl	8003060 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_DYNPD, 0x00);
 8003208:	2100      	movs	r1, #0
 800320a:	201c      	movs	r0, #28
 800320c:	f7ff ff28 	bl	8003060 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_FEATURE, 0x00);
 8003210:	2100      	movs	r1, #0
 8003212:	201d      	movs	r0, #29
 8003214:	f7ff ff24 	bl	8003060 <nRF24_WriteReg>

	// Clear the FIFO's
	nRF24_FlushRX();
 8003218:	f000 f9e2 	bl	80035e0 <nRF24_FlushRX>
	nRF24_FlushTX();
 800321c:	f000 f9d8 	bl	80035d0 <nRF24_FlushTX>

	// Clear any pending interrupt flags
	nRF24_ClearIRQFlags();
 8003220:	f000 f9e6 	bl	80035f0 <nRF24_ClearIRQFlags>

	// Deassert CSN pin (chip release)
	nRF24_CSN_H();
 8003224:	2201      	movs	r2, #1
 8003226:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800322a:	4802      	ldr	r0, [pc, #8]	; (8003234 <nRF24_Init+0xa0>)
 800322c:	f003 fa72 	bl	8006714 <HAL_GPIO_WritePin>
}
 8003230:	bf00      	nop
 8003232:	bd80      	pop	{r7, pc}
 8003234:	40020000 	.word	0x40020000

08003238 <nRF24_Check>:

// Check if the nRF24L01 present
// return:
//   1 - nRF24L01 is online and responding
//   0 - received sequence differs from original
uint8_t nRF24_Check(void) {
 8003238:	b580      	push	{r7, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	af00      	add	r7, sp, #0
	uint8_t rxbuf[5];
	uint8_t i;
	uint8_t *ptr = (uint8_t *)nRF24_TEST_ADDR;
 800323e:	4b14      	ldr	r3, [pc, #80]	; (8003290 <nRF24_Check+0x58>)
 8003240:	60bb      	str	r3, [r7, #8]

	// Write test TX address and read TX_ADDR register
	nRF24_WriteMBReg(nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR, ptr, 5);
 8003242:	2205      	movs	r2, #5
 8003244:	68b9      	ldr	r1, [r7, #8]
 8003246:	2030      	movs	r0, #48	; 0x30
 8003248:	f7ff ff78 	bl	800313c <nRF24_WriteMBReg>
	nRF24_ReadMBReg(nRF24_CMD_R_REGISTER | nRF24_REG_TX_ADDR, rxbuf, 5);
 800324c:	463b      	mov	r3, r7
 800324e:	2205      	movs	r2, #5
 8003250:	4619      	mov	r1, r3
 8003252:	2010      	movs	r0, #16
 8003254:	f7ff ff46 	bl	80030e4 <nRF24_ReadMBReg>

	// Compare buffers, return error on first mismatch
	for (i = 0; i < 5; i++) {
 8003258:	2300      	movs	r3, #0
 800325a:	73fb      	strb	r3, [r7, #15]
 800325c:	e010      	b.n	8003280 <nRF24_Check+0x48>
		if (rxbuf[i] != *ptr++) return 0;
 800325e:	7bfb      	ldrb	r3, [r7, #15]
 8003260:	f107 0210 	add.w	r2, r7, #16
 8003264:	4413      	add	r3, r2
 8003266:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	1c59      	adds	r1, r3, #1
 800326e:	60b9      	str	r1, [r7, #8]
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	429a      	cmp	r2, r3
 8003274:	d001      	beq.n	800327a <nRF24_Check+0x42>
 8003276:	2300      	movs	r3, #0
 8003278:	e006      	b.n	8003288 <nRF24_Check+0x50>
	for (i = 0; i < 5; i++) {
 800327a:	7bfb      	ldrb	r3, [r7, #15]
 800327c:	3301      	adds	r3, #1
 800327e:	73fb      	strb	r3, [r7, #15]
 8003280:	7bfb      	ldrb	r3, [r7, #15]
 8003282:	2b04      	cmp	r3, #4
 8003284:	d9eb      	bls.n	800325e <nRF24_Check+0x26>
	}

	return 1;
 8003286:	2301      	movs	r3, #1
}
 8003288:	4618      	mov	r0, r3
 800328a:	3710      	adds	r7, #16
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}
 8003290:	0800d0dc 	.word	0x0800d0dc

08003294 <nRF24_SetPowerMode>:

// Control transceiver power mode
// input:
//   mode - new state of power mode, one of nRF24_PWR_xx values
void nRF24_SetPowerMode(uint8_t mode) {
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	4603      	mov	r3, r0
 800329c:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 800329e:	2000      	movs	r0, #0
 80032a0:	f7ff feba 	bl	8003018 <nRF24_ReadReg>
 80032a4:	4603      	mov	r3, r0
 80032a6:	73fb      	strb	r3, [r7, #15]
	if (mode == nRF24_PWR_UP) {
 80032a8:	79fb      	ldrb	r3, [r7, #7]
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d104      	bne.n	80032b8 <nRF24_SetPowerMode+0x24>
		// Set the PWR_UP bit of CONFIG register to wake the transceiver
		// It goes into Stanby-I mode with consumption about 26uA
		reg |= nRF24_CONFIG_PWR_UP;
 80032ae:	7bfb      	ldrb	r3, [r7, #15]
 80032b0:	f043 0302 	orr.w	r3, r3, #2
 80032b4:	73fb      	strb	r3, [r7, #15]
 80032b6:	e003      	b.n	80032c0 <nRF24_SetPowerMode+0x2c>
	} else {
		// Clear the PWR_UP bit of CONFIG register to put the transceiver
		// into power down mode with consumption about 900nA
		reg &= ~nRF24_CONFIG_PWR_UP;
 80032b8:	7bfb      	ldrb	r3, [r7, #15]
 80032ba:	f023 0302 	bic.w	r3, r3, #2
 80032be:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 80032c0:	7bfb      	ldrb	r3, [r7, #15]
 80032c2:	4619      	mov	r1, r3
 80032c4:	2000      	movs	r0, #0
 80032c6:	f7ff fecb 	bl	8003060 <nRF24_WriteReg>
}
 80032ca:	bf00      	nop
 80032cc:	3710      	adds	r7, #16
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <nRF24_SetOperationalMode>:

// Set transceiver operational mode
// input:
//   mode - operational mode, one of nRF24_MODE_xx values
void nRF24_SetOperationalMode(uint8_t mode) {
 80032d2:	b580      	push	{r7, lr}
 80032d4:	b084      	sub	sp, #16
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	4603      	mov	r3, r0
 80032da:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure PRIM_RX bit of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 80032dc:	2000      	movs	r0, #0
 80032de:	f7ff fe9b 	bl	8003018 <nRF24_ReadReg>
 80032e2:	4603      	mov	r3, r0
 80032e4:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_CONFIG_PRIM_RX;
 80032e6:	7bfb      	ldrb	r3, [r7, #15]
 80032e8:	f023 0301 	bic.w	r3, r3, #1
 80032ec:	73fb      	strb	r3, [r7, #15]
	reg |= (mode & nRF24_CONFIG_PRIM_RX);
 80032ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f2:	f003 0301 	and.w	r3, r3, #1
 80032f6:	b25a      	sxtb	r2, r3
 80032f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	b25b      	sxtb	r3, r3
 8003300:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8003302:	7bfb      	ldrb	r3, [r7, #15]
 8003304:	4619      	mov	r1, r3
 8003306:	2000      	movs	r0, #0
 8003308:	f7ff feaa 	bl	8003060 <nRF24_WriteReg>
}
 800330c:	bf00      	nop
 800330e:	3710      	adds	r7, #16
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}

08003314 <nRF24_SetCRCScheme>:
// Configure transceiver CRC scheme
// input:
//   scheme - CRC scheme, one of nRF24_CRC_xx values
// note: transceiver will forcibly turn on the CRC in case if auto acknowledgment
//       enabled for at least one RX pipe
void nRF24_SetCRCScheme(uint8_t scheme) {
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0
 800331a:	4603      	mov	r3, r0
 800331c:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure EN_CRC[3] and CRCO[2] bits of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 800331e:	2000      	movs	r0, #0
 8003320:	f7ff fe7a 	bl	8003018 <nRF24_ReadReg>
 8003324:	4603      	mov	r3, r0
 8003326:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_CRC;
 8003328:	7bfb      	ldrb	r3, [r7, #15]
 800332a:	f023 030c 	bic.w	r3, r3, #12
 800332e:	73fb      	strb	r3, [r7, #15]
	reg |= (scheme & nRF24_MASK_CRC);
 8003330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003334:	f003 030c 	and.w	r3, r3, #12
 8003338:	b25a      	sxtb	r2, r3
 800333a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800333e:	4313      	orrs	r3, r2
 8003340:	b25b      	sxtb	r3, r3
 8003342:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8003344:	7bfb      	ldrb	r3, [r7, #15]
 8003346:	4619      	mov	r1, r3
 8003348:	2000      	movs	r0, #0
 800334a:	f7ff fe89 	bl	8003060 <nRF24_WriteReg>
}
 800334e:	bf00      	nop
 8003350:	3710      	adds	r7, #16
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <nRF24_SetRFChannel>:
// Set frequency channel
// input:
//   channel - radio frequency channel, value from 0 to 127
// note: frequency will be (2400 + channel)MHz
// note: PLOS_CNT[7:4] bits of the OBSERVER_TX register will be reset
void nRF24_SetRFChannel(uint8_t channel) {
 8003356:	b580      	push	{r7, lr}
 8003358:	b082      	sub	sp, #8
 800335a:	af00      	add	r7, sp, #0
 800335c:	4603      	mov	r3, r0
 800335e:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_RF_CH, channel);
 8003360:	79fb      	ldrb	r3, [r7, #7]
 8003362:	4619      	mov	r1, r3
 8003364:	2005      	movs	r0, #5
 8003366:	f7ff fe7b 	bl	8003060 <nRF24_WriteReg>
}
 800336a:	bf00      	nop
 800336c:	3708      	adds	r7, #8
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}

08003372 <nRF24_SetAddrWidth>:

// Set of address widths
// input:
//   addr_width - RX/TX address field width, value from 3 to 5
// note: this setting is common for all pipes
void nRF24_SetAddrWidth(uint8_t addr_width) {
 8003372:	b580      	push	{r7, lr}
 8003374:	b082      	sub	sp, #8
 8003376:	af00      	add	r7, sp, #0
 8003378:	4603      	mov	r3, r0
 800337a:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_SETUP_AW, addr_width - 2);
 800337c:	79fb      	ldrb	r3, [r7, #7]
 800337e:	3b02      	subs	r3, #2
 8003380:	b2db      	uxtb	r3, r3
 8003382:	4619      	mov	r1, r3
 8003384:	2003      	movs	r0, #3
 8003386:	f7ff fe6b 	bl	8003060 <nRF24_WriteReg>
}
 800338a:	bf00      	nop
 800338c:	3708      	adds	r7, #8
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
	...

08003394 <nRF24_SetAddr>:
// note: buffer length must be equal to current address width of transceiver
// note: for pipes[2..5] only first byte of address will be written because
//       other bytes of address equals to pipe1
// note: for pipes[2..5] only first byte of address will be written because
//       pipes 1-5 share the four most significant address bytes
void nRF24_SetAddr(uint8_t pipe, const uint8_t *addr) {
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	4603      	mov	r3, r0
 800339c:	6039      	str	r1, [r7, #0]
 800339e:	71fb      	strb	r3, [r7, #7]
	uint8_t addr_width;

	// RX_ADDR_Px register
	switch (pipe) {
 80033a0:	79fb      	ldrb	r3, [r7, #7]
 80033a2:	2b06      	cmp	r3, #6
 80033a4:	d846      	bhi.n	8003434 <nRF24_SetAddr+0xa0>
 80033a6:	a201      	add	r2, pc, #4	; (adr r2, 80033ac <nRF24_SetAddr+0x18>)
 80033a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ac:	080033c9 	.word	0x080033c9
 80033b0:	080033c9 	.word	0x080033c9
 80033b4:	08003421 	.word	0x08003421
 80033b8:	08003421 	.word	0x08003421
 80033bc:	08003421 	.word	0x08003421
 80033c0:	08003421 	.word	0x08003421
 80033c4:	080033c9 	.word	0x080033c9
		case nRF24_PIPETX:
		case nRF24_PIPE0:
		case nRF24_PIPE1:
			// Get address width
			addr_width = nRF24_ReadReg(nRF24_REG_SETUP_AW) + 1;
 80033c8:	2003      	movs	r0, #3
 80033ca:	f7ff fe25 	bl	8003018 <nRF24_ReadReg>
 80033ce:	4603      	mov	r3, r0
 80033d0:	3301      	adds	r3, #1
 80033d2:	73fb      	strb	r3, [r7, #15]
			// Write address in reverse order (LSByte first)
			addr += addr_width;
 80033d4:	7bfb      	ldrb	r3, [r7, #15]
 80033d6:	683a      	ldr	r2, [r7, #0]
 80033d8:	4413      	add	r3, r2
 80033da:	603b      	str	r3, [r7, #0]
			nRF24_CSN_L();
 80033dc:	2200      	movs	r2, #0
 80033de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80033e2:	4817      	ldr	r0, [pc, #92]	; (8003440 <nRF24_SetAddr+0xac>)
 80033e4:	f003 f996 	bl	8006714 <HAL_GPIO_WritePin>
			nRF24_LL_RW(nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 80033e8:	79fb      	ldrb	r3, [r7, #7]
 80033ea:	4a16      	ldr	r2, [pc, #88]	; (8003444 <nRF24_SetAddr+0xb0>)
 80033ec:	5cd3      	ldrb	r3, [r2, r3]
 80033ee:	f043 0320 	orr.w	r3, r3, #32
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7ff fde9 	bl	8002fcc <nRF24_LL_RW>
			do {
				nRF24_LL_RW(*addr--);
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	1e5a      	subs	r2, r3, #1
 80033fe:	603a      	str	r2, [r7, #0]
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	4618      	mov	r0, r3
 8003404:	f7ff fde2 	bl	8002fcc <nRF24_LL_RW>
			} while (addr_width--);
 8003408:	7bfb      	ldrb	r3, [r7, #15]
 800340a:	1e5a      	subs	r2, r3, #1
 800340c:	73fa      	strb	r2, [r7, #15]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d1f3      	bne.n	80033fa <nRF24_SetAddr+0x66>
			nRF24_CSN_H();
 8003412:	2201      	movs	r2, #1
 8003414:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003418:	4809      	ldr	r0, [pc, #36]	; (8003440 <nRF24_SetAddr+0xac>)
 800341a:	f003 f97b 	bl	8006714 <HAL_GPIO_WritePin>
			break;
 800341e:	e00a      	b.n	8003436 <nRF24_SetAddr+0xa2>
		case nRF24_PIPE2:
		case nRF24_PIPE3:
		case nRF24_PIPE4:
		case nRF24_PIPE5:
			// Write address LSBbyte (only first byte from the addr buffer)
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
 8003420:	79fb      	ldrb	r3, [r7, #7]
 8003422:	4a08      	ldr	r2, [pc, #32]	; (8003444 <nRF24_SetAddr+0xb0>)
 8003424:	5cd2      	ldrb	r2, [r2, r3]
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	4619      	mov	r1, r3
 800342c:	4610      	mov	r0, r2
 800342e:	f7ff fe17 	bl	8003060 <nRF24_WriteReg>
			break;
 8003432:	e000      	b.n	8003436 <nRF24_SetAddr+0xa2>
		default:
			// Incorrect pipe number -> do nothing
			break;
 8003434:	bf00      	nop
	}
}
 8003436:	bf00      	nop
 8003438:	3710      	adds	r7, #16
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	40020000 	.word	0x40020000
 8003444:	0800d0f0 	.word	0x0800d0f0

08003448 <nRF24_SetTXPower>:

// Configure RF output power in TX mode
// input:
//   tx_pwr - RF output power, one of nRF24_TXPWR_xx values
void nRF24_SetTXPower(uint8_t tx_pwr) {
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	4603      	mov	r3, r0
 8003450:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_PWR[2:1] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8003452:	2006      	movs	r0, #6
 8003454:	f7ff fde0 	bl	8003018 <nRF24_ReadReg>
 8003458:	4603      	mov	r3, r0
 800345a:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_RF_PWR;
 800345c:	7bfb      	ldrb	r3, [r7, #15]
 800345e:	f023 0306 	bic.w	r3, r3, #6
 8003462:	73fb      	strb	r3, [r7, #15]
	reg |= tx_pwr;
 8003464:	7bfa      	ldrb	r2, [r7, #15]
 8003466:	79fb      	ldrb	r3, [r7, #7]
 8003468:	4313      	orrs	r3, r2
 800346a:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 800346c:	7bfb      	ldrb	r3, [r7, #15]
 800346e:	4619      	mov	r1, r3
 8003470:	2006      	movs	r0, #6
 8003472:	f7ff fdf5 	bl	8003060 <nRF24_WriteReg>
}
 8003476:	bf00      	nop
 8003478:	3710      	adds	r7, #16
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}

0800347e <nRF24_SetDataRate>:

// Configure transceiver data rate
// input:
//   data_rate - data rate, one of nRF24_DR_xx values
void nRF24_SetDataRate(uint8_t data_rate) {
 800347e:	b580      	push	{r7, lr}
 8003480:	b084      	sub	sp, #16
 8003482:	af00      	add	r7, sp, #0
 8003484:	4603      	mov	r3, r0
 8003486:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_DR_LOW[5] and RF_DR_HIGH[3] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8003488:	2006      	movs	r0, #6
 800348a:	f7ff fdc5 	bl	8003018 <nRF24_ReadReg>
 800348e:	4603      	mov	r3, r0
 8003490:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_DATARATE;
 8003492:	7bfb      	ldrb	r3, [r7, #15]
 8003494:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8003498:	73fb      	strb	r3, [r7, #15]
	reg |= data_rate;
 800349a:	7bfa      	ldrb	r2, [r7, #15]
 800349c:	79fb      	ldrb	r3, [r7, #7]
 800349e:	4313      	orrs	r3, r2
 80034a0:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 80034a2:	7bfb      	ldrb	r3, [r7, #15]
 80034a4:	4619      	mov	r1, r3
 80034a6:	2006      	movs	r0, #6
 80034a8:	f7ff fdda 	bl	8003060 <nRF24_WriteReg>
}
 80034ac:	bf00      	nop
 80034ae:	3710      	adds	r7, #16
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <nRF24_SetRXPipe>:
// Configure a specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
//   aa_state - state of auto acknowledgment, one of nRF24_AA_xx values
//   payload_len - payload length in bytes
void nRF24_SetRXPipe(uint8_t pipe, uint8_t aa_state, uint8_t payload_len) {
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	4603      	mov	r3, r0
 80034bc:	71fb      	strb	r3, [r7, #7]
 80034be:	460b      	mov	r3, r1
 80034c0:	71bb      	strb	r3, [r7, #6]
 80034c2:	4613      	mov	r3, r2
 80034c4:	717b      	strb	r3, [r7, #5]
	uint8_t reg;

	// Enable the specified pipe (EN_RXADDR register)
	reg = (nRF24_ReadReg(nRF24_REG_EN_RXADDR) | (1 << pipe)) & nRF24_MASK_EN_RX;
 80034c6:	2002      	movs	r0, #2
 80034c8:	f7ff fda6 	bl	8003018 <nRF24_ReadReg>
 80034cc:	4603      	mov	r3, r0
 80034ce:	b25a      	sxtb	r2, r3
 80034d0:	79fb      	ldrb	r3, [r7, #7]
 80034d2:	2101      	movs	r1, #1
 80034d4:	fa01 f303 	lsl.w	r3, r1, r3
 80034d8:	b25b      	sxtb	r3, r3
 80034da:	4313      	orrs	r3, r2
 80034dc:	b25b      	sxtb	r3, r3
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80034e4:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, reg);
 80034e6:	7bfb      	ldrb	r3, [r7, #15]
 80034e8:	4619      	mov	r1, r3
 80034ea:	2002      	movs	r0, #2
 80034ec:	f7ff fdb8 	bl	8003060 <nRF24_WriteReg>

	// Set RX payload length (RX_PW_Px register)
	nRF24_WriteReg(nRF24_RX_PW_PIPE[pipe], payload_len & nRF24_MASK_RX_PW);
 80034f0:	79fb      	ldrb	r3, [r7, #7]
 80034f2:	4a19      	ldr	r2, [pc, #100]	; (8003558 <nRF24_SetRXPipe+0xa4>)
 80034f4:	5cd2      	ldrb	r2, [r2, r3]
 80034f6:	797b      	ldrb	r3, [r7, #5]
 80034f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	4619      	mov	r1, r3
 8003500:	4610      	mov	r0, r2
 8003502:	f7ff fdad 	bl	8003060 <nRF24_WriteReg>

	// Set auto acknowledgment for a specified pipe (EN_AA register)
	reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 8003506:	2001      	movs	r0, #1
 8003508:	f7ff fd86 	bl	8003018 <nRF24_ReadReg>
 800350c:	4603      	mov	r3, r0
 800350e:	73fb      	strb	r3, [r7, #15]
	if (aa_state == nRF24_AA_ON) {
 8003510:	79bb      	ldrb	r3, [r7, #6]
 8003512:	2b01      	cmp	r3, #1
 8003514:	d10a      	bne.n	800352c <nRF24_SetRXPipe+0x78>
		reg |=  (1 << pipe);
 8003516:	79fb      	ldrb	r3, [r7, #7]
 8003518:	2201      	movs	r2, #1
 800351a:	fa02 f303 	lsl.w	r3, r2, r3
 800351e:	b25a      	sxtb	r2, r3
 8003520:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003524:	4313      	orrs	r3, r2
 8003526:	b25b      	sxtb	r3, r3
 8003528:	73fb      	strb	r3, [r7, #15]
 800352a:	e00b      	b.n	8003544 <nRF24_SetRXPipe+0x90>
	} else {
		reg &= ~(1 << pipe);
 800352c:	79fb      	ldrb	r3, [r7, #7]
 800352e:	2201      	movs	r2, #1
 8003530:	fa02 f303 	lsl.w	r3, r2, r3
 8003534:	b25b      	sxtb	r3, r3
 8003536:	43db      	mvns	r3, r3
 8003538:	b25a      	sxtb	r2, r3
 800353a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800353e:	4013      	ands	r3, r2
 8003540:	b25b      	sxtb	r3, r3
 8003542:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 8003544:	7bfb      	ldrb	r3, [r7, #15]
 8003546:	4619      	mov	r1, r3
 8003548:	2001      	movs	r0, #1
 800354a:	f7ff fd89 	bl	8003060 <nRF24_WriteReg>
}
 800354e:	bf00      	nop
 8003550:	3710      	adds	r7, #16
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	0800d0e8 	.word	0x0800d0e8

0800355c <nRF24_DisableAA>:
}

// Disable the auto retransmit (a.k.a. enhanced ShockBurst) for one or all RX pipes
// input:
//   pipe - number of the RX pipe, value from 0 to 5, any other value will disable AA for all RX pipes
void nRF24_DisableAA(uint8_t pipe) {
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	4603      	mov	r3, r0
 8003564:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	if (pipe > 5) {
 8003566:	79fb      	ldrb	r3, [r7, #7]
 8003568:	2b05      	cmp	r3, #5
 800356a:	d904      	bls.n	8003576 <nRF24_DisableAA+0x1a>
		// Disable Auto-ACK for ALL pipes
		nRF24_WriteReg(nRF24_REG_EN_AA, 0x00);
 800356c:	2100      	movs	r1, #0
 800356e:	2001      	movs	r0, #1
 8003570:	f7ff fd76 	bl	8003060 <nRF24_WriteReg>
		// Clear bit in the EN_AA register
		reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
		reg &= ~(1 << pipe);
		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
	}
}
 8003574:	e015      	b.n	80035a2 <nRF24_DisableAA+0x46>
		reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
 8003576:	2001      	movs	r0, #1
 8003578:	f7ff fd4e 	bl	8003018 <nRF24_ReadReg>
 800357c:	4603      	mov	r3, r0
 800357e:	73fb      	strb	r3, [r7, #15]
		reg &= ~(1 << pipe);
 8003580:	79fb      	ldrb	r3, [r7, #7]
 8003582:	2201      	movs	r2, #1
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	b25b      	sxtb	r3, r3
 800358a:	43db      	mvns	r3, r3
 800358c:	b25a      	sxtb	r2, r3
 800358e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003592:	4013      	ands	r3, r2
 8003594:	b25b      	sxtb	r3, r3
 8003596:	73fb      	strb	r3, [r7, #15]
		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 8003598:	7bfb      	ldrb	r3, [r7, #15]
 800359a:	4619      	mov	r1, r3
 800359c:	2001      	movs	r0, #1
 800359e:	f7ff fd5f 	bl	8003060 <nRF24_WriteReg>
}
 80035a2:	bf00      	nop
 80035a4:	3710      	adds	r7, #16
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}

080035aa <nRF24_GetStatus>:

// Get value of the STATUS register
// return: value of STATUS register
uint8_t nRF24_GetStatus(void) {
 80035aa:	b580      	push	{r7, lr}
 80035ac:	af00      	add	r7, sp, #0
	return nRF24_ReadReg(nRF24_REG_STATUS);
 80035ae:	2007      	movs	r0, #7
 80035b0:	f7ff fd32 	bl	8003018 <nRF24_ReadReg>
 80035b4:	4603      	mov	r3, r0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	bd80      	pop	{r7, pc}

080035ba <nRF24_GetStatus_RXFIFO>:
	return (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_STATUS_IRQ);
}

// Get status of the RX FIFO
// return: one of the nRF24_STATUS_RXFIFO_xx values
uint8_t nRF24_GetStatus_RXFIFO(void) {
 80035ba:	b580      	push	{r7, lr}
 80035bc:	af00      	add	r7, sp, #0
	return (nRF24_ReadReg(nRF24_REG_FIFO_STATUS) & nRF24_MASK_RXFIFO);
 80035be:	2017      	movs	r0, #23
 80035c0:	f7ff fd2a 	bl	8003018 <nRF24_ReadReg>
 80035c4:	4603      	mov	r3, r0
 80035c6:	f003 0303 	and.w	r3, r3, #3
 80035ca:	b2db      	uxtb	r3, r3
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	bd80      	pop	{r7, pc}

080035d0 <nRF24_FlushTX>:
	reg = nRF24_ReadReg(nRF24_REG_RF_CH);
	nRF24_WriteReg(nRF24_REG_RF_CH, reg);
}

// Flush the TX FIFO
void nRF24_FlushTX(void) {
 80035d0:	b580      	push	{r7, lr}
 80035d2:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 80035d4:	21ff      	movs	r1, #255	; 0xff
 80035d6:	20e1      	movs	r0, #225	; 0xe1
 80035d8:	f7ff fd42 	bl	8003060 <nRF24_WriteReg>
}
 80035dc:	bf00      	nop
 80035de:	bd80      	pop	{r7, pc}

080035e0 <nRF24_FlushRX>:

// Flush the RX FIFO
void nRF24_FlushRX(void) {
 80035e0:	b580      	push	{r7, lr}
 80035e2:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 80035e4:	21ff      	movs	r1, #255	; 0xff
 80035e6:	20e2      	movs	r0, #226	; 0xe2
 80035e8:	f7ff fd3a 	bl	8003060 <nRF24_WriteReg>
}
 80035ec:	bf00      	nop
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <nRF24_ClearIRQFlags>:

// Clear any pending IRQ flags
void nRF24_ClearIRQFlags(void) {
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
	uint8_t reg;

	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
	reg  = nRF24_ReadReg(nRF24_REG_STATUS);
 80035f6:	2007      	movs	r0, #7
 80035f8:	f7ff fd0e 	bl	8003018 <nRF24_ReadReg>
 80035fc:	4603      	mov	r3, r0
 80035fe:	71fb      	strb	r3, [r7, #7]
	reg |= nRF24_MASK_STATUS_IRQ;
 8003600:	79fb      	ldrb	r3, [r7, #7]
 8003602:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003606:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_STATUS, reg);
 8003608:	79fb      	ldrb	r3, [r7, #7]
 800360a:	4619      	mov	r1, r3
 800360c:	2007      	movs	r0, #7
 800360e:	f7ff fd27 	bl	8003060 <nRF24_WriteReg>
}
 8003612:	bf00      	nop
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <nRF24_WritePayload>:

// Write TX payload
// input:
//   pBuf - pointer to the buffer with payload data
//   length - payload length in bytes
void nRF24_WritePayload(uint8_t *pBuf, uint8_t length) {
 800361a:	b580      	push	{r7, lr}
 800361c:	b082      	sub	sp, #8
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
 8003622:	460b      	mov	r3, r1
 8003624:	70fb      	strb	r3, [r7, #3]
	nRF24_WriteMBReg(nRF24_CMD_W_TX_PAYLOAD, pBuf, length);
 8003626:	78fb      	ldrb	r3, [r7, #3]
 8003628:	461a      	mov	r2, r3
 800362a:	6879      	ldr	r1, [r7, #4]
 800362c:	20a0      	movs	r0, #160	; 0xa0
 800362e:	f7ff fd85 	bl	800313c <nRF24_WriteMBReg>
}
 8003632:	bf00      	nop
 8003634:	3708      	adds	r7, #8
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
	...

0800363c <nRF24_ReadPayload>:
//   pBuf - pointer to the buffer to store a payload data
//   length - pointer to variable to store a payload length
// return: one of nRF24_RX_xx values
//   nRF24_RX_PIPEX - packet has been received from the pipe number X
//   nRF24_RX_EMPTY - the RX FIFO is empty
nRF24_RXResult nRF24_ReadPayload(uint8_t *pBuf, uint8_t *length) {
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
	uint8_t pipe;

	// Extract a payload pipe number from the STATUS register
	pipe = (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_RX_P_NO) >> 1;
 8003646:	2007      	movs	r0, #7
 8003648:	f7ff fce6 	bl	8003018 <nRF24_ReadReg>
 800364c:	4603      	mov	r3, r0
 800364e:	105b      	asrs	r3, r3, #1
 8003650:	b2db      	uxtb	r3, r3
 8003652:	f003 0307 	and.w	r3, r3, #7
 8003656:	73fb      	strb	r3, [r7, #15]

	// RX FIFO empty?
	if (pipe < 6) {
 8003658:	7bfb      	ldrb	r3, [r7, #15]
 800365a:	2b05      	cmp	r3, #5
 800365c:	d816      	bhi.n	800368c <nRF24_ReadPayload+0x50>
		// Get payload length
		*length = nRF24_ReadReg(nRF24_RX_PW_PIPE[pipe]);
 800365e:	7bfb      	ldrb	r3, [r7, #15]
 8003660:	4a0e      	ldr	r2, [pc, #56]	; (800369c <nRF24_ReadPayload+0x60>)
 8003662:	5cd3      	ldrb	r3, [r2, r3]
 8003664:	4618      	mov	r0, r3
 8003666:	f7ff fcd7 	bl	8003018 <nRF24_ReadReg>
 800366a:	4603      	mov	r3, r0
 800366c:	461a      	mov	r2, r3
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	701a      	strb	r2, [r3, #0]

		// Read a payload from the RX FIFO
		if (*length) {
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d006      	beq.n	8003688 <nRF24_ReadPayload+0x4c>
			nRF24_ReadMBReg(nRF24_CMD_R_RX_PAYLOAD, pBuf, *length);
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	461a      	mov	r2, r3
 8003680:	6879      	ldr	r1, [r7, #4]
 8003682:	2061      	movs	r0, #97	; 0x61
 8003684:	f7ff fd2e 	bl	80030e4 <nRF24_ReadMBReg>
		}

		return ((nRF24_RXResult)pipe);
 8003688:	7bfb      	ldrb	r3, [r7, #15]
 800368a:	e003      	b.n	8003694 <nRF24_ReadPayload+0x58>
	}

	// The RX FIFO is empty
	*length = 0;
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	2200      	movs	r2, #0
 8003690:	701a      	strb	r2, [r3, #0]

	return nRF24_RX_EMPTY;
 8003692:	23ff      	movs	r3, #255	; 0xff
}
 8003694:	4618      	mov	r0, r3
 8003696:	3710      	adds	r7, #16
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	0800d0e8 	.word	0x0800d0e8

080036a0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80036a4:	4b17      	ldr	r3, [pc, #92]	; (8003704 <MX_SPI1_Init+0x64>)
 80036a6:	4a18      	ldr	r2, [pc, #96]	; (8003708 <MX_SPI1_Init+0x68>)
 80036a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80036aa:	4b16      	ldr	r3, [pc, #88]	; (8003704 <MX_SPI1_Init+0x64>)
 80036ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80036b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80036b2:	4b14      	ldr	r3, [pc, #80]	; (8003704 <MX_SPI1_Init+0x64>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80036b8:	4b12      	ldr	r3, [pc, #72]	; (8003704 <MX_SPI1_Init+0x64>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80036be:	4b11      	ldr	r3, [pc, #68]	; (8003704 <MX_SPI1_Init+0x64>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80036c4:	4b0f      	ldr	r3, [pc, #60]	; (8003704 <MX_SPI1_Init+0x64>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80036ca:	4b0e      	ldr	r3, [pc, #56]	; (8003704 <MX_SPI1_Init+0x64>)
 80036cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80036d2:	4b0c      	ldr	r3, [pc, #48]	; (8003704 <MX_SPI1_Init+0x64>)
 80036d4:	2210      	movs	r2, #16
 80036d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80036d8:	4b0a      	ldr	r3, [pc, #40]	; (8003704 <MX_SPI1_Init+0x64>)
 80036da:	2200      	movs	r2, #0
 80036dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80036de:	4b09      	ldr	r3, [pc, #36]	; (8003704 <MX_SPI1_Init+0x64>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036e4:	4b07      	ldr	r3, [pc, #28]	; (8003704 <MX_SPI1_Init+0x64>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80036ea:	4b06      	ldr	r3, [pc, #24]	; (8003704 <MX_SPI1_Init+0x64>)
 80036ec:	220a      	movs	r2, #10
 80036ee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80036f0:	4804      	ldr	r0, [pc, #16]	; (8003704 <MX_SPI1_Init+0x64>)
 80036f2:	f003 fdb7 	bl	8007264 <HAL_SPI_Init>
 80036f6:	4603      	mov	r3, r0
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d001      	beq.n	8003700 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80036fc:	f7ff fc0e 	bl	8002f1c <Error_Handler>
  }

}
 8003700:	bf00      	nop
 8003702:	bd80      	pop	{r7, pc}
 8003704:	20000624 	.word	0x20000624
 8003708:	40013000 	.word	0x40013000

0800370c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8003710:	4b17      	ldr	r3, [pc, #92]	; (8003770 <MX_SPI2_Init+0x64>)
 8003712:	4a18      	ldr	r2, [pc, #96]	; (8003774 <MX_SPI2_Init+0x68>)
 8003714:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003716:	4b16      	ldr	r3, [pc, #88]	; (8003770 <MX_SPI2_Init+0x64>)
 8003718:	f44f 7282 	mov.w	r2, #260	; 0x104
 800371c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800371e:	4b14      	ldr	r3, [pc, #80]	; (8003770 <MX_SPI2_Init+0x64>)
 8003720:	2200      	movs	r2, #0
 8003722:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003724:	4b12      	ldr	r3, [pc, #72]	; (8003770 <MX_SPI2_Init+0x64>)
 8003726:	2200      	movs	r2, #0
 8003728:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800372a:	4b11      	ldr	r3, [pc, #68]	; (8003770 <MX_SPI2_Init+0x64>)
 800372c:	2200      	movs	r2, #0
 800372e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003730:	4b0f      	ldr	r3, [pc, #60]	; (8003770 <MX_SPI2_Init+0x64>)
 8003732:	2200      	movs	r2, #0
 8003734:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003736:	4b0e      	ldr	r3, [pc, #56]	; (8003770 <MX_SPI2_Init+0x64>)
 8003738:	f44f 7200 	mov.w	r2, #512	; 0x200
 800373c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800373e:	4b0c      	ldr	r3, [pc, #48]	; (8003770 <MX_SPI2_Init+0x64>)
 8003740:	2208      	movs	r2, #8
 8003742:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003744:	4b0a      	ldr	r3, [pc, #40]	; (8003770 <MX_SPI2_Init+0x64>)
 8003746:	2200      	movs	r2, #0
 8003748:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800374a:	4b09      	ldr	r3, [pc, #36]	; (8003770 <MX_SPI2_Init+0x64>)
 800374c:	2200      	movs	r2, #0
 800374e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003750:	4b07      	ldr	r3, [pc, #28]	; (8003770 <MX_SPI2_Init+0x64>)
 8003752:	2200      	movs	r2, #0
 8003754:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003756:	4b06      	ldr	r3, [pc, #24]	; (8003770 <MX_SPI2_Init+0x64>)
 8003758:	220a      	movs	r2, #10
 800375a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800375c:	4804      	ldr	r0, [pc, #16]	; (8003770 <MX_SPI2_Init+0x64>)
 800375e:	f003 fd81 	bl	8007264 <HAL_SPI_Init>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d001      	beq.n	800376c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003768:	f7ff fbd8 	bl	8002f1c <Error_Handler>
  }

}
 800376c:	bf00      	nop
 800376e:	bd80      	pop	{r7, pc}
 8003770:	20000574 	.word	0x20000574
 8003774:	40003800 	.word	0x40003800

08003778 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 800377c:	4b17      	ldr	r3, [pc, #92]	; (80037dc <MX_SPI3_Init+0x64>)
 800377e:	4a18      	ldr	r2, [pc, #96]	; (80037e0 <MX_SPI3_Init+0x68>)
 8003780:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003782:	4b16      	ldr	r3, [pc, #88]	; (80037dc <MX_SPI3_Init+0x64>)
 8003784:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003788:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800378a:	4b14      	ldr	r3, [pc, #80]	; (80037dc <MX_SPI3_Init+0x64>)
 800378c:	2200      	movs	r2, #0
 800378e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003790:	4b12      	ldr	r3, [pc, #72]	; (80037dc <MX_SPI3_Init+0x64>)
 8003792:	2200      	movs	r2, #0
 8003794:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003796:	4b11      	ldr	r3, [pc, #68]	; (80037dc <MX_SPI3_Init+0x64>)
 8003798:	2200      	movs	r2, #0
 800379a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800379c:	4b0f      	ldr	r3, [pc, #60]	; (80037dc <MX_SPI3_Init+0x64>)
 800379e:	2200      	movs	r2, #0
 80037a0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80037a2:	4b0e      	ldr	r3, [pc, #56]	; (80037dc <MX_SPI3_Init+0x64>)
 80037a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037a8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80037aa:	4b0c      	ldr	r3, [pc, #48]	; (80037dc <MX_SPI3_Init+0x64>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80037b0:	4b0a      	ldr	r3, [pc, #40]	; (80037dc <MX_SPI3_Init+0x64>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80037b6:	4b09      	ldr	r3, [pc, #36]	; (80037dc <MX_SPI3_Init+0x64>)
 80037b8:	2200      	movs	r2, #0
 80037ba:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037bc:	4b07      	ldr	r3, [pc, #28]	; (80037dc <MX_SPI3_Init+0x64>)
 80037be:	2200      	movs	r2, #0
 80037c0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80037c2:	4b06      	ldr	r3, [pc, #24]	; (80037dc <MX_SPI3_Init+0x64>)
 80037c4:	220a      	movs	r2, #10
 80037c6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80037c8:	4804      	ldr	r0, [pc, #16]	; (80037dc <MX_SPI3_Init+0x64>)
 80037ca:	f003 fd4b 	bl	8007264 <HAL_SPI_Init>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d001      	beq.n	80037d8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80037d4:	f7ff fba2 	bl	8002f1c <Error_Handler>
  }

}
 80037d8:	bf00      	nop
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	200005cc 	.word	0x200005cc
 80037e0:	40003c00 	.word	0x40003c00

080037e4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b08e      	sub	sp, #56	; 0x38
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037f0:	2200      	movs	r2, #0
 80037f2:	601a      	str	r2, [r3, #0]
 80037f4:	605a      	str	r2, [r3, #4]
 80037f6:	609a      	str	r2, [r3, #8]
 80037f8:	60da      	str	r2, [r3, #12]
 80037fa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a4b      	ldr	r2, [pc, #300]	; (8003930 <HAL_SPI_MspInit+0x14c>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d12c      	bne.n	8003860 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003806:	2300      	movs	r3, #0
 8003808:	623b      	str	r3, [r7, #32]
 800380a:	4b4a      	ldr	r3, [pc, #296]	; (8003934 <HAL_SPI_MspInit+0x150>)
 800380c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800380e:	4a49      	ldr	r2, [pc, #292]	; (8003934 <HAL_SPI_MspInit+0x150>)
 8003810:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003814:	6453      	str	r3, [r2, #68]	; 0x44
 8003816:	4b47      	ldr	r3, [pc, #284]	; (8003934 <HAL_SPI_MspInit+0x150>)
 8003818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800381a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800381e:	623b      	str	r3, [r7, #32]
 8003820:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003822:	2300      	movs	r3, #0
 8003824:	61fb      	str	r3, [r7, #28]
 8003826:	4b43      	ldr	r3, [pc, #268]	; (8003934 <HAL_SPI_MspInit+0x150>)
 8003828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382a:	4a42      	ldr	r2, [pc, #264]	; (8003934 <HAL_SPI_MspInit+0x150>)
 800382c:	f043 0301 	orr.w	r3, r3, #1
 8003830:	6313      	str	r3, [r2, #48]	; 0x30
 8003832:	4b40      	ldr	r3, [pc, #256]	; (8003934 <HAL_SPI_MspInit+0x150>)
 8003834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003836:	f003 0301 	and.w	r3, r3, #1
 800383a:	61fb      	str	r3, [r7, #28]
 800383c:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800383e:	23e0      	movs	r3, #224	; 0xe0
 8003840:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003842:	2302      	movs	r3, #2
 8003844:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003846:	2300      	movs	r3, #0
 8003848:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800384a:	2303      	movs	r3, #3
 800384c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800384e:	2305      	movs	r3, #5
 8003850:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003852:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003856:	4619      	mov	r1, r3
 8003858:	4837      	ldr	r0, [pc, #220]	; (8003938 <HAL_SPI_MspInit+0x154>)
 800385a:	f002 fdd9 	bl	8006410 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800385e:	e063      	b.n	8003928 <HAL_SPI_MspInit+0x144>
  else if(spiHandle->Instance==SPI2)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a35      	ldr	r2, [pc, #212]	; (800393c <HAL_SPI_MspInit+0x158>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d12d      	bne.n	80038c6 <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800386a:	2300      	movs	r3, #0
 800386c:	61bb      	str	r3, [r7, #24]
 800386e:	4b31      	ldr	r3, [pc, #196]	; (8003934 <HAL_SPI_MspInit+0x150>)
 8003870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003872:	4a30      	ldr	r2, [pc, #192]	; (8003934 <HAL_SPI_MspInit+0x150>)
 8003874:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003878:	6413      	str	r3, [r2, #64]	; 0x40
 800387a:	4b2e      	ldr	r3, [pc, #184]	; (8003934 <HAL_SPI_MspInit+0x150>)
 800387c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003882:	61bb      	str	r3, [r7, #24]
 8003884:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003886:	2300      	movs	r3, #0
 8003888:	617b      	str	r3, [r7, #20]
 800388a:	4b2a      	ldr	r3, [pc, #168]	; (8003934 <HAL_SPI_MspInit+0x150>)
 800388c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388e:	4a29      	ldr	r2, [pc, #164]	; (8003934 <HAL_SPI_MspInit+0x150>)
 8003890:	f043 0302 	orr.w	r3, r3, #2
 8003894:	6313      	str	r3, [r2, #48]	; 0x30
 8003896:	4b27      	ldr	r3, [pc, #156]	; (8003934 <HAL_SPI_MspInit+0x150>)
 8003898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389a:	f003 0302 	and.w	r3, r3, #2
 800389e:	617b      	str	r3, [r7, #20]
 80038a0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 80038a2:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80038a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038a8:	2302      	movs	r3, #2
 80038aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ac:	2300      	movs	r3, #0
 80038ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038b0:	2303      	movs	r3, #3
 80038b2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80038b4:	2305      	movs	r3, #5
 80038b6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038bc:	4619      	mov	r1, r3
 80038be:	4820      	ldr	r0, [pc, #128]	; (8003940 <HAL_SPI_MspInit+0x15c>)
 80038c0:	f002 fda6 	bl	8006410 <HAL_GPIO_Init>
}
 80038c4:	e030      	b.n	8003928 <HAL_SPI_MspInit+0x144>
  else if(spiHandle->Instance==SPI3)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a1e      	ldr	r2, [pc, #120]	; (8003944 <HAL_SPI_MspInit+0x160>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d12b      	bne.n	8003928 <HAL_SPI_MspInit+0x144>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80038d0:	2300      	movs	r3, #0
 80038d2:	613b      	str	r3, [r7, #16]
 80038d4:	4b17      	ldr	r3, [pc, #92]	; (8003934 <HAL_SPI_MspInit+0x150>)
 80038d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d8:	4a16      	ldr	r2, [pc, #88]	; (8003934 <HAL_SPI_MspInit+0x150>)
 80038da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80038de:	6413      	str	r3, [r2, #64]	; 0x40
 80038e0:	4b14      	ldr	r3, [pc, #80]	; (8003934 <HAL_SPI_MspInit+0x150>)
 80038e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80038e8:	613b      	str	r3, [r7, #16]
 80038ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038ec:	2300      	movs	r3, #0
 80038ee:	60fb      	str	r3, [r7, #12]
 80038f0:	4b10      	ldr	r3, [pc, #64]	; (8003934 <HAL_SPI_MspInit+0x150>)
 80038f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f4:	4a0f      	ldr	r2, [pc, #60]	; (8003934 <HAL_SPI_MspInit+0x150>)
 80038f6:	f043 0302 	orr.w	r3, r3, #2
 80038fa:	6313      	str	r3, [r2, #48]	; 0x30
 80038fc:	4b0d      	ldr	r3, [pc, #52]	; (8003934 <HAL_SPI_MspInit+0x150>)
 80038fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003900:	f003 0302 	and.w	r3, r3, #2
 8003904:	60fb      	str	r3, [r7, #12]
 8003906:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003908:	2338      	movs	r3, #56	; 0x38
 800390a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800390c:	2302      	movs	r3, #2
 800390e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003910:	2300      	movs	r3, #0
 8003912:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003914:	2303      	movs	r3, #3
 8003916:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003918:	2306      	movs	r3, #6
 800391a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800391c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003920:	4619      	mov	r1, r3
 8003922:	4807      	ldr	r0, [pc, #28]	; (8003940 <HAL_SPI_MspInit+0x15c>)
 8003924:	f002 fd74 	bl	8006410 <HAL_GPIO_Init>
}
 8003928:	bf00      	nop
 800392a:	3738      	adds	r7, #56	; 0x38
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}
 8003930:	40013000 	.word	0x40013000
 8003934:	40023800 	.word	0x40023800
 8003938:	40020000 	.word	0x40020000
 800393c:	40003800 	.word	0x40003800
 8003940:	40020400 	.word	0x40020400
 8003944:	40003c00 	.word	0x40003c00

08003948 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003948:	b480      	push	{r7}
 800394a:	b083      	sub	sp, #12
 800394c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800394e:	2300      	movs	r3, #0
 8003950:	607b      	str	r3, [r7, #4]
 8003952:	4b10      	ldr	r3, [pc, #64]	; (8003994 <HAL_MspInit+0x4c>)
 8003954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003956:	4a0f      	ldr	r2, [pc, #60]	; (8003994 <HAL_MspInit+0x4c>)
 8003958:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800395c:	6453      	str	r3, [r2, #68]	; 0x44
 800395e:	4b0d      	ldr	r3, [pc, #52]	; (8003994 <HAL_MspInit+0x4c>)
 8003960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003962:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003966:	607b      	str	r3, [r7, #4]
 8003968:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800396a:	2300      	movs	r3, #0
 800396c:	603b      	str	r3, [r7, #0]
 800396e:	4b09      	ldr	r3, [pc, #36]	; (8003994 <HAL_MspInit+0x4c>)
 8003970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003972:	4a08      	ldr	r2, [pc, #32]	; (8003994 <HAL_MspInit+0x4c>)
 8003974:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003978:	6413      	str	r3, [r2, #64]	; 0x40
 800397a:	4b06      	ldr	r3, [pc, #24]	; (8003994 <HAL_MspInit+0x4c>)
 800397c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003982:	603b      	str	r3, [r7, #0]
 8003984:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003986:	bf00      	nop
 8003988:	370c      	adds	r7, #12
 800398a:	46bd      	mov	sp, r7
 800398c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003990:	4770      	bx	lr
 8003992:	bf00      	nop
 8003994:	40023800 	.word	0x40023800

08003998 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003998:	b480      	push	{r7}
 800399a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800399c:	bf00      	nop
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr

080039a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80039a6:	b480      	push	{r7}
 80039a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039aa:	e7fe      	b.n	80039aa <HardFault_Handler+0x4>

080039ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80039ac:	b480      	push	{r7}
 80039ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80039b0:	e7fe      	b.n	80039b0 <MemManage_Handler+0x4>

080039b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80039b2:	b480      	push	{r7}
 80039b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80039b6:	e7fe      	b.n	80039b6 <BusFault_Handler+0x4>

080039b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80039b8:	b480      	push	{r7}
 80039ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80039bc:	e7fe      	b.n	80039bc <UsageFault_Handler+0x4>

080039be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80039be:	b480      	push	{r7}
 80039c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80039c2:	bf00      	nop
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr

080039cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80039cc:	b480      	push	{r7}
 80039ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80039d0:	bf00      	nop
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr

080039da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80039da:	b480      	push	{r7}
 80039dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80039de:	bf00      	nop
 80039e0:	46bd      	mov	sp, r7
 80039e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e6:	4770      	bx	lr

080039e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80039ec:	f001 fd3c 	bl	8005468 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80039f0:	bf00      	nop
 80039f2:	bd80      	pop	{r7, pc}
 80039f4:	0000      	movs	r0, r0
	...

080039f8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80039f8:	b5b0      	push	{r4, r5, r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80039fe:	4890      	ldr	r0, [pc, #576]	; (8003c40 <TIM2_IRQHandler+0x248>)
 8003a00:	f004 fa3a 	bl	8007e78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  //blinky--------------------------------------------------------------
  LEDcount++;
 8003a04:	4b8f      	ldr	r3, [pc, #572]	; (8003c44 <TIM2_IRQHandler+0x24c>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	3301      	adds	r3, #1
 8003a0a:	4a8e      	ldr	r2, [pc, #568]	; (8003c44 <TIM2_IRQHandler+0x24c>)
 8003a0c:	6013      	str	r3, [r2, #0]
  if(LEDcount>=50)
 8003a0e:	4b8d      	ldr	r3, [pc, #564]	; (8003c44 <TIM2_IRQHandler+0x24c>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	2b31      	cmp	r3, #49	; 0x31
 8003a14:	d907      	bls.n	8003a26 <TIM2_IRQHandler+0x2e>
  {
	  LEDcount=0;
 8003a16:	4b8b      	ldr	r3, [pc, #556]	; (8003c44 <TIM2_IRQHandler+0x24c>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	601a      	str	r2, [r3, #0]
	  HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 8003a1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003a20:	4889      	ldr	r0, [pc, #548]	; (8003c48 <TIM2_IRQHandler+0x250>)
 8003a22:	f002 fe90 	bl	8006746 <HAL_GPIO_TogglePin>
  }//-------------------------------------------------------------------


  //Read Battery Voltage-----------------------------------------------
  HAL_ADC_PollForConversion(&hadc1,1);
 8003a26:	2101      	movs	r1, #1
 8003a28:	4888      	ldr	r0, [pc, #544]	; (8003c4c <TIM2_IRQHandler+0x254>)
 8003a2a:	f001 fe49 	bl	80056c0 <HAL_ADC_PollForConversion>
  BattmV=HAL_ADC_GetValue(&hadc1)*BATTADCTOMV;
 8003a2e:	4887      	ldr	r0, [pc, #540]	; (8003c4c <TIM2_IRQHandler+0x254>)
 8003a30:	f001 feca 	bl	80057c8 <HAL_ADC_GetValue>
 8003a34:	ee07 0a90 	vmov	s15, r0
 8003a38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a3c:	ed9f 7a84 	vldr	s14, [pc, #528]	; 8003c50 <TIM2_IRQHandler+0x258>
 8003a40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a48:	ee17 2a90 	vmov	r2, s15
 8003a4c:	4b81      	ldr	r3, [pc, #516]	; (8003c54 <TIM2_IRQHandler+0x25c>)
 8003a4e:	601a      	str	r2, [r3, #0]

  //Battery average value-----------------------------------------------
  BAttmVhist[batthistindx]=BattmV;
 8003a50:	4b81      	ldr	r3, [pc, #516]	; (8003c58 <TIM2_IRQHandler+0x260>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a7f      	ldr	r2, [pc, #508]	; (8003c54 <TIM2_IRQHandler+0x25c>)
 8003a56:	6812      	ldr	r2, [r2, #0]
 8003a58:	4980      	ldr	r1, [pc, #512]	; (8003c5c <TIM2_IRQHandler+0x264>)
 8003a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  batthistindx++;
 8003a5e:	4b7e      	ldr	r3, [pc, #504]	; (8003c58 <TIM2_IRQHandler+0x260>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	3301      	adds	r3, #1
 8003a64:	4a7c      	ldr	r2, [pc, #496]	; (8003c58 <TIM2_IRQHandler+0x260>)
 8003a66:	6013      	str	r3, [r2, #0]

  if(batthistindx >= BATTAVERAGETIME)batthistindx=0;
 8003a68:	4b7b      	ldr	r3, [pc, #492]	; (8003c58 <TIM2_IRQHandler+0x260>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	2b31      	cmp	r3, #49	; 0x31
 8003a6e:	d902      	bls.n	8003a76 <TIM2_IRQHandler+0x7e>
 8003a70:	4b79      	ldr	r3, [pc, #484]	; (8003c58 <TIM2_IRQHandler+0x260>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	601a      	str	r2, [r3, #0]

  BattmVSUM=0;
 8003a76:	4b7a      	ldr	r3, [pc, #488]	; (8003c60 <TIM2_IRQHandler+0x268>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	601a      	str	r2, [r3, #0]

  for(i=0;i<BATTAVERAGETIME;i++)
 8003a7c:	4b79      	ldr	r3, [pc, #484]	; (8003c64 <TIM2_IRQHandler+0x26c>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	601a      	str	r2, [r3, #0]
 8003a82:	e00e      	b.n	8003aa2 <TIM2_IRQHandler+0xaa>
  {
	  BattmVSUM+=BAttmVhist[i];
 8003a84:	4b77      	ldr	r3, [pc, #476]	; (8003c64 <TIM2_IRQHandler+0x26c>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a74      	ldr	r2, [pc, #464]	; (8003c5c <TIM2_IRQHandler+0x264>)
 8003a8a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003a8e:	4b74      	ldr	r3, [pc, #464]	; (8003c60 <TIM2_IRQHandler+0x268>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4413      	add	r3, r2
 8003a94:	4a72      	ldr	r2, [pc, #456]	; (8003c60 <TIM2_IRQHandler+0x268>)
 8003a96:	6013      	str	r3, [r2, #0]
  for(i=0;i<BATTAVERAGETIME;i++)
 8003a98:	4b72      	ldr	r3, [pc, #456]	; (8003c64 <TIM2_IRQHandler+0x26c>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	4a71      	ldr	r2, [pc, #452]	; (8003c64 <TIM2_IRQHandler+0x26c>)
 8003aa0:	6013      	str	r3, [r2, #0]
 8003aa2:	4b70      	ldr	r3, [pc, #448]	; (8003c64 <TIM2_IRQHandler+0x26c>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	2b31      	cmp	r3, #49	; 0x31
 8003aa8:	d9ec      	bls.n	8003a84 <TIM2_IRQHandler+0x8c>
  }

  BattmVAVG=BattmVSUM/(BATTAVERAGETIME);
 8003aaa:	4b6d      	ldr	r3, [pc, #436]	; (8003c60 <TIM2_IRQHandler+0x268>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a6e      	ldr	r2, [pc, #440]	; (8003c68 <TIM2_IRQHandler+0x270>)
 8003ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab4:	091b      	lsrs	r3, r3, #4
 8003ab6:	4a6d      	ldr	r2, [pc, #436]	; (8003c6c <TIM2_IRQHandler+0x274>)
 8003ab8:	6013      	str	r3, [r2, #0]
  //--------------------------------------------------------------------

  //save OLD toggle values
  togg1hist=togg1;
 8003aba:	4b6d      	ldr	r3, [pc, #436]	; (8003c70 <TIM2_IRQHandler+0x278>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a6d      	ldr	r2, [pc, #436]	; (8003c74 <TIM2_IRQHandler+0x27c>)
 8003ac0:	6013      	str	r3, [r2, #0]
  togg2hist=togg2;
 8003ac2:	4b6d      	ldr	r3, [pc, #436]	; (8003c78 <TIM2_IRQHandler+0x280>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a6d      	ldr	r2, [pc, #436]	; (8003c7c <TIM2_IRQHandler+0x284>)
 8003ac8:	6013      	str	r3, [r2, #0]
  togg3hist=togg3;
 8003aca:	4b6d      	ldr	r3, [pc, #436]	; (8003c80 <TIM2_IRQHandler+0x288>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a6d      	ldr	r2, [pc, #436]	; (8003c84 <TIM2_IRQHandler+0x28c>)
 8003ad0:	6013      	str	r3, [r2, #0]
  togg4hist=togg4;
 8003ad2:	4b6d      	ldr	r3, [pc, #436]	; (8003c88 <TIM2_IRQHandler+0x290>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a6d      	ldr	r2, [pc, #436]	; (8003c8c <TIM2_IRQHandler+0x294>)
 8003ad8:	6013      	str	r3, [r2, #0]
  togg5hist=togg5;
 8003ada:	4b6d      	ldr	r3, [pc, #436]	; (8003c90 <TIM2_IRQHandler+0x298>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a6d      	ldr	r2, [pc, #436]	; (8003c94 <TIM2_IRQHandler+0x29c>)
 8003ae0:	6013      	str	r3, [r2, #0]
  togg6hist=togg6;
 8003ae2:	4b6d      	ldr	r3, [pc, #436]	; (8003c98 <TIM2_IRQHandler+0x2a0>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a6d      	ldr	r2, [pc, #436]	; (8003c9c <TIM2_IRQHandler+0x2a4>)
 8003ae8:	6013      	str	r3, [r2, #0]

  //NRF24--------------------------------------------------------------------
  //Ping for RX data when RXflag is SET
  if(RXactiveFlag)
 8003aea:	4b6d      	ldr	r3, [pc, #436]	; (8003ca0 <TIM2_IRQHandler+0x2a8>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	f000 823b 	beq.w	8003f6a <TIM2_IRQHandler+0x572>
  {
  		if ((nRF24_GetStatus_RXFIFO() != nRF24_STATUS_RXFIFO_EMPTY) )
 8003af4:	f7ff fd61 	bl	80035ba <nRF24_GetStatus_RXFIFO>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	f000 8235 	beq.w	8003f6a <TIM2_IRQHandler+0x572>
  		{

  			// Get a payload from the transceiver
  			nRF24_ReadPayload(nRF24_payloadRX, &RXstpaketov);
 8003b00:	4968      	ldr	r1, [pc, #416]	; (8003ca4 <TIM2_IRQHandler+0x2ac>)
 8003b02:	4869      	ldr	r0, [pc, #420]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003b04:	f7ff fd9a 	bl	800363c <nRF24_ReadPayload>

  			// Clear all pending IRQ flags
  			nRF24_ClearIRQFlags();
 8003b08:	f7ff fd72 	bl	80035f0 <nRF24_ClearIRQFlags>

  			MSGSelector=(nRF24_payloadRX[0]);
 8003b0c:	4b66      	ldr	r3, [pc, #408]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	461a      	mov	r2, r3
 8003b12:	4b66      	ldr	r3, [pc, #408]	; (8003cac <TIM2_IRQHandler+0x2b4>)
 8003b14:	601a      	str	r2, [r3, #0]

  			switch(MSGSelector)
 8003b16:	4b65      	ldr	r3, [pc, #404]	; (8003cac <TIM2_IRQHandler+0x2b4>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	2b04      	cmp	r3, #4
 8003b1c:	f200 80dd 	bhi.w	8003cda <TIM2_IRQHandler+0x2e2>
 8003b20:	a201      	add	r2, pc, #4	; (adr r2, 8003b28 <TIM2_IRQHandler+0x130>)
 8003b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b26:	bf00      	nop
 8003b28:	08003b3d 	.word	0x08003b3d
 8003b2c:	08003c07 	.word	0x08003c07
 8003b30:	08003c35 	.word	0x08003c35
 8003b34:	08003bf7 	.word	0x08003bf7
 8003b38:	08003bff 	.word	0x08003bff
  			{
  				case COMMCONTROLDATA:
  									{
  										if(nRF24_payloadRX[1]<=100 && nRF24_payloadRX[2]<=100 && nRF24_payloadRX[3]<=100 && nRF24_payloadRX[4]<=100)//Check if Data is in correct ranges
 8003b3c:	4b5a      	ldr	r3, [pc, #360]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003b3e:	785b      	ldrb	r3, [r3, #1]
 8003b40:	2b64      	cmp	r3, #100	; 0x64
 8003b42:	f200 80c9 	bhi.w	8003cd8 <TIM2_IRQHandler+0x2e0>
 8003b46:	4b58      	ldr	r3, [pc, #352]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003b48:	789b      	ldrb	r3, [r3, #2]
 8003b4a:	2b64      	cmp	r3, #100	; 0x64
 8003b4c:	f200 80c4 	bhi.w	8003cd8 <TIM2_IRQHandler+0x2e0>
 8003b50:	4b55      	ldr	r3, [pc, #340]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003b52:	78db      	ldrb	r3, [r3, #3]
 8003b54:	2b64      	cmp	r3, #100	; 0x64
 8003b56:	f200 80bf 	bhi.w	8003cd8 <TIM2_IRQHandler+0x2e0>
 8003b5a:	4b53      	ldr	r3, [pc, #332]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003b5c:	791b      	ldrb	r3, [r3, #4]
 8003b5e:	2b64      	cmp	r3, #100	; 0x64
 8003b60:	f200 80ba 	bhi.w	8003cd8 <TIM2_IRQHandler+0x2e0>
  										{
  							  				Ljoyupdown=nRF24_payloadRX[1];
 8003b64:	4b50      	ldr	r3, [pc, #320]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003b66:	785b      	ldrb	r3, [r3, #1]
 8003b68:	461a      	mov	r2, r3
 8003b6a:	4b51      	ldr	r3, [pc, #324]	; (8003cb0 <TIM2_IRQHandler+0x2b8>)
 8003b6c:	601a      	str	r2, [r3, #0]
  							  				Ljoyleftright=nRF24_payloadRX[2];
 8003b6e:	4b4e      	ldr	r3, [pc, #312]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003b70:	789b      	ldrb	r3, [r3, #2]
 8003b72:	461a      	mov	r2, r3
 8003b74:	4b4f      	ldr	r3, [pc, #316]	; (8003cb4 <TIM2_IRQHandler+0x2bc>)
 8003b76:	601a      	str	r2, [r3, #0]
  							  				Djoyupdown=nRF24_payloadRX[3];
 8003b78:	4b4b      	ldr	r3, [pc, #300]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003b7a:	78db      	ldrb	r3, [r3, #3]
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	4b4e      	ldr	r3, [pc, #312]	; (8003cb8 <TIM2_IRQHandler+0x2c0>)
 8003b80:	601a      	str	r2, [r3, #0]
  							  				Djoyleftright=nRF24_payloadRX[4];
 8003b82:	4b49      	ldr	r3, [pc, #292]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003b84:	791b      	ldrb	r3, [r3, #4]
 8003b86:	461a      	mov	r2, r3
 8003b88:	4b4c      	ldr	r3, [pc, #304]	; (8003cbc <TIM2_IRQHandler+0x2c4>)
 8003b8a:	601a      	str	r2, [r3, #0]
  							  				potenc1=nRF24_payloadRX[5];
 8003b8c:	4b46      	ldr	r3, [pc, #280]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003b8e:	795b      	ldrb	r3, [r3, #5]
 8003b90:	461a      	mov	r2, r3
 8003b92:	4b4b      	ldr	r3, [pc, #300]	; (8003cc0 <TIM2_IRQHandler+0x2c8>)
 8003b94:	601a      	str	r2, [r3, #0]
  							  				potenc2=nRF24_payloadRX[6];
 8003b96:	4b44      	ldr	r3, [pc, #272]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003b98:	799b      	ldrb	r3, [r3, #6]
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	4b49      	ldr	r3, [pc, #292]	; (8003cc4 <TIM2_IRQHandler+0x2cc>)
 8003b9e:	601a      	str	r2, [r3, #0]

  							  				togg1=nRF24_payloadRX[7]>>7;
 8003ba0:	4b41      	ldr	r3, [pc, #260]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003ba2:	79db      	ldrb	r3, [r3, #7]
 8003ba4:	09db      	lsrs	r3, r3, #7
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	461a      	mov	r2, r3
 8003baa:	4b31      	ldr	r3, [pc, #196]	; (8003c70 <TIM2_IRQHandler+0x278>)
 8003bac:	601a      	str	r2, [r3, #0]
  							  				togg2=(nRF24_payloadRX[7] & 64 )>>6;
 8003bae:	4b3e      	ldr	r3, [pc, #248]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003bb0:	79db      	ldrb	r3, [r3, #7]
 8003bb2:	119b      	asrs	r3, r3, #6
 8003bb4:	f003 0301 	and.w	r3, r3, #1
 8003bb8:	4a2f      	ldr	r2, [pc, #188]	; (8003c78 <TIM2_IRQHandler+0x280>)
 8003bba:	6013      	str	r3, [r2, #0]
  							  				togg3=(nRF24_payloadRX[7] & 32 )>>5;
 8003bbc:	4b3a      	ldr	r3, [pc, #232]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003bbe:	79db      	ldrb	r3, [r3, #7]
 8003bc0:	115b      	asrs	r3, r3, #5
 8003bc2:	f003 0301 	and.w	r3, r3, #1
 8003bc6:	4a2e      	ldr	r2, [pc, #184]	; (8003c80 <TIM2_IRQHandler+0x288>)
 8003bc8:	6013      	str	r3, [r2, #0]
  							  				togg4=(nRF24_payloadRX[7] & 16 )>>4;
 8003bca:	4b37      	ldr	r3, [pc, #220]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003bcc:	79db      	ldrb	r3, [r3, #7]
 8003bce:	111b      	asrs	r3, r3, #4
 8003bd0:	f003 0301 	and.w	r3, r3, #1
 8003bd4:	4a2c      	ldr	r2, [pc, #176]	; (8003c88 <TIM2_IRQHandler+0x290>)
 8003bd6:	6013      	str	r3, [r2, #0]
  							  				togg5=(nRF24_payloadRX[7] & 8 )>>3;
 8003bd8:	4b33      	ldr	r3, [pc, #204]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003bda:	79db      	ldrb	r3, [r3, #7]
 8003bdc:	10db      	asrs	r3, r3, #3
 8003bde:	f003 0301 	and.w	r3, r3, #1
 8003be2:	4a2b      	ldr	r2, [pc, #172]	; (8003c90 <TIM2_IRQHandler+0x298>)
 8003be4:	6013      	str	r3, [r2, #0]
  							  				togg6=(nRF24_payloadRX[7] & 4 )>>2;
 8003be6:	4b30      	ldr	r3, [pc, #192]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003be8:	79db      	ldrb	r3, [r3, #7]
 8003bea:	109b      	asrs	r3, r3, #2
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	4a29      	ldr	r2, [pc, #164]	; (8003c98 <TIM2_IRQHandler+0x2a0>)
 8003bf2:	6013      	str	r3, [r2, #0]
  										}
  									}break;
 8003bf4:	e070      	b.n	8003cd8 <TIM2_IRQHandler+0x2e0>

  				case COMMERASEFLASHDR:
  									{
  										FlashEraseFlag=1;
 8003bf6:	4b34      	ldr	r3, [pc, #208]	; (8003cc8 <TIM2_IRQHandler+0x2d0>)
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	601a      	str	r2, [r3, #0]

  									}break;
 8003bfc:	e06d      	b.n	8003cda <TIM2_IRQHandler+0x2e2>

  				case COMMWRITEFLASHDR:
  									{
  										FlashWriteFlag=1;
 8003bfe:	4b33      	ldr	r3, [pc, #204]	; (8003ccc <TIM2_IRQHandler+0x2d4>)
 8003c00:	2201      	movs	r2, #1
 8003c02:	601a      	str	r2, [r3, #0]

  									}break;
 8003c04:	e069      	b.n	8003cda <TIM2_IRQHandler+0x2e2>

  				case COMMPARAMACTIVE:
  				  					{
  				  						ParamSelector=nRF24_payloadRX[1];
 8003c06:	4b28      	ldr	r3, [pc, #160]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003c08:	785b      	ldrb	r3, [r3, #1]
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	4b30      	ldr	r3, [pc, #192]	; (8003cd0 <TIM2_IRQHandler+0x2d8>)
 8003c0e:	601a      	str	r2, [r3, #0]
  				  						ParamDataRX=(nRF24_payloadRX[2]<<24) + (nRF24_payloadRX[3]<<16) + (nRF24_payloadRX[4]<<8) + (nRF24_payloadRX[5]);
 8003c10:	4b25      	ldr	r3, [pc, #148]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003c12:	789b      	ldrb	r3, [r3, #2]
 8003c14:	061a      	lsls	r2, r3, #24
 8003c16:	4b24      	ldr	r3, [pc, #144]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003c18:	78db      	ldrb	r3, [r3, #3]
 8003c1a:	041b      	lsls	r3, r3, #16
 8003c1c:	441a      	add	r2, r3
 8003c1e:	4b22      	ldr	r3, [pc, #136]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003c20:	791b      	ldrb	r3, [r3, #4]
 8003c22:	021b      	lsls	r3, r3, #8
 8003c24:	4413      	add	r3, r2
 8003c26:	4a20      	ldr	r2, [pc, #128]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003c28:	7952      	ldrb	r2, [r2, #5]
 8003c2a:	4413      	add	r3, r2
 8003c2c:	461a      	mov	r2, r3
 8003c2e:	4b29      	ldr	r3, [pc, #164]	; (8003cd4 <TIM2_IRQHandler+0x2dc>)
 8003c30:	601a      	str	r2, [r3, #0]

  				  					}break;
 8003c32:	e052      	b.n	8003cda <TIM2_IRQHandler+0x2e2>

  				case COMMPARAMFLASH:
  				  					{
  				  						ParamSelector=nRF24_payloadRX[1];
 8003c34:	4b1c      	ldr	r3, [pc, #112]	; (8003ca8 <TIM2_IRQHandler+0x2b0>)
 8003c36:	785b      	ldrb	r3, [r3, #1]
 8003c38:	461a      	mov	r2, r3
 8003c3a:	4b25      	ldr	r3, [pc, #148]	; (8003cd0 <TIM2_IRQHandler+0x2d8>)
 8003c3c:	601a      	str	r2, [r3, #0]

  				  					}break;
 8003c3e:	e04c      	b.n	8003cda <TIM2_IRQHandler+0x2e2>
 8003c40:	20000880 	.word	0x20000880
 8003c44:	20000818 	.word	0x20000818
 8003c48:	40020800 	.word	0x40020800
 8003c4c:	2000025c 	.word	0x2000025c
 8003c50:	4090ac29 	.word	0x4090ac29
 8003c54:	20000828 	.word	0x20000828
 8003c58:	2000022c 	.word	0x2000022c
 8003c5c:	200006a4 	.word	0x200006a4
 8003c60:	20000224 	.word	0x20000224
 8003c64:	20000784 	.word	0x20000784
 8003c68:	51eb851f 	.word	0x51eb851f
 8003c6c:	20000228 	.word	0x20000228
 8003c70:	200004a8 	.word	0x200004a8
 8003c74:	2000083c 	.word	0x2000083c
 8003c78:	2000056c 	.word	0x2000056c
 8003c7c:	200007a8 	.word	0x200007a8
 8003c80:	200002fc 	.word	0x200002fc
 8003c84:	20000838 	.word	0x20000838
 8003c88:	200004b4 	.word	0x200004b4
 8003c8c:	2000076c 	.word	0x2000076c
 8003c90:	2000047c 	.word	0x2000047c
 8003c94:	20000698 	.word	0x20000698
 8003c98:	20000300 	.word	0x20000300
 8003c9c:	20000820 	.word	0x20000820
 8003ca0:	20000000 	.word	0x20000000
 8003ca4:	2000021b 	.word	0x2000021b
 8003ca8:	20000304 	.word	0x20000304
 8003cac:	2000069c 	.word	0x2000069c
 8003cb0:	200004ac 	.word	0x200004ac
 8003cb4:	200004a0 	.word	0x200004a0
 8003cb8:	20000564 	.word	0x20000564
 8003cbc:	200002f8 	.word	0x200002f8
 8003cc0:	2000050c 	.word	0x2000050c
 8003cc4:	20000568 	.word	0x20000568
 8003cc8:	20000684 	.word	0x20000684
 8003ccc:	20000824 	.word	0x20000824
 8003cd0:	2000078c 	.word	0x2000078c
 8003cd4:	20000770 	.word	0x20000770
  									}break;
 8003cd8:	bf00      	nop


  			}


  			if(MSGSelector==COMMPARAMACTIVE)//save values in active structure
 8003cda:	4bb4      	ldr	r3, [pc, #720]	; (8003fac <TIM2_IRQHandler+0x5b4>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	f040 8138 	bne.w	8003f54 <TIM2_IRQHandler+0x55c>
  			{
  				switch(ParamSelector)
 8003ce4:	4bb2      	ldr	r3, [pc, #712]	; (8003fb0 <TIM2_IRQHandler+0x5b8>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	3b01      	subs	r3, #1
 8003cea:	2b13      	cmp	r3, #19
 8003cec:	f200 8132 	bhi.w	8003f54 <TIM2_IRQHandler+0x55c>
 8003cf0:	a201      	add	r2, pc, #4	; (adr r2, 8003cf8 <TIM2_IRQHandler+0x300>)
 8003cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cf6:	bf00      	nop
 8003cf8:	08003d49 	.word	0x08003d49
 8003cfc:	08003d65 	.word	0x08003d65
 8003d00:	08003d81 	.word	0x08003d81
 8003d04:	08003d9d 	.word	0x08003d9d
 8003d08:	08003db9 	.word	0x08003db9
 8003d0c:	08003dd5 	.word	0x08003dd5
 8003d10:	08003df1 	.word	0x08003df1
 8003d14:	08003e0d 	.word	0x08003e0d
 8003d18:	08003e29 	.word	0x08003e29
 8003d1c:	08003e45 	.word	0x08003e45
 8003d20:	08003e5b 	.word	0x08003e5b
 8003d24:	08003e71 	.word	0x08003e71
 8003d28:	08003e87 	.word	0x08003e87
 8003d2c:	08003e9d 	.word	0x08003e9d
 8003d30:	08003eb3 	.word	0x08003eb3
 8003d34:	08003ec9 	.word	0x08003ec9
 8003d38:	08003ee5 	.word	0x08003ee5
 8003d3c:	08003f01 	.word	0x08003f01
 8003d40:	08003f1d 	.word	0x08003f1d
 8003d44:	08003f39 	.word	0x08003f39
  				{
					case  PARAM1 :{FlashDataActive.pid_p_gain_pitch=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8003d48:	4b9a      	ldr	r3, [pc, #616]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	ee07 3a90 	vmov	s15, r3
 8003d50:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d54:	eddf 6a98 	vldr	s13, [pc, #608]	; 8003fb8 <TIM2_IRQHandler+0x5c0>
 8003d58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d5c:	4b97      	ldr	r3, [pc, #604]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003d5e:	edc3 7a01 	vstr	s15, [r3, #4]
 8003d62:	e0f7      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM2 :{FlashDataActive.pid_i_gain_pitch=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8003d64:	4b93      	ldr	r3, [pc, #588]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	ee07 3a90 	vmov	s15, r3
 8003d6c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d70:	eddf 6a91 	vldr	s13, [pc, #580]	; 8003fb8 <TIM2_IRQHandler+0x5c0>
 8003d74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d78:	4b90      	ldr	r3, [pc, #576]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003d7a:	edc3 7a02 	vstr	s15, [r3, #8]
 8003d7e:	e0e9      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM3 :{FlashDataActive.pid_d_gain_pitch=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8003d80:	4b8c      	ldr	r3, [pc, #560]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	ee07 3a90 	vmov	s15, r3
 8003d88:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d8c:	eddf 6a8a 	vldr	s13, [pc, #552]	; 8003fb8 <TIM2_IRQHandler+0x5c0>
 8003d90:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d94:	4b89      	ldr	r3, [pc, #548]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003d96:	edc3 7a03 	vstr	s15, [r3, #12]
 8003d9a:	e0db      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM4 :{FlashDataActive.pid_p_gain_roll=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8003d9c:	4b85      	ldr	r3, [pc, #532]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	ee07 3a90 	vmov	s15, r3
 8003da4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003da8:	eddf 6a83 	vldr	s13, [pc, #524]	; 8003fb8 <TIM2_IRQHandler+0x5c0>
 8003dac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003db0:	4b82      	ldr	r3, [pc, #520]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003db2:	edc3 7a04 	vstr	s15, [r3, #16]
 8003db6:	e0cd      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM5 :{FlashDataActive.pid_i_gain_roll=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8003db8:	4b7e      	ldr	r3, [pc, #504]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	ee07 3a90 	vmov	s15, r3
 8003dc0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003dc4:	eddf 6a7c 	vldr	s13, [pc, #496]	; 8003fb8 <TIM2_IRQHandler+0x5c0>
 8003dc8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003dcc:	4b7b      	ldr	r3, [pc, #492]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003dce:	edc3 7a05 	vstr	s15, [r3, #20]
 8003dd2:	e0bf      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM6 :{FlashDataActive.pid_d_gain_roll=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8003dd4:	4b77      	ldr	r3, [pc, #476]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	ee07 3a90 	vmov	s15, r3
 8003ddc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003de0:	eddf 6a75 	vldr	s13, [pc, #468]	; 8003fb8 <TIM2_IRQHandler+0x5c0>
 8003de4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003de8:	4b74      	ldr	r3, [pc, #464]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003dea:	edc3 7a06 	vstr	s15, [r3, #24]
 8003dee:	e0b1      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM7 :{FlashDataActive.pid_p_gain_yaw=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8003df0:	4b70      	ldr	r3, [pc, #448]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	ee07 3a90 	vmov	s15, r3
 8003df8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003dfc:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8003fb8 <TIM2_IRQHandler+0x5c0>
 8003e00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e04:	4b6d      	ldr	r3, [pc, #436]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003e06:	edc3 7a07 	vstr	s15, [r3, #28]
 8003e0a:	e0a3      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM8 :{FlashDataActive.pid_i_gain_yaw=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8003e0c:	4b69      	ldr	r3, [pc, #420]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	ee07 3a90 	vmov	s15, r3
 8003e14:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003e18:	eddf 6a67 	vldr	s13, [pc, #412]	; 8003fb8 <TIM2_IRQHandler+0x5c0>
 8003e1c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e20:	4b66      	ldr	r3, [pc, #408]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003e22:	edc3 7a08 	vstr	s15, [r3, #32]
 8003e26:	e095      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM9 :{FlashDataActive.pid_d_gain_yaw=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8003e28:	4b62      	ldr	r3, [pc, #392]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	ee07 3a90 	vmov	s15, r3
 8003e30:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003e34:	eddf 6a60 	vldr	s13, [pc, #384]	; 8003fb8 <TIM2_IRQHandler+0x5c0>
 8003e38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e3c:	4b5f      	ldr	r3, [pc, #380]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003e3e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
 8003e42:	e087      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM10 :{FlashDataActive.pid_max_pitch=(int)(ParamDataRX/FLASHCONSTANTMULTIPLIER);}break;
 8003e44:	4b5b      	ldr	r3, [pc, #364]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	095b      	lsrs	r3, r3, #5
 8003e4a:	4a5d      	ldr	r2, [pc, #372]	; (8003fc0 <TIM2_IRQHandler+0x5c8>)
 8003e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e50:	09db      	lsrs	r3, r3, #7
 8003e52:	461a      	mov	r2, r3
 8003e54:	4b59      	ldr	r3, [pc, #356]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003e56:	629a      	str	r2, [r3, #40]	; 0x28
 8003e58:	e07c      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM11 :{FlashDataActive.pid_i_max_pitch=(int)(ParamDataRX/FLASHCONSTANTMULTIPLIER);}break;
 8003e5a:	4b56      	ldr	r3, [pc, #344]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	095b      	lsrs	r3, r3, #5
 8003e60:	4a57      	ldr	r2, [pc, #348]	; (8003fc0 <TIM2_IRQHandler+0x5c8>)
 8003e62:	fba2 2303 	umull	r2, r3, r2, r3
 8003e66:	09db      	lsrs	r3, r3, #7
 8003e68:	461a      	mov	r2, r3
 8003e6a:	4b54      	ldr	r3, [pc, #336]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003e6c:	62da      	str	r2, [r3, #44]	; 0x2c
 8003e6e:	e071      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM12 :{FlashDataActive.pid_max_roll=(int)(ParamDataRX/FLASHCONSTANTMULTIPLIER);}break;
 8003e70:	4b50      	ldr	r3, [pc, #320]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	095b      	lsrs	r3, r3, #5
 8003e76:	4a52      	ldr	r2, [pc, #328]	; (8003fc0 <TIM2_IRQHandler+0x5c8>)
 8003e78:	fba2 2303 	umull	r2, r3, r2, r3
 8003e7c:	09db      	lsrs	r3, r3, #7
 8003e7e:	461a      	mov	r2, r3
 8003e80:	4b4e      	ldr	r3, [pc, #312]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003e82:	631a      	str	r2, [r3, #48]	; 0x30
 8003e84:	e066      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM13 :{FlashDataActive.pid_i_max_roll=(int)(ParamDataRX/FLASHCONSTANTMULTIPLIER);}break;
 8003e86:	4b4b      	ldr	r3, [pc, #300]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	095b      	lsrs	r3, r3, #5
 8003e8c:	4a4c      	ldr	r2, [pc, #304]	; (8003fc0 <TIM2_IRQHandler+0x5c8>)
 8003e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e92:	09db      	lsrs	r3, r3, #7
 8003e94:	461a      	mov	r2, r3
 8003e96:	4b49      	ldr	r3, [pc, #292]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003e98:	635a      	str	r2, [r3, #52]	; 0x34
 8003e9a:	e05b      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM14 :{FlashDataActive.pid_max_yaw=(int)(ParamDataRX/FLASHCONSTANTMULTIPLIER);}break;
 8003e9c:	4b45      	ldr	r3, [pc, #276]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	095b      	lsrs	r3, r3, #5
 8003ea2:	4a47      	ldr	r2, [pc, #284]	; (8003fc0 <TIM2_IRQHandler+0x5c8>)
 8003ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ea8:	09db      	lsrs	r3, r3, #7
 8003eaa:	461a      	mov	r2, r3
 8003eac:	4b43      	ldr	r3, [pc, #268]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003eae:	639a      	str	r2, [r3, #56]	; 0x38
 8003eb0:	e050      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM15 :{FlashDataActive.pid_i_max_yaw=(int)(ParamDataRX/FLASHCONSTANTMULTIPLIER);}break;
 8003eb2:	4b40      	ldr	r3, [pc, #256]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	095b      	lsrs	r3, r3, #5
 8003eb8:	4a41      	ldr	r2, [pc, #260]	; (8003fc0 <TIM2_IRQHandler+0x5c8>)
 8003eba:	fba2 2303 	umull	r2, r3, r2, r3
 8003ebe:	09db      	lsrs	r3, r3, #7
 8003ec0:	461a      	mov	r2, r3
 8003ec2:	4b3e      	ldr	r3, [pc, #248]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003ec4:	63da      	str	r2, [r3, #60]	; 0x3c
 8003ec6:	e045      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM16 :{FlashDataActive.maxpitchdegree=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8003ec8:	4b3a      	ldr	r3, [pc, #232]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	ee07 3a90 	vmov	s15, r3
 8003ed0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003ed4:	eddf 6a38 	vldr	s13, [pc, #224]	; 8003fb8 <TIM2_IRQHandler+0x5c0>
 8003ed8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003edc:	4b37      	ldr	r3, [pc, #220]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003ede:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
 8003ee2:	e037      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM17 :{FlashDataActive.maxrolldegree=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8003ee4:	4b33      	ldr	r3, [pc, #204]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	ee07 3a90 	vmov	s15, r3
 8003eec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003ef0:	eddf 6a31 	vldr	s13, [pc, #196]	; 8003fb8 <TIM2_IRQHandler+0x5c0>
 8003ef4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ef8:	4b30      	ldr	r3, [pc, #192]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003efa:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
 8003efe:	e029      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM18 :{FlashDataActive.maxyawdegree=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8003f00:	4b2c      	ldr	r3, [pc, #176]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	ee07 3a90 	vmov	s15, r3
 8003f08:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f0c:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8003fb8 <TIM2_IRQHandler+0x5c0>
 8003f10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f14:	4b29      	ldr	r3, [pc, #164]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003f16:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
 8003f1a:	e01b      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM19 :{FlashDataActive.minthrottle=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8003f1c:	4b25      	ldr	r3, [pc, #148]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	ee07 3a90 	vmov	s15, r3
 8003f24:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f28:	eddf 6a23 	vldr	s13, [pc, #140]	; 8003fb8 <TIM2_IRQHandler+0x5c0>
 8003f2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f30:	4b22      	ldr	r3, [pc, #136]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003f32:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
 8003f36:	e00d      	b.n	8003f54 <TIM2_IRQHandler+0x55c>
					case  PARAM20 :{FlashDataActive.maxthrottle=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8003f38:	4b1e      	ldr	r3, [pc, #120]	; (8003fb4 <TIM2_IRQHandler+0x5bc>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	ee07 3a90 	vmov	s15, r3
 8003f40:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f44:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8003fb8 <TIM2_IRQHandler+0x5c0>
 8003f48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f4c:	4b1b      	ldr	r3, [pc, #108]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003f4e:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
 8003f52:	bf00      	nop
  				}
  			}



  			SendBackFlag=1;
 8003f54:	4b1b      	ldr	r3, [pc, #108]	; (8003fc4 <TIM2_IRQHandler+0x5cc>)
 8003f56:	2201      	movs	r2, #1
 8003f58:	601a      	str	r2, [r3, #0]
  			RXactiveFlag=0;
 8003f5a:	4b1b      	ldr	r3, [pc, #108]	; (8003fc8 <TIM2_IRQHandler+0x5d0>)
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	601a      	str	r2, [r3, #0]

  			MSGcount++;
 8003f60:	4b1a      	ldr	r3, [pc, #104]	; (8003fcc <TIM2_IRQHandler+0x5d4>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	3301      	adds	r3, #1
 8003f66:	4a19      	ldr	r2, [pc, #100]	; (8003fcc <TIM2_IRQHandler+0x5d4>)
 8003f68:	6013      	str	r3, [r2, #0]
  		}
  }
  if(SendBackFlag)//Config between RX-TX
 8003f6a:	4b16      	ldr	r3, [pc, #88]	; (8003fc4 <TIM2_IRQHandler+0x5cc>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	f000 82aa 	beq.w	80044c8 <TIM2_IRQHandler+0xad0>
  {
    	BackTimer++;
 8003f74:	4b16      	ldr	r3, [pc, #88]	; (8003fd0 <TIM2_IRQHandler+0x5d8>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	3301      	adds	r3, #1
 8003f7a:	4a15      	ldr	r2, [pc, #84]	; (8003fd0 <TIM2_IRQHandler+0x5d8>)
 8003f7c:	6013      	str	r3, [r2, #0]

    	//Calculate param for transfer
    	 if(MSGSelector==COMMPARAMACTIVE || MSGSelector==COMMPARAMFLASH)
 8003f7e:	4b0b      	ldr	r3, [pc, #44]	; (8003fac <TIM2_IRQHandler+0x5b4>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d004      	beq.n	8003f90 <TIM2_IRQHandler+0x598>
 8003f86:	4b09      	ldr	r3, [pc, #36]	; (8003fac <TIM2_IRQHandler+0x5b4>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	f040 8158 	bne.w	8004240 <TIM2_IRQHandler+0x848>
    	 {
    		 if(MSGSelector==COMMPARAMACTIVE)FlashDataTemp=FlashDataActive;
 8003f90:	4b06      	ldr	r3, [pc, #24]	; (8003fac <TIM2_IRQHandler+0x5b4>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d11f      	bne.n	8003fd8 <TIM2_IRQHandler+0x5e0>
 8003f98:	4a0e      	ldr	r2, [pc, #56]	; (8003fd4 <TIM2_IRQHandler+0x5dc>)
 8003f9a:	4b08      	ldr	r3, [pc, #32]	; (8003fbc <TIM2_IRQHandler+0x5c4>)
 8003f9c:	4610      	mov	r0, r2
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	2354      	movs	r3, #84	; 0x54
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	f005 f9b4 	bl	8009310 <memcpy>
 8003fa8:	e01e      	b.n	8003fe8 <TIM2_IRQHandler+0x5f0>
 8003faa:	bf00      	nop
 8003fac:	2000069c 	.word	0x2000069c
 8003fb0:	2000078c 	.word	0x2000078c
 8003fb4:	20000770 	.word	0x20000770
 8003fb8:	47c35000 	.word	0x47c35000
 8003fbc:	200004b8 	.word	0x200004b8
 8003fc0:	0a7c5ac5 	.word	0x0a7c5ac5
 8003fc4:	20000230 	.word	0x20000230
 8003fc8:	20000000 	.word	0x20000000
 8003fcc:	20000694 	.word	0x20000694
 8003fd0:	20000234 	.word	0x20000234
 8003fd4:	200007b8 	.word	0x200007b8
    		 else FlashDataTemp=FlashDataFlash;
 8003fd8:	4ab5      	ldr	r2, [pc, #724]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 8003fda:	4bb6      	ldr	r3, [pc, #728]	; (80042b4 <TIM2_IRQHandler+0x8bc>)
 8003fdc:	4610      	mov	r0, r2
 8003fde:	4619      	mov	r1, r3
 8003fe0:	2354      	movs	r3, #84	; 0x54
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	f005 f994 	bl	8009310 <memcpy>

    		 switch(ParamSelector)
 8003fe8:	4bb3      	ldr	r3, [pc, #716]	; (80042b8 <TIM2_IRQHandler+0x8c0>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	3b01      	subs	r3, #1
 8003fee:	2b13      	cmp	r3, #19
 8003ff0:	f200 8126 	bhi.w	8004240 <TIM2_IRQHandler+0x848>
 8003ff4:	a201      	add	r2, pc, #4	; (adr r2, 8003ffc <TIM2_IRQHandler+0x604>)
 8003ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ffa:	bf00      	nop
 8003ffc:	0800404d 	.word	0x0800404d
 8004000:	08004069 	.word	0x08004069
 8004004:	08004085 	.word	0x08004085
 8004008:	080040a1 	.word	0x080040a1
 800400c:	080040bd 	.word	0x080040bd
 8004010:	080040d9 	.word	0x080040d9
 8004014:	080040f5 	.word	0x080040f5
 8004018:	08004111 	.word	0x08004111
 800401c:	0800412d 	.word	0x0800412d
 8004020:	08004149 	.word	0x08004149
 8004024:	0800415b 	.word	0x0800415b
 8004028:	0800416d 	.word	0x0800416d
 800402c:	0800417f 	.word	0x0800417f
 8004030:	08004191 	.word	0x08004191
 8004034:	080041a3 	.word	0x080041a3
 8004038:	080041b5 	.word	0x080041b5
 800403c:	080041d1 	.word	0x080041d1
 8004040:	080041ed 	.word	0x080041ed
 8004044:	08004209 	.word	0x08004209
 8004048:	08004225 	.word	0x08004225
    		 {
    	 	 	 case PARAM1: {ParamDataTX=FlashDataTemp.pid_p_gain_pitch*FLASHCONSTANTMULTIPLIER;}break;
 800404c:	4b98      	ldr	r3, [pc, #608]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 800404e:	edd3 7a01 	vldr	s15, [r3, #4]
 8004052:	ed9f 7a9a 	vldr	s14, [pc, #616]	; 80042bc <TIM2_IRQHandler+0x8c4>
 8004056:	ee67 7a87 	vmul.f32	s15, s15, s14
 800405a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800405e:	ee17 2a90 	vmov	r2, s15
 8004062:	4b97      	ldr	r3, [pc, #604]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 8004064:	601a      	str	r2, [r3, #0]
 8004066:	e0eb      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM2: {ParamDataTX=FlashDataTemp.pid_i_gain_pitch*FLASHCONSTANTMULTIPLIER;}break;
 8004068:	4b91      	ldr	r3, [pc, #580]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 800406a:	edd3 7a02 	vldr	s15, [r3, #8]
 800406e:	ed9f 7a93 	vldr	s14, [pc, #588]	; 80042bc <TIM2_IRQHandler+0x8c4>
 8004072:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004076:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800407a:	ee17 2a90 	vmov	r2, s15
 800407e:	4b90      	ldr	r3, [pc, #576]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 8004080:	601a      	str	r2, [r3, #0]
 8004082:	e0dd      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM3: {ParamDataTX=FlashDataTemp.pid_d_gain_pitch*FLASHCONSTANTMULTIPLIER;}break;
 8004084:	4b8a      	ldr	r3, [pc, #552]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 8004086:	edd3 7a03 	vldr	s15, [r3, #12]
 800408a:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 80042bc <TIM2_IRQHandler+0x8c4>
 800408e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004092:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004096:	ee17 2a90 	vmov	r2, s15
 800409a:	4b89      	ldr	r3, [pc, #548]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 800409c:	601a      	str	r2, [r3, #0]
 800409e:	e0cf      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM4: {ParamDataTX=FlashDataTemp.pid_p_gain_roll*FLASHCONSTANTMULTIPLIER;}break;
 80040a0:	4b83      	ldr	r3, [pc, #524]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 80040a2:	edd3 7a04 	vldr	s15, [r3, #16]
 80040a6:	ed9f 7a85 	vldr	s14, [pc, #532]	; 80042bc <TIM2_IRQHandler+0x8c4>
 80040aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80040ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040b2:	ee17 2a90 	vmov	r2, s15
 80040b6:	4b82      	ldr	r3, [pc, #520]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 80040b8:	601a      	str	r2, [r3, #0]
 80040ba:	e0c1      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM5: {ParamDataTX=FlashDataTemp.pid_i_gain_roll*FLASHCONSTANTMULTIPLIER;}break;
 80040bc:	4b7c      	ldr	r3, [pc, #496]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 80040be:	edd3 7a05 	vldr	s15, [r3, #20]
 80040c2:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 80042bc <TIM2_IRQHandler+0x8c4>
 80040c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80040ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040ce:	ee17 2a90 	vmov	r2, s15
 80040d2:	4b7b      	ldr	r3, [pc, #492]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 80040d4:	601a      	str	r2, [r3, #0]
 80040d6:	e0b3      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM6: {ParamDataTX=FlashDataTemp.pid_d_gain_roll*FLASHCONSTANTMULTIPLIER;}break;
 80040d8:	4b75      	ldr	r3, [pc, #468]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 80040da:	edd3 7a06 	vldr	s15, [r3, #24]
 80040de:	ed9f 7a77 	vldr	s14, [pc, #476]	; 80042bc <TIM2_IRQHandler+0x8c4>
 80040e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80040e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040ea:	ee17 2a90 	vmov	r2, s15
 80040ee:	4b74      	ldr	r3, [pc, #464]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 80040f0:	601a      	str	r2, [r3, #0]
 80040f2:	e0a5      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM7: {ParamDataTX=FlashDataTemp.pid_p_gain_yaw*FLASHCONSTANTMULTIPLIER;}break;
 80040f4:	4b6e      	ldr	r3, [pc, #440]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 80040f6:	edd3 7a07 	vldr	s15, [r3, #28]
 80040fa:	ed9f 7a70 	vldr	s14, [pc, #448]	; 80042bc <TIM2_IRQHandler+0x8c4>
 80040fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004102:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004106:	ee17 2a90 	vmov	r2, s15
 800410a:	4b6d      	ldr	r3, [pc, #436]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 800410c:	601a      	str	r2, [r3, #0]
 800410e:	e097      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM8: {ParamDataTX=FlashDataTemp.pid_i_gain_yaw*FLASHCONSTANTMULTIPLIER;}break;
 8004110:	4b67      	ldr	r3, [pc, #412]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 8004112:	edd3 7a08 	vldr	s15, [r3, #32]
 8004116:	ed9f 7a69 	vldr	s14, [pc, #420]	; 80042bc <TIM2_IRQHandler+0x8c4>
 800411a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800411e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004122:	ee17 2a90 	vmov	r2, s15
 8004126:	4b66      	ldr	r3, [pc, #408]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 8004128:	601a      	str	r2, [r3, #0]
 800412a:	e089      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM9: {ParamDataTX=FlashDataTemp.pid_d_gain_yaw*FLASHCONSTANTMULTIPLIER;}break;
 800412c:	4b60      	ldr	r3, [pc, #384]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 800412e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004132:	ed9f 7a62 	vldr	s14, [pc, #392]	; 80042bc <TIM2_IRQHandler+0x8c4>
 8004136:	ee67 7a87 	vmul.f32	s15, s15, s14
 800413a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800413e:	ee17 2a90 	vmov	r2, s15
 8004142:	4b5f      	ldr	r3, [pc, #380]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 8004144:	601a      	str	r2, [r3, #0]
 8004146:	e07b      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM10: {ParamDataTX=FlashDataTemp.pid_max_pitch*FLASHCONSTANTMULTIPLIER;}break;
 8004148:	4b59      	ldr	r3, [pc, #356]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 800414a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800414c:	4a5d      	ldr	r2, [pc, #372]	; (80042c4 <TIM2_IRQHandler+0x8cc>)
 800414e:	fb02 f303 	mul.w	r3, r2, r3
 8004152:	461a      	mov	r2, r3
 8004154:	4b5a      	ldr	r3, [pc, #360]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 8004156:	601a      	str	r2, [r3, #0]
 8004158:	e072      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM11: {ParamDataTX=FlashDataTemp.pid_i_max_pitch*FLASHCONSTANTMULTIPLIER;}break;
 800415a:	4b55      	ldr	r3, [pc, #340]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 800415c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800415e:	4a59      	ldr	r2, [pc, #356]	; (80042c4 <TIM2_IRQHandler+0x8cc>)
 8004160:	fb02 f303 	mul.w	r3, r2, r3
 8004164:	461a      	mov	r2, r3
 8004166:	4b56      	ldr	r3, [pc, #344]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 8004168:	601a      	str	r2, [r3, #0]
 800416a:	e069      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM12: {ParamDataTX=FlashDataTemp.pid_max_roll*FLASHCONSTANTMULTIPLIER;}break;
 800416c:	4b50      	ldr	r3, [pc, #320]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 800416e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004170:	4a54      	ldr	r2, [pc, #336]	; (80042c4 <TIM2_IRQHandler+0x8cc>)
 8004172:	fb02 f303 	mul.w	r3, r2, r3
 8004176:	461a      	mov	r2, r3
 8004178:	4b51      	ldr	r3, [pc, #324]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 800417a:	601a      	str	r2, [r3, #0]
 800417c:	e060      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM13: {ParamDataTX=FlashDataTemp.pid_i_max_roll*FLASHCONSTANTMULTIPLIER;}break;
 800417e:	4b4c      	ldr	r3, [pc, #304]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 8004180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004182:	4a50      	ldr	r2, [pc, #320]	; (80042c4 <TIM2_IRQHandler+0x8cc>)
 8004184:	fb02 f303 	mul.w	r3, r2, r3
 8004188:	461a      	mov	r2, r3
 800418a:	4b4d      	ldr	r3, [pc, #308]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 800418c:	601a      	str	r2, [r3, #0]
 800418e:	e057      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM14: {ParamDataTX=FlashDataTemp.pid_max_yaw*FLASHCONSTANTMULTIPLIER;}break;
 8004190:	4b47      	ldr	r3, [pc, #284]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 8004192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004194:	4a4b      	ldr	r2, [pc, #300]	; (80042c4 <TIM2_IRQHandler+0x8cc>)
 8004196:	fb02 f303 	mul.w	r3, r2, r3
 800419a:	461a      	mov	r2, r3
 800419c:	4b48      	ldr	r3, [pc, #288]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 800419e:	601a      	str	r2, [r3, #0]
 80041a0:	e04e      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM15: {ParamDataTX=FlashDataTemp.pid_i_max_yaw*FLASHCONSTANTMULTIPLIER;}break;
 80041a2:	4b43      	ldr	r3, [pc, #268]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 80041a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041a6:	4a47      	ldr	r2, [pc, #284]	; (80042c4 <TIM2_IRQHandler+0x8cc>)
 80041a8:	fb02 f303 	mul.w	r3, r2, r3
 80041ac:	461a      	mov	r2, r3
 80041ae:	4b44      	ldr	r3, [pc, #272]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 80041b0:	601a      	str	r2, [r3, #0]
 80041b2:	e045      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM16: {ParamDataTX=FlashDataTemp.maxpitchdegree*FLASHCONSTANTMULTIPLIER;}break;
 80041b4:	4b3e      	ldr	r3, [pc, #248]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 80041b6:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80041ba:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80042bc <TIM2_IRQHandler+0x8c4>
 80041be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80041c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041c6:	ee17 2a90 	vmov	r2, s15
 80041ca:	4b3d      	ldr	r3, [pc, #244]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 80041cc:	601a      	str	r2, [r3, #0]
 80041ce:	e037      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM17: {ParamDataTX=FlashDataTemp.maxrolldegree*FLASHCONSTANTMULTIPLIER;}break;
 80041d0:	4b37      	ldr	r3, [pc, #220]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 80041d2:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80041d6:	ed9f 7a39 	vldr	s14, [pc, #228]	; 80042bc <TIM2_IRQHandler+0x8c4>
 80041da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80041de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041e2:	ee17 2a90 	vmov	r2, s15
 80041e6:	4b36      	ldr	r3, [pc, #216]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 80041e8:	601a      	str	r2, [r3, #0]
 80041ea:	e029      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM18: {ParamDataTX=FlashDataTemp.maxyawdegree*FLASHCONSTANTMULTIPLIER;}break;
 80041ec:	4b30      	ldr	r3, [pc, #192]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 80041ee:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80041f2:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80042bc <TIM2_IRQHandler+0x8c4>
 80041f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80041fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041fe:	ee17 2a90 	vmov	r2, s15
 8004202:	4b2f      	ldr	r3, [pc, #188]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 8004204:	601a      	str	r2, [r3, #0]
 8004206:	e01b      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM19: {ParamDataTX=FlashDataTemp.minthrottle*FLASHCONSTANTMULTIPLIER;}break;
 8004208:	4b29      	ldr	r3, [pc, #164]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 800420a:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800420e:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80042bc <TIM2_IRQHandler+0x8c4>
 8004212:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004216:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800421a:	ee17 2a90 	vmov	r2, s15
 800421e:	4b28      	ldr	r3, [pc, #160]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 8004220:	601a      	str	r2, [r3, #0]
 8004222:	e00d      	b.n	8004240 <TIM2_IRQHandler+0x848>
    	 	 	 case PARAM20: {ParamDataTX=FlashDataTemp.maxthrottle*FLASHCONSTANTMULTIPLIER;}break;
 8004224:	4b22      	ldr	r3, [pc, #136]	; (80042b0 <TIM2_IRQHandler+0x8b8>)
 8004226:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800422a:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80042bc <TIM2_IRQHandler+0x8c4>
 800422e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004232:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004236:	ee17 2a90 	vmov	r2, s15
 800423a:	4b21      	ldr	r3, [pc, #132]	; (80042c0 <TIM2_IRQHandler+0x8c8>)
 800423c:	601a      	str	r2, [r3, #0]
 800423e:	bf00      	nop
    		 }
    	 }

      	switch(BackTimer)
 8004240:	4b21      	ldr	r3, [pc, #132]	; (80042c8 <TIM2_IRQHandler+0x8d0>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	3b01      	subs	r3, #1
 8004246:	2b05      	cmp	r3, #5
 8004248:	f200 813e 	bhi.w	80044c8 <TIM2_IRQHandler+0xad0>
 800424c:	a201      	add	r2, pc, #4	; (adr r2, 8004254 <TIM2_IRQHandler+0x85c>)
 800424e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004252:	bf00      	nop
 8004254:	0800426d 	.word	0x0800426d
 8004258:	080044c9 	.word	0x080044c9
 800425c:	080044c9 	.word	0x080044c9
 8004260:	08004281 	.word	0x08004281
 8004264:	080044a1 	.word	0x080044a1
 8004268:	080044b5 	.word	0x080044b5
      	{
  	 	 case 1:
  	 	 	 	 {
  	 	 	 		//SET TX MODE
  	 	 	 		nRF24_CE_L();//END RX
 800426c:	2200      	movs	r2, #0
 800426e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004272:	4816      	ldr	r0, [pc, #88]	; (80042cc <TIM2_IRQHandler+0x8d4>)
 8004274:	f002 fa4e 	bl	8006714 <HAL_GPIO_WritePin>
  					nRF24_SetOperationalMode(nRF24_MODE_TX);
 8004278:	2000      	movs	r0, #0
 800427a:	f7ff f82a 	bl	80032d2 <nRF24_SetOperationalMode>
  	 	 	 	 }break;
 800427e:	e123      	b.n	80044c8 <TIM2_IRQHandler+0xad0>

  	 	 case 4:
  	 	 	 	 {
  	 	 			//SEND DATA TO RC remote
  	 	 	 		 nRF24_payloadTX[0] = MSGSelector;
 8004280:	4b13      	ldr	r3, [pc, #76]	; (80042d0 <TIM2_IRQHandler+0x8d8>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	b2da      	uxtb	r2, r3
 8004286:	4b13      	ldr	r3, [pc, #76]	; (80042d4 <TIM2_IRQHandler+0x8dc>)
 8004288:	701a      	strb	r2, [r3, #0]

  	 	 	 		switch(MSGSelector)
 800428a:	4b11      	ldr	r3, [pc, #68]	; (80042d0 <TIM2_IRQHandler+0x8d8>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	2b04      	cmp	r3, #4
 8004290:	f200 8101 	bhi.w	8004496 <TIM2_IRQHandler+0xa9e>
 8004294:	a201      	add	r2, pc, #4	; (adr r2, 800429c <TIM2_IRQHandler+0x8a4>)
 8004296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800429a:	bf00      	nop
 800429c:	080042d9 	.word	0x080042d9
 80042a0:	08004423 	.word	0x08004423
 80042a4:	0800445d 	.word	0x0800445d
 80042a8:	080043d3 	.word	0x080043d3
 80042ac:	080043fb 	.word	0x080043fb
 80042b0:	200007b8 	.word	0x200007b8
 80042b4:	20000510 	.word	0x20000510
 80042b8:	2000078c 	.word	0x2000078c
 80042bc:	47c35000 	.word	0x47c35000
 80042c0:	20000794 	.word	0x20000794
 80042c4:	000186a0 	.word	0x000186a0
 80042c8:	20000234 	.word	0x20000234
 80042cc:	40020400 	.word	0x40020400
 80042d0:	2000069c 	.word	0x2000069c
 80042d4:	20000480 	.word	0x20000480
  	 	 	 		{
  	 	 	 			case COMMCONTROLDATA:
  	 	 	 								{
  	 	 	 									nRF24_payloadTX[1] = (uint8_t)(BattmVAVG & 0xFF);
 80042d8:	4b89      	ldr	r3, [pc, #548]	; (8004500 <TIM2_IRQHandler+0xb08>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	b2da      	uxtb	r2, r3
 80042de:	4b89      	ldr	r3, [pc, #548]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 80042e0:	705a      	strb	r2, [r3, #1]
  	 	 	 									nRF24_payloadTX[2] = (uint8_t)((BattmVAVG & 0xFF00)>>8);
 80042e2:	4b87      	ldr	r3, [pc, #540]	; (8004500 <TIM2_IRQHandler+0xb08>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	0a1b      	lsrs	r3, r3, #8
 80042e8:	b2da      	uxtb	r2, r3
 80042ea:	4b86      	ldr	r3, [pc, #536]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 80042ec:	709a      	strb	r2, [r3, #2]

  	 	 	 								  	//save Angle for NRF24 transfer
  	 	 	 								  	if(mpuDataStr.Pitch<0)
 80042ee:	4b86      	ldr	r3, [pc, #536]	; (8004508 <TIM2_IRQHandler+0xb10>)
 80042f0:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 80042f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80042f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042fc:	d510      	bpl.n	8004320 <TIM2_IRQHandler+0x928>
  	 	 	 								  	{
  	 	 	 								  		AnglePitchDIR=1;
 80042fe:	4b83      	ldr	r3, [pc, #524]	; (800450c <TIM2_IRQHandler+0xb14>)
 8004300:	2201      	movs	r2, #1
 8004302:	701a      	strb	r2, [r3, #0]
  	 	 	 								  	 	AnglePitchNRF24=mpuDataStr.Pitch*(-1);
 8004304:	4b80      	ldr	r3, [pc, #512]	; (8004508 <TIM2_IRQHandler+0xb10>)
 8004306:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 800430a:	eef1 7a67 	vneg.f32	s15, s15
 800430e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004312:	edc7 7a01 	vstr	s15, [r7, #4]
 8004316:	793b      	ldrb	r3, [r7, #4]
 8004318:	b2da      	uxtb	r2, r3
 800431a:	4b7d      	ldr	r3, [pc, #500]	; (8004510 <TIM2_IRQHandler+0xb18>)
 800431c:	701a      	strb	r2, [r3, #0]
 800431e:	e00d      	b.n	800433c <TIM2_IRQHandler+0x944>
  	 	 	 								  	}
  	 	 	 								  	else
  	 	 	 								  	{
  	 	 	 								  		AnglePitchDIR=0;
 8004320:	4b7a      	ldr	r3, [pc, #488]	; (800450c <TIM2_IRQHandler+0xb14>)
 8004322:	2200      	movs	r2, #0
 8004324:	701a      	strb	r2, [r3, #0]
  	 	 	 								  	 	AnglePitchNRF24=mpuDataStr.Pitch;
 8004326:	4b78      	ldr	r3, [pc, #480]	; (8004508 <TIM2_IRQHandler+0xb10>)
 8004328:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 800432c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004330:	edc7 7a01 	vstr	s15, [r7, #4]
 8004334:	793b      	ldrb	r3, [r7, #4]
 8004336:	b2da      	uxtb	r2, r3
 8004338:	4b75      	ldr	r3, [pc, #468]	; (8004510 <TIM2_IRQHandler+0xb18>)
 800433a:	701a      	strb	r2, [r3, #0]
  	 	 	 								  	}

  	 	 	 								  	if(mpuDataStr.Roll<0)
 800433c:	4b72      	ldr	r3, [pc, #456]	; (8004508 <TIM2_IRQHandler+0xb10>)
 800433e:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8004342:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800434a:	d510      	bpl.n	800436e <TIM2_IRQHandler+0x976>
  	 	 	 								  	{
  	 	 	 								  		AngleRollDIR=1;
 800434c:	4b71      	ldr	r3, [pc, #452]	; (8004514 <TIM2_IRQHandler+0xb1c>)
 800434e:	2201      	movs	r2, #1
 8004350:	701a      	strb	r2, [r3, #0]
  	 	 	 								  		AngleRollNRF24=mpuDataStr.Roll*(-1);
 8004352:	4b6d      	ldr	r3, [pc, #436]	; (8004508 <TIM2_IRQHandler+0xb10>)
 8004354:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8004358:	eef1 7a67 	vneg.f32	s15, s15
 800435c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004360:	edc7 7a01 	vstr	s15, [r7, #4]
 8004364:	793b      	ldrb	r3, [r7, #4]
 8004366:	b2da      	uxtb	r2, r3
 8004368:	4b6b      	ldr	r3, [pc, #428]	; (8004518 <TIM2_IRQHandler+0xb20>)
 800436a:	701a      	strb	r2, [r3, #0]
 800436c:	e00d      	b.n	800438a <TIM2_IRQHandler+0x992>
  	 	 	 								  	}
  	 	 	 								  	else
  	 	 	 								  	{
  	 	 	 								  		AngleRollDIR=0;
 800436e:	4b69      	ldr	r3, [pc, #420]	; (8004514 <TIM2_IRQHandler+0xb1c>)
 8004370:	2200      	movs	r2, #0
 8004372:	701a      	strb	r2, [r3, #0]
  	 	 	 								  		AngleRollNRF24=mpuDataStr.Roll;
 8004374:	4b64      	ldr	r3, [pc, #400]	; (8004508 <TIM2_IRQHandler+0xb10>)
 8004376:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 800437a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800437e:	edc7 7a01 	vstr	s15, [r7, #4]
 8004382:	793b      	ldrb	r3, [r7, #4]
 8004384:	b2da      	uxtb	r2, r3
 8004386:	4b64      	ldr	r3, [pc, #400]	; (8004518 <TIM2_IRQHandler+0xb20>)
 8004388:	701a      	strb	r2, [r3, #0]
  	 	 	 								  	}

  	 	 	 								  	nRF24_payloadTX[3] = (uint8_t)(AnglePitchNRF24);
 800438a:	4b61      	ldr	r3, [pc, #388]	; (8004510 <TIM2_IRQHandler+0xb18>)
 800438c:	781a      	ldrb	r2, [r3, #0]
 800438e:	4b5d      	ldr	r3, [pc, #372]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 8004390:	70da      	strb	r2, [r3, #3]
  	 	 	 								  	nRF24_payloadTX[4] = (uint8_t)(AngleRollNRF24);
 8004392:	4b61      	ldr	r3, [pc, #388]	; (8004518 <TIM2_IRQHandler+0xb20>)
 8004394:	781a      	ldrb	r2, [r3, #0]
 8004396:	4b5b      	ldr	r3, [pc, #364]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 8004398:	711a      	strb	r2, [r3, #4]
  	 	 	 								  	nRF24_payloadTX[5] = (uint8_t)(AnglePitchDIR + (AngleRollDIR<<1) + (GyroCalibStatus<<2) + ((MotorStatus & 0x7)<<3) ); //1bit Pitch DIR, 1bit Roll DIR, 1 bit GyroCalinFlag, 3 bit MotorStatus
 800439a:	4b5e      	ldr	r3, [pc, #376]	; (8004514 <TIM2_IRQHandler+0xb1c>)
 800439c:	781b      	ldrb	r3, [r3, #0]
 800439e:	005b      	lsls	r3, r3, #1
 80043a0:	b2da      	uxtb	r2, r3
 80043a2:	4b5a      	ldr	r3, [pc, #360]	; (800450c <TIM2_IRQHandler+0xb14>)
 80043a4:	781b      	ldrb	r3, [r3, #0]
 80043a6:	4413      	add	r3, r2
 80043a8:	b2da      	uxtb	r2, r3
 80043aa:	4b5c      	ldr	r3, [pc, #368]	; (800451c <TIM2_IRQHandler+0xb24>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	009b      	lsls	r3, r3, #2
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	4413      	add	r3, r2
 80043b6:	b2da      	uxtb	r2, r3
 80043b8:	4b59      	ldr	r3, [pc, #356]	; (8004520 <TIM2_IRQHandler+0xb28>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	00db      	lsls	r3, r3, #3
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	4413      	add	r3, r2
 80043ca:	b2da      	uxtb	r2, r3
 80043cc:	4b4d      	ldr	r3, [pc, #308]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 80043ce:	715a      	strb	r2, [r3, #5]
  	 	 	 								}break;
 80043d0:	e061      	b.n	8004496 <TIM2_IRQHandler+0xa9e>
  	 	 	 			case COMMERASEFLASHDR:
  	 	 	 								{
  	 	 	 									nRF24_payloadTX[1]=0;
 80043d2:	4b4c      	ldr	r3, [pc, #304]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 80043d4:	2200      	movs	r2, #0
 80043d6:	705a      	strb	r2, [r3, #1]
  	 	 	 									nRF24_payloadTX[2]=0;
 80043d8:	4b4a      	ldr	r3, [pc, #296]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 80043da:	2200      	movs	r2, #0
 80043dc:	709a      	strb	r2, [r3, #2]
  	 	 	 							  	 	nRF24_payloadTX[3]=0;
 80043de:	4b49      	ldr	r3, [pc, #292]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 80043e0:	2200      	movs	r2, #0
 80043e2:	70da      	strb	r2, [r3, #3]
  	 	 	 							  	 	nRF24_payloadTX[4]=0;
 80043e4:	4b47      	ldr	r3, [pc, #284]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 80043e6:	2200      	movs	r2, #0
 80043e8:	711a      	strb	r2, [r3, #4]
  	 	 	 							  	 	nRF24_payloadTX[5]=0;
 80043ea:	4b46      	ldr	r3, [pc, #280]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 80043ec:	2200      	movs	r2, #0
 80043ee:	715a      	strb	r2, [r3, #5]
  	 	 	 							  	 	FlashEraseTimeoutCount=FLASHOPERATIONTIMEOUT;//set timeout to prevent multiple calls
 80043f0:	4b4c      	ldr	r3, [pc, #304]	; (8004524 <TIM2_IRQHandler+0xb2c>)
 80043f2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80043f6:	601a      	str	r2, [r3, #0]
  	 	 	 								}break;
 80043f8:	e04d      	b.n	8004496 <TIM2_IRQHandler+0xa9e>

  	 	 	 			case COMMWRITEFLASHDR:
  	 	 	 								{
  	 	 	 									nRF24_payloadTX[1]=0;
 80043fa:	4b42      	ldr	r3, [pc, #264]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 80043fc:	2200      	movs	r2, #0
 80043fe:	705a      	strb	r2, [r3, #1]
  	 	 	 						  	 	  	nRF24_payloadTX[2]=0;
 8004400:	4b40      	ldr	r3, [pc, #256]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 8004402:	2200      	movs	r2, #0
 8004404:	709a      	strb	r2, [r3, #2]
  	 	 	 						  	 	  	nRF24_payloadTX[3]=0;
 8004406:	4b3f      	ldr	r3, [pc, #252]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 8004408:	2200      	movs	r2, #0
 800440a:	70da      	strb	r2, [r3, #3]
  	 	 	 						  	 	  	nRF24_payloadTX[4]=0;
 800440c:	4b3d      	ldr	r3, [pc, #244]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 800440e:	2200      	movs	r2, #0
 8004410:	711a      	strb	r2, [r3, #4]
  	 	 	 						  	 	  	nRF24_payloadTX[5]=0;
 8004412:	4b3c      	ldr	r3, [pc, #240]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 8004414:	2200      	movs	r2, #0
 8004416:	715a      	strb	r2, [r3, #5]
  	 	 	 						  	 	  	FlashWriteTimeoutCount=FLASHOPERATIONTIMEOUT; //set timeout to prevent multiple calls
 8004418:	4b43      	ldr	r3, [pc, #268]	; (8004528 <TIM2_IRQHandler+0xb30>)
 800441a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800441e:	601a      	str	r2, [r3, #0]
  	 	 	 								}break;
 8004420:	e039      	b.n	8004496 <TIM2_IRQHandler+0xa9e>

  	 	 	 			case COMMPARAMACTIVE:
											{
  	 	 	 									nRF24_payloadTX[1] = ParamSelector;
 8004422:	4b42      	ldr	r3, [pc, #264]	; (800452c <TIM2_IRQHandler+0xb34>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	b2da      	uxtb	r2, r3
 8004428:	4b36      	ldr	r3, [pc, #216]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 800442a:	705a      	strb	r2, [r3, #1]
  	 	 	 									nRF24_payloadTX[2] = (ParamDataTX & 0xFF000000)>>24;
 800442c:	4b40      	ldr	r3, [pc, #256]	; (8004530 <TIM2_IRQHandler+0xb38>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	0e1b      	lsrs	r3, r3, #24
 8004432:	b2da      	uxtb	r2, r3
 8004434:	4b33      	ldr	r3, [pc, #204]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 8004436:	709a      	strb	r2, [r3, #2]
  	 	 	 									nRF24_payloadTX[3] = (ParamDataTX & 0x00FF0000)>>16;
 8004438:	4b3d      	ldr	r3, [pc, #244]	; (8004530 <TIM2_IRQHandler+0xb38>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	0c1b      	lsrs	r3, r3, #16
 800443e:	b2da      	uxtb	r2, r3
 8004440:	4b30      	ldr	r3, [pc, #192]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 8004442:	70da      	strb	r2, [r3, #3]
  	 	 	 									nRF24_payloadTX[4] = (ParamDataTX & 0x0000FF00)>>8;
 8004444:	4b3a      	ldr	r3, [pc, #232]	; (8004530 <TIM2_IRQHandler+0xb38>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	0a1b      	lsrs	r3, r3, #8
 800444a:	b2da      	uxtb	r2, r3
 800444c:	4b2d      	ldr	r3, [pc, #180]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 800444e:	711a      	strb	r2, [r3, #4]
  	 	 	 									nRF24_payloadTX[5] = (ParamDataTX & 0x000000FF);
 8004450:	4b37      	ldr	r3, [pc, #220]	; (8004530 <TIM2_IRQHandler+0xb38>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	b2da      	uxtb	r2, r3
 8004456:	4b2b      	ldr	r3, [pc, #172]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 8004458:	715a      	strb	r2, [r3, #5]
											}break;
 800445a:	e01c      	b.n	8004496 <TIM2_IRQHandler+0xa9e>

  	 	 	 			case COMMPARAMFLASH:
  	 	 	 								{
  	 	 	 									nRF24_payloadTX[1] = ParamSelector;
 800445c:	4b33      	ldr	r3, [pc, #204]	; (800452c <TIM2_IRQHandler+0xb34>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	b2da      	uxtb	r2, r3
 8004462:	4b28      	ldr	r3, [pc, #160]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 8004464:	705a      	strb	r2, [r3, #1]
  	 	 	 									nRF24_payloadTX[2] = (ParamDataTX & 0xFF000000)>>24;
 8004466:	4b32      	ldr	r3, [pc, #200]	; (8004530 <TIM2_IRQHandler+0xb38>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	0e1b      	lsrs	r3, r3, #24
 800446c:	b2da      	uxtb	r2, r3
 800446e:	4b25      	ldr	r3, [pc, #148]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 8004470:	709a      	strb	r2, [r3, #2]
  	 	 	 									nRF24_payloadTX[3] = (ParamDataTX & 0x00FF0000)>>16;
 8004472:	4b2f      	ldr	r3, [pc, #188]	; (8004530 <TIM2_IRQHandler+0xb38>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	0c1b      	lsrs	r3, r3, #16
 8004478:	b2da      	uxtb	r2, r3
 800447a:	4b22      	ldr	r3, [pc, #136]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 800447c:	70da      	strb	r2, [r3, #3]
  	 	 	 									nRF24_payloadTX[4] = (ParamDataTX & 0x0000FF00)>>8;
 800447e:	4b2c      	ldr	r3, [pc, #176]	; (8004530 <TIM2_IRQHandler+0xb38>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	0a1b      	lsrs	r3, r3, #8
 8004484:	b2da      	uxtb	r2, r3
 8004486:	4b1f      	ldr	r3, [pc, #124]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 8004488:	711a      	strb	r2, [r3, #4]
  	 	 	 									nRF24_payloadTX[5] = (ParamDataTX & 0x000000FF);
 800448a:	4b29      	ldr	r3, [pc, #164]	; (8004530 <TIM2_IRQHandler+0xb38>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	b2da      	uxtb	r2, r3
 8004490:	4b1c      	ldr	r3, [pc, #112]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 8004492:	715a      	strb	r2, [r3, #5]
  	 	 	 								}break;
 8004494:	bf00      	nop
  	 	 	 		}

  	 	 			// Transmit a packet
  	 	 			nRF24_TransmitPacket(nRF24_payloadTX, 6);
 8004496:	2106      	movs	r1, #6
 8004498:	481a      	ldr	r0, [pc, #104]	; (8004504 <TIM2_IRQHandler+0xb0c>)
 800449a:	f7fe fd47 	bl	8002f2c <nRF24_TransmitPacket>
  	 	 	 	 }break;
 800449e:	e013      	b.n	80044c8 <TIM2_IRQHandler+0xad0>

      	case 5:
      			{
  	 	 	 		//SET RX MODE
  	 				nRF24_SetOperationalMode(nRF24_MODE_RX);
 80044a0:	2001      	movs	r0, #1
 80044a2:	f7fe ff16 	bl	80032d2 <nRF24_SetOperationalMode>
  	 				nRF24_CE_H(); //Start RX)
 80044a6:	2201      	movs	r2, #1
 80044a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80044ac:	4821      	ldr	r0, [pc, #132]	; (8004534 <TIM2_IRQHandler+0xb3c>)
 80044ae:	f002 f931 	bl	8006714 <HAL_GPIO_WritePin>

  	 	 	 	 }break;
 80044b2:	e009      	b.n	80044c8 <TIM2_IRQHandler+0xad0>

      	case 6:
  				{
      				RXactiveFlag=1; //start pinging for data
 80044b4:	4b20      	ldr	r3, [pc, #128]	; (8004538 <TIM2_IRQHandler+0xb40>)
 80044b6:	2201      	movs	r2, #1
 80044b8:	601a      	str	r2, [r3, #0]
      				SendBackFlag=0; //Exit routine
 80044ba:	4b20      	ldr	r3, [pc, #128]	; (800453c <TIM2_IRQHandler+0xb44>)
 80044bc:	2200      	movs	r2, #0
 80044be:	601a      	str	r2, [r3, #0]
      				BackTimer=0;	//reset counter
 80044c0:	4b1f      	ldr	r3, [pc, #124]	; (8004540 <TIM2_IRQHandler+0xb48>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	601a      	str	r2, [r3, #0]

  				}break;
 80044c6:	bf00      	nop
      	}
  }//End Send Back config routine

  //Communication diagnostics
  LoopCounter++;
 80044c8:	4b1e      	ldr	r3, [pc, #120]	; (8004544 <TIM2_IRQHandler+0xb4c>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	3301      	adds	r3, #1
 80044ce:	4a1d      	ldr	r2, [pc, #116]	; (8004544 <TIM2_IRQHandler+0xb4c>)
 80044d0:	6013      	str	r3, [r2, #0]
  if(LoopCounter==1000)
 80044d2:	4b1c      	ldr	r3, [pc, #112]	; (8004544 <TIM2_IRQHandler+0xb4c>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044da:	d146      	bne.n	800456a <TIM2_IRQHandler+0xb72>
  {
    		MSGprerSecond=MSGcount;
 80044dc:	4b1a      	ldr	r3, [pc, #104]	; (8004548 <TIM2_IRQHandler+0xb50>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a1a      	ldr	r2, [pc, #104]	; (800454c <TIM2_IRQHandler+0xb54>)
 80044e2:	6013      	str	r3, [r2, #0]

    		if(MSGcount<MINMSGPERSEC)
 80044e4:	4b18      	ldr	r3, [pc, #96]	; (8004548 <TIM2_IRQHandler+0xb50>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	2b09      	cmp	r3, #9
 80044ea:	d835      	bhi.n	8004558 <TIM2_IRQHandler+0xb60>
    		{
    			MSGLowCount++;
 80044ec:	4b18      	ldr	r3, [pc, #96]	; (8004550 <TIM2_IRQHandler+0xb58>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	3301      	adds	r3, #1
 80044f2:	4a17      	ldr	r2, [pc, #92]	; (8004550 <TIM2_IRQHandler+0xb58>)
 80044f4:	6013      	str	r3, [r2, #0]
    			ConnectWeakFlag=1;
 80044f6:	4b17      	ldr	r3, [pc, #92]	; (8004554 <TIM2_IRQHandler+0xb5c>)
 80044f8:	2201      	movs	r2, #1
 80044fa:	601a      	str	r2, [r3, #0]
 80044fc:	e02f      	b.n	800455e <TIM2_IRQHandler+0xb66>
 80044fe:	bf00      	nop
 8004500:	20000228 	.word	0x20000228
 8004504:	20000480 	.word	0x20000480
 8004508:	20000324 	.word	0x20000324
 800450c:	20000780 	.word	0x20000780
 8004510:	20000814 	.word	0x20000814
 8004514:	200007ac 	.word	0x200007ac
 8004518:	2000081c 	.word	0x2000081c
 800451c:	20000220 	.word	0x20000220
 8004520:	2000021c 	.word	0x2000021c
 8004524:	20000690 	.word	0x20000690
 8004528:	2000082c 	.word	0x2000082c
 800452c:	2000078c 	.word	0x2000078c
 8004530:	20000794 	.word	0x20000794
 8004534:	40020400 	.word	0x40020400
 8004538:	20000000 	.word	0x20000000
 800453c:	20000230 	.word	0x20000230
 8004540:	20000234 	.word	0x20000234
 8004544:	2000067c 	.word	0x2000067c
 8004548:	20000694 	.word	0x20000694
 800454c:	20000778 	.word	0x20000778
 8004550:	20000774 	.word	0x20000774
 8004554:	200007b4 	.word	0x200007b4
    		}
    		 else  ConnectWeakFlag=0;
 8004558:	4bc5      	ldr	r3, [pc, #788]	; (8004870 <TIM2_IRQHandler+0xe78>)
 800455a:	2200      	movs	r2, #0
 800455c:	601a      	str	r2, [r3, #0]

    		MSGcount=0;
 800455e:	4bc5      	ldr	r3, [pc, #788]	; (8004874 <TIM2_IRQHandler+0xe7c>)
 8004560:	2200      	movs	r2, #0
 8004562:	601a      	str	r2, [r3, #0]
    		LoopCounter=0;
 8004564:	4bc4      	ldr	r3, [pc, #784]	; (8004878 <TIM2_IRQHandler+0xe80>)
 8004566:	2200      	movs	r2, #0
 8004568:	601a      	str	r2, [r3, #0]
  }//-----------------------------------------------------------------

  //MPU 9250
  watch1=TIM2->CNT;
 800456a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800456e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004570:	4ac2      	ldr	r2, [pc, #776]	; (800487c <TIM2_IRQHandler+0xe84>)
 8004572:	6013      	str	r3, [r2, #0]
  MPU9250_GetData(&mpuDataStr);
 8004574:	48c2      	ldr	r0, [pc, #776]	; (8004880 <TIM2_IRQHandler+0xe88>)
 8004576:	f7fc fec1 	bl	80012fc <MPU9250_GetData>
  watch2=TIM2->CNT;
 800457a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800457e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004580:	4ac0      	ldr	r2, [pc, #768]	; (8004884 <TIM2_IRQHandler+0xe8c>)
 8004582:	6013      	str	r3, [r2, #0]
  MPU_CalculateFromRAWData(&mpuDataStr,0.002);
 8004584:	ed9f 0ac0 	vldr	s0, [pc, #768]	; 8004888 <TIM2_IRQHandler+0xe90>
 8004588:	48bd      	ldr	r0, [pc, #756]	; (8004880 <TIM2_IRQHandler+0xe88>)
 800458a:	f7fc ff85 	bl	8001498 <MPU_CalculateFromRAWData>
  watch3=TIM2->CNT;
 800458e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004594:	4abd      	ldr	r2, [pc, #756]	; (800488c <TIM2_IRQHandler+0xe94>)
 8004596:	6013      	str	r3, [r2, #0]

  //PID input Filtered
  PitchPIDin =  /*(PitchPIDin * 0.99) */+ (mpuDataStr.Pitch  );
 8004598:	4bb9      	ldr	r3, [pc, #740]	; (8004880 <TIM2_IRQHandler+0xe88>)
 800459a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800459c:	4abc      	ldr	r2, [pc, #752]	; (8004890 <TIM2_IRQHandler+0xe98>)
 800459e:	6013      	str	r3, [r2, #0]
  RollPIDin = /*(RollPIDin * 0.99) */+ (mpuDataStr.Roll );
 80045a0:	4bb7      	ldr	r3, [pc, #732]	; (8004880 <TIM2_IRQHandler+0xe88>)
 80045a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045a4:	4abb      	ldr	r2, [pc, #748]	; (8004894 <TIM2_IRQHandler+0xe9c>)
 80045a6:	6013      	str	r3, [r2, #0]
  YawPIDin = (YawPIDin * 0.99) + (mpuDataStr.AngleSpeed_Gyro_Z * 0.01);
 80045a8:	4bbb      	ldr	r3, [pc, #748]	; (8004898 <TIM2_IRQHandler+0xea0>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4618      	mov	r0, r3
 80045ae:	f7fb ffd3 	bl	8000558 <__aeabi_f2d>
 80045b2:	a3ab      	add	r3, pc, #684	; (adr r3, 8004860 <TIM2_IRQHandler+0xe68>)
 80045b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b8:	f7fc f826 	bl	8000608 <__aeabi_dmul>
 80045bc:	4603      	mov	r3, r0
 80045be:	460c      	mov	r4, r1
 80045c0:	4625      	mov	r5, r4
 80045c2:	461c      	mov	r4, r3
 80045c4:	4bae      	ldr	r3, [pc, #696]	; (8004880 <TIM2_IRQHandler+0xe88>)
 80045c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045c8:	4618      	mov	r0, r3
 80045ca:	f7fb ffc5 	bl	8000558 <__aeabi_f2d>
 80045ce:	a3a6      	add	r3, pc, #664	; (adr r3, 8004868 <TIM2_IRQHandler+0xe70>)
 80045d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045d4:	f7fc f818 	bl	8000608 <__aeabi_dmul>
 80045d8:	4602      	mov	r2, r0
 80045da:	460b      	mov	r3, r1
 80045dc:	4620      	mov	r0, r4
 80045de:	4629      	mov	r1, r5
 80045e0:	f7fb fe5c 	bl	800029c <__adddf3>
 80045e4:	4603      	mov	r3, r0
 80045e6:	460c      	mov	r4, r1
 80045e8:	4618      	mov	r0, r3
 80045ea:	4621      	mov	r1, r4
 80045ec:	f7fc fae4 	bl	8000bb8 <__aeabi_d2f>
 80045f0:	4602      	mov	r2, r0
 80045f2:	4ba9      	ldr	r3, [pc, #676]	; (8004898 <TIM2_IRQHandler+0xea0>)
 80045f4:	601a      	str	r2, [r3, #0]
  //-------------------------------------------------------------------

  //SCALE DATA
  //Throttle UP->DOWN 0-100 ->scaling
  ThrottleINscaled=ScaleDataFl(Ljoyupdown,0,100,FlashDataActive.minthrottle,FlashDataActive.maxthrottle);
 80045f6:	4ba9      	ldr	r3, [pc, #676]	; (800489c <TIM2_IRQHandler+0xea4>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	ee07 3a90 	vmov	s15, r3
 80045fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004602:	4ba7      	ldr	r3, [pc, #668]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 8004604:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8004608:	4ba5      	ldr	r3, [pc, #660]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 800460a:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 800460e:	eeb0 2a66 	vmov.f32	s4, s13
 8004612:	eef0 1a47 	vmov.f32	s3, s14
 8004616:	ed9f 1aa3 	vldr	s2, [pc, #652]	; 80048a4 <TIM2_IRQHandler+0xeac>
 800461a:	eddf 0aa3 	vldr	s1, [pc, #652]	; 80048a8 <TIM2_IRQHandler+0xeb0>
 800461e:	eeb0 0a67 	vmov.f32	s0, s15
 8004622:	f000 fb99 	bl	8004d58 <ScaleDataFl>
 8004626:	eef0 7a40 	vmov.f32	s15, s0
 800462a:	4ba0      	ldr	r3, [pc, #640]	; (80048ac <TIM2_IRQHandler+0xeb4>)
 800462c:	edc3 7a00 	vstr	s15, [r3]

  //Pitch UP->DOWN 0-100 ->scaling
  PitchINscaled=ScaleDataFl(Djoyupdown,0,100,-FlashDataActive.maxpitchdegree,FlashDataActive.maxpitchdegree);
 8004630:	4b9f      	ldr	r3, [pc, #636]	; (80048b0 <TIM2_IRQHandler+0xeb8>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	ee07 3a90 	vmov	s15, r3
 8004638:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800463c:	4b98      	ldr	r3, [pc, #608]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 800463e:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8004642:	eef1 7a67 	vneg.f32	s15, s15
 8004646:	4b96      	ldr	r3, [pc, #600]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 8004648:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 800464c:	eeb0 2a66 	vmov.f32	s4, s13
 8004650:	eef0 1a67 	vmov.f32	s3, s15
 8004654:	ed9f 1a93 	vldr	s2, [pc, #588]	; 80048a4 <TIM2_IRQHandler+0xeac>
 8004658:	eddf 0a93 	vldr	s1, [pc, #588]	; 80048a8 <TIM2_IRQHandler+0xeb0>
 800465c:	eeb0 0a47 	vmov.f32	s0, s14
 8004660:	f000 fb7a 	bl	8004d58 <ScaleDataFl>
 8004664:	eef0 7a40 	vmov.f32	s15, s0
 8004668:	4b92      	ldr	r3, [pc, #584]	; (80048b4 <TIM2_IRQHandler+0xebc>)
 800466a:	edc3 7a00 	vstr	s15, [r3]
  //Invert
  PitchINscaled*=(-1);
 800466e:	4b91      	ldr	r3, [pc, #580]	; (80048b4 <TIM2_IRQHandler+0xebc>)
 8004670:	edd3 7a00 	vldr	s15, [r3]
 8004674:	eef1 7a67 	vneg.f32	s15, s15
 8004678:	4b8e      	ldr	r3, [pc, #568]	; (80048b4 <TIM2_IRQHandler+0xebc>)
 800467a:	edc3 7a00 	vstr	s15, [r3]

  //Roll LEFT->RIGHT 0 -> 100 -> scaling
  RollINscaled=ScaleDataFl(Djoyleftright,0,100,-FlashDataActive.maxrolldegree,FlashDataActive.maxrolldegree);
 800467e:	4b8e      	ldr	r3, [pc, #568]	; (80048b8 <TIM2_IRQHandler+0xec0>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	ee07 3a90 	vmov	s15, r3
 8004686:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800468a:	4b85      	ldr	r3, [pc, #532]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 800468c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004690:	eef1 7a67 	vneg.f32	s15, s15
 8004694:	4b82      	ldr	r3, [pc, #520]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 8004696:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 800469a:	eeb0 2a66 	vmov.f32	s4, s13
 800469e:	eef0 1a67 	vmov.f32	s3, s15
 80046a2:	ed9f 1a80 	vldr	s2, [pc, #512]	; 80048a4 <TIM2_IRQHandler+0xeac>
 80046a6:	eddf 0a80 	vldr	s1, [pc, #512]	; 80048a8 <TIM2_IRQHandler+0xeb0>
 80046aa:	eeb0 0a47 	vmov.f32	s0, s14
 80046ae:	f000 fb53 	bl	8004d58 <ScaleDataFl>
 80046b2:	eef0 7a40 	vmov.f32	s15, s0
 80046b6:	4b81      	ldr	r3, [pc, #516]	; (80048bc <TIM2_IRQHandler+0xec4>)
 80046b8:	edc3 7a00 	vstr	s15, [r3]

  //YAW angular speed of rotation degrees/second
  YawINscaled=ScaleDataFl(Ljoyleftright,0,100,-FlashDataActive.maxyawdegree,FlashDataActive.maxyawdegree);
 80046bc:	4b80      	ldr	r3, [pc, #512]	; (80048c0 <TIM2_IRQHandler+0xec8>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	ee07 3a90 	vmov	s15, r3
 80046c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80046c8:	4b75      	ldr	r3, [pc, #468]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 80046ca:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80046ce:	eef1 7a67 	vneg.f32	s15, s15
 80046d2:	4b73      	ldr	r3, [pc, #460]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 80046d4:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 80046d8:	eeb0 2a66 	vmov.f32	s4, s13
 80046dc:	eef0 1a67 	vmov.f32	s3, s15
 80046e0:	ed9f 1a70 	vldr	s2, [pc, #448]	; 80048a4 <TIM2_IRQHandler+0xeac>
 80046e4:	eddf 0a70 	vldr	s1, [pc, #448]	; 80048a8 <TIM2_IRQHandler+0xeb0>
 80046e8:	eeb0 0a47 	vmov.f32	s0, s14
 80046ec:	f000 fb34 	bl	8004d58 <ScaleDataFl>
 80046f0:	eef0 7a40 	vmov.f32	s15, s0
 80046f4:	4b73      	ldr	r3, [pc, #460]	; (80048c4 <TIM2_IRQHandler+0xecc>)
 80046f6:	edc3 7a00 	vstr	s15, [r3]

  //MOTOR CONTROL

  //PID
  PitchPIDout = pid(PitchINscaled, PitchPIDin, FlashDataActive.pid_p_gain_pitch, FlashDataActive.pid_i_gain_pitch, FlashDataActive.pid_d_gain_pitch, &pitch_integral, &pitch_diffErrHist, FlashDataActive.pid_i_max_pitch, FlashDataActive.pid_max_pitch);
 80046fa:	4b6e      	ldr	r3, [pc, #440]	; (80048b4 <TIM2_IRQHandler+0xebc>)
 80046fc:	edd3 7a00 	vldr	s15, [r3]
 8004700:	4b63      	ldr	r3, [pc, #396]	; (8004890 <TIM2_IRQHandler+0xe98>)
 8004702:	ed93 7a00 	vldr	s14, [r3]
 8004706:	4b66      	ldr	r3, [pc, #408]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 8004708:	edd3 6a01 	vldr	s13, [r3, #4]
 800470c:	4b64      	ldr	r3, [pc, #400]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 800470e:	ed93 6a02 	vldr	s12, [r3, #8]
 8004712:	4b63      	ldr	r3, [pc, #396]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 8004714:	edd3 5a03 	vldr	s11, [r3, #12]
 8004718:	4b61      	ldr	r3, [pc, #388]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 800471a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800471c:	ee05 3a10 	vmov	s10, r3
 8004720:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 8004724:	4b5e      	ldr	r3, [pc, #376]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 8004726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004728:	ee04 3a90 	vmov	s9, r3
 800472c:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8004730:	eeb0 3a64 	vmov.f32	s6, s9
 8004734:	eef0 2a45 	vmov.f32	s5, s10
 8004738:	4963      	ldr	r1, [pc, #396]	; (80048c8 <TIM2_IRQHandler+0xed0>)
 800473a:	4864      	ldr	r0, [pc, #400]	; (80048cc <TIM2_IRQHandler+0xed4>)
 800473c:	eeb0 2a65 	vmov.f32	s4, s11
 8004740:	eef0 1a46 	vmov.f32	s3, s12
 8004744:	eeb0 1a66 	vmov.f32	s2, s13
 8004748:	eef0 0a47 	vmov.f32	s1, s14
 800474c:	eeb0 0a67 	vmov.f32	s0, s15
 8004750:	f000 fb44 	bl	8004ddc <pid>
 8004754:	eef0 7a40 	vmov.f32	s15, s0
 8004758:	4b5d      	ldr	r3, [pc, #372]	; (80048d0 <TIM2_IRQHandler+0xed8>)
 800475a:	edc3 7a00 	vstr	s15, [r3]
  RollPIDout = pid(RollINscaled, RollPIDin, FlashDataActive.pid_p_gain_roll, FlashDataActive.pid_i_gain_roll, FlashDataActive.pid_d_gain_roll,&roll_integral,&roll_diffErrHist,FlashDataActive.pid_i_max_roll, FlashDataActive.pid_max_roll );
 800475e:	4b57      	ldr	r3, [pc, #348]	; (80048bc <TIM2_IRQHandler+0xec4>)
 8004760:	edd3 7a00 	vldr	s15, [r3]
 8004764:	4b4b      	ldr	r3, [pc, #300]	; (8004894 <TIM2_IRQHandler+0xe9c>)
 8004766:	ed93 7a00 	vldr	s14, [r3]
 800476a:	4b4d      	ldr	r3, [pc, #308]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 800476c:	edd3 6a04 	vldr	s13, [r3, #16]
 8004770:	4b4b      	ldr	r3, [pc, #300]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 8004772:	ed93 6a05 	vldr	s12, [r3, #20]
 8004776:	4b4a      	ldr	r3, [pc, #296]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 8004778:	edd3 5a06 	vldr	s11, [r3, #24]
 800477c:	4b48      	ldr	r3, [pc, #288]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 800477e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004780:	ee05 3a10 	vmov	s10, r3
 8004784:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 8004788:	4b45      	ldr	r3, [pc, #276]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 800478a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478c:	ee04 3a90 	vmov	s9, r3
 8004790:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8004794:	eeb0 3a64 	vmov.f32	s6, s9
 8004798:	eef0 2a45 	vmov.f32	s5, s10
 800479c:	494d      	ldr	r1, [pc, #308]	; (80048d4 <TIM2_IRQHandler+0xedc>)
 800479e:	484e      	ldr	r0, [pc, #312]	; (80048d8 <TIM2_IRQHandler+0xee0>)
 80047a0:	eeb0 2a65 	vmov.f32	s4, s11
 80047a4:	eef0 1a46 	vmov.f32	s3, s12
 80047a8:	eeb0 1a66 	vmov.f32	s2, s13
 80047ac:	eef0 0a47 	vmov.f32	s1, s14
 80047b0:	eeb0 0a67 	vmov.f32	s0, s15
 80047b4:	f000 fb12 	bl	8004ddc <pid>
 80047b8:	eef0 7a40 	vmov.f32	s15, s0
 80047bc:	4b47      	ldr	r3, [pc, #284]	; (80048dc <TIM2_IRQHandler+0xee4>)
 80047be:	edc3 7a00 	vstr	s15, [r3]
  YawPIDout = pid(YawINscaled, YawPIDin, FlashDataActive.pid_p_gain_yaw, FlashDataActive.pid_i_gain_yaw, FlashDataActive.pid_d_gain_yaw, &yaw_integral,&yaw_diffErrHist,FlashDataActive.pid_i_max_roll, FlashDataActive.pid_max_yaw );
 80047c2:	4b40      	ldr	r3, [pc, #256]	; (80048c4 <TIM2_IRQHandler+0xecc>)
 80047c4:	edd3 7a00 	vldr	s15, [r3]
 80047c8:	4b33      	ldr	r3, [pc, #204]	; (8004898 <TIM2_IRQHandler+0xea0>)
 80047ca:	ed93 7a00 	vldr	s14, [r3]
 80047ce:	4b34      	ldr	r3, [pc, #208]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 80047d0:	edd3 6a07 	vldr	s13, [r3, #28]
 80047d4:	4b32      	ldr	r3, [pc, #200]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 80047d6:	ed93 6a08 	vldr	s12, [r3, #32]
 80047da:	4b31      	ldr	r3, [pc, #196]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 80047dc:	edd3 5a09 	vldr	s11, [r3, #36]	; 0x24
 80047e0:	4b2f      	ldr	r3, [pc, #188]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 80047e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047e4:	ee05 3a10 	vmov	s10, r3
 80047e8:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 80047ec:	4b2c      	ldr	r3, [pc, #176]	; (80048a0 <TIM2_IRQHandler+0xea8>)
 80047ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f0:	ee04 3a90 	vmov	s9, r3
 80047f4:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 80047f8:	eeb0 3a64 	vmov.f32	s6, s9
 80047fc:	eef0 2a45 	vmov.f32	s5, s10
 8004800:	4937      	ldr	r1, [pc, #220]	; (80048e0 <TIM2_IRQHandler+0xee8>)
 8004802:	4838      	ldr	r0, [pc, #224]	; (80048e4 <TIM2_IRQHandler+0xeec>)
 8004804:	eeb0 2a65 	vmov.f32	s4, s11
 8004808:	eef0 1a46 	vmov.f32	s3, s12
 800480c:	eeb0 1a66 	vmov.f32	s2, s13
 8004810:	eef0 0a47 	vmov.f32	s1, s14
 8004814:	eeb0 0a67 	vmov.f32	s0, s15
 8004818:	f000 fae0 	bl	8004ddc <pid>
 800481c:	eef0 7a40 	vmov.f32	s15, s0
 8004820:	4b31      	ldr	r3, [pc, #196]	; (80048e8 <TIM2_IRQHandler+0xef0>)
 8004822:	edc3 7a00 	vstr	s15, [r3]

  //TESTING
  if(ConnectWeakFlag==1)MotorStatus=MOTOROFF;//if connection is lost!
 8004826:	4b12      	ldr	r3, [pc, #72]	; (8004870 <TIM2_IRQHandler+0xe78>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	2b01      	cmp	r3, #1
 800482c:	d102      	bne.n	8004834 <TIM2_IRQHandler+0xe3c>
 800482e:	4b2f      	ldr	r3, [pc, #188]	; (80048ec <TIM2_IRQHandler+0xef4>)
 8004830:	2201      	movs	r2, #1
 8004832:	601a      	str	r2, [r3, #0]

  //Motor STATUS (TOGGLE 1)
  //ON toggle 0->1 front start motor ON sequence
  if(togg1hist!=togg1 && togg1==1 && ThrottleINscaled<MOTORSTARTBLOCKTHRESHOLD)MotorStatus=MOTORSTARTING;
 8004834:	4b2e      	ldr	r3, [pc, #184]	; (80048f0 <TIM2_IRQHandler+0xef8>)
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	4b2e      	ldr	r3, [pc, #184]	; (80048f4 <TIM2_IRQHandler+0xefc>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	429a      	cmp	r2, r3
 800483e:	d060      	beq.n	8004902 <TIM2_IRQHandler+0xf0a>
 8004840:	4b2c      	ldr	r3, [pc, #176]	; (80048f4 <TIM2_IRQHandler+0xefc>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2b01      	cmp	r3, #1
 8004846:	d15c      	bne.n	8004902 <TIM2_IRQHandler+0xf0a>
 8004848:	4b18      	ldr	r3, [pc, #96]	; (80048ac <TIM2_IRQHandler+0xeb4>)
 800484a:	edd3 7a00 	vldr	s15, [r3]
 800484e:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80048f8 <TIM2_IRQHandler+0xf00>
 8004852:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800485a:	d552      	bpl.n	8004902 <TIM2_IRQHandler+0xf0a>
 800485c:	e04e      	b.n	80048fc <TIM2_IRQHandler+0xf04>
 800485e:	bf00      	nop
 8004860:	7ae147ae 	.word	0x7ae147ae
 8004864:	3fefae14 	.word	0x3fefae14
 8004868:	47ae147b 	.word	0x47ae147b
 800486c:	3f847ae1 	.word	0x3f847ae1
 8004870:	200007b4 	.word	0x200007b4
 8004874:	20000694 	.word	0x20000694
 8004878:	2000067c 	.word	0x2000067c
 800487c:	20000414 	.word	0x20000414
 8004880:	20000324 	.word	0x20000324
 8004884:	20000408 	.word	0x20000408
 8004888:	3b03126f 	.word	0x3b03126f
 800488c:	200004b0 	.word	0x200004b0
 8004890:	2000080c 	.word	0x2000080c
 8004894:	20000790 	.word	0x20000790
 8004898:	20000788 	.word	0x20000788
 800489c:	200004ac 	.word	0x200004ac
 80048a0:	200004b8 	.word	0x200004b8
 80048a4:	42c80000 	.word	0x42c80000
 80048a8:	00000000 	.word	0x00000000
 80048ac:	20000688 	.word	0x20000688
 80048b0:	20000564 	.word	0x20000564
 80048b4:	200007a0 	.word	0x200007a0
 80048b8:	200002f8 	.word	0x200002f8
 80048bc:	2000079c 	.word	0x2000079c
 80048c0:	200004a0 	.word	0x200004a0
 80048c4:	200006a0 	.word	0x200006a0
 80048c8:	2000023c 	.word	0x2000023c
 80048cc:	20000238 	.word	0x20000238
 80048d0:	20000830 	.word	0x20000830
 80048d4:	20000244 	.word	0x20000244
 80048d8:	20000240 	.word	0x20000240
 80048dc:	20000798 	.word	0x20000798
 80048e0:	2000024c 	.word	0x2000024c
 80048e4:	20000248 	.word	0x20000248
 80048e8:	20000834 	.word	0x20000834
 80048ec:	2000021c 	.word	0x2000021c
 80048f0:	2000083c 	.word	0x2000083c
 80048f4:	200004a8 	.word	0x200004a8
 80048f8:	43480000 	.word	0x43480000
 80048fc:	4bb1      	ldr	r3, [pc, #708]	; (8004bc4 <TIM2_IRQHandler+0x11cc>)
 80048fe:	2202      	movs	r2, #2
 8004900:	601a      	str	r2, [r3, #0]

  //ON toggle 0-> motor always OFF
  if(togg1==0)MotorStatus=MOTOROFF;
 8004902:	4bb1      	ldr	r3, [pc, #708]	; (8004bc8 <TIM2_IRQHandler+0x11d0>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d102      	bne.n	8004910 <TIM2_IRQHandler+0xf18>
 800490a:	4bae      	ldr	r3, [pc, #696]	; (8004bc4 <TIM2_IRQHandler+0x11cc>)
 800490c:	2201      	movs	r2, #1
 800490e:	601a      	str	r2, [r3, #0]

  //GYROCALIB-----------------------------------------------------------------------------------------
  if(togg2hist==0 && togg2==1 && GyroCalibStatus==0 && MotorStatus==MOTOROFF) //button 2 pressed Motor OFF Calib not in progress
 8004910:	4bae      	ldr	r3, [pc, #696]	; (8004bcc <TIM2_IRQHandler+0x11d4>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d10e      	bne.n	8004936 <TIM2_IRQHandler+0xf3e>
 8004918:	4bad      	ldr	r3, [pc, #692]	; (8004bd0 <TIM2_IRQHandler+0x11d8>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d10a      	bne.n	8004936 <TIM2_IRQHandler+0xf3e>
 8004920:	4bac      	ldr	r3, [pc, #688]	; (8004bd4 <TIM2_IRQHandler+0x11dc>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d106      	bne.n	8004936 <TIM2_IRQHandler+0xf3e>
 8004928:	4ba6      	ldr	r3, [pc, #664]	; (8004bc4 <TIM2_IRQHandler+0x11cc>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2b01      	cmp	r3, #1
 800492e:	d102      	bne.n	8004936 <TIM2_IRQHandler+0xf3e>
  {
	  GyroCalibStatus=1;
 8004930:	4ba8      	ldr	r3, [pc, #672]	; (8004bd4 <TIM2_IRQHandler+0x11dc>)
 8004932:	2201      	movs	r2, #1
 8004934:	601a      	str	r2, [r3, #0]
  }

  //Write and Erase Flash operation timeout to prevent multiple calls in sequence
  if(FlashWriteTimeoutCount>0)FlashWriteTimeoutCount--;
 8004936:	4ba8      	ldr	r3, [pc, #672]	; (8004bd8 <TIM2_IRQHandler+0x11e0>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d004      	beq.n	8004948 <TIM2_IRQHandler+0xf50>
 800493e:	4ba6      	ldr	r3, [pc, #664]	; (8004bd8 <TIM2_IRQHandler+0x11e0>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	3b01      	subs	r3, #1
 8004944:	4aa4      	ldr	r2, [pc, #656]	; (8004bd8 <TIM2_IRQHandler+0x11e0>)
 8004946:	6013      	str	r3, [r2, #0]
  if(FlashEraseTimeoutCount>0)FlashEraseTimeoutCount--;
 8004948:	4ba4      	ldr	r3, [pc, #656]	; (8004bdc <TIM2_IRQHandler+0x11e4>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d004      	beq.n	800495a <TIM2_IRQHandler+0xf62>
 8004950:	4ba2      	ldr	r3, [pc, #648]	; (8004bdc <TIM2_IRQHandler+0x11e4>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	3b01      	subs	r3, #1
 8004956:	4aa1      	ldr	r2, [pc, #644]	; (8004bdc <TIM2_IRQHandler+0x11e4>)
 8004958:	6013      	str	r3, [r2, #0]

  //Write active parameters in flash
  if(FlashWriteFlag && MotorStatus==MOTOROFF && FlashWriteTimeoutCount==0)
 800495a:	4ba1      	ldr	r3, [pc, #644]	; (8004be0 <TIM2_IRQHandler+0x11e8>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d012      	beq.n	8004988 <TIM2_IRQHandler+0xf90>
 8004962:	4b98      	ldr	r3, [pc, #608]	; (8004bc4 <TIM2_IRQHandler+0x11cc>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2b01      	cmp	r3, #1
 8004968:	d10e      	bne.n	8004988 <TIM2_IRQHandler+0xf90>
 800496a:	4b9b      	ldr	r3, [pc, #620]	; (8004bd8 <TIM2_IRQHandler+0x11e0>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d10a      	bne.n	8004988 <TIM2_IRQHandler+0xf90>
  {
  	  WriteFlashData(FLASHCONSTADDR, &FlashDataActive);
 8004972:	499c      	ldr	r1, [pc, #624]	; (8004be4 <TIM2_IRQHandler+0x11ec>)
 8004974:	489c      	ldr	r0, [pc, #624]	; (8004be8 <TIM2_IRQHandler+0x11f0>)
 8004976:	f7fe f811 	bl	800299c <WriteFlashData>
  	  ReadFlashData(FLASHCONSTADDR, &FlashDataFlash);//Read back values to Flash structure
 800497a:	499c      	ldr	r1, [pc, #624]	; (8004bec <TIM2_IRQHandler+0x11f4>)
 800497c:	489a      	ldr	r0, [pc, #616]	; (8004be8 <TIM2_IRQHandler+0x11f0>)
 800497e:	f7fe f9b3 	bl	8002ce8 <ReadFlashData>
  	  FlashWriteFlag=0;//reset
 8004982:	4b97      	ldr	r3, [pc, #604]	; (8004be0 <TIM2_IRQHandler+0x11e8>)
 8004984:	2200      	movs	r2, #0
 8004986:	601a      	str	r2, [r3, #0]
  }

  //Erase Flash Data
  if(FlashEraseFlag && MotorStatus==MOTOROFF && FlashEraseTimeoutCount==0)
 8004988:	4b99      	ldr	r3, [pc, #612]	; (8004bf0 <TIM2_IRQHandler+0x11f8>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d00d      	beq.n	80049ac <TIM2_IRQHandler+0xfb4>
 8004990:	4b8c      	ldr	r3, [pc, #560]	; (8004bc4 <TIM2_IRQHandler+0x11cc>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	2b01      	cmp	r3, #1
 8004996:	d109      	bne.n	80049ac <TIM2_IRQHandler+0xfb4>
 8004998:	4b90      	ldr	r3, [pc, #576]	; (8004bdc <TIM2_IRQHandler+0x11e4>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d105      	bne.n	80049ac <TIM2_IRQHandler+0xfb4>
  {
  	  EraseFlashData(FLASHCONSTADDR);
 80049a0:	4891      	ldr	r0, [pc, #580]	; (8004be8 <TIM2_IRQHandler+0x11f0>)
 80049a2:	f7fe f97b 	bl	8002c9c <EraseFlashData>
  	  FlashEraseFlag=0;//reset
 80049a6:	4b92      	ldr	r3, [pc, #584]	; (8004bf0 <TIM2_IRQHandler+0x11f8>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	601a      	str	r2, [r3, #0]
  }

  if(GyroCalibStatus==1)
 80049ac:	4b89      	ldr	r3, [pc, #548]	; (8004bd4 <TIM2_IRQHandler+0x11dc>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d11a      	bne.n	80049ea <TIM2_IRQHandler+0xff2>
  {
  		//Transfer accelerometer angles to Gyro
  	  	mpuDataStr.Pitch = mpuDataStr.Angle_Accel_Pitch;
 80049b4:	4b8f      	ldr	r3, [pc, #572]	; (8004bf4 <TIM2_IRQHandler+0x11fc>)
 80049b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b8:	4a8e      	ldr	r2, [pc, #568]	; (8004bf4 <TIM2_IRQHandler+0x11fc>)
 80049ba:	6793      	str	r3, [r2, #120]	; 0x78
  	  	mpuDataStr.Roll =  mpuDataStr.Angle_Accel_Roll;
 80049bc:	4b8d      	ldr	r3, [pc, #564]	; (8004bf4 <TIM2_IRQHandler+0x11fc>)
 80049be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049c0:	4a8c      	ldr	r2, [pc, #560]	; (8004bf4 <TIM2_IRQHandler+0x11fc>)
 80049c2:	67d3      	str	r3, [r2, #124]	; 0x7c

  	  	mpuDataStr.Angle_Gyro_Pitch_Rad = mpuDataStr.Angle_Accel_Pitch_Rad;
 80049c4:	4b8b      	ldr	r3, [pc, #556]	; (8004bf4 <TIM2_IRQHandler+0x11fc>)
 80049c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049c8:	4a8a      	ldr	r2, [pc, #552]	; (8004bf4 <TIM2_IRQHandler+0x11fc>)
 80049ca:	6613      	str	r3, [r2, #96]	; 0x60
  	  	mpuDataStr.Angle_Gyro_Roll_Rad = mpuDataStr.Angle_Accel_Roll_Rad;
 80049cc:	4b89      	ldr	r3, [pc, #548]	; (8004bf4 <TIM2_IRQHandler+0x11fc>)
 80049ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049d0:	4a88      	ldr	r2, [pc, #544]	; (8004bf4 <TIM2_IRQHandler+0x11fc>)
 80049d2:	6653      	str	r3, [r2, #100]	; 0x64

  	  	mpuDataStr.Angle_Gyro_Yaw = 0;
 80049d4:	4b87      	ldr	r3, [pc, #540]	; (8004bf4 <TIM2_IRQHandler+0x11fc>)
 80049d6:	f04f 0200 	mov.w	r2, #0
 80049da:	65da      	str	r2, [r3, #92]	; 0x5c
  	  	mpuDataStr.Angle_Gyro_Yaw_Rad = 0;
 80049dc:	4b85      	ldr	r3, [pc, #532]	; (8004bf4 <TIM2_IRQHandler+0x11fc>)
 80049de:	f04f 0200 	mov.w	r2, #0
 80049e2:	669a      	str	r2, [r3, #104]	; 0x68

  		GyroCalibStatus=0;
 80049e4:	4b7b      	ldr	r3, [pc, #492]	; (8004bd4 <TIM2_IRQHandler+0x11dc>)
 80049e6:	2200      	movs	r2, #0
 80049e8:	601a      	str	r2, [r3, #0]

  }//--------------------------------------------------------------------------------------------------

  if(MotorStatus==MOTORSTARTING)
 80049ea:	4b76      	ldr	r3, [pc, #472]	; (8004bc4 <TIM2_IRQHandler+0x11cc>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	d10e      	bne.n	8004a10 <TIM2_IRQHandler+0x1018>
  {

	  if(GyroCalibStatus==0)//only if calib is finished allow transition
 80049f2:	4b78      	ldr	r3, [pc, #480]	; (8004bd4 <TIM2_IRQHandler+0x11dc>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d10a      	bne.n	8004a10 <TIM2_IRQHandler+0x1018>
  	  {
  		  //Before Start trasfer Accel Angles to Gyro Angles
  		  mpuDataStr.Angle_Gyro_Pitch = mpuDataStr.Angle_Accel_Pitch;
 80049fa:	4b7e      	ldr	r3, [pc, #504]	; (8004bf4 <TIM2_IRQHandler+0x11fc>)
 80049fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fe:	4a7d      	ldr	r2, [pc, #500]	; (8004bf4 <TIM2_IRQHandler+0x11fc>)
 8004a00:	6553      	str	r3, [r2, #84]	; 0x54
  		  mpuDataStr.Angle_Gyro_Roll = mpuDataStr.Angle_Accel_Roll;
 8004a02:	4b7c      	ldr	r3, [pc, #496]	; (8004bf4 <TIM2_IRQHandler+0x11fc>)
 8004a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a06:	4a7b      	ldr	r2, [pc, #492]	; (8004bf4 <TIM2_IRQHandler+0x11fc>)
 8004a08:	6593      	str	r3, [r2, #88]	; 0x58

  		  MotorStatus=MOTORRUNNING;
 8004a0a:	4b6e      	ldr	r3, [pc, #440]	; (8004bc4 <TIM2_IRQHandler+0x11cc>)
 8004a0c:	2203      	movs	r2, #3
 8004a0e:	601a      	str	r2, [r3, #0]

   //MOT 1 FRONT LEFT  CW
   //MOT 2 FRONT RIGHT CCW
   //MOT 3 BACK  RIGHT CW
   //MOT 4 BACK  LEFT  CCW
   switch(MotorStatus)
 8004a10:	4b6c      	ldr	r3, [pc, #432]	; (8004bc4 <TIM2_IRQHandler+0x11cc>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	2b03      	cmp	r3, #3
 8004a16:	f040 8143 	bne.w	8004ca0 <TIM2_IRQHandler+0x12a8>
   {
    	  case MOTORRUNNING:
    	  	  	  {
    	  	  		  PWM_Mot1=1000 + ThrottleINscaled  - PitchPIDout - RollPIDout + YawPIDout;
 8004a1a:	4b77      	ldr	r3, [pc, #476]	; (8004bf8 <TIM2_IRQHandler+0x1200>)
 8004a1c:	edd3 7a00 	vldr	s15, [r3]
 8004a20:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8004bfc <TIM2_IRQHandler+0x1204>
 8004a24:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a28:	4b75      	ldr	r3, [pc, #468]	; (8004c00 <TIM2_IRQHandler+0x1208>)
 8004a2a:	edd3 7a00 	vldr	s15, [r3]
 8004a2e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004a32:	4b74      	ldr	r3, [pc, #464]	; (8004c04 <TIM2_IRQHandler+0x120c>)
 8004a34:	edd3 7a00 	vldr	s15, [r3]
 8004a38:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004a3c:	4b72      	ldr	r3, [pc, #456]	; (8004c08 <TIM2_IRQHandler+0x1210>)
 8004a3e:	edd3 7a00 	vldr	s15, [r3]
 8004a42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a4a:	ee17 2a90 	vmov	r2, s15
 8004a4e:	4b6f      	ldr	r3, [pc, #444]	; (8004c0c <TIM2_IRQHandler+0x1214>)
 8004a50:	601a      	str	r2, [r3, #0]
    	  		  	  PWM_Mot2=1000 + ThrottleINscaled  - PitchPIDout + RollPIDout - YawPIDout;
 8004a52:	4b69      	ldr	r3, [pc, #420]	; (8004bf8 <TIM2_IRQHandler+0x1200>)
 8004a54:	edd3 7a00 	vldr	s15, [r3]
 8004a58:	ed9f 7a68 	vldr	s14, [pc, #416]	; 8004bfc <TIM2_IRQHandler+0x1204>
 8004a5c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a60:	4b67      	ldr	r3, [pc, #412]	; (8004c00 <TIM2_IRQHandler+0x1208>)
 8004a62:	edd3 7a00 	vldr	s15, [r3]
 8004a66:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004a6a:	4b66      	ldr	r3, [pc, #408]	; (8004c04 <TIM2_IRQHandler+0x120c>)
 8004a6c:	edd3 7a00 	vldr	s15, [r3]
 8004a70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a74:	4b64      	ldr	r3, [pc, #400]	; (8004c08 <TIM2_IRQHandler+0x1210>)
 8004a76:	edd3 7a00 	vldr	s15, [r3]
 8004a7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a82:	ee17 2a90 	vmov	r2, s15
 8004a86:	4b62      	ldr	r3, [pc, #392]	; (8004c10 <TIM2_IRQHandler+0x1218>)
 8004a88:	601a      	str	r2, [r3, #0]
    	  		  	  PWM_Mot3=1000 + ThrottleINscaled  + PitchPIDout + RollPIDout + YawPIDout;
 8004a8a:	4b5b      	ldr	r3, [pc, #364]	; (8004bf8 <TIM2_IRQHandler+0x1200>)
 8004a8c:	edd3 7a00 	vldr	s15, [r3]
 8004a90:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8004bfc <TIM2_IRQHandler+0x1204>
 8004a94:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a98:	4b59      	ldr	r3, [pc, #356]	; (8004c00 <TIM2_IRQHandler+0x1208>)
 8004a9a:	edd3 7a00 	vldr	s15, [r3]
 8004a9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004aa2:	4b58      	ldr	r3, [pc, #352]	; (8004c04 <TIM2_IRQHandler+0x120c>)
 8004aa4:	edd3 7a00 	vldr	s15, [r3]
 8004aa8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004aac:	4b56      	ldr	r3, [pc, #344]	; (8004c08 <TIM2_IRQHandler+0x1210>)
 8004aae:	edd3 7a00 	vldr	s15, [r3]
 8004ab2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ab6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004aba:	ee17 2a90 	vmov	r2, s15
 8004abe:	4b55      	ldr	r3, [pc, #340]	; (8004c14 <TIM2_IRQHandler+0x121c>)
 8004ac0:	601a      	str	r2, [r3, #0]
    	  		  	  PWM_Mot4=1000 + ThrottleINscaled  + PitchPIDout - RollPIDout - YawPIDout;
 8004ac2:	4b4d      	ldr	r3, [pc, #308]	; (8004bf8 <TIM2_IRQHandler+0x1200>)
 8004ac4:	edd3 7a00 	vldr	s15, [r3]
 8004ac8:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8004bfc <TIM2_IRQHandler+0x1204>
 8004acc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ad0:	4b4b      	ldr	r3, [pc, #300]	; (8004c00 <TIM2_IRQHandler+0x1208>)
 8004ad2:	edd3 7a00 	vldr	s15, [r3]
 8004ad6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004ada:	4b4a      	ldr	r3, [pc, #296]	; (8004c04 <TIM2_IRQHandler+0x120c>)
 8004adc:	edd3 7a00 	vldr	s15, [r3]
 8004ae0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004ae4:	4b48      	ldr	r3, [pc, #288]	; (8004c08 <TIM2_IRQHandler+0x1210>)
 8004ae6:	edd3 7a00 	vldr	s15, [r3]
 8004aea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004aee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004af2:	ee17 2a90 	vmov	r2, s15
 8004af6:	4b48      	ldr	r3, [pc, #288]	; (8004c18 <TIM2_IRQHandler+0x1220>)
 8004af8:	601a      	str	r2, [r3, #0]

    	  		  	  //MIN OBRATI
    	  		  	  if(PWM_Mot1 < (1000+ FlashDataActive.minthrottle))PWM_Mot1=(1000+ FlashDataActive.minthrottle);
 8004afa:	4b44      	ldr	r3, [pc, #272]	; (8004c0c <TIM2_IRQHandler+0x1214>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	ee07 3a90 	vmov	s15, r3
 8004b02:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004b06:	4b37      	ldr	r3, [pc, #220]	; (8004be4 <TIM2_IRQHandler+0x11ec>)
 8004b08:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004b0c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8004bfc <TIM2_IRQHandler+0x1204>
 8004b10:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b14:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b1c:	d50c      	bpl.n	8004b38 <TIM2_IRQHandler+0x1140>
 8004b1e:	4b31      	ldr	r3, [pc, #196]	; (8004be4 <TIM2_IRQHandler+0x11ec>)
 8004b20:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004b24:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8004bfc <TIM2_IRQHandler+0x1204>
 8004b28:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004b2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b30:	ee17 2a90 	vmov	r2, s15
 8004b34:	4b35      	ldr	r3, [pc, #212]	; (8004c0c <TIM2_IRQHandler+0x1214>)
 8004b36:	601a      	str	r2, [r3, #0]
    	  		  	  if(PWM_Mot2 < (1000+ FlashDataActive.minthrottle))PWM_Mot2=(1000+ FlashDataActive.minthrottle);
 8004b38:	4b35      	ldr	r3, [pc, #212]	; (8004c10 <TIM2_IRQHandler+0x1218>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	ee07 3a90 	vmov	s15, r3
 8004b40:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004b44:	4b27      	ldr	r3, [pc, #156]	; (8004be4 <TIM2_IRQHandler+0x11ec>)
 8004b46:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004b4a:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8004bfc <TIM2_IRQHandler+0x1204>
 8004b4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b5a:	d50c      	bpl.n	8004b76 <TIM2_IRQHandler+0x117e>
 8004b5c:	4b21      	ldr	r3, [pc, #132]	; (8004be4 <TIM2_IRQHandler+0x11ec>)
 8004b5e:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004b62:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8004bfc <TIM2_IRQHandler+0x1204>
 8004b66:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004b6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b6e:	ee17 2a90 	vmov	r2, s15
 8004b72:	4b27      	ldr	r3, [pc, #156]	; (8004c10 <TIM2_IRQHandler+0x1218>)
 8004b74:	601a      	str	r2, [r3, #0]
    	  		  	  if(PWM_Mot3 < (1000+ FlashDataActive.minthrottle))PWM_Mot3=(1000+ FlashDataActive.minthrottle);
 8004b76:	4b27      	ldr	r3, [pc, #156]	; (8004c14 <TIM2_IRQHandler+0x121c>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	ee07 3a90 	vmov	s15, r3
 8004b7e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004b82:	4b18      	ldr	r3, [pc, #96]	; (8004be4 <TIM2_IRQHandler+0x11ec>)
 8004b84:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004b88:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8004bfc <TIM2_IRQHandler+0x1204>
 8004b8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b98:	d50c      	bpl.n	8004bb4 <TIM2_IRQHandler+0x11bc>
 8004b9a:	4b12      	ldr	r3, [pc, #72]	; (8004be4 <TIM2_IRQHandler+0x11ec>)
 8004b9c:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004ba0:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8004bfc <TIM2_IRQHandler+0x1204>
 8004ba4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004ba8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bac:	ee17 2a90 	vmov	r2, s15
 8004bb0:	4b18      	ldr	r3, [pc, #96]	; (8004c14 <TIM2_IRQHandler+0x121c>)
 8004bb2:	601a      	str	r2, [r3, #0]
    	  		  	  if(PWM_Mot4 < (1000+ FlashDataActive.minthrottle))PWM_Mot4=(1000+ FlashDataActive.minthrottle);
 8004bb4:	4b18      	ldr	r3, [pc, #96]	; (8004c18 <TIM2_IRQHandler+0x1220>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	ee07 3a90 	vmov	s15, r3
 8004bbc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004bc0:	e02c      	b.n	8004c1c <TIM2_IRQHandler+0x1224>
 8004bc2:	bf00      	nop
 8004bc4:	2000021c 	.word	0x2000021c
 8004bc8:	200004a8 	.word	0x200004a8
 8004bcc:	200007a8 	.word	0x200007a8
 8004bd0:	2000056c 	.word	0x2000056c
 8004bd4:	20000220 	.word	0x20000220
 8004bd8:	2000082c 	.word	0x2000082c
 8004bdc:	20000690 	.word	0x20000690
 8004be0:	20000824 	.word	0x20000824
 8004be4:	200004b8 	.word	0x200004b8
 8004be8:	0800fc00 	.word	0x0800fc00
 8004bec:	20000510 	.word	0x20000510
 8004bf0:	20000684 	.word	0x20000684
 8004bf4:	20000324 	.word	0x20000324
 8004bf8:	20000688 	.word	0x20000688
 8004bfc:	447a0000 	.word	0x447a0000
 8004c00:	20000830 	.word	0x20000830
 8004c04:	20000798 	.word	0x20000798
 8004c08:	20000834 	.word	0x20000834
 8004c0c:	200007b0 	.word	0x200007b0
 8004c10:	2000068c 	.word	0x2000068c
 8004c14:	20000680 	.word	0x20000680
 8004c18:	2000077c 	.word	0x2000077c
 8004c1c:	4b41      	ldr	r3, [pc, #260]	; (8004d24 <TIM2_IRQHandler+0x132c>)
 8004c1e:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004c22:	eddf 6a41 	vldr	s13, [pc, #260]	; 8004d28 <TIM2_IRQHandler+0x1330>
 8004c26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c32:	d50c      	bpl.n	8004c4e <TIM2_IRQHandler+0x1256>
 8004c34:	4b3b      	ldr	r3, [pc, #236]	; (8004d24 <TIM2_IRQHandler+0x132c>)
 8004c36:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004c3a:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8004d28 <TIM2_IRQHandler+0x1330>
 8004c3e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004c42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c46:	ee17 2a90 	vmov	r2, s15
 8004c4a:	4b38      	ldr	r3, [pc, #224]	; (8004d2c <TIM2_IRQHandler+0x1334>)
 8004c4c:	601a      	str	r2, [r3, #0]

    	  		  	  //MAX OBRATI
    	  		  	  if(PWM_Mot1 > 1950)PWM_Mot1=1950;
 8004c4e:	4b38      	ldr	r3, [pc, #224]	; (8004d30 <TIM2_IRQHandler+0x1338>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f240 729e 	movw	r2, #1950	; 0x79e
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d903      	bls.n	8004c62 <TIM2_IRQHandler+0x126a>
 8004c5a:	4b35      	ldr	r3, [pc, #212]	; (8004d30 <TIM2_IRQHandler+0x1338>)
 8004c5c:	f240 729e 	movw	r2, #1950	; 0x79e
 8004c60:	601a      	str	r2, [r3, #0]
    	  		  	  if(PWM_Mot2 > 1950)PWM_Mot2=1950;
 8004c62:	4b34      	ldr	r3, [pc, #208]	; (8004d34 <TIM2_IRQHandler+0x133c>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f240 729e 	movw	r2, #1950	; 0x79e
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d903      	bls.n	8004c76 <TIM2_IRQHandler+0x127e>
 8004c6e:	4b31      	ldr	r3, [pc, #196]	; (8004d34 <TIM2_IRQHandler+0x133c>)
 8004c70:	f240 729e 	movw	r2, #1950	; 0x79e
 8004c74:	601a      	str	r2, [r3, #0]
    	  		  	  if(PWM_Mot3 > 1950)PWM_Mot3=1950;
 8004c76:	4b30      	ldr	r3, [pc, #192]	; (8004d38 <TIM2_IRQHandler+0x1340>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f240 729e 	movw	r2, #1950	; 0x79e
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d903      	bls.n	8004c8a <TIM2_IRQHandler+0x1292>
 8004c82:	4b2d      	ldr	r3, [pc, #180]	; (8004d38 <TIM2_IRQHandler+0x1340>)
 8004c84:	f240 729e 	movw	r2, #1950	; 0x79e
 8004c88:	601a      	str	r2, [r3, #0]
    	  		  	  if(PWM_Mot4 > 1950)PWM_Mot4=1950;
 8004c8a:	4b28      	ldr	r3, [pc, #160]	; (8004d2c <TIM2_IRQHandler+0x1334>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f240 729e 	movw	r2, #1950	; 0x79e
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d92d      	bls.n	8004cf2 <TIM2_IRQHandler+0x12fa>
 8004c96:	4b25      	ldr	r3, [pc, #148]	; (8004d2c <TIM2_IRQHandler+0x1334>)
 8004c98:	f240 729e 	movw	r2, #1950	; 0x79e
 8004c9c:	601a      	str	r2, [r3, #0]

    	  	  	  }break;
 8004c9e:	e028      	b.n	8004cf2 <TIM2_IRQHandler+0x12fa>

    	  default:
    	  	  	  {
    	  	  		  PWM_Mot1=900;
 8004ca0:	4b23      	ldr	r3, [pc, #140]	; (8004d30 <TIM2_IRQHandler+0x1338>)
 8004ca2:	f44f 7261 	mov.w	r2, #900	; 0x384
 8004ca6:	601a      	str	r2, [r3, #0]
    		  	  	  PWM_Mot2=900;
 8004ca8:	4b22      	ldr	r3, [pc, #136]	; (8004d34 <TIM2_IRQHandler+0x133c>)
 8004caa:	f44f 7261 	mov.w	r2, #900	; 0x384
 8004cae:	601a      	str	r2, [r3, #0]
    		  	  	  PWM_Mot3=900;
 8004cb0:	4b21      	ldr	r3, [pc, #132]	; (8004d38 <TIM2_IRQHandler+0x1340>)
 8004cb2:	f44f 7261 	mov.w	r2, #900	; 0x384
 8004cb6:	601a      	str	r2, [r3, #0]
    		  	  	  PWM_Mot4=900;
 8004cb8:	4b1c      	ldr	r3, [pc, #112]	; (8004d2c <TIM2_IRQHandler+0x1334>)
 8004cba:	f44f 7261 	mov.w	r2, #900	; 0x384
 8004cbe:	601a      	str	r2, [r3, #0]

    		  	  	  //Reset PID
    		  	  	  pitch_integral=0;
 8004cc0:	4b1e      	ldr	r3, [pc, #120]	; (8004d3c <TIM2_IRQHandler+0x1344>)
 8004cc2:	f04f 0200 	mov.w	r2, #0
 8004cc6:	601a      	str	r2, [r3, #0]
    		  	  	  pitch_diffErrHist=0;
 8004cc8:	4b1d      	ldr	r3, [pc, #116]	; (8004d40 <TIM2_IRQHandler+0x1348>)
 8004cca:	f04f 0200 	mov.w	r2, #0
 8004cce:	601a      	str	r2, [r3, #0]
    		  	  	  roll_integral=0;
 8004cd0:	4b1c      	ldr	r3, [pc, #112]	; (8004d44 <TIM2_IRQHandler+0x134c>)
 8004cd2:	f04f 0200 	mov.w	r2, #0
 8004cd6:	601a      	str	r2, [r3, #0]
    		  	  	  roll_diffErrHist=0;
 8004cd8:	4b1b      	ldr	r3, [pc, #108]	; (8004d48 <TIM2_IRQHandler+0x1350>)
 8004cda:	f04f 0200 	mov.w	r2, #0
 8004cde:	601a      	str	r2, [r3, #0]
    		  	  	  yaw_integral=0;
 8004ce0:	4b1a      	ldr	r3, [pc, #104]	; (8004d4c <TIM2_IRQHandler+0x1354>)
 8004ce2:	f04f 0200 	mov.w	r2, #0
 8004ce6:	601a      	str	r2, [r3, #0]
    		  	  	  yaw_diffErrHist=0;
 8004ce8:	4b19      	ldr	r3, [pc, #100]	; (8004d50 <TIM2_IRQHandler+0x1358>)
 8004cea:	f04f 0200 	mov.w	r2, #0
 8004cee:	601a      	str	r2, [r3, #0]

    	  	  	  }break;
 8004cf0:	e000      	b.n	8004cf4 <TIM2_IRQHandler+0x12fc>
    	  	  	  }break;
 8004cf2:	bf00      	nop
   }

   //SET PWM CHANNELS-----------------------------------------------------
   __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PWM_Mot1);
 8004cf4:	4b17      	ldr	r3, [pc, #92]	; (8004d54 <TIM2_IRQHandler+0x135c>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a0d      	ldr	r2, [pc, #52]	; (8004d30 <TIM2_IRQHandler+0x1338>)
 8004cfa:	6812      	ldr	r2, [r2, #0]
 8004cfc:	635a      	str	r2, [r3, #52]	; 0x34
   __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWM_Mot2);
 8004cfe:	4b15      	ldr	r3, [pc, #84]	; (8004d54 <TIM2_IRQHandler+0x135c>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a0c      	ldr	r2, [pc, #48]	; (8004d34 <TIM2_IRQHandler+0x133c>)
 8004d04:	6812      	ldr	r2, [r2, #0]
 8004d06:	639a      	str	r2, [r3, #56]	; 0x38
   __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, PWM_Mot3);
 8004d08:	4b12      	ldr	r3, [pc, #72]	; (8004d54 <TIM2_IRQHandler+0x135c>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a0a      	ldr	r2, [pc, #40]	; (8004d38 <TIM2_IRQHandler+0x1340>)
 8004d0e:	6812      	ldr	r2, [r2, #0]
 8004d10:	63da      	str	r2, [r3, #60]	; 0x3c
   __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, PWM_Mot4);
 8004d12:	4b10      	ldr	r3, [pc, #64]	; (8004d54 <TIM2_IRQHandler+0x135c>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a05      	ldr	r2, [pc, #20]	; (8004d2c <TIM2_IRQHandler+0x1334>)
 8004d18:	6812      	ldr	r2, [r2, #0]
 8004d1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* USER CODE END TIM2_IRQn 1 */
}
 8004d1c:	bf00      	nop
 8004d1e:	3708      	adds	r7, #8
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bdb0      	pop	{r4, r5, r7, pc}
 8004d24:	200004b8 	.word	0x200004b8
 8004d28:	447a0000 	.word	0x447a0000
 8004d2c:	2000077c 	.word	0x2000077c
 8004d30:	200007b0 	.word	0x200007b0
 8004d34:	2000068c 	.word	0x2000068c
 8004d38:	20000680 	.word	0x20000680
 8004d3c:	20000238 	.word	0x20000238
 8004d40:	2000023c 	.word	0x2000023c
 8004d44:	20000240 	.word	0x20000240
 8004d48:	20000244 	.word	0x20000244
 8004d4c:	20000248 	.word	0x20000248
 8004d50:	2000024c 	.word	0x2000024c
 8004d54:	20000840 	.word	0x20000840

08004d58 <ScaleDataFl>:

/* USER CODE BEGIN 1 */

float ScaleDataFl(float in_value,float in_min,float in_max, float out_min, float out_max)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b089      	sub	sp, #36	; 0x24
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	ed87 0a05 	vstr	s0, [r7, #20]
 8004d62:	edc7 0a04 	vstr	s1, [r7, #16]
 8004d66:	ed87 1a03 	vstr	s2, [r7, #12]
 8004d6a:	edc7 1a02 	vstr	s3, [r7, #8]
 8004d6e:	ed87 2a01 	vstr	s4, [r7, #4]
	float factor;
	float out;

	factor=(out_max-out_min)/(in_max-in_min);
 8004d72:	ed97 7a01 	vldr	s14, [r7, #4]
 8004d76:	edd7 7a02 	vldr	s15, [r7, #8]
 8004d7a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004d7e:	ed97 7a03 	vldr	s14, [r7, #12]
 8004d82:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004d8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d8e:	edc7 7a06 	vstr	s15, [r7, #24]
	out=(in_value-in_min)*factor+out_min;
 8004d92:	ed97 7a05 	vldr	s14, [r7, #20]
 8004d96:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d9a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004d9e:	edd7 7a06 	vldr	s15, [r7, #24]
 8004da2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004da6:	ed97 7a02 	vldr	s14, [r7, #8]
 8004daa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004dae:	edc7 7a07 	vstr	s15, [r7, #28]
	if(out<out_min)out=out_min;
 8004db2:	ed97 7a07 	vldr	s14, [r7, #28]
 8004db6:	edd7 7a02 	vldr	s15, [r7, #8]
 8004dba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dc2:	d501      	bpl.n	8004dc8 <ScaleDataFl+0x70>
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	61fb      	str	r3, [r7, #28]

	return out;
 8004dc8:	69fb      	ldr	r3, [r7, #28]
 8004dca:	ee07 3a90 	vmov	s15, r3

}
 8004dce:	eeb0 0a67 	vmov.f32	s0, s15
 8004dd2:	3724      	adds	r7, #36	; 0x24
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr

08004ddc <pid>:

float pid(float pid_reference, float pid_input, float pid_p, float pid_i, float pid_d, float *integral, float *diffErrHist, float PIDimax, float PIDmax)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b08d      	sub	sp, #52	; 0x34
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 8004de6:	edc7 0a08 	vstr	s1, [r7, #32]
 8004dea:	ed87 1a07 	vstr	s2, [r7, #28]
 8004dee:	edc7 1a06 	vstr	s3, [r7, #24]
 8004df2:	ed87 2a05 	vstr	s4, [r7, #20]
 8004df6:	6138      	str	r0, [r7, #16]
 8004df8:	60f9      	str	r1, [r7, #12]
 8004dfa:	edc7 2a02 	vstr	s5, [r7, #8]
 8004dfe:	ed87 3a01 	vstr	s6, [r7, #4]
	float out;
	float pid_error_temp;

	//Erro calculation
	pid_error_temp = pid_input - pid_reference;
 8004e02:	ed97 7a08 	vldr	s14, [r7, #32]
 8004e06:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004e0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e0e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	//Integral part + saturation
	*integral += pid_i * pid_error_temp;
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	ed93 7a00 	vldr	s14, [r3]
 8004e18:	edd7 6a06 	vldr	s13, [r7, #24]
 8004e1c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004e20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	edc3 7a00 	vstr	s15, [r3]
	if(*integral > PIDimax)*integral = PIDimax;
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	edd3 7a00 	vldr	s15, [r3]
 8004e34:	ed97 7a02 	vldr	s14, [r7, #8]
 8004e38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e40:	d503      	bpl.n	8004e4a <pid+0x6e>
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	68ba      	ldr	r2, [r7, #8]
 8004e46:	601a      	str	r2, [r3, #0]
 8004e48:	e012      	b.n	8004e70 <pid+0x94>
	else if(*integral < PIDimax * -1)*integral = PIDimax * -1;
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	ed93 7a00 	vldr	s14, [r3]
 8004e50:	edd7 7a02 	vldr	s15, [r7, #8]
 8004e54:	eef1 7a67 	vneg.f32	s15, s15
 8004e58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e60:	d506      	bpl.n	8004e70 <pid+0x94>
 8004e62:	edd7 7a02 	vldr	s15, [r7, #8]
 8004e66:	eef1 7a67 	vneg.f32	s15, s15
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	edc3 7a00 	vstr	s15, [r3]

	out = pid_p * pid_error_temp + *integral + pid_d * (pid_error_temp - *diffErrHist);
 8004e70:	ed97 7a07 	vldr	s14, [r7, #28]
 8004e74:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004e78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	edd3 7a00 	vldr	s15, [r3]
 8004e82:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	edd3 7a00 	vldr	s15, [r3]
 8004e8c:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8004e90:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004e94:	edd7 7a05 	vldr	s15, [r7, #20]
 8004e98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ea0:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

	if(out > PIDmax)out = PIDmax;
 8004ea4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8004ea8:	edd7 7a01 	vldr	s15, [r7, #4]
 8004eac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eb4:	dd02      	ble.n	8004ebc <pid+0xe0>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004eba:	e010      	b.n	8004ede <pid+0x102>
	else if(out < PIDmax * -1)out = PIDmax * -1;
 8004ebc:	edd7 7a01 	vldr	s15, [r7, #4]
 8004ec0:	eef1 7a67 	vneg.f32	s15, s15
 8004ec4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8004ec8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ecc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ed0:	d505      	bpl.n	8004ede <pid+0x102>
 8004ed2:	edd7 7a01 	vldr	s15, [r7, #4]
 8004ed6:	eef1 7a67 	vneg.f32	s15, s15
 8004eda:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

	//save Error for next cylce D calculation
	*diffErrHist = pid_error_temp;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ee2:	601a      	str	r2, [r3, #0]


	return out;
 8004ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ee6:	ee07 3a90 	vmov	s15, r3
}
 8004eea:	eeb0 0a67 	vmov.f32	s0, s15
 8004eee:	3734      	adds	r7, #52	; 0x34
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b084      	sub	sp, #16
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004f00:	4b11      	ldr	r3, [pc, #68]	; (8004f48 <_sbrk+0x50>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d102      	bne.n	8004f0e <_sbrk+0x16>
		heap_end = &end;
 8004f08:	4b0f      	ldr	r3, [pc, #60]	; (8004f48 <_sbrk+0x50>)
 8004f0a:	4a10      	ldr	r2, [pc, #64]	; (8004f4c <_sbrk+0x54>)
 8004f0c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004f0e:	4b0e      	ldr	r3, [pc, #56]	; (8004f48 <_sbrk+0x50>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004f14:	4b0c      	ldr	r3, [pc, #48]	; (8004f48 <_sbrk+0x50>)
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	4413      	add	r3, r2
 8004f1c:	466a      	mov	r2, sp
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d907      	bls.n	8004f32 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8004f22:	f004 f9cb 	bl	80092bc <__errno>
 8004f26:	4602      	mov	r2, r0
 8004f28:	230c      	movs	r3, #12
 8004f2a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004f2c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004f30:	e006      	b.n	8004f40 <_sbrk+0x48>
	}

	heap_end += incr;
 8004f32:	4b05      	ldr	r3, [pc, #20]	; (8004f48 <_sbrk+0x50>)
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	4413      	add	r3, r2
 8004f3a:	4a03      	ldr	r2, [pc, #12]	; (8004f48 <_sbrk+0x50>)
 8004f3c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	3710      	adds	r7, #16
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}
 8004f48:	20000250 	.word	0x20000250
 8004f4c:	20000928 	.word	0x20000928

08004f50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004f50:	b480      	push	{r7}
 8004f52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004f54:	4b08      	ldr	r3, [pc, #32]	; (8004f78 <SystemInit+0x28>)
 8004f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f5a:	4a07      	ldr	r2, [pc, #28]	; (8004f78 <SystemInit+0x28>)
 8004f5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004f60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004f64:	4b04      	ldr	r3, [pc, #16]	; (8004f78 <SystemInit+0x28>)
 8004f66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004f6a:	609a      	str	r2, [r3, #8]
#endif
}
 8004f6c:	bf00      	nop
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr
 8004f76:	bf00      	nop
 8004f78:	e000ed00 	.word	0xe000ed00

08004f7c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b096      	sub	sp, #88	; 0x58
 8004f80:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004f82:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004f86:	2200      	movs	r2, #0
 8004f88:	601a      	str	r2, [r3, #0]
 8004f8a:	605a      	str	r2, [r3, #4]
 8004f8c:	609a      	str	r2, [r3, #8]
 8004f8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f90:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004f94:	2200      	movs	r2, #0
 8004f96:	601a      	str	r2, [r3, #0]
 8004f98:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004f9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	601a      	str	r2, [r3, #0]
 8004fa2:	605a      	str	r2, [r3, #4]
 8004fa4:	609a      	str	r2, [r3, #8]
 8004fa6:	60da      	str	r2, [r3, #12]
 8004fa8:	611a      	str	r2, [r3, #16]
 8004faa:	615a      	str	r2, [r3, #20]
 8004fac:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004fae:	1d3b      	adds	r3, r7, #4
 8004fb0:	2220      	movs	r2, #32
 8004fb2:	2100      	movs	r1, #0
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f004 f9b6 	bl	8009326 <memset>

  htim1.Instance = TIM1;
 8004fba:	4b51      	ldr	r3, [pc, #324]	; (8005100 <MX_TIM1_Init+0x184>)
 8004fbc:	4a51      	ldr	r2, [pc, #324]	; (8005104 <MX_TIM1_Init+0x188>)
 8004fbe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8004fc0:	4b4f      	ldr	r3, [pc, #316]	; (8005100 <MX_TIM1_Init+0x184>)
 8004fc2:	2253      	movs	r2, #83	; 0x53
 8004fc4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004fc6:	4b4e      	ldr	r3, [pc, #312]	; (8005100 <MX_TIM1_Init+0x184>)
 8004fc8:	2200      	movs	r2, #0
 8004fca:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000;
 8004fcc:	4b4c      	ldr	r3, [pc, #304]	; (8005100 <MX_TIM1_Init+0x184>)
 8004fce:	f644 6220 	movw	r2, #20000	; 0x4e20
 8004fd2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004fd4:	4b4a      	ldr	r3, [pc, #296]	; (8005100 <MX_TIM1_Init+0x184>)
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004fda:	4b49      	ldr	r3, [pc, #292]	; (8005100 <MX_TIM1_Init+0x184>)
 8004fdc:	2200      	movs	r2, #0
 8004fde:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004fe0:	4b47      	ldr	r3, [pc, #284]	; (8005100 <MX_TIM1_Init+0x184>)
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004fe6:	4846      	ldr	r0, [pc, #280]	; (8005100 <MX_TIM1_Init+0x184>)
 8004fe8:	f002 fe90 	bl	8007d0c <HAL_TIM_Base_Init>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d001      	beq.n	8004ff6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8004ff2:	f7fd ff93 	bl	8002f1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004ff6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004ffa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004ffc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005000:	4619      	mov	r1, r3
 8005002:	483f      	ldr	r0, [pc, #252]	; (8005100 <MX_TIM1_Init+0x184>)
 8005004:	f003 f906 	bl	8008214 <HAL_TIM_ConfigClockSource>
 8005008:	4603      	mov	r3, r0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d001      	beq.n	8005012 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800500e:	f7fd ff85 	bl	8002f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005012:	483b      	ldr	r0, [pc, #236]	; (8005100 <MX_TIM1_Init+0x184>)
 8005014:	f002 fec9 	bl	8007daa <HAL_TIM_PWM_Init>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	d001      	beq.n	8005022 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800501e:	f7fd ff7d 	bl	8002f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005022:	2300      	movs	r3, #0
 8005024:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005026:	2300      	movs	r3, #0
 8005028:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800502a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800502e:	4619      	mov	r1, r3
 8005030:	4833      	ldr	r0, [pc, #204]	; (8005100 <MX_TIM1_Init+0x184>)
 8005032:	f003 fca5 	bl	8008980 <HAL_TIMEx_MasterConfigSynchronization>
 8005036:	4603      	mov	r3, r0
 8005038:	2b00      	cmp	r3, #0
 800503a:	d001      	beq.n	8005040 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800503c:	f7fd ff6e 	bl	8002f1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005040:	2360      	movs	r3, #96	; 0x60
 8005042:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 1000;
 8005044:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005048:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800504a:	2300      	movs	r3, #0
 800504c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800504e:	2300      	movs	r3, #0
 8005050:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8005052:	2304      	movs	r3, #4
 8005054:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005056:	2300      	movs	r3, #0
 8005058:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800505a:	2300      	movs	r3, #0
 800505c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800505e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005062:	2200      	movs	r2, #0
 8005064:	4619      	mov	r1, r3
 8005066:	4826      	ldr	r0, [pc, #152]	; (8005100 <MX_TIM1_Init+0x184>)
 8005068:	f003 f80e 	bl	8008088 <HAL_TIM_PWM_ConfigChannel>
 800506c:	4603      	mov	r3, r0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d001      	beq.n	8005076 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8005072:	f7fd ff53 	bl	8002f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005076:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800507a:	2204      	movs	r2, #4
 800507c:	4619      	mov	r1, r3
 800507e:	4820      	ldr	r0, [pc, #128]	; (8005100 <MX_TIM1_Init+0x184>)
 8005080:	f003 f802 	bl	8008088 <HAL_TIM_PWM_ConfigChannel>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d001      	beq.n	800508e <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 800508a:	f7fd ff47 	bl	8002f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800508e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005092:	2208      	movs	r2, #8
 8005094:	4619      	mov	r1, r3
 8005096:	481a      	ldr	r0, [pc, #104]	; (8005100 <MX_TIM1_Init+0x184>)
 8005098:	f002 fff6 	bl	8008088 <HAL_TIM_PWM_ConfigChannel>
 800509c:	4603      	mov	r3, r0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d001      	beq.n	80050a6 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80050a2:	f7fd ff3b 	bl	8002f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80050a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80050aa:	220c      	movs	r2, #12
 80050ac:	4619      	mov	r1, r3
 80050ae:	4814      	ldr	r0, [pc, #80]	; (8005100 <MX_TIM1_Init+0x184>)
 80050b0:	f002 ffea 	bl	8008088 <HAL_TIM_PWM_ConfigChannel>
 80050b4:	4603      	mov	r3, r0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d001      	beq.n	80050be <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80050ba:	f7fd ff2f 	bl	8002f1c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80050be:	2300      	movs	r3, #0
 80050c0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80050c2:	2300      	movs	r3, #0
 80050c4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80050c6:	2300      	movs	r3, #0
 80050c8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80050ca:	2300      	movs	r3, #0
 80050cc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80050ce:	2300      	movs	r3, #0
 80050d0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80050d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80050d6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80050d8:	2300      	movs	r3, #0
 80050da:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80050dc:	1d3b      	adds	r3, r7, #4
 80050de:	4619      	mov	r1, r3
 80050e0:	4807      	ldr	r0, [pc, #28]	; (8005100 <MX_TIM1_Init+0x184>)
 80050e2:	f003 fcbb 	bl	8008a5c <HAL_TIMEx_ConfigBreakDeadTime>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d001      	beq.n	80050f0 <MX_TIM1_Init+0x174>
  {
    Error_Handler();
 80050ec:	f7fd ff16 	bl	8002f1c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 80050f0:	4803      	ldr	r0, [pc, #12]	; (8005100 <MX_TIM1_Init+0x184>)
 80050f2:	f000 f891 	bl	8005218 <HAL_TIM_MspPostInit>

}
 80050f6:	bf00      	nop
 80050f8:	3758      	adds	r7, #88	; 0x58
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	20000840 	.word	0x20000840
 8005104:	40010000 	.word	0x40010000

08005108 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b086      	sub	sp, #24
 800510c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800510e:	f107 0308 	add.w	r3, r7, #8
 8005112:	2200      	movs	r2, #0
 8005114:	601a      	str	r2, [r3, #0]
 8005116:	605a      	str	r2, [r3, #4]
 8005118:	609a      	str	r2, [r3, #8]
 800511a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800511c:	463b      	mov	r3, r7
 800511e:	2200      	movs	r2, #0
 8005120:	601a      	str	r2, [r3, #0]
 8005122:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8005124:	4b1d      	ldr	r3, [pc, #116]	; (800519c <MX_TIM2_Init+0x94>)
 8005126:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800512a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 800512c:	4b1b      	ldr	r3, [pc, #108]	; (800519c <MX_TIM2_Init+0x94>)
 800512e:	2253      	movs	r2, #83	; 0x53
 8005130:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005132:	4b1a      	ldr	r3, [pc, #104]	; (800519c <MX_TIM2_Init+0x94>)
 8005134:	2200      	movs	r2, #0
 8005136:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 8005138:	4b18      	ldr	r3, [pc, #96]	; (800519c <MX_TIM2_Init+0x94>)
 800513a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800513e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005140:	4b16      	ldr	r3, [pc, #88]	; (800519c <MX_TIM2_Init+0x94>)
 8005142:	2200      	movs	r2, #0
 8005144:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005146:	4b15      	ldr	r3, [pc, #84]	; (800519c <MX_TIM2_Init+0x94>)
 8005148:	2280      	movs	r2, #128	; 0x80
 800514a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800514c:	4813      	ldr	r0, [pc, #76]	; (800519c <MX_TIM2_Init+0x94>)
 800514e:	f002 fddd 	bl	8007d0c <HAL_TIM_Base_Init>
 8005152:	4603      	mov	r3, r0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d001      	beq.n	800515c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8005158:	f7fd fee0 	bl	8002f1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800515c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005160:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005162:	f107 0308 	add.w	r3, r7, #8
 8005166:	4619      	mov	r1, r3
 8005168:	480c      	ldr	r0, [pc, #48]	; (800519c <MX_TIM2_Init+0x94>)
 800516a:	f003 f853 	bl	8008214 <HAL_TIM_ConfigClockSource>
 800516e:	4603      	mov	r3, r0
 8005170:	2b00      	cmp	r3, #0
 8005172:	d001      	beq.n	8005178 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8005174:	f7fd fed2 	bl	8002f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005178:	2300      	movs	r3, #0
 800517a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800517c:	2300      	movs	r3, #0
 800517e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005180:	463b      	mov	r3, r7
 8005182:	4619      	mov	r1, r3
 8005184:	4805      	ldr	r0, [pc, #20]	; (800519c <MX_TIM2_Init+0x94>)
 8005186:	f003 fbfb 	bl	8008980 <HAL_TIMEx_MasterConfigSynchronization>
 800518a:	4603      	mov	r3, r0
 800518c:	2b00      	cmp	r3, #0
 800518e:	d001      	beq.n	8005194 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8005190:	f7fd fec4 	bl	8002f1c <Error_Handler>
  }

}
 8005194:	bf00      	nop
 8005196:	3718      	adds	r7, #24
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}
 800519c:	20000880 	.word	0x20000880

080051a0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a18      	ldr	r2, [pc, #96]	; (8005210 <HAL_TIM_Base_MspInit+0x70>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d10e      	bne.n	80051d0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80051b2:	2300      	movs	r3, #0
 80051b4:	60fb      	str	r3, [r7, #12]
 80051b6:	4b17      	ldr	r3, [pc, #92]	; (8005214 <HAL_TIM_Base_MspInit+0x74>)
 80051b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ba:	4a16      	ldr	r2, [pc, #88]	; (8005214 <HAL_TIM_Base_MspInit+0x74>)
 80051bc:	f043 0301 	orr.w	r3, r3, #1
 80051c0:	6453      	str	r3, [r2, #68]	; 0x44
 80051c2:	4b14      	ldr	r3, [pc, #80]	; (8005214 <HAL_TIM_Base_MspInit+0x74>)
 80051c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051c6:	f003 0301 	and.w	r3, r3, #1
 80051ca:	60fb      	str	r3, [r7, #12]
 80051cc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80051ce:	e01a      	b.n	8005206 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM2)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051d8:	d115      	bne.n	8005206 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80051da:	2300      	movs	r3, #0
 80051dc:	60bb      	str	r3, [r7, #8]
 80051de:	4b0d      	ldr	r3, [pc, #52]	; (8005214 <HAL_TIM_Base_MspInit+0x74>)
 80051e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e2:	4a0c      	ldr	r2, [pc, #48]	; (8005214 <HAL_TIM_Base_MspInit+0x74>)
 80051e4:	f043 0301 	orr.w	r3, r3, #1
 80051e8:	6413      	str	r3, [r2, #64]	; 0x40
 80051ea:	4b0a      	ldr	r3, [pc, #40]	; (8005214 <HAL_TIM_Base_MspInit+0x74>)
 80051ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ee:	f003 0301 	and.w	r3, r3, #1
 80051f2:	60bb      	str	r3, [r7, #8]
 80051f4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80051f6:	2200      	movs	r2, #0
 80051f8:	2101      	movs	r1, #1
 80051fa:	201c      	movs	r0, #28
 80051fc:	f000 fdeb 	bl	8005dd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005200:	201c      	movs	r0, #28
 8005202:	f000 fe04 	bl	8005e0e <HAL_NVIC_EnableIRQ>
}
 8005206:	bf00      	nop
 8005208:	3710      	adds	r7, #16
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}
 800520e:	bf00      	nop
 8005210:	40010000 	.word	0x40010000
 8005214:	40023800 	.word	0x40023800

08005218 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b088      	sub	sp, #32
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005220:	f107 030c 	add.w	r3, r7, #12
 8005224:	2200      	movs	r2, #0
 8005226:	601a      	str	r2, [r3, #0]
 8005228:	605a      	str	r2, [r3, #4]
 800522a:	609a      	str	r2, [r3, #8]
 800522c:	60da      	str	r2, [r3, #12]
 800522e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a12      	ldr	r2, [pc, #72]	; (8005280 <HAL_TIM_MspPostInit+0x68>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d11e      	bne.n	8005278 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800523a:	2300      	movs	r3, #0
 800523c:	60bb      	str	r3, [r7, #8]
 800523e:	4b11      	ldr	r3, [pc, #68]	; (8005284 <HAL_TIM_MspPostInit+0x6c>)
 8005240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005242:	4a10      	ldr	r2, [pc, #64]	; (8005284 <HAL_TIM_MspPostInit+0x6c>)
 8005244:	f043 0301 	orr.w	r3, r3, #1
 8005248:	6313      	str	r3, [r2, #48]	; 0x30
 800524a:	4b0e      	ldr	r3, [pc, #56]	; (8005284 <HAL_TIM_MspPostInit+0x6c>)
 800524c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800524e:	f003 0301 	and.w	r3, r3, #1
 8005252:	60bb      	str	r3, [r7, #8]
 8005254:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8005256:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800525a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800525c:	2302      	movs	r3, #2
 800525e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005260:	2300      	movs	r3, #0
 8005262:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005264:	2300      	movs	r3, #0
 8005266:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005268:	2301      	movs	r3, #1
 800526a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800526c:	f107 030c 	add.w	r3, r7, #12
 8005270:	4619      	mov	r1, r3
 8005272:	4805      	ldr	r0, [pc, #20]	; (8005288 <HAL_TIM_MspPostInit+0x70>)
 8005274:	f001 f8cc 	bl	8006410 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005278:	bf00      	nop
 800527a:	3720      	adds	r7, #32
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}
 8005280:	40010000 	.word	0x40010000
 8005284:	40023800 	.word	0x40023800
 8005288:	40020000 	.word	0x40020000

0800528c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8005290:	4b11      	ldr	r3, [pc, #68]	; (80052d8 <MX_USART1_UART_Init+0x4c>)
 8005292:	4a12      	ldr	r2, [pc, #72]	; (80052dc <MX_USART1_UART_Init+0x50>)
 8005294:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 8005296:	4b10      	ldr	r3, [pc, #64]	; (80052d8 <MX_USART1_UART_Init+0x4c>)
 8005298:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 800529c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800529e:	4b0e      	ldr	r3, [pc, #56]	; (80052d8 <MX_USART1_UART_Init+0x4c>)
 80052a0:	2200      	movs	r2, #0
 80052a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80052a4:	4b0c      	ldr	r3, [pc, #48]	; (80052d8 <MX_USART1_UART_Init+0x4c>)
 80052a6:	2200      	movs	r2, #0
 80052a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80052aa:	4b0b      	ldr	r3, [pc, #44]	; (80052d8 <MX_USART1_UART_Init+0x4c>)
 80052ac:	2200      	movs	r2, #0
 80052ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80052b0:	4b09      	ldr	r3, [pc, #36]	; (80052d8 <MX_USART1_UART_Init+0x4c>)
 80052b2:	220c      	movs	r2, #12
 80052b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052b6:	4b08      	ldr	r3, [pc, #32]	; (80052d8 <MX_USART1_UART_Init+0x4c>)
 80052b8:	2200      	movs	r2, #0
 80052ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80052bc:	4b06      	ldr	r3, [pc, #24]	; (80052d8 <MX_USART1_UART_Init+0x4c>)
 80052be:	2200      	movs	r2, #0
 80052c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80052c2:	4805      	ldr	r0, [pc, #20]	; (80052d8 <MX_USART1_UART_Init+0x4c>)
 80052c4:	f003 fc30 	bl	8008b28 <HAL_UART_Init>
 80052c8:	4603      	mov	r3, r0
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d001      	beq.n	80052d2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80052ce:	f7fd fe25 	bl	8002f1c <Error_Handler>
  }

}
 80052d2:	bf00      	nop
 80052d4:	bd80      	pop	{r7, pc}
 80052d6:	bf00      	nop
 80052d8:	200008c0 	.word	0x200008c0
 80052dc:	40011000 	.word	0x40011000

080052e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b08a      	sub	sp, #40	; 0x28
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052e8:	f107 0314 	add.w	r3, r7, #20
 80052ec:	2200      	movs	r2, #0
 80052ee:	601a      	str	r2, [r3, #0]
 80052f0:	605a      	str	r2, [r3, #4]
 80052f2:	609a      	str	r2, [r3, #8]
 80052f4:	60da      	str	r2, [r3, #12]
 80052f6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a19      	ldr	r2, [pc, #100]	; (8005364 <HAL_UART_MspInit+0x84>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d12b      	bne.n	800535a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005302:	2300      	movs	r3, #0
 8005304:	613b      	str	r3, [r7, #16]
 8005306:	4b18      	ldr	r3, [pc, #96]	; (8005368 <HAL_UART_MspInit+0x88>)
 8005308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800530a:	4a17      	ldr	r2, [pc, #92]	; (8005368 <HAL_UART_MspInit+0x88>)
 800530c:	f043 0310 	orr.w	r3, r3, #16
 8005310:	6453      	str	r3, [r2, #68]	; 0x44
 8005312:	4b15      	ldr	r3, [pc, #84]	; (8005368 <HAL_UART_MspInit+0x88>)
 8005314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005316:	f003 0310 	and.w	r3, r3, #16
 800531a:	613b      	str	r3, [r7, #16]
 800531c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800531e:	2300      	movs	r3, #0
 8005320:	60fb      	str	r3, [r7, #12]
 8005322:	4b11      	ldr	r3, [pc, #68]	; (8005368 <HAL_UART_MspInit+0x88>)
 8005324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005326:	4a10      	ldr	r2, [pc, #64]	; (8005368 <HAL_UART_MspInit+0x88>)
 8005328:	f043 0302 	orr.w	r3, r3, #2
 800532c:	6313      	str	r3, [r2, #48]	; 0x30
 800532e:	4b0e      	ldr	r3, [pc, #56]	; (8005368 <HAL_UART_MspInit+0x88>)
 8005330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005332:	f003 0302 	and.w	r3, r3, #2
 8005336:	60fb      	str	r3, [r7, #12]
 8005338:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800533a:	23c0      	movs	r3, #192	; 0xc0
 800533c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800533e:	2302      	movs	r3, #2
 8005340:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005342:	2300      	movs	r3, #0
 8005344:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005346:	2303      	movs	r3, #3
 8005348:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800534a:	2307      	movs	r3, #7
 800534c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800534e:	f107 0314 	add.w	r3, r7, #20
 8005352:	4619      	mov	r1, r3
 8005354:	4805      	ldr	r0, [pc, #20]	; (800536c <HAL_UART_MspInit+0x8c>)
 8005356:	f001 f85b 	bl	8006410 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800535a:	bf00      	nop
 800535c:	3728      	adds	r7, #40	; 0x28
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}
 8005362:	bf00      	nop
 8005364:	40011000 	.word	0x40011000
 8005368:	40023800 	.word	0x40023800
 800536c:	40020400 	.word	0x40020400

08005370 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005370:	f8df d034 	ldr.w	sp, [pc, #52]	; 80053a8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005374:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005376:	e003      	b.n	8005380 <LoopCopyDataInit>

08005378 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005378:	4b0c      	ldr	r3, [pc, #48]	; (80053ac <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800537a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800537c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800537e:	3104      	adds	r1, #4

08005380 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005380:	480b      	ldr	r0, [pc, #44]	; (80053b0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005382:	4b0c      	ldr	r3, [pc, #48]	; (80053b4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005384:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005386:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005388:	d3f6      	bcc.n	8005378 <CopyDataInit>
  ldr  r2, =_sbss
 800538a:	4a0b      	ldr	r2, [pc, #44]	; (80053b8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800538c:	e002      	b.n	8005394 <LoopFillZerobss>

0800538e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800538e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005390:	f842 3b04 	str.w	r3, [r2], #4

08005394 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005394:	4b09      	ldr	r3, [pc, #36]	; (80053bc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005396:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005398:	d3f9      	bcc.n	800538e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800539a:	f7ff fdd9 	bl	8004f50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800539e:	f003 ff93 	bl	80092c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80053a2:	f7fc fd7f 	bl	8001ea4 <main>
  bx  lr    
 80053a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80053a8:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 80053ac:	0800d5a0 	.word	0x0800d5a0
  ldr  r0, =_sdata
 80053b0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80053b4:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 80053b8:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 80053bc:	20000928 	.word	0x20000928

080053c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80053c0:	e7fe      	b.n	80053c0 <ADC_IRQHandler>
	...

080053c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80053c8:	4b0e      	ldr	r3, [pc, #56]	; (8005404 <HAL_Init+0x40>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a0d      	ldr	r2, [pc, #52]	; (8005404 <HAL_Init+0x40>)
 80053ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80053d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80053d4:	4b0b      	ldr	r3, [pc, #44]	; (8005404 <HAL_Init+0x40>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a0a      	ldr	r2, [pc, #40]	; (8005404 <HAL_Init+0x40>)
 80053da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80053de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80053e0:	4b08      	ldr	r3, [pc, #32]	; (8005404 <HAL_Init+0x40>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a07      	ldr	r2, [pc, #28]	; (8005404 <HAL_Init+0x40>)
 80053e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80053ec:	2003      	movs	r0, #3
 80053ee:	f000 fce7 	bl	8005dc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80053f2:	2002      	movs	r0, #2
 80053f4:	f000 f808 	bl	8005408 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80053f8:	f7fe faa6 	bl	8003948 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80053fc:	2300      	movs	r3, #0
}
 80053fe:	4618      	mov	r0, r3
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	40023c00 	.word	0x40023c00

08005408 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b082      	sub	sp, #8
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005410:	4b12      	ldr	r3, [pc, #72]	; (800545c <HAL_InitTick+0x54>)
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	4b12      	ldr	r3, [pc, #72]	; (8005460 <HAL_InitTick+0x58>)
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	4619      	mov	r1, r3
 800541a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800541e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005422:	fbb2 f3f3 	udiv	r3, r2, r3
 8005426:	4618      	mov	r0, r3
 8005428:	f000 fcff 	bl	8005e2a <HAL_SYSTICK_Config>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d001      	beq.n	8005436 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e00e      	b.n	8005454 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2b0f      	cmp	r3, #15
 800543a:	d80a      	bhi.n	8005452 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800543c:	2200      	movs	r2, #0
 800543e:	6879      	ldr	r1, [r7, #4]
 8005440:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005444:	f000 fcc7 	bl	8005dd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005448:	4a06      	ldr	r2, [pc, #24]	; (8005464 <HAL_InitTick+0x5c>)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800544e:	2300      	movs	r3, #0
 8005450:	e000      	b.n	8005454 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
}
 8005454:	4618      	mov	r0, r3
 8005456:	3708      	adds	r7, #8
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}
 800545c:	20000004 	.word	0x20000004
 8005460:	2000000c 	.word	0x2000000c
 8005464:	20000008 	.word	0x20000008

08005468 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005468:	b480      	push	{r7}
 800546a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800546c:	4b06      	ldr	r3, [pc, #24]	; (8005488 <HAL_IncTick+0x20>)
 800546e:	781b      	ldrb	r3, [r3, #0]
 8005470:	461a      	mov	r2, r3
 8005472:	4b06      	ldr	r3, [pc, #24]	; (800548c <HAL_IncTick+0x24>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4413      	add	r3, r2
 8005478:	4a04      	ldr	r2, [pc, #16]	; (800548c <HAL_IncTick+0x24>)
 800547a:	6013      	str	r3, [r2, #0]
}
 800547c:	bf00      	nop
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr
 8005486:	bf00      	nop
 8005488:	2000000c 	.word	0x2000000c
 800548c:	20000900 	.word	0x20000900

08005490 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005490:	b480      	push	{r7}
 8005492:	af00      	add	r7, sp, #0
  return uwTick;
 8005494:	4b03      	ldr	r3, [pc, #12]	; (80054a4 <HAL_GetTick+0x14>)
 8005496:	681b      	ldr	r3, [r3, #0]
}
 8005498:	4618      	mov	r0, r3
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr
 80054a2:	bf00      	nop
 80054a4:	20000900 	.word	0x20000900

080054a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b084      	sub	sp, #16
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80054b0:	f7ff ffee 	bl	8005490 <HAL_GetTick>
 80054b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80054c0:	d005      	beq.n	80054ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80054c2:	4b09      	ldr	r3, [pc, #36]	; (80054e8 <HAL_Delay+0x40>)
 80054c4:	781b      	ldrb	r3, [r3, #0]
 80054c6:	461a      	mov	r2, r3
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	4413      	add	r3, r2
 80054cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80054ce:	bf00      	nop
 80054d0:	f7ff ffde 	bl	8005490 <HAL_GetTick>
 80054d4:	4602      	mov	r2, r0
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	1ad3      	subs	r3, r2, r3
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	429a      	cmp	r2, r3
 80054de:	d8f7      	bhi.n	80054d0 <HAL_Delay+0x28>
  {
  }
}
 80054e0:	bf00      	nop
 80054e2:	3710      	adds	r7, #16
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}
 80054e8:	2000000c 	.word	0x2000000c

080054ec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b084      	sub	sp, #16
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80054f4:	2300      	movs	r3, #0
 80054f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d101      	bne.n	8005502 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	e033      	b.n	800556a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005506:	2b00      	cmp	r3, #0
 8005508:	d109      	bne.n	800551e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f7fc fb74 	bl	8001bf8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005522:	f003 0310 	and.w	r3, r3, #16
 8005526:	2b00      	cmp	r3, #0
 8005528:	d118      	bne.n	800555c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005532:	f023 0302 	bic.w	r3, r3, #2
 8005536:	f043 0202 	orr.w	r2, r3, #2
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f000 fa72 	bl	8005a28 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2200      	movs	r2, #0
 8005548:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800554e:	f023 0303 	bic.w	r3, r3, #3
 8005552:	f043 0201 	orr.w	r2, r3, #1
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	641a      	str	r2, [r3, #64]	; 0x40
 800555a:	e001      	b.n	8005560 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2200      	movs	r2, #0
 8005564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005568:	7bfb      	ldrb	r3, [r7, #15]
}
 800556a:	4618      	mov	r0, r3
 800556c:	3710      	adds	r7, #16
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}
	...

08005574 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005574:	b480      	push	{r7}
 8005576:	b085      	sub	sp, #20
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800557c:	2300      	movs	r3, #0
 800557e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005586:	2b01      	cmp	r3, #1
 8005588:	d101      	bne.n	800558e <HAL_ADC_Start+0x1a>
 800558a:	2302      	movs	r3, #2
 800558c:	e08a      	b.n	80056a4 <HAL_ADC_Start+0x130>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2201      	movs	r2, #1
 8005592:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	f003 0301 	and.w	r3, r3, #1
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d018      	beq.n	80055d6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	689a      	ldr	r2, [r3, #8]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f042 0201 	orr.w	r2, r2, #1
 80055b2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80055b4:	4b3e      	ldr	r3, [pc, #248]	; (80056b0 <HAL_ADC_Start+0x13c>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a3e      	ldr	r2, [pc, #248]	; (80056b4 <HAL_ADC_Start+0x140>)
 80055ba:	fba2 2303 	umull	r2, r3, r2, r3
 80055be:	0c9a      	lsrs	r2, r3, #18
 80055c0:	4613      	mov	r3, r2
 80055c2:	005b      	lsls	r3, r3, #1
 80055c4:	4413      	add	r3, r2
 80055c6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80055c8:	e002      	b.n	80055d0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	3b01      	subs	r3, #1
 80055ce:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d1f9      	bne.n	80055ca <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	f003 0301 	and.w	r3, r3, #1
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d15e      	bne.n	80056a2 <HAL_ADC_Start+0x12e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80055ec:	f023 0301 	bic.w	r3, r3, #1
 80055f0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005602:	2b00      	cmp	r3, #0
 8005604:	d007      	beq.n	8005616 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800560a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800560e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800561a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800561e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005622:	d106      	bne.n	8005632 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005628:	f023 0206 	bic.w	r2, r3, #6
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	645a      	str	r2, [r3, #68]	; 0x44
 8005630:	e002      	b.n	8005638 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2200      	movs	r2, #0
 800563c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005640:	4b1d      	ldr	r3, [pc, #116]	; (80056b8 <HAL_ADC_Start+0x144>)
 8005642:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800564c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	f003 031f 	and.w	r3, r3, #31
 8005656:	2b00      	cmp	r3, #0
 8005658:	d10f      	bne.n	800567a <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005664:	2b00      	cmp	r3, #0
 8005666:	d11c      	bne.n	80056a2 <HAL_ADC_Start+0x12e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	689a      	ldr	r2, [r3, #8]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005676:	609a      	str	r2, [r3, #8]
 8005678:	e013      	b.n	80056a2 <HAL_ADC_Start+0x12e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a0f      	ldr	r2, [pc, #60]	; (80056bc <HAL_ADC_Start+0x148>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d10e      	bne.n	80056a2 <HAL_ADC_Start+0x12e>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800568e:	2b00      	cmp	r3, #0
 8005690:	d107      	bne.n	80056a2 <HAL_ADC_Start+0x12e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	689a      	ldr	r2, [r3, #8]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80056a0:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80056a2:	2300      	movs	r3, #0
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3714      	adds	r7, #20
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr
 80056b0:	20000004 	.word	0x20000004
 80056b4:	431bde83 	.word	0x431bde83
 80056b8:	40012300 	.word	0x40012300
 80056bc:	40012000 	.word	0x40012000

080056c0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b084      	sub	sp, #16
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80056ca:	2300      	movs	r3, #0
 80056cc:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056dc:	d113      	bne.n	8005706 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80056e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056ec:	d10b      	bne.n	8005706 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f2:	f043 0220 	orr.w	r2, r3, #32
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2200      	movs	r2, #0
 80056fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	e05c      	b.n	80057c0 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8005706:	f7ff fec3 	bl	8005490 <HAL_GetTick>
 800570a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800570c:	e01a      	b.n	8005744 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005714:	d016      	beq.n	8005744 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d007      	beq.n	800572c <HAL_ADC_PollForConversion+0x6c>
 800571c:	f7ff feb8 	bl	8005490 <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	683a      	ldr	r2, [r7, #0]
 8005728:	429a      	cmp	r2, r3
 800572a:	d20b      	bcs.n	8005744 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005730:	f043 0204 	orr.w	r2, r3, #4
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2200      	movs	r2, #0
 800573c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8005740:	2303      	movs	r3, #3
 8005742:	e03d      	b.n	80057c0 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 0302 	and.w	r3, r3, #2
 800574e:	2b02      	cmp	r3, #2
 8005750:	d1dd      	bne.n	800570e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f06f 0212 	mvn.w	r2, #18
 800575a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005760:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d123      	bne.n	80057be <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800577a:	2b00      	cmp	r3, #0
 800577c:	d11f      	bne.n	80057be <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005784:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005788:	2b00      	cmp	r3, #0
 800578a:	d006      	beq.n	800579a <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005796:	2b00      	cmp	r3, #0
 8005798:	d111      	bne.n	80057be <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800579e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d105      	bne.n	80057be <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b6:	f043 0201 	orr.w	r2, r3, #1
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80057be:	2300      	movs	r3, #0
}
 80057c0:	4618      	mov	r0, r3
 80057c2:	3710      	adds	r7, #16
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd80      	pop	{r7, pc}

080057c8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80057c8:	b480      	push	{r7}
 80057ca:	b083      	sub	sp, #12
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	370c      	adds	r7, #12
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr
	...

080057e4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80057ee:	2300      	movs	r3, #0
 80057f0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d101      	bne.n	8005800 <HAL_ADC_ConfigChannel+0x1c>
 80057fc:	2302      	movs	r3, #2
 80057fe:	e105      	b.n	8005a0c <HAL_ADC_ConfigChannel+0x228>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	2b09      	cmp	r3, #9
 800580e:	d925      	bls.n	800585c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	68d9      	ldr	r1, [r3, #12]
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	b29b      	uxth	r3, r3
 800581c:	461a      	mov	r2, r3
 800581e:	4613      	mov	r3, r2
 8005820:	005b      	lsls	r3, r3, #1
 8005822:	4413      	add	r3, r2
 8005824:	3b1e      	subs	r3, #30
 8005826:	2207      	movs	r2, #7
 8005828:	fa02 f303 	lsl.w	r3, r2, r3
 800582c:	43da      	mvns	r2, r3
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	400a      	ands	r2, r1
 8005834:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	68d9      	ldr	r1, [r3, #12]
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	689a      	ldr	r2, [r3, #8]
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	b29b      	uxth	r3, r3
 8005846:	4618      	mov	r0, r3
 8005848:	4603      	mov	r3, r0
 800584a:	005b      	lsls	r3, r3, #1
 800584c:	4403      	add	r3, r0
 800584e:	3b1e      	subs	r3, #30
 8005850:	409a      	lsls	r2, r3
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	430a      	orrs	r2, r1
 8005858:	60da      	str	r2, [r3, #12]
 800585a:	e022      	b.n	80058a2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	6919      	ldr	r1, [r3, #16]
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	b29b      	uxth	r3, r3
 8005868:	461a      	mov	r2, r3
 800586a:	4613      	mov	r3, r2
 800586c:	005b      	lsls	r3, r3, #1
 800586e:	4413      	add	r3, r2
 8005870:	2207      	movs	r2, #7
 8005872:	fa02 f303 	lsl.w	r3, r2, r3
 8005876:	43da      	mvns	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	400a      	ands	r2, r1
 800587e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	6919      	ldr	r1, [r3, #16]
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	689a      	ldr	r2, [r3, #8]
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	b29b      	uxth	r3, r3
 8005890:	4618      	mov	r0, r3
 8005892:	4603      	mov	r3, r0
 8005894:	005b      	lsls	r3, r3, #1
 8005896:	4403      	add	r3, r0
 8005898:	409a      	lsls	r2, r3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	430a      	orrs	r2, r1
 80058a0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	2b06      	cmp	r3, #6
 80058a8:	d824      	bhi.n	80058f4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	685a      	ldr	r2, [r3, #4]
 80058b4:	4613      	mov	r3, r2
 80058b6:	009b      	lsls	r3, r3, #2
 80058b8:	4413      	add	r3, r2
 80058ba:	3b05      	subs	r3, #5
 80058bc:	221f      	movs	r2, #31
 80058be:	fa02 f303 	lsl.w	r3, r2, r3
 80058c2:	43da      	mvns	r2, r3
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	400a      	ands	r2, r1
 80058ca:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	4618      	mov	r0, r3
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	685a      	ldr	r2, [r3, #4]
 80058de:	4613      	mov	r3, r2
 80058e0:	009b      	lsls	r3, r3, #2
 80058e2:	4413      	add	r3, r2
 80058e4:	3b05      	subs	r3, #5
 80058e6:	fa00 f203 	lsl.w	r2, r0, r3
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	430a      	orrs	r2, r1
 80058f0:	635a      	str	r2, [r3, #52]	; 0x34
 80058f2:	e04c      	b.n	800598e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	2b0c      	cmp	r3, #12
 80058fa:	d824      	bhi.n	8005946 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	685a      	ldr	r2, [r3, #4]
 8005906:	4613      	mov	r3, r2
 8005908:	009b      	lsls	r3, r3, #2
 800590a:	4413      	add	r3, r2
 800590c:	3b23      	subs	r3, #35	; 0x23
 800590e:	221f      	movs	r2, #31
 8005910:	fa02 f303 	lsl.w	r3, r2, r3
 8005914:	43da      	mvns	r2, r3
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	400a      	ands	r2, r1
 800591c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	b29b      	uxth	r3, r3
 800592a:	4618      	mov	r0, r3
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	685a      	ldr	r2, [r3, #4]
 8005930:	4613      	mov	r3, r2
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	4413      	add	r3, r2
 8005936:	3b23      	subs	r3, #35	; 0x23
 8005938:	fa00 f203 	lsl.w	r2, r0, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	430a      	orrs	r2, r1
 8005942:	631a      	str	r2, [r3, #48]	; 0x30
 8005944:	e023      	b.n	800598e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	685a      	ldr	r2, [r3, #4]
 8005950:	4613      	mov	r3, r2
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	4413      	add	r3, r2
 8005956:	3b41      	subs	r3, #65	; 0x41
 8005958:	221f      	movs	r2, #31
 800595a:	fa02 f303 	lsl.w	r3, r2, r3
 800595e:	43da      	mvns	r2, r3
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	400a      	ands	r2, r1
 8005966:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	b29b      	uxth	r3, r3
 8005974:	4618      	mov	r0, r3
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	685a      	ldr	r2, [r3, #4]
 800597a:	4613      	mov	r3, r2
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	4413      	add	r3, r2
 8005980:	3b41      	subs	r3, #65	; 0x41
 8005982:	fa00 f203 	lsl.w	r2, r0, r3
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	430a      	orrs	r2, r1
 800598c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800598e:	4b22      	ldr	r3, [pc, #136]	; (8005a18 <HAL_ADC_ConfigChannel+0x234>)
 8005990:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a21      	ldr	r2, [pc, #132]	; (8005a1c <HAL_ADC_ConfigChannel+0x238>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d109      	bne.n	80059b0 <HAL_ADC_ConfigChannel+0x1cc>
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	2b12      	cmp	r3, #18
 80059a2:	d105      	bne.n	80059b0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a19      	ldr	r2, [pc, #100]	; (8005a1c <HAL_ADC_ConfigChannel+0x238>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d123      	bne.n	8005a02 <HAL_ADC_ConfigChannel+0x21e>
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	2b10      	cmp	r3, #16
 80059c0:	d003      	beq.n	80059ca <HAL_ADC_ConfigChannel+0x1e6>
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2b11      	cmp	r3, #17
 80059c8:	d11b      	bne.n	8005a02 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2b10      	cmp	r3, #16
 80059dc:	d111      	bne.n	8005a02 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80059de:	4b10      	ldr	r3, [pc, #64]	; (8005a20 <HAL_ADC_ConfigChannel+0x23c>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a10      	ldr	r2, [pc, #64]	; (8005a24 <HAL_ADC_ConfigChannel+0x240>)
 80059e4:	fba2 2303 	umull	r2, r3, r2, r3
 80059e8:	0c9a      	lsrs	r2, r3, #18
 80059ea:	4613      	mov	r3, r2
 80059ec:	009b      	lsls	r3, r3, #2
 80059ee:	4413      	add	r3, r2
 80059f0:	005b      	lsls	r3, r3, #1
 80059f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80059f4:	e002      	b.n	80059fc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	3b01      	subs	r3, #1
 80059fa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d1f9      	bne.n	80059f6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3714      	adds	r7, #20
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr
 8005a18:	40012300 	.word	0x40012300
 8005a1c:	40012000 	.word	0x40012000
 8005a20:	20000004 	.word	0x20000004
 8005a24:	431bde83 	.word	0x431bde83

08005a28 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b085      	sub	sp, #20
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a30:	4b79      	ldr	r3, [pc, #484]	; (8005c18 <ADC_Init+0x1f0>)
 8005a32:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	685a      	ldr	r2, [r3, #4]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	431a      	orrs	r2, r3
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	685a      	ldr	r2, [r3, #4]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a5c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	6859      	ldr	r1, [r3, #4]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	691b      	ldr	r3, [r3, #16]
 8005a68:	021a      	lsls	r2, r3, #8
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	430a      	orrs	r2, r1
 8005a70:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	685a      	ldr	r2, [r3, #4]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005a80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	6859      	ldr	r1, [r3, #4]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	689a      	ldr	r2, [r3, #8]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	430a      	orrs	r2, r1
 8005a92:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	689a      	ldr	r2, [r3, #8]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005aa2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	6899      	ldr	r1, [r3, #8]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	68da      	ldr	r2, [r3, #12]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aba:	4a58      	ldr	r2, [pc, #352]	; (8005c1c <ADC_Init+0x1f4>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d022      	beq.n	8005b06 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	689a      	ldr	r2, [r3, #8]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005ace:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	6899      	ldr	r1, [r3, #8]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	689a      	ldr	r2, [r3, #8]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005af0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	6899      	ldr	r1, [r3, #8]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	430a      	orrs	r2, r1
 8005b02:	609a      	str	r2, [r3, #8]
 8005b04:	e00f      	b.n	8005b26 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	689a      	ldr	r2, [r3, #8]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005b14:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	689a      	ldr	r2, [r3, #8]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005b24:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	689a      	ldr	r2, [r3, #8]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f022 0202 	bic.w	r2, r2, #2
 8005b34:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	6899      	ldr	r1, [r3, #8]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	7e1b      	ldrb	r3, [r3, #24]
 8005b40:	005a      	lsls	r2, r3, #1
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	430a      	orrs	r2, r1
 8005b48:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d01b      	beq.n	8005b8c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	685a      	ldr	r2, [r3, #4]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b62:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	685a      	ldr	r2, [r3, #4]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005b72:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	6859      	ldr	r1, [r3, #4]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b7e:	3b01      	subs	r3, #1
 8005b80:	035a      	lsls	r2, r3, #13
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	430a      	orrs	r2, r1
 8005b88:	605a      	str	r2, [r3, #4]
 8005b8a:	e007      	b.n	8005b9c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	685a      	ldr	r2, [r3, #4]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b9a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005baa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	69db      	ldr	r3, [r3, #28]
 8005bb6:	3b01      	subs	r3, #1
 8005bb8:	051a      	lsls	r2, r3, #20
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	430a      	orrs	r2, r1
 8005bc0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	689a      	ldr	r2, [r3, #8]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005bd0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	6899      	ldr	r1, [r3, #8]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005bde:	025a      	lsls	r2, r3, #9
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	430a      	orrs	r2, r1
 8005be6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	689a      	ldr	r2, [r3, #8]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bf6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	6899      	ldr	r1, [r3, #8]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	695b      	ldr	r3, [r3, #20]
 8005c02:	029a      	lsls	r2, r3, #10
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	430a      	orrs	r2, r1
 8005c0a:	609a      	str	r2, [r3, #8]
}
 8005c0c:	bf00      	nop
 8005c0e:	3714      	adds	r7, #20
 8005c10:	46bd      	mov	sp, r7
 8005c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c16:	4770      	bx	lr
 8005c18:	40012300 	.word	0x40012300
 8005c1c:	0f000001 	.word	0x0f000001

08005c20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b085      	sub	sp, #20
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f003 0307 	and.w	r3, r3, #7
 8005c2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c30:	4b0c      	ldr	r3, [pc, #48]	; (8005c64 <__NVIC_SetPriorityGrouping+0x44>)
 8005c32:	68db      	ldr	r3, [r3, #12]
 8005c34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c36:	68ba      	ldr	r2, [r7, #8]
 8005c38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005c48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005c4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005c52:	4a04      	ldr	r2, [pc, #16]	; (8005c64 <__NVIC_SetPriorityGrouping+0x44>)
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	60d3      	str	r3, [r2, #12]
}
 8005c58:	bf00      	nop
 8005c5a:	3714      	adds	r7, #20
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr
 8005c64:	e000ed00 	.word	0xe000ed00

08005c68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005c6c:	4b04      	ldr	r3, [pc, #16]	; (8005c80 <__NVIC_GetPriorityGrouping+0x18>)
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	0a1b      	lsrs	r3, r3, #8
 8005c72:	f003 0307 	and.w	r3, r3, #7
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr
 8005c80:	e000ed00 	.word	0xe000ed00

08005c84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b083      	sub	sp, #12
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	db0b      	blt.n	8005cae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005c96:	79fb      	ldrb	r3, [r7, #7]
 8005c98:	f003 021f 	and.w	r2, r3, #31
 8005c9c:	4907      	ldr	r1, [pc, #28]	; (8005cbc <__NVIC_EnableIRQ+0x38>)
 8005c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ca2:	095b      	lsrs	r3, r3, #5
 8005ca4:	2001      	movs	r0, #1
 8005ca6:	fa00 f202 	lsl.w	r2, r0, r2
 8005caa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005cae:	bf00      	nop
 8005cb0:	370c      	adds	r7, #12
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr
 8005cba:	bf00      	nop
 8005cbc:	e000e100 	.word	0xe000e100

08005cc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b083      	sub	sp, #12
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	6039      	str	r1, [r7, #0]
 8005cca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ccc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	db0a      	blt.n	8005cea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	b2da      	uxtb	r2, r3
 8005cd8:	490c      	ldr	r1, [pc, #48]	; (8005d0c <__NVIC_SetPriority+0x4c>)
 8005cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cde:	0112      	lsls	r2, r2, #4
 8005ce0:	b2d2      	uxtb	r2, r2
 8005ce2:	440b      	add	r3, r1
 8005ce4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005ce8:	e00a      	b.n	8005d00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	b2da      	uxtb	r2, r3
 8005cee:	4908      	ldr	r1, [pc, #32]	; (8005d10 <__NVIC_SetPriority+0x50>)
 8005cf0:	79fb      	ldrb	r3, [r7, #7]
 8005cf2:	f003 030f 	and.w	r3, r3, #15
 8005cf6:	3b04      	subs	r3, #4
 8005cf8:	0112      	lsls	r2, r2, #4
 8005cfa:	b2d2      	uxtb	r2, r2
 8005cfc:	440b      	add	r3, r1
 8005cfe:	761a      	strb	r2, [r3, #24]
}
 8005d00:	bf00      	nop
 8005d02:	370c      	adds	r7, #12
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr
 8005d0c:	e000e100 	.word	0xe000e100
 8005d10:	e000ed00 	.word	0xe000ed00

08005d14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b089      	sub	sp, #36	; 0x24
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	60b9      	str	r1, [r7, #8]
 8005d1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f003 0307 	and.w	r3, r3, #7
 8005d26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d28:	69fb      	ldr	r3, [r7, #28]
 8005d2a:	f1c3 0307 	rsb	r3, r3, #7
 8005d2e:	2b04      	cmp	r3, #4
 8005d30:	bf28      	it	cs
 8005d32:	2304      	movcs	r3, #4
 8005d34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d36:	69fb      	ldr	r3, [r7, #28]
 8005d38:	3304      	adds	r3, #4
 8005d3a:	2b06      	cmp	r3, #6
 8005d3c:	d902      	bls.n	8005d44 <NVIC_EncodePriority+0x30>
 8005d3e:	69fb      	ldr	r3, [r7, #28]
 8005d40:	3b03      	subs	r3, #3
 8005d42:	e000      	b.n	8005d46 <NVIC_EncodePriority+0x32>
 8005d44:	2300      	movs	r3, #0
 8005d46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d48:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005d4c:	69bb      	ldr	r3, [r7, #24]
 8005d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d52:	43da      	mvns	r2, r3
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	401a      	ands	r2, r3
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005d5c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	fa01 f303 	lsl.w	r3, r1, r3
 8005d66:	43d9      	mvns	r1, r3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d6c:	4313      	orrs	r3, r2
         );
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3724      	adds	r7, #36	; 0x24
 8005d72:	46bd      	mov	sp, r7
 8005d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d78:	4770      	bx	lr
	...

08005d7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b082      	sub	sp, #8
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	3b01      	subs	r3, #1
 8005d88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005d8c:	d301      	bcc.n	8005d92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e00f      	b.n	8005db2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005d92:	4a0a      	ldr	r2, [pc, #40]	; (8005dbc <SysTick_Config+0x40>)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	3b01      	subs	r3, #1
 8005d98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005d9a:	210f      	movs	r1, #15
 8005d9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005da0:	f7ff ff8e 	bl	8005cc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005da4:	4b05      	ldr	r3, [pc, #20]	; (8005dbc <SysTick_Config+0x40>)
 8005da6:	2200      	movs	r2, #0
 8005da8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005daa:	4b04      	ldr	r3, [pc, #16]	; (8005dbc <SysTick_Config+0x40>)
 8005dac:	2207      	movs	r2, #7
 8005dae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005db0:	2300      	movs	r3, #0
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	3708      	adds	r7, #8
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	bf00      	nop
 8005dbc:	e000e010 	.word	0xe000e010

08005dc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f7ff ff29 	bl	8005c20 <__NVIC_SetPriorityGrouping>
}
 8005dce:	bf00      	nop
 8005dd0:	3708      	adds	r7, #8
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bd80      	pop	{r7, pc}

08005dd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005dd6:	b580      	push	{r7, lr}
 8005dd8:	b086      	sub	sp, #24
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	4603      	mov	r3, r0
 8005dde:	60b9      	str	r1, [r7, #8]
 8005de0:	607a      	str	r2, [r7, #4]
 8005de2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005de4:	2300      	movs	r3, #0
 8005de6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005de8:	f7ff ff3e 	bl	8005c68 <__NVIC_GetPriorityGrouping>
 8005dec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	68b9      	ldr	r1, [r7, #8]
 8005df2:	6978      	ldr	r0, [r7, #20]
 8005df4:	f7ff ff8e 	bl	8005d14 <NVIC_EncodePriority>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005dfe:	4611      	mov	r1, r2
 8005e00:	4618      	mov	r0, r3
 8005e02:	f7ff ff5d 	bl	8005cc0 <__NVIC_SetPriority>
}
 8005e06:	bf00      	nop
 8005e08:	3718      	adds	r7, #24
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}

08005e0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e0e:	b580      	push	{r7, lr}
 8005e10:	b082      	sub	sp, #8
 8005e12:	af00      	add	r7, sp, #0
 8005e14:	4603      	mov	r3, r0
 8005e16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f7ff ff31 	bl	8005c84 <__NVIC_EnableIRQ>
}
 8005e22:	bf00      	nop
 8005e24:	3708      	adds	r7, #8
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bd80      	pop	{r7, pc}

08005e2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005e2a:	b580      	push	{r7, lr}
 8005e2c:	b082      	sub	sp, #8
 8005e2e:	af00      	add	r7, sp, #0
 8005e30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f7ff ffa2 	bl	8005d7c <SysTick_Config>
 8005e38:	4603      	mov	r3, r0
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3708      	adds	r7, #8
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}
	...

08005e44 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b086      	sub	sp, #24
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	60b9      	str	r1, [r7, #8]
 8005e4e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005e56:	4b23      	ldr	r3, [pc, #140]	; (8005ee4 <HAL_FLASH_Program+0xa0>)
 8005e58:	7e1b      	ldrb	r3, [r3, #24]
 8005e5a:	2b01      	cmp	r3, #1
 8005e5c:	d101      	bne.n	8005e62 <HAL_FLASH_Program+0x1e>
 8005e5e:	2302      	movs	r3, #2
 8005e60:	e03b      	b.n	8005eda <HAL_FLASH_Program+0x96>
 8005e62:	4b20      	ldr	r3, [pc, #128]	; (8005ee4 <HAL_FLASH_Program+0xa0>)
 8005e64:	2201      	movs	r2, #1
 8005e66:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005e68:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005e6c:	f000 f870 	bl	8005f50 <FLASH_WaitForLastOperation>
 8005e70:	4603      	mov	r3, r0
 8005e72:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8005e74:	7dfb      	ldrb	r3, [r7, #23]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d12b      	bne.n	8005ed2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d105      	bne.n	8005e8c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8005e80:	783b      	ldrb	r3, [r7, #0]
 8005e82:	4619      	mov	r1, r3
 8005e84:	68b8      	ldr	r0, [r7, #8]
 8005e86:	f000 f919 	bl	80060bc <FLASH_Program_Byte>
 8005e8a:	e016      	b.n	8005eba <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	d105      	bne.n	8005e9e <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8005e92:	883b      	ldrh	r3, [r7, #0]
 8005e94:	4619      	mov	r1, r3
 8005e96:	68b8      	ldr	r0, [r7, #8]
 8005e98:	f000 f8ec 	bl	8006074 <FLASH_Program_HalfWord>
 8005e9c:	e00d      	b.n	8005eba <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2b02      	cmp	r3, #2
 8005ea2:	d105      	bne.n	8005eb0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	4619      	mov	r1, r3
 8005ea8:	68b8      	ldr	r0, [r7, #8]
 8005eaa:	f000 f8c1 	bl	8006030 <FLASH_Program_Word>
 8005eae:	e004      	b.n	8005eba <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8005eb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005eb4:	68b8      	ldr	r0, [r7, #8]
 8005eb6:	f000 f88b 	bl	8005fd0 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005eba:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005ebe:	f000 f847 	bl	8005f50 <FLASH_WaitForLastOperation>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8005ec6:	4b08      	ldr	r3, [pc, #32]	; (8005ee8 <HAL_FLASH_Program+0xa4>)
 8005ec8:	691b      	ldr	r3, [r3, #16]
 8005eca:	4a07      	ldr	r2, [pc, #28]	; (8005ee8 <HAL_FLASH_Program+0xa4>)
 8005ecc:	f023 0301 	bic.w	r3, r3, #1
 8005ed0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005ed2:	4b04      	ldr	r3, [pc, #16]	; (8005ee4 <HAL_FLASH_Program+0xa0>)
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	761a      	strb	r2, [r3, #24]
  
  return status;
 8005ed8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3718      	adds	r7, #24
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
 8005ee2:	bf00      	nop
 8005ee4:	20000904 	.word	0x20000904
 8005ee8:	40023c00 	.word	0x40023c00

08005eec <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b083      	sub	sp, #12
 8005ef0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005ef6:	4b0b      	ldr	r3, [pc, #44]	; (8005f24 <HAL_FLASH_Unlock+0x38>)
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	da0b      	bge.n	8005f16 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005efe:	4b09      	ldr	r3, [pc, #36]	; (8005f24 <HAL_FLASH_Unlock+0x38>)
 8005f00:	4a09      	ldr	r2, [pc, #36]	; (8005f28 <HAL_FLASH_Unlock+0x3c>)
 8005f02:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005f04:	4b07      	ldr	r3, [pc, #28]	; (8005f24 <HAL_FLASH_Unlock+0x38>)
 8005f06:	4a09      	ldr	r2, [pc, #36]	; (8005f2c <HAL_FLASH_Unlock+0x40>)
 8005f08:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005f0a:	4b06      	ldr	r3, [pc, #24]	; (8005f24 <HAL_FLASH_Unlock+0x38>)
 8005f0c:	691b      	ldr	r3, [r3, #16]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	da01      	bge.n	8005f16 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005f16:	79fb      	ldrb	r3, [r7, #7]
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	370c      	adds	r7, #12
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f22:	4770      	bx	lr
 8005f24:	40023c00 	.word	0x40023c00
 8005f28:	45670123 	.word	0x45670123
 8005f2c:	cdef89ab 	.word	0xcdef89ab

08005f30 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005f30:	b480      	push	{r7}
 8005f32:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005f34:	4b05      	ldr	r3, [pc, #20]	; (8005f4c <HAL_FLASH_Lock+0x1c>)
 8005f36:	691b      	ldr	r3, [r3, #16]
 8005f38:	4a04      	ldr	r2, [pc, #16]	; (8005f4c <HAL_FLASH_Lock+0x1c>)
 8005f3a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f3e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8005f40:	2300      	movs	r3, #0
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	46bd      	mov	sp, r7
 8005f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4a:	4770      	bx	lr
 8005f4c:	40023c00 	.word	0x40023c00

08005f50 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b084      	sub	sp, #16
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005f5c:	4b1a      	ldr	r3, [pc, #104]	; (8005fc8 <FLASH_WaitForLastOperation+0x78>)
 8005f5e:	2200      	movs	r2, #0
 8005f60:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8005f62:	f7ff fa95 	bl	8005490 <HAL_GetTick>
 8005f66:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005f68:	e010      	b.n	8005f8c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f70:	d00c      	beq.n	8005f8c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d007      	beq.n	8005f88 <FLASH_WaitForLastOperation+0x38>
 8005f78:	f7ff fa8a 	bl	8005490 <HAL_GetTick>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	1ad3      	subs	r3, r2, r3
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d201      	bcs.n	8005f8c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8005f88:	2303      	movs	r3, #3
 8005f8a:	e019      	b.n	8005fc0 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005f8c:	4b0f      	ldr	r3, [pc, #60]	; (8005fcc <FLASH_WaitForLastOperation+0x7c>)
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1e8      	bne.n	8005f6a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8005f98:	4b0c      	ldr	r3, [pc, #48]	; (8005fcc <FLASH_WaitForLastOperation+0x7c>)
 8005f9a:	68db      	ldr	r3, [r3, #12]
 8005f9c:	f003 0301 	and.w	r3, r3, #1
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d002      	beq.n	8005faa <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005fa4:	4b09      	ldr	r3, [pc, #36]	; (8005fcc <FLASH_WaitForLastOperation+0x7c>)
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8005faa:	4b08      	ldr	r3, [pc, #32]	; (8005fcc <FLASH_WaitForLastOperation+0x7c>)
 8005fac:	68db      	ldr	r3, [r3, #12]
 8005fae:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d003      	beq.n	8005fbe <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8005fb6:	f000 f8a3 	bl	8006100 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e000      	b.n	8005fc0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8005fbe:	2300      	movs	r3, #0
  
}  
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3710      	adds	r7, #16
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}
 8005fc8:	20000904 	.word	0x20000904
 8005fcc:	40023c00 	.word	0x40023c00

08005fd0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005fd0:	b490      	push	{r4, r7}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005fdc:	4b13      	ldr	r3, [pc, #76]	; (800602c <FLASH_Program_DoubleWord+0x5c>)
 8005fde:	691b      	ldr	r3, [r3, #16]
 8005fe0:	4a12      	ldr	r2, [pc, #72]	; (800602c <FLASH_Program_DoubleWord+0x5c>)
 8005fe2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fe6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8005fe8:	4b10      	ldr	r3, [pc, #64]	; (800602c <FLASH_Program_DoubleWord+0x5c>)
 8005fea:	691b      	ldr	r3, [r3, #16]
 8005fec:	4a0f      	ldr	r2, [pc, #60]	; (800602c <FLASH_Program_DoubleWord+0x5c>)
 8005fee:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005ff2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005ff4:	4b0d      	ldr	r3, [pc, #52]	; (800602c <FLASH_Program_DoubleWord+0x5c>)
 8005ff6:	691b      	ldr	r3, [r3, #16]
 8005ff8:	4a0c      	ldr	r2, [pc, #48]	; (800602c <FLASH_Program_DoubleWord+0x5c>)
 8005ffa:	f043 0301 	orr.w	r3, r3, #1
 8005ffe:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	683a      	ldr	r2, [r7, #0]
 8006004:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8006006:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800600a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800600e:	f04f 0300 	mov.w	r3, #0
 8006012:	f04f 0400 	mov.w	r4, #0
 8006016:	0013      	movs	r3, r2
 8006018:	2400      	movs	r4, #0
 800601a:	68fa      	ldr	r2, [r7, #12]
 800601c:	3204      	adds	r2, #4
 800601e:	6013      	str	r3, [r2, #0]
}
 8006020:	bf00      	nop
 8006022:	3710      	adds	r7, #16
 8006024:	46bd      	mov	sp, r7
 8006026:	bc90      	pop	{r4, r7}
 8006028:	4770      	bx	lr
 800602a:	bf00      	nop
 800602c:	40023c00 	.word	0x40023c00

08006030 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8006030:	b480      	push	{r7}
 8006032:	b083      	sub	sp, #12
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
 8006038:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800603a:	4b0d      	ldr	r3, [pc, #52]	; (8006070 <FLASH_Program_Word+0x40>)
 800603c:	691b      	ldr	r3, [r3, #16]
 800603e:	4a0c      	ldr	r2, [pc, #48]	; (8006070 <FLASH_Program_Word+0x40>)
 8006040:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006044:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8006046:	4b0a      	ldr	r3, [pc, #40]	; (8006070 <FLASH_Program_Word+0x40>)
 8006048:	691b      	ldr	r3, [r3, #16]
 800604a:	4a09      	ldr	r2, [pc, #36]	; (8006070 <FLASH_Program_Word+0x40>)
 800604c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006050:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006052:	4b07      	ldr	r3, [pc, #28]	; (8006070 <FLASH_Program_Word+0x40>)
 8006054:	691b      	ldr	r3, [r3, #16]
 8006056:	4a06      	ldr	r2, [pc, #24]	; (8006070 <FLASH_Program_Word+0x40>)
 8006058:	f043 0301 	orr.w	r3, r3, #1
 800605c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	683a      	ldr	r2, [r7, #0]
 8006062:	601a      	str	r2, [r3, #0]
}
 8006064:	bf00      	nop
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr
 8006070:	40023c00 	.word	0x40023c00

08006074 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8006074:	b480      	push	{r7}
 8006076:	b083      	sub	sp, #12
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	460b      	mov	r3, r1
 800607e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006080:	4b0d      	ldr	r3, [pc, #52]	; (80060b8 <FLASH_Program_HalfWord+0x44>)
 8006082:	691b      	ldr	r3, [r3, #16]
 8006084:	4a0c      	ldr	r2, [pc, #48]	; (80060b8 <FLASH_Program_HalfWord+0x44>)
 8006086:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800608a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800608c:	4b0a      	ldr	r3, [pc, #40]	; (80060b8 <FLASH_Program_HalfWord+0x44>)
 800608e:	691b      	ldr	r3, [r3, #16]
 8006090:	4a09      	ldr	r2, [pc, #36]	; (80060b8 <FLASH_Program_HalfWord+0x44>)
 8006092:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006096:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006098:	4b07      	ldr	r3, [pc, #28]	; (80060b8 <FLASH_Program_HalfWord+0x44>)
 800609a:	691b      	ldr	r3, [r3, #16]
 800609c:	4a06      	ldr	r2, [pc, #24]	; (80060b8 <FLASH_Program_HalfWord+0x44>)
 800609e:	f043 0301 	orr.w	r3, r3, #1
 80060a2:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	887a      	ldrh	r2, [r7, #2]
 80060a8:	801a      	strh	r2, [r3, #0]
}
 80060aa:	bf00      	nop
 80060ac:	370c      	adds	r7, #12
 80060ae:	46bd      	mov	sp, r7
 80060b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b4:	4770      	bx	lr
 80060b6:	bf00      	nop
 80060b8:	40023c00 	.word	0x40023c00

080060bc <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80060bc:	b480      	push	{r7}
 80060be:	b083      	sub	sp, #12
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	460b      	mov	r3, r1
 80060c6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80060c8:	4b0c      	ldr	r3, [pc, #48]	; (80060fc <FLASH_Program_Byte+0x40>)
 80060ca:	691b      	ldr	r3, [r3, #16]
 80060cc:	4a0b      	ldr	r2, [pc, #44]	; (80060fc <FLASH_Program_Byte+0x40>)
 80060ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060d2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80060d4:	4b09      	ldr	r3, [pc, #36]	; (80060fc <FLASH_Program_Byte+0x40>)
 80060d6:	4a09      	ldr	r2, [pc, #36]	; (80060fc <FLASH_Program_Byte+0x40>)
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80060dc:	4b07      	ldr	r3, [pc, #28]	; (80060fc <FLASH_Program_Byte+0x40>)
 80060de:	691b      	ldr	r3, [r3, #16]
 80060e0:	4a06      	ldr	r2, [pc, #24]	; (80060fc <FLASH_Program_Byte+0x40>)
 80060e2:	f043 0301 	orr.w	r3, r3, #1
 80060e6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	78fa      	ldrb	r2, [r7, #3]
 80060ec:	701a      	strb	r2, [r3, #0]
}
 80060ee:	bf00      	nop
 80060f0:	370c      	adds	r7, #12
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr
 80060fa:	bf00      	nop
 80060fc:	40023c00 	.word	0x40023c00

08006100 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8006100:	b480      	push	{r7}
 8006102:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8006104:	4b2f      	ldr	r3, [pc, #188]	; (80061c4 <FLASH_SetErrorCode+0xc4>)
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	f003 0310 	and.w	r3, r3, #16
 800610c:	2b00      	cmp	r3, #0
 800610e:	d008      	beq.n	8006122 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006110:	4b2d      	ldr	r3, [pc, #180]	; (80061c8 <FLASH_SetErrorCode+0xc8>)
 8006112:	69db      	ldr	r3, [r3, #28]
 8006114:	f043 0310 	orr.w	r3, r3, #16
 8006118:	4a2b      	ldr	r2, [pc, #172]	; (80061c8 <FLASH_SetErrorCode+0xc8>)
 800611a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800611c:	4b29      	ldr	r3, [pc, #164]	; (80061c4 <FLASH_SetErrorCode+0xc4>)
 800611e:	2210      	movs	r2, #16
 8006120:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8006122:	4b28      	ldr	r3, [pc, #160]	; (80061c4 <FLASH_SetErrorCode+0xc4>)
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	f003 0320 	and.w	r3, r3, #32
 800612a:	2b00      	cmp	r3, #0
 800612c:	d008      	beq.n	8006140 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800612e:	4b26      	ldr	r3, [pc, #152]	; (80061c8 <FLASH_SetErrorCode+0xc8>)
 8006130:	69db      	ldr	r3, [r3, #28]
 8006132:	f043 0308 	orr.w	r3, r3, #8
 8006136:	4a24      	ldr	r2, [pc, #144]	; (80061c8 <FLASH_SetErrorCode+0xc8>)
 8006138:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800613a:	4b22      	ldr	r3, [pc, #136]	; (80061c4 <FLASH_SetErrorCode+0xc4>)
 800613c:	2220      	movs	r2, #32
 800613e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8006140:	4b20      	ldr	r3, [pc, #128]	; (80061c4 <FLASH_SetErrorCode+0xc4>)
 8006142:	68db      	ldr	r3, [r3, #12]
 8006144:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006148:	2b00      	cmp	r3, #0
 800614a:	d008      	beq.n	800615e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800614c:	4b1e      	ldr	r3, [pc, #120]	; (80061c8 <FLASH_SetErrorCode+0xc8>)
 800614e:	69db      	ldr	r3, [r3, #28]
 8006150:	f043 0304 	orr.w	r3, r3, #4
 8006154:	4a1c      	ldr	r2, [pc, #112]	; (80061c8 <FLASH_SetErrorCode+0xc8>)
 8006156:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8006158:	4b1a      	ldr	r3, [pc, #104]	; (80061c4 <FLASH_SetErrorCode+0xc4>)
 800615a:	2240      	movs	r2, #64	; 0x40
 800615c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800615e:	4b19      	ldr	r3, [pc, #100]	; (80061c4 <FLASH_SetErrorCode+0xc4>)
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006166:	2b00      	cmp	r3, #0
 8006168:	d008      	beq.n	800617c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800616a:	4b17      	ldr	r3, [pc, #92]	; (80061c8 <FLASH_SetErrorCode+0xc8>)
 800616c:	69db      	ldr	r3, [r3, #28]
 800616e:	f043 0302 	orr.w	r3, r3, #2
 8006172:	4a15      	ldr	r2, [pc, #84]	; (80061c8 <FLASH_SetErrorCode+0xc8>)
 8006174:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8006176:	4b13      	ldr	r3, [pc, #76]	; (80061c4 <FLASH_SetErrorCode+0xc4>)
 8006178:	2280      	movs	r2, #128	; 0x80
 800617a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800617c:	4b11      	ldr	r3, [pc, #68]	; (80061c4 <FLASH_SetErrorCode+0xc4>)
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006184:	2b00      	cmp	r3, #0
 8006186:	d009      	beq.n	800619c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8006188:	4b0f      	ldr	r3, [pc, #60]	; (80061c8 <FLASH_SetErrorCode+0xc8>)
 800618a:	69db      	ldr	r3, [r3, #28]
 800618c:	f043 0301 	orr.w	r3, r3, #1
 8006190:	4a0d      	ldr	r2, [pc, #52]	; (80061c8 <FLASH_SetErrorCode+0xc8>)
 8006192:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8006194:	4b0b      	ldr	r3, [pc, #44]	; (80061c4 <FLASH_SetErrorCode+0xc4>)
 8006196:	f44f 7280 	mov.w	r2, #256	; 0x100
 800619a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800619c:	4b09      	ldr	r3, [pc, #36]	; (80061c4 <FLASH_SetErrorCode+0xc4>)
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	f003 0302 	and.w	r3, r3, #2
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d008      	beq.n	80061ba <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80061a8:	4b07      	ldr	r3, [pc, #28]	; (80061c8 <FLASH_SetErrorCode+0xc8>)
 80061aa:	69db      	ldr	r3, [r3, #28]
 80061ac:	f043 0320 	orr.w	r3, r3, #32
 80061b0:	4a05      	ldr	r2, [pc, #20]	; (80061c8 <FLASH_SetErrorCode+0xc8>)
 80061b2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80061b4:	4b03      	ldr	r3, [pc, #12]	; (80061c4 <FLASH_SetErrorCode+0xc4>)
 80061b6:	2202      	movs	r2, #2
 80061b8:	60da      	str	r2, [r3, #12]
  }
}
 80061ba:	bf00      	nop
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr
 80061c4:	40023c00 	.word	0x40023c00
 80061c8:	20000904 	.word	0x20000904

080061cc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b084      	sub	sp, #16
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
 80061d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 80061da:	2300      	movs	r3, #0
 80061dc:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80061de:	4b31      	ldr	r3, [pc, #196]	; (80062a4 <HAL_FLASHEx_Erase+0xd8>)
 80061e0:	7e1b      	ldrb	r3, [r3, #24]
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	d101      	bne.n	80061ea <HAL_FLASHEx_Erase+0x1e>
 80061e6:	2302      	movs	r3, #2
 80061e8:	e058      	b.n	800629c <HAL_FLASHEx_Erase+0xd0>
 80061ea:	4b2e      	ldr	r3, [pc, #184]	; (80062a4 <HAL_FLASHEx_Erase+0xd8>)
 80061ec:	2201      	movs	r2, #1
 80061ee:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80061f0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80061f4:	f7ff feac 	bl	8005f50 <FLASH_WaitForLastOperation>
 80061f8:	4603      	mov	r3, r0
 80061fa:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80061fc:	7bfb      	ldrb	r3, [r7, #15]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d148      	bne.n	8006294 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006208:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	2b01      	cmp	r3, #1
 8006210:	d115      	bne.n	800623e <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	b2da      	uxtb	r2, r3
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	4619      	mov	r1, r3
 800621e:	4610      	mov	r0, r2
 8006220:	f000 f844 	bl	80062ac <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006224:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006228:	f7ff fe92 	bl	8005f50 <FLASH_WaitForLastOperation>
 800622c:	4603      	mov	r3, r0
 800622e:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8006230:	4b1d      	ldr	r3, [pc, #116]	; (80062a8 <HAL_FLASHEx_Erase+0xdc>)
 8006232:	691b      	ldr	r3, [r3, #16]
 8006234:	4a1c      	ldr	r2, [pc, #112]	; (80062a8 <HAL_FLASHEx_Erase+0xdc>)
 8006236:	f023 0304 	bic.w	r3, r3, #4
 800623a:	6113      	str	r3, [r2, #16]
 800623c:	e028      	b.n	8006290 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	60bb      	str	r3, [r7, #8]
 8006244:	e01c      	b.n	8006280 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	691b      	ldr	r3, [r3, #16]
 800624a:	b2db      	uxtb	r3, r3
 800624c:	4619      	mov	r1, r3
 800624e:	68b8      	ldr	r0, [r7, #8]
 8006250:	f000 f850 	bl	80062f4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006254:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006258:	f7ff fe7a 	bl	8005f50 <FLASH_WaitForLastOperation>
 800625c:	4603      	mov	r3, r0
 800625e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8006260:	4b11      	ldr	r3, [pc, #68]	; (80062a8 <HAL_FLASHEx_Erase+0xdc>)
 8006262:	691b      	ldr	r3, [r3, #16]
 8006264:	4a10      	ldr	r2, [pc, #64]	; (80062a8 <HAL_FLASHEx_Erase+0xdc>)
 8006266:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800626a:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 800626c:	7bfb      	ldrb	r3, [r7, #15]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d003      	beq.n	800627a <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	68ba      	ldr	r2, [r7, #8]
 8006276:	601a      	str	r2, [r3, #0]
          break;
 8006278:	e00a      	b.n	8006290 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	3301      	adds	r3, #1
 800627e:	60bb      	str	r3, [r7, #8]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	68da      	ldr	r2, [r3, #12]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	4413      	add	r3, r2
 800628a:	68ba      	ldr	r2, [r7, #8]
 800628c:	429a      	cmp	r2, r3
 800628e:	d3da      	bcc.n	8006246 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8006290:	f000 f878 	bl	8006384 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006294:	4b03      	ldr	r3, [pc, #12]	; (80062a4 <HAL_FLASHEx_Erase+0xd8>)
 8006296:	2200      	movs	r2, #0
 8006298:	761a      	strb	r2, [r3, #24]

  return status;
 800629a:	7bfb      	ldrb	r3, [r7, #15]
}
 800629c:	4618      	mov	r0, r3
 800629e:	3710      	adds	r7, #16
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}
 80062a4:	20000904 	.word	0x20000904
 80062a8:	40023c00 	.word	0x40023c00

080062ac <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	4603      	mov	r3, r0
 80062b4:	6039      	str	r1, [r7, #0]
 80062b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80062b8:	4b0d      	ldr	r3, [pc, #52]	; (80062f0 <FLASH_MassErase+0x44>)
 80062ba:	691b      	ldr	r3, [r3, #16]
 80062bc:	4a0c      	ldr	r2, [pc, #48]	; (80062f0 <FLASH_MassErase+0x44>)
 80062be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062c2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80062c4:	4b0a      	ldr	r3, [pc, #40]	; (80062f0 <FLASH_MassErase+0x44>)
 80062c6:	691b      	ldr	r3, [r3, #16]
 80062c8:	4a09      	ldr	r2, [pc, #36]	; (80062f0 <FLASH_MassErase+0x44>)
 80062ca:	f043 0304 	orr.w	r3, r3, #4
 80062ce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 80062d0:	4b07      	ldr	r3, [pc, #28]	; (80062f0 <FLASH_MassErase+0x44>)
 80062d2:	691a      	ldr	r2, [r3, #16]
 80062d4:	79fb      	ldrb	r3, [r7, #7]
 80062d6:	021b      	lsls	r3, r3, #8
 80062d8:	4313      	orrs	r3, r2
 80062da:	4a05      	ldr	r2, [pc, #20]	; (80062f0 <FLASH_MassErase+0x44>)
 80062dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062e0:	6113      	str	r3, [r2, #16]
}
 80062e2:	bf00      	nop
 80062e4:	370c      	adds	r7, #12
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	40023c00 	.word	0x40023c00

080062f4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b085      	sub	sp, #20
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	460b      	mov	r3, r1
 80062fe:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8006300:	2300      	movs	r3, #0
 8006302:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8006304:	78fb      	ldrb	r3, [r7, #3]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d102      	bne.n	8006310 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800630a:	2300      	movs	r3, #0
 800630c:	60fb      	str	r3, [r7, #12]
 800630e:	e010      	b.n	8006332 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8006310:	78fb      	ldrb	r3, [r7, #3]
 8006312:	2b01      	cmp	r3, #1
 8006314:	d103      	bne.n	800631e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8006316:	f44f 7380 	mov.w	r3, #256	; 0x100
 800631a:	60fb      	str	r3, [r7, #12]
 800631c:	e009      	b.n	8006332 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800631e:	78fb      	ldrb	r3, [r7, #3]
 8006320:	2b02      	cmp	r3, #2
 8006322:	d103      	bne.n	800632c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8006324:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006328:	60fb      	str	r3, [r7, #12]
 800632a:	e002      	b.n	8006332 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800632c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006330:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006332:	4b13      	ldr	r3, [pc, #76]	; (8006380 <FLASH_Erase_Sector+0x8c>)
 8006334:	691b      	ldr	r3, [r3, #16]
 8006336:	4a12      	ldr	r2, [pc, #72]	; (8006380 <FLASH_Erase_Sector+0x8c>)
 8006338:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800633c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800633e:	4b10      	ldr	r3, [pc, #64]	; (8006380 <FLASH_Erase_Sector+0x8c>)
 8006340:	691a      	ldr	r2, [r3, #16]
 8006342:	490f      	ldr	r1, [pc, #60]	; (8006380 <FLASH_Erase_Sector+0x8c>)
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	4313      	orrs	r3, r2
 8006348:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800634a:	4b0d      	ldr	r3, [pc, #52]	; (8006380 <FLASH_Erase_Sector+0x8c>)
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	4a0c      	ldr	r2, [pc, #48]	; (8006380 <FLASH_Erase_Sector+0x8c>)
 8006350:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8006354:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8006356:	4b0a      	ldr	r3, [pc, #40]	; (8006380 <FLASH_Erase_Sector+0x8c>)
 8006358:	691a      	ldr	r2, [r3, #16]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	00db      	lsls	r3, r3, #3
 800635e:	4313      	orrs	r3, r2
 8006360:	4a07      	ldr	r2, [pc, #28]	; (8006380 <FLASH_Erase_Sector+0x8c>)
 8006362:	f043 0302 	orr.w	r3, r3, #2
 8006366:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8006368:	4b05      	ldr	r3, [pc, #20]	; (8006380 <FLASH_Erase_Sector+0x8c>)
 800636a:	691b      	ldr	r3, [r3, #16]
 800636c:	4a04      	ldr	r2, [pc, #16]	; (8006380 <FLASH_Erase_Sector+0x8c>)
 800636e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006372:	6113      	str	r3, [r2, #16]
}
 8006374:	bf00      	nop
 8006376:	3714      	adds	r7, #20
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr
 8006380:	40023c00 	.word	0x40023c00

08006384 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8006384:	b480      	push	{r7}
 8006386:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8006388:	4b20      	ldr	r3, [pc, #128]	; (800640c <FLASH_FlushCaches+0x88>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006390:	2b00      	cmp	r3, #0
 8006392:	d017      	beq.n	80063c4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8006394:	4b1d      	ldr	r3, [pc, #116]	; (800640c <FLASH_FlushCaches+0x88>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a1c      	ldr	r2, [pc, #112]	; (800640c <FLASH_FlushCaches+0x88>)
 800639a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800639e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80063a0:	4b1a      	ldr	r3, [pc, #104]	; (800640c <FLASH_FlushCaches+0x88>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a19      	ldr	r2, [pc, #100]	; (800640c <FLASH_FlushCaches+0x88>)
 80063a6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80063aa:	6013      	str	r3, [r2, #0]
 80063ac:	4b17      	ldr	r3, [pc, #92]	; (800640c <FLASH_FlushCaches+0x88>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a16      	ldr	r2, [pc, #88]	; (800640c <FLASH_FlushCaches+0x88>)
 80063b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80063b6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80063b8:	4b14      	ldr	r3, [pc, #80]	; (800640c <FLASH_FlushCaches+0x88>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a13      	ldr	r2, [pc, #76]	; (800640c <FLASH_FlushCaches+0x88>)
 80063be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80063c2:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80063c4:	4b11      	ldr	r3, [pc, #68]	; (800640c <FLASH_FlushCaches+0x88>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d017      	beq.n	8006400 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80063d0:	4b0e      	ldr	r3, [pc, #56]	; (800640c <FLASH_FlushCaches+0x88>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a0d      	ldr	r2, [pc, #52]	; (800640c <FLASH_FlushCaches+0x88>)
 80063d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80063da:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80063dc:	4b0b      	ldr	r3, [pc, #44]	; (800640c <FLASH_FlushCaches+0x88>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a0a      	ldr	r2, [pc, #40]	; (800640c <FLASH_FlushCaches+0x88>)
 80063e2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80063e6:	6013      	str	r3, [r2, #0]
 80063e8:	4b08      	ldr	r3, [pc, #32]	; (800640c <FLASH_FlushCaches+0x88>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a07      	ldr	r2, [pc, #28]	; (800640c <FLASH_FlushCaches+0x88>)
 80063ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80063f2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80063f4:	4b05      	ldr	r3, [pc, #20]	; (800640c <FLASH_FlushCaches+0x88>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a04      	ldr	r2, [pc, #16]	; (800640c <FLASH_FlushCaches+0x88>)
 80063fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80063fe:	6013      	str	r3, [r2, #0]
  }
}
 8006400:	bf00      	nop
 8006402:	46bd      	mov	sp, r7
 8006404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006408:	4770      	bx	lr
 800640a:	bf00      	nop
 800640c:	40023c00 	.word	0x40023c00

08006410 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006410:	b480      	push	{r7}
 8006412:	b089      	sub	sp, #36	; 0x24
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
 8006418:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800641a:	2300      	movs	r3, #0
 800641c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800641e:	2300      	movs	r3, #0
 8006420:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006422:	2300      	movs	r3, #0
 8006424:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006426:	2300      	movs	r3, #0
 8006428:	61fb      	str	r3, [r7, #28]
 800642a:	e159      	b.n	80066e0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800642c:	2201      	movs	r2, #1
 800642e:	69fb      	ldr	r3, [r7, #28]
 8006430:	fa02 f303 	lsl.w	r3, r2, r3
 8006434:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	697a      	ldr	r2, [r7, #20]
 800643c:	4013      	ands	r3, r2
 800643e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006440:	693a      	ldr	r2, [r7, #16]
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	429a      	cmp	r2, r3
 8006446:	f040 8148 	bne.w	80066da <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	2b01      	cmp	r3, #1
 8006450:	d00b      	beq.n	800646a <HAL_GPIO_Init+0x5a>
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	2b02      	cmp	r3, #2
 8006458:	d007      	beq.n	800646a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800645e:	2b11      	cmp	r3, #17
 8006460:	d003      	beq.n	800646a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	2b12      	cmp	r3, #18
 8006468:	d130      	bne.n	80064cc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	005b      	lsls	r3, r3, #1
 8006474:	2203      	movs	r2, #3
 8006476:	fa02 f303 	lsl.w	r3, r2, r3
 800647a:	43db      	mvns	r3, r3
 800647c:	69ba      	ldr	r2, [r7, #24]
 800647e:	4013      	ands	r3, r2
 8006480:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	68da      	ldr	r2, [r3, #12]
 8006486:	69fb      	ldr	r3, [r7, #28]
 8006488:	005b      	lsls	r3, r3, #1
 800648a:	fa02 f303 	lsl.w	r3, r2, r3
 800648e:	69ba      	ldr	r2, [r7, #24]
 8006490:	4313      	orrs	r3, r2
 8006492:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	69ba      	ldr	r2, [r7, #24]
 8006498:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80064a0:	2201      	movs	r2, #1
 80064a2:	69fb      	ldr	r3, [r7, #28]
 80064a4:	fa02 f303 	lsl.w	r3, r2, r3
 80064a8:	43db      	mvns	r3, r3
 80064aa:	69ba      	ldr	r2, [r7, #24]
 80064ac:	4013      	ands	r3, r2
 80064ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	091b      	lsrs	r3, r3, #4
 80064b6:	f003 0201 	and.w	r2, r3, #1
 80064ba:	69fb      	ldr	r3, [r7, #28]
 80064bc:	fa02 f303 	lsl.w	r3, r2, r3
 80064c0:	69ba      	ldr	r2, [r7, #24]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	69ba      	ldr	r2, [r7, #24]
 80064ca:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	68db      	ldr	r3, [r3, #12]
 80064d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80064d2:	69fb      	ldr	r3, [r7, #28]
 80064d4:	005b      	lsls	r3, r3, #1
 80064d6:	2203      	movs	r2, #3
 80064d8:	fa02 f303 	lsl.w	r3, r2, r3
 80064dc:	43db      	mvns	r3, r3
 80064de:	69ba      	ldr	r2, [r7, #24]
 80064e0:	4013      	ands	r3, r2
 80064e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	689a      	ldr	r2, [r3, #8]
 80064e8:	69fb      	ldr	r3, [r7, #28]
 80064ea:	005b      	lsls	r3, r3, #1
 80064ec:	fa02 f303 	lsl.w	r3, r2, r3
 80064f0:	69ba      	ldr	r2, [r7, #24]
 80064f2:	4313      	orrs	r3, r2
 80064f4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	69ba      	ldr	r2, [r7, #24]
 80064fa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	2b02      	cmp	r3, #2
 8006502:	d003      	beq.n	800650c <HAL_GPIO_Init+0xfc>
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	2b12      	cmp	r3, #18
 800650a:	d123      	bne.n	8006554 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800650c:	69fb      	ldr	r3, [r7, #28]
 800650e:	08da      	lsrs	r2, r3, #3
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	3208      	adds	r2, #8
 8006514:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006518:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800651a:	69fb      	ldr	r3, [r7, #28]
 800651c:	f003 0307 	and.w	r3, r3, #7
 8006520:	009b      	lsls	r3, r3, #2
 8006522:	220f      	movs	r2, #15
 8006524:	fa02 f303 	lsl.w	r3, r2, r3
 8006528:	43db      	mvns	r3, r3
 800652a:	69ba      	ldr	r2, [r7, #24]
 800652c:	4013      	ands	r3, r2
 800652e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	691a      	ldr	r2, [r3, #16]
 8006534:	69fb      	ldr	r3, [r7, #28]
 8006536:	f003 0307 	and.w	r3, r3, #7
 800653a:	009b      	lsls	r3, r3, #2
 800653c:	fa02 f303 	lsl.w	r3, r2, r3
 8006540:	69ba      	ldr	r2, [r7, #24]
 8006542:	4313      	orrs	r3, r2
 8006544:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006546:	69fb      	ldr	r3, [r7, #28]
 8006548:	08da      	lsrs	r2, r3, #3
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	3208      	adds	r2, #8
 800654e:	69b9      	ldr	r1, [r7, #24]
 8006550:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800655a:	69fb      	ldr	r3, [r7, #28]
 800655c:	005b      	lsls	r3, r3, #1
 800655e:	2203      	movs	r2, #3
 8006560:	fa02 f303 	lsl.w	r3, r2, r3
 8006564:	43db      	mvns	r3, r3
 8006566:	69ba      	ldr	r2, [r7, #24]
 8006568:	4013      	ands	r3, r2
 800656a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	f003 0203 	and.w	r2, r3, #3
 8006574:	69fb      	ldr	r3, [r7, #28]
 8006576:	005b      	lsls	r3, r3, #1
 8006578:	fa02 f303 	lsl.w	r3, r2, r3
 800657c:	69ba      	ldr	r2, [r7, #24]
 800657e:	4313      	orrs	r3, r2
 8006580:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	69ba      	ldr	r2, [r7, #24]
 8006586:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006590:	2b00      	cmp	r3, #0
 8006592:	f000 80a2 	beq.w	80066da <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006596:	2300      	movs	r3, #0
 8006598:	60fb      	str	r3, [r7, #12]
 800659a:	4b56      	ldr	r3, [pc, #344]	; (80066f4 <HAL_GPIO_Init+0x2e4>)
 800659c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800659e:	4a55      	ldr	r2, [pc, #340]	; (80066f4 <HAL_GPIO_Init+0x2e4>)
 80065a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80065a4:	6453      	str	r3, [r2, #68]	; 0x44
 80065a6:	4b53      	ldr	r3, [pc, #332]	; (80066f4 <HAL_GPIO_Init+0x2e4>)
 80065a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80065ae:	60fb      	str	r3, [r7, #12]
 80065b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80065b2:	4a51      	ldr	r2, [pc, #324]	; (80066f8 <HAL_GPIO_Init+0x2e8>)
 80065b4:	69fb      	ldr	r3, [r7, #28]
 80065b6:	089b      	lsrs	r3, r3, #2
 80065b8:	3302      	adds	r3, #2
 80065ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80065c0:	69fb      	ldr	r3, [r7, #28]
 80065c2:	f003 0303 	and.w	r3, r3, #3
 80065c6:	009b      	lsls	r3, r3, #2
 80065c8:	220f      	movs	r2, #15
 80065ca:	fa02 f303 	lsl.w	r3, r2, r3
 80065ce:	43db      	mvns	r3, r3
 80065d0:	69ba      	ldr	r2, [r7, #24]
 80065d2:	4013      	ands	r3, r2
 80065d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4a48      	ldr	r2, [pc, #288]	; (80066fc <HAL_GPIO_Init+0x2ec>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d019      	beq.n	8006612 <HAL_GPIO_Init+0x202>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	4a47      	ldr	r2, [pc, #284]	; (8006700 <HAL_GPIO_Init+0x2f0>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d013      	beq.n	800660e <HAL_GPIO_Init+0x1fe>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	4a46      	ldr	r2, [pc, #280]	; (8006704 <HAL_GPIO_Init+0x2f4>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d00d      	beq.n	800660a <HAL_GPIO_Init+0x1fa>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	4a45      	ldr	r2, [pc, #276]	; (8006708 <HAL_GPIO_Init+0x2f8>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d007      	beq.n	8006606 <HAL_GPIO_Init+0x1f6>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	4a44      	ldr	r2, [pc, #272]	; (800670c <HAL_GPIO_Init+0x2fc>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d101      	bne.n	8006602 <HAL_GPIO_Init+0x1f2>
 80065fe:	2304      	movs	r3, #4
 8006600:	e008      	b.n	8006614 <HAL_GPIO_Init+0x204>
 8006602:	2307      	movs	r3, #7
 8006604:	e006      	b.n	8006614 <HAL_GPIO_Init+0x204>
 8006606:	2303      	movs	r3, #3
 8006608:	e004      	b.n	8006614 <HAL_GPIO_Init+0x204>
 800660a:	2302      	movs	r3, #2
 800660c:	e002      	b.n	8006614 <HAL_GPIO_Init+0x204>
 800660e:	2301      	movs	r3, #1
 8006610:	e000      	b.n	8006614 <HAL_GPIO_Init+0x204>
 8006612:	2300      	movs	r3, #0
 8006614:	69fa      	ldr	r2, [r7, #28]
 8006616:	f002 0203 	and.w	r2, r2, #3
 800661a:	0092      	lsls	r2, r2, #2
 800661c:	4093      	lsls	r3, r2
 800661e:	69ba      	ldr	r2, [r7, #24]
 8006620:	4313      	orrs	r3, r2
 8006622:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006624:	4934      	ldr	r1, [pc, #208]	; (80066f8 <HAL_GPIO_Init+0x2e8>)
 8006626:	69fb      	ldr	r3, [r7, #28]
 8006628:	089b      	lsrs	r3, r3, #2
 800662a:	3302      	adds	r3, #2
 800662c:	69ba      	ldr	r2, [r7, #24]
 800662e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006632:	4b37      	ldr	r3, [pc, #220]	; (8006710 <HAL_GPIO_Init+0x300>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	43db      	mvns	r3, r3
 800663c:	69ba      	ldr	r2, [r7, #24]
 800663e:	4013      	ands	r3, r2
 8006640:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800664a:	2b00      	cmp	r3, #0
 800664c:	d003      	beq.n	8006656 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800664e:	69ba      	ldr	r2, [r7, #24]
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	4313      	orrs	r3, r2
 8006654:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006656:	4a2e      	ldr	r2, [pc, #184]	; (8006710 <HAL_GPIO_Init+0x300>)
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800665c:	4b2c      	ldr	r3, [pc, #176]	; (8006710 <HAL_GPIO_Init+0x300>)
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	43db      	mvns	r3, r3
 8006666:	69ba      	ldr	r2, [r7, #24]
 8006668:	4013      	ands	r3, r2
 800666a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006674:	2b00      	cmp	r3, #0
 8006676:	d003      	beq.n	8006680 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006678:	69ba      	ldr	r2, [r7, #24]
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	4313      	orrs	r3, r2
 800667e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006680:	4a23      	ldr	r2, [pc, #140]	; (8006710 <HAL_GPIO_Init+0x300>)
 8006682:	69bb      	ldr	r3, [r7, #24]
 8006684:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006686:	4b22      	ldr	r3, [pc, #136]	; (8006710 <HAL_GPIO_Init+0x300>)
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	43db      	mvns	r3, r3
 8006690:	69ba      	ldr	r2, [r7, #24]
 8006692:	4013      	ands	r3, r2
 8006694:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d003      	beq.n	80066aa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80066a2:	69ba      	ldr	r2, [r7, #24]
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	4313      	orrs	r3, r2
 80066a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80066aa:	4a19      	ldr	r2, [pc, #100]	; (8006710 <HAL_GPIO_Init+0x300>)
 80066ac:	69bb      	ldr	r3, [r7, #24]
 80066ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80066b0:	4b17      	ldr	r3, [pc, #92]	; (8006710 <HAL_GPIO_Init+0x300>)
 80066b2:	68db      	ldr	r3, [r3, #12]
 80066b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	43db      	mvns	r3, r3
 80066ba:	69ba      	ldr	r2, [r7, #24]
 80066bc:	4013      	ands	r3, r2
 80066be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d003      	beq.n	80066d4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80066cc:	69ba      	ldr	r2, [r7, #24]
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	4313      	orrs	r3, r2
 80066d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80066d4:	4a0e      	ldr	r2, [pc, #56]	; (8006710 <HAL_GPIO_Init+0x300>)
 80066d6:	69bb      	ldr	r3, [r7, #24]
 80066d8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80066da:	69fb      	ldr	r3, [r7, #28]
 80066dc:	3301      	adds	r3, #1
 80066de:	61fb      	str	r3, [r7, #28]
 80066e0:	69fb      	ldr	r3, [r7, #28]
 80066e2:	2b0f      	cmp	r3, #15
 80066e4:	f67f aea2 	bls.w	800642c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80066e8:	bf00      	nop
 80066ea:	3724      	adds	r7, #36	; 0x24
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr
 80066f4:	40023800 	.word	0x40023800
 80066f8:	40013800 	.word	0x40013800
 80066fc:	40020000 	.word	0x40020000
 8006700:	40020400 	.word	0x40020400
 8006704:	40020800 	.word	0x40020800
 8006708:	40020c00 	.word	0x40020c00
 800670c:	40021000 	.word	0x40021000
 8006710:	40013c00 	.word	0x40013c00

08006714 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006714:	b480      	push	{r7}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
 800671c:	460b      	mov	r3, r1
 800671e:	807b      	strh	r3, [r7, #2]
 8006720:	4613      	mov	r3, r2
 8006722:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006724:	787b      	ldrb	r3, [r7, #1]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d003      	beq.n	8006732 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800672a:	887a      	ldrh	r2, [r7, #2]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006730:	e003      	b.n	800673a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006732:	887b      	ldrh	r3, [r7, #2]
 8006734:	041a      	lsls	r2, r3, #16
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	619a      	str	r2, [r3, #24]
}
 800673a:	bf00      	nop
 800673c:	370c      	adds	r7, #12
 800673e:	46bd      	mov	sp, r7
 8006740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006744:	4770      	bx	lr

08006746 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006746:	b480      	push	{r7}
 8006748:	b083      	sub	sp, #12
 800674a:	af00      	add	r7, sp, #0
 800674c:	6078      	str	r0, [r7, #4]
 800674e:	460b      	mov	r3, r1
 8006750:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	695a      	ldr	r2, [r3, #20]
 8006756:	887b      	ldrh	r3, [r7, #2]
 8006758:	401a      	ands	r2, r3
 800675a:	887b      	ldrh	r3, [r7, #2]
 800675c:	429a      	cmp	r2, r3
 800675e:	d104      	bne.n	800676a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006760:	887b      	ldrh	r3, [r7, #2]
 8006762:	041a      	lsls	r2, r3, #16
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8006768:	e002      	b.n	8006770 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800676a:	887a      	ldrh	r2, [r7, #2]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	619a      	str	r2, [r3, #24]
}
 8006770:	bf00      	nop
 8006772:	370c      	adds	r7, #12
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr

0800677c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b084      	sub	sp, #16
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d101      	bne.n	800678e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	e11f      	b.n	80069ce <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006794:	b2db      	uxtb	r3, r3
 8006796:	2b00      	cmp	r3, #0
 8006798:	d106      	bne.n	80067a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f7fb fb36 	bl	8001e14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2224      	movs	r2, #36	; 0x24
 80067ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f022 0201 	bic.w	r2, r2, #1
 80067be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	681a      	ldr	r2, [r3, #0]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80067ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	681a      	ldr	r2, [r3, #0]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80067de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80067e0:	f000 fd18 	bl	8007214 <HAL_RCC_GetPCLK1Freq>
 80067e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	4a7b      	ldr	r2, [pc, #492]	; (80069d8 <HAL_I2C_Init+0x25c>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d807      	bhi.n	8006800 <HAL_I2C_Init+0x84>
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	4a7a      	ldr	r2, [pc, #488]	; (80069dc <HAL_I2C_Init+0x260>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	bf94      	ite	ls
 80067f8:	2301      	movls	r3, #1
 80067fa:	2300      	movhi	r3, #0
 80067fc:	b2db      	uxtb	r3, r3
 80067fe:	e006      	b.n	800680e <HAL_I2C_Init+0x92>
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	4a77      	ldr	r2, [pc, #476]	; (80069e0 <HAL_I2C_Init+0x264>)
 8006804:	4293      	cmp	r3, r2
 8006806:	bf94      	ite	ls
 8006808:	2301      	movls	r3, #1
 800680a:	2300      	movhi	r3, #0
 800680c:	b2db      	uxtb	r3, r3
 800680e:	2b00      	cmp	r3, #0
 8006810:	d001      	beq.n	8006816 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	e0db      	b.n	80069ce <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	4a72      	ldr	r2, [pc, #456]	; (80069e4 <HAL_I2C_Init+0x268>)
 800681a:	fba2 2303 	umull	r2, r3, r2, r3
 800681e:	0c9b      	lsrs	r3, r3, #18
 8006820:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	68ba      	ldr	r2, [r7, #8]
 8006832:	430a      	orrs	r2, r1
 8006834:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	6a1b      	ldr	r3, [r3, #32]
 800683c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	4a64      	ldr	r2, [pc, #400]	; (80069d8 <HAL_I2C_Init+0x25c>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d802      	bhi.n	8006850 <HAL_I2C_Init+0xd4>
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	3301      	adds	r3, #1
 800684e:	e009      	b.n	8006864 <HAL_I2C_Init+0xe8>
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006856:	fb02 f303 	mul.w	r3, r2, r3
 800685a:	4a63      	ldr	r2, [pc, #396]	; (80069e8 <HAL_I2C_Init+0x26c>)
 800685c:	fba2 2303 	umull	r2, r3, r2, r3
 8006860:	099b      	lsrs	r3, r3, #6
 8006862:	3301      	adds	r3, #1
 8006864:	687a      	ldr	r2, [r7, #4]
 8006866:	6812      	ldr	r2, [r2, #0]
 8006868:	430b      	orrs	r3, r1
 800686a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	69db      	ldr	r3, [r3, #28]
 8006872:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006876:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	4956      	ldr	r1, [pc, #344]	; (80069d8 <HAL_I2C_Init+0x25c>)
 8006880:	428b      	cmp	r3, r1
 8006882:	d80d      	bhi.n	80068a0 <HAL_I2C_Init+0x124>
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	1e59      	subs	r1, r3, #1
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	005b      	lsls	r3, r3, #1
 800688e:	fbb1 f3f3 	udiv	r3, r1, r3
 8006892:	3301      	adds	r3, #1
 8006894:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006898:	2b04      	cmp	r3, #4
 800689a:	bf38      	it	cc
 800689c:	2304      	movcc	r3, #4
 800689e:	e04f      	b.n	8006940 <HAL_I2C_Init+0x1c4>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	689b      	ldr	r3, [r3, #8]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d111      	bne.n	80068cc <HAL_I2C_Init+0x150>
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	1e58      	subs	r0, r3, #1
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6859      	ldr	r1, [r3, #4]
 80068b0:	460b      	mov	r3, r1
 80068b2:	005b      	lsls	r3, r3, #1
 80068b4:	440b      	add	r3, r1
 80068b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80068ba:	3301      	adds	r3, #1
 80068bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	bf0c      	ite	eq
 80068c4:	2301      	moveq	r3, #1
 80068c6:	2300      	movne	r3, #0
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	e012      	b.n	80068f2 <HAL_I2C_Init+0x176>
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	1e58      	subs	r0, r3, #1
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6859      	ldr	r1, [r3, #4]
 80068d4:	460b      	mov	r3, r1
 80068d6:	009b      	lsls	r3, r3, #2
 80068d8:	440b      	add	r3, r1
 80068da:	0099      	lsls	r1, r3, #2
 80068dc:	440b      	add	r3, r1
 80068de:	fbb0 f3f3 	udiv	r3, r0, r3
 80068e2:	3301      	adds	r3, #1
 80068e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	bf0c      	ite	eq
 80068ec:	2301      	moveq	r3, #1
 80068ee:	2300      	movne	r3, #0
 80068f0:	b2db      	uxtb	r3, r3
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d001      	beq.n	80068fa <HAL_I2C_Init+0x17e>
 80068f6:	2301      	movs	r3, #1
 80068f8:	e022      	b.n	8006940 <HAL_I2C_Init+0x1c4>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d10e      	bne.n	8006920 <HAL_I2C_Init+0x1a4>
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	1e58      	subs	r0, r3, #1
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6859      	ldr	r1, [r3, #4]
 800690a:	460b      	mov	r3, r1
 800690c:	005b      	lsls	r3, r3, #1
 800690e:	440b      	add	r3, r1
 8006910:	fbb0 f3f3 	udiv	r3, r0, r3
 8006914:	3301      	adds	r3, #1
 8006916:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800691a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800691e:	e00f      	b.n	8006940 <HAL_I2C_Init+0x1c4>
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	1e58      	subs	r0, r3, #1
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6859      	ldr	r1, [r3, #4]
 8006928:	460b      	mov	r3, r1
 800692a:	009b      	lsls	r3, r3, #2
 800692c:	440b      	add	r3, r1
 800692e:	0099      	lsls	r1, r3, #2
 8006930:	440b      	add	r3, r1
 8006932:	fbb0 f3f3 	udiv	r3, r0, r3
 8006936:	3301      	adds	r3, #1
 8006938:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800693c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006940:	6879      	ldr	r1, [r7, #4]
 8006942:	6809      	ldr	r1, [r1, #0]
 8006944:	4313      	orrs	r3, r2
 8006946:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	69da      	ldr	r2, [r3, #28]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a1b      	ldr	r3, [r3, #32]
 800695a:	431a      	orrs	r2, r3
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	430a      	orrs	r2, r1
 8006962:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800696e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006972:	687a      	ldr	r2, [r7, #4]
 8006974:	6911      	ldr	r1, [r2, #16]
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	68d2      	ldr	r2, [r2, #12]
 800697a:	4311      	orrs	r1, r2
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	6812      	ldr	r2, [r2, #0]
 8006980:	430b      	orrs	r3, r1
 8006982:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	68db      	ldr	r3, [r3, #12]
 800698a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	695a      	ldr	r2, [r3, #20]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	699b      	ldr	r3, [r3, #24]
 8006996:	431a      	orrs	r2, r3
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	430a      	orrs	r2, r1
 800699e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f042 0201 	orr.w	r2, r2, #1
 80069ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2200      	movs	r2, #0
 80069b4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2220      	movs	r2, #32
 80069ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2200      	movs	r2, #0
 80069c2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2200      	movs	r2, #0
 80069c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80069cc:	2300      	movs	r3, #0
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	3710      	adds	r7, #16
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}
 80069d6:	bf00      	nop
 80069d8:	000186a0 	.word	0x000186a0
 80069dc:	001e847f 	.word	0x001e847f
 80069e0:	003d08ff 	.word	0x003d08ff
 80069e4:	431bde83 	.word	0x431bde83
 80069e8:	10624dd3 	.word	0x10624dd3

080069ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b086      	sub	sp, #24
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d101      	bne.n	80069fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	e25b      	b.n	8006eb6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f003 0301 	and.w	r3, r3, #1
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d075      	beq.n	8006af6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006a0a:	4ba3      	ldr	r3, [pc, #652]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	f003 030c 	and.w	r3, r3, #12
 8006a12:	2b04      	cmp	r3, #4
 8006a14:	d00c      	beq.n	8006a30 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006a16:	4ba0      	ldr	r3, [pc, #640]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006a1e:	2b08      	cmp	r3, #8
 8006a20:	d112      	bne.n	8006a48 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006a22:	4b9d      	ldr	r3, [pc, #628]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a2e:	d10b      	bne.n	8006a48 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a30:	4b99      	ldr	r3, [pc, #612]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d05b      	beq.n	8006af4 <HAL_RCC_OscConfig+0x108>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d157      	bne.n	8006af4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006a44:	2301      	movs	r3, #1
 8006a46:	e236      	b.n	8006eb6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a50:	d106      	bne.n	8006a60 <HAL_RCC_OscConfig+0x74>
 8006a52:	4b91      	ldr	r3, [pc, #580]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	4a90      	ldr	r2, [pc, #576]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006a58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a5c:	6013      	str	r3, [r2, #0]
 8006a5e:	e01d      	b.n	8006a9c <HAL_RCC_OscConfig+0xb0>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006a68:	d10c      	bne.n	8006a84 <HAL_RCC_OscConfig+0x98>
 8006a6a:	4b8b      	ldr	r3, [pc, #556]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a8a      	ldr	r2, [pc, #552]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006a70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006a74:	6013      	str	r3, [r2, #0]
 8006a76:	4b88      	ldr	r3, [pc, #544]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a87      	ldr	r2, [pc, #540]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006a7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a80:	6013      	str	r3, [r2, #0]
 8006a82:	e00b      	b.n	8006a9c <HAL_RCC_OscConfig+0xb0>
 8006a84:	4b84      	ldr	r3, [pc, #528]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a83      	ldr	r2, [pc, #524]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006a8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a8e:	6013      	str	r3, [r2, #0]
 8006a90:	4b81      	ldr	r3, [pc, #516]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a80      	ldr	r2, [pc, #512]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006a96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d013      	beq.n	8006acc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006aa4:	f7fe fcf4 	bl	8005490 <HAL_GetTick>
 8006aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006aaa:	e008      	b.n	8006abe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006aac:	f7fe fcf0 	bl	8005490 <HAL_GetTick>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	1ad3      	subs	r3, r2, r3
 8006ab6:	2b64      	cmp	r3, #100	; 0x64
 8006ab8:	d901      	bls.n	8006abe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006aba:	2303      	movs	r3, #3
 8006abc:	e1fb      	b.n	8006eb6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006abe:	4b76      	ldr	r3, [pc, #472]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d0f0      	beq.n	8006aac <HAL_RCC_OscConfig+0xc0>
 8006aca:	e014      	b.n	8006af6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006acc:	f7fe fce0 	bl	8005490 <HAL_GetTick>
 8006ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006ad2:	e008      	b.n	8006ae6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006ad4:	f7fe fcdc 	bl	8005490 <HAL_GetTick>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	693b      	ldr	r3, [r7, #16]
 8006adc:	1ad3      	subs	r3, r2, r3
 8006ade:	2b64      	cmp	r3, #100	; 0x64
 8006ae0:	d901      	bls.n	8006ae6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006ae2:	2303      	movs	r3, #3
 8006ae4:	e1e7      	b.n	8006eb6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006ae6:	4b6c      	ldr	r3, [pc, #432]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d1f0      	bne.n	8006ad4 <HAL_RCC_OscConfig+0xe8>
 8006af2:	e000      	b.n	8006af6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006af4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f003 0302 	and.w	r3, r3, #2
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d063      	beq.n	8006bca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006b02:	4b65      	ldr	r3, [pc, #404]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006b04:	689b      	ldr	r3, [r3, #8]
 8006b06:	f003 030c 	and.w	r3, r3, #12
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d00b      	beq.n	8006b26 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006b0e:	4b62      	ldr	r3, [pc, #392]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006b16:	2b08      	cmp	r3, #8
 8006b18:	d11c      	bne.n	8006b54 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006b1a:	4b5f      	ldr	r3, [pc, #380]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d116      	bne.n	8006b54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b26:	4b5c      	ldr	r3, [pc, #368]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f003 0302 	and.w	r3, r3, #2
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d005      	beq.n	8006b3e <HAL_RCC_OscConfig+0x152>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d001      	beq.n	8006b3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e1bb      	b.n	8006eb6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b3e:	4b56      	ldr	r3, [pc, #344]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	691b      	ldr	r3, [r3, #16]
 8006b4a:	00db      	lsls	r3, r3, #3
 8006b4c:	4952      	ldr	r1, [pc, #328]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b52:	e03a      	b.n	8006bca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d020      	beq.n	8006b9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006b5c:	4b4f      	ldr	r3, [pc, #316]	; (8006c9c <HAL_RCC_OscConfig+0x2b0>)
 8006b5e:	2201      	movs	r2, #1
 8006b60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b62:	f7fe fc95 	bl	8005490 <HAL_GetTick>
 8006b66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b68:	e008      	b.n	8006b7c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006b6a:	f7fe fc91 	bl	8005490 <HAL_GetTick>
 8006b6e:	4602      	mov	r2, r0
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	1ad3      	subs	r3, r2, r3
 8006b74:	2b02      	cmp	r3, #2
 8006b76:	d901      	bls.n	8006b7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006b78:	2303      	movs	r3, #3
 8006b7a:	e19c      	b.n	8006eb6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b7c:	4b46      	ldr	r3, [pc, #280]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f003 0302 	and.w	r3, r3, #2
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d0f0      	beq.n	8006b6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b88:	4b43      	ldr	r3, [pc, #268]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	691b      	ldr	r3, [r3, #16]
 8006b94:	00db      	lsls	r3, r3, #3
 8006b96:	4940      	ldr	r1, [pc, #256]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	600b      	str	r3, [r1, #0]
 8006b9c:	e015      	b.n	8006bca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b9e:	4b3f      	ldr	r3, [pc, #252]	; (8006c9c <HAL_RCC_OscConfig+0x2b0>)
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ba4:	f7fe fc74 	bl	8005490 <HAL_GetTick>
 8006ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006baa:	e008      	b.n	8006bbe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006bac:	f7fe fc70 	bl	8005490 <HAL_GetTick>
 8006bb0:	4602      	mov	r2, r0
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	1ad3      	subs	r3, r2, r3
 8006bb6:	2b02      	cmp	r3, #2
 8006bb8:	d901      	bls.n	8006bbe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006bba:	2303      	movs	r3, #3
 8006bbc:	e17b      	b.n	8006eb6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006bbe:	4b36      	ldr	r3, [pc, #216]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 0302 	and.w	r3, r3, #2
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d1f0      	bne.n	8006bac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f003 0308 	and.w	r3, r3, #8
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d030      	beq.n	8006c38 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	695b      	ldr	r3, [r3, #20]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d016      	beq.n	8006c0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006bde:	4b30      	ldr	r3, [pc, #192]	; (8006ca0 <HAL_RCC_OscConfig+0x2b4>)
 8006be0:	2201      	movs	r2, #1
 8006be2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006be4:	f7fe fc54 	bl	8005490 <HAL_GetTick>
 8006be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006bea:	e008      	b.n	8006bfe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006bec:	f7fe fc50 	bl	8005490 <HAL_GetTick>
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	1ad3      	subs	r3, r2, r3
 8006bf6:	2b02      	cmp	r3, #2
 8006bf8:	d901      	bls.n	8006bfe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006bfa:	2303      	movs	r3, #3
 8006bfc:	e15b      	b.n	8006eb6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006bfe:	4b26      	ldr	r3, [pc, #152]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006c00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c02:	f003 0302 	and.w	r3, r3, #2
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d0f0      	beq.n	8006bec <HAL_RCC_OscConfig+0x200>
 8006c0a:	e015      	b.n	8006c38 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006c0c:	4b24      	ldr	r3, [pc, #144]	; (8006ca0 <HAL_RCC_OscConfig+0x2b4>)
 8006c0e:	2200      	movs	r2, #0
 8006c10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c12:	f7fe fc3d 	bl	8005490 <HAL_GetTick>
 8006c16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c18:	e008      	b.n	8006c2c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006c1a:	f7fe fc39 	bl	8005490 <HAL_GetTick>
 8006c1e:	4602      	mov	r2, r0
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	1ad3      	subs	r3, r2, r3
 8006c24:	2b02      	cmp	r3, #2
 8006c26:	d901      	bls.n	8006c2c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006c28:	2303      	movs	r3, #3
 8006c2a:	e144      	b.n	8006eb6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c2c:	4b1a      	ldr	r3, [pc, #104]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006c2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c30:	f003 0302 	and.w	r3, r3, #2
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d1f0      	bne.n	8006c1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f003 0304 	and.w	r3, r3, #4
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	f000 80a0 	beq.w	8006d86 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006c46:	2300      	movs	r3, #0
 8006c48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006c4a:	4b13      	ldr	r3, [pc, #76]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d10f      	bne.n	8006c76 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c56:	2300      	movs	r3, #0
 8006c58:	60bb      	str	r3, [r7, #8]
 8006c5a:	4b0f      	ldr	r3, [pc, #60]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c5e:	4a0e      	ldr	r2, [pc, #56]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006c60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c64:	6413      	str	r3, [r2, #64]	; 0x40
 8006c66:	4b0c      	ldr	r3, [pc, #48]	; (8006c98 <HAL_RCC_OscConfig+0x2ac>)
 8006c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c6e:	60bb      	str	r3, [r7, #8]
 8006c70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006c72:	2301      	movs	r3, #1
 8006c74:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c76:	4b0b      	ldr	r3, [pc, #44]	; (8006ca4 <HAL_RCC_OscConfig+0x2b8>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d121      	bne.n	8006cc6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006c82:	4b08      	ldr	r3, [pc, #32]	; (8006ca4 <HAL_RCC_OscConfig+0x2b8>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4a07      	ldr	r2, [pc, #28]	; (8006ca4 <HAL_RCC_OscConfig+0x2b8>)
 8006c88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c8e:	f7fe fbff 	bl	8005490 <HAL_GetTick>
 8006c92:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c94:	e011      	b.n	8006cba <HAL_RCC_OscConfig+0x2ce>
 8006c96:	bf00      	nop
 8006c98:	40023800 	.word	0x40023800
 8006c9c:	42470000 	.word	0x42470000
 8006ca0:	42470e80 	.word	0x42470e80
 8006ca4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ca8:	f7fe fbf2 	bl	8005490 <HAL_GetTick>
 8006cac:	4602      	mov	r2, r0
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	1ad3      	subs	r3, r2, r3
 8006cb2:	2b02      	cmp	r3, #2
 8006cb4:	d901      	bls.n	8006cba <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006cb6:	2303      	movs	r3, #3
 8006cb8:	e0fd      	b.n	8006eb6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006cba:	4b81      	ldr	r3, [pc, #516]	; (8006ec0 <HAL_RCC_OscConfig+0x4d4>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d0f0      	beq.n	8006ca8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	2b01      	cmp	r3, #1
 8006ccc:	d106      	bne.n	8006cdc <HAL_RCC_OscConfig+0x2f0>
 8006cce:	4b7d      	ldr	r3, [pc, #500]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006cd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cd2:	4a7c      	ldr	r2, [pc, #496]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006cd4:	f043 0301 	orr.w	r3, r3, #1
 8006cd8:	6713      	str	r3, [r2, #112]	; 0x70
 8006cda:	e01c      	b.n	8006d16 <HAL_RCC_OscConfig+0x32a>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	689b      	ldr	r3, [r3, #8]
 8006ce0:	2b05      	cmp	r3, #5
 8006ce2:	d10c      	bne.n	8006cfe <HAL_RCC_OscConfig+0x312>
 8006ce4:	4b77      	ldr	r3, [pc, #476]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006ce6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ce8:	4a76      	ldr	r2, [pc, #472]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006cea:	f043 0304 	orr.w	r3, r3, #4
 8006cee:	6713      	str	r3, [r2, #112]	; 0x70
 8006cf0:	4b74      	ldr	r3, [pc, #464]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006cf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cf4:	4a73      	ldr	r2, [pc, #460]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006cf6:	f043 0301 	orr.w	r3, r3, #1
 8006cfa:	6713      	str	r3, [r2, #112]	; 0x70
 8006cfc:	e00b      	b.n	8006d16 <HAL_RCC_OscConfig+0x32a>
 8006cfe:	4b71      	ldr	r3, [pc, #452]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006d00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d02:	4a70      	ldr	r2, [pc, #448]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006d04:	f023 0301 	bic.w	r3, r3, #1
 8006d08:	6713      	str	r3, [r2, #112]	; 0x70
 8006d0a:	4b6e      	ldr	r3, [pc, #440]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d0e:	4a6d      	ldr	r2, [pc, #436]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006d10:	f023 0304 	bic.w	r3, r3, #4
 8006d14:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	689b      	ldr	r3, [r3, #8]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d015      	beq.n	8006d4a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d1e:	f7fe fbb7 	bl	8005490 <HAL_GetTick>
 8006d22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d24:	e00a      	b.n	8006d3c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d26:	f7fe fbb3 	bl	8005490 <HAL_GetTick>
 8006d2a:	4602      	mov	r2, r0
 8006d2c:	693b      	ldr	r3, [r7, #16]
 8006d2e:	1ad3      	subs	r3, r2, r3
 8006d30:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d901      	bls.n	8006d3c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006d38:	2303      	movs	r3, #3
 8006d3a:	e0bc      	b.n	8006eb6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d3c:	4b61      	ldr	r3, [pc, #388]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006d3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d40:	f003 0302 	and.w	r3, r3, #2
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d0ee      	beq.n	8006d26 <HAL_RCC_OscConfig+0x33a>
 8006d48:	e014      	b.n	8006d74 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d4a:	f7fe fba1 	bl	8005490 <HAL_GetTick>
 8006d4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d50:	e00a      	b.n	8006d68 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d52:	f7fe fb9d 	bl	8005490 <HAL_GetTick>
 8006d56:	4602      	mov	r2, r0
 8006d58:	693b      	ldr	r3, [r7, #16]
 8006d5a:	1ad3      	subs	r3, r2, r3
 8006d5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d901      	bls.n	8006d68 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006d64:	2303      	movs	r3, #3
 8006d66:	e0a6      	b.n	8006eb6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d68:	4b56      	ldr	r3, [pc, #344]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d6c:	f003 0302 	and.w	r3, r3, #2
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d1ee      	bne.n	8006d52 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006d74:	7dfb      	ldrb	r3, [r7, #23]
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d105      	bne.n	8006d86 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d7a:	4b52      	ldr	r3, [pc, #328]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d7e:	4a51      	ldr	r2, [pc, #324]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006d80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006d84:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	699b      	ldr	r3, [r3, #24]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	f000 8092 	beq.w	8006eb4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006d90:	4b4c      	ldr	r3, [pc, #304]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	f003 030c 	and.w	r3, r3, #12
 8006d98:	2b08      	cmp	r3, #8
 8006d9a:	d05c      	beq.n	8006e56 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	699b      	ldr	r3, [r3, #24]
 8006da0:	2b02      	cmp	r3, #2
 8006da2:	d141      	bne.n	8006e28 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006da4:	4b48      	ldr	r3, [pc, #288]	; (8006ec8 <HAL_RCC_OscConfig+0x4dc>)
 8006da6:	2200      	movs	r2, #0
 8006da8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006daa:	f7fe fb71 	bl	8005490 <HAL_GetTick>
 8006dae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006db0:	e008      	b.n	8006dc4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006db2:	f7fe fb6d 	bl	8005490 <HAL_GetTick>
 8006db6:	4602      	mov	r2, r0
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	1ad3      	subs	r3, r2, r3
 8006dbc:	2b02      	cmp	r3, #2
 8006dbe:	d901      	bls.n	8006dc4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006dc0:	2303      	movs	r3, #3
 8006dc2:	e078      	b.n	8006eb6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006dc4:	4b3f      	ldr	r3, [pc, #252]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d1f0      	bne.n	8006db2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	69da      	ldr	r2, [r3, #28]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6a1b      	ldr	r3, [r3, #32]
 8006dd8:	431a      	orrs	r2, r3
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dde:	019b      	lsls	r3, r3, #6
 8006de0:	431a      	orrs	r2, r3
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006de6:	085b      	lsrs	r3, r3, #1
 8006de8:	3b01      	subs	r3, #1
 8006dea:	041b      	lsls	r3, r3, #16
 8006dec:	431a      	orrs	r2, r3
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006df2:	061b      	lsls	r3, r3, #24
 8006df4:	4933      	ldr	r1, [pc, #204]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006df6:	4313      	orrs	r3, r2
 8006df8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006dfa:	4b33      	ldr	r3, [pc, #204]	; (8006ec8 <HAL_RCC_OscConfig+0x4dc>)
 8006dfc:	2201      	movs	r2, #1
 8006dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e00:	f7fe fb46 	bl	8005490 <HAL_GetTick>
 8006e04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e06:	e008      	b.n	8006e1a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e08:	f7fe fb42 	bl	8005490 <HAL_GetTick>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	1ad3      	subs	r3, r2, r3
 8006e12:	2b02      	cmp	r3, #2
 8006e14:	d901      	bls.n	8006e1a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006e16:	2303      	movs	r3, #3
 8006e18:	e04d      	b.n	8006eb6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e1a:	4b2a      	ldr	r3, [pc, #168]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d0f0      	beq.n	8006e08 <HAL_RCC_OscConfig+0x41c>
 8006e26:	e045      	b.n	8006eb4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e28:	4b27      	ldr	r3, [pc, #156]	; (8006ec8 <HAL_RCC_OscConfig+0x4dc>)
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e2e:	f7fe fb2f 	bl	8005490 <HAL_GetTick>
 8006e32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e34:	e008      	b.n	8006e48 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e36:	f7fe fb2b 	bl	8005490 <HAL_GetTick>
 8006e3a:	4602      	mov	r2, r0
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	1ad3      	subs	r3, r2, r3
 8006e40:	2b02      	cmp	r3, #2
 8006e42:	d901      	bls.n	8006e48 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006e44:	2303      	movs	r3, #3
 8006e46:	e036      	b.n	8006eb6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e48:	4b1e      	ldr	r3, [pc, #120]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d1f0      	bne.n	8006e36 <HAL_RCC_OscConfig+0x44a>
 8006e54:	e02e      	b.n	8006eb4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	699b      	ldr	r3, [r3, #24]
 8006e5a:	2b01      	cmp	r3, #1
 8006e5c:	d101      	bne.n	8006e62 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	e029      	b.n	8006eb6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006e62:	4b18      	ldr	r3, [pc, #96]	; (8006ec4 <HAL_RCC_OscConfig+0x4d8>)
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	69db      	ldr	r3, [r3, #28]
 8006e72:	429a      	cmp	r2, r3
 8006e74:	d11c      	bne.n	8006eb0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e80:	429a      	cmp	r2, r3
 8006e82:	d115      	bne.n	8006eb0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006e84:	68fa      	ldr	r2, [r7, #12]
 8006e86:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006e8a:	4013      	ands	r3, r2
 8006e8c:	687a      	ldr	r2, [r7, #4]
 8006e8e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d10d      	bne.n	8006eb0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006e9e:	429a      	cmp	r2, r3
 8006ea0:	d106      	bne.n	8006eb0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006eac:	429a      	cmp	r2, r3
 8006eae:	d001      	beq.n	8006eb4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e000      	b.n	8006eb6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8006eb4:	2300      	movs	r3, #0
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3718      	adds	r7, #24
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}
 8006ebe:	bf00      	nop
 8006ec0:	40007000 	.word	0x40007000
 8006ec4:	40023800 	.word	0x40023800
 8006ec8:	42470060 	.word	0x42470060

08006ecc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b084      	sub	sp, #16
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
 8006ed4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d101      	bne.n	8006ee0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006edc:	2301      	movs	r3, #1
 8006ede:	e0cc      	b.n	800707a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006ee0:	4b68      	ldr	r3, [pc, #416]	; (8007084 <HAL_RCC_ClockConfig+0x1b8>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f003 030f 	and.w	r3, r3, #15
 8006ee8:	683a      	ldr	r2, [r7, #0]
 8006eea:	429a      	cmp	r2, r3
 8006eec:	d90c      	bls.n	8006f08 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006eee:	4b65      	ldr	r3, [pc, #404]	; (8007084 <HAL_RCC_ClockConfig+0x1b8>)
 8006ef0:	683a      	ldr	r2, [r7, #0]
 8006ef2:	b2d2      	uxtb	r2, r2
 8006ef4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ef6:	4b63      	ldr	r3, [pc, #396]	; (8007084 <HAL_RCC_ClockConfig+0x1b8>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f003 030f 	and.w	r3, r3, #15
 8006efe:	683a      	ldr	r2, [r7, #0]
 8006f00:	429a      	cmp	r2, r3
 8006f02:	d001      	beq.n	8006f08 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	e0b8      	b.n	800707a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f003 0302 	and.w	r3, r3, #2
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d020      	beq.n	8006f56 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f003 0304 	and.w	r3, r3, #4
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d005      	beq.n	8006f2c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006f20:	4b59      	ldr	r3, [pc, #356]	; (8007088 <HAL_RCC_ClockConfig+0x1bc>)
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	4a58      	ldr	r2, [pc, #352]	; (8007088 <HAL_RCC_ClockConfig+0x1bc>)
 8006f26:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006f2a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f003 0308 	and.w	r3, r3, #8
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d005      	beq.n	8006f44 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006f38:	4b53      	ldr	r3, [pc, #332]	; (8007088 <HAL_RCC_ClockConfig+0x1bc>)
 8006f3a:	689b      	ldr	r3, [r3, #8]
 8006f3c:	4a52      	ldr	r2, [pc, #328]	; (8007088 <HAL_RCC_ClockConfig+0x1bc>)
 8006f3e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006f42:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f44:	4b50      	ldr	r3, [pc, #320]	; (8007088 <HAL_RCC_ClockConfig+0x1bc>)
 8006f46:	689b      	ldr	r3, [r3, #8]
 8006f48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	689b      	ldr	r3, [r3, #8]
 8006f50:	494d      	ldr	r1, [pc, #308]	; (8007088 <HAL_RCC_ClockConfig+0x1bc>)
 8006f52:	4313      	orrs	r3, r2
 8006f54:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f003 0301 	and.w	r3, r3, #1
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d044      	beq.n	8006fec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	2b01      	cmp	r3, #1
 8006f68:	d107      	bne.n	8006f7a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f6a:	4b47      	ldr	r3, [pc, #284]	; (8007088 <HAL_RCC_ClockConfig+0x1bc>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d119      	bne.n	8006faa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f76:	2301      	movs	r3, #1
 8006f78:	e07f      	b.n	800707a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	685b      	ldr	r3, [r3, #4]
 8006f7e:	2b02      	cmp	r3, #2
 8006f80:	d003      	beq.n	8006f8a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f86:	2b03      	cmp	r3, #3
 8006f88:	d107      	bne.n	8006f9a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f8a:	4b3f      	ldr	r3, [pc, #252]	; (8007088 <HAL_RCC_ClockConfig+0x1bc>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d109      	bne.n	8006faa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f96:	2301      	movs	r3, #1
 8006f98:	e06f      	b.n	800707a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f9a:	4b3b      	ldr	r3, [pc, #236]	; (8007088 <HAL_RCC_ClockConfig+0x1bc>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 0302 	and.w	r3, r3, #2
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d101      	bne.n	8006faa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	e067      	b.n	800707a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006faa:	4b37      	ldr	r3, [pc, #220]	; (8007088 <HAL_RCC_ClockConfig+0x1bc>)
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	f023 0203 	bic.w	r2, r3, #3
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	4934      	ldr	r1, [pc, #208]	; (8007088 <HAL_RCC_ClockConfig+0x1bc>)
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006fbc:	f7fe fa68 	bl	8005490 <HAL_GetTick>
 8006fc0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fc2:	e00a      	b.n	8006fda <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006fc4:	f7fe fa64 	bl	8005490 <HAL_GetTick>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	1ad3      	subs	r3, r2, r3
 8006fce:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d901      	bls.n	8006fda <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006fd6:	2303      	movs	r3, #3
 8006fd8:	e04f      	b.n	800707a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fda:	4b2b      	ldr	r3, [pc, #172]	; (8007088 <HAL_RCC_ClockConfig+0x1bc>)
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	f003 020c 	and.w	r2, r3, #12
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	685b      	ldr	r3, [r3, #4]
 8006fe6:	009b      	lsls	r3, r3, #2
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d1eb      	bne.n	8006fc4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006fec:	4b25      	ldr	r3, [pc, #148]	; (8007084 <HAL_RCC_ClockConfig+0x1b8>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f003 030f 	and.w	r3, r3, #15
 8006ff4:	683a      	ldr	r2, [r7, #0]
 8006ff6:	429a      	cmp	r2, r3
 8006ff8:	d20c      	bcs.n	8007014 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ffa:	4b22      	ldr	r3, [pc, #136]	; (8007084 <HAL_RCC_ClockConfig+0x1b8>)
 8006ffc:	683a      	ldr	r2, [r7, #0]
 8006ffe:	b2d2      	uxtb	r2, r2
 8007000:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007002:	4b20      	ldr	r3, [pc, #128]	; (8007084 <HAL_RCC_ClockConfig+0x1b8>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f003 030f 	and.w	r3, r3, #15
 800700a:	683a      	ldr	r2, [r7, #0]
 800700c:	429a      	cmp	r2, r3
 800700e:	d001      	beq.n	8007014 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007010:	2301      	movs	r3, #1
 8007012:	e032      	b.n	800707a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f003 0304 	and.w	r3, r3, #4
 800701c:	2b00      	cmp	r3, #0
 800701e:	d008      	beq.n	8007032 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007020:	4b19      	ldr	r3, [pc, #100]	; (8007088 <HAL_RCC_ClockConfig+0x1bc>)
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	68db      	ldr	r3, [r3, #12]
 800702c:	4916      	ldr	r1, [pc, #88]	; (8007088 <HAL_RCC_ClockConfig+0x1bc>)
 800702e:	4313      	orrs	r3, r2
 8007030:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 0308 	and.w	r3, r3, #8
 800703a:	2b00      	cmp	r3, #0
 800703c:	d009      	beq.n	8007052 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800703e:	4b12      	ldr	r3, [pc, #72]	; (8007088 <HAL_RCC_ClockConfig+0x1bc>)
 8007040:	689b      	ldr	r3, [r3, #8]
 8007042:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	691b      	ldr	r3, [r3, #16]
 800704a:	00db      	lsls	r3, r3, #3
 800704c:	490e      	ldr	r1, [pc, #56]	; (8007088 <HAL_RCC_ClockConfig+0x1bc>)
 800704e:	4313      	orrs	r3, r2
 8007050:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007052:	f000 f821 	bl	8007098 <HAL_RCC_GetSysClockFreq>
 8007056:	4601      	mov	r1, r0
 8007058:	4b0b      	ldr	r3, [pc, #44]	; (8007088 <HAL_RCC_ClockConfig+0x1bc>)
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	091b      	lsrs	r3, r3, #4
 800705e:	f003 030f 	and.w	r3, r3, #15
 8007062:	4a0a      	ldr	r2, [pc, #40]	; (800708c <HAL_RCC_ClockConfig+0x1c0>)
 8007064:	5cd3      	ldrb	r3, [r2, r3]
 8007066:	fa21 f303 	lsr.w	r3, r1, r3
 800706a:	4a09      	ldr	r2, [pc, #36]	; (8007090 <HAL_RCC_ClockConfig+0x1c4>)
 800706c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800706e:	4b09      	ldr	r3, [pc, #36]	; (8007094 <HAL_RCC_ClockConfig+0x1c8>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4618      	mov	r0, r3
 8007074:	f7fe f9c8 	bl	8005408 <HAL_InitTick>

  return HAL_OK;
 8007078:	2300      	movs	r3, #0
}
 800707a:	4618      	mov	r0, r3
 800707c:	3710      	adds	r7, #16
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}
 8007082:	bf00      	nop
 8007084:	40023c00 	.word	0x40023c00
 8007088:	40023800 	.word	0x40023800
 800708c:	0800d0f8 	.word	0x0800d0f8
 8007090:	20000004 	.word	0x20000004
 8007094:	20000008 	.word	0x20000008

08007098 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007098:	b5f0      	push	{r4, r5, r6, r7, lr}
 800709a:	b085      	sub	sp, #20
 800709c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800709e:	2300      	movs	r3, #0
 80070a0:	607b      	str	r3, [r7, #4]
 80070a2:	2300      	movs	r3, #0
 80070a4:	60fb      	str	r3, [r7, #12]
 80070a6:	2300      	movs	r3, #0
 80070a8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80070aa:	2300      	movs	r3, #0
 80070ac:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80070ae:	4b50      	ldr	r3, [pc, #320]	; (80071f0 <HAL_RCC_GetSysClockFreq+0x158>)
 80070b0:	689b      	ldr	r3, [r3, #8]
 80070b2:	f003 030c 	and.w	r3, r3, #12
 80070b6:	2b04      	cmp	r3, #4
 80070b8:	d007      	beq.n	80070ca <HAL_RCC_GetSysClockFreq+0x32>
 80070ba:	2b08      	cmp	r3, #8
 80070bc:	d008      	beq.n	80070d0 <HAL_RCC_GetSysClockFreq+0x38>
 80070be:	2b00      	cmp	r3, #0
 80070c0:	f040 808d 	bne.w	80071de <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80070c4:	4b4b      	ldr	r3, [pc, #300]	; (80071f4 <HAL_RCC_GetSysClockFreq+0x15c>)
 80070c6:	60bb      	str	r3, [r7, #8]
       break;
 80070c8:	e08c      	b.n	80071e4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80070ca:	4b4b      	ldr	r3, [pc, #300]	; (80071f8 <HAL_RCC_GetSysClockFreq+0x160>)
 80070cc:	60bb      	str	r3, [r7, #8]
      break;
 80070ce:	e089      	b.n	80071e4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80070d0:	4b47      	ldr	r3, [pc, #284]	; (80071f0 <HAL_RCC_GetSysClockFreq+0x158>)
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80070d8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80070da:	4b45      	ldr	r3, [pc, #276]	; (80071f0 <HAL_RCC_GetSysClockFreq+0x158>)
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d023      	beq.n	800712e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80070e6:	4b42      	ldr	r3, [pc, #264]	; (80071f0 <HAL_RCC_GetSysClockFreq+0x158>)
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	099b      	lsrs	r3, r3, #6
 80070ec:	f04f 0400 	mov.w	r4, #0
 80070f0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80070f4:	f04f 0200 	mov.w	r2, #0
 80070f8:	ea03 0501 	and.w	r5, r3, r1
 80070fc:	ea04 0602 	and.w	r6, r4, r2
 8007100:	4a3d      	ldr	r2, [pc, #244]	; (80071f8 <HAL_RCC_GetSysClockFreq+0x160>)
 8007102:	fb02 f106 	mul.w	r1, r2, r6
 8007106:	2200      	movs	r2, #0
 8007108:	fb02 f205 	mul.w	r2, r2, r5
 800710c:	440a      	add	r2, r1
 800710e:	493a      	ldr	r1, [pc, #232]	; (80071f8 <HAL_RCC_GetSysClockFreq+0x160>)
 8007110:	fba5 0101 	umull	r0, r1, r5, r1
 8007114:	1853      	adds	r3, r2, r1
 8007116:	4619      	mov	r1, r3
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	f04f 0400 	mov.w	r4, #0
 800711e:	461a      	mov	r2, r3
 8007120:	4623      	mov	r3, r4
 8007122:	f7f9 fd99 	bl	8000c58 <__aeabi_uldivmod>
 8007126:	4603      	mov	r3, r0
 8007128:	460c      	mov	r4, r1
 800712a:	60fb      	str	r3, [r7, #12]
 800712c:	e049      	b.n	80071c2 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800712e:	4b30      	ldr	r3, [pc, #192]	; (80071f0 <HAL_RCC_GetSysClockFreq+0x158>)
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	099b      	lsrs	r3, r3, #6
 8007134:	f04f 0400 	mov.w	r4, #0
 8007138:	f240 11ff 	movw	r1, #511	; 0x1ff
 800713c:	f04f 0200 	mov.w	r2, #0
 8007140:	ea03 0501 	and.w	r5, r3, r1
 8007144:	ea04 0602 	and.w	r6, r4, r2
 8007148:	4629      	mov	r1, r5
 800714a:	4632      	mov	r2, r6
 800714c:	f04f 0300 	mov.w	r3, #0
 8007150:	f04f 0400 	mov.w	r4, #0
 8007154:	0154      	lsls	r4, r2, #5
 8007156:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800715a:	014b      	lsls	r3, r1, #5
 800715c:	4619      	mov	r1, r3
 800715e:	4622      	mov	r2, r4
 8007160:	1b49      	subs	r1, r1, r5
 8007162:	eb62 0206 	sbc.w	r2, r2, r6
 8007166:	f04f 0300 	mov.w	r3, #0
 800716a:	f04f 0400 	mov.w	r4, #0
 800716e:	0194      	lsls	r4, r2, #6
 8007170:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007174:	018b      	lsls	r3, r1, #6
 8007176:	1a5b      	subs	r3, r3, r1
 8007178:	eb64 0402 	sbc.w	r4, r4, r2
 800717c:	f04f 0100 	mov.w	r1, #0
 8007180:	f04f 0200 	mov.w	r2, #0
 8007184:	00e2      	lsls	r2, r4, #3
 8007186:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800718a:	00d9      	lsls	r1, r3, #3
 800718c:	460b      	mov	r3, r1
 800718e:	4614      	mov	r4, r2
 8007190:	195b      	adds	r3, r3, r5
 8007192:	eb44 0406 	adc.w	r4, r4, r6
 8007196:	f04f 0100 	mov.w	r1, #0
 800719a:	f04f 0200 	mov.w	r2, #0
 800719e:	02a2      	lsls	r2, r4, #10
 80071a0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80071a4:	0299      	lsls	r1, r3, #10
 80071a6:	460b      	mov	r3, r1
 80071a8:	4614      	mov	r4, r2
 80071aa:	4618      	mov	r0, r3
 80071ac:	4621      	mov	r1, r4
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	f04f 0400 	mov.w	r4, #0
 80071b4:	461a      	mov	r2, r3
 80071b6:	4623      	mov	r3, r4
 80071b8:	f7f9 fd4e 	bl	8000c58 <__aeabi_uldivmod>
 80071bc:	4603      	mov	r3, r0
 80071be:	460c      	mov	r4, r1
 80071c0:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80071c2:	4b0b      	ldr	r3, [pc, #44]	; (80071f0 <HAL_RCC_GetSysClockFreq+0x158>)
 80071c4:	685b      	ldr	r3, [r3, #4]
 80071c6:	0c1b      	lsrs	r3, r3, #16
 80071c8:	f003 0303 	and.w	r3, r3, #3
 80071cc:	3301      	adds	r3, #1
 80071ce:	005b      	lsls	r3, r3, #1
 80071d0:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80071d2:	68fa      	ldr	r2, [r7, #12]
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80071da:	60bb      	str	r3, [r7, #8]
      break;
 80071dc:	e002      	b.n	80071e4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80071de:	4b05      	ldr	r3, [pc, #20]	; (80071f4 <HAL_RCC_GetSysClockFreq+0x15c>)
 80071e0:	60bb      	str	r3, [r7, #8]
      break;
 80071e2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80071e4:	68bb      	ldr	r3, [r7, #8]
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3714      	adds	r7, #20
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071ee:	bf00      	nop
 80071f0:	40023800 	.word	0x40023800
 80071f4:	00f42400 	.word	0x00f42400
 80071f8:	017d7840 	.word	0x017d7840

080071fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80071fc:	b480      	push	{r7}
 80071fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007200:	4b03      	ldr	r3, [pc, #12]	; (8007210 <HAL_RCC_GetHCLKFreq+0x14>)
 8007202:	681b      	ldr	r3, [r3, #0]
}
 8007204:	4618      	mov	r0, r3
 8007206:	46bd      	mov	sp, r7
 8007208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720c:	4770      	bx	lr
 800720e:	bf00      	nop
 8007210:	20000004 	.word	0x20000004

08007214 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007218:	f7ff fff0 	bl	80071fc <HAL_RCC_GetHCLKFreq>
 800721c:	4601      	mov	r1, r0
 800721e:	4b05      	ldr	r3, [pc, #20]	; (8007234 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007220:	689b      	ldr	r3, [r3, #8]
 8007222:	0a9b      	lsrs	r3, r3, #10
 8007224:	f003 0307 	and.w	r3, r3, #7
 8007228:	4a03      	ldr	r2, [pc, #12]	; (8007238 <HAL_RCC_GetPCLK1Freq+0x24>)
 800722a:	5cd3      	ldrb	r3, [r2, r3]
 800722c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007230:	4618      	mov	r0, r3
 8007232:	bd80      	pop	{r7, pc}
 8007234:	40023800 	.word	0x40023800
 8007238:	0800d108 	.word	0x0800d108

0800723c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007240:	f7ff ffdc 	bl	80071fc <HAL_RCC_GetHCLKFreq>
 8007244:	4601      	mov	r1, r0
 8007246:	4b05      	ldr	r3, [pc, #20]	; (800725c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007248:	689b      	ldr	r3, [r3, #8]
 800724a:	0b5b      	lsrs	r3, r3, #13
 800724c:	f003 0307 	and.w	r3, r3, #7
 8007250:	4a03      	ldr	r2, [pc, #12]	; (8007260 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007252:	5cd3      	ldrb	r3, [r2, r3]
 8007254:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007258:	4618      	mov	r0, r3
 800725a:	bd80      	pop	{r7, pc}
 800725c:	40023800 	.word	0x40023800
 8007260:	0800d108 	.word	0x0800d108

08007264 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b082      	sub	sp, #8
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d101      	bne.n	8007276 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007272:	2301      	movs	r3, #1
 8007274:	e056      	b.n	8007324 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2200      	movs	r2, #0
 800727a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007282:	b2db      	uxtb	r3, r3
 8007284:	2b00      	cmp	r3, #0
 8007286:	d106      	bne.n	8007296 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2200      	movs	r2, #0
 800728c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f7fc faa7 	bl	80037e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2202      	movs	r2, #2
 800729a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	681a      	ldr	r2, [r3, #0]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072ac:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	685a      	ldr	r2, [r3, #4]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	689b      	ldr	r3, [r3, #8]
 80072b6:	431a      	orrs	r2, r3
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	68db      	ldr	r3, [r3, #12]
 80072bc:	431a      	orrs	r2, r3
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	691b      	ldr	r3, [r3, #16]
 80072c2:	431a      	orrs	r2, r3
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	695b      	ldr	r3, [r3, #20]
 80072c8:	431a      	orrs	r2, r3
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	699b      	ldr	r3, [r3, #24]
 80072ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80072d2:	431a      	orrs	r2, r3
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	69db      	ldr	r3, [r3, #28]
 80072d8:	431a      	orrs	r2, r3
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6a1b      	ldr	r3, [r3, #32]
 80072de:	ea42 0103 	orr.w	r1, r2, r3
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	430a      	orrs	r2, r1
 80072ec:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	699b      	ldr	r3, [r3, #24]
 80072f2:	0c1b      	lsrs	r3, r3, #16
 80072f4:	f003 0104 	and.w	r1, r3, #4
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	430a      	orrs	r2, r1
 8007302:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	69da      	ldr	r2, [r3, #28]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007312:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2200      	movs	r2, #0
 8007318:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2201      	movs	r2, #1
 800731e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007322:	2300      	movs	r3, #0
}
 8007324:	4618      	mov	r0, r3
 8007326:	3708      	adds	r7, #8
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}

0800732c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b088      	sub	sp, #32
 8007330:	af00      	add	r7, sp, #0
 8007332:	60f8      	str	r0, [r7, #12]
 8007334:	60b9      	str	r1, [r7, #8]
 8007336:	603b      	str	r3, [r7, #0]
 8007338:	4613      	mov	r3, r2
 800733a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800733c:	2300      	movs	r3, #0
 800733e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007346:	2b01      	cmp	r3, #1
 8007348:	d101      	bne.n	800734e <HAL_SPI_Transmit+0x22>
 800734a:	2302      	movs	r3, #2
 800734c:	e11e      	b.n	800758c <HAL_SPI_Transmit+0x260>
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	2201      	movs	r2, #1
 8007352:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007356:	f7fe f89b 	bl	8005490 <HAL_GetTick>
 800735a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800735c:	88fb      	ldrh	r3, [r7, #6]
 800735e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007366:	b2db      	uxtb	r3, r3
 8007368:	2b01      	cmp	r3, #1
 800736a:	d002      	beq.n	8007372 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800736c:	2302      	movs	r3, #2
 800736e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007370:	e103      	b.n	800757a <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d002      	beq.n	800737e <HAL_SPI_Transmit+0x52>
 8007378:	88fb      	ldrh	r3, [r7, #6]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d102      	bne.n	8007384 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007382:	e0fa      	b.n	800757a <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	2203      	movs	r2, #3
 8007388:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2200      	movs	r2, #0
 8007390:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	68ba      	ldr	r2, [r7, #8]
 8007396:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	88fa      	ldrh	r2, [r7, #6]
 800739c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	88fa      	ldrh	r2, [r7, #6]
 80073a2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2200      	movs	r2, #0
 80073a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2200      	movs	r2, #0
 80073ae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	2200      	movs	r2, #0
 80073b4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2200      	movs	r2, #0
 80073ba:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2200      	movs	r2, #0
 80073c0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	689b      	ldr	r3, [r3, #8]
 80073c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073ca:	d107      	bne.n	80073dc <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	681a      	ldr	r2, [r3, #0]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80073da:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073e6:	2b40      	cmp	r3, #64	; 0x40
 80073e8:	d007      	beq.n	80073fa <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80073f8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	68db      	ldr	r3, [r3, #12]
 80073fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007402:	d14b      	bne.n	800749c <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d002      	beq.n	8007412 <HAL_SPI_Transmit+0xe6>
 800740c:	8afb      	ldrh	r3, [r7, #22]
 800740e:	2b01      	cmp	r3, #1
 8007410:	d13e      	bne.n	8007490 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007416:	881a      	ldrh	r2, [r3, #0]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007422:	1c9a      	adds	r2, r3, #2
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800742c:	b29b      	uxth	r3, r3
 800742e:	3b01      	subs	r3, #1
 8007430:	b29a      	uxth	r2, r3
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007436:	e02b      	b.n	8007490 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	f003 0302 	and.w	r3, r3, #2
 8007442:	2b02      	cmp	r3, #2
 8007444:	d112      	bne.n	800746c <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800744a:	881a      	ldrh	r2, [r3, #0]
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007456:	1c9a      	adds	r2, r3, #2
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007460:	b29b      	uxth	r3, r3
 8007462:	3b01      	subs	r3, #1
 8007464:	b29a      	uxth	r2, r3
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	86da      	strh	r2, [r3, #54]	; 0x36
 800746a:	e011      	b.n	8007490 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800746c:	f7fe f810 	bl	8005490 <HAL_GetTick>
 8007470:	4602      	mov	r2, r0
 8007472:	69bb      	ldr	r3, [r7, #24]
 8007474:	1ad3      	subs	r3, r2, r3
 8007476:	683a      	ldr	r2, [r7, #0]
 8007478:	429a      	cmp	r2, r3
 800747a:	d803      	bhi.n	8007484 <HAL_SPI_Transmit+0x158>
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007482:	d102      	bne.n	800748a <HAL_SPI_Transmit+0x15e>
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d102      	bne.n	8007490 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800748a:	2303      	movs	r3, #3
 800748c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800748e:	e074      	b.n	800757a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007494:	b29b      	uxth	r3, r3
 8007496:	2b00      	cmp	r3, #0
 8007498:	d1ce      	bne.n	8007438 <HAL_SPI_Transmit+0x10c>
 800749a:	e04c      	b.n	8007536 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d002      	beq.n	80074aa <HAL_SPI_Transmit+0x17e>
 80074a4:	8afb      	ldrh	r3, [r7, #22]
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d140      	bne.n	800752c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	330c      	adds	r3, #12
 80074b4:	7812      	ldrb	r2, [r2, #0]
 80074b6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074bc:	1c5a      	adds	r2, r3, #1
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	3b01      	subs	r3, #1
 80074ca:	b29a      	uxth	r2, r3
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80074d0:	e02c      	b.n	800752c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	f003 0302 	and.w	r3, r3, #2
 80074dc:	2b02      	cmp	r3, #2
 80074de:	d113      	bne.n	8007508 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	330c      	adds	r3, #12
 80074ea:	7812      	ldrb	r2, [r2, #0]
 80074ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074f2:	1c5a      	adds	r2, r3, #1
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074fc:	b29b      	uxth	r3, r3
 80074fe:	3b01      	subs	r3, #1
 8007500:	b29a      	uxth	r2, r3
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	86da      	strh	r2, [r3, #54]	; 0x36
 8007506:	e011      	b.n	800752c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007508:	f7fd ffc2 	bl	8005490 <HAL_GetTick>
 800750c:	4602      	mov	r2, r0
 800750e:	69bb      	ldr	r3, [r7, #24]
 8007510:	1ad3      	subs	r3, r2, r3
 8007512:	683a      	ldr	r2, [r7, #0]
 8007514:	429a      	cmp	r2, r3
 8007516:	d803      	bhi.n	8007520 <HAL_SPI_Transmit+0x1f4>
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800751e:	d102      	bne.n	8007526 <HAL_SPI_Transmit+0x1fa>
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d102      	bne.n	800752c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8007526:	2303      	movs	r3, #3
 8007528:	77fb      	strb	r3, [r7, #31]
          goto error;
 800752a:	e026      	b.n	800757a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007530:	b29b      	uxth	r3, r3
 8007532:	2b00      	cmp	r3, #0
 8007534:	d1cd      	bne.n	80074d2 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007536:	69ba      	ldr	r2, [r7, #24]
 8007538:	6839      	ldr	r1, [r7, #0]
 800753a:	68f8      	ldr	r0, [r7, #12]
 800753c:	f000 fba4 	bl	8007c88 <SPI_EndRxTxTransaction>
 8007540:	4603      	mov	r3, r0
 8007542:	2b00      	cmp	r3, #0
 8007544:	d002      	beq.n	800754c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	2220      	movs	r2, #32
 800754a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	689b      	ldr	r3, [r3, #8]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d10a      	bne.n	800756a <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007554:	2300      	movs	r3, #0
 8007556:	613b      	str	r3, [r7, #16]
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	68db      	ldr	r3, [r3, #12]
 800755e:	613b      	str	r3, [r7, #16]
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	689b      	ldr	r3, [r3, #8]
 8007566:	613b      	str	r3, [r7, #16]
 8007568:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800756e:	2b00      	cmp	r3, #0
 8007570:	d002      	beq.n	8007578 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8007572:	2301      	movs	r3, #1
 8007574:	77fb      	strb	r3, [r7, #31]
 8007576:	e000      	b.n	800757a <HAL_SPI_Transmit+0x24e>
  }

error:
 8007578:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2201      	movs	r2, #1
 800757e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2200      	movs	r2, #0
 8007586:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800758a:	7ffb      	ldrb	r3, [r7, #31]
}
 800758c:	4618      	mov	r0, r3
 800758e:	3720      	adds	r7, #32
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}

08007594 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b088      	sub	sp, #32
 8007598:	af02      	add	r7, sp, #8
 800759a:	60f8      	str	r0, [r7, #12]
 800759c:	60b9      	str	r1, [r7, #8]
 800759e:	603b      	str	r3, [r7, #0]
 80075a0:	4613      	mov	r3, r2
 80075a2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80075a4:	2300      	movs	r3, #0
 80075a6:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	685b      	ldr	r3, [r3, #4]
 80075ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80075b0:	d112      	bne.n	80075d8 <HAL_SPI_Receive+0x44>
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	689b      	ldr	r3, [r3, #8]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d10e      	bne.n	80075d8 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2204      	movs	r2, #4
 80075be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80075c2:	88fa      	ldrh	r2, [r7, #6]
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	9300      	str	r3, [sp, #0]
 80075c8:	4613      	mov	r3, r2
 80075ca:	68ba      	ldr	r2, [r7, #8]
 80075cc:	68b9      	ldr	r1, [r7, #8]
 80075ce:	68f8      	ldr	r0, [r7, #12]
 80075d0:	f000 f8e9 	bl	80077a6 <HAL_SPI_TransmitReceive>
 80075d4:	4603      	mov	r3, r0
 80075d6:	e0e2      	b.n	800779e <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80075de:	2b01      	cmp	r3, #1
 80075e0:	d101      	bne.n	80075e6 <HAL_SPI_Receive+0x52>
 80075e2:	2302      	movs	r3, #2
 80075e4:	e0db      	b.n	800779e <HAL_SPI_Receive+0x20a>
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2201      	movs	r2, #1
 80075ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80075ee:	f7fd ff4f 	bl	8005490 <HAL_GetTick>
 80075f2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80075fa:	b2db      	uxtb	r3, r3
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	d002      	beq.n	8007606 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007600:	2302      	movs	r3, #2
 8007602:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007604:	e0c2      	b.n	800778c <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d002      	beq.n	8007612 <HAL_SPI_Receive+0x7e>
 800760c:	88fb      	ldrh	r3, [r7, #6]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d102      	bne.n	8007618 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007616:	e0b9      	b.n	800778c <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2204      	movs	r2, #4
 800761c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2200      	movs	r2, #0
 8007624:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	68ba      	ldr	r2, [r7, #8]
 800762a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	88fa      	ldrh	r2, [r7, #6]
 8007630:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	88fa      	ldrh	r2, [r7, #6]
 8007636:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2200      	movs	r2, #0
 800763c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2200      	movs	r2, #0
 8007642:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	2200      	movs	r2, #0
 8007648:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2200      	movs	r2, #0
 800764e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2200      	movs	r2, #0
 8007654:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800765e:	d107      	bne.n	8007670 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	681a      	ldr	r2, [r3, #0]
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800766e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800767a:	2b40      	cmp	r3, #64	; 0x40
 800767c:	d007      	beq.n	800768e <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	681a      	ldr	r2, [r3, #0]
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800768c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	68db      	ldr	r3, [r3, #12]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d162      	bne.n	800775c <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007696:	e02e      	b.n	80076f6 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	689b      	ldr	r3, [r3, #8]
 800769e:	f003 0301 	and.w	r3, r3, #1
 80076a2:	2b01      	cmp	r3, #1
 80076a4:	d115      	bne.n	80076d2 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f103 020c 	add.w	r2, r3, #12
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076b2:	7812      	ldrb	r2, [r2, #0]
 80076b4:	b2d2      	uxtb	r2, r2
 80076b6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076bc:	1c5a      	adds	r2, r3, #1
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	3b01      	subs	r3, #1
 80076ca:	b29a      	uxth	r2, r3
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	87da      	strh	r2, [r3, #62]	; 0x3e
 80076d0:	e011      	b.n	80076f6 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80076d2:	f7fd fedd 	bl	8005490 <HAL_GetTick>
 80076d6:	4602      	mov	r2, r0
 80076d8:	693b      	ldr	r3, [r7, #16]
 80076da:	1ad3      	subs	r3, r2, r3
 80076dc:	683a      	ldr	r2, [r7, #0]
 80076de:	429a      	cmp	r2, r3
 80076e0:	d803      	bhi.n	80076ea <HAL_SPI_Receive+0x156>
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80076e8:	d102      	bne.n	80076f0 <HAL_SPI_Receive+0x15c>
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d102      	bne.n	80076f6 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80076f0:	2303      	movs	r3, #3
 80076f2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80076f4:	e04a      	b.n	800778c <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80076fa:	b29b      	uxth	r3, r3
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d1cb      	bne.n	8007698 <HAL_SPI_Receive+0x104>
 8007700:	e031      	b.n	8007766 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	689b      	ldr	r3, [r3, #8]
 8007708:	f003 0301 	and.w	r3, r3, #1
 800770c:	2b01      	cmp	r3, #1
 800770e:	d113      	bne.n	8007738 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	68da      	ldr	r2, [r3, #12]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800771a:	b292      	uxth	r2, r2
 800771c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007722:	1c9a      	adds	r2, r3, #2
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800772c:	b29b      	uxth	r3, r3
 800772e:	3b01      	subs	r3, #1
 8007730:	b29a      	uxth	r2, r3
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007736:	e011      	b.n	800775c <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007738:	f7fd feaa 	bl	8005490 <HAL_GetTick>
 800773c:	4602      	mov	r2, r0
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	1ad3      	subs	r3, r2, r3
 8007742:	683a      	ldr	r2, [r7, #0]
 8007744:	429a      	cmp	r2, r3
 8007746:	d803      	bhi.n	8007750 <HAL_SPI_Receive+0x1bc>
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800774e:	d102      	bne.n	8007756 <HAL_SPI_Receive+0x1c2>
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d102      	bne.n	800775c <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8007756:	2303      	movs	r3, #3
 8007758:	75fb      	strb	r3, [r7, #23]
          goto error;
 800775a:	e017      	b.n	800778c <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007760:	b29b      	uxth	r3, r3
 8007762:	2b00      	cmp	r3, #0
 8007764:	d1cd      	bne.n	8007702 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007766:	693a      	ldr	r2, [r7, #16]
 8007768:	6839      	ldr	r1, [r7, #0]
 800776a:	68f8      	ldr	r0, [r7, #12]
 800776c:	f000 fa27 	bl	8007bbe <SPI_EndRxTransaction>
 8007770:	4603      	mov	r3, r0
 8007772:	2b00      	cmp	r3, #0
 8007774:	d002      	beq.n	800777c <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	2220      	movs	r2, #32
 800777a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007780:	2b00      	cmp	r3, #0
 8007782:	d002      	beq.n	800778a <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	75fb      	strb	r3, [r7, #23]
 8007788:	e000      	b.n	800778c <HAL_SPI_Receive+0x1f8>
  }

error :
 800778a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2201      	movs	r2, #1
 8007790:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2200      	movs	r2, #0
 8007798:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800779c:	7dfb      	ldrb	r3, [r7, #23]
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3718      	adds	r7, #24
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}

080077a6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80077a6:	b580      	push	{r7, lr}
 80077a8:	b08c      	sub	sp, #48	; 0x30
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	60f8      	str	r0, [r7, #12]
 80077ae:	60b9      	str	r1, [r7, #8]
 80077b0:	607a      	str	r2, [r7, #4]
 80077b2:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80077b4:	2301      	movs	r3, #1
 80077b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80077b8:	2300      	movs	r3, #0
 80077ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80077c4:	2b01      	cmp	r3, #1
 80077c6:	d101      	bne.n	80077cc <HAL_SPI_TransmitReceive+0x26>
 80077c8:	2302      	movs	r3, #2
 80077ca:	e18a      	b.n	8007ae2 <HAL_SPI_TransmitReceive+0x33c>
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2201      	movs	r2, #1
 80077d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80077d4:	f7fd fe5c 	bl	8005490 <HAL_GetTick>
 80077d8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80077e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	685b      	ldr	r3, [r3, #4]
 80077e8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80077ea:	887b      	ldrh	r3, [r7, #2]
 80077ec:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80077ee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80077f2:	2b01      	cmp	r3, #1
 80077f4:	d00f      	beq.n	8007816 <HAL_SPI_TransmitReceive+0x70>
 80077f6:	69fb      	ldr	r3, [r7, #28]
 80077f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80077fc:	d107      	bne.n	800780e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	689b      	ldr	r3, [r3, #8]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d103      	bne.n	800780e <HAL_SPI_TransmitReceive+0x68>
 8007806:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800780a:	2b04      	cmp	r3, #4
 800780c:	d003      	beq.n	8007816 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800780e:	2302      	movs	r3, #2
 8007810:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007814:	e15b      	b.n	8007ace <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d005      	beq.n	8007828 <HAL_SPI_TransmitReceive+0x82>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d002      	beq.n	8007828 <HAL_SPI_TransmitReceive+0x82>
 8007822:	887b      	ldrh	r3, [r7, #2]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d103      	bne.n	8007830 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007828:	2301      	movs	r3, #1
 800782a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800782e:	e14e      	b.n	8007ace <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007836:	b2db      	uxtb	r3, r3
 8007838:	2b04      	cmp	r3, #4
 800783a:	d003      	beq.n	8007844 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2205      	movs	r2, #5
 8007840:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2200      	movs	r2, #0
 8007848:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	687a      	ldr	r2, [r7, #4]
 800784e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	887a      	ldrh	r2, [r7, #2]
 8007854:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	887a      	ldrh	r2, [r7, #2]
 800785a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	68ba      	ldr	r2, [r7, #8]
 8007860:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	887a      	ldrh	r2, [r7, #2]
 8007866:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	887a      	ldrh	r2, [r7, #2]
 800786c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2200      	movs	r2, #0
 8007872:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2200      	movs	r2, #0
 8007878:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007884:	2b40      	cmp	r3, #64	; 0x40
 8007886:	d007      	beq.n	8007898 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007896:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80078a0:	d178      	bne.n	8007994 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	685b      	ldr	r3, [r3, #4]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d002      	beq.n	80078b0 <HAL_SPI_TransmitReceive+0x10a>
 80078aa:	8b7b      	ldrh	r3, [r7, #26]
 80078ac:	2b01      	cmp	r3, #1
 80078ae:	d166      	bne.n	800797e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078b4:	881a      	ldrh	r2, [r3, #0]
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078c0:	1c9a      	adds	r2, r3, #2
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078ca:	b29b      	uxth	r3, r3
 80078cc:	3b01      	subs	r3, #1
 80078ce:	b29a      	uxth	r2, r3
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80078d4:	e053      	b.n	800797e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	f003 0302 	and.w	r3, r3, #2
 80078e0:	2b02      	cmp	r3, #2
 80078e2:	d11b      	bne.n	800791c <HAL_SPI_TransmitReceive+0x176>
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078e8:	b29b      	uxth	r3, r3
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d016      	beq.n	800791c <HAL_SPI_TransmitReceive+0x176>
 80078ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d113      	bne.n	800791c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078f8:	881a      	ldrh	r2, [r3, #0]
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007904:	1c9a      	adds	r2, r3, #2
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800790e:	b29b      	uxth	r3, r3
 8007910:	3b01      	subs	r3, #1
 8007912:	b29a      	uxth	r2, r3
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007918:	2300      	movs	r3, #0
 800791a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	f003 0301 	and.w	r3, r3, #1
 8007926:	2b01      	cmp	r3, #1
 8007928:	d119      	bne.n	800795e <HAL_SPI_TransmitReceive+0x1b8>
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800792e:	b29b      	uxth	r3, r3
 8007930:	2b00      	cmp	r3, #0
 8007932:	d014      	beq.n	800795e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	68da      	ldr	r2, [r3, #12]
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800793e:	b292      	uxth	r2, r2
 8007940:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007946:	1c9a      	adds	r2, r3, #2
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007950:	b29b      	uxth	r3, r3
 8007952:	3b01      	subs	r3, #1
 8007954:	b29a      	uxth	r2, r3
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800795a:	2301      	movs	r3, #1
 800795c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800795e:	f7fd fd97 	bl	8005490 <HAL_GetTick>
 8007962:	4602      	mov	r2, r0
 8007964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007966:	1ad3      	subs	r3, r2, r3
 8007968:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800796a:	429a      	cmp	r2, r3
 800796c:	d807      	bhi.n	800797e <HAL_SPI_TransmitReceive+0x1d8>
 800796e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007970:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007974:	d003      	beq.n	800797e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007976:	2303      	movs	r3, #3
 8007978:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800797c:	e0a7      	b.n	8007ace <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007982:	b29b      	uxth	r3, r3
 8007984:	2b00      	cmp	r3, #0
 8007986:	d1a6      	bne.n	80078d6 <HAL_SPI_TransmitReceive+0x130>
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800798c:	b29b      	uxth	r3, r3
 800798e:	2b00      	cmp	r3, #0
 8007990:	d1a1      	bne.n	80078d6 <HAL_SPI_TransmitReceive+0x130>
 8007992:	e07c      	b.n	8007a8e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d002      	beq.n	80079a2 <HAL_SPI_TransmitReceive+0x1fc>
 800799c:	8b7b      	ldrh	r3, [r7, #26]
 800799e:	2b01      	cmp	r3, #1
 80079a0:	d16b      	bne.n	8007a7a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	330c      	adds	r3, #12
 80079ac:	7812      	ldrb	r2, [r2, #0]
 80079ae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079b4:	1c5a      	adds	r2, r3, #1
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80079be:	b29b      	uxth	r3, r3
 80079c0:	3b01      	subs	r3, #1
 80079c2:	b29a      	uxth	r2, r3
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80079c8:	e057      	b.n	8007a7a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	f003 0302 	and.w	r3, r3, #2
 80079d4:	2b02      	cmp	r3, #2
 80079d6:	d11c      	bne.n	8007a12 <HAL_SPI_TransmitReceive+0x26c>
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80079dc:	b29b      	uxth	r3, r3
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d017      	beq.n	8007a12 <HAL_SPI_TransmitReceive+0x26c>
 80079e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079e4:	2b01      	cmp	r3, #1
 80079e6:	d114      	bne.n	8007a12 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	330c      	adds	r3, #12
 80079f2:	7812      	ldrb	r2, [r2, #0]
 80079f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079fa:	1c5a      	adds	r2, r3, #1
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a04:	b29b      	uxth	r3, r3
 8007a06:	3b01      	subs	r3, #1
 8007a08:	b29a      	uxth	r2, r3
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	f003 0301 	and.w	r3, r3, #1
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d119      	bne.n	8007a54 <HAL_SPI_TransmitReceive+0x2ae>
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a24:	b29b      	uxth	r3, r3
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d014      	beq.n	8007a54 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	68da      	ldr	r2, [r3, #12]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a34:	b2d2      	uxtb	r2, r2
 8007a36:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a3c:	1c5a      	adds	r2, r3, #1
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	3b01      	subs	r3, #1
 8007a4a:	b29a      	uxth	r2, r3
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007a50:	2301      	movs	r3, #1
 8007a52:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007a54:	f7fd fd1c 	bl	8005490 <HAL_GetTick>
 8007a58:	4602      	mov	r2, r0
 8007a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a5c:	1ad3      	subs	r3, r2, r3
 8007a5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a60:	429a      	cmp	r2, r3
 8007a62:	d803      	bhi.n	8007a6c <HAL_SPI_TransmitReceive+0x2c6>
 8007a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a6a:	d102      	bne.n	8007a72 <HAL_SPI_TransmitReceive+0x2cc>
 8007a6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d103      	bne.n	8007a7a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007a72:	2303      	movs	r3, #3
 8007a74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007a78:	e029      	b.n	8007ace <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d1a2      	bne.n	80079ca <HAL_SPI_TransmitReceive+0x224>
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d19d      	bne.n	80079ca <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007a8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a90:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007a92:	68f8      	ldr	r0, [r7, #12]
 8007a94:	f000 f8f8 	bl	8007c88 <SPI_EndRxTxTransaction>
 8007a98:	4603      	mov	r3, r0
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d006      	beq.n	8007aac <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2220      	movs	r2, #32
 8007aa8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007aaa:	e010      	b.n	8007ace <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	689b      	ldr	r3, [r3, #8]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d10b      	bne.n	8007acc <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	617b      	str	r3, [r7, #20]
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	68db      	ldr	r3, [r3, #12]
 8007abe:	617b      	str	r3, [r7, #20]
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	689b      	ldr	r3, [r3, #8]
 8007ac6:	617b      	str	r3, [r7, #20]
 8007ac8:	697b      	ldr	r3, [r7, #20]
 8007aca:	e000      	b.n	8007ace <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007acc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007ade:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	3730      	adds	r7, #48	; 0x30
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}

08007aea <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007aea:	b580      	push	{r7, lr}
 8007aec:	b084      	sub	sp, #16
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	60f8      	str	r0, [r7, #12]
 8007af2:	60b9      	str	r1, [r7, #8]
 8007af4:	603b      	str	r3, [r7, #0]
 8007af6:	4613      	mov	r3, r2
 8007af8:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007afa:	e04c      	b.n	8007b96 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b02:	d048      	beq.n	8007b96 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8007b04:	f7fd fcc4 	bl	8005490 <HAL_GetTick>
 8007b08:	4602      	mov	r2, r0
 8007b0a:	69bb      	ldr	r3, [r7, #24]
 8007b0c:	1ad3      	subs	r3, r2, r3
 8007b0e:	683a      	ldr	r2, [r7, #0]
 8007b10:	429a      	cmp	r2, r3
 8007b12:	d902      	bls.n	8007b1a <SPI_WaitFlagStateUntilTimeout+0x30>
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d13d      	bne.n	8007b96 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	685a      	ldr	r2, [r3, #4]
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007b28:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	685b      	ldr	r3, [r3, #4]
 8007b2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007b32:	d111      	bne.n	8007b58 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	689b      	ldr	r3, [r3, #8]
 8007b38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b3c:	d004      	beq.n	8007b48 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	689b      	ldr	r3, [r3, #8]
 8007b42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b46:	d107      	bne.n	8007b58 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	681a      	ldr	r2, [r3, #0]
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b56:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b60:	d10f      	bne.n	8007b82 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	681a      	ldr	r2, [r3, #0]
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007b70:	601a      	str	r2, [r3, #0]
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	681a      	ldr	r2, [r3, #0]
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b80:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2201      	movs	r2, #1
 8007b86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007b92:	2303      	movs	r3, #3
 8007b94:	e00f      	b.n	8007bb6 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	689a      	ldr	r2, [r3, #8]
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	4013      	ands	r3, r2
 8007ba0:	68ba      	ldr	r2, [r7, #8]
 8007ba2:	429a      	cmp	r2, r3
 8007ba4:	bf0c      	ite	eq
 8007ba6:	2301      	moveq	r3, #1
 8007ba8:	2300      	movne	r3, #0
 8007baa:	b2db      	uxtb	r3, r3
 8007bac:	461a      	mov	r2, r3
 8007bae:	79fb      	ldrb	r3, [r7, #7]
 8007bb0:	429a      	cmp	r2, r3
 8007bb2:	d1a3      	bne.n	8007afc <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8007bb4:	2300      	movs	r3, #0
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	3710      	adds	r7, #16
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}

08007bbe <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007bbe:	b580      	push	{r7, lr}
 8007bc0:	b086      	sub	sp, #24
 8007bc2:	af02      	add	r7, sp, #8
 8007bc4:	60f8      	str	r0, [r7, #12]
 8007bc6:	60b9      	str	r1, [r7, #8]
 8007bc8:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	685b      	ldr	r3, [r3, #4]
 8007bce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007bd2:	d111      	bne.n	8007bf8 <SPI_EndRxTransaction+0x3a>
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007bdc:	d004      	beq.n	8007be8 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007be6:	d107      	bne.n	8007bf8 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	681a      	ldr	r2, [r3, #0]
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007bf6:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	685b      	ldr	r3, [r3, #4]
 8007bfc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c00:	d12a      	bne.n	8007c58 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c0a:	d012      	beq.n	8007c32 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	9300      	str	r3, [sp, #0]
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	2200      	movs	r2, #0
 8007c14:	2180      	movs	r1, #128	; 0x80
 8007c16:	68f8      	ldr	r0, [r7, #12]
 8007c18:	f7ff ff67 	bl	8007aea <SPI_WaitFlagStateUntilTimeout>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d02d      	beq.n	8007c7e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c26:	f043 0220 	orr.w	r2, r3, #32
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007c2e:	2303      	movs	r3, #3
 8007c30:	e026      	b.n	8007c80 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	9300      	str	r3, [sp, #0]
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	2101      	movs	r1, #1
 8007c3c:	68f8      	ldr	r0, [r7, #12]
 8007c3e:	f7ff ff54 	bl	8007aea <SPI_WaitFlagStateUntilTimeout>
 8007c42:	4603      	mov	r3, r0
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d01a      	beq.n	8007c7e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c4c:	f043 0220 	orr.w	r2, r3, #32
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007c54:	2303      	movs	r3, #3
 8007c56:	e013      	b.n	8007c80 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	9300      	str	r3, [sp, #0]
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	2101      	movs	r1, #1
 8007c62:	68f8      	ldr	r0, [r7, #12]
 8007c64:	f7ff ff41 	bl	8007aea <SPI_WaitFlagStateUntilTimeout>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d007      	beq.n	8007c7e <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c72:	f043 0220 	orr.w	r2, r3, #32
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007c7a:	2303      	movs	r3, #3
 8007c7c:	e000      	b.n	8007c80 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007c7e:	2300      	movs	r3, #0
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	3710      	adds	r7, #16
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bd80      	pop	{r7, pc}

08007c88 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b088      	sub	sp, #32
 8007c8c:	af02      	add	r7, sp, #8
 8007c8e:	60f8      	str	r0, [r7, #12]
 8007c90:	60b9      	str	r1, [r7, #8]
 8007c92:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007c94:	4b1b      	ldr	r3, [pc, #108]	; (8007d04 <SPI_EndRxTxTransaction+0x7c>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	4a1b      	ldr	r2, [pc, #108]	; (8007d08 <SPI_EndRxTxTransaction+0x80>)
 8007c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c9e:	0d5b      	lsrs	r3, r3, #21
 8007ca0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007ca4:	fb02 f303 	mul.w	r3, r2, r3
 8007ca8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007cb2:	d112      	bne.n	8007cda <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	9300      	str	r3, [sp, #0]
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	2180      	movs	r1, #128	; 0x80
 8007cbe:	68f8      	ldr	r0, [r7, #12]
 8007cc0:	f7ff ff13 	bl	8007aea <SPI_WaitFlagStateUntilTimeout>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d016      	beq.n	8007cf8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cce:	f043 0220 	orr.w	r2, r3, #32
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007cd6:	2303      	movs	r3, #3
 8007cd8:	e00f      	b.n	8007cfa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007cda:	697b      	ldr	r3, [r7, #20]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d00a      	beq.n	8007cf6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	3b01      	subs	r3, #1
 8007ce4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cf0:	2b80      	cmp	r3, #128	; 0x80
 8007cf2:	d0f2      	beq.n	8007cda <SPI_EndRxTxTransaction+0x52>
 8007cf4:	e000      	b.n	8007cf8 <SPI_EndRxTxTransaction+0x70>
        break;
 8007cf6:	bf00      	nop
  }

  return HAL_OK;
 8007cf8:	2300      	movs	r3, #0
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	3718      	adds	r7, #24
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bd80      	pop	{r7, pc}
 8007d02:	bf00      	nop
 8007d04:	20000004 	.word	0x20000004
 8007d08:	165e9f81 	.word	0x165e9f81

08007d0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b082      	sub	sp, #8
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d101      	bne.n	8007d1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	e01d      	b.n	8007d5a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d106      	bne.n	8007d38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f7fd fa34 	bl	80051a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2202      	movs	r2, #2
 8007d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681a      	ldr	r2, [r3, #0]
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	3304      	adds	r3, #4
 8007d48:	4619      	mov	r1, r3
 8007d4a:	4610      	mov	r0, r2
 8007d4c:	f000 fb4c 	bl	80083e8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2201      	movs	r2, #1
 8007d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007d58:	2300      	movs	r3, #0
}
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	3708      	adds	r7, #8
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}

08007d62 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007d62:	b480      	push	{r7}
 8007d64:	b085      	sub	sp, #20
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	68da      	ldr	r2, [r3, #12]
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f042 0201 	orr.w	r2, r2, #1
 8007d78:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	689b      	ldr	r3, [r3, #8]
 8007d80:	f003 0307 	and.w	r3, r3, #7
 8007d84:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	2b06      	cmp	r3, #6
 8007d8a:	d007      	beq.n	8007d9c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	681a      	ldr	r2, [r3, #0]
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f042 0201 	orr.w	r2, r2, #1
 8007d9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d9c:	2300      	movs	r3, #0
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	3714      	adds	r7, #20
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr

08007daa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007daa:	b580      	push	{r7, lr}
 8007dac:	b082      	sub	sp, #8
 8007dae:	af00      	add	r7, sp, #0
 8007db0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d101      	bne.n	8007dbc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	e01d      	b.n	8007df8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d106      	bne.n	8007dd6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007dd0:	6878      	ldr	r0, [r7, #4]
 8007dd2:	f000 f815 	bl	8007e00 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2202      	movs	r2, #2
 8007dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681a      	ldr	r2, [r3, #0]
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	3304      	adds	r3, #4
 8007de6:	4619      	mov	r1, r3
 8007de8:	4610      	mov	r0, r2
 8007dea:	f000 fafd 	bl	80083e8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2201      	movs	r2, #1
 8007df2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007df6:	2300      	movs	r3, #0
}
 8007df8:	4618      	mov	r0, r3
 8007dfa:	3708      	adds	r7, #8
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bd80      	pop	{r7, pc}

08007e00 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b083      	sub	sp, #12
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007e08:	bf00      	nop
 8007e0a:	370c      	adds	r7, #12
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e12:	4770      	bx	lr

08007e14 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b084      	sub	sp, #16
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	2201      	movs	r2, #1
 8007e24:	6839      	ldr	r1, [r7, #0]
 8007e26:	4618      	mov	r0, r3
 8007e28:	f000 fd84 	bl	8008934 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4a10      	ldr	r2, [pc, #64]	; (8007e74 <HAL_TIM_PWM_Start+0x60>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d107      	bne.n	8007e46 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007e44:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	689b      	ldr	r3, [r3, #8]
 8007e4c:	f003 0307 	and.w	r3, r3, #7
 8007e50:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2b06      	cmp	r3, #6
 8007e56:	d007      	beq.n	8007e68 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f042 0201 	orr.w	r2, r2, #1
 8007e66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007e68:	2300      	movs	r3, #0
}
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	3710      	adds	r7, #16
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bd80      	pop	{r7, pc}
 8007e72:	bf00      	nop
 8007e74:	40010000 	.word	0x40010000

08007e78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b082      	sub	sp, #8
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	691b      	ldr	r3, [r3, #16]
 8007e86:	f003 0302 	and.w	r3, r3, #2
 8007e8a:	2b02      	cmp	r3, #2
 8007e8c:	d122      	bne.n	8007ed4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	68db      	ldr	r3, [r3, #12]
 8007e94:	f003 0302 	and.w	r3, r3, #2
 8007e98:	2b02      	cmp	r3, #2
 8007e9a:	d11b      	bne.n	8007ed4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f06f 0202 	mvn.w	r2, #2
 8007ea4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2201      	movs	r2, #1
 8007eaa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	699b      	ldr	r3, [r3, #24]
 8007eb2:	f003 0303 	and.w	r3, r3, #3
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d003      	beq.n	8007ec2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f000 fa75 	bl	80083aa <HAL_TIM_IC_CaptureCallback>
 8007ec0:	e005      	b.n	8007ece <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f000 fa67 	bl	8008396 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	f000 fa78 	bl	80083be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	691b      	ldr	r3, [r3, #16]
 8007eda:	f003 0304 	and.w	r3, r3, #4
 8007ede:	2b04      	cmp	r3, #4
 8007ee0:	d122      	bne.n	8007f28 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	68db      	ldr	r3, [r3, #12]
 8007ee8:	f003 0304 	and.w	r3, r3, #4
 8007eec:	2b04      	cmp	r3, #4
 8007eee:	d11b      	bne.n	8007f28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f06f 0204 	mvn.w	r2, #4
 8007ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2202      	movs	r2, #2
 8007efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	699b      	ldr	r3, [r3, #24]
 8007f06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d003      	beq.n	8007f16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f000 fa4b 	bl	80083aa <HAL_TIM_IC_CaptureCallback>
 8007f14:	e005      	b.n	8007f22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f000 fa3d 	bl	8008396 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f1c:	6878      	ldr	r0, [r7, #4]
 8007f1e:	f000 fa4e 	bl	80083be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2200      	movs	r2, #0
 8007f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	691b      	ldr	r3, [r3, #16]
 8007f2e:	f003 0308 	and.w	r3, r3, #8
 8007f32:	2b08      	cmp	r3, #8
 8007f34:	d122      	bne.n	8007f7c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	68db      	ldr	r3, [r3, #12]
 8007f3c:	f003 0308 	and.w	r3, r3, #8
 8007f40:	2b08      	cmp	r3, #8
 8007f42:	d11b      	bne.n	8007f7c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f06f 0208 	mvn.w	r2, #8
 8007f4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2204      	movs	r2, #4
 8007f52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	69db      	ldr	r3, [r3, #28]
 8007f5a:	f003 0303 	and.w	r3, r3, #3
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d003      	beq.n	8007f6a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f000 fa21 	bl	80083aa <HAL_TIM_IC_CaptureCallback>
 8007f68:	e005      	b.n	8007f76 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f000 fa13 	bl	8008396 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f000 fa24 	bl	80083be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	691b      	ldr	r3, [r3, #16]
 8007f82:	f003 0310 	and.w	r3, r3, #16
 8007f86:	2b10      	cmp	r3, #16
 8007f88:	d122      	bne.n	8007fd0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	68db      	ldr	r3, [r3, #12]
 8007f90:	f003 0310 	and.w	r3, r3, #16
 8007f94:	2b10      	cmp	r3, #16
 8007f96:	d11b      	bne.n	8007fd0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f06f 0210 	mvn.w	r2, #16
 8007fa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2208      	movs	r2, #8
 8007fa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	69db      	ldr	r3, [r3, #28]
 8007fae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d003      	beq.n	8007fbe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 f9f7 	bl	80083aa <HAL_TIM_IC_CaptureCallback>
 8007fbc:	e005      	b.n	8007fca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f000 f9e9 	bl	8008396 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f000 f9fa 	bl	80083be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	691b      	ldr	r3, [r3, #16]
 8007fd6:	f003 0301 	and.w	r3, r3, #1
 8007fda:	2b01      	cmp	r3, #1
 8007fdc:	d10e      	bne.n	8007ffc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	68db      	ldr	r3, [r3, #12]
 8007fe4:	f003 0301 	and.w	r3, r3, #1
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d107      	bne.n	8007ffc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f06f 0201 	mvn.w	r2, #1
 8007ff4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f000 f9c3 	bl	8008382 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	691b      	ldr	r3, [r3, #16]
 8008002:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008006:	2b80      	cmp	r3, #128	; 0x80
 8008008:	d10e      	bne.n	8008028 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	68db      	ldr	r3, [r3, #12]
 8008010:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008014:	2b80      	cmp	r3, #128	; 0x80
 8008016:	d107      	bne.n	8008028 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008020:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f000 fd76 	bl	8008b14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	691b      	ldr	r3, [r3, #16]
 800802e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008032:	2b40      	cmp	r3, #64	; 0x40
 8008034:	d10e      	bne.n	8008054 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	68db      	ldr	r3, [r3, #12]
 800803c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008040:	2b40      	cmp	r3, #64	; 0x40
 8008042:	d107      	bne.n	8008054 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800804c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f000 f9bf 	bl	80083d2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	691b      	ldr	r3, [r3, #16]
 800805a:	f003 0320 	and.w	r3, r3, #32
 800805e:	2b20      	cmp	r3, #32
 8008060:	d10e      	bne.n	8008080 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	68db      	ldr	r3, [r3, #12]
 8008068:	f003 0320 	and.w	r3, r3, #32
 800806c:	2b20      	cmp	r3, #32
 800806e:	d107      	bne.n	8008080 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f06f 0220 	mvn.w	r2, #32
 8008078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f000 fd40 	bl	8008b00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008080:	bf00      	nop
 8008082:	3708      	adds	r7, #8
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}

08008088 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b084      	sub	sp, #16
 800808c:	af00      	add	r7, sp, #0
 800808e:	60f8      	str	r0, [r7, #12]
 8008090:	60b9      	str	r1, [r7, #8]
 8008092:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800809a:	2b01      	cmp	r3, #1
 800809c:	d101      	bne.n	80080a2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800809e:	2302      	movs	r3, #2
 80080a0:	e0b4      	b.n	800820c <HAL_TIM_PWM_ConfigChannel+0x184>
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	2201      	movs	r2, #1
 80080a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2202      	movs	r2, #2
 80080ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2b0c      	cmp	r3, #12
 80080b6:	f200 809f 	bhi.w	80081f8 <HAL_TIM_PWM_ConfigChannel+0x170>
 80080ba:	a201      	add	r2, pc, #4	; (adr r2, 80080c0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80080bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080c0:	080080f5 	.word	0x080080f5
 80080c4:	080081f9 	.word	0x080081f9
 80080c8:	080081f9 	.word	0x080081f9
 80080cc:	080081f9 	.word	0x080081f9
 80080d0:	08008135 	.word	0x08008135
 80080d4:	080081f9 	.word	0x080081f9
 80080d8:	080081f9 	.word	0x080081f9
 80080dc:	080081f9 	.word	0x080081f9
 80080e0:	08008177 	.word	0x08008177
 80080e4:	080081f9 	.word	0x080081f9
 80080e8:	080081f9 	.word	0x080081f9
 80080ec:	080081f9 	.word	0x080081f9
 80080f0:	080081b7 	.word	0x080081b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	68b9      	ldr	r1, [r7, #8]
 80080fa:	4618      	mov	r0, r3
 80080fc:	f000 f9f4 	bl	80084e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	699a      	ldr	r2, [r3, #24]
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f042 0208 	orr.w	r2, r2, #8
 800810e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	699a      	ldr	r2, [r3, #24]
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f022 0204 	bic.w	r2, r2, #4
 800811e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	6999      	ldr	r1, [r3, #24]
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	691a      	ldr	r2, [r3, #16]
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	430a      	orrs	r2, r1
 8008130:	619a      	str	r2, [r3, #24]
      break;
 8008132:	e062      	b.n	80081fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	68b9      	ldr	r1, [r7, #8]
 800813a:	4618      	mov	r0, r3
 800813c:	f000 fa3a 	bl	80085b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	699a      	ldr	r2, [r3, #24]
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800814e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	699a      	ldr	r2, [r3, #24]
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800815e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	6999      	ldr	r1, [r3, #24]
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	691b      	ldr	r3, [r3, #16]
 800816a:	021a      	lsls	r2, r3, #8
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	430a      	orrs	r2, r1
 8008172:	619a      	str	r2, [r3, #24]
      break;
 8008174:	e041      	b.n	80081fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	68b9      	ldr	r1, [r7, #8]
 800817c:	4618      	mov	r0, r3
 800817e:	f000 fa85 	bl	800868c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	69da      	ldr	r2, [r3, #28]
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f042 0208 	orr.w	r2, r2, #8
 8008190:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	69da      	ldr	r2, [r3, #28]
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f022 0204 	bic.w	r2, r2, #4
 80081a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	69d9      	ldr	r1, [r3, #28]
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	691a      	ldr	r2, [r3, #16]
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	430a      	orrs	r2, r1
 80081b2:	61da      	str	r2, [r3, #28]
      break;
 80081b4:	e021      	b.n	80081fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	68b9      	ldr	r1, [r7, #8]
 80081bc:	4618      	mov	r0, r3
 80081be:	f000 facf 	bl	8008760 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	69da      	ldr	r2, [r3, #28]
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80081d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	69da      	ldr	r2, [r3, #28]
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80081e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	69d9      	ldr	r1, [r3, #28]
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	691b      	ldr	r3, [r3, #16]
 80081ec:	021a      	lsls	r2, r3, #8
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	430a      	orrs	r2, r1
 80081f4:	61da      	str	r2, [r3, #28]
      break;
 80081f6:	e000      	b.n	80081fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80081f8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2201      	movs	r2, #1
 80081fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	2200      	movs	r2, #0
 8008206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800820a:	2300      	movs	r3, #0
}
 800820c:	4618      	mov	r0, r3
 800820e:	3710      	adds	r7, #16
 8008210:	46bd      	mov	sp, r7
 8008212:	bd80      	pop	{r7, pc}

08008214 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b084      	sub	sp, #16
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
 800821c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008224:	2b01      	cmp	r3, #1
 8008226:	d101      	bne.n	800822c <HAL_TIM_ConfigClockSource+0x18>
 8008228:	2302      	movs	r3, #2
 800822a:	e0a6      	b.n	800837a <HAL_TIM_ConfigClockSource+0x166>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2201      	movs	r2, #1
 8008230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2202      	movs	r2, #2
 8008238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	689b      	ldr	r3, [r3, #8]
 8008242:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800824a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008252:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	68fa      	ldr	r2, [r7, #12]
 800825a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	2b40      	cmp	r3, #64	; 0x40
 8008262:	d067      	beq.n	8008334 <HAL_TIM_ConfigClockSource+0x120>
 8008264:	2b40      	cmp	r3, #64	; 0x40
 8008266:	d80b      	bhi.n	8008280 <HAL_TIM_ConfigClockSource+0x6c>
 8008268:	2b10      	cmp	r3, #16
 800826a:	d073      	beq.n	8008354 <HAL_TIM_ConfigClockSource+0x140>
 800826c:	2b10      	cmp	r3, #16
 800826e:	d802      	bhi.n	8008276 <HAL_TIM_ConfigClockSource+0x62>
 8008270:	2b00      	cmp	r3, #0
 8008272:	d06f      	beq.n	8008354 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008274:	e078      	b.n	8008368 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008276:	2b20      	cmp	r3, #32
 8008278:	d06c      	beq.n	8008354 <HAL_TIM_ConfigClockSource+0x140>
 800827a:	2b30      	cmp	r3, #48	; 0x30
 800827c:	d06a      	beq.n	8008354 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800827e:	e073      	b.n	8008368 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008280:	2b70      	cmp	r3, #112	; 0x70
 8008282:	d00d      	beq.n	80082a0 <HAL_TIM_ConfigClockSource+0x8c>
 8008284:	2b70      	cmp	r3, #112	; 0x70
 8008286:	d804      	bhi.n	8008292 <HAL_TIM_ConfigClockSource+0x7e>
 8008288:	2b50      	cmp	r3, #80	; 0x50
 800828a:	d033      	beq.n	80082f4 <HAL_TIM_ConfigClockSource+0xe0>
 800828c:	2b60      	cmp	r3, #96	; 0x60
 800828e:	d041      	beq.n	8008314 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8008290:	e06a      	b.n	8008368 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008292:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008296:	d066      	beq.n	8008366 <HAL_TIM_ConfigClockSource+0x152>
 8008298:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800829c:	d017      	beq.n	80082ce <HAL_TIM_ConfigClockSource+0xba>
      break;
 800829e:	e063      	b.n	8008368 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6818      	ldr	r0, [r3, #0]
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	6899      	ldr	r1, [r3, #8]
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	685a      	ldr	r2, [r3, #4]
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	68db      	ldr	r3, [r3, #12]
 80082b0:	f000 fb20 	bl	80088f4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	689b      	ldr	r3, [r3, #8]
 80082ba:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80082c2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	68fa      	ldr	r2, [r7, #12]
 80082ca:	609a      	str	r2, [r3, #8]
      break;
 80082cc:	e04c      	b.n	8008368 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6818      	ldr	r0, [r3, #0]
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	6899      	ldr	r1, [r3, #8]
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	685a      	ldr	r2, [r3, #4]
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	68db      	ldr	r3, [r3, #12]
 80082de:	f000 fb09 	bl	80088f4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	689a      	ldr	r2, [r3, #8]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80082f0:	609a      	str	r2, [r3, #8]
      break;
 80082f2:	e039      	b.n	8008368 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6818      	ldr	r0, [r3, #0]
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	6859      	ldr	r1, [r3, #4]
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	68db      	ldr	r3, [r3, #12]
 8008300:	461a      	mov	r2, r3
 8008302:	f000 fa7d 	bl	8008800 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	2150      	movs	r1, #80	; 0x50
 800830c:	4618      	mov	r0, r3
 800830e:	f000 fad6 	bl	80088be <TIM_ITRx_SetConfig>
      break;
 8008312:	e029      	b.n	8008368 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6818      	ldr	r0, [r3, #0]
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	6859      	ldr	r1, [r3, #4]
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	68db      	ldr	r3, [r3, #12]
 8008320:	461a      	mov	r2, r3
 8008322:	f000 fa9c 	bl	800885e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	2160      	movs	r1, #96	; 0x60
 800832c:	4618      	mov	r0, r3
 800832e:	f000 fac6 	bl	80088be <TIM_ITRx_SetConfig>
      break;
 8008332:	e019      	b.n	8008368 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6818      	ldr	r0, [r3, #0]
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	6859      	ldr	r1, [r3, #4]
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	68db      	ldr	r3, [r3, #12]
 8008340:	461a      	mov	r2, r3
 8008342:	f000 fa5d 	bl	8008800 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	2140      	movs	r1, #64	; 0x40
 800834c:	4618      	mov	r0, r3
 800834e:	f000 fab6 	bl	80088be <TIM_ITRx_SetConfig>
      break;
 8008352:	e009      	b.n	8008368 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681a      	ldr	r2, [r3, #0]
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4619      	mov	r1, r3
 800835e:	4610      	mov	r0, r2
 8008360:	f000 faad 	bl	80088be <TIM_ITRx_SetConfig>
      break;
 8008364:	e000      	b.n	8008368 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8008366:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2201      	movs	r2, #1
 800836c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2200      	movs	r2, #0
 8008374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008378:	2300      	movs	r3, #0
}
 800837a:	4618      	mov	r0, r3
 800837c:	3710      	adds	r7, #16
 800837e:	46bd      	mov	sp, r7
 8008380:	bd80      	pop	{r7, pc}

08008382 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008382:	b480      	push	{r7}
 8008384:	b083      	sub	sp, #12
 8008386:	af00      	add	r7, sp, #0
 8008388:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800838a:	bf00      	nop
 800838c:	370c      	adds	r7, #12
 800838e:	46bd      	mov	sp, r7
 8008390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008394:	4770      	bx	lr

08008396 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008396:	b480      	push	{r7}
 8008398:	b083      	sub	sp, #12
 800839a:	af00      	add	r7, sp, #0
 800839c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800839e:	bf00      	nop
 80083a0:	370c      	adds	r7, #12
 80083a2:	46bd      	mov	sp, r7
 80083a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a8:	4770      	bx	lr

080083aa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80083aa:	b480      	push	{r7}
 80083ac:	b083      	sub	sp, #12
 80083ae:	af00      	add	r7, sp, #0
 80083b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80083b2:	bf00      	nop
 80083b4:	370c      	adds	r7, #12
 80083b6:	46bd      	mov	sp, r7
 80083b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083bc:	4770      	bx	lr

080083be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80083be:	b480      	push	{r7}
 80083c0:	b083      	sub	sp, #12
 80083c2:	af00      	add	r7, sp, #0
 80083c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80083c6:	bf00      	nop
 80083c8:	370c      	adds	r7, #12
 80083ca:	46bd      	mov	sp, r7
 80083cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d0:	4770      	bx	lr

080083d2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80083d2:	b480      	push	{r7}
 80083d4:	b083      	sub	sp, #12
 80083d6:	af00      	add	r7, sp, #0
 80083d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80083da:	bf00      	nop
 80083dc:	370c      	adds	r7, #12
 80083de:	46bd      	mov	sp, r7
 80083e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e4:	4770      	bx	lr
	...

080083e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b085      	sub	sp, #20
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
 80083f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	4a34      	ldr	r2, [pc, #208]	; (80084cc <TIM_Base_SetConfig+0xe4>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d00f      	beq.n	8008420 <TIM_Base_SetConfig+0x38>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008406:	d00b      	beq.n	8008420 <TIM_Base_SetConfig+0x38>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	4a31      	ldr	r2, [pc, #196]	; (80084d0 <TIM_Base_SetConfig+0xe8>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d007      	beq.n	8008420 <TIM_Base_SetConfig+0x38>
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	4a30      	ldr	r2, [pc, #192]	; (80084d4 <TIM_Base_SetConfig+0xec>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d003      	beq.n	8008420 <TIM_Base_SetConfig+0x38>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	4a2f      	ldr	r2, [pc, #188]	; (80084d8 <TIM_Base_SetConfig+0xf0>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d108      	bne.n	8008432 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008426:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	68fa      	ldr	r2, [r7, #12]
 800842e:	4313      	orrs	r3, r2
 8008430:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	4a25      	ldr	r2, [pc, #148]	; (80084cc <TIM_Base_SetConfig+0xe4>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d01b      	beq.n	8008472 <TIM_Base_SetConfig+0x8a>
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008440:	d017      	beq.n	8008472 <TIM_Base_SetConfig+0x8a>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	4a22      	ldr	r2, [pc, #136]	; (80084d0 <TIM_Base_SetConfig+0xe8>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d013      	beq.n	8008472 <TIM_Base_SetConfig+0x8a>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	4a21      	ldr	r2, [pc, #132]	; (80084d4 <TIM_Base_SetConfig+0xec>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d00f      	beq.n	8008472 <TIM_Base_SetConfig+0x8a>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	4a20      	ldr	r2, [pc, #128]	; (80084d8 <TIM_Base_SetConfig+0xf0>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d00b      	beq.n	8008472 <TIM_Base_SetConfig+0x8a>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	4a1f      	ldr	r2, [pc, #124]	; (80084dc <TIM_Base_SetConfig+0xf4>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d007      	beq.n	8008472 <TIM_Base_SetConfig+0x8a>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	4a1e      	ldr	r2, [pc, #120]	; (80084e0 <TIM_Base_SetConfig+0xf8>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d003      	beq.n	8008472 <TIM_Base_SetConfig+0x8a>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	4a1d      	ldr	r2, [pc, #116]	; (80084e4 <TIM_Base_SetConfig+0xfc>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d108      	bne.n	8008484 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008478:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	68db      	ldr	r3, [r3, #12]
 800847e:	68fa      	ldr	r2, [r7, #12]
 8008480:	4313      	orrs	r3, r2
 8008482:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	695b      	ldr	r3, [r3, #20]
 800848e:	4313      	orrs	r3, r2
 8008490:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	68fa      	ldr	r2, [r7, #12]
 8008496:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	689a      	ldr	r2, [r3, #8]
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	681a      	ldr	r2, [r3, #0]
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	4a08      	ldr	r2, [pc, #32]	; (80084cc <TIM_Base_SetConfig+0xe4>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d103      	bne.n	80084b8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	691a      	ldr	r2, [r3, #16]
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2201      	movs	r2, #1
 80084bc:	615a      	str	r2, [r3, #20]
}
 80084be:	bf00      	nop
 80084c0:	3714      	adds	r7, #20
 80084c2:	46bd      	mov	sp, r7
 80084c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c8:	4770      	bx	lr
 80084ca:	bf00      	nop
 80084cc:	40010000 	.word	0x40010000
 80084d0:	40000400 	.word	0x40000400
 80084d4:	40000800 	.word	0x40000800
 80084d8:	40000c00 	.word	0x40000c00
 80084dc:	40014000 	.word	0x40014000
 80084e0:	40014400 	.word	0x40014400
 80084e4:	40014800 	.word	0x40014800

080084e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b087      	sub	sp, #28
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
 80084f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6a1b      	ldr	r3, [r3, #32]
 80084f6:	f023 0201 	bic.w	r2, r3, #1
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6a1b      	ldr	r3, [r3, #32]
 8008502:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	699b      	ldr	r3, [r3, #24]
 800850e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f023 0303 	bic.w	r3, r3, #3
 800851e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	68fa      	ldr	r2, [r7, #12]
 8008526:	4313      	orrs	r3, r2
 8008528:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	f023 0302 	bic.w	r3, r3, #2
 8008530:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	689b      	ldr	r3, [r3, #8]
 8008536:	697a      	ldr	r2, [r7, #20]
 8008538:	4313      	orrs	r3, r2
 800853a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	4a1c      	ldr	r2, [pc, #112]	; (80085b0 <TIM_OC1_SetConfig+0xc8>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d10c      	bne.n	800855e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	f023 0308 	bic.w	r3, r3, #8
 800854a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	68db      	ldr	r3, [r3, #12]
 8008550:	697a      	ldr	r2, [r7, #20]
 8008552:	4313      	orrs	r3, r2
 8008554:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	f023 0304 	bic.w	r3, r3, #4
 800855c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	4a13      	ldr	r2, [pc, #76]	; (80085b0 <TIM_OC1_SetConfig+0xc8>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d111      	bne.n	800858a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800856c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008574:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	695b      	ldr	r3, [r3, #20]
 800857a:	693a      	ldr	r2, [r7, #16]
 800857c:	4313      	orrs	r3, r2
 800857e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	699b      	ldr	r3, [r3, #24]
 8008584:	693a      	ldr	r2, [r7, #16]
 8008586:	4313      	orrs	r3, r2
 8008588:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	693a      	ldr	r2, [r7, #16]
 800858e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	68fa      	ldr	r2, [r7, #12]
 8008594:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	685a      	ldr	r2, [r3, #4]
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	697a      	ldr	r2, [r7, #20]
 80085a2:	621a      	str	r2, [r3, #32]
}
 80085a4:	bf00      	nop
 80085a6:	371c      	adds	r7, #28
 80085a8:	46bd      	mov	sp, r7
 80085aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ae:	4770      	bx	lr
 80085b0:	40010000 	.word	0x40010000

080085b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80085b4:	b480      	push	{r7}
 80085b6:	b087      	sub	sp, #28
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
 80085bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6a1b      	ldr	r3, [r3, #32]
 80085c2:	f023 0210 	bic.w	r2, r3, #16
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6a1b      	ldr	r3, [r3, #32]
 80085ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	699b      	ldr	r3, [r3, #24]
 80085da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	021b      	lsls	r3, r3, #8
 80085f2:	68fa      	ldr	r2, [r7, #12]
 80085f4:	4313      	orrs	r3, r2
 80085f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80085f8:	697b      	ldr	r3, [r7, #20]
 80085fa:	f023 0320 	bic.w	r3, r3, #32
 80085fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	689b      	ldr	r3, [r3, #8]
 8008604:	011b      	lsls	r3, r3, #4
 8008606:	697a      	ldr	r2, [r7, #20]
 8008608:	4313      	orrs	r3, r2
 800860a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	4a1e      	ldr	r2, [pc, #120]	; (8008688 <TIM_OC2_SetConfig+0xd4>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d10d      	bne.n	8008630 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800861a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	68db      	ldr	r3, [r3, #12]
 8008620:	011b      	lsls	r3, r3, #4
 8008622:	697a      	ldr	r2, [r7, #20]
 8008624:	4313      	orrs	r3, r2
 8008626:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800862e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	4a15      	ldr	r2, [pc, #84]	; (8008688 <TIM_OC2_SetConfig+0xd4>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d113      	bne.n	8008660 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800863e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008640:	693b      	ldr	r3, [r7, #16]
 8008642:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008646:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	695b      	ldr	r3, [r3, #20]
 800864c:	009b      	lsls	r3, r3, #2
 800864e:	693a      	ldr	r2, [r7, #16]
 8008650:	4313      	orrs	r3, r2
 8008652:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	699b      	ldr	r3, [r3, #24]
 8008658:	009b      	lsls	r3, r3, #2
 800865a:	693a      	ldr	r2, [r7, #16]
 800865c:	4313      	orrs	r3, r2
 800865e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	693a      	ldr	r2, [r7, #16]
 8008664:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	68fa      	ldr	r2, [r7, #12]
 800866a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	685a      	ldr	r2, [r3, #4]
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	697a      	ldr	r2, [r7, #20]
 8008678:	621a      	str	r2, [r3, #32]
}
 800867a:	bf00      	nop
 800867c:	371c      	adds	r7, #28
 800867e:	46bd      	mov	sp, r7
 8008680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008684:	4770      	bx	lr
 8008686:	bf00      	nop
 8008688:	40010000 	.word	0x40010000

0800868c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800868c:	b480      	push	{r7}
 800868e:	b087      	sub	sp, #28
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
 8008694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6a1b      	ldr	r3, [r3, #32]
 800869a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6a1b      	ldr	r3, [r3, #32]
 80086a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	685b      	ldr	r3, [r3, #4]
 80086ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	69db      	ldr	r3, [r3, #28]
 80086b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	f023 0303 	bic.w	r3, r3, #3
 80086c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	68fa      	ldr	r2, [r7, #12]
 80086ca:	4313      	orrs	r3, r2
 80086cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80086d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	689b      	ldr	r3, [r3, #8]
 80086da:	021b      	lsls	r3, r3, #8
 80086dc:	697a      	ldr	r2, [r7, #20]
 80086de:	4313      	orrs	r3, r2
 80086e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	4a1d      	ldr	r2, [pc, #116]	; (800875c <TIM_OC3_SetConfig+0xd0>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d10d      	bne.n	8008706 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80086f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	68db      	ldr	r3, [r3, #12]
 80086f6:	021b      	lsls	r3, r3, #8
 80086f8:	697a      	ldr	r2, [r7, #20]
 80086fa:	4313      	orrs	r3, r2
 80086fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008704:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	4a14      	ldr	r2, [pc, #80]	; (800875c <TIM_OC3_SetConfig+0xd0>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d113      	bne.n	8008736 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800870e:	693b      	ldr	r3, [r7, #16]
 8008710:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008714:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800871c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	695b      	ldr	r3, [r3, #20]
 8008722:	011b      	lsls	r3, r3, #4
 8008724:	693a      	ldr	r2, [r7, #16]
 8008726:	4313      	orrs	r3, r2
 8008728:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	699b      	ldr	r3, [r3, #24]
 800872e:	011b      	lsls	r3, r3, #4
 8008730:	693a      	ldr	r2, [r7, #16]
 8008732:	4313      	orrs	r3, r2
 8008734:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	693a      	ldr	r2, [r7, #16]
 800873a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	68fa      	ldr	r2, [r7, #12]
 8008740:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	685a      	ldr	r2, [r3, #4]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	697a      	ldr	r2, [r7, #20]
 800874e:	621a      	str	r2, [r3, #32]
}
 8008750:	bf00      	nop
 8008752:	371c      	adds	r7, #28
 8008754:	46bd      	mov	sp, r7
 8008756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875a:	4770      	bx	lr
 800875c:	40010000 	.word	0x40010000

08008760 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008760:	b480      	push	{r7}
 8008762:	b087      	sub	sp, #28
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
 8008768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6a1b      	ldr	r3, [r3, #32]
 800876e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6a1b      	ldr	r3, [r3, #32]
 800877a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	69db      	ldr	r3, [r3, #28]
 8008786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800878e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008796:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	021b      	lsls	r3, r3, #8
 800879e:	68fa      	ldr	r2, [r7, #12]
 80087a0:	4313      	orrs	r3, r2
 80087a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80087a4:	693b      	ldr	r3, [r7, #16]
 80087a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80087aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	689b      	ldr	r3, [r3, #8]
 80087b0:	031b      	lsls	r3, r3, #12
 80087b2:	693a      	ldr	r2, [r7, #16]
 80087b4:	4313      	orrs	r3, r2
 80087b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	4a10      	ldr	r2, [pc, #64]	; (80087fc <TIM_OC4_SetConfig+0x9c>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d109      	bne.n	80087d4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80087c0:	697b      	ldr	r3, [r7, #20]
 80087c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80087c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	695b      	ldr	r3, [r3, #20]
 80087cc:	019b      	lsls	r3, r3, #6
 80087ce:	697a      	ldr	r2, [r7, #20]
 80087d0:	4313      	orrs	r3, r2
 80087d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	697a      	ldr	r2, [r7, #20]
 80087d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	68fa      	ldr	r2, [r7, #12]
 80087de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	685a      	ldr	r2, [r3, #4]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	693a      	ldr	r2, [r7, #16]
 80087ec:	621a      	str	r2, [r3, #32]
}
 80087ee:	bf00      	nop
 80087f0:	371c      	adds	r7, #28
 80087f2:	46bd      	mov	sp, r7
 80087f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f8:	4770      	bx	lr
 80087fa:	bf00      	nop
 80087fc:	40010000 	.word	0x40010000

08008800 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008800:	b480      	push	{r7}
 8008802:	b087      	sub	sp, #28
 8008804:	af00      	add	r7, sp, #0
 8008806:	60f8      	str	r0, [r7, #12]
 8008808:	60b9      	str	r1, [r7, #8]
 800880a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	6a1b      	ldr	r3, [r3, #32]
 8008810:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	6a1b      	ldr	r3, [r3, #32]
 8008816:	f023 0201 	bic.w	r2, r3, #1
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	699b      	ldr	r3, [r3, #24]
 8008822:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800882a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	011b      	lsls	r3, r3, #4
 8008830:	693a      	ldr	r2, [r7, #16]
 8008832:	4313      	orrs	r3, r2
 8008834:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008836:	697b      	ldr	r3, [r7, #20]
 8008838:	f023 030a 	bic.w	r3, r3, #10
 800883c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800883e:	697a      	ldr	r2, [r7, #20]
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	4313      	orrs	r3, r2
 8008844:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	693a      	ldr	r2, [r7, #16]
 800884a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	697a      	ldr	r2, [r7, #20]
 8008850:	621a      	str	r2, [r3, #32]
}
 8008852:	bf00      	nop
 8008854:	371c      	adds	r7, #28
 8008856:	46bd      	mov	sp, r7
 8008858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885c:	4770      	bx	lr

0800885e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800885e:	b480      	push	{r7}
 8008860:	b087      	sub	sp, #28
 8008862:	af00      	add	r7, sp, #0
 8008864:	60f8      	str	r0, [r7, #12]
 8008866:	60b9      	str	r1, [r7, #8]
 8008868:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	6a1b      	ldr	r3, [r3, #32]
 800886e:	f023 0210 	bic.w	r2, r3, #16
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	699b      	ldr	r3, [r3, #24]
 800887a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	6a1b      	ldr	r3, [r3, #32]
 8008880:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008888:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	031b      	lsls	r3, r3, #12
 800888e:	697a      	ldr	r2, [r7, #20]
 8008890:	4313      	orrs	r3, r2
 8008892:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008894:	693b      	ldr	r3, [r7, #16]
 8008896:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800889a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	011b      	lsls	r3, r3, #4
 80088a0:	693a      	ldr	r2, [r7, #16]
 80088a2:	4313      	orrs	r3, r2
 80088a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	697a      	ldr	r2, [r7, #20]
 80088aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	693a      	ldr	r2, [r7, #16]
 80088b0:	621a      	str	r2, [r3, #32]
}
 80088b2:	bf00      	nop
 80088b4:	371c      	adds	r7, #28
 80088b6:	46bd      	mov	sp, r7
 80088b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088bc:	4770      	bx	lr

080088be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80088be:	b480      	push	{r7}
 80088c0:	b085      	sub	sp, #20
 80088c2:	af00      	add	r7, sp, #0
 80088c4:	6078      	str	r0, [r7, #4]
 80088c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	689b      	ldr	r3, [r3, #8]
 80088cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80088d6:	683a      	ldr	r2, [r7, #0]
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	4313      	orrs	r3, r2
 80088dc:	f043 0307 	orr.w	r3, r3, #7
 80088e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	68fa      	ldr	r2, [r7, #12]
 80088e6:	609a      	str	r2, [r3, #8]
}
 80088e8:	bf00      	nop
 80088ea:	3714      	adds	r7, #20
 80088ec:	46bd      	mov	sp, r7
 80088ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f2:	4770      	bx	lr

080088f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80088f4:	b480      	push	{r7}
 80088f6:	b087      	sub	sp, #28
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	60f8      	str	r0, [r7, #12]
 80088fc:	60b9      	str	r1, [r7, #8]
 80088fe:	607a      	str	r2, [r7, #4]
 8008900:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	689b      	ldr	r3, [r3, #8]
 8008906:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008908:	697b      	ldr	r3, [r7, #20]
 800890a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800890e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	021a      	lsls	r2, r3, #8
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	431a      	orrs	r2, r3
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	4313      	orrs	r3, r2
 800891c:	697a      	ldr	r2, [r7, #20]
 800891e:	4313      	orrs	r3, r2
 8008920:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	697a      	ldr	r2, [r7, #20]
 8008926:	609a      	str	r2, [r3, #8]
}
 8008928:	bf00      	nop
 800892a:	371c      	adds	r7, #28
 800892c:	46bd      	mov	sp, r7
 800892e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008932:	4770      	bx	lr

08008934 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008934:	b480      	push	{r7}
 8008936:	b087      	sub	sp, #28
 8008938:	af00      	add	r7, sp, #0
 800893a:	60f8      	str	r0, [r7, #12]
 800893c:	60b9      	str	r1, [r7, #8]
 800893e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	f003 031f 	and.w	r3, r3, #31
 8008946:	2201      	movs	r2, #1
 8008948:	fa02 f303 	lsl.w	r3, r2, r3
 800894c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	6a1a      	ldr	r2, [r3, #32]
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	43db      	mvns	r3, r3
 8008956:	401a      	ands	r2, r3
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	6a1a      	ldr	r2, [r3, #32]
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	f003 031f 	and.w	r3, r3, #31
 8008966:	6879      	ldr	r1, [r7, #4]
 8008968:	fa01 f303 	lsl.w	r3, r1, r3
 800896c:	431a      	orrs	r2, r3
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	621a      	str	r2, [r3, #32]
}
 8008972:	bf00      	nop
 8008974:	371c      	adds	r7, #28
 8008976:	46bd      	mov	sp, r7
 8008978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897c:	4770      	bx	lr
	...

08008980 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008980:	b480      	push	{r7}
 8008982:	b085      	sub	sp, #20
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
 8008988:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008990:	2b01      	cmp	r3, #1
 8008992:	d101      	bne.n	8008998 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008994:	2302      	movs	r3, #2
 8008996:	e050      	b.n	8008a3a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2201      	movs	r2, #1
 800899c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2202      	movs	r2, #2
 80089a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	685b      	ldr	r3, [r3, #4]
 80089ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	689b      	ldr	r3, [r3, #8]
 80089b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	68fa      	ldr	r2, [r7, #12]
 80089c6:	4313      	orrs	r3, r2
 80089c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	68fa      	ldr	r2, [r7, #12]
 80089d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	4a1c      	ldr	r2, [pc, #112]	; (8008a48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80089d8:	4293      	cmp	r3, r2
 80089da:	d018      	beq.n	8008a0e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089e4:	d013      	beq.n	8008a0e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a18      	ldr	r2, [pc, #96]	; (8008a4c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d00e      	beq.n	8008a0e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a16      	ldr	r2, [pc, #88]	; (8008a50 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d009      	beq.n	8008a0e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a15      	ldr	r2, [pc, #84]	; (8008a54 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d004      	beq.n	8008a0e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4a13      	ldr	r2, [pc, #76]	; (8008a58 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d10c      	bne.n	8008a28 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	685b      	ldr	r3, [r3, #4]
 8008a1a:	68ba      	ldr	r2, [r7, #8]
 8008a1c:	4313      	orrs	r3, r2
 8008a1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	68ba      	ldr	r2, [r7, #8]
 8008a26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2200      	movs	r2, #0
 8008a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008a38:	2300      	movs	r3, #0
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3714      	adds	r7, #20
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a44:	4770      	bx	lr
 8008a46:	bf00      	nop
 8008a48:	40010000 	.word	0x40010000
 8008a4c:	40000400 	.word	0x40000400
 8008a50:	40000800 	.word	0x40000800
 8008a54:	40000c00 	.word	0x40000c00
 8008a58:	40014000 	.word	0x40014000

08008a5c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b085      	sub	sp, #20
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
 8008a64:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008a66:	2300      	movs	r3, #0
 8008a68:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a70:	2b01      	cmp	r3, #1
 8008a72:	d101      	bne.n	8008a78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008a74:	2302      	movs	r3, #2
 8008a76:	e03d      	b.n	8008af4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2201      	movs	r2, #1
 8008a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	68db      	ldr	r3, [r3, #12]
 8008a8a:	4313      	orrs	r3, r2
 8008a8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	689b      	ldr	r3, [r3, #8]
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	685b      	ldr	r3, [r3, #4]
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	4313      	orrs	r3, r2
 8008ab6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	691b      	ldr	r3, [r3, #16]
 8008ac2:	4313      	orrs	r3, r2
 8008ac4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	695b      	ldr	r3, [r3, #20]
 8008ad0:	4313      	orrs	r3, r2
 8008ad2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	69db      	ldr	r3, [r3, #28]
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	68fa      	ldr	r2, [r7, #12]
 8008ae8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2200      	movs	r2, #0
 8008aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008af2:	2300      	movs	r3, #0
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	3714      	adds	r7, #20
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr

08008b00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008b00:	b480      	push	{r7}
 8008b02:	b083      	sub	sp, #12
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008b08:	bf00      	nop
 8008b0a:	370c      	adds	r7, #12
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b12:	4770      	bx	lr

08008b14 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008b14:	b480      	push	{r7}
 8008b16:	b083      	sub	sp, #12
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008b1c:	bf00      	nop
 8008b1e:	370c      	adds	r7, #12
 8008b20:	46bd      	mov	sp, r7
 8008b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b26:	4770      	bx	lr

08008b28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b082      	sub	sp, #8
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d101      	bne.n	8008b3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b36:	2301      	movs	r3, #1
 8008b38:	e03f      	b.n	8008bba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008b40:	b2db      	uxtb	r3, r3
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d106      	bne.n	8008b54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f7fc fbc6 	bl	80052e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2224      	movs	r2, #36	; 0x24
 8008b58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	68da      	ldr	r2, [r3, #12]
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008b6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008b6c:	6878      	ldr	r0, [r7, #4]
 8008b6e:	f000 f829 	bl	8008bc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	691a      	ldr	r2, [r3, #16]
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008b80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	695a      	ldr	r2, [r3, #20]
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008b90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	68da      	ldr	r2, [r3, #12]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008ba0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2220      	movs	r2, #32
 8008bac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2220      	movs	r2, #32
 8008bb4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8008bb8:	2300      	movs	r3, #0
}
 8008bba:	4618      	mov	r0, r3
 8008bbc:	3708      	adds	r7, #8
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bd80      	pop	{r7, pc}
	...

08008bc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bc8:	b085      	sub	sp, #20
 8008bca:	af00      	add	r7, sp, #0
 8008bcc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	691b      	ldr	r3, [r3, #16]
 8008bd4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	68da      	ldr	r2, [r3, #12]
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	430a      	orrs	r2, r1
 8008be2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	689a      	ldr	r2, [r3, #8]
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	691b      	ldr	r3, [r3, #16]
 8008bec:	431a      	orrs	r2, r3
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	695b      	ldr	r3, [r3, #20]
 8008bf2:	431a      	orrs	r2, r3
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	69db      	ldr	r3, [r3, #28]
 8008bf8:	4313      	orrs	r3, r2
 8008bfa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	68db      	ldr	r3, [r3, #12]
 8008c02:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008c06:	f023 030c 	bic.w	r3, r3, #12
 8008c0a:	687a      	ldr	r2, [r7, #4]
 8008c0c:	6812      	ldr	r2, [r2, #0]
 8008c0e:	68f9      	ldr	r1, [r7, #12]
 8008c10:	430b      	orrs	r3, r1
 8008c12:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	695b      	ldr	r3, [r3, #20]
 8008c1a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	699a      	ldr	r2, [r3, #24]
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	430a      	orrs	r2, r1
 8008c28:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	69db      	ldr	r3, [r3, #28]
 8008c2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c32:	f040 818b 	bne.w	8008f4c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	4ac1      	ldr	r2, [pc, #772]	; (8008f40 <UART_SetConfig+0x37c>)
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	d005      	beq.n	8008c4c <UART_SetConfig+0x88>
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	4abf      	ldr	r2, [pc, #764]	; (8008f44 <UART_SetConfig+0x380>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	f040 80bd 	bne.w	8008dc6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008c4c:	f7fe faf6 	bl	800723c <HAL_RCC_GetPCLK2Freq>
 8008c50:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	461d      	mov	r5, r3
 8008c56:	f04f 0600 	mov.w	r6, #0
 8008c5a:	46a8      	mov	r8, r5
 8008c5c:	46b1      	mov	r9, r6
 8008c5e:	eb18 0308 	adds.w	r3, r8, r8
 8008c62:	eb49 0409 	adc.w	r4, r9, r9
 8008c66:	4698      	mov	r8, r3
 8008c68:	46a1      	mov	r9, r4
 8008c6a:	eb18 0805 	adds.w	r8, r8, r5
 8008c6e:	eb49 0906 	adc.w	r9, r9, r6
 8008c72:	f04f 0100 	mov.w	r1, #0
 8008c76:	f04f 0200 	mov.w	r2, #0
 8008c7a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008c7e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008c82:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008c86:	4688      	mov	r8, r1
 8008c88:	4691      	mov	r9, r2
 8008c8a:	eb18 0005 	adds.w	r0, r8, r5
 8008c8e:	eb49 0106 	adc.w	r1, r9, r6
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	461d      	mov	r5, r3
 8008c98:	f04f 0600 	mov.w	r6, #0
 8008c9c:	196b      	adds	r3, r5, r5
 8008c9e:	eb46 0406 	adc.w	r4, r6, r6
 8008ca2:	461a      	mov	r2, r3
 8008ca4:	4623      	mov	r3, r4
 8008ca6:	f7f7 ffd7 	bl	8000c58 <__aeabi_uldivmod>
 8008caa:	4603      	mov	r3, r0
 8008cac:	460c      	mov	r4, r1
 8008cae:	461a      	mov	r2, r3
 8008cb0:	4ba5      	ldr	r3, [pc, #660]	; (8008f48 <UART_SetConfig+0x384>)
 8008cb2:	fba3 2302 	umull	r2, r3, r3, r2
 8008cb6:	095b      	lsrs	r3, r3, #5
 8008cb8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008cbc:	68bb      	ldr	r3, [r7, #8]
 8008cbe:	461d      	mov	r5, r3
 8008cc0:	f04f 0600 	mov.w	r6, #0
 8008cc4:	46a9      	mov	r9, r5
 8008cc6:	46b2      	mov	sl, r6
 8008cc8:	eb19 0309 	adds.w	r3, r9, r9
 8008ccc:	eb4a 040a 	adc.w	r4, sl, sl
 8008cd0:	4699      	mov	r9, r3
 8008cd2:	46a2      	mov	sl, r4
 8008cd4:	eb19 0905 	adds.w	r9, r9, r5
 8008cd8:	eb4a 0a06 	adc.w	sl, sl, r6
 8008cdc:	f04f 0100 	mov.w	r1, #0
 8008ce0:	f04f 0200 	mov.w	r2, #0
 8008ce4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008ce8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008cec:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008cf0:	4689      	mov	r9, r1
 8008cf2:	4692      	mov	sl, r2
 8008cf4:	eb19 0005 	adds.w	r0, r9, r5
 8008cf8:	eb4a 0106 	adc.w	r1, sl, r6
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	461d      	mov	r5, r3
 8008d02:	f04f 0600 	mov.w	r6, #0
 8008d06:	196b      	adds	r3, r5, r5
 8008d08:	eb46 0406 	adc.w	r4, r6, r6
 8008d0c:	461a      	mov	r2, r3
 8008d0e:	4623      	mov	r3, r4
 8008d10:	f7f7 ffa2 	bl	8000c58 <__aeabi_uldivmod>
 8008d14:	4603      	mov	r3, r0
 8008d16:	460c      	mov	r4, r1
 8008d18:	461a      	mov	r2, r3
 8008d1a:	4b8b      	ldr	r3, [pc, #556]	; (8008f48 <UART_SetConfig+0x384>)
 8008d1c:	fba3 1302 	umull	r1, r3, r3, r2
 8008d20:	095b      	lsrs	r3, r3, #5
 8008d22:	2164      	movs	r1, #100	; 0x64
 8008d24:	fb01 f303 	mul.w	r3, r1, r3
 8008d28:	1ad3      	subs	r3, r2, r3
 8008d2a:	00db      	lsls	r3, r3, #3
 8008d2c:	3332      	adds	r3, #50	; 0x32
 8008d2e:	4a86      	ldr	r2, [pc, #536]	; (8008f48 <UART_SetConfig+0x384>)
 8008d30:	fba2 2303 	umull	r2, r3, r2, r3
 8008d34:	095b      	lsrs	r3, r3, #5
 8008d36:	005b      	lsls	r3, r3, #1
 8008d38:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008d3c:	4498      	add	r8, r3
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	461d      	mov	r5, r3
 8008d42:	f04f 0600 	mov.w	r6, #0
 8008d46:	46a9      	mov	r9, r5
 8008d48:	46b2      	mov	sl, r6
 8008d4a:	eb19 0309 	adds.w	r3, r9, r9
 8008d4e:	eb4a 040a 	adc.w	r4, sl, sl
 8008d52:	4699      	mov	r9, r3
 8008d54:	46a2      	mov	sl, r4
 8008d56:	eb19 0905 	adds.w	r9, r9, r5
 8008d5a:	eb4a 0a06 	adc.w	sl, sl, r6
 8008d5e:	f04f 0100 	mov.w	r1, #0
 8008d62:	f04f 0200 	mov.w	r2, #0
 8008d66:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008d6a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008d6e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008d72:	4689      	mov	r9, r1
 8008d74:	4692      	mov	sl, r2
 8008d76:	eb19 0005 	adds.w	r0, r9, r5
 8008d7a:	eb4a 0106 	adc.w	r1, sl, r6
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	685b      	ldr	r3, [r3, #4]
 8008d82:	461d      	mov	r5, r3
 8008d84:	f04f 0600 	mov.w	r6, #0
 8008d88:	196b      	adds	r3, r5, r5
 8008d8a:	eb46 0406 	adc.w	r4, r6, r6
 8008d8e:	461a      	mov	r2, r3
 8008d90:	4623      	mov	r3, r4
 8008d92:	f7f7 ff61 	bl	8000c58 <__aeabi_uldivmod>
 8008d96:	4603      	mov	r3, r0
 8008d98:	460c      	mov	r4, r1
 8008d9a:	461a      	mov	r2, r3
 8008d9c:	4b6a      	ldr	r3, [pc, #424]	; (8008f48 <UART_SetConfig+0x384>)
 8008d9e:	fba3 1302 	umull	r1, r3, r3, r2
 8008da2:	095b      	lsrs	r3, r3, #5
 8008da4:	2164      	movs	r1, #100	; 0x64
 8008da6:	fb01 f303 	mul.w	r3, r1, r3
 8008daa:	1ad3      	subs	r3, r2, r3
 8008dac:	00db      	lsls	r3, r3, #3
 8008dae:	3332      	adds	r3, #50	; 0x32
 8008db0:	4a65      	ldr	r2, [pc, #404]	; (8008f48 <UART_SetConfig+0x384>)
 8008db2:	fba2 2303 	umull	r2, r3, r2, r3
 8008db6:	095b      	lsrs	r3, r3, #5
 8008db8:	f003 0207 	and.w	r2, r3, #7
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	4442      	add	r2, r8
 8008dc2:	609a      	str	r2, [r3, #8]
 8008dc4:	e26f      	b.n	80092a6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008dc6:	f7fe fa25 	bl	8007214 <HAL_RCC_GetPCLK1Freq>
 8008dca:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	461d      	mov	r5, r3
 8008dd0:	f04f 0600 	mov.w	r6, #0
 8008dd4:	46a8      	mov	r8, r5
 8008dd6:	46b1      	mov	r9, r6
 8008dd8:	eb18 0308 	adds.w	r3, r8, r8
 8008ddc:	eb49 0409 	adc.w	r4, r9, r9
 8008de0:	4698      	mov	r8, r3
 8008de2:	46a1      	mov	r9, r4
 8008de4:	eb18 0805 	adds.w	r8, r8, r5
 8008de8:	eb49 0906 	adc.w	r9, r9, r6
 8008dec:	f04f 0100 	mov.w	r1, #0
 8008df0:	f04f 0200 	mov.w	r2, #0
 8008df4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008df8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008dfc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008e00:	4688      	mov	r8, r1
 8008e02:	4691      	mov	r9, r2
 8008e04:	eb18 0005 	adds.w	r0, r8, r5
 8008e08:	eb49 0106 	adc.w	r1, r9, r6
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	461d      	mov	r5, r3
 8008e12:	f04f 0600 	mov.w	r6, #0
 8008e16:	196b      	adds	r3, r5, r5
 8008e18:	eb46 0406 	adc.w	r4, r6, r6
 8008e1c:	461a      	mov	r2, r3
 8008e1e:	4623      	mov	r3, r4
 8008e20:	f7f7 ff1a 	bl	8000c58 <__aeabi_uldivmod>
 8008e24:	4603      	mov	r3, r0
 8008e26:	460c      	mov	r4, r1
 8008e28:	461a      	mov	r2, r3
 8008e2a:	4b47      	ldr	r3, [pc, #284]	; (8008f48 <UART_SetConfig+0x384>)
 8008e2c:	fba3 2302 	umull	r2, r3, r3, r2
 8008e30:	095b      	lsrs	r3, r3, #5
 8008e32:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	461d      	mov	r5, r3
 8008e3a:	f04f 0600 	mov.w	r6, #0
 8008e3e:	46a9      	mov	r9, r5
 8008e40:	46b2      	mov	sl, r6
 8008e42:	eb19 0309 	adds.w	r3, r9, r9
 8008e46:	eb4a 040a 	adc.w	r4, sl, sl
 8008e4a:	4699      	mov	r9, r3
 8008e4c:	46a2      	mov	sl, r4
 8008e4e:	eb19 0905 	adds.w	r9, r9, r5
 8008e52:	eb4a 0a06 	adc.w	sl, sl, r6
 8008e56:	f04f 0100 	mov.w	r1, #0
 8008e5a:	f04f 0200 	mov.w	r2, #0
 8008e5e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008e62:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008e66:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008e6a:	4689      	mov	r9, r1
 8008e6c:	4692      	mov	sl, r2
 8008e6e:	eb19 0005 	adds.w	r0, r9, r5
 8008e72:	eb4a 0106 	adc.w	r1, sl, r6
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	685b      	ldr	r3, [r3, #4]
 8008e7a:	461d      	mov	r5, r3
 8008e7c:	f04f 0600 	mov.w	r6, #0
 8008e80:	196b      	adds	r3, r5, r5
 8008e82:	eb46 0406 	adc.w	r4, r6, r6
 8008e86:	461a      	mov	r2, r3
 8008e88:	4623      	mov	r3, r4
 8008e8a:	f7f7 fee5 	bl	8000c58 <__aeabi_uldivmod>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	460c      	mov	r4, r1
 8008e92:	461a      	mov	r2, r3
 8008e94:	4b2c      	ldr	r3, [pc, #176]	; (8008f48 <UART_SetConfig+0x384>)
 8008e96:	fba3 1302 	umull	r1, r3, r3, r2
 8008e9a:	095b      	lsrs	r3, r3, #5
 8008e9c:	2164      	movs	r1, #100	; 0x64
 8008e9e:	fb01 f303 	mul.w	r3, r1, r3
 8008ea2:	1ad3      	subs	r3, r2, r3
 8008ea4:	00db      	lsls	r3, r3, #3
 8008ea6:	3332      	adds	r3, #50	; 0x32
 8008ea8:	4a27      	ldr	r2, [pc, #156]	; (8008f48 <UART_SetConfig+0x384>)
 8008eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8008eae:	095b      	lsrs	r3, r3, #5
 8008eb0:	005b      	lsls	r3, r3, #1
 8008eb2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008eb6:	4498      	add	r8, r3
 8008eb8:	68bb      	ldr	r3, [r7, #8]
 8008eba:	461d      	mov	r5, r3
 8008ebc:	f04f 0600 	mov.w	r6, #0
 8008ec0:	46a9      	mov	r9, r5
 8008ec2:	46b2      	mov	sl, r6
 8008ec4:	eb19 0309 	adds.w	r3, r9, r9
 8008ec8:	eb4a 040a 	adc.w	r4, sl, sl
 8008ecc:	4699      	mov	r9, r3
 8008ece:	46a2      	mov	sl, r4
 8008ed0:	eb19 0905 	adds.w	r9, r9, r5
 8008ed4:	eb4a 0a06 	adc.w	sl, sl, r6
 8008ed8:	f04f 0100 	mov.w	r1, #0
 8008edc:	f04f 0200 	mov.w	r2, #0
 8008ee0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008ee4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008ee8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008eec:	4689      	mov	r9, r1
 8008eee:	4692      	mov	sl, r2
 8008ef0:	eb19 0005 	adds.w	r0, r9, r5
 8008ef4:	eb4a 0106 	adc.w	r1, sl, r6
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	685b      	ldr	r3, [r3, #4]
 8008efc:	461d      	mov	r5, r3
 8008efe:	f04f 0600 	mov.w	r6, #0
 8008f02:	196b      	adds	r3, r5, r5
 8008f04:	eb46 0406 	adc.w	r4, r6, r6
 8008f08:	461a      	mov	r2, r3
 8008f0a:	4623      	mov	r3, r4
 8008f0c:	f7f7 fea4 	bl	8000c58 <__aeabi_uldivmod>
 8008f10:	4603      	mov	r3, r0
 8008f12:	460c      	mov	r4, r1
 8008f14:	461a      	mov	r2, r3
 8008f16:	4b0c      	ldr	r3, [pc, #48]	; (8008f48 <UART_SetConfig+0x384>)
 8008f18:	fba3 1302 	umull	r1, r3, r3, r2
 8008f1c:	095b      	lsrs	r3, r3, #5
 8008f1e:	2164      	movs	r1, #100	; 0x64
 8008f20:	fb01 f303 	mul.w	r3, r1, r3
 8008f24:	1ad3      	subs	r3, r2, r3
 8008f26:	00db      	lsls	r3, r3, #3
 8008f28:	3332      	adds	r3, #50	; 0x32
 8008f2a:	4a07      	ldr	r2, [pc, #28]	; (8008f48 <UART_SetConfig+0x384>)
 8008f2c:	fba2 2303 	umull	r2, r3, r2, r3
 8008f30:	095b      	lsrs	r3, r3, #5
 8008f32:	f003 0207 	and.w	r2, r3, #7
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	4442      	add	r2, r8
 8008f3c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8008f3e:	e1b2      	b.n	80092a6 <UART_SetConfig+0x6e2>
 8008f40:	40011000 	.word	0x40011000
 8008f44:	40011400 	.word	0x40011400
 8008f48:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	4ad7      	ldr	r2, [pc, #860]	; (80092b0 <UART_SetConfig+0x6ec>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d005      	beq.n	8008f62 <UART_SetConfig+0x39e>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	4ad6      	ldr	r2, [pc, #856]	; (80092b4 <UART_SetConfig+0x6f0>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	f040 80d1 	bne.w	8009104 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8008f62:	f7fe f96b 	bl	800723c <HAL_RCC_GetPCLK2Freq>
 8008f66:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	469a      	mov	sl, r3
 8008f6c:	f04f 0b00 	mov.w	fp, #0
 8008f70:	46d0      	mov	r8, sl
 8008f72:	46d9      	mov	r9, fp
 8008f74:	eb18 0308 	adds.w	r3, r8, r8
 8008f78:	eb49 0409 	adc.w	r4, r9, r9
 8008f7c:	4698      	mov	r8, r3
 8008f7e:	46a1      	mov	r9, r4
 8008f80:	eb18 080a 	adds.w	r8, r8, sl
 8008f84:	eb49 090b 	adc.w	r9, r9, fp
 8008f88:	f04f 0100 	mov.w	r1, #0
 8008f8c:	f04f 0200 	mov.w	r2, #0
 8008f90:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008f94:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008f98:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008f9c:	4688      	mov	r8, r1
 8008f9e:	4691      	mov	r9, r2
 8008fa0:	eb1a 0508 	adds.w	r5, sl, r8
 8008fa4:	eb4b 0609 	adc.w	r6, fp, r9
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	685b      	ldr	r3, [r3, #4]
 8008fac:	4619      	mov	r1, r3
 8008fae:	f04f 0200 	mov.w	r2, #0
 8008fb2:	f04f 0300 	mov.w	r3, #0
 8008fb6:	f04f 0400 	mov.w	r4, #0
 8008fba:	0094      	lsls	r4, r2, #2
 8008fbc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008fc0:	008b      	lsls	r3, r1, #2
 8008fc2:	461a      	mov	r2, r3
 8008fc4:	4623      	mov	r3, r4
 8008fc6:	4628      	mov	r0, r5
 8008fc8:	4631      	mov	r1, r6
 8008fca:	f7f7 fe45 	bl	8000c58 <__aeabi_uldivmod>
 8008fce:	4603      	mov	r3, r0
 8008fd0:	460c      	mov	r4, r1
 8008fd2:	461a      	mov	r2, r3
 8008fd4:	4bb8      	ldr	r3, [pc, #736]	; (80092b8 <UART_SetConfig+0x6f4>)
 8008fd6:	fba3 2302 	umull	r2, r3, r3, r2
 8008fda:	095b      	lsrs	r3, r3, #5
 8008fdc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	469b      	mov	fp, r3
 8008fe4:	f04f 0c00 	mov.w	ip, #0
 8008fe8:	46d9      	mov	r9, fp
 8008fea:	46e2      	mov	sl, ip
 8008fec:	eb19 0309 	adds.w	r3, r9, r9
 8008ff0:	eb4a 040a 	adc.w	r4, sl, sl
 8008ff4:	4699      	mov	r9, r3
 8008ff6:	46a2      	mov	sl, r4
 8008ff8:	eb19 090b 	adds.w	r9, r9, fp
 8008ffc:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009000:	f04f 0100 	mov.w	r1, #0
 8009004:	f04f 0200 	mov.w	r2, #0
 8009008:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800900c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009010:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009014:	4689      	mov	r9, r1
 8009016:	4692      	mov	sl, r2
 8009018:	eb1b 0509 	adds.w	r5, fp, r9
 800901c:	eb4c 060a 	adc.w	r6, ip, sl
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	685b      	ldr	r3, [r3, #4]
 8009024:	4619      	mov	r1, r3
 8009026:	f04f 0200 	mov.w	r2, #0
 800902a:	f04f 0300 	mov.w	r3, #0
 800902e:	f04f 0400 	mov.w	r4, #0
 8009032:	0094      	lsls	r4, r2, #2
 8009034:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009038:	008b      	lsls	r3, r1, #2
 800903a:	461a      	mov	r2, r3
 800903c:	4623      	mov	r3, r4
 800903e:	4628      	mov	r0, r5
 8009040:	4631      	mov	r1, r6
 8009042:	f7f7 fe09 	bl	8000c58 <__aeabi_uldivmod>
 8009046:	4603      	mov	r3, r0
 8009048:	460c      	mov	r4, r1
 800904a:	461a      	mov	r2, r3
 800904c:	4b9a      	ldr	r3, [pc, #616]	; (80092b8 <UART_SetConfig+0x6f4>)
 800904e:	fba3 1302 	umull	r1, r3, r3, r2
 8009052:	095b      	lsrs	r3, r3, #5
 8009054:	2164      	movs	r1, #100	; 0x64
 8009056:	fb01 f303 	mul.w	r3, r1, r3
 800905a:	1ad3      	subs	r3, r2, r3
 800905c:	011b      	lsls	r3, r3, #4
 800905e:	3332      	adds	r3, #50	; 0x32
 8009060:	4a95      	ldr	r2, [pc, #596]	; (80092b8 <UART_SetConfig+0x6f4>)
 8009062:	fba2 2303 	umull	r2, r3, r2, r3
 8009066:	095b      	lsrs	r3, r3, #5
 8009068:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800906c:	4498      	add	r8, r3
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	469b      	mov	fp, r3
 8009072:	f04f 0c00 	mov.w	ip, #0
 8009076:	46d9      	mov	r9, fp
 8009078:	46e2      	mov	sl, ip
 800907a:	eb19 0309 	adds.w	r3, r9, r9
 800907e:	eb4a 040a 	adc.w	r4, sl, sl
 8009082:	4699      	mov	r9, r3
 8009084:	46a2      	mov	sl, r4
 8009086:	eb19 090b 	adds.w	r9, r9, fp
 800908a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800908e:	f04f 0100 	mov.w	r1, #0
 8009092:	f04f 0200 	mov.w	r2, #0
 8009096:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800909a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800909e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80090a2:	4689      	mov	r9, r1
 80090a4:	4692      	mov	sl, r2
 80090a6:	eb1b 0509 	adds.w	r5, fp, r9
 80090aa:	eb4c 060a 	adc.w	r6, ip, sl
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	685b      	ldr	r3, [r3, #4]
 80090b2:	4619      	mov	r1, r3
 80090b4:	f04f 0200 	mov.w	r2, #0
 80090b8:	f04f 0300 	mov.w	r3, #0
 80090bc:	f04f 0400 	mov.w	r4, #0
 80090c0:	0094      	lsls	r4, r2, #2
 80090c2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80090c6:	008b      	lsls	r3, r1, #2
 80090c8:	461a      	mov	r2, r3
 80090ca:	4623      	mov	r3, r4
 80090cc:	4628      	mov	r0, r5
 80090ce:	4631      	mov	r1, r6
 80090d0:	f7f7 fdc2 	bl	8000c58 <__aeabi_uldivmod>
 80090d4:	4603      	mov	r3, r0
 80090d6:	460c      	mov	r4, r1
 80090d8:	461a      	mov	r2, r3
 80090da:	4b77      	ldr	r3, [pc, #476]	; (80092b8 <UART_SetConfig+0x6f4>)
 80090dc:	fba3 1302 	umull	r1, r3, r3, r2
 80090e0:	095b      	lsrs	r3, r3, #5
 80090e2:	2164      	movs	r1, #100	; 0x64
 80090e4:	fb01 f303 	mul.w	r3, r1, r3
 80090e8:	1ad3      	subs	r3, r2, r3
 80090ea:	011b      	lsls	r3, r3, #4
 80090ec:	3332      	adds	r3, #50	; 0x32
 80090ee:	4a72      	ldr	r2, [pc, #456]	; (80092b8 <UART_SetConfig+0x6f4>)
 80090f0:	fba2 2303 	umull	r2, r3, r2, r3
 80090f4:	095b      	lsrs	r3, r3, #5
 80090f6:	f003 020f 	and.w	r2, r3, #15
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	4442      	add	r2, r8
 8009100:	609a      	str	r2, [r3, #8]
 8009102:	e0d0      	b.n	80092a6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8009104:	f7fe f886 	bl	8007214 <HAL_RCC_GetPCLK1Freq>
 8009108:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	469a      	mov	sl, r3
 800910e:	f04f 0b00 	mov.w	fp, #0
 8009112:	46d0      	mov	r8, sl
 8009114:	46d9      	mov	r9, fp
 8009116:	eb18 0308 	adds.w	r3, r8, r8
 800911a:	eb49 0409 	adc.w	r4, r9, r9
 800911e:	4698      	mov	r8, r3
 8009120:	46a1      	mov	r9, r4
 8009122:	eb18 080a 	adds.w	r8, r8, sl
 8009126:	eb49 090b 	adc.w	r9, r9, fp
 800912a:	f04f 0100 	mov.w	r1, #0
 800912e:	f04f 0200 	mov.w	r2, #0
 8009132:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009136:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800913a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800913e:	4688      	mov	r8, r1
 8009140:	4691      	mov	r9, r2
 8009142:	eb1a 0508 	adds.w	r5, sl, r8
 8009146:	eb4b 0609 	adc.w	r6, fp, r9
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	685b      	ldr	r3, [r3, #4]
 800914e:	4619      	mov	r1, r3
 8009150:	f04f 0200 	mov.w	r2, #0
 8009154:	f04f 0300 	mov.w	r3, #0
 8009158:	f04f 0400 	mov.w	r4, #0
 800915c:	0094      	lsls	r4, r2, #2
 800915e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009162:	008b      	lsls	r3, r1, #2
 8009164:	461a      	mov	r2, r3
 8009166:	4623      	mov	r3, r4
 8009168:	4628      	mov	r0, r5
 800916a:	4631      	mov	r1, r6
 800916c:	f7f7 fd74 	bl	8000c58 <__aeabi_uldivmod>
 8009170:	4603      	mov	r3, r0
 8009172:	460c      	mov	r4, r1
 8009174:	461a      	mov	r2, r3
 8009176:	4b50      	ldr	r3, [pc, #320]	; (80092b8 <UART_SetConfig+0x6f4>)
 8009178:	fba3 2302 	umull	r2, r3, r3, r2
 800917c:	095b      	lsrs	r3, r3, #5
 800917e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	469b      	mov	fp, r3
 8009186:	f04f 0c00 	mov.w	ip, #0
 800918a:	46d9      	mov	r9, fp
 800918c:	46e2      	mov	sl, ip
 800918e:	eb19 0309 	adds.w	r3, r9, r9
 8009192:	eb4a 040a 	adc.w	r4, sl, sl
 8009196:	4699      	mov	r9, r3
 8009198:	46a2      	mov	sl, r4
 800919a:	eb19 090b 	adds.w	r9, r9, fp
 800919e:	eb4a 0a0c 	adc.w	sl, sl, ip
 80091a2:	f04f 0100 	mov.w	r1, #0
 80091a6:	f04f 0200 	mov.w	r2, #0
 80091aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80091ae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80091b2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80091b6:	4689      	mov	r9, r1
 80091b8:	4692      	mov	sl, r2
 80091ba:	eb1b 0509 	adds.w	r5, fp, r9
 80091be:	eb4c 060a 	adc.w	r6, ip, sl
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	685b      	ldr	r3, [r3, #4]
 80091c6:	4619      	mov	r1, r3
 80091c8:	f04f 0200 	mov.w	r2, #0
 80091cc:	f04f 0300 	mov.w	r3, #0
 80091d0:	f04f 0400 	mov.w	r4, #0
 80091d4:	0094      	lsls	r4, r2, #2
 80091d6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80091da:	008b      	lsls	r3, r1, #2
 80091dc:	461a      	mov	r2, r3
 80091de:	4623      	mov	r3, r4
 80091e0:	4628      	mov	r0, r5
 80091e2:	4631      	mov	r1, r6
 80091e4:	f7f7 fd38 	bl	8000c58 <__aeabi_uldivmod>
 80091e8:	4603      	mov	r3, r0
 80091ea:	460c      	mov	r4, r1
 80091ec:	461a      	mov	r2, r3
 80091ee:	4b32      	ldr	r3, [pc, #200]	; (80092b8 <UART_SetConfig+0x6f4>)
 80091f0:	fba3 1302 	umull	r1, r3, r3, r2
 80091f4:	095b      	lsrs	r3, r3, #5
 80091f6:	2164      	movs	r1, #100	; 0x64
 80091f8:	fb01 f303 	mul.w	r3, r1, r3
 80091fc:	1ad3      	subs	r3, r2, r3
 80091fe:	011b      	lsls	r3, r3, #4
 8009200:	3332      	adds	r3, #50	; 0x32
 8009202:	4a2d      	ldr	r2, [pc, #180]	; (80092b8 <UART_SetConfig+0x6f4>)
 8009204:	fba2 2303 	umull	r2, r3, r2, r3
 8009208:	095b      	lsrs	r3, r3, #5
 800920a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800920e:	4498      	add	r8, r3
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	469b      	mov	fp, r3
 8009214:	f04f 0c00 	mov.w	ip, #0
 8009218:	46d9      	mov	r9, fp
 800921a:	46e2      	mov	sl, ip
 800921c:	eb19 0309 	adds.w	r3, r9, r9
 8009220:	eb4a 040a 	adc.w	r4, sl, sl
 8009224:	4699      	mov	r9, r3
 8009226:	46a2      	mov	sl, r4
 8009228:	eb19 090b 	adds.w	r9, r9, fp
 800922c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009230:	f04f 0100 	mov.w	r1, #0
 8009234:	f04f 0200 	mov.w	r2, #0
 8009238:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800923c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009240:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009244:	4689      	mov	r9, r1
 8009246:	4692      	mov	sl, r2
 8009248:	eb1b 0509 	adds.w	r5, fp, r9
 800924c:	eb4c 060a 	adc.w	r6, ip, sl
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	4619      	mov	r1, r3
 8009256:	f04f 0200 	mov.w	r2, #0
 800925a:	f04f 0300 	mov.w	r3, #0
 800925e:	f04f 0400 	mov.w	r4, #0
 8009262:	0094      	lsls	r4, r2, #2
 8009264:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009268:	008b      	lsls	r3, r1, #2
 800926a:	461a      	mov	r2, r3
 800926c:	4623      	mov	r3, r4
 800926e:	4628      	mov	r0, r5
 8009270:	4631      	mov	r1, r6
 8009272:	f7f7 fcf1 	bl	8000c58 <__aeabi_uldivmod>
 8009276:	4603      	mov	r3, r0
 8009278:	460c      	mov	r4, r1
 800927a:	461a      	mov	r2, r3
 800927c:	4b0e      	ldr	r3, [pc, #56]	; (80092b8 <UART_SetConfig+0x6f4>)
 800927e:	fba3 1302 	umull	r1, r3, r3, r2
 8009282:	095b      	lsrs	r3, r3, #5
 8009284:	2164      	movs	r1, #100	; 0x64
 8009286:	fb01 f303 	mul.w	r3, r1, r3
 800928a:	1ad3      	subs	r3, r2, r3
 800928c:	011b      	lsls	r3, r3, #4
 800928e:	3332      	adds	r3, #50	; 0x32
 8009290:	4a09      	ldr	r2, [pc, #36]	; (80092b8 <UART_SetConfig+0x6f4>)
 8009292:	fba2 2303 	umull	r2, r3, r2, r3
 8009296:	095b      	lsrs	r3, r3, #5
 8009298:	f003 020f 	and.w	r2, r3, #15
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	4442      	add	r2, r8
 80092a2:	609a      	str	r2, [r3, #8]
}
 80092a4:	e7ff      	b.n	80092a6 <UART_SetConfig+0x6e2>
 80092a6:	bf00      	nop
 80092a8:	3714      	adds	r7, #20
 80092aa:	46bd      	mov	sp, r7
 80092ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092b0:	40011000 	.word	0x40011000
 80092b4:	40011400 	.word	0x40011400
 80092b8:	51eb851f 	.word	0x51eb851f

080092bc <__errno>:
 80092bc:	4b01      	ldr	r3, [pc, #4]	; (80092c4 <__errno+0x8>)
 80092be:	6818      	ldr	r0, [r3, #0]
 80092c0:	4770      	bx	lr
 80092c2:	bf00      	nop
 80092c4:	20000010 	.word	0x20000010

080092c8 <__libc_init_array>:
 80092c8:	b570      	push	{r4, r5, r6, lr}
 80092ca:	4e0d      	ldr	r6, [pc, #52]	; (8009300 <__libc_init_array+0x38>)
 80092cc:	4c0d      	ldr	r4, [pc, #52]	; (8009304 <__libc_init_array+0x3c>)
 80092ce:	1ba4      	subs	r4, r4, r6
 80092d0:	10a4      	asrs	r4, r4, #2
 80092d2:	2500      	movs	r5, #0
 80092d4:	42a5      	cmp	r5, r4
 80092d6:	d109      	bne.n	80092ec <__libc_init_array+0x24>
 80092d8:	4e0b      	ldr	r6, [pc, #44]	; (8009308 <__libc_init_array+0x40>)
 80092da:	4c0c      	ldr	r4, [pc, #48]	; (800930c <__libc_init_array+0x44>)
 80092dc:	f003 fd66 	bl	800cdac <_init>
 80092e0:	1ba4      	subs	r4, r4, r6
 80092e2:	10a4      	asrs	r4, r4, #2
 80092e4:	2500      	movs	r5, #0
 80092e6:	42a5      	cmp	r5, r4
 80092e8:	d105      	bne.n	80092f6 <__libc_init_array+0x2e>
 80092ea:	bd70      	pop	{r4, r5, r6, pc}
 80092ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80092f0:	4798      	blx	r3
 80092f2:	3501      	adds	r5, #1
 80092f4:	e7ee      	b.n	80092d4 <__libc_init_array+0xc>
 80092f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80092fa:	4798      	blx	r3
 80092fc:	3501      	adds	r5, #1
 80092fe:	e7f2      	b.n	80092e6 <__libc_init_array+0x1e>
 8009300:	0800d598 	.word	0x0800d598
 8009304:	0800d598 	.word	0x0800d598
 8009308:	0800d598 	.word	0x0800d598
 800930c:	0800d59c 	.word	0x0800d59c

08009310 <memcpy>:
 8009310:	b510      	push	{r4, lr}
 8009312:	1e43      	subs	r3, r0, #1
 8009314:	440a      	add	r2, r1
 8009316:	4291      	cmp	r1, r2
 8009318:	d100      	bne.n	800931c <memcpy+0xc>
 800931a:	bd10      	pop	{r4, pc}
 800931c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009320:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009324:	e7f7      	b.n	8009316 <memcpy+0x6>

08009326 <memset>:
 8009326:	4402      	add	r2, r0
 8009328:	4603      	mov	r3, r0
 800932a:	4293      	cmp	r3, r2
 800932c:	d100      	bne.n	8009330 <memset+0xa>
 800932e:	4770      	bx	lr
 8009330:	f803 1b01 	strb.w	r1, [r3], #1
 8009334:	e7f9      	b.n	800932a <memset+0x4>

08009336 <__cvt>:
 8009336:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800933a:	ec55 4b10 	vmov	r4, r5, d0
 800933e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009340:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009344:	2d00      	cmp	r5, #0
 8009346:	460e      	mov	r6, r1
 8009348:	4691      	mov	r9, r2
 800934a:	4619      	mov	r1, r3
 800934c:	bfb8      	it	lt
 800934e:	4622      	movlt	r2, r4
 8009350:	462b      	mov	r3, r5
 8009352:	f027 0720 	bic.w	r7, r7, #32
 8009356:	bfbb      	ittet	lt
 8009358:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800935c:	461d      	movlt	r5, r3
 800935e:	2300      	movge	r3, #0
 8009360:	232d      	movlt	r3, #45	; 0x2d
 8009362:	bfb8      	it	lt
 8009364:	4614      	movlt	r4, r2
 8009366:	2f46      	cmp	r7, #70	; 0x46
 8009368:	700b      	strb	r3, [r1, #0]
 800936a:	d004      	beq.n	8009376 <__cvt+0x40>
 800936c:	2f45      	cmp	r7, #69	; 0x45
 800936e:	d100      	bne.n	8009372 <__cvt+0x3c>
 8009370:	3601      	adds	r6, #1
 8009372:	2102      	movs	r1, #2
 8009374:	e000      	b.n	8009378 <__cvt+0x42>
 8009376:	2103      	movs	r1, #3
 8009378:	ab03      	add	r3, sp, #12
 800937a:	9301      	str	r3, [sp, #4]
 800937c:	ab02      	add	r3, sp, #8
 800937e:	9300      	str	r3, [sp, #0]
 8009380:	4632      	mov	r2, r6
 8009382:	4653      	mov	r3, sl
 8009384:	ec45 4b10 	vmov	d0, r4, r5
 8009388:	f000 fcde 	bl	8009d48 <_dtoa_r>
 800938c:	2f47      	cmp	r7, #71	; 0x47
 800938e:	4680      	mov	r8, r0
 8009390:	d102      	bne.n	8009398 <__cvt+0x62>
 8009392:	f019 0f01 	tst.w	r9, #1
 8009396:	d026      	beq.n	80093e6 <__cvt+0xb0>
 8009398:	2f46      	cmp	r7, #70	; 0x46
 800939a:	eb08 0906 	add.w	r9, r8, r6
 800939e:	d111      	bne.n	80093c4 <__cvt+0x8e>
 80093a0:	f898 3000 	ldrb.w	r3, [r8]
 80093a4:	2b30      	cmp	r3, #48	; 0x30
 80093a6:	d10a      	bne.n	80093be <__cvt+0x88>
 80093a8:	2200      	movs	r2, #0
 80093aa:	2300      	movs	r3, #0
 80093ac:	4620      	mov	r0, r4
 80093ae:	4629      	mov	r1, r5
 80093b0:	f7f7 fb92 	bl	8000ad8 <__aeabi_dcmpeq>
 80093b4:	b918      	cbnz	r0, 80093be <__cvt+0x88>
 80093b6:	f1c6 0601 	rsb	r6, r6, #1
 80093ba:	f8ca 6000 	str.w	r6, [sl]
 80093be:	f8da 3000 	ldr.w	r3, [sl]
 80093c2:	4499      	add	r9, r3
 80093c4:	2200      	movs	r2, #0
 80093c6:	2300      	movs	r3, #0
 80093c8:	4620      	mov	r0, r4
 80093ca:	4629      	mov	r1, r5
 80093cc:	f7f7 fb84 	bl	8000ad8 <__aeabi_dcmpeq>
 80093d0:	b938      	cbnz	r0, 80093e2 <__cvt+0xac>
 80093d2:	2230      	movs	r2, #48	; 0x30
 80093d4:	9b03      	ldr	r3, [sp, #12]
 80093d6:	454b      	cmp	r3, r9
 80093d8:	d205      	bcs.n	80093e6 <__cvt+0xb0>
 80093da:	1c59      	adds	r1, r3, #1
 80093dc:	9103      	str	r1, [sp, #12]
 80093de:	701a      	strb	r2, [r3, #0]
 80093e0:	e7f8      	b.n	80093d4 <__cvt+0x9e>
 80093e2:	f8cd 900c 	str.w	r9, [sp, #12]
 80093e6:	9b03      	ldr	r3, [sp, #12]
 80093e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80093ea:	eba3 0308 	sub.w	r3, r3, r8
 80093ee:	4640      	mov	r0, r8
 80093f0:	6013      	str	r3, [r2, #0]
 80093f2:	b004      	add	sp, #16
 80093f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080093f8 <__exponent>:
 80093f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093fa:	2900      	cmp	r1, #0
 80093fc:	4604      	mov	r4, r0
 80093fe:	bfba      	itte	lt
 8009400:	4249      	neglt	r1, r1
 8009402:	232d      	movlt	r3, #45	; 0x2d
 8009404:	232b      	movge	r3, #43	; 0x2b
 8009406:	2909      	cmp	r1, #9
 8009408:	f804 2b02 	strb.w	r2, [r4], #2
 800940c:	7043      	strb	r3, [r0, #1]
 800940e:	dd20      	ble.n	8009452 <__exponent+0x5a>
 8009410:	f10d 0307 	add.w	r3, sp, #7
 8009414:	461f      	mov	r7, r3
 8009416:	260a      	movs	r6, #10
 8009418:	fb91 f5f6 	sdiv	r5, r1, r6
 800941c:	fb06 1115 	mls	r1, r6, r5, r1
 8009420:	3130      	adds	r1, #48	; 0x30
 8009422:	2d09      	cmp	r5, #9
 8009424:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009428:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800942c:	4629      	mov	r1, r5
 800942e:	dc09      	bgt.n	8009444 <__exponent+0x4c>
 8009430:	3130      	adds	r1, #48	; 0x30
 8009432:	3b02      	subs	r3, #2
 8009434:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009438:	42bb      	cmp	r3, r7
 800943a:	4622      	mov	r2, r4
 800943c:	d304      	bcc.n	8009448 <__exponent+0x50>
 800943e:	1a10      	subs	r0, r2, r0
 8009440:	b003      	add	sp, #12
 8009442:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009444:	4613      	mov	r3, r2
 8009446:	e7e7      	b.n	8009418 <__exponent+0x20>
 8009448:	f813 2b01 	ldrb.w	r2, [r3], #1
 800944c:	f804 2b01 	strb.w	r2, [r4], #1
 8009450:	e7f2      	b.n	8009438 <__exponent+0x40>
 8009452:	2330      	movs	r3, #48	; 0x30
 8009454:	4419      	add	r1, r3
 8009456:	7083      	strb	r3, [r0, #2]
 8009458:	1d02      	adds	r2, r0, #4
 800945a:	70c1      	strb	r1, [r0, #3]
 800945c:	e7ef      	b.n	800943e <__exponent+0x46>
	...

08009460 <_printf_float>:
 8009460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009464:	b08d      	sub	sp, #52	; 0x34
 8009466:	460c      	mov	r4, r1
 8009468:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800946c:	4616      	mov	r6, r2
 800946e:	461f      	mov	r7, r3
 8009470:	4605      	mov	r5, r0
 8009472:	f001 fa21 	bl	800a8b8 <_localeconv_r>
 8009476:	6803      	ldr	r3, [r0, #0]
 8009478:	9304      	str	r3, [sp, #16]
 800947a:	4618      	mov	r0, r3
 800947c:	f7f6 feb0 	bl	80001e0 <strlen>
 8009480:	2300      	movs	r3, #0
 8009482:	930a      	str	r3, [sp, #40]	; 0x28
 8009484:	f8d8 3000 	ldr.w	r3, [r8]
 8009488:	9005      	str	r0, [sp, #20]
 800948a:	3307      	adds	r3, #7
 800948c:	f023 0307 	bic.w	r3, r3, #7
 8009490:	f103 0208 	add.w	r2, r3, #8
 8009494:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009498:	f8d4 b000 	ldr.w	fp, [r4]
 800949c:	f8c8 2000 	str.w	r2, [r8]
 80094a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80094a8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80094ac:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80094b0:	9307      	str	r3, [sp, #28]
 80094b2:	f8cd 8018 	str.w	r8, [sp, #24]
 80094b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80094ba:	4ba7      	ldr	r3, [pc, #668]	; (8009758 <_printf_float+0x2f8>)
 80094bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80094c0:	f7f7 fb3c 	bl	8000b3c <__aeabi_dcmpun>
 80094c4:	bb70      	cbnz	r0, 8009524 <_printf_float+0xc4>
 80094c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80094ca:	4ba3      	ldr	r3, [pc, #652]	; (8009758 <_printf_float+0x2f8>)
 80094cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80094d0:	f7f7 fb16 	bl	8000b00 <__aeabi_dcmple>
 80094d4:	bb30      	cbnz	r0, 8009524 <_printf_float+0xc4>
 80094d6:	2200      	movs	r2, #0
 80094d8:	2300      	movs	r3, #0
 80094da:	4640      	mov	r0, r8
 80094dc:	4649      	mov	r1, r9
 80094de:	f7f7 fb05 	bl	8000aec <__aeabi_dcmplt>
 80094e2:	b110      	cbz	r0, 80094ea <_printf_float+0x8a>
 80094e4:	232d      	movs	r3, #45	; 0x2d
 80094e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094ea:	4a9c      	ldr	r2, [pc, #624]	; (800975c <_printf_float+0x2fc>)
 80094ec:	4b9c      	ldr	r3, [pc, #624]	; (8009760 <_printf_float+0x300>)
 80094ee:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80094f2:	bf8c      	ite	hi
 80094f4:	4690      	movhi	r8, r2
 80094f6:	4698      	movls	r8, r3
 80094f8:	2303      	movs	r3, #3
 80094fa:	f02b 0204 	bic.w	r2, fp, #4
 80094fe:	6123      	str	r3, [r4, #16]
 8009500:	6022      	str	r2, [r4, #0]
 8009502:	f04f 0900 	mov.w	r9, #0
 8009506:	9700      	str	r7, [sp, #0]
 8009508:	4633      	mov	r3, r6
 800950a:	aa0b      	add	r2, sp, #44	; 0x2c
 800950c:	4621      	mov	r1, r4
 800950e:	4628      	mov	r0, r5
 8009510:	f000 f9e6 	bl	80098e0 <_printf_common>
 8009514:	3001      	adds	r0, #1
 8009516:	f040 808d 	bne.w	8009634 <_printf_float+0x1d4>
 800951a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800951e:	b00d      	add	sp, #52	; 0x34
 8009520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009524:	4642      	mov	r2, r8
 8009526:	464b      	mov	r3, r9
 8009528:	4640      	mov	r0, r8
 800952a:	4649      	mov	r1, r9
 800952c:	f7f7 fb06 	bl	8000b3c <__aeabi_dcmpun>
 8009530:	b110      	cbz	r0, 8009538 <_printf_float+0xd8>
 8009532:	4a8c      	ldr	r2, [pc, #560]	; (8009764 <_printf_float+0x304>)
 8009534:	4b8c      	ldr	r3, [pc, #560]	; (8009768 <_printf_float+0x308>)
 8009536:	e7da      	b.n	80094ee <_printf_float+0x8e>
 8009538:	6861      	ldr	r1, [r4, #4]
 800953a:	1c4b      	adds	r3, r1, #1
 800953c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8009540:	a80a      	add	r0, sp, #40	; 0x28
 8009542:	d13e      	bne.n	80095c2 <_printf_float+0x162>
 8009544:	2306      	movs	r3, #6
 8009546:	6063      	str	r3, [r4, #4]
 8009548:	2300      	movs	r3, #0
 800954a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800954e:	ab09      	add	r3, sp, #36	; 0x24
 8009550:	9300      	str	r3, [sp, #0]
 8009552:	ec49 8b10 	vmov	d0, r8, r9
 8009556:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800955a:	6022      	str	r2, [r4, #0]
 800955c:	f8cd a004 	str.w	sl, [sp, #4]
 8009560:	6861      	ldr	r1, [r4, #4]
 8009562:	4628      	mov	r0, r5
 8009564:	f7ff fee7 	bl	8009336 <__cvt>
 8009568:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800956c:	2b47      	cmp	r3, #71	; 0x47
 800956e:	4680      	mov	r8, r0
 8009570:	d109      	bne.n	8009586 <_printf_float+0x126>
 8009572:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009574:	1cd8      	adds	r0, r3, #3
 8009576:	db02      	blt.n	800957e <_printf_float+0x11e>
 8009578:	6862      	ldr	r2, [r4, #4]
 800957a:	4293      	cmp	r3, r2
 800957c:	dd47      	ble.n	800960e <_printf_float+0x1ae>
 800957e:	f1aa 0a02 	sub.w	sl, sl, #2
 8009582:	fa5f fa8a 	uxtb.w	sl, sl
 8009586:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800958a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800958c:	d824      	bhi.n	80095d8 <_printf_float+0x178>
 800958e:	3901      	subs	r1, #1
 8009590:	4652      	mov	r2, sl
 8009592:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009596:	9109      	str	r1, [sp, #36]	; 0x24
 8009598:	f7ff ff2e 	bl	80093f8 <__exponent>
 800959c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800959e:	1813      	adds	r3, r2, r0
 80095a0:	2a01      	cmp	r2, #1
 80095a2:	4681      	mov	r9, r0
 80095a4:	6123      	str	r3, [r4, #16]
 80095a6:	dc02      	bgt.n	80095ae <_printf_float+0x14e>
 80095a8:	6822      	ldr	r2, [r4, #0]
 80095aa:	07d1      	lsls	r1, r2, #31
 80095ac:	d501      	bpl.n	80095b2 <_printf_float+0x152>
 80095ae:	3301      	adds	r3, #1
 80095b0:	6123      	str	r3, [r4, #16]
 80095b2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d0a5      	beq.n	8009506 <_printf_float+0xa6>
 80095ba:	232d      	movs	r3, #45	; 0x2d
 80095bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80095c0:	e7a1      	b.n	8009506 <_printf_float+0xa6>
 80095c2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80095c6:	f000 8177 	beq.w	80098b8 <_printf_float+0x458>
 80095ca:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80095ce:	d1bb      	bne.n	8009548 <_printf_float+0xe8>
 80095d0:	2900      	cmp	r1, #0
 80095d2:	d1b9      	bne.n	8009548 <_printf_float+0xe8>
 80095d4:	2301      	movs	r3, #1
 80095d6:	e7b6      	b.n	8009546 <_printf_float+0xe6>
 80095d8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80095dc:	d119      	bne.n	8009612 <_printf_float+0x1b2>
 80095de:	2900      	cmp	r1, #0
 80095e0:	6863      	ldr	r3, [r4, #4]
 80095e2:	dd0c      	ble.n	80095fe <_printf_float+0x19e>
 80095e4:	6121      	str	r1, [r4, #16]
 80095e6:	b913      	cbnz	r3, 80095ee <_printf_float+0x18e>
 80095e8:	6822      	ldr	r2, [r4, #0]
 80095ea:	07d2      	lsls	r2, r2, #31
 80095ec:	d502      	bpl.n	80095f4 <_printf_float+0x194>
 80095ee:	3301      	adds	r3, #1
 80095f0:	440b      	add	r3, r1
 80095f2:	6123      	str	r3, [r4, #16]
 80095f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095f6:	65a3      	str	r3, [r4, #88]	; 0x58
 80095f8:	f04f 0900 	mov.w	r9, #0
 80095fc:	e7d9      	b.n	80095b2 <_printf_float+0x152>
 80095fe:	b913      	cbnz	r3, 8009606 <_printf_float+0x1a6>
 8009600:	6822      	ldr	r2, [r4, #0]
 8009602:	07d0      	lsls	r0, r2, #31
 8009604:	d501      	bpl.n	800960a <_printf_float+0x1aa>
 8009606:	3302      	adds	r3, #2
 8009608:	e7f3      	b.n	80095f2 <_printf_float+0x192>
 800960a:	2301      	movs	r3, #1
 800960c:	e7f1      	b.n	80095f2 <_printf_float+0x192>
 800960e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8009612:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009616:	4293      	cmp	r3, r2
 8009618:	db05      	blt.n	8009626 <_printf_float+0x1c6>
 800961a:	6822      	ldr	r2, [r4, #0]
 800961c:	6123      	str	r3, [r4, #16]
 800961e:	07d1      	lsls	r1, r2, #31
 8009620:	d5e8      	bpl.n	80095f4 <_printf_float+0x194>
 8009622:	3301      	adds	r3, #1
 8009624:	e7e5      	b.n	80095f2 <_printf_float+0x192>
 8009626:	2b00      	cmp	r3, #0
 8009628:	bfd4      	ite	le
 800962a:	f1c3 0302 	rsble	r3, r3, #2
 800962e:	2301      	movgt	r3, #1
 8009630:	4413      	add	r3, r2
 8009632:	e7de      	b.n	80095f2 <_printf_float+0x192>
 8009634:	6823      	ldr	r3, [r4, #0]
 8009636:	055a      	lsls	r2, r3, #21
 8009638:	d407      	bmi.n	800964a <_printf_float+0x1ea>
 800963a:	6923      	ldr	r3, [r4, #16]
 800963c:	4642      	mov	r2, r8
 800963e:	4631      	mov	r1, r6
 8009640:	4628      	mov	r0, r5
 8009642:	47b8      	blx	r7
 8009644:	3001      	adds	r0, #1
 8009646:	d12b      	bne.n	80096a0 <_printf_float+0x240>
 8009648:	e767      	b.n	800951a <_printf_float+0xba>
 800964a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800964e:	f240 80dc 	bls.w	800980a <_printf_float+0x3aa>
 8009652:	2200      	movs	r2, #0
 8009654:	2300      	movs	r3, #0
 8009656:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800965a:	f7f7 fa3d 	bl	8000ad8 <__aeabi_dcmpeq>
 800965e:	2800      	cmp	r0, #0
 8009660:	d033      	beq.n	80096ca <_printf_float+0x26a>
 8009662:	2301      	movs	r3, #1
 8009664:	4a41      	ldr	r2, [pc, #260]	; (800976c <_printf_float+0x30c>)
 8009666:	4631      	mov	r1, r6
 8009668:	4628      	mov	r0, r5
 800966a:	47b8      	blx	r7
 800966c:	3001      	adds	r0, #1
 800966e:	f43f af54 	beq.w	800951a <_printf_float+0xba>
 8009672:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009676:	429a      	cmp	r2, r3
 8009678:	db02      	blt.n	8009680 <_printf_float+0x220>
 800967a:	6823      	ldr	r3, [r4, #0]
 800967c:	07d8      	lsls	r0, r3, #31
 800967e:	d50f      	bpl.n	80096a0 <_printf_float+0x240>
 8009680:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009684:	4631      	mov	r1, r6
 8009686:	4628      	mov	r0, r5
 8009688:	47b8      	blx	r7
 800968a:	3001      	adds	r0, #1
 800968c:	f43f af45 	beq.w	800951a <_printf_float+0xba>
 8009690:	f04f 0800 	mov.w	r8, #0
 8009694:	f104 091a 	add.w	r9, r4, #26
 8009698:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800969a:	3b01      	subs	r3, #1
 800969c:	4543      	cmp	r3, r8
 800969e:	dc09      	bgt.n	80096b4 <_printf_float+0x254>
 80096a0:	6823      	ldr	r3, [r4, #0]
 80096a2:	079b      	lsls	r3, r3, #30
 80096a4:	f100 8103 	bmi.w	80098ae <_printf_float+0x44e>
 80096a8:	68e0      	ldr	r0, [r4, #12]
 80096aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096ac:	4298      	cmp	r0, r3
 80096ae:	bfb8      	it	lt
 80096b0:	4618      	movlt	r0, r3
 80096b2:	e734      	b.n	800951e <_printf_float+0xbe>
 80096b4:	2301      	movs	r3, #1
 80096b6:	464a      	mov	r2, r9
 80096b8:	4631      	mov	r1, r6
 80096ba:	4628      	mov	r0, r5
 80096bc:	47b8      	blx	r7
 80096be:	3001      	adds	r0, #1
 80096c0:	f43f af2b 	beq.w	800951a <_printf_float+0xba>
 80096c4:	f108 0801 	add.w	r8, r8, #1
 80096c8:	e7e6      	b.n	8009698 <_printf_float+0x238>
 80096ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	dc2b      	bgt.n	8009728 <_printf_float+0x2c8>
 80096d0:	2301      	movs	r3, #1
 80096d2:	4a26      	ldr	r2, [pc, #152]	; (800976c <_printf_float+0x30c>)
 80096d4:	4631      	mov	r1, r6
 80096d6:	4628      	mov	r0, r5
 80096d8:	47b8      	blx	r7
 80096da:	3001      	adds	r0, #1
 80096dc:	f43f af1d 	beq.w	800951a <_printf_float+0xba>
 80096e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096e2:	b923      	cbnz	r3, 80096ee <_printf_float+0x28e>
 80096e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096e6:	b913      	cbnz	r3, 80096ee <_printf_float+0x28e>
 80096e8:	6823      	ldr	r3, [r4, #0]
 80096ea:	07d9      	lsls	r1, r3, #31
 80096ec:	d5d8      	bpl.n	80096a0 <_printf_float+0x240>
 80096ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80096f2:	4631      	mov	r1, r6
 80096f4:	4628      	mov	r0, r5
 80096f6:	47b8      	blx	r7
 80096f8:	3001      	adds	r0, #1
 80096fa:	f43f af0e 	beq.w	800951a <_printf_float+0xba>
 80096fe:	f04f 0900 	mov.w	r9, #0
 8009702:	f104 0a1a 	add.w	sl, r4, #26
 8009706:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009708:	425b      	negs	r3, r3
 800970a:	454b      	cmp	r3, r9
 800970c:	dc01      	bgt.n	8009712 <_printf_float+0x2b2>
 800970e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009710:	e794      	b.n	800963c <_printf_float+0x1dc>
 8009712:	2301      	movs	r3, #1
 8009714:	4652      	mov	r2, sl
 8009716:	4631      	mov	r1, r6
 8009718:	4628      	mov	r0, r5
 800971a:	47b8      	blx	r7
 800971c:	3001      	adds	r0, #1
 800971e:	f43f aefc 	beq.w	800951a <_printf_float+0xba>
 8009722:	f109 0901 	add.w	r9, r9, #1
 8009726:	e7ee      	b.n	8009706 <_printf_float+0x2a6>
 8009728:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800972a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800972c:	429a      	cmp	r2, r3
 800972e:	bfa8      	it	ge
 8009730:	461a      	movge	r2, r3
 8009732:	2a00      	cmp	r2, #0
 8009734:	4691      	mov	r9, r2
 8009736:	dd07      	ble.n	8009748 <_printf_float+0x2e8>
 8009738:	4613      	mov	r3, r2
 800973a:	4631      	mov	r1, r6
 800973c:	4642      	mov	r2, r8
 800973e:	4628      	mov	r0, r5
 8009740:	47b8      	blx	r7
 8009742:	3001      	adds	r0, #1
 8009744:	f43f aee9 	beq.w	800951a <_printf_float+0xba>
 8009748:	f104 031a 	add.w	r3, r4, #26
 800974c:	f04f 0b00 	mov.w	fp, #0
 8009750:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009754:	9306      	str	r3, [sp, #24]
 8009756:	e015      	b.n	8009784 <_printf_float+0x324>
 8009758:	7fefffff 	.word	0x7fefffff
 800975c:	0800d114 	.word	0x0800d114
 8009760:	0800d110 	.word	0x0800d110
 8009764:	0800d11c 	.word	0x0800d11c
 8009768:	0800d118 	.word	0x0800d118
 800976c:	0800d120 	.word	0x0800d120
 8009770:	2301      	movs	r3, #1
 8009772:	9a06      	ldr	r2, [sp, #24]
 8009774:	4631      	mov	r1, r6
 8009776:	4628      	mov	r0, r5
 8009778:	47b8      	blx	r7
 800977a:	3001      	adds	r0, #1
 800977c:	f43f aecd 	beq.w	800951a <_printf_float+0xba>
 8009780:	f10b 0b01 	add.w	fp, fp, #1
 8009784:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8009788:	ebaa 0309 	sub.w	r3, sl, r9
 800978c:	455b      	cmp	r3, fp
 800978e:	dcef      	bgt.n	8009770 <_printf_float+0x310>
 8009790:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009794:	429a      	cmp	r2, r3
 8009796:	44d0      	add	r8, sl
 8009798:	db15      	blt.n	80097c6 <_printf_float+0x366>
 800979a:	6823      	ldr	r3, [r4, #0]
 800979c:	07da      	lsls	r2, r3, #31
 800979e:	d412      	bmi.n	80097c6 <_printf_float+0x366>
 80097a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80097a4:	eba3 020a 	sub.w	r2, r3, sl
 80097a8:	eba3 0a01 	sub.w	sl, r3, r1
 80097ac:	4592      	cmp	sl, r2
 80097ae:	bfa8      	it	ge
 80097b0:	4692      	movge	sl, r2
 80097b2:	f1ba 0f00 	cmp.w	sl, #0
 80097b6:	dc0e      	bgt.n	80097d6 <_printf_float+0x376>
 80097b8:	f04f 0800 	mov.w	r8, #0
 80097bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80097c0:	f104 091a 	add.w	r9, r4, #26
 80097c4:	e019      	b.n	80097fa <_printf_float+0x39a>
 80097c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097ca:	4631      	mov	r1, r6
 80097cc:	4628      	mov	r0, r5
 80097ce:	47b8      	blx	r7
 80097d0:	3001      	adds	r0, #1
 80097d2:	d1e5      	bne.n	80097a0 <_printf_float+0x340>
 80097d4:	e6a1      	b.n	800951a <_printf_float+0xba>
 80097d6:	4653      	mov	r3, sl
 80097d8:	4642      	mov	r2, r8
 80097da:	4631      	mov	r1, r6
 80097dc:	4628      	mov	r0, r5
 80097de:	47b8      	blx	r7
 80097e0:	3001      	adds	r0, #1
 80097e2:	d1e9      	bne.n	80097b8 <_printf_float+0x358>
 80097e4:	e699      	b.n	800951a <_printf_float+0xba>
 80097e6:	2301      	movs	r3, #1
 80097e8:	464a      	mov	r2, r9
 80097ea:	4631      	mov	r1, r6
 80097ec:	4628      	mov	r0, r5
 80097ee:	47b8      	blx	r7
 80097f0:	3001      	adds	r0, #1
 80097f2:	f43f ae92 	beq.w	800951a <_printf_float+0xba>
 80097f6:	f108 0801 	add.w	r8, r8, #1
 80097fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80097fe:	1a9b      	subs	r3, r3, r2
 8009800:	eba3 030a 	sub.w	r3, r3, sl
 8009804:	4543      	cmp	r3, r8
 8009806:	dcee      	bgt.n	80097e6 <_printf_float+0x386>
 8009808:	e74a      	b.n	80096a0 <_printf_float+0x240>
 800980a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800980c:	2a01      	cmp	r2, #1
 800980e:	dc01      	bgt.n	8009814 <_printf_float+0x3b4>
 8009810:	07db      	lsls	r3, r3, #31
 8009812:	d53a      	bpl.n	800988a <_printf_float+0x42a>
 8009814:	2301      	movs	r3, #1
 8009816:	4642      	mov	r2, r8
 8009818:	4631      	mov	r1, r6
 800981a:	4628      	mov	r0, r5
 800981c:	47b8      	blx	r7
 800981e:	3001      	adds	r0, #1
 8009820:	f43f ae7b 	beq.w	800951a <_printf_float+0xba>
 8009824:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009828:	4631      	mov	r1, r6
 800982a:	4628      	mov	r0, r5
 800982c:	47b8      	blx	r7
 800982e:	3001      	adds	r0, #1
 8009830:	f108 0801 	add.w	r8, r8, #1
 8009834:	f43f ae71 	beq.w	800951a <_printf_float+0xba>
 8009838:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800983a:	2200      	movs	r2, #0
 800983c:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8009840:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009844:	2300      	movs	r3, #0
 8009846:	f7f7 f947 	bl	8000ad8 <__aeabi_dcmpeq>
 800984a:	b9c8      	cbnz	r0, 8009880 <_printf_float+0x420>
 800984c:	4653      	mov	r3, sl
 800984e:	4642      	mov	r2, r8
 8009850:	4631      	mov	r1, r6
 8009852:	4628      	mov	r0, r5
 8009854:	47b8      	blx	r7
 8009856:	3001      	adds	r0, #1
 8009858:	d10e      	bne.n	8009878 <_printf_float+0x418>
 800985a:	e65e      	b.n	800951a <_printf_float+0xba>
 800985c:	2301      	movs	r3, #1
 800985e:	4652      	mov	r2, sl
 8009860:	4631      	mov	r1, r6
 8009862:	4628      	mov	r0, r5
 8009864:	47b8      	blx	r7
 8009866:	3001      	adds	r0, #1
 8009868:	f43f ae57 	beq.w	800951a <_printf_float+0xba>
 800986c:	f108 0801 	add.w	r8, r8, #1
 8009870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009872:	3b01      	subs	r3, #1
 8009874:	4543      	cmp	r3, r8
 8009876:	dcf1      	bgt.n	800985c <_printf_float+0x3fc>
 8009878:	464b      	mov	r3, r9
 800987a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800987e:	e6de      	b.n	800963e <_printf_float+0x1de>
 8009880:	f04f 0800 	mov.w	r8, #0
 8009884:	f104 0a1a 	add.w	sl, r4, #26
 8009888:	e7f2      	b.n	8009870 <_printf_float+0x410>
 800988a:	2301      	movs	r3, #1
 800988c:	e7df      	b.n	800984e <_printf_float+0x3ee>
 800988e:	2301      	movs	r3, #1
 8009890:	464a      	mov	r2, r9
 8009892:	4631      	mov	r1, r6
 8009894:	4628      	mov	r0, r5
 8009896:	47b8      	blx	r7
 8009898:	3001      	adds	r0, #1
 800989a:	f43f ae3e 	beq.w	800951a <_printf_float+0xba>
 800989e:	f108 0801 	add.w	r8, r8, #1
 80098a2:	68e3      	ldr	r3, [r4, #12]
 80098a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80098a6:	1a9b      	subs	r3, r3, r2
 80098a8:	4543      	cmp	r3, r8
 80098aa:	dcf0      	bgt.n	800988e <_printf_float+0x42e>
 80098ac:	e6fc      	b.n	80096a8 <_printf_float+0x248>
 80098ae:	f04f 0800 	mov.w	r8, #0
 80098b2:	f104 0919 	add.w	r9, r4, #25
 80098b6:	e7f4      	b.n	80098a2 <_printf_float+0x442>
 80098b8:	2900      	cmp	r1, #0
 80098ba:	f43f ae8b 	beq.w	80095d4 <_printf_float+0x174>
 80098be:	2300      	movs	r3, #0
 80098c0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80098c4:	ab09      	add	r3, sp, #36	; 0x24
 80098c6:	9300      	str	r3, [sp, #0]
 80098c8:	ec49 8b10 	vmov	d0, r8, r9
 80098cc:	6022      	str	r2, [r4, #0]
 80098ce:	f8cd a004 	str.w	sl, [sp, #4]
 80098d2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80098d6:	4628      	mov	r0, r5
 80098d8:	f7ff fd2d 	bl	8009336 <__cvt>
 80098dc:	4680      	mov	r8, r0
 80098de:	e648      	b.n	8009572 <_printf_float+0x112>

080098e0 <_printf_common>:
 80098e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098e4:	4691      	mov	r9, r2
 80098e6:	461f      	mov	r7, r3
 80098e8:	688a      	ldr	r2, [r1, #8]
 80098ea:	690b      	ldr	r3, [r1, #16]
 80098ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80098f0:	4293      	cmp	r3, r2
 80098f2:	bfb8      	it	lt
 80098f4:	4613      	movlt	r3, r2
 80098f6:	f8c9 3000 	str.w	r3, [r9]
 80098fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80098fe:	4606      	mov	r6, r0
 8009900:	460c      	mov	r4, r1
 8009902:	b112      	cbz	r2, 800990a <_printf_common+0x2a>
 8009904:	3301      	adds	r3, #1
 8009906:	f8c9 3000 	str.w	r3, [r9]
 800990a:	6823      	ldr	r3, [r4, #0]
 800990c:	0699      	lsls	r1, r3, #26
 800990e:	bf42      	ittt	mi
 8009910:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009914:	3302      	addmi	r3, #2
 8009916:	f8c9 3000 	strmi.w	r3, [r9]
 800991a:	6825      	ldr	r5, [r4, #0]
 800991c:	f015 0506 	ands.w	r5, r5, #6
 8009920:	d107      	bne.n	8009932 <_printf_common+0x52>
 8009922:	f104 0a19 	add.w	sl, r4, #25
 8009926:	68e3      	ldr	r3, [r4, #12]
 8009928:	f8d9 2000 	ldr.w	r2, [r9]
 800992c:	1a9b      	subs	r3, r3, r2
 800992e:	42ab      	cmp	r3, r5
 8009930:	dc28      	bgt.n	8009984 <_printf_common+0xa4>
 8009932:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009936:	6822      	ldr	r2, [r4, #0]
 8009938:	3300      	adds	r3, #0
 800993a:	bf18      	it	ne
 800993c:	2301      	movne	r3, #1
 800993e:	0692      	lsls	r2, r2, #26
 8009940:	d42d      	bmi.n	800999e <_printf_common+0xbe>
 8009942:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009946:	4639      	mov	r1, r7
 8009948:	4630      	mov	r0, r6
 800994a:	47c0      	blx	r8
 800994c:	3001      	adds	r0, #1
 800994e:	d020      	beq.n	8009992 <_printf_common+0xb2>
 8009950:	6823      	ldr	r3, [r4, #0]
 8009952:	68e5      	ldr	r5, [r4, #12]
 8009954:	f8d9 2000 	ldr.w	r2, [r9]
 8009958:	f003 0306 	and.w	r3, r3, #6
 800995c:	2b04      	cmp	r3, #4
 800995e:	bf08      	it	eq
 8009960:	1aad      	subeq	r5, r5, r2
 8009962:	68a3      	ldr	r3, [r4, #8]
 8009964:	6922      	ldr	r2, [r4, #16]
 8009966:	bf0c      	ite	eq
 8009968:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800996c:	2500      	movne	r5, #0
 800996e:	4293      	cmp	r3, r2
 8009970:	bfc4      	itt	gt
 8009972:	1a9b      	subgt	r3, r3, r2
 8009974:	18ed      	addgt	r5, r5, r3
 8009976:	f04f 0900 	mov.w	r9, #0
 800997a:	341a      	adds	r4, #26
 800997c:	454d      	cmp	r5, r9
 800997e:	d11a      	bne.n	80099b6 <_printf_common+0xd6>
 8009980:	2000      	movs	r0, #0
 8009982:	e008      	b.n	8009996 <_printf_common+0xb6>
 8009984:	2301      	movs	r3, #1
 8009986:	4652      	mov	r2, sl
 8009988:	4639      	mov	r1, r7
 800998a:	4630      	mov	r0, r6
 800998c:	47c0      	blx	r8
 800998e:	3001      	adds	r0, #1
 8009990:	d103      	bne.n	800999a <_printf_common+0xba>
 8009992:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800999a:	3501      	adds	r5, #1
 800999c:	e7c3      	b.n	8009926 <_printf_common+0x46>
 800999e:	18e1      	adds	r1, r4, r3
 80099a0:	1c5a      	adds	r2, r3, #1
 80099a2:	2030      	movs	r0, #48	; 0x30
 80099a4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80099a8:	4422      	add	r2, r4
 80099aa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80099ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80099b2:	3302      	adds	r3, #2
 80099b4:	e7c5      	b.n	8009942 <_printf_common+0x62>
 80099b6:	2301      	movs	r3, #1
 80099b8:	4622      	mov	r2, r4
 80099ba:	4639      	mov	r1, r7
 80099bc:	4630      	mov	r0, r6
 80099be:	47c0      	blx	r8
 80099c0:	3001      	adds	r0, #1
 80099c2:	d0e6      	beq.n	8009992 <_printf_common+0xb2>
 80099c4:	f109 0901 	add.w	r9, r9, #1
 80099c8:	e7d8      	b.n	800997c <_printf_common+0x9c>
	...

080099cc <_printf_i>:
 80099cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80099d0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80099d4:	460c      	mov	r4, r1
 80099d6:	7e09      	ldrb	r1, [r1, #24]
 80099d8:	b085      	sub	sp, #20
 80099da:	296e      	cmp	r1, #110	; 0x6e
 80099dc:	4617      	mov	r7, r2
 80099de:	4606      	mov	r6, r0
 80099e0:	4698      	mov	r8, r3
 80099e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80099e4:	f000 80b3 	beq.w	8009b4e <_printf_i+0x182>
 80099e8:	d822      	bhi.n	8009a30 <_printf_i+0x64>
 80099ea:	2963      	cmp	r1, #99	; 0x63
 80099ec:	d036      	beq.n	8009a5c <_printf_i+0x90>
 80099ee:	d80a      	bhi.n	8009a06 <_printf_i+0x3a>
 80099f0:	2900      	cmp	r1, #0
 80099f2:	f000 80b9 	beq.w	8009b68 <_printf_i+0x19c>
 80099f6:	2958      	cmp	r1, #88	; 0x58
 80099f8:	f000 8083 	beq.w	8009b02 <_printf_i+0x136>
 80099fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009a00:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009a04:	e032      	b.n	8009a6c <_printf_i+0xa0>
 8009a06:	2964      	cmp	r1, #100	; 0x64
 8009a08:	d001      	beq.n	8009a0e <_printf_i+0x42>
 8009a0a:	2969      	cmp	r1, #105	; 0x69
 8009a0c:	d1f6      	bne.n	80099fc <_printf_i+0x30>
 8009a0e:	6820      	ldr	r0, [r4, #0]
 8009a10:	6813      	ldr	r3, [r2, #0]
 8009a12:	0605      	lsls	r5, r0, #24
 8009a14:	f103 0104 	add.w	r1, r3, #4
 8009a18:	d52a      	bpl.n	8009a70 <_printf_i+0xa4>
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	6011      	str	r1, [r2, #0]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	da03      	bge.n	8009a2a <_printf_i+0x5e>
 8009a22:	222d      	movs	r2, #45	; 0x2d
 8009a24:	425b      	negs	r3, r3
 8009a26:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009a2a:	486f      	ldr	r0, [pc, #444]	; (8009be8 <_printf_i+0x21c>)
 8009a2c:	220a      	movs	r2, #10
 8009a2e:	e039      	b.n	8009aa4 <_printf_i+0xd8>
 8009a30:	2973      	cmp	r1, #115	; 0x73
 8009a32:	f000 809d 	beq.w	8009b70 <_printf_i+0x1a4>
 8009a36:	d808      	bhi.n	8009a4a <_printf_i+0x7e>
 8009a38:	296f      	cmp	r1, #111	; 0x6f
 8009a3a:	d020      	beq.n	8009a7e <_printf_i+0xb2>
 8009a3c:	2970      	cmp	r1, #112	; 0x70
 8009a3e:	d1dd      	bne.n	80099fc <_printf_i+0x30>
 8009a40:	6823      	ldr	r3, [r4, #0]
 8009a42:	f043 0320 	orr.w	r3, r3, #32
 8009a46:	6023      	str	r3, [r4, #0]
 8009a48:	e003      	b.n	8009a52 <_printf_i+0x86>
 8009a4a:	2975      	cmp	r1, #117	; 0x75
 8009a4c:	d017      	beq.n	8009a7e <_printf_i+0xb2>
 8009a4e:	2978      	cmp	r1, #120	; 0x78
 8009a50:	d1d4      	bne.n	80099fc <_printf_i+0x30>
 8009a52:	2378      	movs	r3, #120	; 0x78
 8009a54:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009a58:	4864      	ldr	r0, [pc, #400]	; (8009bec <_printf_i+0x220>)
 8009a5a:	e055      	b.n	8009b08 <_printf_i+0x13c>
 8009a5c:	6813      	ldr	r3, [r2, #0]
 8009a5e:	1d19      	adds	r1, r3, #4
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	6011      	str	r1, [r2, #0]
 8009a64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009a68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009a6c:	2301      	movs	r3, #1
 8009a6e:	e08c      	b.n	8009b8a <_printf_i+0x1be>
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	6011      	str	r1, [r2, #0]
 8009a74:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009a78:	bf18      	it	ne
 8009a7a:	b21b      	sxthne	r3, r3
 8009a7c:	e7cf      	b.n	8009a1e <_printf_i+0x52>
 8009a7e:	6813      	ldr	r3, [r2, #0]
 8009a80:	6825      	ldr	r5, [r4, #0]
 8009a82:	1d18      	adds	r0, r3, #4
 8009a84:	6010      	str	r0, [r2, #0]
 8009a86:	0628      	lsls	r0, r5, #24
 8009a88:	d501      	bpl.n	8009a8e <_printf_i+0xc2>
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	e002      	b.n	8009a94 <_printf_i+0xc8>
 8009a8e:	0668      	lsls	r0, r5, #25
 8009a90:	d5fb      	bpl.n	8009a8a <_printf_i+0xbe>
 8009a92:	881b      	ldrh	r3, [r3, #0]
 8009a94:	4854      	ldr	r0, [pc, #336]	; (8009be8 <_printf_i+0x21c>)
 8009a96:	296f      	cmp	r1, #111	; 0x6f
 8009a98:	bf14      	ite	ne
 8009a9a:	220a      	movne	r2, #10
 8009a9c:	2208      	moveq	r2, #8
 8009a9e:	2100      	movs	r1, #0
 8009aa0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009aa4:	6865      	ldr	r5, [r4, #4]
 8009aa6:	60a5      	str	r5, [r4, #8]
 8009aa8:	2d00      	cmp	r5, #0
 8009aaa:	f2c0 8095 	blt.w	8009bd8 <_printf_i+0x20c>
 8009aae:	6821      	ldr	r1, [r4, #0]
 8009ab0:	f021 0104 	bic.w	r1, r1, #4
 8009ab4:	6021      	str	r1, [r4, #0]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d13d      	bne.n	8009b36 <_printf_i+0x16a>
 8009aba:	2d00      	cmp	r5, #0
 8009abc:	f040 808e 	bne.w	8009bdc <_printf_i+0x210>
 8009ac0:	4665      	mov	r5, ip
 8009ac2:	2a08      	cmp	r2, #8
 8009ac4:	d10b      	bne.n	8009ade <_printf_i+0x112>
 8009ac6:	6823      	ldr	r3, [r4, #0]
 8009ac8:	07db      	lsls	r3, r3, #31
 8009aca:	d508      	bpl.n	8009ade <_printf_i+0x112>
 8009acc:	6923      	ldr	r3, [r4, #16]
 8009ace:	6862      	ldr	r2, [r4, #4]
 8009ad0:	429a      	cmp	r2, r3
 8009ad2:	bfde      	ittt	le
 8009ad4:	2330      	movle	r3, #48	; 0x30
 8009ad6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009ada:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009ade:	ebac 0305 	sub.w	r3, ip, r5
 8009ae2:	6123      	str	r3, [r4, #16]
 8009ae4:	f8cd 8000 	str.w	r8, [sp]
 8009ae8:	463b      	mov	r3, r7
 8009aea:	aa03      	add	r2, sp, #12
 8009aec:	4621      	mov	r1, r4
 8009aee:	4630      	mov	r0, r6
 8009af0:	f7ff fef6 	bl	80098e0 <_printf_common>
 8009af4:	3001      	adds	r0, #1
 8009af6:	d14d      	bne.n	8009b94 <_printf_i+0x1c8>
 8009af8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009afc:	b005      	add	sp, #20
 8009afe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b02:	4839      	ldr	r0, [pc, #228]	; (8009be8 <_printf_i+0x21c>)
 8009b04:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009b08:	6813      	ldr	r3, [r2, #0]
 8009b0a:	6821      	ldr	r1, [r4, #0]
 8009b0c:	1d1d      	adds	r5, r3, #4
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	6015      	str	r5, [r2, #0]
 8009b12:	060a      	lsls	r2, r1, #24
 8009b14:	d50b      	bpl.n	8009b2e <_printf_i+0x162>
 8009b16:	07ca      	lsls	r2, r1, #31
 8009b18:	bf44      	itt	mi
 8009b1a:	f041 0120 	orrmi.w	r1, r1, #32
 8009b1e:	6021      	strmi	r1, [r4, #0]
 8009b20:	b91b      	cbnz	r3, 8009b2a <_printf_i+0x15e>
 8009b22:	6822      	ldr	r2, [r4, #0]
 8009b24:	f022 0220 	bic.w	r2, r2, #32
 8009b28:	6022      	str	r2, [r4, #0]
 8009b2a:	2210      	movs	r2, #16
 8009b2c:	e7b7      	b.n	8009a9e <_printf_i+0xd2>
 8009b2e:	064d      	lsls	r5, r1, #25
 8009b30:	bf48      	it	mi
 8009b32:	b29b      	uxthmi	r3, r3
 8009b34:	e7ef      	b.n	8009b16 <_printf_i+0x14a>
 8009b36:	4665      	mov	r5, ip
 8009b38:	fbb3 f1f2 	udiv	r1, r3, r2
 8009b3c:	fb02 3311 	mls	r3, r2, r1, r3
 8009b40:	5cc3      	ldrb	r3, [r0, r3]
 8009b42:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009b46:	460b      	mov	r3, r1
 8009b48:	2900      	cmp	r1, #0
 8009b4a:	d1f5      	bne.n	8009b38 <_printf_i+0x16c>
 8009b4c:	e7b9      	b.n	8009ac2 <_printf_i+0xf6>
 8009b4e:	6813      	ldr	r3, [r2, #0]
 8009b50:	6825      	ldr	r5, [r4, #0]
 8009b52:	6961      	ldr	r1, [r4, #20]
 8009b54:	1d18      	adds	r0, r3, #4
 8009b56:	6010      	str	r0, [r2, #0]
 8009b58:	0628      	lsls	r0, r5, #24
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	d501      	bpl.n	8009b62 <_printf_i+0x196>
 8009b5e:	6019      	str	r1, [r3, #0]
 8009b60:	e002      	b.n	8009b68 <_printf_i+0x19c>
 8009b62:	066a      	lsls	r2, r5, #25
 8009b64:	d5fb      	bpl.n	8009b5e <_printf_i+0x192>
 8009b66:	8019      	strh	r1, [r3, #0]
 8009b68:	2300      	movs	r3, #0
 8009b6a:	6123      	str	r3, [r4, #16]
 8009b6c:	4665      	mov	r5, ip
 8009b6e:	e7b9      	b.n	8009ae4 <_printf_i+0x118>
 8009b70:	6813      	ldr	r3, [r2, #0]
 8009b72:	1d19      	adds	r1, r3, #4
 8009b74:	6011      	str	r1, [r2, #0]
 8009b76:	681d      	ldr	r5, [r3, #0]
 8009b78:	6862      	ldr	r2, [r4, #4]
 8009b7a:	2100      	movs	r1, #0
 8009b7c:	4628      	mov	r0, r5
 8009b7e:	f7f6 fb37 	bl	80001f0 <memchr>
 8009b82:	b108      	cbz	r0, 8009b88 <_printf_i+0x1bc>
 8009b84:	1b40      	subs	r0, r0, r5
 8009b86:	6060      	str	r0, [r4, #4]
 8009b88:	6863      	ldr	r3, [r4, #4]
 8009b8a:	6123      	str	r3, [r4, #16]
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b92:	e7a7      	b.n	8009ae4 <_printf_i+0x118>
 8009b94:	6923      	ldr	r3, [r4, #16]
 8009b96:	462a      	mov	r2, r5
 8009b98:	4639      	mov	r1, r7
 8009b9a:	4630      	mov	r0, r6
 8009b9c:	47c0      	blx	r8
 8009b9e:	3001      	adds	r0, #1
 8009ba0:	d0aa      	beq.n	8009af8 <_printf_i+0x12c>
 8009ba2:	6823      	ldr	r3, [r4, #0]
 8009ba4:	079b      	lsls	r3, r3, #30
 8009ba6:	d413      	bmi.n	8009bd0 <_printf_i+0x204>
 8009ba8:	68e0      	ldr	r0, [r4, #12]
 8009baa:	9b03      	ldr	r3, [sp, #12]
 8009bac:	4298      	cmp	r0, r3
 8009bae:	bfb8      	it	lt
 8009bb0:	4618      	movlt	r0, r3
 8009bb2:	e7a3      	b.n	8009afc <_printf_i+0x130>
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	464a      	mov	r2, r9
 8009bb8:	4639      	mov	r1, r7
 8009bba:	4630      	mov	r0, r6
 8009bbc:	47c0      	blx	r8
 8009bbe:	3001      	adds	r0, #1
 8009bc0:	d09a      	beq.n	8009af8 <_printf_i+0x12c>
 8009bc2:	3501      	adds	r5, #1
 8009bc4:	68e3      	ldr	r3, [r4, #12]
 8009bc6:	9a03      	ldr	r2, [sp, #12]
 8009bc8:	1a9b      	subs	r3, r3, r2
 8009bca:	42ab      	cmp	r3, r5
 8009bcc:	dcf2      	bgt.n	8009bb4 <_printf_i+0x1e8>
 8009bce:	e7eb      	b.n	8009ba8 <_printf_i+0x1dc>
 8009bd0:	2500      	movs	r5, #0
 8009bd2:	f104 0919 	add.w	r9, r4, #25
 8009bd6:	e7f5      	b.n	8009bc4 <_printf_i+0x1f8>
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d1ac      	bne.n	8009b36 <_printf_i+0x16a>
 8009bdc:	7803      	ldrb	r3, [r0, #0]
 8009bde:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009be2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009be6:	e76c      	b.n	8009ac2 <_printf_i+0xf6>
 8009be8:	0800d122 	.word	0x0800d122
 8009bec:	0800d133 	.word	0x0800d133

08009bf0 <siprintf>:
 8009bf0:	b40e      	push	{r1, r2, r3}
 8009bf2:	b500      	push	{lr}
 8009bf4:	b09c      	sub	sp, #112	; 0x70
 8009bf6:	ab1d      	add	r3, sp, #116	; 0x74
 8009bf8:	9002      	str	r0, [sp, #8]
 8009bfa:	9006      	str	r0, [sp, #24]
 8009bfc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009c00:	4809      	ldr	r0, [pc, #36]	; (8009c28 <siprintf+0x38>)
 8009c02:	9107      	str	r1, [sp, #28]
 8009c04:	9104      	str	r1, [sp, #16]
 8009c06:	4909      	ldr	r1, [pc, #36]	; (8009c2c <siprintf+0x3c>)
 8009c08:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c0c:	9105      	str	r1, [sp, #20]
 8009c0e:	6800      	ldr	r0, [r0, #0]
 8009c10:	9301      	str	r3, [sp, #4]
 8009c12:	a902      	add	r1, sp, #8
 8009c14:	f001 fa52 	bl	800b0bc <_svfiprintf_r>
 8009c18:	9b02      	ldr	r3, [sp, #8]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	701a      	strb	r2, [r3, #0]
 8009c1e:	b01c      	add	sp, #112	; 0x70
 8009c20:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c24:	b003      	add	sp, #12
 8009c26:	4770      	bx	lr
 8009c28:	20000010 	.word	0x20000010
 8009c2c:	ffff0208 	.word	0xffff0208

08009c30 <quorem>:
 8009c30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c34:	6903      	ldr	r3, [r0, #16]
 8009c36:	690c      	ldr	r4, [r1, #16]
 8009c38:	42a3      	cmp	r3, r4
 8009c3a:	4680      	mov	r8, r0
 8009c3c:	f2c0 8082 	blt.w	8009d44 <quorem+0x114>
 8009c40:	3c01      	subs	r4, #1
 8009c42:	f101 0714 	add.w	r7, r1, #20
 8009c46:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8009c4a:	f100 0614 	add.w	r6, r0, #20
 8009c4e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8009c52:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8009c56:	eb06 030c 	add.w	r3, r6, ip
 8009c5a:	3501      	adds	r5, #1
 8009c5c:	eb07 090c 	add.w	r9, r7, ip
 8009c60:	9301      	str	r3, [sp, #4]
 8009c62:	fbb0 f5f5 	udiv	r5, r0, r5
 8009c66:	b395      	cbz	r5, 8009cce <quorem+0x9e>
 8009c68:	f04f 0a00 	mov.w	sl, #0
 8009c6c:	4638      	mov	r0, r7
 8009c6e:	46b6      	mov	lr, r6
 8009c70:	46d3      	mov	fp, sl
 8009c72:	f850 2b04 	ldr.w	r2, [r0], #4
 8009c76:	b293      	uxth	r3, r2
 8009c78:	fb05 a303 	mla	r3, r5, r3, sl
 8009c7c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c80:	b29b      	uxth	r3, r3
 8009c82:	ebab 0303 	sub.w	r3, fp, r3
 8009c86:	0c12      	lsrs	r2, r2, #16
 8009c88:	f8de b000 	ldr.w	fp, [lr]
 8009c8c:	fb05 a202 	mla	r2, r5, r2, sl
 8009c90:	fa13 f38b 	uxtah	r3, r3, fp
 8009c94:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009c98:	fa1f fb82 	uxth.w	fp, r2
 8009c9c:	f8de 2000 	ldr.w	r2, [lr]
 8009ca0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009ca4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009ca8:	b29b      	uxth	r3, r3
 8009caa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009cae:	4581      	cmp	r9, r0
 8009cb0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009cb4:	f84e 3b04 	str.w	r3, [lr], #4
 8009cb8:	d2db      	bcs.n	8009c72 <quorem+0x42>
 8009cba:	f856 300c 	ldr.w	r3, [r6, ip]
 8009cbe:	b933      	cbnz	r3, 8009cce <quorem+0x9e>
 8009cc0:	9b01      	ldr	r3, [sp, #4]
 8009cc2:	3b04      	subs	r3, #4
 8009cc4:	429e      	cmp	r6, r3
 8009cc6:	461a      	mov	r2, r3
 8009cc8:	d330      	bcc.n	8009d2c <quorem+0xfc>
 8009cca:	f8c8 4010 	str.w	r4, [r8, #16]
 8009cce:	4640      	mov	r0, r8
 8009cd0:	f001 f81e 	bl	800ad10 <__mcmp>
 8009cd4:	2800      	cmp	r0, #0
 8009cd6:	db25      	blt.n	8009d24 <quorem+0xf4>
 8009cd8:	3501      	adds	r5, #1
 8009cda:	4630      	mov	r0, r6
 8009cdc:	f04f 0c00 	mov.w	ip, #0
 8009ce0:	f857 2b04 	ldr.w	r2, [r7], #4
 8009ce4:	f8d0 e000 	ldr.w	lr, [r0]
 8009ce8:	b293      	uxth	r3, r2
 8009cea:	ebac 0303 	sub.w	r3, ip, r3
 8009cee:	0c12      	lsrs	r2, r2, #16
 8009cf0:	fa13 f38e 	uxtah	r3, r3, lr
 8009cf4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009cf8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009cfc:	b29b      	uxth	r3, r3
 8009cfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d02:	45b9      	cmp	r9, r7
 8009d04:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009d08:	f840 3b04 	str.w	r3, [r0], #4
 8009d0c:	d2e8      	bcs.n	8009ce0 <quorem+0xb0>
 8009d0e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8009d12:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8009d16:	b92a      	cbnz	r2, 8009d24 <quorem+0xf4>
 8009d18:	3b04      	subs	r3, #4
 8009d1a:	429e      	cmp	r6, r3
 8009d1c:	461a      	mov	r2, r3
 8009d1e:	d30b      	bcc.n	8009d38 <quorem+0x108>
 8009d20:	f8c8 4010 	str.w	r4, [r8, #16]
 8009d24:	4628      	mov	r0, r5
 8009d26:	b003      	add	sp, #12
 8009d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d2c:	6812      	ldr	r2, [r2, #0]
 8009d2e:	3b04      	subs	r3, #4
 8009d30:	2a00      	cmp	r2, #0
 8009d32:	d1ca      	bne.n	8009cca <quorem+0x9a>
 8009d34:	3c01      	subs	r4, #1
 8009d36:	e7c5      	b.n	8009cc4 <quorem+0x94>
 8009d38:	6812      	ldr	r2, [r2, #0]
 8009d3a:	3b04      	subs	r3, #4
 8009d3c:	2a00      	cmp	r2, #0
 8009d3e:	d1ef      	bne.n	8009d20 <quorem+0xf0>
 8009d40:	3c01      	subs	r4, #1
 8009d42:	e7ea      	b.n	8009d1a <quorem+0xea>
 8009d44:	2000      	movs	r0, #0
 8009d46:	e7ee      	b.n	8009d26 <quorem+0xf6>

08009d48 <_dtoa_r>:
 8009d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d4c:	ec57 6b10 	vmov	r6, r7, d0
 8009d50:	b097      	sub	sp, #92	; 0x5c
 8009d52:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009d54:	9106      	str	r1, [sp, #24]
 8009d56:	4604      	mov	r4, r0
 8009d58:	920b      	str	r2, [sp, #44]	; 0x2c
 8009d5a:	9312      	str	r3, [sp, #72]	; 0x48
 8009d5c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009d60:	e9cd 6700 	strd	r6, r7, [sp]
 8009d64:	b93d      	cbnz	r5, 8009d76 <_dtoa_r+0x2e>
 8009d66:	2010      	movs	r0, #16
 8009d68:	f000 fdb4 	bl	800a8d4 <malloc>
 8009d6c:	6260      	str	r0, [r4, #36]	; 0x24
 8009d6e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009d72:	6005      	str	r5, [r0, #0]
 8009d74:	60c5      	str	r5, [r0, #12]
 8009d76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d78:	6819      	ldr	r1, [r3, #0]
 8009d7a:	b151      	cbz	r1, 8009d92 <_dtoa_r+0x4a>
 8009d7c:	685a      	ldr	r2, [r3, #4]
 8009d7e:	604a      	str	r2, [r1, #4]
 8009d80:	2301      	movs	r3, #1
 8009d82:	4093      	lsls	r3, r2
 8009d84:	608b      	str	r3, [r1, #8]
 8009d86:	4620      	mov	r0, r4
 8009d88:	f000 fde0 	bl	800a94c <_Bfree>
 8009d8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d8e:	2200      	movs	r2, #0
 8009d90:	601a      	str	r2, [r3, #0]
 8009d92:	1e3b      	subs	r3, r7, #0
 8009d94:	bfbb      	ittet	lt
 8009d96:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009d9a:	9301      	strlt	r3, [sp, #4]
 8009d9c:	2300      	movge	r3, #0
 8009d9e:	2201      	movlt	r2, #1
 8009da0:	bfac      	ite	ge
 8009da2:	f8c8 3000 	strge.w	r3, [r8]
 8009da6:	f8c8 2000 	strlt.w	r2, [r8]
 8009daa:	4baf      	ldr	r3, [pc, #700]	; (800a068 <_dtoa_r+0x320>)
 8009dac:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009db0:	ea33 0308 	bics.w	r3, r3, r8
 8009db4:	d114      	bne.n	8009de0 <_dtoa_r+0x98>
 8009db6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009db8:	f242 730f 	movw	r3, #9999	; 0x270f
 8009dbc:	6013      	str	r3, [r2, #0]
 8009dbe:	9b00      	ldr	r3, [sp, #0]
 8009dc0:	b923      	cbnz	r3, 8009dcc <_dtoa_r+0x84>
 8009dc2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8009dc6:	2800      	cmp	r0, #0
 8009dc8:	f000 8542 	beq.w	800a850 <_dtoa_r+0xb08>
 8009dcc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009dce:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800a07c <_dtoa_r+0x334>
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	f000 8544 	beq.w	800a860 <_dtoa_r+0xb18>
 8009dd8:	f10b 0303 	add.w	r3, fp, #3
 8009ddc:	f000 bd3e 	b.w	800a85c <_dtoa_r+0xb14>
 8009de0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009de4:	2200      	movs	r2, #0
 8009de6:	2300      	movs	r3, #0
 8009de8:	4630      	mov	r0, r6
 8009dea:	4639      	mov	r1, r7
 8009dec:	f7f6 fe74 	bl	8000ad8 <__aeabi_dcmpeq>
 8009df0:	4681      	mov	r9, r0
 8009df2:	b168      	cbz	r0, 8009e10 <_dtoa_r+0xc8>
 8009df4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009df6:	2301      	movs	r3, #1
 8009df8:	6013      	str	r3, [r2, #0]
 8009dfa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	f000 8524 	beq.w	800a84a <_dtoa_r+0xb02>
 8009e02:	4b9a      	ldr	r3, [pc, #616]	; (800a06c <_dtoa_r+0x324>)
 8009e04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009e06:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8009e0a:	6013      	str	r3, [r2, #0]
 8009e0c:	f000 bd28 	b.w	800a860 <_dtoa_r+0xb18>
 8009e10:	aa14      	add	r2, sp, #80	; 0x50
 8009e12:	a915      	add	r1, sp, #84	; 0x54
 8009e14:	ec47 6b10 	vmov	d0, r6, r7
 8009e18:	4620      	mov	r0, r4
 8009e1a:	f000 fff0 	bl	800adfe <__d2b>
 8009e1e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009e22:	9004      	str	r0, [sp, #16]
 8009e24:	2d00      	cmp	r5, #0
 8009e26:	d07c      	beq.n	8009f22 <_dtoa_r+0x1da>
 8009e28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009e2c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8009e30:	46b2      	mov	sl, r6
 8009e32:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8009e36:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009e3a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8009e3e:	2200      	movs	r2, #0
 8009e40:	4b8b      	ldr	r3, [pc, #556]	; (800a070 <_dtoa_r+0x328>)
 8009e42:	4650      	mov	r0, sl
 8009e44:	4659      	mov	r1, fp
 8009e46:	f7f6 fa27 	bl	8000298 <__aeabi_dsub>
 8009e4a:	a381      	add	r3, pc, #516	; (adr r3, 800a050 <_dtoa_r+0x308>)
 8009e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e50:	f7f6 fbda 	bl	8000608 <__aeabi_dmul>
 8009e54:	a380      	add	r3, pc, #512	; (adr r3, 800a058 <_dtoa_r+0x310>)
 8009e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e5a:	f7f6 fa1f 	bl	800029c <__adddf3>
 8009e5e:	4606      	mov	r6, r0
 8009e60:	4628      	mov	r0, r5
 8009e62:	460f      	mov	r7, r1
 8009e64:	f7f6 fb66 	bl	8000534 <__aeabi_i2d>
 8009e68:	a37d      	add	r3, pc, #500	; (adr r3, 800a060 <_dtoa_r+0x318>)
 8009e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e6e:	f7f6 fbcb 	bl	8000608 <__aeabi_dmul>
 8009e72:	4602      	mov	r2, r0
 8009e74:	460b      	mov	r3, r1
 8009e76:	4630      	mov	r0, r6
 8009e78:	4639      	mov	r1, r7
 8009e7a:	f7f6 fa0f 	bl	800029c <__adddf3>
 8009e7e:	4606      	mov	r6, r0
 8009e80:	460f      	mov	r7, r1
 8009e82:	f7f6 fe71 	bl	8000b68 <__aeabi_d2iz>
 8009e86:	2200      	movs	r2, #0
 8009e88:	4682      	mov	sl, r0
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	4630      	mov	r0, r6
 8009e8e:	4639      	mov	r1, r7
 8009e90:	f7f6 fe2c 	bl	8000aec <__aeabi_dcmplt>
 8009e94:	b148      	cbz	r0, 8009eaa <_dtoa_r+0x162>
 8009e96:	4650      	mov	r0, sl
 8009e98:	f7f6 fb4c 	bl	8000534 <__aeabi_i2d>
 8009e9c:	4632      	mov	r2, r6
 8009e9e:	463b      	mov	r3, r7
 8009ea0:	f7f6 fe1a 	bl	8000ad8 <__aeabi_dcmpeq>
 8009ea4:	b908      	cbnz	r0, 8009eaa <_dtoa_r+0x162>
 8009ea6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8009eaa:	f1ba 0f16 	cmp.w	sl, #22
 8009eae:	d859      	bhi.n	8009f64 <_dtoa_r+0x21c>
 8009eb0:	4970      	ldr	r1, [pc, #448]	; (800a074 <_dtoa_r+0x32c>)
 8009eb2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009eb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009eba:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ebe:	f7f6 fe33 	bl	8000b28 <__aeabi_dcmpgt>
 8009ec2:	2800      	cmp	r0, #0
 8009ec4:	d050      	beq.n	8009f68 <_dtoa_r+0x220>
 8009ec6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8009eca:	2300      	movs	r3, #0
 8009ecc:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ece:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009ed0:	1b5d      	subs	r5, r3, r5
 8009ed2:	f1b5 0801 	subs.w	r8, r5, #1
 8009ed6:	bf49      	itett	mi
 8009ed8:	f1c5 0301 	rsbmi	r3, r5, #1
 8009edc:	2300      	movpl	r3, #0
 8009ede:	9305      	strmi	r3, [sp, #20]
 8009ee0:	f04f 0800 	movmi.w	r8, #0
 8009ee4:	bf58      	it	pl
 8009ee6:	9305      	strpl	r3, [sp, #20]
 8009ee8:	f1ba 0f00 	cmp.w	sl, #0
 8009eec:	db3e      	blt.n	8009f6c <_dtoa_r+0x224>
 8009eee:	2300      	movs	r3, #0
 8009ef0:	44d0      	add	r8, sl
 8009ef2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8009ef6:	9307      	str	r3, [sp, #28]
 8009ef8:	9b06      	ldr	r3, [sp, #24]
 8009efa:	2b09      	cmp	r3, #9
 8009efc:	f200 8090 	bhi.w	800a020 <_dtoa_r+0x2d8>
 8009f00:	2b05      	cmp	r3, #5
 8009f02:	bfc4      	itt	gt
 8009f04:	3b04      	subgt	r3, #4
 8009f06:	9306      	strgt	r3, [sp, #24]
 8009f08:	9b06      	ldr	r3, [sp, #24]
 8009f0a:	f1a3 0302 	sub.w	r3, r3, #2
 8009f0e:	bfcc      	ite	gt
 8009f10:	2500      	movgt	r5, #0
 8009f12:	2501      	movle	r5, #1
 8009f14:	2b03      	cmp	r3, #3
 8009f16:	f200 808f 	bhi.w	800a038 <_dtoa_r+0x2f0>
 8009f1a:	e8df f003 	tbb	[pc, r3]
 8009f1e:	7f7d      	.short	0x7f7d
 8009f20:	7131      	.short	0x7131
 8009f22:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8009f26:	441d      	add	r5, r3
 8009f28:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8009f2c:	2820      	cmp	r0, #32
 8009f2e:	dd13      	ble.n	8009f58 <_dtoa_r+0x210>
 8009f30:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8009f34:	9b00      	ldr	r3, [sp, #0]
 8009f36:	fa08 f800 	lsl.w	r8, r8, r0
 8009f3a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8009f3e:	fa23 f000 	lsr.w	r0, r3, r0
 8009f42:	ea48 0000 	orr.w	r0, r8, r0
 8009f46:	f7f6 fae5 	bl	8000514 <__aeabi_ui2d>
 8009f4a:	2301      	movs	r3, #1
 8009f4c:	4682      	mov	sl, r0
 8009f4e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8009f52:	3d01      	subs	r5, #1
 8009f54:	9313      	str	r3, [sp, #76]	; 0x4c
 8009f56:	e772      	b.n	8009e3e <_dtoa_r+0xf6>
 8009f58:	9b00      	ldr	r3, [sp, #0]
 8009f5a:	f1c0 0020 	rsb	r0, r0, #32
 8009f5e:	fa03 f000 	lsl.w	r0, r3, r0
 8009f62:	e7f0      	b.n	8009f46 <_dtoa_r+0x1fe>
 8009f64:	2301      	movs	r3, #1
 8009f66:	e7b1      	b.n	8009ecc <_dtoa_r+0x184>
 8009f68:	900f      	str	r0, [sp, #60]	; 0x3c
 8009f6a:	e7b0      	b.n	8009ece <_dtoa_r+0x186>
 8009f6c:	9b05      	ldr	r3, [sp, #20]
 8009f6e:	eba3 030a 	sub.w	r3, r3, sl
 8009f72:	9305      	str	r3, [sp, #20]
 8009f74:	f1ca 0300 	rsb	r3, sl, #0
 8009f78:	9307      	str	r3, [sp, #28]
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	930e      	str	r3, [sp, #56]	; 0x38
 8009f7e:	e7bb      	b.n	8009ef8 <_dtoa_r+0x1b0>
 8009f80:	2301      	movs	r3, #1
 8009f82:	930a      	str	r3, [sp, #40]	; 0x28
 8009f84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	dd59      	ble.n	800a03e <_dtoa_r+0x2f6>
 8009f8a:	9302      	str	r3, [sp, #8]
 8009f8c:	4699      	mov	r9, r3
 8009f8e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009f90:	2200      	movs	r2, #0
 8009f92:	6072      	str	r2, [r6, #4]
 8009f94:	2204      	movs	r2, #4
 8009f96:	f102 0014 	add.w	r0, r2, #20
 8009f9a:	4298      	cmp	r0, r3
 8009f9c:	6871      	ldr	r1, [r6, #4]
 8009f9e:	d953      	bls.n	800a048 <_dtoa_r+0x300>
 8009fa0:	4620      	mov	r0, r4
 8009fa2:	f000 fc9f 	bl	800a8e4 <_Balloc>
 8009fa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009fa8:	6030      	str	r0, [r6, #0]
 8009faa:	f1b9 0f0e 	cmp.w	r9, #14
 8009fae:	f8d3 b000 	ldr.w	fp, [r3]
 8009fb2:	f200 80e6 	bhi.w	800a182 <_dtoa_r+0x43a>
 8009fb6:	2d00      	cmp	r5, #0
 8009fb8:	f000 80e3 	beq.w	800a182 <_dtoa_r+0x43a>
 8009fbc:	ed9d 7b00 	vldr	d7, [sp]
 8009fc0:	f1ba 0f00 	cmp.w	sl, #0
 8009fc4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8009fc8:	dd74      	ble.n	800a0b4 <_dtoa_r+0x36c>
 8009fca:	4a2a      	ldr	r2, [pc, #168]	; (800a074 <_dtoa_r+0x32c>)
 8009fcc:	f00a 030f 	and.w	r3, sl, #15
 8009fd0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009fd4:	ed93 7b00 	vldr	d7, [r3]
 8009fd8:	ea4f 162a 	mov.w	r6, sl, asr #4
 8009fdc:	06f0      	lsls	r0, r6, #27
 8009fde:	ed8d 7b08 	vstr	d7, [sp, #32]
 8009fe2:	d565      	bpl.n	800a0b0 <_dtoa_r+0x368>
 8009fe4:	4b24      	ldr	r3, [pc, #144]	; (800a078 <_dtoa_r+0x330>)
 8009fe6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009fea:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009fee:	f7f6 fc35 	bl	800085c <__aeabi_ddiv>
 8009ff2:	e9cd 0100 	strd	r0, r1, [sp]
 8009ff6:	f006 060f 	and.w	r6, r6, #15
 8009ffa:	2503      	movs	r5, #3
 8009ffc:	4f1e      	ldr	r7, [pc, #120]	; (800a078 <_dtoa_r+0x330>)
 8009ffe:	e04c      	b.n	800a09a <_dtoa_r+0x352>
 800a000:	2301      	movs	r3, #1
 800a002:	930a      	str	r3, [sp, #40]	; 0x28
 800a004:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a006:	4453      	add	r3, sl
 800a008:	f103 0901 	add.w	r9, r3, #1
 800a00c:	9302      	str	r3, [sp, #8]
 800a00e:	464b      	mov	r3, r9
 800a010:	2b01      	cmp	r3, #1
 800a012:	bfb8      	it	lt
 800a014:	2301      	movlt	r3, #1
 800a016:	e7ba      	b.n	8009f8e <_dtoa_r+0x246>
 800a018:	2300      	movs	r3, #0
 800a01a:	e7b2      	b.n	8009f82 <_dtoa_r+0x23a>
 800a01c:	2300      	movs	r3, #0
 800a01e:	e7f0      	b.n	800a002 <_dtoa_r+0x2ba>
 800a020:	2501      	movs	r5, #1
 800a022:	2300      	movs	r3, #0
 800a024:	9306      	str	r3, [sp, #24]
 800a026:	950a      	str	r5, [sp, #40]	; 0x28
 800a028:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a02c:	9302      	str	r3, [sp, #8]
 800a02e:	4699      	mov	r9, r3
 800a030:	2200      	movs	r2, #0
 800a032:	2312      	movs	r3, #18
 800a034:	920b      	str	r2, [sp, #44]	; 0x2c
 800a036:	e7aa      	b.n	8009f8e <_dtoa_r+0x246>
 800a038:	2301      	movs	r3, #1
 800a03a:	930a      	str	r3, [sp, #40]	; 0x28
 800a03c:	e7f4      	b.n	800a028 <_dtoa_r+0x2e0>
 800a03e:	2301      	movs	r3, #1
 800a040:	9302      	str	r3, [sp, #8]
 800a042:	4699      	mov	r9, r3
 800a044:	461a      	mov	r2, r3
 800a046:	e7f5      	b.n	800a034 <_dtoa_r+0x2ec>
 800a048:	3101      	adds	r1, #1
 800a04a:	6071      	str	r1, [r6, #4]
 800a04c:	0052      	lsls	r2, r2, #1
 800a04e:	e7a2      	b.n	8009f96 <_dtoa_r+0x24e>
 800a050:	636f4361 	.word	0x636f4361
 800a054:	3fd287a7 	.word	0x3fd287a7
 800a058:	8b60c8b3 	.word	0x8b60c8b3
 800a05c:	3fc68a28 	.word	0x3fc68a28
 800a060:	509f79fb 	.word	0x509f79fb
 800a064:	3fd34413 	.word	0x3fd34413
 800a068:	7ff00000 	.word	0x7ff00000
 800a06c:	0800d121 	.word	0x0800d121
 800a070:	3ff80000 	.word	0x3ff80000
 800a074:	0800d180 	.word	0x0800d180
 800a078:	0800d158 	.word	0x0800d158
 800a07c:	0800d14d 	.word	0x0800d14d
 800a080:	07f1      	lsls	r1, r6, #31
 800a082:	d508      	bpl.n	800a096 <_dtoa_r+0x34e>
 800a084:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a088:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a08c:	f7f6 fabc 	bl	8000608 <__aeabi_dmul>
 800a090:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a094:	3501      	adds	r5, #1
 800a096:	1076      	asrs	r6, r6, #1
 800a098:	3708      	adds	r7, #8
 800a09a:	2e00      	cmp	r6, #0
 800a09c:	d1f0      	bne.n	800a080 <_dtoa_r+0x338>
 800a09e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a0a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a0a6:	f7f6 fbd9 	bl	800085c <__aeabi_ddiv>
 800a0aa:	e9cd 0100 	strd	r0, r1, [sp]
 800a0ae:	e01a      	b.n	800a0e6 <_dtoa_r+0x39e>
 800a0b0:	2502      	movs	r5, #2
 800a0b2:	e7a3      	b.n	8009ffc <_dtoa_r+0x2b4>
 800a0b4:	f000 80a0 	beq.w	800a1f8 <_dtoa_r+0x4b0>
 800a0b8:	f1ca 0600 	rsb	r6, sl, #0
 800a0bc:	4b9f      	ldr	r3, [pc, #636]	; (800a33c <_dtoa_r+0x5f4>)
 800a0be:	4fa0      	ldr	r7, [pc, #640]	; (800a340 <_dtoa_r+0x5f8>)
 800a0c0:	f006 020f 	and.w	r2, r6, #15
 800a0c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a0c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a0d0:	f7f6 fa9a 	bl	8000608 <__aeabi_dmul>
 800a0d4:	e9cd 0100 	strd	r0, r1, [sp]
 800a0d8:	1136      	asrs	r6, r6, #4
 800a0da:	2300      	movs	r3, #0
 800a0dc:	2502      	movs	r5, #2
 800a0de:	2e00      	cmp	r6, #0
 800a0e0:	d17f      	bne.n	800a1e2 <_dtoa_r+0x49a>
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d1e1      	bne.n	800a0aa <_dtoa_r+0x362>
 800a0e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	f000 8087 	beq.w	800a1fc <_dtoa_r+0x4b4>
 800a0ee:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	4b93      	ldr	r3, [pc, #588]	; (800a344 <_dtoa_r+0x5fc>)
 800a0f6:	4630      	mov	r0, r6
 800a0f8:	4639      	mov	r1, r7
 800a0fa:	f7f6 fcf7 	bl	8000aec <__aeabi_dcmplt>
 800a0fe:	2800      	cmp	r0, #0
 800a100:	d07c      	beq.n	800a1fc <_dtoa_r+0x4b4>
 800a102:	f1b9 0f00 	cmp.w	r9, #0
 800a106:	d079      	beq.n	800a1fc <_dtoa_r+0x4b4>
 800a108:	9b02      	ldr	r3, [sp, #8]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	dd35      	ble.n	800a17a <_dtoa_r+0x432>
 800a10e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800a112:	9308      	str	r3, [sp, #32]
 800a114:	4639      	mov	r1, r7
 800a116:	2200      	movs	r2, #0
 800a118:	4b8b      	ldr	r3, [pc, #556]	; (800a348 <_dtoa_r+0x600>)
 800a11a:	4630      	mov	r0, r6
 800a11c:	f7f6 fa74 	bl	8000608 <__aeabi_dmul>
 800a120:	e9cd 0100 	strd	r0, r1, [sp]
 800a124:	9f02      	ldr	r7, [sp, #8]
 800a126:	3501      	adds	r5, #1
 800a128:	4628      	mov	r0, r5
 800a12a:	f7f6 fa03 	bl	8000534 <__aeabi_i2d>
 800a12e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a132:	f7f6 fa69 	bl	8000608 <__aeabi_dmul>
 800a136:	2200      	movs	r2, #0
 800a138:	4b84      	ldr	r3, [pc, #528]	; (800a34c <_dtoa_r+0x604>)
 800a13a:	f7f6 f8af 	bl	800029c <__adddf3>
 800a13e:	4605      	mov	r5, r0
 800a140:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a144:	2f00      	cmp	r7, #0
 800a146:	d15d      	bne.n	800a204 <_dtoa_r+0x4bc>
 800a148:	2200      	movs	r2, #0
 800a14a:	4b81      	ldr	r3, [pc, #516]	; (800a350 <_dtoa_r+0x608>)
 800a14c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a150:	f7f6 f8a2 	bl	8000298 <__aeabi_dsub>
 800a154:	462a      	mov	r2, r5
 800a156:	4633      	mov	r3, r6
 800a158:	e9cd 0100 	strd	r0, r1, [sp]
 800a15c:	f7f6 fce4 	bl	8000b28 <__aeabi_dcmpgt>
 800a160:	2800      	cmp	r0, #0
 800a162:	f040 8288 	bne.w	800a676 <_dtoa_r+0x92e>
 800a166:	462a      	mov	r2, r5
 800a168:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a16c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a170:	f7f6 fcbc 	bl	8000aec <__aeabi_dcmplt>
 800a174:	2800      	cmp	r0, #0
 800a176:	f040 827c 	bne.w	800a672 <_dtoa_r+0x92a>
 800a17a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a17e:	e9cd 2300 	strd	r2, r3, [sp]
 800a182:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a184:	2b00      	cmp	r3, #0
 800a186:	f2c0 8150 	blt.w	800a42a <_dtoa_r+0x6e2>
 800a18a:	f1ba 0f0e 	cmp.w	sl, #14
 800a18e:	f300 814c 	bgt.w	800a42a <_dtoa_r+0x6e2>
 800a192:	4b6a      	ldr	r3, [pc, #424]	; (800a33c <_dtoa_r+0x5f4>)
 800a194:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a198:	ed93 7b00 	vldr	d7, [r3]
 800a19c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a1a4:	f280 80d8 	bge.w	800a358 <_dtoa_r+0x610>
 800a1a8:	f1b9 0f00 	cmp.w	r9, #0
 800a1ac:	f300 80d4 	bgt.w	800a358 <_dtoa_r+0x610>
 800a1b0:	f040 825e 	bne.w	800a670 <_dtoa_r+0x928>
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	4b66      	ldr	r3, [pc, #408]	; (800a350 <_dtoa_r+0x608>)
 800a1b8:	ec51 0b17 	vmov	r0, r1, d7
 800a1bc:	f7f6 fa24 	bl	8000608 <__aeabi_dmul>
 800a1c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1c4:	f7f6 fca6 	bl	8000b14 <__aeabi_dcmpge>
 800a1c8:	464f      	mov	r7, r9
 800a1ca:	464e      	mov	r6, r9
 800a1cc:	2800      	cmp	r0, #0
 800a1ce:	f040 8234 	bne.w	800a63a <_dtoa_r+0x8f2>
 800a1d2:	2331      	movs	r3, #49	; 0x31
 800a1d4:	f10b 0501 	add.w	r5, fp, #1
 800a1d8:	f88b 3000 	strb.w	r3, [fp]
 800a1dc:	f10a 0a01 	add.w	sl, sl, #1
 800a1e0:	e22f      	b.n	800a642 <_dtoa_r+0x8fa>
 800a1e2:	07f2      	lsls	r2, r6, #31
 800a1e4:	d505      	bpl.n	800a1f2 <_dtoa_r+0x4aa>
 800a1e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a1ea:	f7f6 fa0d 	bl	8000608 <__aeabi_dmul>
 800a1ee:	3501      	adds	r5, #1
 800a1f0:	2301      	movs	r3, #1
 800a1f2:	1076      	asrs	r6, r6, #1
 800a1f4:	3708      	adds	r7, #8
 800a1f6:	e772      	b.n	800a0de <_dtoa_r+0x396>
 800a1f8:	2502      	movs	r5, #2
 800a1fa:	e774      	b.n	800a0e6 <_dtoa_r+0x39e>
 800a1fc:	f8cd a020 	str.w	sl, [sp, #32]
 800a200:	464f      	mov	r7, r9
 800a202:	e791      	b.n	800a128 <_dtoa_r+0x3e0>
 800a204:	4b4d      	ldr	r3, [pc, #308]	; (800a33c <_dtoa_r+0x5f4>)
 800a206:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a20a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a20e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a210:	2b00      	cmp	r3, #0
 800a212:	d047      	beq.n	800a2a4 <_dtoa_r+0x55c>
 800a214:	4602      	mov	r2, r0
 800a216:	460b      	mov	r3, r1
 800a218:	2000      	movs	r0, #0
 800a21a:	494e      	ldr	r1, [pc, #312]	; (800a354 <_dtoa_r+0x60c>)
 800a21c:	f7f6 fb1e 	bl	800085c <__aeabi_ddiv>
 800a220:	462a      	mov	r2, r5
 800a222:	4633      	mov	r3, r6
 800a224:	f7f6 f838 	bl	8000298 <__aeabi_dsub>
 800a228:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a22c:	465d      	mov	r5, fp
 800a22e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a232:	f7f6 fc99 	bl	8000b68 <__aeabi_d2iz>
 800a236:	4606      	mov	r6, r0
 800a238:	f7f6 f97c 	bl	8000534 <__aeabi_i2d>
 800a23c:	4602      	mov	r2, r0
 800a23e:	460b      	mov	r3, r1
 800a240:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a244:	f7f6 f828 	bl	8000298 <__aeabi_dsub>
 800a248:	3630      	adds	r6, #48	; 0x30
 800a24a:	f805 6b01 	strb.w	r6, [r5], #1
 800a24e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a252:	e9cd 0100 	strd	r0, r1, [sp]
 800a256:	f7f6 fc49 	bl	8000aec <__aeabi_dcmplt>
 800a25a:	2800      	cmp	r0, #0
 800a25c:	d163      	bne.n	800a326 <_dtoa_r+0x5de>
 800a25e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a262:	2000      	movs	r0, #0
 800a264:	4937      	ldr	r1, [pc, #220]	; (800a344 <_dtoa_r+0x5fc>)
 800a266:	f7f6 f817 	bl	8000298 <__aeabi_dsub>
 800a26a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a26e:	f7f6 fc3d 	bl	8000aec <__aeabi_dcmplt>
 800a272:	2800      	cmp	r0, #0
 800a274:	f040 80b7 	bne.w	800a3e6 <_dtoa_r+0x69e>
 800a278:	eba5 030b 	sub.w	r3, r5, fp
 800a27c:	429f      	cmp	r7, r3
 800a27e:	f77f af7c 	ble.w	800a17a <_dtoa_r+0x432>
 800a282:	2200      	movs	r2, #0
 800a284:	4b30      	ldr	r3, [pc, #192]	; (800a348 <_dtoa_r+0x600>)
 800a286:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a28a:	f7f6 f9bd 	bl	8000608 <__aeabi_dmul>
 800a28e:	2200      	movs	r2, #0
 800a290:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a294:	4b2c      	ldr	r3, [pc, #176]	; (800a348 <_dtoa_r+0x600>)
 800a296:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a29a:	f7f6 f9b5 	bl	8000608 <__aeabi_dmul>
 800a29e:	e9cd 0100 	strd	r0, r1, [sp]
 800a2a2:	e7c4      	b.n	800a22e <_dtoa_r+0x4e6>
 800a2a4:	462a      	mov	r2, r5
 800a2a6:	4633      	mov	r3, r6
 800a2a8:	f7f6 f9ae 	bl	8000608 <__aeabi_dmul>
 800a2ac:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a2b0:	eb0b 0507 	add.w	r5, fp, r7
 800a2b4:	465e      	mov	r6, fp
 800a2b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a2ba:	f7f6 fc55 	bl	8000b68 <__aeabi_d2iz>
 800a2be:	4607      	mov	r7, r0
 800a2c0:	f7f6 f938 	bl	8000534 <__aeabi_i2d>
 800a2c4:	3730      	adds	r7, #48	; 0x30
 800a2c6:	4602      	mov	r2, r0
 800a2c8:	460b      	mov	r3, r1
 800a2ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a2ce:	f7f5 ffe3 	bl	8000298 <__aeabi_dsub>
 800a2d2:	f806 7b01 	strb.w	r7, [r6], #1
 800a2d6:	42ae      	cmp	r6, r5
 800a2d8:	e9cd 0100 	strd	r0, r1, [sp]
 800a2dc:	f04f 0200 	mov.w	r2, #0
 800a2e0:	d126      	bne.n	800a330 <_dtoa_r+0x5e8>
 800a2e2:	4b1c      	ldr	r3, [pc, #112]	; (800a354 <_dtoa_r+0x60c>)
 800a2e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a2e8:	f7f5 ffd8 	bl	800029c <__adddf3>
 800a2ec:	4602      	mov	r2, r0
 800a2ee:	460b      	mov	r3, r1
 800a2f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a2f4:	f7f6 fc18 	bl	8000b28 <__aeabi_dcmpgt>
 800a2f8:	2800      	cmp	r0, #0
 800a2fa:	d174      	bne.n	800a3e6 <_dtoa_r+0x69e>
 800a2fc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a300:	2000      	movs	r0, #0
 800a302:	4914      	ldr	r1, [pc, #80]	; (800a354 <_dtoa_r+0x60c>)
 800a304:	f7f5 ffc8 	bl	8000298 <__aeabi_dsub>
 800a308:	4602      	mov	r2, r0
 800a30a:	460b      	mov	r3, r1
 800a30c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a310:	f7f6 fbec 	bl	8000aec <__aeabi_dcmplt>
 800a314:	2800      	cmp	r0, #0
 800a316:	f43f af30 	beq.w	800a17a <_dtoa_r+0x432>
 800a31a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a31e:	2b30      	cmp	r3, #48	; 0x30
 800a320:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800a324:	d002      	beq.n	800a32c <_dtoa_r+0x5e4>
 800a326:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a32a:	e04a      	b.n	800a3c2 <_dtoa_r+0x67a>
 800a32c:	4615      	mov	r5, r2
 800a32e:	e7f4      	b.n	800a31a <_dtoa_r+0x5d2>
 800a330:	4b05      	ldr	r3, [pc, #20]	; (800a348 <_dtoa_r+0x600>)
 800a332:	f7f6 f969 	bl	8000608 <__aeabi_dmul>
 800a336:	e9cd 0100 	strd	r0, r1, [sp]
 800a33a:	e7bc      	b.n	800a2b6 <_dtoa_r+0x56e>
 800a33c:	0800d180 	.word	0x0800d180
 800a340:	0800d158 	.word	0x0800d158
 800a344:	3ff00000 	.word	0x3ff00000
 800a348:	40240000 	.word	0x40240000
 800a34c:	401c0000 	.word	0x401c0000
 800a350:	40140000 	.word	0x40140000
 800a354:	3fe00000 	.word	0x3fe00000
 800a358:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a35c:	465d      	mov	r5, fp
 800a35e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a362:	4630      	mov	r0, r6
 800a364:	4639      	mov	r1, r7
 800a366:	f7f6 fa79 	bl	800085c <__aeabi_ddiv>
 800a36a:	f7f6 fbfd 	bl	8000b68 <__aeabi_d2iz>
 800a36e:	4680      	mov	r8, r0
 800a370:	f7f6 f8e0 	bl	8000534 <__aeabi_i2d>
 800a374:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a378:	f7f6 f946 	bl	8000608 <__aeabi_dmul>
 800a37c:	4602      	mov	r2, r0
 800a37e:	460b      	mov	r3, r1
 800a380:	4630      	mov	r0, r6
 800a382:	4639      	mov	r1, r7
 800a384:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800a388:	f7f5 ff86 	bl	8000298 <__aeabi_dsub>
 800a38c:	f805 6b01 	strb.w	r6, [r5], #1
 800a390:	eba5 060b 	sub.w	r6, r5, fp
 800a394:	45b1      	cmp	r9, r6
 800a396:	4602      	mov	r2, r0
 800a398:	460b      	mov	r3, r1
 800a39a:	d139      	bne.n	800a410 <_dtoa_r+0x6c8>
 800a39c:	f7f5 ff7e 	bl	800029c <__adddf3>
 800a3a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a3a4:	4606      	mov	r6, r0
 800a3a6:	460f      	mov	r7, r1
 800a3a8:	f7f6 fbbe 	bl	8000b28 <__aeabi_dcmpgt>
 800a3ac:	b9c8      	cbnz	r0, 800a3e2 <_dtoa_r+0x69a>
 800a3ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a3b2:	4630      	mov	r0, r6
 800a3b4:	4639      	mov	r1, r7
 800a3b6:	f7f6 fb8f 	bl	8000ad8 <__aeabi_dcmpeq>
 800a3ba:	b110      	cbz	r0, 800a3c2 <_dtoa_r+0x67a>
 800a3bc:	f018 0f01 	tst.w	r8, #1
 800a3c0:	d10f      	bne.n	800a3e2 <_dtoa_r+0x69a>
 800a3c2:	9904      	ldr	r1, [sp, #16]
 800a3c4:	4620      	mov	r0, r4
 800a3c6:	f000 fac1 	bl	800a94c <_Bfree>
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a3ce:	702b      	strb	r3, [r5, #0]
 800a3d0:	f10a 0301 	add.w	r3, sl, #1
 800a3d4:	6013      	str	r3, [r2, #0]
 800a3d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	f000 8241 	beq.w	800a860 <_dtoa_r+0xb18>
 800a3de:	601d      	str	r5, [r3, #0]
 800a3e0:	e23e      	b.n	800a860 <_dtoa_r+0xb18>
 800a3e2:	f8cd a020 	str.w	sl, [sp, #32]
 800a3e6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a3ea:	2a39      	cmp	r2, #57	; 0x39
 800a3ec:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800a3f0:	d108      	bne.n	800a404 <_dtoa_r+0x6bc>
 800a3f2:	459b      	cmp	fp, r3
 800a3f4:	d10a      	bne.n	800a40c <_dtoa_r+0x6c4>
 800a3f6:	9b08      	ldr	r3, [sp, #32]
 800a3f8:	3301      	adds	r3, #1
 800a3fa:	9308      	str	r3, [sp, #32]
 800a3fc:	2330      	movs	r3, #48	; 0x30
 800a3fe:	f88b 3000 	strb.w	r3, [fp]
 800a402:	465b      	mov	r3, fp
 800a404:	781a      	ldrb	r2, [r3, #0]
 800a406:	3201      	adds	r2, #1
 800a408:	701a      	strb	r2, [r3, #0]
 800a40a:	e78c      	b.n	800a326 <_dtoa_r+0x5de>
 800a40c:	461d      	mov	r5, r3
 800a40e:	e7ea      	b.n	800a3e6 <_dtoa_r+0x69e>
 800a410:	2200      	movs	r2, #0
 800a412:	4b9b      	ldr	r3, [pc, #620]	; (800a680 <_dtoa_r+0x938>)
 800a414:	f7f6 f8f8 	bl	8000608 <__aeabi_dmul>
 800a418:	2200      	movs	r2, #0
 800a41a:	2300      	movs	r3, #0
 800a41c:	4606      	mov	r6, r0
 800a41e:	460f      	mov	r7, r1
 800a420:	f7f6 fb5a 	bl	8000ad8 <__aeabi_dcmpeq>
 800a424:	2800      	cmp	r0, #0
 800a426:	d09a      	beq.n	800a35e <_dtoa_r+0x616>
 800a428:	e7cb      	b.n	800a3c2 <_dtoa_r+0x67a>
 800a42a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a42c:	2a00      	cmp	r2, #0
 800a42e:	f000 808b 	beq.w	800a548 <_dtoa_r+0x800>
 800a432:	9a06      	ldr	r2, [sp, #24]
 800a434:	2a01      	cmp	r2, #1
 800a436:	dc6e      	bgt.n	800a516 <_dtoa_r+0x7ce>
 800a438:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a43a:	2a00      	cmp	r2, #0
 800a43c:	d067      	beq.n	800a50e <_dtoa_r+0x7c6>
 800a43e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a442:	9f07      	ldr	r7, [sp, #28]
 800a444:	9d05      	ldr	r5, [sp, #20]
 800a446:	9a05      	ldr	r2, [sp, #20]
 800a448:	2101      	movs	r1, #1
 800a44a:	441a      	add	r2, r3
 800a44c:	4620      	mov	r0, r4
 800a44e:	9205      	str	r2, [sp, #20]
 800a450:	4498      	add	r8, r3
 800a452:	f000 fb1b 	bl	800aa8c <__i2b>
 800a456:	4606      	mov	r6, r0
 800a458:	2d00      	cmp	r5, #0
 800a45a:	dd0c      	ble.n	800a476 <_dtoa_r+0x72e>
 800a45c:	f1b8 0f00 	cmp.w	r8, #0
 800a460:	dd09      	ble.n	800a476 <_dtoa_r+0x72e>
 800a462:	4545      	cmp	r5, r8
 800a464:	9a05      	ldr	r2, [sp, #20]
 800a466:	462b      	mov	r3, r5
 800a468:	bfa8      	it	ge
 800a46a:	4643      	movge	r3, r8
 800a46c:	1ad2      	subs	r2, r2, r3
 800a46e:	9205      	str	r2, [sp, #20]
 800a470:	1aed      	subs	r5, r5, r3
 800a472:	eba8 0803 	sub.w	r8, r8, r3
 800a476:	9b07      	ldr	r3, [sp, #28]
 800a478:	b1eb      	cbz	r3, 800a4b6 <_dtoa_r+0x76e>
 800a47a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d067      	beq.n	800a550 <_dtoa_r+0x808>
 800a480:	b18f      	cbz	r7, 800a4a6 <_dtoa_r+0x75e>
 800a482:	4631      	mov	r1, r6
 800a484:	463a      	mov	r2, r7
 800a486:	4620      	mov	r0, r4
 800a488:	f000 fba0 	bl	800abcc <__pow5mult>
 800a48c:	9a04      	ldr	r2, [sp, #16]
 800a48e:	4601      	mov	r1, r0
 800a490:	4606      	mov	r6, r0
 800a492:	4620      	mov	r0, r4
 800a494:	f000 fb03 	bl	800aa9e <__multiply>
 800a498:	9904      	ldr	r1, [sp, #16]
 800a49a:	9008      	str	r0, [sp, #32]
 800a49c:	4620      	mov	r0, r4
 800a49e:	f000 fa55 	bl	800a94c <_Bfree>
 800a4a2:	9b08      	ldr	r3, [sp, #32]
 800a4a4:	9304      	str	r3, [sp, #16]
 800a4a6:	9b07      	ldr	r3, [sp, #28]
 800a4a8:	1bda      	subs	r2, r3, r7
 800a4aa:	d004      	beq.n	800a4b6 <_dtoa_r+0x76e>
 800a4ac:	9904      	ldr	r1, [sp, #16]
 800a4ae:	4620      	mov	r0, r4
 800a4b0:	f000 fb8c 	bl	800abcc <__pow5mult>
 800a4b4:	9004      	str	r0, [sp, #16]
 800a4b6:	2101      	movs	r1, #1
 800a4b8:	4620      	mov	r0, r4
 800a4ba:	f000 fae7 	bl	800aa8c <__i2b>
 800a4be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a4c0:	4607      	mov	r7, r0
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	f000 81d0 	beq.w	800a868 <_dtoa_r+0xb20>
 800a4c8:	461a      	mov	r2, r3
 800a4ca:	4601      	mov	r1, r0
 800a4cc:	4620      	mov	r0, r4
 800a4ce:	f000 fb7d 	bl	800abcc <__pow5mult>
 800a4d2:	9b06      	ldr	r3, [sp, #24]
 800a4d4:	2b01      	cmp	r3, #1
 800a4d6:	4607      	mov	r7, r0
 800a4d8:	dc40      	bgt.n	800a55c <_dtoa_r+0x814>
 800a4da:	9b00      	ldr	r3, [sp, #0]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d139      	bne.n	800a554 <_dtoa_r+0x80c>
 800a4e0:	9b01      	ldr	r3, [sp, #4]
 800a4e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d136      	bne.n	800a558 <_dtoa_r+0x810>
 800a4ea:	9b01      	ldr	r3, [sp, #4]
 800a4ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a4f0:	0d1b      	lsrs	r3, r3, #20
 800a4f2:	051b      	lsls	r3, r3, #20
 800a4f4:	b12b      	cbz	r3, 800a502 <_dtoa_r+0x7ba>
 800a4f6:	9b05      	ldr	r3, [sp, #20]
 800a4f8:	3301      	adds	r3, #1
 800a4fa:	9305      	str	r3, [sp, #20]
 800a4fc:	f108 0801 	add.w	r8, r8, #1
 800a500:	2301      	movs	r3, #1
 800a502:	9307      	str	r3, [sp, #28]
 800a504:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a506:	2b00      	cmp	r3, #0
 800a508:	d12a      	bne.n	800a560 <_dtoa_r+0x818>
 800a50a:	2001      	movs	r0, #1
 800a50c:	e030      	b.n	800a570 <_dtoa_r+0x828>
 800a50e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a510:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a514:	e795      	b.n	800a442 <_dtoa_r+0x6fa>
 800a516:	9b07      	ldr	r3, [sp, #28]
 800a518:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800a51c:	42bb      	cmp	r3, r7
 800a51e:	bfbf      	itttt	lt
 800a520:	9b07      	ldrlt	r3, [sp, #28]
 800a522:	9707      	strlt	r7, [sp, #28]
 800a524:	1afa      	sublt	r2, r7, r3
 800a526:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800a528:	bfbb      	ittet	lt
 800a52a:	189b      	addlt	r3, r3, r2
 800a52c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a52e:	1bdf      	subge	r7, r3, r7
 800a530:	2700      	movlt	r7, #0
 800a532:	f1b9 0f00 	cmp.w	r9, #0
 800a536:	bfb5      	itete	lt
 800a538:	9b05      	ldrlt	r3, [sp, #20]
 800a53a:	9d05      	ldrge	r5, [sp, #20]
 800a53c:	eba3 0509 	sublt.w	r5, r3, r9
 800a540:	464b      	movge	r3, r9
 800a542:	bfb8      	it	lt
 800a544:	2300      	movlt	r3, #0
 800a546:	e77e      	b.n	800a446 <_dtoa_r+0x6fe>
 800a548:	9f07      	ldr	r7, [sp, #28]
 800a54a:	9d05      	ldr	r5, [sp, #20]
 800a54c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a54e:	e783      	b.n	800a458 <_dtoa_r+0x710>
 800a550:	9a07      	ldr	r2, [sp, #28]
 800a552:	e7ab      	b.n	800a4ac <_dtoa_r+0x764>
 800a554:	2300      	movs	r3, #0
 800a556:	e7d4      	b.n	800a502 <_dtoa_r+0x7ba>
 800a558:	9b00      	ldr	r3, [sp, #0]
 800a55a:	e7d2      	b.n	800a502 <_dtoa_r+0x7ba>
 800a55c:	2300      	movs	r3, #0
 800a55e:	9307      	str	r3, [sp, #28]
 800a560:	693b      	ldr	r3, [r7, #16]
 800a562:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800a566:	6918      	ldr	r0, [r3, #16]
 800a568:	f000 fa42 	bl	800a9f0 <__hi0bits>
 800a56c:	f1c0 0020 	rsb	r0, r0, #32
 800a570:	4440      	add	r0, r8
 800a572:	f010 001f 	ands.w	r0, r0, #31
 800a576:	d047      	beq.n	800a608 <_dtoa_r+0x8c0>
 800a578:	f1c0 0320 	rsb	r3, r0, #32
 800a57c:	2b04      	cmp	r3, #4
 800a57e:	dd3b      	ble.n	800a5f8 <_dtoa_r+0x8b0>
 800a580:	9b05      	ldr	r3, [sp, #20]
 800a582:	f1c0 001c 	rsb	r0, r0, #28
 800a586:	4403      	add	r3, r0
 800a588:	9305      	str	r3, [sp, #20]
 800a58a:	4405      	add	r5, r0
 800a58c:	4480      	add	r8, r0
 800a58e:	9b05      	ldr	r3, [sp, #20]
 800a590:	2b00      	cmp	r3, #0
 800a592:	dd05      	ble.n	800a5a0 <_dtoa_r+0x858>
 800a594:	461a      	mov	r2, r3
 800a596:	9904      	ldr	r1, [sp, #16]
 800a598:	4620      	mov	r0, r4
 800a59a:	f000 fb65 	bl	800ac68 <__lshift>
 800a59e:	9004      	str	r0, [sp, #16]
 800a5a0:	f1b8 0f00 	cmp.w	r8, #0
 800a5a4:	dd05      	ble.n	800a5b2 <_dtoa_r+0x86a>
 800a5a6:	4639      	mov	r1, r7
 800a5a8:	4642      	mov	r2, r8
 800a5aa:	4620      	mov	r0, r4
 800a5ac:	f000 fb5c 	bl	800ac68 <__lshift>
 800a5b0:	4607      	mov	r7, r0
 800a5b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a5b4:	b353      	cbz	r3, 800a60c <_dtoa_r+0x8c4>
 800a5b6:	4639      	mov	r1, r7
 800a5b8:	9804      	ldr	r0, [sp, #16]
 800a5ba:	f000 fba9 	bl	800ad10 <__mcmp>
 800a5be:	2800      	cmp	r0, #0
 800a5c0:	da24      	bge.n	800a60c <_dtoa_r+0x8c4>
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	220a      	movs	r2, #10
 800a5c6:	9904      	ldr	r1, [sp, #16]
 800a5c8:	4620      	mov	r0, r4
 800a5ca:	f000 f9d6 	bl	800a97a <__multadd>
 800a5ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5d0:	9004      	str	r0, [sp, #16]
 800a5d2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	f000 814d 	beq.w	800a876 <_dtoa_r+0xb2e>
 800a5dc:	2300      	movs	r3, #0
 800a5de:	4631      	mov	r1, r6
 800a5e0:	220a      	movs	r2, #10
 800a5e2:	4620      	mov	r0, r4
 800a5e4:	f000 f9c9 	bl	800a97a <__multadd>
 800a5e8:	9b02      	ldr	r3, [sp, #8]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	4606      	mov	r6, r0
 800a5ee:	dc4f      	bgt.n	800a690 <_dtoa_r+0x948>
 800a5f0:	9b06      	ldr	r3, [sp, #24]
 800a5f2:	2b02      	cmp	r3, #2
 800a5f4:	dd4c      	ble.n	800a690 <_dtoa_r+0x948>
 800a5f6:	e011      	b.n	800a61c <_dtoa_r+0x8d4>
 800a5f8:	d0c9      	beq.n	800a58e <_dtoa_r+0x846>
 800a5fa:	9a05      	ldr	r2, [sp, #20]
 800a5fc:	331c      	adds	r3, #28
 800a5fe:	441a      	add	r2, r3
 800a600:	9205      	str	r2, [sp, #20]
 800a602:	441d      	add	r5, r3
 800a604:	4498      	add	r8, r3
 800a606:	e7c2      	b.n	800a58e <_dtoa_r+0x846>
 800a608:	4603      	mov	r3, r0
 800a60a:	e7f6      	b.n	800a5fa <_dtoa_r+0x8b2>
 800a60c:	f1b9 0f00 	cmp.w	r9, #0
 800a610:	dc38      	bgt.n	800a684 <_dtoa_r+0x93c>
 800a612:	9b06      	ldr	r3, [sp, #24]
 800a614:	2b02      	cmp	r3, #2
 800a616:	dd35      	ble.n	800a684 <_dtoa_r+0x93c>
 800a618:	f8cd 9008 	str.w	r9, [sp, #8]
 800a61c:	9b02      	ldr	r3, [sp, #8]
 800a61e:	b963      	cbnz	r3, 800a63a <_dtoa_r+0x8f2>
 800a620:	4639      	mov	r1, r7
 800a622:	2205      	movs	r2, #5
 800a624:	4620      	mov	r0, r4
 800a626:	f000 f9a8 	bl	800a97a <__multadd>
 800a62a:	4601      	mov	r1, r0
 800a62c:	4607      	mov	r7, r0
 800a62e:	9804      	ldr	r0, [sp, #16]
 800a630:	f000 fb6e 	bl	800ad10 <__mcmp>
 800a634:	2800      	cmp	r0, #0
 800a636:	f73f adcc 	bgt.w	800a1d2 <_dtoa_r+0x48a>
 800a63a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a63c:	465d      	mov	r5, fp
 800a63e:	ea6f 0a03 	mvn.w	sl, r3
 800a642:	f04f 0900 	mov.w	r9, #0
 800a646:	4639      	mov	r1, r7
 800a648:	4620      	mov	r0, r4
 800a64a:	f000 f97f 	bl	800a94c <_Bfree>
 800a64e:	2e00      	cmp	r6, #0
 800a650:	f43f aeb7 	beq.w	800a3c2 <_dtoa_r+0x67a>
 800a654:	f1b9 0f00 	cmp.w	r9, #0
 800a658:	d005      	beq.n	800a666 <_dtoa_r+0x91e>
 800a65a:	45b1      	cmp	r9, r6
 800a65c:	d003      	beq.n	800a666 <_dtoa_r+0x91e>
 800a65e:	4649      	mov	r1, r9
 800a660:	4620      	mov	r0, r4
 800a662:	f000 f973 	bl	800a94c <_Bfree>
 800a666:	4631      	mov	r1, r6
 800a668:	4620      	mov	r0, r4
 800a66a:	f000 f96f 	bl	800a94c <_Bfree>
 800a66e:	e6a8      	b.n	800a3c2 <_dtoa_r+0x67a>
 800a670:	2700      	movs	r7, #0
 800a672:	463e      	mov	r6, r7
 800a674:	e7e1      	b.n	800a63a <_dtoa_r+0x8f2>
 800a676:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a67a:	463e      	mov	r6, r7
 800a67c:	e5a9      	b.n	800a1d2 <_dtoa_r+0x48a>
 800a67e:	bf00      	nop
 800a680:	40240000 	.word	0x40240000
 800a684:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a686:	f8cd 9008 	str.w	r9, [sp, #8]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	f000 80fa 	beq.w	800a884 <_dtoa_r+0xb3c>
 800a690:	2d00      	cmp	r5, #0
 800a692:	dd05      	ble.n	800a6a0 <_dtoa_r+0x958>
 800a694:	4631      	mov	r1, r6
 800a696:	462a      	mov	r2, r5
 800a698:	4620      	mov	r0, r4
 800a69a:	f000 fae5 	bl	800ac68 <__lshift>
 800a69e:	4606      	mov	r6, r0
 800a6a0:	9b07      	ldr	r3, [sp, #28]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d04c      	beq.n	800a740 <_dtoa_r+0x9f8>
 800a6a6:	6871      	ldr	r1, [r6, #4]
 800a6a8:	4620      	mov	r0, r4
 800a6aa:	f000 f91b 	bl	800a8e4 <_Balloc>
 800a6ae:	6932      	ldr	r2, [r6, #16]
 800a6b0:	3202      	adds	r2, #2
 800a6b2:	4605      	mov	r5, r0
 800a6b4:	0092      	lsls	r2, r2, #2
 800a6b6:	f106 010c 	add.w	r1, r6, #12
 800a6ba:	300c      	adds	r0, #12
 800a6bc:	f7fe fe28 	bl	8009310 <memcpy>
 800a6c0:	2201      	movs	r2, #1
 800a6c2:	4629      	mov	r1, r5
 800a6c4:	4620      	mov	r0, r4
 800a6c6:	f000 facf 	bl	800ac68 <__lshift>
 800a6ca:	9b00      	ldr	r3, [sp, #0]
 800a6cc:	f8cd b014 	str.w	fp, [sp, #20]
 800a6d0:	f003 0301 	and.w	r3, r3, #1
 800a6d4:	46b1      	mov	r9, r6
 800a6d6:	9307      	str	r3, [sp, #28]
 800a6d8:	4606      	mov	r6, r0
 800a6da:	4639      	mov	r1, r7
 800a6dc:	9804      	ldr	r0, [sp, #16]
 800a6de:	f7ff faa7 	bl	8009c30 <quorem>
 800a6e2:	4649      	mov	r1, r9
 800a6e4:	4605      	mov	r5, r0
 800a6e6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a6ea:	9804      	ldr	r0, [sp, #16]
 800a6ec:	f000 fb10 	bl	800ad10 <__mcmp>
 800a6f0:	4632      	mov	r2, r6
 800a6f2:	9000      	str	r0, [sp, #0]
 800a6f4:	4639      	mov	r1, r7
 800a6f6:	4620      	mov	r0, r4
 800a6f8:	f000 fb24 	bl	800ad44 <__mdiff>
 800a6fc:	68c3      	ldr	r3, [r0, #12]
 800a6fe:	4602      	mov	r2, r0
 800a700:	bb03      	cbnz	r3, 800a744 <_dtoa_r+0x9fc>
 800a702:	4601      	mov	r1, r0
 800a704:	9008      	str	r0, [sp, #32]
 800a706:	9804      	ldr	r0, [sp, #16]
 800a708:	f000 fb02 	bl	800ad10 <__mcmp>
 800a70c:	9a08      	ldr	r2, [sp, #32]
 800a70e:	4603      	mov	r3, r0
 800a710:	4611      	mov	r1, r2
 800a712:	4620      	mov	r0, r4
 800a714:	9308      	str	r3, [sp, #32]
 800a716:	f000 f919 	bl	800a94c <_Bfree>
 800a71a:	9b08      	ldr	r3, [sp, #32]
 800a71c:	b9a3      	cbnz	r3, 800a748 <_dtoa_r+0xa00>
 800a71e:	9a06      	ldr	r2, [sp, #24]
 800a720:	b992      	cbnz	r2, 800a748 <_dtoa_r+0xa00>
 800a722:	9a07      	ldr	r2, [sp, #28]
 800a724:	b982      	cbnz	r2, 800a748 <_dtoa_r+0xa00>
 800a726:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a72a:	d029      	beq.n	800a780 <_dtoa_r+0xa38>
 800a72c:	9b00      	ldr	r3, [sp, #0]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	dd01      	ble.n	800a736 <_dtoa_r+0x9ee>
 800a732:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800a736:	9b05      	ldr	r3, [sp, #20]
 800a738:	1c5d      	adds	r5, r3, #1
 800a73a:	f883 8000 	strb.w	r8, [r3]
 800a73e:	e782      	b.n	800a646 <_dtoa_r+0x8fe>
 800a740:	4630      	mov	r0, r6
 800a742:	e7c2      	b.n	800a6ca <_dtoa_r+0x982>
 800a744:	2301      	movs	r3, #1
 800a746:	e7e3      	b.n	800a710 <_dtoa_r+0x9c8>
 800a748:	9a00      	ldr	r2, [sp, #0]
 800a74a:	2a00      	cmp	r2, #0
 800a74c:	db04      	blt.n	800a758 <_dtoa_r+0xa10>
 800a74e:	d125      	bne.n	800a79c <_dtoa_r+0xa54>
 800a750:	9a06      	ldr	r2, [sp, #24]
 800a752:	bb1a      	cbnz	r2, 800a79c <_dtoa_r+0xa54>
 800a754:	9a07      	ldr	r2, [sp, #28]
 800a756:	bb0a      	cbnz	r2, 800a79c <_dtoa_r+0xa54>
 800a758:	2b00      	cmp	r3, #0
 800a75a:	ddec      	ble.n	800a736 <_dtoa_r+0x9ee>
 800a75c:	2201      	movs	r2, #1
 800a75e:	9904      	ldr	r1, [sp, #16]
 800a760:	4620      	mov	r0, r4
 800a762:	f000 fa81 	bl	800ac68 <__lshift>
 800a766:	4639      	mov	r1, r7
 800a768:	9004      	str	r0, [sp, #16]
 800a76a:	f000 fad1 	bl	800ad10 <__mcmp>
 800a76e:	2800      	cmp	r0, #0
 800a770:	dc03      	bgt.n	800a77a <_dtoa_r+0xa32>
 800a772:	d1e0      	bne.n	800a736 <_dtoa_r+0x9ee>
 800a774:	f018 0f01 	tst.w	r8, #1
 800a778:	d0dd      	beq.n	800a736 <_dtoa_r+0x9ee>
 800a77a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a77e:	d1d8      	bne.n	800a732 <_dtoa_r+0x9ea>
 800a780:	9b05      	ldr	r3, [sp, #20]
 800a782:	9a05      	ldr	r2, [sp, #20]
 800a784:	1c5d      	adds	r5, r3, #1
 800a786:	2339      	movs	r3, #57	; 0x39
 800a788:	7013      	strb	r3, [r2, #0]
 800a78a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a78e:	2b39      	cmp	r3, #57	; 0x39
 800a790:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800a794:	d04f      	beq.n	800a836 <_dtoa_r+0xaee>
 800a796:	3301      	adds	r3, #1
 800a798:	7013      	strb	r3, [r2, #0]
 800a79a:	e754      	b.n	800a646 <_dtoa_r+0x8fe>
 800a79c:	9a05      	ldr	r2, [sp, #20]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	f102 0501 	add.w	r5, r2, #1
 800a7a4:	dd06      	ble.n	800a7b4 <_dtoa_r+0xa6c>
 800a7a6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a7aa:	d0e9      	beq.n	800a780 <_dtoa_r+0xa38>
 800a7ac:	f108 0801 	add.w	r8, r8, #1
 800a7b0:	9b05      	ldr	r3, [sp, #20]
 800a7b2:	e7c2      	b.n	800a73a <_dtoa_r+0x9f2>
 800a7b4:	9a02      	ldr	r2, [sp, #8]
 800a7b6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800a7ba:	eba5 030b 	sub.w	r3, r5, fp
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	d021      	beq.n	800a806 <_dtoa_r+0xabe>
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	220a      	movs	r2, #10
 800a7c6:	9904      	ldr	r1, [sp, #16]
 800a7c8:	4620      	mov	r0, r4
 800a7ca:	f000 f8d6 	bl	800a97a <__multadd>
 800a7ce:	45b1      	cmp	r9, r6
 800a7d0:	9004      	str	r0, [sp, #16]
 800a7d2:	f04f 0300 	mov.w	r3, #0
 800a7d6:	f04f 020a 	mov.w	r2, #10
 800a7da:	4649      	mov	r1, r9
 800a7dc:	4620      	mov	r0, r4
 800a7de:	d105      	bne.n	800a7ec <_dtoa_r+0xaa4>
 800a7e0:	f000 f8cb 	bl	800a97a <__multadd>
 800a7e4:	4681      	mov	r9, r0
 800a7e6:	4606      	mov	r6, r0
 800a7e8:	9505      	str	r5, [sp, #20]
 800a7ea:	e776      	b.n	800a6da <_dtoa_r+0x992>
 800a7ec:	f000 f8c5 	bl	800a97a <__multadd>
 800a7f0:	4631      	mov	r1, r6
 800a7f2:	4681      	mov	r9, r0
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	220a      	movs	r2, #10
 800a7f8:	4620      	mov	r0, r4
 800a7fa:	f000 f8be 	bl	800a97a <__multadd>
 800a7fe:	4606      	mov	r6, r0
 800a800:	e7f2      	b.n	800a7e8 <_dtoa_r+0xaa0>
 800a802:	f04f 0900 	mov.w	r9, #0
 800a806:	2201      	movs	r2, #1
 800a808:	9904      	ldr	r1, [sp, #16]
 800a80a:	4620      	mov	r0, r4
 800a80c:	f000 fa2c 	bl	800ac68 <__lshift>
 800a810:	4639      	mov	r1, r7
 800a812:	9004      	str	r0, [sp, #16]
 800a814:	f000 fa7c 	bl	800ad10 <__mcmp>
 800a818:	2800      	cmp	r0, #0
 800a81a:	dcb6      	bgt.n	800a78a <_dtoa_r+0xa42>
 800a81c:	d102      	bne.n	800a824 <_dtoa_r+0xadc>
 800a81e:	f018 0f01 	tst.w	r8, #1
 800a822:	d1b2      	bne.n	800a78a <_dtoa_r+0xa42>
 800a824:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a828:	2b30      	cmp	r3, #48	; 0x30
 800a82a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800a82e:	f47f af0a 	bne.w	800a646 <_dtoa_r+0x8fe>
 800a832:	4615      	mov	r5, r2
 800a834:	e7f6      	b.n	800a824 <_dtoa_r+0xadc>
 800a836:	4593      	cmp	fp, r2
 800a838:	d105      	bne.n	800a846 <_dtoa_r+0xafe>
 800a83a:	2331      	movs	r3, #49	; 0x31
 800a83c:	f10a 0a01 	add.w	sl, sl, #1
 800a840:	f88b 3000 	strb.w	r3, [fp]
 800a844:	e6ff      	b.n	800a646 <_dtoa_r+0x8fe>
 800a846:	4615      	mov	r5, r2
 800a848:	e79f      	b.n	800a78a <_dtoa_r+0xa42>
 800a84a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800a8b0 <_dtoa_r+0xb68>
 800a84e:	e007      	b.n	800a860 <_dtoa_r+0xb18>
 800a850:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a852:	f8df b060 	ldr.w	fp, [pc, #96]	; 800a8b4 <_dtoa_r+0xb6c>
 800a856:	b11b      	cbz	r3, 800a860 <_dtoa_r+0xb18>
 800a858:	f10b 0308 	add.w	r3, fp, #8
 800a85c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a85e:	6013      	str	r3, [r2, #0]
 800a860:	4658      	mov	r0, fp
 800a862:	b017      	add	sp, #92	; 0x5c
 800a864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a868:	9b06      	ldr	r3, [sp, #24]
 800a86a:	2b01      	cmp	r3, #1
 800a86c:	f77f ae35 	ble.w	800a4da <_dtoa_r+0x792>
 800a870:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a872:	9307      	str	r3, [sp, #28]
 800a874:	e649      	b.n	800a50a <_dtoa_r+0x7c2>
 800a876:	9b02      	ldr	r3, [sp, #8]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	dc03      	bgt.n	800a884 <_dtoa_r+0xb3c>
 800a87c:	9b06      	ldr	r3, [sp, #24]
 800a87e:	2b02      	cmp	r3, #2
 800a880:	f73f aecc 	bgt.w	800a61c <_dtoa_r+0x8d4>
 800a884:	465d      	mov	r5, fp
 800a886:	4639      	mov	r1, r7
 800a888:	9804      	ldr	r0, [sp, #16]
 800a88a:	f7ff f9d1 	bl	8009c30 <quorem>
 800a88e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a892:	f805 8b01 	strb.w	r8, [r5], #1
 800a896:	9a02      	ldr	r2, [sp, #8]
 800a898:	eba5 030b 	sub.w	r3, r5, fp
 800a89c:	429a      	cmp	r2, r3
 800a89e:	ddb0      	ble.n	800a802 <_dtoa_r+0xaba>
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	220a      	movs	r2, #10
 800a8a4:	9904      	ldr	r1, [sp, #16]
 800a8a6:	4620      	mov	r0, r4
 800a8a8:	f000 f867 	bl	800a97a <__multadd>
 800a8ac:	9004      	str	r0, [sp, #16]
 800a8ae:	e7ea      	b.n	800a886 <_dtoa_r+0xb3e>
 800a8b0:	0800d120 	.word	0x0800d120
 800a8b4:	0800d144 	.word	0x0800d144

0800a8b8 <_localeconv_r>:
 800a8b8:	4b04      	ldr	r3, [pc, #16]	; (800a8cc <_localeconv_r+0x14>)
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	6a18      	ldr	r0, [r3, #32]
 800a8be:	4b04      	ldr	r3, [pc, #16]	; (800a8d0 <_localeconv_r+0x18>)
 800a8c0:	2800      	cmp	r0, #0
 800a8c2:	bf08      	it	eq
 800a8c4:	4618      	moveq	r0, r3
 800a8c6:	30f0      	adds	r0, #240	; 0xf0
 800a8c8:	4770      	bx	lr
 800a8ca:	bf00      	nop
 800a8cc:	20000010 	.word	0x20000010
 800a8d0:	20000074 	.word	0x20000074

0800a8d4 <malloc>:
 800a8d4:	4b02      	ldr	r3, [pc, #8]	; (800a8e0 <malloc+0xc>)
 800a8d6:	4601      	mov	r1, r0
 800a8d8:	6818      	ldr	r0, [r3, #0]
 800a8da:	f000 bb3b 	b.w	800af54 <_malloc_r>
 800a8de:	bf00      	nop
 800a8e0:	20000010 	.word	0x20000010

0800a8e4 <_Balloc>:
 800a8e4:	b570      	push	{r4, r5, r6, lr}
 800a8e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a8e8:	4604      	mov	r4, r0
 800a8ea:	460e      	mov	r6, r1
 800a8ec:	b93d      	cbnz	r5, 800a8fe <_Balloc+0x1a>
 800a8ee:	2010      	movs	r0, #16
 800a8f0:	f7ff fff0 	bl	800a8d4 <malloc>
 800a8f4:	6260      	str	r0, [r4, #36]	; 0x24
 800a8f6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a8fa:	6005      	str	r5, [r0, #0]
 800a8fc:	60c5      	str	r5, [r0, #12]
 800a8fe:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a900:	68eb      	ldr	r3, [r5, #12]
 800a902:	b183      	cbz	r3, 800a926 <_Balloc+0x42>
 800a904:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a906:	68db      	ldr	r3, [r3, #12]
 800a908:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a90c:	b9b8      	cbnz	r0, 800a93e <_Balloc+0x5a>
 800a90e:	2101      	movs	r1, #1
 800a910:	fa01 f506 	lsl.w	r5, r1, r6
 800a914:	1d6a      	adds	r2, r5, #5
 800a916:	0092      	lsls	r2, r2, #2
 800a918:	4620      	mov	r0, r4
 800a91a:	f000 fabf 	bl	800ae9c <_calloc_r>
 800a91e:	b160      	cbz	r0, 800a93a <_Balloc+0x56>
 800a920:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800a924:	e00e      	b.n	800a944 <_Balloc+0x60>
 800a926:	2221      	movs	r2, #33	; 0x21
 800a928:	2104      	movs	r1, #4
 800a92a:	4620      	mov	r0, r4
 800a92c:	f000 fab6 	bl	800ae9c <_calloc_r>
 800a930:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a932:	60e8      	str	r0, [r5, #12]
 800a934:	68db      	ldr	r3, [r3, #12]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d1e4      	bne.n	800a904 <_Balloc+0x20>
 800a93a:	2000      	movs	r0, #0
 800a93c:	bd70      	pop	{r4, r5, r6, pc}
 800a93e:	6802      	ldr	r2, [r0, #0]
 800a940:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a944:	2300      	movs	r3, #0
 800a946:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a94a:	e7f7      	b.n	800a93c <_Balloc+0x58>

0800a94c <_Bfree>:
 800a94c:	b570      	push	{r4, r5, r6, lr}
 800a94e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a950:	4606      	mov	r6, r0
 800a952:	460d      	mov	r5, r1
 800a954:	b93c      	cbnz	r4, 800a966 <_Bfree+0x1a>
 800a956:	2010      	movs	r0, #16
 800a958:	f7ff ffbc 	bl	800a8d4 <malloc>
 800a95c:	6270      	str	r0, [r6, #36]	; 0x24
 800a95e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a962:	6004      	str	r4, [r0, #0]
 800a964:	60c4      	str	r4, [r0, #12]
 800a966:	b13d      	cbz	r5, 800a978 <_Bfree+0x2c>
 800a968:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a96a:	686a      	ldr	r2, [r5, #4]
 800a96c:	68db      	ldr	r3, [r3, #12]
 800a96e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a972:	6029      	str	r1, [r5, #0]
 800a974:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a978:	bd70      	pop	{r4, r5, r6, pc}

0800a97a <__multadd>:
 800a97a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a97e:	690d      	ldr	r5, [r1, #16]
 800a980:	461f      	mov	r7, r3
 800a982:	4606      	mov	r6, r0
 800a984:	460c      	mov	r4, r1
 800a986:	f101 0c14 	add.w	ip, r1, #20
 800a98a:	2300      	movs	r3, #0
 800a98c:	f8dc 0000 	ldr.w	r0, [ip]
 800a990:	b281      	uxth	r1, r0
 800a992:	fb02 7101 	mla	r1, r2, r1, r7
 800a996:	0c0f      	lsrs	r7, r1, #16
 800a998:	0c00      	lsrs	r0, r0, #16
 800a99a:	fb02 7000 	mla	r0, r2, r0, r7
 800a99e:	b289      	uxth	r1, r1
 800a9a0:	3301      	adds	r3, #1
 800a9a2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a9a6:	429d      	cmp	r5, r3
 800a9a8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a9ac:	f84c 1b04 	str.w	r1, [ip], #4
 800a9b0:	dcec      	bgt.n	800a98c <__multadd+0x12>
 800a9b2:	b1d7      	cbz	r7, 800a9ea <__multadd+0x70>
 800a9b4:	68a3      	ldr	r3, [r4, #8]
 800a9b6:	42ab      	cmp	r3, r5
 800a9b8:	dc12      	bgt.n	800a9e0 <__multadd+0x66>
 800a9ba:	6861      	ldr	r1, [r4, #4]
 800a9bc:	4630      	mov	r0, r6
 800a9be:	3101      	adds	r1, #1
 800a9c0:	f7ff ff90 	bl	800a8e4 <_Balloc>
 800a9c4:	6922      	ldr	r2, [r4, #16]
 800a9c6:	3202      	adds	r2, #2
 800a9c8:	f104 010c 	add.w	r1, r4, #12
 800a9cc:	4680      	mov	r8, r0
 800a9ce:	0092      	lsls	r2, r2, #2
 800a9d0:	300c      	adds	r0, #12
 800a9d2:	f7fe fc9d 	bl	8009310 <memcpy>
 800a9d6:	4621      	mov	r1, r4
 800a9d8:	4630      	mov	r0, r6
 800a9da:	f7ff ffb7 	bl	800a94c <_Bfree>
 800a9de:	4644      	mov	r4, r8
 800a9e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a9e4:	3501      	adds	r5, #1
 800a9e6:	615f      	str	r7, [r3, #20]
 800a9e8:	6125      	str	r5, [r4, #16]
 800a9ea:	4620      	mov	r0, r4
 800a9ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a9f0 <__hi0bits>:
 800a9f0:	0c02      	lsrs	r2, r0, #16
 800a9f2:	0412      	lsls	r2, r2, #16
 800a9f4:	4603      	mov	r3, r0
 800a9f6:	b9b2      	cbnz	r2, 800aa26 <__hi0bits+0x36>
 800a9f8:	0403      	lsls	r3, r0, #16
 800a9fa:	2010      	movs	r0, #16
 800a9fc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800aa00:	bf04      	itt	eq
 800aa02:	021b      	lsleq	r3, r3, #8
 800aa04:	3008      	addeq	r0, #8
 800aa06:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800aa0a:	bf04      	itt	eq
 800aa0c:	011b      	lsleq	r3, r3, #4
 800aa0e:	3004      	addeq	r0, #4
 800aa10:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800aa14:	bf04      	itt	eq
 800aa16:	009b      	lsleq	r3, r3, #2
 800aa18:	3002      	addeq	r0, #2
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	db06      	blt.n	800aa2c <__hi0bits+0x3c>
 800aa1e:	005b      	lsls	r3, r3, #1
 800aa20:	d503      	bpl.n	800aa2a <__hi0bits+0x3a>
 800aa22:	3001      	adds	r0, #1
 800aa24:	4770      	bx	lr
 800aa26:	2000      	movs	r0, #0
 800aa28:	e7e8      	b.n	800a9fc <__hi0bits+0xc>
 800aa2a:	2020      	movs	r0, #32
 800aa2c:	4770      	bx	lr

0800aa2e <__lo0bits>:
 800aa2e:	6803      	ldr	r3, [r0, #0]
 800aa30:	f013 0207 	ands.w	r2, r3, #7
 800aa34:	4601      	mov	r1, r0
 800aa36:	d00b      	beq.n	800aa50 <__lo0bits+0x22>
 800aa38:	07da      	lsls	r2, r3, #31
 800aa3a:	d423      	bmi.n	800aa84 <__lo0bits+0x56>
 800aa3c:	0798      	lsls	r0, r3, #30
 800aa3e:	bf49      	itett	mi
 800aa40:	085b      	lsrmi	r3, r3, #1
 800aa42:	089b      	lsrpl	r3, r3, #2
 800aa44:	2001      	movmi	r0, #1
 800aa46:	600b      	strmi	r3, [r1, #0]
 800aa48:	bf5c      	itt	pl
 800aa4a:	600b      	strpl	r3, [r1, #0]
 800aa4c:	2002      	movpl	r0, #2
 800aa4e:	4770      	bx	lr
 800aa50:	b298      	uxth	r0, r3
 800aa52:	b9a8      	cbnz	r0, 800aa80 <__lo0bits+0x52>
 800aa54:	0c1b      	lsrs	r3, r3, #16
 800aa56:	2010      	movs	r0, #16
 800aa58:	f013 0fff 	tst.w	r3, #255	; 0xff
 800aa5c:	bf04      	itt	eq
 800aa5e:	0a1b      	lsreq	r3, r3, #8
 800aa60:	3008      	addeq	r0, #8
 800aa62:	071a      	lsls	r2, r3, #28
 800aa64:	bf04      	itt	eq
 800aa66:	091b      	lsreq	r3, r3, #4
 800aa68:	3004      	addeq	r0, #4
 800aa6a:	079a      	lsls	r2, r3, #30
 800aa6c:	bf04      	itt	eq
 800aa6e:	089b      	lsreq	r3, r3, #2
 800aa70:	3002      	addeq	r0, #2
 800aa72:	07da      	lsls	r2, r3, #31
 800aa74:	d402      	bmi.n	800aa7c <__lo0bits+0x4e>
 800aa76:	085b      	lsrs	r3, r3, #1
 800aa78:	d006      	beq.n	800aa88 <__lo0bits+0x5a>
 800aa7a:	3001      	adds	r0, #1
 800aa7c:	600b      	str	r3, [r1, #0]
 800aa7e:	4770      	bx	lr
 800aa80:	4610      	mov	r0, r2
 800aa82:	e7e9      	b.n	800aa58 <__lo0bits+0x2a>
 800aa84:	2000      	movs	r0, #0
 800aa86:	4770      	bx	lr
 800aa88:	2020      	movs	r0, #32
 800aa8a:	4770      	bx	lr

0800aa8c <__i2b>:
 800aa8c:	b510      	push	{r4, lr}
 800aa8e:	460c      	mov	r4, r1
 800aa90:	2101      	movs	r1, #1
 800aa92:	f7ff ff27 	bl	800a8e4 <_Balloc>
 800aa96:	2201      	movs	r2, #1
 800aa98:	6144      	str	r4, [r0, #20]
 800aa9a:	6102      	str	r2, [r0, #16]
 800aa9c:	bd10      	pop	{r4, pc}

0800aa9e <__multiply>:
 800aa9e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaa2:	4614      	mov	r4, r2
 800aaa4:	690a      	ldr	r2, [r1, #16]
 800aaa6:	6923      	ldr	r3, [r4, #16]
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	bfb8      	it	lt
 800aaac:	460b      	movlt	r3, r1
 800aaae:	4688      	mov	r8, r1
 800aab0:	bfbc      	itt	lt
 800aab2:	46a0      	movlt	r8, r4
 800aab4:	461c      	movlt	r4, r3
 800aab6:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800aaba:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800aabe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aac2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800aac6:	eb07 0609 	add.w	r6, r7, r9
 800aaca:	42b3      	cmp	r3, r6
 800aacc:	bfb8      	it	lt
 800aace:	3101      	addlt	r1, #1
 800aad0:	f7ff ff08 	bl	800a8e4 <_Balloc>
 800aad4:	f100 0514 	add.w	r5, r0, #20
 800aad8:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800aadc:	462b      	mov	r3, r5
 800aade:	2200      	movs	r2, #0
 800aae0:	4573      	cmp	r3, lr
 800aae2:	d316      	bcc.n	800ab12 <__multiply+0x74>
 800aae4:	f104 0214 	add.w	r2, r4, #20
 800aae8:	f108 0114 	add.w	r1, r8, #20
 800aaec:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800aaf0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800aaf4:	9300      	str	r3, [sp, #0]
 800aaf6:	9b00      	ldr	r3, [sp, #0]
 800aaf8:	9201      	str	r2, [sp, #4]
 800aafa:	4293      	cmp	r3, r2
 800aafc:	d80c      	bhi.n	800ab18 <__multiply+0x7a>
 800aafe:	2e00      	cmp	r6, #0
 800ab00:	dd03      	ble.n	800ab0a <__multiply+0x6c>
 800ab02:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d05d      	beq.n	800abc6 <__multiply+0x128>
 800ab0a:	6106      	str	r6, [r0, #16]
 800ab0c:	b003      	add	sp, #12
 800ab0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab12:	f843 2b04 	str.w	r2, [r3], #4
 800ab16:	e7e3      	b.n	800aae0 <__multiply+0x42>
 800ab18:	f8b2 b000 	ldrh.w	fp, [r2]
 800ab1c:	f1bb 0f00 	cmp.w	fp, #0
 800ab20:	d023      	beq.n	800ab6a <__multiply+0xcc>
 800ab22:	4689      	mov	r9, r1
 800ab24:	46ac      	mov	ip, r5
 800ab26:	f04f 0800 	mov.w	r8, #0
 800ab2a:	f859 4b04 	ldr.w	r4, [r9], #4
 800ab2e:	f8dc a000 	ldr.w	sl, [ip]
 800ab32:	b2a3      	uxth	r3, r4
 800ab34:	fa1f fa8a 	uxth.w	sl, sl
 800ab38:	fb0b a303 	mla	r3, fp, r3, sl
 800ab3c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ab40:	f8dc 4000 	ldr.w	r4, [ip]
 800ab44:	4443      	add	r3, r8
 800ab46:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ab4a:	fb0b 840a 	mla	r4, fp, sl, r8
 800ab4e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800ab52:	46e2      	mov	sl, ip
 800ab54:	b29b      	uxth	r3, r3
 800ab56:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ab5a:	454f      	cmp	r7, r9
 800ab5c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ab60:	f84a 3b04 	str.w	r3, [sl], #4
 800ab64:	d82b      	bhi.n	800abbe <__multiply+0x120>
 800ab66:	f8cc 8004 	str.w	r8, [ip, #4]
 800ab6a:	9b01      	ldr	r3, [sp, #4]
 800ab6c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800ab70:	3204      	adds	r2, #4
 800ab72:	f1ba 0f00 	cmp.w	sl, #0
 800ab76:	d020      	beq.n	800abba <__multiply+0x11c>
 800ab78:	682b      	ldr	r3, [r5, #0]
 800ab7a:	4689      	mov	r9, r1
 800ab7c:	46a8      	mov	r8, r5
 800ab7e:	f04f 0b00 	mov.w	fp, #0
 800ab82:	f8b9 c000 	ldrh.w	ip, [r9]
 800ab86:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800ab8a:	fb0a 440c 	mla	r4, sl, ip, r4
 800ab8e:	445c      	add	r4, fp
 800ab90:	46c4      	mov	ip, r8
 800ab92:	b29b      	uxth	r3, r3
 800ab94:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ab98:	f84c 3b04 	str.w	r3, [ip], #4
 800ab9c:	f859 3b04 	ldr.w	r3, [r9], #4
 800aba0:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800aba4:	0c1b      	lsrs	r3, r3, #16
 800aba6:	fb0a b303 	mla	r3, sl, r3, fp
 800abaa:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800abae:	454f      	cmp	r7, r9
 800abb0:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800abb4:	d805      	bhi.n	800abc2 <__multiply+0x124>
 800abb6:	f8c8 3004 	str.w	r3, [r8, #4]
 800abba:	3504      	adds	r5, #4
 800abbc:	e79b      	b.n	800aaf6 <__multiply+0x58>
 800abbe:	46d4      	mov	ip, sl
 800abc0:	e7b3      	b.n	800ab2a <__multiply+0x8c>
 800abc2:	46e0      	mov	r8, ip
 800abc4:	e7dd      	b.n	800ab82 <__multiply+0xe4>
 800abc6:	3e01      	subs	r6, #1
 800abc8:	e799      	b.n	800aafe <__multiply+0x60>
	...

0800abcc <__pow5mult>:
 800abcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800abd0:	4615      	mov	r5, r2
 800abd2:	f012 0203 	ands.w	r2, r2, #3
 800abd6:	4606      	mov	r6, r0
 800abd8:	460f      	mov	r7, r1
 800abda:	d007      	beq.n	800abec <__pow5mult+0x20>
 800abdc:	3a01      	subs	r2, #1
 800abde:	4c21      	ldr	r4, [pc, #132]	; (800ac64 <__pow5mult+0x98>)
 800abe0:	2300      	movs	r3, #0
 800abe2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800abe6:	f7ff fec8 	bl	800a97a <__multadd>
 800abea:	4607      	mov	r7, r0
 800abec:	10ad      	asrs	r5, r5, #2
 800abee:	d035      	beq.n	800ac5c <__pow5mult+0x90>
 800abf0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800abf2:	b93c      	cbnz	r4, 800ac04 <__pow5mult+0x38>
 800abf4:	2010      	movs	r0, #16
 800abf6:	f7ff fe6d 	bl	800a8d4 <malloc>
 800abfa:	6270      	str	r0, [r6, #36]	; 0x24
 800abfc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ac00:	6004      	str	r4, [r0, #0]
 800ac02:	60c4      	str	r4, [r0, #12]
 800ac04:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ac08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ac0c:	b94c      	cbnz	r4, 800ac22 <__pow5mult+0x56>
 800ac0e:	f240 2171 	movw	r1, #625	; 0x271
 800ac12:	4630      	mov	r0, r6
 800ac14:	f7ff ff3a 	bl	800aa8c <__i2b>
 800ac18:	2300      	movs	r3, #0
 800ac1a:	f8c8 0008 	str.w	r0, [r8, #8]
 800ac1e:	4604      	mov	r4, r0
 800ac20:	6003      	str	r3, [r0, #0]
 800ac22:	f04f 0800 	mov.w	r8, #0
 800ac26:	07eb      	lsls	r3, r5, #31
 800ac28:	d50a      	bpl.n	800ac40 <__pow5mult+0x74>
 800ac2a:	4639      	mov	r1, r7
 800ac2c:	4622      	mov	r2, r4
 800ac2e:	4630      	mov	r0, r6
 800ac30:	f7ff ff35 	bl	800aa9e <__multiply>
 800ac34:	4639      	mov	r1, r7
 800ac36:	4681      	mov	r9, r0
 800ac38:	4630      	mov	r0, r6
 800ac3a:	f7ff fe87 	bl	800a94c <_Bfree>
 800ac3e:	464f      	mov	r7, r9
 800ac40:	106d      	asrs	r5, r5, #1
 800ac42:	d00b      	beq.n	800ac5c <__pow5mult+0x90>
 800ac44:	6820      	ldr	r0, [r4, #0]
 800ac46:	b938      	cbnz	r0, 800ac58 <__pow5mult+0x8c>
 800ac48:	4622      	mov	r2, r4
 800ac4a:	4621      	mov	r1, r4
 800ac4c:	4630      	mov	r0, r6
 800ac4e:	f7ff ff26 	bl	800aa9e <__multiply>
 800ac52:	6020      	str	r0, [r4, #0]
 800ac54:	f8c0 8000 	str.w	r8, [r0]
 800ac58:	4604      	mov	r4, r0
 800ac5a:	e7e4      	b.n	800ac26 <__pow5mult+0x5a>
 800ac5c:	4638      	mov	r0, r7
 800ac5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac62:	bf00      	nop
 800ac64:	0800d248 	.word	0x0800d248

0800ac68 <__lshift>:
 800ac68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac6c:	460c      	mov	r4, r1
 800ac6e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ac72:	6923      	ldr	r3, [r4, #16]
 800ac74:	6849      	ldr	r1, [r1, #4]
 800ac76:	eb0a 0903 	add.w	r9, sl, r3
 800ac7a:	68a3      	ldr	r3, [r4, #8]
 800ac7c:	4607      	mov	r7, r0
 800ac7e:	4616      	mov	r6, r2
 800ac80:	f109 0501 	add.w	r5, r9, #1
 800ac84:	42ab      	cmp	r3, r5
 800ac86:	db32      	blt.n	800acee <__lshift+0x86>
 800ac88:	4638      	mov	r0, r7
 800ac8a:	f7ff fe2b 	bl	800a8e4 <_Balloc>
 800ac8e:	2300      	movs	r3, #0
 800ac90:	4680      	mov	r8, r0
 800ac92:	f100 0114 	add.w	r1, r0, #20
 800ac96:	461a      	mov	r2, r3
 800ac98:	4553      	cmp	r3, sl
 800ac9a:	db2b      	blt.n	800acf4 <__lshift+0x8c>
 800ac9c:	6920      	ldr	r0, [r4, #16]
 800ac9e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aca2:	f104 0314 	add.w	r3, r4, #20
 800aca6:	f016 021f 	ands.w	r2, r6, #31
 800acaa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800acae:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800acb2:	d025      	beq.n	800ad00 <__lshift+0x98>
 800acb4:	f1c2 0e20 	rsb	lr, r2, #32
 800acb8:	2000      	movs	r0, #0
 800acba:	681e      	ldr	r6, [r3, #0]
 800acbc:	468a      	mov	sl, r1
 800acbe:	4096      	lsls	r6, r2
 800acc0:	4330      	orrs	r0, r6
 800acc2:	f84a 0b04 	str.w	r0, [sl], #4
 800acc6:	f853 0b04 	ldr.w	r0, [r3], #4
 800acca:	459c      	cmp	ip, r3
 800accc:	fa20 f00e 	lsr.w	r0, r0, lr
 800acd0:	d814      	bhi.n	800acfc <__lshift+0x94>
 800acd2:	6048      	str	r0, [r1, #4]
 800acd4:	b108      	cbz	r0, 800acda <__lshift+0x72>
 800acd6:	f109 0502 	add.w	r5, r9, #2
 800acda:	3d01      	subs	r5, #1
 800acdc:	4638      	mov	r0, r7
 800acde:	f8c8 5010 	str.w	r5, [r8, #16]
 800ace2:	4621      	mov	r1, r4
 800ace4:	f7ff fe32 	bl	800a94c <_Bfree>
 800ace8:	4640      	mov	r0, r8
 800acea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acee:	3101      	adds	r1, #1
 800acf0:	005b      	lsls	r3, r3, #1
 800acf2:	e7c7      	b.n	800ac84 <__lshift+0x1c>
 800acf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800acf8:	3301      	adds	r3, #1
 800acfa:	e7cd      	b.n	800ac98 <__lshift+0x30>
 800acfc:	4651      	mov	r1, sl
 800acfe:	e7dc      	b.n	800acba <__lshift+0x52>
 800ad00:	3904      	subs	r1, #4
 800ad02:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad06:	f841 2f04 	str.w	r2, [r1, #4]!
 800ad0a:	459c      	cmp	ip, r3
 800ad0c:	d8f9      	bhi.n	800ad02 <__lshift+0x9a>
 800ad0e:	e7e4      	b.n	800acda <__lshift+0x72>

0800ad10 <__mcmp>:
 800ad10:	6903      	ldr	r3, [r0, #16]
 800ad12:	690a      	ldr	r2, [r1, #16]
 800ad14:	1a9b      	subs	r3, r3, r2
 800ad16:	b530      	push	{r4, r5, lr}
 800ad18:	d10c      	bne.n	800ad34 <__mcmp+0x24>
 800ad1a:	0092      	lsls	r2, r2, #2
 800ad1c:	3014      	adds	r0, #20
 800ad1e:	3114      	adds	r1, #20
 800ad20:	1884      	adds	r4, r0, r2
 800ad22:	4411      	add	r1, r2
 800ad24:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ad28:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ad2c:	4295      	cmp	r5, r2
 800ad2e:	d003      	beq.n	800ad38 <__mcmp+0x28>
 800ad30:	d305      	bcc.n	800ad3e <__mcmp+0x2e>
 800ad32:	2301      	movs	r3, #1
 800ad34:	4618      	mov	r0, r3
 800ad36:	bd30      	pop	{r4, r5, pc}
 800ad38:	42a0      	cmp	r0, r4
 800ad3a:	d3f3      	bcc.n	800ad24 <__mcmp+0x14>
 800ad3c:	e7fa      	b.n	800ad34 <__mcmp+0x24>
 800ad3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ad42:	e7f7      	b.n	800ad34 <__mcmp+0x24>

0800ad44 <__mdiff>:
 800ad44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad48:	460d      	mov	r5, r1
 800ad4a:	4607      	mov	r7, r0
 800ad4c:	4611      	mov	r1, r2
 800ad4e:	4628      	mov	r0, r5
 800ad50:	4614      	mov	r4, r2
 800ad52:	f7ff ffdd 	bl	800ad10 <__mcmp>
 800ad56:	1e06      	subs	r6, r0, #0
 800ad58:	d108      	bne.n	800ad6c <__mdiff+0x28>
 800ad5a:	4631      	mov	r1, r6
 800ad5c:	4638      	mov	r0, r7
 800ad5e:	f7ff fdc1 	bl	800a8e4 <_Balloc>
 800ad62:	2301      	movs	r3, #1
 800ad64:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800ad68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad6c:	bfa4      	itt	ge
 800ad6e:	4623      	movge	r3, r4
 800ad70:	462c      	movge	r4, r5
 800ad72:	4638      	mov	r0, r7
 800ad74:	6861      	ldr	r1, [r4, #4]
 800ad76:	bfa6      	itte	ge
 800ad78:	461d      	movge	r5, r3
 800ad7a:	2600      	movge	r6, #0
 800ad7c:	2601      	movlt	r6, #1
 800ad7e:	f7ff fdb1 	bl	800a8e4 <_Balloc>
 800ad82:	692b      	ldr	r3, [r5, #16]
 800ad84:	60c6      	str	r6, [r0, #12]
 800ad86:	6926      	ldr	r6, [r4, #16]
 800ad88:	f105 0914 	add.w	r9, r5, #20
 800ad8c:	f104 0214 	add.w	r2, r4, #20
 800ad90:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800ad94:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800ad98:	f100 0514 	add.w	r5, r0, #20
 800ad9c:	f04f 0e00 	mov.w	lr, #0
 800ada0:	f852 ab04 	ldr.w	sl, [r2], #4
 800ada4:	f859 4b04 	ldr.w	r4, [r9], #4
 800ada8:	fa1e f18a 	uxtah	r1, lr, sl
 800adac:	b2a3      	uxth	r3, r4
 800adae:	1ac9      	subs	r1, r1, r3
 800adb0:	0c23      	lsrs	r3, r4, #16
 800adb2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800adb6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800adba:	b289      	uxth	r1, r1
 800adbc:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800adc0:	45c8      	cmp	r8, r9
 800adc2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800adc6:	4694      	mov	ip, r2
 800adc8:	f845 3b04 	str.w	r3, [r5], #4
 800adcc:	d8e8      	bhi.n	800ada0 <__mdiff+0x5c>
 800adce:	45bc      	cmp	ip, r7
 800add0:	d304      	bcc.n	800addc <__mdiff+0x98>
 800add2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800add6:	b183      	cbz	r3, 800adfa <__mdiff+0xb6>
 800add8:	6106      	str	r6, [r0, #16]
 800adda:	e7c5      	b.n	800ad68 <__mdiff+0x24>
 800addc:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ade0:	fa1e f381 	uxtah	r3, lr, r1
 800ade4:	141a      	asrs	r2, r3, #16
 800ade6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800adea:	b29b      	uxth	r3, r3
 800adec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800adf0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800adf4:	f845 3b04 	str.w	r3, [r5], #4
 800adf8:	e7e9      	b.n	800adce <__mdiff+0x8a>
 800adfa:	3e01      	subs	r6, #1
 800adfc:	e7e9      	b.n	800add2 <__mdiff+0x8e>

0800adfe <__d2b>:
 800adfe:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ae02:	460e      	mov	r6, r1
 800ae04:	2101      	movs	r1, #1
 800ae06:	ec59 8b10 	vmov	r8, r9, d0
 800ae0a:	4615      	mov	r5, r2
 800ae0c:	f7ff fd6a 	bl	800a8e4 <_Balloc>
 800ae10:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800ae14:	4607      	mov	r7, r0
 800ae16:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ae1a:	bb34      	cbnz	r4, 800ae6a <__d2b+0x6c>
 800ae1c:	9301      	str	r3, [sp, #4]
 800ae1e:	f1b8 0300 	subs.w	r3, r8, #0
 800ae22:	d027      	beq.n	800ae74 <__d2b+0x76>
 800ae24:	a802      	add	r0, sp, #8
 800ae26:	f840 3d08 	str.w	r3, [r0, #-8]!
 800ae2a:	f7ff fe00 	bl	800aa2e <__lo0bits>
 800ae2e:	9900      	ldr	r1, [sp, #0]
 800ae30:	b1f0      	cbz	r0, 800ae70 <__d2b+0x72>
 800ae32:	9a01      	ldr	r2, [sp, #4]
 800ae34:	f1c0 0320 	rsb	r3, r0, #32
 800ae38:	fa02 f303 	lsl.w	r3, r2, r3
 800ae3c:	430b      	orrs	r3, r1
 800ae3e:	40c2      	lsrs	r2, r0
 800ae40:	617b      	str	r3, [r7, #20]
 800ae42:	9201      	str	r2, [sp, #4]
 800ae44:	9b01      	ldr	r3, [sp, #4]
 800ae46:	61bb      	str	r3, [r7, #24]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	bf14      	ite	ne
 800ae4c:	2102      	movne	r1, #2
 800ae4e:	2101      	moveq	r1, #1
 800ae50:	6139      	str	r1, [r7, #16]
 800ae52:	b1c4      	cbz	r4, 800ae86 <__d2b+0x88>
 800ae54:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800ae58:	4404      	add	r4, r0
 800ae5a:	6034      	str	r4, [r6, #0]
 800ae5c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ae60:	6028      	str	r0, [r5, #0]
 800ae62:	4638      	mov	r0, r7
 800ae64:	b003      	add	sp, #12
 800ae66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ae6e:	e7d5      	b.n	800ae1c <__d2b+0x1e>
 800ae70:	6179      	str	r1, [r7, #20]
 800ae72:	e7e7      	b.n	800ae44 <__d2b+0x46>
 800ae74:	a801      	add	r0, sp, #4
 800ae76:	f7ff fdda 	bl	800aa2e <__lo0bits>
 800ae7a:	9b01      	ldr	r3, [sp, #4]
 800ae7c:	617b      	str	r3, [r7, #20]
 800ae7e:	2101      	movs	r1, #1
 800ae80:	6139      	str	r1, [r7, #16]
 800ae82:	3020      	adds	r0, #32
 800ae84:	e7e5      	b.n	800ae52 <__d2b+0x54>
 800ae86:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800ae8a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ae8e:	6030      	str	r0, [r6, #0]
 800ae90:	6918      	ldr	r0, [r3, #16]
 800ae92:	f7ff fdad 	bl	800a9f0 <__hi0bits>
 800ae96:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800ae9a:	e7e1      	b.n	800ae60 <__d2b+0x62>

0800ae9c <_calloc_r>:
 800ae9c:	b538      	push	{r3, r4, r5, lr}
 800ae9e:	fb02 f401 	mul.w	r4, r2, r1
 800aea2:	4621      	mov	r1, r4
 800aea4:	f000 f856 	bl	800af54 <_malloc_r>
 800aea8:	4605      	mov	r5, r0
 800aeaa:	b118      	cbz	r0, 800aeb4 <_calloc_r+0x18>
 800aeac:	4622      	mov	r2, r4
 800aeae:	2100      	movs	r1, #0
 800aeb0:	f7fe fa39 	bl	8009326 <memset>
 800aeb4:	4628      	mov	r0, r5
 800aeb6:	bd38      	pop	{r3, r4, r5, pc}

0800aeb8 <_free_r>:
 800aeb8:	b538      	push	{r3, r4, r5, lr}
 800aeba:	4605      	mov	r5, r0
 800aebc:	2900      	cmp	r1, #0
 800aebe:	d045      	beq.n	800af4c <_free_r+0x94>
 800aec0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aec4:	1f0c      	subs	r4, r1, #4
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	bfb8      	it	lt
 800aeca:	18e4      	addlt	r4, r4, r3
 800aecc:	f000 fa29 	bl	800b322 <__malloc_lock>
 800aed0:	4a1f      	ldr	r2, [pc, #124]	; (800af50 <_free_r+0x98>)
 800aed2:	6813      	ldr	r3, [r2, #0]
 800aed4:	4610      	mov	r0, r2
 800aed6:	b933      	cbnz	r3, 800aee6 <_free_r+0x2e>
 800aed8:	6063      	str	r3, [r4, #4]
 800aeda:	6014      	str	r4, [r2, #0]
 800aedc:	4628      	mov	r0, r5
 800aede:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aee2:	f000 ba1f 	b.w	800b324 <__malloc_unlock>
 800aee6:	42a3      	cmp	r3, r4
 800aee8:	d90c      	bls.n	800af04 <_free_r+0x4c>
 800aeea:	6821      	ldr	r1, [r4, #0]
 800aeec:	1862      	adds	r2, r4, r1
 800aeee:	4293      	cmp	r3, r2
 800aef0:	bf04      	itt	eq
 800aef2:	681a      	ldreq	r2, [r3, #0]
 800aef4:	685b      	ldreq	r3, [r3, #4]
 800aef6:	6063      	str	r3, [r4, #4]
 800aef8:	bf04      	itt	eq
 800aefa:	1852      	addeq	r2, r2, r1
 800aefc:	6022      	streq	r2, [r4, #0]
 800aefe:	6004      	str	r4, [r0, #0]
 800af00:	e7ec      	b.n	800aedc <_free_r+0x24>
 800af02:	4613      	mov	r3, r2
 800af04:	685a      	ldr	r2, [r3, #4]
 800af06:	b10a      	cbz	r2, 800af0c <_free_r+0x54>
 800af08:	42a2      	cmp	r2, r4
 800af0a:	d9fa      	bls.n	800af02 <_free_r+0x4a>
 800af0c:	6819      	ldr	r1, [r3, #0]
 800af0e:	1858      	adds	r0, r3, r1
 800af10:	42a0      	cmp	r0, r4
 800af12:	d10b      	bne.n	800af2c <_free_r+0x74>
 800af14:	6820      	ldr	r0, [r4, #0]
 800af16:	4401      	add	r1, r0
 800af18:	1858      	adds	r0, r3, r1
 800af1a:	4282      	cmp	r2, r0
 800af1c:	6019      	str	r1, [r3, #0]
 800af1e:	d1dd      	bne.n	800aedc <_free_r+0x24>
 800af20:	6810      	ldr	r0, [r2, #0]
 800af22:	6852      	ldr	r2, [r2, #4]
 800af24:	605a      	str	r2, [r3, #4]
 800af26:	4401      	add	r1, r0
 800af28:	6019      	str	r1, [r3, #0]
 800af2a:	e7d7      	b.n	800aedc <_free_r+0x24>
 800af2c:	d902      	bls.n	800af34 <_free_r+0x7c>
 800af2e:	230c      	movs	r3, #12
 800af30:	602b      	str	r3, [r5, #0]
 800af32:	e7d3      	b.n	800aedc <_free_r+0x24>
 800af34:	6820      	ldr	r0, [r4, #0]
 800af36:	1821      	adds	r1, r4, r0
 800af38:	428a      	cmp	r2, r1
 800af3a:	bf04      	itt	eq
 800af3c:	6811      	ldreq	r1, [r2, #0]
 800af3e:	6852      	ldreq	r2, [r2, #4]
 800af40:	6062      	str	r2, [r4, #4]
 800af42:	bf04      	itt	eq
 800af44:	1809      	addeq	r1, r1, r0
 800af46:	6021      	streq	r1, [r4, #0]
 800af48:	605c      	str	r4, [r3, #4]
 800af4a:	e7c7      	b.n	800aedc <_free_r+0x24>
 800af4c:	bd38      	pop	{r3, r4, r5, pc}
 800af4e:	bf00      	nop
 800af50:	20000254 	.word	0x20000254

0800af54 <_malloc_r>:
 800af54:	b570      	push	{r4, r5, r6, lr}
 800af56:	1ccd      	adds	r5, r1, #3
 800af58:	f025 0503 	bic.w	r5, r5, #3
 800af5c:	3508      	adds	r5, #8
 800af5e:	2d0c      	cmp	r5, #12
 800af60:	bf38      	it	cc
 800af62:	250c      	movcc	r5, #12
 800af64:	2d00      	cmp	r5, #0
 800af66:	4606      	mov	r6, r0
 800af68:	db01      	blt.n	800af6e <_malloc_r+0x1a>
 800af6a:	42a9      	cmp	r1, r5
 800af6c:	d903      	bls.n	800af76 <_malloc_r+0x22>
 800af6e:	230c      	movs	r3, #12
 800af70:	6033      	str	r3, [r6, #0]
 800af72:	2000      	movs	r0, #0
 800af74:	bd70      	pop	{r4, r5, r6, pc}
 800af76:	f000 f9d4 	bl	800b322 <__malloc_lock>
 800af7a:	4a21      	ldr	r2, [pc, #132]	; (800b000 <_malloc_r+0xac>)
 800af7c:	6814      	ldr	r4, [r2, #0]
 800af7e:	4621      	mov	r1, r4
 800af80:	b991      	cbnz	r1, 800afa8 <_malloc_r+0x54>
 800af82:	4c20      	ldr	r4, [pc, #128]	; (800b004 <_malloc_r+0xb0>)
 800af84:	6823      	ldr	r3, [r4, #0]
 800af86:	b91b      	cbnz	r3, 800af90 <_malloc_r+0x3c>
 800af88:	4630      	mov	r0, r6
 800af8a:	f000 f98f 	bl	800b2ac <_sbrk_r>
 800af8e:	6020      	str	r0, [r4, #0]
 800af90:	4629      	mov	r1, r5
 800af92:	4630      	mov	r0, r6
 800af94:	f000 f98a 	bl	800b2ac <_sbrk_r>
 800af98:	1c43      	adds	r3, r0, #1
 800af9a:	d124      	bne.n	800afe6 <_malloc_r+0x92>
 800af9c:	230c      	movs	r3, #12
 800af9e:	6033      	str	r3, [r6, #0]
 800afa0:	4630      	mov	r0, r6
 800afa2:	f000 f9bf 	bl	800b324 <__malloc_unlock>
 800afa6:	e7e4      	b.n	800af72 <_malloc_r+0x1e>
 800afa8:	680b      	ldr	r3, [r1, #0]
 800afaa:	1b5b      	subs	r3, r3, r5
 800afac:	d418      	bmi.n	800afe0 <_malloc_r+0x8c>
 800afae:	2b0b      	cmp	r3, #11
 800afb0:	d90f      	bls.n	800afd2 <_malloc_r+0x7e>
 800afb2:	600b      	str	r3, [r1, #0]
 800afb4:	50cd      	str	r5, [r1, r3]
 800afb6:	18cc      	adds	r4, r1, r3
 800afb8:	4630      	mov	r0, r6
 800afba:	f000 f9b3 	bl	800b324 <__malloc_unlock>
 800afbe:	f104 000b 	add.w	r0, r4, #11
 800afc2:	1d23      	adds	r3, r4, #4
 800afc4:	f020 0007 	bic.w	r0, r0, #7
 800afc8:	1ac3      	subs	r3, r0, r3
 800afca:	d0d3      	beq.n	800af74 <_malloc_r+0x20>
 800afcc:	425a      	negs	r2, r3
 800afce:	50e2      	str	r2, [r4, r3]
 800afd0:	e7d0      	b.n	800af74 <_malloc_r+0x20>
 800afd2:	428c      	cmp	r4, r1
 800afd4:	684b      	ldr	r3, [r1, #4]
 800afd6:	bf16      	itet	ne
 800afd8:	6063      	strne	r3, [r4, #4]
 800afda:	6013      	streq	r3, [r2, #0]
 800afdc:	460c      	movne	r4, r1
 800afde:	e7eb      	b.n	800afb8 <_malloc_r+0x64>
 800afe0:	460c      	mov	r4, r1
 800afe2:	6849      	ldr	r1, [r1, #4]
 800afe4:	e7cc      	b.n	800af80 <_malloc_r+0x2c>
 800afe6:	1cc4      	adds	r4, r0, #3
 800afe8:	f024 0403 	bic.w	r4, r4, #3
 800afec:	42a0      	cmp	r0, r4
 800afee:	d005      	beq.n	800affc <_malloc_r+0xa8>
 800aff0:	1a21      	subs	r1, r4, r0
 800aff2:	4630      	mov	r0, r6
 800aff4:	f000 f95a 	bl	800b2ac <_sbrk_r>
 800aff8:	3001      	adds	r0, #1
 800affa:	d0cf      	beq.n	800af9c <_malloc_r+0x48>
 800affc:	6025      	str	r5, [r4, #0]
 800affe:	e7db      	b.n	800afb8 <_malloc_r+0x64>
 800b000:	20000254 	.word	0x20000254
 800b004:	20000258 	.word	0x20000258

0800b008 <__ssputs_r>:
 800b008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b00c:	688e      	ldr	r6, [r1, #8]
 800b00e:	429e      	cmp	r6, r3
 800b010:	4682      	mov	sl, r0
 800b012:	460c      	mov	r4, r1
 800b014:	4690      	mov	r8, r2
 800b016:	4699      	mov	r9, r3
 800b018:	d837      	bhi.n	800b08a <__ssputs_r+0x82>
 800b01a:	898a      	ldrh	r2, [r1, #12]
 800b01c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b020:	d031      	beq.n	800b086 <__ssputs_r+0x7e>
 800b022:	6825      	ldr	r5, [r4, #0]
 800b024:	6909      	ldr	r1, [r1, #16]
 800b026:	1a6f      	subs	r7, r5, r1
 800b028:	6965      	ldr	r5, [r4, #20]
 800b02a:	2302      	movs	r3, #2
 800b02c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b030:	fb95 f5f3 	sdiv	r5, r5, r3
 800b034:	f109 0301 	add.w	r3, r9, #1
 800b038:	443b      	add	r3, r7
 800b03a:	429d      	cmp	r5, r3
 800b03c:	bf38      	it	cc
 800b03e:	461d      	movcc	r5, r3
 800b040:	0553      	lsls	r3, r2, #21
 800b042:	d530      	bpl.n	800b0a6 <__ssputs_r+0x9e>
 800b044:	4629      	mov	r1, r5
 800b046:	f7ff ff85 	bl	800af54 <_malloc_r>
 800b04a:	4606      	mov	r6, r0
 800b04c:	b950      	cbnz	r0, 800b064 <__ssputs_r+0x5c>
 800b04e:	230c      	movs	r3, #12
 800b050:	f8ca 3000 	str.w	r3, [sl]
 800b054:	89a3      	ldrh	r3, [r4, #12]
 800b056:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b05a:	81a3      	strh	r3, [r4, #12]
 800b05c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b064:	463a      	mov	r2, r7
 800b066:	6921      	ldr	r1, [r4, #16]
 800b068:	f7fe f952 	bl	8009310 <memcpy>
 800b06c:	89a3      	ldrh	r3, [r4, #12]
 800b06e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b072:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b076:	81a3      	strh	r3, [r4, #12]
 800b078:	6126      	str	r6, [r4, #16]
 800b07a:	6165      	str	r5, [r4, #20]
 800b07c:	443e      	add	r6, r7
 800b07e:	1bed      	subs	r5, r5, r7
 800b080:	6026      	str	r6, [r4, #0]
 800b082:	60a5      	str	r5, [r4, #8]
 800b084:	464e      	mov	r6, r9
 800b086:	454e      	cmp	r6, r9
 800b088:	d900      	bls.n	800b08c <__ssputs_r+0x84>
 800b08a:	464e      	mov	r6, r9
 800b08c:	4632      	mov	r2, r6
 800b08e:	4641      	mov	r1, r8
 800b090:	6820      	ldr	r0, [r4, #0]
 800b092:	f000 f92d 	bl	800b2f0 <memmove>
 800b096:	68a3      	ldr	r3, [r4, #8]
 800b098:	1b9b      	subs	r3, r3, r6
 800b09a:	60a3      	str	r3, [r4, #8]
 800b09c:	6823      	ldr	r3, [r4, #0]
 800b09e:	441e      	add	r6, r3
 800b0a0:	6026      	str	r6, [r4, #0]
 800b0a2:	2000      	movs	r0, #0
 800b0a4:	e7dc      	b.n	800b060 <__ssputs_r+0x58>
 800b0a6:	462a      	mov	r2, r5
 800b0a8:	f000 f93d 	bl	800b326 <_realloc_r>
 800b0ac:	4606      	mov	r6, r0
 800b0ae:	2800      	cmp	r0, #0
 800b0b0:	d1e2      	bne.n	800b078 <__ssputs_r+0x70>
 800b0b2:	6921      	ldr	r1, [r4, #16]
 800b0b4:	4650      	mov	r0, sl
 800b0b6:	f7ff feff 	bl	800aeb8 <_free_r>
 800b0ba:	e7c8      	b.n	800b04e <__ssputs_r+0x46>

0800b0bc <_svfiprintf_r>:
 800b0bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0c0:	461d      	mov	r5, r3
 800b0c2:	898b      	ldrh	r3, [r1, #12]
 800b0c4:	061f      	lsls	r7, r3, #24
 800b0c6:	b09d      	sub	sp, #116	; 0x74
 800b0c8:	4680      	mov	r8, r0
 800b0ca:	460c      	mov	r4, r1
 800b0cc:	4616      	mov	r6, r2
 800b0ce:	d50f      	bpl.n	800b0f0 <_svfiprintf_r+0x34>
 800b0d0:	690b      	ldr	r3, [r1, #16]
 800b0d2:	b96b      	cbnz	r3, 800b0f0 <_svfiprintf_r+0x34>
 800b0d4:	2140      	movs	r1, #64	; 0x40
 800b0d6:	f7ff ff3d 	bl	800af54 <_malloc_r>
 800b0da:	6020      	str	r0, [r4, #0]
 800b0dc:	6120      	str	r0, [r4, #16]
 800b0de:	b928      	cbnz	r0, 800b0ec <_svfiprintf_r+0x30>
 800b0e0:	230c      	movs	r3, #12
 800b0e2:	f8c8 3000 	str.w	r3, [r8]
 800b0e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b0ea:	e0c8      	b.n	800b27e <_svfiprintf_r+0x1c2>
 800b0ec:	2340      	movs	r3, #64	; 0x40
 800b0ee:	6163      	str	r3, [r4, #20]
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	9309      	str	r3, [sp, #36]	; 0x24
 800b0f4:	2320      	movs	r3, #32
 800b0f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b0fa:	2330      	movs	r3, #48	; 0x30
 800b0fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b100:	9503      	str	r5, [sp, #12]
 800b102:	f04f 0b01 	mov.w	fp, #1
 800b106:	4637      	mov	r7, r6
 800b108:	463d      	mov	r5, r7
 800b10a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b10e:	b10b      	cbz	r3, 800b114 <_svfiprintf_r+0x58>
 800b110:	2b25      	cmp	r3, #37	; 0x25
 800b112:	d13e      	bne.n	800b192 <_svfiprintf_r+0xd6>
 800b114:	ebb7 0a06 	subs.w	sl, r7, r6
 800b118:	d00b      	beq.n	800b132 <_svfiprintf_r+0x76>
 800b11a:	4653      	mov	r3, sl
 800b11c:	4632      	mov	r2, r6
 800b11e:	4621      	mov	r1, r4
 800b120:	4640      	mov	r0, r8
 800b122:	f7ff ff71 	bl	800b008 <__ssputs_r>
 800b126:	3001      	adds	r0, #1
 800b128:	f000 80a4 	beq.w	800b274 <_svfiprintf_r+0x1b8>
 800b12c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b12e:	4453      	add	r3, sl
 800b130:	9309      	str	r3, [sp, #36]	; 0x24
 800b132:	783b      	ldrb	r3, [r7, #0]
 800b134:	2b00      	cmp	r3, #0
 800b136:	f000 809d 	beq.w	800b274 <_svfiprintf_r+0x1b8>
 800b13a:	2300      	movs	r3, #0
 800b13c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b140:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b144:	9304      	str	r3, [sp, #16]
 800b146:	9307      	str	r3, [sp, #28]
 800b148:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b14c:	931a      	str	r3, [sp, #104]	; 0x68
 800b14e:	462f      	mov	r7, r5
 800b150:	2205      	movs	r2, #5
 800b152:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b156:	4850      	ldr	r0, [pc, #320]	; (800b298 <_svfiprintf_r+0x1dc>)
 800b158:	f7f5 f84a 	bl	80001f0 <memchr>
 800b15c:	9b04      	ldr	r3, [sp, #16]
 800b15e:	b9d0      	cbnz	r0, 800b196 <_svfiprintf_r+0xda>
 800b160:	06d9      	lsls	r1, r3, #27
 800b162:	bf44      	itt	mi
 800b164:	2220      	movmi	r2, #32
 800b166:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b16a:	071a      	lsls	r2, r3, #28
 800b16c:	bf44      	itt	mi
 800b16e:	222b      	movmi	r2, #43	; 0x2b
 800b170:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b174:	782a      	ldrb	r2, [r5, #0]
 800b176:	2a2a      	cmp	r2, #42	; 0x2a
 800b178:	d015      	beq.n	800b1a6 <_svfiprintf_r+0xea>
 800b17a:	9a07      	ldr	r2, [sp, #28]
 800b17c:	462f      	mov	r7, r5
 800b17e:	2000      	movs	r0, #0
 800b180:	250a      	movs	r5, #10
 800b182:	4639      	mov	r1, r7
 800b184:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b188:	3b30      	subs	r3, #48	; 0x30
 800b18a:	2b09      	cmp	r3, #9
 800b18c:	d94d      	bls.n	800b22a <_svfiprintf_r+0x16e>
 800b18e:	b1b8      	cbz	r0, 800b1c0 <_svfiprintf_r+0x104>
 800b190:	e00f      	b.n	800b1b2 <_svfiprintf_r+0xf6>
 800b192:	462f      	mov	r7, r5
 800b194:	e7b8      	b.n	800b108 <_svfiprintf_r+0x4c>
 800b196:	4a40      	ldr	r2, [pc, #256]	; (800b298 <_svfiprintf_r+0x1dc>)
 800b198:	1a80      	subs	r0, r0, r2
 800b19a:	fa0b f000 	lsl.w	r0, fp, r0
 800b19e:	4318      	orrs	r0, r3
 800b1a0:	9004      	str	r0, [sp, #16]
 800b1a2:	463d      	mov	r5, r7
 800b1a4:	e7d3      	b.n	800b14e <_svfiprintf_r+0x92>
 800b1a6:	9a03      	ldr	r2, [sp, #12]
 800b1a8:	1d11      	adds	r1, r2, #4
 800b1aa:	6812      	ldr	r2, [r2, #0]
 800b1ac:	9103      	str	r1, [sp, #12]
 800b1ae:	2a00      	cmp	r2, #0
 800b1b0:	db01      	blt.n	800b1b6 <_svfiprintf_r+0xfa>
 800b1b2:	9207      	str	r2, [sp, #28]
 800b1b4:	e004      	b.n	800b1c0 <_svfiprintf_r+0x104>
 800b1b6:	4252      	negs	r2, r2
 800b1b8:	f043 0302 	orr.w	r3, r3, #2
 800b1bc:	9207      	str	r2, [sp, #28]
 800b1be:	9304      	str	r3, [sp, #16]
 800b1c0:	783b      	ldrb	r3, [r7, #0]
 800b1c2:	2b2e      	cmp	r3, #46	; 0x2e
 800b1c4:	d10c      	bne.n	800b1e0 <_svfiprintf_r+0x124>
 800b1c6:	787b      	ldrb	r3, [r7, #1]
 800b1c8:	2b2a      	cmp	r3, #42	; 0x2a
 800b1ca:	d133      	bne.n	800b234 <_svfiprintf_r+0x178>
 800b1cc:	9b03      	ldr	r3, [sp, #12]
 800b1ce:	1d1a      	adds	r2, r3, #4
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	9203      	str	r2, [sp, #12]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	bfb8      	it	lt
 800b1d8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b1dc:	3702      	adds	r7, #2
 800b1de:	9305      	str	r3, [sp, #20]
 800b1e0:	4d2e      	ldr	r5, [pc, #184]	; (800b29c <_svfiprintf_r+0x1e0>)
 800b1e2:	7839      	ldrb	r1, [r7, #0]
 800b1e4:	2203      	movs	r2, #3
 800b1e6:	4628      	mov	r0, r5
 800b1e8:	f7f5 f802 	bl	80001f0 <memchr>
 800b1ec:	b138      	cbz	r0, 800b1fe <_svfiprintf_r+0x142>
 800b1ee:	2340      	movs	r3, #64	; 0x40
 800b1f0:	1b40      	subs	r0, r0, r5
 800b1f2:	fa03 f000 	lsl.w	r0, r3, r0
 800b1f6:	9b04      	ldr	r3, [sp, #16]
 800b1f8:	4303      	orrs	r3, r0
 800b1fa:	3701      	adds	r7, #1
 800b1fc:	9304      	str	r3, [sp, #16]
 800b1fe:	7839      	ldrb	r1, [r7, #0]
 800b200:	4827      	ldr	r0, [pc, #156]	; (800b2a0 <_svfiprintf_r+0x1e4>)
 800b202:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b206:	2206      	movs	r2, #6
 800b208:	1c7e      	adds	r6, r7, #1
 800b20a:	f7f4 fff1 	bl	80001f0 <memchr>
 800b20e:	2800      	cmp	r0, #0
 800b210:	d038      	beq.n	800b284 <_svfiprintf_r+0x1c8>
 800b212:	4b24      	ldr	r3, [pc, #144]	; (800b2a4 <_svfiprintf_r+0x1e8>)
 800b214:	bb13      	cbnz	r3, 800b25c <_svfiprintf_r+0x1a0>
 800b216:	9b03      	ldr	r3, [sp, #12]
 800b218:	3307      	adds	r3, #7
 800b21a:	f023 0307 	bic.w	r3, r3, #7
 800b21e:	3308      	adds	r3, #8
 800b220:	9303      	str	r3, [sp, #12]
 800b222:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b224:	444b      	add	r3, r9
 800b226:	9309      	str	r3, [sp, #36]	; 0x24
 800b228:	e76d      	b.n	800b106 <_svfiprintf_r+0x4a>
 800b22a:	fb05 3202 	mla	r2, r5, r2, r3
 800b22e:	2001      	movs	r0, #1
 800b230:	460f      	mov	r7, r1
 800b232:	e7a6      	b.n	800b182 <_svfiprintf_r+0xc6>
 800b234:	2300      	movs	r3, #0
 800b236:	3701      	adds	r7, #1
 800b238:	9305      	str	r3, [sp, #20]
 800b23a:	4619      	mov	r1, r3
 800b23c:	250a      	movs	r5, #10
 800b23e:	4638      	mov	r0, r7
 800b240:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b244:	3a30      	subs	r2, #48	; 0x30
 800b246:	2a09      	cmp	r2, #9
 800b248:	d903      	bls.n	800b252 <_svfiprintf_r+0x196>
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d0c8      	beq.n	800b1e0 <_svfiprintf_r+0x124>
 800b24e:	9105      	str	r1, [sp, #20]
 800b250:	e7c6      	b.n	800b1e0 <_svfiprintf_r+0x124>
 800b252:	fb05 2101 	mla	r1, r5, r1, r2
 800b256:	2301      	movs	r3, #1
 800b258:	4607      	mov	r7, r0
 800b25a:	e7f0      	b.n	800b23e <_svfiprintf_r+0x182>
 800b25c:	ab03      	add	r3, sp, #12
 800b25e:	9300      	str	r3, [sp, #0]
 800b260:	4622      	mov	r2, r4
 800b262:	4b11      	ldr	r3, [pc, #68]	; (800b2a8 <_svfiprintf_r+0x1ec>)
 800b264:	a904      	add	r1, sp, #16
 800b266:	4640      	mov	r0, r8
 800b268:	f7fe f8fa 	bl	8009460 <_printf_float>
 800b26c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800b270:	4681      	mov	r9, r0
 800b272:	d1d6      	bne.n	800b222 <_svfiprintf_r+0x166>
 800b274:	89a3      	ldrh	r3, [r4, #12]
 800b276:	065b      	lsls	r3, r3, #25
 800b278:	f53f af35 	bmi.w	800b0e6 <_svfiprintf_r+0x2a>
 800b27c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b27e:	b01d      	add	sp, #116	; 0x74
 800b280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b284:	ab03      	add	r3, sp, #12
 800b286:	9300      	str	r3, [sp, #0]
 800b288:	4622      	mov	r2, r4
 800b28a:	4b07      	ldr	r3, [pc, #28]	; (800b2a8 <_svfiprintf_r+0x1ec>)
 800b28c:	a904      	add	r1, sp, #16
 800b28e:	4640      	mov	r0, r8
 800b290:	f7fe fb9c 	bl	80099cc <_printf_i>
 800b294:	e7ea      	b.n	800b26c <_svfiprintf_r+0x1b0>
 800b296:	bf00      	nop
 800b298:	0800d254 	.word	0x0800d254
 800b29c:	0800d25a 	.word	0x0800d25a
 800b2a0:	0800d25e 	.word	0x0800d25e
 800b2a4:	08009461 	.word	0x08009461
 800b2a8:	0800b009 	.word	0x0800b009

0800b2ac <_sbrk_r>:
 800b2ac:	b538      	push	{r3, r4, r5, lr}
 800b2ae:	4c06      	ldr	r4, [pc, #24]	; (800b2c8 <_sbrk_r+0x1c>)
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	4605      	mov	r5, r0
 800b2b4:	4608      	mov	r0, r1
 800b2b6:	6023      	str	r3, [r4, #0]
 800b2b8:	f7f9 fe1e 	bl	8004ef8 <_sbrk>
 800b2bc:	1c43      	adds	r3, r0, #1
 800b2be:	d102      	bne.n	800b2c6 <_sbrk_r+0x1a>
 800b2c0:	6823      	ldr	r3, [r4, #0]
 800b2c2:	b103      	cbz	r3, 800b2c6 <_sbrk_r+0x1a>
 800b2c4:	602b      	str	r3, [r5, #0]
 800b2c6:	bd38      	pop	{r3, r4, r5, pc}
 800b2c8:	20000924 	.word	0x20000924

0800b2cc <__ascii_mbtowc>:
 800b2cc:	b082      	sub	sp, #8
 800b2ce:	b901      	cbnz	r1, 800b2d2 <__ascii_mbtowc+0x6>
 800b2d0:	a901      	add	r1, sp, #4
 800b2d2:	b142      	cbz	r2, 800b2e6 <__ascii_mbtowc+0x1a>
 800b2d4:	b14b      	cbz	r3, 800b2ea <__ascii_mbtowc+0x1e>
 800b2d6:	7813      	ldrb	r3, [r2, #0]
 800b2d8:	600b      	str	r3, [r1, #0]
 800b2da:	7812      	ldrb	r2, [r2, #0]
 800b2dc:	1c10      	adds	r0, r2, #0
 800b2de:	bf18      	it	ne
 800b2e0:	2001      	movne	r0, #1
 800b2e2:	b002      	add	sp, #8
 800b2e4:	4770      	bx	lr
 800b2e6:	4610      	mov	r0, r2
 800b2e8:	e7fb      	b.n	800b2e2 <__ascii_mbtowc+0x16>
 800b2ea:	f06f 0001 	mvn.w	r0, #1
 800b2ee:	e7f8      	b.n	800b2e2 <__ascii_mbtowc+0x16>

0800b2f0 <memmove>:
 800b2f0:	4288      	cmp	r0, r1
 800b2f2:	b510      	push	{r4, lr}
 800b2f4:	eb01 0302 	add.w	r3, r1, r2
 800b2f8:	d807      	bhi.n	800b30a <memmove+0x1a>
 800b2fa:	1e42      	subs	r2, r0, #1
 800b2fc:	4299      	cmp	r1, r3
 800b2fe:	d00a      	beq.n	800b316 <memmove+0x26>
 800b300:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b304:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b308:	e7f8      	b.n	800b2fc <memmove+0xc>
 800b30a:	4283      	cmp	r3, r0
 800b30c:	d9f5      	bls.n	800b2fa <memmove+0xa>
 800b30e:	1881      	adds	r1, r0, r2
 800b310:	1ad2      	subs	r2, r2, r3
 800b312:	42d3      	cmn	r3, r2
 800b314:	d100      	bne.n	800b318 <memmove+0x28>
 800b316:	bd10      	pop	{r4, pc}
 800b318:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b31c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b320:	e7f7      	b.n	800b312 <memmove+0x22>

0800b322 <__malloc_lock>:
 800b322:	4770      	bx	lr

0800b324 <__malloc_unlock>:
 800b324:	4770      	bx	lr

0800b326 <_realloc_r>:
 800b326:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b328:	4607      	mov	r7, r0
 800b32a:	4614      	mov	r4, r2
 800b32c:	460e      	mov	r6, r1
 800b32e:	b921      	cbnz	r1, 800b33a <_realloc_r+0x14>
 800b330:	4611      	mov	r1, r2
 800b332:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b336:	f7ff be0d 	b.w	800af54 <_malloc_r>
 800b33a:	b922      	cbnz	r2, 800b346 <_realloc_r+0x20>
 800b33c:	f7ff fdbc 	bl	800aeb8 <_free_r>
 800b340:	4625      	mov	r5, r4
 800b342:	4628      	mov	r0, r5
 800b344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b346:	f000 f821 	bl	800b38c <_malloc_usable_size_r>
 800b34a:	42a0      	cmp	r0, r4
 800b34c:	d20f      	bcs.n	800b36e <_realloc_r+0x48>
 800b34e:	4621      	mov	r1, r4
 800b350:	4638      	mov	r0, r7
 800b352:	f7ff fdff 	bl	800af54 <_malloc_r>
 800b356:	4605      	mov	r5, r0
 800b358:	2800      	cmp	r0, #0
 800b35a:	d0f2      	beq.n	800b342 <_realloc_r+0x1c>
 800b35c:	4631      	mov	r1, r6
 800b35e:	4622      	mov	r2, r4
 800b360:	f7fd ffd6 	bl	8009310 <memcpy>
 800b364:	4631      	mov	r1, r6
 800b366:	4638      	mov	r0, r7
 800b368:	f7ff fda6 	bl	800aeb8 <_free_r>
 800b36c:	e7e9      	b.n	800b342 <_realloc_r+0x1c>
 800b36e:	4635      	mov	r5, r6
 800b370:	e7e7      	b.n	800b342 <_realloc_r+0x1c>

0800b372 <__ascii_wctomb>:
 800b372:	b149      	cbz	r1, 800b388 <__ascii_wctomb+0x16>
 800b374:	2aff      	cmp	r2, #255	; 0xff
 800b376:	bf85      	ittet	hi
 800b378:	238a      	movhi	r3, #138	; 0x8a
 800b37a:	6003      	strhi	r3, [r0, #0]
 800b37c:	700a      	strbls	r2, [r1, #0]
 800b37e:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800b382:	bf98      	it	ls
 800b384:	2001      	movls	r0, #1
 800b386:	4770      	bx	lr
 800b388:	4608      	mov	r0, r1
 800b38a:	4770      	bx	lr

0800b38c <_malloc_usable_size_r>:
 800b38c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b390:	1f18      	subs	r0, r3, #4
 800b392:	2b00      	cmp	r3, #0
 800b394:	bfbc      	itt	lt
 800b396:	580b      	ldrlt	r3, [r1, r0]
 800b398:	18c0      	addlt	r0, r0, r3
 800b39a:	4770      	bx	lr
 800b39c:	0000      	movs	r0, r0
	...

0800b3a0 <atan>:
 800b3a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3a4:	ec55 4b10 	vmov	r4, r5, d0
 800b3a8:	4bc3      	ldr	r3, [pc, #780]	; (800b6b8 <atan+0x318>)
 800b3aa:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b3ae:	429e      	cmp	r6, r3
 800b3b0:	46ab      	mov	fp, r5
 800b3b2:	dd18      	ble.n	800b3e6 <atan+0x46>
 800b3b4:	4bc1      	ldr	r3, [pc, #772]	; (800b6bc <atan+0x31c>)
 800b3b6:	429e      	cmp	r6, r3
 800b3b8:	dc01      	bgt.n	800b3be <atan+0x1e>
 800b3ba:	d109      	bne.n	800b3d0 <atan+0x30>
 800b3bc:	b144      	cbz	r4, 800b3d0 <atan+0x30>
 800b3be:	4622      	mov	r2, r4
 800b3c0:	462b      	mov	r3, r5
 800b3c2:	4620      	mov	r0, r4
 800b3c4:	4629      	mov	r1, r5
 800b3c6:	f7f4 ff69 	bl	800029c <__adddf3>
 800b3ca:	4604      	mov	r4, r0
 800b3cc:	460d      	mov	r5, r1
 800b3ce:	e006      	b.n	800b3de <atan+0x3e>
 800b3d0:	f1bb 0f00 	cmp.w	fp, #0
 800b3d4:	f340 8131 	ble.w	800b63a <atan+0x29a>
 800b3d8:	a59b      	add	r5, pc, #620	; (adr r5, 800b648 <atan+0x2a8>)
 800b3da:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b3de:	ec45 4b10 	vmov	d0, r4, r5
 800b3e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3e6:	4bb6      	ldr	r3, [pc, #728]	; (800b6c0 <atan+0x320>)
 800b3e8:	429e      	cmp	r6, r3
 800b3ea:	dc14      	bgt.n	800b416 <atan+0x76>
 800b3ec:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800b3f0:	429e      	cmp	r6, r3
 800b3f2:	dc0d      	bgt.n	800b410 <atan+0x70>
 800b3f4:	a396      	add	r3, pc, #600	; (adr r3, 800b650 <atan+0x2b0>)
 800b3f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3fa:	ee10 0a10 	vmov	r0, s0
 800b3fe:	4629      	mov	r1, r5
 800b400:	f7f4 ff4c 	bl	800029c <__adddf3>
 800b404:	2200      	movs	r2, #0
 800b406:	4baf      	ldr	r3, [pc, #700]	; (800b6c4 <atan+0x324>)
 800b408:	f7f5 fb8e 	bl	8000b28 <__aeabi_dcmpgt>
 800b40c:	2800      	cmp	r0, #0
 800b40e:	d1e6      	bne.n	800b3de <atan+0x3e>
 800b410:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800b414:	e02b      	b.n	800b46e <atan+0xce>
 800b416:	f000 f9a7 	bl	800b768 <fabs>
 800b41a:	4bab      	ldr	r3, [pc, #684]	; (800b6c8 <atan+0x328>)
 800b41c:	429e      	cmp	r6, r3
 800b41e:	ec55 4b10 	vmov	r4, r5, d0
 800b422:	f300 80bf 	bgt.w	800b5a4 <atan+0x204>
 800b426:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800b42a:	429e      	cmp	r6, r3
 800b42c:	f300 80a0 	bgt.w	800b570 <atan+0x1d0>
 800b430:	ee10 2a10 	vmov	r2, s0
 800b434:	ee10 0a10 	vmov	r0, s0
 800b438:	462b      	mov	r3, r5
 800b43a:	4629      	mov	r1, r5
 800b43c:	f7f4 ff2e 	bl	800029c <__adddf3>
 800b440:	2200      	movs	r2, #0
 800b442:	4ba0      	ldr	r3, [pc, #640]	; (800b6c4 <atan+0x324>)
 800b444:	f7f4 ff28 	bl	8000298 <__aeabi_dsub>
 800b448:	2200      	movs	r2, #0
 800b44a:	4606      	mov	r6, r0
 800b44c:	460f      	mov	r7, r1
 800b44e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b452:	4620      	mov	r0, r4
 800b454:	4629      	mov	r1, r5
 800b456:	f7f4 ff21 	bl	800029c <__adddf3>
 800b45a:	4602      	mov	r2, r0
 800b45c:	460b      	mov	r3, r1
 800b45e:	4630      	mov	r0, r6
 800b460:	4639      	mov	r1, r7
 800b462:	f7f5 f9fb 	bl	800085c <__aeabi_ddiv>
 800b466:	f04f 0a00 	mov.w	sl, #0
 800b46a:	4604      	mov	r4, r0
 800b46c:	460d      	mov	r5, r1
 800b46e:	4622      	mov	r2, r4
 800b470:	462b      	mov	r3, r5
 800b472:	4620      	mov	r0, r4
 800b474:	4629      	mov	r1, r5
 800b476:	f7f5 f8c7 	bl	8000608 <__aeabi_dmul>
 800b47a:	4602      	mov	r2, r0
 800b47c:	460b      	mov	r3, r1
 800b47e:	4680      	mov	r8, r0
 800b480:	4689      	mov	r9, r1
 800b482:	f7f5 f8c1 	bl	8000608 <__aeabi_dmul>
 800b486:	a374      	add	r3, pc, #464	; (adr r3, 800b658 <atan+0x2b8>)
 800b488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b48c:	4606      	mov	r6, r0
 800b48e:	460f      	mov	r7, r1
 800b490:	f7f5 f8ba 	bl	8000608 <__aeabi_dmul>
 800b494:	a372      	add	r3, pc, #456	; (adr r3, 800b660 <atan+0x2c0>)
 800b496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b49a:	f7f4 feff 	bl	800029c <__adddf3>
 800b49e:	4632      	mov	r2, r6
 800b4a0:	463b      	mov	r3, r7
 800b4a2:	f7f5 f8b1 	bl	8000608 <__aeabi_dmul>
 800b4a6:	a370      	add	r3, pc, #448	; (adr r3, 800b668 <atan+0x2c8>)
 800b4a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ac:	f7f4 fef6 	bl	800029c <__adddf3>
 800b4b0:	4632      	mov	r2, r6
 800b4b2:	463b      	mov	r3, r7
 800b4b4:	f7f5 f8a8 	bl	8000608 <__aeabi_dmul>
 800b4b8:	a36d      	add	r3, pc, #436	; (adr r3, 800b670 <atan+0x2d0>)
 800b4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4be:	f7f4 feed 	bl	800029c <__adddf3>
 800b4c2:	4632      	mov	r2, r6
 800b4c4:	463b      	mov	r3, r7
 800b4c6:	f7f5 f89f 	bl	8000608 <__aeabi_dmul>
 800b4ca:	a36b      	add	r3, pc, #428	; (adr r3, 800b678 <atan+0x2d8>)
 800b4cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4d0:	f7f4 fee4 	bl	800029c <__adddf3>
 800b4d4:	4632      	mov	r2, r6
 800b4d6:	463b      	mov	r3, r7
 800b4d8:	f7f5 f896 	bl	8000608 <__aeabi_dmul>
 800b4dc:	a368      	add	r3, pc, #416	; (adr r3, 800b680 <atan+0x2e0>)
 800b4de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4e2:	f7f4 fedb 	bl	800029c <__adddf3>
 800b4e6:	4642      	mov	r2, r8
 800b4e8:	464b      	mov	r3, r9
 800b4ea:	f7f5 f88d 	bl	8000608 <__aeabi_dmul>
 800b4ee:	a366      	add	r3, pc, #408	; (adr r3, 800b688 <atan+0x2e8>)
 800b4f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4f4:	4680      	mov	r8, r0
 800b4f6:	4689      	mov	r9, r1
 800b4f8:	4630      	mov	r0, r6
 800b4fa:	4639      	mov	r1, r7
 800b4fc:	f7f5 f884 	bl	8000608 <__aeabi_dmul>
 800b500:	a363      	add	r3, pc, #396	; (adr r3, 800b690 <atan+0x2f0>)
 800b502:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b506:	f7f4 fec7 	bl	8000298 <__aeabi_dsub>
 800b50a:	4632      	mov	r2, r6
 800b50c:	463b      	mov	r3, r7
 800b50e:	f7f5 f87b 	bl	8000608 <__aeabi_dmul>
 800b512:	a361      	add	r3, pc, #388	; (adr r3, 800b698 <atan+0x2f8>)
 800b514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b518:	f7f4 febe 	bl	8000298 <__aeabi_dsub>
 800b51c:	4632      	mov	r2, r6
 800b51e:	463b      	mov	r3, r7
 800b520:	f7f5 f872 	bl	8000608 <__aeabi_dmul>
 800b524:	a35e      	add	r3, pc, #376	; (adr r3, 800b6a0 <atan+0x300>)
 800b526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b52a:	f7f4 feb5 	bl	8000298 <__aeabi_dsub>
 800b52e:	4632      	mov	r2, r6
 800b530:	463b      	mov	r3, r7
 800b532:	f7f5 f869 	bl	8000608 <__aeabi_dmul>
 800b536:	a35c      	add	r3, pc, #368	; (adr r3, 800b6a8 <atan+0x308>)
 800b538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b53c:	f7f4 feac 	bl	8000298 <__aeabi_dsub>
 800b540:	4632      	mov	r2, r6
 800b542:	463b      	mov	r3, r7
 800b544:	f7f5 f860 	bl	8000608 <__aeabi_dmul>
 800b548:	4602      	mov	r2, r0
 800b54a:	460b      	mov	r3, r1
 800b54c:	4640      	mov	r0, r8
 800b54e:	4649      	mov	r1, r9
 800b550:	f7f4 fea4 	bl	800029c <__adddf3>
 800b554:	4622      	mov	r2, r4
 800b556:	462b      	mov	r3, r5
 800b558:	f7f5 f856 	bl	8000608 <__aeabi_dmul>
 800b55c:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800b560:	4602      	mov	r2, r0
 800b562:	460b      	mov	r3, r1
 800b564:	d14b      	bne.n	800b5fe <atan+0x25e>
 800b566:	4620      	mov	r0, r4
 800b568:	4629      	mov	r1, r5
 800b56a:	f7f4 fe95 	bl	8000298 <__aeabi_dsub>
 800b56e:	e72c      	b.n	800b3ca <atan+0x2a>
 800b570:	ee10 0a10 	vmov	r0, s0
 800b574:	2200      	movs	r2, #0
 800b576:	4b53      	ldr	r3, [pc, #332]	; (800b6c4 <atan+0x324>)
 800b578:	4629      	mov	r1, r5
 800b57a:	f7f4 fe8d 	bl	8000298 <__aeabi_dsub>
 800b57e:	2200      	movs	r2, #0
 800b580:	4606      	mov	r6, r0
 800b582:	460f      	mov	r7, r1
 800b584:	4b4f      	ldr	r3, [pc, #316]	; (800b6c4 <atan+0x324>)
 800b586:	4620      	mov	r0, r4
 800b588:	4629      	mov	r1, r5
 800b58a:	f7f4 fe87 	bl	800029c <__adddf3>
 800b58e:	4602      	mov	r2, r0
 800b590:	460b      	mov	r3, r1
 800b592:	4630      	mov	r0, r6
 800b594:	4639      	mov	r1, r7
 800b596:	f7f5 f961 	bl	800085c <__aeabi_ddiv>
 800b59a:	f04f 0a01 	mov.w	sl, #1
 800b59e:	4604      	mov	r4, r0
 800b5a0:	460d      	mov	r5, r1
 800b5a2:	e764      	b.n	800b46e <atan+0xce>
 800b5a4:	4b49      	ldr	r3, [pc, #292]	; (800b6cc <atan+0x32c>)
 800b5a6:	429e      	cmp	r6, r3
 800b5a8:	dc1d      	bgt.n	800b5e6 <atan+0x246>
 800b5aa:	ee10 0a10 	vmov	r0, s0
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	4b47      	ldr	r3, [pc, #284]	; (800b6d0 <atan+0x330>)
 800b5b2:	4629      	mov	r1, r5
 800b5b4:	f7f4 fe70 	bl	8000298 <__aeabi_dsub>
 800b5b8:	2200      	movs	r2, #0
 800b5ba:	4606      	mov	r6, r0
 800b5bc:	460f      	mov	r7, r1
 800b5be:	4b44      	ldr	r3, [pc, #272]	; (800b6d0 <atan+0x330>)
 800b5c0:	4620      	mov	r0, r4
 800b5c2:	4629      	mov	r1, r5
 800b5c4:	f7f5 f820 	bl	8000608 <__aeabi_dmul>
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	4b3e      	ldr	r3, [pc, #248]	; (800b6c4 <atan+0x324>)
 800b5cc:	f7f4 fe66 	bl	800029c <__adddf3>
 800b5d0:	4602      	mov	r2, r0
 800b5d2:	460b      	mov	r3, r1
 800b5d4:	4630      	mov	r0, r6
 800b5d6:	4639      	mov	r1, r7
 800b5d8:	f7f5 f940 	bl	800085c <__aeabi_ddiv>
 800b5dc:	f04f 0a02 	mov.w	sl, #2
 800b5e0:	4604      	mov	r4, r0
 800b5e2:	460d      	mov	r5, r1
 800b5e4:	e743      	b.n	800b46e <atan+0xce>
 800b5e6:	462b      	mov	r3, r5
 800b5e8:	ee10 2a10 	vmov	r2, s0
 800b5ec:	2000      	movs	r0, #0
 800b5ee:	4939      	ldr	r1, [pc, #228]	; (800b6d4 <atan+0x334>)
 800b5f0:	f7f5 f934 	bl	800085c <__aeabi_ddiv>
 800b5f4:	f04f 0a03 	mov.w	sl, #3
 800b5f8:	4604      	mov	r4, r0
 800b5fa:	460d      	mov	r5, r1
 800b5fc:	e737      	b.n	800b46e <atan+0xce>
 800b5fe:	4b36      	ldr	r3, [pc, #216]	; (800b6d8 <atan+0x338>)
 800b600:	4e36      	ldr	r6, [pc, #216]	; (800b6dc <atan+0x33c>)
 800b602:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800b606:	4456      	add	r6, sl
 800b608:	449a      	add	sl, r3
 800b60a:	e9da 2300 	ldrd	r2, r3, [sl]
 800b60e:	f7f4 fe43 	bl	8000298 <__aeabi_dsub>
 800b612:	4622      	mov	r2, r4
 800b614:	462b      	mov	r3, r5
 800b616:	f7f4 fe3f 	bl	8000298 <__aeabi_dsub>
 800b61a:	4602      	mov	r2, r0
 800b61c:	460b      	mov	r3, r1
 800b61e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800b622:	f7f4 fe39 	bl	8000298 <__aeabi_dsub>
 800b626:	f1bb 0f00 	cmp.w	fp, #0
 800b62a:	4604      	mov	r4, r0
 800b62c:	460d      	mov	r5, r1
 800b62e:	f6bf aed6 	bge.w	800b3de <atan+0x3e>
 800b632:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b636:	461d      	mov	r5, r3
 800b638:	e6d1      	b.n	800b3de <atan+0x3e>
 800b63a:	a51d      	add	r5, pc, #116	; (adr r5, 800b6b0 <atan+0x310>)
 800b63c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b640:	e6cd      	b.n	800b3de <atan+0x3e>
 800b642:	bf00      	nop
 800b644:	f3af 8000 	nop.w
 800b648:	54442d18 	.word	0x54442d18
 800b64c:	3ff921fb 	.word	0x3ff921fb
 800b650:	8800759c 	.word	0x8800759c
 800b654:	7e37e43c 	.word	0x7e37e43c
 800b658:	e322da11 	.word	0xe322da11
 800b65c:	3f90ad3a 	.word	0x3f90ad3a
 800b660:	24760deb 	.word	0x24760deb
 800b664:	3fa97b4b 	.word	0x3fa97b4b
 800b668:	a0d03d51 	.word	0xa0d03d51
 800b66c:	3fb10d66 	.word	0x3fb10d66
 800b670:	c54c206e 	.word	0xc54c206e
 800b674:	3fb745cd 	.word	0x3fb745cd
 800b678:	920083ff 	.word	0x920083ff
 800b67c:	3fc24924 	.word	0x3fc24924
 800b680:	5555550d 	.word	0x5555550d
 800b684:	3fd55555 	.word	0x3fd55555
 800b688:	2c6a6c2f 	.word	0x2c6a6c2f
 800b68c:	bfa2b444 	.word	0xbfa2b444
 800b690:	52defd9a 	.word	0x52defd9a
 800b694:	3fadde2d 	.word	0x3fadde2d
 800b698:	af749a6d 	.word	0xaf749a6d
 800b69c:	3fb3b0f2 	.word	0x3fb3b0f2
 800b6a0:	fe231671 	.word	0xfe231671
 800b6a4:	3fbc71c6 	.word	0x3fbc71c6
 800b6a8:	9998ebc4 	.word	0x9998ebc4
 800b6ac:	3fc99999 	.word	0x3fc99999
 800b6b0:	54442d18 	.word	0x54442d18
 800b6b4:	bff921fb 	.word	0xbff921fb
 800b6b8:	440fffff 	.word	0x440fffff
 800b6bc:	7ff00000 	.word	0x7ff00000
 800b6c0:	3fdbffff 	.word	0x3fdbffff
 800b6c4:	3ff00000 	.word	0x3ff00000
 800b6c8:	3ff2ffff 	.word	0x3ff2ffff
 800b6cc:	40037fff 	.word	0x40037fff
 800b6d0:	3ff80000 	.word	0x3ff80000
 800b6d4:	bff00000 	.word	0xbff00000
 800b6d8:	0800d390 	.word	0x0800d390
 800b6dc:	0800d370 	.word	0x0800d370

0800b6e0 <cos>:
 800b6e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b6e2:	ec51 0b10 	vmov	r0, r1, d0
 800b6e6:	4a1e      	ldr	r2, [pc, #120]	; (800b760 <cos+0x80>)
 800b6e8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b6ec:	4293      	cmp	r3, r2
 800b6ee:	dc06      	bgt.n	800b6fe <cos+0x1e>
 800b6f0:	ed9f 1b19 	vldr	d1, [pc, #100]	; 800b758 <cos+0x78>
 800b6f4:	f000 fbbc 	bl	800be70 <__kernel_cos>
 800b6f8:	ec51 0b10 	vmov	r0, r1, d0
 800b6fc:	e007      	b.n	800b70e <cos+0x2e>
 800b6fe:	4a19      	ldr	r2, [pc, #100]	; (800b764 <cos+0x84>)
 800b700:	4293      	cmp	r3, r2
 800b702:	dd09      	ble.n	800b718 <cos+0x38>
 800b704:	ee10 2a10 	vmov	r2, s0
 800b708:	460b      	mov	r3, r1
 800b70a:	f7f4 fdc5 	bl	8000298 <__aeabi_dsub>
 800b70e:	ec41 0b10 	vmov	d0, r0, r1
 800b712:	b005      	add	sp, #20
 800b714:	f85d fb04 	ldr.w	pc, [sp], #4
 800b718:	4668      	mov	r0, sp
 800b71a:	f000 f905 	bl	800b928 <__ieee754_rem_pio2>
 800b71e:	f000 0003 	and.w	r0, r0, #3
 800b722:	2801      	cmp	r0, #1
 800b724:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b728:	ed9d 0b00 	vldr	d0, [sp]
 800b72c:	d007      	beq.n	800b73e <cos+0x5e>
 800b72e:	2802      	cmp	r0, #2
 800b730:	d00e      	beq.n	800b750 <cos+0x70>
 800b732:	2800      	cmp	r0, #0
 800b734:	d0de      	beq.n	800b6f4 <cos+0x14>
 800b736:	2001      	movs	r0, #1
 800b738:	f000 ffa2 	bl	800c680 <__kernel_sin>
 800b73c:	e7dc      	b.n	800b6f8 <cos+0x18>
 800b73e:	f000 ff9f 	bl	800c680 <__kernel_sin>
 800b742:	ec53 2b10 	vmov	r2, r3, d0
 800b746:	ee10 0a10 	vmov	r0, s0
 800b74a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b74e:	e7de      	b.n	800b70e <cos+0x2e>
 800b750:	f000 fb8e 	bl	800be70 <__kernel_cos>
 800b754:	e7f5      	b.n	800b742 <cos+0x62>
 800b756:	bf00      	nop
	...
 800b760:	3fe921fb 	.word	0x3fe921fb
 800b764:	7fefffff 	.word	0x7fefffff

0800b768 <fabs>:
 800b768:	ec51 0b10 	vmov	r0, r1, d0
 800b76c:	ee10 2a10 	vmov	r2, s0
 800b770:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b774:	ec43 2b10 	vmov	d0, r2, r3
 800b778:	4770      	bx	lr
 800b77a:	0000      	movs	r0, r0
 800b77c:	0000      	movs	r0, r0
	...

0800b780 <sin>:
 800b780:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b782:	ec51 0b10 	vmov	r0, r1, d0
 800b786:	4a20      	ldr	r2, [pc, #128]	; (800b808 <sin+0x88>)
 800b788:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b78c:	4293      	cmp	r3, r2
 800b78e:	dc07      	bgt.n	800b7a0 <sin+0x20>
 800b790:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800b800 <sin+0x80>
 800b794:	2000      	movs	r0, #0
 800b796:	f000 ff73 	bl	800c680 <__kernel_sin>
 800b79a:	ec51 0b10 	vmov	r0, r1, d0
 800b79e:	e007      	b.n	800b7b0 <sin+0x30>
 800b7a0:	4a1a      	ldr	r2, [pc, #104]	; (800b80c <sin+0x8c>)
 800b7a2:	4293      	cmp	r3, r2
 800b7a4:	dd09      	ble.n	800b7ba <sin+0x3a>
 800b7a6:	ee10 2a10 	vmov	r2, s0
 800b7aa:	460b      	mov	r3, r1
 800b7ac:	f7f4 fd74 	bl	8000298 <__aeabi_dsub>
 800b7b0:	ec41 0b10 	vmov	d0, r0, r1
 800b7b4:	b005      	add	sp, #20
 800b7b6:	f85d fb04 	ldr.w	pc, [sp], #4
 800b7ba:	4668      	mov	r0, sp
 800b7bc:	f000 f8b4 	bl	800b928 <__ieee754_rem_pio2>
 800b7c0:	f000 0003 	and.w	r0, r0, #3
 800b7c4:	2801      	cmp	r0, #1
 800b7c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b7ca:	ed9d 0b00 	vldr	d0, [sp]
 800b7ce:	d004      	beq.n	800b7da <sin+0x5a>
 800b7d0:	2802      	cmp	r0, #2
 800b7d2:	d005      	beq.n	800b7e0 <sin+0x60>
 800b7d4:	b970      	cbnz	r0, 800b7f4 <sin+0x74>
 800b7d6:	2001      	movs	r0, #1
 800b7d8:	e7dd      	b.n	800b796 <sin+0x16>
 800b7da:	f000 fb49 	bl	800be70 <__kernel_cos>
 800b7de:	e7dc      	b.n	800b79a <sin+0x1a>
 800b7e0:	2001      	movs	r0, #1
 800b7e2:	f000 ff4d 	bl	800c680 <__kernel_sin>
 800b7e6:	ec53 2b10 	vmov	r2, r3, d0
 800b7ea:	ee10 0a10 	vmov	r0, s0
 800b7ee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b7f2:	e7dd      	b.n	800b7b0 <sin+0x30>
 800b7f4:	f000 fb3c 	bl	800be70 <__kernel_cos>
 800b7f8:	e7f5      	b.n	800b7e6 <sin+0x66>
 800b7fa:	bf00      	nop
 800b7fc:	f3af 8000 	nop.w
	...
 800b808:	3fe921fb 	.word	0x3fe921fb
 800b80c:	7fefffff 	.word	0x7fefffff

0800b810 <tan>:
 800b810:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b812:	ec51 0b10 	vmov	r0, r1, d0
 800b816:	4a14      	ldr	r2, [pc, #80]	; (800b868 <tan+0x58>)
 800b818:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b81c:	4293      	cmp	r3, r2
 800b81e:	dc05      	bgt.n	800b82c <tan+0x1c>
 800b820:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 800b860 <tan+0x50>
 800b824:	2001      	movs	r0, #1
 800b826:	f000 ffe7 	bl	800c7f8 <__kernel_tan>
 800b82a:	e009      	b.n	800b840 <tan+0x30>
 800b82c:	4a0f      	ldr	r2, [pc, #60]	; (800b86c <tan+0x5c>)
 800b82e:	4293      	cmp	r3, r2
 800b830:	dd09      	ble.n	800b846 <tan+0x36>
 800b832:	ee10 2a10 	vmov	r2, s0
 800b836:	460b      	mov	r3, r1
 800b838:	f7f4 fd2e 	bl	8000298 <__aeabi_dsub>
 800b83c:	ec41 0b10 	vmov	d0, r0, r1
 800b840:	b005      	add	sp, #20
 800b842:	f85d fb04 	ldr.w	pc, [sp], #4
 800b846:	4668      	mov	r0, sp
 800b848:	f000 f86e 	bl	800b928 <__ieee754_rem_pio2>
 800b84c:	0040      	lsls	r0, r0, #1
 800b84e:	f000 0002 	and.w	r0, r0, #2
 800b852:	f1c0 0001 	rsb	r0, r0, #1
 800b856:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b85a:	ed9d 0b00 	vldr	d0, [sp]
 800b85e:	e7e2      	b.n	800b826 <tan+0x16>
	...
 800b868:	3fe921fb 	.word	0x3fe921fb
 800b86c:	7fefffff 	.word	0x7fefffff

0800b870 <sqrt>:
 800b870:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b874:	ed2d 8b02 	vpush	{d8}
 800b878:	b08b      	sub	sp, #44	; 0x2c
 800b87a:	ec55 4b10 	vmov	r4, r5, d0
 800b87e:	f000 fa45 	bl	800bd0c <__ieee754_sqrt>
 800b882:	4b26      	ldr	r3, [pc, #152]	; (800b91c <sqrt+0xac>)
 800b884:	eeb0 8a40 	vmov.f32	s16, s0
 800b888:	eef0 8a60 	vmov.f32	s17, s1
 800b88c:	f993 6000 	ldrsb.w	r6, [r3]
 800b890:	1c73      	adds	r3, r6, #1
 800b892:	d02a      	beq.n	800b8ea <sqrt+0x7a>
 800b894:	4622      	mov	r2, r4
 800b896:	462b      	mov	r3, r5
 800b898:	4620      	mov	r0, r4
 800b89a:	4629      	mov	r1, r5
 800b89c:	f7f5 f94e 	bl	8000b3c <__aeabi_dcmpun>
 800b8a0:	4607      	mov	r7, r0
 800b8a2:	bb10      	cbnz	r0, 800b8ea <sqrt+0x7a>
 800b8a4:	f04f 0800 	mov.w	r8, #0
 800b8a8:	f04f 0900 	mov.w	r9, #0
 800b8ac:	4642      	mov	r2, r8
 800b8ae:	464b      	mov	r3, r9
 800b8b0:	4620      	mov	r0, r4
 800b8b2:	4629      	mov	r1, r5
 800b8b4:	f7f5 f91a 	bl	8000aec <__aeabi_dcmplt>
 800b8b8:	b1b8      	cbz	r0, 800b8ea <sqrt+0x7a>
 800b8ba:	2301      	movs	r3, #1
 800b8bc:	9300      	str	r3, [sp, #0]
 800b8be:	4b18      	ldr	r3, [pc, #96]	; (800b920 <sqrt+0xb0>)
 800b8c0:	9301      	str	r3, [sp, #4]
 800b8c2:	9708      	str	r7, [sp, #32]
 800b8c4:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800b8c8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800b8cc:	b9b6      	cbnz	r6, 800b8fc <sqrt+0x8c>
 800b8ce:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800b8d2:	4668      	mov	r0, sp
 800b8d4:	f001 f9e0 	bl	800cc98 <matherr>
 800b8d8:	b1d0      	cbz	r0, 800b910 <sqrt+0xa0>
 800b8da:	9b08      	ldr	r3, [sp, #32]
 800b8dc:	b11b      	cbz	r3, 800b8e6 <sqrt+0x76>
 800b8de:	f7fd fced 	bl	80092bc <__errno>
 800b8e2:	9b08      	ldr	r3, [sp, #32]
 800b8e4:	6003      	str	r3, [r0, #0]
 800b8e6:	ed9d 8b06 	vldr	d8, [sp, #24]
 800b8ea:	eeb0 0a48 	vmov.f32	s0, s16
 800b8ee:	eef0 0a68 	vmov.f32	s1, s17
 800b8f2:	b00b      	add	sp, #44	; 0x2c
 800b8f4:	ecbd 8b02 	vpop	{d8}
 800b8f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b8fc:	4642      	mov	r2, r8
 800b8fe:	464b      	mov	r3, r9
 800b900:	4640      	mov	r0, r8
 800b902:	4649      	mov	r1, r9
 800b904:	f7f4 ffaa 	bl	800085c <__aeabi_ddiv>
 800b908:	2e02      	cmp	r6, #2
 800b90a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b90e:	d1e0      	bne.n	800b8d2 <sqrt+0x62>
 800b910:	f7fd fcd4 	bl	80092bc <__errno>
 800b914:	2321      	movs	r3, #33	; 0x21
 800b916:	6003      	str	r3, [r0, #0]
 800b918:	e7df      	b.n	800b8da <sqrt+0x6a>
 800b91a:	bf00      	nop
 800b91c:	200001e0 	.word	0x200001e0
 800b920:	0800d3b0 	.word	0x0800d3b0
 800b924:	00000000 	.word	0x00000000

0800b928 <__ieee754_rem_pio2>:
 800b928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b92c:	ec57 6b10 	vmov	r6, r7, d0
 800b930:	4bc3      	ldr	r3, [pc, #780]	; (800bc40 <__ieee754_rem_pio2+0x318>)
 800b932:	b08d      	sub	sp, #52	; 0x34
 800b934:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800b938:	4598      	cmp	r8, r3
 800b93a:	4604      	mov	r4, r0
 800b93c:	9704      	str	r7, [sp, #16]
 800b93e:	dc07      	bgt.n	800b950 <__ieee754_rem_pio2+0x28>
 800b940:	2200      	movs	r2, #0
 800b942:	2300      	movs	r3, #0
 800b944:	ed84 0b00 	vstr	d0, [r4]
 800b948:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800b94c:	2500      	movs	r5, #0
 800b94e:	e027      	b.n	800b9a0 <__ieee754_rem_pio2+0x78>
 800b950:	4bbc      	ldr	r3, [pc, #752]	; (800bc44 <__ieee754_rem_pio2+0x31c>)
 800b952:	4598      	cmp	r8, r3
 800b954:	dc75      	bgt.n	800ba42 <__ieee754_rem_pio2+0x11a>
 800b956:	9b04      	ldr	r3, [sp, #16]
 800b958:	4dbb      	ldr	r5, [pc, #748]	; (800bc48 <__ieee754_rem_pio2+0x320>)
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	ee10 0a10 	vmov	r0, s0
 800b960:	a3a9      	add	r3, pc, #676	; (adr r3, 800bc08 <__ieee754_rem_pio2+0x2e0>)
 800b962:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b966:	4639      	mov	r1, r7
 800b968:	dd36      	ble.n	800b9d8 <__ieee754_rem_pio2+0xb0>
 800b96a:	f7f4 fc95 	bl	8000298 <__aeabi_dsub>
 800b96e:	45a8      	cmp	r8, r5
 800b970:	4606      	mov	r6, r0
 800b972:	460f      	mov	r7, r1
 800b974:	d018      	beq.n	800b9a8 <__ieee754_rem_pio2+0x80>
 800b976:	a3a6      	add	r3, pc, #664	; (adr r3, 800bc10 <__ieee754_rem_pio2+0x2e8>)
 800b978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b97c:	f7f4 fc8c 	bl	8000298 <__aeabi_dsub>
 800b980:	4602      	mov	r2, r0
 800b982:	460b      	mov	r3, r1
 800b984:	e9c4 2300 	strd	r2, r3, [r4]
 800b988:	4630      	mov	r0, r6
 800b98a:	4639      	mov	r1, r7
 800b98c:	f7f4 fc84 	bl	8000298 <__aeabi_dsub>
 800b990:	a39f      	add	r3, pc, #636	; (adr r3, 800bc10 <__ieee754_rem_pio2+0x2e8>)
 800b992:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b996:	f7f4 fc7f 	bl	8000298 <__aeabi_dsub>
 800b99a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b99e:	2501      	movs	r5, #1
 800b9a0:	4628      	mov	r0, r5
 800b9a2:	b00d      	add	sp, #52	; 0x34
 800b9a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9a8:	a39b      	add	r3, pc, #620	; (adr r3, 800bc18 <__ieee754_rem_pio2+0x2f0>)
 800b9aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ae:	f7f4 fc73 	bl	8000298 <__aeabi_dsub>
 800b9b2:	a39b      	add	r3, pc, #620	; (adr r3, 800bc20 <__ieee754_rem_pio2+0x2f8>)
 800b9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9b8:	4606      	mov	r6, r0
 800b9ba:	460f      	mov	r7, r1
 800b9bc:	f7f4 fc6c 	bl	8000298 <__aeabi_dsub>
 800b9c0:	4602      	mov	r2, r0
 800b9c2:	460b      	mov	r3, r1
 800b9c4:	e9c4 2300 	strd	r2, r3, [r4]
 800b9c8:	4630      	mov	r0, r6
 800b9ca:	4639      	mov	r1, r7
 800b9cc:	f7f4 fc64 	bl	8000298 <__aeabi_dsub>
 800b9d0:	a393      	add	r3, pc, #588	; (adr r3, 800bc20 <__ieee754_rem_pio2+0x2f8>)
 800b9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9d6:	e7de      	b.n	800b996 <__ieee754_rem_pio2+0x6e>
 800b9d8:	f7f4 fc60 	bl	800029c <__adddf3>
 800b9dc:	45a8      	cmp	r8, r5
 800b9de:	4606      	mov	r6, r0
 800b9e0:	460f      	mov	r7, r1
 800b9e2:	d016      	beq.n	800ba12 <__ieee754_rem_pio2+0xea>
 800b9e4:	a38a      	add	r3, pc, #552	; (adr r3, 800bc10 <__ieee754_rem_pio2+0x2e8>)
 800b9e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ea:	f7f4 fc57 	bl	800029c <__adddf3>
 800b9ee:	4602      	mov	r2, r0
 800b9f0:	460b      	mov	r3, r1
 800b9f2:	e9c4 2300 	strd	r2, r3, [r4]
 800b9f6:	4630      	mov	r0, r6
 800b9f8:	4639      	mov	r1, r7
 800b9fa:	f7f4 fc4d 	bl	8000298 <__aeabi_dsub>
 800b9fe:	a384      	add	r3, pc, #528	; (adr r3, 800bc10 <__ieee754_rem_pio2+0x2e8>)
 800ba00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba04:	f7f4 fc4a 	bl	800029c <__adddf3>
 800ba08:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800ba0c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ba10:	e7c6      	b.n	800b9a0 <__ieee754_rem_pio2+0x78>
 800ba12:	a381      	add	r3, pc, #516	; (adr r3, 800bc18 <__ieee754_rem_pio2+0x2f0>)
 800ba14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba18:	f7f4 fc40 	bl	800029c <__adddf3>
 800ba1c:	a380      	add	r3, pc, #512	; (adr r3, 800bc20 <__ieee754_rem_pio2+0x2f8>)
 800ba1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba22:	4606      	mov	r6, r0
 800ba24:	460f      	mov	r7, r1
 800ba26:	f7f4 fc39 	bl	800029c <__adddf3>
 800ba2a:	4602      	mov	r2, r0
 800ba2c:	460b      	mov	r3, r1
 800ba2e:	e9c4 2300 	strd	r2, r3, [r4]
 800ba32:	4630      	mov	r0, r6
 800ba34:	4639      	mov	r1, r7
 800ba36:	f7f4 fc2f 	bl	8000298 <__aeabi_dsub>
 800ba3a:	a379      	add	r3, pc, #484	; (adr r3, 800bc20 <__ieee754_rem_pio2+0x2f8>)
 800ba3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba40:	e7e0      	b.n	800ba04 <__ieee754_rem_pio2+0xdc>
 800ba42:	4b82      	ldr	r3, [pc, #520]	; (800bc4c <__ieee754_rem_pio2+0x324>)
 800ba44:	4598      	cmp	r8, r3
 800ba46:	f300 80d0 	bgt.w	800bbea <__ieee754_rem_pio2+0x2c2>
 800ba4a:	f7ff fe8d 	bl	800b768 <fabs>
 800ba4e:	ec57 6b10 	vmov	r6, r7, d0
 800ba52:	ee10 0a10 	vmov	r0, s0
 800ba56:	a374      	add	r3, pc, #464	; (adr r3, 800bc28 <__ieee754_rem_pio2+0x300>)
 800ba58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba5c:	4639      	mov	r1, r7
 800ba5e:	f7f4 fdd3 	bl	8000608 <__aeabi_dmul>
 800ba62:	2200      	movs	r2, #0
 800ba64:	4b7a      	ldr	r3, [pc, #488]	; (800bc50 <__ieee754_rem_pio2+0x328>)
 800ba66:	f7f4 fc19 	bl	800029c <__adddf3>
 800ba6a:	f7f5 f87d 	bl	8000b68 <__aeabi_d2iz>
 800ba6e:	4605      	mov	r5, r0
 800ba70:	f7f4 fd60 	bl	8000534 <__aeabi_i2d>
 800ba74:	a364      	add	r3, pc, #400	; (adr r3, 800bc08 <__ieee754_rem_pio2+0x2e0>)
 800ba76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ba7e:	f7f4 fdc3 	bl	8000608 <__aeabi_dmul>
 800ba82:	4602      	mov	r2, r0
 800ba84:	460b      	mov	r3, r1
 800ba86:	4630      	mov	r0, r6
 800ba88:	4639      	mov	r1, r7
 800ba8a:	f7f4 fc05 	bl	8000298 <__aeabi_dsub>
 800ba8e:	a360      	add	r3, pc, #384	; (adr r3, 800bc10 <__ieee754_rem_pio2+0x2e8>)
 800ba90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba94:	4682      	mov	sl, r0
 800ba96:	468b      	mov	fp, r1
 800ba98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba9c:	f7f4 fdb4 	bl	8000608 <__aeabi_dmul>
 800baa0:	2d1f      	cmp	r5, #31
 800baa2:	4606      	mov	r6, r0
 800baa4:	460f      	mov	r7, r1
 800baa6:	dc0c      	bgt.n	800bac2 <__ieee754_rem_pio2+0x19a>
 800baa8:	1e6a      	subs	r2, r5, #1
 800baaa:	4b6a      	ldr	r3, [pc, #424]	; (800bc54 <__ieee754_rem_pio2+0x32c>)
 800baac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bab0:	4543      	cmp	r3, r8
 800bab2:	d006      	beq.n	800bac2 <__ieee754_rem_pio2+0x19a>
 800bab4:	4632      	mov	r2, r6
 800bab6:	463b      	mov	r3, r7
 800bab8:	4650      	mov	r0, sl
 800baba:	4659      	mov	r1, fp
 800babc:	f7f4 fbec 	bl	8000298 <__aeabi_dsub>
 800bac0:	e00e      	b.n	800bae0 <__ieee754_rem_pio2+0x1b8>
 800bac2:	4632      	mov	r2, r6
 800bac4:	463b      	mov	r3, r7
 800bac6:	4650      	mov	r0, sl
 800bac8:	4659      	mov	r1, fp
 800baca:	f7f4 fbe5 	bl	8000298 <__aeabi_dsub>
 800bace:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bad2:	9305      	str	r3, [sp, #20]
 800bad4:	9a05      	ldr	r2, [sp, #20]
 800bad6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bada:	1ad3      	subs	r3, r2, r3
 800badc:	2b10      	cmp	r3, #16
 800bade:	dc02      	bgt.n	800bae6 <__ieee754_rem_pio2+0x1be>
 800bae0:	e9c4 0100 	strd	r0, r1, [r4]
 800bae4:	e039      	b.n	800bb5a <__ieee754_rem_pio2+0x232>
 800bae6:	a34c      	add	r3, pc, #304	; (adr r3, 800bc18 <__ieee754_rem_pio2+0x2f0>)
 800bae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800baf0:	f7f4 fd8a 	bl	8000608 <__aeabi_dmul>
 800baf4:	4606      	mov	r6, r0
 800baf6:	460f      	mov	r7, r1
 800baf8:	4602      	mov	r2, r0
 800bafa:	460b      	mov	r3, r1
 800bafc:	4650      	mov	r0, sl
 800bafe:	4659      	mov	r1, fp
 800bb00:	f7f4 fbca 	bl	8000298 <__aeabi_dsub>
 800bb04:	4602      	mov	r2, r0
 800bb06:	460b      	mov	r3, r1
 800bb08:	4680      	mov	r8, r0
 800bb0a:	4689      	mov	r9, r1
 800bb0c:	4650      	mov	r0, sl
 800bb0e:	4659      	mov	r1, fp
 800bb10:	f7f4 fbc2 	bl	8000298 <__aeabi_dsub>
 800bb14:	4632      	mov	r2, r6
 800bb16:	463b      	mov	r3, r7
 800bb18:	f7f4 fbbe 	bl	8000298 <__aeabi_dsub>
 800bb1c:	a340      	add	r3, pc, #256	; (adr r3, 800bc20 <__ieee754_rem_pio2+0x2f8>)
 800bb1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb22:	4606      	mov	r6, r0
 800bb24:	460f      	mov	r7, r1
 800bb26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb2a:	f7f4 fd6d 	bl	8000608 <__aeabi_dmul>
 800bb2e:	4632      	mov	r2, r6
 800bb30:	463b      	mov	r3, r7
 800bb32:	f7f4 fbb1 	bl	8000298 <__aeabi_dsub>
 800bb36:	4602      	mov	r2, r0
 800bb38:	460b      	mov	r3, r1
 800bb3a:	4606      	mov	r6, r0
 800bb3c:	460f      	mov	r7, r1
 800bb3e:	4640      	mov	r0, r8
 800bb40:	4649      	mov	r1, r9
 800bb42:	f7f4 fba9 	bl	8000298 <__aeabi_dsub>
 800bb46:	9a05      	ldr	r2, [sp, #20]
 800bb48:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bb4c:	1ad3      	subs	r3, r2, r3
 800bb4e:	2b31      	cmp	r3, #49	; 0x31
 800bb50:	dc20      	bgt.n	800bb94 <__ieee754_rem_pio2+0x26c>
 800bb52:	e9c4 0100 	strd	r0, r1, [r4]
 800bb56:	46c2      	mov	sl, r8
 800bb58:	46cb      	mov	fp, r9
 800bb5a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800bb5e:	4650      	mov	r0, sl
 800bb60:	4642      	mov	r2, r8
 800bb62:	464b      	mov	r3, r9
 800bb64:	4659      	mov	r1, fp
 800bb66:	f7f4 fb97 	bl	8000298 <__aeabi_dsub>
 800bb6a:	463b      	mov	r3, r7
 800bb6c:	4632      	mov	r2, r6
 800bb6e:	f7f4 fb93 	bl	8000298 <__aeabi_dsub>
 800bb72:	9b04      	ldr	r3, [sp, #16]
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bb7a:	f6bf af11 	bge.w	800b9a0 <__ieee754_rem_pio2+0x78>
 800bb7e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800bb82:	6063      	str	r3, [r4, #4]
 800bb84:	f8c4 8000 	str.w	r8, [r4]
 800bb88:	60a0      	str	r0, [r4, #8]
 800bb8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bb8e:	60e3      	str	r3, [r4, #12]
 800bb90:	426d      	negs	r5, r5
 800bb92:	e705      	b.n	800b9a0 <__ieee754_rem_pio2+0x78>
 800bb94:	a326      	add	r3, pc, #152	; (adr r3, 800bc30 <__ieee754_rem_pio2+0x308>)
 800bb96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb9e:	f7f4 fd33 	bl	8000608 <__aeabi_dmul>
 800bba2:	4606      	mov	r6, r0
 800bba4:	460f      	mov	r7, r1
 800bba6:	4602      	mov	r2, r0
 800bba8:	460b      	mov	r3, r1
 800bbaa:	4640      	mov	r0, r8
 800bbac:	4649      	mov	r1, r9
 800bbae:	f7f4 fb73 	bl	8000298 <__aeabi_dsub>
 800bbb2:	4602      	mov	r2, r0
 800bbb4:	460b      	mov	r3, r1
 800bbb6:	4682      	mov	sl, r0
 800bbb8:	468b      	mov	fp, r1
 800bbba:	4640      	mov	r0, r8
 800bbbc:	4649      	mov	r1, r9
 800bbbe:	f7f4 fb6b 	bl	8000298 <__aeabi_dsub>
 800bbc2:	4632      	mov	r2, r6
 800bbc4:	463b      	mov	r3, r7
 800bbc6:	f7f4 fb67 	bl	8000298 <__aeabi_dsub>
 800bbca:	a31b      	add	r3, pc, #108	; (adr r3, 800bc38 <__ieee754_rem_pio2+0x310>)
 800bbcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd0:	4606      	mov	r6, r0
 800bbd2:	460f      	mov	r7, r1
 800bbd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bbd8:	f7f4 fd16 	bl	8000608 <__aeabi_dmul>
 800bbdc:	4632      	mov	r2, r6
 800bbde:	463b      	mov	r3, r7
 800bbe0:	f7f4 fb5a 	bl	8000298 <__aeabi_dsub>
 800bbe4:	4606      	mov	r6, r0
 800bbe6:	460f      	mov	r7, r1
 800bbe8:	e764      	b.n	800bab4 <__ieee754_rem_pio2+0x18c>
 800bbea:	4b1b      	ldr	r3, [pc, #108]	; (800bc58 <__ieee754_rem_pio2+0x330>)
 800bbec:	4598      	cmp	r8, r3
 800bbee:	dd35      	ble.n	800bc5c <__ieee754_rem_pio2+0x334>
 800bbf0:	ee10 2a10 	vmov	r2, s0
 800bbf4:	463b      	mov	r3, r7
 800bbf6:	4630      	mov	r0, r6
 800bbf8:	4639      	mov	r1, r7
 800bbfa:	f7f4 fb4d 	bl	8000298 <__aeabi_dsub>
 800bbfe:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bc02:	e9c4 0100 	strd	r0, r1, [r4]
 800bc06:	e6a1      	b.n	800b94c <__ieee754_rem_pio2+0x24>
 800bc08:	54400000 	.word	0x54400000
 800bc0c:	3ff921fb 	.word	0x3ff921fb
 800bc10:	1a626331 	.word	0x1a626331
 800bc14:	3dd0b461 	.word	0x3dd0b461
 800bc18:	1a600000 	.word	0x1a600000
 800bc1c:	3dd0b461 	.word	0x3dd0b461
 800bc20:	2e037073 	.word	0x2e037073
 800bc24:	3ba3198a 	.word	0x3ba3198a
 800bc28:	6dc9c883 	.word	0x6dc9c883
 800bc2c:	3fe45f30 	.word	0x3fe45f30
 800bc30:	2e000000 	.word	0x2e000000
 800bc34:	3ba3198a 	.word	0x3ba3198a
 800bc38:	252049c1 	.word	0x252049c1
 800bc3c:	397b839a 	.word	0x397b839a
 800bc40:	3fe921fb 	.word	0x3fe921fb
 800bc44:	4002d97b 	.word	0x4002d97b
 800bc48:	3ff921fb 	.word	0x3ff921fb
 800bc4c:	413921fb 	.word	0x413921fb
 800bc50:	3fe00000 	.word	0x3fe00000
 800bc54:	0800d3b8 	.word	0x0800d3b8
 800bc58:	7fefffff 	.word	0x7fefffff
 800bc5c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800bc60:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800bc64:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800bc68:	4630      	mov	r0, r6
 800bc6a:	460f      	mov	r7, r1
 800bc6c:	f7f4 ff7c 	bl	8000b68 <__aeabi_d2iz>
 800bc70:	f7f4 fc60 	bl	8000534 <__aeabi_i2d>
 800bc74:	4602      	mov	r2, r0
 800bc76:	460b      	mov	r3, r1
 800bc78:	4630      	mov	r0, r6
 800bc7a:	4639      	mov	r1, r7
 800bc7c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bc80:	f7f4 fb0a 	bl	8000298 <__aeabi_dsub>
 800bc84:	2200      	movs	r2, #0
 800bc86:	4b1f      	ldr	r3, [pc, #124]	; (800bd04 <__ieee754_rem_pio2+0x3dc>)
 800bc88:	f7f4 fcbe 	bl	8000608 <__aeabi_dmul>
 800bc8c:	460f      	mov	r7, r1
 800bc8e:	4606      	mov	r6, r0
 800bc90:	f7f4 ff6a 	bl	8000b68 <__aeabi_d2iz>
 800bc94:	f7f4 fc4e 	bl	8000534 <__aeabi_i2d>
 800bc98:	4602      	mov	r2, r0
 800bc9a:	460b      	mov	r3, r1
 800bc9c:	4630      	mov	r0, r6
 800bc9e:	4639      	mov	r1, r7
 800bca0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bca4:	f7f4 faf8 	bl	8000298 <__aeabi_dsub>
 800bca8:	2200      	movs	r2, #0
 800bcaa:	4b16      	ldr	r3, [pc, #88]	; (800bd04 <__ieee754_rem_pio2+0x3dc>)
 800bcac:	f7f4 fcac 	bl	8000608 <__aeabi_dmul>
 800bcb0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800bcb4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800bcb8:	f04f 0803 	mov.w	r8, #3
 800bcbc:	2600      	movs	r6, #0
 800bcbe:	2700      	movs	r7, #0
 800bcc0:	4632      	mov	r2, r6
 800bcc2:	463b      	mov	r3, r7
 800bcc4:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800bcc8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 800bccc:	f7f4 ff04 	bl	8000ad8 <__aeabi_dcmpeq>
 800bcd0:	b9b0      	cbnz	r0, 800bd00 <__ieee754_rem_pio2+0x3d8>
 800bcd2:	4b0d      	ldr	r3, [pc, #52]	; (800bd08 <__ieee754_rem_pio2+0x3e0>)
 800bcd4:	9301      	str	r3, [sp, #4]
 800bcd6:	2302      	movs	r3, #2
 800bcd8:	9300      	str	r3, [sp, #0]
 800bcda:	462a      	mov	r2, r5
 800bcdc:	4643      	mov	r3, r8
 800bcde:	4621      	mov	r1, r4
 800bce0:	a806      	add	r0, sp, #24
 800bce2:	f000 f98d 	bl	800c000 <__kernel_rem_pio2>
 800bce6:	9b04      	ldr	r3, [sp, #16]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	4605      	mov	r5, r0
 800bcec:	f6bf ae58 	bge.w	800b9a0 <__ieee754_rem_pio2+0x78>
 800bcf0:	6863      	ldr	r3, [r4, #4]
 800bcf2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bcf6:	6063      	str	r3, [r4, #4]
 800bcf8:	68e3      	ldr	r3, [r4, #12]
 800bcfa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bcfe:	e746      	b.n	800bb8e <__ieee754_rem_pio2+0x266>
 800bd00:	46d0      	mov	r8, sl
 800bd02:	e7dd      	b.n	800bcc0 <__ieee754_rem_pio2+0x398>
 800bd04:	41700000 	.word	0x41700000
 800bd08:	0800d438 	.word	0x0800d438

0800bd0c <__ieee754_sqrt>:
 800bd0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd10:	4955      	ldr	r1, [pc, #340]	; (800be68 <__ieee754_sqrt+0x15c>)
 800bd12:	ec55 4b10 	vmov	r4, r5, d0
 800bd16:	43a9      	bics	r1, r5
 800bd18:	462b      	mov	r3, r5
 800bd1a:	462a      	mov	r2, r5
 800bd1c:	d112      	bne.n	800bd44 <__ieee754_sqrt+0x38>
 800bd1e:	ee10 2a10 	vmov	r2, s0
 800bd22:	ee10 0a10 	vmov	r0, s0
 800bd26:	4629      	mov	r1, r5
 800bd28:	f7f4 fc6e 	bl	8000608 <__aeabi_dmul>
 800bd2c:	4602      	mov	r2, r0
 800bd2e:	460b      	mov	r3, r1
 800bd30:	4620      	mov	r0, r4
 800bd32:	4629      	mov	r1, r5
 800bd34:	f7f4 fab2 	bl	800029c <__adddf3>
 800bd38:	4604      	mov	r4, r0
 800bd3a:	460d      	mov	r5, r1
 800bd3c:	ec45 4b10 	vmov	d0, r4, r5
 800bd40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd44:	2d00      	cmp	r5, #0
 800bd46:	ee10 0a10 	vmov	r0, s0
 800bd4a:	4621      	mov	r1, r4
 800bd4c:	dc0f      	bgt.n	800bd6e <__ieee754_sqrt+0x62>
 800bd4e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bd52:	4330      	orrs	r0, r6
 800bd54:	d0f2      	beq.n	800bd3c <__ieee754_sqrt+0x30>
 800bd56:	b155      	cbz	r5, 800bd6e <__ieee754_sqrt+0x62>
 800bd58:	ee10 2a10 	vmov	r2, s0
 800bd5c:	4620      	mov	r0, r4
 800bd5e:	4629      	mov	r1, r5
 800bd60:	f7f4 fa9a 	bl	8000298 <__aeabi_dsub>
 800bd64:	4602      	mov	r2, r0
 800bd66:	460b      	mov	r3, r1
 800bd68:	f7f4 fd78 	bl	800085c <__aeabi_ddiv>
 800bd6c:	e7e4      	b.n	800bd38 <__ieee754_sqrt+0x2c>
 800bd6e:	151b      	asrs	r3, r3, #20
 800bd70:	d073      	beq.n	800be5a <__ieee754_sqrt+0x14e>
 800bd72:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bd76:	07dd      	lsls	r5, r3, #31
 800bd78:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800bd7c:	bf48      	it	mi
 800bd7e:	0fc8      	lsrmi	r0, r1, #31
 800bd80:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800bd84:	bf44      	itt	mi
 800bd86:	0049      	lslmi	r1, r1, #1
 800bd88:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800bd8c:	2500      	movs	r5, #0
 800bd8e:	1058      	asrs	r0, r3, #1
 800bd90:	0fcb      	lsrs	r3, r1, #31
 800bd92:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800bd96:	0049      	lsls	r1, r1, #1
 800bd98:	2316      	movs	r3, #22
 800bd9a:	462c      	mov	r4, r5
 800bd9c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800bda0:	19a7      	adds	r7, r4, r6
 800bda2:	4297      	cmp	r7, r2
 800bda4:	bfde      	ittt	le
 800bda6:	19bc      	addle	r4, r7, r6
 800bda8:	1bd2      	suble	r2, r2, r7
 800bdaa:	19ad      	addle	r5, r5, r6
 800bdac:	0fcf      	lsrs	r7, r1, #31
 800bdae:	3b01      	subs	r3, #1
 800bdb0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800bdb4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800bdb8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800bdbc:	d1f0      	bne.n	800bda0 <__ieee754_sqrt+0x94>
 800bdbe:	f04f 0c20 	mov.w	ip, #32
 800bdc2:	469e      	mov	lr, r3
 800bdc4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800bdc8:	42a2      	cmp	r2, r4
 800bdca:	eb06 070e 	add.w	r7, r6, lr
 800bdce:	dc02      	bgt.n	800bdd6 <__ieee754_sqrt+0xca>
 800bdd0:	d112      	bne.n	800bdf8 <__ieee754_sqrt+0xec>
 800bdd2:	428f      	cmp	r7, r1
 800bdd4:	d810      	bhi.n	800bdf8 <__ieee754_sqrt+0xec>
 800bdd6:	2f00      	cmp	r7, #0
 800bdd8:	eb07 0e06 	add.w	lr, r7, r6
 800bddc:	da42      	bge.n	800be64 <__ieee754_sqrt+0x158>
 800bdde:	f1be 0f00 	cmp.w	lr, #0
 800bde2:	db3f      	blt.n	800be64 <__ieee754_sqrt+0x158>
 800bde4:	f104 0801 	add.w	r8, r4, #1
 800bde8:	1b12      	subs	r2, r2, r4
 800bdea:	428f      	cmp	r7, r1
 800bdec:	bf88      	it	hi
 800bdee:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800bdf2:	1bc9      	subs	r1, r1, r7
 800bdf4:	4433      	add	r3, r6
 800bdf6:	4644      	mov	r4, r8
 800bdf8:	0052      	lsls	r2, r2, #1
 800bdfa:	f1bc 0c01 	subs.w	ip, ip, #1
 800bdfe:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800be02:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800be06:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800be0a:	d1dd      	bne.n	800bdc8 <__ieee754_sqrt+0xbc>
 800be0c:	430a      	orrs	r2, r1
 800be0e:	d006      	beq.n	800be1e <__ieee754_sqrt+0x112>
 800be10:	1c5c      	adds	r4, r3, #1
 800be12:	bf13      	iteet	ne
 800be14:	3301      	addne	r3, #1
 800be16:	3501      	addeq	r5, #1
 800be18:	4663      	moveq	r3, ip
 800be1a:	f023 0301 	bicne.w	r3, r3, #1
 800be1e:	106a      	asrs	r2, r5, #1
 800be20:	085b      	lsrs	r3, r3, #1
 800be22:	07e9      	lsls	r1, r5, #31
 800be24:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800be28:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800be2c:	bf48      	it	mi
 800be2e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800be32:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800be36:	461c      	mov	r4, r3
 800be38:	e780      	b.n	800bd3c <__ieee754_sqrt+0x30>
 800be3a:	0aca      	lsrs	r2, r1, #11
 800be3c:	3815      	subs	r0, #21
 800be3e:	0549      	lsls	r1, r1, #21
 800be40:	2a00      	cmp	r2, #0
 800be42:	d0fa      	beq.n	800be3a <__ieee754_sqrt+0x12e>
 800be44:	02d6      	lsls	r6, r2, #11
 800be46:	d50a      	bpl.n	800be5e <__ieee754_sqrt+0x152>
 800be48:	f1c3 0420 	rsb	r4, r3, #32
 800be4c:	fa21 f404 	lsr.w	r4, r1, r4
 800be50:	1e5d      	subs	r5, r3, #1
 800be52:	4099      	lsls	r1, r3
 800be54:	4322      	orrs	r2, r4
 800be56:	1b43      	subs	r3, r0, r5
 800be58:	e78b      	b.n	800bd72 <__ieee754_sqrt+0x66>
 800be5a:	4618      	mov	r0, r3
 800be5c:	e7f0      	b.n	800be40 <__ieee754_sqrt+0x134>
 800be5e:	0052      	lsls	r2, r2, #1
 800be60:	3301      	adds	r3, #1
 800be62:	e7ef      	b.n	800be44 <__ieee754_sqrt+0x138>
 800be64:	46a0      	mov	r8, r4
 800be66:	e7bf      	b.n	800bde8 <__ieee754_sqrt+0xdc>
 800be68:	7ff00000 	.word	0x7ff00000
 800be6c:	00000000 	.word	0x00000000

0800be70 <__kernel_cos>:
 800be70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be74:	ec59 8b10 	vmov	r8, r9, d0
 800be78:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800be7c:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800be80:	ed2d 8b02 	vpush	{d8}
 800be84:	eeb0 8a41 	vmov.f32	s16, s2
 800be88:	eef0 8a61 	vmov.f32	s17, s3
 800be8c:	da07      	bge.n	800be9e <__kernel_cos+0x2e>
 800be8e:	ee10 0a10 	vmov	r0, s0
 800be92:	4649      	mov	r1, r9
 800be94:	f7f4 fe68 	bl	8000b68 <__aeabi_d2iz>
 800be98:	2800      	cmp	r0, #0
 800be9a:	f000 8089 	beq.w	800bfb0 <__kernel_cos+0x140>
 800be9e:	4642      	mov	r2, r8
 800bea0:	464b      	mov	r3, r9
 800bea2:	4640      	mov	r0, r8
 800bea4:	4649      	mov	r1, r9
 800bea6:	f7f4 fbaf 	bl	8000608 <__aeabi_dmul>
 800beaa:	2200      	movs	r2, #0
 800beac:	4b4e      	ldr	r3, [pc, #312]	; (800bfe8 <__kernel_cos+0x178>)
 800beae:	4604      	mov	r4, r0
 800beb0:	460d      	mov	r5, r1
 800beb2:	f7f4 fba9 	bl	8000608 <__aeabi_dmul>
 800beb6:	a340      	add	r3, pc, #256	; (adr r3, 800bfb8 <__kernel_cos+0x148>)
 800beb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bebc:	4682      	mov	sl, r0
 800bebe:	468b      	mov	fp, r1
 800bec0:	4620      	mov	r0, r4
 800bec2:	4629      	mov	r1, r5
 800bec4:	f7f4 fba0 	bl	8000608 <__aeabi_dmul>
 800bec8:	a33d      	add	r3, pc, #244	; (adr r3, 800bfc0 <__kernel_cos+0x150>)
 800beca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bece:	f7f4 f9e5 	bl	800029c <__adddf3>
 800bed2:	4622      	mov	r2, r4
 800bed4:	462b      	mov	r3, r5
 800bed6:	f7f4 fb97 	bl	8000608 <__aeabi_dmul>
 800beda:	a33b      	add	r3, pc, #236	; (adr r3, 800bfc8 <__kernel_cos+0x158>)
 800bedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bee0:	f7f4 f9da 	bl	8000298 <__aeabi_dsub>
 800bee4:	4622      	mov	r2, r4
 800bee6:	462b      	mov	r3, r5
 800bee8:	f7f4 fb8e 	bl	8000608 <__aeabi_dmul>
 800beec:	a338      	add	r3, pc, #224	; (adr r3, 800bfd0 <__kernel_cos+0x160>)
 800beee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef2:	f7f4 f9d3 	bl	800029c <__adddf3>
 800bef6:	4622      	mov	r2, r4
 800bef8:	462b      	mov	r3, r5
 800befa:	f7f4 fb85 	bl	8000608 <__aeabi_dmul>
 800befe:	a336      	add	r3, pc, #216	; (adr r3, 800bfd8 <__kernel_cos+0x168>)
 800bf00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf04:	f7f4 f9c8 	bl	8000298 <__aeabi_dsub>
 800bf08:	4622      	mov	r2, r4
 800bf0a:	462b      	mov	r3, r5
 800bf0c:	f7f4 fb7c 	bl	8000608 <__aeabi_dmul>
 800bf10:	a333      	add	r3, pc, #204	; (adr r3, 800bfe0 <__kernel_cos+0x170>)
 800bf12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf16:	f7f4 f9c1 	bl	800029c <__adddf3>
 800bf1a:	4622      	mov	r2, r4
 800bf1c:	462b      	mov	r3, r5
 800bf1e:	f7f4 fb73 	bl	8000608 <__aeabi_dmul>
 800bf22:	4622      	mov	r2, r4
 800bf24:	462b      	mov	r3, r5
 800bf26:	f7f4 fb6f 	bl	8000608 <__aeabi_dmul>
 800bf2a:	ec53 2b18 	vmov	r2, r3, d8
 800bf2e:	4604      	mov	r4, r0
 800bf30:	460d      	mov	r5, r1
 800bf32:	4640      	mov	r0, r8
 800bf34:	4649      	mov	r1, r9
 800bf36:	f7f4 fb67 	bl	8000608 <__aeabi_dmul>
 800bf3a:	460b      	mov	r3, r1
 800bf3c:	4602      	mov	r2, r0
 800bf3e:	4629      	mov	r1, r5
 800bf40:	4620      	mov	r0, r4
 800bf42:	f7f4 f9a9 	bl	8000298 <__aeabi_dsub>
 800bf46:	4b29      	ldr	r3, [pc, #164]	; (800bfec <__kernel_cos+0x17c>)
 800bf48:	429e      	cmp	r6, r3
 800bf4a:	4680      	mov	r8, r0
 800bf4c:	4689      	mov	r9, r1
 800bf4e:	dc11      	bgt.n	800bf74 <__kernel_cos+0x104>
 800bf50:	4602      	mov	r2, r0
 800bf52:	460b      	mov	r3, r1
 800bf54:	4650      	mov	r0, sl
 800bf56:	4659      	mov	r1, fp
 800bf58:	f7f4 f99e 	bl	8000298 <__aeabi_dsub>
 800bf5c:	460b      	mov	r3, r1
 800bf5e:	4924      	ldr	r1, [pc, #144]	; (800bff0 <__kernel_cos+0x180>)
 800bf60:	4602      	mov	r2, r0
 800bf62:	2000      	movs	r0, #0
 800bf64:	f7f4 f998 	bl	8000298 <__aeabi_dsub>
 800bf68:	ecbd 8b02 	vpop	{d8}
 800bf6c:	ec41 0b10 	vmov	d0, r0, r1
 800bf70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf74:	4b1f      	ldr	r3, [pc, #124]	; (800bff4 <__kernel_cos+0x184>)
 800bf76:	491e      	ldr	r1, [pc, #120]	; (800bff0 <__kernel_cos+0x180>)
 800bf78:	429e      	cmp	r6, r3
 800bf7a:	bfcc      	ite	gt
 800bf7c:	4d1e      	ldrgt	r5, [pc, #120]	; (800bff8 <__kernel_cos+0x188>)
 800bf7e:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800bf82:	2400      	movs	r4, #0
 800bf84:	4622      	mov	r2, r4
 800bf86:	462b      	mov	r3, r5
 800bf88:	2000      	movs	r0, #0
 800bf8a:	f7f4 f985 	bl	8000298 <__aeabi_dsub>
 800bf8e:	4622      	mov	r2, r4
 800bf90:	4606      	mov	r6, r0
 800bf92:	460f      	mov	r7, r1
 800bf94:	462b      	mov	r3, r5
 800bf96:	4650      	mov	r0, sl
 800bf98:	4659      	mov	r1, fp
 800bf9a:	f7f4 f97d 	bl	8000298 <__aeabi_dsub>
 800bf9e:	4642      	mov	r2, r8
 800bfa0:	464b      	mov	r3, r9
 800bfa2:	f7f4 f979 	bl	8000298 <__aeabi_dsub>
 800bfa6:	4602      	mov	r2, r0
 800bfa8:	460b      	mov	r3, r1
 800bfaa:	4630      	mov	r0, r6
 800bfac:	4639      	mov	r1, r7
 800bfae:	e7d9      	b.n	800bf64 <__kernel_cos+0xf4>
 800bfb0:	2000      	movs	r0, #0
 800bfb2:	490f      	ldr	r1, [pc, #60]	; (800bff0 <__kernel_cos+0x180>)
 800bfb4:	e7d8      	b.n	800bf68 <__kernel_cos+0xf8>
 800bfb6:	bf00      	nop
 800bfb8:	be8838d4 	.word	0xbe8838d4
 800bfbc:	bda8fae9 	.word	0xbda8fae9
 800bfc0:	bdb4b1c4 	.word	0xbdb4b1c4
 800bfc4:	3e21ee9e 	.word	0x3e21ee9e
 800bfc8:	809c52ad 	.word	0x809c52ad
 800bfcc:	3e927e4f 	.word	0x3e927e4f
 800bfd0:	19cb1590 	.word	0x19cb1590
 800bfd4:	3efa01a0 	.word	0x3efa01a0
 800bfd8:	16c15177 	.word	0x16c15177
 800bfdc:	3f56c16c 	.word	0x3f56c16c
 800bfe0:	5555554c 	.word	0x5555554c
 800bfe4:	3fa55555 	.word	0x3fa55555
 800bfe8:	3fe00000 	.word	0x3fe00000
 800bfec:	3fd33332 	.word	0x3fd33332
 800bff0:	3ff00000 	.word	0x3ff00000
 800bff4:	3fe90000 	.word	0x3fe90000
 800bff8:	3fd20000 	.word	0x3fd20000
 800bffc:	00000000 	.word	0x00000000

0800c000 <__kernel_rem_pio2>:
 800c000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c004:	ed2d 8b02 	vpush	{d8}
 800c008:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800c00c:	1ed4      	subs	r4, r2, #3
 800c00e:	9308      	str	r3, [sp, #32]
 800c010:	9101      	str	r1, [sp, #4]
 800c012:	4bc5      	ldr	r3, [pc, #788]	; (800c328 <__kernel_rem_pio2+0x328>)
 800c014:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800c016:	9009      	str	r0, [sp, #36]	; 0x24
 800c018:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c01c:	9304      	str	r3, [sp, #16]
 800c01e:	9b08      	ldr	r3, [sp, #32]
 800c020:	3b01      	subs	r3, #1
 800c022:	9307      	str	r3, [sp, #28]
 800c024:	2318      	movs	r3, #24
 800c026:	fb94 f4f3 	sdiv	r4, r4, r3
 800c02a:	f06f 0317 	mvn.w	r3, #23
 800c02e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800c032:	fb04 3303 	mla	r3, r4, r3, r3
 800c036:	eb03 0a02 	add.w	sl, r3, r2
 800c03a:	9b04      	ldr	r3, [sp, #16]
 800c03c:	9a07      	ldr	r2, [sp, #28]
 800c03e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800c318 <__kernel_rem_pio2+0x318>
 800c042:	eb03 0802 	add.w	r8, r3, r2
 800c046:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800c048:	1aa7      	subs	r7, r4, r2
 800c04a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c04e:	ae22      	add	r6, sp, #136	; 0x88
 800c050:	2500      	movs	r5, #0
 800c052:	4545      	cmp	r5, r8
 800c054:	dd13      	ble.n	800c07e <__kernel_rem_pio2+0x7e>
 800c056:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800c318 <__kernel_rem_pio2+0x318>
 800c05a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800c05e:	2600      	movs	r6, #0
 800c060:	9b04      	ldr	r3, [sp, #16]
 800c062:	429e      	cmp	r6, r3
 800c064:	dc32      	bgt.n	800c0cc <__kernel_rem_pio2+0xcc>
 800c066:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c068:	9302      	str	r3, [sp, #8]
 800c06a:	9b08      	ldr	r3, [sp, #32]
 800c06c:	199d      	adds	r5, r3, r6
 800c06e:	ab22      	add	r3, sp, #136	; 0x88
 800c070:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800c074:	9306      	str	r3, [sp, #24]
 800c076:	ec59 8b18 	vmov	r8, r9, d8
 800c07a:	2700      	movs	r7, #0
 800c07c:	e01f      	b.n	800c0be <__kernel_rem_pio2+0xbe>
 800c07e:	42ef      	cmn	r7, r5
 800c080:	d407      	bmi.n	800c092 <__kernel_rem_pio2+0x92>
 800c082:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c086:	f7f4 fa55 	bl	8000534 <__aeabi_i2d>
 800c08a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c08e:	3501      	adds	r5, #1
 800c090:	e7df      	b.n	800c052 <__kernel_rem_pio2+0x52>
 800c092:	ec51 0b18 	vmov	r0, r1, d8
 800c096:	e7f8      	b.n	800c08a <__kernel_rem_pio2+0x8a>
 800c098:	9906      	ldr	r1, [sp, #24]
 800c09a:	9d02      	ldr	r5, [sp, #8]
 800c09c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800c0a0:	9106      	str	r1, [sp, #24]
 800c0a2:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800c0a6:	9502      	str	r5, [sp, #8]
 800c0a8:	f7f4 faae 	bl	8000608 <__aeabi_dmul>
 800c0ac:	4602      	mov	r2, r0
 800c0ae:	460b      	mov	r3, r1
 800c0b0:	4640      	mov	r0, r8
 800c0b2:	4649      	mov	r1, r9
 800c0b4:	f7f4 f8f2 	bl	800029c <__adddf3>
 800c0b8:	3701      	adds	r7, #1
 800c0ba:	4680      	mov	r8, r0
 800c0bc:	4689      	mov	r9, r1
 800c0be:	9b07      	ldr	r3, [sp, #28]
 800c0c0:	429f      	cmp	r7, r3
 800c0c2:	dde9      	ble.n	800c098 <__kernel_rem_pio2+0x98>
 800c0c4:	e8eb 8902 	strd	r8, r9, [fp], #8
 800c0c8:	3601      	adds	r6, #1
 800c0ca:	e7c9      	b.n	800c060 <__kernel_rem_pio2+0x60>
 800c0cc:	9b04      	ldr	r3, [sp, #16]
 800c0ce:	aa0e      	add	r2, sp, #56	; 0x38
 800c0d0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c0d4:	930c      	str	r3, [sp, #48]	; 0x30
 800c0d6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800c0d8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c0dc:	9c04      	ldr	r4, [sp, #16]
 800c0de:	930b      	str	r3, [sp, #44]	; 0x2c
 800c0e0:	ab9a      	add	r3, sp, #616	; 0x268
 800c0e2:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800c0e6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c0ea:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c0ee:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800c0f2:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800c0f6:	ab9a      	add	r3, sp, #616	; 0x268
 800c0f8:	445b      	add	r3, fp
 800c0fa:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800c0fe:	2500      	movs	r5, #0
 800c100:	1b63      	subs	r3, r4, r5
 800c102:	2b00      	cmp	r3, #0
 800c104:	dc78      	bgt.n	800c1f8 <__kernel_rem_pio2+0x1f8>
 800c106:	4650      	mov	r0, sl
 800c108:	ec49 8b10 	vmov	d0, r8, r9
 800c10c:	f000 fdc8 	bl	800cca0 <scalbn>
 800c110:	ec57 6b10 	vmov	r6, r7, d0
 800c114:	2200      	movs	r2, #0
 800c116:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800c11a:	ee10 0a10 	vmov	r0, s0
 800c11e:	4639      	mov	r1, r7
 800c120:	f7f4 fa72 	bl	8000608 <__aeabi_dmul>
 800c124:	ec41 0b10 	vmov	d0, r0, r1
 800c128:	f000 fd32 	bl	800cb90 <floor>
 800c12c:	2200      	movs	r2, #0
 800c12e:	ec51 0b10 	vmov	r0, r1, d0
 800c132:	4b7e      	ldr	r3, [pc, #504]	; (800c32c <__kernel_rem_pio2+0x32c>)
 800c134:	f7f4 fa68 	bl	8000608 <__aeabi_dmul>
 800c138:	4602      	mov	r2, r0
 800c13a:	460b      	mov	r3, r1
 800c13c:	4630      	mov	r0, r6
 800c13e:	4639      	mov	r1, r7
 800c140:	f7f4 f8aa 	bl	8000298 <__aeabi_dsub>
 800c144:	460f      	mov	r7, r1
 800c146:	4606      	mov	r6, r0
 800c148:	f7f4 fd0e 	bl	8000b68 <__aeabi_d2iz>
 800c14c:	9006      	str	r0, [sp, #24]
 800c14e:	f7f4 f9f1 	bl	8000534 <__aeabi_i2d>
 800c152:	4602      	mov	r2, r0
 800c154:	460b      	mov	r3, r1
 800c156:	4630      	mov	r0, r6
 800c158:	4639      	mov	r1, r7
 800c15a:	f7f4 f89d 	bl	8000298 <__aeabi_dsub>
 800c15e:	f1ba 0f00 	cmp.w	sl, #0
 800c162:	4606      	mov	r6, r0
 800c164:	460f      	mov	r7, r1
 800c166:	dd6c      	ble.n	800c242 <__kernel_rem_pio2+0x242>
 800c168:	1e62      	subs	r2, r4, #1
 800c16a:	ab0e      	add	r3, sp, #56	; 0x38
 800c16c:	f1ca 0118 	rsb	r1, sl, #24
 800c170:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c174:	9d06      	ldr	r5, [sp, #24]
 800c176:	fa40 f301 	asr.w	r3, r0, r1
 800c17a:	441d      	add	r5, r3
 800c17c:	408b      	lsls	r3, r1
 800c17e:	1ac0      	subs	r0, r0, r3
 800c180:	ab0e      	add	r3, sp, #56	; 0x38
 800c182:	9506      	str	r5, [sp, #24]
 800c184:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800c188:	f1ca 0317 	rsb	r3, sl, #23
 800c18c:	fa40 f303 	asr.w	r3, r0, r3
 800c190:	9302      	str	r3, [sp, #8]
 800c192:	9b02      	ldr	r3, [sp, #8]
 800c194:	2b00      	cmp	r3, #0
 800c196:	dd62      	ble.n	800c25e <__kernel_rem_pio2+0x25e>
 800c198:	9b06      	ldr	r3, [sp, #24]
 800c19a:	2200      	movs	r2, #0
 800c19c:	3301      	adds	r3, #1
 800c19e:	9306      	str	r3, [sp, #24]
 800c1a0:	4615      	mov	r5, r2
 800c1a2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800c1a6:	4294      	cmp	r4, r2
 800c1a8:	f300 8095 	bgt.w	800c2d6 <__kernel_rem_pio2+0x2d6>
 800c1ac:	f1ba 0f00 	cmp.w	sl, #0
 800c1b0:	dd07      	ble.n	800c1c2 <__kernel_rem_pio2+0x1c2>
 800c1b2:	f1ba 0f01 	cmp.w	sl, #1
 800c1b6:	f000 80a2 	beq.w	800c2fe <__kernel_rem_pio2+0x2fe>
 800c1ba:	f1ba 0f02 	cmp.w	sl, #2
 800c1be:	f000 80c1 	beq.w	800c344 <__kernel_rem_pio2+0x344>
 800c1c2:	9b02      	ldr	r3, [sp, #8]
 800c1c4:	2b02      	cmp	r3, #2
 800c1c6:	d14a      	bne.n	800c25e <__kernel_rem_pio2+0x25e>
 800c1c8:	4632      	mov	r2, r6
 800c1ca:	463b      	mov	r3, r7
 800c1cc:	2000      	movs	r0, #0
 800c1ce:	4958      	ldr	r1, [pc, #352]	; (800c330 <__kernel_rem_pio2+0x330>)
 800c1d0:	f7f4 f862 	bl	8000298 <__aeabi_dsub>
 800c1d4:	4606      	mov	r6, r0
 800c1d6:	460f      	mov	r7, r1
 800c1d8:	2d00      	cmp	r5, #0
 800c1da:	d040      	beq.n	800c25e <__kernel_rem_pio2+0x25e>
 800c1dc:	4650      	mov	r0, sl
 800c1de:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800c320 <__kernel_rem_pio2+0x320>
 800c1e2:	f000 fd5d 	bl	800cca0 <scalbn>
 800c1e6:	4630      	mov	r0, r6
 800c1e8:	4639      	mov	r1, r7
 800c1ea:	ec53 2b10 	vmov	r2, r3, d0
 800c1ee:	f7f4 f853 	bl	8000298 <__aeabi_dsub>
 800c1f2:	4606      	mov	r6, r0
 800c1f4:	460f      	mov	r7, r1
 800c1f6:	e032      	b.n	800c25e <__kernel_rem_pio2+0x25e>
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	4b4e      	ldr	r3, [pc, #312]	; (800c334 <__kernel_rem_pio2+0x334>)
 800c1fc:	4640      	mov	r0, r8
 800c1fe:	4649      	mov	r1, r9
 800c200:	f7f4 fa02 	bl	8000608 <__aeabi_dmul>
 800c204:	f7f4 fcb0 	bl	8000b68 <__aeabi_d2iz>
 800c208:	f7f4 f994 	bl	8000534 <__aeabi_i2d>
 800c20c:	2200      	movs	r2, #0
 800c20e:	4b4a      	ldr	r3, [pc, #296]	; (800c338 <__kernel_rem_pio2+0x338>)
 800c210:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c214:	f7f4 f9f8 	bl	8000608 <__aeabi_dmul>
 800c218:	4602      	mov	r2, r0
 800c21a:	460b      	mov	r3, r1
 800c21c:	4640      	mov	r0, r8
 800c21e:	4649      	mov	r1, r9
 800c220:	f7f4 f83a 	bl	8000298 <__aeabi_dsub>
 800c224:	f7f4 fca0 	bl	8000b68 <__aeabi_d2iz>
 800c228:	ab0e      	add	r3, sp, #56	; 0x38
 800c22a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800c22e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800c232:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c236:	f7f4 f831 	bl	800029c <__adddf3>
 800c23a:	3501      	adds	r5, #1
 800c23c:	4680      	mov	r8, r0
 800c23e:	4689      	mov	r9, r1
 800c240:	e75e      	b.n	800c100 <__kernel_rem_pio2+0x100>
 800c242:	d105      	bne.n	800c250 <__kernel_rem_pio2+0x250>
 800c244:	1e63      	subs	r3, r4, #1
 800c246:	aa0e      	add	r2, sp, #56	; 0x38
 800c248:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c24c:	15c3      	asrs	r3, r0, #23
 800c24e:	e79f      	b.n	800c190 <__kernel_rem_pio2+0x190>
 800c250:	2200      	movs	r2, #0
 800c252:	4b3a      	ldr	r3, [pc, #232]	; (800c33c <__kernel_rem_pio2+0x33c>)
 800c254:	f7f4 fc5e 	bl	8000b14 <__aeabi_dcmpge>
 800c258:	2800      	cmp	r0, #0
 800c25a:	d139      	bne.n	800c2d0 <__kernel_rem_pio2+0x2d0>
 800c25c:	9002      	str	r0, [sp, #8]
 800c25e:	2200      	movs	r2, #0
 800c260:	2300      	movs	r3, #0
 800c262:	4630      	mov	r0, r6
 800c264:	4639      	mov	r1, r7
 800c266:	f7f4 fc37 	bl	8000ad8 <__aeabi_dcmpeq>
 800c26a:	2800      	cmp	r0, #0
 800c26c:	f000 80c7 	beq.w	800c3fe <__kernel_rem_pio2+0x3fe>
 800c270:	1e65      	subs	r5, r4, #1
 800c272:	462b      	mov	r3, r5
 800c274:	2200      	movs	r2, #0
 800c276:	9904      	ldr	r1, [sp, #16]
 800c278:	428b      	cmp	r3, r1
 800c27a:	da6a      	bge.n	800c352 <__kernel_rem_pio2+0x352>
 800c27c:	2a00      	cmp	r2, #0
 800c27e:	f000 8088 	beq.w	800c392 <__kernel_rem_pio2+0x392>
 800c282:	ab0e      	add	r3, sp, #56	; 0x38
 800c284:	f1aa 0a18 	sub.w	sl, sl, #24
 800c288:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	f000 80b4 	beq.w	800c3fa <__kernel_rem_pio2+0x3fa>
 800c292:	4650      	mov	r0, sl
 800c294:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800c320 <__kernel_rem_pio2+0x320>
 800c298:	f000 fd02 	bl	800cca0 <scalbn>
 800c29c:	00ec      	lsls	r4, r5, #3
 800c29e:	ab72      	add	r3, sp, #456	; 0x1c8
 800c2a0:	191e      	adds	r6, r3, r4
 800c2a2:	ec59 8b10 	vmov	r8, r9, d0
 800c2a6:	f106 0a08 	add.w	sl, r6, #8
 800c2aa:	462f      	mov	r7, r5
 800c2ac:	2f00      	cmp	r7, #0
 800c2ae:	f280 80df 	bge.w	800c470 <__kernel_rem_pio2+0x470>
 800c2b2:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800c318 <__kernel_rem_pio2+0x318>
 800c2b6:	f04f 0a00 	mov.w	sl, #0
 800c2ba:	eba5 030a 	sub.w	r3, r5, sl
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	f2c0 810a 	blt.w	800c4d8 <__kernel_rem_pio2+0x4d8>
 800c2c4:	f8df b078 	ldr.w	fp, [pc, #120]	; 800c340 <__kernel_rem_pio2+0x340>
 800c2c8:	ec59 8b18 	vmov	r8, r9, d8
 800c2cc:	2700      	movs	r7, #0
 800c2ce:	e0f5      	b.n	800c4bc <__kernel_rem_pio2+0x4bc>
 800c2d0:	2302      	movs	r3, #2
 800c2d2:	9302      	str	r3, [sp, #8]
 800c2d4:	e760      	b.n	800c198 <__kernel_rem_pio2+0x198>
 800c2d6:	ab0e      	add	r3, sp, #56	; 0x38
 800c2d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2dc:	b94d      	cbnz	r5, 800c2f2 <__kernel_rem_pio2+0x2f2>
 800c2de:	b12b      	cbz	r3, 800c2ec <__kernel_rem_pio2+0x2ec>
 800c2e0:	a80e      	add	r0, sp, #56	; 0x38
 800c2e2:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c2e6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	3201      	adds	r2, #1
 800c2ee:	461d      	mov	r5, r3
 800c2f0:	e759      	b.n	800c1a6 <__kernel_rem_pio2+0x1a6>
 800c2f2:	a80e      	add	r0, sp, #56	; 0x38
 800c2f4:	1acb      	subs	r3, r1, r3
 800c2f6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800c2fa:	462b      	mov	r3, r5
 800c2fc:	e7f6      	b.n	800c2ec <__kernel_rem_pio2+0x2ec>
 800c2fe:	1e62      	subs	r2, r4, #1
 800c300:	ab0e      	add	r3, sp, #56	; 0x38
 800c302:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c306:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c30a:	a90e      	add	r1, sp, #56	; 0x38
 800c30c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c310:	e757      	b.n	800c1c2 <__kernel_rem_pio2+0x1c2>
 800c312:	bf00      	nop
 800c314:	f3af 8000 	nop.w
	...
 800c324:	3ff00000 	.word	0x3ff00000
 800c328:	0800d580 	.word	0x0800d580
 800c32c:	40200000 	.word	0x40200000
 800c330:	3ff00000 	.word	0x3ff00000
 800c334:	3e700000 	.word	0x3e700000
 800c338:	41700000 	.word	0x41700000
 800c33c:	3fe00000 	.word	0x3fe00000
 800c340:	0800d540 	.word	0x0800d540
 800c344:	1e62      	subs	r2, r4, #1
 800c346:	ab0e      	add	r3, sp, #56	; 0x38
 800c348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c34c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c350:	e7db      	b.n	800c30a <__kernel_rem_pio2+0x30a>
 800c352:	a90e      	add	r1, sp, #56	; 0x38
 800c354:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c358:	3b01      	subs	r3, #1
 800c35a:	430a      	orrs	r2, r1
 800c35c:	e78b      	b.n	800c276 <__kernel_rem_pio2+0x276>
 800c35e:	3301      	adds	r3, #1
 800c360:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800c364:	2900      	cmp	r1, #0
 800c366:	d0fa      	beq.n	800c35e <__kernel_rem_pio2+0x35e>
 800c368:	9a08      	ldr	r2, [sp, #32]
 800c36a:	4422      	add	r2, r4
 800c36c:	00d2      	lsls	r2, r2, #3
 800c36e:	a922      	add	r1, sp, #136	; 0x88
 800c370:	18e3      	adds	r3, r4, r3
 800c372:	9206      	str	r2, [sp, #24]
 800c374:	440a      	add	r2, r1
 800c376:	9302      	str	r3, [sp, #8]
 800c378:	f10b 0108 	add.w	r1, fp, #8
 800c37c:	f102 0308 	add.w	r3, r2, #8
 800c380:	1c66      	adds	r6, r4, #1
 800c382:	910a      	str	r1, [sp, #40]	; 0x28
 800c384:	2500      	movs	r5, #0
 800c386:	930d      	str	r3, [sp, #52]	; 0x34
 800c388:	9b02      	ldr	r3, [sp, #8]
 800c38a:	42b3      	cmp	r3, r6
 800c38c:	da04      	bge.n	800c398 <__kernel_rem_pio2+0x398>
 800c38e:	461c      	mov	r4, r3
 800c390:	e6a6      	b.n	800c0e0 <__kernel_rem_pio2+0xe0>
 800c392:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c394:	2301      	movs	r3, #1
 800c396:	e7e3      	b.n	800c360 <__kernel_rem_pio2+0x360>
 800c398:	9b06      	ldr	r3, [sp, #24]
 800c39a:	18ef      	adds	r7, r5, r3
 800c39c:	ab22      	add	r3, sp, #136	; 0x88
 800c39e:	441f      	add	r7, r3
 800c3a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c3a2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c3a6:	f7f4 f8c5 	bl	8000534 <__aeabi_i2d>
 800c3aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3ac:	461c      	mov	r4, r3
 800c3ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c3b0:	e9c7 0100 	strd	r0, r1, [r7]
 800c3b4:	eb03 0b05 	add.w	fp, r3, r5
 800c3b8:	2700      	movs	r7, #0
 800c3ba:	f04f 0800 	mov.w	r8, #0
 800c3be:	f04f 0900 	mov.w	r9, #0
 800c3c2:	9b07      	ldr	r3, [sp, #28]
 800c3c4:	429f      	cmp	r7, r3
 800c3c6:	dd08      	ble.n	800c3da <__kernel_rem_pio2+0x3da>
 800c3c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3ca:	aa72      	add	r2, sp, #456	; 0x1c8
 800c3cc:	18eb      	adds	r3, r5, r3
 800c3ce:	4413      	add	r3, r2
 800c3d0:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800c3d4:	3601      	adds	r6, #1
 800c3d6:	3508      	adds	r5, #8
 800c3d8:	e7d6      	b.n	800c388 <__kernel_rem_pio2+0x388>
 800c3da:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800c3de:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800c3e2:	f7f4 f911 	bl	8000608 <__aeabi_dmul>
 800c3e6:	4602      	mov	r2, r0
 800c3e8:	460b      	mov	r3, r1
 800c3ea:	4640      	mov	r0, r8
 800c3ec:	4649      	mov	r1, r9
 800c3ee:	f7f3 ff55 	bl	800029c <__adddf3>
 800c3f2:	3701      	adds	r7, #1
 800c3f4:	4680      	mov	r8, r0
 800c3f6:	4689      	mov	r9, r1
 800c3f8:	e7e3      	b.n	800c3c2 <__kernel_rem_pio2+0x3c2>
 800c3fa:	3d01      	subs	r5, #1
 800c3fc:	e741      	b.n	800c282 <__kernel_rem_pio2+0x282>
 800c3fe:	f1ca 0000 	rsb	r0, sl, #0
 800c402:	ec47 6b10 	vmov	d0, r6, r7
 800c406:	f000 fc4b 	bl	800cca0 <scalbn>
 800c40a:	ec57 6b10 	vmov	r6, r7, d0
 800c40e:	2200      	movs	r2, #0
 800c410:	4b99      	ldr	r3, [pc, #612]	; (800c678 <__kernel_rem_pio2+0x678>)
 800c412:	ee10 0a10 	vmov	r0, s0
 800c416:	4639      	mov	r1, r7
 800c418:	f7f4 fb7c 	bl	8000b14 <__aeabi_dcmpge>
 800c41c:	b1f8      	cbz	r0, 800c45e <__kernel_rem_pio2+0x45e>
 800c41e:	2200      	movs	r2, #0
 800c420:	4b96      	ldr	r3, [pc, #600]	; (800c67c <__kernel_rem_pio2+0x67c>)
 800c422:	4630      	mov	r0, r6
 800c424:	4639      	mov	r1, r7
 800c426:	f7f4 f8ef 	bl	8000608 <__aeabi_dmul>
 800c42a:	f7f4 fb9d 	bl	8000b68 <__aeabi_d2iz>
 800c42e:	4680      	mov	r8, r0
 800c430:	f7f4 f880 	bl	8000534 <__aeabi_i2d>
 800c434:	2200      	movs	r2, #0
 800c436:	4b90      	ldr	r3, [pc, #576]	; (800c678 <__kernel_rem_pio2+0x678>)
 800c438:	f7f4 f8e6 	bl	8000608 <__aeabi_dmul>
 800c43c:	460b      	mov	r3, r1
 800c43e:	4602      	mov	r2, r0
 800c440:	4639      	mov	r1, r7
 800c442:	4630      	mov	r0, r6
 800c444:	f7f3 ff28 	bl	8000298 <__aeabi_dsub>
 800c448:	f7f4 fb8e 	bl	8000b68 <__aeabi_d2iz>
 800c44c:	1c65      	adds	r5, r4, #1
 800c44e:	ab0e      	add	r3, sp, #56	; 0x38
 800c450:	f10a 0a18 	add.w	sl, sl, #24
 800c454:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c458:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800c45c:	e719      	b.n	800c292 <__kernel_rem_pio2+0x292>
 800c45e:	4630      	mov	r0, r6
 800c460:	4639      	mov	r1, r7
 800c462:	f7f4 fb81 	bl	8000b68 <__aeabi_d2iz>
 800c466:	ab0e      	add	r3, sp, #56	; 0x38
 800c468:	4625      	mov	r5, r4
 800c46a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c46e:	e710      	b.n	800c292 <__kernel_rem_pio2+0x292>
 800c470:	ab0e      	add	r3, sp, #56	; 0x38
 800c472:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800c476:	f7f4 f85d 	bl	8000534 <__aeabi_i2d>
 800c47a:	4642      	mov	r2, r8
 800c47c:	464b      	mov	r3, r9
 800c47e:	f7f4 f8c3 	bl	8000608 <__aeabi_dmul>
 800c482:	2200      	movs	r2, #0
 800c484:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800c488:	4b7c      	ldr	r3, [pc, #496]	; (800c67c <__kernel_rem_pio2+0x67c>)
 800c48a:	4640      	mov	r0, r8
 800c48c:	4649      	mov	r1, r9
 800c48e:	f7f4 f8bb 	bl	8000608 <__aeabi_dmul>
 800c492:	3f01      	subs	r7, #1
 800c494:	4680      	mov	r8, r0
 800c496:	4689      	mov	r9, r1
 800c498:	e708      	b.n	800c2ac <__kernel_rem_pio2+0x2ac>
 800c49a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800c49e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4a2:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800c4a6:	f7f4 f8af 	bl	8000608 <__aeabi_dmul>
 800c4aa:	4602      	mov	r2, r0
 800c4ac:	460b      	mov	r3, r1
 800c4ae:	4640      	mov	r0, r8
 800c4b0:	4649      	mov	r1, r9
 800c4b2:	f7f3 fef3 	bl	800029c <__adddf3>
 800c4b6:	3701      	adds	r7, #1
 800c4b8:	4680      	mov	r8, r0
 800c4ba:	4689      	mov	r9, r1
 800c4bc:	9b04      	ldr	r3, [sp, #16]
 800c4be:	429f      	cmp	r7, r3
 800c4c0:	dc01      	bgt.n	800c4c6 <__kernel_rem_pio2+0x4c6>
 800c4c2:	45ba      	cmp	sl, r7
 800c4c4:	dae9      	bge.n	800c49a <__kernel_rem_pio2+0x49a>
 800c4c6:	ab4a      	add	r3, sp, #296	; 0x128
 800c4c8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c4cc:	e9c3 8900 	strd	r8, r9, [r3]
 800c4d0:	f10a 0a01 	add.w	sl, sl, #1
 800c4d4:	3e08      	subs	r6, #8
 800c4d6:	e6f0      	b.n	800c2ba <__kernel_rem_pio2+0x2ba>
 800c4d8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800c4da:	2b03      	cmp	r3, #3
 800c4dc:	d85b      	bhi.n	800c596 <__kernel_rem_pio2+0x596>
 800c4de:	e8df f003 	tbb	[pc, r3]
 800c4e2:	264a      	.short	0x264a
 800c4e4:	0226      	.short	0x0226
 800c4e6:	ab9a      	add	r3, sp, #616	; 0x268
 800c4e8:	441c      	add	r4, r3
 800c4ea:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800c4ee:	46a2      	mov	sl, r4
 800c4f0:	46ab      	mov	fp, r5
 800c4f2:	f1bb 0f00 	cmp.w	fp, #0
 800c4f6:	dc6c      	bgt.n	800c5d2 <__kernel_rem_pio2+0x5d2>
 800c4f8:	46a2      	mov	sl, r4
 800c4fa:	46ab      	mov	fp, r5
 800c4fc:	f1bb 0f01 	cmp.w	fp, #1
 800c500:	f300 8086 	bgt.w	800c610 <__kernel_rem_pio2+0x610>
 800c504:	2000      	movs	r0, #0
 800c506:	2100      	movs	r1, #0
 800c508:	2d01      	cmp	r5, #1
 800c50a:	f300 80a0 	bgt.w	800c64e <__kernel_rem_pio2+0x64e>
 800c50e:	9b02      	ldr	r3, [sp, #8]
 800c510:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800c514:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800c518:	2b00      	cmp	r3, #0
 800c51a:	f040 809e 	bne.w	800c65a <__kernel_rem_pio2+0x65a>
 800c51e:	9b01      	ldr	r3, [sp, #4]
 800c520:	e9c3 7800 	strd	r7, r8, [r3]
 800c524:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800c528:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c52c:	e033      	b.n	800c596 <__kernel_rem_pio2+0x596>
 800c52e:	3408      	adds	r4, #8
 800c530:	ab4a      	add	r3, sp, #296	; 0x128
 800c532:	441c      	add	r4, r3
 800c534:	462e      	mov	r6, r5
 800c536:	2000      	movs	r0, #0
 800c538:	2100      	movs	r1, #0
 800c53a:	2e00      	cmp	r6, #0
 800c53c:	da3a      	bge.n	800c5b4 <__kernel_rem_pio2+0x5b4>
 800c53e:	9b02      	ldr	r3, [sp, #8]
 800c540:	2b00      	cmp	r3, #0
 800c542:	d03d      	beq.n	800c5c0 <__kernel_rem_pio2+0x5c0>
 800c544:	4602      	mov	r2, r0
 800c546:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c54a:	9c01      	ldr	r4, [sp, #4]
 800c54c:	e9c4 2300 	strd	r2, r3, [r4]
 800c550:	4602      	mov	r2, r0
 800c552:	460b      	mov	r3, r1
 800c554:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800c558:	f7f3 fe9e 	bl	8000298 <__aeabi_dsub>
 800c55c:	ae4c      	add	r6, sp, #304	; 0x130
 800c55e:	2401      	movs	r4, #1
 800c560:	42a5      	cmp	r5, r4
 800c562:	da30      	bge.n	800c5c6 <__kernel_rem_pio2+0x5c6>
 800c564:	9b02      	ldr	r3, [sp, #8]
 800c566:	b113      	cbz	r3, 800c56e <__kernel_rem_pio2+0x56e>
 800c568:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c56c:	4619      	mov	r1, r3
 800c56e:	9b01      	ldr	r3, [sp, #4]
 800c570:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c574:	e00f      	b.n	800c596 <__kernel_rem_pio2+0x596>
 800c576:	ab9a      	add	r3, sp, #616	; 0x268
 800c578:	441c      	add	r4, r3
 800c57a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800c57e:	2000      	movs	r0, #0
 800c580:	2100      	movs	r1, #0
 800c582:	2d00      	cmp	r5, #0
 800c584:	da10      	bge.n	800c5a8 <__kernel_rem_pio2+0x5a8>
 800c586:	9b02      	ldr	r3, [sp, #8]
 800c588:	b113      	cbz	r3, 800c590 <__kernel_rem_pio2+0x590>
 800c58a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c58e:	4619      	mov	r1, r3
 800c590:	9b01      	ldr	r3, [sp, #4]
 800c592:	e9c3 0100 	strd	r0, r1, [r3]
 800c596:	9b06      	ldr	r3, [sp, #24]
 800c598:	f003 0007 	and.w	r0, r3, #7
 800c59c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800c5a0:	ecbd 8b02 	vpop	{d8}
 800c5a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5a8:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c5ac:	f7f3 fe76 	bl	800029c <__adddf3>
 800c5b0:	3d01      	subs	r5, #1
 800c5b2:	e7e6      	b.n	800c582 <__kernel_rem_pio2+0x582>
 800c5b4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c5b8:	f7f3 fe70 	bl	800029c <__adddf3>
 800c5bc:	3e01      	subs	r6, #1
 800c5be:	e7bc      	b.n	800c53a <__kernel_rem_pio2+0x53a>
 800c5c0:	4602      	mov	r2, r0
 800c5c2:	460b      	mov	r3, r1
 800c5c4:	e7c1      	b.n	800c54a <__kernel_rem_pio2+0x54a>
 800c5c6:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800c5ca:	f7f3 fe67 	bl	800029c <__adddf3>
 800c5ce:	3401      	adds	r4, #1
 800c5d0:	e7c6      	b.n	800c560 <__kernel_rem_pio2+0x560>
 800c5d2:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800c5d6:	ed3a 7b02 	vldmdb	sl!, {d7}
 800c5da:	4640      	mov	r0, r8
 800c5dc:	ec53 2b17 	vmov	r2, r3, d7
 800c5e0:	4649      	mov	r1, r9
 800c5e2:	ed8d 7b04 	vstr	d7, [sp, #16]
 800c5e6:	f7f3 fe59 	bl	800029c <__adddf3>
 800c5ea:	4602      	mov	r2, r0
 800c5ec:	460b      	mov	r3, r1
 800c5ee:	4606      	mov	r6, r0
 800c5f0:	460f      	mov	r7, r1
 800c5f2:	4640      	mov	r0, r8
 800c5f4:	4649      	mov	r1, r9
 800c5f6:	f7f3 fe4f 	bl	8000298 <__aeabi_dsub>
 800c5fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5fe:	f7f3 fe4d 	bl	800029c <__adddf3>
 800c602:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c606:	e9ca 0100 	strd	r0, r1, [sl]
 800c60a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800c60e:	e770      	b.n	800c4f2 <__kernel_rem_pio2+0x4f2>
 800c610:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800c614:	ed3a 7b02 	vldmdb	sl!, {d7}
 800c618:	4630      	mov	r0, r6
 800c61a:	ec53 2b17 	vmov	r2, r3, d7
 800c61e:	4639      	mov	r1, r7
 800c620:	ed8d 7b04 	vstr	d7, [sp, #16]
 800c624:	f7f3 fe3a 	bl	800029c <__adddf3>
 800c628:	4602      	mov	r2, r0
 800c62a:	460b      	mov	r3, r1
 800c62c:	4680      	mov	r8, r0
 800c62e:	4689      	mov	r9, r1
 800c630:	4630      	mov	r0, r6
 800c632:	4639      	mov	r1, r7
 800c634:	f7f3 fe30 	bl	8000298 <__aeabi_dsub>
 800c638:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c63c:	f7f3 fe2e 	bl	800029c <__adddf3>
 800c640:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c644:	e9ca 0100 	strd	r0, r1, [sl]
 800c648:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800c64c:	e756      	b.n	800c4fc <__kernel_rem_pio2+0x4fc>
 800c64e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c652:	f7f3 fe23 	bl	800029c <__adddf3>
 800c656:	3d01      	subs	r5, #1
 800c658:	e756      	b.n	800c508 <__kernel_rem_pio2+0x508>
 800c65a:	9b01      	ldr	r3, [sp, #4]
 800c65c:	9a01      	ldr	r2, [sp, #4]
 800c65e:	601f      	str	r7, [r3, #0]
 800c660:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800c664:	605c      	str	r4, [r3, #4]
 800c666:	609d      	str	r5, [r3, #8]
 800c668:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c66c:	60d3      	str	r3, [r2, #12]
 800c66e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c672:	6110      	str	r0, [r2, #16]
 800c674:	6153      	str	r3, [r2, #20]
 800c676:	e78e      	b.n	800c596 <__kernel_rem_pio2+0x596>
 800c678:	41700000 	.word	0x41700000
 800c67c:	3e700000 	.word	0x3e700000

0800c680 <__kernel_sin>:
 800c680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c684:	ec55 4b10 	vmov	r4, r5, d0
 800c688:	b085      	sub	sp, #20
 800c68a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c68e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c692:	ed8d 1b00 	vstr	d1, [sp]
 800c696:	9002      	str	r0, [sp, #8]
 800c698:	da06      	bge.n	800c6a8 <__kernel_sin+0x28>
 800c69a:	ee10 0a10 	vmov	r0, s0
 800c69e:	4629      	mov	r1, r5
 800c6a0:	f7f4 fa62 	bl	8000b68 <__aeabi_d2iz>
 800c6a4:	2800      	cmp	r0, #0
 800c6a6:	d051      	beq.n	800c74c <__kernel_sin+0xcc>
 800c6a8:	4622      	mov	r2, r4
 800c6aa:	462b      	mov	r3, r5
 800c6ac:	4620      	mov	r0, r4
 800c6ae:	4629      	mov	r1, r5
 800c6b0:	f7f3 ffaa 	bl	8000608 <__aeabi_dmul>
 800c6b4:	4682      	mov	sl, r0
 800c6b6:	468b      	mov	fp, r1
 800c6b8:	4602      	mov	r2, r0
 800c6ba:	460b      	mov	r3, r1
 800c6bc:	4620      	mov	r0, r4
 800c6be:	4629      	mov	r1, r5
 800c6c0:	f7f3 ffa2 	bl	8000608 <__aeabi_dmul>
 800c6c4:	a341      	add	r3, pc, #260	; (adr r3, 800c7cc <__kernel_sin+0x14c>)
 800c6c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ca:	4680      	mov	r8, r0
 800c6cc:	4689      	mov	r9, r1
 800c6ce:	4650      	mov	r0, sl
 800c6d0:	4659      	mov	r1, fp
 800c6d2:	f7f3 ff99 	bl	8000608 <__aeabi_dmul>
 800c6d6:	a33f      	add	r3, pc, #252	; (adr r3, 800c7d4 <__kernel_sin+0x154>)
 800c6d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6dc:	f7f3 fddc 	bl	8000298 <__aeabi_dsub>
 800c6e0:	4652      	mov	r2, sl
 800c6e2:	465b      	mov	r3, fp
 800c6e4:	f7f3 ff90 	bl	8000608 <__aeabi_dmul>
 800c6e8:	a33c      	add	r3, pc, #240	; (adr r3, 800c7dc <__kernel_sin+0x15c>)
 800c6ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ee:	f7f3 fdd5 	bl	800029c <__adddf3>
 800c6f2:	4652      	mov	r2, sl
 800c6f4:	465b      	mov	r3, fp
 800c6f6:	f7f3 ff87 	bl	8000608 <__aeabi_dmul>
 800c6fa:	a33a      	add	r3, pc, #232	; (adr r3, 800c7e4 <__kernel_sin+0x164>)
 800c6fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c700:	f7f3 fdca 	bl	8000298 <__aeabi_dsub>
 800c704:	4652      	mov	r2, sl
 800c706:	465b      	mov	r3, fp
 800c708:	f7f3 ff7e 	bl	8000608 <__aeabi_dmul>
 800c70c:	a337      	add	r3, pc, #220	; (adr r3, 800c7ec <__kernel_sin+0x16c>)
 800c70e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c712:	f7f3 fdc3 	bl	800029c <__adddf3>
 800c716:	9b02      	ldr	r3, [sp, #8]
 800c718:	4606      	mov	r6, r0
 800c71a:	460f      	mov	r7, r1
 800c71c:	b9db      	cbnz	r3, 800c756 <__kernel_sin+0xd6>
 800c71e:	4602      	mov	r2, r0
 800c720:	460b      	mov	r3, r1
 800c722:	4650      	mov	r0, sl
 800c724:	4659      	mov	r1, fp
 800c726:	f7f3 ff6f 	bl	8000608 <__aeabi_dmul>
 800c72a:	a325      	add	r3, pc, #148	; (adr r3, 800c7c0 <__kernel_sin+0x140>)
 800c72c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c730:	f7f3 fdb2 	bl	8000298 <__aeabi_dsub>
 800c734:	4642      	mov	r2, r8
 800c736:	464b      	mov	r3, r9
 800c738:	f7f3 ff66 	bl	8000608 <__aeabi_dmul>
 800c73c:	4602      	mov	r2, r0
 800c73e:	460b      	mov	r3, r1
 800c740:	4620      	mov	r0, r4
 800c742:	4629      	mov	r1, r5
 800c744:	f7f3 fdaa 	bl	800029c <__adddf3>
 800c748:	4604      	mov	r4, r0
 800c74a:	460d      	mov	r5, r1
 800c74c:	ec45 4b10 	vmov	d0, r4, r5
 800c750:	b005      	add	sp, #20
 800c752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c756:	2200      	movs	r2, #0
 800c758:	4b1b      	ldr	r3, [pc, #108]	; (800c7c8 <__kernel_sin+0x148>)
 800c75a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c75e:	f7f3 ff53 	bl	8000608 <__aeabi_dmul>
 800c762:	4632      	mov	r2, r6
 800c764:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c768:	463b      	mov	r3, r7
 800c76a:	4640      	mov	r0, r8
 800c76c:	4649      	mov	r1, r9
 800c76e:	f7f3 ff4b 	bl	8000608 <__aeabi_dmul>
 800c772:	4602      	mov	r2, r0
 800c774:	460b      	mov	r3, r1
 800c776:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c77a:	f7f3 fd8d 	bl	8000298 <__aeabi_dsub>
 800c77e:	4652      	mov	r2, sl
 800c780:	465b      	mov	r3, fp
 800c782:	f7f3 ff41 	bl	8000608 <__aeabi_dmul>
 800c786:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c78a:	f7f3 fd85 	bl	8000298 <__aeabi_dsub>
 800c78e:	a30c      	add	r3, pc, #48	; (adr r3, 800c7c0 <__kernel_sin+0x140>)
 800c790:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c794:	4606      	mov	r6, r0
 800c796:	460f      	mov	r7, r1
 800c798:	4640      	mov	r0, r8
 800c79a:	4649      	mov	r1, r9
 800c79c:	f7f3 ff34 	bl	8000608 <__aeabi_dmul>
 800c7a0:	4602      	mov	r2, r0
 800c7a2:	460b      	mov	r3, r1
 800c7a4:	4630      	mov	r0, r6
 800c7a6:	4639      	mov	r1, r7
 800c7a8:	f7f3 fd78 	bl	800029c <__adddf3>
 800c7ac:	4602      	mov	r2, r0
 800c7ae:	460b      	mov	r3, r1
 800c7b0:	4620      	mov	r0, r4
 800c7b2:	4629      	mov	r1, r5
 800c7b4:	f7f3 fd70 	bl	8000298 <__aeabi_dsub>
 800c7b8:	e7c6      	b.n	800c748 <__kernel_sin+0xc8>
 800c7ba:	bf00      	nop
 800c7bc:	f3af 8000 	nop.w
 800c7c0:	55555549 	.word	0x55555549
 800c7c4:	3fc55555 	.word	0x3fc55555
 800c7c8:	3fe00000 	.word	0x3fe00000
 800c7cc:	5acfd57c 	.word	0x5acfd57c
 800c7d0:	3de5d93a 	.word	0x3de5d93a
 800c7d4:	8a2b9ceb 	.word	0x8a2b9ceb
 800c7d8:	3e5ae5e6 	.word	0x3e5ae5e6
 800c7dc:	57b1fe7d 	.word	0x57b1fe7d
 800c7e0:	3ec71de3 	.word	0x3ec71de3
 800c7e4:	19c161d5 	.word	0x19c161d5
 800c7e8:	3f2a01a0 	.word	0x3f2a01a0
 800c7ec:	1110f8a6 	.word	0x1110f8a6
 800c7f0:	3f811111 	.word	0x3f811111
 800c7f4:	00000000 	.word	0x00000000

0800c7f8 <__kernel_tan>:
 800c7f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7fc:	ec5b ab10 	vmov	sl, fp, d0
 800c800:	4bbf      	ldr	r3, [pc, #764]	; (800cb00 <__kernel_tan+0x308>)
 800c802:	b089      	sub	sp, #36	; 0x24
 800c804:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800c808:	429f      	cmp	r7, r3
 800c80a:	ec59 8b11 	vmov	r8, r9, d1
 800c80e:	4606      	mov	r6, r0
 800c810:	f8cd b008 	str.w	fp, [sp, #8]
 800c814:	dc22      	bgt.n	800c85c <__kernel_tan+0x64>
 800c816:	ee10 0a10 	vmov	r0, s0
 800c81a:	4659      	mov	r1, fp
 800c81c:	f7f4 f9a4 	bl	8000b68 <__aeabi_d2iz>
 800c820:	2800      	cmp	r0, #0
 800c822:	d145      	bne.n	800c8b0 <__kernel_tan+0xb8>
 800c824:	1c73      	adds	r3, r6, #1
 800c826:	4652      	mov	r2, sl
 800c828:	4313      	orrs	r3, r2
 800c82a:	433b      	orrs	r3, r7
 800c82c:	d110      	bne.n	800c850 <__kernel_tan+0x58>
 800c82e:	ec4b ab10 	vmov	d0, sl, fp
 800c832:	f7fe ff99 	bl	800b768 <fabs>
 800c836:	49b3      	ldr	r1, [pc, #716]	; (800cb04 <__kernel_tan+0x30c>)
 800c838:	ec53 2b10 	vmov	r2, r3, d0
 800c83c:	2000      	movs	r0, #0
 800c83e:	f7f4 f80d 	bl	800085c <__aeabi_ddiv>
 800c842:	4682      	mov	sl, r0
 800c844:	468b      	mov	fp, r1
 800c846:	ec4b ab10 	vmov	d0, sl, fp
 800c84a:	b009      	add	sp, #36	; 0x24
 800c84c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c850:	2e01      	cmp	r6, #1
 800c852:	d0f8      	beq.n	800c846 <__kernel_tan+0x4e>
 800c854:	465b      	mov	r3, fp
 800c856:	2000      	movs	r0, #0
 800c858:	49ab      	ldr	r1, [pc, #684]	; (800cb08 <__kernel_tan+0x310>)
 800c85a:	e7f0      	b.n	800c83e <__kernel_tan+0x46>
 800c85c:	4bab      	ldr	r3, [pc, #684]	; (800cb0c <__kernel_tan+0x314>)
 800c85e:	429f      	cmp	r7, r3
 800c860:	dd26      	ble.n	800c8b0 <__kernel_tan+0xb8>
 800c862:	9b02      	ldr	r3, [sp, #8]
 800c864:	2b00      	cmp	r3, #0
 800c866:	da09      	bge.n	800c87c <__kernel_tan+0x84>
 800c868:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c86c:	469b      	mov	fp, r3
 800c86e:	ee10 aa10 	vmov	sl, s0
 800c872:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c876:	ee11 8a10 	vmov	r8, s2
 800c87a:	4699      	mov	r9, r3
 800c87c:	4652      	mov	r2, sl
 800c87e:	465b      	mov	r3, fp
 800c880:	a181      	add	r1, pc, #516	; (adr r1, 800ca88 <__kernel_tan+0x290>)
 800c882:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c886:	f7f3 fd07 	bl	8000298 <__aeabi_dsub>
 800c88a:	4642      	mov	r2, r8
 800c88c:	464b      	mov	r3, r9
 800c88e:	4604      	mov	r4, r0
 800c890:	460d      	mov	r5, r1
 800c892:	a17f      	add	r1, pc, #508	; (adr r1, 800ca90 <__kernel_tan+0x298>)
 800c894:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c898:	f7f3 fcfe 	bl	8000298 <__aeabi_dsub>
 800c89c:	4622      	mov	r2, r4
 800c89e:	462b      	mov	r3, r5
 800c8a0:	f7f3 fcfc 	bl	800029c <__adddf3>
 800c8a4:	f04f 0800 	mov.w	r8, #0
 800c8a8:	4682      	mov	sl, r0
 800c8aa:	468b      	mov	fp, r1
 800c8ac:	f04f 0900 	mov.w	r9, #0
 800c8b0:	4652      	mov	r2, sl
 800c8b2:	465b      	mov	r3, fp
 800c8b4:	4650      	mov	r0, sl
 800c8b6:	4659      	mov	r1, fp
 800c8b8:	f7f3 fea6 	bl	8000608 <__aeabi_dmul>
 800c8bc:	4602      	mov	r2, r0
 800c8be:	460b      	mov	r3, r1
 800c8c0:	e9cd 0100 	strd	r0, r1, [sp]
 800c8c4:	f7f3 fea0 	bl	8000608 <__aeabi_dmul>
 800c8c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c8cc:	4604      	mov	r4, r0
 800c8ce:	460d      	mov	r5, r1
 800c8d0:	4650      	mov	r0, sl
 800c8d2:	4659      	mov	r1, fp
 800c8d4:	f7f3 fe98 	bl	8000608 <__aeabi_dmul>
 800c8d8:	a36f      	add	r3, pc, #444	; (adr r3, 800ca98 <__kernel_tan+0x2a0>)
 800c8da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c8e2:	4620      	mov	r0, r4
 800c8e4:	4629      	mov	r1, r5
 800c8e6:	f7f3 fe8f 	bl	8000608 <__aeabi_dmul>
 800c8ea:	a36d      	add	r3, pc, #436	; (adr r3, 800caa0 <__kernel_tan+0x2a8>)
 800c8ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8f0:	f7f3 fcd4 	bl	800029c <__adddf3>
 800c8f4:	4622      	mov	r2, r4
 800c8f6:	462b      	mov	r3, r5
 800c8f8:	f7f3 fe86 	bl	8000608 <__aeabi_dmul>
 800c8fc:	a36a      	add	r3, pc, #424	; (adr r3, 800caa8 <__kernel_tan+0x2b0>)
 800c8fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c902:	f7f3 fccb 	bl	800029c <__adddf3>
 800c906:	4622      	mov	r2, r4
 800c908:	462b      	mov	r3, r5
 800c90a:	f7f3 fe7d 	bl	8000608 <__aeabi_dmul>
 800c90e:	a368      	add	r3, pc, #416	; (adr r3, 800cab0 <__kernel_tan+0x2b8>)
 800c910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c914:	f7f3 fcc2 	bl	800029c <__adddf3>
 800c918:	4622      	mov	r2, r4
 800c91a:	462b      	mov	r3, r5
 800c91c:	f7f3 fe74 	bl	8000608 <__aeabi_dmul>
 800c920:	a365      	add	r3, pc, #404	; (adr r3, 800cab8 <__kernel_tan+0x2c0>)
 800c922:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c926:	f7f3 fcb9 	bl	800029c <__adddf3>
 800c92a:	4622      	mov	r2, r4
 800c92c:	462b      	mov	r3, r5
 800c92e:	f7f3 fe6b 	bl	8000608 <__aeabi_dmul>
 800c932:	a363      	add	r3, pc, #396	; (adr r3, 800cac0 <__kernel_tan+0x2c8>)
 800c934:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c938:	f7f3 fcb0 	bl	800029c <__adddf3>
 800c93c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c940:	f7f3 fe62 	bl	8000608 <__aeabi_dmul>
 800c944:	a360      	add	r3, pc, #384	; (adr r3, 800cac8 <__kernel_tan+0x2d0>)
 800c946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c94a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c94e:	4620      	mov	r0, r4
 800c950:	4629      	mov	r1, r5
 800c952:	f7f3 fe59 	bl	8000608 <__aeabi_dmul>
 800c956:	a35e      	add	r3, pc, #376	; (adr r3, 800cad0 <__kernel_tan+0x2d8>)
 800c958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c95c:	f7f3 fc9e 	bl	800029c <__adddf3>
 800c960:	4622      	mov	r2, r4
 800c962:	462b      	mov	r3, r5
 800c964:	f7f3 fe50 	bl	8000608 <__aeabi_dmul>
 800c968:	a35b      	add	r3, pc, #364	; (adr r3, 800cad8 <__kernel_tan+0x2e0>)
 800c96a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c96e:	f7f3 fc95 	bl	800029c <__adddf3>
 800c972:	4622      	mov	r2, r4
 800c974:	462b      	mov	r3, r5
 800c976:	f7f3 fe47 	bl	8000608 <__aeabi_dmul>
 800c97a:	a359      	add	r3, pc, #356	; (adr r3, 800cae0 <__kernel_tan+0x2e8>)
 800c97c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c980:	f7f3 fc8c 	bl	800029c <__adddf3>
 800c984:	4622      	mov	r2, r4
 800c986:	462b      	mov	r3, r5
 800c988:	f7f3 fe3e 	bl	8000608 <__aeabi_dmul>
 800c98c:	a356      	add	r3, pc, #344	; (adr r3, 800cae8 <__kernel_tan+0x2f0>)
 800c98e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c992:	f7f3 fc83 	bl	800029c <__adddf3>
 800c996:	4622      	mov	r2, r4
 800c998:	462b      	mov	r3, r5
 800c99a:	f7f3 fe35 	bl	8000608 <__aeabi_dmul>
 800c99e:	a354      	add	r3, pc, #336	; (adr r3, 800caf0 <__kernel_tan+0x2f8>)
 800c9a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9a4:	f7f3 fc7a 	bl	800029c <__adddf3>
 800c9a8:	4602      	mov	r2, r0
 800c9aa:	460b      	mov	r3, r1
 800c9ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c9b0:	f7f3 fc74 	bl	800029c <__adddf3>
 800c9b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c9b8:	f7f3 fe26 	bl	8000608 <__aeabi_dmul>
 800c9bc:	4642      	mov	r2, r8
 800c9be:	464b      	mov	r3, r9
 800c9c0:	f7f3 fc6c 	bl	800029c <__adddf3>
 800c9c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c9c8:	f7f3 fe1e 	bl	8000608 <__aeabi_dmul>
 800c9cc:	4642      	mov	r2, r8
 800c9ce:	464b      	mov	r3, r9
 800c9d0:	f7f3 fc64 	bl	800029c <__adddf3>
 800c9d4:	a348      	add	r3, pc, #288	; (adr r3, 800caf8 <__kernel_tan+0x300>)
 800c9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9da:	4604      	mov	r4, r0
 800c9dc:	460d      	mov	r5, r1
 800c9de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c9e2:	f7f3 fe11 	bl	8000608 <__aeabi_dmul>
 800c9e6:	4622      	mov	r2, r4
 800c9e8:	462b      	mov	r3, r5
 800c9ea:	f7f3 fc57 	bl	800029c <__adddf3>
 800c9ee:	e9cd 0100 	strd	r0, r1, [sp]
 800c9f2:	460b      	mov	r3, r1
 800c9f4:	4602      	mov	r2, r0
 800c9f6:	4659      	mov	r1, fp
 800c9f8:	4650      	mov	r0, sl
 800c9fa:	f7f3 fc4f 	bl	800029c <__adddf3>
 800c9fe:	4b43      	ldr	r3, [pc, #268]	; (800cb0c <__kernel_tan+0x314>)
 800ca00:	429f      	cmp	r7, r3
 800ca02:	4604      	mov	r4, r0
 800ca04:	460d      	mov	r5, r1
 800ca06:	f340 8083 	ble.w	800cb10 <__kernel_tan+0x318>
 800ca0a:	4630      	mov	r0, r6
 800ca0c:	f7f3 fd92 	bl	8000534 <__aeabi_i2d>
 800ca10:	4622      	mov	r2, r4
 800ca12:	4680      	mov	r8, r0
 800ca14:	4689      	mov	r9, r1
 800ca16:	462b      	mov	r3, r5
 800ca18:	4620      	mov	r0, r4
 800ca1a:	4629      	mov	r1, r5
 800ca1c:	f7f3 fdf4 	bl	8000608 <__aeabi_dmul>
 800ca20:	4642      	mov	r2, r8
 800ca22:	4606      	mov	r6, r0
 800ca24:	460f      	mov	r7, r1
 800ca26:	464b      	mov	r3, r9
 800ca28:	4620      	mov	r0, r4
 800ca2a:	4629      	mov	r1, r5
 800ca2c:	f7f3 fc36 	bl	800029c <__adddf3>
 800ca30:	4602      	mov	r2, r0
 800ca32:	460b      	mov	r3, r1
 800ca34:	4630      	mov	r0, r6
 800ca36:	4639      	mov	r1, r7
 800ca38:	f7f3 ff10 	bl	800085c <__aeabi_ddiv>
 800ca3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ca40:	f7f3 fc2a 	bl	8000298 <__aeabi_dsub>
 800ca44:	4602      	mov	r2, r0
 800ca46:	460b      	mov	r3, r1
 800ca48:	4650      	mov	r0, sl
 800ca4a:	4659      	mov	r1, fp
 800ca4c:	f7f3 fc24 	bl	8000298 <__aeabi_dsub>
 800ca50:	4602      	mov	r2, r0
 800ca52:	460b      	mov	r3, r1
 800ca54:	f7f3 fc22 	bl	800029c <__adddf3>
 800ca58:	4602      	mov	r2, r0
 800ca5a:	460b      	mov	r3, r1
 800ca5c:	4640      	mov	r0, r8
 800ca5e:	4649      	mov	r1, r9
 800ca60:	f7f3 fc1a 	bl	8000298 <__aeabi_dsub>
 800ca64:	9b02      	ldr	r3, [sp, #8]
 800ca66:	4604      	mov	r4, r0
 800ca68:	1798      	asrs	r0, r3, #30
 800ca6a:	f000 0002 	and.w	r0, r0, #2
 800ca6e:	f1c0 0001 	rsb	r0, r0, #1
 800ca72:	460d      	mov	r5, r1
 800ca74:	f7f3 fd5e 	bl	8000534 <__aeabi_i2d>
 800ca78:	4602      	mov	r2, r0
 800ca7a:	460b      	mov	r3, r1
 800ca7c:	4620      	mov	r0, r4
 800ca7e:	4629      	mov	r1, r5
 800ca80:	f7f3 fdc2 	bl	8000608 <__aeabi_dmul>
 800ca84:	e6dd      	b.n	800c842 <__kernel_tan+0x4a>
 800ca86:	bf00      	nop
 800ca88:	54442d18 	.word	0x54442d18
 800ca8c:	3fe921fb 	.word	0x3fe921fb
 800ca90:	33145c07 	.word	0x33145c07
 800ca94:	3c81a626 	.word	0x3c81a626
 800ca98:	74bf7ad4 	.word	0x74bf7ad4
 800ca9c:	3efb2a70 	.word	0x3efb2a70
 800caa0:	32f0a7e9 	.word	0x32f0a7e9
 800caa4:	3f12b80f 	.word	0x3f12b80f
 800caa8:	1a8d1068 	.word	0x1a8d1068
 800caac:	3f3026f7 	.word	0x3f3026f7
 800cab0:	fee08315 	.word	0xfee08315
 800cab4:	3f57dbc8 	.word	0x3f57dbc8
 800cab8:	e96e8493 	.word	0xe96e8493
 800cabc:	3f8226e3 	.word	0x3f8226e3
 800cac0:	1bb341fe 	.word	0x1bb341fe
 800cac4:	3faba1ba 	.word	0x3faba1ba
 800cac8:	db605373 	.word	0xdb605373
 800cacc:	bef375cb 	.word	0xbef375cb
 800cad0:	a03792a6 	.word	0xa03792a6
 800cad4:	3f147e88 	.word	0x3f147e88
 800cad8:	f2f26501 	.word	0xf2f26501
 800cadc:	3f4344d8 	.word	0x3f4344d8
 800cae0:	c9560328 	.word	0xc9560328
 800cae4:	3f6d6d22 	.word	0x3f6d6d22
 800cae8:	8406d637 	.word	0x8406d637
 800caec:	3f9664f4 	.word	0x3f9664f4
 800caf0:	1110fe7a 	.word	0x1110fe7a
 800caf4:	3fc11111 	.word	0x3fc11111
 800caf8:	55555563 	.word	0x55555563
 800cafc:	3fd55555 	.word	0x3fd55555
 800cb00:	3e2fffff 	.word	0x3e2fffff
 800cb04:	3ff00000 	.word	0x3ff00000
 800cb08:	bff00000 	.word	0xbff00000
 800cb0c:	3fe59427 	.word	0x3fe59427
 800cb10:	2e01      	cmp	r6, #1
 800cb12:	d036      	beq.n	800cb82 <__kernel_tan+0x38a>
 800cb14:	460f      	mov	r7, r1
 800cb16:	4602      	mov	r2, r0
 800cb18:	460b      	mov	r3, r1
 800cb1a:	2000      	movs	r0, #0
 800cb1c:	491a      	ldr	r1, [pc, #104]	; (800cb88 <__kernel_tan+0x390>)
 800cb1e:	f7f3 fe9d 	bl	800085c <__aeabi_ddiv>
 800cb22:	2600      	movs	r6, #0
 800cb24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cb28:	4652      	mov	r2, sl
 800cb2a:	465b      	mov	r3, fp
 800cb2c:	4630      	mov	r0, r6
 800cb2e:	4639      	mov	r1, r7
 800cb30:	f7f3 fbb2 	bl	8000298 <__aeabi_dsub>
 800cb34:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800cb38:	4602      	mov	r2, r0
 800cb3a:	460b      	mov	r3, r1
 800cb3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cb40:	f7f3 fbaa 	bl	8000298 <__aeabi_dsub>
 800cb44:	4632      	mov	r2, r6
 800cb46:	462b      	mov	r3, r5
 800cb48:	f7f3 fd5e 	bl	8000608 <__aeabi_dmul>
 800cb4c:	4632      	mov	r2, r6
 800cb4e:	4682      	mov	sl, r0
 800cb50:	468b      	mov	fp, r1
 800cb52:	462b      	mov	r3, r5
 800cb54:	4630      	mov	r0, r6
 800cb56:	4639      	mov	r1, r7
 800cb58:	f7f3 fd56 	bl	8000608 <__aeabi_dmul>
 800cb5c:	2200      	movs	r2, #0
 800cb5e:	4b0b      	ldr	r3, [pc, #44]	; (800cb8c <__kernel_tan+0x394>)
 800cb60:	f7f3 fb9c 	bl	800029c <__adddf3>
 800cb64:	4602      	mov	r2, r0
 800cb66:	460b      	mov	r3, r1
 800cb68:	4650      	mov	r0, sl
 800cb6a:	4659      	mov	r1, fp
 800cb6c:	f7f3 fb96 	bl	800029c <__adddf3>
 800cb70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cb74:	f7f3 fd48 	bl	8000608 <__aeabi_dmul>
 800cb78:	4632      	mov	r2, r6
 800cb7a:	462b      	mov	r3, r5
 800cb7c:	f7f3 fb8e 	bl	800029c <__adddf3>
 800cb80:	e65f      	b.n	800c842 <__kernel_tan+0x4a>
 800cb82:	4682      	mov	sl, r0
 800cb84:	468b      	mov	fp, r1
 800cb86:	e65e      	b.n	800c846 <__kernel_tan+0x4e>
 800cb88:	bff00000 	.word	0xbff00000
 800cb8c:	3ff00000 	.word	0x3ff00000

0800cb90 <floor>:
 800cb90:	ec51 0b10 	vmov	r0, r1, d0
 800cb94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb98:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800cb9c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800cba0:	2e13      	cmp	r6, #19
 800cba2:	460c      	mov	r4, r1
 800cba4:	ee10 5a10 	vmov	r5, s0
 800cba8:	4680      	mov	r8, r0
 800cbaa:	dc34      	bgt.n	800cc16 <floor+0x86>
 800cbac:	2e00      	cmp	r6, #0
 800cbae:	da16      	bge.n	800cbde <floor+0x4e>
 800cbb0:	a335      	add	r3, pc, #212	; (adr r3, 800cc88 <floor+0xf8>)
 800cbb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbb6:	f7f3 fb71 	bl	800029c <__adddf3>
 800cbba:	2200      	movs	r2, #0
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	f7f3 ffb3 	bl	8000b28 <__aeabi_dcmpgt>
 800cbc2:	b148      	cbz	r0, 800cbd8 <floor+0x48>
 800cbc4:	2c00      	cmp	r4, #0
 800cbc6:	da59      	bge.n	800cc7c <floor+0xec>
 800cbc8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800cbcc:	4a30      	ldr	r2, [pc, #192]	; (800cc90 <floor+0x100>)
 800cbce:	432b      	orrs	r3, r5
 800cbd0:	2500      	movs	r5, #0
 800cbd2:	42ab      	cmp	r3, r5
 800cbd4:	bf18      	it	ne
 800cbd6:	4614      	movne	r4, r2
 800cbd8:	4621      	mov	r1, r4
 800cbda:	4628      	mov	r0, r5
 800cbdc:	e025      	b.n	800cc2a <floor+0x9a>
 800cbde:	4f2d      	ldr	r7, [pc, #180]	; (800cc94 <floor+0x104>)
 800cbe0:	4137      	asrs	r7, r6
 800cbe2:	ea01 0307 	and.w	r3, r1, r7
 800cbe6:	4303      	orrs	r3, r0
 800cbe8:	d01f      	beq.n	800cc2a <floor+0x9a>
 800cbea:	a327      	add	r3, pc, #156	; (adr r3, 800cc88 <floor+0xf8>)
 800cbec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbf0:	f7f3 fb54 	bl	800029c <__adddf3>
 800cbf4:	2200      	movs	r2, #0
 800cbf6:	2300      	movs	r3, #0
 800cbf8:	f7f3 ff96 	bl	8000b28 <__aeabi_dcmpgt>
 800cbfc:	2800      	cmp	r0, #0
 800cbfe:	d0eb      	beq.n	800cbd8 <floor+0x48>
 800cc00:	2c00      	cmp	r4, #0
 800cc02:	bfbe      	ittt	lt
 800cc04:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800cc08:	fa43 f606 	asrlt.w	r6, r3, r6
 800cc0c:	19a4      	addlt	r4, r4, r6
 800cc0e:	ea24 0407 	bic.w	r4, r4, r7
 800cc12:	2500      	movs	r5, #0
 800cc14:	e7e0      	b.n	800cbd8 <floor+0x48>
 800cc16:	2e33      	cmp	r6, #51	; 0x33
 800cc18:	dd0b      	ble.n	800cc32 <floor+0xa2>
 800cc1a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800cc1e:	d104      	bne.n	800cc2a <floor+0x9a>
 800cc20:	ee10 2a10 	vmov	r2, s0
 800cc24:	460b      	mov	r3, r1
 800cc26:	f7f3 fb39 	bl	800029c <__adddf3>
 800cc2a:	ec41 0b10 	vmov	d0, r0, r1
 800cc2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc32:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800cc36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cc3a:	fa23 f707 	lsr.w	r7, r3, r7
 800cc3e:	4207      	tst	r7, r0
 800cc40:	d0f3      	beq.n	800cc2a <floor+0x9a>
 800cc42:	a311      	add	r3, pc, #68	; (adr r3, 800cc88 <floor+0xf8>)
 800cc44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc48:	f7f3 fb28 	bl	800029c <__adddf3>
 800cc4c:	2200      	movs	r2, #0
 800cc4e:	2300      	movs	r3, #0
 800cc50:	f7f3 ff6a 	bl	8000b28 <__aeabi_dcmpgt>
 800cc54:	2800      	cmp	r0, #0
 800cc56:	d0bf      	beq.n	800cbd8 <floor+0x48>
 800cc58:	2c00      	cmp	r4, #0
 800cc5a:	da02      	bge.n	800cc62 <floor+0xd2>
 800cc5c:	2e14      	cmp	r6, #20
 800cc5e:	d103      	bne.n	800cc68 <floor+0xd8>
 800cc60:	3401      	adds	r4, #1
 800cc62:	ea25 0507 	bic.w	r5, r5, r7
 800cc66:	e7b7      	b.n	800cbd8 <floor+0x48>
 800cc68:	2301      	movs	r3, #1
 800cc6a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800cc6e:	fa03 f606 	lsl.w	r6, r3, r6
 800cc72:	4435      	add	r5, r6
 800cc74:	4545      	cmp	r5, r8
 800cc76:	bf38      	it	cc
 800cc78:	18e4      	addcc	r4, r4, r3
 800cc7a:	e7f2      	b.n	800cc62 <floor+0xd2>
 800cc7c:	2500      	movs	r5, #0
 800cc7e:	462c      	mov	r4, r5
 800cc80:	e7aa      	b.n	800cbd8 <floor+0x48>
 800cc82:	bf00      	nop
 800cc84:	f3af 8000 	nop.w
 800cc88:	8800759c 	.word	0x8800759c
 800cc8c:	7e37e43c 	.word	0x7e37e43c
 800cc90:	bff00000 	.word	0xbff00000
 800cc94:	000fffff 	.word	0x000fffff

0800cc98 <matherr>:
 800cc98:	2000      	movs	r0, #0
 800cc9a:	4770      	bx	lr
 800cc9c:	0000      	movs	r0, r0
	...

0800cca0 <scalbn>:
 800cca0:	b570      	push	{r4, r5, r6, lr}
 800cca2:	ec55 4b10 	vmov	r4, r5, d0
 800cca6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800ccaa:	4606      	mov	r6, r0
 800ccac:	462b      	mov	r3, r5
 800ccae:	b9aa      	cbnz	r2, 800ccdc <scalbn+0x3c>
 800ccb0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ccb4:	4323      	orrs	r3, r4
 800ccb6:	d03b      	beq.n	800cd30 <scalbn+0x90>
 800ccb8:	4b31      	ldr	r3, [pc, #196]	; (800cd80 <scalbn+0xe0>)
 800ccba:	4629      	mov	r1, r5
 800ccbc:	2200      	movs	r2, #0
 800ccbe:	ee10 0a10 	vmov	r0, s0
 800ccc2:	f7f3 fca1 	bl	8000608 <__aeabi_dmul>
 800ccc6:	4b2f      	ldr	r3, [pc, #188]	; (800cd84 <scalbn+0xe4>)
 800ccc8:	429e      	cmp	r6, r3
 800ccca:	4604      	mov	r4, r0
 800cccc:	460d      	mov	r5, r1
 800ccce:	da12      	bge.n	800ccf6 <scalbn+0x56>
 800ccd0:	a327      	add	r3, pc, #156	; (adr r3, 800cd70 <scalbn+0xd0>)
 800ccd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccd6:	f7f3 fc97 	bl	8000608 <__aeabi_dmul>
 800ccda:	e009      	b.n	800ccf0 <scalbn+0x50>
 800ccdc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800cce0:	428a      	cmp	r2, r1
 800cce2:	d10c      	bne.n	800ccfe <scalbn+0x5e>
 800cce4:	ee10 2a10 	vmov	r2, s0
 800cce8:	4620      	mov	r0, r4
 800ccea:	4629      	mov	r1, r5
 800ccec:	f7f3 fad6 	bl	800029c <__adddf3>
 800ccf0:	4604      	mov	r4, r0
 800ccf2:	460d      	mov	r5, r1
 800ccf4:	e01c      	b.n	800cd30 <scalbn+0x90>
 800ccf6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ccfa:	460b      	mov	r3, r1
 800ccfc:	3a36      	subs	r2, #54	; 0x36
 800ccfe:	4432      	add	r2, r6
 800cd00:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cd04:	428a      	cmp	r2, r1
 800cd06:	dd0b      	ble.n	800cd20 <scalbn+0x80>
 800cd08:	ec45 4b11 	vmov	d1, r4, r5
 800cd0c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800cd78 <scalbn+0xd8>
 800cd10:	f000 f83c 	bl	800cd8c <copysign>
 800cd14:	a318      	add	r3, pc, #96	; (adr r3, 800cd78 <scalbn+0xd8>)
 800cd16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd1a:	ec51 0b10 	vmov	r0, r1, d0
 800cd1e:	e7da      	b.n	800ccd6 <scalbn+0x36>
 800cd20:	2a00      	cmp	r2, #0
 800cd22:	dd08      	ble.n	800cd36 <scalbn+0x96>
 800cd24:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cd28:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cd2c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cd30:	ec45 4b10 	vmov	d0, r4, r5
 800cd34:	bd70      	pop	{r4, r5, r6, pc}
 800cd36:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800cd3a:	da0d      	bge.n	800cd58 <scalbn+0xb8>
 800cd3c:	f24c 3350 	movw	r3, #50000	; 0xc350
 800cd40:	429e      	cmp	r6, r3
 800cd42:	ec45 4b11 	vmov	d1, r4, r5
 800cd46:	dce1      	bgt.n	800cd0c <scalbn+0x6c>
 800cd48:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800cd70 <scalbn+0xd0>
 800cd4c:	f000 f81e 	bl	800cd8c <copysign>
 800cd50:	a307      	add	r3, pc, #28	; (adr r3, 800cd70 <scalbn+0xd0>)
 800cd52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd56:	e7e0      	b.n	800cd1a <scalbn+0x7a>
 800cd58:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cd5c:	3236      	adds	r2, #54	; 0x36
 800cd5e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cd62:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cd66:	4620      	mov	r0, r4
 800cd68:	4629      	mov	r1, r5
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	4b06      	ldr	r3, [pc, #24]	; (800cd88 <scalbn+0xe8>)
 800cd6e:	e7b2      	b.n	800ccd6 <scalbn+0x36>
 800cd70:	c2f8f359 	.word	0xc2f8f359
 800cd74:	01a56e1f 	.word	0x01a56e1f
 800cd78:	8800759c 	.word	0x8800759c
 800cd7c:	7e37e43c 	.word	0x7e37e43c
 800cd80:	43500000 	.word	0x43500000
 800cd84:	ffff3cb0 	.word	0xffff3cb0
 800cd88:	3c900000 	.word	0x3c900000

0800cd8c <copysign>:
 800cd8c:	ec51 0b10 	vmov	r0, r1, d0
 800cd90:	ee11 0a90 	vmov	r0, s3
 800cd94:	ee10 2a10 	vmov	r2, s0
 800cd98:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800cd9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800cda0:	ea41 0300 	orr.w	r3, r1, r0
 800cda4:	ec43 2b10 	vmov	d0, r2, r3
 800cda8:	4770      	bx	lr
	...

0800cdac <_init>:
 800cdac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdae:	bf00      	nop
 800cdb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdb2:	bc08      	pop	{r3}
 800cdb4:	469e      	mov	lr, r3
 800cdb6:	4770      	bx	lr

0800cdb8 <_fini>:
 800cdb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdba:	bf00      	nop
 800cdbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdbe:	bc08      	pop	{r3}
 800cdc0:	469e      	mov	lr, r3
 800cdc2:	4770      	bx	lr
