                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 4.1.0 #12072 (MINGW64)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_tim4
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _assert_failed
                                     12 	.globl _TIM4_DeInit
                                     13 	.globl _TIM4_TimeBaseInit
                                     14 	.globl _TIM4_Cmd
                                     15 	.globl _TIM4_ITConfig
                                     16 	.globl _TIM4_UpdateDisableConfig
                                     17 	.globl _TIM4_UpdateRequestConfig
                                     18 	.globl _TIM4_SelectOnePulseMode
                                     19 	.globl _TIM4_PrescalerConfig
                                     20 	.globl _TIM4_ARRPreloadConfig
                                     21 	.globl _TIM4_GenerateEvent
                                     22 	.globl _TIM4_SetCounter
                                     23 	.globl _TIM4_SetAutoreload
                                     24 	.globl _TIM4_GetCounter
                                     25 	.globl _TIM4_GetPrescaler
                                     26 	.globl _TIM4_GetFlagStatus
                                     27 	.globl _TIM4_ClearFlag
                                     28 	.globl _TIM4_GetITStatus
                                     29 	.globl _TIM4_ClearITPendingBit
                                     30 ;--------------------------------------------------------
                                     31 ; ram data
                                     32 ;--------------------------------------------------------
                                     33 	.area DATA
                                     34 ;--------------------------------------------------------
                                     35 ; ram data
                                     36 ;--------------------------------------------------------
                                     37 	.area INITIALIZED
                                     38 ;--------------------------------------------------------
                                     39 ; absolute external ram data
                                     40 ;--------------------------------------------------------
                                     41 	.area DABS (ABS)
                                     42 
                                     43 ; default segment ordering for linker
                                     44 	.area HOME
                                     45 	.area GSINIT
                                     46 	.area GSFINAL
                                     47 	.area CONST
                                     48 	.area INITIALIZER
                                     49 	.area CODE
                                     50 
                                     51 ;--------------------------------------------------------
                                     52 ; global & static initialisations
                                     53 ;--------------------------------------------------------
                                     54 	.area HOME
                                     55 	.area GSINIT
                                     56 	.area GSFINAL
                                     57 	.area GSINIT
                                     58 ;--------------------------------------------------------
                                     59 ; Home
                                     60 ;--------------------------------------------------------
                                     61 	.area HOME
                                     62 	.area HOME
                                     63 ;--------------------------------------------------------
                                     64 ; code
                                     65 ;--------------------------------------------------------
                                     66 	.area CODE
                           000000    67 	Sstm8s_tim4$TIM4_DeInit$0 ==.
                                     68 ;	../SPL/src/stm8s_tim4.c: 49: void TIM4_DeInit(void)
                                     69 ; genLabel
                                     70 ;	-----------------------------------------
                                     71 ;	 function TIM4_DeInit
                                     72 ;	-----------------------------------------
                                     73 ;	Register assignment is optimal.
                                     74 ;	Stack space usage: 0 bytes.
      000000                         75 _TIM4_DeInit:
                           000000    76 	Sstm8s_tim4$TIM4_DeInit$1 ==.
                           000000    77 	Sstm8s_tim4$TIM4_DeInit$2 ==.
                                     78 ;	../SPL/src/stm8s_tim4.c: 51: TIM4->CR1 = TIM4_CR1_RESET_VALUE;
                                     79 ; genPointerSet
      000000 35 00 53 40      [ 1]   80 	mov	0x5340+0, #0x00
                           000004    81 	Sstm8s_tim4$TIM4_DeInit$3 ==.
                                     82 ;	../SPL/src/stm8s_tim4.c: 52: TIM4->IER = TIM4_IER_RESET_VALUE;
                                     83 ; genPointerSet
      000004 35 00 53 41      [ 1]   84 	mov	0x5341+0, #0x00
                           000008    85 	Sstm8s_tim4$TIM4_DeInit$4 ==.
                                     86 ;	../SPL/src/stm8s_tim4.c: 53: TIM4->CNTR = TIM4_CNTR_RESET_VALUE;
                                     87 ; genPointerSet
      000008 35 00 53 44      [ 1]   88 	mov	0x5344+0, #0x00
                           00000C    89 	Sstm8s_tim4$TIM4_DeInit$5 ==.
                                     90 ;	../SPL/src/stm8s_tim4.c: 54: TIM4->PSCR = TIM4_PSCR_RESET_VALUE;
                                     91 ; genPointerSet
      00000C 35 00 53 45      [ 1]   92 	mov	0x5345+0, #0x00
                           000010    93 	Sstm8s_tim4$TIM4_DeInit$6 ==.
                                     94 ;	../SPL/src/stm8s_tim4.c: 55: TIM4->ARR = TIM4_ARR_RESET_VALUE;
                                     95 ; genPointerSet
      000010 35 FF 53 46      [ 1]   96 	mov	0x5346+0, #0xff
                           000014    97 	Sstm8s_tim4$TIM4_DeInit$7 ==.
                                     98 ;	../SPL/src/stm8s_tim4.c: 56: TIM4->SR1 = TIM4_SR1_RESET_VALUE;
                                     99 ; genPointerSet
      000014 35 00 53 42      [ 1]  100 	mov	0x5342+0, #0x00
                                    101 ; genLabel
      000018                        102 00101$:
                           000018   103 	Sstm8s_tim4$TIM4_DeInit$8 ==.
                                    104 ;	../SPL/src/stm8s_tim4.c: 57: }
                                    105 ; genEndFunction
                           000018   106 	Sstm8s_tim4$TIM4_DeInit$9 ==.
                           000018   107 	XG$TIM4_DeInit$0$0 ==.
      000018 81               [ 4]  108 	ret
                           000019   109 	Sstm8s_tim4$TIM4_DeInit$10 ==.
                           000019   110 	Sstm8s_tim4$TIM4_TimeBaseInit$11 ==.
                                    111 ;	../SPL/src/stm8s_tim4.c: 65: void TIM4_TimeBaseInit(TIM4_Prescaler_TypeDef TIM4_Prescaler, uint8_t TIM4_Period)
                                    112 ; genLabel
                                    113 ;	-----------------------------------------
                                    114 ;	 function TIM4_TimeBaseInit
                                    115 ;	-----------------------------------------
                                    116 ;	Register assignment is optimal.
                                    117 ;	Stack space usage: 0 bytes.
      000019                        118 _TIM4_TimeBaseInit:
                           000019   119 	Sstm8s_tim4$TIM4_TimeBaseInit$12 ==.
                           000019   120 	Sstm8s_tim4$TIM4_TimeBaseInit$13 ==.
                                    121 ;	../SPL/src/stm8s_tim4.c: 68: assert_param(IS_TIM4_PRESCALER_OK(TIM4_Prescaler));
                                    122 ; genIfx
      000019 0D 03            [ 1]  123 	tnz	(0x03, sp)
      00001B 26 03            [ 1]  124 	jrne	00166$
      00001D CCr00r6D         [ 2]  125 	jp	00104$
      000020                        126 00166$:
                                    127 ; genCmpEQorNE
      000020 7B 03            [ 1]  128 	ld	a, (0x03, sp)
      000022 4A               [ 1]  129 	dec	a
      000023 26 03            [ 1]  130 	jrne	00168$
      000025 CCr00r6D         [ 2]  131 	jp	00104$
      000028                        132 00168$:
                           000028   133 	Sstm8s_tim4$TIM4_TimeBaseInit$14 ==.
                                    134 ; skipping generated iCode
                                    135 ; genCmpEQorNE
      000028 7B 03            [ 1]  136 	ld	a, (0x03, sp)
      00002A A1 02            [ 1]  137 	cp	a, #0x02
      00002C 26 03            [ 1]  138 	jrne	00171$
      00002E CCr00r6D         [ 2]  139 	jp	00104$
      000031                        140 00171$:
                           000031   141 	Sstm8s_tim4$TIM4_TimeBaseInit$15 ==.
                                    142 ; skipping generated iCode
                                    143 ; genCmpEQorNE
      000031 7B 03            [ 1]  144 	ld	a, (0x03, sp)
      000033 A1 03            [ 1]  145 	cp	a, #0x03
      000035 26 03            [ 1]  146 	jrne	00174$
      000037 CCr00r6D         [ 2]  147 	jp	00104$
      00003A                        148 00174$:
                           00003A   149 	Sstm8s_tim4$TIM4_TimeBaseInit$16 ==.
                                    150 ; skipping generated iCode
                                    151 ; genCmpEQorNE
      00003A 7B 03            [ 1]  152 	ld	a, (0x03, sp)
      00003C A1 04            [ 1]  153 	cp	a, #0x04
      00003E 26 03            [ 1]  154 	jrne	00177$
      000040 CCr00r6D         [ 2]  155 	jp	00104$
      000043                        156 00177$:
                           000043   157 	Sstm8s_tim4$TIM4_TimeBaseInit$17 ==.
                                    158 ; skipping generated iCode
                                    159 ; genCmpEQorNE
      000043 7B 03            [ 1]  160 	ld	a, (0x03, sp)
      000045 A1 05            [ 1]  161 	cp	a, #0x05
      000047 26 03            [ 1]  162 	jrne	00180$
      000049 CCr00r6D         [ 2]  163 	jp	00104$
      00004C                        164 00180$:
                           00004C   165 	Sstm8s_tim4$TIM4_TimeBaseInit$18 ==.
                                    166 ; skipping generated iCode
                                    167 ; genCmpEQorNE
      00004C 7B 03            [ 1]  168 	ld	a, (0x03, sp)
      00004E A1 06            [ 1]  169 	cp	a, #0x06
      000050 26 03            [ 1]  170 	jrne	00183$
      000052 CCr00r6D         [ 2]  171 	jp	00104$
      000055                        172 00183$:
                           000055   173 	Sstm8s_tim4$TIM4_TimeBaseInit$19 ==.
                                    174 ; skipping generated iCode
                                    175 ; genCmpEQorNE
      000055 7B 03            [ 1]  176 	ld	a, (0x03, sp)
      000057 A1 07            [ 1]  177 	cp	a, #0x07
      000059 26 03            [ 1]  178 	jrne	00186$
      00005B CCr00r6D         [ 2]  179 	jp	00104$
      00005E                        180 00186$:
                           00005E   181 	Sstm8s_tim4$TIM4_TimeBaseInit$20 ==.
                                    182 ; skipping generated iCode
                                    183 ; skipping iCode since result will be rematerialized
                                    184 ; skipping iCode since result will be rematerialized
                                    185 ; genIPush
      00005E 4B 44            [ 1]  186 	push	#0x44
                           000060   187 	Sstm8s_tim4$TIM4_TimeBaseInit$21 ==.
      000060 5F               [ 1]  188 	clrw	x
      000061 89               [ 2]  189 	pushw	x
                           000062   190 	Sstm8s_tim4$TIM4_TimeBaseInit$22 ==.
      000062 4B 00            [ 1]  191 	push	#0x00
                           000064   192 	Sstm8s_tim4$TIM4_TimeBaseInit$23 ==.
                                    193 ; genIPush
      000064 4Br00            [ 1]  194 	push	#<(___str_0+0)
                           000066   195 	Sstm8s_tim4$TIM4_TimeBaseInit$24 ==.
      000066 4Bs00            [ 1]  196 	push	#((___str_0+0) >> 8)
                           000068   197 	Sstm8s_tim4$TIM4_TimeBaseInit$25 ==.
                                    198 ; genCall
      000068 CDr00r00         [ 4]  199 	call	_assert_failed
      00006B 5B 06            [ 2]  200 	addw	sp, #6
                           00006D   201 	Sstm8s_tim4$TIM4_TimeBaseInit$26 ==.
                                    202 ; genLabel
      00006D                        203 00104$:
                           00006D   204 	Sstm8s_tim4$TIM4_TimeBaseInit$27 ==.
                                    205 ;	../SPL/src/stm8s_tim4.c: 70: TIM4->PSCR = (uint8_t)(TIM4_Prescaler);
                                    206 ; genPointerSet
      00006D AE 53 45         [ 2]  207 	ldw	x, #0x5345
      000070 7B 03            [ 1]  208 	ld	a, (0x03, sp)
      000072 F7               [ 1]  209 	ld	(x), a
                           000073   210 	Sstm8s_tim4$TIM4_TimeBaseInit$28 ==.
                                    211 ;	../SPL/src/stm8s_tim4.c: 72: TIM4->ARR = (uint8_t)(TIM4_Period);
                                    212 ; genPointerSet
      000073 AE 53 46         [ 2]  213 	ldw	x, #0x5346
      000076 7B 04            [ 1]  214 	ld	a, (0x04, sp)
      000078 F7               [ 1]  215 	ld	(x), a
                                    216 ; genLabel
      000079                        217 00101$:
                           000079   218 	Sstm8s_tim4$TIM4_TimeBaseInit$29 ==.
                                    219 ;	../SPL/src/stm8s_tim4.c: 73: }
                                    220 ; genEndFunction
                           000079   221 	Sstm8s_tim4$TIM4_TimeBaseInit$30 ==.
                           000079   222 	XG$TIM4_TimeBaseInit$0$0 ==.
      000079 81               [ 4]  223 	ret
                           00007A   224 	Sstm8s_tim4$TIM4_TimeBaseInit$31 ==.
                           00007A   225 	Sstm8s_tim4$TIM4_Cmd$32 ==.
                                    226 ;	../SPL/src/stm8s_tim4.c: 81: void TIM4_Cmd(FunctionalState NewState)
                                    227 ; genLabel
                                    228 ;	-----------------------------------------
                                    229 ;	 function TIM4_Cmd
                                    230 ;	-----------------------------------------
                                    231 ;	Register assignment is optimal.
                                    232 ;	Stack space usage: 0 bytes.
      00007A                        233 _TIM4_Cmd:
                           00007A   234 	Sstm8s_tim4$TIM4_Cmd$33 ==.
                           00007A   235 	Sstm8s_tim4$TIM4_Cmd$34 ==.
                                    236 ;	../SPL/src/stm8s_tim4.c: 84: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                    237 ; genIfx
      00007A 0D 03            [ 1]  238 	tnz	(0x03, sp)
      00007C 26 03            [ 1]  239 	jrne	00126$
      00007E CCr00r98         [ 2]  240 	jp	00107$
      000081                        241 00126$:
                                    242 ; genCmpEQorNE
      000081 7B 03            [ 1]  243 	ld	a, (0x03, sp)
      000083 4A               [ 1]  244 	dec	a
      000084 26 03            [ 1]  245 	jrne	00128$
      000086 CCr00r98         [ 2]  246 	jp	00107$
      000089                        247 00128$:
                           000089   248 	Sstm8s_tim4$TIM4_Cmd$35 ==.
                                    249 ; skipping generated iCode
                                    250 ; skipping iCode since result will be rematerialized
                                    251 ; skipping iCode since result will be rematerialized
                                    252 ; genIPush
      000089 4B 54            [ 1]  253 	push	#0x54
                           00008B   254 	Sstm8s_tim4$TIM4_Cmd$36 ==.
      00008B 5F               [ 1]  255 	clrw	x
      00008C 89               [ 2]  256 	pushw	x
                           00008D   257 	Sstm8s_tim4$TIM4_Cmd$37 ==.
      00008D 4B 00            [ 1]  258 	push	#0x00
                           00008F   259 	Sstm8s_tim4$TIM4_Cmd$38 ==.
                                    260 ; genIPush
      00008F 4Br00            [ 1]  261 	push	#<(___str_0+0)
                           000091   262 	Sstm8s_tim4$TIM4_Cmd$39 ==.
      000091 4Bs00            [ 1]  263 	push	#((___str_0+0) >> 8)
                           000093   264 	Sstm8s_tim4$TIM4_Cmd$40 ==.
                                    265 ; genCall
      000093 CDr00r00         [ 4]  266 	call	_assert_failed
      000096 5B 06            [ 2]  267 	addw	sp, #6
                           000098   268 	Sstm8s_tim4$TIM4_Cmd$41 ==.
                                    269 ; genLabel
      000098                        270 00107$:
                           000098   271 	Sstm8s_tim4$TIM4_Cmd$42 ==.
                                    272 ;	../SPL/src/stm8s_tim4.c: 89: TIM4->CR1 |= TIM4_CR1_CEN;
                                    273 ; genPointerGet
      000098 C6 53 40         [ 1]  274 	ld	a, 0x5340
                           00009B   275 	Sstm8s_tim4$TIM4_Cmd$43 ==.
                                    276 ;	../SPL/src/stm8s_tim4.c: 87: if (NewState != DISABLE)
                                    277 ; genIfx
      00009B 0D 03            [ 1]  278 	tnz	(0x03, sp)
      00009D 26 03            [ 1]  279 	jrne	00130$
      00009F CCr00rAA         [ 2]  280 	jp	00102$
      0000A2                        281 00130$:
                           0000A2   282 	Sstm8s_tim4$TIM4_Cmd$44 ==.
                           0000A2   283 	Sstm8s_tim4$TIM4_Cmd$45 ==.
                                    284 ;	../SPL/src/stm8s_tim4.c: 89: TIM4->CR1 |= TIM4_CR1_CEN;
                                    285 ; genOr
      0000A2 AA 01            [ 1]  286 	or	a, #0x01
                                    287 ; genPointerSet
      0000A4 C7 53 40         [ 1]  288 	ld	0x5340, a
                           0000A7   289 	Sstm8s_tim4$TIM4_Cmd$46 ==.
                                    290 ; genGoto
      0000A7 CCr00rAF         [ 2]  291 	jp	00104$
                                    292 ; genLabel
      0000AA                        293 00102$:
                           0000AA   294 	Sstm8s_tim4$TIM4_Cmd$47 ==.
                           0000AA   295 	Sstm8s_tim4$TIM4_Cmd$48 ==.
                                    296 ;	../SPL/src/stm8s_tim4.c: 93: TIM4->CR1 &= (uint8_t)(~TIM4_CR1_CEN);
                                    297 ; genAnd
      0000AA A4 FE            [ 1]  298 	and	a, #0xfe
                                    299 ; genPointerSet
      0000AC C7 53 40         [ 1]  300 	ld	0x5340, a
                           0000AF   301 	Sstm8s_tim4$TIM4_Cmd$49 ==.
                                    302 ; genLabel
      0000AF                        303 00104$:
                           0000AF   304 	Sstm8s_tim4$TIM4_Cmd$50 ==.
                                    305 ;	../SPL/src/stm8s_tim4.c: 95: }
                                    306 ; genEndFunction
                           0000AF   307 	Sstm8s_tim4$TIM4_Cmd$51 ==.
                           0000AF   308 	XG$TIM4_Cmd$0$0 ==.
      0000AF 81               [ 4]  309 	ret
                           0000B0   310 	Sstm8s_tim4$TIM4_Cmd$52 ==.
                           0000B0   311 	Sstm8s_tim4$TIM4_ITConfig$53 ==.
                                    312 ;	../SPL/src/stm8s_tim4.c: 107: void TIM4_ITConfig(TIM4_IT_TypeDef TIM4_IT, FunctionalState NewState)
                                    313 ; genLabel
                                    314 ;	-----------------------------------------
                                    315 ;	 function TIM4_ITConfig
                                    316 ;	-----------------------------------------
                                    317 ;	Register assignment is optimal.
                                    318 ;	Stack space usage: 1 bytes.
      0000B0                        319 _TIM4_ITConfig:
                           0000B0   320 	Sstm8s_tim4$TIM4_ITConfig$54 ==.
      0000B0 88               [ 1]  321 	push	a
                           0000B1   322 	Sstm8s_tim4$TIM4_ITConfig$55 ==.
                           0000B1   323 	Sstm8s_tim4$TIM4_ITConfig$56 ==.
                                    324 ;	../SPL/src/stm8s_tim4.c: 110: assert_param(IS_TIM4_IT_OK(TIM4_IT));
                                    325 ; genCmpEQorNE
      0000B1 7B 04            [ 1]  326 	ld	a, (0x04, sp)
      0000B3 4A               [ 1]  327 	dec	a
      0000B4 26 03            [ 1]  328 	jrne	00134$
      0000B6 CCr00rC8         [ 2]  329 	jp	00107$
      0000B9                        330 00134$:
                           0000B9   331 	Sstm8s_tim4$TIM4_ITConfig$57 ==.
                                    332 ; skipping generated iCode
                                    333 ; skipping iCode since result will be rematerialized
                                    334 ; skipping iCode since result will be rematerialized
                                    335 ; genIPush
      0000B9 4B 6E            [ 1]  336 	push	#0x6e
                           0000BB   337 	Sstm8s_tim4$TIM4_ITConfig$58 ==.
      0000BB 5F               [ 1]  338 	clrw	x
      0000BC 89               [ 2]  339 	pushw	x
                           0000BD   340 	Sstm8s_tim4$TIM4_ITConfig$59 ==.
      0000BD 4B 00            [ 1]  341 	push	#0x00
                           0000BF   342 	Sstm8s_tim4$TIM4_ITConfig$60 ==.
                                    343 ; genIPush
      0000BF 4Br00            [ 1]  344 	push	#<(___str_0+0)
                           0000C1   345 	Sstm8s_tim4$TIM4_ITConfig$61 ==.
      0000C1 4Bs00            [ 1]  346 	push	#((___str_0+0) >> 8)
                           0000C3   347 	Sstm8s_tim4$TIM4_ITConfig$62 ==.
                                    348 ; genCall
      0000C3 CDr00r00         [ 4]  349 	call	_assert_failed
      0000C6 5B 06            [ 2]  350 	addw	sp, #6
                           0000C8   351 	Sstm8s_tim4$TIM4_ITConfig$63 ==.
                                    352 ; genLabel
      0000C8                        353 00107$:
                           0000C8   354 	Sstm8s_tim4$TIM4_ITConfig$64 ==.
                                    355 ;	../SPL/src/stm8s_tim4.c: 111: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                    356 ; genIfx
      0000C8 0D 05            [ 1]  357 	tnz	(0x05, sp)
      0000CA 26 03            [ 1]  358 	jrne	00136$
      0000CC CCr00rE6         [ 2]  359 	jp	00109$
      0000CF                        360 00136$:
                                    361 ; genCmpEQorNE
      0000CF 7B 05            [ 1]  362 	ld	a, (0x05, sp)
      0000D1 4A               [ 1]  363 	dec	a
      0000D2 26 03            [ 1]  364 	jrne	00138$
      0000D4 CCr00rE6         [ 2]  365 	jp	00109$
      0000D7                        366 00138$:
                           0000D7   367 	Sstm8s_tim4$TIM4_ITConfig$65 ==.
                                    368 ; skipping generated iCode
                                    369 ; skipping iCode since result will be rematerialized
                                    370 ; skipping iCode since result will be rematerialized
                                    371 ; genIPush
      0000D7 4B 6F            [ 1]  372 	push	#0x6f
                           0000D9   373 	Sstm8s_tim4$TIM4_ITConfig$66 ==.
      0000D9 5F               [ 1]  374 	clrw	x
      0000DA 89               [ 2]  375 	pushw	x
                           0000DB   376 	Sstm8s_tim4$TIM4_ITConfig$67 ==.
      0000DB 4B 00            [ 1]  377 	push	#0x00
                           0000DD   378 	Sstm8s_tim4$TIM4_ITConfig$68 ==.
                                    379 ; genIPush
      0000DD 4Br00            [ 1]  380 	push	#<(___str_0+0)
                           0000DF   381 	Sstm8s_tim4$TIM4_ITConfig$69 ==.
      0000DF 4Bs00            [ 1]  382 	push	#((___str_0+0) >> 8)
                           0000E1   383 	Sstm8s_tim4$TIM4_ITConfig$70 ==.
                                    384 ; genCall
      0000E1 CDr00r00         [ 4]  385 	call	_assert_failed
      0000E4 5B 06            [ 2]  386 	addw	sp, #6
                           0000E6   387 	Sstm8s_tim4$TIM4_ITConfig$71 ==.
                                    388 ; genLabel
      0000E6                        389 00109$:
                           0000E6   390 	Sstm8s_tim4$TIM4_ITConfig$72 ==.
                                    391 ;	../SPL/src/stm8s_tim4.c: 116: TIM4->IER |= (uint8_t)TIM4_IT;
                                    392 ; genPointerGet
      0000E6 C6 53 41         [ 1]  393 	ld	a, 0x5341
                           0000E9   394 	Sstm8s_tim4$TIM4_ITConfig$73 ==.
                                    395 ;	../SPL/src/stm8s_tim4.c: 113: if (NewState != DISABLE)
                                    396 ; genIfx
      0000E9 0D 05            [ 1]  397 	tnz	(0x05, sp)
      0000EB 26 03            [ 1]  398 	jrne	00140$
      0000ED CCr00rF8         [ 2]  399 	jp	00102$
      0000F0                        400 00140$:
                           0000F0   401 	Sstm8s_tim4$TIM4_ITConfig$74 ==.
                           0000F0   402 	Sstm8s_tim4$TIM4_ITConfig$75 ==.
                                    403 ;	../SPL/src/stm8s_tim4.c: 116: TIM4->IER |= (uint8_t)TIM4_IT;
                                    404 ; genOr
      0000F0 1A 04            [ 1]  405 	or	a, (0x04, sp)
                                    406 ; genPointerSet
      0000F2 C7 53 41         [ 1]  407 	ld	0x5341, a
                           0000F5   408 	Sstm8s_tim4$TIM4_ITConfig$76 ==.
                                    409 ; genGoto
      0000F5 CCr01r04         [ 2]  410 	jp	00104$
                                    411 ; genLabel
      0000F8                        412 00102$:
                           0000F8   413 	Sstm8s_tim4$TIM4_ITConfig$77 ==.
                           0000F8   414 	Sstm8s_tim4$TIM4_ITConfig$78 ==.
                                    415 ;	../SPL/src/stm8s_tim4.c: 121: TIM4->IER &= (uint8_t)(~TIM4_IT);
                                    416 ; genCpl
      0000F8 88               [ 1]  417 	push	a
                           0000F9   418 	Sstm8s_tim4$TIM4_ITConfig$79 ==.
      0000F9 7B 05            [ 1]  419 	ld	a, (0x05, sp)
      0000FB 43               [ 1]  420 	cpl	a
      0000FC 6B 02            [ 1]  421 	ld	(0x02, sp), a
      0000FE 84               [ 1]  422 	pop	a
                           0000FF   423 	Sstm8s_tim4$TIM4_ITConfig$80 ==.
                                    424 ; genAnd
      0000FF 14 01            [ 1]  425 	and	a, (0x01, sp)
                                    426 ; genPointerSet
      000101 C7 53 41         [ 1]  427 	ld	0x5341, a
                           000104   428 	Sstm8s_tim4$TIM4_ITConfig$81 ==.
                                    429 ; genLabel
      000104                        430 00104$:
                           000104   431 	Sstm8s_tim4$TIM4_ITConfig$82 ==.
                                    432 ;	../SPL/src/stm8s_tim4.c: 123: }
                                    433 ; genEndFunction
      000104 84               [ 1]  434 	pop	a
                           000105   435 	Sstm8s_tim4$TIM4_ITConfig$83 ==.
                           000105   436 	Sstm8s_tim4$TIM4_ITConfig$84 ==.
                           000105   437 	XG$TIM4_ITConfig$0$0 ==.
      000105 81               [ 4]  438 	ret
                           000106   439 	Sstm8s_tim4$TIM4_ITConfig$85 ==.
                           000106   440 	Sstm8s_tim4$TIM4_UpdateDisableConfig$86 ==.
                                    441 ;	../SPL/src/stm8s_tim4.c: 131: void TIM4_UpdateDisableConfig(FunctionalState NewState)
                                    442 ; genLabel
                                    443 ;	-----------------------------------------
                                    444 ;	 function TIM4_UpdateDisableConfig
                                    445 ;	-----------------------------------------
                                    446 ;	Register assignment is optimal.
                                    447 ;	Stack space usage: 0 bytes.
      000106                        448 _TIM4_UpdateDisableConfig:
                           000106   449 	Sstm8s_tim4$TIM4_UpdateDisableConfig$87 ==.
                           000106   450 	Sstm8s_tim4$TIM4_UpdateDisableConfig$88 ==.
                                    451 ;	../SPL/src/stm8s_tim4.c: 134: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                    452 ; genIfx
      000106 0D 03            [ 1]  453 	tnz	(0x03, sp)
      000108 26 03            [ 1]  454 	jrne	00126$
      00010A CCr01r24         [ 2]  455 	jp	00107$
      00010D                        456 00126$:
                                    457 ; genCmpEQorNE
      00010D 7B 03            [ 1]  458 	ld	a, (0x03, sp)
      00010F 4A               [ 1]  459 	dec	a
      000110 26 03            [ 1]  460 	jrne	00128$
      000112 CCr01r24         [ 2]  461 	jp	00107$
      000115                        462 00128$:
                           000115   463 	Sstm8s_tim4$TIM4_UpdateDisableConfig$89 ==.
                                    464 ; skipping generated iCode
                                    465 ; skipping iCode since result will be rematerialized
                                    466 ; skipping iCode since result will be rematerialized
                                    467 ; genIPush
      000115 4B 86            [ 1]  468 	push	#0x86
                           000117   469 	Sstm8s_tim4$TIM4_UpdateDisableConfig$90 ==.
      000117 5F               [ 1]  470 	clrw	x
      000118 89               [ 2]  471 	pushw	x
                           000119   472 	Sstm8s_tim4$TIM4_UpdateDisableConfig$91 ==.
      000119 4B 00            [ 1]  473 	push	#0x00
                           00011B   474 	Sstm8s_tim4$TIM4_UpdateDisableConfig$92 ==.
                                    475 ; genIPush
      00011B 4Br00            [ 1]  476 	push	#<(___str_0+0)
                           00011D   477 	Sstm8s_tim4$TIM4_UpdateDisableConfig$93 ==.
      00011D 4Bs00            [ 1]  478 	push	#((___str_0+0) >> 8)
                           00011F   479 	Sstm8s_tim4$TIM4_UpdateDisableConfig$94 ==.
                                    480 ; genCall
      00011F CDr00r00         [ 4]  481 	call	_assert_failed
      000122 5B 06            [ 2]  482 	addw	sp, #6
                           000124   483 	Sstm8s_tim4$TIM4_UpdateDisableConfig$95 ==.
                                    484 ; genLabel
      000124                        485 00107$:
                           000124   486 	Sstm8s_tim4$TIM4_UpdateDisableConfig$96 ==.
                                    487 ;	../SPL/src/stm8s_tim4.c: 139: TIM4->CR1 |= TIM4_CR1_UDIS;
                                    488 ; genPointerGet
      000124 C6 53 40         [ 1]  489 	ld	a, 0x5340
                           000127   490 	Sstm8s_tim4$TIM4_UpdateDisableConfig$97 ==.
                                    491 ;	../SPL/src/stm8s_tim4.c: 137: if (NewState != DISABLE)
                                    492 ; genIfx
      000127 0D 03            [ 1]  493 	tnz	(0x03, sp)
      000129 26 03            [ 1]  494 	jrne	00130$
      00012B CCr01r36         [ 2]  495 	jp	00102$
      00012E                        496 00130$:
                           00012E   497 	Sstm8s_tim4$TIM4_UpdateDisableConfig$98 ==.
                           00012E   498 	Sstm8s_tim4$TIM4_UpdateDisableConfig$99 ==.
                                    499 ;	../SPL/src/stm8s_tim4.c: 139: TIM4->CR1 |= TIM4_CR1_UDIS;
                                    500 ; genOr
      00012E AA 02            [ 1]  501 	or	a, #0x02
                                    502 ; genPointerSet
      000130 C7 53 40         [ 1]  503 	ld	0x5340, a
                           000133   504 	Sstm8s_tim4$TIM4_UpdateDisableConfig$100 ==.
                                    505 ; genGoto
      000133 CCr01r3B         [ 2]  506 	jp	00104$
                                    507 ; genLabel
      000136                        508 00102$:
                           000136   509 	Sstm8s_tim4$TIM4_UpdateDisableConfig$101 ==.
                           000136   510 	Sstm8s_tim4$TIM4_UpdateDisableConfig$102 ==.
                                    511 ;	../SPL/src/stm8s_tim4.c: 143: TIM4->CR1 &= (uint8_t)(~TIM4_CR1_UDIS);
                                    512 ; genAnd
      000136 A4 FD            [ 1]  513 	and	a, #0xfd
                                    514 ; genPointerSet
      000138 C7 53 40         [ 1]  515 	ld	0x5340, a
                           00013B   516 	Sstm8s_tim4$TIM4_UpdateDisableConfig$103 ==.
                                    517 ; genLabel
      00013B                        518 00104$:
                           00013B   519 	Sstm8s_tim4$TIM4_UpdateDisableConfig$104 ==.
                                    520 ;	../SPL/src/stm8s_tim4.c: 145: }
                                    521 ; genEndFunction
                           00013B   522 	Sstm8s_tim4$TIM4_UpdateDisableConfig$105 ==.
                           00013B   523 	XG$TIM4_UpdateDisableConfig$0$0 ==.
      00013B 81               [ 4]  524 	ret
                           00013C   525 	Sstm8s_tim4$TIM4_UpdateDisableConfig$106 ==.
                           00013C   526 	Sstm8s_tim4$TIM4_UpdateRequestConfig$107 ==.
                                    527 ;	../SPL/src/stm8s_tim4.c: 155: void TIM4_UpdateRequestConfig(TIM4_UpdateSource_TypeDef TIM4_UpdateSource)
                                    528 ; genLabel
                                    529 ;	-----------------------------------------
                                    530 ;	 function TIM4_UpdateRequestConfig
                                    531 ;	-----------------------------------------
                                    532 ;	Register assignment is optimal.
                                    533 ;	Stack space usage: 0 bytes.
      00013C                        534 _TIM4_UpdateRequestConfig:
                           00013C   535 	Sstm8s_tim4$TIM4_UpdateRequestConfig$108 ==.
                           00013C   536 	Sstm8s_tim4$TIM4_UpdateRequestConfig$109 ==.
                                    537 ;	../SPL/src/stm8s_tim4.c: 158: assert_param(IS_TIM4_UPDATE_SOURCE_OK(TIM4_UpdateSource));
                                    538 ; genIfx
      00013C 0D 03            [ 1]  539 	tnz	(0x03, sp)
      00013E 26 03            [ 1]  540 	jrne	00126$
      000140 CCr01r5A         [ 2]  541 	jp	00107$
      000143                        542 00126$:
                                    543 ; genCmpEQorNE
      000143 7B 03            [ 1]  544 	ld	a, (0x03, sp)
      000145 4A               [ 1]  545 	dec	a
      000146 26 03            [ 1]  546 	jrne	00128$
      000148 CCr01r5A         [ 2]  547 	jp	00107$
      00014B                        548 00128$:
                           00014B   549 	Sstm8s_tim4$TIM4_UpdateRequestConfig$110 ==.
                                    550 ; skipping generated iCode
                                    551 ; skipping iCode since result will be rematerialized
                                    552 ; skipping iCode since result will be rematerialized
                                    553 ; genIPush
      00014B 4B 9E            [ 1]  554 	push	#0x9e
                           00014D   555 	Sstm8s_tim4$TIM4_UpdateRequestConfig$111 ==.
      00014D 5F               [ 1]  556 	clrw	x
      00014E 89               [ 2]  557 	pushw	x
                           00014F   558 	Sstm8s_tim4$TIM4_UpdateRequestConfig$112 ==.
      00014F 4B 00            [ 1]  559 	push	#0x00
                           000151   560 	Sstm8s_tim4$TIM4_UpdateRequestConfig$113 ==.
                                    561 ; genIPush
      000151 4Br00            [ 1]  562 	push	#<(___str_0+0)
                           000153   563 	Sstm8s_tim4$TIM4_UpdateRequestConfig$114 ==.
      000153 4Bs00            [ 1]  564 	push	#((___str_0+0) >> 8)
                           000155   565 	Sstm8s_tim4$TIM4_UpdateRequestConfig$115 ==.
                                    566 ; genCall
      000155 CDr00r00         [ 4]  567 	call	_assert_failed
      000158 5B 06            [ 2]  568 	addw	sp, #6
                           00015A   569 	Sstm8s_tim4$TIM4_UpdateRequestConfig$116 ==.
                                    570 ; genLabel
      00015A                        571 00107$:
                           00015A   572 	Sstm8s_tim4$TIM4_UpdateRequestConfig$117 ==.
                                    573 ;	../SPL/src/stm8s_tim4.c: 163: TIM4->CR1 |= TIM4_CR1_URS;
                                    574 ; genPointerGet
      00015A C6 53 40         [ 1]  575 	ld	a, 0x5340
                           00015D   576 	Sstm8s_tim4$TIM4_UpdateRequestConfig$118 ==.
                                    577 ;	../SPL/src/stm8s_tim4.c: 161: if (TIM4_UpdateSource != TIM4_UPDATESOURCE_GLOBAL)
                                    578 ; genIfx
      00015D 0D 03            [ 1]  579 	tnz	(0x03, sp)
      00015F 26 03            [ 1]  580 	jrne	00130$
      000161 CCr01r6C         [ 2]  581 	jp	00102$
      000164                        582 00130$:
                           000164   583 	Sstm8s_tim4$TIM4_UpdateRequestConfig$119 ==.
                           000164   584 	Sstm8s_tim4$TIM4_UpdateRequestConfig$120 ==.
                                    585 ;	../SPL/src/stm8s_tim4.c: 163: TIM4->CR1 |= TIM4_CR1_URS;
                                    586 ; genOr
      000164 AA 04            [ 1]  587 	or	a, #0x04
                                    588 ; genPointerSet
      000166 C7 53 40         [ 1]  589 	ld	0x5340, a
                           000169   590 	Sstm8s_tim4$TIM4_UpdateRequestConfig$121 ==.
                                    591 ; genGoto
      000169 CCr01r71         [ 2]  592 	jp	00104$
                                    593 ; genLabel
      00016C                        594 00102$:
                           00016C   595 	Sstm8s_tim4$TIM4_UpdateRequestConfig$122 ==.
                           00016C   596 	Sstm8s_tim4$TIM4_UpdateRequestConfig$123 ==.
                                    597 ;	../SPL/src/stm8s_tim4.c: 167: TIM4->CR1 &= (uint8_t)(~TIM4_CR1_URS);
                                    598 ; genAnd
      00016C A4 FB            [ 1]  599 	and	a, #0xfb
                                    600 ; genPointerSet
      00016E C7 53 40         [ 1]  601 	ld	0x5340, a
                           000171   602 	Sstm8s_tim4$TIM4_UpdateRequestConfig$124 ==.
                                    603 ; genLabel
      000171                        604 00104$:
                           000171   605 	Sstm8s_tim4$TIM4_UpdateRequestConfig$125 ==.
                                    606 ;	../SPL/src/stm8s_tim4.c: 169: }
                                    607 ; genEndFunction
                           000171   608 	Sstm8s_tim4$TIM4_UpdateRequestConfig$126 ==.
                           000171   609 	XG$TIM4_UpdateRequestConfig$0$0 ==.
      000171 81               [ 4]  610 	ret
                           000172   611 	Sstm8s_tim4$TIM4_UpdateRequestConfig$127 ==.
                           000172   612 	Sstm8s_tim4$TIM4_SelectOnePulseMode$128 ==.
                                    613 ;	../SPL/src/stm8s_tim4.c: 179: void TIM4_SelectOnePulseMode(TIM4_OPMode_TypeDef TIM4_OPMode)
                                    614 ; genLabel
                                    615 ;	-----------------------------------------
                                    616 ;	 function TIM4_SelectOnePulseMode
                                    617 ;	-----------------------------------------
                                    618 ;	Register assignment is optimal.
                                    619 ;	Stack space usage: 0 bytes.
      000172                        620 _TIM4_SelectOnePulseMode:
                           000172   621 	Sstm8s_tim4$TIM4_SelectOnePulseMode$129 ==.
                           000172   622 	Sstm8s_tim4$TIM4_SelectOnePulseMode$130 ==.
                                    623 ;	../SPL/src/stm8s_tim4.c: 182: assert_param(IS_TIM4_OPM_MODE_OK(TIM4_OPMode));
                                    624 ; genCmpEQorNE
      000172 7B 03            [ 1]  625 	ld	a, (0x03, sp)
      000174 4A               [ 1]  626 	dec	a
      000175 26 03            [ 1]  627 	jrne	00127$
      000177 CCr01r90         [ 2]  628 	jp	00107$
      00017A                        629 00127$:
                           00017A   630 	Sstm8s_tim4$TIM4_SelectOnePulseMode$131 ==.
                                    631 ; skipping generated iCode
                                    632 ; genIfx
      00017A 0D 03            [ 1]  633 	tnz	(0x03, sp)
      00017C 26 03            [ 1]  634 	jrne	00129$
      00017E CCr01r90         [ 2]  635 	jp	00107$
      000181                        636 00129$:
                                    637 ; skipping iCode since result will be rematerialized
                                    638 ; skipping iCode since result will be rematerialized
                                    639 ; genIPush
      000181 4B B6            [ 1]  640 	push	#0xb6
                           000183   641 	Sstm8s_tim4$TIM4_SelectOnePulseMode$132 ==.
      000183 5F               [ 1]  642 	clrw	x
      000184 89               [ 2]  643 	pushw	x
                           000185   644 	Sstm8s_tim4$TIM4_SelectOnePulseMode$133 ==.
      000185 4B 00            [ 1]  645 	push	#0x00
                           000187   646 	Sstm8s_tim4$TIM4_SelectOnePulseMode$134 ==.
                                    647 ; genIPush
      000187 4Br00            [ 1]  648 	push	#<(___str_0+0)
                           000189   649 	Sstm8s_tim4$TIM4_SelectOnePulseMode$135 ==.
      000189 4Bs00            [ 1]  650 	push	#((___str_0+0) >> 8)
                           00018B   651 	Sstm8s_tim4$TIM4_SelectOnePulseMode$136 ==.
                                    652 ; genCall
      00018B CDr00r00         [ 4]  653 	call	_assert_failed
      00018E 5B 06            [ 2]  654 	addw	sp, #6
                           000190   655 	Sstm8s_tim4$TIM4_SelectOnePulseMode$137 ==.
                                    656 ; genLabel
      000190                        657 00107$:
                           000190   658 	Sstm8s_tim4$TIM4_SelectOnePulseMode$138 ==.
                                    659 ;	../SPL/src/stm8s_tim4.c: 187: TIM4->CR1 |= TIM4_CR1_OPM;
                                    660 ; genPointerGet
      000190 C6 53 40         [ 1]  661 	ld	a, 0x5340
                           000193   662 	Sstm8s_tim4$TIM4_SelectOnePulseMode$139 ==.
                                    663 ;	../SPL/src/stm8s_tim4.c: 185: if (TIM4_OPMode != TIM4_OPMODE_REPETITIVE)
                                    664 ; genIfx
      000193 0D 03            [ 1]  665 	tnz	(0x03, sp)
      000195 26 03            [ 1]  666 	jrne	00130$
      000197 CCr01rA2         [ 2]  667 	jp	00102$
      00019A                        668 00130$:
                           00019A   669 	Sstm8s_tim4$TIM4_SelectOnePulseMode$140 ==.
                           00019A   670 	Sstm8s_tim4$TIM4_SelectOnePulseMode$141 ==.
                                    671 ;	../SPL/src/stm8s_tim4.c: 187: TIM4->CR1 |= TIM4_CR1_OPM;
                                    672 ; genOr
      00019A AA 08            [ 1]  673 	or	a, #0x08
                                    674 ; genPointerSet
      00019C C7 53 40         [ 1]  675 	ld	0x5340, a
                           00019F   676 	Sstm8s_tim4$TIM4_SelectOnePulseMode$142 ==.
                                    677 ; genGoto
      00019F CCr01rA7         [ 2]  678 	jp	00104$
                                    679 ; genLabel
      0001A2                        680 00102$:
                           0001A2   681 	Sstm8s_tim4$TIM4_SelectOnePulseMode$143 ==.
                           0001A2   682 	Sstm8s_tim4$TIM4_SelectOnePulseMode$144 ==.
                                    683 ;	../SPL/src/stm8s_tim4.c: 191: TIM4->CR1 &= (uint8_t)(~TIM4_CR1_OPM);
                                    684 ; genAnd
      0001A2 A4 F7            [ 1]  685 	and	a, #0xf7
                                    686 ; genPointerSet
      0001A4 C7 53 40         [ 1]  687 	ld	0x5340, a
                           0001A7   688 	Sstm8s_tim4$TIM4_SelectOnePulseMode$145 ==.
                                    689 ; genLabel
      0001A7                        690 00104$:
                           0001A7   691 	Sstm8s_tim4$TIM4_SelectOnePulseMode$146 ==.
                                    692 ;	../SPL/src/stm8s_tim4.c: 193: }
                                    693 ; genEndFunction
                           0001A7   694 	Sstm8s_tim4$TIM4_SelectOnePulseMode$147 ==.
                           0001A7   695 	XG$TIM4_SelectOnePulseMode$0$0 ==.
      0001A7 81               [ 4]  696 	ret
                           0001A8   697 	Sstm8s_tim4$TIM4_SelectOnePulseMode$148 ==.
                           0001A8   698 	Sstm8s_tim4$TIM4_PrescalerConfig$149 ==.
                                    699 ;	../SPL/src/stm8s_tim4.c: 215: void TIM4_PrescalerConfig(TIM4_Prescaler_TypeDef Prescaler, TIM4_PSCReloadMode_TypeDef TIM4_PSCReloadMode)
                                    700 ; genLabel
                                    701 ;	-----------------------------------------
                                    702 ;	 function TIM4_PrescalerConfig
                                    703 ;	-----------------------------------------
                                    704 ;	Register assignment is optimal.
                                    705 ;	Stack space usage: 0 bytes.
      0001A8                        706 _TIM4_PrescalerConfig:
                           0001A8   707 	Sstm8s_tim4$TIM4_PrescalerConfig$150 ==.
                           0001A8   708 	Sstm8s_tim4$TIM4_PrescalerConfig$151 ==.
                                    709 ;	../SPL/src/stm8s_tim4.c: 218: assert_param(IS_TIM4_PRESCALER_RELOAD_OK(TIM4_PSCReloadMode));
                                    710 ; genIfx
      0001A8 0D 04            [ 1]  711 	tnz	(0x04, sp)
      0001AA 26 03            [ 1]  712 	jrne	00181$
      0001AC CCr01rC6         [ 2]  713 	jp	00104$
      0001AF                        714 00181$:
                                    715 ; genCmpEQorNE
      0001AF 7B 04            [ 1]  716 	ld	a, (0x04, sp)
      0001B1 4A               [ 1]  717 	dec	a
      0001B2 26 03            [ 1]  718 	jrne	00183$
      0001B4 CCr01rC6         [ 2]  719 	jp	00104$
      0001B7                        720 00183$:
                           0001B7   721 	Sstm8s_tim4$TIM4_PrescalerConfig$152 ==.
                                    722 ; skipping generated iCode
                                    723 ; skipping iCode since result will be rematerialized
                                    724 ; skipping iCode since result will be rematerialized
                                    725 ; genIPush
      0001B7 4B DA            [ 1]  726 	push	#0xda
                           0001B9   727 	Sstm8s_tim4$TIM4_PrescalerConfig$153 ==.
      0001B9 5F               [ 1]  728 	clrw	x
      0001BA 89               [ 2]  729 	pushw	x
                           0001BB   730 	Sstm8s_tim4$TIM4_PrescalerConfig$154 ==.
      0001BB 4B 00            [ 1]  731 	push	#0x00
                           0001BD   732 	Sstm8s_tim4$TIM4_PrescalerConfig$155 ==.
                                    733 ; genIPush
      0001BD 4Br00            [ 1]  734 	push	#<(___str_0+0)
                           0001BF   735 	Sstm8s_tim4$TIM4_PrescalerConfig$156 ==.
      0001BF 4Bs00            [ 1]  736 	push	#((___str_0+0) >> 8)
                           0001C1   737 	Sstm8s_tim4$TIM4_PrescalerConfig$157 ==.
                                    738 ; genCall
      0001C1 CDr00r00         [ 4]  739 	call	_assert_failed
      0001C4 5B 06            [ 2]  740 	addw	sp, #6
                           0001C6   741 	Sstm8s_tim4$TIM4_PrescalerConfig$158 ==.
                                    742 ; genLabel
      0001C6                        743 00104$:
                           0001C6   744 	Sstm8s_tim4$TIM4_PrescalerConfig$159 ==.
                                    745 ;	../SPL/src/stm8s_tim4.c: 219: assert_param(IS_TIM4_PRESCALER_OK(Prescaler));
                                    746 ; genIfx
      0001C6 0D 03            [ 1]  747 	tnz	(0x03, sp)
      0001C8 26 03            [ 1]  748 	jrne	00185$
      0001CA CCr02r1A         [ 2]  749 	jp	00109$
      0001CD                        750 00185$:
                                    751 ; genCmpEQorNE
      0001CD 7B 03            [ 1]  752 	ld	a, (0x03, sp)
      0001CF 4A               [ 1]  753 	dec	a
      0001D0 26 03            [ 1]  754 	jrne	00187$
      0001D2 CCr02r1A         [ 2]  755 	jp	00109$
      0001D5                        756 00187$:
                           0001D5   757 	Sstm8s_tim4$TIM4_PrescalerConfig$160 ==.
                                    758 ; skipping generated iCode
                                    759 ; genCmpEQorNE
      0001D5 7B 03            [ 1]  760 	ld	a, (0x03, sp)
      0001D7 A1 02            [ 1]  761 	cp	a, #0x02
      0001D9 26 03            [ 1]  762 	jrne	00190$
      0001DB CCr02r1A         [ 2]  763 	jp	00109$
      0001DE                        764 00190$:
                           0001DE   765 	Sstm8s_tim4$TIM4_PrescalerConfig$161 ==.
                                    766 ; skipping generated iCode
                                    767 ; genCmpEQorNE
      0001DE 7B 03            [ 1]  768 	ld	a, (0x03, sp)
      0001E0 A1 03            [ 1]  769 	cp	a, #0x03
      0001E2 26 03            [ 1]  770 	jrne	00193$
      0001E4 CCr02r1A         [ 2]  771 	jp	00109$
      0001E7                        772 00193$:
                           0001E7   773 	Sstm8s_tim4$TIM4_PrescalerConfig$162 ==.
                                    774 ; skipping generated iCode
                                    775 ; genCmpEQorNE
      0001E7 7B 03            [ 1]  776 	ld	a, (0x03, sp)
      0001E9 A1 04            [ 1]  777 	cp	a, #0x04
      0001EB 26 03            [ 1]  778 	jrne	00196$
      0001ED CCr02r1A         [ 2]  779 	jp	00109$
      0001F0                        780 00196$:
                           0001F0   781 	Sstm8s_tim4$TIM4_PrescalerConfig$163 ==.
                                    782 ; skipping generated iCode
                                    783 ; genCmpEQorNE
      0001F0 7B 03            [ 1]  784 	ld	a, (0x03, sp)
      0001F2 A1 05            [ 1]  785 	cp	a, #0x05
      0001F4 26 03            [ 1]  786 	jrne	00199$
      0001F6 CCr02r1A         [ 2]  787 	jp	00109$
      0001F9                        788 00199$:
                           0001F9   789 	Sstm8s_tim4$TIM4_PrescalerConfig$164 ==.
                                    790 ; skipping generated iCode
                                    791 ; genCmpEQorNE
      0001F9 7B 03            [ 1]  792 	ld	a, (0x03, sp)
      0001FB A1 06            [ 1]  793 	cp	a, #0x06
      0001FD 26 03            [ 1]  794 	jrne	00202$
      0001FF CCr02r1A         [ 2]  795 	jp	00109$
      000202                        796 00202$:
                           000202   797 	Sstm8s_tim4$TIM4_PrescalerConfig$165 ==.
                                    798 ; skipping generated iCode
                                    799 ; genCmpEQorNE
      000202 7B 03            [ 1]  800 	ld	a, (0x03, sp)
      000204 A1 07            [ 1]  801 	cp	a, #0x07
      000206 26 03            [ 1]  802 	jrne	00205$
      000208 CCr02r1A         [ 2]  803 	jp	00109$
      00020B                        804 00205$:
                           00020B   805 	Sstm8s_tim4$TIM4_PrescalerConfig$166 ==.
                                    806 ; skipping generated iCode
                                    807 ; skipping iCode since result will be rematerialized
                                    808 ; skipping iCode since result will be rematerialized
                                    809 ; genIPush
      00020B 4B DB            [ 1]  810 	push	#0xdb
                           00020D   811 	Sstm8s_tim4$TIM4_PrescalerConfig$167 ==.
      00020D 5F               [ 1]  812 	clrw	x
      00020E 89               [ 2]  813 	pushw	x
                           00020F   814 	Sstm8s_tim4$TIM4_PrescalerConfig$168 ==.
      00020F 4B 00            [ 1]  815 	push	#0x00
                           000211   816 	Sstm8s_tim4$TIM4_PrescalerConfig$169 ==.
                                    817 ; genIPush
      000211 4Br00            [ 1]  818 	push	#<(___str_0+0)
                           000213   819 	Sstm8s_tim4$TIM4_PrescalerConfig$170 ==.
      000213 4Bs00            [ 1]  820 	push	#((___str_0+0) >> 8)
                           000215   821 	Sstm8s_tim4$TIM4_PrescalerConfig$171 ==.
                                    822 ; genCall
      000215 CDr00r00         [ 4]  823 	call	_assert_failed
      000218 5B 06            [ 2]  824 	addw	sp, #6
                           00021A   825 	Sstm8s_tim4$TIM4_PrescalerConfig$172 ==.
                                    826 ; genLabel
      00021A                        827 00109$:
                           00021A   828 	Sstm8s_tim4$TIM4_PrescalerConfig$173 ==.
                                    829 ;	../SPL/src/stm8s_tim4.c: 222: TIM4->PSCR = (uint8_t)Prescaler;
                                    830 ; genPointerSet
      00021A AE 53 45         [ 2]  831 	ldw	x, #0x5345
      00021D 7B 03            [ 1]  832 	ld	a, (0x03, sp)
      00021F F7               [ 1]  833 	ld	(x), a
                           000220   834 	Sstm8s_tim4$TIM4_PrescalerConfig$174 ==.
                                    835 ;	../SPL/src/stm8s_tim4.c: 225: TIM4->EGR = (uint8_t)TIM4_PSCReloadMode;
                                    836 ; genPointerSet
      000220 AE 53 43         [ 2]  837 	ldw	x, #0x5343
      000223 7B 04            [ 1]  838 	ld	a, (0x04, sp)
      000225 F7               [ 1]  839 	ld	(x), a
                                    840 ; genLabel
      000226                        841 00101$:
                           000226   842 	Sstm8s_tim4$TIM4_PrescalerConfig$175 ==.
                                    843 ;	../SPL/src/stm8s_tim4.c: 226: }
                                    844 ; genEndFunction
                           000226   845 	Sstm8s_tim4$TIM4_PrescalerConfig$176 ==.
                           000226   846 	XG$TIM4_PrescalerConfig$0$0 ==.
      000226 81               [ 4]  847 	ret
                           000227   848 	Sstm8s_tim4$TIM4_PrescalerConfig$177 ==.
                           000227   849 	Sstm8s_tim4$TIM4_ARRPreloadConfig$178 ==.
                                    850 ;	../SPL/src/stm8s_tim4.c: 234: void TIM4_ARRPreloadConfig(FunctionalState NewState)
                                    851 ; genLabel
                                    852 ;	-----------------------------------------
                                    853 ;	 function TIM4_ARRPreloadConfig
                                    854 ;	-----------------------------------------
                                    855 ;	Register assignment is optimal.
                                    856 ;	Stack space usage: 0 bytes.
      000227                        857 _TIM4_ARRPreloadConfig:
                           000227   858 	Sstm8s_tim4$TIM4_ARRPreloadConfig$179 ==.
                           000227   859 	Sstm8s_tim4$TIM4_ARRPreloadConfig$180 ==.
                                    860 ;	../SPL/src/stm8s_tim4.c: 237: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                    861 ; genIfx
      000227 0D 03            [ 1]  862 	tnz	(0x03, sp)
      000229 26 03            [ 1]  863 	jrne	00126$
      00022B CCr02r45         [ 2]  864 	jp	00107$
      00022E                        865 00126$:
                                    866 ; genCmpEQorNE
      00022E 7B 03            [ 1]  867 	ld	a, (0x03, sp)
      000230 4A               [ 1]  868 	dec	a
      000231 26 03            [ 1]  869 	jrne	00128$
      000233 CCr02r45         [ 2]  870 	jp	00107$
      000236                        871 00128$:
                           000236   872 	Sstm8s_tim4$TIM4_ARRPreloadConfig$181 ==.
                                    873 ; skipping generated iCode
                                    874 ; skipping iCode since result will be rematerialized
                                    875 ; skipping iCode since result will be rematerialized
                                    876 ; genIPush
      000236 4B ED            [ 1]  877 	push	#0xed
                           000238   878 	Sstm8s_tim4$TIM4_ARRPreloadConfig$182 ==.
      000238 5F               [ 1]  879 	clrw	x
      000239 89               [ 2]  880 	pushw	x
                           00023A   881 	Sstm8s_tim4$TIM4_ARRPreloadConfig$183 ==.
      00023A 4B 00            [ 1]  882 	push	#0x00
                           00023C   883 	Sstm8s_tim4$TIM4_ARRPreloadConfig$184 ==.
                                    884 ; genIPush
      00023C 4Br00            [ 1]  885 	push	#<(___str_0+0)
                           00023E   886 	Sstm8s_tim4$TIM4_ARRPreloadConfig$185 ==.
      00023E 4Bs00            [ 1]  887 	push	#((___str_0+0) >> 8)
                           000240   888 	Sstm8s_tim4$TIM4_ARRPreloadConfig$186 ==.
                                    889 ; genCall
      000240 CDr00r00         [ 4]  890 	call	_assert_failed
      000243 5B 06            [ 2]  891 	addw	sp, #6
                           000245   892 	Sstm8s_tim4$TIM4_ARRPreloadConfig$187 ==.
                                    893 ; genLabel
      000245                        894 00107$:
                           000245   895 	Sstm8s_tim4$TIM4_ARRPreloadConfig$188 ==.
                                    896 ;	../SPL/src/stm8s_tim4.c: 242: TIM4->CR1 |= TIM4_CR1_ARPE;
                                    897 ; genPointerGet
      000245 C6 53 40         [ 1]  898 	ld	a, 0x5340
                           000248   899 	Sstm8s_tim4$TIM4_ARRPreloadConfig$189 ==.
                                    900 ;	../SPL/src/stm8s_tim4.c: 240: if (NewState != DISABLE)
                                    901 ; genIfx
      000248 0D 03            [ 1]  902 	tnz	(0x03, sp)
      00024A 26 03            [ 1]  903 	jrne	00130$
      00024C CCr02r57         [ 2]  904 	jp	00102$
      00024F                        905 00130$:
                           00024F   906 	Sstm8s_tim4$TIM4_ARRPreloadConfig$190 ==.
                           00024F   907 	Sstm8s_tim4$TIM4_ARRPreloadConfig$191 ==.
                                    908 ;	../SPL/src/stm8s_tim4.c: 242: TIM4->CR1 |= TIM4_CR1_ARPE;
                                    909 ; genOr
      00024F AA 80            [ 1]  910 	or	a, #0x80
                                    911 ; genPointerSet
      000251 C7 53 40         [ 1]  912 	ld	0x5340, a
                           000254   913 	Sstm8s_tim4$TIM4_ARRPreloadConfig$192 ==.
                                    914 ; genGoto
      000254 CCr02r5C         [ 2]  915 	jp	00104$
                                    916 ; genLabel
      000257                        917 00102$:
                           000257   918 	Sstm8s_tim4$TIM4_ARRPreloadConfig$193 ==.
                           000257   919 	Sstm8s_tim4$TIM4_ARRPreloadConfig$194 ==.
                                    920 ;	../SPL/src/stm8s_tim4.c: 246: TIM4->CR1 &= (uint8_t)(~TIM4_CR1_ARPE);
                                    921 ; genAnd
      000257 A4 7F            [ 1]  922 	and	a, #0x7f
                                    923 ; genPointerSet
      000259 C7 53 40         [ 1]  924 	ld	0x5340, a
                           00025C   925 	Sstm8s_tim4$TIM4_ARRPreloadConfig$195 ==.
                                    926 ; genLabel
      00025C                        927 00104$:
                           00025C   928 	Sstm8s_tim4$TIM4_ARRPreloadConfig$196 ==.
                                    929 ;	../SPL/src/stm8s_tim4.c: 248: }
                                    930 ; genEndFunction
                           00025C   931 	Sstm8s_tim4$TIM4_ARRPreloadConfig$197 ==.
                           00025C   932 	XG$TIM4_ARRPreloadConfig$0$0 ==.
      00025C 81               [ 4]  933 	ret
                           00025D   934 	Sstm8s_tim4$TIM4_ARRPreloadConfig$198 ==.
                           00025D   935 	Sstm8s_tim4$TIM4_GenerateEvent$199 ==.
                                    936 ;	../SPL/src/stm8s_tim4.c: 257: void TIM4_GenerateEvent(TIM4_EventSource_TypeDef TIM4_EventSource)
                                    937 ; genLabel
                                    938 ;	-----------------------------------------
                                    939 ;	 function TIM4_GenerateEvent
                                    940 ;	-----------------------------------------
                                    941 ;	Register assignment is optimal.
                                    942 ;	Stack space usage: 0 bytes.
      00025D                        943 _TIM4_GenerateEvent:
                           00025D   944 	Sstm8s_tim4$TIM4_GenerateEvent$200 ==.
                           00025D   945 	Sstm8s_tim4$TIM4_GenerateEvent$201 ==.
                                    946 ;	../SPL/src/stm8s_tim4.c: 260: assert_param(IS_TIM4_EVENT_SOURCE_OK(TIM4_EventSource));
                                    947 ; genCmpEQorNE
      00025D 7B 03            [ 1]  948 	ld	a, (0x03, sp)
      00025F 4A               [ 1]  949 	dec	a
      000260 26 03            [ 1]  950 	jrne	00111$
      000262 CCr02r74         [ 2]  951 	jp	00104$
      000265                        952 00111$:
                           000265   953 	Sstm8s_tim4$TIM4_GenerateEvent$202 ==.
                                    954 ; skipping generated iCode
                                    955 ; skipping iCode since result will be rematerialized
                                    956 ; skipping iCode since result will be rematerialized
                                    957 ; genIPush
      000265 4B 04            [ 1]  958 	push	#0x04
                           000267   959 	Sstm8s_tim4$TIM4_GenerateEvent$203 ==.
      000267 4B 01            [ 1]  960 	push	#0x01
                           000269   961 	Sstm8s_tim4$TIM4_GenerateEvent$204 ==.
      000269 5F               [ 1]  962 	clrw	x
      00026A 89               [ 2]  963 	pushw	x
                           00026B   964 	Sstm8s_tim4$TIM4_GenerateEvent$205 ==.
                                    965 ; genIPush
      00026B 4Br00            [ 1]  966 	push	#<(___str_0+0)
                           00026D   967 	Sstm8s_tim4$TIM4_GenerateEvent$206 ==.
      00026D 4Bs00            [ 1]  968 	push	#((___str_0+0) >> 8)
                           00026F   969 	Sstm8s_tim4$TIM4_GenerateEvent$207 ==.
                                    970 ; genCall
      00026F CDr00r00         [ 4]  971 	call	_assert_failed
      000272 5B 06            [ 2]  972 	addw	sp, #6
                           000274   973 	Sstm8s_tim4$TIM4_GenerateEvent$208 ==.
                                    974 ; genLabel
      000274                        975 00104$:
                           000274   976 	Sstm8s_tim4$TIM4_GenerateEvent$209 ==.
                                    977 ;	../SPL/src/stm8s_tim4.c: 263: TIM4->EGR = (uint8_t)(TIM4_EventSource);
                                    978 ; genPointerSet
      000274 AE 53 43         [ 2]  979 	ldw	x, #0x5343
      000277 7B 03            [ 1]  980 	ld	a, (0x03, sp)
      000279 F7               [ 1]  981 	ld	(x), a
                                    982 ; genLabel
      00027A                        983 00101$:
                           00027A   984 	Sstm8s_tim4$TIM4_GenerateEvent$210 ==.
                                    985 ;	../SPL/src/stm8s_tim4.c: 264: }
                                    986 ; genEndFunction
                           00027A   987 	Sstm8s_tim4$TIM4_GenerateEvent$211 ==.
                           00027A   988 	XG$TIM4_GenerateEvent$0$0 ==.
      00027A 81               [ 4]  989 	ret
                           00027B   990 	Sstm8s_tim4$TIM4_GenerateEvent$212 ==.
                           00027B   991 	Sstm8s_tim4$TIM4_SetCounter$213 ==.
                                    992 ;	../SPL/src/stm8s_tim4.c: 272: void TIM4_SetCounter(uint8_t Counter)
                                    993 ; genLabel
                                    994 ;	-----------------------------------------
                                    995 ;	 function TIM4_SetCounter
                                    996 ;	-----------------------------------------
                                    997 ;	Register assignment is optimal.
                                    998 ;	Stack space usage: 0 bytes.
      00027B                        999 _TIM4_SetCounter:
                           00027B  1000 	Sstm8s_tim4$TIM4_SetCounter$214 ==.
                           00027B  1001 	Sstm8s_tim4$TIM4_SetCounter$215 ==.
                                   1002 ;	../SPL/src/stm8s_tim4.c: 275: TIM4->CNTR = (uint8_t)(Counter);
                                   1003 ; genPointerSet
      00027B AE 53 44         [ 2] 1004 	ldw	x, #0x5344
      00027E 7B 03            [ 1] 1005 	ld	a, (0x03, sp)
      000280 F7               [ 1] 1006 	ld	(x), a
                                   1007 ; genLabel
      000281                       1008 00101$:
                           000281  1009 	Sstm8s_tim4$TIM4_SetCounter$216 ==.
                                   1010 ;	../SPL/src/stm8s_tim4.c: 276: }
                                   1011 ; genEndFunction
                           000281  1012 	Sstm8s_tim4$TIM4_SetCounter$217 ==.
                           000281  1013 	XG$TIM4_SetCounter$0$0 ==.
      000281 81               [ 4] 1014 	ret
                           000282  1015 	Sstm8s_tim4$TIM4_SetCounter$218 ==.
                           000282  1016 	Sstm8s_tim4$TIM4_SetAutoreload$219 ==.
                                   1017 ;	../SPL/src/stm8s_tim4.c: 284: void TIM4_SetAutoreload(uint8_t Autoreload)
                                   1018 ; genLabel
                                   1019 ;	-----------------------------------------
                                   1020 ;	 function TIM4_SetAutoreload
                                   1021 ;	-----------------------------------------
                                   1022 ;	Register assignment is optimal.
                                   1023 ;	Stack space usage: 0 bytes.
      000282                       1024 _TIM4_SetAutoreload:
                           000282  1025 	Sstm8s_tim4$TIM4_SetAutoreload$220 ==.
                           000282  1026 	Sstm8s_tim4$TIM4_SetAutoreload$221 ==.
                                   1027 ;	../SPL/src/stm8s_tim4.c: 287: TIM4->ARR = (uint8_t)(Autoreload);
                                   1028 ; genPointerSet
      000282 AE 53 46         [ 2] 1029 	ldw	x, #0x5346
      000285 7B 03            [ 1] 1030 	ld	a, (0x03, sp)
      000287 F7               [ 1] 1031 	ld	(x), a
                                   1032 ; genLabel
      000288                       1033 00101$:
                           000288  1034 	Sstm8s_tim4$TIM4_SetAutoreload$222 ==.
                                   1035 ;	../SPL/src/stm8s_tim4.c: 288: }
                                   1036 ; genEndFunction
                           000288  1037 	Sstm8s_tim4$TIM4_SetAutoreload$223 ==.
                           000288  1038 	XG$TIM4_SetAutoreload$0$0 ==.
      000288 81               [ 4] 1039 	ret
                           000289  1040 	Sstm8s_tim4$TIM4_SetAutoreload$224 ==.
                           000289  1041 	Sstm8s_tim4$TIM4_GetCounter$225 ==.
                                   1042 ;	../SPL/src/stm8s_tim4.c: 295: uint8_t TIM4_GetCounter(void)
                                   1043 ; genLabel
                                   1044 ;	-----------------------------------------
                                   1045 ;	 function TIM4_GetCounter
                                   1046 ;	-----------------------------------------
                                   1047 ;	Register assignment is optimal.
                                   1048 ;	Stack space usage: 0 bytes.
      000289                       1049 _TIM4_GetCounter:
                           000289  1050 	Sstm8s_tim4$TIM4_GetCounter$226 ==.
                           000289  1051 	Sstm8s_tim4$TIM4_GetCounter$227 ==.
                                   1052 ;	../SPL/src/stm8s_tim4.c: 298: return (uint8_t)(TIM4->CNTR);
                                   1053 ; genPointerGet
      000289 C6 53 44         [ 1] 1054 	ld	a, 0x5344
                                   1055 ; genReturn
                                   1056 ; genLabel
      00028C                       1057 00101$:
                           00028C  1058 	Sstm8s_tim4$TIM4_GetCounter$228 ==.
                                   1059 ;	../SPL/src/stm8s_tim4.c: 299: }
                                   1060 ; genEndFunction
                           00028C  1061 	Sstm8s_tim4$TIM4_GetCounter$229 ==.
                           00028C  1062 	XG$TIM4_GetCounter$0$0 ==.
      00028C 81               [ 4] 1063 	ret
                           00028D  1064 	Sstm8s_tim4$TIM4_GetCounter$230 ==.
                           00028D  1065 	Sstm8s_tim4$TIM4_GetPrescaler$231 ==.
                                   1066 ;	../SPL/src/stm8s_tim4.c: 306: TIM4_Prescaler_TypeDef TIM4_GetPrescaler(void)
                                   1067 ; genLabel
                                   1068 ;	-----------------------------------------
                                   1069 ;	 function TIM4_GetPrescaler
                                   1070 ;	-----------------------------------------
                                   1071 ;	Register assignment is optimal.
                                   1072 ;	Stack space usage: 0 bytes.
      00028D                       1073 _TIM4_GetPrescaler:
                           00028D  1074 	Sstm8s_tim4$TIM4_GetPrescaler$232 ==.
                           00028D  1075 	Sstm8s_tim4$TIM4_GetPrescaler$233 ==.
                                   1076 ;	../SPL/src/stm8s_tim4.c: 309: return (TIM4_Prescaler_TypeDef)(TIM4->PSCR);
                                   1077 ; genPointerGet
      00028D C6 53 45         [ 1] 1078 	ld	a, 0x5345
                                   1079 ; genReturn
                                   1080 ; genLabel
      000290                       1081 00101$:
                           000290  1082 	Sstm8s_tim4$TIM4_GetPrescaler$234 ==.
                                   1083 ;	../SPL/src/stm8s_tim4.c: 310: }
                                   1084 ; genEndFunction
                           000290  1085 	Sstm8s_tim4$TIM4_GetPrescaler$235 ==.
                           000290  1086 	XG$TIM4_GetPrescaler$0$0 ==.
      000290 81               [ 4] 1087 	ret
                           000291  1088 	Sstm8s_tim4$TIM4_GetPrescaler$236 ==.
                           000291  1089 	Sstm8s_tim4$TIM4_GetFlagStatus$237 ==.
                                   1090 ;	../SPL/src/stm8s_tim4.c: 319: FlagStatus TIM4_GetFlagStatus(TIM4_FLAG_TypeDef TIM4_FLAG)
                                   1091 ; genLabel
                                   1092 ;	-----------------------------------------
                                   1093 ;	 function TIM4_GetFlagStatus
                                   1094 ;	-----------------------------------------
                                   1095 ;	Register assignment is optimal.
                                   1096 ;	Stack space usage: 0 bytes.
      000291                       1097 _TIM4_GetFlagStatus:
                           000291  1098 	Sstm8s_tim4$TIM4_GetFlagStatus$238 ==.
                           000291  1099 	Sstm8s_tim4$TIM4_GetFlagStatus$239 ==.
                                   1100 ;	../SPL/src/stm8s_tim4.c: 324: assert_param(IS_TIM4_GET_FLAG_OK(TIM4_FLAG));
                                   1101 ; genCmpEQorNE
      000291 7B 03            [ 1] 1102 	ld	a, (0x03, sp)
      000293 4A               [ 1] 1103 	dec	a
      000294 26 03            [ 1] 1104 	jrne	00119$
      000296 CCr02rA8         [ 2] 1105 	jp	00107$
      000299                       1106 00119$:
                           000299  1107 	Sstm8s_tim4$TIM4_GetFlagStatus$240 ==.
                                   1108 ; skipping generated iCode
                                   1109 ; skipping iCode since result will be rematerialized
                                   1110 ; skipping iCode since result will be rematerialized
                                   1111 ; genIPush
      000299 4B 44            [ 1] 1112 	push	#0x44
                           00029B  1113 	Sstm8s_tim4$TIM4_GetFlagStatus$241 ==.
      00029B 4B 01            [ 1] 1114 	push	#0x01
                           00029D  1115 	Sstm8s_tim4$TIM4_GetFlagStatus$242 ==.
      00029D 5F               [ 1] 1116 	clrw	x
      00029E 89               [ 2] 1117 	pushw	x
                           00029F  1118 	Sstm8s_tim4$TIM4_GetFlagStatus$243 ==.
                                   1119 ; genIPush
      00029F 4Br00            [ 1] 1120 	push	#<(___str_0+0)
                           0002A1  1121 	Sstm8s_tim4$TIM4_GetFlagStatus$244 ==.
      0002A1 4Bs00            [ 1] 1122 	push	#((___str_0+0) >> 8)
                           0002A3  1123 	Sstm8s_tim4$TIM4_GetFlagStatus$245 ==.
                                   1124 ; genCall
      0002A3 CDr00r00         [ 4] 1125 	call	_assert_failed
      0002A6 5B 06            [ 2] 1126 	addw	sp, #6
                           0002A8  1127 	Sstm8s_tim4$TIM4_GetFlagStatus$246 ==.
                                   1128 ; genLabel
      0002A8                       1129 00107$:
                           0002A8  1130 	Sstm8s_tim4$TIM4_GetFlagStatus$247 ==.
                                   1131 ;	../SPL/src/stm8s_tim4.c: 326: if ((TIM4->SR1 & (uint8_t)TIM4_FLAG)  != 0)
                                   1132 ; genPointerGet
      0002A8 C6 53 42         [ 1] 1133 	ld	a, 0x5342
                                   1134 ; genAnd
      0002AB 14 03            [ 1] 1135 	and	a, (0x03, sp)
                                   1136 ; genIfx
      0002AD 4D               [ 1] 1137 	tnz	a
      0002AE 26 03            [ 1] 1138 	jrne	00121$
      0002B0 CCr02rB8         [ 2] 1139 	jp	00102$
      0002B3                       1140 00121$:
                           0002B3  1141 	Sstm8s_tim4$TIM4_GetFlagStatus$248 ==.
                           0002B3  1142 	Sstm8s_tim4$TIM4_GetFlagStatus$249 ==.
                                   1143 ;	../SPL/src/stm8s_tim4.c: 328: bitstatus = SET;
                                   1144 ; genAssign
      0002B3 A6 01            [ 1] 1145 	ld	a, #0x01
                           0002B5  1146 	Sstm8s_tim4$TIM4_GetFlagStatus$250 ==.
                                   1147 ; genGoto
      0002B5 CCr02rB9         [ 2] 1148 	jp	00103$
                                   1149 ; genLabel
      0002B8                       1150 00102$:
                           0002B8  1151 	Sstm8s_tim4$TIM4_GetFlagStatus$251 ==.
                           0002B8  1152 	Sstm8s_tim4$TIM4_GetFlagStatus$252 ==.
                                   1153 ;	../SPL/src/stm8s_tim4.c: 332: bitstatus = RESET;
                                   1154 ; genAssign
      0002B8 4F               [ 1] 1155 	clr	a
                           0002B9  1156 	Sstm8s_tim4$TIM4_GetFlagStatus$253 ==.
                                   1157 ; genLabel
      0002B9                       1158 00103$:
                           0002B9  1159 	Sstm8s_tim4$TIM4_GetFlagStatus$254 ==.
                                   1160 ;	../SPL/src/stm8s_tim4.c: 334: return ((FlagStatus)bitstatus);
                                   1161 ; genReturn
                                   1162 ; genLabel
      0002B9                       1163 00104$:
                           0002B9  1164 	Sstm8s_tim4$TIM4_GetFlagStatus$255 ==.
                                   1165 ;	../SPL/src/stm8s_tim4.c: 335: }
                                   1166 ; genEndFunction
                           0002B9  1167 	Sstm8s_tim4$TIM4_GetFlagStatus$256 ==.
                           0002B9  1168 	XG$TIM4_GetFlagStatus$0$0 ==.
      0002B9 81               [ 4] 1169 	ret
                           0002BA  1170 	Sstm8s_tim4$TIM4_GetFlagStatus$257 ==.
                           0002BA  1171 	Sstm8s_tim4$TIM4_ClearFlag$258 ==.
                                   1172 ;	../SPL/src/stm8s_tim4.c: 344: void TIM4_ClearFlag(TIM4_FLAG_TypeDef TIM4_FLAG)
                                   1173 ; genLabel
                                   1174 ;	-----------------------------------------
                                   1175 ;	 function TIM4_ClearFlag
                                   1176 ;	-----------------------------------------
                                   1177 ;	Register assignment is optimal.
                                   1178 ;	Stack space usage: 0 bytes.
      0002BA                       1179 _TIM4_ClearFlag:
                           0002BA  1180 	Sstm8s_tim4$TIM4_ClearFlag$259 ==.
                           0002BA  1181 	Sstm8s_tim4$TIM4_ClearFlag$260 ==.
                                   1182 ;	../SPL/src/stm8s_tim4.c: 347: assert_param(IS_TIM4_GET_FLAG_OK(TIM4_FLAG));
                                   1183 ; genCmpEQorNE
      0002BA 7B 03            [ 1] 1184 	ld	a, (0x03, sp)
      0002BC 4A               [ 1] 1185 	dec	a
      0002BD 26 03            [ 1] 1186 	jrne	00111$
      0002BF CCr02rD1         [ 2] 1187 	jp	00104$
      0002C2                       1188 00111$:
                           0002C2  1189 	Sstm8s_tim4$TIM4_ClearFlag$261 ==.
                                   1190 ; skipping generated iCode
                                   1191 ; skipping iCode since result will be rematerialized
                                   1192 ; skipping iCode since result will be rematerialized
                                   1193 ; genIPush
      0002C2 4B 5B            [ 1] 1194 	push	#0x5b
                           0002C4  1195 	Sstm8s_tim4$TIM4_ClearFlag$262 ==.
      0002C4 4B 01            [ 1] 1196 	push	#0x01
                           0002C6  1197 	Sstm8s_tim4$TIM4_ClearFlag$263 ==.
      0002C6 5F               [ 1] 1198 	clrw	x
      0002C7 89               [ 2] 1199 	pushw	x
                           0002C8  1200 	Sstm8s_tim4$TIM4_ClearFlag$264 ==.
                                   1201 ; genIPush
      0002C8 4Br00            [ 1] 1202 	push	#<(___str_0+0)
                           0002CA  1203 	Sstm8s_tim4$TIM4_ClearFlag$265 ==.
      0002CA 4Bs00            [ 1] 1204 	push	#((___str_0+0) >> 8)
                           0002CC  1205 	Sstm8s_tim4$TIM4_ClearFlag$266 ==.
                                   1206 ; genCall
      0002CC CDr00r00         [ 4] 1207 	call	_assert_failed
      0002CF 5B 06            [ 2] 1208 	addw	sp, #6
                           0002D1  1209 	Sstm8s_tim4$TIM4_ClearFlag$267 ==.
                                   1210 ; genLabel
      0002D1                       1211 00104$:
                           0002D1  1212 	Sstm8s_tim4$TIM4_ClearFlag$268 ==.
                                   1213 ;	../SPL/src/stm8s_tim4.c: 350: TIM4->SR1 = (uint8_t)(~TIM4_FLAG);
                                   1214 ; genCpl
      0002D1 7B 03            [ 1] 1215 	ld	a, (0x03, sp)
      0002D3 43               [ 1] 1216 	cpl	a
                                   1217 ; genPointerSet
      0002D4 C7 53 42         [ 1] 1218 	ld	0x5342, a
                                   1219 ; genLabel
      0002D7                       1220 00101$:
                           0002D7  1221 	Sstm8s_tim4$TIM4_ClearFlag$269 ==.
                                   1222 ;	../SPL/src/stm8s_tim4.c: 351: }
                                   1223 ; genEndFunction
                           0002D7  1224 	Sstm8s_tim4$TIM4_ClearFlag$270 ==.
                           0002D7  1225 	XG$TIM4_ClearFlag$0$0 ==.
      0002D7 81               [ 4] 1226 	ret
                           0002D8  1227 	Sstm8s_tim4$TIM4_ClearFlag$271 ==.
                           0002D8  1228 	Sstm8s_tim4$TIM4_GetITStatus$272 ==.
                                   1229 ;	../SPL/src/stm8s_tim4.c: 360: ITStatus TIM4_GetITStatus(TIM4_IT_TypeDef TIM4_IT)
                                   1230 ; genLabel
                                   1231 ;	-----------------------------------------
                                   1232 ;	 function TIM4_GetITStatus
                                   1233 ;	-----------------------------------------
                                   1234 ;	Register assignment is optimal.
                                   1235 ;	Stack space usage: 1 bytes.
      0002D8                       1236 _TIM4_GetITStatus:
                           0002D8  1237 	Sstm8s_tim4$TIM4_GetITStatus$273 ==.
      0002D8 88               [ 1] 1238 	push	a
                           0002D9  1239 	Sstm8s_tim4$TIM4_GetITStatus$274 ==.
                           0002D9  1240 	Sstm8s_tim4$TIM4_GetITStatus$275 ==.
                                   1241 ;	../SPL/src/stm8s_tim4.c: 367: assert_param(IS_TIM4_IT_OK(TIM4_IT));
                                   1242 ; genCmpEQorNE
      0002D9 7B 04            [ 1] 1243 	ld	a, (0x04, sp)
      0002DB 4A               [ 1] 1244 	dec	a
      0002DC 26 03            [ 1] 1245 	jrne	00125$
      0002DE CCr02rF0         [ 2] 1246 	jp	00108$
      0002E1                       1247 00125$:
                           0002E1  1248 	Sstm8s_tim4$TIM4_GetITStatus$276 ==.
                                   1249 ; skipping generated iCode
                                   1250 ; skipping iCode since result will be rematerialized
                                   1251 ; skipping iCode since result will be rematerialized
                                   1252 ; genIPush
      0002E1 4B 6F            [ 1] 1253 	push	#0x6f
                           0002E3  1254 	Sstm8s_tim4$TIM4_GetITStatus$277 ==.
      0002E3 4B 01            [ 1] 1255 	push	#0x01
                           0002E5  1256 	Sstm8s_tim4$TIM4_GetITStatus$278 ==.
      0002E5 5F               [ 1] 1257 	clrw	x
      0002E6 89               [ 2] 1258 	pushw	x
                           0002E7  1259 	Sstm8s_tim4$TIM4_GetITStatus$279 ==.
                                   1260 ; genIPush
      0002E7 4Br00            [ 1] 1261 	push	#<(___str_0+0)
                           0002E9  1262 	Sstm8s_tim4$TIM4_GetITStatus$280 ==.
      0002E9 4Bs00            [ 1] 1263 	push	#((___str_0+0) >> 8)
                           0002EB  1264 	Sstm8s_tim4$TIM4_GetITStatus$281 ==.
                                   1265 ; genCall
      0002EB CDr00r00         [ 4] 1266 	call	_assert_failed
      0002EE 5B 06            [ 2] 1267 	addw	sp, #6
                           0002F0  1268 	Sstm8s_tim4$TIM4_GetITStatus$282 ==.
                                   1269 ; genLabel
      0002F0                       1270 00108$:
                           0002F0  1271 	Sstm8s_tim4$TIM4_GetITStatus$283 ==.
                                   1272 ;	../SPL/src/stm8s_tim4.c: 369: itstatus = (uint8_t)(TIM4->SR1 & (uint8_t)TIM4_IT);
                                   1273 ; genPointerGet
      0002F0 C6 53 42         [ 1] 1274 	ld	a, 0x5342
                                   1275 ; genAnd
      0002F3 14 04            [ 1] 1276 	and	a, (0x04, sp)
                                   1277 ; genAssign
      0002F5 6B 01            [ 1] 1278 	ld	(0x01, sp), a
                           0002F7  1279 	Sstm8s_tim4$TIM4_GetITStatus$284 ==.
                                   1280 ;	../SPL/src/stm8s_tim4.c: 371: itenable = (uint8_t)(TIM4->IER & (uint8_t)TIM4_IT);
                                   1281 ; genPointerGet
      0002F7 C6 53 41         [ 1] 1282 	ld	a, 0x5341
                                   1283 ; genAnd
      0002FA 14 04            [ 1] 1284 	and	a, (0x04, sp)
                                   1285 ; genAssign
                           0002FC  1286 	Sstm8s_tim4$TIM4_GetITStatus$285 ==.
                                   1287 ;	../SPL/src/stm8s_tim4.c: 373: if ((itstatus != (uint8_t)RESET ) && (itenable != (uint8_t)RESET ))
                                   1288 ; genIfx
      0002FC 0D 01            [ 1] 1289 	tnz	(0x01, sp)
      0002FE 26 03            [ 1] 1290 	jrne	00127$
      000300 CCr03r0E         [ 2] 1291 	jp	00102$
      000303                       1292 00127$:
                                   1293 ; genIfx
      000303 4D               [ 1] 1294 	tnz	a
      000304 26 03            [ 1] 1295 	jrne	00128$
      000306 CCr03r0E         [ 2] 1296 	jp	00102$
      000309                       1297 00128$:
                           000309  1298 	Sstm8s_tim4$TIM4_GetITStatus$286 ==.
                           000309  1299 	Sstm8s_tim4$TIM4_GetITStatus$287 ==.
                                   1300 ;	../SPL/src/stm8s_tim4.c: 375: bitstatus = (ITStatus)SET;
                                   1301 ; genAssign
      000309 A6 01            [ 1] 1302 	ld	a, #0x01
                           00030B  1303 	Sstm8s_tim4$TIM4_GetITStatus$288 ==.
                                   1304 ; genGoto
      00030B CCr03r0F         [ 2] 1305 	jp	00103$
                                   1306 ; genLabel
      00030E                       1307 00102$:
                           00030E  1308 	Sstm8s_tim4$TIM4_GetITStatus$289 ==.
                           00030E  1309 	Sstm8s_tim4$TIM4_GetITStatus$290 ==.
                                   1310 ;	../SPL/src/stm8s_tim4.c: 379: bitstatus = (ITStatus)RESET;
                                   1311 ; genAssign
      00030E 4F               [ 1] 1312 	clr	a
                           00030F  1313 	Sstm8s_tim4$TIM4_GetITStatus$291 ==.
                                   1314 ; genLabel
      00030F                       1315 00103$:
                           00030F  1316 	Sstm8s_tim4$TIM4_GetITStatus$292 ==.
                                   1317 ;	../SPL/src/stm8s_tim4.c: 381: return ((ITStatus)bitstatus);
                                   1318 ; genReturn
                                   1319 ; genLabel
      00030F                       1320 00105$:
                           00030F  1321 	Sstm8s_tim4$TIM4_GetITStatus$293 ==.
                                   1322 ;	../SPL/src/stm8s_tim4.c: 382: }
                                   1323 ; genEndFunction
      00030F 5B 01            [ 2] 1324 	addw	sp, #1
                           000311  1325 	Sstm8s_tim4$TIM4_GetITStatus$294 ==.
                           000311  1326 	Sstm8s_tim4$TIM4_GetITStatus$295 ==.
                           000311  1327 	XG$TIM4_GetITStatus$0$0 ==.
      000311 81               [ 4] 1328 	ret
                           000312  1329 	Sstm8s_tim4$TIM4_GetITStatus$296 ==.
                           000312  1330 	Sstm8s_tim4$TIM4_ClearITPendingBit$297 ==.
                                   1331 ;	../SPL/src/stm8s_tim4.c: 391: void TIM4_ClearITPendingBit(TIM4_IT_TypeDef TIM4_IT)
                                   1332 ; genLabel
                                   1333 ;	-----------------------------------------
                                   1334 ;	 function TIM4_ClearITPendingBit
                                   1335 ;	-----------------------------------------
                                   1336 ;	Register assignment is optimal.
                                   1337 ;	Stack space usage: 0 bytes.
      000312                       1338 _TIM4_ClearITPendingBit:
                           000312  1339 	Sstm8s_tim4$TIM4_ClearITPendingBit$298 ==.
                           000312  1340 	Sstm8s_tim4$TIM4_ClearITPendingBit$299 ==.
                                   1341 ;	../SPL/src/stm8s_tim4.c: 394: assert_param(IS_TIM4_IT_OK(TIM4_IT));
                                   1342 ; genCmpEQorNE
      000312 7B 03            [ 1] 1343 	ld	a, (0x03, sp)
      000314 4A               [ 1] 1344 	dec	a
      000315 26 03            [ 1] 1345 	jrne	00111$
      000317 CCr03r29         [ 2] 1346 	jp	00104$
      00031A                       1347 00111$:
                           00031A  1348 	Sstm8s_tim4$TIM4_ClearITPendingBit$300 ==.
                                   1349 ; skipping generated iCode
                                   1350 ; skipping iCode since result will be rematerialized
                                   1351 ; skipping iCode since result will be rematerialized
                                   1352 ; genIPush
      00031A 4B 8A            [ 1] 1353 	push	#0x8a
                           00031C  1354 	Sstm8s_tim4$TIM4_ClearITPendingBit$301 ==.
      00031C 4B 01            [ 1] 1355 	push	#0x01
                           00031E  1356 	Sstm8s_tim4$TIM4_ClearITPendingBit$302 ==.
      00031E 5F               [ 1] 1357 	clrw	x
      00031F 89               [ 2] 1358 	pushw	x
                           000320  1359 	Sstm8s_tim4$TIM4_ClearITPendingBit$303 ==.
                                   1360 ; genIPush
      000320 4Br00            [ 1] 1361 	push	#<(___str_0+0)
                           000322  1362 	Sstm8s_tim4$TIM4_ClearITPendingBit$304 ==.
      000322 4Bs00            [ 1] 1363 	push	#((___str_0+0) >> 8)
                           000324  1364 	Sstm8s_tim4$TIM4_ClearITPendingBit$305 ==.
                                   1365 ; genCall
      000324 CDr00r00         [ 4] 1366 	call	_assert_failed
      000327 5B 06            [ 2] 1367 	addw	sp, #6
                           000329  1368 	Sstm8s_tim4$TIM4_ClearITPendingBit$306 ==.
                                   1369 ; genLabel
      000329                       1370 00104$:
                           000329  1371 	Sstm8s_tim4$TIM4_ClearITPendingBit$307 ==.
                                   1372 ;	../SPL/src/stm8s_tim4.c: 397: TIM4->SR1 = (uint8_t)(~TIM4_IT);
                                   1373 ; genCpl
      000329 7B 03            [ 1] 1374 	ld	a, (0x03, sp)
      00032B 43               [ 1] 1375 	cpl	a
                                   1376 ; genPointerSet
      00032C C7 53 42         [ 1] 1377 	ld	0x5342, a
                                   1378 ; genLabel
      00032F                       1379 00101$:
                           00032F  1380 	Sstm8s_tim4$TIM4_ClearITPendingBit$308 ==.
                                   1381 ;	../SPL/src/stm8s_tim4.c: 398: }
                                   1382 ; genEndFunction
                           00032F  1383 	Sstm8s_tim4$TIM4_ClearITPendingBit$309 ==.
                           00032F  1384 	XG$TIM4_ClearITPendingBit$0$0 ==.
      00032F 81               [ 4] 1385 	ret
                           000330  1386 	Sstm8s_tim4$TIM4_ClearITPendingBit$310 ==.
                                   1387 	.area CODE
                                   1388 	.area CONST
                           000000  1389 Fstm8s_tim4$__str_0$0_0$0 == .
                                   1390 	.area CONST
      000000                       1391 ___str_0:
      000000 2E 2E 2F 53 50 4C 2F  1392 	.ascii "../SPL/src/stm8s_tim4.c"
             73 72 63 2F 73 74 6D
             38 73 5F 74 69 6D 34
             2E 63
      000017 00                    1393 	.db 0x00
                                   1394 	.area CODE
                                   1395 	.area INITIALIZER
                                   1396 	.area CABS (ABS)
                                   1397 
                                   1398 	.area .debug_line (NOLOAD)
      000000 00 00 03 A7           1399 	.dw	0,Ldebug_line_end-Ldebug_line_start
      000004                       1400 Ldebug_line_start:
      000004 00 02                 1401 	.dw	2
      000006 00 00 00 78           1402 	.dw	0,Ldebug_line_stmt-6-Ldebug_line_start
      00000A 01                    1403 	.db	1
      00000B 01                    1404 	.db	1
      00000C FB                    1405 	.db	-5
      00000D 0F                    1406 	.db	15
      00000E 0A                    1407 	.db	10
      00000F 00                    1408 	.db	0
      000010 01                    1409 	.db	1
      000011 01                    1410 	.db	1
      000012 01                    1411 	.db	1
      000013 01                    1412 	.db	1
      000014 00                    1413 	.db	0
      000015 00                    1414 	.db	0
      000016 00                    1415 	.db	0
      000017 01                    1416 	.db	1
      000018 43 3A 5C 50 72 6F 67  1417 	.ascii "C:\Program Files\SDCC\bin\..\include\stm8"
             72 61 6D 20 46 69 6C
             65 73 5C 53 44 43 43
             08 69 6E 5C 2E 2E 5C
             69 6E 63 6C 75 64 65
             5C 73 74 6D 38
      000040 00                    1418 	.db	0
      000041 43 3A 5C 50 72 6F 67  1419 	.ascii "C:\Program Files\SDCC\bin\..\include"
             72 61 6D 20 46 69 6C
             65 73 5C 53 44 43 43
             08 69 6E 5C 2E 2E 5C
             69 6E 63 6C 75 64 65
      000064 00                    1420 	.db	0
      000065 00                    1421 	.db	0
      000066 2E 2E 2F 53 50 4C 2F  1422 	.ascii "../SPL/src/stm8s_tim4.c"
             73 72 63 2F 73 74 6D
             38 73 5F 74 69 6D 34
             2E 63
      00007D 00                    1423 	.db	0
      00007E 00                    1424 	.uleb128	0
      00007F 00                    1425 	.uleb128	0
      000080 00                    1426 	.uleb128	0
      000081 00                    1427 	.db	0
      000082                       1428 Ldebug_line_stmt:
      000082 00                    1429 	.db	0
      000083 05                    1430 	.uleb128	5
      000084 02                    1431 	.db	2
      000085 00 00r00r00           1432 	.dw	0,(Sstm8s_tim4$TIM4_DeInit$0)
      000089 03                    1433 	.db	3
      00008A 30                    1434 	.sleb128	48
      00008B 01                    1435 	.db	1
      00008C 09                    1436 	.db	9
      00008D 00 00                 1437 	.dw	Sstm8s_tim4$TIM4_DeInit$2-Sstm8s_tim4$TIM4_DeInit$0
      00008F 03                    1438 	.db	3
      000090 02                    1439 	.sleb128	2
      000091 01                    1440 	.db	1
      000092 09                    1441 	.db	9
      000093 00 04                 1442 	.dw	Sstm8s_tim4$TIM4_DeInit$3-Sstm8s_tim4$TIM4_DeInit$2
      000095 03                    1443 	.db	3
      000096 01                    1444 	.sleb128	1
      000097 01                    1445 	.db	1
      000098 09                    1446 	.db	9
      000099 00 04                 1447 	.dw	Sstm8s_tim4$TIM4_DeInit$4-Sstm8s_tim4$TIM4_DeInit$3
      00009B 03                    1448 	.db	3
      00009C 01                    1449 	.sleb128	1
      00009D 01                    1450 	.db	1
      00009E 09                    1451 	.db	9
      00009F 00 04                 1452 	.dw	Sstm8s_tim4$TIM4_DeInit$5-Sstm8s_tim4$TIM4_DeInit$4
      0000A1 03                    1453 	.db	3
      0000A2 01                    1454 	.sleb128	1
      0000A3 01                    1455 	.db	1
      0000A4 09                    1456 	.db	9
      0000A5 00 04                 1457 	.dw	Sstm8s_tim4$TIM4_DeInit$6-Sstm8s_tim4$TIM4_DeInit$5
      0000A7 03                    1458 	.db	3
      0000A8 01                    1459 	.sleb128	1
      0000A9 01                    1460 	.db	1
      0000AA 09                    1461 	.db	9
      0000AB 00 04                 1462 	.dw	Sstm8s_tim4$TIM4_DeInit$7-Sstm8s_tim4$TIM4_DeInit$6
      0000AD 03                    1463 	.db	3
      0000AE 01                    1464 	.sleb128	1
      0000AF 01                    1465 	.db	1
      0000B0 09                    1466 	.db	9
      0000B1 00 04                 1467 	.dw	Sstm8s_tim4$TIM4_DeInit$8-Sstm8s_tim4$TIM4_DeInit$7
      0000B3 03                    1468 	.db	3
      0000B4 01                    1469 	.sleb128	1
      0000B5 01                    1470 	.db	1
      0000B6 09                    1471 	.db	9
      0000B7 00 01                 1472 	.dw	1+Sstm8s_tim4$TIM4_DeInit$9-Sstm8s_tim4$TIM4_DeInit$8
      0000B9 00                    1473 	.db	0
      0000BA 01                    1474 	.uleb128	1
      0000BB 01                    1475 	.db	1
      0000BC 00                    1476 	.db	0
      0000BD 05                    1477 	.uleb128	5
      0000BE 02                    1478 	.db	2
      0000BF 00 00r00r19           1479 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$11)
      0000C3 03                    1480 	.db	3
      0000C4 C0 00                 1481 	.sleb128	64
      0000C6 01                    1482 	.db	1
      0000C7 09                    1483 	.db	9
      0000C8 00 00                 1484 	.dw	Sstm8s_tim4$TIM4_TimeBaseInit$13-Sstm8s_tim4$TIM4_TimeBaseInit$11
      0000CA 03                    1485 	.db	3
      0000CB 03                    1486 	.sleb128	3
      0000CC 01                    1487 	.db	1
      0000CD 09                    1488 	.db	9
      0000CE 00 54                 1489 	.dw	Sstm8s_tim4$TIM4_TimeBaseInit$27-Sstm8s_tim4$TIM4_TimeBaseInit$13
      0000D0 03                    1490 	.db	3
      0000D1 02                    1491 	.sleb128	2
      0000D2 01                    1492 	.db	1
      0000D3 09                    1493 	.db	9
      0000D4 00 06                 1494 	.dw	Sstm8s_tim4$TIM4_TimeBaseInit$28-Sstm8s_tim4$TIM4_TimeBaseInit$27
      0000D6 03                    1495 	.db	3
      0000D7 02                    1496 	.sleb128	2
      0000D8 01                    1497 	.db	1
      0000D9 09                    1498 	.db	9
      0000DA 00 06                 1499 	.dw	Sstm8s_tim4$TIM4_TimeBaseInit$29-Sstm8s_tim4$TIM4_TimeBaseInit$28
      0000DC 03                    1500 	.db	3
      0000DD 01                    1501 	.sleb128	1
      0000DE 01                    1502 	.db	1
      0000DF 09                    1503 	.db	9
      0000E0 00 01                 1504 	.dw	1+Sstm8s_tim4$TIM4_TimeBaseInit$30-Sstm8s_tim4$TIM4_TimeBaseInit$29
      0000E2 00                    1505 	.db	0
      0000E3 01                    1506 	.uleb128	1
      0000E4 01                    1507 	.db	1
      0000E5 00                    1508 	.db	0
      0000E6 05                    1509 	.uleb128	5
      0000E7 02                    1510 	.db	2
      0000E8 00 00r00r7A           1511 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$32)
      0000EC 03                    1512 	.db	3
      0000ED D0 00                 1513 	.sleb128	80
      0000EF 01                    1514 	.db	1
      0000F0 09                    1515 	.db	9
      0000F1 00 00                 1516 	.dw	Sstm8s_tim4$TIM4_Cmd$34-Sstm8s_tim4$TIM4_Cmd$32
      0000F3 03                    1517 	.db	3
      0000F4 03                    1518 	.sleb128	3
      0000F5 01                    1519 	.db	1
      0000F6 09                    1520 	.db	9
      0000F7 00 1E                 1521 	.dw	Sstm8s_tim4$TIM4_Cmd$42-Sstm8s_tim4$TIM4_Cmd$34
      0000F9 03                    1522 	.db	3
      0000FA 05                    1523 	.sleb128	5
      0000FB 01                    1524 	.db	1
      0000FC 09                    1525 	.db	9
      0000FD 00 03                 1526 	.dw	Sstm8s_tim4$TIM4_Cmd$43-Sstm8s_tim4$TIM4_Cmd$42
      0000FF 03                    1527 	.db	3
      000100 7E                    1528 	.sleb128	-2
      000101 01                    1529 	.db	1
      000102 09                    1530 	.db	9
      000103 00 07                 1531 	.dw	Sstm8s_tim4$TIM4_Cmd$45-Sstm8s_tim4$TIM4_Cmd$43
      000105 03                    1532 	.db	3
      000106 02                    1533 	.sleb128	2
      000107 01                    1534 	.db	1
      000108 09                    1535 	.db	9
      000109 00 08                 1536 	.dw	Sstm8s_tim4$TIM4_Cmd$48-Sstm8s_tim4$TIM4_Cmd$45
      00010B 03                    1537 	.db	3
      00010C 04                    1538 	.sleb128	4
      00010D 01                    1539 	.db	1
      00010E 09                    1540 	.db	9
      00010F 00 05                 1541 	.dw	Sstm8s_tim4$TIM4_Cmd$50-Sstm8s_tim4$TIM4_Cmd$48
      000111 03                    1542 	.db	3
      000112 02                    1543 	.sleb128	2
      000113 01                    1544 	.db	1
      000114 09                    1545 	.db	9
      000115 00 01                 1546 	.dw	1+Sstm8s_tim4$TIM4_Cmd$51-Sstm8s_tim4$TIM4_Cmd$50
      000117 00                    1547 	.db	0
      000118 01                    1548 	.uleb128	1
      000119 01                    1549 	.db	1
      00011A 00                    1550 	.db	0
      00011B 05                    1551 	.uleb128	5
      00011C 02                    1552 	.db	2
      00011D 00 00r00rB0           1553 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$53)
      000121 03                    1554 	.db	3
      000122 EA 00                 1555 	.sleb128	106
      000124 01                    1556 	.db	1
      000125 09                    1557 	.db	9
      000126 00 01                 1558 	.dw	Sstm8s_tim4$TIM4_ITConfig$56-Sstm8s_tim4$TIM4_ITConfig$53
      000128 03                    1559 	.db	3
      000129 03                    1560 	.sleb128	3
      00012A 01                    1561 	.db	1
      00012B 09                    1562 	.db	9
      00012C 00 17                 1563 	.dw	Sstm8s_tim4$TIM4_ITConfig$64-Sstm8s_tim4$TIM4_ITConfig$56
      00012E 03                    1564 	.db	3
      00012F 01                    1565 	.sleb128	1
      000130 01                    1566 	.db	1
      000131 09                    1567 	.db	9
      000132 00 1E                 1568 	.dw	Sstm8s_tim4$TIM4_ITConfig$72-Sstm8s_tim4$TIM4_ITConfig$64
      000134 03                    1569 	.db	3
      000135 05                    1570 	.sleb128	5
      000136 01                    1571 	.db	1
      000137 09                    1572 	.db	9
      000138 00 03                 1573 	.dw	Sstm8s_tim4$TIM4_ITConfig$73-Sstm8s_tim4$TIM4_ITConfig$72
      00013A 03                    1574 	.db	3
      00013B 7D                    1575 	.sleb128	-3
      00013C 01                    1576 	.db	1
      00013D 09                    1577 	.db	9
      00013E 00 07                 1578 	.dw	Sstm8s_tim4$TIM4_ITConfig$75-Sstm8s_tim4$TIM4_ITConfig$73
      000140 03                    1579 	.db	3
      000141 03                    1580 	.sleb128	3
      000142 01                    1581 	.db	1
      000143 09                    1582 	.db	9
      000144 00 08                 1583 	.dw	Sstm8s_tim4$TIM4_ITConfig$78-Sstm8s_tim4$TIM4_ITConfig$75
      000146 03                    1584 	.db	3
      000147 05                    1585 	.sleb128	5
      000148 01                    1586 	.db	1
      000149 09                    1587 	.db	9
      00014A 00 0C                 1588 	.dw	Sstm8s_tim4$TIM4_ITConfig$82-Sstm8s_tim4$TIM4_ITConfig$78
      00014C 03                    1589 	.db	3
      00014D 02                    1590 	.sleb128	2
      00014E 01                    1591 	.db	1
      00014F 09                    1592 	.db	9
      000150 00 02                 1593 	.dw	1+Sstm8s_tim4$TIM4_ITConfig$84-Sstm8s_tim4$TIM4_ITConfig$82
      000152 00                    1594 	.db	0
      000153 01                    1595 	.uleb128	1
      000154 01                    1596 	.db	1
      000155 00                    1597 	.db	0
      000156 05                    1598 	.uleb128	5
      000157 02                    1599 	.db	2
      000158 00 00r01r06           1600 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$86)
      00015C 03                    1601 	.db	3
      00015D 82 01                 1602 	.sleb128	130
      00015F 01                    1603 	.db	1
      000160 09                    1604 	.db	9
      000161 00 00                 1605 	.dw	Sstm8s_tim4$TIM4_UpdateDisableConfig$88-Sstm8s_tim4$TIM4_UpdateDisableConfig$86
      000163 03                    1606 	.db	3
      000164 03                    1607 	.sleb128	3
      000165 01                    1608 	.db	1
      000166 09                    1609 	.db	9
      000167 00 1E                 1610 	.dw	Sstm8s_tim4$TIM4_UpdateDisableConfig$96-Sstm8s_tim4$TIM4_UpdateDisableConfig$88
      000169 03                    1611 	.db	3
      00016A 05                    1612 	.sleb128	5
      00016B 01                    1613 	.db	1
      00016C 09                    1614 	.db	9
      00016D 00 03                 1615 	.dw	Sstm8s_tim4$TIM4_UpdateDisableConfig$97-Sstm8s_tim4$TIM4_UpdateDisableConfig$96
      00016F 03                    1616 	.db	3
      000170 7E                    1617 	.sleb128	-2
      000171 01                    1618 	.db	1
      000172 09                    1619 	.db	9
      000173 00 07                 1620 	.dw	Sstm8s_tim4$TIM4_UpdateDisableConfig$99-Sstm8s_tim4$TIM4_UpdateDisableConfig$97
      000175 03                    1621 	.db	3
      000176 02                    1622 	.sleb128	2
      000177 01                    1623 	.db	1
      000178 09                    1624 	.db	9
      000179 00 08                 1625 	.dw	Sstm8s_tim4$TIM4_UpdateDisableConfig$102-Sstm8s_tim4$TIM4_UpdateDisableConfig$99
      00017B 03                    1626 	.db	3
      00017C 04                    1627 	.sleb128	4
      00017D 01                    1628 	.db	1
      00017E 09                    1629 	.db	9
      00017F 00 05                 1630 	.dw	Sstm8s_tim4$TIM4_UpdateDisableConfig$104-Sstm8s_tim4$TIM4_UpdateDisableConfig$102
      000181 03                    1631 	.db	3
      000182 02                    1632 	.sleb128	2
      000183 01                    1633 	.db	1
      000184 09                    1634 	.db	9
      000185 00 01                 1635 	.dw	1+Sstm8s_tim4$TIM4_UpdateDisableConfig$105-Sstm8s_tim4$TIM4_UpdateDisableConfig$104
      000187 00                    1636 	.db	0
      000188 01                    1637 	.uleb128	1
      000189 01                    1638 	.db	1
      00018A 00                    1639 	.db	0
      00018B 05                    1640 	.uleb128	5
      00018C 02                    1641 	.db	2
      00018D 00 00r01r3C           1642 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$107)
      000191 03                    1643 	.db	3
      000192 9A 01                 1644 	.sleb128	154
      000194 01                    1645 	.db	1
      000195 09                    1646 	.db	9
      000196 00 00                 1647 	.dw	Sstm8s_tim4$TIM4_UpdateRequestConfig$109-Sstm8s_tim4$TIM4_UpdateRequestConfig$107
      000198 03                    1648 	.db	3
      000199 03                    1649 	.sleb128	3
      00019A 01                    1650 	.db	1
      00019B 09                    1651 	.db	9
      00019C 00 1E                 1652 	.dw	Sstm8s_tim4$TIM4_UpdateRequestConfig$117-Sstm8s_tim4$TIM4_UpdateRequestConfig$109
      00019E 03                    1653 	.db	3
      00019F 05                    1654 	.sleb128	5
      0001A0 01                    1655 	.db	1
      0001A1 09                    1656 	.db	9
      0001A2 00 03                 1657 	.dw	Sstm8s_tim4$TIM4_UpdateRequestConfig$118-Sstm8s_tim4$TIM4_UpdateRequestConfig$117
      0001A4 03                    1658 	.db	3
      0001A5 7E                    1659 	.sleb128	-2
      0001A6 01                    1660 	.db	1
      0001A7 09                    1661 	.db	9
      0001A8 00 07                 1662 	.dw	Sstm8s_tim4$TIM4_UpdateRequestConfig$120-Sstm8s_tim4$TIM4_UpdateRequestConfig$118
      0001AA 03                    1663 	.db	3
      0001AB 02                    1664 	.sleb128	2
      0001AC 01                    1665 	.db	1
      0001AD 09                    1666 	.db	9
      0001AE 00 08                 1667 	.dw	Sstm8s_tim4$TIM4_UpdateRequestConfig$123-Sstm8s_tim4$TIM4_UpdateRequestConfig$120
      0001B0 03                    1668 	.db	3
      0001B1 04                    1669 	.sleb128	4
      0001B2 01                    1670 	.db	1
      0001B3 09                    1671 	.db	9
      0001B4 00 05                 1672 	.dw	Sstm8s_tim4$TIM4_UpdateRequestConfig$125-Sstm8s_tim4$TIM4_UpdateRequestConfig$123
      0001B6 03                    1673 	.db	3
      0001B7 02                    1674 	.sleb128	2
      0001B8 01                    1675 	.db	1
      0001B9 09                    1676 	.db	9
      0001BA 00 01                 1677 	.dw	1+Sstm8s_tim4$TIM4_UpdateRequestConfig$126-Sstm8s_tim4$TIM4_UpdateRequestConfig$125
      0001BC 00                    1678 	.db	0
      0001BD 01                    1679 	.uleb128	1
      0001BE 01                    1680 	.db	1
      0001BF 00                    1681 	.db	0
      0001C0 05                    1682 	.uleb128	5
      0001C1 02                    1683 	.db	2
      0001C2 00 00r01r72           1684 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$128)
      0001C6 03                    1685 	.db	3
      0001C7 B2 01                 1686 	.sleb128	178
      0001C9 01                    1687 	.db	1
      0001CA 09                    1688 	.db	9
      0001CB 00 00                 1689 	.dw	Sstm8s_tim4$TIM4_SelectOnePulseMode$130-Sstm8s_tim4$TIM4_SelectOnePulseMode$128
      0001CD 03                    1690 	.db	3
      0001CE 03                    1691 	.sleb128	3
      0001CF 01                    1692 	.db	1
      0001D0 09                    1693 	.db	9
      0001D1 00 1E                 1694 	.dw	Sstm8s_tim4$TIM4_SelectOnePulseMode$138-Sstm8s_tim4$TIM4_SelectOnePulseMode$130
      0001D3 03                    1695 	.db	3
      0001D4 05                    1696 	.sleb128	5
      0001D5 01                    1697 	.db	1
      0001D6 09                    1698 	.db	9
      0001D7 00 03                 1699 	.dw	Sstm8s_tim4$TIM4_SelectOnePulseMode$139-Sstm8s_tim4$TIM4_SelectOnePulseMode$138
      0001D9 03                    1700 	.db	3
      0001DA 7E                    1701 	.sleb128	-2
      0001DB 01                    1702 	.db	1
      0001DC 09                    1703 	.db	9
      0001DD 00 07                 1704 	.dw	Sstm8s_tim4$TIM4_SelectOnePulseMode$141-Sstm8s_tim4$TIM4_SelectOnePulseMode$139
      0001DF 03                    1705 	.db	3
      0001E0 02                    1706 	.sleb128	2
      0001E1 01                    1707 	.db	1
      0001E2 09                    1708 	.db	9
      0001E3 00 08                 1709 	.dw	Sstm8s_tim4$TIM4_SelectOnePulseMode$144-Sstm8s_tim4$TIM4_SelectOnePulseMode$141
      0001E5 03                    1710 	.db	3
      0001E6 04                    1711 	.sleb128	4
      0001E7 01                    1712 	.db	1
      0001E8 09                    1713 	.db	9
      0001E9 00 05                 1714 	.dw	Sstm8s_tim4$TIM4_SelectOnePulseMode$146-Sstm8s_tim4$TIM4_SelectOnePulseMode$144
      0001EB 03                    1715 	.db	3
      0001EC 02                    1716 	.sleb128	2
      0001ED 01                    1717 	.db	1
      0001EE 09                    1718 	.db	9
      0001EF 00 01                 1719 	.dw	1+Sstm8s_tim4$TIM4_SelectOnePulseMode$147-Sstm8s_tim4$TIM4_SelectOnePulseMode$146
      0001F1 00                    1720 	.db	0
      0001F2 01                    1721 	.uleb128	1
      0001F3 01                    1722 	.db	1
      0001F4 00                    1723 	.db	0
      0001F5 05                    1724 	.uleb128	5
      0001F6 02                    1725 	.db	2
      0001F7 00 00r01rA8           1726 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$149)
      0001FB 03                    1727 	.db	3
      0001FC D6 01                 1728 	.sleb128	214
      0001FE 01                    1729 	.db	1
      0001FF 09                    1730 	.db	9
      000200 00 00                 1731 	.dw	Sstm8s_tim4$TIM4_PrescalerConfig$151-Sstm8s_tim4$TIM4_PrescalerConfig$149
      000202 03                    1732 	.db	3
      000203 03                    1733 	.sleb128	3
      000204 01                    1734 	.db	1
      000205 09                    1735 	.db	9
      000206 00 1E                 1736 	.dw	Sstm8s_tim4$TIM4_PrescalerConfig$159-Sstm8s_tim4$TIM4_PrescalerConfig$151
      000208 03                    1737 	.db	3
      000209 01                    1738 	.sleb128	1
      00020A 01                    1739 	.db	1
      00020B 09                    1740 	.db	9
      00020C 00 54                 1741 	.dw	Sstm8s_tim4$TIM4_PrescalerConfig$173-Sstm8s_tim4$TIM4_PrescalerConfig$159
      00020E 03                    1742 	.db	3
      00020F 03                    1743 	.sleb128	3
      000210 01                    1744 	.db	1
      000211 09                    1745 	.db	9
      000212 00 06                 1746 	.dw	Sstm8s_tim4$TIM4_PrescalerConfig$174-Sstm8s_tim4$TIM4_PrescalerConfig$173
      000214 03                    1747 	.db	3
      000215 03                    1748 	.sleb128	3
      000216 01                    1749 	.db	1
      000217 09                    1750 	.db	9
      000218 00 06                 1751 	.dw	Sstm8s_tim4$TIM4_PrescalerConfig$175-Sstm8s_tim4$TIM4_PrescalerConfig$174
      00021A 03                    1752 	.db	3
      00021B 01                    1753 	.sleb128	1
      00021C 01                    1754 	.db	1
      00021D 09                    1755 	.db	9
      00021E 00 01                 1756 	.dw	1+Sstm8s_tim4$TIM4_PrescalerConfig$176-Sstm8s_tim4$TIM4_PrescalerConfig$175
      000220 00                    1757 	.db	0
      000221 01                    1758 	.uleb128	1
      000222 01                    1759 	.db	1
      000223 00                    1760 	.db	0
      000224 05                    1761 	.uleb128	5
      000225 02                    1762 	.db	2
      000226 00 00r02r27           1763 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$178)
      00022A 03                    1764 	.db	3
      00022B E9 01                 1765 	.sleb128	233
      00022D 01                    1766 	.db	1
      00022E 09                    1767 	.db	9
      00022F 00 00                 1768 	.dw	Sstm8s_tim4$TIM4_ARRPreloadConfig$180-Sstm8s_tim4$TIM4_ARRPreloadConfig$178
      000231 03                    1769 	.db	3
      000232 03                    1770 	.sleb128	3
      000233 01                    1771 	.db	1
      000234 09                    1772 	.db	9
      000235 00 1E                 1773 	.dw	Sstm8s_tim4$TIM4_ARRPreloadConfig$188-Sstm8s_tim4$TIM4_ARRPreloadConfig$180
      000237 03                    1774 	.db	3
      000238 05                    1775 	.sleb128	5
      000239 01                    1776 	.db	1
      00023A 09                    1777 	.db	9
      00023B 00 03                 1778 	.dw	Sstm8s_tim4$TIM4_ARRPreloadConfig$189-Sstm8s_tim4$TIM4_ARRPreloadConfig$188
      00023D 03                    1779 	.db	3
      00023E 7E                    1780 	.sleb128	-2
      00023F 01                    1781 	.db	1
      000240 09                    1782 	.db	9
      000241 00 07                 1783 	.dw	Sstm8s_tim4$TIM4_ARRPreloadConfig$191-Sstm8s_tim4$TIM4_ARRPreloadConfig$189
      000243 03                    1784 	.db	3
      000244 02                    1785 	.sleb128	2
      000245 01                    1786 	.db	1
      000246 09                    1787 	.db	9
      000247 00 08                 1788 	.dw	Sstm8s_tim4$TIM4_ARRPreloadConfig$194-Sstm8s_tim4$TIM4_ARRPreloadConfig$191
      000249 03                    1789 	.db	3
      00024A 04                    1790 	.sleb128	4
      00024B 01                    1791 	.db	1
      00024C 09                    1792 	.db	9
      00024D 00 05                 1793 	.dw	Sstm8s_tim4$TIM4_ARRPreloadConfig$196-Sstm8s_tim4$TIM4_ARRPreloadConfig$194
      00024F 03                    1794 	.db	3
      000250 02                    1795 	.sleb128	2
      000251 01                    1796 	.db	1
      000252 09                    1797 	.db	9
      000253 00 01                 1798 	.dw	1+Sstm8s_tim4$TIM4_ARRPreloadConfig$197-Sstm8s_tim4$TIM4_ARRPreloadConfig$196
      000255 00                    1799 	.db	0
      000256 01                    1800 	.uleb128	1
      000257 01                    1801 	.db	1
      000258 00                    1802 	.db	0
      000259 05                    1803 	.uleb128	5
      00025A 02                    1804 	.db	2
      00025B 00 00r02r5D           1805 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$199)
      00025F 03                    1806 	.db	3
      000260 80 02                 1807 	.sleb128	256
      000262 01                    1808 	.db	1
      000263 09                    1809 	.db	9
      000264 00 00                 1810 	.dw	Sstm8s_tim4$TIM4_GenerateEvent$201-Sstm8s_tim4$TIM4_GenerateEvent$199
      000266 03                    1811 	.db	3
      000267 03                    1812 	.sleb128	3
      000268 01                    1813 	.db	1
      000269 09                    1814 	.db	9
      00026A 00 17                 1815 	.dw	Sstm8s_tim4$TIM4_GenerateEvent$209-Sstm8s_tim4$TIM4_GenerateEvent$201
      00026C 03                    1816 	.db	3
      00026D 03                    1817 	.sleb128	3
      00026E 01                    1818 	.db	1
      00026F 09                    1819 	.db	9
      000270 00 06                 1820 	.dw	Sstm8s_tim4$TIM4_GenerateEvent$210-Sstm8s_tim4$TIM4_GenerateEvent$209
      000272 03                    1821 	.db	3
      000273 01                    1822 	.sleb128	1
      000274 01                    1823 	.db	1
      000275 09                    1824 	.db	9
      000276 00 01                 1825 	.dw	1+Sstm8s_tim4$TIM4_GenerateEvent$211-Sstm8s_tim4$TIM4_GenerateEvent$210
      000278 00                    1826 	.db	0
      000279 01                    1827 	.uleb128	1
      00027A 01                    1828 	.db	1
      00027B 00                    1829 	.db	0
      00027C 05                    1830 	.uleb128	5
      00027D 02                    1831 	.db	2
      00027E 00 00r02r7B           1832 	.dw	0,(Sstm8s_tim4$TIM4_SetCounter$213)
      000282 03                    1833 	.db	3
      000283 8F 02                 1834 	.sleb128	271
      000285 01                    1835 	.db	1
      000286 09                    1836 	.db	9
      000287 00 00                 1837 	.dw	Sstm8s_tim4$TIM4_SetCounter$215-Sstm8s_tim4$TIM4_SetCounter$213
      000289 03                    1838 	.db	3
      00028A 03                    1839 	.sleb128	3
      00028B 01                    1840 	.db	1
      00028C 09                    1841 	.db	9
      00028D 00 06                 1842 	.dw	Sstm8s_tim4$TIM4_SetCounter$216-Sstm8s_tim4$TIM4_SetCounter$215
      00028F 03                    1843 	.db	3
      000290 01                    1844 	.sleb128	1
      000291 01                    1845 	.db	1
      000292 09                    1846 	.db	9
      000293 00 01                 1847 	.dw	1+Sstm8s_tim4$TIM4_SetCounter$217-Sstm8s_tim4$TIM4_SetCounter$216
      000295 00                    1848 	.db	0
      000296 01                    1849 	.uleb128	1
      000297 01                    1850 	.db	1
      000298 00                    1851 	.db	0
      000299 05                    1852 	.uleb128	5
      00029A 02                    1853 	.db	2
      00029B 00 00r02r82           1854 	.dw	0,(Sstm8s_tim4$TIM4_SetAutoreload$219)
      00029F 03                    1855 	.db	3
      0002A0 9B 02                 1856 	.sleb128	283
      0002A2 01                    1857 	.db	1
      0002A3 09                    1858 	.db	9
      0002A4 00 00                 1859 	.dw	Sstm8s_tim4$TIM4_SetAutoreload$221-Sstm8s_tim4$TIM4_SetAutoreload$219
      0002A6 03                    1860 	.db	3
      0002A7 03                    1861 	.sleb128	3
      0002A8 01                    1862 	.db	1
      0002A9 09                    1863 	.db	9
      0002AA 00 06                 1864 	.dw	Sstm8s_tim4$TIM4_SetAutoreload$222-Sstm8s_tim4$TIM4_SetAutoreload$221
      0002AC 03                    1865 	.db	3
      0002AD 01                    1866 	.sleb128	1
      0002AE 01                    1867 	.db	1
      0002AF 09                    1868 	.db	9
      0002B0 00 01                 1869 	.dw	1+Sstm8s_tim4$TIM4_SetAutoreload$223-Sstm8s_tim4$TIM4_SetAutoreload$222
      0002B2 00                    1870 	.db	0
      0002B3 01                    1871 	.uleb128	1
      0002B4 01                    1872 	.db	1
      0002B5 00                    1873 	.db	0
      0002B6 05                    1874 	.uleb128	5
      0002B7 02                    1875 	.db	2
      0002B8 00 00r02r89           1876 	.dw	0,(Sstm8s_tim4$TIM4_GetCounter$225)
      0002BC 03                    1877 	.db	3
      0002BD A6 02                 1878 	.sleb128	294
      0002BF 01                    1879 	.db	1
      0002C0 09                    1880 	.db	9
      0002C1 00 00                 1881 	.dw	Sstm8s_tim4$TIM4_GetCounter$227-Sstm8s_tim4$TIM4_GetCounter$225
      0002C3 03                    1882 	.db	3
      0002C4 03                    1883 	.sleb128	3
      0002C5 01                    1884 	.db	1
      0002C6 09                    1885 	.db	9
      0002C7 00 03                 1886 	.dw	Sstm8s_tim4$TIM4_GetCounter$228-Sstm8s_tim4$TIM4_GetCounter$227
      0002C9 03                    1887 	.db	3
      0002CA 01                    1888 	.sleb128	1
      0002CB 01                    1889 	.db	1
      0002CC 09                    1890 	.db	9
      0002CD 00 01                 1891 	.dw	1+Sstm8s_tim4$TIM4_GetCounter$229-Sstm8s_tim4$TIM4_GetCounter$228
      0002CF 00                    1892 	.db	0
      0002D0 01                    1893 	.uleb128	1
      0002D1 01                    1894 	.db	1
      0002D2 00                    1895 	.db	0
      0002D3 05                    1896 	.uleb128	5
      0002D4 02                    1897 	.db	2
      0002D5 00 00r02r8D           1898 	.dw	0,(Sstm8s_tim4$TIM4_GetPrescaler$231)
      0002D9 03                    1899 	.db	3
      0002DA B1 02                 1900 	.sleb128	305
      0002DC 01                    1901 	.db	1
      0002DD 09                    1902 	.db	9
      0002DE 00 00                 1903 	.dw	Sstm8s_tim4$TIM4_GetPrescaler$233-Sstm8s_tim4$TIM4_GetPrescaler$231
      0002E0 03                    1904 	.db	3
      0002E1 03                    1905 	.sleb128	3
      0002E2 01                    1906 	.db	1
      0002E3 09                    1907 	.db	9
      0002E4 00 03                 1908 	.dw	Sstm8s_tim4$TIM4_GetPrescaler$234-Sstm8s_tim4$TIM4_GetPrescaler$233
      0002E6 03                    1909 	.db	3
      0002E7 01                    1910 	.sleb128	1
      0002E8 01                    1911 	.db	1
      0002E9 09                    1912 	.db	9
      0002EA 00 01                 1913 	.dw	1+Sstm8s_tim4$TIM4_GetPrescaler$235-Sstm8s_tim4$TIM4_GetPrescaler$234
      0002EC 00                    1914 	.db	0
      0002ED 01                    1915 	.uleb128	1
      0002EE 01                    1916 	.db	1
      0002EF 00                    1917 	.db	0
      0002F0 05                    1918 	.uleb128	5
      0002F1 02                    1919 	.db	2
      0002F2 00 00r02r91           1920 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$237)
      0002F6 03                    1921 	.db	3
      0002F7 BE 02                 1922 	.sleb128	318
      0002F9 01                    1923 	.db	1
      0002FA 09                    1924 	.db	9
      0002FB 00 00                 1925 	.dw	Sstm8s_tim4$TIM4_GetFlagStatus$239-Sstm8s_tim4$TIM4_GetFlagStatus$237
      0002FD 03                    1926 	.db	3
      0002FE 05                    1927 	.sleb128	5
      0002FF 01                    1928 	.db	1
      000300 09                    1929 	.db	9
      000301 00 17                 1930 	.dw	Sstm8s_tim4$TIM4_GetFlagStatus$247-Sstm8s_tim4$TIM4_GetFlagStatus$239
      000303 03                    1931 	.db	3
      000304 02                    1932 	.sleb128	2
      000305 01                    1933 	.db	1
      000306 09                    1934 	.db	9
      000307 00 0B                 1935 	.dw	Sstm8s_tim4$TIM4_GetFlagStatus$249-Sstm8s_tim4$TIM4_GetFlagStatus$247
      000309 03                    1936 	.db	3
      00030A 02                    1937 	.sleb128	2
      00030B 01                    1938 	.db	1
      00030C 09                    1939 	.db	9
      00030D 00 05                 1940 	.dw	Sstm8s_tim4$TIM4_GetFlagStatus$252-Sstm8s_tim4$TIM4_GetFlagStatus$249
      00030F 03                    1941 	.db	3
      000310 04                    1942 	.sleb128	4
      000311 01                    1943 	.db	1
      000312 09                    1944 	.db	9
      000313 00 01                 1945 	.dw	Sstm8s_tim4$TIM4_GetFlagStatus$254-Sstm8s_tim4$TIM4_GetFlagStatus$252
      000315 03                    1946 	.db	3
      000316 02                    1947 	.sleb128	2
      000317 01                    1948 	.db	1
      000318 09                    1949 	.db	9
      000319 00 00                 1950 	.dw	Sstm8s_tim4$TIM4_GetFlagStatus$255-Sstm8s_tim4$TIM4_GetFlagStatus$254
      00031B 03                    1951 	.db	3
      00031C 01                    1952 	.sleb128	1
      00031D 01                    1953 	.db	1
      00031E 09                    1954 	.db	9
      00031F 00 01                 1955 	.dw	1+Sstm8s_tim4$TIM4_GetFlagStatus$256-Sstm8s_tim4$TIM4_GetFlagStatus$255
      000321 00                    1956 	.db	0
      000322 01                    1957 	.uleb128	1
      000323 01                    1958 	.db	1
      000324 00                    1959 	.db	0
      000325 05                    1960 	.uleb128	5
      000326 02                    1961 	.db	2
      000327 00 00r02rBA           1962 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$258)
      00032B 03                    1963 	.db	3
      00032C D7 02                 1964 	.sleb128	343
      00032E 01                    1965 	.db	1
      00032F 09                    1966 	.db	9
      000330 00 00                 1967 	.dw	Sstm8s_tim4$TIM4_ClearFlag$260-Sstm8s_tim4$TIM4_ClearFlag$258
      000332 03                    1968 	.db	3
      000333 03                    1969 	.sleb128	3
      000334 01                    1970 	.db	1
      000335 09                    1971 	.db	9
      000336 00 17                 1972 	.dw	Sstm8s_tim4$TIM4_ClearFlag$268-Sstm8s_tim4$TIM4_ClearFlag$260
      000338 03                    1973 	.db	3
      000339 03                    1974 	.sleb128	3
      00033A 01                    1975 	.db	1
      00033B 09                    1976 	.db	9
      00033C 00 06                 1977 	.dw	Sstm8s_tim4$TIM4_ClearFlag$269-Sstm8s_tim4$TIM4_ClearFlag$268
      00033E 03                    1978 	.db	3
      00033F 01                    1979 	.sleb128	1
      000340 01                    1980 	.db	1
      000341 09                    1981 	.db	9
      000342 00 01                 1982 	.dw	1+Sstm8s_tim4$TIM4_ClearFlag$270-Sstm8s_tim4$TIM4_ClearFlag$269
      000344 00                    1983 	.db	0
      000345 01                    1984 	.uleb128	1
      000346 01                    1985 	.db	1
      000347 00                    1986 	.db	0
      000348 05                    1987 	.uleb128	5
      000349 02                    1988 	.db	2
      00034A 00 00r02rD8           1989 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$272)
      00034E 03                    1990 	.db	3
      00034F E7 02                 1991 	.sleb128	359
      000351 01                    1992 	.db	1
      000352 09                    1993 	.db	9
      000353 00 01                 1994 	.dw	Sstm8s_tim4$TIM4_GetITStatus$275-Sstm8s_tim4$TIM4_GetITStatus$272
      000355 03                    1995 	.db	3
      000356 07                    1996 	.sleb128	7
      000357 01                    1997 	.db	1
      000358 09                    1998 	.db	9
      000359 00 17                 1999 	.dw	Sstm8s_tim4$TIM4_GetITStatus$283-Sstm8s_tim4$TIM4_GetITStatus$275
      00035B 03                    2000 	.db	3
      00035C 02                    2001 	.sleb128	2
      00035D 01                    2002 	.db	1
      00035E 09                    2003 	.db	9
      00035F 00 07                 2004 	.dw	Sstm8s_tim4$TIM4_GetITStatus$284-Sstm8s_tim4$TIM4_GetITStatus$283
      000361 03                    2005 	.db	3
      000362 02                    2006 	.sleb128	2
      000363 01                    2007 	.db	1
      000364 09                    2008 	.db	9
      000365 00 05                 2009 	.dw	Sstm8s_tim4$TIM4_GetITStatus$285-Sstm8s_tim4$TIM4_GetITStatus$284
      000367 03                    2010 	.db	3
      000368 02                    2011 	.sleb128	2
      000369 01                    2012 	.db	1
      00036A 09                    2013 	.db	9
      00036B 00 0D                 2014 	.dw	Sstm8s_tim4$TIM4_GetITStatus$287-Sstm8s_tim4$TIM4_GetITStatus$285
      00036D 03                    2015 	.db	3
      00036E 02                    2016 	.sleb128	2
      00036F 01                    2017 	.db	1
      000370 09                    2018 	.db	9
      000371 00 05                 2019 	.dw	Sstm8s_tim4$TIM4_GetITStatus$290-Sstm8s_tim4$TIM4_GetITStatus$287
      000373 03                    2020 	.db	3
      000374 04                    2021 	.sleb128	4
      000375 01                    2022 	.db	1
      000376 09                    2023 	.db	9
      000377 00 01                 2024 	.dw	Sstm8s_tim4$TIM4_GetITStatus$292-Sstm8s_tim4$TIM4_GetITStatus$290
      000379 03                    2025 	.db	3
      00037A 02                    2026 	.sleb128	2
      00037B 01                    2027 	.db	1
      00037C 09                    2028 	.db	9
      00037D 00 00                 2029 	.dw	Sstm8s_tim4$TIM4_GetITStatus$293-Sstm8s_tim4$TIM4_GetITStatus$292
      00037F 03                    2030 	.db	3
      000380 01                    2031 	.sleb128	1
      000381 01                    2032 	.db	1
      000382 09                    2033 	.db	9
      000383 00 03                 2034 	.dw	1+Sstm8s_tim4$TIM4_GetITStatus$295-Sstm8s_tim4$TIM4_GetITStatus$293
      000385 00                    2035 	.db	0
      000386 01                    2036 	.uleb128	1
      000387 01                    2037 	.db	1
      000388 00                    2038 	.db	0
      000389 05                    2039 	.uleb128	5
      00038A 02                    2040 	.db	2
      00038B 00 00r03r12           2041 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$297)
      00038F 03                    2042 	.db	3
      000390 86 03                 2043 	.sleb128	390
      000392 01                    2044 	.db	1
      000393 09                    2045 	.db	9
      000394 00 00                 2046 	.dw	Sstm8s_tim4$TIM4_ClearITPendingBit$299-Sstm8s_tim4$TIM4_ClearITPendingBit$297
      000396 03                    2047 	.db	3
      000397 03                    2048 	.sleb128	3
      000398 01                    2049 	.db	1
      000399 09                    2050 	.db	9
      00039A 00 17                 2051 	.dw	Sstm8s_tim4$TIM4_ClearITPendingBit$307-Sstm8s_tim4$TIM4_ClearITPendingBit$299
      00039C 03                    2052 	.db	3
      00039D 03                    2053 	.sleb128	3
      00039E 01                    2054 	.db	1
      00039F 09                    2055 	.db	9
      0003A0 00 06                 2056 	.dw	Sstm8s_tim4$TIM4_ClearITPendingBit$308-Sstm8s_tim4$TIM4_ClearITPendingBit$307
      0003A2 03                    2057 	.db	3
      0003A3 01                    2058 	.sleb128	1
      0003A4 01                    2059 	.db	1
      0003A5 09                    2060 	.db	9
      0003A6 00 01                 2061 	.dw	1+Sstm8s_tim4$TIM4_ClearITPendingBit$309-Sstm8s_tim4$TIM4_ClearITPendingBit$308
      0003A8 00                    2062 	.db	0
      0003A9 01                    2063 	.uleb128	1
      0003AA 01                    2064 	.db	1
      0003AB                       2065 Ldebug_line_end:
                                   2066 
                                   2067 	.area .debug_loc (NOLOAD)
      000000                       2068 Ldebug_loc_start:
      000000 00 00r03r29           2069 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$306)
      000004 00 00r03r30           2070 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$310)
      000008 00 02                 2071 	.dw	2
      00000A 78                    2072 	.db	120
      00000B 01                    2073 	.sleb128	1
      00000C 00 00r03r24           2074 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$305)
      000010 00 00r03r29           2075 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$306)
      000014 00 02                 2076 	.dw	2
      000016 78                    2077 	.db	120
      000017 07                    2078 	.sleb128	7
      000018 00 00r03r22           2079 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$304)
      00001C 00 00r03r24           2080 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$305)
      000020 00 02                 2081 	.dw	2
      000022 78                    2082 	.db	120
      000023 06                    2083 	.sleb128	6
      000024 00 00r03r20           2084 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$303)
      000028 00 00r03r22           2085 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$304)
      00002C 00 02                 2086 	.dw	2
      00002E 78                    2087 	.db	120
      00002F 05                    2088 	.sleb128	5
      000030 00 00r03r1E           2089 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$302)
      000034 00 00r03r20           2090 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$303)
      000038 00 02                 2091 	.dw	2
      00003A 78                    2092 	.db	120
      00003B 03                    2093 	.sleb128	3
      00003C 00 00r03r1C           2094 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$301)
      000040 00 00r03r1E           2095 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$302)
      000044 00 02                 2096 	.dw	2
      000046 78                    2097 	.db	120
      000047 02                    2098 	.sleb128	2
      000048 00 00r03r1A           2099 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$300)
      00004C 00 00r03r1C           2100 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$301)
      000050 00 02                 2101 	.dw	2
      000052 78                    2102 	.db	120
      000053 01                    2103 	.sleb128	1
      000054 00 00r03r12           2104 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$298)
      000058 00 00r03r1A           2105 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$300)
      00005C 00 02                 2106 	.dw	2
      00005E 78                    2107 	.db	120
      00005F 01                    2108 	.sleb128	1
      000060 00 00 00 00           2109 	.dw	0,0
      000064 00 00 00 00           2110 	.dw	0,0
      000068 00 00r03r11           2111 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$294)
      00006C 00 00r03r12           2112 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$296)
      000070 00 02                 2113 	.dw	2
      000072 78                    2114 	.db	120
      000073 01                    2115 	.sleb128	1
      000074 00 00r02rF0           2116 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$282)
      000078 00 00r03r11           2117 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$294)
      00007C 00 02                 2118 	.dw	2
      00007E 78                    2119 	.db	120
      00007F 02                    2120 	.sleb128	2
      000080 00 00r02rEB           2121 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$281)
      000084 00 00r02rF0           2122 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$282)
      000088 00 02                 2123 	.dw	2
      00008A 78                    2124 	.db	120
      00008B 08                    2125 	.sleb128	8
      00008C 00 00r02rE9           2126 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$280)
      000090 00 00r02rEB           2127 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$281)
      000094 00 02                 2128 	.dw	2
      000096 78                    2129 	.db	120
      000097 07                    2130 	.sleb128	7
      000098 00 00r02rE7           2131 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$279)
      00009C 00 00r02rE9           2132 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$280)
      0000A0 00 02                 2133 	.dw	2
      0000A2 78                    2134 	.db	120
      0000A3 06                    2135 	.sleb128	6
      0000A4 00 00r02rE5           2136 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$278)
      0000A8 00 00r02rE7           2137 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$279)
      0000AC 00 02                 2138 	.dw	2
      0000AE 78                    2139 	.db	120
      0000AF 04                    2140 	.sleb128	4
      0000B0 00 00r02rE3           2141 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$277)
      0000B4 00 00r02rE5           2142 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$278)
      0000B8 00 02                 2143 	.dw	2
      0000BA 78                    2144 	.db	120
      0000BB 03                    2145 	.sleb128	3
      0000BC 00 00r02rE1           2146 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$276)
      0000C0 00 00r02rE3           2147 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$277)
      0000C4 00 02                 2148 	.dw	2
      0000C6 78                    2149 	.db	120
      0000C7 02                    2150 	.sleb128	2
      0000C8 00 00r02rD9           2151 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$274)
      0000CC 00 00r02rE1           2152 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$276)
      0000D0 00 02                 2153 	.dw	2
      0000D2 78                    2154 	.db	120
      0000D3 02                    2155 	.sleb128	2
      0000D4 00 00r02rD8           2156 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$273)
      0000D8 00 00r02rD9           2157 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$274)
      0000DC 00 02                 2158 	.dw	2
      0000DE 78                    2159 	.db	120
      0000DF 01                    2160 	.sleb128	1
      0000E0 00 00 00 00           2161 	.dw	0,0
      0000E4 00 00 00 00           2162 	.dw	0,0
      0000E8 00 00r02rD1           2163 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$267)
      0000EC 00 00r02rD8           2164 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$271)
      0000F0 00 02                 2165 	.dw	2
      0000F2 78                    2166 	.db	120
      0000F3 01                    2167 	.sleb128	1
      0000F4 00 00r02rCC           2168 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$266)
      0000F8 00 00r02rD1           2169 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$267)
      0000FC 00 02                 2170 	.dw	2
      0000FE 78                    2171 	.db	120
      0000FF 07                    2172 	.sleb128	7
      000100 00 00r02rCA           2173 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$265)
      000104 00 00r02rCC           2174 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$266)
      000108 00 02                 2175 	.dw	2
      00010A 78                    2176 	.db	120
      00010B 06                    2177 	.sleb128	6
      00010C 00 00r02rC8           2178 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$264)
      000110 00 00r02rCA           2179 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$265)
      000114 00 02                 2180 	.dw	2
      000116 78                    2181 	.db	120
      000117 05                    2182 	.sleb128	5
      000118 00 00r02rC6           2183 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$263)
      00011C 00 00r02rC8           2184 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$264)
      000120 00 02                 2185 	.dw	2
      000122 78                    2186 	.db	120
      000123 03                    2187 	.sleb128	3
      000124 00 00r02rC4           2188 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$262)
      000128 00 00r02rC6           2189 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$263)
      00012C 00 02                 2190 	.dw	2
      00012E 78                    2191 	.db	120
      00012F 02                    2192 	.sleb128	2
      000130 00 00r02rC2           2193 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$261)
      000134 00 00r02rC4           2194 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$262)
      000138 00 02                 2195 	.dw	2
      00013A 78                    2196 	.db	120
      00013B 01                    2197 	.sleb128	1
      00013C 00 00r02rBA           2198 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$259)
      000140 00 00r02rC2           2199 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$261)
      000144 00 02                 2200 	.dw	2
      000146 78                    2201 	.db	120
      000147 01                    2202 	.sleb128	1
      000148 00 00 00 00           2203 	.dw	0,0
      00014C 00 00 00 00           2204 	.dw	0,0
      000150 00 00r02rA8           2205 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$246)
      000154 00 00r02rBA           2206 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$257)
      000158 00 02                 2207 	.dw	2
      00015A 78                    2208 	.db	120
      00015B 01                    2209 	.sleb128	1
      00015C 00 00r02rA3           2210 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$245)
      000160 00 00r02rA8           2211 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$246)
      000164 00 02                 2212 	.dw	2
      000166 78                    2213 	.db	120
      000167 07                    2214 	.sleb128	7
      000168 00 00r02rA1           2215 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$244)
      00016C 00 00r02rA3           2216 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$245)
      000170 00 02                 2217 	.dw	2
      000172 78                    2218 	.db	120
      000173 06                    2219 	.sleb128	6
      000174 00 00r02r9F           2220 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$243)
      000178 00 00r02rA1           2221 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$244)
      00017C 00 02                 2222 	.dw	2
      00017E 78                    2223 	.db	120
      00017F 05                    2224 	.sleb128	5
      000180 00 00r02r9D           2225 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$242)
      000184 00 00r02r9F           2226 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$243)
      000188 00 02                 2227 	.dw	2
      00018A 78                    2228 	.db	120
      00018B 03                    2229 	.sleb128	3
      00018C 00 00r02r9B           2230 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$241)
      000190 00 00r02r9D           2231 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$242)
      000194 00 02                 2232 	.dw	2
      000196 78                    2233 	.db	120
      000197 02                    2234 	.sleb128	2
      000198 00 00r02r99           2235 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$240)
      00019C 00 00r02r9B           2236 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$241)
      0001A0 00 02                 2237 	.dw	2
      0001A2 78                    2238 	.db	120
      0001A3 01                    2239 	.sleb128	1
      0001A4 00 00r02r91           2240 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$238)
      0001A8 00 00r02r99           2241 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$240)
      0001AC 00 02                 2242 	.dw	2
      0001AE 78                    2243 	.db	120
      0001AF 01                    2244 	.sleb128	1
      0001B0 00 00 00 00           2245 	.dw	0,0
      0001B4 00 00 00 00           2246 	.dw	0,0
      0001B8 00 00r02r8D           2247 	.dw	0,(Sstm8s_tim4$TIM4_GetPrescaler$232)
      0001BC 00 00r02r91           2248 	.dw	0,(Sstm8s_tim4$TIM4_GetPrescaler$236)
      0001C0 00 02                 2249 	.dw	2
      0001C2 78                    2250 	.db	120
      0001C3 01                    2251 	.sleb128	1
      0001C4 00 00 00 00           2252 	.dw	0,0
      0001C8 00 00 00 00           2253 	.dw	0,0
      0001CC 00 00r02r89           2254 	.dw	0,(Sstm8s_tim4$TIM4_GetCounter$226)
      0001D0 00 00r02r8D           2255 	.dw	0,(Sstm8s_tim4$TIM4_GetCounter$230)
      0001D4 00 02                 2256 	.dw	2
      0001D6 78                    2257 	.db	120
      0001D7 01                    2258 	.sleb128	1
      0001D8 00 00 00 00           2259 	.dw	0,0
      0001DC 00 00 00 00           2260 	.dw	0,0
      0001E0 00 00r02r82           2261 	.dw	0,(Sstm8s_tim4$TIM4_SetAutoreload$220)
      0001E4 00 00r02r89           2262 	.dw	0,(Sstm8s_tim4$TIM4_SetAutoreload$224)
      0001E8 00 02                 2263 	.dw	2
      0001EA 78                    2264 	.db	120
      0001EB 01                    2265 	.sleb128	1
      0001EC 00 00 00 00           2266 	.dw	0,0
      0001F0 00 00 00 00           2267 	.dw	0,0
      0001F4 00 00r02r7B           2268 	.dw	0,(Sstm8s_tim4$TIM4_SetCounter$214)
      0001F8 00 00r02r82           2269 	.dw	0,(Sstm8s_tim4$TIM4_SetCounter$218)
      0001FC 00 02                 2270 	.dw	2
      0001FE 78                    2271 	.db	120
      0001FF 01                    2272 	.sleb128	1
      000200 00 00 00 00           2273 	.dw	0,0
      000204 00 00 00 00           2274 	.dw	0,0
      000208 00 00r02r74           2275 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$208)
      00020C 00 00r02r7B           2276 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$212)
      000210 00 02                 2277 	.dw	2
      000212 78                    2278 	.db	120
      000213 01                    2279 	.sleb128	1
      000214 00 00r02r6F           2280 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$207)
      000218 00 00r02r74           2281 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$208)
      00021C 00 02                 2282 	.dw	2
      00021E 78                    2283 	.db	120
      00021F 07                    2284 	.sleb128	7
      000220 00 00r02r6D           2285 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$206)
      000224 00 00r02r6F           2286 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$207)
      000228 00 02                 2287 	.dw	2
      00022A 78                    2288 	.db	120
      00022B 06                    2289 	.sleb128	6
      00022C 00 00r02r6B           2290 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$205)
      000230 00 00r02r6D           2291 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$206)
      000234 00 02                 2292 	.dw	2
      000236 78                    2293 	.db	120
      000237 05                    2294 	.sleb128	5
      000238 00 00r02r69           2295 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$204)
      00023C 00 00r02r6B           2296 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$205)
      000240 00 02                 2297 	.dw	2
      000242 78                    2298 	.db	120
      000243 03                    2299 	.sleb128	3
      000244 00 00r02r67           2300 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$203)
      000248 00 00r02r69           2301 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$204)
      00024C 00 02                 2302 	.dw	2
      00024E 78                    2303 	.db	120
      00024F 02                    2304 	.sleb128	2
      000250 00 00r02r65           2305 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$202)
      000254 00 00r02r67           2306 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$203)
      000258 00 02                 2307 	.dw	2
      00025A 78                    2308 	.db	120
      00025B 01                    2309 	.sleb128	1
      00025C 00 00r02r5D           2310 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$200)
      000260 00 00r02r65           2311 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$202)
      000264 00 02                 2312 	.dw	2
      000266 78                    2313 	.db	120
      000267 01                    2314 	.sleb128	1
      000268 00 00 00 00           2315 	.dw	0,0
      00026C 00 00 00 00           2316 	.dw	0,0
      000270 00 00r02r45           2317 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$187)
      000274 00 00r02r5D           2318 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$198)
      000278 00 02                 2319 	.dw	2
      00027A 78                    2320 	.db	120
      00027B 01                    2321 	.sleb128	1
      00027C 00 00r02r40           2322 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$186)
      000280 00 00r02r45           2323 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$187)
      000284 00 02                 2324 	.dw	2
      000286 78                    2325 	.db	120
      000287 07                    2326 	.sleb128	7
      000288 00 00r02r3E           2327 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$185)
      00028C 00 00r02r40           2328 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$186)
      000290 00 02                 2329 	.dw	2
      000292 78                    2330 	.db	120
      000293 06                    2331 	.sleb128	6
      000294 00 00r02r3C           2332 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$184)
      000298 00 00r02r3E           2333 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$185)
      00029C 00 02                 2334 	.dw	2
      00029E 78                    2335 	.db	120
      00029F 05                    2336 	.sleb128	5
      0002A0 00 00r02r3A           2337 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$183)
      0002A4 00 00r02r3C           2338 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$184)
      0002A8 00 02                 2339 	.dw	2
      0002AA 78                    2340 	.db	120
      0002AB 04                    2341 	.sleb128	4
      0002AC 00 00r02r38           2342 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$182)
      0002B0 00 00r02r3A           2343 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$183)
      0002B4 00 02                 2344 	.dw	2
      0002B6 78                    2345 	.db	120
      0002B7 02                    2346 	.sleb128	2
      0002B8 00 00r02r36           2347 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$181)
      0002BC 00 00r02r38           2348 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$182)
      0002C0 00 02                 2349 	.dw	2
      0002C2 78                    2350 	.db	120
      0002C3 01                    2351 	.sleb128	1
      0002C4 00 00r02r27           2352 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$179)
      0002C8 00 00r02r36           2353 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$181)
      0002CC 00 02                 2354 	.dw	2
      0002CE 78                    2355 	.db	120
      0002CF 01                    2356 	.sleb128	1
      0002D0 00 00 00 00           2357 	.dw	0,0
      0002D4 00 00 00 00           2358 	.dw	0,0
      0002D8 00 00r02r1A           2359 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$172)
      0002DC 00 00r02r27           2360 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$177)
      0002E0 00 02                 2361 	.dw	2
      0002E2 78                    2362 	.db	120
      0002E3 01                    2363 	.sleb128	1
      0002E4 00 00r02r15           2364 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$171)
      0002E8 00 00r02r1A           2365 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$172)
      0002EC 00 02                 2366 	.dw	2
      0002EE 78                    2367 	.db	120
      0002EF 07                    2368 	.sleb128	7
      0002F0 00 00r02r13           2369 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$170)
      0002F4 00 00r02r15           2370 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$171)
      0002F8 00 02                 2371 	.dw	2
      0002FA 78                    2372 	.db	120
      0002FB 06                    2373 	.sleb128	6
      0002FC 00 00r02r11           2374 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$169)
      000300 00 00r02r13           2375 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$170)
      000304 00 02                 2376 	.dw	2
      000306 78                    2377 	.db	120
      000307 05                    2378 	.sleb128	5
      000308 00 00r02r0F           2379 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$168)
      00030C 00 00r02r11           2380 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$169)
      000310 00 02                 2381 	.dw	2
      000312 78                    2382 	.db	120
      000313 04                    2383 	.sleb128	4
      000314 00 00r02r0D           2384 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$167)
      000318 00 00r02r0F           2385 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$168)
      00031C 00 02                 2386 	.dw	2
      00031E 78                    2387 	.db	120
      00031F 02                    2388 	.sleb128	2
      000320 00 00r02r0B           2389 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$166)
      000324 00 00r02r0D           2390 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$167)
      000328 00 02                 2391 	.dw	2
      00032A 78                    2392 	.db	120
      00032B 01                    2393 	.sleb128	1
      00032C 00 00r02r02           2394 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$165)
      000330 00 00r02r0B           2395 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$166)
      000334 00 02                 2396 	.dw	2
      000336 78                    2397 	.db	120
      000337 01                    2398 	.sleb128	1
      000338 00 00r01rF9           2399 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$164)
      00033C 00 00r02r02           2400 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$165)
      000340 00 02                 2401 	.dw	2
      000342 78                    2402 	.db	120
      000343 01                    2403 	.sleb128	1
      000344 00 00r01rF0           2404 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$163)
      000348 00 00r01rF9           2405 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$164)
      00034C 00 02                 2406 	.dw	2
      00034E 78                    2407 	.db	120
      00034F 01                    2408 	.sleb128	1
      000350 00 00r01rE7           2409 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$162)
      000354 00 00r01rF0           2410 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$163)
      000358 00 02                 2411 	.dw	2
      00035A 78                    2412 	.db	120
      00035B 01                    2413 	.sleb128	1
      00035C 00 00r01rDE           2414 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$161)
      000360 00 00r01rE7           2415 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$162)
      000364 00 02                 2416 	.dw	2
      000366 78                    2417 	.db	120
      000367 01                    2418 	.sleb128	1
      000368 00 00r01rD5           2419 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$160)
      00036C 00 00r01rDE           2420 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$161)
      000370 00 02                 2421 	.dw	2
      000372 78                    2422 	.db	120
      000373 01                    2423 	.sleb128	1
      000374 00 00r01rC6           2424 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$158)
      000378 00 00r01rD5           2425 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$160)
      00037C 00 02                 2426 	.dw	2
      00037E 78                    2427 	.db	120
      00037F 01                    2428 	.sleb128	1
      000380 00 00r01rC1           2429 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$157)
      000384 00 00r01rC6           2430 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$158)
      000388 00 02                 2431 	.dw	2
      00038A 78                    2432 	.db	120
      00038B 07                    2433 	.sleb128	7
      00038C 00 00r01rBF           2434 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$156)
      000390 00 00r01rC1           2435 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$157)
      000394 00 02                 2436 	.dw	2
      000396 78                    2437 	.db	120
      000397 06                    2438 	.sleb128	6
      000398 00 00r01rBD           2439 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$155)
      00039C 00 00r01rBF           2440 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$156)
      0003A0 00 02                 2441 	.dw	2
      0003A2 78                    2442 	.db	120
      0003A3 05                    2443 	.sleb128	5
      0003A4 00 00r01rBB           2444 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$154)
      0003A8 00 00r01rBD           2445 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$155)
      0003AC 00 02                 2446 	.dw	2
      0003AE 78                    2447 	.db	120
      0003AF 04                    2448 	.sleb128	4
      0003B0 00 00r01rB9           2449 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$153)
      0003B4 00 00r01rBB           2450 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$154)
      0003B8 00 02                 2451 	.dw	2
      0003BA 78                    2452 	.db	120
      0003BB 02                    2453 	.sleb128	2
      0003BC 00 00r01rB7           2454 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$152)
      0003C0 00 00r01rB9           2455 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$153)
      0003C4 00 02                 2456 	.dw	2
      0003C6 78                    2457 	.db	120
      0003C7 01                    2458 	.sleb128	1
      0003C8 00 00r01rA8           2459 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$150)
      0003CC 00 00r01rB7           2460 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$152)
      0003D0 00 02                 2461 	.dw	2
      0003D2 78                    2462 	.db	120
      0003D3 01                    2463 	.sleb128	1
      0003D4 00 00 00 00           2464 	.dw	0,0
      0003D8 00 00 00 00           2465 	.dw	0,0
      0003DC 00 00r01r90           2466 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$137)
      0003E0 00 00r01rA8           2467 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$148)
      0003E4 00 02                 2468 	.dw	2
      0003E6 78                    2469 	.db	120
      0003E7 01                    2470 	.sleb128	1
      0003E8 00 00r01r8B           2471 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$136)
      0003EC 00 00r01r90           2472 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$137)
      0003F0 00 02                 2473 	.dw	2
      0003F2 78                    2474 	.db	120
      0003F3 07                    2475 	.sleb128	7
      0003F4 00 00r01r89           2476 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$135)
      0003F8 00 00r01r8B           2477 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$136)
      0003FC 00 02                 2478 	.dw	2
      0003FE 78                    2479 	.db	120
      0003FF 06                    2480 	.sleb128	6
      000400 00 00r01r87           2481 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$134)
      000404 00 00r01r89           2482 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$135)
      000408 00 02                 2483 	.dw	2
      00040A 78                    2484 	.db	120
      00040B 05                    2485 	.sleb128	5
      00040C 00 00r01r85           2486 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$133)
      000410 00 00r01r87           2487 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$134)
      000414 00 02                 2488 	.dw	2
      000416 78                    2489 	.db	120
      000417 04                    2490 	.sleb128	4
      000418 00 00r01r83           2491 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$132)
      00041C 00 00r01r85           2492 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$133)
      000420 00 02                 2493 	.dw	2
      000422 78                    2494 	.db	120
      000423 02                    2495 	.sleb128	2
      000424 00 00r01r7A           2496 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$131)
      000428 00 00r01r83           2497 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$132)
      00042C 00 02                 2498 	.dw	2
      00042E 78                    2499 	.db	120
      00042F 01                    2500 	.sleb128	1
      000430 00 00r01r72           2501 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$129)
      000434 00 00r01r7A           2502 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$131)
      000438 00 02                 2503 	.dw	2
      00043A 78                    2504 	.db	120
      00043B 01                    2505 	.sleb128	1
      00043C 00 00 00 00           2506 	.dw	0,0
      000440 00 00 00 00           2507 	.dw	0,0
      000444 00 00r01r5A           2508 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$116)
      000448 00 00r01r72           2509 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$127)
      00044C 00 02                 2510 	.dw	2
      00044E 78                    2511 	.db	120
      00044F 01                    2512 	.sleb128	1
      000450 00 00r01r55           2513 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$115)
      000454 00 00r01r5A           2514 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$116)
      000458 00 02                 2515 	.dw	2
      00045A 78                    2516 	.db	120
      00045B 07                    2517 	.sleb128	7
      00045C 00 00r01r53           2518 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$114)
      000460 00 00r01r55           2519 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$115)
      000464 00 02                 2520 	.dw	2
      000466 78                    2521 	.db	120
      000467 06                    2522 	.sleb128	6
      000468 00 00r01r51           2523 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$113)
      00046C 00 00r01r53           2524 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$114)
      000470 00 02                 2525 	.dw	2
      000472 78                    2526 	.db	120
      000473 05                    2527 	.sleb128	5
      000474 00 00r01r4F           2528 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$112)
      000478 00 00r01r51           2529 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$113)
      00047C 00 02                 2530 	.dw	2
      00047E 78                    2531 	.db	120
      00047F 04                    2532 	.sleb128	4
      000480 00 00r01r4D           2533 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$111)
      000484 00 00r01r4F           2534 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$112)
      000488 00 02                 2535 	.dw	2
      00048A 78                    2536 	.db	120
      00048B 02                    2537 	.sleb128	2
      00048C 00 00r01r4B           2538 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$110)
      000490 00 00r01r4D           2539 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$111)
      000494 00 02                 2540 	.dw	2
      000496 78                    2541 	.db	120
      000497 01                    2542 	.sleb128	1
      000498 00 00r01r3C           2543 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$108)
      00049C 00 00r01r4B           2544 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$110)
      0004A0 00 02                 2545 	.dw	2
      0004A2 78                    2546 	.db	120
      0004A3 01                    2547 	.sleb128	1
      0004A4 00 00 00 00           2548 	.dw	0,0
      0004A8 00 00 00 00           2549 	.dw	0,0
      0004AC 00 00r01r24           2550 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$95)
      0004B0 00 00r01r3C           2551 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$106)
      0004B4 00 02                 2552 	.dw	2
      0004B6 78                    2553 	.db	120
      0004B7 01                    2554 	.sleb128	1
      0004B8 00 00r01r1F           2555 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$94)
      0004BC 00 00r01r24           2556 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$95)
      0004C0 00 02                 2557 	.dw	2
      0004C2 78                    2558 	.db	120
      0004C3 07                    2559 	.sleb128	7
      0004C4 00 00r01r1D           2560 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$93)
      0004C8 00 00r01r1F           2561 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$94)
      0004CC 00 02                 2562 	.dw	2
      0004CE 78                    2563 	.db	120
      0004CF 06                    2564 	.sleb128	6
      0004D0 00 00r01r1B           2565 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$92)
      0004D4 00 00r01r1D           2566 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$93)
      0004D8 00 02                 2567 	.dw	2
      0004DA 78                    2568 	.db	120
      0004DB 05                    2569 	.sleb128	5
      0004DC 00 00r01r19           2570 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$91)
      0004E0 00 00r01r1B           2571 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$92)
      0004E4 00 02                 2572 	.dw	2
      0004E6 78                    2573 	.db	120
      0004E7 04                    2574 	.sleb128	4
      0004E8 00 00r01r17           2575 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$90)
      0004EC 00 00r01r19           2576 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$91)
      0004F0 00 02                 2577 	.dw	2
      0004F2 78                    2578 	.db	120
      0004F3 02                    2579 	.sleb128	2
      0004F4 00 00r01r15           2580 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$89)
      0004F8 00 00r01r17           2581 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$90)
      0004FC 00 02                 2582 	.dw	2
      0004FE 78                    2583 	.db	120
      0004FF 01                    2584 	.sleb128	1
      000500 00 00r01r06           2585 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$87)
      000504 00 00r01r15           2586 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$89)
      000508 00 02                 2587 	.dw	2
      00050A 78                    2588 	.db	120
      00050B 01                    2589 	.sleb128	1
      00050C 00 00 00 00           2590 	.dw	0,0
      000510 00 00 00 00           2591 	.dw	0,0
      000514 00 00r01r05           2592 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$83)
      000518 00 00r01r06           2593 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$85)
      00051C 00 02                 2594 	.dw	2
      00051E 78                    2595 	.db	120
      00051F 01                    2596 	.sleb128	1
      000520 00 00r00rFF           2597 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$80)
      000524 00 00r01r05           2598 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$83)
      000528 00 02                 2599 	.dw	2
      00052A 78                    2600 	.db	120
      00052B 02                    2601 	.sleb128	2
      00052C 00 00r00rF9           2602 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$79)
      000530 00 00r00rFF           2603 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$80)
      000534 00 02                 2604 	.dw	2
      000536 78                    2605 	.db	120
      000537 03                    2606 	.sleb128	3
      000538 00 00r00rE6           2607 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$71)
      00053C 00 00r00rF9           2608 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$79)
      000540 00 02                 2609 	.dw	2
      000542 78                    2610 	.db	120
      000543 02                    2611 	.sleb128	2
      000544 00 00r00rE1           2612 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$70)
      000548 00 00r00rE6           2613 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$71)
      00054C 00 02                 2614 	.dw	2
      00054E 78                    2615 	.db	120
      00054F 08                    2616 	.sleb128	8
      000550 00 00r00rDF           2617 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$69)
      000554 00 00r00rE1           2618 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$70)
      000558 00 02                 2619 	.dw	2
      00055A 78                    2620 	.db	120
      00055B 07                    2621 	.sleb128	7
      00055C 00 00r00rDD           2622 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$68)
      000560 00 00r00rDF           2623 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$69)
      000564 00 02                 2624 	.dw	2
      000566 78                    2625 	.db	120
      000567 06                    2626 	.sleb128	6
      000568 00 00r00rDB           2627 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$67)
      00056C 00 00r00rDD           2628 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$68)
      000570 00 02                 2629 	.dw	2
      000572 78                    2630 	.db	120
      000573 05                    2631 	.sleb128	5
      000574 00 00r00rD9           2632 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$66)
      000578 00 00r00rDB           2633 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$67)
      00057C 00 02                 2634 	.dw	2
      00057E 78                    2635 	.db	120
      00057F 03                    2636 	.sleb128	3
      000580 00 00r00rD7           2637 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$65)
      000584 00 00r00rD9           2638 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$66)
      000588 00 02                 2639 	.dw	2
      00058A 78                    2640 	.db	120
      00058B 02                    2641 	.sleb128	2
      00058C 00 00r00rC8           2642 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$63)
      000590 00 00r00rD7           2643 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$65)
      000594 00 02                 2644 	.dw	2
      000596 78                    2645 	.db	120
      000597 02                    2646 	.sleb128	2
      000598 00 00r00rC3           2647 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$62)
      00059C 00 00r00rC8           2648 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$63)
      0005A0 00 02                 2649 	.dw	2
      0005A2 78                    2650 	.db	120
      0005A3 08                    2651 	.sleb128	8
      0005A4 00 00r00rC1           2652 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$61)
      0005A8 00 00r00rC3           2653 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$62)
      0005AC 00 02                 2654 	.dw	2
      0005AE 78                    2655 	.db	120
      0005AF 07                    2656 	.sleb128	7
      0005B0 00 00r00rBF           2657 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$60)
      0005B4 00 00r00rC1           2658 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$61)
      0005B8 00 02                 2659 	.dw	2
      0005BA 78                    2660 	.db	120
      0005BB 06                    2661 	.sleb128	6
      0005BC 00 00r00rBD           2662 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$59)
      0005C0 00 00r00rBF           2663 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$60)
      0005C4 00 02                 2664 	.dw	2
      0005C6 78                    2665 	.db	120
      0005C7 05                    2666 	.sleb128	5
      0005C8 00 00r00rBB           2667 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$58)
      0005CC 00 00r00rBD           2668 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$59)
      0005D0 00 02                 2669 	.dw	2
      0005D2 78                    2670 	.db	120
      0005D3 03                    2671 	.sleb128	3
      0005D4 00 00r00rB9           2672 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$57)
      0005D8 00 00r00rBB           2673 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$58)
      0005DC 00 02                 2674 	.dw	2
      0005DE 78                    2675 	.db	120
      0005DF 02                    2676 	.sleb128	2
      0005E0 00 00r00rB1           2677 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$55)
      0005E4 00 00r00rB9           2678 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$57)
      0005E8 00 02                 2679 	.dw	2
      0005EA 78                    2680 	.db	120
      0005EB 02                    2681 	.sleb128	2
      0005EC 00 00r00rB0           2682 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$54)
      0005F0 00 00r00rB1           2683 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$55)
      0005F4 00 02                 2684 	.dw	2
      0005F6 78                    2685 	.db	120
      0005F7 01                    2686 	.sleb128	1
      0005F8 00 00 00 00           2687 	.dw	0,0
      0005FC 00 00 00 00           2688 	.dw	0,0
      000600 00 00r00r98           2689 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$41)
      000604 00 00r00rB0           2690 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$52)
      000608 00 02                 2691 	.dw	2
      00060A 78                    2692 	.db	120
      00060B 01                    2693 	.sleb128	1
      00060C 00 00r00r93           2694 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$40)
      000610 00 00r00r98           2695 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$41)
      000614 00 02                 2696 	.dw	2
      000616 78                    2697 	.db	120
      000617 07                    2698 	.sleb128	7
      000618 00 00r00r91           2699 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$39)
      00061C 00 00r00r93           2700 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$40)
      000620 00 02                 2701 	.dw	2
      000622 78                    2702 	.db	120
      000623 06                    2703 	.sleb128	6
      000624 00 00r00r8F           2704 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$38)
      000628 00 00r00r91           2705 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$39)
      00062C 00 02                 2706 	.dw	2
      00062E 78                    2707 	.db	120
      00062F 05                    2708 	.sleb128	5
      000630 00 00r00r8D           2709 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$37)
      000634 00 00r00r8F           2710 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$38)
      000638 00 02                 2711 	.dw	2
      00063A 78                    2712 	.db	120
      00063B 04                    2713 	.sleb128	4
      00063C 00 00r00r8B           2714 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$36)
      000640 00 00r00r8D           2715 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$37)
      000644 00 02                 2716 	.dw	2
      000646 78                    2717 	.db	120
      000647 02                    2718 	.sleb128	2
      000648 00 00r00r89           2719 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$35)
      00064C 00 00r00r8B           2720 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$36)
      000650 00 02                 2721 	.dw	2
      000652 78                    2722 	.db	120
      000653 01                    2723 	.sleb128	1
      000654 00 00r00r7A           2724 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$33)
      000658 00 00r00r89           2725 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$35)
      00065C 00 02                 2726 	.dw	2
      00065E 78                    2727 	.db	120
      00065F 01                    2728 	.sleb128	1
      000660 00 00 00 00           2729 	.dw	0,0
      000664 00 00 00 00           2730 	.dw	0,0
      000668 00 00r00r6D           2731 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$26)
      00066C 00 00r00r7A           2732 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$31)
      000670 00 02                 2733 	.dw	2
      000672 78                    2734 	.db	120
      000673 01                    2735 	.sleb128	1
      000674 00 00r00r68           2736 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$25)
      000678 00 00r00r6D           2737 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$26)
      00067C 00 02                 2738 	.dw	2
      00067E 78                    2739 	.db	120
      00067F 07                    2740 	.sleb128	7
      000680 00 00r00r66           2741 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$24)
      000684 00 00r00r68           2742 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$25)
      000688 00 02                 2743 	.dw	2
      00068A 78                    2744 	.db	120
      00068B 06                    2745 	.sleb128	6
      00068C 00 00r00r64           2746 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$23)
      000690 00 00r00r66           2747 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$24)
      000694 00 02                 2748 	.dw	2
      000696 78                    2749 	.db	120
      000697 05                    2750 	.sleb128	5
      000698 00 00r00r62           2751 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$22)
      00069C 00 00r00r64           2752 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$23)
      0006A0 00 02                 2753 	.dw	2
      0006A2 78                    2754 	.db	120
      0006A3 04                    2755 	.sleb128	4
      0006A4 00 00r00r60           2756 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$21)
      0006A8 00 00r00r62           2757 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$22)
      0006AC 00 02                 2758 	.dw	2
      0006AE 78                    2759 	.db	120
      0006AF 02                    2760 	.sleb128	2
      0006B0 00 00r00r5E           2761 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$20)
      0006B4 00 00r00r60           2762 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$21)
      0006B8 00 02                 2763 	.dw	2
      0006BA 78                    2764 	.db	120
      0006BB 01                    2765 	.sleb128	1
      0006BC 00 00r00r55           2766 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$19)
      0006C0 00 00r00r5E           2767 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$20)
      0006C4 00 02                 2768 	.dw	2
      0006C6 78                    2769 	.db	120
      0006C7 01                    2770 	.sleb128	1
      0006C8 00 00r00r4C           2771 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$18)
      0006CC 00 00r00r55           2772 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$19)
      0006D0 00 02                 2773 	.dw	2
      0006D2 78                    2774 	.db	120
      0006D3 01                    2775 	.sleb128	1
      0006D4 00 00r00r43           2776 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$17)
      0006D8 00 00r00r4C           2777 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$18)
      0006DC 00 02                 2778 	.dw	2
      0006DE 78                    2779 	.db	120
      0006DF 01                    2780 	.sleb128	1
      0006E0 00 00r00r3A           2781 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$16)
      0006E4 00 00r00r43           2782 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$17)
      0006E8 00 02                 2783 	.dw	2
      0006EA 78                    2784 	.db	120
      0006EB 01                    2785 	.sleb128	1
      0006EC 00 00r00r31           2786 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$15)
      0006F0 00 00r00r3A           2787 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$16)
      0006F4 00 02                 2788 	.dw	2
      0006F6 78                    2789 	.db	120
      0006F7 01                    2790 	.sleb128	1
      0006F8 00 00r00r28           2791 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$14)
      0006FC 00 00r00r31           2792 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$15)
      000700 00 02                 2793 	.dw	2
      000702 78                    2794 	.db	120
      000703 01                    2795 	.sleb128	1
      000704 00 00r00r19           2796 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$12)
      000708 00 00r00r28           2797 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$14)
      00070C 00 02                 2798 	.dw	2
      00070E 78                    2799 	.db	120
      00070F 01                    2800 	.sleb128	1
      000710 00 00 00 00           2801 	.dw	0,0
      000714 00 00 00 00           2802 	.dw	0,0
      000718 00 00r00r00           2803 	.dw	0,(Sstm8s_tim4$TIM4_DeInit$1)
      00071C 00 00r00r19           2804 	.dw	0,(Sstm8s_tim4$TIM4_DeInit$10)
      000720 00 02                 2805 	.dw	2
      000722 78                    2806 	.db	120
      000723 01                    2807 	.sleb128	1
      000724 00 00 00 00           2808 	.dw	0,0
      000728 00 00 00 00           2809 	.dw	0,0
                                   2810 
                                   2811 	.area .debug_abbrev (NOLOAD)
      000000                       2812 Ldebug_abbrev:
      000000 07                    2813 	.uleb128	7
      000001 2E                    2814 	.uleb128	46
      000002 00                    2815 	.db	0
      000003 03                    2816 	.uleb128	3
      000004 08                    2817 	.uleb128	8
      000005 11                    2818 	.uleb128	17
      000006 01                    2819 	.uleb128	1
      000007 12                    2820 	.uleb128	18
      000008 01                    2821 	.uleb128	1
      000009 3F                    2822 	.uleb128	63
      00000A 0C                    2823 	.uleb128	12
      00000B 40                    2824 	.uleb128	64
      00000C 06                    2825 	.uleb128	6
      00000D 49                    2826 	.uleb128	73
      00000E 13                    2827 	.uleb128	19
      00000F 00                    2828 	.uleb128	0
      000010 00                    2829 	.uleb128	0
      000011 04                    2830 	.uleb128	4
      000012 05                    2831 	.uleb128	5
      000013 00                    2832 	.db	0
      000014 02                    2833 	.uleb128	2
      000015 0A                    2834 	.uleb128	10
      000016 03                    2835 	.uleb128	3
      000017 08                    2836 	.uleb128	8
      000018 49                    2837 	.uleb128	73
      000019 13                    2838 	.uleb128	19
      00001A 00                    2839 	.uleb128	0
      00001B 00                    2840 	.uleb128	0
      00001C 0B                    2841 	.uleb128	11
      00001D 01                    2842 	.uleb128	1
      00001E 01                    2843 	.db	1
      00001F 01                    2844 	.uleb128	1
      000020 13                    2845 	.uleb128	19
      000021 0B                    2846 	.uleb128	11
      000022 0B                    2847 	.uleb128	11
      000023 49                    2848 	.uleb128	73
      000024 13                    2849 	.uleb128	19
      000025 00                    2850 	.uleb128	0
      000026 00                    2851 	.uleb128	0
      000027 03                    2852 	.uleb128	3
      000028 2E                    2853 	.uleb128	46
      000029 01                    2854 	.db	1
      00002A 01                    2855 	.uleb128	1
      00002B 13                    2856 	.uleb128	19
      00002C 03                    2857 	.uleb128	3
      00002D 08                    2858 	.uleb128	8
      00002E 11                    2859 	.uleb128	17
      00002F 01                    2860 	.uleb128	1
      000030 12                    2861 	.uleb128	18
      000031 01                    2862 	.uleb128	1
      000032 3F                    2863 	.uleb128	63
      000033 0C                    2864 	.uleb128	12
      000034 40                    2865 	.uleb128	64
      000035 06                    2866 	.uleb128	6
      000036 00                    2867 	.uleb128	0
      000037 00                    2868 	.uleb128	0
      000038 09                    2869 	.uleb128	9
      000039 34                    2870 	.uleb128	52
      00003A 00                    2871 	.db	0
      00003B 02                    2872 	.uleb128	2
      00003C 0A                    2873 	.uleb128	10
      00003D 03                    2874 	.uleb128	3
      00003E 08                    2875 	.uleb128	8
      00003F 49                    2876 	.uleb128	73
      000040 13                    2877 	.uleb128	19
      000041 00                    2878 	.uleb128	0
      000042 00                    2879 	.uleb128	0
      000043 08                    2880 	.uleb128	8
      000044 2E                    2881 	.uleb128	46
      000045 01                    2882 	.db	1
      000046 01                    2883 	.uleb128	1
      000047 13                    2884 	.uleb128	19
      000048 03                    2885 	.uleb128	3
      000049 08                    2886 	.uleb128	8
      00004A 11                    2887 	.uleb128	17
      00004B 01                    2888 	.uleb128	1
      00004C 12                    2889 	.uleb128	18
      00004D 01                    2890 	.uleb128	1
      00004E 3F                    2891 	.uleb128	63
      00004F 0C                    2892 	.uleb128	12
      000050 40                    2893 	.uleb128	64
      000051 06                    2894 	.uleb128	6
      000052 49                    2895 	.uleb128	73
      000053 13                    2896 	.uleb128	19
      000054 00                    2897 	.uleb128	0
      000055 00                    2898 	.uleb128	0
      000056 0A                    2899 	.uleb128	10
      000057 26                    2900 	.uleb128	38
      000058 00                    2901 	.db	0
      000059 49                    2902 	.uleb128	73
      00005A 13                    2903 	.uleb128	19
      00005B 00                    2904 	.uleb128	0
      00005C 00                    2905 	.uleb128	0
      00005D 01                    2906 	.uleb128	1
      00005E 11                    2907 	.uleb128	17
      00005F 01                    2908 	.db	1
      000060 03                    2909 	.uleb128	3
      000061 08                    2910 	.uleb128	8
      000062 10                    2911 	.uleb128	16
      000063 06                    2912 	.uleb128	6
      000064 13                    2913 	.uleb128	19
      000065 0B                    2914 	.uleb128	11
      000066 25                    2915 	.uleb128	37
      000067 08                    2916 	.uleb128	8
      000068 00                    2917 	.uleb128	0
      000069 00                    2918 	.uleb128	0
      00006A 06                    2919 	.uleb128	6
      00006B 0B                    2920 	.uleb128	11
      00006C 00                    2921 	.db	0
      00006D 11                    2922 	.uleb128	17
      00006E 01                    2923 	.uleb128	1
      00006F 12                    2924 	.uleb128	18
      000070 01                    2925 	.uleb128	1
      000071 00                    2926 	.uleb128	0
      000072 00                    2927 	.uleb128	0
      000073 02                    2928 	.uleb128	2
      000074 2E                    2929 	.uleb128	46
      000075 00                    2930 	.db	0
      000076 03                    2931 	.uleb128	3
      000077 08                    2932 	.uleb128	8
      000078 11                    2933 	.uleb128	17
      000079 01                    2934 	.uleb128	1
      00007A 12                    2935 	.uleb128	18
      00007B 01                    2936 	.uleb128	1
      00007C 3F                    2937 	.uleb128	63
      00007D 0C                    2938 	.uleb128	12
      00007E 40                    2939 	.uleb128	64
      00007F 06                    2940 	.uleb128	6
      000080 00                    2941 	.uleb128	0
      000081 00                    2942 	.uleb128	0
      000082 0C                    2943 	.uleb128	12
      000083 21                    2944 	.uleb128	33
      000084 00                    2945 	.db	0
      000085 2F                    2946 	.uleb128	47
      000086 0B                    2947 	.uleb128	11
      000087 00                    2948 	.uleb128	0
      000088 00                    2949 	.uleb128	0
      000089 05                    2950 	.uleb128	5
      00008A 24                    2951 	.uleb128	36
      00008B 00                    2952 	.db	0
      00008C 03                    2953 	.uleb128	3
      00008D 08                    2954 	.uleb128	8
      00008E 0B                    2955 	.uleb128	11
      00008F 0B                    2956 	.uleb128	11
      000090 3E                    2957 	.uleb128	62
      000091 0B                    2958 	.uleb128	11
      000092 00                    2959 	.uleb128	0
      000093 00                    2960 	.uleb128	0
      000094 00                    2961 	.uleb128	0
                                   2962 
                                   2963 	.area .debug_info (NOLOAD)
      000000 00 00 05 48           2964 	.dw	0,Ldebug_info_end-Ldebug_info_start
      000004                       2965 Ldebug_info_start:
      000004 00 02                 2966 	.dw	2
      000006 00 00r00r00           2967 	.dw	0,(Ldebug_abbrev)
      00000A 04                    2968 	.db	4
      00000B 01                    2969 	.uleb128	1
      00000C 2E 2E 2F 53 50 4C 2F  2970 	.ascii "../SPL/src/stm8s_tim4.c"
             73 72 63 2F 73 74 6D
             38 73 5F 74 69 6D 34
             2E 63
      000023 00                    2971 	.db	0
      000024 00 00r00r00           2972 	.dw	0,(Ldebug_line_start+-4)
      000028 01                    2973 	.db	1
      000029 53 44 43 43 20 76 65  2974 	.ascii "SDCC version 4.1.0 #12072"
             72 73 69 6F 6E 20 34
             2E 31 2E 30 20 23 31
             32 30 37 32
      000042 00                    2975 	.db	0
      000043 02                    2976 	.uleb128	2
      000044 54 49 4D 34 5F 44 65  2977 	.ascii "TIM4_DeInit"
             49 6E 69 74
      00004F 00                    2978 	.db	0
      000050 00 00r00r00           2979 	.dw	0,(_TIM4_DeInit)
      000054 00 00r00r19           2980 	.dw	0,(XG$TIM4_DeInit$0$0+1)
      000058 01                    2981 	.db	1
      000059 00 00r07r18           2982 	.dw	0,(Ldebug_loc_start+1816)
      00005D 03                    2983 	.uleb128	3
      00005E 00 00 00 AD           2984 	.dw	0,173
      000062 54 49 4D 34 5F 54 69  2985 	.ascii "TIM4_TimeBaseInit"
             6D 65 42 61 73 65 49
             6E 69 74
      000073 00                    2986 	.db	0
      000074 00 00r00r19           2987 	.dw	0,(_TIM4_TimeBaseInit)
      000078 00 00r00r7A           2988 	.dw	0,(XG$TIM4_TimeBaseInit$0$0+1)
      00007C 01                    2989 	.db	1
      00007D 00 00r06r68           2990 	.dw	0,(Ldebug_loc_start+1640)
      000081 04                    2991 	.uleb128	4
      000082 02                    2992 	.db	2
      000083 91                    2993 	.db	145
      000084 02                    2994 	.sleb128	2
      000085 54 49 4D 34 5F 50 72  2995 	.ascii "TIM4_Prescaler"
             65 73 63 61 6C 65 72
      000093 00                    2996 	.db	0
      000094 00 00 00 AD           2997 	.dw	0,173
      000098 04                    2998 	.uleb128	4
      000099 02                    2999 	.db	2
      00009A 91                    3000 	.db	145
      00009B 03                    3001 	.sleb128	3
      00009C 54 49 4D 34 5F 50 65  3002 	.ascii "TIM4_Period"
             72 69 6F 64
      0000A7 00                    3003 	.db	0
      0000A8 00 00 00 AD           3004 	.dw	0,173
      0000AC 00                    3005 	.uleb128	0
      0000AD 05                    3006 	.uleb128	5
      0000AE 75 6E 73 69 67 6E 65  3007 	.ascii "unsigned char"
             64 20 63 68 61 72
      0000BB 00                    3008 	.db	0
      0000BC 01                    3009 	.db	1
      0000BD 08                    3010 	.db	8
      0000BE 03                    3011 	.uleb128	3
      0000BF 00 00 00 FD           3012 	.dw	0,253
      0000C3 54 49 4D 34 5F 43 6D  3013 	.ascii "TIM4_Cmd"
             64
      0000CB 00                    3014 	.db	0
      0000CC 00 00r00r7A           3015 	.dw	0,(_TIM4_Cmd)
      0000D0 00 00r00rB0           3016 	.dw	0,(XG$TIM4_Cmd$0$0+1)
      0000D4 01                    3017 	.db	1
      0000D5 00 00r06r00           3018 	.dw	0,(Ldebug_loc_start+1536)
      0000D9 04                    3019 	.uleb128	4
      0000DA 02                    3020 	.db	2
      0000DB 91                    3021 	.db	145
      0000DC 02                    3022 	.sleb128	2
      0000DD 4E 65 77 53 74 61 74  3023 	.ascii "NewState"
             65
      0000E5 00                    3024 	.db	0
      0000E6 00 00 00 AD           3025 	.dw	0,173
      0000EA 06                    3026 	.uleb128	6
      0000EB 00 00r00rA2           3027 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$44)
      0000EF 00 00r00rA7           3028 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$46)
      0000F3 06                    3029 	.uleb128	6
      0000F4 00 00r00rAA           3030 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$47)
      0000F8 00 00r00rAF           3031 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$49)
      0000FC 00                    3032 	.uleb128	0
      0000FD 03                    3033 	.uleb128	3
      0000FE 00 00 01 51           3034 	.dw	0,337
      000102 54 49 4D 34 5F 49 54  3035 	.ascii "TIM4_ITConfig"
             43 6F 6E 66 69 67
      00010F 00                    3036 	.db	0
      000110 00 00r00rB0           3037 	.dw	0,(_TIM4_ITConfig)
      000114 00 00r01r06           3038 	.dw	0,(XG$TIM4_ITConfig$0$0+1)
      000118 01                    3039 	.db	1
      000119 00 00r05r14           3040 	.dw	0,(Ldebug_loc_start+1300)
      00011D 04                    3041 	.uleb128	4
      00011E 02                    3042 	.db	2
      00011F 91                    3043 	.db	145
      000120 02                    3044 	.sleb128	2
      000121 54 49 4D 34 5F 49 54  3045 	.ascii "TIM4_IT"
      000128 00                    3046 	.db	0
      000129 00 00 00 AD           3047 	.dw	0,173
      00012D 04                    3048 	.uleb128	4
      00012E 02                    3049 	.db	2
      00012F 91                    3050 	.db	145
      000130 03                    3051 	.sleb128	3
      000131 4E 65 77 53 74 61 74  3052 	.ascii "NewState"
             65
      000139 00                    3053 	.db	0
      00013A 00 00 00 AD           3054 	.dw	0,173
      00013E 06                    3055 	.uleb128	6
      00013F 00 00r00rF0           3056 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$74)
      000143 00 00r00rF5           3057 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$76)
      000147 06                    3058 	.uleb128	6
      000148 00 00r00rF8           3059 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$77)
      00014C 00 00r01r04           3060 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$81)
      000150 00                    3061 	.uleb128	0
      000151 03                    3062 	.uleb128	3
      000152 00 00 01 A0           3063 	.dw	0,416
      000156 54 49 4D 34 5F 55 70  3064 	.ascii "TIM4_UpdateDisableConfig"
             64 61 74 65 44 69 73
             61 62 6C 65 43 6F 6E
             66 69 67
      00016E 00                    3065 	.db	0
      00016F 00 00r01r06           3066 	.dw	0,(_TIM4_UpdateDisableConfig)
      000173 00 00r01r3C           3067 	.dw	0,(XG$TIM4_UpdateDisableConfig$0$0+1)
      000177 01                    3068 	.db	1
      000178 00 00r04rAC           3069 	.dw	0,(Ldebug_loc_start+1196)
      00017C 04                    3070 	.uleb128	4
      00017D 02                    3071 	.db	2
      00017E 91                    3072 	.db	145
      00017F 02                    3073 	.sleb128	2
      000180 4E 65 77 53 74 61 74  3074 	.ascii "NewState"
             65
      000188 00                    3075 	.db	0
      000189 00 00 00 AD           3076 	.dw	0,173
      00018D 06                    3077 	.uleb128	6
      00018E 00 00r01r2E           3078 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$98)
      000192 00 00r01r33           3079 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$100)
      000196 06                    3080 	.uleb128	6
      000197 00 00r01r36           3081 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$101)
      00019B 00 00r01r3B           3082 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$103)
      00019F 00                    3083 	.uleb128	0
      0001A0 03                    3084 	.uleb128	3
      0001A1 00 00 01 F8           3085 	.dw	0,504
      0001A5 54 49 4D 34 5F 55 70  3086 	.ascii "TIM4_UpdateRequestConfig"
             64 61 74 65 52 65 71
             75 65 73 74 43 6F 6E
             66 69 67
      0001BD 00                    3087 	.db	0
      0001BE 00 00r01r3C           3088 	.dw	0,(_TIM4_UpdateRequestConfig)
      0001C2 00 00r01r72           3089 	.dw	0,(XG$TIM4_UpdateRequestConfig$0$0+1)
      0001C6 01                    3090 	.db	1
      0001C7 00 00r04r44           3091 	.dw	0,(Ldebug_loc_start+1092)
      0001CB 04                    3092 	.uleb128	4
      0001CC 02                    3093 	.db	2
      0001CD 91                    3094 	.db	145
      0001CE 02                    3095 	.sleb128	2
      0001CF 54 49 4D 34 5F 55 70  3096 	.ascii "TIM4_UpdateSource"
             64 61 74 65 53 6F 75
             72 63 65
      0001E0 00                    3097 	.db	0
      0001E1 00 00 00 AD           3098 	.dw	0,173
      0001E5 06                    3099 	.uleb128	6
      0001E6 00 00r01r64           3100 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$119)
      0001EA 00 00r01r69           3101 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$121)
      0001EE 06                    3102 	.uleb128	6
      0001EF 00 00r01r6C           3103 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$122)
      0001F3 00 00r01r71           3104 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$124)
      0001F7 00                    3105 	.uleb128	0
      0001F8 03                    3106 	.uleb128	3
      0001F9 00 00 02 49           3107 	.dw	0,585
      0001FD 54 49 4D 34 5F 53 65  3108 	.ascii "TIM4_SelectOnePulseMode"
             6C 65 63 74 4F 6E 65
             50 75 6C 73 65 4D 6F
             64 65
      000214 00                    3109 	.db	0
      000215 00 00r01r72           3110 	.dw	0,(_TIM4_SelectOnePulseMode)
      000219 00 00r01rA8           3111 	.dw	0,(XG$TIM4_SelectOnePulseMode$0$0+1)
      00021D 01                    3112 	.db	1
      00021E 00 00r03rDC           3113 	.dw	0,(Ldebug_loc_start+988)
      000222 04                    3114 	.uleb128	4
      000223 02                    3115 	.db	2
      000224 91                    3116 	.db	145
      000225 02                    3117 	.sleb128	2
      000226 54 49 4D 34 5F 4F 50  3118 	.ascii "TIM4_OPMode"
             4D 6F 64 65
      000231 00                    3119 	.db	0
      000232 00 00 00 AD           3120 	.dw	0,173
      000236 06                    3121 	.uleb128	6
      000237 00 00r01r9A           3122 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$140)
      00023B 00 00r01r9F           3123 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$142)
      00023F 06                    3124 	.uleb128	6
      000240 00 00r01rA2           3125 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$143)
      000244 00 00r01rA7           3126 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$145)
      000248 00                    3127 	.uleb128	0
      000249 03                    3128 	.uleb128	3
      00024A 00 00 02 9E           3129 	.dw	0,670
      00024E 54 49 4D 34 5F 50 72  3130 	.ascii "TIM4_PrescalerConfig"
             65 73 63 61 6C 65 72
             43 6F 6E 66 69 67
      000262 00                    3131 	.db	0
      000263 00 00r01rA8           3132 	.dw	0,(_TIM4_PrescalerConfig)
      000267 00 00r02r27           3133 	.dw	0,(XG$TIM4_PrescalerConfig$0$0+1)
      00026B 01                    3134 	.db	1
      00026C 00 00r02rD8           3135 	.dw	0,(Ldebug_loc_start+728)
      000270 04                    3136 	.uleb128	4
      000271 02                    3137 	.db	2
      000272 91                    3138 	.db	145
      000273 02                    3139 	.sleb128	2
      000274 50 72 65 73 63 61 6C  3140 	.ascii "Prescaler"
             65 72
      00027D 00                    3141 	.db	0
      00027E 00 00 00 AD           3142 	.dw	0,173
      000282 04                    3143 	.uleb128	4
      000283 02                    3144 	.db	2
      000284 91                    3145 	.db	145
      000285 03                    3146 	.sleb128	3
      000286 54 49 4D 34 5F 50 53  3147 	.ascii "TIM4_PSCReloadMode"
             43 52 65 6C 6F 61 64
             4D 6F 64 65
      000298 00                    3148 	.db	0
      000299 00 00 00 AD           3149 	.dw	0,173
      00029D 00                    3150 	.uleb128	0
      00029E 03                    3151 	.uleb128	3
      00029F 00 00 02 EA           3152 	.dw	0,746
      0002A3 54 49 4D 34 5F 41 52  3153 	.ascii "TIM4_ARRPreloadConfig"
             52 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0002B8 00                    3154 	.db	0
      0002B9 00 00r02r27           3155 	.dw	0,(_TIM4_ARRPreloadConfig)
      0002BD 00 00r02r5D           3156 	.dw	0,(XG$TIM4_ARRPreloadConfig$0$0+1)
      0002C1 01                    3157 	.db	1
      0002C2 00 00r02r70           3158 	.dw	0,(Ldebug_loc_start+624)
      0002C6 04                    3159 	.uleb128	4
      0002C7 02                    3160 	.db	2
      0002C8 91                    3161 	.db	145
      0002C9 02                    3162 	.sleb128	2
      0002CA 4E 65 77 53 74 61 74  3163 	.ascii "NewState"
             65
      0002D2 00                    3164 	.db	0
      0002D3 00 00 00 AD           3165 	.dw	0,173
      0002D7 06                    3166 	.uleb128	6
      0002D8 00 00r02r4F           3167 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$190)
      0002DC 00 00r02r54           3168 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$192)
      0002E0 06                    3169 	.uleb128	6
      0002E1 00 00r02r57           3170 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$193)
      0002E5 00 00r02r5C           3171 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$195)
      0002E9 00                    3172 	.uleb128	0
      0002EA 03                    3173 	.uleb128	3
      0002EB 00 00 03 29           3174 	.dw	0,809
      0002EF 54 49 4D 34 5F 47 65  3175 	.ascii "TIM4_GenerateEvent"
             6E 65 72 61 74 65 45
             76 65 6E 74
      000301 00                    3176 	.db	0
      000302 00 00r02r5D           3177 	.dw	0,(_TIM4_GenerateEvent)
      000306 00 00r02r7B           3178 	.dw	0,(XG$TIM4_GenerateEvent$0$0+1)
      00030A 01                    3179 	.db	1
      00030B 00 00r02r08           3180 	.dw	0,(Ldebug_loc_start+520)
      00030F 04                    3181 	.uleb128	4
      000310 02                    3182 	.db	2
      000311 91                    3183 	.db	145
      000312 02                    3184 	.sleb128	2
      000313 54 49 4D 34 5F 45 76  3185 	.ascii "TIM4_EventSource"
             65 6E 74 53 6F 75 72
             63 65
      000323 00                    3186 	.db	0
      000324 00 00 00 AD           3187 	.dw	0,173
      000328 00                    3188 	.uleb128	0
      000329 03                    3189 	.uleb128	3
      00032A 00 00 03 5C           3190 	.dw	0,860
      00032E 54 49 4D 34 5F 53 65  3191 	.ascii "TIM4_SetCounter"
             74 43 6F 75 6E 74 65
             72
      00033D 00                    3192 	.db	0
      00033E 00 00r02r7B           3193 	.dw	0,(_TIM4_SetCounter)
      000342 00 00r02r82           3194 	.dw	0,(XG$TIM4_SetCounter$0$0+1)
      000346 01                    3195 	.db	1
      000347 00 00r01rF4           3196 	.dw	0,(Ldebug_loc_start+500)
      00034B 04                    3197 	.uleb128	4
      00034C 02                    3198 	.db	2
      00034D 91                    3199 	.db	145
      00034E 02                    3200 	.sleb128	2
      00034F 43 6F 75 6E 74 65 72  3201 	.ascii "Counter"
      000356 00                    3202 	.db	0
      000357 00 00 00 AD           3203 	.dw	0,173
      00035B 00                    3204 	.uleb128	0
      00035C 03                    3205 	.uleb128	3
      00035D 00 00 03 95           3206 	.dw	0,917
      000361 54 49 4D 34 5F 53 65  3207 	.ascii "TIM4_SetAutoreload"
             74 41 75 74 6F 72 65
             6C 6F 61 64
      000373 00                    3208 	.db	0
      000374 00 00r02r82           3209 	.dw	0,(_TIM4_SetAutoreload)
      000378 00 00r02r89           3210 	.dw	0,(XG$TIM4_SetAutoreload$0$0+1)
      00037C 01                    3211 	.db	1
      00037D 00 00r01rE0           3212 	.dw	0,(Ldebug_loc_start+480)
      000381 04                    3213 	.uleb128	4
      000382 02                    3214 	.db	2
      000383 91                    3215 	.db	145
      000384 02                    3216 	.sleb128	2
      000385 41 75 74 6F 72 65 6C  3217 	.ascii "Autoreload"
             6F 61 64
      00038F 00                    3218 	.db	0
      000390 00 00 00 AD           3219 	.dw	0,173
      000394 00                    3220 	.uleb128	0
      000395 07                    3221 	.uleb128	7
      000396 54 49 4D 34 5F 47 65  3222 	.ascii "TIM4_GetCounter"
             74 43 6F 75 6E 74 65
             72
      0003A5 00                    3223 	.db	0
      0003A6 00 00r02r89           3224 	.dw	0,(_TIM4_GetCounter)
      0003AA 00 00r02r8D           3225 	.dw	0,(XG$TIM4_GetCounter$0$0+1)
      0003AE 01                    3226 	.db	1
      0003AF 00 00r01rCC           3227 	.dw	0,(Ldebug_loc_start+460)
      0003B3 00 00 00 AD           3228 	.dw	0,173
      0003B7 07                    3229 	.uleb128	7
      0003B8 54 49 4D 34 5F 47 65  3230 	.ascii "TIM4_GetPrescaler"
             74 50 72 65 73 63 61
             6C 65 72
      0003C9 00                    3231 	.db	0
      0003CA 00 00r02r8D           3232 	.dw	0,(_TIM4_GetPrescaler)
      0003CE 00 00r02r91           3233 	.dw	0,(XG$TIM4_GetPrescaler$0$0+1)
      0003D2 01                    3234 	.db	1
      0003D3 00 00r01rB8           3235 	.dw	0,(Ldebug_loc_start+440)
      0003D7 00 00 00 AD           3236 	.dw	0,173
      0003DB 08                    3237 	.uleb128	8
      0003DC 00 00 04 3A           3238 	.dw	0,1082
      0003E0 54 49 4D 34 5F 47 65  3239 	.ascii "TIM4_GetFlagStatus"
             74 46 6C 61 67 53 74
             61 74 75 73
      0003F2 00                    3240 	.db	0
      0003F3 00 00r02r91           3241 	.dw	0,(_TIM4_GetFlagStatus)
      0003F7 00 00r02rBA           3242 	.dw	0,(XG$TIM4_GetFlagStatus$0$0+1)
      0003FB 01                    3243 	.db	1
      0003FC 00 00r01r50           3244 	.dw	0,(Ldebug_loc_start+336)
      000400 00 00 00 AD           3245 	.dw	0,173
      000404 04                    3246 	.uleb128	4
      000405 02                    3247 	.db	2
      000406 91                    3248 	.db	145
      000407 02                    3249 	.sleb128	2
      000408 54 49 4D 34 5F 46 4C  3250 	.ascii "TIM4_FLAG"
             41 47
      000411 00                    3251 	.db	0
      000412 00 00 00 AD           3252 	.dw	0,173
      000416 06                    3253 	.uleb128	6
      000417 00 00r02rB3           3254 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$248)
      00041B 00 00r02rB5           3255 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$250)
      00041F 06                    3256 	.uleb128	6
      000420 00 00r02rB8           3257 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$251)
      000424 00 00r02rB9           3258 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$253)
      000428 09                    3259 	.uleb128	9
      000429 01                    3260 	.db	1
      00042A 50                    3261 	.db	80
      00042B 62 69 74 73 74 61 74  3262 	.ascii "bitstatus"
             75 73
      000434 00                    3263 	.db	0
      000435 00 00 00 AD           3264 	.dw	0,173
      000439 00                    3265 	.uleb128	0
      00043A 03                    3266 	.uleb128	3
      00043B 00 00 04 6E           3267 	.dw	0,1134
      00043F 54 49 4D 34 5F 43 6C  3268 	.ascii "TIM4_ClearFlag"
             65 61 72 46 6C 61 67
      00044D 00                    3269 	.db	0
      00044E 00 00r02rBA           3270 	.dw	0,(_TIM4_ClearFlag)
      000452 00 00r02rD8           3271 	.dw	0,(XG$TIM4_ClearFlag$0$0+1)
      000456 01                    3272 	.db	1
      000457 00 00r00rE8           3273 	.dw	0,(Ldebug_loc_start+232)
      00045B 04                    3274 	.uleb128	4
      00045C 02                    3275 	.db	2
      00045D 91                    3276 	.db	145
      00045E 02                    3277 	.sleb128	2
      00045F 54 49 4D 34 5F 46 4C  3278 	.ascii "TIM4_FLAG"
             41 47
      000468 00                    3279 	.db	0
      000469 00 00 00 AD           3280 	.dw	0,173
      00046D 00                    3281 	.uleb128	0
      00046E 08                    3282 	.uleb128	8
      00046F 00 00 04 EA           3283 	.dw	0,1258
      000473 54 49 4D 34 5F 47 65  3284 	.ascii "TIM4_GetITStatus"
             74 49 54 53 74 61 74
             75 73
      000483 00                    3285 	.db	0
      000484 00 00r02rD8           3286 	.dw	0,(_TIM4_GetITStatus)
      000488 00 00r03r12           3287 	.dw	0,(XG$TIM4_GetITStatus$0$0+1)
      00048C 01                    3288 	.db	1
      00048D 00 00r00r68           3289 	.dw	0,(Ldebug_loc_start+104)
      000491 00 00 00 AD           3290 	.dw	0,173
      000495 04                    3291 	.uleb128	4
      000496 02                    3292 	.db	2
      000497 91                    3293 	.db	145
      000498 02                    3294 	.sleb128	2
      000499 54 49 4D 34 5F 49 54  3295 	.ascii "TIM4_IT"
      0004A0 00                    3296 	.db	0
      0004A1 00 00 00 AD           3297 	.dw	0,173
      0004A5 06                    3298 	.uleb128	6
      0004A6 00 00r03r09           3299 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$286)
      0004AA 00 00r03r0B           3300 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$288)
      0004AE 06                    3301 	.uleb128	6
      0004AF 00 00r03r0E           3302 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$289)
      0004B3 00 00r03r0F           3303 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$291)
      0004B7 09                    3304 	.uleb128	9
      0004B8 01                    3305 	.db	1
      0004B9 50                    3306 	.db	80
      0004BA 62 69 74 73 74 61 74  3307 	.ascii "bitstatus"
             75 73
      0004C3 00                    3308 	.db	0
      0004C4 00 00 00 AD           3309 	.dw	0,173
      0004C8 09                    3310 	.uleb128	9
      0004C9 02                    3311 	.db	2
      0004CA 91                    3312 	.db	145
      0004CB 7F                    3313 	.sleb128	-1
      0004CC 69 74 73 74 61 74 75  3314 	.ascii "itstatus"
             73
      0004D4 00                    3315 	.db	0
      0004D5 00 00 00 AD           3316 	.dw	0,173
      0004D9 09                    3317 	.uleb128	9
      0004DA 01                    3318 	.db	1
      0004DB 50                    3319 	.db	80
      0004DC 69 74 65 6E 61 62 6C  3320 	.ascii "itenable"
             65
      0004E4 00                    3321 	.db	0
      0004E5 00 00 00 AD           3322 	.dw	0,173
      0004E9 00                    3323 	.uleb128	0
      0004EA 03                    3324 	.uleb128	3
      0004EB 00 00 05 24           3325 	.dw	0,1316
      0004EF 54 49 4D 34 5F 43 6C  3326 	.ascii "TIM4_ClearITPendingBit"
             65 61 72 49 54 50 65
             6E 64 69 6E 67 42 69
             74
      000505 00                    3327 	.db	0
      000506 00 00r03r12           3328 	.dw	0,(_TIM4_ClearITPendingBit)
      00050A 00 00r03r30           3329 	.dw	0,(XG$TIM4_ClearITPendingBit$0$0+1)
      00050E 01                    3330 	.db	1
      00050F 00 00r00r00           3331 	.dw	0,(Ldebug_loc_start)
      000513 04                    3332 	.uleb128	4
      000514 02                    3333 	.db	2
      000515 91                    3334 	.db	145
      000516 02                    3335 	.sleb128	2
      000517 54 49 4D 34 5F 49 54  3336 	.ascii "TIM4_IT"
      00051E 00                    3337 	.db	0
      00051F 00 00 00 AD           3338 	.dw	0,173
      000523 00                    3339 	.uleb128	0
      000524 0A                    3340 	.uleb128	10
      000525 00 00 00 AD           3341 	.dw	0,173
      000529 0B                    3342 	.uleb128	11
      00052A 00 00 05 36           3343 	.dw	0,1334
      00052E 18                    3344 	.db	24
      00052F 00 00 05 24           3345 	.dw	0,1316
      000533 0C                    3346 	.uleb128	12
      000534 17                    3347 	.db	23
      000535 00                    3348 	.uleb128	0
      000536 09                    3349 	.uleb128	9
      000537 05                    3350 	.db	5
      000538 03                    3351 	.db	3
      000539 00 00r00r00           3352 	.dw	0,(___str_0)
      00053D 5F 5F 73 74 72 5F 30  3353 	.ascii "__str_0"
      000544 00                    3354 	.db	0
      000545 00 00 05 29           3355 	.dw	0,1321
      000549 00                    3356 	.uleb128	0
      00054A 00                    3357 	.uleb128	0
      00054B 00                    3358 	.uleb128	0
      00054C                       3359 Ldebug_info_end:
                                   3360 
                                   3361 	.area .debug_pubnames (NOLOAD)
      000000 00 00 01 A2           3362 	.dw	0,Ldebug_pubnames_end-Ldebug_pubnames_start
      000004                       3363 Ldebug_pubnames_start:
      000004 00 02                 3364 	.dw	2
      000006 00 00r00r00           3365 	.dw	0,(Ldebug_info_start-4)
      00000A 00 00 05 4C           3366 	.dw	0,4+Ldebug_info_end-Ldebug_info_start
      00000E 00 00 00 43           3367 	.dw	0,67
      000012 54 49 4D 34 5F 44 65  3368 	.ascii "TIM4_DeInit"
             49 6E 69 74
      00001D 00                    3369 	.db	0
      00001E 00 00 00 5D           3370 	.dw	0,93
      000022 54 49 4D 34 5F 54 69  3371 	.ascii "TIM4_TimeBaseInit"
             6D 65 42 61 73 65 49
             6E 69 74
      000033 00                    3372 	.db	0
      000034 00 00 00 BE           3373 	.dw	0,190
      000038 54 49 4D 34 5F 43 6D  3374 	.ascii "TIM4_Cmd"
             64
      000040 00                    3375 	.db	0
      000041 00 00 00 FD           3376 	.dw	0,253
      000045 54 49 4D 34 5F 49 54  3377 	.ascii "TIM4_ITConfig"
             43 6F 6E 66 69 67
      000052 00                    3378 	.db	0
      000053 00 00 01 51           3379 	.dw	0,337
      000057 54 49 4D 34 5F 55 70  3380 	.ascii "TIM4_UpdateDisableConfig"
             64 61 74 65 44 69 73
             61 62 6C 65 43 6F 6E
             66 69 67
      00006F 00                    3381 	.db	0
      000070 00 00 01 A0           3382 	.dw	0,416
      000074 54 49 4D 34 5F 55 70  3383 	.ascii "TIM4_UpdateRequestConfig"
             64 61 74 65 52 65 71
             75 65 73 74 43 6F 6E
             66 69 67
      00008C 00                    3384 	.db	0
      00008D 00 00 01 F8           3385 	.dw	0,504
      000091 54 49 4D 34 5F 53 65  3386 	.ascii "TIM4_SelectOnePulseMode"
             6C 65 63 74 4F 6E 65
             50 75 6C 73 65 4D 6F
             64 65
      0000A8 00                    3387 	.db	0
      0000A9 00 00 02 49           3388 	.dw	0,585
      0000AD 54 49 4D 34 5F 50 72  3389 	.ascii "TIM4_PrescalerConfig"
             65 73 63 61 6C 65 72
             43 6F 6E 66 69 67
      0000C1 00                    3390 	.db	0
      0000C2 00 00 02 9E           3391 	.dw	0,670
      0000C6 54 49 4D 34 5F 41 52  3392 	.ascii "TIM4_ARRPreloadConfig"
             52 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0000DB 00                    3393 	.db	0
      0000DC 00 00 02 EA           3394 	.dw	0,746
      0000E0 54 49 4D 34 5F 47 65  3395 	.ascii "TIM4_GenerateEvent"
             6E 65 72 61 74 65 45
             76 65 6E 74
      0000F2 00                    3396 	.db	0
      0000F3 00 00 03 29           3397 	.dw	0,809
      0000F7 54 49 4D 34 5F 53 65  3398 	.ascii "TIM4_SetCounter"
             74 43 6F 75 6E 74 65
             72
      000106 00                    3399 	.db	0
      000107 00 00 03 5C           3400 	.dw	0,860
      00010B 54 49 4D 34 5F 53 65  3401 	.ascii "TIM4_SetAutoreload"
             74 41 75 74 6F 72 65
             6C 6F 61 64
      00011D 00                    3402 	.db	0
      00011E 00 00 03 95           3403 	.dw	0,917
      000122 54 49 4D 34 5F 47 65  3404 	.ascii "TIM4_GetCounter"
             74 43 6F 75 6E 74 65
             72
      000131 00                    3405 	.db	0
      000132 00 00 03 B7           3406 	.dw	0,951
      000136 54 49 4D 34 5F 47 65  3407 	.ascii "TIM4_GetPrescaler"
             74 50 72 65 73 63 61
             6C 65 72
      000147 00                    3408 	.db	0
      000148 00 00 03 DB           3409 	.dw	0,987
      00014C 54 49 4D 34 5F 47 65  3410 	.ascii "TIM4_GetFlagStatus"
             74 46 6C 61 67 53 74
             61 74 75 73
      00015E 00                    3411 	.db	0
      00015F 00 00 04 3A           3412 	.dw	0,1082
      000163 54 49 4D 34 5F 43 6C  3413 	.ascii "TIM4_ClearFlag"
             65 61 72 46 6C 61 67
      000171 00                    3414 	.db	0
      000172 00 00 04 6E           3415 	.dw	0,1134
      000176 54 49 4D 34 5F 47 65  3416 	.ascii "TIM4_GetITStatus"
             74 49 54 53 74 61 74
             75 73
      000186 00                    3417 	.db	0
      000187 00 00 04 EA           3418 	.dw	0,1258
      00018B 54 49 4D 34 5F 43 6C  3419 	.ascii "TIM4_ClearITPendingBit"
             65 61 72 49 54 50 65
             6E 64 69 6E 67 42 69
             74
      0001A1 00                    3420 	.db	0
      0001A2 00 00 00 00           3421 	.dw	0,0
      0001A6                       3422 Ldebug_pubnames_end:
                                   3423 
                                   3424 	.area .debug_frame (NOLOAD)
      000000 00 00                 3425 	.dw	0
      000002 00 0E                 3426 	.dw	Ldebug_CIE0_end-Ldebug_CIE0_start
      000004                       3427 Ldebug_CIE0_start:
      000004 FF FF                 3428 	.dw	0xffff
      000006 FF FF                 3429 	.dw	0xffff
      000008 01                    3430 	.db	1
      000009 00                    3431 	.db	0
      00000A 01                    3432 	.uleb128	1
      00000B 7F                    3433 	.sleb128	-1
      00000C 09                    3434 	.db	9
      00000D 0C                    3435 	.db	12
      00000E 08                    3436 	.uleb128	8
      00000F 02                    3437 	.uleb128	2
      000010 89                    3438 	.db	137
      000011 01                    3439 	.uleb128	1
      000012                       3440 Ldebug_CIE0_end:
      000012 00 00 00 44           3441 	.dw	0,68
      000016 00 00r00r00           3442 	.dw	0,(Ldebug_CIE0_start-4)
      00001A 00 00r03r12           3443 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$298)	;initial loc
      00001E 00 00 00 1E           3444 	.dw	0,Sstm8s_tim4$TIM4_ClearITPendingBit$310-Sstm8s_tim4$TIM4_ClearITPendingBit$298
      000022 01                    3445 	.db	1
      000023 00 00r03r12           3446 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$298)
      000027 0E                    3447 	.db	14
      000028 02                    3448 	.uleb128	2
      000029 01                    3449 	.db	1
      00002A 00 00r03r1A           3450 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$300)
      00002E 0E                    3451 	.db	14
      00002F 02                    3452 	.uleb128	2
      000030 01                    3453 	.db	1
      000031 00 00r03r1C           3454 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$301)
      000035 0E                    3455 	.db	14
      000036 03                    3456 	.uleb128	3
      000037 01                    3457 	.db	1
      000038 00 00r03r1E           3458 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$302)
      00003C 0E                    3459 	.db	14
      00003D 04                    3460 	.uleb128	4
      00003E 01                    3461 	.db	1
      00003F 00 00r03r20           3462 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$303)
      000043 0E                    3463 	.db	14
      000044 06                    3464 	.uleb128	6
      000045 01                    3465 	.db	1
      000046 00 00r03r22           3466 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$304)
      00004A 0E                    3467 	.db	14
      00004B 07                    3468 	.uleb128	7
      00004C 01                    3469 	.db	1
      00004D 00 00r03r24           3470 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$305)
      000051 0E                    3471 	.db	14
      000052 08                    3472 	.uleb128	8
      000053 01                    3473 	.db	1
      000054 00 00r03r29           3474 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$306)
      000058 0E                    3475 	.db	14
      000059 02                    3476 	.uleb128	2
                                   3477 
                                   3478 	.area .debug_frame (NOLOAD)
      00005A 00 00                 3479 	.dw	0
      00005C 00 0E                 3480 	.dw	Ldebug_CIE1_end-Ldebug_CIE1_start
      00005E                       3481 Ldebug_CIE1_start:
      00005E FF FF                 3482 	.dw	0xffff
      000060 FF FF                 3483 	.dw	0xffff
      000062 01                    3484 	.db	1
      000063 00                    3485 	.db	0
      000064 01                    3486 	.uleb128	1
      000065 7F                    3487 	.sleb128	-1
      000066 09                    3488 	.db	9
      000067 0C                    3489 	.db	12
      000068 08                    3490 	.uleb128	8
      000069 02                    3491 	.uleb128	2
      00006A 89                    3492 	.db	137
      00006B 01                    3493 	.uleb128	1
      00006C                       3494 Ldebug_CIE1_end:
      00006C 00 00 00 52           3495 	.dw	0,82
      000070 00 00r00r5A           3496 	.dw	0,(Ldebug_CIE1_start-4)
      000074 00 00r02rD8           3497 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$273)	;initial loc
      000078 00 00 00 3A           3498 	.dw	0,Sstm8s_tim4$TIM4_GetITStatus$296-Sstm8s_tim4$TIM4_GetITStatus$273
      00007C 01                    3499 	.db	1
      00007D 00 00r02rD8           3500 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$273)
      000081 0E                    3501 	.db	14
      000082 02                    3502 	.uleb128	2
      000083 01                    3503 	.db	1
      000084 00 00r02rD9           3504 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$274)
      000088 0E                    3505 	.db	14
      000089 03                    3506 	.uleb128	3
      00008A 01                    3507 	.db	1
      00008B 00 00r02rE1           3508 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$276)
      00008F 0E                    3509 	.db	14
      000090 03                    3510 	.uleb128	3
      000091 01                    3511 	.db	1
      000092 00 00r02rE3           3512 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$277)
      000096 0E                    3513 	.db	14
      000097 04                    3514 	.uleb128	4
      000098 01                    3515 	.db	1
      000099 00 00r02rE5           3516 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$278)
      00009D 0E                    3517 	.db	14
      00009E 05                    3518 	.uleb128	5
      00009F 01                    3519 	.db	1
      0000A0 00 00r02rE7           3520 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$279)
      0000A4 0E                    3521 	.db	14
      0000A5 07                    3522 	.uleb128	7
      0000A6 01                    3523 	.db	1
      0000A7 00 00r02rE9           3524 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$280)
      0000AB 0E                    3525 	.db	14
      0000AC 08                    3526 	.uleb128	8
      0000AD 01                    3527 	.db	1
      0000AE 00 00r02rEB           3528 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$281)
      0000B2 0E                    3529 	.db	14
      0000B3 09                    3530 	.uleb128	9
      0000B4 01                    3531 	.db	1
      0000B5 00 00r02rF0           3532 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$282)
      0000B9 0E                    3533 	.db	14
      0000BA 03                    3534 	.uleb128	3
      0000BB 01                    3535 	.db	1
      0000BC 00 00r03r11           3536 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$294)
      0000C0 0E                    3537 	.db	14
      0000C1 02                    3538 	.uleb128	2
                                   3539 
                                   3540 	.area .debug_frame (NOLOAD)
      0000C2 00 00                 3541 	.dw	0
      0000C4 00 0E                 3542 	.dw	Ldebug_CIE2_end-Ldebug_CIE2_start
      0000C6                       3543 Ldebug_CIE2_start:
      0000C6 FF FF                 3544 	.dw	0xffff
      0000C8 FF FF                 3545 	.dw	0xffff
      0000CA 01                    3546 	.db	1
      0000CB 00                    3547 	.db	0
      0000CC 01                    3548 	.uleb128	1
      0000CD 7F                    3549 	.sleb128	-1
      0000CE 09                    3550 	.db	9
      0000CF 0C                    3551 	.db	12
      0000D0 08                    3552 	.uleb128	8
      0000D1 02                    3553 	.uleb128	2
      0000D2 89                    3554 	.db	137
      0000D3 01                    3555 	.uleb128	1
      0000D4                       3556 Ldebug_CIE2_end:
      0000D4 00 00 00 44           3557 	.dw	0,68
      0000D8 00 00r00rC2           3558 	.dw	0,(Ldebug_CIE2_start-4)
      0000DC 00 00r02rBA           3559 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$259)	;initial loc
      0000E0 00 00 00 1E           3560 	.dw	0,Sstm8s_tim4$TIM4_ClearFlag$271-Sstm8s_tim4$TIM4_ClearFlag$259
      0000E4 01                    3561 	.db	1
      0000E5 00 00r02rBA           3562 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$259)
      0000E9 0E                    3563 	.db	14
      0000EA 02                    3564 	.uleb128	2
      0000EB 01                    3565 	.db	1
      0000EC 00 00r02rC2           3566 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$261)
      0000F0 0E                    3567 	.db	14
      0000F1 02                    3568 	.uleb128	2
      0000F2 01                    3569 	.db	1
      0000F3 00 00r02rC4           3570 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$262)
      0000F7 0E                    3571 	.db	14
      0000F8 03                    3572 	.uleb128	3
      0000F9 01                    3573 	.db	1
      0000FA 00 00r02rC6           3574 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$263)
      0000FE 0E                    3575 	.db	14
      0000FF 04                    3576 	.uleb128	4
      000100 01                    3577 	.db	1
      000101 00 00r02rC8           3578 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$264)
      000105 0E                    3579 	.db	14
      000106 06                    3580 	.uleb128	6
      000107 01                    3581 	.db	1
      000108 00 00r02rCA           3582 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$265)
      00010C 0E                    3583 	.db	14
      00010D 07                    3584 	.uleb128	7
      00010E 01                    3585 	.db	1
      00010F 00 00r02rCC           3586 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$266)
      000113 0E                    3587 	.db	14
      000114 08                    3588 	.uleb128	8
      000115 01                    3589 	.db	1
      000116 00 00r02rD1           3590 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$267)
      00011A 0E                    3591 	.db	14
      00011B 02                    3592 	.uleb128	2
                                   3593 
                                   3594 	.area .debug_frame (NOLOAD)
      00011C 00 00                 3595 	.dw	0
      00011E 00 0E                 3596 	.dw	Ldebug_CIE3_end-Ldebug_CIE3_start
      000120                       3597 Ldebug_CIE3_start:
      000120 FF FF                 3598 	.dw	0xffff
      000122 FF FF                 3599 	.dw	0xffff
      000124 01                    3600 	.db	1
      000125 00                    3601 	.db	0
      000126 01                    3602 	.uleb128	1
      000127 7F                    3603 	.sleb128	-1
      000128 09                    3604 	.db	9
      000129 0C                    3605 	.db	12
      00012A 08                    3606 	.uleb128	8
      00012B 02                    3607 	.uleb128	2
      00012C 89                    3608 	.db	137
      00012D 01                    3609 	.uleb128	1
      00012E                       3610 Ldebug_CIE3_end:
      00012E 00 00 00 44           3611 	.dw	0,68
      000132 00 00r01r1C           3612 	.dw	0,(Ldebug_CIE3_start-4)
      000136 00 00r02r91           3613 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$238)	;initial loc
      00013A 00 00 00 29           3614 	.dw	0,Sstm8s_tim4$TIM4_GetFlagStatus$257-Sstm8s_tim4$TIM4_GetFlagStatus$238
      00013E 01                    3615 	.db	1
      00013F 00 00r02r91           3616 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$238)
      000143 0E                    3617 	.db	14
      000144 02                    3618 	.uleb128	2
      000145 01                    3619 	.db	1
      000146 00 00r02r99           3620 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$240)
      00014A 0E                    3621 	.db	14
      00014B 02                    3622 	.uleb128	2
      00014C 01                    3623 	.db	1
      00014D 00 00r02r9B           3624 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$241)
      000151 0E                    3625 	.db	14
      000152 03                    3626 	.uleb128	3
      000153 01                    3627 	.db	1
      000154 00 00r02r9D           3628 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$242)
      000158 0E                    3629 	.db	14
      000159 04                    3630 	.uleb128	4
      00015A 01                    3631 	.db	1
      00015B 00 00r02r9F           3632 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$243)
      00015F 0E                    3633 	.db	14
      000160 06                    3634 	.uleb128	6
      000161 01                    3635 	.db	1
      000162 00 00r02rA1           3636 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$244)
      000166 0E                    3637 	.db	14
      000167 07                    3638 	.uleb128	7
      000168 01                    3639 	.db	1
      000169 00 00r02rA3           3640 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$245)
      00016D 0E                    3641 	.db	14
      00016E 08                    3642 	.uleb128	8
      00016F 01                    3643 	.db	1
      000170 00 00r02rA8           3644 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$246)
      000174 0E                    3645 	.db	14
      000175 02                    3646 	.uleb128	2
                                   3647 
                                   3648 	.area .debug_frame (NOLOAD)
      000176 00 00                 3649 	.dw	0
      000178 00 0E                 3650 	.dw	Ldebug_CIE4_end-Ldebug_CIE4_start
      00017A                       3651 Ldebug_CIE4_start:
      00017A FF FF                 3652 	.dw	0xffff
      00017C FF FF                 3653 	.dw	0xffff
      00017E 01                    3654 	.db	1
      00017F 00                    3655 	.db	0
      000180 01                    3656 	.uleb128	1
      000181 7F                    3657 	.sleb128	-1
      000182 09                    3658 	.db	9
      000183 0C                    3659 	.db	12
      000184 08                    3660 	.uleb128	8
      000185 02                    3661 	.uleb128	2
      000186 89                    3662 	.db	137
      000187 01                    3663 	.uleb128	1
      000188                       3664 Ldebug_CIE4_end:
      000188 00 00 00 13           3665 	.dw	0,19
      00018C 00 00r01r76           3666 	.dw	0,(Ldebug_CIE4_start-4)
      000190 00 00r02r8D           3667 	.dw	0,(Sstm8s_tim4$TIM4_GetPrescaler$232)	;initial loc
      000194 00 00 00 04           3668 	.dw	0,Sstm8s_tim4$TIM4_GetPrescaler$236-Sstm8s_tim4$TIM4_GetPrescaler$232
      000198 01                    3669 	.db	1
      000199 00 00r02r8D           3670 	.dw	0,(Sstm8s_tim4$TIM4_GetPrescaler$232)
      00019D 0E                    3671 	.db	14
      00019E 02                    3672 	.uleb128	2
                                   3673 
                                   3674 	.area .debug_frame (NOLOAD)
      00019F 00 00                 3675 	.dw	0
      0001A1 00 0E                 3676 	.dw	Ldebug_CIE5_end-Ldebug_CIE5_start
      0001A3                       3677 Ldebug_CIE5_start:
      0001A3 FF FF                 3678 	.dw	0xffff
      0001A5 FF FF                 3679 	.dw	0xffff
      0001A7 01                    3680 	.db	1
      0001A8 00                    3681 	.db	0
      0001A9 01                    3682 	.uleb128	1
      0001AA 7F                    3683 	.sleb128	-1
      0001AB 09                    3684 	.db	9
      0001AC 0C                    3685 	.db	12
      0001AD 08                    3686 	.uleb128	8
      0001AE 02                    3687 	.uleb128	2
      0001AF 89                    3688 	.db	137
      0001B0 01                    3689 	.uleb128	1
      0001B1                       3690 Ldebug_CIE5_end:
      0001B1 00 00 00 13           3691 	.dw	0,19
      0001B5 00 00r01r9F           3692 	.dw	0,(Ldebug_CIE5_start-4)
      0001B9 00 00r02r89           3693 	.dw	0,(Sstm8s_tim4$TIM4_GetCounter$226)	;initial loc
      0001BD 00 00 00 04           3694 	.dw	0,Sstm8s_tim4$TIM4_GetCounter$230-Sstm8s_tim4$TIM4_GetCounter$226
      0001C1 01                    3695 	.db	1
      0001C2 00 00r02r89           3696 	.dw	0,(Sstm8s_tim4$TIM4_GetCounter$226)
      0001C6 0E                    3697 	.db	14
      0001C7 02                    3698 	.uleb128	2
                                   3699 
                                   3700 	.area .debug_frame (NOLOAD)
      0001C8 00 00                 3701 	.dw	0
      0001CA 00 0E                 3702 	.dw	Ldebug_CIE6_end-Ldebug_CIE6_start
      0001CC                       3703 Ldebug_CIE6_start:
      0001CC FF FF                 3704 	.dw	0xffff
      0001CE FF FF                 3705 	.dw	0xffff
      0001D0 01                    3706 	.db	1
      0001D1 00                    3707 	.db	0
      0001D2 01                    3708 	.uleb128	1
      0001D3 7F                    3709 	.sleb128	-1
      0001D4 09                    3710 	.db	9
      0001D5 0C                    3711 	.db	12
      0001D6 08                    3712 	.uleb128	8
      0001D7 02                    3713 	.uleb128	2
      0001D8 89                    3714 	.db	137
      0001D9 01                    3715 	.uleb128	1
      0001DA                       3716 Ldebug_CIE6_end:
      0001DA 00 00 00 13           3717 	.dw	0,19
      0001DE 00 00r01rC8           3718 	.dw	0,(Ldebug_CIE6_start-4)
      0001E2 00 00r02r82           3719 	.dw	0,(Sstm8s_tim4$TIM4_SetAutoreload$220)	;initial loc
      0001E6 00 00 00 07           3720 	.dw	0,Sstm8s_tim4$TIM4_SetAutoreload$224-Sstm8s_tim4$TIM4_SetAutoreload$220
      0001EA 01                    3721 	.db	1
      0001EB 00 00r02r82           3722 	.dw	0,(Sstm8s_tim4$TIM4_SetAutoreload$220)
      0001EF 0E                    3723 	.db	14
      0001F0 02                    3724 	.uleb128	2
                                   3725 
                                   3726 	.area .debug_frame (NOLOAD)
      0001F1 00 00                 3727 	.dw	0
      0001F3 00 0E                 3728 	.dw	Ldebug_CIE7_end-Ldebug_CIE7_start
      0001F5                       3729 Ldebug_CIE7_start:
      0001F5 FF FF                 3730 	.dw	0xffff
      0001F7 FF FF                 3731 	.dw	0xffff
      0001F9 01                    3732 	.db	1
      0001FA 00                    3733 	.db	0
      0001FB 01                    3734 	.uleb128	1
      0001FC 7F                    3735 	.sleb128	-1
      0001FD 09                    3736 	.db	9
      0001FE 0C                    3737 	.db	12
      0001FF 08                    3738 	.uleb128	8
      000200 02                    3739 	.uleb128	2
      000201 89                    3740 	.db	137
      000202 01                    3741 	.uleb128	1
      000203                       3742 Ldebug_CIE7_end:
      000203 00 00 00 13           3743 	.dw	0,19
      000207 00 00r01rF1           3744 	.dw	0,(Ldebug_CIE7_start-4)
      00020B 00 00r02r7B           3745 	.dw	0,(Sstm8s_tim4$TIM4_SetCounter$214)	;initial loc
      00020F 00 00 00 07           3746 	.dw	0,Sstm8s_tim4$TIM4_SetCounter$218-Sstm8s_tim4$TIM4_SetCounter$214
      000213 01                    3747 	.db	1
      000214 00 00r02r7B           3748 	.dw	0,(Sstm8s_tim4$TIM4_SetCounter$214)
      000218 0E                    3749 	.db	14
      000219 02                    3750 	.uleb128	2
                                   3751 
                                   3752 	.area .debug_frame (NOLOAD)
      00021A 00 00                 3753 	.dw	0
      00021C 00 0E                 3754 	.dw	Ldebug_CIE8_end-Ldebug_CIE8_start
      00021E                       3755 Ldebug_CIE8_start:
      00021E FF FF                 3756 	.dw	0xffff
      000220 FF FF                 3757 	.dw	0xffff
      000222 01                    3758 	.db	1
      000223 00                    3759 	.db	0
      000224 01                    3760 	.uleb128	1
      000225 7F                    3761 	.sleb128	-1
      000226 09                    3762 	.db	9
      000227 0C                    3763 	.db	12
      000228 08                    3764 	.uleb128	8
      000229 02                    3765 	.uleb128	2
      00022A 89                    3766 	.db	137
      00022B 01                    3767 	.uleb128	1
      00022C                       3768 Ldebug_CIE8_end:
      00022C 00 00 00 44           3769 	.dw	0,68
      000230 00 00r02r1A           3770 	.dw	0,(Ldebug_CIE8_start-4)
      000234 00 00r02r5D           3771 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$200)	;initial loc
      000238 00 00 00 1E           3772 	.dw	0,Sstm8s_tim4$TIM4_GenerateEvent$212-Sstm8s_tim4$TIM4_GenerateEvent$200
      00023C 01                    3773 	.db	1
      00023D 00 00r02r5D           3774 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$200)
      000241 0E                    3775 	.db	14
      000242 02                    3776 	.uleb128	2
      000243 01                    3777 	.db	1
      000244 00 00r02r65           3778 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$202)
      000248 0E                    3779 	.db	14
      000249 02                    3780 	.uleb128	2
      00024A 01                    3781 	.db	1
      00024B 00 00r02r67           3782 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$203)
      00024F 0E                    3783 	.db	14
      000250 03                    3784 	.uleb128	3
      000251 01                    3785 	.db	1
      000252 00 00r02r69           3786 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$204)
      000256 0E                    3787 	.db	14
      000257 04                    3788 	.uleb128	4
      000258 01                    3789 	.db	1
      000259 00 00r02r6B           3790 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$205)
      00025D 0E                    3791 	.db	14
      00025E 06                    3792 	.uleb128	6
      00025F 01                    3793 	.db	1
      000260 00 00r02r6D           3794 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$206)
      000264 0E                    3795 	.db	14
      000265 07                    3796 	.uleb128	7
      000266 01                    3797 	.db	1
      000267 00 00r02r6F           3798 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$207)
      00026B 0E                    3799 	.db	14
      00026C 08                    3800 	.uleb128	8
      00026D 01                    3801 	.db	1
      00026E 00 00r02r74           3802 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$208)
      000272 0E                    3803 	.db	14
      000273 02                    3804 	.uleb128	2
                                   3805 
                                   3806 	.area .debug_frame (NOLOAD)
      000274 00 00                 3807 	.dw	0
      000276 00 0E                 3808 	.dw	Ldebug_CIE9_end-Ldebug_CIE9_start
      000278                       3809 Ldebug_CIE9_start:
      000278 FF FF                 3810 	.dw	0xffff
      00027A FF FF                 3811 	.dw	0xffff
      00027C 01                    3812 	.db	1
      00027D 00                    3813 	.db	0
      00027E 01                    3814 	.uleb128	1
      00027F 7F                    3815 	.sleb128	-1
      000280 09                    3816 	.db	9
      000281 0C                    3817 	.db	12
      000282 08                    3818 	.uleb128	8
      000283 02                    3819 	.uleb128	2
      000284 89                    3820 	.db	137
      000285 01                    3821 	.uleb128	1
      000286                       3822 Ldebug_CIE9_end:
      000286 00 00 00 44           3823 	.dw	0,68
      00028A 00 00r02r74           3824 	.dw	0,(Ldebug_CIE9_start-4)
      00028E 00 00r02r27           3825 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$179)	;initial loc
      000292 00 00 00 36           3826 	.dw	0,Sstm8s_tim4$TIM4_ARRPreloadConfig$198-Sstm8s_tim4$TIM4_ARRPreloadConfig$179
      000296 01                    3827 	.db	1
      000297 00 00r02r27           3828 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$179)
      00029B 0E                    3829 	.db	14
      00029C 02                    3830 	.uleb128	2
      00029D 01                    3831 	.db	1
      00029E 00 00r02r36           3832 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$181)
      0002A2 0E                    3833 	.db	14
      0002A3 02                    3834 	.uleb128	2
      0002A4 01                    3835 	.db	1
      0002A5 00 00r02r38           3836 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$182)
      0002A9 0E                    3837 	.db	14
      0002AA 03                    3838 	.uleb128	3
      0002AB 01                    3839 	.db	1
      0002AC 00 00r02r3A           3840 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$183)
      0002B0 0E                    3841 	.db	14
      0002B1 05                    3842 	.uleb128	5
      0002B2 01                    3843 	.db	1
      0002B3 00 00r02r3C           3844 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$184)
      0002B7 0E                    3845 	.db	14
      0002B8 06                    3846 	.uleb128	6
      0002B9 01                    3847 	.db	1
      0002BA 00 00r02r3E           3848 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$185)
      0002BE 0E                    3849 	.db	14
      0002BF 07                    3850 	.uleb128	7
      0002C0 01                    3851 	.db	1
      0002C1 00 00r02r40           3852 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$186)
      0002C5 0E                    3853 	.db	14
      0002C6 08                    3854 	.uleb128	8
      0002C7 01                    3855 	.db	1
      0002C8 00 00r02r45           3856 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$187)
      0002CC 0E                    3857 	.db	14
      0002CD 02                    3858 	.uleb128	2
                                   3859 
                                   3860 	.area .debug_frame (NOLOAD)
      0002CE 00 00                 3861 	.dw	0
      0002D0 00 0E                 3862 	.dw	Ldebug_CIE10_end-Ldebug_CIE10_start
      0002D2                       3863 Ldebug_CIE10_start:
      0002D2 FF FF                 3864 	.dw	0xffff
      0002D4 FF FF                 3865 	.dw	0xffff
      0002D6 01                    3866 	.db	1
      0002D7 00                    3867 	.db	0
      0002D8 01                    3868 	.uleb128	1
      0002D9 7F                    3869 	.sleb128	-1
      0002DA 09                    3870 	.db	9
      0002DB 0C                    3871 	.db	12
      0002DC 08                    3872 	.uleb128	8
      0002DD 02                    3873 	.uleb128	2
      0002DE 89                    3874 	.db	137
      0002DF 01                    3875 	.uleb128	1
      0002E0                       3876 Ldebug_CIE10_end:
      0002E0 00 00 00 9F           3877 	.dw	0,159
      0002E4 00 00r02rCE           3878 	.dw	0,(Ldebug_CIE10_start-4)
      0002E8 00 00r01rA8           3879 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$150)	;initial loc
      0002EC 00 00 00 7F           3880 	.dw	0,Sstm8s_tim4$TIM4_PrescalerConfig$177-Sstm8s_tim4$TIM4_PrescalerConfig$150
      0002F0 01                    3881 	.db	1
      0002F1 00 00r01rA8           3882 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$150)
      0002F5 0E                    3883 	.db	14
      0002F6 02                    3884 	.uleb128	2
      0002F7 01                    3885 	.db	1
      0002F8 00 00r01rB7           3886 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$152)
      0002FC 0E                    3887 	.db	14
      0002FD 02                    3888 	.uleb128	2
      0002FE 01                    3889 	.db	1
      0002FF 00 00r01rB9           3890 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$153)
      000303 0E                    3891 	.db	14
      000304 03                    3892 	.uleb128	3
      000305 01                    3893 	.db	1
      000306 00 00r01rBB           3894 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$154)
      00030A 0E                    3895 	.db	14
      00030B 05                    3896 	.uleb128	5
      00030C 01                    3897 	.db	1
      00030D 00 00r01rBD           3898 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$155)
      000311 0E                    3899 	.db	14
      000312 06                    3900 	.uleb128	6
      000313 01                    3901 	.db	1
      000314 00 00r01rBF           3902 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$156)
      000318 0E                    3903 	.db	14
      000319 07                    3904 	.uleb128	7
      00031A 01                    3905 	.db	1
      00031B 00 00r01rC1           3906 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$157)
      00031F 0E                    3907 	.db	14
      000320 08                    3908 	.uleb128	8
      000321 01                    3909 	.db	1
      000322 00 00r01rC6           3910 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$158)
      000326 0E                    3911 	.db	14
      000327 02                    3912 	.uleb128	2
      000328 01                    3913 	.db	1
      000329 00 00r01rD5           3914 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$160)
      00032D 0E                    3915 	.db	14
      00032E 02                    3916 	.uleb128	2
      00032F 01                    3917 	.db	1
      000330 00 00r01rDE           3918 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$161)
      000334 0E                    3919 	.db	14
      000335 02                    3920 	.uleb128	2
      000336 01                    3921 	.db	1
      000337 00 00r01rE7           3922 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$162)
      00033B 0E                    3923 	.db	14
      00033C 02                    3924 	.uleb128	2
      00033D 01                    3925 	.db	1
      00033E 00 00r01rF0           3926 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$163)
      000342 0E                    3927 	.db	14
      000343 02                    3928 	.uleb128	2
      000344 01                    3929 	.db	1
      000345 00 00r01rF9           3930 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$164)
      000349 0E                    3931 	.db	14
      00034A 02                    3932 	.uleb128	2
      00034B 01                    3933 	.db	1
      00034C 00 00r02r02           3934 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$165)
      000350 0E                    3935 	.db	14
      000351 02                    3936 	.uleb128	2
      000352 01                    3937 	.db	1
      000353 00 00r02r0B           3938 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$166)
      000357 0E                    3939 	.db	14
      000358 02                    3940 	.uleb128	2
      000359 01                    3941 	.db	1
      00035A 00 00r02r0D           3942 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$167)
      00035E 0E                    3943 	.db	14
      00035F 03                    3944 	.uleb128	3
      000360 01                    3945 	.db	1
      000361 00 00r02r0F           3946 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$168)
      000365 0E                    3947 	.db	14
      000366 05                    3948 	.uleb128	5
      000367 01                    3949 	.db	1
      000368 00 00r02r11           3950 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$169)
      00036C 0E                    3951 	.db	14
      00036D 06                    3952 	.uleb128	6
      00036E 01                    3953 	.db	1
      00036F 00 00r02r13           3954 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$170)
      000373 0E                    3955 	.db	14
      000374 07                    3956 	.uleb128	7
      000375 01                    3957 	.db	1
      000376 00 00r02r15           3958 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$171)
      00037A 0E                    3959 	.db	14
      00037B 08                    3960 	.uleb128	8
      00037C 01                    3961 	.db	1
      00037D 00 00r02r1A           3962 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$172)
      000381 0E                    3963 	.db	14
      000382 02                    3964 	.uleb128	2
                                   3965 
                                   3966 	.area .debug_frame (NOLOAD)
      000383 00 00                 3967 	.dw	0
      000385 00 0E                 3968 	.dw	Ldebug_CIE11_end-Ldebug_CIE11_start
      000387                       3969 Ldebug_CIE11_start:
      000387 FF FF                 3970 	.dw	0xffff
      000389 FF FF                 3971 	.dw	0xffff
      00038B 01                    3972 	.db	1
      00038C 00                    3973 	.db	0
      00038D 01                    3974 	.uleb128	1
      00038E 7F                    3975 	.sleb128	-1
      00038F 09                    3976 	.db	9
      000390 0C                    3977 	.db	12
      000391 08                    3978 	.uleb128	8
      000392 02                    3979 	.uleb128	2
      000393 89                    3980 	.db	137
      000394 01                    3981 	.uleb128	1
      000395                       3982 Ldebug_CIE11_end:
      000395 00 00 00 44           3983 	.dw	0,68
      000399 00 00r03r83           3984 	.dw	0,(Ldebug_CIE11_start-4)
      00039D 00 00r01r72           3985 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$129)	;initial loc
      0003A1 00 00 00 36           3986 	.dw	0,Sstm8s_tim4$TIM4_SelectOnePulseMode$148-Sstm8s_tim4$TIM4_SelectOnePulseMode$129
      0003A5 01                    3987 	.db	1
      0003A6 00 00r01r72           3988 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$129)
      0003AA 0E                    3989 	.db	14
      0003AB 02                    3990 	.uleb128	2
      0003AC 01                    3991 	.db	1
      0003AD 00 00r01r7A           3992 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$131)
      0003B1 0E                    3993 	.db	14
      0003B2 02                    3994 	.uleb128	2
      0003B3 01                    3995 	.db	1
      0003B4 00 00r01r83           3996 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$132)
      0003B8 0E                    3997 	.db	14
      0003B9 03                    3998 	.uleb128	3
      0003BA 01                    3999 	.db	1
      0003BB 00 00r01r85           4000 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$133)
      0003BF 0E                    4001 	.db	14
      0003C0 05                    4002 	.uleb128	5
      0003C1 01                    4003 	.db	1
      0003C2 00 00r01r87           4004 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$134)
      0003C6 0E                    4005 	.db	14
      0003C7 06                    4006 	.uleb128	6
      0003C8 01                    4007 	.db	1
      0003C9 00 00r01r89           4008 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$135)
      0003CD 0E                    4009 	.db	14
      0003CE 07                    4010 	.uleb128	7
      0003CF 01                    4011 	.db	1
      0003D0 00 00r01r8B           4012 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$136)
      0003D4 0E                    4013 	.db	14
      0003D5 08                    4014 	.uleb128	8
      0003D6 01                    4015 	.db	1
      0003D7 00 00r01r90           4016 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$137)
      0003DB 0E                    4017 	.db	14
      0003DC 02                    4018 	.uleb128	2
                                   4019 
                                   4020 	.area .debug_frame (NOLOAD)
      0003DD 00 00                 4021 	.dw	0
      0003DF 00 0E                 4022 	.dw	Ldebug_CIE12_end-Ldebug_CIE12_start
      0003E1                       4023 Ldebug_CIE12_start:
      0003E1 FF FF                 4024 	.dw	0xffff
      0003E3 FF FF                 4025 	.dw	0xffff
      0003E5 01                    4026 	.db	1
      0003E6 00                    4027 	.db	0
      0003E7 01                    4028 	.uleb128	1
      0003E8 7F                    4029 	.sleb128	-1
      0003E9 09                    4030 	.db	9
      0003EA 0C                    4031 	.db	12
      0003EB 08                    4032 	.uleb128	8
      0003EC 02                    4033 	.uleb128	2
      0003ED 89                    4034 	.db	137
      0003EE 01                    4035 	.uleb128	1
      0003EF                       4036 Ldebug_CIE12_end:
      0003EF 00 00 00 44           4037 	.dw	0,68
      0003F3 00 00r03rDD           4038 	.dw	0,(Ldebug_CIE12_start-4)
      0003F7 00 00r01r3C           4039 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$108)	;initial loc
      0003FB 00 00 00 36           4040 	.dw	0,Sstm8s_tim4$TIM4_UpdateRequestConfig$127-Sstm8s_tim4$TIM4_UpdateRequestConfig$108
      0003FF 01                    4041 	.db	1
      000400 00 00r01r3C           4042 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$108)
      000404 0E                    4043 	.db	14
      000405 02                    4044 	.uleb128	2
      000406 01                    4045 	.db	1
      000407 00 00r01r4B           4046 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$110)
      00040B 0E                    4047 	.db	14
      00040C 02                    4048 	.uleb128	2
      00040D 01                    4049 	.db	1
      00040E 00 00r01r4D           4050 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$111)
      000412 0E                    4051 	.db	14
      000413 03                    4052 	.uleb128	3
      000414 01                    4053 	.db	1
      000415 00 00r01r4F           4054 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$112)
      000419 0E                    4055 	.db	14
      00041A 05                    4056 	.uleb128	5
      00041B 01                    4057 	.db	1
      00041C 00 00r01r51           4058 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$113)
      000420 0E                    4059 	.db	14
      000421 06                    4060 	.uleb128	6
      000422 01                    4061 	.db	1
      000423 00 00r01r53           4062 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$114)
      000427 0E                    4063 	.db	14
      000428 07                    4064 	.uleb128	7
      000429 01                    4065 	.db	1
      00042A 00 00r01r55           4066 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$115)
      00042E 0E                    4067 	.db	14
      00042F 08                    4068 	.uleb128	8
      000430 01                    4069 	.db	1
      000431 00 00r01r5A           4070 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$116)
      000435 0E                    4071 	.db	14
      000436 02                    4072 	.uleb128	2
                                   4073 
                                   4074 	.area .debug_frame (NOLOAD)
      000437 00 00                 4075 	.dw	0
      000439 00 0E                 4076 	.dw	Ldebug_CIE13_end-Ldebug_CIE13_start
      00043B                       4077 Ldebug_CIE13_start:
      00043B FF FF                 4078 	.dw	0xffff
      00043D FF FF                 4079 	.dw	0xffff
      00043F 01                    4080 	.db	1
      000440 00                    4081 	.db	0
      000441 01                    4082 	.uleb128	1
      000442 7F                    4083 	.sleb128	-1
      000443 09                    4084 	.db	9
      000444 0C                    4085 	.db	12
      000445 08                    4086 	.uleb128	8
      000446 02                    4087 	.uleb128	2
      000447 89                    4088 	.db	137
      000448 01                    4089 	.uleb128	1
      000449                       4090 Ldebug_CIE13_end:
      000449 00 00 00 44           4091 	.dw	0,68
      00044D 00 00r04r37           4092 	.dw	0,(Ldebug_CIE13_start-4)
      000451 00 00r01r06           4093 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$87)	;initial loc
      000455 00 00 00 36           4094 	.dw	0,Sstm8s_tim4$TIM4_UpdateDisableConfig$106-Sstm8s_tim4$TIM4_UpdateDisableConfig$87
      000459 01                    4095 	.db	1
      00045A 00 00r01r06           4096 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$87)
      00045E 0E                    4097 	.db	14
      00045F 02                    4098 	.uleb128	2
      000460 01                    4099 	.db	1
      000461 00 00r01r15           4100 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$89)
      000465 0E                    4101 	.db	14
      000466 02                    4102 	.uleb128	2
      000467 01                    4103 	.db	1
      000468 00 00r01r17           4104 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$90)
      00046C 0E                    4105 	.db	14
      00046D 03                    4106 	.uleb128	3
      00046E 01                    4107 	.db	1
      00046F 00 00r01r19           4108 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$91)
      000473 0E                    4109 	.db	14
      000474 05                    4110 	.uleb128	5
      000475 01                    4111 	.db	1
      000476 00 00r01r1B           4112 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$92)
      00047A 0E                    4113 	.db	14
      00047B 06                    4114 	.uleb128	6
      00047C 01                    4115 	.db	1
      00047D 00 00r01r1D           4116 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$93)
      000481 0E                    4117 	.db	14
      000482 07                    4118 	.uleb128	7
      000483 01                    4119 	.db	1
      000484 00 00r01r1F           4120 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$94)
      000488 0E                    4121 	.db	14
      000489 08                    4122 	.uleb128	8
      00048A 01                    4123 	.db	1
      00048B 00 00r01r24           4124 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$95)
      00048F 0E                    4125 	.db	14
      000490 02                    4126 	.uleb128	2
                                   4127 
                                   4128 	.area .debug_frame (NOLOAD)
      000491 00 00                 4129 	.dw	0
      000493 00 0E                 4130 	.dw	Ldebug_CIE14_end-Ldebug_CIE14_start
      000495                       4131 Ldebug_CIE14_start:
      000495 FF FF                 4132 	.dw	0xffff
      000497 FF FF                 4133 	.dw	0xffff
      000499 01                    4134 	.db	1
      00049A 00                    4135 	.db	0
      00049B 01                    4136 	.uleb128	1
      00049C 7F                    4137 	.sleb128	-1
      00049D 09                    4138 	.db	9
      00049E 0C                    4139 	.db	12
      00049F 08                    4140 	.uleb128	8
      0004A0 02                    4141 	.uleb128	2
      0004A1 89                    4142 	.db	137
      0004A2 01                    4143 	.uleb128	1
      0004A3                       4144 Ldebug_CIE14_end:
      0004A3 00 00 00 91           4145 	.dw	0,145
      0004A7 00 00r04r91           4146 	.dw	0,(Ldebug_CIE14_start-4)
      0004AB 00 00r00rB0           4147 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$54)	;initial loc
      0004AF 00 00 00 56           4148 	.dw	0,Sstm8s_tim4$TIM4_ITConfig$85-Sstm8s_tim4$TIM4_ITConfig$54
      0004B3 01                    4149 	.db	1
      0004B4 00 00r00rB0           4150 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$54)
      0004B8 0E                    4151 	.db	14
      0004B9 02                    4152 	.uleb128	2
      0004BA 01                    4153 	.db	1
      0004BB 00 00r00rB1           4154 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$55)
      0004BF 0E                    4155 	.db	14
      0004C0 03                    4156 	.uleb128	3
      0004C1 01                    4157 	.db	1
      0004C2 00 00r00rB9           4158 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$57)
      0004C6 0E                    4159 	.db	14
      0004C7 03                    4160 	.uleb128	3
      0004C8 01                    4161 	.db	1
      0004C9 00 00r00rBB           4162 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$58)
      0004CD 0E                    4163 	.db	14
      0004CE 04                    4164 	.uleb128	4
      0004CF 01                    4165 	.db	1
      0004D0 00 00r00rBD           4166 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$59)
      0004D4 0E                    4167 	.db	14
      0004D5 06                    4168 	.uleb128	6
      0004D6 01                    4169 	.db	1
      0004D7 00 00r00rBF           4170 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$60)
      0004DB 0E                    4171 	.db	14
      0004DC 07                    4172 	.uleb128	7
      0004DD 01                    4173 	.db	1
      0004DE 00 00r00rC1           4174 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$61)
      0004E2 0E                    4175 	.db	14
      0004E3 08                    4176 	.uleb128	8
      0004E4 01                    4177 	.db	1
      0004E5 00 00r00rC3           4178 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$62)
      0004E9 0E                    4179 	.db	14
      0004EA 09                    4180 	.uleb128	9
      0004EB 01                    4181 	.db	1
      0004EC 00 00r00rC8           4182 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$63)
      0004F0 0E                    4183 	.db	14
      0004F1 03                    4184 	.uleb128	3
      0004F2 01                    4185 	.db	1
      0004F3 00 00r00rD7           4186 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$65)
      0004F7 0E                    4187 	.db	14
      0004F8 03                    4188 	.uleb128	3
      0004F9 01                    4189 	.db	1
      0004FA 00 00r00rD9           4190 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$66)
      0004FE 0E                    4191 	.db	14
      0004FF 04                    4192 	.uleb128	4
      000500 01                    4193 	.db	1
      000501 00 00r00rDB           4194 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$67)
      000505 0E                    4195 	.db	14
      000506 06                    4196 	.uleb128	6
      000507 01                    4197 	.db	1
      000508 00 00r00rDD           4198 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$68)
      00050C 0E                    4199 	.db	14
      00050D 07                    4200 	.uleb128	7
      00050E 01                    4201 	.db	1
      00050F 00 00r00rDF           4202 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$69)
      000513 0E                    4203 	.db	14
      000514 08                    4204 	.uleb128	8
      000515 01                    4205 	.db	1
      000516 00 00r00rE1           4206 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$70)
      00051A 0E                    4207 	.db	14
      00051B 09                    4208 	.uleb128	9
      00051C 01                    4209 	.db	1
      00051D 00 00r00rE6           4210 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$71)
      000521 0E                    4211 	.db	14
      000522 03                    4212 	.uleb128	3
      000523 01                    4213 	.db	1
      000524 00 00r00rF9           4214 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$79)
      000528 0E                    4215 	.db	14
      000529 04                    4216 	.uleb128	4
      00052A 01                    4217 	.db	1
      00052B 00 00r00rFF           4218 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$80)
      00052F 0E                    4219 	.db	14
      000530 03                    4220 	.uleb128	3
      000531 01                    4221 	.db	1
      000532 00 00r01r05           4222 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$83)
      000536 0E                    4223 	.db	14
      000537 02                    4224 	.uleb128	2
                                   4225 
                                   4226 	.area .debug_frame (NOLOAD)
      000538 00 00                 4227 	.dw	0
      00053A 00 0E                 4228 	.dw	Ldebug_CIE15_end-Ldebug_CIE15_start
      00053C                       4229 Ldebug_CIE15_start:
      00053C FF FF                 4230 	.dw	0xffff
      00053E FF FF                 4231 	.dw	0xffff
      000540 01                    4232 	.db	1
      000541 00                    4233 	.db	0
      000542 01                    4234 	.uleb128	1
      000543 7F                    4235 	.sleb128	-1
      000544 09                    4236 	.db	9
      000545 0C                    4237 	.db	12
      000546 08                    4238 	.uleb128	8
      000547 02                    4239 	.uleb128	2
      000548 89                    4240 	.db	137
      000549 01                    4241 	.uleb128	1
      00054A                       4242 Ldebug_CIE15_end:
      00054A 00 00 00 44           4243 	.dw	0,68
      00054E 00 00r05r38           4244 	.dw	0,(Ldebug_CIE15_start-4)
      000552 00 00r00r7A           4245 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$33)	;initial loc
      000556 00 00 00 36           4246 	.dw	0,Sstm8s_tim4$TIM4_Cmd$52-Sstm8s_tim4$TIM4_Cmd$33
      00055A 01                    4247 	.db	1
      00055B 00 00r00r7A           4248 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$33)
      00055F 0E                    4249 	.db	14
      000560 02                    4250 	.uleb128	2
      000561 01                    4251 	.db	1
      000562 00 00r00r89           4252 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$35)
      000566 0E                    4253 	.db	14
      000567 02                    4254 	.uleb128	2
      000568 01                    4255 	.db	1
      000569 00 00r00r8B           4256 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$36)
      00056D 0E                    4257 	.db	14
      00056E 03                    4258 	.uleb128	3
      00056F 01                    4259 	.db	1
      000570 00 00r00r8D           4260 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$37)
      000574 0E                    4261 	.db	14
      000575 05                    4262 	.uleb128	5
      000576 01                    4263 	.db	1
      000577 00 00r00r8F           4264 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$38)
      00057B 0E                    4265 	.db	14
      00057C 06                    4266 	.uleb128	6
      00057D 01                    4267 	.db	1
      00057E 00 00r00r91           4268 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$39)
      000582 0E                    4269 	.db	14
      000583 07                    4270 	.uleb128	7
      000584 01                    4271 	.db	1
      000585 00 00r00r93           4272 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$40)
      000589 0E                    4273 	.db	14
      00058A 08                    4274 	.uleb128	8
      00058B 01                    4275 	.db	1
      00058C 00 00r00r98           4276 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$41)
      000590 0E                    4277 	.db	14
      000591 02                    4278 	.uleb128	2
                                   4279 
                                   4280 	.area .debug_frame (NOLOAD)
      000592 00 00                 4281 	.dw	0
      000594 00 0E                 4282 	.dw	Ldebug_CIE16_end-Ldebug_CIE16_start
      000596                       4283 Ldebug_CIE16_start:
      000596 FF FF                 4284 	.dw	0xffff
      000598 FF FF                 4285 	.dw	0xffff
      00059A 01                    4286 	.db	1
      00059B 00                    4287 	.db	0
      00059C 01                    4288 	.uleb128	1
      00059D 7F                    4289 	.sleb128	-1
      00059E 09                    4290 	.db	9
      00059F 0C                    4291 	.db	12
      0005A0 08                    4292 	.uleb128	8
      0005A1 02                    4293 	.uleb128	2
      0005A2 89                    4294 	.db	137
      0005A3 01                    4295 	.uleb128	1
      0005A4                       4296 Ldebug_CIE16_end:
      0005A4 00 00 00 6E           4297 	.dw	0,110
      0005A8 00 00r05r92           4298 	.dw	0,(Ldebug_CIE16_start-4)
      0005AC 00 00r00r19           4299 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$12)	;initial loc
      0005B0 00 00 00 61           4300 	.dw	0,Sstm8s_tim4$TIM4_TimeBaseInit$31-Sstm8s_tim4$TIM4_TimeBaseInit$12
      0005B4 01                    4301 	.db	1
      0005B5 00 00r00r19           4302 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$12)
      0005B9 0E                    4303 	.db	14
      0005BA 02                    4304 	.uleb128	2
      0005BB 01                    4305 	.db	1
      0005BC 00 00r00r28           4306 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$14)
      0005C0 0E                    4307 	.db	14
      0005C1 02                    4308 	.uleb128	2
      0005C2 01                    4309 	.db	1
      0005C3 00 00r00r31           4310 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$15)
      0005C7 0E                    4311 	.db	14
      0005C8 02                    4312 	.uleb128	2
      0005C9 01                    4313 	.db	1
      0005CA 00 00r00r3A           4314 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$16)
      0005CE 0E                    4315 	.db	14
      0005CF 02                    4316 	.uleb128	2
      0005D0 01                    4317 	.db	1
      0005D1 00 00r00r43           4318 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$17)
      0005D5 0E                    4319 	.db	14
      0005D6 02                    4320 	.uleb128	2
      0005D7 01                    4321 	.db	1
      0005D8 00 00r00r4C           4322 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$18)
      0005DC 0E                    4323 	.db	14
      0005DD 02                    4324 	.uleb128	2
      0005DE 01                    4325 	.db	1
      0005DF 00 00r00r55           4326 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$19)
      0005E3 0E                    4327 	.db	14
      0005E4 02                    4328 	.uleb128	2
      0005E5 01                    4329 	.db	1
      0005E6 00 00r00r5E           4330 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$20)
      0005EA 0E                    4331 	.db	14
      0005EB 02                    4332 	.uleb128	2
      0005EC 01                    4333 	.db	1
      0005ED 00 00r00r60           4334 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$21)
      0005F1 0E                    4335 	.db	14
      0005F2 03                    4336 	.uleb128	3
      0005F3 01                    4337 	.db	1
      0005F4 00 00r00r62           4338 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$22)
      0005F8 0E                    4339 	.db	14
      0005F9 05                    4340 	.uleb128	5
      0005FA 01                    4341 	.db	1
      0005FB 00 00r00r64           4342 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$23)
      0005FF 0E                    4343 	.db	14
      000600 06                    4344 	.uleb128	6
      000601 01                    4345 	.db	1
      000602 00 00r00r66           4346 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$24)
      000606 0E                    4347 	.db	14
      000607 07                    4348 	.uleb128	7
      000608 01                    4349 	.db	1
      000609 00 00r00r68           4350 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$25)
      00060D 0E                    4351 	.db	14
      00060E 08                    4352 	.uleb128	8
      00060F 01                    4353 	.db	1
      000610 00 00r00r6D           4354 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$26)
      000614 0E                    4355 	.db	14
      000615 02                    4356 	.uleb128	2
                                   4357 
                                   4358 	.area .debug_frame (NOLOAD)
      000616 00 00                 4359 	.dw	0
      000618 00 0E                 4360 	.dw	Ldebug_CIE17_end-Ldebug_CIE17_start
      00061A                       4361 Ldebug_CIE17_start:
      00061A FF FF                 4362 	.dw	0xffff
      00061C FF FF                 4363 	.dw	0xffff
      00061E 01                    4364 	.db	1
      00061F 00                    4365 	.db	0
      000620 01                    4366 	.uleb128	1
      000621 7F                    4367 	.sleb128	-1
      000622 09                    4368 	.db	9
      000623 0C                    4369 	.db	12
      000624 08                    4370 	.uleb128	8
      000625 02                    4371 	.uleb128	2
      000626 89                    4372 	.db	137
      000627 01                    4373 	.uleb128	1
      000628                       4374 Ldebug_CIE17_end:
      000628 00 00 00 13           4375 	.dw	0,19
      00062C 00 00r06r16           4376 	.dw	0,(Ldebug_CIE17_start-4)
      000630 00 00r00r00           4377 	.dw	0,(Sstm8s_tim4$TIM4_DeInit$1)	;initial loc
      000634 00 00 00 19           4378 	.dw	0,Sstm8s_tim4$TIM4_DeInit$10-Sstm8s_tim4$TIM4_DeInit$1
      000638 01                    4379 	.db	1
      000639 00 00r00r00           4380 	.dw	0,(Sstm8s_tim4$TIM4_DeInit$1)
      00063D 0E                    4381 	.db	14
      00063E 02                    4382 	.uleb128	2
