$date
	Sat Oct 24 10:34:00 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module nand4_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#35
1"
#55
0"
1#
#75
1"
#95
0"
0#
1$
#115
1"
#135
0"
1#
#155
1"
#175
1!
0"
0#
0$
1%
#195
1"
#215
0"
1#
#235
1"
#255
1!
0"
0#
1$
#275
1"
#295
0"
1#
#315
0!
1"
#335
1!
0"
0#
0$
0%
#355
