Analysis & Synthesis report for vga3
Sat Jan 15 16:20:55 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated
 16. Source assignments for my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated
 17. Source assignments for my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|altsyncram:ram_array_rtl_0|altsyncram_bph1:auto_generated
 18. Source assignments for my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_bph1:auto_generated
 19. Parameter Settings for User Entity Instance: clkpll1:myclk|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|Sync:mysync
 21. Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel
 24. Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem
 25. Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer
 26. Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1
 27. Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2
 28. Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|sync_signal_delayer:Delayer
 29. Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|sync_signal_delayer:Delayer|Counter:RowsCounteComp
 30. Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter
 31. Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:ColsCounter
 32. Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|sobel_kernel:krnl
 33. Parameter Settings for Inferred Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|altsyncram:ram_array_rtl_0
 34. Parameter Settings for Inferred Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|altsyncram:ram_array_rtl_0
 35. altpll Parameter Settings by Entity Instance
 36. altsyncram Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2"
 38. Port Connectivity Checks: "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1"
 39. Port Connectivity Checks: "my_sobel_sync:myDisp|Sync:mysync"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 15 16:20:55 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; vga3                                        ;
; Top-level Entity Name              ; vga3                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 618                                         ;
;     Total combinational functions  ; 514                                         ;
;     Dedicated logic registers      ; 286                                         ;
; Total registers                    ; 286                                         ;
; Total pins                         ; 26                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 267,264                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; vga3               ; vga3               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                 ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                    ; Library ;
+------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; imageROM2.vhd                                                    ; yes             ; User Wizard-Generated File             ; C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd               ;         ;
; clkpll1.vhd                                                      ; yes             ; User Wizard-Generated File             ; C:/Users/USER/Documents/2nd semester/fourier - Copy/clkpll1.vhd                 ;         ;
; sync_signal_delayer.vhd                                          ; yes             ; User VHDL File                         ; C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd     ;         ;
; sync.vhd                                                         ; yes             ; User VHDL File                         ; C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd                    ;         ;
; my_sobel_sync.vhd                                                ; yes             ; User VHDL File                         ; C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd           ;         ;
; fifo_line_buffer.vhd                                             ; yes             ; User VHDL File                         ; C:/Users/USER/Documents/2nd semester/fourier - Copy/fifo_line_buffer.vhd        ;         ;
; double_fifo_line_buffer.vhd                                      ; yes             ; User VHDL File                         ; C:/Users/USER/Documents/2nd semester/fourier - Copy/double_fifo_line_buffer.vhd ;         ;
; Counter.vhd                                                      ; yes             ; User VHDL File                         ; C:/Users/USER/Documents/2nd semester/fourier - Copy/Counter.vhd                 ;         ;
; sobel_kernel.vhd                                                 ; yes             ; User VHDL File                         ; C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_kernel.vhd            ;         ;
; CacheSystem.vhd                                                  ; yes             ; User VHDL File                         ; C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd             ;         ;
; sobel_wrapper.vhd                                                ; yes             ; User VHDL File                         ; C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_wrapper.vhd           ;         ;
; vga3.vhd                                                         ; yes             ; User VHDL File                         ; C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd                    ;         ;
; debounceBtn.vhd                                                  ; yes             ; User VHDL File                         ; C:/Users/USER/Documents/2nd semester/fourier - Copy/debounceBtn.vhd             ;         ;
; imageROM.vhd                                                     ; yes             ; User Wizard-Generated File             ; C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd                ;         ;
; output_files/mdl.vhd                                             ; yes             ; User VHDL File                         ; C:/Users/USER/Documents/2nd semester/fourier - Copy/output_files/mdl.vhd        ;         ;
; altpll.tdf                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf               ;         ;
; aglobal181.inc                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc           ;         ;
; stratix_pll.inc                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc          ;         ;
; stratixii_pll.inc                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc        ;         ;
; cycloneii_pll.inc                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc        ;         ;
; db/clkpll1_altpll.v                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/USER/Documents/2nd semester/fourier - Copy/db/clkpll1_altpll.v         ;         ;
; altsyncram.tdf                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_mux.inc                                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; a_rdenreg.inc                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_lss3.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf      ;         ;
; /users/user/documents/2nd semester/eee308/video/lena_image.mif   ; yes             ; Auto-Found Memory Initialization File  ; /users/user/documents/2nd semester/eee308/video/lena_image.mif                  ;         ;
; db/decode_h7a.tdf                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/USER/Documents/2nd semester/fourier - Copy/db/decode_h7a.tdf           ;         ;
; db/mux_t1b.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/USER/Documents/2nd semester/fourier - Copy/db/mux_t1b.tdf              ;         ;
; db/altsyncram_u2t3.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf      ;         ;
; /users/user/documents/2nd semester/eee308/video/camera_image.mif ; yes             ; Auto-Found Memory Initialization File  ; /users/user/documents/2nd semester/eee308/video/camera_image.mif                ;         ;
; db/altsyncram_bph1.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_bph1.tdf      ;         ;
+------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 618      ;
;                                             ;          ;
; Total combinational functions               ; 514      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 146      ;
;     -- 3 input functions                    ; 162      ;
;     -- <=2 input functions                  ; 206      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 295      ;
;     -- arithmetic mode                      ; 219      ;
;                                             ;          ;
; Total registers                             ; 286      ;
;     -- Dedicated logic registers            ; 286      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 26       ;
; Total memory bits                           ; 267264   ;
;                                             ;          ;
; Embedded Multiplier 9-bit elements          ; 0        ;
;                                             ;          ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; sDispClk ;
; Maximum fan-out                             ; 261      ;
; Total fan-out                               ; 2972     ;
; Average fan-out                             ; 3.33     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                      ; Entity Name             ; Library Name ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |vga3                                                  ; 514 (1)             ; 286 (0)                   ; 267264      ; 0          ; 0            ; 0       ; 0         ; 26   ; 0            ; 0          ; |vga3                                                                                                                                                                                                    ; vga3                    ; work         ;
;    |clkpll1:myclk|                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|clkpll1:myclk                                                                                                                                                                                      ; clkpll1                 ; work         ;
;       |altpll:altpll_component|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|clkpll1:myclk|altpll:altpll_component                                                                                                                                                              ; altpll                  ; work         ;
;          |clkpll1_altpll:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|clkpll1:myclk|altpll:altpll_component|clkpll1_altpll:auto_generated                                                                                                                                ; clkpll1_altpll          ; work         ;
;    |my_sobel_sync:myDisp|                              ; 513 (4)             ; 286 (0)                   ; 267264      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp                                                                                                                                                                               ; my_sobel_sync           ; work         ;
;       |Sync:mysync|                                    ; 209 (185)           ; 134 (128)                 ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|Sync:mysync                                                                                                                                                                   ; Sync                    ; work         ;
;          |imageROM2:mm2|                               ; 24 (0)              ; 6 (0)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2                                                                                                                                                     ; imageROM2               ; work         ;
;             |altsyncram:altsyncram_component|          ; 24 (0)              ; 6 (0)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component                                                                                                                     ; altsyncram              ; work         ;
;                |altsyncram_u2t3:auto_generated|        ; 24 (0)              ; 6 (6)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated                                                                                      ; altsyncram_u2t3         ; work         ;
;                   |decode_h7a:rden_decode|             ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|decode_h7a:rden_decode                                                               ; decode_h7a              ; work         ;
;                   |mux_t1b:mux2|                       ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|mux_t1b:mux2                                                                         ; mux_t1b                 ; work         ;
;       |sobel_wrapper:mysobel|                          ; 300 (0)             ; 152 (0)                   ; 5120        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel                                                                                                                                                         ; sobel_wrapper           ; work         ;
;          |CacheSystem:CacheSystem|                     ; 186 (93)            ; 143 (36)                  ; 5120        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem                                                                                                                                 ; CacheSystem             ; work         ;
;             |Counter:ColsCounter|                      ; 10 (10)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:ColsCounter                                                                                                             ; Counter                 ; work         ;
;             |Counter:RowsCounter|                      ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter                                                                                                             ; Counter                 ; work         ;
;             |double_fifo_line_buffer:DoubleLineBuffer| ; 46 (0)              ; 68 (0)                    ; 5120        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer                                                                                        ; double_fifo_line_buffer ; work         ;
;                |fifo_line_buffer:LineBuffer1|          ; 34 (34)             ; 39 (39)                   ; 2560        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1                                                           ; fifo_line_buffer        ; work         ;
;                   |altsyncram:ram_array_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 2560        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|altsyncram:ram_array_rtl_0                                ; altsyncram              ; work         ;
;                      |altsyncram_bph1:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 2560        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_bph1:auto_generated ; altsyncram_bph1         ; work         ;
;                |fifo_line_buffer:LineBuffer2|          ; 12 (12)             ; 29 (29)                   ; 2560        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2                                                           ; fifo_line_buffer        ; work         ;
;                   |altsyncram:ram_array_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 2560        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|altsyncram:ram_array_rtl_0                                ; altsyncram              ; work         ;
;                      |altsyncram_bph1:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 2560        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|altsyncram:ram_array_rtl_0|altsyncram_bph1:auto_generated ; altsyncram_bph1         ; work         ;
;             |sync_signal_delayer:Delayer|              ; 28 (19)             ; 20 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|sync_signal_delayer:Delayer                                                                                                     ; sync_signal_delayer     ; work         ;
;                |Counter:RowsCounteComp|                ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|sync_signal_delayer:Delayer|Counter:RowsCounteComp                                                                              ; Counter                 ; work         ;
;          |sobel_kernel:krnl|                           ; 114 (114)           ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|sobel_kernel:krnl                                                                                                                                       ; sobel_kernel            ; work         ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+
; Name                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+
; my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; ROM              ; 65536        ; 4            ; --           ; --           ; 262144 ; ../eee308/video/camera_image.mif ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_bph1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 640          ; 4            ; 640          ; 4            ; 2560   ; None                             ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|altsyncram:ram_array_rtl_0|altsyncram_bph1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 640          ; 4            ; 640          ; 4            ; 2560   ; None                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |vga3|clkpll1:myclk                                  ; clkpll1.vhd     ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1  ; imageROM.vhd    ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2 ; imageROM2.vhd   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                ; Latch Enable Signal                                                              ; Free of Timing Hazards ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------+
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|sync_signal_delayer:Delayer|fsync_temp ; GND                                                                              ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out3[3]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out6[2]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out3[2]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out6[1]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out3[1]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out6[0]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out9[3]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out9[2]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out9[1]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out3[0]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out9[0]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[2]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[1]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[0]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out4[2]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out4[1]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out4[0]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out7[3]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out7[2]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out7[1]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out7[0]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out6[3]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out4[3]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out8[2]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out8[1]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out8[0]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out2[2]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out2[1]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out2[0]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out8[3]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out2[3]                          ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] ; yes                    ;
; Number of user-specified and inferred latches = 33                                                        ;                                                                                  ;                        ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; my_sobel_sync:myDisp|Sync:mysync|vst[0..4,9,11..31]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; my_sobel_sync:myDisp|Sync:mysync|vbp[3,4]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; my_sobel_sync:myDisp|Sync:mysync|vbp[5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; my_sobel_sync:myDisp|Sync:mysync|vbp[6..31]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; my_sobel_sync:myDisp|Sync:mysync|vpw[1]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; my_sobel_sync:myDisp|Sync:mysync|vpw[2..31]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; my_sobel_sync:myDisp|Sync:mysync|vfp[0]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; my_sobel_sync:myDisp|Sync:mysync|vfp[1,4..31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; my_sobel_sync:myDisp|Sync:mysync|hst[0..6,11..31]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; my_sobel_sync:myDisp|Sync:mysync|hbp[3,5]                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; my_sobel_sync:myDisp|Sync:mysync|hbp[8..31]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; my_sobel_sync:myDisp|Sync:mysync|hpw[4,6]                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; my_sobel_sync:myDisp|Sync:mysync|hpw[7..31]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; my_sobel_sync:myDisp|Sync:mysync|hfp[1,6..31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|rden_a_store                              ; Lost fanout                                                                                                                                                         ;
; my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|rden_a_store                               ; Lost fanout                                                                                                                                                         ;
; my_sobel_sync:myDisp|Sync:mysync|vAddr2[9..24]                                                                                                          ; Lost fanout                                                                                                                                                         ;
; my_sobel_sync:myDisp|Sync:mysync|vAddr[16..31]                                                                                                          ; Lost fanout                                                                                                                                                         ;
; my_sobel_sync:myDisp|Sync:mysync|hbp[1,2,4,6,7]                                                                                                         ; Merged with my_sobel_sync:myDisp|Sync:mysync|hbp[0]                                                                                                                 ;
; my_sobel_sync:myDisp|Sync:mysync|hfp[0,2..5]                                                                                                            ; Merged with my_sobel_sync:myDisp|Sync:mysync|hbp[0]                                                                                                                 ;
; my_sobel_sync:myDisp|Sync:mysync|hpw[0..3,5]                                                                                                            ; Merged with my_sobel_sync:myDisp|Sync:mysync|hbp[0]                                                                                                                 ;
; my_sobel_sync:myDisp|Sync:mysync|hst[7..10]                                                                                                             ; Merged with my_sobel_sync:myDisp|Sync:mysync|hbp[0]                                                                                                                 ;
; my_sobel_sync:myDisp|Sync:mysync|vbp[0..2]                                                                                                              ; Merged with my_sobel_sync:myDisp|Sync:mysync|hbp[0]                                                                                                                 ;
; my_sobel_sync:myDisp|Sync:mysync|vfp[2,3]                                                                                                               ; Merged with my_sobel_sync:myDisp|Sync:mysync|hbp[0]                                                                                                                 ;
; my_sobel_sync:myDisp|Sync:mysync|vpw[0]                                                                                                                 ; Merged with my_sobel_sync:myDisp|Sync:mysync|hbp[0]                                                                                                                 ;
; my_sobel_sync:myDisp|Sync:mysync|vst[5..8,10]                                                                                                           ; Merged with my_sobel_sync:myDisp|Sync:mysync|hbp[0]                                                                                                                 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ColsCounter[0] ; Merged with my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ColsCounter[0] ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ColsCounter[1] ; Merged with my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ColsCounter[1] ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ColsCounter[2] ; Merged with my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ColsCounter[2] ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ColsCounter[3] ; Merged with my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ColsCounter[3] ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ColsCounter[4] ; Merged with my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ColsCounter[4] ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ColsCounter[5] ; Merged with my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ColsCounter[5] ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ColsCounter[6] ; Merged with my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ColsCounter[6] ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ColsCounter[7] ; Merged with my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ColsCounter[7] ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ColsCounter[8] ; Merged with my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ColsCounter[8] ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ColsCounter[9] ; Merged with my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ColsCounter[9] ;
; Total Number of Removed Registers = 299                                                                                                                 ;                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 286   ;
; Number of registers using Synchronous Clear  ; 73    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 28    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 134   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                                                       ; RAM Name                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[0]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[1]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[2]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[3]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[4]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[5]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[6]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[7]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[8]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[9]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[10] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[11] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[12] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[13] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[14] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[15] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[16] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[17] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[18] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[19] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[20] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[21] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[22] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[23] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0_bypass[24] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[0]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[1]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[2]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[3]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[4]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[5]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[6]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[7]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[8]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[9]  ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[10] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[11] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[12] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[13] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[14] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[15] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[16] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[17] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[18] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[19] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[20] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[21] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[22] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[23] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0_bypass[24] ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|sync_signal_delayer:Delayer|rowsDelayCounterFalling[4]                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vga3|my_sobel_sync:myDisp|Sync:mysync|data_out[0]                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ColsCounter ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out2[3]                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out9[0]                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out4[0]                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out7[0]                                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[0]                                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out6[0]                                                                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out3[2]                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|altsyncram:ram_array_rtl_0|altsyncram_bph1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_bph1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkpll1:myclk|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------+
; Parameter Name                ; Value                     ; Type                   ;
+-------------------------------+---------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                ;
; PLL_TYPE                      ; AUTO                      ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clkpll1 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                ;
; LOCK_HIGH                     ; 1                         ; Untyped                ;
; LOCK_LOW                      ; 1                         ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                ;
; SKIP_VCO                      ; OFF                       ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                ;
; BANDWIDTH                     ; 0                         ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                ;
; DOWN_SPREAD                   ; 0                         ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                         ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 13                        ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK2_DIVIDE_BY                ; 2                         ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 6                         ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                ;
; DPA_DIVIDER                   ; 0                         ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                ;
; VCO_MIN                       ; 0                         ; Untyped                ;
; VCO_MAX                       ; 0                         ; Untyped                ;
; VCO_CENTER                    ; 0                         ; Untyped                ;
; PFD_MIN                       ; 0                         ; Untyped                ;
; PFD_MAX                       ; 0                         ; Untyped                ;
; M_INITIAL                     ; 0                         ; Untyped                ;
; M                             ; 0                         ; Untyped                ;
; N                             ; 1                         ; Untyped                ;
; M2                            ; 1                         ; Untyped                ;
; N2                            ; 1                         ; Untyped                ;
; SS                            ; 1                         ; Untyped                ;
; C0_HIGH                       ; 0                         ; Untyped                ;
; C1_HIGH                       ; 0                         ; Untyped                ;
; C2_HIGH                       ; 0                         ; Untyped                ;
; C3_HIGH                       ; 0                         ; Untyped                ;
; C4_HIGH                       ; 0                         ; Untyped                ;
; C5_HIGH                       ; 0                         ; Untyped                ;
; C6_HIGH                       ; 0                         ; Untyped                ;
; C7_HIGH                       ; 0                         ; Untyped                ;
; C8_HIGH                       ; 0                         ; Untyped                ;
; C9_HIGH                       ; 0                         ; Untyped                ;
; C0_LOW                        ; 0                         ; Untyped                ;
; C1_LOW                        ; 0                         ; Untyped                ;
; C2_LOW                        ; 0                         ; Untyped                ;
; C3_LOW                        ; 0                         ; Untyped                ;
; C4_LOW                        ; 0                         ; Untyped                ;
; C5_LOW                        ; 0                         ; Untyped                ;
; C6_LOW                        ; 0                         ; Untyped                ;
; C7_LOW                        ; 0                         ; Untyped                ;
; C8_LOW                        ; 0                         ; Untyped                ;
; C9_LOW                        ; 0                         ; Untyped                ;
; C0_INITIAL                    ; 0                         ; Untyped                ;
; C1_INITIAL                    ; 0                         ; Untyped                ;
; C2_INITIAL                    ; 0                         ; Untyped                ;
; C3_INITIAL                    ; 0                         ; Untyped                ;
; C4_INITIAL                    ; 0                         ; Untyped                ;
; C5_INITIAL                    ; 0                         ; Untyped                ;
; C6_INITIAL                    ; 0                         ; Untyped                ;
; C7_INITIAL                    ; 0                         ; Untyped                ;
; C8_INITIAL                    ; 0                         ; Untyped                ;
; C9_INITIAL                    ; 0                         ; Untyped                ;
; C0_MODE                       ; BYPASS                    ; Untyped                ;
; C1_MODE                       ; BYPASS                    ; Untyped                ;
; C2_MODE                       ; BYPASS                    ; Untyped                ;
; C3_MODE                       ; BYPASS                    ; Untyped                ;
; C4_MODE                       ; BYPASS                    ; Untyped                ;
; C5_MODE                       ; BYPASS                    ; Untyped                ;
; C6_MODE                       ; BYPASS                    ; Untyped                ;
; C7_MODE                       ; BYPASS                    ; Untyped                ;
; C8_MODE                       ; BYPASS                    ; Untyped                ;
; C9_MODE                       ; BYPASS                    ; Untyped                ;
; C0_PH                         ; 0                         ; Untyped                ;
; C1_PH                         ; 0                         ; Untyped                ;
; C2_PH                         ; 0                         ; Untyped                ;
; C3_PH                         ; 0                         ; Untyped                ;
; C4_PH                         ; 0                         ; Untyped                ;
; C5_PH                         ; 0                         ; Untyped                ;
; C6_PH                         ; 0                         ; Untyped                ;
; C7_PH                         ; 0                         ; Untyped                ;
; C8_PH                         ; 0                         ; Untyped                ;
; C9_PH                         ; 0                         ; Untyped                ;
; L0_HIGH                       ; 1                         ; Untyped                ;
; L1_HIGH                       ; 1                         ; Untyped                ;
; G0_HIGH                       ; 1                         ; Untyped                ;
; G1_HIGH                       ; 1                         ; Untyped                ;
; G2_HIGH                       ; 1                         ; Untyped                ;
; G3_HIGH                       ; 1                         ; Untyped                ;
; E0_HIGH                       ; 1                         ; Untyped                ;
; E1_HIGH                       ; 1                         ; Untyped                ;
; E2_HIGH                       ; 1                         ; Untyped                ;
; E3_HIGH                       ; 1                         ; Untyped                ;
; L0_LOW                        ; 1                         ; Untyped                ;
; L1_LOW                        ; 1                         ; Untyped                ;
; G0_LOW                        ; 1                         ; Untyped                ;
; G1_LOW                        ; 1                         ; Untyped                ;
; G2_LOW                        ; 1                         ; Untyped                ;
; G3_LOW                        ; 1                         ; Untyped                ;
; E0_LOW                        ; 1                         ; Untyped                ;
; E1_LOW                        ; 1                         ; Untyped                ;
; E2_LOW                        ; 1                         ; Untyped                ;
; E3_LOW                        ; 1                         ; Untyped                ;
; L0_INITIAL                    ; 1                         ; Untyped                ;
; L1_INITIAL                    ; 1                         ; Untyped                ;
; G0_INITIAL                    ; 1                         ; Untyped                ;
; G1_INITIAL                    ; 1                         ; Untyped                ;
; G2_INITIAL                    ; 1                         ; Untyped                ;
; G3_INITIAL                    ; 1                         ; Untyped                ;
; E0_INITIAL                    ; 1                         ; Untyped                ;
; E1_INITIAL                    ; 1                         ; Untyped                ;
; E2_INITIAL                    ; 1                         ; Untyped                ;
; E3_INITIAL                    ; 1                         ; Untyped                ;
; L0_MODE                       ; BYPASS                    ; Untyped                ;
; L1_MODE                       ; BYPASS                    ; Untyped                ;
; G0_MODE                       ; BYPASS                    ; Untyped                ;
; G1_MODE                       ; BYPASS                    ; Untyped                ;
; G2_MODE                       ; BYPASS                    ; Untyped                ;
; G3_MODE                       ; BYPASS                    ; Untyped                ;
; E0_MODE                       ; BYPASS                    ; Untyped                ;
; E1_MODE                       ; BYPASS                    ; Untyped                ;
; E2_MODE                       ; BYPASS                    ; Untyped                ;
; E3_MODE                       ; BYPASS                    ; Untyped                ;
; L0_PH                         ; 0                         ; Untyped                ;
; L1_PH                         ; 0                         ; Untyped                ;
; G0_PH                         ; 0                         ; Untyped                ;
; G1_PH                         ; 0                         ; Untyped                ;
; G2_PH                         ; 0                         ; Untyped                ;
; G3_PH                         ; 0                         ; Untyped                ;
; E0_PH                         ; 0                         ; Untyped                ;
; E1_PH                         ; 0                         ; Untyped                ;
; E2_PH                         ; 0                         ; Untyped                ;
; E3_PH                         ; 0                         ; Untyped                ;
; M_PH                          ; 0                         ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                ;
; CLK0_COUNTER                  ; G0                        ; Untyped                ;
; CLK1_COUNTER                  ; G0                        ; Untyped                ;
; CLK2_COUNTER                  ; G0                        ; Untyped                ;
; CLK3_COUNTER                  ; G0                        ; Untyped                ;
; CLK4_COUNTER                  ; G0                        ; Untyped                ;
; CLK5_COUNTER                  ; G0                        ; Untyped                ;
; CLK6_COUNTER                  ; E0                        ; Untyped                ;
; CLK7_COUNTER                  ; E1                        ; Untyped                ;
; CLK8_COUNTER                  ; E2                        ; Untyped                ;
; CLK9_COUNTER                  ; E3                        ; Untyped                ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                ;
; M_TIME_DELAY                  ; 0                         ; Untyped                ;
; N_TIME_DELAY                  ; 0                         ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                ;
; VCO_POST_SCALE                ; 0                         ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                    ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                ;
; CBXI_PARAMETER                ; clkpll1_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                ;
; DEVICE_FAMILY                 ; MAX 10                    ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE         ;
+-------------------------------+---------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|Sync:mysync ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; logowidth      ; 128   ; Signed Integer                                       ;
; logoheight     ; 128   ; Signed Integer                                       ;
; memsize        ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                 ;
+------------------------------------+--------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                              ;
; WIDTH_A                            ; 4                              ; Signed Integer                                       ;
; WIDTHAD_A                          ; 16                             ; Signed Integer                                       ;
; NUMWORDS_A                         ; 65536                          ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0                         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                              ;
; WIDTH_B                            ; 1                              ; Signed Integer                                       ;
; WIDTHAD_B                          ; 1                              ; Signed Integer                                       ;
; NUMWORDS_B                         ; 0                              ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                              ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                              ;
; BYTE_SIZE                          ; 8                              ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                              ;
; INIT_FILE                          ; ../eee308/video/lena_image.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                              ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                              ; Signed Integer                                       ;
; DEVICE_FAMILY                      ; MAX 10                         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_lss3                ; Untyped                                              ;
+------------------------------------+--------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                ;
+------------------------------------+----------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                             ;
; WIDTH_A                            ; 4                                ; Signed Integer                                      ;
; WIDTHAD_A                          ; 16                               ; Signed Integer                                      ;
; NUMWORDS_A                         ; 65536                            ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                             ;
; WIDTH_B                            ; 1                                ; Signed Integer                                      ;
; WIDTHAD_B                          ; 1                                ; Signed Integer                                      ;
; NUMWORDS_B                         ; 0                                ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                                ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                             ;
; BYTE_SIZE                          ; 8                                ; Signed Integer                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                             ;
; INIT_FILE                          ; ../eee308/video/camera_image.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                                ; Signed Integer                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                                ; Signed Integer                                      ;
; DEVICE_FAMILY                      ; MAX 10                           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_u2t3                  ; Untyped                                             ;
+------------------------------------+----------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; data_width     ; 4     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; data_width     ; 4     ; Signed Integer                                                                         ;
; window_size    ; 3     ; Signed Integer                                                                         ;
; row_bits       ; 9     ; Signed Integer                                                                         ;
; col_bits       ; 10    ; Signed Integer                                                                         ;
; no_of_rows     ; 480   ; Signed Integer                                                                         ;
; no_of_cols     ; 640   ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 4     ; Signed Integer                                                                                                                  ;
; no_of_cols     ; 640   ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 4     ; Signed Integer                                                                                                                                               ;
; no_of_cols     ; 640   ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 4     ; Signed Integer                                                                                                                                               ;
; no_of_cols     ; 640   ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|sync_signal_delayer:Delayer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; row_bits       ; 9     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|sync_signal_delayer:Delayer|Counter:RowsCounteComp ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:ColsCounter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|sobel_kernel:krnl ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; data_width     ; 4     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|altsyncram:ram_array_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                  ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                                                                  ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                                                  ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                                                                                  ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                                                  ;
; NUMWORDS_B                         ; 640                  ; Untyped                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_bph1      ; Untyped                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|altsyncram:ram_array_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                  ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                                                                  ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                                                  ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                                                                                  ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                                                  ;
; NUMWORDS_B                         ; 640                  ; Untyped                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_bph1      ; Untyped                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; clkpll1:myclk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                   ;
; Entity Instance                           ; my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component                                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|altsyncram:ram_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 4                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                            ;
; Entity Instance                           ; my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|altsyncram:ram_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 4                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; rden ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1"                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rden ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_sobel_sync:myDisp|Sync:mysync"                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sel3 ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 26                          ;
; cycloneiii_ff         ; 286                         ;
;     CLR               ; 28                          ;
;     ENA               ; 102                         ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 41                          ;
;     plain             ; 83                          ;
; cycloneiii_lcell_comb ; 514                         ;
;     arith             ; 219                         ;
;         2 data inputs ; 151                         ;
;         3 data inputs ; 68                          ;
;     normal            ; 295                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 94                          ;
;         4 data inputs ; 146                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 10.50                       ;
; Average LUT depth     ; 4.55                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Jan 15 16:20:36 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga3 -c vga3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file imagerom2.vhd
    Info (12022): Found design unit 1: imagerom2-SYN File: C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd Line: 53
    Info (12023): Found entity 1: imageROM2 File: C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file clkpll1.vhd
    Info (12022): Found design unit 1: clkpll1-SYN File: C:/Users/USER/Documents/2nd semester/fourier - Copy/clkpll1.vhd Line: 53
    Info (12023): Found entity 1: clkpll1 File: C:/Users/USER/Documents/2nd semester/fourier - Copy/clkpll1.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file sync_signal_delayer.vhd
    Info (12022): Found design unit 1: sync_signal_delayer-Behavioral File: C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd Line: 15
    Info (12023): Found entity 1: sync_signal_delayer File: C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sync.vhd
    Info (12022): Found design unit 1: Sync-mySync File: C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd Line: 19
    Info (12023): Found entity 1: Sync File: C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file my_sobel_sync.vhd
    Info (12022): Found design unit 1: my_sobel_sync-Behavioral File: C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd Line: 17
    Info (12023): Found entity 1: my_sobel_sync File: C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd Line: 6
Info (12021): Found 3 design units, including 1 entities, in source file fifo_line_buffer.vhd
    Info (12022): Found design unit 1: TYPES File: C:/Users/USER/Documents/2nd semester/fourier - Copy/fifo_line_buffer.vhd Line: 1
    Info (12022): Found design unit 2: fifo_line_buffer-Behavioral File: C:/Users/USER/Documents/2nd semester/fourier - Copy/fifo_line_buffer.vhd Line: 21
    Info (12023): Found entity 1: fifo_line_buffer File: C:/Users/USER/Documents/2nd semester/fourier - Copy/fifo_line_buffer.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file double_fifo_line_buffer.vhd
    Info (12022): Found design unit 1: double_fifo_line_buffer-Behavioral File: C:/Users/USER/Documents/2nd semester/fourier - Copy/double_fifo_line_buffer.vhd Line: 17
    Info (12023): Found entity 1: double_fifo_line_buffer File: C:/Users/USER/Documents/2nd semester/fourier - Copy/double_fifo_line_buffer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: Counter-Behavioral File: C:/Users/USER/Documents/2nd semester/fourier - Copy/Counter.vhd Line: 11
    Info (12023): Found entity 1: Counter File: C:/Users/USER/Documents/2nd semester/fourier - Copy/Counter.vhd Line: 4
Warning (12019): Can't analyze file -- file clkpll1_inst.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file sobel_kernel.vhd
    Info (12022): Found design unit 1: sobel_kernel-Behavioral File: C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_kernel.vhd Line: 30
    Info (12023): Found entity 1: sobel_kernel File: C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_kernel.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cachesystem.vhd
    Info (12022): Found design unit 1: CacheSystem-CacheSystem File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 30
    Info (12023): Found entity 1: CacheSystem File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sobel_wrapper.vhd
    Info (12022): Found design unit 1: sobel_wrapper-Structural File: C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_wrapper.vhd Line: 20
    Info (12023): Found entity 1: sobel_wrapper File: C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_wrapper.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vga3.vhd
    Info (12022): Found design unit 1: vga3-Behavioral File: C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd Line: 17
    Info (12023): Found entity 1: vga3 File: C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd Line: 6
Warning (12019): Can't analyze file -- file DrawSquare.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file debouncebtn.vhd
    Info (12022): Found design unit 1: bufferedDebouncedBtn-Behavioral File: C:/Users/USER/Documents/2nd semester/fourier - Copy/debounceBtn.vhd Line: 11
    Info (12023): Found entity 1: bufferedDebouncedBtn File: C:/Users/USER/Documents/2nd semester/fourier - Copy/debounceBtn.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file imagerom.vhd
    Info (12022): Found design unit 1: imagerom-SYN File: C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd Line: 53
    Info (12023): Found entity 1: imageROM File: C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file output_files/mdl.vhd
    Info (12022): Found design unit 1: mdl-syn File: C:/Users/USER/Documents/2nd semester/fourier - Copy/output_files/mdl.vhd Line: 12
    Info (12023): Found entity 1: mdl File: C:/Users/USER/Documents/2nd semester/fourier - Copy/output_files/mdl.vhd Line: 3
Info (12127): Elaborating entity "vga3" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at vga3.vhd(70): signal "clk108MHz" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd Line: 70
Warning (10492): VHDL Process Statement warning at vga3.vhd(72): signal "clk25MHz" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd Line: 72
Info (12128): Elaborating entity "bufferedDebouncedBtn" for hierarchy "bufferedDebouncedBtn:debBTNU" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd Line: 42
Info (12128): Elaborating entity "clkpll1" for hierarchy "clkpll1:myclk" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd Line: 47
Info (12128): Elaborating entity "altpll" for hierarchy "clkpll1:myclk|altpll:altpll_component" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/clkpll1.vhd Line: 149
Info (12130): Elaborated megafunction instantiation "clkpll1:myclk|altpll:altpll_component" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/clkpll1.vhd Line: 149
Info (12133): Instantiated megafunction "clkpll1:myclk|altpll:altpll_component" with the following parameter: File: C:/Users/USER/Documents/2nd semester/fourier - Copy/clkpll1.vhd Line: 149
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "6"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "13"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clkpll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clkpll1_altpll.v
    Info (12023): Found entity 1: clkpll1_altpll File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/clkpll1_altpll.v Line: 29
Info (12128): Elaborating entity "clkpll1_altpll" for hierarchy "clkpll1:myclk|altpll:altpll_component|clkpll1_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "my_sobel_sync" for hierarchy "my_sobel_sync:myDisp" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd Line: 48
Info (12128): Elaborating entity "Sync" for hierarchy "my_sobel_sync:myDisp|Sync:mysync" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd Line: 49
Warning (10540): VHDL Signal Declaration warning at sync.vhd(40): used explicit default value for signal "logoRden" because signal was never assigned a value File: C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at sync.vhd(41): object "logoOut1" assigned a value but never read File: C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd Line: 41
Info (12128): Elaborating entity "imageROM" for hierarchy "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd Line: 85
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd Line: 60
Info (12133): Instantiated megafunction "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../eee308/video/lena_image.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lss3.tdf
    Info (12023): Found entity 1: altsyncram_lss3 File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_lss3" for hierarchy "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf
    Info (12023): Found entity 1: decode_h7a File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/decode_h7a.tdf Line: 22
Info (12128): Elaborating entity "decode_h7a" for hierarchy "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|decode_h7a:rden_decode" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_t1b.tdf
    Info (12023): Found entity 1: mux_t1b File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/mux_t1b.tdf Line: 22
Info (12128): Elaborating entity "mux_t1b" for hierarchy "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|mux_t1b:mux2" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 43
Info (12128): Elaborating entity "imageROM2" for hierarchy "my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd Line: 86
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd Line: 60
Info (12133): Instantiated megafunction "my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../eee308/video/camera_image.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u2t3.tdf
    Info (12023): Found entity 1: altsyncram_u2t3 File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_u2t3" for hierarchy "my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sobel_wrapper" for hierarchy "my_sobel_sync:myDisp|sobel_wrapper:mysobel" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd Line: 57
Info (12128): Elaborating entity "CacheSystem" for hierarchy "my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_wrapper.vhd Line: 35
Warning (10631): VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable "pdata_out1", which holds its previous value in one or more paths through the process File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Warning (10631): VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable "pdata_out2", which holds its previous value in one or more paths through the process File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Warning (10631): VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable "pdata_out3", which holds its previous value in one or more paths through the process File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Warning (10631): VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable "pdata_out4", which holds its previous value in one or more paths through the process File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Warning (10631): VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable "pdata_out5", which holds its previous value in one or more paths through the process File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Warning (10631): VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable "pdata_out6", which holds its previous value in one or more paths through the process File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Warning (10631): VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable "pdata_out7", which holds its previous value in one or more paths through the process File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Warning (10631): VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable "pdata_out8", which holds its previous value in one or more paths through the process File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Warning (10631): VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable "pdata_out9", which holds its previous value in one or more paths through the process File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out9[0]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out9[1]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out9[2]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out9[3]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out8[0]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out8[1]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out8[2]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out8[3]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out7[0]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out7[1]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out7[2]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out7[3]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out6[0]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out6[1]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out6[2]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out6[3]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out5[0]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out5[1]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out5[2]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out5[3]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out4[0]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out4[1]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out4[2]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out4[3]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out3[0]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out3[1]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out3[2]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out3[3]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out2[0]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out2[1]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out2[2]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out2[3]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out1[0]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out1[1]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out1[2]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (10041): Inferred latch for "pdata_out1[3]" at CacheSystem.vhd(126) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
Info (12128): Elaborating entity "double_fifo_line_buffer" for hierarchy "my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 74
Info (12128): Elaborating entity "fifo_line_buffer" for hierarchy "my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/double_fifo_line_buffer.vhd Line: 30
Info (12128): Elaborating entity "sync_signal_delayer" for hierarchy "my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|sync_signal_delayer:Delayer" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 87
Warning (10631): VHDL Process Statement warning at sync_signal_delayer.vhd(42): inferring latch(es) for signal or variable "fsync_temp", which holds its previous value in one or more paths through the process File: C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd Line: 42
Info (10041): Inferred latch for "fsync_temp" at sync_signal_delayer.vhd(42) File: C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd Line: 42
Info (12128): Elaborating entity "Counter" for hierarchy "my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|sync_signal_delayer:Delayer|Counter:RowsCounteComp" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd Line: 28
Info (12128): Elaborating entity "Counter" for hierarchy "my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:ColsCounter" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 98
Info (12128): Elaborating entity "sobel_kernel" for hierarchy "my_sobel_sync:myDisp|sobel_wrapper:mysobel|sobel_kernel:krnl" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_wrapper.vhd Line: 61
Info (12128): Elaborating entity "mdl" for hierarchy "my_sobel_sync:myDisp|sobel_wrapper:mysobel|sobel_kernel:krnl|mdl:maper" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_kernel.vhd Line: 39
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a0" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 44
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a1" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 67
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a2" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 90
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a3" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 113
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a4" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 136
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a5" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 159
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a6" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 182
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a7" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 205
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a8" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 228
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a9" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 251
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a10" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 274
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a11" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 297
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a12" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 320
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a13" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 343
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a14" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 366
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a15" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 389
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a16" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 412
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a17" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 435
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a18" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 458
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a19" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 481
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a20" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 504
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a21" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 527
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a22" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 550
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a23" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 573
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a24" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 596
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a25" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 619
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a26" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 642
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a27" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 665
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a28" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 688
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a29" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 711
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a30" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 734
        Warning (14320): Synthesized away node "my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a31" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf Line: 757
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer sDispClk File: C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd Line: 40
Warning (276020): Inferred RAM node "my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|ram_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer1|ram_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|altsyncram:ram_array_rtl_0"
Info (12133): Instantiated megafunction "my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|double_fifo_line_buffer:DoubleLineBuffer|fifo_line_buffer:LineBuffer2|altsyncram:ram_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "640"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "640"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bph1.tdf
    Info (12023): Found entity 1: altsyncram_bph1 File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_bph1.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out3[3] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out6[2] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out3[2] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out6[1] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out3[1] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out6[0] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out9[3] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out9[2] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out9[1] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out3[0] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out9[0] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[3] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[2] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[1] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out1[0] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out4[2] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out4[1] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out4[0] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out7[3] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out7[2] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out7[1] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out7[0] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out6[3] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out4[3] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out8[2] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out8[1] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out8[0] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out2[2] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out2[1] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out2[0] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out8[3] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Warning (13012): Latch my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|pdata_out2[3] has unsafe behavior File: C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd Line: 126
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|Counter:RowsCounter|num[0] File: C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (17049): 34 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "clkpll1:myclk|altpll:altpll_component|clkpll1_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/USER/Documents/2nd semester/fourier - Copy/db/clkpll1_altpll.v Line: 43
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sel3" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd Line: 9
    Warning (15610): No output dependent on input pin "resetPosition" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd Line: 9
    Warning (15610): No output dependent on input pin "BTNL" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd Line: 9
    Warning (15610): No output dependent on input pin "BTNR" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd Line: 9
    Warning (15610): No output dependent on input pin "BTNU" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd Line: 9
    Warning (15610): No output dependent on input pin "BTND" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd Line: 9
    Warning (15610): No output dependent on input pin "speed" File: C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd Line: 9
Info (21057): Implemented 697 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 630 logic cells
    Info (21064): Implemented 40 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 129 warnings
    Info: Peak virtual memory: 4817 megabytes
    Info: Processing ended: Sat Jan 15 16:20:55 2022
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:36


