#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1be91a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1be9330 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1bf6d10 .functor NOT 1, L_0x1c22e60, C4<0>, C4<0>, C4<0>;
L_0x1c22bc0 .functor XOR 1, L_0x1c22a60, L_0x1c22b20, C4<0>, C4<0>;
L_0x1c22d50 .functor XOR 1, L_0x1c22bc0, L_0x1c22c80, C4<0>, C4<0>;
v0x1c1e020_0 .net *"_ivl_10", 0 0, L_0x1c22c80;  1 drivers
v0x1c1e120_0 .net *"_ivl_12", 0 0, L_0x1c22d50;  1 drivers
v0x1c1e200_0 .net *"_ivl_2", 0 0, L_0x1c1ffd0;  1 drivers
v0x1c1e2c0_0 .net *"_ivl_4", 0 0, L_0x1c22a60;  1 drivers
v0x1c1e3a0_0 .net *"_ivl_6", 0 0, L_0x1c22b20;  1 drivers
v0x1c1e4d0_0 .net *"_ivl_8", 0 0, L_0x1c22bc0;  1 drivers
v0x1c1e5b0_0 .net "a", 0 0, v0x1c1a620_0;  1 drivers
v0x1c1e650_0 .net "b", 0 0, v0x1c1a6c0_0;  1 drivers
v0x1c1e6f0_0 .net "c", 0 0, v0x1c1a760_0;  1 drivers
v0x1c1e790_0 .var "clk", 0 0;
v0x1c1e830_0 .net "d", 0 0, v0x1c1a8a0_0;  1 drivers
v0x1c1e8d0_0 .net "q_dut", 0 0, L_0x1c22900;  1 drivers
v0x1c1e970_0 .net "q_ref", 0 0, L_0x1c1f010;  1 drivers
v0x1c1ea10_0 .var/2u "stats1", 159 0;
v0x1c1eab0_0 .var/2u "strobe", 0 0;
v0x1c1eb50_0 .net "tb_match", 0 0, L_0x1c22e60;  1 drivers
v0x1c1ec10_0 .net "tb_mismatch", 0 0, L_0x1bf6d10;  1 drivers
v0x1c1ecd0_0 .net "wavedrom_enable", 0 0, v0x1c1a990_0;  1 drivers
v0x1c1ed70_0 .net "wavedrom_title", 511 0, v0x1c1aa30_0;  1 drivers
L_0x1c1ffd0 .concat [ 1 0 0 0], L_0x1c1f010;
L_0x1c22a60 .concat [ 1 0 0 0], L_0x1c1f010;
L_0x1c22b20 .concat [ 1 0 0 0], L_0x1c22900;
L_0x1c22c80 .concat [ 1 0 0 0], L_0x1c1f010;
L_0x1c22e60 .cmp/eeq 1, L_0x1c1ffd0, L_0x1c22d50;
S_0x1be94c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1be9330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1bd4ea0 .functor NOT 1, v0x1c1a620_0, C4<0>, C4<0>, C4<0>;
L_0x1be9c20 .functor XOR 1, L_0x1bd4ea0, v0x1c1a6c0_0, C4<0>, C4<0>;
L_0x1bf6d80 .functor XOR 1, L_0x1be9c20, v0x1c1a760_0, C4<0>, C4<0>;
L_0x1c1f010 .functor XOR 1, L_0x1bf6d80, v0x1c1a8a0_0, C4<0>, C4<0>;
v0x1bf6f80_0 .net *"_ivl_0", 0 0, L_0x1bd4ea0;  1 drivers
v0x1bf7020_0 .net *"_ivl_2", 0 0, L_0x1be9c20;  1 drivers
v0x1bd4ff0_0 .net *"_ivl_4", 0 0, L_0x1bf6d80;  1 drivers
v0x1bd5090_0 .net "a", 0 0, v0x1c1a620_0;  alias, 1 drivers
v0x1c199e0_0 .net "b", 0 0, v0x1c1a6c0_0;  alias, 1 drivers
v0x1c19af0_0 .net "c", 0 0, v0x1c1a760_0;  alias, 1 drivers
v0x1c19bb0_0 .net "d", 0 0, v0x1c1a8a0_0;  alias, 1 drivers
v0x1c19c70_0 .net "q", 0 0, L_0x1c1f010;  alias, 1 drivers
S_0x1c19dd0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1be9330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c1a620_0 .var "a", 0 0;
v0x1c1a6c0_0 .var "b", 0 0;
v0x1c1a760_0 .var "c", 0 0;
v0x1c1a800_0 .net "clk", 0 0, v0x1c1e790_0;  1 drivers
v0x1c1a8a0_0 .var "d", 0 0;
v0x1c1a990_0 .var "wavedrom_enable", 0 0;
v0x1c1aa30_0 .var "wavedrom_title", 511 0;
E_0x1be4100/0 .event negedge, v0x1c1a800_0;
E_0x1be4100/1 .event posedge, v0x1c1a800_0;
E_0x1be4100 .event/or E_0x1be4100/0, E_0x1be4100/1;
E_0x1be4350 .event posedge, v0x1c1a800_0;
E_0x1bcd9f0 .event negedge, v0x1c1a800_0;
S_0x1c1a120 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c19dd0;
 .timescale -12 -12;
v0x1c1a320_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c1a420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c19dd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c1ab90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1be9330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c1f140 .functor NOT 1, v0x1c1a620_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f1b0 .functor NOT 1, v0x1c1a6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f240 .functor AND 1, L_0x1c1f140, L_0x1c1f1b0, C4<1>, C4<1>;
L_0x1c1f300 .functor NOT 1, v0x1c1a760_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f3a0 .functor AND 1, L_0x1c1f240, L_0x1c1f300, C4<1>, C4<1>;
L_0x1c1f4b0 .functor NOT 1, v0x1c1a8a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f560 .functor AND 1, L_0x1c1f3a0, L_0x1c1f4b0, C4<1>, C4<1>;
L_0x1c1f670 .functor NOT 1, v0x1c1a620_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f730 .functor NOT 1, v0x1c1a6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f7a0 .functor AND 1, L_0x1c1f670, L_0x1c1f730, C4<1>, C4<1>;
L_0x1c1f910 .functor AND 1, L_0x1c1f7a0, v0x1c1a760_0, C4<1>, C4<1>;
L_0x1c1f980 .functor AND 1, L_0x1c1f910, v0x1c1a8a0_0, C4<1>, C4<1>;
L_0x1c1fab0 .functor OR 1, L_0x1c1f560, L_0x1c1f980, C4<0>, C4<0>;
L_0x1c1fbc0 .functor NOT 1, v0x1c1a620_0, C4<0>, C4<0>, C4<0>;
L_0x1c1fa40 .functor AND 1, L_0x1c1fbc0, v0x1c1a6c0_0, C4<1>, C4<1>;
L_0x1c1fd00 .functor AND 1, L_0x1c1fa40, v0x1c1a760_0, C4<1>, C4<1>;
L_0x1c1fe50 .functor NOT 1, v0x1c1a8a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c1fec0 .functor AND 1, L_0x1c1fd00, L_0x1c1fe50, C4<1>, C4<1>;
L_0x1c20070 .functor OR 1, L_0x1c1fab0, L_0x1c1fec0, C4<0>, C4<0>;
L_0x1c20180 .functor NOT 1, v0x1c1a620_0, C4<0>, C4<0>, C4<0>;
L_0x1c203b0 .functor AND 1, L_0x1c20180, v0x1c1a6c0_0, C4<1>, C4<1>;
L_0x1c20580 .functor NOT 1, v0x1c1a760_0, C4<0>, C4<0>, C4<0>;
L_0x1c207c0 .functor AND 1, L_0x1c203b0, L_0x1c20580, C4<1>, C4<1>;
L_0x1c208d0 .functor AND 1, L_0x1c207c0, v0x1c1a8a0_0, C4<1>, C4<1>;
L_0x1c20b70 .functor OR 1, L_0x1c20070, L_0x1c208d0, C4<0>, C4<0>;
L_0x1c20c80 .functor NOT 1, v0x1c1a6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c20dd0 .functor AND 1, v0x1c1a620_0, L_0x1c20c80, C4<1>, C4<1>;
L_0x1c20e90 .functor NOT 1, v0x1c1a760_0, C4<0>, C4<0>, C4<0>;
L_0x1c20ff0 .functor AND 1, L_0x1c20dd0, L_0x1c20e90, C4<1>, C4<1>;
L_0x1c21100 .functor AND 1, L_0x1c20ff0, v0x1c1a8a0_0, C4<1>, C4<1>;
L_0x1c212c0 .functor OR 1, L_0x1c20b70, L_0x1c21100, C4<0>, C4<0>;
L_0x1c213d0 .functor NOT 1, v0x1c1a6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c21550 .functor AND 1, v0x1c1a620_0, L_0x1c213d0, C4<1>, C4<1>;
L_0x1c21610 .functor AND 1, L_0x1c21550, v0x1c1a760_0, C4<1>, C4<1>;
L_0x1c217f0 .functor NOT 1, v0x1c1a8a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c21860 .functor AND 1, L_0x1c21610, L_0x1c217f0, C4<1>, C4<1>;
L_0x1c21aa0 .functor OR 1, L_0x1c212c0, L_0x1c21860, C4<0>, C4<0>;
L_0x1c21bb0 .functor AND 1, v0x1c1a620_0, v0x1c1a6c0_0, C4<1>, C4<1>;
L_0x1c21d60 .functor AND 1, L_0x1c21bb0, v0x1c1a760_0, C4<1>, C4<1>;
L_0x1c21e20 .functor AND 1, L_0x1c21d60, v0x1c1a8a0_0, C4<1>, C4<1>;
L_0x1c22030 .functor OR 1, L_0x1c21aa0, L_0x1c21e20, C4<0>, C4<0>;
L_0x1c22140 .functor AND 1, v0x1c1a620_0, v0x1c1a6c0_0, C4<1>, C4<1>;
L_0x1c22310 .functor NOT 1, v0x1c1a760_0, C4<0>, C4<0>, C4<0>;
L_0x1c22380 .functor AND 1, L_0x1c22140, L_0x1c22310, C4<1>, C4<1>;
L_0x1c22600 .functor NOT 1, v0x1c1a8a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c22670 .functor AND 1, L_0x1c22380, L_0x1c22600, C4<1>, C4<1>;
L_0x1c22900 .functor OR 1, L_0x1c22030, L_0x1c22670, C4<0>, C4<0>;
v0x1c1ae80_0 .net *"_ivl_0", 0 0, L_0x1c1f140;  1 drivers
v0x1c1af60_0 .net *"_ivl_10", 0 0, L_0x1c1f4b0;  1 drivers
v0x1c1b040_0 .net *"_ivl_12", 0 0, L_0x1c1f560;  1 drivers
v0x1c1b130_0 .net *"_ivl_14", 0 0, L_0x1c1f670;  1 drivers
v0x1c1b210_0 .net *"_ivl_16", 0 0, L_0x1c1f730;  1 drivers
v0x1c1b340_0 .net *"_ivl_18", 0 0, L_0x1c1f7a0;  1 drivers
v0x1c1b420_0 .net *"_ivl_2", 0 0, L_0x1c1f1b0;  1 drivers
v0x1c1b500_0 .net *"_ivl_20", 0 0, L_0x1c1f910;  1 drivers
v0x1c1b5e0_0 .net *"_ivl_22", 0 0, L_0x1c1f980;  1 drivers
v0x1c1b6c0_0 .net *"_ivl_24", 0 0, L_0x1c1fab0;  1 drivers
v0x1c1b7a0_0 .net *"_ivl_26", 0 0, L_0x1c1fbc0;  1 drivers
v0x1c1b880_0 .net *"_ivl_28", 0 0, L_0x1c1fa40;  1 drivers
v0x1c1b960_0 .net *"_ivl_30", 0 0, L_0x1c1fd00;  1 drivers
v0x1c1ba40_0 .net *"_ivl_32", 0 0, L_0x1c1fe50;  1 drivers
v0x1c1bb20_0 .net *"_ivl_34", 0 0, L_0x1c1fec0;  1 drivers
v0x1c1bc00_0 .net *"_ivl_36", 0 0, L_0x1c20070;  1 drivers
v0x1c1bce0_0 .net *"_ivl_38", 0 0, L_0x1c20180;  1 drivers
v0x1c1bdc0_0 .net *"_ivl_4", 0 0, L_0x1c1f240;  1 drivers
v0x1c1bea0_0 .net *"_ivl_40", 0 0, L_0x1c203b0;  1 drivers
v0x1c1bf80_0 .net *"_ivl_42", 0 0, L_0x1c20580;  1 drivers
v0x1c1c060_0 .net *"_ivl_44", 0 0, L_0x1c207c0;  1 drivers
v0x1c1c140_0 .net *"_ivl_46", 0 0, L_0x1c208d0;  1 drivers
v0x1c1c220_0 .net *"_ivl_48", 0 0, L_0x1c20b70;  1 drivers
v0x1c1c300_0 .net *"_ivl_50", 0 0, L_0x1c20c80;  1 drivers
v0x1c1c3e0_0 .net *"_ivl_52", 0 0, L_0x1c20dd0;  1 drivers
v0x1c1c4c0_0 .net *"_ivl_54", 0 0, L_0x1c20e90;  1 drivers
v0x1c1c5a0_0 .net *"_ivl_56", 0 0, L_0x1c20ff0;  1 drivers
v0x1c1c680_0 .net *"_ivl_58", 0 0, L_0x1c21100;  1 drivers
v0x1c1c760_0 .net *"_ivl_6", 0 0, L_0x1c1f300;  1 drivers
v0x1c1c840_0 .net *"_ivl_60", 0 0, L_0x1c212c0;  1 drivers
v0x1c1c920_0 .net *"_ivl_62", 0 0, L_0x1c213d0;  1 drivers
v0x1c1ca00_0 .net *"_ivl_64", 0 0, L_0x1c21550;  1 drivers
v0x1c1cae0_0 .net *"_ivl_66", 0 0, L_0x1c21610;  1 drivers
v0x1c1cdd0_0 .net *"_ivl_68", 0 0, L_0x1c217f0;  1 drivers
v0x1c1ceb0_0 .net *"_ivl_70", 0 0, L_0x1c21860;  1 drivers
v0x1c1cf90_0 .net *"_ivl_72", 0 0, L_0x1c21aa0;  1 drivers
v0x1c1d070_0 .net *"_ivl_74", 0 0, L_0x1c21bb0;  1 drivers
v0x1c1d150_0 .net *"_ivl_76", 0 0, L_0x1c21d60;  1 drivers
v0x1c1d230_0 .net *"_ivl_78", 0 0, L_0x1c21e20;  1 drivers
v0x1c1d310_0 .net *"_ivl_8", 0 0, L_0x1c1f3a0;  1 drivers
v0x1c1d3f0_0 .net *"_ivl_80", 0 0, L_0x1c22030;  1 drivers
v0x1c1d4d0_0 .net *"_ivl_82", 0 0, L_0x1c22140;  1 drivers
v0x1c1d5b0_0 .net *"_ivl_84", 0 0, L_0x1c22310;  1 drivers
v0x1c1d690_0 .net *"_ivl_86", 0 0, L_0x1c22380;  1 drivers
v0x1c1d770_0 .net *"_ivl_88", 0 0, L_0x1c22600;  1 drivers
v0x1c1d850_0 .net *"_ivl_90", 0 0, L_0x1c22670;  1 drivers
v0x1c1d930_0 .net "a", 0 0, v0x1c1a620_0;  alias, 1 drivers
v0x1c1d9d0_0 .net "b", 0 0, v0x1c1a6c0_0;  alias, 1 drivers
v0x1c1dac0_0 .net "c", 0 0, v0x1c1a760_0;  alias, 1 drivers
v0x1c1dbb0_0 .net "d", 0 0, v0x1c1a8a0_0;  alias, 1 drivers
v0x1c1dca0_0 .net "q", 0 0, L_0x1c22900;  alias, 1 drivers
S_0x1c1de00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1be9330;
 .timescale -12 -12;
E_0x1be3ea0 .event anyedge, v0x1c1eab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c1eab0_0;
    %nor/r;
    %assign/vec4 v0x1c1eab0_0, 0;
    %wait E_0x1be3ea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c19dd0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1a8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1a760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1a6c0_0, 0;
    %assign/vec4 v0x1c1a620_0, 0;
    %wait E_0x1bcd9f0;
    %wait E_0x1be4350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1a8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1a760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1a6c0_0, 0;
    %assign/vec4 v0x1c1a620_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1be4100;
    %load/vec4 v0x1c1a620_0;
    %load/vec4 v0x1c1a6c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c1a760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c1a8a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1a8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1a760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1a6c0_0, 0;
    %assign/vec4 v0x1c1a620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c1a420;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1be4100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1a8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1a760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1a6c0_0, 0;
    %assign/vec4 v0x1c1a620_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1be9330;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1e790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1eab0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1be9330;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c1e790_0;
    %inv;
    %store/vec4 v0x1c1e790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1be9330;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c1a800_0, v0x1c1ec10_0, v0x1c1e5b0_0, v0x1c1e650_0, v0x1c1e6f0_0, v0x1c1e830_0, v0x1c1e970_0, v0x1c1e8d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1be9330;
T_7 ;
    %load/vec4 v0x1c1ea10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c1ea10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c1ea10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c1ea10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c1ea10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c1ea10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c1ea10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1be9330;
T_8 ;
    %wait E_0x1be4100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1ea10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1ea10_0, 4, 32;
    %load/vec4 v0x1c1eb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c1ea10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1ea10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1ea10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1ea10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c1e970_0;
    %load/vec4 v0x1c1e970_0;
    %load/vec4 v0x1c1e8d0_0;
    %xor;
    %load/vec4 v0x1c1e970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c1ea10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1ea10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c1ea10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1ea10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/circuit2/iter2/response2/top_module.sv";
