sispad septemb denver usa sispad http fig schemat diagram junctionless transistor soi metal gate junctionless nanowir transistor mostafizur rahman pritish narayanan csaba andra moritz dept electr comput engin univers massachusett amherst usa rahman junctionless nanowir field transistor jnfet channel region uniform dope sourc channel drain channel junction later dope abrupt consid attract altern convent cmos fet previous theoret experiment work jnfet consid polysilicon gate silicon dioxid dielectr scale jnfet will suffer deleteri effect dope polysilicon high resist addit capacit gate oxid interfac deplet incompat high dielectr paper novel metal gate high jnfet mjnfet fig investig detail process devic simul mjnfet ideal suit type nano architectur util regular nanowir array limit custom nano system simplifi devic geometri conjunct singl type fet circuit style impli logic array pattern pre dope soi wafer addit ion implant mjnfet materi properti gate channel wire conjunct nanoscal dimens enabl fet switch characterist engin sourc drain junction later dope abrupt depend work function gate heavili dope channel region junctionless transistor fulli deplet applic extern bias devic fig gate voltag increas electron concentr channel region start increas reach dope concentr point flat band condit reach fig workfunct requir gate mjnfet tune achiev full channel deplet materi higher lower workfunct dope semiconductor channel expect deplet type type channel fig rang metal workfunct suitabl achiev type fet direct contrast workfunct requir convent fet type mosfet requir workfunct properti mjnfet analyz detail tcad simul devic structur creat synopsi process consid detail process effect implant paramet diffus temperatur oxid growth nanowir dimens consider full simul devic structur requir quantum confin model model charg transport channel dimens length width height channel dope assum type dopant achiev high current gate dielectr thick assum metal workfunct tungsten nickel assum higher workfunct impli high threshold voltag lower workfunct impli poor state deplet nanowir dimens dope consid fig simul characterist mjnfet curv fig satur effect increas pinch channel drain region invers mode devic linear decreas current increas metal workfunct fig current compar current convent invers mode devic fig linear increas threshold voltag increas workfunct vth trend invers mode devic discuss well excel current ratio compar polysilicon gate high dope fig higher current ratio achiev sispad septemb denver usa sispad http threshold voltag better vth impli better subthreshold swing impli mjnfet meet devic requir integr convent cmos nano architectur suitabl adjust workfunct dope level oxid paramet characterist tune meet specif technolog requir detail process devic simul methodolog capacit extract expand discuss will includ full paper fig simul characterist mjnfet curv ion voltag trend threshold voltag ratio mjnfet voltag ratio polysilicon jnfet refer coling nanowir transistor junction natur nanotechnolog gnani numer investig junctionless nanowir fet intl conf ultim integr silicon uli march ana gate workfunct engin deep micron motiv featur challeng intern journal electron communic technolog issu oct dec mistri logic technolog high metal gate transistor str silicon interconnect layer dri pattern free packag ieee intern electron devic meet iedm dec panchapakeshan design nanofabr fine grain cmos integr ieee acm intl sym nanoscal architectur jun narayanan cmos control enabl singl type fet nasic ieee intl sym vlsi isvlsi april edit crc press handbook chemistri physic synopsi sentaurus devic user manual releas version june 