Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Mar 20 18:39:49 2025
| Host         : DESKTOP-QANP9RO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  117         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (117)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (235)
5. checking no_input_delay (10)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (117)
--------------------------
 There are 117 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (235)
--------------------------------------------------
 There are 235 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  252          inf        0.000                      0                  252           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           252 Endpoints
Min Delay           252 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_contador/d_acum_s_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.220ns  (logic 4.991ns (44.484%)  route 6.229ns (55.516%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  Inst_contador/d_acum_s_reg[6]/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_contador/d_acum_s_reg[6]/Q
                         net (fo=13, routed)          1.217     1.673    Inst_contador/d_acum[6]
    SLICE_X4Y80          LUT5 (Prop_lut5_I0_O)        0.152     1.825 r  Inst_contador/display_OBUF[5]_inst_i_7/O
                         net (fo=5, routed)           0.593     2.418    Inst_contador/display_OBUF[5]_inst_i_7_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I3_O)        0.326     2.744 r  Inst_contador/display_OBUF[1]_inst_i_3/O
                         net (fo=9, routed)           0.789     3.533    Inst_contador/display_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I2_O)        0.153     3.686 f  Inst_contador/display_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.973     4.659    Inst_contador/display_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.327     4.986 r  Inst_contador/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.657     7.643    display_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.220 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.220    display[6]
    T10                                                               r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_decoder/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_control[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.728ns  (logic 4.388ns (40.897%)  route 6.341ns (59.103%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE                         0.000     0.000 r  Inst_decoder/state_reg[0]/C
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Inst_decoder/state_reg[0]/Q
                         net (fo=21, routed)          1.393     1.911    Inst_FSM/state[0]
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.150     2.061 r  Inst_FSM/digit_control_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.947     7.009    digit_control_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    10.728 r  digit_control_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.728    digit_control[6]
    K2                                                                r  digit_control[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contador/d_acum_s_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.565ns  (logic 4.737ns (44.843%)  route 5.827ns (55.157%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  Inst_contador/d_acum_s_reg[6]/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_contador/d_acum_s_reg[6]/Q
                         net (fo=13, routed)          1.217     1.673    Inst_contador/d_acum[6]
    SLICE_X4Y80          LUT5 (Prop_lut5_I0_O)        0.152     1.825 r  Inst_contador/display_OBUF[5]_inst_i_7/O
                         net (fo=5, routed)           0.593     2.418    Inst_contador/display_OBUF[5]_inst_i_7_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I3_O)        0.326     2.744 r  Inst_contador/display_OBUF[1]_inst_i_3/O
                         net (fo=9, routed)           0.653     3.398    Inst_contador/display_OBUF[1]_inst_i_3_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.522 r  Inst_contador/display_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.657     4.178    Inst_contador/display_OBUF[5]_inst_i_4_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.124     4.302 r  Inst_contador/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.707     7.009    display_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.565 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.565    display[5]
    R10                                                               r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contador/d_acum_s_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.531ns  (logic 4.732ns (44.934%)  route 5.799ns (55.066%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  Inst_contador/d_acum_s_reg[6]/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_contador/d_acum_s_reg[6]/Q
                         net (fo=13, routed)          1.217     1.673    Inst_contador/d_acum[6]
    SLICE_X4Y80          LUT5 (Prop_lut5_I0_O)        0.152     1.825 r  Inst_contador/display_OBUF[5]_inst_i_7/O
                         net (fo=5, routed)           0.763     2.588    Inst_contador/display_OBUF[5]_inst_i_7_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I3_O)        0.326     2.914 f  Inst_contador/display_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.868     3.782    Inst_contador/d_acum_s_reg[2]_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.906 f  Inst_contador/display_OBUF[6]_inst_i_3/O
                         net (fo=2, routed)           0.314     4.221    Inst_contador/display_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y80          LUT3 (Prop_lut3_I2_O)        0.124     4.345 r  Inst_contador/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.636     6.981    display_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.531 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.531    display[3]
    K13                                                               r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contador/d_acum_s_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.485ns  (logic 4.909ns (46.822%)  route 5.576ns (53.178%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  Inst_contador/d_acum_s_reg[6]/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_contador/d_acum_s_reg[6]/Q
                         net (fo=13, routed)          1.217     1.673    Inst_contador/d_acum[6]
    SLICE_X4Y80          LUT5 (Prop_lut5_I0_O)        0.152     1.825 r  Inst_contador/display_OBUF[5]_inst_i_7/O
                         net (fo=5, routed)           0.593     2.418    Inst_contador/display_OBUF[5]_inst_i_7_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I3_O)        0.326     2.744 f  Inst_contador/display_OBUF[1]_inst_i_3/O
                         net (fo=9, routed)           0.784     3.528    Inst_contador/display_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.150     3.678 r  Inst_contador/display_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.508     4.186    Inst_contador/display_OBUF[4]_inst_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.332     4.518 r  Inst_contador/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.473     6.992    display_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    10.485 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.485    display[4]
    K16                                                               r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contador/d_acum_s_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.399ns  (logic 4.743ns (45.609%)  route 5.656ns (54.391%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  Inst_contador/d_acum_s_reg[6]/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_contador/d_acum_s_reg[6]/Q
                         net (fo=13, routed)          1.217     1.673    Inst_contador/d_acum[6]
    SLICE_X4Y80          LUT5 (Prop_lut5_I0_O)        0.152     1.825 r  Inst_contador/display_OBUF[5]_inst_i_7/O
                         net (fo=5, routed)           0.838     2.663    Inst_contador/display_OBUF[5]_inst_i_7_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.326     2.989 r  Inst_contador/display_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.950     3.939    Inst_contador/display_OBUF[4]_inst_i_2_n_0
    SLICE_X1Y78          LUT5 (Prop_lut5_I0_O)        0.124     4.063 r  Inst_contador/display_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.495     4.558    Inst_contador/display_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I3_O)        0.124     4.682 r  Inst_contador/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.156     6.838    display_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    10.399 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.399    display[1]
    T11                                                               r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contador/d_acum_s_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.292ns  (logic 5.653ns (54.928%)  route 4.639ns (45.072%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  Inst_contador/d_acum_s_reg[7]/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_contador/d_acum_s_reg[7]/Q
                         net (fo=21, routed)          0.938     1.394    Inst_contador/out[1]
    SLICE_X3Y77          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  Inst_contador/centenas1__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.518    Inst_decoder/centenas1__0_carry__0_1[0]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.050 r  Inst_decoder/centenas1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.050    Inst_decoder/centenas1__0_carry_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.321 r  Inst_decoder/centenas1__0_carry__0/CO[0]
                         net (fo=5, routed)           0.823     3.144    Inst_decoder/CO[0]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.401     3.545 r  Inst_decoder/display_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.819     4.364    Inst_contador/display[0]
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.332     4.696 r  Inst_contador/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.059     6.755    display_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    10.292 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.292    display[0]
    L18                                                               r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contador/d_acum_s_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.705ns  (logic 4.592ns (47.309%)  route 5.114ns (52.691%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  Inst_contador/d_acum_s_reg[6]/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_contador/d_acum_s_reg[6]/Q
                         net (fo=13, routed)          1.217     1.673    Inst_contador/d_acum[6]
    SLICE_X4Y80          LUT5 (Prop_lut5_I0_O)        0.152     1.825 r  Inst_contador/display_OBUF[5]_inst_i_7/O
                         net (fo=5, routed)           0.763     2.588    Inst_contador/display_OBUF[5]_inst_i_7_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I3_O)        0.326     2.914 f  Inst_contador/display_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           1.219     4.133    Inst_FSM/display[2]
    SLICE_X1Y79          LUT6 (Prop_lut6_I1_O)        0.124     4.257 r  Inst_FSM/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.915     6.172    display_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.705 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.705    display[2]
    P15                                                               r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_decoder/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_control[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.141ns  (logic 4.195ns (51.532%)  route 3.946ns (48.468%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE                         0.000     0.000 r  Inst_decoder/state_reg[0]/C
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_decoder/state_reg[0]/Q
                         net (fo=21, routed)          1.569     2.087    Inst_FSM/state[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.124     2.211 r  Inst_FSM/digit_control_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.377     4.588    digit_control_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     8.141 r  digit_control_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.141    digit_control[7]
    U13                                                               r  digit_control[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_decoder/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_control[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.896ns  (logic 4.430ns (56.101%)  route 3.466ns (43.899%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE                         0.000     0.000 r  Inst_decoder/state_reg[0]/C
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_decoder/state_reg[0]/Q
                         net (fo=21, routed)          1.562     2.080    Inst_decoder/state[0]
    SLICE_X0Y77          LUT3 (Prop_lut3_I1_O)        0.152     2.232 r  Inst_decoder/digit_control_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.904     4.136    digit_control_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760     7.896 r  digit_control_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.896    digit_control[5]
    T14                                                               r  digit_control[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_FSM/enable_tempor_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_timer/fin_tempor_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  Inst_FSM/enable_tempor_reg/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_FSM/enable_tempor_reg/Q
                         net (fo=2, routed)           0.069     0.197    Inst_timer/enable_tempor
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.099     0.296 r  Inst_timer/fin_tempor_i_1/O
                         net (fo=1, routed)           0.000     0.296    Inst_timer/fin_tempor_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  Inst_timer/fin_tempor_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_synchrnzr/sreg_cent10_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_synchrnzr/cent10_out_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE                         0.000     0.000 r  Inst_synchrnzr/sreg_cent10_reg[0]/C
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_synchrnzr/sreg_cent10_reg[0]/Q
                         net (fo=1, routed)           0.155     0.296    Inst_synchrnzr/sreg_cent10_reg_n_0_[0]
    SLICE_X2Y77          SRL16E                                       r  Inst_synchrnzr/cent10_out_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_edgedtctr/sreg_cent20_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edgedtctr/sreg_cent20_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.148ns (49.153%)  route 0.153ns (50.847%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE                         0.000     0.000 r  Inst_edgedtctr/sreg_cent20_reg[0]/C
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Inst_edgedtctr/sreg_cent20_reg[0]/Q
                         net (fo=4, routed)           0.153     0.301    Inst_edgedtctr/sreg_cent20[0]
    SLICE_X5Y78          FDRE                                         r  Inst_edgedtctr/sreg_cent20_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_synchrnzr/sreg_iniciar_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_synchrnzr/iniciar_compra_out_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.618%)  route 0.161ns (53.382%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  Inst_synchrnzr/sreg_iniciar_reg[0]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_synchrnzr/sreg_iniciar_reg[0]/Q
                         net (fo=1, routed)           0.161     0.302    Inst_synchrnzr/sreg_iniciar_reg_n_0_[0]
    SLICE_X2Y83          SRL16E                                       r  Inst_synchrnzr/iniciar_compra_out_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_edgedtctr/sreg_cent20_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edgedtctr/sreg_cent20_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.128ns (41.998%)  route 0.177ns (58.002%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE                         0.000     0.000 r  Inst_edgedtctr/sreg_cent20_reg[1]/C
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_edgedtctr/sreg_cent20_reg[1]/Q
                         net (fo=4, routed)           0.177     0.305    Inst_edgedtctr/sreg_cent20[1]
    SLICE_X5Y78          FDRE                                         r  Inst_edgedtctr/sreg_cent20_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_synchrnzr/sreg_cent20_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_synchrnzr/cent20_out_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE                         0.000     0.000 r  Inst_synchrnzr/sreg_cent20_reg[0]/C
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_synchrnzr/sreg_cent20_reg[0]/Q
                         net (fo=1, routed)           0.170     0.311    Inst_synchrnzr/sreg_cent20_reg_n_0_[0]
    SLICE_X2Y77          SRL16E                                       r  Inst_synchrnzr/cent20_out_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_FSM/enable_cont_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.111%)  route 0.179ns (55.889%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  Inst_FSM/FSM_onehot_current_state_reg[0]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_FSM/FSM_onehot_current_state_reg[0]/Q
                         net (fo=6, routed)           0.179     0.320    Inst_FSM/Q[0]
    SLICE_X0Y79          FDRE                                         r  Inst_FSM/enable_cont_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_edgedtctr/sreg_cent10_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edgedtctr/sreg_cent10_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE                         0.000     0.000 r  Inst_edgedtctr/sreg_cent10_reg[1]/C
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_edgedtctr/sreg_cent10_reg[1]/Q
                         net (fo=2, routed)           0.179     0.320    Inst_edgedtctr/sreg_cent10[1]
    SLICE_X5Y77          FDRE                                         r  Inst_edgedtctr/sreg_cent10_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_edgedtctr/sreg_cent10_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edgedtctr/sreg_cent10_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.148ns (45.592%)  route 0.177ns (54.408%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE                         0.000     0.000 r  Inst_edgedtctr/sreg_cent10_reg[0]/C
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Inst_edgedtctr/sreg_cent10_reg[0]/Q
                         net (fo=2, routed)           0.177     0.325    Inst_edgedtctr/sreg_cent10[0]
    SLICE_X5Y77          FDRE                                         r  Inst_edgedtctr/sreg_cent10_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_FSM/error_compra_reg/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.128ns (39.183%)  route 0.199ns (60.817%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  Inst_FSM/FSM_onehot_current_state_reg[2]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Inst_FSM/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.199     0.327    Inst_FSM/p_0_in
    SLICE_X1Y83          FDSE                                         r  Inst_FSM/error_compra_reg/S
  -------------------------------------------------------------------    -------------------





