// Generated by CIRCT firtool-1.76.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module ROB(	// src/main/scala/Backend/ROB.scala:42:7
  input         clock,	// src/main/scala/Backend/ROB.scala:42:7
                reset,	// src/main/scala/Backend/ROB.scala:42:7
                io_flush,	// src/main/scala/Backend/ROB.scala:46:16
  output        io_ROB_packet_ready,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_ROB_packet_bits_fetch_PC,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,	// src/main/scala/Backend/ROB.scala:46:16
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_0_RD,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_0_RD_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_0_RS1,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_0_RS1_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_0_RS2,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_0_RS2_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [20:0] io_ROB_packet_bits_decoded_instruction_0_IMM,	// src/main/scala/Backend/ROB.scala:46:16
  input  [2:0]  io_ROB_packet_bits_decoded_instruction_0_FUNCT3,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_0_packet_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [5:0]  io_ROB_packet_bits_decoded_instruction_0_ROB_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [3:0]  io_ROB_packet_bits_decoded_instruction_0_MOB_index,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_0_FTQ_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_0_instructionType,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_0_portID,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_0_RS_type,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_0_needs_ALU,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_0_needs_branch_unit,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_0_needs_CSRs,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_0_SUBTRACT,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_0_MULTIPLY,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_0_IS_IMM,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_0_memory_type,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_0_access_width,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,	// src/main/scala/Backend/ROB.scala:46:16
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_1_RD,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_1_RD_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_1_RS1,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_1_RS1_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_1_RS2,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_1_RS2_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [20:0] io_ROB_packet_bits_decoded_instruction_1_IMM,	// src/main/scala/Backend/ROB.scala:46:16
  input  [2:0]  io_ROB_packet_bits_decoded_instruction_1_FUNCT3,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_1_packet_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [5:0]  io_ROB_packet_bits_decoded_instruction_1_ROB_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [3:0]  io_ROB_packet_bits_decoded_instruction_1_MOB_index,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_1_FTQ_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_1_instructionType,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_1_portID,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_1_RS_type,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_1_needs_ALU,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_1_needs_branch_unit,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_1_needs_CSRs,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_1_SUBTRACT,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_1_MULTIPLY,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_1_IS_IMM,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_1_memory_type,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_1_access_width,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,	// src/main/scala/Backend/ROB.scala:46:16
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_2_RD,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_2_RD_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_2_RS1,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_2_RS1_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_2_RS2,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_2_RS2_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [20:0] io_ROB_packet_bits_decoded_instruction_2_IMM,	// src/main/scala/Backend/ROB.scala:46:16
  input  [2:0]  io_ROB_packet_bits_decoded_instruction_2_FUNCT3,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_2_packet_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [5:0]  io_ROB_packet_bits_decoded_instruction_2_ROB_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [3:0]  io_ROB_packet_bits_decoded_instruction_2_MOB_index,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_2_FTQ_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_2_instructionType,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_2_portID,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_2_RS_type,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_2_needs_ALU,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_2_needs_branch_unit,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_2_needs_CSRs,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_2_SUBTRACT,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_2_MULTIPLY,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_2_IS_IMM,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_2_memory_type,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_2_access_width,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,	// src/main/scala/Backend/ROB.scala:46:16
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_3_RD,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_3_RD_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_3_RS1,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_3_RS1_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_3_RS2,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_3_RS2_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [20:0] io_ROB_packet_bits_decoded_instruction_3_IMM,	// src/main/scala/Backend/ROB.scala:46:16
  input  [2:0]  io_ROB_packet_bits_decoded_instruction_3_FUNCT3,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_3_packet_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [5:0]  io_ROB_packet_bits_decoded_instruction_3_ROB_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [3:0]  io_ROB_packet_bits_decoded_instruction_3_MOB_index,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_3_FTQ_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_3_instructionType,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_3_portID,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_3_RS_type,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_decoded_instruction_3_needs_ALU,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_3_needs_branch_unit,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_3_needs_CSRs,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_3_SUBTRACT,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_3_MULTIPLY,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_3_IS_IMM,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_3_memory_type,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_decoded_instruction_3_access_width,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_ROB_packet_bits_valid_bits_0,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_valid_bits_1,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_valid_bits_2,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_packet_bits_valid_bits_3,	// src/main/scala/Backend/ROB.scala:46:16
  input  [3:0]  io_ROB_packet_bits_RAT_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [7:0]  io_ROB_packet_bits_free_list_front_pointer,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_0_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [6:0]  io_FU_outputs_0_bits_RD,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_0_bits_RD_data,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_0_bits_RD_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_0_bits_fetch_PC,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_0_bits_branch_taken,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_0_bits_target_address,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_0_bits_branch_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_0_bits_address,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_FU_outputs_0_bits_memory_type,	// src/main/scala/Backend/ROB.scala:46:16
                io_FU_outputs_0_bits_access_width,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_0_bits_unsigned,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_0_bits_wr_data,	// src/main/scala/Backend/ROB.scala:46:16
  input  [3:0]  io_FU_outputs_0_bits_MOB_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [5:0]  io_FU_outputs_0_bits_ROB_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [3:0]  io_FU_outputs_0_bits_FTQ_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_FU_outputs_0_bits_fetch_packet_index,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_1_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [6:0]  io_FU_outputs_1_bits_RD,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_1_bits_RD_data,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_1_bits_RD_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_1_bits_fetch_PC,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_1_bits_branch_taken,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_1_bits_target_address,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_1_bits_branch_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_1_bits_address,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_FU_outputs_1_bits_memory_type,	// src/main/scala/Backend/ROB.scala:46:16
                io_FU_outputs_1_bits_access_width,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_1_bits_unsigned,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_1_bits_wr_data,	// src/main/scala/Backend/ROB.scala:46:16
  input  [3:0]  io_FU_outputs_1_bits_MOB_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [5:0]  io_FU_outputs_1_bits_ROB_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [3:0]  io_FU_outputs_1_bits_FTQ_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_FU_outputs_1_bits_fetch_packet_index,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_2_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [6:0]  io_FU_outputs_2_bits_RD,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_2_bits_RD_data,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_2_bits_RD_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_2_bits_fetch_PC,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_2_bits_branch_taken,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_2_bits_target_address,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_2_bits_branch_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_2_bits_address,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_FU_outputs_2_bits_memory_type,	// src/main/scala/Backend/ROB.scala:46:16
                io_FU_outputs_2_bits_access_width,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_2_bits_unsigned,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_2_bits_wr_data,	// src/main/scala/Backend/ROB.scala:46:16
  input  [3:0]  io_FU_outputs_2_bits_MOB_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [5:0]  io_FU_outputs_2_bits_ROB_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [3:0]  io_FU_outputs_2_bits_FTQ_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_FU_outputs_2_bits_fetch_packet_index,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_3_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [6:0]  io_FU_outputs_3_bits_RD,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_3_bits_RD_data,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_3_bits_RD_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_3_bits_fetch_PC,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_3_bits_branch_taken,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_3_bits_target_address,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_3_bits_branch_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_3_bits_address,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_FU_outputs_3_bits_memory_type,	// src/main/scala/Backend/ROB.scala:46:16
                io_FU_outputs_3_bits_access_width,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_FU_outputs_3_bits_unsigned,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_FU_outputs_3_bits_wr_data,	// src/main/scala/Backend/ROB.scala:46:16
  input  [3:0]  io_FU_outputs_3_bits_MOB_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [5:0]  io_FU_outputs_3_bits_ROB_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [3:0]  io_FU_outputs_3_bits_FTQ_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_FU_outputs_3_bits_fetch_packet_index,	// src/main/scala/Backend/ROB.scala:46:16
  output        io_ROB_output_row_valid,	// src/main/scala/Backend/ROB.scala:46:16
  output [31:0] io_ROB_output_fetch_PC,	// src/main/scala/Backend/ROB.scala:46:16
  output [3:0]  io_ROB_output_RAT_index,	// src/main/scala/Backend/ROB.scala:46:16
  output [5:0]  io_ROB_output_ROB_index,	// src/main/scala/Backend/ROB.scala:46:16
  output [7:0]  io_ROB_output_free_list_front_pointer,	// src/main/scala/Backend/ROB.scala:46:16
  output        io_ROB_output_ROB_entries_0_valid,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_output_ROB_entries_0_is_branch,	// src/main/scala/Backend/ROB.scala:46:16
  output [1:0]  io_ROB_output_ROB_entries_0_memory_type,	// src/main/scala/Backend/ROB.scala:46:16
  output [6:0]  io_ROB_output_ROB_entries_0_RD,	// src/main/scala/Backend/ROB.scala:46:16
  output        io_ROB_output_ROB_entries_0_RD_valid,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_output_ROB_entries_1_valid,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_output_ROB_entries_1_is_branch,	// src/main/scala/Backend/ROB.scala:46:16
  output [1:0]  io_ROB_output_ROB_entries_1_memory_type,	// src/main/scala/Backend/ROB.scala:46:16
  output [6:0]  io_ROB_output_ROB_entries_1_RD,	// src/main/scala/Backend/ROB.scala:46:16
  output        io_ROB_output_ROB_entries_1_RD_valid,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_output_ROB_entries_2_valid,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_output_ROB_entries_2_is_branch,	// src/main/scala/Backend/ROB.scala:46:16
  output [1:0]  io_ROB_output_ROB_entries_2_memory_type,	// src/main/scala/Backend/ROB.scala:46:16
  output [6:0]  io_ROB_output_ROB_entries_2_RD,	// src/main/scala/Backend/ROB.scala:46:16
  output        io_ROB_output_ROB_entries_2_RD_valid,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_output_ROB_entries_3_valid,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_output_ROB_entries_3_is_branch,	// src/main/scala/Backend/ROB.scala:46:16
  output [1:0]  io_ROB_output_ROB_entries_3_memory_type,	// src/main/scala/Backend/ROB.scala:46:16
  output [6:0]  io_ROB_output_ROB_entries_3_RD,	// src/main/scala/Backend/ROB.scala:46:16
  output        io_ROB_output_ROB_entries_3_RD_valid,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_output_complete_0,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_output_complete_1,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_output_complete_2,	// src/main/scala/Backend/ROB.scala:46:16
                io_ROB_output_complete_3,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_commit_valid,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_commit_bits_fetch_PC,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_commit_bits_T_NT,	// src/main/scala/Backend/ROB.scala:46:16
  input  [5:0]  io_commit_bits_ROB_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [2:0]  io_commit_bitsbr_type_t,	// src/main/scala/Backend/ROB.scala:46:16
  input  [1:0]  io_commit_bits_fetch_packet_index,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_commit_bits_is_misprediction,	// src/main/scala/Backend/ROB.scala:46:16
  input  [31:0] io_commit_bits_expected_PC,	// src/main/scala/Backend/ROB.scala:46:16
  input  [15:0] io_commit_bits_GHR,	// src/main/scala/Backend/ROB.scala:46:16
  input  [6:0]  io_commit_bits_TOS,	// src/main/scala/Backend/ROB.scala:46:16
                io_commit_bits_NEXT,	// src/main/scala/Backend/ROB.scala:46:16
  input  [3:0]  io_commit_bits_RAT_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [7:0]  io_commit_bits_free_list_front_pointer,	// src/main/scala/Backend/ROB.scala:46:16
  input  [6:0]  io_commit_bits_RD_0,	// src/main/scala/Backend/ROB.scala:46:16
                io_commit_bits_RD_1,	// src/main/scala/Backend/ROB.scala:46:16
                io_commit_bits_RD_2,	// src/main/scala/Backend/ROB.scala:46:16
                io_commit_bits_RD_3,	// src/main/scala/Backend/ROB.scala:46:16
  input         io_commit_bits_RD_valid_0,	// src/main/scala/Backend/ROB.scala:46:16
                io_commit_bits_RD_valid_1,	// src/main/scala/Backend/ROB.scala:46:16
                io_commit_bits_RD_valid_2,	// src/main/scala/Backend/ROB.scala:46:16
                io_commit_bits_RD_valid_3,	// src/main/scala/Backend/ROB.scala:46:16
  output [5:0]  io_ROB_index,	// src/main/scala/Backend/ROB.scala:46:16
  input  [5:0]  io_PC_file_exec_addr,	// src/main/scala/Backend/ROB.scala:46:16
  output [31:0] io_PC_file_exec_data	// src/main/scala/Backend/ROB.scala:46:16
);

  wire        full;	// src/main/scala/Backend/ROB.scala:284:89
  reg  [6:0]  front_pointer;	// src/main/scala/Backend/ROB.scala:78:32
  reg  [6:0]  back_pointer;	// src/main/scala/Backend/ROB.scala:79:32
  wire        allocate = io_ROB_packet_valid & ~full;	// src/main/scala/Backend/ROB.scala:92:37, :284:89, :286:28
  reg         row_valid_mem_0;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_1;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_2;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_3;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_4;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_5;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_6;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_7;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_8;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_9;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_10;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_11;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_12;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_13;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_14;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_15;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_16;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_17;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_18;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_19;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_20;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_21;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_22;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_23;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_24;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_25;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_26;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_27;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_28;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_29;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_30;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_31;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_32;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_33;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_34;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_35;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_36;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_37;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_38;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_39;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_40;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_41;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_42;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_43;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_44;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_45;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_46;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_47;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_48;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_49;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_50;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_51;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_52;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_53;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_54;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_55;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_56;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_57;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_58;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_59;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_60;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_61;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_62;	// src/main/scala/Backend/ROB.scala:107:36
  reg         row_valid_mem_63;	// src/main/scala/Backend/ROB.scala:107:36
  wire [6:0]  _front_pointer_T_2 = front_pointer + 7'h1;	// src/main/scala/Backend/ROB.scala:78:32, :249:47
  wire [5:0]  front_index =
    io_flush ? 6'h0 : io_commit_valid ? _front_pointer_T_2[5:0] : front_pointer[5:0];	// src/main/scala/Backend/ROB.scala:78:32, :108:56, :245:19, :247:23, :248:32, :249:47, :250:{21,40}, :253:21
  wire [5:0]  back_index = io_flush ? 6'h0 : back_pointer[5:0];	// src/main/scala/Backend/ROB.scala:79:32, :256:19, :258:21, :261:{22,37}
  wire [63:0] _GEN =
    {{row_valid_mem_63},
     {row_valid_mem_62},
     {row_valid_mem_61},
     {row_valid_mem_60},
     {row_valid_mem_59},
     {row_valid_mem_58},
     {row_valid_mem_57},
     {row_valid_mem_56},
     {row_valid_mem_55},
     {row_valid_mem_54},
     {row_valid_mem_53},
     {row_valid_mem_52},
     {row_valid_mem_51},
     {row_valid_mem_50},
     {row_valid_mem_49},
     {row_valid_mem_48},
     {row_valid_mem_47},
     {row_valid_mem_46},
     {row_valid_mem_45},
     {row_valid_mem_44},
     {row_valid_mem_43},
     {row_valid_mem_42},
     {row_valid_mem_41},
     {row_valid_mem_40},
     {row_valid_mem_39},
     {row_valid_mem_38},
     {row_valid_mem_37},
     {row_valid_mem_36},
     {row_valid_mem_35},
     {row_valid_mem_34},
     {row_valid_mem_33},
     {row_valid_mem_32},
     {row_valid_mem_31},
     {row_valid_mem_30},
     {row_valid_mem_29},
     {row_valid_mem_28},
     {row_valid_mem_27},
     {row_valid_mem_26},
     {row_valid_mem_25},
     {row_valid_mem_24},
     {row_valid_mem_23},
     {row_valid_mem_22},
     {row_valid_mem_21},
     {row_valid_mem_20},
     {row_valid_mem_19},
     {row_valid_mem_18},
     {row_valid_mem_17},
     {row_valid_mem_16},
     {row_valid_mem_15},
     {row_valid_mem_14},
     {row_valid_mem_13},
     {row_valid_mem_12},
     {row_valid_mem_11},
     {row_valid_mem_10},
     {row_valid_mem_9},
     {row_valid_mem_8},
     {row_valid_mem_7},
     {row_valid_mem_6},
     {row_valid_mem_5},
     {row_valid_mem_4},
     {row_valid_mem_3},
     {row_valid_mem_2},
     {row_valid_mem_1},
     {row_valid_mem_0}};	// src/main/scala/Backend/ROB.scala:107:36, :268:29
  reg  [5:0]  io_ROB_output_ROB_index_REG;	// src/main/scala/Backend/ROB.scala:269:39
  assign full = front_pointer[5:0] == back_pointer[5:0] & front_pointer != back_pointer;	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :108:56, :284:{51,67,89,107}
  reg         shared_memory_update_notif;	// src/main/scala/Backend/ROB.scala:292:45
  always @(posedge clock) begin	// src/main/scala/Backend/ROB.scala:42:7
    if (reset) begin	// src/main/scala/Backend/ROB.scala:42:7
      front_pointer <= 7'h0;	// src/main/scala/Backend/ROB.scala:78:32
      back_pointer <= 7'h0;	// src/main/scala/Backend/ROB.scala:78:32, :79:32
      row_valid_mem_0 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_1 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_2 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_3 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_4 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_5 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_6 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_7 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_8 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_9 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_10 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_11 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_12 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_13 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_14 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_15 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_16 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_17 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_18 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_19 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_20 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_21 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_22 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_23 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_24 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_25 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_26 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_27 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_28 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_29 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_30 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_31 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_32 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_33 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_34 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_35 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_36 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_37 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_38 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_39 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_40 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_41 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_42 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_43 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_44 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_45 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_46 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_47 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_48 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_49 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_50 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_51 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_52 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_53 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_54 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_55 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_56 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_57 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_58 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_59 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_60 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_61 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_62 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
      row_valid_mem_63 <= 1'h0;	// src/main/scala/Backend/ROB.scala:107:36
    end
    else begin	// src/main/scala/Backend/ROB.scala:42:7
      front_pointer <=
        io_flush
          ? 7'h0
          : io_commit_valid
              ? _front_pointer_T_2
              : front_pointer + {6'h0, io_commit_valid};	// src/main/scala/Backend/ROB.scala:78:32, :242:{19,36}, :245:19, :246:23, :248:32, :249:47, :251:23
      back_pointer <= io_flush ? 7'h0 : back_pointer + {6'h0, allocate};	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :92:37, :256:19, :257:22, :260:{22,38}
      row_valid_mem_0 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h0)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h0 | row_valid_mem_0);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_1 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1 | row_valid_mem_1);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_2 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2 | row_valid_mem_2);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_3 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h3)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h3 | row_valid_mem_3);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_4 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h4)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h4 | row_valid_mem_4);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_5 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h5)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h5 | row_valid_mem_5);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_6 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h6)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h6 | row_valid_mem_6);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_7 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h7)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h7 | row_valid_mem_7);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_8 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h8)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h8 | row_valid_mem_8);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_9 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h9)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h9 | row_valid_mem_9);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_10 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'hA)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'hA | row_valid_mem_10);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_11 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'hB)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'hB | row_valid_mem_11);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_12 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'hC)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'hC | row_valid_mem_12);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_13 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'hD)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'hD | row_valid_mem_13);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_14 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'hE)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'hE | row_valid_mem_14);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_15 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'hF)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'hF | row_valid_mem_15);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_16 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h10)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h10 | row_valid_mem_16);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_17 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h11)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h11 | row_valid_mem_17);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_18 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h12)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h12 | row_valid_mem_18);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_19 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h13)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h13 | row_valid_mem_19);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_20 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h14)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h14 | row_valid_mem_20);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_21 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h15)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h15 | row_valid_mem_21);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_22 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h16)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h16 | row_valid_mem_22);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_23 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h17)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h17 | row_valid_mem_23);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_24 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h18)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h18 | row_valid_mem_24);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_25 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h19)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h19 | row_valid_mem_25);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_26 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1A)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1A | row_valid_mem_26);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_27 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1B)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1B | row_valid_mem_27);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_28 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1C)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1C | row_valid_mem_28);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_29 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1D)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1D | row_valid_mem_29);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_30 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1E)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1E | row_valid_mem_30);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_31 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1F)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1F | row_valid_mem_31);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_32 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h20)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h20 | row_valid_mem_32);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_33 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h21)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h21 | row_valid_mem_33);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_34 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h22)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h22 | row_valid_mem_34);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_35 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h23)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h23 | row_valid_mem_35);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_36 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h24)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h24 | row_valid_mem_36);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_37 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h25)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h25 | row_valid_mem_37);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_38 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h26)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h26 | row_valid_mem_38);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_39 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h27)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h27 | row_valid_mem_39);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_40 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h28)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h28 | row_valid_mem_40);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_41 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h29)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h29 | row_valid_mem_41);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_42 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2A)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2A | row_valid_mem_42);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_43 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2B)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2B | row_valid_mem_43);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_44 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2C)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2C | row_valid_mem_44);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_45 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2D)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2D | row_valid_mem_45);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_46 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2E)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2E | row_valid_mem_46);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_47 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2F)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2F | row_valid_mem_47);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_48 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h30)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h30 | row_valid_mem_48);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_49 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h31)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h31 | row_valid_mem_49);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_50 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h32)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h32 | row_valid_mem_50);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_51 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h33)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h33 | row_valid_mem_51);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_52 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h34)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h34 | row_valid_mem_52);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_53 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h35)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h35 | row_valid_mem_53);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_54 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h36)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h36 | row_valid_mem_54);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_55 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h37)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h37 | row_valid_mem_55);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_56 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h38)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h38 | row_valid_mem_56);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_57 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h39)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h39 | row_valid_mem_57);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_58 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h3A)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h3A | row_valid_mem_58);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_59 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h3B)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h3B | row_valid_mem_59);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_60 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h3C)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h3C | row_valid_mem_60);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_61 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h3D)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h3D | row_valid_mem_61);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_62 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h3E)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h3E | row_valid_mem_62);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
      row_valid_mem_63 <=
        ~(io_flush | io_commit_valid & (&(front_pointer[5:0])))
        & (io_ROB_packet_valid & (&(back_pointer[5:0])) | row_valid_mem_63);	// src/main/scala/Backend/ROB.scala:78:32, :79:32, :107:36, :108:56, :110:30, :111:{35,57}, :114:26, :115:58, :118:19, :119:23
    end
    io_ROB_output_ROB_index_REG <= front_index;	// src/main/scala/Backend/ROB.scala:245:19, :247:23, :248:32, :269:39
    shared_memory_update_notif <= io_ROB_packet_valid;	// src/main/scala/Backend/ROB.scala:292:45
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/Backend/ROB.scala:42:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/Backend/ROB.scala:42:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/Backend/ROB.scala:42:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/Backend/ROB.scala:42:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/Backend/ROB.scala:42:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/Backend/ROB.scala:42:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/Backend/ROB.scala:42:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/Backend/ROB.scala:42:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/Backend/ROB.scala:42:7
        end	// src/main/scala/Backend/ROB.scala:42:7
        front_pointer = _RANDOM[2'h0][6:0];	// src/main/scala/Backend/ROB.scala:42:7, :78:32
        back_pointer = _RANDOM[2'h0][13:7];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :79:32
        row_valid_mem_0 = _RANDOM[2'h0][14];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :107:36
        row_valid_mem_1 = _RANDOM[2'h0][15];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :107:36
        row_valid_mem_2 = _RANDOM[2'h0][16];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :107:36
        row_valid_mem_3 = _RANDOM[2'h0][17];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :107:36
        row_valid_mem_4 = _RANDOM[2'h0][18];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :107:36
        row_valid_mem_5 = _RANDOM[2'h0][19];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :107:36
        row_valid_mem_6 = _RANDOM[2'h0][20];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :107:36
        row_valid_mem_7 = _RANDOM[2'h0][21];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :107:36
        row_valid_mem_8 = _RANDOM[2'h0][22];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :107:36
        row_valid_mem_9 = _RANDOM[2'h0][23];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :107:36
        row_valid_mem_10 = _RANDOM[2'h0][24];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :107:36
        row_valid_mem_11 = _RANDOM[2'h0][25];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :107:36
        row_valid_mem_12 = _RANDOM[2'h0][26];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :107:36
        row_valid_mem_13 = _RANDOM[2'h0][27];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :107:36
        row_valid_mem_14 = _RANDOM[2'h0][28];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :107:36
        row_valid_mem_15 = _RANDOM[2'h0][29];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :107:36
        row_valid_mem_16 = _RANDOM[2'h0][30];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :107:36
        row_valid_mem_17 = _RANDOM[2'h0][31];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :107:36
        row_valid_mem_18 = _RANDOM[2'h1][0];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_19 = _RANDOM[2'h1][1];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_20 = _RANDOM[2'h1][2];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_21 = _RANDOM[2'h1][3];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_22 = _RANDOM[2'h1][4];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_23 = _RANDOM[2'h1][5];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_24 = _RANDOM[2'h1][6];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_25 = _RANDOM[2'h1][7];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_26 = _RANDOM[2'h1][8];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_27 = _RANDOM[2'h1][9];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_28 = _RANDOM[2'h1][10];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_29 = _RANDOM[2'h1][11];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_30 = _RANDOM[2'h1][12];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_31 = _RANDOM[2'h1][13];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_32 = _RANDOM[2'h1][14];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_33 = _RANDOM[2'h1][15];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_34 = _RANDOM[2'h1][16];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_35 = _RANDOM[2'h1][17];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_36 = _RANDOM[2'h1][18];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_37 = _RANDOM[2'h1][19];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_38 = _RANDOM[2'h1][20];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_39 = _RANDOM[2'h1][21];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_40 = _RANDOM[2'h1][22];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_41 = _RANDOM[2'h1][23];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_42 = _RANDOM[2'h1][24];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_43 = _RANDOM[2'h1][25];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_44 = _RANDOM[2'h1][26];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_45 = _RANDOM[2'h1][27];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_46 = _RANDOM[2'h1][28];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_47 = _RANDOM[2'h1][29];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_48 = _RANDOM[2'h1][30];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_49 = _RANDOM[2'h1][31];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_50 = _RANDOM[2'h2][0];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_51 = _RANDOM[2'h2][1];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_52 = _RANDOM[2'h2][2];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_53 = _RANDOM[2'h2][3];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_54 = _RANDOM[2'h2][4];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_55 = _RANDOM[2'h2][5];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_56 = _RANDOM[2'h2][6];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_57 = _RANDOM[2'h2][7];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_58 = _RANDOM[2'h2][8];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_59 = _RANDOM[2'h2][9];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_60 = _RANDOM[2'h2][10];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_61 = _RANDOM[2'h2][11];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_62 = _RANDOM[2'h2][12];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        row_valid_mem_63 = _RANDOM[2'h2][13];	// src/main/scala/Backend/ROB.scala:42:7, :107:36
        io_ROB_output_ROB_index_REG = _RANDOM[2'h2][19:14];	// src/main/scala/Backend/ROB.scala:42:7, :107:36, :269:39
        shared_memory_update_notif = _RANDOM[2'h2][20];	// src/main/scala/Backend/ROB.scala:42:7, :107:36, :292:45
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/Backend/ROB.scala:42:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/Backend/ROB.scala:42:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ROB_shared_mem shared_mem (	// src/main/scala/Backend/ROB.scala:130:33
    .clock                                 (clock),
    .io_addrA                              (back_index),	// src/main/scala/Backend/ROB.scala:256:19, :258:21, :261:22
    .io_writeDataA_fetch_PC                (io_ROB_packet_bits_fetch_PC),
    .io_writeDataA_RAT_index               (io_ROB_packet_bits_RAT_index),
    .io_writeDataA_free_list_front_pointer (io_ROB_packet_bits_free_list_front_pointer),
    .io_writeEnableA                       (allocate),	// src/main/scala/Backend/ROB.scala:92:37
    .io_addrB                              (front_index),	// src/main/scala/Backend/ROB.scala:245:19, :247:23, :248:32
    .io_readDataB_fetch_PC                 (io_ROB_output_fetch_PC),
    .io_readDataB_RAT_index                (io_ROB_output_RAT_index),
    .io_readDataB_free_list_front_pointer  (io_ROB_output_free_list_front_pointer),
    .io_addrC                              (io_PC_file_exec_addr),
    .io_readDataC_fetch_PC                 (io_PC_file_exec_data)
  );	// src/main/scala/Backend/ROB.scala:130:33
  ROB_WB_mem ROB_WB_banks_0 (	// src/main/scala/Backend/ROB.scala:159:15
    .clock              (clock),
    .io_addrA           (back_index),	// src/main/scala/Backend/ROB.scala:256:19, :258:21, :261:22
    .io_writeEnableA    (allocate),	// src/main/scala/Backend/ROB.scala:92:37
    .io_addrB           (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy (io_FU_outputs_0_valid),
    .io_writeEnableB
      (io_FU_outputs_0_valid & io_FU_outputs_0_bits_fetch_packet_index == 2'h0),	// src/main/scala/Backend/ROB.scala:42:7, :180:{69,114}
    .io_addrC           (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy (io_FU_outputs_1_valid),
    .io_writeEnableC
      (io_FU_outputs_1_valid & io_FU_outputs_1_bits_fetch_packet_index == 2'h0),	// src/main/scala/Backend/ROB.scala:42:7, :188:{69,114}
    .io_addrD           (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy (io_FU_outputs_2_valid),
    .io_writeEnableD
      (io_FU_outputs_2_valid & io_FU_outputs_2_bits_fetch_packet_index == 2'h0),	// src/main/scala/Backend/ROB.scala:42:7, :196:{69,114}
    .io_addrE           (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy (io_FU_outputs_3_valid),
    .io_writeEnableE
      (io_FU_outputs_3_valid & io_FU_outputs_3_bits_fetch_packet_index == 2'h0),	// src/main/scala/Backend/ROB.scala:42:7, :204:{69,114}
    .io_addrG           (front_index),	// src/main/scala/Backend/ROB.scala:245:19, :247:23, :248:32
    .io_readDataG_busy  (io_ROB_output_complete_0)
  );	// src/main/scala/Backend/ROB.scala:159:15
  ROB_WB_mem ROB_WB_banks_1 (	// src/main/scala/Backend/ROB.scala:159:15
    .clock              (clock),
    .io_addrA           (back_index),	// src/main/scala/Backend/ROB.scala:256:19, :258:21, :261:22
    .io_writeEnableA    (allocate),	// src/main/scala/Backend/ROB.scala:92:37
    .io_addrB           (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy (io_FU_outputs_0_valid),
    .io_writeEnableB
      (io_FU_outputs_0_valid & io_FU_outputs_0_bits_fetch_packet_index == 2'h1),	// src/main/scala/Backend/ROB.scala:42:7, :180:{69,114}
    .io_addrC           (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy (io_FU_outputs_1_valid),
    .io_writeEnableC
      (io_FU_outputs_1_valid & io_FU_outputs_1_bits_fetch_packet_index == 2'h1),	// src/main/scala/Backend/ROB.scala:42:7, :188:{69,114}
    .io_addrD           (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy (io_FU_outputs_2_valid),
    .io_writeEnableD
      (io_FU_outputs_2_valid & io_FU_outputs_2_bits_fetch_packet_index == 2'h1),	// src/main/scala/Backend/ROB.scala:42:7, :196:{69,114}
    .io_addrE           (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy (io_FU_outputs_3_valid),
    .io_writeEnableE
      (io_FU_outputs_3_valid & io_FU_outputs_3_bits_fetch_packet_index == 2'h1),	// src/main/scala/Backend/ROB.scala:42:7, :204:{69,114}
    .io_addrG           (front_index),	// src/main/scala/Backend/ROB.scala:245:19, :247:23, :248:32
    .io_readDataG_busy  (io_ROB_output_complete_1)
  );	// src/main/scala/Backend/ROB.scala:159:15
  ROB_WB_mem ROB_WB_banks_2 (	// src/main/scala/Backend/ROB.scala:159:15
    .clock              (clock),
    .io_addrA           (back_index),	// src/main/scala/Backend/ROB.scala:256:19, :258:21, :261:22
    .io_writeEnableA    (allocate),	// src/main/scala/Backend/ROB.scala:92:37
    .io_addrB           (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy (io_FU_outputs_0_valid),
    .io_writeEnableB
      (io_FU_outputs_0_valid & io_FU_outputs_0_bits_fetch_packet_index == 2'h2),	// src/main/scala/Backend/ROB.scala:42:7, :180:{69,114}
    .io_addrC           (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy (io_FU_outputs_1_valid),
    .io_writeEnableC
      (io_FU_outputs_1_valid & io_FU_outputs_1_bits_fetch_packet_index == 2'h2),	// src/main/scala/Backend/ROB.scala:42:7, :188:{69,114}
    .io_addrD           (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy (io_FU_outputs_2_valid),
    .io_writeEnableD
      (io_FU_outputs_2_valid & io_FU_outputs_2_bits_fetch_packet_index == 2'h2),	// src/main/scala/Backend/ROB.scala:42:7, :196:{69,114}
    .io_addrE           (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy (io_FU_outputs_3_valid),
    .io_writeEnableE
      (io_FU_outputs_3_valid & io_FU_outputs_3_bits_fetch_packet_index == 2'h2),	// src/main/scala/Backend/ROB.scala:42:7, :204:{69,114}
    .io_addrG           (front_index),	// src/main/scala/Backend/ROB.scala:245:19, :247:23, :248:32
    .io_readDataG_busy  (io_ROB_output_complete_2)
  );	// src/main/scala/Backend/ROB.scala:159:15
  ROB_WB_mem ROB_WB_banks_3 (	// src/main/scala/Backend/ROB.scala:159:15
    .clock              (clock),
    .io_addrA           (back_index),	// src/main/scala/Backend/ROB.scala:256:19, :258:21, :261:22
    .io_writeEnableA    (allocate),	// src/main/scala/Backend/ROB.scala:92:37
    .io_addrB           (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy (io_FU_outputs_0_valid),
    .io_writeEnableB
      (io_FU_outputs_0_valid & (&io_FU_outputs_0_bits_fetch_packet_index)),	// src/main/scala/Backend/ROB.scala:180:{69,114}
    .io_addrC           (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy (io_FU_outputs_1_valid),
    .io_writeEnableC
      (io_FU_outputs_1_valid & (&io_FU_outputs_1_bits_fetch_packet_index)),	// src/main/scala/Backend/ROB.scala:188:{69,114}
    .io_addrD           (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy (io_FU_outputs_2_valid),
    .io_writeEnableD
      (io_FU_outputs_2_valid & (&io_FU_outputs_2_bits_fetch_packet_index)),	// src/main/scala/Backend/ROB.scala:196:{69,114}
    .io_addrE           (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy (io_FU_outputs_3_valid),
    .io_writeEnableE
      (io_FU_outputs_3_valid & (&io_FU_outputs_3_bits_fetch_packet_index)),	// src/main/scala/Backend/ROB.scala:204:{69,114}
    .io_addrG           (front_index),	// src/main/scala/Backend/ROB.scala:245:19, :247:23, :248:32
    .io_readDataG_busy  (io_ROB_output_complete_3)
  );	// src/main/scala/Backend/ROB.scala:159:15
  ROB_entry_mem ROB_entry_banks_0 (	// src/main/scala/Backend/ROB.scala:219:15
    .clock                     (clock),
    .io_addrA                  (back_index),	// src/main/scala/Backend/ROB.scala:256:19, :258:21, :261:22
    .io_writeDataA_valid       (io_ROB_packet_bits_valid_bits_0),
    .io_writeDataA_is_branch
      (io_ROB_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_writeDataA_memory_type (io_ROB_packet_bits_decoded_instruction_0_memory_type),
    .io_writeDataA_RD          (io_ROB_packet_bits_decoded_instruction_0_RD),
    .io_writeDataA_RD_valid    (io_ROB_packet_bits_decoded_instruction_0_RD_valid),
    .io_writeEnableA           (allocate),	// src/main/scala/Backend/ROB.scala:92:37
    .io_addrB                  (front_index),	// src/main/scala/Backend/ROB.scala:245:19, :247:23, :248:32
    .io_readDataB_valid        (io_ROB_output_ROB_entries_0_valid),
    .io_readDataB_is_branch    (io_ROB_output_ROB_entries_0_is_branch),
    .io_readDataB_memory_type  (io_ROB_output_ROB_entries_0_memory_type),
    .io_readDataB_RD           (io_ROB_output_ROB_entries_0_RD),
    .io_readDataB_RD_valid     (io_ROB_output_ROB_entries_0_RD_valid)
  );	// src/main/scala/Backend/ROB.scala:219:15
  ROB_entry_mem ROB_entry_banks_1 (	// src/main/scala/Backend/ROB.scala:219:15
    .clock                     (clock),
    .io_addrA                  (back_index),	// src/main/scala/Backend/ROB.scala:256:19, :258:21, :261:22
    .io_writeDataA_valid       (io_ROB_packet_bits_valid_bits_1),
    .io_writeDataA_is_branch
      (io_ROB_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_writeDataA_memory_type (io_ROB_packet_bits_decoded_instruction_1_memory_type),
    .io_writeDataA_RD          (io_ROB_packet_bits_decoded_instruction_1_RD),
    .io_writeDataA_RD_valid    (io_ROB_packet_bits_decoded_instruction_1_RD_valid),
    .io_writeEnableA           (allocate),	// src/main/scala/Backend/ROB.scala:92:37
    .io_addrB                  (front_index),	// src/main/scala/Backend/ROB.scala:245:19, :247:23, :248:32
    .io_readDataB_valid        (io_ROB_output_ROB_entries_1_valid),
    .io_readDataB_is_branch    (io_ROB_output_ROB_entries_1_is_branch),
    .io_readDataB_memory_type  (io_ROB_output_ROB_entries_1_memory_type),
    .io_readDataB_RD           (io_ROB_output_ROB_entries_1_RD),
    .io_readDataB_RD_valid     (io_ROB_output_ROB_entries_1_RD_valid)
  );	// src/main/scala/Backend/ROB.scala:219:15
  ROB_entry_mem ROB_entry_banks_2 (	// src/main/scala/Backend/ROB.scala:219:15
    .clock                     (clock),
    .io_addrA                  (back_index),	// src/main/scala/Backend/ROB.scala:256:19, :258:21, :261:22
    .io_writeDataA_valid       (io_ROB_packet_bits_valid_bits_2),
    .io_writeDataA_is_branch
      (io_ROB_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_writeDataA_memory_type (io_ROB_packet_bits_decoded_instruction_2_memory_type),
    .io_writeDataA_RD          (io_ROB_packet_bits_decoded_instruction_2_RD),
    .io_writeDataA_RD_valid    (io_ROB_packet_bits_decoded_instruction_2_RD_valid),
    .io_writeEnableA           (allocate),	// src/main/scala/Backend/ROB.scala:92:37
    .io_addrB                  (front_index),	// src/main/scala/Backend/ROB.scala:245:19, :247:23, :248:32
    .io_readDataB_valid        (io_ROB_output_ROB_entries_2_valid),
    .io_readDataB_is_branch    (io_ROB_output_ROB_entries_2_is_branch),
    .io_readDataB_memory_type  (io_ROB_output_ROB_entries_2_memory_type),
    .io_readDataB_RD           (io_ROB_output_ROB_entries_2_RD),
    .io_readDataB_RD_valid     (io_ROB_output_ROB_entries_2_RD_valid)
  );	// src/main/scala/Backend/ROB.scala:219:15
  ROB_entry_mem ROB_entry_banks_3 (	// src/main/scala/Backend/ROB.scala:219:15
    .clock                     (clock),
    .io_addrA                  (back_index),	// src/main/scala/Backend/ROB.scala:256:19, :258:21, :261:22
    .io_writeDataA_valid       (io_ROB_packet_bits_valid_bits_3),
    .io_writeDataA_is_branch
      (io_ROB_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_writeDataA_memory_type (io_ROB_packet_bits_decoded_instruction_3_memory_type),
    .io_writeDataA_RD          (io_ROB_packet_bits_decoded_instruction_3_RD),
    .io_writeDataA_RD_valid    (io_ROB_packet_bits_decoded_instruction_3_RD_valid),
    .io_writeEnableA           (allocate),	// src/main/scala/Backend/ROB.scala:92:37
    .io_addrB                  (front_index),	// src/main/scala/Backend/ROB.scala:245:19, :247:23, :248:32
    .io_readDataB_valid        (io_ROB_output_ROB_entries_3_valid),
    .io_readDataB_is_branch    (io_ROB_output_ROB_entries_3_is_branch),
    .io_readDataB_memory_type  (io_ROB_output_ROB_entries_3_memory_type),
    .io_readDataB_RD           (io_ROB_output_ROB_entries_3_RD),
    .io_readDataB_RD_valid     (io_ROB_output_ROB_entries_3_RD_valid)
  );	// src/main/scala/Backend/ROB.scala:219:15
  assign io_ROB_packet_ready = ~full;	// src/main/scala/Backend/ROB.scala:42:7, :284:89, :286:28
  assign io_ROB_output_row_valid = _GEN[front_pointer[5:0]];	// src/main/scala/Backend/ROB.scala:42:7, :78:32, :108:56, :268:29
  assign io_ROB_output_ROB_index = io_ROB_output_ROB_index_REG;	// src/main/scala/Backend/ROB.scala:42:7, :269:39
  assign io_ROB_index = back_index;	// src/main/scala/Backend/ROB.scala:42:7, :256:19, :258:21, :261:22
endmodule

