{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725866669546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725866669598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 00:24:29 2024 " "Processing started: Mon Sep 09 00:24:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725866669598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725866669598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_slave -c spi_slave " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_slave -c spi_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725866669598 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725866670565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725866670565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_SLAVE " "Found entity 1: SPI_SLAVE" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725866686791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725866686791 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../register_rw.v " "Can't analyze file -- file ../register_rw.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1725866686800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gene.li/onedrive - general fusion inc/documents/github/fpga/register_rw.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/gene.li/onedrive - general fusion inc/documents/github/fpga/register_rw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "../register_rw.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/register_rw.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725866686807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725866686807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_SLAVE " "Elaborating entity \"SPI_SLAVE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725866686852 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_ram spi_slave.sv(54) " "Verilog HDL or VHDL warning at spi_slave.sv(54): object \"read_ram\" assigned a value but never read" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725866686853 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 spi_slave.sv(77) " "Verilog HDL assignment warning at spi_slave.sv(77): truncated value with size 9 to match size of target (8)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725866686854 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi_slave.sv(80) " "Verilog HDL assignment warning at spi_slave.sv(80): truncated value with size 32 to match size of target (3)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725866686854 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 spi_slave.sv(84) " "Verilog HDL assignment warning at spi_slave.sv(84): truncated value with size 32 to match size of target (24)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725866686854 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 spi_slave.sv(89) " "Verilog HDL assignment warning at spi_slave.sv(89): truncated value with size 32 to match size of target (24)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725866686854 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 spi_slave.sv(94) " "Verilog HDL assignment warning at spi_slave.sv(94): truncated value with size 32 to match size of target (24)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725866686855 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 spi_slave.sv(98) " "Verilog HDL assignment warning at spi_slave.sv(98): truncated value with size 16 to match size of target (1)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725866686855 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi_slave.sv(99) " "Verilog HDL assignment warning at spi_slave.sv(99): truncated value with size 32 to match size of target (3)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725866686855 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_slave.sv(103) " "Verilog HDL assignment warning at spi_slave.sv(103): truncated value with size 32 to match size of target (5)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725866686856 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 spi_slave.sv(160) " "Verilog HDL assignment warning at spi_slave.sv(160): truncated value with size 32 to match size of target (2)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725866686857 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 spi_slave.sv(168) " "Verilog HDL assignment warning at spi_slave.sv(168): truncated value with size 32 to match size of target (24)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725866686857 "|SPI_SLAVE"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lastAddrflag GND " "Pin \"lastAddrflag\" is stuck at GND" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725866687508 "|SPI_SLAVE|lastAddrflag"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_addr\[6\] GND " "Pin \"ram_addr\[6\]\" is stuck at GND" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725866687508 "|SPI_SLAVE|ram_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_addr\[7\] GND " "Pin \"ram_addr\[7\]\" is stuck at GND" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725866687508 "|SPI_SLAVE|ram_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dummy VCC " "Pin \"dummy\" is stuck at VCC" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725866687508 "|SPI_SLAVE|dummy"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725866687508 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725866687625 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725866688161 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725866688336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725866688336 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[1\] " "No output dependent on input pin \"ram_data\[1\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[2\] " "No output dependent on input pin \"ram_data\[2\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[3\] " "No output dependent on input pin \"ram_data\[3\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[4\] " "No output dependent on input pin \"ram_data\[4\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[5\] " "No output dependent on input pin \"ram_data\[5\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[6\] " "No output dependent on input pin \"ram_data\[6\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[7\] " "No output dependent on input pin \"ram_data\[7\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[9\] " "No output dependent on input pin \"ram_data\[9\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[10\] " "No output dependent on input pin \"ram_data\[10\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[11\] " "No output dependent on input pin \"ram_data\[11\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[12\] " "No output dependent on input pin \"ram_data\[12\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[13\] " "No output dependent on input pin \"ram_data\[13\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[14\] " "No output dependent on input pin \"ram_data\[14\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[15\] " "No output dependent on input pin \"ram_data\[15\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[17\] " "No output dependent on input pin \"ram_data\[17\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[18\] " "No output dependent on input pin \"ram_data\[18\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[19\] " "No output dependent on input pin \"ram_data\[19\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[20\] " "No output dependent on input pin \"ram_data\[20\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[21\] " "No output dependent on input pin \"ram_data\[21\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[22\] " "No output dependent on input pin \"ram_data\[22\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[23\] " "No output dependent on input pin \"ram_data\[23\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[24\] " "No output dependent on input pin \"ram_data\[24\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[25\] " "No output dependent on input pin \"ram_data\[25\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[26\] " "No output dependent on input pin \"ram_data\[26\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[27\] " "No output dependent on input pin \"ram_data\[27\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[28\] " "No output dependent on input pin \"ram_data\[28\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[29\] " "No output dependent on input pin \"ram_data\[29\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[30\] " "No output dependent on input pin \"ram_data\[30\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[31\] " "No output dependent on input pin \"ram_data\[31\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725866688440 "|SPI_SLAVE|ram_data[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1725866688440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725866688441 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725866688441 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725866688441 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725866688441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725866688467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 00:24:48 2024 " "Processing ended: Mon Sep 09 00:24:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725866688467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725866688467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725866688467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725866688467 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1725866690664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725866690713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 00:24:49 2024 " "Processing started: Mon Sep 09 00:24:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725866690713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1725866690713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off spi_slave -c spi_slave " "Command: quartus_fit --read_settings_files=off --write_settings_files=off spi_slave -c spi_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1725866690713 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1725866691040 ""}
{ "Info" "0" "" "Project  = spi_slave" {  } {  } 0 0 "Project  = spi_slave" 0 0 "Fitter" 0 0 1725866691041 ""}
{ "Info" "0" "" "Revision = spi_slave" {  } {  } 0 0 "Revision = spi_slave" 0 0 "Fitter" 0 0 1725866691041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1725866691132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1725866691133 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spi_slave 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"spi_slave\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1725866691153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725866691249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725866691249 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1725866691487 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1725866691504 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725866691883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725866691883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725866691883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725866691883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725866691883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725866691883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725866691883 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1725866691883 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725866691885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725866691885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725866691885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725866691885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725866691885 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1725866691885 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1725866691887 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 48 " "No exact pin location assignment(s) for 48 pins of 48 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1725866692239 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "spi_slave.sdc " "Synopsys Design Constraints File file not found: 'spi_slave.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1725866692435 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1725866692437 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1725866692440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1725866692440 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1725866692440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input_spi_clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node input_spi_clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1725866692493 ""}  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725866692493 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1725866692494 ""}  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725866692494 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN G2 (DIFFIO_L6p)) " "Automatically promoted node reset_n~input (placed in PIN G2 (DIFFIO_L6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1725866692494 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_addr~0 " "Destination node ram_addr~0" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725866692494 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_addr\[0\]~1 " "Destination node ram_addr\[0\]~1" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 129 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725866692494 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_addr~2 " "Destination node ram_addr~2" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725866692494 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_addr~3 " "Destination node ram_addr~3" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725866692494 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_addr~4 " "Destination node ram_addr~4" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725866692494 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_addr~5 " "Destination node ram_addr~5" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725866692494 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_addr~6 " "Destination node ram_addr~6" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725866692494 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "byte_inbuff\[0\]~0 " "Destination node byte_inbuff\[0\]~0" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725866692494 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "send_data~0 " "Destination node send_data~0" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725866692494 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector3~0 " "Destination node Selector3~0" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 187 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725866692494 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1725866692494 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1725866692494 ""}  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725866692494 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1725866692743 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1725866692744 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1725866692744 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725866692745 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725866692746 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1725866692747 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1725866692747 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1725866692748 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1725866692758 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1725866692758 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1725866692758 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "45 unused 2.5V 34 11 0 " "Number of I/O pins in group: 45 (unused VREF, 2.5V VCCIO, 34 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1725866692761 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1725866692761 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1725866692761 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 7 5 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725866692762 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725866692762 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725866692762 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725866692762 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725866692762 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725866692762 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725866692762 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725866692762 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1725866692762 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1725866692762 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725866692811 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1725866692819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1725866693459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725866693514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1725866693534 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1725866694983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725866694983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1725866695265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1725866696113 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1725866696113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1725866696493 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1725866696493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725866696497 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1725866696614 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725866696619 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725866696764 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725866696764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725866697004 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725866697439 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/output_files/spi_slave.fit.smsg " "Generated suppressed messages file C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/output_files/spi_slave.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1725866697760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5440 " "Peak virtual memory: 5440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725866698185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 00:24:58 2024 " "Processing ended: Mon Sep 09 00:24:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725866698185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725866698185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725866698185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1725866698185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1725866699771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725866699859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 00:24:59 2024 " "Processing started: Mon Sep 09 00:24:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725866699859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1725866699859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off spi_slave -c spi_slave " "Command: quartus_asm --read_settings_files=off --write_settings_files=off spi_slave -c spi_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1725866699859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1725866700426 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1725866701132 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1725866701172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725866701447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 00:25:01 2024 " "Processing ended: Mon Sep 09 00:25:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725866701447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725866701447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725866701447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1725866701447 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1725866702128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1725866703260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725866703318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 00:25:02 2024 " "Processing started: Mon Sep 09 00:25:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725866703318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866703318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta spi_slave -c spi_slave " "Command: quartus_sta spi_slave -c spi_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866703318 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1725866703674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704170 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "spi_slave.sdc " "Synopsys Design Constraints File file not found: 'spi_slave.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704467 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704467 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_spi_clk input_spi_clk " "create_clock -period 1.000 -name input_spi_clk input_spi_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725866704468 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725866704468 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704468 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704471 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704473 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1725866704475 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1725866704493 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1725866704509 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.318 " "Worst-case setup slack is -1.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866704516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866704516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318             -24.235 input_spi_clk  " "   -1.318             -24.235 input_spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866704516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.094             -11.821 clk  " "   -1.094             -11.821 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866704516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.416 " "Worst-case hold slack is 0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866704523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866704523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 clk  " "    0.416               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866704523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 input_spi_clk  " "    0.417               0.000 input_spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866704523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704529 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866704538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866704538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.270 input_spi_clk  " "   -3.000             -31.270 input_spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866704538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.845 clk  " "   -3.000             -24.845 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866704538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704538 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1725866704579 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704599 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704861 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704966 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1725866704982 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.040 " "Worst-case setup slack is -1.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866704993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866704993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.040             -19.098 input_spi_clk  " "   -1.040             -19.098 input_spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866704993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.937              -9.068 clk  " "   -0.937              -9.068 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866704993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866704993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clk  " "    0.343               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 input_spi_clk  " "    0.343               0.000 input_spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866705002 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866705010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866705018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.270 input_spi_clk  " "   -3.000             -31.270 input_spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.845 clk  " "   -3.000             -24.845 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866705026 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1725866705067 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866705178 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1725866705179 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866705179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.358 " "Worst-case setup slack is -0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.358              -0.358 clk  " "   -0.358              -0.358 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -0.802 input_spi_clk  " "   -0.066              -0.802 input_spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866705187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 input_spi_clk  " "    0.179               0.000 input_spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866705193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866705200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866705207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.562 input_spi_clk  " "   -3.000             -26.562 input_spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.476 clk  " "   -3.000             -21.476 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725866705213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866705213 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866705690 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866705690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725866705774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 00:25:05 2024 " "Processing ended: Mon Sep 09 00:25:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725866705774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725866705774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725866705774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866705774 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725866707067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725866707113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 00:25:06 2024 " "Processing started: Mon Sep 09 00:25:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725866707113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1725866707113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off spi_slave -c spi_slave " "Command: quartus_eda --read_settings_files=off --write_settings_files=off spi_slave -c spi_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1725866707114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1725866708138 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_slave_7_1200mv_100c_slow.svo C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/ simulation " "Generated file spi_slave_7_1200mv_100c_slow.svo in folder \"C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725866708323 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_slave_7_1200mv_-40c_slow.svo C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/ simulation " "Generated file spi_slave_7_1200mv_-40c_slow.svo in folder \"C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725866708360 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_slave_min_1200mv_-40c_fast.svo C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/ simulation " "Generated file spi_slave_min_1200mv_-40c_fast.svo in folder \"C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725866708397 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_slave.svo C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/ simulation " "Generated file spi_slave.svo in folder \"C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725866708435 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_slave_7_1200mv_100c_v_slow.sdo C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/ simulation " "Generated file spi_slave_7_1200mv_100c_v_slow.sdo in folder \"C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725866708459 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_slave_7_1200mv_-40c_v_slow.sdo C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/ simulation " "Generated file spi_slave_7_1200mv_-40c_v_slow.sdo in folder \"C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725866708484 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_slave_min_1200mv_-40c_v_fast.sdo C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/ simulation " "Generated file spi_slave_min_1200mv_-40c_v_fast.sdo in folder \"C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725866708508 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_slave_v.sdo C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/ simulation " "Generated file spi_slave_v.sdo in folder \"C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725866708544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725866708611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 00:25:08 2024 " "Processing ended: Mon Sep 09 00:25:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725866708611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725866708611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725866708611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1725866708611 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1725866710254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725866710343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 00:25:09 2024 " "Processing started: Mon Sep 09 00:25:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725866710343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1725866710343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui spi_slave spi_slave " "Command: quartus_sh -t c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui spi_slave spi_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1725866710343 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui spi_slave spi_slave " "Quartus(args): --block_on_gui spi_slave spi_slave" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1725866710343 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1725866710663 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1725866710787 ""}
{ "Warning" "0" "" "Warning: File spi_slave_run_msim_gate_systemverilog.do already exists - backing up current file as spi_slave_run_msim_gate_systemverilog.do.bak11" {  } {  } 0 0 "Warning: File spi_slave_run_msim_gate_systemverilog.do already exists - backing up current file as spi_slave_run_msim_gate_systemverilog.do.bak11" 0 0 "Shell" 0 0 1725866711108 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/spi_slave_run_msim_gate_systemverilog.do" {  } { { "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/spi_slave_run_msim_gate_systemverilog.do" "0" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/spi_slave_run_msim_gate_systemverilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/simulation/modelsim/spi_slave_run_msim_gate_systemverilog.do" 0 0 "Shell" 0 0 1725866711115 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1725866733170 ""}
{ "Info" "0" "" "ModelSim Info: # Reading pref.tcl" {  } {  } 0 0 "ModelSim Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1725866733170 ""}
{ "Info" "0" "" "ModelSim Info: # do spi_slave_run_msim_gate_systemverilog.do" {  } {  } 0 0 "ModelSim Info: # do spi_slave_run_msim_gate_systemverilog.do" 0 0 "Shell" 0 0 1725866733170 ""}
{ "Info" "0" "" "ModelSim Info: # if !\[file isdirectory verilog_libs\] \{" {  } {  } 0 0 "ModelSim Info: # if !\[file isdirectory verilog_libs\] \{" 0 0 "Shell" 0 0 1725866733170 ""}
{ "Info" "0" "" "ModelSim Info: #     file mkdir verilog_libs" {  } {  } 0 0 "ModelSim Info: #     file mkdir verilog_libs" 0 0 "Shell" 0 0 1725866733170 ""}
{ "Info" "0" "" "ModelSim Info: # \}" {  } {  } 0 0 "ModelSim Info: # \}" 0 0 "Shell" 0 0 1725866733170 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1725866733170 ""}
{ "Info" "0" "" "ModelSim Info: # if !\[file isdirectory vhdl_libs\] \{" {  } {  } 0 0 "ModelSim Info: # if !\[file isdirectory vhdl_libs\] \{" 0 0 "Shell" 0 0 1725866733170 ""}
{ "Info" "0" "" "ModelSim Info: #     file mkdir vhdl_libs" {  } {  } 0 0 "ModelSim Info: #     file mkdir vhdl_libs" 0 0 "Shell" 0 0 1725866733170 ""}
{ "Info" "0" "" "ModelSim Info: # \}" {  } {  } 0 0 "ModelSim Info: # \}" 0 0 "Shell" 0 0 1725866733170 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1725866733170 ""}
{ "Info" "0" "" "ModelSim Info: # vlib verilog_libs/altera_ver" {  } {  } 0 0 "ModelSim Info: # vlib verilog_libs/altera_ver" 0 0 "Shell" 0 0 1725866733170 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"verilog_libs/altera_ver\"." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"verilog_libs/altera_ver\"." 0 0 "Shell" 0 0 1725866733170 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera_ver ./verilog_libs/altera_ver" {  } {  } 0 0 "ModelSim Info: # vmap altera_ver ./verilog_libs/altera_ver" 0 0 "Shell" 0 0 1725866733170 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1725866733170 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera_ver ./verilog_libs/altera_ver " {  } {  } 0 0 "ModelSim Info: # vmap altera_ver ./verilog_libs/altera_ver " 0 0 "Shell" 0 0 1725866733170 ""}
{ "Info" "0" "" "ModelSim Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1725866733170 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1725866733170 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work altera_ver \{c:/intelfpga_lite/17.1/quartus/eda/sim_lib/altera_primitives.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work altera_ver \{c:/intelfpga_lite/17.1/quartus/eda/sim_lib/altera_primitives.v\}" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 00:25:23 on Sep 09,2024" {  } {  } 0 0 "ModelSim Info: # Start time: 00:25:23 on Sep 09,2024" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work altera_ver c:/intelfpga_lite/17.1/quartus/eda/sim_lib/altera_primitives.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work altera_ver c:/intelfpga_lite/17.1/quartus/eda/sim_lib/altera_primitives.v " 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module global" {  } {  } 0 0 "ModelSim Info: # -- Compiling module global" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module carry" {  } {  } 0 0 "ModelSim Info: # -- Compiling module carry" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cascade" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cascade" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module carry_sum" {  } {  } 0 0 "ModelSim Info: # -- Compiling module carry_sum" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module exp" {  } {  } 0 0 "ModelSim Info: # -- Compiling module exp" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module soft" {  } {  } 0 0 "ModelSim Info: # -- Compiling module soft" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module opndrn" {  } {  } 0 0 "ModelSim Info: # -- Compiling module opndrn" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module row_global" {  } {  } 0 0 "ModelSim Info: # -- Compiling module row_global" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module TRI" {  } {  } 0 0 "ModelSim Info: # -- Compiling module TRI" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lut_input" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lut_input" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lut_output" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lut_output" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling module latch" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dlatch" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dlatch" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module prim_gdff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module prim_gdff" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dff" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dffe" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dffea" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dffea" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dffeas" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dffeas" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dffeas_pr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dffeas_pr" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module prim_gtff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module prim_gtff" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module tff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module tff" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module tffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module tffe" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module prim_gjkff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module prim_gjkff" 0 0 "Shell" 0 0 1725866733171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module jkff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module jkff" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module jkffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module jkffe" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module prim_gsrff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module prim_gsrff" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module srff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module srff" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module srffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module srffe" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module clklock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module clklock" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_inbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_inbuf" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_outbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_outbuf" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_outbuf_tri" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_outbuf_tri" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_iobuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_iobuf" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_inbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_inbuf_diff" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_outbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_outbuf_diff" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_outbuf_tri_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_outbuf_tri_diff" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_iobuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_iobuf_diff" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_bidir_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_bidir_diff" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_bidir_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_bidir_buf" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP PRIM_GDFF_LOW" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP PRIM_GDFF_LOW" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP PRIM_GDFF_HIGH" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP PRIM_GDFF_HIGH" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY" 0 0 "Shell" 0 0 1725866733172 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     global" {  } {  } 0 0 "ModelSim Info: #     global" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     carry" {  } {  } 0 0 "ModelSim Info: #     carry" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     cascade" {  } {  } 0 0 "ModelSim Info: #     cascade" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     carry_sum" {  } {  } 0 0 "ModelSim Info: #     carry_sum" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     exp" {  } {  } 0 0 "ModelSim Info: #     exp" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     soft" {  } {  } 0 0 "ModelSim Info: #     soft" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     opndrn" {  } {  } 0 0 "ModelSim Info: #     opndrn" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     row_global" {  } {  } 0 0 "ModelSim Info: #     row_global" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     TRI" {  } {  } 0 0 "ModelSim Info: #     TRI" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     lut_input" {  } {  } 0 0 "ModelSim Info: #     lut_input" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     lut_output" {  } {  } 0 0 "ModelSim Info: #     lut_output" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     latch" {  } {  } 0 0 "ModelSim Info: #     latch" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     dlatch" {  } {  } 0 0 "ModelSim Info: #     dlatch" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     dff" {  } {  } 0 0 "ModelSim Info: #     dff" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     dffe" {  } {  } 0 0 "ModelSim Info: #     dffe" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     dffea" {  } {  } 0 0 "ModelSim Info: #     dffea" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     dffeas" {  } {  } 0 0 "ModelSim Info: #     dffeas" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     dffeas_pr" {  } {  } 0 0 "ModelSim Info: #     dffeas_pr" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     tff" {  } {  } 0 0 "ModelSim Info: #     tff" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     tffe" {  } {  } 0 0 "ModelSim Info: #     tffe" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     jkff" {  } {  } 0 0 "ModelSim Info: #     jkff" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     jkffe" {  } {  } 0 0 "ModelSim Info: #     jkffe" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     srff" {  } {  } 0 0 "ModelSim Info: #     srff" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     srffe" {  } {  } 0 0 "ModelSim Info: #     srffe" 0 0 "Shell" 0 0 1725866733173 ""}
{ "Info" "0" "" "ModelSim Info: #     clklock" {  } {  } 0 0 "ModelSim Info: #     clklock" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_inbuf" {  } {  } 0 0 "ModelSim Info: #     alt_inbuf" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_outbuf" {  } {  } 0 0 "ModelSim Info: #     alt_outbuf" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_outbuf_tri" {  } {  } 0 0 "ModelSim Info: #     alt_outbuf_tri" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_iobuf" {  } {  } 0 0 "ModelSim Info: #     alt_iobuf" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_inbuf_diff" {  } {  } 0 0 "ModelSim Info: #     alt_inbuf_diff" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_outbuf_diff" {  } {  } 0 0 "ModelSim Info: #     alt_outbuf_diff" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_outbuf_tri_diff" {  } {  } 0 0 "ModelSim Info: #     alt_outbuf_tri_diff" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_iobuf_diff" {  } {  } 0 0 "ModelSim Info: #     alt_iobuf_diff" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_bidir_diff" {  } {  } 0 0 "ModelSim Info: #     alt_bidir_diff" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_bidir_buf" {  } {  } 0 0 "ModelSim Info: #     alt_bidir_buf" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 00:25:24 on Sep 09,2024, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim Info: # End time: 00:25:24 on Sep 09,2024, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: # vlib verilog_libs/cyclone10lp_ver" {  } {  } 0 0 "ModelSim Info: # vlib verilog_libs/cyclone10lp_ver" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"verilog_libs/cyclone10lp_ver\"." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"verilog_libs/cyclone10lp_ver\"." 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: # vmap cyclone10lp_ver ./verilog_libs/cyclone10lp_ver" {  } {  } 0 0 "ModelSim Info: # vmap cyclone10lp_ver ./verilog_libs/cyclone10lp_ver" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: # vmap cyclone10lp_ver ./verilog_libs/cyclone10lp_ver " {  } {  } 0 0 "ModelSim Info: # vmap cyclone10lp_ver ./verilog_libs/cyclone10lp_ver " 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work cyclone10lp_ver \{c:/intelfpga_lite/17.1/quartus/eda/sim_lib/cyclone10lp_atoms.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work cyclone10lp_ver \{c:/intelfpga_lite/17.1/quartus/eda/sim_lib/cyclone10lp_atoms.v\}" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 00:25:25 on Sep 09,2024" {  } {  } 0 0 "ModelSim Info: # Start time: 00:25:25 on Sep 09,2024" 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclone10lp_ver c:/intelfpga_lite/17.1/quartus/eda/sim_lib/cyclone10lp_atoms.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclone10lp_ver c:/intelfpga_lite/17.1/quartus/eda/sim_lib/cyclone10lp_atoms.v " 0 0 "Shell" 0 0 1725866733174 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP CYCLONE10LP_PRIM_DFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP CYCLONE10LP_PRIM_DFFE" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP CYCLONE10LP_PRIM_DFFEAS" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP CYCLONE10LP_PRIM_DFFEAS" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP CYCLONE10LP_PRIM_DFFEAS_HIGH" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP CYCLONE10LP_PRIM_DFFEAS_HIGH" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_dffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_dffe" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_mux21" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_mux41" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_mux41" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_and1" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_and1" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_and16" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_and16" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_bmux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_bmux21" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_b17mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_b17mux21" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_nmux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_nmux21" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_b5mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_b5mux21" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_latch" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_routing_wire" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_routing_wire" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_m_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_m_cntr" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_n_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_n_cntr" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_scale_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_scale_cntr" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_pll_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_pll_reg" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_pll" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_lcell_comb" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_lcell_comb" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_ff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_ff" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_ram_pulse_generator" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_ram_pulse_generator" 0 0 "Shell" 0 0 1725866733175 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_ram_register" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_ram_register" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_ram_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_ram_block" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_mac_data_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_mac_data_reg" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_mac_sign_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_mac_sign_reg" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_mac_mult_internal" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_mac_mult_internal" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_mac_mult" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_mac_mult" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_mac_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_mac_out" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_io_ibuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_io_ibuf" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_io_obuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_io_obuf" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_ddio_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_ddio_out" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_ddio_oe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_ddio_oe" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_pseudo_diff_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_pseudo_diff_out" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_io_pad" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_io_pad" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_asmiblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_asmiblock" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_ena_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_ena_reg" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_clkctrl" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_clkctrl" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_rublock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_rublock" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_apfcontroller" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_apfcontroller" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_termination_ctrl" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_termination_ctrl" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_termination_rupdn" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_termination_rupdn" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_termination" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_termination" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_jtag" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_jtag" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_crcblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_crcblock" 0 0 "Shell" 0 0 1725866733176 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclone10lp_oscillator" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclone10lp_oscillator" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_dffe" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_dffe" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_and1" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_and1" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_and16" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_and16" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_bmux21" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_bmux21" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_b17mux21" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_b17mux21" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_nmux21" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_nmux21" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_b5mux21" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_b5mux21" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_pll_reg" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_pll_reg" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_pll" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_pll" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_lcell_comb" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_lcell_comb" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_ff" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_ff" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_ram_block" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_ram_block" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_mac_mult" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_mac_mult" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_mac_out" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_mac_out" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_io_ibuf" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_io_ibuf" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_io_obuf" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_io_obuf" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_ddio_out" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_ddio_out" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_ddio_oe" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_ddio_oe" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_pseudo_diff_out" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_pseudo_diff_out" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_io_pad" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_io_pad" 0 0 "Shell" 0 0 1725866733177 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_asmiblock" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_asmiblock" 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_clkctrl" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_clkctrl" 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_rublock" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_rublock" 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_apfcontroller" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_apfcontroller" 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_termination" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_termination" 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_jtag" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_jtag" 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_crcblock" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_crcblock" 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclone10lp_oscillator" {  } {  } 0 0 "ModelSim Info: #     cyclone10lp_oscillator" 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 00:25:26 on Sep 09,2024, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim Info: # End time: 00:25:26 on Sep 09,2024, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: # \}" {  } {  } 0 0 "ModelSim Info: # \}" 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: # vlib gate_work" {  } {  } 0 0 "ModelSim Info: # vlib gate_work" 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim Info: # vmap work gate_work" 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim Info: # vmap work gate_work " 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -sv -work work +incdir+. \{spi_slave.svo\}" {  } {  } 0 0 "ModelSim Info: # vlog -sv -work work +incdir+. \{spi_slave.svo\}" 0 0 "Shell" 0 0 1725866733178 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1725866733179 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 00:25:27 on Sep 09,2024" {  } {  } 0 0 "ModelSim Info: # Start time: 00:25:27 on Sep 09,2024" 0 0 "Shell" 0 0 1725866733179 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -sv -work work \"+incdir+.\" spi_slave.svo " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -sv -work work \"+incdir+.\" spi_slave.svo " 0 0 "Shell" 0 0 1725866733179 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module SPI_SLAVE" {  } {  } 0 0 "ModelSim Info: # -- Compiling module SPI_SLAVE" 0 0 "Shell" 0 0 1725866733179 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module hard_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling module hard_block" 0 0 "Shell" 0 0 1725866733179 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1725866733179 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1725866733179 ""}
{ "Info" "0" "" "ModelSim Info: #     SPI_SLAVE" {  } {  } 0 0 "ModelSim Info: #     SPI_SLAVE" 0 0 "Shell" 0 0 1725866733179 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 00:25:27 on Sep 09,2024, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 00:25:27 on Sep 09,2024, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1725866733179 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1725866733179 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1725866733179 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1725866733282 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave_nativelink_simulation.rpt" {  } { { "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave_nativelink_simulation.rpt" "0" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1725866733282 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1725866733283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725866733284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 00:25:33 2024 " "Processing ended: Mon Sep 09 00:25:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725866733284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725866733284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725866733284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1725866733284 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus Prime Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1725866733912 ""}
