
# ðŸ“˜ Verilog 100 Days â€“ Waveform and Explanation Gallery

This document shows the waveform results and brief explanations of count 1 > 0 and 0 > 1 transition  

---

## âœ… Day 66 - count 1 > 0 and 0 > 1 transition  

 

![full adder](./images/grater1or0_schematic.png)

**Description:**  
 count 1 > 0 and 0 > 1 transition  

 
---

### ðŸ”¬ Simulation Result

![Simulation Waveform](./images/grater1or0_sim.png)

**Description:**  
simulation results of count 1 > 0 and 0 > 1 transition  
