module tablero (
  input logic [15:0] matriz [0:3],
  output logic [15:0] states[15:0]
);


     assign states = matriz[0][0];
     assign states = matriz[0][1];
     assign states = matriz[0][2];
     assign states = matriz[0][3];
     assign states = matriz[1][0];
     assign states = matriz[1][1];
     assign states = matriz[1][2];
     assign states = matriz[1][3];
     assign states = matriz[2][0];
     assign states = matriz[2][1];
     assign states = matriz[2][2];
     assign states = matriz[2][3];
     assign states = matriz[3][0];
     assign states = matriz[3][1];
     assign states = matriz[3][2];
	  assign states = matriz[3][3];
     

endmodule