<!DOCTYPE html>
<html lang="en" dir="ltr" class="client-nojs">
<head>
<meta charset="UTF-8" />
<title>Microarchitecture - Wikipedia, the free encyclopedia</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>window.RLQ = window.RLQ || []; window.RLQ.push( function () {
mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":!1,"wgNamespaceNumber":0,"wgPageName":"Microarchitecture","wgTitle":"Microarchitecture","wgCurRevisionId":681263813,"wgRevisionId":681263813,"wgArticleId":1410175,"wgIsArticle":!0,"wgIsRedirect":!1,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Articles needing additional references from January 2010","All articles needing additional references","Commons category with local link same as on Wikidata","Central processing unit","Instruction processing","Microarchitectures","Microprocessors"],"wgBreakFrames":!1,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov",
"Dec"],"wgRelevantPageName":"Microarchitecture","wgRelevantArticleId":1410175,"wgIsProbablyEditable":!0,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"Processor_architecture","wgMediaViewerOnClick":!0,"wgMediaViewerEnabledByDefault":!0,"wikilove-recipient":"","wikilove-anon":0,"wgWikiEditorEnabledModules":{"toolbar":!0,"dialogs":!0,"preview":!1,"publish":!1},"wgBetaFeaturesFeatures":[],"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","usePageImages":!0,"usePageDescriptions":!0},"wgGatherShouldShowTutorial":!0,"wgGatherEnableSample":0,"wgGatherPageImageThumbnail":"//upload.wikimedia.org/wikipedia/commons/thumb/6/60/Intel_Core2_arch.svg/86px-Intel_Core2_arch.svg.png","wgULSAcceptLanguageList":["en-us","en"],"wgULSCurrentAutonym":"English","wgFlaggedRevsParams":{"tags":{"status":{"levels":1,"quality":2,"pristine":3}}},"wgStableRevisionId":null,"wgCategoryTreePageCategoryOptions":
"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgNoticeProject":"wikipedia","wgInternalRedirectTargetUrl":"/wiki/Microarchitecture","wgWikibaseItemId":"Q259864","wgVisualEditorToolbarScrollOffset":0});mw.loader.implement("user.options",function($,jQuery){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens",function($,jQuery){mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\"});});mw.loader.load(["mediawiki.action.view.redirect","mediawiki.page.startup","mediawiki.legacy.wikibits","ext.centralauth.centralautologin","mmv.head","ext.gadget.WatchlistBase","ext.gadget.WatchlistGreenIndicators","ext.visualEditor.desktopArticleTarget.init","ext.uls.init","ext.uls.interface","ext.centralNotice.bannerController","skins.vector.js"]);
} );</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.gadget.WatchlistBase%2CWatchlistGreenIndicators%7Cext.uls.nojs%7Cext.visualEditor.desktopArticleTarget.noscript%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector" />
<meta name="ResourceLoaderDynamicStyles" content="" />
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site&amp;only=styles&amp;skin=vector" />
<style>a:lang(ar),a:lang(kk-arab),a:lang(mzn),a:lang(ps),a:lang(ur){text-decoration:none}</style>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="generator" content="MediaWiki 1.26wmf23" />
<link rel="alternate" href="android-app://org.wikipedia/http/en.m.wikipedia.org/wiki/Microarchitecture" />
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Microarchitecture&amp;action=edit" />
<link rel="edit" title="Edit this page" href="/w/index.php?title=Microarchitecture&amp;action=edit" />
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png" />
<link rel="shortcut icon" href="/static/favicon/wikipedia.ico" />
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)" />
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd" />
<link rel="copyright" href="//creativecommons.org/licenses/by-sa/3.0/" />
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom" />
<link rel="canonical" href="https://en.wikipedia.org/wiki/Microarchitecture" />
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<!--[if lt IE 7]><style type="text/css">body{behavior:url("/w/static/1.26wmf23/skins/Vector/csshover.min.htc")}</style><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr ns-0 ns-subject page-Microarchitecture skin-vector action-view">
		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>

							<div id="siteNotice"><!-- CentralNotice --></div>
						<div class="mw-indicators">
</div>
			<h1 id="firstHeading" class="firstHeading" lang="en">Microarchitecture</h1>
									<div id="bodyContent" class="mw-body-content">
									<div id="siteSub">From Wikipedia, the free encyclopedia</div>
								<div id="contentSub"><span class="mw-redirectedfrom">  (Redirected from <a href="/w/index.php?title=Processor_architecture&amp;redirect=no" title="Processor architecture">Processor architecture</a>)</span></div>
												<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="hatnote">"Computer organization" redirects here. For organizations that make computers, see <a href="/wiki/List_of_computer_system_manufacturers" title="List of computer system manufacturers">List of computer system manufacturers</a>. For one classification of computer architectures, see <a href="/wiki/Flynn%27s_taxonomy" title="Flynn's taxonomy">Flynn's taxonomy</a>. For another classification of instruction set architectures, see <a href="/wiki/Instruction_set#Number_of_operands" title="Instruction set">Instruction set § Number of operands</a>.</div>
<table class="metadata plainlinks ambox ambox-content ambox-Refimprove" role="presentation">
<tr>
<td class="mbox-image">
<div style="width:52px"><a href="/wiki/File:Question_book-new.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" width="50" height="39" srcset="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="262" data-file-height="204" /></a></div>
</td>
<td class="mbox-text"><span class="mbox-text-span">This article <b>needs additional citations for <a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>. <span class="hide-when-compact">Please help <a class="external text" href="//en.wikipedia.org/w/index.php?title=Microarchitecture&amp;action=edit">improve this article</a> by <a href="/wiki/Help:Introduction_to_referencing/1" title="Help:Introduction to referencing/1">adding citations to reliable sources</a>. Unsourced material may be challenged and removed.</span> <small><i>(January 2010)</i></small></span></td>
</tr>
</table>
<div class="thumb tright">
<div class="thumbinner" style="width:352px;"><a href="/wiki/File:Intel_Core2_arch.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/6/60/Intel_Core2_arch.svg/350px-Intel_Core2_arch.svg.png" width="350" height="405" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/6/60/Intel_Core2_arch.svg/525px-Intel_Core2_arch.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/6/60/Intel_Core2_arch.svg/700px-Intel_Core2_arch.svg.png 2x" data-file-width="1052" data-file-height="1218" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Intel_Core2_arch.svg" class="internal" title="Enlarge"></a></div>
<a href="/wiki/Core_(microarchitecture)" title="Core (microarchitecture)" class="mw-redirect">Intel Core</a> microarchitecture</div>
</div>
</div>
<p>In <a href="/wiki/Electronics_engineering" title="Electronics engineering" class="mw-redirect">electronics engineering</a> and <a href="/wiki/Computer_engineering" title="Computer engineering">computer engineering</a>, <b>microarchitecture</b>, also called <b>computer organization</b> and sometimes abbreviated as <i>µarch</i> or <i>uarch</i>, is the way a given <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture" class="mw-redirect">instruction set architecture</a> (ISA) is implemented in a particular <a href="/wiki/Central_processing_unit" title="Central processing unit">processor</a>.<sup id="cite_ref-1" class="reference"><a href="#cite_note-1"><span>[</span>1<span>]</span></a></sup> A given ISA may be implemented with different microarchitectures;<sup id="cite_ref-2" class="reference"><a href="#cite_note-2"><span>[</span>2<span>]</span></a></sup><sup id="cite_ref-3" class="reference"><a href="#cite_note-3"><span>[</span>3<span>]</span></a></sup> implementations may vary due to different goals of a given design or due to shifts in technology.<sup id="cite_ref-4" class="reference"><a href="#cite_note-4"><span>[</span>4<span>]</span></a></sup></p>
<p><a href="/wiki/Computer_architecture" title="Computer architecture">Computer architecture</a> is the combination of microarchitecture and instruction set designs.</p>
<p></p>
<div id="toc" class="toc">
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Relation_to_instruction_set_architecture"><span class="tocnumber">1</span> <span class="toctext">Relation to instruction set architecture</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Aspects_of_microarchitecture"><span class="tocnumber">2</span> <span class="toctext">Aspects of microarchitecture</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Microarchitectural_concepts"><span class="tocnumber">3</span> <span class="toctext">Microarchitectural concepts</span></a>
<ul>
<li class="toclevel-2 tocsection-4"><a href="#Instruction_cycle"><span class="tocnumber">3.1</span> <span class="toctext">Instruction cycle</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Increasing_execution_speed"><span class="tocnumber">3.2</span> <span class="toctext">Increasing execution speed</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Instruction_set_choice"><span class="tocnumber">3.3</span> <span class="toctext">Instruction set choice</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Instruction_pipelining"><span class="tocnumber">3.4</span> <span class="toctext">Instruction pipelining</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#Cache"><span class="tocnumber">3.5</span> <span class="toctext">Cache</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Branch_prediction"><span class="tocnumber">3.6</span> <span class="toctext">Branch prediction</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#Superscalar"><span class="tocnumber">3.7</span> <span class="toctext">Superscalar</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#Out-of-order_execution"><span class="tocnumber">3.8</span> <span class="toctext">Out-of-order execution</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="#Register_renaming"><span class="tocnumber">3.9</span> <span class="toctext">Register renaming</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#Multiprocessing_and_multithreading"><span class="tocnumber">3.10</span> <span class="toctext">Multiprocessing and multithreading</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-14"><a href="#See_also"><span class="tocnumber">4</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-15"><a href="#References"><span class="tocnumber">5</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-16"><a href="#Further_reading"><span class="tocnumber">6</span> <span class="toctext">Further reading</span></a></li>
</ul>
</div>
<p></p>
<h2><span class="mw-headline" id="Relation_to_instruction_set_architecture">Relation to instruction set architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Microarchitecture&amp;action=edit&amp;section=1" title="Edit section: Relation to instruction set architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="/wiki/File:Single_bus_organization.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/2/21/Single_bus_organization.jpg/220px-Single_bus_organization.jpg" width="220" height="272" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/21/Single_bus_organization.jpg/330px-Single_bus_organization.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/21/Single_bus_organization.jpg/440px-Single_bus_organization.jpg 2x" data-file-width="512" data-file-height="633" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Single_bus_organization.jpg" class="internal" title="Enlarge"></a></div>
A microarchitecture organized around a single bus</div>
</div>
</div>
<p>The ISA is roughly the same as the programming model of a processor as seen by an <a href="/wiki/Assembly_language" title="Assembly language">assembly language</a> programmer or compiler writer. The ISA includes the execution model, <a href="/wiki/Processor_register" title="Processor register">processor registers</a>, address and data formats among other things. The microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA.</p>
<p>The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete <a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">arithmetic logic units</a> (ALUs) and even larger elements. These diagrams generally separate the <a href="/wiki/Datapath" title="Datapath">datapath</a> (where data is placed) and the <a href="/w/index.php?title=Control_path&amp;action=edit&amp;redlink=1" class="new" title="Control path (page does not exist)">control path</a> (which can be said to steer the data).<sup id="cite_ref-hennessy_5-0" class="reference"><a href="#cite_note-hennessy-5"><span>[</span>5<span>]</span></a></sup></p>
<p>The person designing a system usually draws the specific microarchitecture as a kind of <a href="/wiki/Data_flow_diagram" title="Data flow diagram">data flow diagram</a>. Like a <a href="/wiki/Block_diagram" title="Block diagram">block diagram</a>, the microarchitecture diagram shows microarchitectural elements such as the <a href="/wiki/Arithmetic_and_logic_unit" title="Arithmetic and logic unit" class="mw-redirect">arithmetic and logic unit</a> and the <a href="/wiki/Register_file" title="Register file">register file</a> as a single schematic symbol. Typically, the diagram connects those elements with arrows, thick lines and thin lines to distinguish between three-state buses (which require a <a href="/wiki/Three_state_buffer" title="Three state buffer" class="mw-redirect">three state buffer</a> for each device that drives the bus), <a href="/wiki/Simplex_circuit" title="Simplex circuit" class="mw-redirect">unidirectional buses</a> (always driven by a single source, such as the way the address bus on simpler computers is always driven by the <a href="/wiki/Memory_address_register" title="Memory address register">memory address register</a>), and individual control lines. Very simple computers have a <a href="/wiki/Datapath#Single_bus_organization_of_datapath" title="Datapath">single data bus organization</a>&#160;–  they have a single <a href="/wiki/Three-state_bus" title="Three-state bus">three-state bus</a>. The diagram of more complex computers usually shows multiple three-state buses, which help the machine do more operations simultaneously.</p>
<p>Each microarchitectural element is in turn represented by a <a href="/wiki/Schematic" title="Schematic">schematic</a> describing the interconnections of <a href="/wiki/Logic_gate" title="Logic gate">logic gates</a> used to implement it. Each logic gate is in turn represented by a <a href="/wiki/Circuit_diagram" title="Circuit diagram">circuit diagram</a> describing the connections of the transistors used to implement it in some particular <a href="/wiki/Logic_family" title="Logic family">logic family</a>. Machines with different microarchitectures may have the same instruction set architecture, and thus be capable of executing the same programs. New microarchitectures and/or circuitry solutions, along with advances in semiconductor manufacturing, are what allows newer generations of processors to achieve higher performance while using the same ISA.</p>
<p>In principle, a single microarchitecture could execute several different ISAs with only minor changes to the <a href="/wiki/Microcode#Writable_control_stores" title="Microcode">microcode</a>.</p>
<h2><span class="mw-headline" id="Aspects_of_microarchitecture">Aspects of microarchitecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Microarchitecture&amp;action=edit&amp;section=2" title="Edit section: Aspects of microarchitecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright">
<div class="thumbinner" style="width:252px;"><a href="/wiki/File:Intel_i80286_arch.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/2/27/Intel_i80286_arch.svg/250px-Intel_i80286_arch.svg.png" width="250" height="156" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/27/Intel_i80286_arch.svg/375px-Intel_i80286_arch.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/27/Intel_i80286_arch.svg/500px-Intel_i80286_arch.svg.png 2x" data-file-width="1280" data-file-height="800" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Intel_i80286_arch.svg" class="internal" title="Enlarge"></a></div>
<a href="/wiki/Intel_80286" title="Intel 80286">Intel 80286</a> microarchitecture</div>
</div>
</div>
<p>The <a href="/wiki/Instruction_pipeline" title="Instruction pipeline">pipelined</a> <a href="/wiki/Datapath" title="Datapath">datapath</a> is the most commonly used datapath design in microarchitecture today. This technique is used in most modern microprocessors, <a href="/wiki/Microcontroller" title="Microcontroller">microcontrollers</a>, and <a href="/wiki/Digital_signal_processor" title="Digital signal processor">DSPs</a>. The pipelined architecture allows multiple instructions to overlap in execution, much like an assembly line. The pipeline includes several different stages which are fundamental in microarchitecture designs.<sup id="cite_ref-hennessy_5-1" class="reference"><a href="#cite_note-hennessy-5"><span>[</span>5<span>]</span></a></sup> Some of these stages include instruction fetch, instruction decode, execute, and write back. Some architectures include other stages such as memory access. The design of pipelines is one of the central microarchitectural tasks.</p>
<p>Execution units are also essential to microarchitecture. Execution units include <a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">arithmetic logic units</a> (ALU), <a href="/wiki/Floating_point_unit" title="Floating point unit" class="mw-redirect">floating point units</a> (FPU), load/store units, branch prediction, and <a href="/wiki/SIMD" title="SIMD">SIMD</a>. These units perform the operations or calculations of the processor. The choice of the number of execution units, their latency and throughput is a central microarchitectural design task. The size, latency, throughput and connectivity of memories within the system are also microarchitectural decisions.</p>
<p>System-level design decisions such as whether or not to include <a href="/wiki/Peripheral" title="Peripheral">peripherals</a>, such as <a href="/wiki/Memory_controller" title="Memory controller">memory controllers</a>, can be considered part of the microarchitectural design process. This includes decisions on the performance-level and connectivity of these peripherals.</p>
<p>Unlike architectural design, where achieving a specific performance level is the main goal, microarchitectural design pays closer attention to other constraints. Since microarchitecture design decisions directly affect what goes into a system, attention must be paid to issues such as chip area/cost, power consumption, logic complexity, ease of connectivity, manufacturability, ease of debugging, and testability.</p>
<h2><span class="mw-headline" id="Microarchitectural_concepts">Microarchitectural concepts</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Microarchitecture&amp;action=edit&amp;section=3" title="Edit section: Microarchitectural concepts">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Instruction_cycle">Instruction cycle</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Microarchitecture&amp;action=edit&amp;section=4" title="Edit section: Instruction cycle">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="hatnote relarticle mainarticle">Main article: <a href="/wiki/Instruction_cycle" title="Instruction cycle">instruction cycle</a></div>
<p>In general, all CPUs, single-chip microprocessors or multi-chip implementations run programs by performing the following steps:</p>
<ol>
<li>Read an instruction and decode it</li>
<li>Find any associated data that is needed to process the instruction</li>
<li>Process the instruction</li>
<li>Write the results out</li>
</ol>
<p>The instruction cycle is repeated continuously until the power is turned off.</p>
<h3><span class="mw-headline" id="Increasing_execution_speed">Increasing execution speed</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Microarchitecture&amp;action=edit&amp;section=5" title="Edit section: Increasing execution speed">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Complicating this simple-looking series of steps is the fact that the memory hierarchy, which includes <a href="/wiki/Cache_(computing)" title="Cache (computing)">caching</a>, <a href="/wiki/Main_memory" title="Main memory" class="mw-redirect">main memory</a> and non-volatile storage like <a href="/wiki/Hard_disk" title="Hard disk" class="mw-redirect">hard disks</a> (where the program instructions and data reside), has always been slower than the processor itself. Step (2) often introduces a lengthy (in CPU terms) delay while the data arrives over the <a href="/wiki/Computer_bus" title="Computer bus" class="mw-redirect">computer bus</a>. A considerable amount of research has been put into designs that avoid these delays as much as possible. Over the years, a central goal was to execute more instructions in parallel, thus increasing the effective execution speed of a program. These efforts introduced complicated logic and circuit structures. Initially, these techniques could only be implemented on expensive mainframes or supercomputers due to the amount of circuitry needed for these techniques. As semiconductor manufacturing progressed, more and more of these techniques could be implemented on a single semiconductor chip. See <a href="/wiki/Moore%27s_law" title="Moore's law">Moore's law</a>.</p>
<h3><span class="mw-headline" id="Instruction_set_choice">Instruction set choice</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Microarchitecture&amp;action=edit&amp;section=6" title="Edit section: Instruction set choice">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Instruction sets have shifted over the years, from originally very simple to sometimes very complex (in various respects). In recent years, <a href="/wiki/Load-store_architecture" title="Load-store architecture" class="mw-redirect">load-store architectures</a>, <a href="/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a> and <a href="/wiki/Explicitly_Parallel_Instruction_Computing" title="Explicitly Parallel Instruction Computing" class="mw-redirect">EPIC</a> types have been in fashion. Architectures that are dealing with <a href="/wiki/Data_parallelism" title="Data parallelism">data parallelism</a> include <a href="/wiki/SIMD" title="SIMD">SIMD</a> and <a href="/wiki/Vector_processor" title="Vector processor">Vectors</a>. Some labels used to denote classes of CPU architectures are not particularly descriptive, especially so the CISC label; many early designs retroactively denoted "<a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer" class="mw-redirect">CISC</a>" are in fact significantly simpler than modern RISC processors (in several respects).</p>
<p>However, the choice of <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture" class="mw-redirect">instruction set architecture</a> may greatly affect the complexity of implementing high performance devices. The prominent strategy, used to develop the first RISC processors, was to simplify instructions to a minimum of individual semantic complexity combined with high encoding regularity and simplicity. Such uniform instructions were easily fetched, decoded and executed in a pipelined fashion and a simple strategy to reduce the number of logic levels in order to reach high operating frequencies; instruction cache-memories compensated for the higher operating frequency and inherently low <a href="/wiki/Code_density" title="Code density" class="mw-redirect">code density</a> while large register sets were used to factor out as much of the (slow) memory accesses as possible.</p>
<h3><span class="mw-headline" id="Instruction_pipelining">Instruction pipelining</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Microarchitecture&amp;action=edit&amp;section=7" title="Edit section: Instruction pipelining">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="hatnote relarticle mainarticle">Main article: <a href="/wiki/Instruction_pipeline" title="Instruction pipeline">instruction pipeline</a></div>
<p>One of the first, and most powerful, techniques to improve performance is the use of the <a href="/wiki/Instruction_pipeline" title="Instruction pipeline">instruction pipeline</a>. Early processor designs would carry out all of the steps above for one instruction before moving onto the next. Large portions of the circuitry were left idle at any one step; for instance, the instruction decoding circuitry would be idle during execution and so on.</p>
<p>Pipelines improve performance by allowing a number of instructions to work their way through the processor at the same time. In the same basic example, the processor would start to decode (step 1) a new instruction while the last one was waiting for results. This would allow up to four instructions to be "in flight" at one time, making the processor look four times as fast. Although any one instruction takes just as long to complete (there are still four steps) the CPU as a whole "retires" instructions much faster.</p>
<p>RISC make pipelines smaller and much easier to construct by cleanly separating each stage of the instruction process and making them take the same amount of time — one cycle. The processor as a whole operates in an <a href="/wiki/Assembly_line" title="Assembly line">assembly line</a> fashion, with instructions coming in one side and results out the other. Due to the reduced complexity of the <a href="/wiki/Classic_RISC_pipeline" title="Classic RISC pipeline">Classic RISC pipeline</a>, the pipelined core and an instruction cache could be placed on the same size die that would otherwise fit the core alone on a CISC design. This was the real reason that RISC was faster. Early designs like the <a href="/wiki/SPARC" title="SPARC">SPARC</a> and <a href="/wiki/MIPS_architecture" title="MIPS architecture" class="mw-redirect">MIPS</a> often ran over 10 times as fast as <a href="/wiki/Intel" title="Intel">Intel</a> and <a href="/wiki/Motorola" title="Motorola">Motorola</a> CISC solutions at the same clock speed and price.</p>
<p>Pipelines are by no means limited to RISC designs. By 1986 the top-of-the-line VAX implementation (<a href="/wiki/VAX_8000" title="VAX 8000">VAX 8800</a>) was a heavily pipelined design, slightly predating the first commercial MIPS and SPARC designs. Most modern CPUs (even embedded CPUs) are now pipelined, and microcoded CPUs with no pipelining are seen only in the most area-constrained embedded processors. Large CISC machines, from the VAX 8800 to the modern Pentium 4 and Athlon, are implemented with both microcode and pipelines. Improvements in pipelining and caching are the two major microarchitectural advances that have enabled processor performance to keep pace with the circuit technology on which they are based.</p>
<h3><span class="mw-headline" id="Cache">Cache</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Microarchitecture&amp;action=edit&amp;section=8" title="Edit section: Cache">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="hatnote relarticle mainarticle">Main article: <a href="/wiki/CPU_cache" title="CPU cache">CPU cache</a></div>
<p>It was not long before improvements in chip manufacturing allowed for even more circuitry to be placed on the die, and designers started looking for ways to use it. One of the most common was to add an ever-increasing amount of <a href="/wiki/CPU_cache" title="CPU cache">cache memory</a> on-die. Cache is simply very fast memory, memory that can be accessed in a few cycles as opposed to many needed to "talk" to main memory. The CPU includes a cache controller which automates reading and writing from the cache, if the data is already in the cache it simply "appears", whereas if it is not the processor is "stalled" while the cache controller reads it in.</p>
<p>RISC designs started adding cache in the mid-to-late 1980s, often only 4&#160;KB in total. This number grew over time, and typical CPUs now have at least 512&#160;KB, while more powerful CPUs come with 1 or 2 or even 4, 6, 8 or 12&#160;MB, organized in multiple levels of a <a href="/wiki/Memory_hierarchy" title="Memory hierarchy">memory hierarchy</a>. Generally speaking, more cache means more performance, due to reduced stalling.</p>
<p>Caches and pipelines were a perfect match for each other. Previously, it didn't make much sense to build a pipeline that could run faster than the access latency of off-chip memory. Using on-chip cache memory instead, meant that a pipeline could run at the speed of the cache access latency, a much smaller length of time. This allowed the operating frequencies of processors to increase at a much faster rate than that of off-chip memory.</p>
<h3><span class="mw-headline" id="Branch_prediction">Branch prediction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Microarchitecture&amp;action=edit&amp;section=9" title="Edit section: Branch prediction">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="hatnote relarticle mainarticle">Main article: <a href="/wiki/Branch_predictor" title="Branch predictor">Branch predictor</a></div>
<p>One barrier to achieving higher performance through instruction-level parallelism stems from pipeline stalls and flushes due to branches. Normally, whether a conditional branch will be taken isn't known until late in the pipeline as conditional branches depend on results coming from a register. From the time that the processor's instruction decoder has figured out that it has encountered a conditional branch instruction to the time that the deciding register value can be read out, the pipeline needs to be stalled for several cycles, or if it's not and the branch is taken, the pipeline needs to be flushed. As clock speeds increase the depth of the pipeline increases with it, and some modern processors may have 20 stages or more. On average, every fifth instruction executed is a branch, so without any intervention, that's a high amount of stalling.</p>
<p>Techniques such as <a href="/wiki/Branch_prediction" title="Branch prediction" class="mw-redirect">branch prediction</a> and <a href="/wiki/Speculative_execution" title="Speculative execution">speculative execution</a> are used to lessen these branch penalties. Branch prediction is where the hardware makes educated guesses on whether a particular branch will be taken. In reality one side or the other of the branch will be called much more often than the other. Modern designs have rather complex statistical prediction systems, which watch the results of past branches to predict the future with greater accuracy. The guess allows the hardware to prefetch instructions without waiting for the register read. Speculative execution is a further enhancement in which the code along the predicted path is not just prefetched but also executed before it is known whether the branch should be taken or not. This can yield better performance when the guess is good, with the risk of a huge penalty when the guess is bad because instructions need to be undone.</p>
<h3><span class="mw-headline" id="Superscalar">Superscalar</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Microarchitecture&amp;action=edit&amp;section=10" title="Edit section: Superscalar">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="hatnote relarticle mainarticle">Main article: <a href="/wiki/Superscalar" title="Superscalar" class="mw-redirect">Superscalar</a></div>
<p>Even with all of the added complexity and gates needed to support the concepts outlined above, improvements in semiconductor manufacturing soon allowed even more logic gates to be used.</p>
<p>In the outline above the processor processes parts of a single instruction at a time. Computer programs could be executed faster if multiple instructions were processed simultaneously. This is what <a href="/wiki/Superscalar" title="Superscalar" class="mw-redirect">superscalar</a> processors achieve, by replicating functional units such as ALUs. The replication of functional units was only made possible when the die area of a single-issue processor no longer stretched the limits of what could be reliably manufactured. By the late 1980s, superscalar designs started to enter the market place.</p>
<p>In modern designs it is common to find two load units, one store (many instructions have no results to store), two or more integer math units, two or more floating point units, and often a <a href="/wiki/SIMD" title="SIMD">SIMD</a> unit of some sort. The instruction issue logic grows in complexity by reading in a huge list of instructions from memory and handing them off to the different execution units that are idle at that point. The results are then collected and re-ordered at the end.</p>
<h3><span class="mw-headline" id="Out-of-order_execution">Out-of-order execution</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Microarchitecture&amp;action=edit&amp;section=11" title="Edit section: Out-of-order execution">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="hatnote relarticle mainarticle">Main article: <a href="/wiki/Out-of-order_execution" title="Out-of-order execution">Out-of-order execution</a></div>
<p>The addition of caches reduces the frequency or duration of stalls due to waiting for data to be fetched from the memory hierarchy, but does not get rid of these stalls entirely. In early designs a <i>cache miss</i> would force the cache controller to stall the processor and wait. Of course there may be some other instruction in the program whose data <i>is</i> available in the cache at that point. <a href="/wiki/Out-of-order_execution" title="Out-of-order execution">Out-of-order execution</a> allows that ready instruction to be processed while an older instruction waits on the cache, then re-orders the results to make it appear that everything happened in the programmed order. This technique is also used to avoid other operand dependency stalls, such as an instruction awaiting a result from a long latency floating-point operation or other multi-cycle operations.</p>
<h3><span class="mw-headline" id="Register_renaming">Register renaming</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Microarchitecture&amp;action=edit&amp;section=12" title="Edit section: Register renaming">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="hatnote relarticle mainarticle">Main article: <a href="/wiki/Register_renaming" title="Register renaming">Register renaming</a></div>
<p>Register renaming refers to a technique used to avoid unnecessary serialized execution of program instructions because of the reuse of the same registers by those instructions. Suppose we have two groups of instruction that will use the same <a href="/wiki/Processor_register" title="Processor register">register</a>. One set of instructions is executed first to leave the register to the other set, but if the other set is assigned to a different similar register, both sets of instructions can be executed in parallel (or) in series.</p>
<h3><span class="mw-headline" id="Multiprocessing_and_multithreading">Multiprocessing and multithreading</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Microarchitecture&amp;action=edit&amp;section=13" title="Edit section: Multiprocessing and multithreading">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="hatnote relarticle mainarticle">Main articles: <a href="/wiki/Multiprocessing" title="Multiprocessing">Multiprocessing</a> and <a href="/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">Multithreading (computer architecture)</a></div>
<p>Computer architects have become stymied by the growing mismatch in CPU operating frequencies and <a href="/wiki/Dynamic_random_access_memory" title="Dynamic random access memory" class="mw-redirect">DRAM</a> access times. None of the techniques that exploited instruction-level parallelism (ILP) within one program could make up for the long stalls that occurred when data had to be fetched from main memory. Additionally, the large transistor counts and high operating frequencies needed for the more advanced ILP techniques required power dissipation levels that could no longer be cheaply cooled. For these reasons, newer generations of computers have started to exploit higher levels of parallelism that exist outside of a single program or <a href="/wiki/Thread_(computing)" title="Thread (computing)">program thread</a>.</p>
<p>This trend is sometimes known as <i>throughput computing</i>. This idea originated in the mainframe market where <a href="/wiki/OLTP" title="OLTP" class="mw-redirect">online transaction processing</a> emphasized not just the execution speed of one transaction, but the capacity to deal with massive numbers of transactions. With transaction-based applications such as network routing and web-site serving greatly increasing in the last decade, the computer industry has re-emphasized capacity and throughput issues.</p>
<p>One technique of how this parallelism is achieved is through <a href="/wiki/Multiprocessing" title="Multiprocessing">multiprocessing</a> systems, computer systems with multiple CPUs. Once reserved for high-end <a href="/wiki/Mainframe_computer" title="Mainframe computer">mainframes</a> and <a href="/wiki/Supercomputer" title="Supercomputer">supercomputers</a>, small scale (2-8) multiprocessors servers have become commonplace for the small business market. For large corporations, large scale (16-256) multiprocessors are common. Even <a href="/wiki/Personal_computer" title="Personal computer">personal computers</a> with multiple CPUs have appeared since the 1990s.</p>
<p>With further transistor size reductions made available with semiconductor technology advances, <a href="/wiki/Multi-core_(computing)" title="Multi-core (computing)" class="mw-redirect">multicore CPUs</a> have appeared where multiple CPUs are implemented on the same silicon chip. Initially used in chips targeting embedded markets, where simpler and smaller CPUs would allow multiple instantiations to fit on one piece of silicon. By 2005, semiconductor technology allowed dual high-end desktop CPUs <i>CMP</i> chips to be manufactured in volume. Some designs, such as <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a>' <a href="/wiki/UltraSPARC_T1" title="UltraSPARC T1">UltraSPARC T1</a> have reverted to simpler (scalar, in-order) designs in order to fit more processors on one piece of silicon.</p>
<p>Another technique that has become more popular recently is <a href="/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">multithreading</a>. In multithreading, when the processor has to fetch data from slow system memory, instead of stalling for the data to arrive, the processor switches to another program or program thread which is ready to execute. Though this does not speed up a particular program/thread, it increases the overall system throughput by reducing the time the CPU is idle.</p>
<p>Conceptually, multithreading is equivalent to a <a href="/wiki/Context_switch" title="Context switch">context switch</a> at the operating system level. The difference is that a multithreaded CPU can do a thread switch in one CPU cycle instead of the hundreds or thousands of CPU cycles a context switch normally requires. This is achieved by replicating the state hardware (such as the <a href="/wiki/Register_file" title="Register file">register file</a> and <a href="/wiki/Program_counter" title="Program counter">program counter</a>) for each active thread.</p>
<p>A further enhancement is <a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">simultaneous multithreading</a>. This technique allows superscalar CPUs to execute instructions from different programs/threads simultaneously in the same cycle.</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Microarchitecture&amp;action=edit&amp;section=14" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="noprint portal tright" style="border:solid #aaa 1px;margin:0.5em 0 0.5em 1em">
<table style="background:#f9f9f9;font-size:85%;line-height:110%;max-width:175px">
<tr style="vertical-align:middle">
<td style="text-align:center"><a href="/wiki/File:Internet_map_1024.jpg" class="image"><img alt="Portal icon" src="//upload.wikimedia.org/wikipedia/commons/thumb/d/d2/Internet_map_1024.jpg/28px-Internet_map_1024.jpg" width="28" height="28" class="noviewer" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/d/d2/Internet_map_1024.jpg/42px-Internet_map_1024.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/d2/Internet_map_1024.jpg/56px-Internet_map_1024.jpg 2x" data-file-width="1280" data-file-height="1280" /></a></td>
<td style="padding:0 0.2em;vertical-align:middle;font-style:italic;font-weight:bold"><a href="/wiki/Portal:Computer_Science" title="Portal:Computer Science" class="mw-redirect">Computer Science portal</a></td>
</tr>
<tr style="vertical-align:middle">
<td style="text-align:center"><a href="/wiki/File:Nuvola_apps_ksim.png" class="image"><img alt="Portal icon" src="//upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/28px-Nuvola_apps_ksim.png" width="28" height="28" class="noviewer" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/42px-Nuvola_apps_ksim.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/56px-Nuvola_apps_ksim.png 2x" data-file-width="128" data-file-height="128" /></a></td>
<td style="padding:0 0.2em;vertical-align:middle;font-style:italic;font-weight:bold"><a href="/wiki/Portal:Electronics" title="Portal:Electronics">Electronics portal</a></td>
</tr>
</table>
</div>
<table class="mbox-small plainlinks sistersitebox" style="border:1px solid #aaa;background-color:#f9f9f9">
<tr>
<td class="mbox-image"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/30px-Commons-logo.svg.png" width="30" height="40" srcset="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/45px-Commons-logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/59px-Commons-logo.svg.png 2x" data-file-width="1024" data-file-height="1376" /></td>
<td class="mbox-text plainlist">Wikimedia Commons has media related to <i><b><a href="//commons.wikimedia.org/wiki/Category:Microarchitectures" class="extiw" title="commons:Category:Microarchitectures">Microarchitectures</a></b></i>.</td>
</tr>
</table>
<div class="div-col columns column-width" style="-moz-column-width: 25em; -webkit-column-width: 25em; column-width: 25em;">
<ul>
<li><a href="/wiki/List_of_AMD_CPU_microarchitectures" title="List of AMD CPU microarchitectures">List of AMD CPU microarchitectures</a></li>
<li><a href="/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">List of Intel CPU microarchitectures</a></li>
<li><a href="/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li>
<li><a href="/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></li>
<li><a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a> (DSP)</li>
<li><a href="/wiki/CPU_design" title="CPU design" class="mw-redirect">CPU design</a></li>
<li><a href="/wiki/Hardware_description_language" title="Hardware description language">Hardware description language</a> (HDL)</li>
<li><a href="/wiki/Hardware_architecture" title="Hardware architecture">Hardware architecture</a></li>
<li><a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard architecture</a></li>
<li><a href="/wiki/Von_Neumann_architecture" title="Von Neumann architecture">von Neumann architecture</a></li>
<li><a href="/wiki/Multi-core_(computing)" title="Multi-core (computing)" class="mw-redirect">Multi-core (computing)</a></li>
<li><a href="/wiki/Datapath" title="Datapath">Datapath</a></li>
<li><a href="/wiki/Dataflow_architecture" title="Dataflow architecture">Dataflow architecture</a></li>
<li><a href="/wiki/Very-large-scale_integration" title="Very-large-scale integration">Very-large-scale integration</a> (VLSI)</li>
<li><a href="/wiki/VHDL" title="VHDL">VHDL</a></li>
<li><a href="/wiki/Verilog" title="Verilog">Verilog</a></li>
<li><a href="/wiki/Stream_processing" title="Stream processing">Stream processing</a></li>
<li><a href="/wiki/Instruction_level_parallelism" title="Instruction level parallelism" class="mw-redirect">Instruction level parallelism</a> (ILP)</li>
</ul>
</div>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Microarchitecture&amp;action=edit&amp;section=15" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist" style="list-style-type: decimal;">
<ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text"><span class="citation book"><a rel="nofollow" class="external text" href="http://www.acm.org/education/education/curric_vols/CE-Final-Report.pdf"><i>Curriculum Guidelines for Undergraduate Degree Programs in Computer Engineering</i></a> <span style="font-size:85%;">(PDF)</span>. Association for Computing Machinery. 2004. p.&#160;60. <q>Comments on Computer Architecture and Organization: Computer architecture is a key component of computer engineering and the practicing computer engineer should have a practical understanding of this topic...</q></span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMicroarchitecture&amp;rft.btitle=Curriculum+Guidelines+for+Undergraduate+Degree+Programs+in+Computer+Engineering&amp;rft.date=2004&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.acm.org%2Feducation%2Feducation%2Fcurric_vols%2FCE-Final-Report.pdf&amp;rft.pages=60&amp;rft.pub=Association+for+Computing+Machinery&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><span class="citation book">Miles Murdocca and Vincent Heuring (2007). <i>Computer Architecture and Organization, An Integrated Approach</i>. Wiley. p.&#160;151.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMicroarchitecture&amp;rft.aulast=Miles+Murdocca+and+Vincent+Heuring&amp;rft.au=Miles+Murdocca+and+Vincent+Heuring&amp;rft.btitle=Computer+Architecture+and+Organization%2C+An+Integrated+Approach&amp;rft.date=2007&amp;rft.genre=book&amp;rft.pages=151&amp;rft.pub=Wiley&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><span class="citation book">Clements, Alan. <i>Principles of Computer Hardware</i> (Fourth ed.). pp.&#160;1–2.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMicroarchitecture&amp;rft.au=Clements%2C+Alan&amp;rft.aufirst=Alan&amp;rft.aulast=Clements&amp;rft.btitle=Principles+of+Computer+Hardware&amp;rft.edition=Fourth&amp;rft.genre=book&amp;rft.pages=1-2&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><span class="citation book">Michael J. Flynn (2007). <i>Computer Architecture Pipelined and parallel Processor Design</i>. Jones and Bartlett. pp.&#160;1–3.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMicroarchitecture&amp;rft.aulast=Michael+J.+Flynn&amp;rft.au=Michael+J.+Flynn&amp;rft.btitle=Computer+Architecture+Pipelined+and+parallel+Processor+Design&amp;rft.date=2007&amp;rft.genre=book&amp;rft.pages=1-3&amp;rft.pub=Jones+and+Bartlett&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-hennessy-5"><span class="mw-cite-backlink">^ <a href="#cite_ref-hennessy_5-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-hennessy_5-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation book">John L. Hennessy and David A. Patterson (2006). <i>Computer Architecture: A Quantitative Approach</i> (Fourth ed.). Morgan Kaufmann Publishers, Inc. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-12-370490-1" title="Special:BookSources/0-12-370490-1">0-12-370490-1</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMicroarchitecture&amp;rft.au=John+L.+Hennessy+and+David+A.+Patterson&amp;rft.aulast=John+L.+Hennessy+and+David+A.+Patterson&amp;rft.btitle=Computer+Architecture%3A+A+Quantitative+Approach&amp;rft.date=2006&amp;rft.edition=Fourth&amp;rft.genre=book&amp;rft.isbn=0-12-370490-1&amp;rft.pub=Morgan+Kaufmann+Publishers%2C+Inc&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
</ol>
</div>
<h2><span class="mw-headline" id="Further_reading">Further reading</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Microarchitecture&amp;action=edit&amp;section=16" title="Edit section: Further reading">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li><span class="citation book">D. Patterson and J. Hennessy (2004-08-02). <i>Computer Organization and Design: The Hardware/Software Interface</i>. Morgan Kaufmann Publishers, Inc. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/1-55860-604-1" title="Special:BookSources/1-55860-604-1">1-55860-604-1</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMicroarchitecture&amp;rft.au=D.+Patterson+and+J.+Hennessy&amp;rft.aulast=D.+Patterson+and+J.+Hennessy&amp;rft.btitle=Computer+Organization+and+Design%3A+The+Hardware%2FSoftware+Interface&amp;rft.date=2004-08-02&amp;rft.genre=book&amp;rft.isbn=1-55860-604-1&amp;rft.pub=Morgan+Kaufmann+Publishers%2C+Inc.&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><span class="citation book">V. C. Hamacher, Z. G. Vrasenic, and S. G. Zaky (2001-08-02). <i>Computer Organization</i>. McGraw-Hill. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-07-232086-9" title="Special:BookSources/0-07-232086-9">0-07-232086-9</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMicroarchitecture&amp;rft.aulast=V.+C.+Hamacher%2C+Z.+G.+Vrasenic%2C+and+S.+G.+Zaky&amp;rft.au=V.+C.+Hamacher%2C+Z.+G.+Vrasenic%2C+and+S.+G.+Zaky&amp;rft.btitle=Computer+Organization&amp;rft.date=2001-08-02&amp;rft.genre=book&amp;rft.isbn=0-07-232086-9&amp;rft.pub=McGraw-Hill&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><span class="citation book">William Stallings (2002-07-15). <i>Computer Organization and Architecture</i>. Prentice Hall. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-13-035119-9" title="Special:BookSources/0-13-035119-9">0-13-035119-9</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMicroarchitecture&amp;rft.aulast=William+Stallings&amp;rft.au=William+Stallings&amp;rft.btitle=Computer+Organization+and+Architecture&amp;rft.date=2002-07-15&amp;rft.genre=book&amp;rft.isbn=0-13-035119-9&amp;rft.pub=Prentice+Hall&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><span class="citation book">J. P. Hayes (2002-09-03). <i>Computer Architecture and Organization</i>. McGraw-Hill. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-07-286198-3" title="Special:BookSources/0-07-286198-3">0-07-286198-3</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMicroarchitecture&amp;rft.au=J.+P.+Hayes&amp;rft.aulast=J.+P.+Hayes&amp;rft.btitle=Computer+Architecture+and+Organization&amp;rft.date=2002-09-03&amp;rft.genre=book&amp;rft.isbn=0-07-286198-3&amp;rft.pub=McGraw-Hill&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><span class="citation book">Gary Michael Schneider (1985). <i>The Principles of Computer Organization</i>. Wiley. pp.&#160;6–7. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-471-88552-5" title="Special:BookSources/0-471-88552-5">0-471-88552-5</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMicroarchitecture&amp;rft.au=Gary+Michael+Schneider&amp;rft.aulast=Gary+Michael+Schneider&amp;rft.btitle=The+Principles+of+Computer+Organization&amp;rft.date=1985&amp;rft.genre=book&amp;rft.isbn=0-471-88552-5&amp;rft.pages=6-7&amp;rft.pub=Wiley&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><span class="citation book">M. Morris Mano (1992-10-19). <i>Computer System Architecture</i>. Prentice Hall. p.&#160;3. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-13-175563-3" title="Special:BookSources/0-13-175563-3">0-13-175563-3</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMicroarchitecture&amp;rft.aulast=M.+Morris+Mano&amp;rft.au=M.+Morris+Mano&amp;rft.btitle=Computer+System+Architecture&amp;rft.date=1992-10-19&amp;rft.genre=book&amp;rft.isbn=0-13-175563-3&amp;rft.pages=3&amp;rft.pub=Prentice+Hall&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><span class="citation book">Mostafa Abd-El-Barr and Hesham El-Rewini (2004-12-03). <i>Fundamentals of Computer Organization and Architecture</i>. Wiley-Interscience. p.&#160;1. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-471-46741-3" title="Special:BookSources/0-471-46741-3">0-471-46741-3</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMicroarchitecture&amp;rft.aulast=Mostafa+Abd-El-Barr+and+Hesham+El-Rewini&amp;rft.au=Mostafa+Abd-El-Barr+and+Hesham+El-Rewini&amp;rft.btitle=Fundamentals+of+Computer+Organization+and+Architecture&amp;rft.date=2004-12-03&amp;rft.genre=book&amp;rft.isbn=0-471-46741-3&amp;rft.pages=1&amp;rft.pub=Wiley-Interscience&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><a rel="nofollow" class="external text" href="http://www.extremetech.com/article2/0,1697,17414,00.asp">PC Processor Microarchitecture</a></li>
<li><a rel="nofollow" class="external text" href="http://www.caamp.info">Computer Architecture: A Minimalist Perspective - book webpage</a></li>
</ul>
<table class="navbox" style="border-spacing:0">
<tr>
<td style="padding:2px">
<table class="nowraplinks collapsible collapsed navbox-inner" style="border-spacing:0;background:transparent;color:inherit">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="/wiki/Template:CPU_technologies" title="Template:CPU technologies"><span title="View this template" style=";;background:none transparent;border:none;">v</span></a></li>
<li class="nv-talk"><a href="/wiki/Template_talk:CPU_technologies" title="Template talk:CPU technologies"><span title="Discuss this template" style=";;background:none transparent;border:none;">t</span></a></li>
<li class="nv-edit"><a class="external text" href="//en.wikipedia.org/w/index.php?title=Template:CPU_technologies&amp;action=edit"><span title="Edit this template" style=";;background:none transparent;border:none;">e</span></a></li>
</ul>
</div>
<div style="font-size:114%"><a href="/wiki/Central_processing_unit" title="Central processing unit">CPU technologies</a></div>
</th>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Computer_architecture" title="Computer architecture">Architecture</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard</a> (<a href="/wiki/Modified_Harvard_architecture" title="Modified Harvard architecture">Modified Harvard</a>)</li>
<li><a href="/wiki/Von_Neumann_architecture" title="Von Neumann architecture">von Neumann</a></li>
<li><a href="/wiki/Dataflow_architecture" title="Dataflow architecture">Dataflow</a></li>
<li><a href="/wiki/Transport_triggered_architecture" title="Transport triggered architecture">TTA</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Instruction_set" title="Instruction set">Instruction set</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Application-specific_instruction-set_processor" title="Application-specific instruction-set processor" class="mw-redirect">ASIP</a></li>
<li><a href="/wiki/Complex_instruction_set_computing" title="Complex instruction set computing">CISC</a></li>
<li><a href="/wiki/Explicit_Data_Graph_Execution" title="Explicit Data Graph Execution">EDGE</a></li>
<li><a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></li>
<li><a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a></li>
<li><a href="/wiki/One_instruction_set_computer" title="One instruction set computer">OISC</a></li>
<li><a href="/wiki/Reduced_instruction_set_computing" title="Reduced instruction set computing">RISC</a></li>
<li><a href="/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a></li>
<li><a href="/wiki/No_instruction_set_computing" title="No instruction set computing">NISC</a></li>
<li><a href="/wiki/Zero_instruction_set_computer" title="Zero instruction set computer">ZISC</a></li>
<li><a href="/wiki/TRIPS_architecture" title="TRIPS architecture">TRIPS</a></li>
<li><a href="/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word size</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/1-bit_architecture" title="1-bit architecture">1-bit</a></li>
<li><a href="/wiki/4-bit" title="4-bit">4-bit</a></li>
<li><a href="/wiki/8-bit" title="8-bit">8-bit</a></li>
<li><a href="/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">9-bit</a></li>
<li><a href="/wiki/Ferranti_Mercury" title="Ferranti Mercury">10-bit</a></li>
<li><a href="/wiki/12-bit" title="12-bit">12-bit</a></li>
<li><a href="/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">15-bit</a></li>
<li><a href="/wiki/16-bit" title="16-bit">16-bit</a></li>
<li><a href="/wiki/18-bit" title="18-bit">18-bit</a></li>
<li><a href="/wiki/Z3_(computer)" title="Z3 (computer)">22-bit</a></li>
<li><a href="/wiki/24-bit" title="24-bit">24-bit</a></li>
<li><a href="/wiki/UNIVAC_III" title="UNIVAC III">25-bit</a></li>
<li><a href="/wiki/Saturn_Launch_Vehicle_Digital_Computer" title="Saturn Launch Vehicle Digital Computer">26-bit</a></li>
<li><a href="/wiki/D-17B" title="D-17B">27-bit</a></li>
<li><a href="/wiki/31-bit" title="31-bit">31-bit</a></li>
<li><a href="/wiki/32-bit" title="32-bit">32-bit</a></li>
<li><a href="/wiki/ZEBRA_(computer)" title="ZEBRA (computer)">33-bit</a></li>
<li><a href="/wiki/Fast_Universal_Digital_Computer_M-2" title="Fast Universal Digital Computer M-2">34-bit</a></li>
<li><a href="/wiki/36-bit" title="36-bit">36-bit</a></li>
<li><a href="/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">39-bit</a></li>
<li><a href="/wiki/IAS_machine" title="IAS machine">40-bit</a></li>
<li><a href="/wiki/48-bit" title="48-bit">48-bit</a></li>
<li><a href="/wiki/Atanasoff%E2%80%93Berry_computer" title="Atanasoff–Berry computer">50-bit</a></li>
<li><a href="/wiki/60-bit" title="60-bit">60-bit</a></li>
<li><a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a></li>
<li><a href="/wiki/128-bit" title="128-bit">128-bit</a></li>
<li><a href="/wiki/256-bit" title="256-bit">256-bit</a></li>
<li><a href="/wiki/512-bit" title="512-bit">512-bit</a></li>
<li><a href="/wiki/Word_(computer_architecture)#Variable_word_architectures" title="Word (computer architecture)">variable</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Instruction_cycle" title="Instruction cycle">Execution</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Instruction_pipeline" title="Instruction pipeline">Instruction pipelining</a>
<ul>
<li><a href="/wiki/Bubble_(computing)" title="Bubble (computing)">Bubble</a></li>
<li><a href="/wiki/Operand_forwarding" title="Operand forwarding">Operand forwarding</a></li>
</ul>
</li>
<li><a href="/wiki/Out-of-order_execution" title="Out-of-order execution">Out-of-order execution</a>
<ul>
<li><a href="/wiki/Register_renaming" title="Register renaming">Register renaming</a></li>
</ul>
</li>
<li><a href="/wiki/Speculative_execution" title="Speculative execution">Speculative execution</a>
<ul>
<li><a href="/wiki/Branch_predictor" title="Branch predictor">Branch predictor</a></li>
<li><a href="/wiki/Memory_dependence_prediction" title="Memory dependence prediction">Memory dependence prediction</a></li>
</ul>
</li>
<li><a href="/wiki/Hazard_(computer_architecture)" title="Hazard (computer architecture)">Hazards</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Parallel_computing" title="Parallel computing">Parallel level</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Bit-level_parallelism" title="Bit-level parallelism">Bit</a>
<ul>
<li><a href="/wiki/Bit-serial_architecture" title="Bit-serial architecture">Bit-serial</a></li>
<li><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word</a></li>
</ul>
</li>
<li><a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">Instruction</a>
<ul>
<li><a href="/wiki/Scalar_processor" title="Scalar processor">Scalar</a></li>
<li><a href="/wiki/Superscalar" title="Superscalar" class="mw-redirect">Superscalar</a></li>
</ul>
</li>
<li><a href="/wiki/Data_parallelism" title="Data parallelism">Data</a>
<ul>
<li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li>
</ul>
</li>
<li><a href="/wiki/Memory-level_parallelism" title="Memory-level parallelism">Memory</a></li>
<li><a href="/wiki/Task_parallelism" title="Task parallelism">Task</a>
<ul>
<li><a href="/wiki/Thread_(computing)" title="Thread (computing)">Thread</a></li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">Multithreading</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Temporal_multithreading" title="Temporal multithreading">Temporal multithreading</a></li>
<li><a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous multithreading</a>
<ul>
<li><a href="/wiki/Hyper-threading" title="Hyper-threading">Hyper-threading</a></li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Flynn%27s_taxonomy" title="Flynn's taxonomy">Flynn's taxonomy</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/SISD" title="SISD">SISD</a></li>
<li><a href="/wiki/SIMD" title="SIMD">SIMD</a></li>
<li><a href="/wiki/MISD" title="MISD">MISD</a></li>
<li><a href="/wiki/MIMD" title="MIMD">MIMD</a>
<ul>
<li><a href="/wiki/SPMD" title="SPMD">SPMD</a></li>
</ul>
</li>
<li><a href="/wiki/Addressing_mode" title="Addressing mode">Addressing mode</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Types</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a> (DSP)</li>
<li><a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li>
<li><a href="/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></li>
<li><a href="/wiki/Physics_processing_unit" title="Physics processing unit">Physics processing unit</a></li>
<li><a href="/wiki/System_on_a_chip" title="System on a chip">System on a chip</a> (SoC)</li>
<li><a href="/wiki/Cellular_architecture" title="Cellular architecture">Cellular</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Components</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Address_generation_unit" title="Address generation unit">Address generation unit</a> (AGU)</li>
<li><a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic logic unit</a> (ALU)</li>
<li><a href="/wiki/Barrel_shifter" title="Barrel shifter">Barrel shifter</a></li>
<li><a href="/wiki/Floating-point_unit" title="Floating-point unit">Floating-point unit</a> (FPU)</li>
<li><a href="/wiki/Back-side_bus" title="Back-side bus">Back-side bus</a></li>
<li>(<a href="/wiki/Multiplexer" title="Multiplexer">Multiplexer</a>, <a href="/wiki/Demultiplexer" title="Demultiplexer" class="mw-redirect">Demultiplexer</a>)</li>
<li><a href="/wiki/Processor_register" title="Processor register">Registers</a></li>
<li><a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a> (MMU)</li>
<li><a href="/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer</a> (TLB)</li>
<li><a href="/wiki/CPU_cache" title="CPU cache">Cache</a></li>
<li><a href="/wiki/Register_file" title="Register file">Register file</a></li>
<li><a href="/wiki/Microcode" title="Microcode">Microcode</a></li>
<li><a href="/wiki/Control_unit" title="Control unit">Control unit</a></li>
<li><a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Power_management" title="Power management">Power<br />
management</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a></li>
<li><a href="/wiki/Advanced_Configuration_and_Power_Interface" title="Advanced Configuration and Power Interface">ACPI</a></li>
<li><a href="/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">Dynamic frequency scaling</a></li>
<li><a href="/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">Dynamic voltage scaling</a></li>
<li><a href="/wiki/Clock_gating" title="Clock gating">Clock gating</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">CPU hardware <a href="/wiki/Computer_security" title="Computer security">security</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/NX_bit" title="NX bit">NX bit</a></li>
<li><a href="/wiki/Hardware_restriction" title="Hardware restriction">Hardware restriction</a> (<a href="/wiki/Firmware" title="Firmware">firmware</a>)</li>
<li><a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">Trusted Execution Technology</a></li>
<li><a href="/wiki/Secure_cryptoprocessor" title="Secure cryptoprocessor">Secure cryptoprocessor</a></li>
<li><a href="/wiki/Hardware_security_module" title="Hardware security module">Hardware security module</a></li>
<li><a href="/wiki/Hengzhi_chip" title="Hengzhi chip">Hengzhi chip</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
</table>


<!-- 
NewPP limit report
Parsed by mw1239
Cached time: 20150917225759
Cache expiry: 2592000
Dynamic content: false
CPU time usage: 0.220 seconds
Real time usage: 0.465 seconds
Preprocessor visited node count: 1063/1000000
Preprocessor generated node count: 0/1500000
Post‐expand include size: 48563/2097152 bytes
Template argument size: 295/2097152 bytes
Highest expansion depth: 9/40
Expensive parser function count: 2/500
Lua time usage: 0.078/10.000 seconds
Lua memory usage: 3.97 MB/50 MB
Number of Wikibase entities loaded: 1-->

<!-- 
Transclusion expansion time report (%,ms,calls,template)
100.00%  370.184      1 - -total
 60.61%  224.360     12 - Template:Cite_book
 58.87%  217.936      1 - Template:Reflist
  9.34%   34.575      1 - Template:Refimprove
  8.11%   30.026      1 - Template:Ambox
  6.74%   24.965      1 - Template:Commons_category
  5.13%   18.999      1 - Template:Redirect
  4.67%   17.287      1 - Template:CPU_technologies
  3.95%   14.634      1 - Template:Navbox
  3.36%   12.422      8 - Template:Main
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:1410175-0!*!0!!en!4!* and timestamp 20150917225759 and revision id 681263813
 -->
<noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Microarchitecture&amp;oldid=681263813">https://en.wikipedia.org/w/index.php?title=Microarchitecture&amp;oldid=681263813</a>"					</div>
				<div id='catlinks' class='catlinks'><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Central_processing_unit" title="Category:Central processing unit">Central processing unit</a></li><li><a href="/wiki/Category:Instruction_processing" title="Category:Instruction processing">Instruction processing</a></li><li><a href="/wiki/Category:Microarchitectures" title="Category:Microarchitectures">Microarchitectures</a></li><li><a href="/wiki/Category:Microprocessors" title="Category:Microprocessors">Microprocessors</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Articles_needing_additional_references_from_January_2010" title="Category:Articles needing additional references from January 2010">Articles needing additional references from January 2010</a></li><li><a href="/wiki/Category:All_articles_needing_additional_references" title="Category:All articles needing additional references">All articles needing additional references</a></li><li><a href="/wiki/Category:Commons_category_with_local_link_same_as_on_Wikidata" title="Category:Commons category with local link same as on Wikidata">Commons category with local link same as on Wikidata</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>

			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-createaccount"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Microarchitecture&amp;type=signup" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Microarchitecture" title="You're encouraged to log in; however, it's not mandatory. [o]" accesskey="o">Log in</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
															<li  id="ca-nstab-main" class="selected"><span><a href="/wiki/Microarchitecture"  title="View the content page [c]" accesskey="c">Article</a></span></li>
															<li  id="ca-talk"><span><a href="/wiki/Talk:Microarchitecture"  title="Discussion about the content page [t]" accesskey="t" rel="discussion">Talk</a></span></li>
													</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<h3 id="p-variants-label">
							<span>Variants</span><a href="#"></a>
						</h3>

						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
															<li id="ca-view" class="selected"><span><a href="/wiki/Microarchitecture" >Read</a></span></li>
															<li id="ca-edit"><span><a href="/w/index.php?title=Microarchitecture&amp;action=edit"  title="Edit this page [e]" accesskey="e">Edit</a></span></li>
															<li id="ca-history" class="collapsible"><span><a href="/w/index.php?title=Microarchitecture&amp;action=history"  title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>
													</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<h3 id="p-cactions-label"><span>More</span><a href="#"></a></h3>

						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>

						<form action="/w/index.php" id="searchform">
							<div id="simpleSearch">
							<input type="search" name="search" placeholder="Search" title="Search Wikipedia [f]" accesskey="f" id="searchInput" /><input type="hidden" value="Special:Search" name="title" /><input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton" /><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton" />							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="/wiki/Main_Page"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id='p-navigation' aria-labelledby='p-navigation-label'>
			<h3 id='p-navigation-label'>Navigation</h3>

			<div class="body">
									<ul>
						<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikipedia store">Wikipedia store</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-interaction' aria-labelledby='p-interaction-label'>
			<h3 id='p-interaction-label'>Interaction</h3>

			<div class="body">
									<ul>
						<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-tb' aria-labelledby='p-tb-label'>
			<h3 id='p-tb-label'>Tools</h3>

			<div class="body">
									<ul>
						<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/Microarchitecture" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/Microarchitecture" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="/w/index.php?title=Microarchitecture&amp;oldid=681263813" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=Microarchitecture&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="//www.wikidata.org/wiki/Q259864" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=Microarchitecture&amp;id=681263813" title="Information on how to cite this page">Cite this page</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-coll-print_export' aria-labelledby='p-coll-print_export-label'>
			<h3 id='p-coll-print_export-label'>Print/export</h3>

			<div class="body">
									<ul>
						<li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=Microarchitecture">Create a book</a></li><li id="coll-download-as-rdf2latex"><a href="/w/index.php?title=Special:Book&amp;bookcmd=render_article&amp;arttitle=Microarchitecture&amp;oldid=681263813&amp;writer=rdf2latex">Download as PDF</a></li><li id="t-print"><a href="/w/index.php?title=Microarchitecture&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-lang' aria-labelledby='p-lang-label'>
			<h3 id='p-lang-label'>Languages</h3>

			<div class="body">
									<ul>
						<li class="interlanguage-link interwiki-ca"><a href="//ca.wikipedia.org/wiki/Microarquitectura" title="Microarquitectura – Catalan" lang="ca" hreflang="ca">Català</a></li><li class="interlanguage-link interwiki-cs"><a href="//cs.wikipedia.org/wiki/Mikroarchitektura" title="Mikroarchitektura – Czech" lang="cs" hreflang="cs">Čeština</a></li><li class="interlanguage-link interwiki-de"><a href="//de.wikipedia.org/wiki/Mikroarchitektur" title="Mikroarchitektur – German" lang="de" hreflang="de">Deutsch</a></li><li class="interlanguage-link interwiki-el"><a href="//el.wikipedia.org/wiki/%CE%9C%CE%B9%CE%BA%CF%81%CE%BF%CE%B1%CF%81%CF%87%CE%B9%CF%84%CE%B5%CE%BA%CF%84%CE%BF%CE%BD%CE%B9%CE%BA%CE%AE" title="Μικροαρχιτεκτονική – Greek" lang="el" hreflang="el">Ελληνικά</a></li><li class="interlanguage-link interwiki-es"><a href="//es.wikipedia.org/wiki/Microarquitectura" title="Microarquitectura – Spanish" lang="es" hreflang="es">Español</a></li><li class="interlanguage-link interwiki-fr"><a href="//fr.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture – French" lang="fr" hreflang="fr">Français</a></li><li class="interlanguage-link interwiki-ko"><a href="//ko.wikipedia.org/wiki/%EB%A7%88%EC%9D%B4%ED%81%AC%EB%A1%9C%EC%95%84%ED%82%A4%ED%85%8D%EC%B2%98" title="마이크로아키텍처 – Korean" lang="ko" hreflang="ko">한국어</a></li><li class="interlanguage-link interwiki-it"><a href="//it.wikipedia.org/wiki/Microarchitettura" title="Microarchitettura – Italian" lang="it" hreflang="it">Italiano</a></li><li class="interlanguage-link interwiki-lv"><a href="//lv.wikipedia.org/wiki/Mikroarhitekt%C5%ABra" title="Mikroarhitektūra – Latvian" lang="lv" hreflang="lv">Latviešu</a></li><li class="interlanguage-link interwiki-hu"><a href="//hu.wikipedia.org/wiki/Mikroarchitekt%C3%BAra" title="Mikroarchitektúra – Hungarian" lang="hu" hreflang="hu">Magyar</a></li><li class="interlanguage-link interwiki-ms"><a href="//ms.wikipedia.org/wiki/Seni_bina_mikro" title="Seni bina mikro – Malay" lang="ms" hreflang="ms">Bahasa Melayu</a></li><li class="interlanguage-link interwiki-ja"><a href="//ja.wikipedia.org/wiki/%E3%83%9E%E3%82%A4%E3%82%AF%E3%83%AD%E3%82%A2%E3%83%BC%E3%82%AD%E3%83%86%E3%82%AF%E3%83%81%E3%83%A3" title="マイクロアーキテクチャ – Japanese" lang="ja" hreflang="ja">日本語</a></li><li class="interlanguage-link interwiki-pl"><a href="//pl.wikipedia.org/wiki/Mikroarchitektura_procesora" title="Mikroarchitektura procesora – Polish" lang="pl" hreflang="pl">Polski</a></li><li class="interlanguage-link interwiki-pt"><a href="//pt.wikipedia.org/wiki/Microarquitetura" title="Microarquitetura – Portuguese" lang="pt" hreflang="pt">Português</a></li><li class="interlanguage-link interwiki-ru"><a href="//ru.wikipedia.org/wiki/%D0%9C%D0%B8%D0%BA%D1%80%D0%BE%D0%B0%D1%80%D1%85%D0%B8%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D0%B0" title="Микроархитектура – Russian" lang="ru" hreflang="ru">Русский</a></li><li class="interlanguage-link interwiki-simple"><a href="//simple.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture – Simple English" lang="simple" hreflang="simple">Simple English</a></li><li class="interlanguage-link interwiki-sk"><a href="//sk.wikipedia.org/wiki/Mikroarchitekt%C3%BAra" title="Mikroarchitektúra – Slovak" lang="sk" hreflang="sk">Slovenčina</a></li><li class="interlanguage-link interwiki-th"><a href="//th.wikipedia.org/wiki/%E0%B8%AA%E0%B8%96%E0%B8%B2%E0%B8%9B%E0%B8%B1%E0%B8%95%E0%B8%A2%E0%B8%81%E0%B8%A3%E0%B8%A3%E0%B8%A1%E0%B9%84%E0%B8%A1%E0%B9%82%E0%B8%84%E0%B8%A3" title="สถาปัตยกรรมไมโคร – Thai" lang="th" hreflang="th">ไทย</a></li><li class="interlanguage-link interwiki-tr"><a href="//tr.wikipedia.org/wiki/Bilgisayar_organizasyonu" title="Bilgisayar organizasyonu – Turkish" lang="tr" hreflang="tr">Türkçe</a></li><li class="interlanguage-link interwiki-uk"><a href="//uk.wikipedia.org/wiki/%D0%9C%D1%96%D0%BA%D1%80%D0%BE%D0%B0%D1%80%D1%85%D1%96%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D0%B0" title="Мікроархітектура – Ukrainian" lang="uk" hreflang="uk">Українська</a></li><li class="interlanguage-link interwiki-zh"><a href="//zh.wikipedia.org/wiki/%E5%BE%AE%E6%9E%B6%E6%A7%8B" title="微架構 – Chinese" lang="zh" hreflang="zh">中文</a></li><li class="uls-p-lang-dummy"><a href="#"></a></li>					</ul>
				<div class='after-portlet after-portlet-lang'><span class="wb-langlinks-edit wb-langlinks-link"><a href="//www.wikidata.org/wiki/Q259864#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>			</div>
		</div>
				</div>
		</div>
		<div id="footer" role="contentinfo">
							<ul id="footer-info">
											<li id="footer-info-lastmod"> This page was last modified on 16 September 2015, at 05:14.</li>
											<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//wikimediafoundation.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//wikimediafoundation.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
									</ul>
							<ul id="footer-places">
											<li id="footer-places-privacy"><a href="//wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
											<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
											<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
											<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
											<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
											<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=Microarchitecture&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
									</ul>
										<ul id="footer-icons" class="noprint">
											<li id="footer-copyrightico">
							<a href="//wikimediafoundation.org/"><img src="/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a>						</li>
											<li id="footer-poweredbyico">
							<a href="//www.mediawiki.org/"><img src="/static/1.26wmf23/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/1.26wmf23/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /static/1.26wmf23/resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31" /></a>						</li>
									</ul>
						<div style="clear:both"></div>
		</div>
		<script>window.RLQ = window.RLQ || []; window.RLQ.push( function () {
mw.loader.state({"ext.globalCssJs.site":"ready","ext.globalCssJs.user":"ready","user":"ready","user.groups":"ready"});
} );</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.cite.styles%7Cext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cfeatured-articles-links%2CrefToolbar%2Cswitcher%2Cteahouse%7Cext.wikimediaBadges&amp;only=styles&amp;skin=vector" />
<script>window.RLQ = window.RLQ || []; window.RLQ.push( function () {
mw.loader.load(["ext.cite.a11y","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.cirrusSearch.loggingSchema","mmv.bootstrap.autostart","ext.eventLogging.subscriber","ext.wikimediaEvents","ext.wikimediaEvents.geoFeatures","ext.navigationTiming","ext.gadget.teahouse","ext.gadget.ReferenceTooltips","ext.gadget.DRN-wizard","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.switcher","ext.gadget.featured-articles-links","ext.visualEditor.targetLoader","schema.UniversalLanguageSelector","ext.uls.eventlogger","ext.uls.interlanguage"]);
} );</script><script>window.RLQ = window.RLQ || []; window.RLQ.push( function () {
mw.config.set({"wgBackendResponseTime":80,"wgHostname":"mw1258"});
} );</script>
	</body>
</html>
