\t (00:00:04) allegro 16.6 S042 (v16-6-112DG) Windows 32
\t (00:00:04)     Journal start - Thu Mar 10 14:09:51 2016
\t (00:00:04)         Host=DART User=Dart Pid=4508 CPUs=4
\t (00:00:04) CmdLine= C:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:04) 
\t (00:00:06) Opening existing design...
\d (00:00:06) Design opened: C:/Users/Dart/Desktop/FMCW/FMCW/PCB/Transmitter/psm/footprints/fox801.dra
\i (00:00:06) trapsize 1990
\i (00:00:06) trapsize 1944
\i (00:00:06) trapsize 1998
\i (00:00:06) trapsize 1704
\i (00:00:06) trapsize 1704
\i (00:00:07) generaledit 
\i (00:00:17) open 
\i (00:00:38) fillin "C:\Users\Dart\Desktop\FMCW\FMCW\PCB\Transmitter\PLL_VCO_FINAL.brd"
\i (00:00:38) cd "C:\Users\Dart\Desktop\FMCW\FMCW\PCB\Transmitter"
\t (00:00:39) Opening existing design...
\t (00:00:39) Grids are drawn 4.00, 4.00 apart for enhanced viewability.
\i (00:00:39) trapsize 416
\i (00:00:39) trapsize 407
\i (00:00:39) trapsize 416
\t (00:00:40) Grids are drawn 4.00, 4.00 apart for enhanced viewability.
\i (00:00:40) trapsize 416
\t (00:00:40)     Journal end - Thu Mar 10 14:10:27 2016
