// Seed: 414857248
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd8,
    parameter id_3 = 32'd16
) (
    _id_1
);
  inout wire _id_1;
  parameter id_2 = -1'b0;
  wire [id_1 : ""] _id_3[-1 'b0 : 1];
  assign id_3 = ~~1;
  localparam [1 : -1] id_4 = -1 << id_2, id_5 = id_5, id_6 = 1, id_7 = (-1 == -1);
  reg id_8[1 : 1], id_9;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  always
    if (-1) id_9 <= -1 - -1;
    else $unsigned(id_3);
  ;
  wire id_10;
  ;
  assign id_9 = 1;
  integer id_11;
  assign id_3 = id_2;
  wire id_12, id_13, id_14, id_15;
  wire [-1 : id_3] id_16, id_17;
  integer id_18;
  assign id_16 = !1;
endmodule
