#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001044f60 .scope module, "tb_clk_div" "tb_clk_div" 2 3;
 .timescale -9 -11;
v000000000108a8e0_0 .var "clk", 0 0;
v000000000108a980_0 .var "rst", 0 0;
v000000000108aa20_0 .net "s", 0 0, v000000000108a840_0;  1 drivers
S_00000000010450f0 .scope module, "tb" "clk_div" 2 6, 3 1 0, S_0000000001044f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "s";
P_0000000001177b20 .param/l "S0" 0 3 8, C4<0>;
P_0000000001177b58 .param/l "S1" 0 3 8, C4<1>;
v0000000001045280_0 .net "clk", 0 0, v000000000108a8e0_0;  1 drivers
v0000000001033e80_0 .var/i "clkCount", 31 0;
v0000000001033f20_0 .net "rst", 0 0, v000000000108a980_0;  1 drivers
v000000000108a840_0 .var "s", 0 0;
E_000000000117c0d0 .event posedge, v0000000001045280_0;
E_000000000117bbd0 .event negedge, v0000000001033f20_0;
    .scope S_00000000010450f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001033e80_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00000000010450f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108a840_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_00000000010450f0;
T_2 ;
    %wait E_000000000117bbd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108a840_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001033e80_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000010450f0;
T_3 ;
    %wait E_000000000117c0d0;
    %load/vec4 v0000000001033e80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001033e80_0, 0, 32;
    %load/vec4 v000000000108a840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000001033e80_0;
    %cmpi/s 500000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108a840_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001033e80_0, 0, 32;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108a840_0, 0, 1;
T_3.4 ;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000001033e80_0;
    %cmpi/s 500000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.5, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108a840_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001033e80_0, 0, 32;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108a840_0, 0, 1;
T_3.6 ;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001044f60;
T_4 ;
    %vpi_call 2 10 "$dumpfile", "test_clk_div_out.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb11111111111111111111111111111111, S_00000000010450f0 {0 0 0};
    %vpi_call 2 12 "$monitor", "%b", v000000000108aa20_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000000001044f60;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108a8e0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000000001044f60;
T_6 ;
    %delay 50000, 0;
    %load/vec4 v000000000108a8e0_0;
    %inv;
    %store/vec4 v000000000108a8e0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000001044f60;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108a980_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108a980_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108a980_0, 0, 1;
    %delay 1215752192, 23;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_clk_div.v";
    "clk_div.v";
