[
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.969439",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "969439",
        "articleTitle": "Scheduling of microfluidic operations for reconfigurable two-dimensional electrowetting arrays",
        "volume": "20",
        "issue": "12",
        "startPage": "1463",
        "endPage": "1468",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Scheduling of microfluidic operations for reconfigurable two-dimensional electrowetting arrays",
        "authors": [
            {
                "id": 37087185575,
                "preferredName": "Jie Ding",
                "firstName": null,
                "lastName": "Jie Ding"
            },
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            },
            {
                "id": 37283279400,
                "preferredName": "R.B. Fair",
                "firstName": "R.B.",
                "lastName": "Fair"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.952743",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "952743",
        "articleTitle": "Forward-looking fault simulation for improved static compaction",
        "volume": "20",
        "issue": "10",
        "startPage": "1262",
        "endPage": "1265",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Forward-looking fault simulation for improved static compaction",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.924825",
        "publicationYear": "2001",
        "publicationDate": "June 2001",
        "articleNumber": "924825",
        "articleTitle": "Gated clock routing for low-power microprocessor design",
        "volume": "20",
        "issue": "6",
        "startPage": "715",
        "endPage": "722",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Gated clock routing for low-power microprocessor design",
        "authors": [
            {
                "id": 37087297696,
                "preferredName": "Jaewon Oh",
                "firstName": null,
                "lastName": "Jaewon Oh"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.908473",
        "publicationYear": "2001",
        "publicationDate": "Feb 2001",
        "articleNumber": "908473",
        "articleTitle": "Closing the gap between analog and digital testing",
        "volume": "20",
        "issue": "2",
        "startPage": "307",
        "endPage": "314",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Closing the gap between analog and digital testing",
        "authors": [
            {
                "id": 37350728800,
                "preferredName": "K. Saab",
                "firstName": "K.",
                "lastName": "Saab"
            },
            {
                "id": 37350726600,
                "preferredName": "N.B. Hamida",
                "firstName": "N.B.",
                "lastName": "Hamida"
            },
            {
                "id": 37299691100,
                "preferredName": "B. Kaminska",
                "firstName": "B.",
                "lastName": "Kaminska"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.924829",
        "publicationYear": "2001",
        "publicationDate": "June 2001",
        "articleNumber": "924829",
        "articleTitle": "SPICE models for flicker noise in p-MOSFETs in the saturation region",
        "volume": "20",
        "issue": "6",
        "startPage": "763",
        "endPage": "767",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "SPICE models for flicker noise in p-MOSFETs in the saturation region",
        "authors": [
            {
                "id": 37088028549,
                "preferredName": "Junlin Zhou",
                "firstName": null,
                "lastName": "Junlin Zhou"
            },
            {
                "id": 37088079858,
                "preferredName": "M. Cheng",
                "firstName": "M.",
                "lastName": "Cheng"
            },
            {
                "id": 37268379200,
                "preferredName": "L. Forbes",
                "firstName": "L.",
                "lastName": "Forbes"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.905685",
        "publicationYear": "2001",
        "publicationDate": "Jan. 2001",
        "articleNumber": "905685",
        "articleTitle": "Converter-free multiple-voltage scaling techniques for low-power CMOS digital design",
        "volume": "20",
        "issue": "1",
        "startPage": "172",
        "endPage": "176",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Converter-free multiple-voltage scaling techniques for low-power CMOS digital design",
        "authors": [
            {
                "id": 37087368341,
                "preferredName": "Yi-Jong Yeh",
                "firstName": null,
                "lastName": "Yi-Jong Yeh"
            },
            {
                "id": 37087156708,
                "preferredName": "Sy-Yen Kuo",
                "firstName": null,
                "lastName": "Sy-Yen Kuo"
            },
            {
                "id": 37087151704,
                "preferredName": "Jing-Yang Jou",
                "firstName": null,
                "lastName": "Jing-Yang Jou"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.924833",
        "publicationYear": "2001",
        "publicationDate": "June 2001",
        "articleNumber": "924833",
        "articleTitle": "On extending slicing floorplan to handle L/T-shaped modules and abutment constraints",
        "volume": "20",
        "issue": "6",
        "startPage": "800",
        "endPage": "807",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On extending slicing floorplan to handle L/T-shaped modules and abutment constraints",
        "authors": [
            {
                "id": 37363394000,
                "preferredName": "F.Y. Young",
                "firstName": "F.Y.",
                "lastName": "Young"
            },
            {
                "id": 37274545500,
                "preferredName": "M.D.F. Wong",
                "firstName": "M.D.F.",
                "lastName": "Wong"
            },
            {
                "id": 37278140400,
                "preferredName": "H.H. Yang",
                "firstName": "H.H.",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.908477",
        "publicationYear": "2001",
        "publicationDate": "Feb 2001",
        "articleNumber": "908477",
        "articleTitle": "A bipartition-codec architecture to reduce power in pipelined circuits",
        "volume": "20",
        "issue": "2",
        "startPage": "343",
        "endPage": "348",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A bipartition-codec architecture to reduce power in pipelined circuits",
        "authors": [
            {
                "id": 37087190366,
                "preferredName": "Shanq-Jang Ruan",
                "firstName": null,
                "lastName": "Shanq-Jang Ruan"
            },
            {
                "id": 37087300864,
                "preferredName": "Rung-Ji Shang",
                "firstName": null,
                "lastName": "Rung-Ji Shang"
            },
            {
                "id": 37087170713,
                "preferredName": "Feipei Lai",
                "firstName": null,
                "lastName": "Feipei Lai"
            },
            {
                "id": 37087279419,
                "preferredName": "Kun-Lin Tsai",
                "firstName": null,
                "lastName": "Kun-Lin Tsai"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.945313",
        "publicationYear": "2001",
        "publicationDate": "Sept. 2001",
        "articleNumber": "945313",
        "articleTitle": "A discussion on the history of research in arithmetic and Reed-Muller expressions",
        "volume": "20",
        "issue": "9",
        "startPage": "1177",
        "endPage": "1179",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A discussion on the history of research in arithmetic and Reed-Muller expressions",
        "authors": [
            {
                "id": 37269708300,
                "preferredName": "R.S. Stankovic",
                "firstName": "R.S.",
                "lastName": "Stankovic"
            },
            {
                "id": 37267059200,
                "preferredName": "T. Sasao",
                "firstName": "T.",
                "lastName": "Sasao"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.920705",
        "publicationYear": "2001",
        "publicationDate": "May 2001",
        "articleNumber": "920705",
        "articleTitle": "Hybrid dynamic/quadratic programming algorithm for interconnect tree optimization",
        "volume": "20",
        "issue": "5",
        "startPage": "680",
        "endPage": "686",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Hybrid dynamic/quadratic programming algorithm for interconnect tree optimization",
        "authors": [
            {
                "id": 37087535439,
                "preferredName": "Yu-Yen Mo",
                "firstName": null,
                "lastName": "Yu-Yen Mo"
            },
            {
                "id": 37277309700,
                "preferredName": "C. Chu",
                "firstName": "C.",
                "lastName": "Chu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.945312",
        "publicationYear": "2001",
        "publicationDate": "Sept. 2001",
        "articleNumber": "945312",
        "articleTitle": "On the complexity of gate duplication",
        "volume": "20",
        "issue": "9",
        "startPage": "1170",
        "endPage": "1176",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On the complexity of gate duplication",
        "authors": [
            {
                "id": 37278954800,
                "preferredName": "A. Srivastava",
                "firstName": "A.",
                "lastName": "Srivastava"
            },
            {
                "id": 37266396600,
                "preferredName": "R. Kastner",
                "firstName": "R.",
                "lastName": "Kastner"
            },
            {
                "id": 37087494846,
                "preferredName": "M. Sarrafzadh",
                "firstName": "M.",
                "lastName": "Sarrafzadh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.945310",
        "publicationYear": "2001",
        "publicationDate": "Sept. 2001",
        "articleNumber": "945310",
        "articleTitle": "Theorems and extensions of single wire replacement",
        "volume": "20",
        "issue": "9",
        "startPage": "1159",
        "endPage": "1164",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Theorems and extensions of single wire replacement",
        "authors": [
            {
                "id": 37087163529,
                "preferredName": "Shih-Chieh Chang",
                "firstName": null,
                "lastName": "Shih-Chieh Chang"
            },
            {
                "id": 37087300168,
                "preferredName": "Zhong-Zhen Wu",
                "firstName": null,
                "lastName": "Zhong-Zhen Wu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.920711",
        "publicationYear": "2001",
        "publicationDate": "May 2001",
        "articleNumber": "920711",
        "articleTitle": "Buffer minimization in pass transistor logic",
        "volume": "20",
        "issue": "5",
        "startPage": "693",
        "endPage": "697",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Buffer minimization in pass transistor logic",
        "authors": [
            {
                "id": 37279561700,
                "preferredName": "H. Zhou",
                "firstName": "H.",
                "lastName": "Zhou"
            },
            {
                "id": 37276166400,
                "preferredName": "A. Aziz",
                "firstName": "A.",
                "lastName": "Aziz"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.969440",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "969440",
        "articleTitle": "System-level data-format exploration for dynamically allocated data structures",
        "volume": "20",
        "issue": "12",
        "startPage": "1469",
        "endPage": "1472",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "System-level data-format exploration for dynamically allocated data structures",
        "authors": [
            {
                "id": 37268059900,
                "preferredName": "P. Ellervee",
                "firstName": "P.",
                "lastName": "Ellervee"
            },
            {
                "id": 37275969500,
                "preferredName": "M. Miranda",
                "firstName": "M.",
                "lastName": "Miranda"
            },
            {
                "id": 37275971400,
                "preferredName": "F. Catthoor",
                "firstName": "F.",
                "lastName": "Catthoor"
            },
            {
                "id": 37265609900,
                "preferredName": "A. Hemani",
                "firstName": "A.",
                "lastName": "Hemani"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.908475",
        "publicationYear": "2001",
        "publicationDate": "Feb 2001",
        "articleNumber": "908475",
        "articleTitle": "Efficient control state-space search",
        "volume": "20",
        "issue": "2",
        "startPage": "332",
        "endPage": "336",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Efficient control state-space search",
        "authors": [
            {
                "id": 37276166400,
                "preferredName": "A. Aziz",
                "firstName": "A.",
                "lastName": "Aziz"
            },
            {
                "id": 37327217000,
                "preferredName": "J. Kukula",
                "firstName": "J.",
                "lastName": "Kukula"
            },
            {
                "id": 37344669100,
                "preferredName": "T. Shiple",
                "firstName": "T.",
                "lastName": "Shiple"
            },
            {
                "id": 37087367907,
                "preferredName": "Jun Yuan",
                "firstName": null,
                "lastName": "Jun Yuan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.969441",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "969441",
        "articleTitle": "A comparison of strong and weak distributed transverse coupling between VLSI interconnects",
        "volume": "20",
        "issue": "12",
        "startPage": "1472",
        "endPage": "1478",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A comparison of strong and weak distributed transverse coupling between VLSI interconnects",
        "authors": [
            {
                "id": 37427088100,
                "preferredName": "H. Ozkaramanli",
                "firstName": "H.",
                "lastName": "Ozkaramanli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.905684",
        "publicationYear": "2001",
        "publicationDate": "Jan. 2001",
        "articleNumber": "905684",
        "articleTitle": "Analysis and generation of control and observation structures for analog circuits",
        "volume": "20",
        "issue": "1",
        "startPage": "165",
        "endPage": "171",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analysis and generation of control and observation structures for analog circuits",
        "authors": [
            {
                "id": 37087366527,
                "preferredName": "Yun-Che Wen",
                "firstName": null,
                "lastName": "Yun-Che Wen"
            },
            {
                "id": 37087179832,
                "preferredName": "Kuen-Jong Lee",
                "firstName": null,
                "lastName": "Kuen-Jong Lee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.905671",
        "publicationYear": "2001",
        "publicationDate": "Jan. 2001",
        "articleNumber": "905671",
        "articleTitle": "Optimal design of a CMOS op-amp via geometric programming",
        "volume": "20",
        "issue": "1",
        "startPage": "1",
        "endPage": "21",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Optimal design of a CMOS op-amp via geometric programming",
        "authors": [
            {
                "id": 37370862800,
                "preferredName": "M.delM. Hershenson",
                "firstName": "M.delM.",
                "lastName": "Hershenson"
            },
            {
                "id": 37275279800,
                "preferredName": "S.P. Boyd",
                "firstName": "S.P.",
                "lastName": "Boyd"
            },
            {
                "id": 37277269000,
                "preferredName": "T.H. Lee",
                "firstName": "T.H.",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.945302",
        "publicationYear": "2001",
        "publicationDate": "Sept. 2001",
        "articleNumber": "945302",
        "articleTitle": "Theory of latency-insensitive design",
        "volume": "20",
        "issue": "9",
        "startPage": "1059",
        "endPage": "1076",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Theory of latency-insensitive design",
        "authors": [
            {
                "id": 37282454900,
                "preferredName": "L.P. Carloni",
                "firstName": "L.P.",
                "lastName": "Carloni"
            },
            {
                "id": 37343485400,
                "preferredName": "K.L. McMillan",
                "firstName": "K.L.",
                "lastName": "McMillan"
            },
            {
                "id": 38271978500,
                "preferredName": "A.L. Sangiovanni-Vincentelli",
                "firstName": "A.L.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.913754",
        "publicationYear": "2001",
        "publicationDate": "March 2001",
        "articleNumber": "913754",
        "articleTitle": "System-on-a-chip test-data compression and decompression architectures based on Golomb codes",
        "volume": "20",
        "issue": "3",
        "startPage": "355",
        "endPage": "368",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "System-on-a-chip test-data compression and decompression architectures based on Golomb codes",
        "authors": [
            {
                "id": 37273911300,
                "preferredName": "A. Chandra",
                "firstName": "A.",
                "lastName": "Chandra"
            },
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.913755",
        "publicationYear": "2001",
        "publicationDate": "March 2001",
        "articleNumber": "913755",
        "articleTitle": "Software-based self-testing methodology for processor cores",
        "volume": "20",
        "issue": "3",
        "startPage": "369",
        "endPage": "380",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Software-based self-testing methodology for processor cores",
        "authors": [
            {
                "id": 37089140096,
                "preferredName": "Li Chen",
                "firstName": null,
                "lastName": "Li Chen"
            },
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.952740",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "952740",
        "articleTitle": "Constraint-based watermarking techniques for design IP protection",
        "volume": "20",
        "issue": "10",
        "startPage": "1236",
        "endPage": "1252",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Constraint-based watermarking techniques for design IP protection",
        "authors": [
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37274887900,
                "preferredName": "J. Lach",
                "firstName": "J.",
                "lastName": "Lach"
            },
            {
                "id": 38272053400,
                "preferredName": "W.H. Mangione-Smith",
                "firstName": "W.H.",
                "lastName": "Mangione-Smith"
            },
            {
                "id": 37374279900,
                "preferredName": "S. Mantik",
                "firstName": "S.",
                "lastName": "Mantik"
            },
            {
                "id": 37267052900,
                "preferredName": "I.L. Markov",
                "firstName": "I.L.",
                "lastName": "Markov"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            },
            {
                "id": 38181005000,
                "preferredName": "P. Tucker",
                "firstName": "P.",
                "lastName": "Tucker"
            },
            {
                "id": 37089083808,
                "preferredName": "H. Wang",
                "firstName": "H.",
                "lastName": "Wang"
            },
            {
                "id": 37323356700,
                "preferredName": "G. Wolfe",
                "firstName": "G.",
                "lastName": "Wolfe"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.905672",
        "publicationYear": "2001",
        "publicationDate": "Jan. 2001",
        "articleNumber": "905672",
        "articleTitle": "CMOS op-amp sizing using a geometric programming formulation",
        "volume": "20",
        "issue": "1",
        "startPage": "22",
        "endPage": "38",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "CMOS op-amp sizing using a geometric programming formulation",
        "authors": [
            {
                "id": 37269997100,
                "preferredName": "P. Mandal",
                "firstName": "P.",
                "lastName": "Mandal"
            },
            {
                "id": 37295248100,
                "preferredName": "V. Visvanathan",
                "firstName": "V.",
                "lastName": "Visvanathan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.931003",
        "publicationYear": "2001",
        "publicationDate": "July 2001",
        "articleNumber": "931003",
        "articleTitle": "Event-driven power management",
        "volume": "20",
        "issue": "7",
        "startPage": "840",
        "endPage": "857",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Event-driven power management",
        "authors": [
            {
                "id": 37265874300,
                "preferredName": "T. Simunic",
                "firstName": "T.",
                "lastName": "Simunic"
            },
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            },
            {
                "id": 37271900600,
                "preferredName": "P. Glynn",
                "firstName": "P.",
                "lastName": "Glynn"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.924830",
        "publicationYear": "2001",
        "publicationDate": "June 2001",
        "articleNumber": "924830",
        "articleTitle": "System-level performance analysis for designing on-chip communication architectures",
        "volume": "20",
        "issue": "6",
        "startPage": "768",
        "endPage": "783",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "System-level performance analysis for designing on-chip communication architectures",
        "authors": [
            {
                "id": 37265025800,
                "preferredName": "K. Lahiri",
                "firstName": "K.",
                "lastName": "Lahiri"
            },
            {
                "id": 37275475300,
                "preferredName": "A. Raghunathan",
                "firstName": "A.",
                "lastName": "Raghunathan"
            },
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.945306",
        "publicationYear": "2001",
        "publicationDate": "Sept. 2001",
        "articleNumber": "945306",
        "articleTitle": "Techniques for the creation of digital watermarks in sequential circuit designs",
        "volume": "20",
        "issue": "9",
        "startPage": "1101",
        "endPage": "1117",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Techniques for the creation of digital watermarks in sequential circuit designs",
        "authors": [
            {
                "id": 37273777900,
                "preferredName": "A.L. Oliveira",
                "firstName": "A.L.",
                "lastName": "Oliveira"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.936374",
        "publicationYear": "2001",
        "publicationDate": "Aug. 2001",
        "articleNumber": "936374",
        "articleTitle": "Combined word-length optimization and high-level synthesis of digital signal processing systems",
        "volume": "20",
        "issue": "8",
        "startPage": "921",
        "endPage": "930",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Combined word-length optimization and high-level synthesis of digital signal processing systems",
        "authors": [
            {
                "id": 37087277946,
                "preferredName": "Ki-Il Kum",
                "firstName": null,
                "lastName": "Ki-Il Kum"
            },
            {
                "id": 37087154231,
                "preferredName": "Wonyong Sung",
                "firstName": null,
                "lastName": "Wonyong Sung"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.945301",
        "publicationYear": "2001",
        "publicationDate": "Sept. 2001",
        "articleNumber": "945301",
        "articleTitle": "AMGIE-A synthesis environment for CMOS analog integrated circuits",
        "volume": "20",
        "issue": "9",
        "startPage": "1037",
        "endPage": "1058",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "AMGIE-A synthesis environment for CMOS analog integrated circuits",
        "authors": [
            {
                "id": 38237176400,
                "preferredName": "G. Van der Plas",
                "firstName": "G.",
                "lastName": "Van der Plas"
            },
            {
                "id": 37352980600,
                "preferredName": "G. Debyser",
                "firstName": "G.",
                "lastName": "Debyser"
            },
            {
                "id": 37331327000,
                "preferredName": "F. Leyn",
                "firstName": "F.",
                "lastName": "Leyn"
            },
            {
                "id": 37354666900,
                "preferredName": "K. Lampaert",
                "firstName": "K.",
                "lastName": "Lampaert"
            },
            {
                "id": 37327269000,
                "preferredName": "J. Vandenbussche",
                "firstName": "J.",
                "lastName": "Vandenbussche"
            },
            {
                "id": 37275184800,
                "preferredName": "G.G.E. Gielen",
                "firstName": "G.G.E.",
                "lastName": "Gielen"
            },
            {
                "id": 37275189100,
                "preferredName": "W. Sansen",
                "firstName": "W.",
                "lastName": "Sansen"
            },
            {
                "id": 37355192300,
                "preferredName": "P. Veselinovic",
                "firstName": "P.",
                "lastName": "Veselinovic"
            },
            {
                "id": 37088037262,
                "preferredName": "D. Leenarts",
                "firstName": "D.",
                "lastName": "Leenarts"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.959863",
        "publicationYear": "2001",
        "publicationDate": "Nov. 2001",
        "articleNumber": "959863",
        "articleTitle": "A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language",
        "volume": "20",
        "issue": "11",
        "startPage": "1338",
        "endPage": "1354",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language",
        "authors": [
            {
                "id": 37276013000,
                "preferredName": "A. Hoffmann",
                "firstName": "A.",
                "lastName": "Hoffmann"
            },
            {
                "id": 37282526600,
                "preferredName": "T. Kogel",
                "firstName": "T.",
                "lastName": "Kogel"
            },
            {
                "id": 37276010700,
                "preferredName": "A. Nohl",
                "firstName": "A.",
                "lastName": "Nohl"
            },
            {
                "id": 37276011900,
                "preferredName": "G. Braun",
                "firstName": "G.",
                "lastName": "Braun"
            },
            {
                "id": 37276016100,
                "preferredName": "O. Schliebusch",
                "firstName": "O.",
                "lastName": "Schliebusch"
            },
            {
                "id": 37739364800,
                "preferredName": "O. Wahlen",
                "firstName": "O.",
                "lastName": "Wahlen"
            },
            {
                "id": 37424280000,
                "preferredName": "A. Wieferink",
                "firstName": "A.",
                "lastName": "Wieferink"
            },
            {
                "id": 37275970000,
                "preferredName": "H. Meyr",
                "firstName": "H.",
                "lastName": "Meyr"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.908452",
        "publicationYear": "2001",
        "publicationDate": "Feb 2001",
        "articleNumber": "908452",
        "articleTitle": "Pipeline vectorization",
        "volume": "20",
        "issue": "2",
        "startPage": "234",
        "endPage": "248",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Pipeline vectorization",
        "authors": [
            {
                "id": 37449115000,
                "preferredName": "M. Weinhardt",
                "firstName": "M.",
                "lastName": "Weinhardt"
            },
            {
                "id": 37272281200,
                "preferredName": "W. Luk",
                "firstName": "W.",
                "lastName": "Luk"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.920682",
        "publicationYear": "2001",
        "publicationDate": "May 2001",
        "articleNumber": "920682",
        "articleTitle": "RC delay metrics for performance optimization",
        "volume": "20",
        "issue": "5",
        "startPage": "571",
        "endPage": "582",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "RC delay metrics for performance optimization",
        "authors": [
            {
                "id": 37275750300,
                "preferredName": "C.J. Alpert",
                "firstName": "C.J.",
                "lastName": "Alpert"
            },
            {
                "id": 37275733700,
                "preferredName": "A. Devgan",
                "firstName": "A.",
                "lastName": "Devgan"
            },
            {
                "id": 37275749100,
                "preferredName": "C.V. Kashyap",
                "firstName": "C.V.",
                "lastName": "Kashyap"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.931029",
        "publicationYear": "2001",
        "publicationDate": "July 2001",
        "articleNumber": "931029",
        "articleTitle": "Full-wave PEEC time-domain method for the modeling of on-chip interconnects",
        "volume": "20",
        "issue": "7",
        "startPage": "877",
        "endPage": "886",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Full-wave PEEC time-domain method for the modeling of on-chip interconnects",
        "authors": [
            {
                "id": 37273513200,
                "preferredName": "P.J. Restle",
                "firstName": "P.J.",
                "lastName": "Restle"
            },
            {
                "id": 37265772700,
                "preferredName": "A.E. Ruehli",
                "firstName": "A.E.",
                "lastName": "Ruehli"
            },
            {
                "id": 37265780500,
                "preferredName": "S.G. Walker",
                "firstName": "S.G.",
                "lastName": "Walker"
            },
            {
                "id": 37440795300,
                "preferredName": "G. Papadopoulos",
                "firstName": "G.",
                "lastName": "Papadopoulos"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.952737",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "952737",
        "articleTitle": "Stochastic modeling of a power-managed system-construction and optimization",
        "volume": "20",
        "issue": "10",
        "startPage": "1200",
        "endPage": "1217",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Stochastic modeling of a power-managed system-construction and optimization",
        "authors": [
            {
                "id": 37089128652,
                "preferredName": "Q. Qiu",
                "firstName": "Q.",
                "lastName": "Qiu"
            },
            {
                "id": 37087653818,
                "preferredName": "Q. Qu",
                "firstName": "Q.",
                "lastName": "Qu"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.920691",
        "publicationYear": "2001",
        "publicationDate": "May 2001",
        "articleNumber": "920691",
        "articleTitle": "Global routing by new approximation algorithms for multicommodity flow",
        "volume": "20",
        "issue": "5",
        "startPage": "622",
        "endPage": "632",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Global routing by new approximation algorithms for multicommodity flow",
        "authors": [
            {
                "id": 37445727400,
                "preferredName": "C. Albrecht",
                "firstName": "C.",
                "lastName": "Albrecht"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.913759",
        "publicationYear": "2001",
        "publicationDate": "March 2001",
        "articleNumber": "913759",
        "articleTitle": "Pattern generation for delay testing and dynamic timing analysis considering power-supply noise effects",
        "volume": "20",
        "issue": "3",
        "startPage": "416",
        "endPage": "425",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Pattern generation for delay testing and dynamic timing analysis considering power-supply noise effects",
        "authors": [
            {
                "id": 37283456400,
                "preferredName": "A. Krstic",
                "firstName": "A.",
                "lastName": "Krstic"
            },
            {
                "id": 37087180310,
                "preferredName": "Yi-Min Jiang",
                "firstName": null,
                "lastName": "Yi-Min Jiang"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.924824",
        "publicationYear": "2001",
        "publicationDate": "June 2001",
        "articleNumber": "924824",
        "articleTitle": "Activity-driven clock design",
        "volume": "20",
        "issue": "6",
        "startPage": "705",
        "endPage": "714",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Activity-driven clock design",
        "authors": [
            {
                "id": 37442865200,
                "preferredName": "A.H. Farrahi",
                "firstName": "A.H.",
                "lastName": "Farrahi"
            },
            {
                "id": 37087185406,
                "preferredName": "Chunhong Chen",
                "firstName": null,
                "lastName": "Chunhong Chen"
            },
            {
                "id": 37278954800,
                "preferredName": "A. Srivastava",
                "firstName": "A.",
                "lastName": "Srivastava"
            },
            {
                "id": 37352366000,
                "preferredName": "G. Tellez",
                "firstName": "G.",
                "lastName": "Tellez"
            },
            {
                "id": 37278987300,
                "preferredName": "M. Sarrafzadeh",
                "firstName": "M.",
                "lastName": "Sarrafzadeh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.918212",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "918212",
        "articleTitle": "Bit-fixing in pseudorandom sequences for scan BIST",
        "volume": "20",
        "issue": "4",
        "startPage": "545",
        "endPage": "555",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Bit-fixing in pseudorandom sequences for scan BIST",
        "authors": [
            {
                "id": 37273765700,
                "preferredName": "N.A. Touba",
                "firstName": "N.A.",
                "lastName": "Touba"
            },
            {
                "id": 37273983300,
                "preferredName": "E.J. McCluskey",
                "firstName": "E.J.",
                "lastName": "McCluskey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.952741",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "952741",
        "articleTitle": "Fingerprinting techniques for field-programmable gate array intellectual property protection",
        "volume": "20",
        "issue": "10",
        "startPage": "1253",
        "endPage": "1261",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Fingerprinting techniques for field-programmable gate array intellectual property protection",
        "authors": [
            {
                "id": 37274887900,
                "preferredName": "J. Lach",
                "firstName": "J.",
                "lastName": "Lach"
            },
            {
                "id": 38272053400,
                "preferredName": "W.H. Mangione-Smith",
                "firstName": "W.H.",
                "lastName": "Mangione-Smith"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.969434",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "969434",
        "articleTitle": "Fast evaluation of sequence pair in block placement by longest common subsequence computation",
        "volume": "20",
        "issue": "12",
        "startPage": "1406",
        "endPage": "1413",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Fast evaluation of sequence pair in block placement by longest common subsequence computation",
        "authors": [
            {
                "id": 37087200923,
                "preferredName": "Xiaoping Tang",
                "firstName": null,
                "lastName": "Xiaoping Tang"
            },
            {
                "id": 37086971801,
                "preferredName": "Ruiqi Tian",
                "firstName": null,
                "lastName": "Ruiqi Tian"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.908471",
        "publicationYear": "2001",
        "publicationDate": "Feb 2001",
        "articleNumber": "908471",
        "articleTitle": "Floorplanning using a tree representation",
        "volume": "20",
        "issue": "2",
        "startPage": "281",
        "endPage": "289",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Floorplanning using a tree representation",
        "authors": [
            {
                "id": 37087543827,
                "preferredName": "Pei-Ning Guo",
                "firstName": null,
                "lastName": "Pei-Ning Guo"
            },
            {
                "id": 37439325900,
                "preferredName": "T. Takahashi",
                "firstName": "T.",
                "lastName": "Takahashi"
            },
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            },
            {
                "id": 37269855100,
                "preferredName": "T. Yoshimura",
                "firstName": "T.",
                "lastName": "Yoshimura"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.931008",
        "publicationYear": "2001",
        "publicationDate": "July 2001",
        "articleNumber": "931008",
        "articleTitle": "Exact and efficient crosstalk estimation",
        "volume": "20",
        "issue": "7",
        "startPage": "858",
        "endPage": "866",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Exact and efficient crosstalk estimation",
        "authors": [
            {
                "id": 37375518100,
                "preferredName": "M. Kuhlmann",
                "firstName": "M.",
                "lastName": "Kuhlmann"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.913758",
        "publicationYear": "2001",
        "publicationDate": "March 2001",
        "articleNumber": "913758",
        "articleTitle": "Automatic test pattern generation for functional register-transfer level circuits using assignment decision diagrams",
        "volume": "20",
        "issue": "3",
        "startPage": "402",
        "endPage": "415",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Automatic test pattern generation for functional register-transfer level circuits using assignment decision diagrams",
        "authors": [
            {
                "id": 37313880800,
                "preferredName": "I. Ghosh",
                "firstName": "I.",
                "lastName": "Ghosh"
            },
            {
                "id": 37290434300,
                "preferredName": "M. Fujita",
                "firstName": "M.",
                "lastName": "Fujita"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.924827",
        "publicationYear": "2001",
        "publicationDate": "June 2001",
        "articleNumber": "924827",
        "articleTitle": "Interconnect performance estimation models for design planning",
        "volume": "20",
        "issue": "6",
        "startPage": "739",
        "endPage": "752",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Interconnect performance estimation models for design planning",
        "authors": [
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37087166984,
                "preferredName": "Zhigang Pan",
                "firstName": null,
                "lastName": "Zhigang Pan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.931037",
        "publicationYear": "2001",
        "publicationDate": "July 2001",
        "articleNumber": "931037",
        "articleTitle": "Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability",
        "volume": "20",
        "issue": "7",
        "startPage": "902",
        "endPage": "910",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability",
        "authors": [
            {
                "id": 37086971801,
                "preferredName": "Ruiqi Tian",
                "firstName": null,
                "lastName": "Ruiqi Tian"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            },
            {
                "id": 37436704300,
                "preferredName": "R. Boone",
                "firstName": "R.",
                "lastName": "Boone"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.930996",
        "publicationYear": "2001",
        "publicationDate": "July 2001",
        "articleNumber": "930996",
        "articleTitle": "Compact representation and efficient generation of s-expanded symbolic network functions for computer-aided analog circuit design",
        "volume": "20",
        "issue": "7",
        "startPage": "813",
        "endPage": "827",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Compact representation and efficient generation of s-expanded symbolic network functions for computer-aided analog circuit design",
        "authors": [
            {
                "id": 37270858100,
                "preferredName": "C.-J.R. Shi",
                "firstName": "C.-J.R.",
                "lastName": "Shi"
            },
            {
                "id": 37087310270,
                "preferredName": "Xiang-Dong Tan",
                "firstName": null,
                "lastName": "Xiang-Dong Tan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.959864",
        "publicationYear": "2001",
        "publicationDate": "Nov. 2001",
        "articleNumber": "959864",
        "articleTitle": "Bitwidth cognizant architecture synthesis of custom hardware accelerators",
        "volume": "20",
        "issue": "11",
        "startPage": "1355",
        "endPage": "1371",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Bitwidth cognizant architecture synthesis of custom hardware accelerators",
        "authors": [
            {
                "id": 37265029800,
                "preferredName": "S. Mahlke",
                "firstName": "S.",
                "lastName": "Mahlke"
            },
            {
                "id": 37430456700,
                "preferredName": "R. Ravindran",
                "firstName": "R.",
                "lastName": "Ravindran"
            },
            {
                "id": 37374563800,
                "preferredName": "M. Schlansker",
                "firstName": "M.",
                "lastName": "Schlansker"
            },
            {
                "id": 37341207700,
                "preferredName": "R. Schreiber",
                "firstName": "R.",
                "lastName": "Schreiber"
            },
            {
                "id": 37283546900,
                "preferredName": "T. Sherwood",
                "firstName": "T.",
                "lastName": "Sherwood"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.936381",
        "publicationYear": "2001",
        "publicationDate": "Aug. 2001",
        "articleNumber": "936381",
        "articleTitle": "OCCOM-efficient computation of observability-based code coverage metrics for functional verification",
        "volume": "20",
        "issue": "8",
        "startPage": "1003",
        "endPage": "1015",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "OCCOM-efficient computation of observability-based code coverage metrics for functional verification",
        "authors": [
            {
                "id": 37278289500,
                "preferredName": "F. Fallah",
                "firstName": "F.",
                "lastName": "Fallah"
            },
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            },
            {
                "id": 37267034900,
                "preferredName": "K. Keutzer",
                "firstName": "K.",
                "lastName": "Keutzer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.920689",
        "publicationYear": "2001",
        "publicationDate": "May 2001",
        "articleNumber": "920689",
        "articleTitle": "Aggressor alignment for worst-case crosstalk noise",
        "volume": "20",
        "issue": "5",
        "startPage": "612",
        "endPage": "621",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Aggressor alignment for worst-case crosstalk noise",
        "authors": [
            {
                "id": 37087192804,
                "preferredName": "L. Hui Chen",
                "firstName": "L.",
                "lastName": "Hui Chen"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.924828",
        "publicationYear": "2001",
        "publicationDate": "June 2001",
        "articleNumber": "924828",
        "articleTitle": "Strategy for electromagnetic interconnect modeling",
        "volume": "20",
        "issue": "6",
        "startPage": "753",
        "endPage": "762",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Strategy for electromagnetic interconnect modeling",
        "authors": [
            {
                "id": 37330016800,
                "preferredName": "P. Meuris",
                "firstName": "P.",
                "lastName": "Meuris"
            },
            {
                "id": 37281619000,
                "preferredName": "W. Schoenmaker",
                "firstName": "W.",
                "lastName": "Schoenmaker"
            },
            {
                "id": 37281620400,
                "preferredName": "W. Magnus",
                "firstName": "W.",
                "lastName": "Magnus"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.945309",
        "publicationYear": "2001",
        "publicationDate": "Sept. 2001",
        "articleNumber": "945309",
        "articleTitle": "Switching activity generation with automated BIST synthesis for performance testing of interconnects",
        "volume": "20",
        "issue": "9",
        "startPage": "1143",
        "endPage": "1158",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Switching activity generation with automated BIST synthesis for performance testing of interconnects",
        "authors": [
            {
                "id": 37354031200,
                "preferredName": "R. Pendurkar",
                "firstName": "R.",
                "lastName": "Pendurkar"
            },
            {
                "id": 37273696200,
                "preferredName": "A. Chatterjee",
                "firstName": "A.",
                "lastName": "Chatterjee"
            },
            {
                "id": 37284421900,
                "preferredName": "Y. Zorian",
                "firstName": "Y.",
                "lastName": "Zorian"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.920707",
        "publicationYear": "2001",
        "publicationDate": "May 2001",
        "articleNumber": "920707",
        "articleTitle": "Handling soft modules in general nonslicing floorplan using Lagrangian relaxation",
        "volume": "20",
        "issue": "5",
        "startPage": "687",
        "endPage": "692",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Handling soft modules in general nonslicing floorplan using Lagrangian relaxation",
        "authors": [
            {
                "id": 37363394000,
                "preferredName": "F.Y. Young",
                "firstName": "F.Y.",
                "lastName": "Young"
            },
            {
                "id": 37277309700,
                "preferredName": "C.C.N. Chu",
                "firstName": "C.C.N.",
                "lastName": "Chu"
            },
            {
                "id": 37089115991,
                "preferredName": "W.S. Luk",
                "firstName": "W.S.",
                "lastName": "Luk"
            },
            {
                "id": 37086863288,
                "preferredName": "Y.C. Wong",
                "firstName": "Y.C.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.945303",
        "publicationYear": "2001",
        "publicationDate": "Sept. 2001",
        "articleNumber": "945303",
        "articleTitle": "Boolean matching for LUT-based logic blocks with applications to architecture evaluation and technology mapping",
        "volume": "20",
        "issue": "9",
        "startPage": "1077",
        "endPage": "1090",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Boolean matching for LUT-based logic blocks with applications to architecture evaluation and technology mapping",
        "authors": [
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37087144473,
                "preferredName": "Yean-Yow Hwang",
                "firstName": null,
                "lastName": "Yean-Yow Hwang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.931040",
        "publicationYear": "2001",
        "publicationDate": "July 2001",
        "articleNumber": "931040",
        "articleTitle": "Reduction of power consumption in scan-based circuits during test application by an input control technique",
        "volume": "20",
        "issue": "7",
        "startPage": "911",
        "endPage": "917",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Reduction of power consumption in scan-based circuits during test application by an input control technique",
        "authors": [
            {
                "id": 37087349539,
                "preferredName": "Tsung-Chu Huang",
                "firstName": null,
                "lastName": "Tsung-Chu Huang"
            },
            {
                "id": 37087179832,
                "preferredName": "Kuen-Jong Lee",
                "firstName": null,
                "lastName": "Kuen-Jong Lee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.913756",
        "publicationYear": "2001",
        "publicationDate": "March 2001",
        "articleNumber": "913756",
        "articleTitle": "Using word-level ATPG and modular arithmetic constraint-solving techniques for assertion property checking",
        "volume": "20",
        "issue": "3",
        "startPage": "381",
        "endPage": "391",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Using word-level ATPG and modular arithmetic constraint-solving techniques for assertion property checking",
        "authors": [
            {
                "id": 37087527827,
                "preferredName": "Chung-Yang Huan",
                "firstName": null,
                "lastName": "Chung-Yang Huan"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.959858",
        "publicationYear": "2001",
        "publicationDate": "Nov. 2001",
        "articleNumber": "959858",
        "articleTitle": "Automatic generation and targeting of application-specific operating systems and embedded systems software",
        "volume": "20",
        "issue": "11",
        "startPage": "1293",
        "endPage": "1301",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Automatic generation and targeting of application-specific operating systems and embedded systems software",
        "authors": [
            {
                "id": 37326039900,
                "preferredName": "L. Gauthier",
                "firstName": "L.",
                "lastName": "Gauthier"
            },
            {
                "id": 37086981186,
                "preferredName": "Sungjoo Yoo",
                "firstName": null,
                "lastName": "Sungjoo Yoo"
            },
            {
                "id": 37277477700,
                "preferredName": "A.A. Jerraya",
                "firstName": "A.A.",
                "lastName": "Jerraya"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.908427",
        "publicationYear": "2001",
        "publicationDate": "Feb 2001",
        "articleNumber": "908427",
        "articleTitle": "Shared buffer implementations of signal processing systems using lifetime analysis techniques",
        "volume": "20",
        "issue": "2",
        "startPage": "177",
        "endPage": "198",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Shared buffer implementations of signal processing systems using lifetime analysis techniques",
        "authors": [
            {
                "id": 37323829700,
                "preferredName": "P.K. Murthy",
                "firstName": "P.K.",
                "lastName": "Murthy"
            },
            {
                "id": 37276941700,
                "preferredName": "S.S. Bhattacharyya",
                "firstName": "S.S.",
                "lastName": "Bhattacharyya"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.913760",
        "publicationYear": "2001",
        "publicationDate": "March 2001",
        "articleNumber": "913760",
        "articleTitle": "Testing of core-based systems-on-a-chip",
        "volume": "20",
        "issue": "3",
        "startPage": "426",
        "endPage": "439",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Testing of core-based systems-on-a-chip",
        "authors": [
            {
                "id": 37283767500,
                "preferredName": "S. Ravi",
                "firstName": "S.",
                "lastName": "Ravi"
            },
            {
                "id": 37283316000,
                "preferredName": "G. Lakshminarayana",
                "firstName": "G.",
                "lastName": "Lakshminarayana"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.945311",
        "publicationYear": "2001",
        "publicationDate": "Sept. 2001",
        "articleNumber": "945311",
        "articleTitle": "Interconnect sizing and spacing with consideration of coupling capacitance",
        "volume": "20",
        "issue": "9",
        "startPage": "1164",
        "endPage": "1169",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Interconnect sizing and spacing with consideration of coupling capacitance",
        "authors": [
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37269852200,
                "preferredName": "L. He",
                "firstName": "L.",
                "lastName": "He"
            },
            {
                "id": 37087144939,
                "preferredName": "Cheng-Kok Koh",
                "firstName": null,
                "lastName": "Cheng-Kok Koh"
            },
            {
                "id": 37087166984,
                "preferredName": "Zhigang Pan",
                "firstName": null,
                "lastName": "Zhigang Pan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.920683",
        "publicationYear": "2001",
        "publicationDate": "May 2001",
        "articleNumber": "920683",
        "articleTitle": "Critical area computation for missing material defects in VLSI circuits",
        "volume": "20",
        "issue": "5",
        "startPage": "583",
        "endPage": "597",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Critical area computation for missing material defects in VLSI circuits",
        "authors": [
            {
                "id": 37372073500,
                "preferredName": "E. Papadopoulou",
                "firstName": "E.",
                "lastName": "Papadopoulou"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.905678",
        "publicationYear": "2001",
        "publicationDate": "Jan. 2001",
        "articleNumber": "905678",
        "articleTitle": "Interconnect synthesis without wire tapering",
        "volume": "20",
        "issue": "1",
        "startPage": "90",
        "endPage": "104",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Interconnect synthesis without wire tapering",
        "authors": [
            {
                "id": 37275750300,
                "preferredName": "C.J. Alpert",
                "firstName": "C.J.",
                "lastName": "Alpert"
            },
            {
                "id": 37275733700,
                "preferredName": "A. Devgan",
                "firstName": "A.",
                "lastName": "Devgan"
            },
            {
                "id": 37324151700,
                "preferredName": "J.P. Fishburn",
                "firstName": "J.P.",
                "lastName": "Fishburn"
            },
            {
                "id": 37282454500,
                "preferredName": "S.T. Quay",
                "firstName": "S.T.",
                "lastName": "Quay"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.905673",
        "publicationYear": "2001",
        "publicationDate": "Jan. 2001",
        "articleNumber": "905673",
        "articleTitle": "Augmentation of SPICE for simulation of circuits containing resonant tunneling diodes",
        "volume": "20",
        "issue": "1",
        "startPage": "39",
        "endPage": "50",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Augmentation of SPICE for simulation of circuits containing resonant tunneling diodes",
        "authors": [
            {
                "id": 37341470300,
                "preferredName": "M. Bhattacharya",
                "firstName": "M.",
                "lastName": "Bhattacharya"
            },
            {
                "id": 37278367400,
                "preferredName": "P. Mazumder",
                "firstName": "P.",
                "lastName": "Mazumder"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.924826",
        "publicationYear": "2001",
        "publicationDate": "June 2001",
        "articleNumber": "924826",
        "articleTitle": "Low-power system-level design of VLSI packet switching fabrics",
        "volume": "20",
        "issue": "6",
        "startPage": "723",
        "endPage": "738",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Low-power system-level design of VLSI packet switching fabrics",
        "authors": [
            {
                "id": 37372922300,
                "preferredName": "A.G. Wassal",
                "firstName": "A.G.",
                "lastName": "Wassal"
            },
            {
                "id": 37274209100,
                "preferredName": "M.A. Hasan",
                "firstName": "M.A.",
                "lastName": "Hasan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.905674",
        "publicationYear": "2001",
        "publicationDate": "Jan. 2001",
        "articleNumber": "905674",
        "articleTitle": "Using lower bounds during dynamic BDD minimization",
        "volume": "20",
        "issue": "1",
        "startPage": "51",
        "endPage": "57",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Using lower bounds during dynamic BDD minimization",
        "authors": [
            {
                "id": 37276502700,
                "preferredName": "R. Drechsler",
                "firstName": "R.",
                "lastName": "Drechsler"
            },
            {
                "id": 37266988400,
                "preferredName": "W. Gunther",
                "firstName": "W.",
                "lastName": "Gunther"
            },
            {
                "id": 37274843600,
                "preferredName": "F. Somenzi",
                "firstName": "F.",
                "lastName": "Somenzi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.908436",
        "publicationYear": "2001",
        "publicationDate": "Feb 2001",
        "articleNumber": "908436",
        "articleTitle": "Performance-driven high-level synthesis with bit-level chaining and clock selection",
        "volume": "20",
        "issue": "2",
        "startPage": "199",
        "endPage": "212",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Performance-driven high-level synthesis with bit-level chaining and clock selection",
        "authors": [
            {
                "id": 37087173285,
                "preferredName": "Sanghun Park",
                "firstName": null,
                "lastName": "Sanghun Park"
            },
            {
                "id": 37087145795,
                "preferredName": "Kiyoung Choi",
                "firstName": null,
                "lastName": "Kiyoung Choi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.936380",
        "publicationYear": "2001",
        "publicationDate": "Aug. 2001",
        "articleNumber": "936380",
        "articleTitle": "Functional vector generation for HDL models using linear programming and Boolean satisfiability",
        "volume": "20",
        "issue": "8",
        "startPage": "994",
        "endPage": "1002",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Functional vector generation for HDL models using linear programming and Boolean satisfiability",
        "authors": [
            {
                "id": 37278289500,
                "preferredName": "F. Fallah",
                "firstName": "F.",
                "lastName": "Fallah"
            },
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            },
            {
                "id": 37267034900,
                "preferredName": "K. Keutzer",
                "firstName": "K.",
                "lastName": "Keutzer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.913761",
        "publicationYear": "2001",
        "publicationDate": "March 2001",
        "articleNumber": "913761",
        "articleTitle": "Path delay fault diagnosis and coverage-a metric and an estimation technique",
        "volume": "20",
        "issue": "3",
        "startPage": "440",
        "endPage": "457",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Path delay fault diagnosis and coverage-a metric and an estimation technique",
        "authors": [
            {
                "id": 37329007300,
                "preferredName": "M. Sivaraman",
                "firstName": "M.",
                "lastName": "Sivaraman"
            },
            {
                "id": 37266907500,
                "preferredName": "A.J. Strojwas",
                "firstName": "A.J.",
                "lastName": "Strojwas"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.920694",
        "publicationYear": "2001",
        "publicationDate": "May 2001",
        "articleNumber": "920694",
        "articleTitle": "DUNE-a multilayer gridless routing system",
        "volume": "20",
        "issue": "5",
        "startPage": "633",
        "endPage": "647",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "DUNE-a multilayer gridless routing system",
        "authors": [
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37087733696,
                "preferredName": "Jie Fang",
                "firstName": null,
                "lastName": "Jie Fang"
            },
            {
                "id": 37086978898,
                "preferredName": "Kei-Yong Khoo",
                "firstName": null,
                "lastName": "Kei-Yong Khoo"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.905679",
        "publicationYear": "2001",
        "publicationDate": "Jan. 2001",
        "articleNumber": "905679",
        "articleTitle": "A 3D thermal simulation tool for integrated devices-Atar",
        "volume": "20",
        "issue": "1",
        "startPage": "105",
        "endPage": "115",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A 3D thermal simulation tool for integrated devices-Atar",
        "authors": [
            {
                "id": 37279558200,
                "preferredName": "T. Smy",
                "firstName": "T.",
                "lastName": "Smy"
            },
            {
                "id": 37272434400,
                "preferredName": "D. Walkey",
                "firstName": "D.",
                "lastName": "Walkey"
            },
            {
                "id": 37315631900,
                "preferredName": "S.K. Dew",
                "firstName": "S.K.",
                "lastName": "Dew"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.918213",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "918213",
        "articleTitle": "Steiner tree optimization for buffers, blockages, and bays",
        "volume": "20",
        "issue": "4",
        "startPage": "556",
        "endPage": "562",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Steiner tree optimization for buffers, blockages, and bays",
        "authors": [
            {
                "id": 37275750300,
                "preferredName": "C.J. Alpert",
                "firstName": "C.J.",
                "lastName": "Alpert"
            },
            {
                "id": 38556069000,
                "preferredName": "G. Gandham",
                "firstName": "G.",
                "lastName": "Gandham"
            },
            {
                "id": 37087152930,
                "preferredName": "Jiang Hu",
                "firstName": null,
                "lastName": "Jiang Hu"
            },
            {
                "id": 37087652757,
                "preferredName": "J.I. Neves",
                "firstName": "J.I.",
                "lastName": "Neves"
            },
            {
                "id": 37282454500,
                "preferredName": "S.T. Quay",
                "firstName": "S.T.",
                "lastName": "Quay"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.959859",
        "publicationYear": "2001",
        "publicationDate": "Nov. 2001",
        "articleNumber": "959859",
        "articleTitle": "C compiler design for a network processor",
        "volume": "20",
        "issue": "11",
        "startPage": "1302",
        "endPage": "1308",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "C compiler design for a network processor",
        "authors": [
            {
                "id": 37290508300,
                "preferredName": "J. Wagner",
                "firstName": "J.",
                "lastName": "Wagner"
            },
            {
                "id": 37276017900,
                "preferredName": "R. Leupers",
                "firstName": "R.",
                "lastName": "Leupers"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.920700",
        "publicationYear": "2001",
        "publicationDate": "May 2001",
        "articleNumber": "920700",
        "articleTitle": "Routability-driven repeater block planning for interconnect-centric floorplanning",
        "volume": "20",
        "issue": "5",
        "startPage": "660",
        "endPage": "671",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Routability-driven repeater block planning for interconnect-centric floorplanning",
        "authors": [
            {
                "id": 37731929800,
                "preferredName": "P. Sarkar",
                "firstName": "P.",
                "lastName": "Sarkar"
            },
            {
                "id": 37087144939,
                "preferredName": "Cheng-Kok Koh",
                "firstName": null,
                "lastName": "Cheng-Kok Koh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.905677",
        "publicationYear": "2001",
        "publicationDate": "Jan. 2001",
        "articleNumber": "905677",
        "articleTitle": "Delay and current estimation in a CMOS inverter with an RC load",
        "volume": "20",
        "issue": "1",
        "startPage": "80",
        "endPage": "89",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Delay and current estimation in a CMOS inverter with an RC load",
        "authors": [
            {
                "id": 37330062500,
                "preferredName": "M. Hafed",
                "firstName": "M.",
                "lastName": "Hafed"
            },
            {
                "id": 37269788700,
                "preferredName": "M. Oulmane",
                "firstName": "M.",
                "lastName": "Oulmane"
            },
            {
                "id": 37375110300,
                "preferredName": "N.C. Rumin",
                "firstName": "N.C.",
                "lastName": "Rumin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.918211",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "918211",
        "articleTitle": "Timing- and crosstalk-driven area routing",
        "volume": "20",
        "issue": "4",
        "startPage": "528",
        "endPage": "544",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Timing- and crosstalk-driven area routing",
        "authors": [
            {
                "id": 37087761800,
                "preferredName": "Hsiao-Ping Tseng",
                "firstName": null,
                "lastName": "Hsiao-Ping Tseng"
            },
            {
                "id": 37266999100,
                "preferredName": "L. Scheffer",
                "firstName": "L.",
                "lastName": "Scheffer"
            },
            {
                "id": 37268611900,
                "preferredName": "C. Sechen",
                "firstName": "C.",
                "lastName": "Sechen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.952739",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "952739",
        "articleTitle": "Path delay fault diagnosis in combinational circuits with implicit fault enumeration",
        "volume": "20",
        "issue": "10",
        "startPage": "1226",
        "endPage": "1235",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Path delay fault diagnosis in combinational circuits with implicit fault enumeration",
        "authors": [
            {
                "id": 37327562000,
                "preferredName": "P. Pant",
                "firstName": "P.",
                "lastName": "Pant"
            },
            {
                "id": 37087329846,
                "preferredName": "Yuan-Chieh Hsu",
                "firstName": null,
                "lastName": "Yuan-Chieh Hsu"
            },
            {
                "id": 37279066900,
                "preferredName": "S.K. Gupta",
                "firstName": "S.K.",
                "lastName": "Gupta"
            },
            {
                "id": 37273696200,
                "preferredName": "A. Chatterjee",
                "firstName": "A.",
                "lastName": "Chatterjee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.952745",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "952745",
        "articleTitle": "Generic ILP-based approaches for time-multiplexed FPGA partitioning",
        "volume": "20",
        "issue": "10",
        "startPage": "1266",
        "endPage": "1274",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Generic ILP-based approaches for time-multiplexed FPGA partitioning",
        "authors": [
            {
                "id": 37087196386,
                "preferredName": "Guang-Ming Wu",
                "firstName": null,
                "lastName": "Guang-Ming Wu"
            },
            {
                "id": 37087162414,
                "preferredName": "Jai-Ming Lin",
                "firstName": null,
                "lastName": "Jai-Ming Lin"
            },
            {
                "id": 37087162652,
                "preferredName": "Yao-Wen Chang",
                "firstName": null,
                "lastName": "Yao-Wen Chang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.959862",
        "publicationYear": "2001",
        "publicationDate": "Nov. 2001",
        "articleNumber": "959862",
        "articleTitle": "Analysis of the influence of register file size on energy consumption, code size, and execution time",
        "volume": "20",
        "issue": "11",
        "startPage": "1329",
        "endPage": "1337",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analysis of the influence of register file size on energy consumption, code size, and execution time",
        "authors": [
            {
                "id": 37265134800,
                "preferredName": "L. Wehmeyer",
                "firstName": "L.",
                "lastName": "Wehmeyer"
            },
            {
                "id": 37085811996,
                "preferredName": "M.K. Jain",
                "firstName": "M.K.",
                "lastName": "Jain"
            },
            {
                "id": 37284449600,
                "preferredName": "S. Steinke",
                "firstName": "S.",
                "lastName": "Steinke"
            },
            {
                "id": 37265279400,
                "preferredName": "P. Marwedel",
                "firstName": "P.",
                "lastName": "Marwedel"
            },
            {
                "id": 37276191600,
                "preferredName": "M. Balakrishnan",
                "firstName": "M.",
                "lastName": "Balakrishnan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.908442",
        "publicationYear": "2001",
        "publicationDate": "Feb 2001",
        "articleNumber": "908442",
        "articleTitle": "Resolution, optimization, and encoding of pointer variables for the behavioral synthesis from C",
        "volume": "20",
        "issue": "2",
        "startPage": "213",
        "endPage": "233",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Resolution, optimization, and encoding of pointer variables for the behavioral synthesis from C",
        "authors": [
            {
                "id": 37326039300,
                "preferredName": "L. Semeria",
                "firstName": "L.",
                "lastName": "Semeria"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.969433",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "969433",
        "articleTitle": "Improved integral formulations for fast 3-D method-of-moments solvers",
        "volume": "20",
        "issue": "12",
        "startPage": "1398",
        "endPage": "1405",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Improved integral formulations for fast 3-D method-of-moments solvers",
        "authors": [
            {
                "id": 37346335700,
                "preferredName": "J. Tausch",
                "firstName": "J.",
                "lastName": "Tausch"
            },
            {
                "id": 37087262627,
                "preferredName": "Junfeng Wang",
                "firstName": null,
                "lastName": "Junfeng Wang"
            },
            {
                "id": 37274428400,
                "preferredName": "J. White",
                "firstName": "J.",
                "lastName": "White"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.918208",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "918208",
        "articleTitle": "Analytical charge-control and I-V model for submicrometer and deep-submicrometer MOSFETs fully comprising quantum mechanical effects",
        "volume": "20",
        "issue": "4",
        "startPage": "495",
        "endPage": "502",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analytical charge-control and I-V model for submicrometer and deep-submicrometer MOSFETs fully comprising quantum mechanical effects",
        "authors": [
            {
                "id": 37087389822,
                "preferredName": "Yutao Ma",
                "firstName": null,
                "lastName": "Yutao Ma"
            },
            {
                "id": 37087160983,
                "preferredName": "Litian Liu",
                "firstName": null,
                "lastName": "Litian Liu"
            },
            {
                "id": 37087315673,
                "preferredName": "Lilin Tian",
                "firstName": null,
                "lastName": "Lilin Tian"
            },
            {
                "id": 37087066156,
                "preferredName": "Zhiping Yu",
                "firstName": null,
                "lastName": "Zhiping Yu"
            },
            {
                "id": 37087160194,
                "preferredName": "Zhijian Li",
                "firstName": null,
                "lastName": "Zhijian Li"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.936376",
        "publicationYear": "2001",
        "publicationDate": "Aug. 2001",
        "articleNumber": "936376",
        "articleTitle": "Estimation of peak power dissipation in VLSI circuits using the limiting distributions of extreme order statistics",
        "volume": "20",
        "issue": "8",
        "startPage": "942",
        "endPage": "956",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Estimation of peak power dissipation in VLSI circuits using the limiting distributions of extreme order statistics",
        "authors": [
            {
                "id": 37087172590,
                "preferredName": "Qing Wu",
                "firstName": null,
                "lastName": "Qing Wu"
            },
            {
                "id": 37087194286,
                "preferredName": "Qinru Qiu",
                "firstName": null,
                "lastName": "Qinru Qiu"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.920697",
        "publicationYear": "2001",
        "publicationDate": "May 2001",
        "articleNumber": "920697",
        "articleTitle": "Toward accurate models of achievable routing",
        "volume": "20",
        "issue": "5",
        "startPage": "648",
        "endPage": "659",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Toward accurate models of achievable routing",
        "authors": [
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37374279900,
                "preferredName": "S. Mantik",
                "firstName": "S.",
                "lastName": "Mantik"
            },
            {
                "id": 37347522100,
                "preferredName": "D. Stroobandt",
                "firstName": "D.",
                "lastName": "Stroobandt"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.920702",
        "publicationYear": "2001",
        "publicationDate": "May 2001",
        "articleNumber": "920702",
        "articleTitle": "Wire packing - a strong formulation of crosstalk-aware chip-level track/layer assignment with an efficient integer programming solution",
        "volume": "20",
        "issue": "5",
        "startPage": "672",
        "endPage": "679",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Wire packing - a strong formulation of crosstalk-aware chip-level track/layer assignment with an efficient integer programming solution",
        "authors": [
            {
                "id": 37365020500,
                "preferredName": "R. Kay",
                "firstName": "R.",
                "lastName": "Kay"
            },
            {
                "id": 37282471300,
                "preferredName": "R.A. Rutenbar",
                "firstName": "R.A.",
                "lastName": "Rutenbar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.908476",
        "publicationYear": "2001",
        "publicationDate": "Feb 2001",
        "articleNumber": "908476",
        "articleTitle": "Vector replacement to improve static-test compaction for synchronous sequential circuits",
        "volume": "20",
        "issue": "2",
        "startPage": "336",
        "endPage": "342",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Vector replacement to improve static-test compaction for synchronous sequential circuits",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.920686",
        "publicationYear": "2001",
        "publicationDate": "May 2001",
        "articleNumber": "920686",
        "articleTitle": "Pseudopin assignment with crosstalk noise control",
        "volume": "20",
        "issue": "5",
        "startPage": "598",
        "endPage": "611",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Pseudopin assignment with crosstalk noise control",
        "authors": [
            {
                "id": 37087432303,
                "preferredName": "Chin-Chih Chang",
                "firstName": null,
                "lastName": "Chin-Chih Chang"
            },
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.908472",
        "publicationYear": "2001",
        "publicationDate": "Feb 2001",
        "articleNumber": "908472",
        "articleTitle": "Realization-independent ATPG for designs with unimplemented blocks",
        "volume": "20",
        "issue": "2",
        "startPage": "290",
        "endPage": "306",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Realization-independent ATPG for designs with unimplemented blocks",
        "authors": [
            {
                "id": 37087521480,
                "preferredName": "Hyungwon Kim",
                "firstName": null,
                "lastName": "Hyungwon Kim"
            },
            {
                "id": 37275743400,
                "preferredName": "J.P. Hayes",
                "firstName": "J.P.",
                "lastName": "Hayes"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.952736",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "952736",
        "articleTitle": "A two-stage solution approach to multidimensional periodic scheduling",
        "volume": "20",
        "issue": "10",
        "startPage": "1185",
        "endPage": "1199",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A two-stage solution approach to multidimensional periodic scheduling",
        "authors": [
            {
                "id": 37282463900,
                "preferredName": "W.F.J. Verhaegh",
                "firstName": "W.F.J.",
                "lastName": "Verhaegh"
            },
            {
                "id": 37268258500,
                "preferredName": "E.H.L. Aarts",
                "firstName": "E.H.L.",
                "lastName": "Aarts"
            },
            {
                "id": 37374313800,
                "preferredName": "P.C.N. van Gorp",
                "firstName": "P.C.N.",
                "lastName": "van Gorp"
            },
            {
                "id": 37344382800,
                "preferredName": "P.E.R. Lippens",
                "firstName": "P.E.R.",
                "lastName": "Lippens"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.945307",
        "publicationYear": "2001",
        "publicationDate": "Sept. 2001",
        "articleNumber": "945307",
        "articleTitle": "Synthesis of power-managed sequential components based on computational kernel extraction",
        "volume": "20",
        "issue": "9",
        "startPage": "1118",
        "endPage": "1131",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Synthesis of power-managed sequential components based on computational kernel extraction",
        "authors": [
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            },
            {
                "id": 37324547500,
                "preferredName": "A. Lioy",
                "firstName": "A.",
                "lastName": "Lioy"
            },
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37352281300,
                "preferredName": "G. Odasso",
                "firstName": "G.",
                "lastName": "Odasso"
            },
            {
                "id": 37274445600,
                "preferredName": "M. Poncino",
                "firstName": "M.",
                "lastName": "Poncino"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.959860",
        "publicationYear": "2001",
        "publicationDate": "Nov. 2001",
        "articleNumber": "959860",
        "articleTitle": "Performance and power effectiveness in embedded processors - customizable partitioned caches",
        "volume": "20",
        "issue": "11",
        "startPage": "1309",
        "endPage": "1318",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Performance and power effectiveness in embedded processors - customizable partitioned caches",
        "authors": [
            {
                "id": 37278211200,
                "preferredName": "P. Petrov",
                "firstName": "P.",
                "lastName": "Petrov"
            },
            {
                "id": 37278223400,
                "preferredName": "A. Orailoglu",
                "firstName": "A.",
                "lastName": "Orailoglu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.918209",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "918209",
        "articleTitle": "Optimization of the maximum delay of global interconnects during layer assignment",
        "volume": "20",
        "issue": "4",
        "startPage": "503",
        "endPage": "515",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Optimization of the maximum delay of global interconnects during layer assignment",
        "authors": [
            {
                "id": 37266927200,
                "preferredName": "P. Saxena",
                "firstName": "P.",
                "lastName": "Saxena"
            },
            {
                "id": 37280619500,
                "preferredName": "C.L. Liu",
                "firstName": "C.L.",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.959861",
        "publicationYear": "2001",
        "publicationDate": "Nov. 2001",
        "articleNumber": "959861",
        "articleTitle": "A retargetable VLIW compiler framework for DSPs with instruction-level parallelism",
        "volume": "20",
        "issue": "11",
        "startPage": "1319",
        "endPage": "1328",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A retargetable VLIW compiler framework for DSPs with instruction-level parallelism",
        "authors": [
            {
                "id": 37087383798,
                "preferredName": "S. Rajagopalan",
                "firstName": "S.",
                "lastName": "Rajagopalan"
            },
            {
                "id": 37305489100,
                "preferredName": "S.P. Rajan",
                "firstName": "S.P.",
                "lastName": "Rajan"
            },
            {
                "id": 37267339800,
                "preferredName": "S. Malik",
                "firstName": "S.",
                "lastName": "Malik"
            },
            {
                "id": 37266667800,
                "preferredName": "S. Rigo",
                "firstName": "S.",
                "lastName": "Rigo"
            },
            {
                "id": 37275641100,
                "preferredName": "G. Araujo",
                "firstName": "G.",
                "lastName": "Araujo"
            },
            {
                "id": 37340266500,
                "preferredName": "K. Takayama",
                "firstName": "K.",
                "lastName": "Takayama"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.908455",
        "publicationYear": "2001",
        "publicationDate": "Feb 2001",
        "articleNumber": "908455",
        "articleTitle": "Theory of safe replacements for sequential circuits",
        "volume": "20",
        "issue": "2",
        "startPage": "249",
        "endPage": "265",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Theory of safe replacements for sequential circuits",
        "authors": [
            {
                "id": 37347187800,
                "preferredName": "V. Singhal",
                "firstName": "V.",
                "lastName": "Singhal"
            },
            {
                "id": 37295705700,
                "preferredName": "C. Pixley",
                "firstName": "C.",
                "lastName": "Pixley"
            },
            {
                "id": 37276166400,
                "preferredName": "A. Aziz",
                "firstName": "A.",
                "lastName": "Aziz"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.959857",
        "publicationYear": "2001",
        "publicationDate": "Nov. 2001",
        "articleNumber": "959857",
        "articleTitle": "Software-controlled processor speed setting for low-power streaming multimedia",
        "volume": "20",
        "issue": "11",
        "startPage": "1283",
        "endPage": "1292",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Software-controlled processor speed setting for low-power streaming multimedia",
        "authors": [
            {
                "id": 37273088400,
                "preferredName": "A. Acquaviva",
                "firstName": "A.",
                "lastName": "Acquaviva"
            },
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            },
            {
                "id": 37284292900,
                "preferredName": "B. Ricco",
                "firstName": "B.",
                "lastName": "Ricco"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.936377",
        "publicationYear": "2001",
        "publicationDate": "Aug. 2001",
        "articleNumber": "936377",
        "articleTitle": "Statistical method for the analysis of interconnects delay in submicrometer layouts",
        "volume": "20",
        "issue": "8",
        "startPage": "957",
        "endPage": "966",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Statistical method for the analysis of interconnects delay in submicrometer layouts",
        "authors": [
            {
                "id": 37357295600,
                "preferredName": "A. Brambilla",
                "firstName": "A.",
                "lastName": "Brambilla"
            },
            {
                "id": 37298256400,
                "preferredName": "P. Maffezzoni",
                "firstName": "P.",
                "lastName": "Maffezzoni"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.905676",
        "publicationYear": "2001",
        "publicationDate": "Jan. 2001",
        "articleNumber": "905676",
        "articleTitle": "Equipotential shells for efficient inductance extraction",
        "volume": "20",
        "issue": "1",
        "startPage": "70",
        "endPage": "79",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Equipotential shells for efficient inductance extraction",
        "authors": [
            {
                "id": 37295579200,
                "preferredName": "M. Beattie",
                "firstName": "M.",
                "lastName": "Beattie"
            },
            {
                "id": 37295566300,
                "preferredName": "B. Krauter",
                "firstName": "B.",
                "lastName": "Krauter"
            },
            {
                "id": 37279838800,
                "preferredName": "L. Alatan",
                "firstName": "L.",
                "lastName": "Alatan"
            },
            {
                "id": 37273687500,
                "preferredName": "L. Pileggi",
                "firstName": "L.",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.945308",
        "publicationYear": "2001",
        "publicationDate": "Sept. 2001",
        "articleNumber": "945308",
        "articleTitle": "Concurrent test for digital linear systems",
        "volume": "20",
        "issue": "9",
        "startPage": "1132",
        "endPage": "1142",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Concurrent test for digital linear systems",
        "authors": [
            {
                "id": 37276163900,
                "preferredName": "I. Bayraktaroglu",
                "firstName": "I.",
                "lastName": "Bayraktaroglu"
            },
            {
                "id": 37278223400,
                "preferredName": "A. Orailoglu",
                "firstName": "A.",
                "lastName": "Orailoglu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.905681",
        "publicationYear": "2001",
        "publicationDate": "Jan. 2001",
        "articleNumber": "905681",
        "articleTitle": "Timed circuit verification using TEL structures",
        "volume": "20",
        "issue": "1",
        "startPage": "129",
        "endPage": "146",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Timed circuit verification using TEL structures",
        "authors": [
            {
                "id": 37266714100,
                "preferredName": "W. Belluomini",
                "firstName": "W.",
                "lastName": "Belluomini"
            },
            {
                "id": 37290173800,
                "preferredName": "C.J. Myers",
                "firstName": "C.J.",
                "lastName": "Myers"
            },
            {
                "id": 38556297400,
                "preferredName": "H.P. Hofstee",
                "firstName": "H.P.",
                "lastName": "Hofstee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.905680",
        "publicationYear": "2001",
        "publicationDate": "Jan. 2001",
        "articleNumber": "905680",
        "articleTitle": "On the detectability of CMOS floating gate transistor faults",
        "volume": "20",
        "issue": "1",
        "startPage": "116",
        "endPage": "128",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On the detectability of CMOS floating gate transistor faults",
        "authors": [
            {
                "id": 37279450700,
                "preferredName": "A. Ivanov",
                "firstName": "A.",
                "lastName": "Ivanov"
            },
            {
                "id": 37373397200,
                "preferredName": "S. Rafiq",
                "firstName": "S.",
                "lastName": "Rafiq"
            },
            {
                "id": 37273425400,
                "preferredName": "M. Renovell",
                "firstName": "M.",
                "lastName": "Renovell"
            },
            {
                "id": 37273437600,
                "preferredName": "F. Azais",
                "firstName": "F.",
                "lastName": "Azais"
            },
            {
                "id": 37268671900,
                "preferredName": "Y. Bertrand",
                "firstName": "Y.",
                "lastName": "Bertrand"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.913762",
        "publicationYear": "2001",
        "publicationDate": "March 2001",
        "articleNumber": "913762",
        "articleTitle": "CMOS circuit verification with symbolic switch-level timing simulation",
        "volume": "20",
        "issue": "3",
        "startPage": "458",
        "endPage": "474",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "CMOS circuit verification with symbolic switch-level timing simulation",
        "authors": [
            {
                "id": 37433786100,
                "preferredName": "C.B. McDonald",
                "firstName": "C.B.",
                "lastName": "McDonald"
            },
            {
                "id": 37269746100,
                "preferredName": "R.E. Bryant",
                "firstName": "R.E.",
                "lastName": "Bryant"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.969436",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "969436",
        "articleTitle": "Identification of primitive faults in combinational and sequential circuits",
        "volume": "20",
        "issue": "12",
        "startPage": "1426",
        "endPage": "1442",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Identification of primitive faults in combinational and sequential circuits",
        "authors": [
            {
                "id": 37330074600,
                "preferredName": "R.C. Tekumalla",
                "firstName": "R.C.",
                "lastName": "Tekumalla"
            },
            {
                "id": 37356261600,
                "preferredName": "P.R. Menon",
                "firstName": "P.R.",
                "lastName": "Menon"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.931000",
        "publicationYear": "2001",
        "publicationDate": "July 2001",
        "articleNumber": "931000",
        "articleTitle": "Floating-point behavioral synthesis",
        "volume": "20",
        "issue": "7",
        "startPage": "828",
        "endPage": "839",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Floating-point behavioral synthesis",
        "authors": [
            {
                "id": 37087608657,
                "preferredName": "Z. Baidas",
                "firstName": "Z.",
                "lastName": "Baidas"
            },
            {
                "id": 37277557300,
                "preferredName": "A.D. Brown",
                "firstName": "A.D.",
                "lastName": "Brown"
            },
            {
                "id": 38181883600,
                "preferredName": "A.C. Williams",
                "firstName": "A.C.",
                "lastName": "Williams"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.936378",
        "publicationYear": "2001",
        "publicationDate": "Aug. 2001",
        "articleNumber": "936378",
        "articleTitle": "Graph-theory-based simplex algorithm for VLSI layout spacing problems with multiple variable constraints",
        "volume": "20",
        "issue": "8",
        "startPage": "967",
        "endPage": "979",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Graph-theory-based simplex algorithm for VLSI layout spacing problems with multiple variable constraints",
        "authors": [
            {
                "id": 37087834153,
                "preferredName": "Lih-Yang Wang",
                "firstName": null,
                "lastName": "Lih-Yang Wang"
            },
            {
                "id": 37087179435,
                "preferredName": "Yen-Tai Lai",
                "firstName": null,
                "lastName": "Yen-Tai Lai"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.924832",
        "publicationYear": "2001",
        "publicationDate": "June 2001",
        "articleNumber": "924832",
        "articleTitle": "On diagnosis and diagnostic test generation for pattern-dependent transition faults",
        "volume": "20",
        "issue": "6",
        "startPage": "791",
        "endPage": "800",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On diagnosis and diagnostic test generation for pattern-dependent transition faults",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.908474",
        "publicationYear": "2001",
        "publicationDate": "Feb 2001",
        "articleNumber": "908474",
        "articleTitle": "Fast and accurate timing characterization using functional information",
        "volume": "20",
        "issue": "2",
        "startPage": "315",
        "endPage": "331",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Fast and accurate timing characterization using functional information",
        "authors": [
            {
                "id": 37730539800,
                "preferredName": "H. Yalcin",
                "firstName": "H.",
                "lastName": "Yalcin"
            },
            {
                "id": 37089129869,
                "preferredName": "M. Mortazavi",
                "firstName": "M.",
                "lastName": "Mortazavi"
            },
            {
                "id": 37607032900,
                "preferredName": "R. Palermo",
                "firstName": "R.",
                "lastName": "Palermo"
            },
            {
                "id": 37355130000,
                "preferredName": "C. Bamji",
                "firstName": "C.",
                "lastName": "Bamji"
            },
            {
                "id": 37267054100,
                "preferredName": "K.A. Sakallah",
                "firstName": "K.A.",
                "lastName": "Sakallah"
            },
            {
                "id": 37275743400,
                "preferredName": "J.P. Hayes",
                "firstName": "J.P.",
                "lastName": "Hayes"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.969438",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "969438",
        "articleTitle": "Interconnect layout optimization under higher order RLC model for MCM designs",
        "volume": "20",
        "issue": "12",
        "startPage": "1455",
        "endPage": "1463",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Interconnect layout optimization under higher order RLC model for MCM designs",
        "authors": [
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37087144939,
                "preferredName": "Cheng-Kok Koh",
                "firstName": null,
                "lastName": "Cheng-Kok Koh"
            },
            {
                "id": 37265964600,
                "preferredName": "P.H. Madden",
                "firstName": "P.H.",
                "lastName": "Madden"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.936382",
        "publicationYear": "2001",
        "publicationDate": "Aug. 2001",
        "articleNumber": "936382",
        "articleTitle": "Synchronous approach to the functional equivalence of embedded system implementations",
        "volume": "20",
        "issue": "8",
        "startPage": "1016",
        "endPage": "1033",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Synchronous approach to the functional equivalence of embedded system implementations",
        "authors": [
            {
                "id": 37267341700,
                "preferredName": "H. Hsieh",
                "firstName": "H.",
                "lastName": "Hsieh"
            },
            {
                "id": 37267342700,
                "preferredName": "F. Balarin",
                "firstName": "F.",
                "lastName": "Balarin"
            },
            {
                "id": 37274501100,
                "preferredName": "L. Lavagno",
                "firstName": "L.",
                "lastName": "Lavagno"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.945305",
        "publicationYear": "2001",
        "publicationDate": "Sept. 2001",
        "articleNumber": "945305",
        "articleTitle": "Crosstalk noise minimization in domino logic design",
        "volume": "20",
        "issue": "9",
        "startPage": "1091",
        "endPage": "1100",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Crosstalk noise minimization in domino logic design",
        "authors": [
            {
                "id": 37087285204,
                "preferredName": "Ki-Wook Kim",
                "firstName": null,
                "lastName": "Ki-Wook Kim"
            },
            {
                "id": 37087165235,
                "preferredName": "Sung-Mo Kang",
                "firstName": null,
                "lastName": "Sung-Mo Kang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.969435",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "969435",
        "articleTitle": "Fault-diagnosis-based technique for establishing RTL and gate-level correspondences",
        "volume": "20",
        "issue": "12",
        "startPage": "1414",
        "endPage": "1425",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Fault-diagnosis-based technique for establishing RTL and gate-level correspondences",
        "authors": [
            {
                "id": 37283767500,
                "preferredName": "S. Ravi",
                "firstName": "S.",
                "lastName": "Ravi"
            },
            {
                "id": 37313880800,
                "preferredName": "I. Ghosh",
                "firstName": "I.",
                "lastName": "Ghosh"
            },
            {
                "id": 37282454800,
                "preferredName": "V. Boppana",
                "firstName": "V.",
                "lastName": "Boppana"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.908469",
        "publicationYear": "2001",
        "publicationDate": "Feb 2001",
        "articleNumber": "908469",
        "articleTitle": "Charge-sharing alleviation and detection for CMOS domino circuits",
        "volume": "20",
        "issue": "2",
        "startPage": "266",
        "endPage": "280",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Charge-sharing alleviation and detection for CMOS domino circuits",
        "authors": [
            {
                "id": 37087163529,
                "preferredName": "Shih-Chieh Chang",
                "firstName": null,
                "lastName": "Shih-Chieh Chang"
            },
            {
                "id": 37087214891,
                "preferredName": "Ching-Hwa Cheng",
                "firstName": null,
                "lastName": "Ching-Hwa Cheng"
            },
            {
                "id": 37087156902,
                "preferredName": "Wen-Ben Jone",
                "firstName": null,
                "lastName": "Wen-Ben Jone"
            },
            {
                "id": 37087505734,
                "preferredName": "Shin-De Lee",
                "firstName": null,
                "lastName": "Shin-De Lee"
            },
            {
                "id": 37087145496,
                "preferredName": "Jinn-Shyan Wang",
                "firstName": null,
                "lastName": "Jinn-Shyan Wang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.969431",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "969431",
        "articleTitle": "An efficient heuristic approach to solve the unate covering problem",
        "volume": "20",
        "issue": "12",
        "startPage": "1377",
        "endPage": "1388",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An efficient heuristic approach to solve the unate covering problem",
        "authors": [
            {
                "id": 37295640000,
                "preferredName": "R. Cordone",
                "firstName": "R.",
                "lastName": "Cordone"
            },
            {
                "id": 37298982800,
                "preferredName": "F. Ferrandi",
                "firstName": "F.",
                "lastName": "Ferrandi"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            },
            {
                "id": 37087803520,
                "preferredName": "R.W. Calvo",
                "firstName": "R.W.",
                "lastName": "Calvo"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.969437",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "969437",
        "articleTitle": "An efficient graph representation for arithmetic circuit verification",
        "volume": "20",
        "issue": "12",
        "startPage": "1443",
        "endPage": "1454",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An efficient graph representation for arithmetic circuit verification",
        "authors": [
            {
                "id": 37087758246,
                "preferredName": "Yirng-An Chen",
                "firstName": null,
                "lastName": "Yirng-An Chen"
            },
            {
                "id": 37269746100,
                "preferredName": "R.E. Bryant",
                "firstName": "R.E.",
                "lastName": "Bryant"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.918210",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "918210",
        "articleTitle": "Learning as applied to stochastic optimization for standard-cell placement",
        "volume": "20",
        "issue": "4",
        "startPage": "516",
        "endPage": "527",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Learning as applied to stochastic optimization for standard-cell placement",
        "authors": [
            {
                "id": 37087458685,
                "preferredName": "Lixin Su",
                "firstName": null,
                "lastName": "Lixin Su"
            },
            {
                "id": 37371652500,
                "preferredName": "W. Buntine",
                "firstName": "W.",
                "lastName": "Buntine"
            },
            {
                "id": 38559623600,
                "preferredName": "A.R. Newton",
                "firstName": "A.R.",
                "lastName": "Newton"
            },
            {
                "id": 38558688800,
                "preferredName": "B.S. Peters",
                "firstName": "B.S.",
                "lastName": "Peters"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.924831",
        "publicationYear": "2001",
        "publicationDate": "June 2001",
        "articleNumber": "924831",
        "articleTitle": "Matching-based algorithm for FPGA channel segmentation design",
        "volume": "20",
        "issue": "6",
        "startPage": "784",
        "endPage": "791",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Matching-based algorithm for FPGA channel segmentation design",
        "authors": [
            {
                "id": 37087162652,
                "preferredName": "Yao-Wen Chang",
                "firstName": null,
                "lastName": "Yao-Wen Chang"
            },
            {
                "id": 37087162414,
                "preferredName": "Jai-Ming Lin",
                "firstName": null,
                "lastName": "Jai-Ming Lin"
            },
            {
                "id": 37274545500,
                "preferredName": "M.D.F. Wong",
                "firstName": "M.D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.931033",
        "publicationYear": "2001",
        "publicationDate": "July 2001",
        "articleNumber": "931033",
        "articleTitle": "Body-voltage estimation in digital PD-SOI circuits and its application to static timing analysis",
        "volume": "20",
        "issue": "7",
        "startPage": "888",
        "endPage": "901",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Body-voltage estimation in digital PD-SOI circuits and its application to static timing analysis",
        "authors": [
            {
                "id": 37273513800,
                "preferredName": "K.L. Shepard",
                "firstName": "K.L.",
                "lastName": "Shepard"
            },
            {
                "id": 37087157061,
                "preferredName": "Dae-Jin Kim",
                "firstName": null,
                "lastName": "Dae-Jin Kim"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.918207",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "918207",
        "articleTitle": "Compact and efficient code generation through program restructuring on limited memory embedded DSPs",
        "volume": "20",
        "issue": "4",
        "startPage": "477",
        "endPage": "494",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Compact and efficient code generation through program restructuring on limited memory embedded DSPs",
        "authors": [
            {
                "id": 37087504941,
                "preferredName": "S. Rele",
                "firstName": "S.",
                "lastName": "Rele"
            },
            {
                "id": 37087509294,
                "preferredName": "V. Jain",
                "firstName": "V.",
                "lastName": "Jain"
            },
            {
                "id": 37267758000,
                "preferredName": "S. Pande",
                "firstName": "S.",
                "lastName": "Pande"
            },
            {
                "id": 37283826700,
                "preferredName": "J. Ramanujam",
                "firstName": "J.",
                "lastName": "Ramanujam"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.936375",
        "publicationYear": "2001",
        "publicationDate": "Aug. 2001",
        "articleNumber": "936375",
        "articleTitle": "RAGS-real-analysis ALAP-guided synthesis",
        "volume": "20",
        "issue": "8",
        "startPage": "931",
        "endPage": "941",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "RAGS-real-analysis ALAP-guided synthesis",
        "authors": [
            {
                "id": 37089141677,
                "preferredName": "D.L. Rhodes",
                "firstName": "D.L.",
                "lastName": "Rhodes"
            },
            {
                "id": 37284351200,
                "preferredName": "W. Wolf",
                "firstName": "W.",
                "lastName": "Wolf"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.931011",
        "publicationYear": "2001",
        "publicationDate": "July 2001",
        "articleNumber": "931011",
        "articleTitle": "Simple frequency-domain analysis of MOSFET-including nonquasi-static effect",
        "volume": "20",
        "issue": "7",
        "startPage": "867",
        "endPage": "876",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Simple frequency-domain analysis of MOSFET-including nonquasi-static effect",
        "authors": [
            {
                "id": 37087919217,
                "preferredName": "Kyu-Il Lee",
                "firstName": null,
                "lastName": "Kyu-Il Lee"
            },
            {
                "id": 37087365007,
                "preferredName": "Jinsoo Kim",
                "firstName": null,
                "lastName": "Jinsoo Kim"
            },
            {
                "id": 37087305918,
                "preferredName": "Young June Park",
                "firstName": null,
                "lastName": "Young June Park"
            },
            {
                "id": 37087174263,
                "preferredName": "Hong Shick Min",
                "firstName": null,
                "lastName": "Hong Shick Min"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.905675",
        "publicationYear": "2001",
        "publicationDate": "Jan. 2001",
        "articleNumber": "905675",
        "articleTitle": "Alphabetic trees-theory and applications in layout-driven logic synthesis",
        "volume": "20",
        "issue": "1",
        "startPage": "58",
        "endPage": "69",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Alphabetic trees-theory and applications in layout-driven logic synthesis",
        "authors": [
            {
                "id": 37349735600,
                "preferredName": "H. Vaishnav",
                "firstName": "H.",
                "lastName": "Vaishnav"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.936379",
        "publicationYear": "2001",
        "publicationDate": "Aug. 2001",
        "articleNumber": "936379",
        "articleTitle": "Testing of scan circuits containing nonisolated random-logic legacy cores",
        "volume": "20",
        "issue": "8",
        "startPage": "980",
        "endPage": "993",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Testing of scan circuits containing nonisolated random-logic legacy cores",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37087370770,
                "preferredName": "Y. Zonan",
                "firstName": "Y.",
                "lastName": "Zonan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.969432",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "969432",
        "articleTitle": "Effect of the switching order on power dissipation in switched-capacitor circuits",
        "volume": "20",
        "issue": "12",
        "startPage": "1389",
        "endPage": "1397",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Effect of the switching order on power dissipation in switched-capacitor circuits",
        "authors": [
            {
                "id": 37265755700,
                "preferredName": "G. Casinovi",
                "firstName": "G.",
                "lastName": "Casinovi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.905683",
        "publicationYear": "2001",
        "publicationDate": "Jan. 2001",
        "articleNumber": "905683",
        "articleTitle": "Clock selection for performance optimization of control-flow intensive behaviors",
        "volume": "20",
        "issue": "1",
        "startPage": "158",
        "endPage": "165",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Clock selection for performance optimization of control-flow intensive behaviors",
        "authors": [
            {
                "id": 37265273100,
                "preferredName": "K.S. Khouri",
                "firstName": "K.S.",
                "lastName": "Khouri"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.905682",
        "publicationYear": "2001",
        "publicationDate": "Jan. 2001",
        "articleNumber": "905682",
        "articleTitle": "A timing-driven pseudoexhaustive testing for VLSI circuits",
        "volume": "20",
        "issue": "1",
        "startPage": "147",
        "endPage": "158",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A timing-driven pseudoexhaustive testing for VLSI circuits",
        "authors": [
            {
                "id": 37087163529,
                "preferredName": "Shih-Chieh Chang",
                "firstName": null,
                "lastName": "Shih-Chieh Chang"
            },
            {
                "id": 37087309439,
                "preferredName": "Jiann-Chyi Rau",
                "firstName": null,
                "lastName": "Jiann-Chyi Rau"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.952738",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "952738",
        "articleTitle": "Application of BEM to high-voltage junction termination",
        "volume": "20",
        "issue": "10",
        "startPage": "1218",
        "endPage": "1225",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Application of BEM to high-voltage junction termination",
        "authors": [
            {
                "id": 37087525136,
                "preferredName": "Zilu Wu",
                "firstName": null,
                "lastName": "Zilu Wu"
            },
            {
                "id": 37087523388,
                "preferredName": "Yumin Gao",
                "firstName": null,
                "lastName": "Yumin Gao"
            },
            {
                "id": 37087179977,
                "preferredName": "Jinsheng Luo",
                "firstName": null,
                "lastName": "Jinsheng Luo"
            },
            {
                "id": 37087522413,
                "preferredName": "Xun Hou",
                "firstName": null,
                "lastName": "Xun Hou"
            },
            {
                "id": 37087522260,
                "preferredName": "Guofu Chen",
                "firstName": null,
                "lastName": "Guofu Chen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.913757",
        "publicationYear": "2001",
        "publicationDate": "March 2001",
        "articleNumber": "913757",
        "articleTitle": "Symbolic debugging of embedded hardware and software",
        "volume": "20",
        "issue": "3",
        "startPage": "392",
        "endPage": "401",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Symbolic debugging of embedded hardware and software",
        "authors": [
            {
                "id": 37284705800,
                "preferredName": "F. Koushanfar",
                "firstName": "F.",
                "lastName": "Koushanfar"
            },
            {
                "id": 37283298000,
                "preferredName": "D. Kirovski",
                "firstName": "D.",
                "lastName": "Kirovski"
            },
            {
                "id": 37087172723,
                "preferredName": "Inki Hong",
                "firstName": null,
                "lastName": "Inki Hong"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            },
            {
                "id": 37275945500,
                "preferredName": "M.C. Papaefthymiou",
                "firstName": "M.C.",
                "lastName": "Papaefthymiou"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2001.959856",
        "publicationYear": "2001",
        "publicationDate": "Nov. 2001",
        "articleNumber": "959856",
        "articleTitle": "Guest editorial",
        "volume": "20",
        "issue": "11",
        "startPage": "1281",
        "endPage": "1282",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Guest editorial",
        "authors": [
            {
                "id": 37265279400,
                "preferredName": "P. Marwedel",
                "firstName": "P.",
                "lastName": "Marwedel"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2001.969442",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "969442",
        "articleTitle": "Correction to \"A two-stage solution approach to multidimensional periodic scheduling\"",
        "volume": "20",
        "issue": "12",
        "startPage": "1479",
        "endPage": "1479",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Correction to \"A two-stage solution approach to multidimensional periodic scheduling\"",
        "authors": [
            {
                "id": 37282463900,
                "preferredName": "W.F.J. Verhaegh",
                "firstName": "W.F.J.",
                "lastName": "Verhaegh"
            },
            {
                "id": 37268258500,
                "preferredName": "E.H.L. Aarts",
                "firstName": "E.H.L.",
                "lastName": "Aarts"
            },
            {
                "id": 37374313800,
                "preferredName": "P.C.N. van Gorp",
                "firstName": "P.C.N.",
                "lastName": "van Gorp"
            },
            {
                "id": 37344382800,
                "preferredName": "P.E.R. Lippens",
                "firstName": "P.E.R.",
                "lastName": "Lippens"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2001.913753",
        "publicationYear": "2001",
        "publicationDate": "March 2001",
        "articleNumber": "913753",
        "articleTitle": "Guest editor's introduction to special section on high-level design validation and test",
        "volume": "20",
        "issue": "3",
        "startPage": "353",
        "endPage": "354",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Guest editor's introduction to special section on high-level design validation and test",
        "authors": [
            {
                "id": 37269471300,
                "preferredName": "R. Karri",
                "firstName": "R.",
                "lastName": "Karri"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2001.920681",
        "publicationYear": "2001",
        "publicationDate": "May 2001",
        "articleNumber": "920681",
        "articleTitle": "Guest editors' introduction",
        "volume": "20",
        "issue": "5",
        "startPage": "569",
        "endPage": "570",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Guest editors' introduction",
        "authors": []
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2001.969443",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "969443",
        "articleTitle": "Author index",
        "volume": "20",
        "issue": "12",
        "startPage": "1480",
        "endPage": "1484",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Author index",
        "authors": []
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2001.969444",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "969444",
        "articleTitle": "Subject index",
        "volume": "20",
        "issue": "12",
        "startPage": "1484",
        "endPage": "1496",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Subject index",
        "authors": []
    }
]