// Seed: 2491288087
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_6(
      .id_0(id_5), .id_1(id_3), .id_2(id_5), .id_3(id_2), .id_4(1), .id_5(id_3)
  );
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    output logic id_2,
    input logic id_3,
    input logic id_4,
    output supply1 id_5
);
  always @(posedge id_3 or posedge 1) begin
    if (~|(1) == id_0)
      if (1) begin
        assume (id_0);
        id_2 <= id_4;
      end
  end
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7
  );
  always @(id_4 or posedge id_3) begin : id_8
    id_2 = id_4;
  end
endmodule
