<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step5\impl\gwsynthesis\tangnano20k_vdp_cartridge.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step5\src\tangnano20k_vdp_cartridge.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun 15 20:25:24 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5431</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3143</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk14m</td>
<td>Base</td>
<td>69.842</td>
<td>14.318
<td>0.000</td>
<td>34.921</td>
<td></td>
<td></td>
<td>clk14m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.656</td>
<td>214.770
<td>0.000</td>
<td>2.328</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.656</td>
<td>214.770
<td>0.000</td>
<td>2.328</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>9.312</td>
<td>107.385
<td>0.000</td>
<td>4.656</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>13.968</td>
<td>71.590
<td>0.000</td>
<td>6.984</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>23.281</td>
<td>42.954
<td>0.000</td>
<td>11.640</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>42.954(MHz)</td>
<td>123.509(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk14m!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk14m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk14m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>15.184</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_6_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>8.062</td>
</tr>
<tr>
<td>2</td>
<td>15.184</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_8_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>8.062</td>
</tr>
<tr>
<td>3</td>
<td>15.184</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_11_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>8.062</td>
</tr>
<tr>
<td>4</td>
<td>15.188</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_0_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>8.058</td>
</tr>
<tr>
<td>5</td>
<td>15.188</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_1_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>8.058</td>
</tr>
<tr>
<td>6</td>
<td>15.372</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_2_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.874</td>
</tr>
<tr>
<td>7</td>
<td>15.372</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_3_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.874</td>
</tr>
<tr>
<td>8</td>
<td>15.372</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_4_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.874</td>
</tr>
<tr>
<td>9</td>
<td>15.372</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_5_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.874</td>
</tr>
<tr>
<td>10</td>
<td>15.372</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_7_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.874</td>
</tr>
<tr>
<td>11</td>
<td>15.372</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_9_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.874</td>
</tr>
<tr>
<td>12</td>
<td>15.372</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_10_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.874</td>
</tr>
<tr>
<td>13</td>
<td>15.372</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.874</td>
</tr>
<tr>
<td>14</td>
<td>15.383</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_12_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.863</td>
</tr>
<tr>
<td>15</td>
<td>15.415</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.831</td>
</tr>
<tr>
<td>16</td>
<td>15.579</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_8_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.667</td>
</tr>
<tr>
<td>17</td>
<td>15.588</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_5_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.658</td>
</tr>
<tr>
<td>18</td>
<td>15.606</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_5_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.640</td>
</tr>
<tr>
<td>19</td>
<td>15.683</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_9_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.563</td>
</tr>
<tr>
<td>20</td>
<td>15.762</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_3_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.483</td>
</tr>
<tr>
<td>21</td>
<td>15.762</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_9_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.483</td>
</tr>
<tr>
<td>22</td>
<td>15.771</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.475</td>
</tr>
<tr>
<td>23</td>
<td>15.800</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_0_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.446</td>
</tr>
<tr>
<td>24</td>
<td>15.800</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_1_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.446</td>
</tr>
<tr>
<td>25</td>
<td>15.803</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_6_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.281</td>
<td>0.000</td>
<td>7.442</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.060</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_we_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>2</td>
<td>0.060</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_we_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>3</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>4</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>5</td>
<td>0.202</td>
<td>u_v9918/ff_wdata_0_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/DI[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>6</td>
<td>0.213</td>
<td>u_v9918/ff_wdata_1_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_1_s/DI[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>7</td>
<td>0.215</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_5_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[4]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>8</td>
<td>0.225</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_7_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[5]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>9</td>
<td>0.319</td>
<td>u_vram16k/ff_rdata_en_s0/Q</td>
<td>u_v9918/ff_rdata_1_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>10</td>
<td>0.319</td>
<td>u_vram16k/ff_rdata_en_s0/Q</td>
<td>u_v9918/ff_rdata_3_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>11</td>
<td>0.333</td>
<td>u_v9918/ff_address_3_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_1_s/AD[3]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>12</td>
<td>0.337</td>
<td>u_v9918/ff_address_13_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/AD[13]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>13</td>
<td>0.347</td>
<td>u_v9918/ff_address_9_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/AD[9]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>14</td>
<td>0.347</td>
<td>u_v9918/ff_address_7_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/AD[7]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>15</td>
<td>0.347</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_7_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[5]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.596</td>
</tr>
<tr>
<td>16</td>
<td>0.347</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.596</td>
</tr>
<tr>
<td>17</td>
<td>0.347</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.596</td>
</tr>
<tr>
<td>18</td>
<td>0.347</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_0_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.596</td>
</tr>
<tr>
<td>19</td>
<td>0.348</td>
<td>u_v9918/ff_address_11_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_1_s/AD[11]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>20</td>
<td>0.348</td>
<td>u_v9918/ff_address_7_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_1_s/AD[7]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>21</td>
<td>0.348</td>
<td>u_v9918/ff_address_11_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/AD[11]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>22</td>
<td>0.348</td>
<td>u_v9918/ff_address_0_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/AD[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>23</td>
<td>0.348</td>
<td>u_v9918/ff_address_12_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/AD[12]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>24</td>
<td>0.348</td>
<td>u_v9918/ff_address_5_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/AD[5]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>25</td>
<td>0.348</td>
<td>u_v9918/ff_address_3_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/AD[3]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>9.877</td>
<td>10.877</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_iorq_rd_s0</td>
</tr>
<tr>
<td>2</td>
<td>9.877</td>
<td>10.877</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_iorq_rd_pre_s0</td>
</tr>
<tr>
<td>3</td>
<td>9.877</td>
<td>10.877</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_address_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>9.877</td>
<td>10.877</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_wdata_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>9.877</td>
<td>10.877</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_ioreq_s1</td>
</tr>
<tr>
<td>6</td>
<td>9.877</td>
<td>10.877</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_gpio/ff_rdata_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>9.877</td>
<td>10.877</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_v9918/ff_wdata_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>9.877</td>
<td>10.877</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_pre_window_y_s0</td>
</tr>
<tr>
<td>9</td>
<td>9.877</td>
<td>10.877</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_14_s0</td>
</tr>
<tr>
<td>10</td>
<td>9.877</td>
<td>10.877</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.643</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>10.105</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>10.662</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_6_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C20[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.390, 29.647%; route: 5.440, 67.475%; tC2Q: 0.232, 2.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.643</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>10.105</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>10.662</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_8_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.390, 29.647%; route: 5.440, 67.475%; tC2Q: 0.232, 2.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.643</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>10.105</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>10.662</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_11_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C20[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.390, 29.647%; route: 5.440, 67.475%; tC2Q: 0.232, 2.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.643</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>10.105</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>10.659</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_0_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C21[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.390, 29.661%; route: 5.436, 67.460%; tC2Q: 0.232, 2.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.643</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>10.105</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>10.659</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_1_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.390, 29.661%; route: 5.436, 67.460%; tC2Q: 0.232, 2.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.643</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>10.105</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>10.475</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_2_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.390, 30.352%; route: 5.252, 66.701%; tC2Q: 0.232, 2.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.643</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>10.105</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>10.475</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_3_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.390, 30.352%; route: 5.252, 66.701%; tC2Q: 0.232, 2.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.643</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>10.105</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>10.475</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_4_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.390, 30.352%; route: 5.252, 66.701%; tC2Q: 0.232, 2.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.643</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>10.105</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>10.475</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_5_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.390, 30.352%; route: 5.252, 66.701%; tC2Q: 0.232, 2.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.643</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>10.105</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>10.475</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[1][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_7_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C20[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.390, 30.352%; route: 5.252, 66.701%; tC2Q: 0.232, 2.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.643</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>10.105</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>10.475</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_9_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.390, 30.352%; route: 5.252, 66.701%; tC2Q: 0.232, 2.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.643</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>10.105</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>10.475</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_10_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.390, 30.352%; route: 5.252, 66.701%; tC2Q: 0.232, 2.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.643</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>10.105</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>10.475</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.390, 30.352%; route: 5.252, 66.701%; tC2Q: 0.232, 2.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.643</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>10.105</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>10.464</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[2][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_12_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C19[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.390, 30.395%; route: 5.241, 66.655%; tC2Q: 0.232, 2.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R31C39[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
</tr>
<tr>
<td>3.534</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/I0</td>
</tr>
<tr>
<td>4.051</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C37[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s17/I3</td>
</tr>
<tr>
<td>5.174</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s17/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s16/I2</td>
</tr>
<tr>
<td>5.693</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C37[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>6.512</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I3</td>
</tr>
<tr>
<td>6.883</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C38[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C38[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5/I1</td>
</tr>
<tr>
<td>7.505</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5/COUT</td>
</tr>
<tr>
<td>7.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C38[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n236_s4/CIN</td>
</tr>
<tr>
<td>7.975</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n236_s4/SUM</td>
</tr>
<tr>
<td>8.388</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s6/I3</td>
</tr>
<tr>
<td>8.958</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C38[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s3/I0</td>
</tr>
<tr>
<td>9.648</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C39[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s3/F</td>
</tr>
<tr>
<td>10.061</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s1/I1</td>
</tr>
<tr>
<td>10.432</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s1/F</td>
</tr>
<tr>
<td>10.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C38[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.166, 53.198%; route: 3.433, 43.840%; tC2Q: 0.232, 2.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.129</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/I2</td>
</tr>
<tr>
<td>9.678</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R23C17[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/F</td>
</tr>
<tr>
<td>10.268</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_8_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.477, 32.307%; route: 4.958, 64.667%; tC2Q: 0.232, 3.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.129</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/I2</td>
</tr>
<tr>
<td>9.678</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R23C17[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_5_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.477, 32.347%; route: 4.949, 64.624%; tC2Q: 0.232, 3.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n766_s1/I2</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n766_s1/F</td>
</tr>
<tr>
<td>8.405</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n364_s2/I2</td>
</tr>
<tr>
<td>8.858</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n364_s2/F</td>
</tr>
<tr>
<td>9.692</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n364_s1/I0</td>
</tr>
<tr>
<td>10.241</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n364_s1/F</td>
</tr>
<tr>
<td>10.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_5_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.477, 32.422%; route: 4.931, 64.541%; tC2Q: 0.232, 3.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.792</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n360_s1/I0</td>
</tr>
<tr>
<td>10.163</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n360_s1/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_9_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.299, 30.399%; route: 5.032, 66.533%; tC2Q: 0.232, 3.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.129</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/I2</td>
</tr>
<tr>
<td>9.678</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R23C17[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/F</td>
</tr>
<tr>
<td>10.084</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_3_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C21[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.477, 33.100%; route: 4.774, 63.799%; tC2Q: 0.232, 3.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.129</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/I2</td>
</tr>
<tr>
<td>9.678</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R23C17[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/F</td>
</tr>
<tr>
<td>10.084</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_9_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.477, 33.100%; route: 4.774, 63.799%; tC2Q: 0.232, 3.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R34C34[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
</tr>
<tr>
<td>3.257</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s5/I1</td>
</tr>
<tr>
<td>3.628</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C33[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s5/F</td>
</tr>
<tr>
<td>4.059</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C34[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n686_s2/I1</td>
</tr>
<tr>
<td>4.614</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C34[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n686_s2/F</td>
</tr>
<tr>
<td>5.270</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/I0</td>
</tr>
<tr>
<td>5.723</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C33[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/F</td>
</tr>
<tr>
<td>5.741</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2/I2</td>
</tr>
<tr>
<td>6.290</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R35C33[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2/F</td>
</tr>
<tr>
<td>6.292</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/I0</td>
</tr>
<tr>
<td>6.809</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>7.232</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C31[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n365_s3/I1</td>
</tr>
<tr>
<td>7.603</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C31[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n365_s3/COUT</td>
</tr>
<tr>
<td>8.321</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s7/I2</td>
</tr>
<tr>
<td>8.870</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C31[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s7/F</td>
</tr>
<tr>
<td>8.871</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C31[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s2/I0</td>
</tr>
<tr>
<td>9.333</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C31[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s2/F</td>
</tr>
<tr>
<td>9.505</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s1/I0</td>
</tr>
<tr>
<td>10.075</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s1/F</td>
</tr>
<tr>
<td>10.075</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C30[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.397, 58.825%; route: 2.846, 38.071%; tC2Q: 0.232, 3.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.129</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/I2</td>
</tr>
<tr>
<td>9.678</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R23C17[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/F</td>
</tr>
<tr>
<td>10.046</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_0_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C20[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.477, 33.268%; route: 4.737, 63.616%; tC2Q: 0.232, 3.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.129</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/I2</td>
</tr>
<tr>
<td>9.678</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R23C17[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/F</td>
</tr>
<tr>
<td>10.046</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_1_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C20[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.477, 33.268%; route: 4.737, 63.616%; tC2Q: 0.232, 3.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_0_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_7_s3/F</td>
</tr>
<tr>
<td>6.406</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s1/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>7.689</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/I1</td>
</tr>
<tr>
<td>9.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s3/F</td>
</tr>
<tr>
<td>9.129</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/I2</td>
</tr>
<tr>
<td>9.678</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R23C17[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/F</td>
</tr>
<tr>
<td>10.043</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_6_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C18[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.281</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.477, 33.282%; route: 4.733, 63.600%; tC2Q: 0.232, 3.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_we_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_we_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[2][A]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_we_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C32[2][A]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_we_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_wdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][A]</td>
<td>u_v9918/ff_wdata_0_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_wdata_0_s0/Q</td>
</tr>
<tr>
<td>2.292</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_wdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>u_v9918/ff_wdata_1_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_wdata_1_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram16k/ff_ram_ff_ram_0_1_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram16k/ff_ram_ff_ram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_d_5_s0/Q</td>
</tr>
<tr>
<td>2.304</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_7_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C31[1][B]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_d_7_s0/Q</td>
</tr>
<tr>
<td>2.315</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram16k/ff_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/ff_rdata_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>u_vram16k/ff_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">u_vram16k/ff_rdata_en_s0/Q</td>
</tr>
<tr>
<td>2.171</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_rdata_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>u_v9918/ff_rdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>u_v9918/ff_rdata_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram16k/ff_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/ff_rdata_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>u_vram16k/ff_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">u_vram16k/ff_rdata_en_s0/Q</td>
</tr>
<tr>
<td>2.171</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_rdata_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>u_v9918/ff_rdata_3_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>u_v9918/ff_rdata_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9918/ff_address_3_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R26C19[2][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_address_3_s0/Q</td>
</tr>
<tr>
<td>2.292</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_1_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram16k/ff_ram_ff_ram_0_1_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram16k/ff_ram_ff_ram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.200%; tC2Q: 0.202, 44.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td>u_v9918/ff_address_13_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R26C18[0][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_address_13_s0/Q</td>
</tr>
<tr>
<td>2.296</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_0_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 55.591%; tC2Q: 0.202, 44.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_address_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td>u_v9918/ff_address_9_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R27C18[1][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_address_9_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[2][B]</td>
<td>u_v9918/ff_address_7_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R27C19[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_address_7_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_7_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C31[1][B]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_d_7_s0/Q</td>
</tr>
<tr>
<td>2.437</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 66.134%; tC2Q: 0.202, 33.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C26[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C26[2][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0/Q</td>
</tr>
<tr>
<td>2.437</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 66.134%; tC2Q: 0.202, 33.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C26[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0/Q</td>
</tr>
<tr>
<td>2.437</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 66.134%; tC2Q: 0.202, 33.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_0_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_0_s0/Q</td>
</tr>
<tr>
<td>2.437</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 66.134%; tC2Q: 0.202, 33.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_address_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][A]</td>
<td>u_v9918/ff_address_11_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R29C19[2][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_address_11_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_1_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram16k/ff_ram_ff_ram_0_1_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram16k/ff_ram_ff_ram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[2][B]</td>
<td>u_v9918/ff_address_7_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R27C19[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_address_7_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_1_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram16k/ff_ram_ff_ram_0_1_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram16k/ff_ram_ff_ram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_address_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][A]</td>
<td>u_v9918/ff_address_11_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R29C19[2][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_address_11_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_0_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_address_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[2][A]</td>
<td>u_v9918/ff_address_0_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R27C19[2][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_address_0_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_0_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_address_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>u_v9918/ff_address_12_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R26C19[1][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_address_12_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_0_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[0][A]</td>
<td>u_v9918/ff_address_5_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R27C18[0][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_address_5_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9918/ff_address_3_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R26C19[2][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_address_3_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1053</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.877</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_iorq_rd_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.970</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.244</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_iorq_rd_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.121</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_iorq_rd_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.877</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_iorq_rd_pre_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.970</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.244</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_iorq_rd_pre_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.121</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_iorq_rd_pre_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.877</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_address_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.970</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.244</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_address_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.121</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_address_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.877</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_wdata_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.970</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.244</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_wdata_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.121</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_wdata_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.877</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_ioreq_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.970</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.244</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_ioreq_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.121</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_ioreq_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.877</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_gpio/ff_rdata_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.970</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.244</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_gpio/ff_rdata_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.121</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_gpio/ff_rdata_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.877</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9918/ff_wdata_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.970</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.244</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9918/ff_wdata_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.121</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9918/ff_wdata_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.877</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_pre_window_y_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.970</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.244</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_pre_window_y_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.121</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_pre_window_y_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.877</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.970</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.244</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.121</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_info_pattern_14_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.877</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.970</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.244</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.121</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1053</td>
<td>w_video_clk</td>
<td>15.184</td>
<td>2.274</td>
</tr>
<tr>
<td>209</td>
<td>w_vdp_enable</td>
<td>16.721</td>
<td>1.939</td>
</tr>
<tr>
<td>42</td>
<td>w_vdp_vcounter[1]</td>
<td>19.567</td>
<td>1.602</td>
</tr>
<tr>
<td>42</td>
<td>u_dvi/rgb2dvi_inst/de_d</td>
<td>20.402</td>
<td>2.150</td>
</tr>
<tr>
<td>42</td>
<td>u_v9918/u_v9918_core/w_pre_dot_counter_yp[0]</td>
<td>18.906</td>
<td>1.528</td>
</tr>
<tr>
<td>40</td>
<td>u_v9918/u_v9918_core/n469_4</td>
<td>15.184</td>
<td>0.985</td>
</tr>
<tr>
<td>39</td>
<td>u_v9918/u_v9918_core/w_eight_dot_state[1]</td>
<td>16.524</td>
<td>1.299</td>
</tr>
<tr>
<td>36</td>
<td>u_v9918/u_v9918_core/ff_main_state[0]</td>
<td>19.824</td>
<td>0.890</td>
</tr>
<tr>
<td>36</td>
<td>u_v9918/u_v9918_core/ff_main_state[1]</td>
<td>19.886</td>
<td>0.948</td>
</tr>
<tr>
<td>35</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n766_4</td>
<td>15.285</td>
<td>0.959</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C41</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C51</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C41</td>
<td>100.00%</td>
</tr>
<tr>
<td>R21C43</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
