{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738689094909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738689094915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 14:11:34 2025 " "Processing started: Tue Feb 04 14:11:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738689094915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738689094915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pratica10 -c Pratica10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pratica10 -c Pratica10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738689094915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738689095741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738689095741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.v 1 1 " "Found 1 design units, including 1 entities, in source file vgasync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGASync " "Found entity 1: VGASync" {  } { { "VGASync.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/VGASync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738689111638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738689111638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica10.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pratica10 " "Found entity 1: Pratica10" {  } { { "Pratica10.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/Pratica10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738689111644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738689111644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelgen.v 1 1 " "Found 1 design units, including 1 entities, in source file pixelgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGen " "Found entity 1: PixelGen" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738689111650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738689111650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyncinputsynchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file asyncinputsynchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncInputSynchronizer " "Found entity 1: AsyncInputSynchronizer" {  } { { "AsyncInputSynchronizer.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/AsyncInputSynchronizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738689111655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738689111655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pratica10 " "Elaborating entity \"Pratica10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738689111700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncInputSynchronizer AsyncInputSynchronizer:u_rst_sync " "Elaborating entity \"AsyncInputSynchronizer\" for hierarchy \"AsyncInputSynchronizer:u_rst_sync\"" {  } { { "Pratica10.v" "u_rst_sync" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/Pratica10.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738689111742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGASync VGASync:vsync_unit " "Elaborating entity \"VGASync\" for hierarchy \"VGASync:vsync_unit\"" {  } { { "Pratica10.v" "vsync_unit" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/Pratica10.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738689111746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGASync.v(67) " "Verilog HDL assignment warning at VGASync.v(67): truncated value with size 32 to match size of target (10)" {  } { { "VGASync.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/VGASync.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111748 "|Pratica10|VGASync:vsync_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGASync.v(77) " "Verilog HDL assignment warning at VGASync.v(77): truncated value with size 32 to match size of target (10)" {  } { { "VGASync.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/VGASync.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111748 "|Pratica10|VGASync:vsync_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGen PixelGen:px_gen " "Elaborating entity \"PixelGen\" for hierarchy \"PixelGen:px_gen\"" {  } { { "Pratica10.v" "px_gen" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/Pratica10.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738689111750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelGen.v(68) " "Verilog HDL assignment warning at PixelGen.v(68): truncated value with size 32 to match size of target (10)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111754 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelGen.v(69) " "Verilog HDL assignment warning at PixelGen.v(69): truncated value with size 32 to match size of target (10)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111755 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelGen.v(70) " "Verilog HDL assignment warning at PixelGen.v(70): truncated value with size 32 to match size of target (10)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111755 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelGen.v(71) " "Verilog HDL assignment warning at PixelGen.v(71): truncated value with size 32 to match size of target (10)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111755 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelGen.v(78) " "Verilog HDL assignment warning at PixelGen.v(78): truncated value with size 32 to match size of target (10)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111755 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelGen.v(80) " "Verilog HDL assignment warning at PixelGen.v(80): truncated value with size 32 to match size of target (10)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111755 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelGen.v(83) " "Verilog HDL assignment warning at PixelGen.v(83): truncated value with size 32 to match size of target (10)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111755 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelGen.v(85) " "Verilog HDL assignment warning at PixelGen.v(85): truncated value with size 32 to match size of target (10)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111755 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelGen.v(88) " "Verilog HDL assignment warning at PixelGen.v(88): truncated value with size 32 to match size of target (10)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111755 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelGen.v(90) " "Verilog HDL assignment warning at PixelGen.v(90): truncated value with size 32 to match size of target (10)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111755 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelGen.v(93) " "Verilog HDL assignment warning at PixelGen.v(93): truncated value with size 32 to match size of target (10)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111755 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelGen.v(95) " "Verilog HDL assignment warning at PixelGen.v(95): truncated value with size 32 to match size of target (10)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111755 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelGen.v(107) " "Verilog HDL assignment warning at PixelGen.v(107): truncated value with size 32 to match size of target (10)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111755 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelGen.v(108) " "Verilog HDL assignment warning at PixelGen.v(108): truncated value with size 32 to match size of target (10)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111756 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PixelGen.v(111) " "Verilog HDL assignment warning at PixelGen.v(111): truncated value with size 32 to match size of target (4)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111756 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelGen.v(120) " "Verilog HDL assignment warning at PixelGen.v(120): truncated value with size 32 to match size of target (10)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111756 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelGen.v(121) " "Verilog HDL assignment warning at PixelGen.v(121): truncated value with size 32 to match size of target (10)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111756 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PixelGen.v(124) " "Verilog HDL assignment warning at PixelGen.v(124): truncated value with size 32 to match size of target (4)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111756 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "left_paddle_y PixelGen.v(66) " "Verilog HDL Always Construct warning at PixelGen.v(66): inferring latch(es) for variable \"left_paddle_y\", which holds its previous value in one or more paths through the always construct" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738689111756 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "right_paddle_y PixelGen.v(66) " "Verilog HDL Always Construct warning at PixelGen.v(66): inferring latch(es) for variable \"right_paddle_y\", which holds its previous value in one or more paths through the always construct" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738689111756 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PixelGen.v(157) " "Verilog HDL assignment warning at PixelGen.v(157): truncated value with size 32 to match size of target (4)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111756 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PixelGen.v(160) " "Verilog HDL assignment warning at PixelGen.v(160): truncated value with size 32 to match size of target (4)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111756 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PixelGen.v(202) " "Verilog HDL assignment warning at PixelGen.v(202): truncated value with size 32 to match size of target (3)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111756 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PixelGen.v(203) " "Verilog HDL assignment warning at PixelGen.v(203): truncated value with size 32 to match size of target (3)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111756 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PixelGen.v(206) " "Verilog HDL assignment warning at PixelGen.v(206): truncated value with size 32 to match size of target (3)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111756 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PixelGen.v(207) " "Verilog HDL assignment warning at PixelGen.v(207): truncated value with size 32 to match size of target (3)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111756 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PixelGen.v(210) " "Verilog HDL assignment warning at PixelGen.v(210): truncated value with size 32 to match size of target (3)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111757 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PixelGen.v(211) " "Verilog HDL assignment warning at PixelGen.v(211): truncated value with size 32 to match size of target (3)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111757 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PixelGen.v(214) " "Verilog HDL assignment warning at PixelGen.v(214): truncated value with size 32 to match size of target (3)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111757 "|Pratica10|PixelGen:px_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PixelGen.v(215) " "Verilog HDL assignment warning at PixelGen.v(215): truncated value with size 32 to match size of target (3)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738689111757 "|Pratica10|PixelGen:px_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "right_paddle_y\[0\] PixelGen.v(66) " "Inferred latch for \"right_paddle_y\[0\]\" at PixelGen.v(66)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738689111757 "|Pratica10|PixelGen:px_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "right_paddle_y\[1\] PixelGen.v(66) " "Inferred latch for \"right_paddle_y\[1\]\" at PixelGen.v(66)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738689111757 "|Pratica10|PixelGen:px_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "left_paddle_y\[0\] PixelGen.v(66) " "Inferred latch for \"left_paddle_y\[0\]\" at PixelGen.v(66)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738689111757 "|Pratica10|PixelGen:px_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "left_paddle_y\[1\] PixelGen.v(66) " "Inferred latch for \"left_paddle_y\[1\]\" at PixelGen.v(66)" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738689111757 "|Pratica10|PixelGen:px_gen"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PixelGen.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/PixelGen.v" 52 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1738689112496 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1738689112496 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738689112744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738689113748 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738689113748 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/Pratica10.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738689113913 "|Pratica10|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/Pratica10.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738689113913 "|Pratica10|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/Pratica10.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738689113913 "|Pratica10|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/Pratica10.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738689113913 "|Pratica10|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/Pratica10.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738689113913 "|Pratica10|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/Pratica10.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738689113913 "|Pratica10|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/diego.oliveira1/Desktop/pratica10/Pratica10_restored/Pratica10.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738689113913 "|Pratica10|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1738689113913 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "403 " "Implemented 403 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738689113914 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738689113914 ""} { "Info" "ICUT_CUT_TM_LCELLS" "376 " "Implemented 376 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738689113914 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738689113914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738689113998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 14:11:53 2025 " "Processing ended: Tue Feb 04 14:11:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738689113998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738689113998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738689113998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738689113998 ""}
