# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T17_ClockedProcessTb
# -- Compiling architecture sim of T17_ClockedProcessTb
# ** Error: (vcom-11) Could not find work.t17_flipflop.
# ** Error (suppressible): C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd(20): (vcom-1195) Cannot find expanded name "work.T17_FlipFlop".
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd(22): near "port_map": (vcom-1576) expecting ';'.
# ** Note: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd(55): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T17_ClockedProcessTb
# -- Compiling architecture sim of T17_ClockedProcessTb
# ** Error: (vcom-11) Could not find work.t17_flipflop.
# ** Error (suppressible): C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd(21): (vcom-1195) Cannot find expanded name "work.T17_FlipFlop".
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd(21): Unknown expanded name.
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd(50): near "EOF": syntax error
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T17_ClockedProcessTb
# -- Compiling architecture sim of T17_ClockedProcessTb
# ** Error: (vcom-11) Could not find work.t17_flipflop.
# ** Error (suppressible): C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd(21): (vcom-1195) Cannot find expanded name "work.T17_FlipFlop".
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd(21): Unknown expanded name.
# ** Note: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd(51): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T17_ClockedProcessTb
# -- Compiling architecture sim of T17_ClockedProcessTb
# ** Error: (vcom-11) Could not find work.t17_flipflop.
# ** Error (suppressible): C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd(21): (vcom-1195) Cannot find expanded name "work.T17_FlipFlop".
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd(21): Unknown expanded name.
# ** Note: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd(51): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T17_ClockedProcessTb
# -- Compiling architecture sim of T17_ClockedProcessTb
# ** Error: (vcom-11) Could not find work.t17_flipflop.
# ** Error (suppressible): C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd(21): (vcom-1195) Cannot find expanded name "work.T17_FlipFlop".
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd(21): Unknown expanded name.
# ** Note: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd(51): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T17_ClockedProcessTb
# -- Compiling architecture sim of T17_ClockedProcessTb
# ** Error: (vcom-11) Could not find work.t17_flipflop.
# ** Error (suppressible): C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd(21): (vcom-1195) Cannot find expanded name "work.T17_FlipFlop".
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd(21): Unknown expanded name.
# ** Note: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd(51): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_FlipFlop.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T17_FlipFlop
# -- Compiling architecture rtl of T17_FlipFlop
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_FlipFlop.vhd(21): Cannot drive signal 'Output' of mode IN.
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_FlipFlop.vhd(23): Cannot drive signal 'Output' of mode IN.
# ** Note: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_FlipFlop.vhd(31): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_FlipFlop.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T17_FlipFlop
# -- Compiling architecture rtl of T17_FlipFlop
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_FlipFlop.vhd(21): Cannot drive signal 'Output' of mode IN.
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_FlipFlop.vhd(23): Cannot drive signal 'Output' of mode IN.
# ** Note: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_FlipFlop.vhd(31): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_FlipFlop.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T17_FlipFlop
# -- Compiling architecture rtl of T17_FlipFlop
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_FlipFlop.vhd(21): Cannot drive signal 'Output1' of mode IN.
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_FlipFlop.vhd(23): Cannot drive signal 'Output1' of mode IN.
# ** Note: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_FlipFlop.vhd(31): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_FlipFlop.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T17_FlipFlop
# -- Compiling architecture rtl of T17_FlipFlop
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_FlipFlop.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T17_FlipFlop
# -- Compiling architecture rtl of T17_FlipFlop
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T17_ClockedProcessTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T17_ClockedProcessTb
# -- Compiling architecture sim of T17_ClockedProcessTb
# -- Loading entity T17_FlipFlop
# 
# 
vsim -gui work.t17_clockedprocesstb
# vsim -gui work.t17_clockedprocesstb 
# Start time: 16:41:13 on Jun 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.t17_clockedprocesstb(sim)
# Loading work.t17_flipflop(rtl)
add wave -position insertpoint  \
sim:/t17_clockedprocesstb/Clk \
sim:/t17_clockedprocesstb/nRst \
sim:/t17_clockedprocesstb/Input \
sim:/t17_clockedprocesstb/Output1
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
