$date
	Sun Jun 05 18:03:26 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! stall $end
$var wire 5 " rt_FD [4:0] $end
$var wire 5 # rt_DX [4:0] $end
$var wire 5 $ rs_FD [4:0] $end
$var wire 1 % memRead_DX $end
$scope module dut $end
$var wire 5 & rt_FD [4:0] $end
$var wire 5 ' rt_DX [4:0] $end
$var wire 5 ( rs_FD [4:0] $end
$var wire 1 % memRead_DX $end
$var reg 1 ! stall $end
$upscope $end
$scope module test $end
$var wire 1 ! stall $end
$var reg 1 % memRead_DX $end
$var reg 5 ) rs_FD [4:0] $end
$var reg 5 * rt_DX [4:0] $end
$var reg 5 + rt_FD [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 +
b1 *
b1 )
b1 (
b1 '
b1 &
1%
b1 $
b1 #
b1 "
1!
$end
#10
0!
b1111 "
b1111 &
b1111 +
b11111 #
b11111 '
b11111 *
#20
1!
b11111 $
b11111 (
b11111 )
#30
0!
b10101 "
b10101 &
b10101 +
b1 #
b1 '
b1 *
b10101 $
b10101 (
b10101 )
#40
0%
#50
