
Lidar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090ac  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800924c  0800924c  0000a24c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009304  08009304  0000b320  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009304  08009304  0000a304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800930c  0800930c  0000b320  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800930c  0800930c  0000a30c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009310  08009310  0000a310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000320  20000000  08009314  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000045c  20000320  08009634  0000b320  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000077c  08009634  0000b77c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b320  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013c94  00000000  00000000  0000b350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024ca  00000000  00000000  0001efe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f10  00000000  00000000  000214b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bbc  00000000  00000000  000223c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017322  00000000  00000000  00022f7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000124b2  00000000  00000000  0003a29e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e677  00000000  00000000  0004c750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dadc7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004524  00000000  00000000  000dae0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000df330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000320 	.word	0x20000320
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009234 	.word	0x08009234

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000324 	.word	0x20000324
 80001dc:	08009234 	.word	0x08009234

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <LidarInit>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
VL53L0X_Error LidarInit(void) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80005c2:	2300      	movs	r3, #0
 80005c4:	73fb      	strb	r3, [r7, #15]
    uint8_t isApertureSpads;
    uint8_t VhvSettings;
    uint8_t PhaseCal;

    // 1. Hardware Reset (Quan trọng để module ổn định sau khi nạp code)
    HAL_GPIO_WritePin(Lidar_xshutdown_GPIO_Port, Lidar_xshutdown_Pin, GPIO_PIN_RESET);
 80005c6:	2200      	movs	r2, #0
 80005c8:	2108      	movs	r1, #8
 80005ca:	4843      	ldr	r0, [pc, #268]	@ (80006d8 <LidarInit+0x11c>)
 80005cc:	f000 ff8a 	bl	80014e4 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 80005d0:	2014      	movs	r0, #20
 80005d2:	f000 fc3b 	bl	8000e4c <HAL_Delay>
    HAL_GPIO_WritePin(Lidar_xshutdown_GPIO_Port, Lidar_xshutdown_Pin, GPIO_PIN_SET);
 80005d6:	2201      	movs	r2, #1
 80005d8:	2108      	movs	r1, #8
 80005da:	483f      	ldr	r0, [pc, #252]	@ (80006d8 <LidarInit+0x11c>)
 80005dc:	f000 ff82 	bl	80014e4 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 80005e0:	2014      	movs	r0, #20
 80005e2:	f000 fc33 	bl	8000e4c <HAL_Delay>

    // 2. Data Init (Kiểm tra kết nối và khởi tạo SW)
    // Có thể thêm VL53L0X_WaitDeviceBooted(Dev) nếu cần, nhưng DataInit thường đã đủ
    status = VL53L0X_DataInit(Dev);
 80005e6:	4b3d      	ldr	r3, [pc, #244]	@ (80006dc <LidarInit+0x120>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	4618      	mov	r0, r3
 80005ec:	f003 fc66 	bl	8003ebc <VL53L0X_DataInit>
 80005f0:	4603      	mov	r3, r0
 80005f2:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) return status;
 80005f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d002      	beq.n	8000602 <LidarInit+0x46>
 80005fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000600:	e066      	b.n	80006d0 <LidarInit+0x114>

    // 3. Static Init (Nạp cấu hình mặc định)
    status = VL53L0X_StaticInit(Dev);
 8000602:	4b36      	ldr	r3, [pc, #216]	@ (80006dc <LidarInit+0x120>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	4618      	mov	r0, r3
 8000608:	f003 fdbc 	bl	8004184 <VL53L0X_StaticInit>
 800060c:	4603      	mov	r3, r0
 800060e:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) return status;
 8000610:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000614:	2b00      	cmp	r3, #0
 8000616:	d002      	beq.n	800061e <LidarInit+0x62>
 8000618:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800061c:	e058      	b.n	80006d0 <LidarInit+0x114>

    // 4. Calibration (BẮT BUỘC: Hiệu chuẩn tham chiếu SPAD và nhiệt độ)
    status = VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 800061e:	4b2f      	ldr	r3, [pc, #188]	@ (80006dc <LidarInit+0x120>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	1dfa      	adds	r2, r7, #7
 8000624:	f107 0108 	add.w	r1, r7, #8
 8000628:	4618      	mov	r0, r3
 800062a:	f005 f8a5 	bl	8005778 <VL53L0X_PerformRefSpadManagement>
 800062e:	4603      	mov	r3, r0
 8000630:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) return status;
 8000632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d002      	beq.n	8000640 <LidarInit+0x84>
 800063a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800063e:	e047      	b.n	80006d0 <LidarInit+0x114>

    status = VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 8000640:	4b26      	ldr	r3, [pc, #152]	@ (80006dc <LidarInit+0x120>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	1d7a      	adds	r2, r7, #5
 8000646:	1db9      	adds	r1, r7, #6
 8000648:	4618      	mov	r0, r3
 800064a:	f004 fc13 	bl	8004e74 <VL53L0X_PerformRefCalibration>
 800064e:	4603      	mov	r3, r0
 8000650:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) return status;
 8000652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d002      	beq.n	8000660 <LidarInit+0xa4>
 800065a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800065e:	e037      	b.n	80006d0 <LidarInit+0x114>

    // 5. Cấu hình Mode hoạt động
    status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8000660:	4b1e      	ldr	r3, [pc, #120]	@ (80006dc <LidarInit+0x120>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	2100      	movs	r1, #0
 8000666:	4618      	mov	r0, r3
 8000668:	f003 ff9c 	bl	80045a4 <VL53L0X_SetDeviceMode>
 800066c:	4603      	mov	r3, r0
 800066e:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) return status;
 8000670:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d002      	beq.n	800067e <LidarInit+0xc2>
 8000678:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800067c:	e028      	b.n	80006d0 <LidarInit+0x114>

    // 6. Cấu hình bộ lọc và Timing Budget
    // Bật giới hạn tín hiệu (tránh đo nhiễu khi quá tối)
    VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 800067e:	4b17      	ldr	r3, [pc, #92]	@ (80006dc <LidarInit+0x120>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	2201      	movs	r2, #1
 8000684:	2101      	movs	r1, #1
 8000686:	4618      	mov	r0, r3
 8000688:	f004 f9ee 	bl	8004a68 <VL53L0X_SetLimitCheckEnable>
    VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.25 * 65536));
 800068c:	4b13      	ldr	r3, [pc, #76]	@ (80006dc <LidarInit+0x120>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000694:	2101      	movs	r1, #1
 8000696:	4618      	mov	r0, r3
 8000698:	f004 fa96 	bl	8004bc8 <VL53L0X_SetLimitCheckValue>

    // Bật giới hạn Sigma (độ lệch chuẩn - lọc kết quả không tin cậy)
    VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 0);
 800069c:	4b0f      	ldr	r3, [pc, #60]	@ (80006dc <LidarInit+0x120>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	2200      	movs	r2, #0
 80006a2:	2100      	movs	r1, #0
 80006a4:	4618      	mov	r0, r3
 80006a6:	f004 f9df 	bl	8004a68 <VL53L0X_SetLimitCheckEnable>
    VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60 * 65536));
 80006aa:	4b0c      	ldr	r3, [pc, #48]	@ (80006dc <LidarInit+0x120>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 80006b2:	2100      	movs	r1, #0
 80006b4:	4618      	mov	r0, r3
 80006b6:	f004 fa87 	bl	8004bc8 <VL53L0X_SetLimitCheckValue>

    // Set Timing Budget:
    // 33000 (33ms) = Standard (Nhanh, chính xác vừa phải)
    // 200000 (200ms) = High Accuracy (Chậm, chính xác cao - dùng cái này nếu muốn ổn định như test trước)
    status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 50000);
 80006ba:	4b08      	ldr	r3, [pc, #32]	@ (80006dc <LidarInit+0x120>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80006c2:	4618      	mov	r0, r3
 80006c4:	f003 ffcc 	bl	8004660 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 80006c8:	4603      	mov	r3, r0
 80006ca:	73fb      	strb	r3, [r7, #15]

    return status;
 80006cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80006d0:	4618      	mov	r0, r3
 80006d2:	3710      	adds	r7, #16
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	40020400 	.word	0x40020400
 80006dc:	20000000 	.word	0x20000000

080006e0 <HAL_UART_RxCpltCallback>:
int _write(int file, char *ptr, int len) {
    HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
    return len;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000724 <HAL_UART_RxCpltCallback+0x44>)
 80006ee:	4293      	cmp	r3, r2
 80006f0:	d113      	bne.n	800071a <HAL_UART_RxCpltCallback+0x3a>
        // Kiểm tra ký tự nhận được
        if (uart_rx_buffer[0] == 's') {
 80006f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000728 <HAL_UART_RxCpltCallback+0x48>)
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	2b73      	cmp	r3, #115	@ 0x73
 80006f8:	d103      	bne.n	8000702 <HAL_UART_RxCpltCallback+0x22>
            flag_measure = 1; // 's' = Start
 80006fa:	4b0c      	ldr	r3, [pc, #48]	@ (800072c <HAL_UART_RxCpltCallback+0x4c>)
 80006fc:	2201      	movs	r2, #1
 80006fe:	701a      	strb	r2, [r3, #0]
 8000700:	e006      	b.n	8000710 <HAL_UART_RxCpltCallback+0x30>
        } else if (uart_rx_buffer[0] == 'p') {
 8000702:	4b09      	ldr	r3, [pc, #36]	@ (8000728 <HAL_UART_RxCpltCallback+0x48>)
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	2b70      	cmp	r3, #112	@ 0x70
 8000708:	d102      	bne.n	8000710 <HAL_UART_RxCpltCallback+0x30>
            flag_measure = 0; // 'p' = Pause
 800070a:	4b08      	ldr	r3, [pc, #32]	@ (800072c <HAL_UART_RxCpltCallback+0x4c>)
 800070c:	2200      	movs	r2, #0
 800070e:	701a      	strb	r2, [r3, #0]
        }

        // Tiếp tục bật ngắt để nhận ký tự tiếp theo
        HAL_UART_Receive_IT(&huart2, uart_rx_buffer, 1);
 8000710:	2201      	movs	r2, #1
 8000712:	4905      	ldr	r1, [pc, #20]	@ (8000728 <HAL_UART_RxCpltCallback+0x48>)
 8000714:	4806      	ldr	r0, [pc, #24]	@ (8000730 <HAL_UART_RxCpltCallback+0x50>)
 8000716:	f002 fc2c 	bl	8002f72 <HAL_UART_Receive_IT>
    }
}
 800071a:	bf00      	nop
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40004400 	.word	0x40004400
 8000728:	200005e8 	.word	0x200005e8
 800072c:	20000004 	.word	0x20000004
 8000730:	20000390 	.word	0x20000390

08000734 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000734:	b580      	push	{r7, lr}
 8000736:	b084      	sub	sp, #16
 8000738:	af00      	add	r7, sp, #0

    HAL_Init();
 800073a:	f000 fb15 	bl	8000d68 <HAL_Init>
    SystemClock_Config();
 800073e:	f000 f899 	bl	8000874 <SystemClock_Config>

    MX_GPIO_Init();
 8000742:	f000 f94f 	bl	80009e4 <MX_GPIO_Init>
    MX_I2C1_Init();
 8000746:	f000 f8f5 	bl	8000934 <MX_I2C1_Init>
    MX_USART2_UART_Init();
 800074a:	f000 f921 	bl	8000990 <MX_USART2_UART_Init>
    /* USER CODE BEGIN 2 */
    Dev->I2cHandle = &hi2c1;
 800074e:	4b3d      	ldr	r3, [pc, #244]	@ (8000844 <main+0x110>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4a3d      	ldr	r2, [pc, #244]	@ (8000848 <main+0x114>)
 8000754:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
    Dev->I2cDevAddr = 0x52;
 8000758:	4b3a      	ldr	r3, [pc, #232]	@ (8000844 <main+0x110>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	2252      	movs	r2, #82	@ 0x52
 800075e:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160

    char *msg = "System Init...\r\n";
 8000762:	4b3a      	ldr	r3, [pc, #232]	@ (800084c <main+0x118>)
 8000764:	60fb      	str	r3, [r7, #12]
    HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 100);
 8000766:	68f8      	ldr	r0, [r7, #12]
 8000768:	f7ff fd3a 	bl	80001e0 <strlen>
 800076c:	4603      	mov	r3, r0
 800076e:	b29a      	uxth	r2, r3
 8000770:	2364      	movs	r3, #100	@ 0x64
 8000772:	68f9      	ldr	r1, [r7, #12]
 8000774:	4836      	ldr	r0, [pc, #216]	@ (8000850 <main+0x11c>)
 8000776:	f002 fb71 	bl	8002e5c <HAL_UART_Transmit>

    // Gọi hàm cấu hình Lidar
    VL53L0X_Error Status = LidarInit();
 800077a:	f7ff ff1f 	bl	80005bc <LidarInit>
 800077e:	4603      	mov	r3, r0
 8000780:	72fb      	strb	r3, [r7, #11]

    if (Status == VL53L0X_ERROR_NONE) {
 8000782:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000786:	2b00      	cmp	r3, #0
 8000788:	d111      	bne.n	80007ae <main+0x7a>
        msg = "Lidar OK! Ready.\r\n";
 800078a:	4b32      	ldr	r3, [pc, #200]	@ (8000854 <main+0x120>)
 800078c:	60fb      	str	r3, [r7, #12]
        HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 100);
 800078e:	68f8      	ldr	r0, [r7, #12]
 8000790:	f7ff fd26 	bl	80001e0 <strlen>
 8000794:	4603      	mov	r3, r0
 8000796:	b29a      	uxth	r2, r3
 8000798:	2364      	movs	r3, #100	@ 0x64
 800079a:	68f9      	ldr	r1, [r7, #12]
 800079c:	482c      	ldr	r0, [pc, #176]	@ (8000850 <main+0x11c>)
 800079e:	f002 fb5d 	bl	8002e5c <HAL_UART_Transmit>

        // Chỉ bật ngắt nhận khi Lidar đã sẵn sàng
        HAL_UART_Receive_IT(&huart2, uart_rx_buffer, 1);
 80007a2:	2201      	movs	r2, #1
 80007a4:	492c      	ldr	r1, [pc, #176]	@ (8000858 <main+0x124>)
 80007a6:	482a      	ldr	r0, [pc, #168]	@ (8000850 <main+0x11c>)
 80007a8:	f002 fbe3 	bl	8002f72 <HAL_UART_Receive_IT>
 80007ac:	e012      	b.n	80007d4 <main+0xa0>
    } else {
        // Nếu lỗi, in mã lỗi và treo chương trình (hoặc xử lý khác)
        sprintf(uart_tx_buffer, "Lidar Init Failed! Error: %d\r\n", Status);
 80007ae:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80007b2:	461a      	mov	r2, r3
 80007b4:	4929      	ldr	r1, [pc, #164]	@ (800085c <main+0x128>)
 80007b6:	482a      	ldr	r0, [pc, #168]	@ (8000860 <main+0x12c>)
 80007b8:	f008 f894 	bl	80088e4 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*) uart_tx_buffer,
                strlen(uart_tx_buffer), 100);
 80007bc:	4828      	ldr	r0, [pc, #160]	@ (8000860 <main+0x12c>)
 80007be:	f7ff fd0f 	bl	80001e0 <strlen>
 80007c2:	4603      	mov	r3, r0
        HAL_UART_Transmit(&huart2, (uint8_t*) uart_tx_buffer,
 80007c4:	b29a      	uxth	r2, r3
 80007c6:	2364      	movs	r3, #100	@ 0x64
 80007c8:	4925      	ldr	r1, [pc, #148]	@ (8000860 <main+0x12c>)
 80007ca:	4821      	ldr	r0, [pc, #132]	@ (8000850 <main+0x11c>)
 80007cc:	f002 fb46 	bl	8002e5c <HAL_UART_Transmit>
        while (1)
 80007d0:	bf00      	nop
 80007d2:	e7fd      	b.n	80007d0 <main+0x9c>
            ; // Dừng tại đây
    }

    while (1) {

        if (flag_measure == 1) {
 80007d4:	4b23      	ldr	r3, [pc, #140]	@ (8000864 <main+0x130>)
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	2b01      	cmp	r3, #1
 80007dc:	d12d      	bne.n	800083a <main+0x106>
            // 1. Thực hiện đo
            VL53L0X_PerformSingleRangingMeasurement(Dev, &RangingData);
 80007de:	4b19      	ldr	r3, [pc, #100]	@ (8000844 <main+0x110>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	4921      	ldr	r1, [pc, #132]	@ (8000868 <main+0x134>)
 80007e4:	4618      	mov	r0, r3
 80007e6:	f004 fddf 	bl	80053a8 <VL53L0X_PerformSingleRangingMeasurement>

            // 2. Kiểm tra dữ liệu hợp lệ (RangeStatus = 0 là OK)
            if (RangingData.RangeStatus == 0) {
 80007ea:	4b1f      	ldr	r3, [pc, #124]	@ (8000868 <main+0x134>)
 80007ec:	7e1b      	ldrb	r3, [r3, #24]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d114      	bne.n	800081c <main+0xe8>
                if (RangingData.RangeMilliMeter < 8000) {
 80007f2:	4b1d      	ldr	r3, [pc, #116]	@ (8000868 <main+0x134>)
 80007f4:	891b      	ldrh	r3, [r3, #8]
 80007f6:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80007fa:	d21e      	bcs.n	800083a <main+0x106>
                    int len = sprintf(uart_tx_buffer, "Dist: %d mm\r\n",
                            RangingData.RangeMilliMeter);
 80007fc:	4b1a      	ldr	r3, [pc, #104]	@ (8000868 <main+0x134>)
 80007fe:	891b      	ldrh	r3, [r3, #8]
                    int len = sprintf(uart_tx_buffer, "Dist: %d mm\r\n",
 8000800:	461a      	mov	r2, r3
 8000802:	491a      	ldr	r1, [pc, #104]	@ (800086c <main+0x138>)
 8000804:	4816      	ldr	r0, [pc, #88]	@ (8000860 <main+0x12c>)
 8000806:	f008 f86d 	bl	80088e4 <siprintf>
 800080a:	6038      	str	r0, [r7, #0]
                    HAL_UART_Transmit(&huart2, (uint8_t*) uart_tx_buffer, len,
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	b29a      	uxth	r2, r3
 8000810:	2364      	movs	r3, #100	@ 0x64
 8000812:	4913      	ldr	r1, [pc, #76]	@ (8000860 <main+0x12c>)
 8000814:	480e      	ldr	r0, [pc, #56]	@ (8000850 <main+0x11c>)
 8000816:	f002 fb21 	bl	8002e5c <HAL_UART_Transmit>
 800081a:	e00e      	b.n	800083a <main+0x106>
                            100);
                }
            } else {
                // Báo lỗi nếu đo sai (ví dụ quá xa hoặc bị che)
                int len = sprintf(uart_tx_buffer, "Error Status: %d\r\n",
                        RangingData.RangeStatus);
 800081c:	4b12      	ldr	r3, [pc, #72]	@ (8000868 <main+0x134>)
 800081e:	7e1b      	ldrb	r3, [r3, #24]
                int len = sprintf(uart_tx_buffer, "Error Status: %d\r\n",
 8000820:	461a      	mov	r2, r3
 8000822:	4913      	ldr	r1, [pc, #76]	@ (8000870 <main+0x13c>)
 8000824:	480e      	ldr	r0, [pc, #56]	@ (8000860 <main+0x12c>)
 8000826:	f008 f85d 	bl	80088e4 <siprintf>
 800082a:	6078      	str	r0, [r7, #4]
                HAL_UART_Transmit(&huart2, (uint8_t*) uart_tx_buffer, len, 100);
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	b29a      	uxth	r2, r3
 8000830:	2364      	movs	r3, #100	@ 0x64
 8000832:	490b      	ldr	r1, [pc, #44]	@ (8000860 <main+0x12c>)
 8000834:	4806      	ldr	r0, [pc, #24]	@ (8000850 <main+0x11c>)
 8000836:	f002 fb11 	bl	8002e5c <HAL_UART_Transmit>
            }
        }

        // Delay giữa các lần đo
        HAL_Delay(100);
 800083a:	2064      	movs	r0, #100	@ 0x64
 800083c:	f000 fb06 	bl	8000e4c <HAL_Delay>
        if (flag_measure == 1) {
 8000840:	e7c8      	b.n	80007d4 <main+0xa0>
 8000842:	bf00      	nop
 8000844:	20000000 	.word	0x20000000
 8000848:	2000033c 	.word	0x2000033c
 800084c:	0800924c 	.word	0x0800924c
 8000850:	20000390 	.word	0x20000390
 8000854:	08009260 	.word	0x08009260
 8000858:	200005e8 	.word	0x200005e8
 800085c:	08009274 	.word	0x08009274
 8000860:	20000584 	.word	0x20000584
 8000864:	20000004 	.word	0x20000004
 8000868:	200003d8 	.word	0x200003d8
 800086c:	08009294 	.word	0x08009294
 8000870:	080092a4 	.word	0x080092a4

08000874 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000874:	b580      	push	{r7, lr}
 8000876:	b094      	sub	sp, #80	@ 0x50
 8000878:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800087a:	f107 0320 	add.w	r3, r7, #32
 800087e:	2230      	movs	r2, #48	@ 0x30
 8000880:	2100      	movs	r1, #0
 8000882:	4618      	mov	r0, r3
 8000884:	f008 f850 	bl	8008928 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000888:	f107 030c 	add.w	r3, r7, #12
 800088c:	2200      	movs	r2, #0
 800088e:	601a      	str	r2, [r3, #0]
 8000890:	605a      	str	r2, [r3, #4]
 8000892:	609a      	str	r2, [r3, #8]
 8000894:	60da      	str	r2, [r3, #12]
 8000896:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 8000898:	2300      	movs	r3, #0
 800089a:	60bb      	str	r3, [r7, #8]
 800089c:	4b23      	ldr	r3, [pc, #140]	@ (800092c <SystemClock_Config+0xb8>)
 800089e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008a0:	4a22      	ldr	r2, [pc, #136]	@ (800092c <SystemClock_Config+0xb8>)
 80008a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80008a8:	4b20      	ldr	r3, [pc, #128]	@ (800092c <SystemClock_Config+0xb8>)
 80008aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008b0:	60bb      	str	r3, [r7, #8]
 80008b2:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80008b4:	2300      	movs	r3, #0
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	4b1d      	ldr	r3, [pc, #116]	@ (8000930 <SystemClock_Config+0xbc>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008c0:	4a1b      	ldr	r2, [pc, #108]	@ (8000930 <SystemClock_Config+0xbc>)
 80008c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80008c6:	6013      	str	r3, [r2, #0]
 80008c8:	4b19      	ldr	r3, [pc, #100]	@ (8000930 <SystemClock_Config+0xbc>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008d0:	607b      	str	r3, [r7, #4]
 80008d2:	687b      	ldr	r3, [r7, #4]

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008d4:	2302      	movs	r3, #2
 80008d6:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008d8:	2301      	movs	r3, #1
 80008da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008dc:	2310      	movs	r3, #16
 80008de:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008e0:	2300      	movs	r3, #0
 80008e2:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80008e4:	f107 0320 	add.w	r3, r7, #32
 80008e8:	4618      	mov	r0, r3
 80008ea:	f001 fe0f 	bl	800250c <HAL_RCC_OscConfig>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <SystemClock_Config+0x84>
        Error_Handler();
 80008f4:	f000 f8c6 	bl	8000a84 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80008f8:	230f      	movs	r3, #15
 80008fa:	60fb      	str	r3, [r7, #12]
            | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008fc:	2300      	movs	r3, #0
 80008fe:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000900:	2300      	movs	r3, #0
 8000902:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000904:	2300      	movs	r3, #0
 8000906:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000908:	2300      	movs	r3, #0
 800090a:	61fb      	str	r3, [r7, #28]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800090c:	f107 030c 	add.w	r3, r7, #12
 8000910:	2100      	movs	r1, #0
 8000912:	4618      	mov	r0, r3
 8000914:	f002 f872 	bl	80029fc <HAL_RCC_ClockConfig>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <SystemClock_Config+0xae>
        Error_Handler();
 800091e:	f000 f8b1 	bl	8000a84 <Error_Handler>
    }
}
 8000922:	bf00      	nop
 8000924:	3750      	adds	r7, #80	@ 0x50
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	40023800 	.word	0x40023800
 8000930:	40007000 	.word	0x40007000

08000934 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
    /* USER CODE END I2C1_Init 0 */

    /* USER CODE BEGIN I2C1_Init 1 */

    /* USER CODE END I2C1_Init 1 */
    hi2c1.Instance = I2C1;
 8000938:	4b12      	ldr	r3, [pc, #72]	@ (8000984 <MX_I2C1_Init+0x50>)
 800093a:	4a13      	ldr	r2, [pc, #76]	@ (8000988 <MX_I2C1_Init+0x54>)
 800093c:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed = 400000;
 800093e:	4b11      	ldr	r3, [pc, #68]	@ (8000984 <MX_I2C1_Init+0x50>)
 8000940:	4a12      	ldr	r2, [pc, #72]	@ (800098c <MX_I2C1_Init+0x58>)
 8000942:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000944:	4b0f      	ldr	r3, [pc, #60]	@ (8000984 <MX_I2C1_Init+0x50>)
 8000946:	2200      	movs	r2, #0
 8000948:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1 = 0;
 800094a:	4b0e      	ldr	r3, [pc, #56]	@ (8000984 <MX_I2C1_Init+0x50>)
 800094c:	2200      	movs	r2, #0
 800094e:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000950:	4b0c      	ldr	r3, [pc, #48]	@ (8000984 <MX_I2C1_Init+0x50>)
 8000952:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000956:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000958:	4b0a      	ldr	r3, [pc, #40]	@ (8000984 <MX_I2C1_Init+0x50>)
 800095a:	2200      	movs	r2, #0
 800095c:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2 = 0;
 800095e:	4b09      	ldr	r3, [pc, #36]	@ (8000984 <MX_I2C1_Init+0x50>)
 8000960:	2200      	movs	r2, #0
 8000962:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000964:	4b07      	ldr	r3, [pc, #28]	@ (8000984 <MX_I2C1_Init+0x50>)
 8000966:	2200      	movs	r2, #0
 8000968:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800096a:	4b06      	ldr	r3, [pc, #24]	@ (8000984 <MX_I2C1_Init+0x50>)
 800096c:	2200      	movs	r2, #0
 800096e:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000970:	4804      	ldr	r0, [pc, #16]	@ (8000984 <MX_I2C1_Init+0x50>)
 8000972:	f000 fdd1 	bl	8001518 <HAL_I2C_Init>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_I2C1_Init+0x4c>
        Error_Handler();
 800097c:	f000 f882 	bl	8000a84 <Error_Handler>
    }
    /* USER CODE BEGIN I2C1_Init 2 */

    /* USER CODE END I2C1_Init 2 */

}
 8000980:	bf00      	nop
 8000982:	bd80      	pop	{r7, pc}
 8000984:	2000033c 	.word	0x2000033c
 8000988:	40005400 	.word	0x40005400
 800098c:	00061a80 	.word	0x00061a80

08000990 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
    /* USER CODE END USART2_Init 0 */

    /* USER CODE BEGIN USART2_Init 1 */

    /* USER CODE END USART2_Init 1 */
    huart2.Instance = USART2;
 8000994:	4b11      	ldr	r3, [pc, #68]	@ (80009dc <MX_USART2_UART_Init+0x4c>)
 8000996:	4a12      	ldr	r2, [pc, #72]	@ (80009e0 <MX_USART2_UART_Init+0x50>)
 8000998:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 800099a:	4b10      	ldr	r3, [pc, #64]	@ (80009dc <MX_USART2_UART_Init+0x4c>)
 800099c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009a0:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009a2:	4b0e      	ldr	r3, [pc, #56]	@ (80009dc <MX_USART2_UART_Init+0x4c>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 80009a8:	4b0c      	ldr	r3, [pc, #48]	@ (80009dc <MX_USART2_UART_Init+0x4c>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 80009ae:	4b0b      	ldr	r3, [pc, #44]	@ (80009dc <MX_USART2_UART_Init+0x4c>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 80009b4:	4b09      	ldr	r3, [pc, #36]	@ (80009dc <MX_USART2_UART_Init+0x4c>)
 80009b6:	220c      	movs	r2, #12
 80009b8:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ba:	4b08      	ldr	r3, [pc, #32]	@ (80009dc <MX_USART2_UART_Init+0x4c>)
 80009bc:	2200      	movs	r2, #0
 80009be:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c0:	4b06      	ldr	r3, [pc, #24]	@ (80009dc <MX_USART2_UART_Init+0x4c>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK) {
 80009c6:	4805      	ldr	r0, [pc, #20]	@ (80009dc <MX_USART2_UART_Init+0x4c>)
 80009c8:	f002 f9f8 	bl	8002dbc <HAL_UART_Init>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <MX_USART2_UART_Init+0x46>
        Error_Handler();
 80009d2:	f000 f857 	bl	8000a84 <Error_Handler>
    }
    /* USER CODE BEGIN USART2_Init 2 */

    /* USER CODE END USART2_Init 2 */

}
 80009d6:	bf00      	nop
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	20000390 	.word	0x20000390
 80009e0:	40004400 	.word	0x40004400

080009e4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b088      	sub	sp, #32
 80009e8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80009ea:	f107 030c 	add.w	r3, r7, #12
 80009ee:	2200      	movs	r2, #0
 80009f0:	601a      	str	r2, [r3, #0]
 80009f2:	605a      	str	r2, [r3, #4]
 80009f4:	609a      	str	r2, [r3, #8]
 80009f6:	60da      	str	r2, [r3, #12]
 80009f8:	611a      	str	r2, [r3, #16]
    /* USER CODE BEGIN MX_GPIO_Init_1 */

    /* USER CODE END MX_GPIO_Init_1 */

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	60bb      	str	r3, [r7, #8]
 80009fe:	4b1f      	ldr	r3, [pc, #124]	@ (8000a7c <MX_GPIO_Init+0x98>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a02:	4a1e      	ldr	r2, [pc, #120]	@ (8000a7c <MX_GPIO_Init+0x98>)
 8000a04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a0a:	4b1c      	ldr	r3, [pc, #112]	@ (8000a7c <MX_GPIO_Init+0x98>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a12:	60bb      	str	r3, [r7, #8]
 8000a14:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a16:	2300      	movs	r3, #0
 8000a18:	607b      	str	r3, [r7, #4]
 8000a1a:	4b18      	ldr	r3, [pc, #96]	@ (8000a7c <MX_GPIO_Init+0x98>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1e:	4a17      	ldr	r2, [pc, #92]	@ (8000a7c <MX_GPIO_Init+0x98>)
 8000a20:	f043 0301 	orr.w	r3, r3, #1
 8000a24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a26:	4b15      	ldr	r3, [pc, #84]	@ (8000a7c <MX_GPIO_Init+0x98>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2a:	f003 0301 	and.w	r3, r3, #1
 8000a2e:	607b      	str	r3, [r7, #4]
 8000a30:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	603b      	str	r3, [r7, #0]
 8000a36:	4b11      	ldr	r3, [pc, #68]	@ (8000a7c <MX_GPIO_Init+0x98>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3a:	4a10      	ldr	r2, [pc, #64]	@ (8000a7c <MX_GPIO_Init+0x98>)
 8000a3c:	f043 0302 	orr.w	r3, r3, #2
 8000a40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a42:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <MX_GPIO_Init+0x98>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a46:	f003 0302 	and.w	r3, r3, #2
 8000a4a:	603b      	str	r3, [r7, #0]
 8000a4c:	683b      	ldr	r3, [r7, #0]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(Lidar_xshutdown_GPIO_Port, Lidar_xshutdown_Pin,
 8000a4e:	2201      	movs	r2, #1
 8000a50:	2108      	movs	r1, #8
 8000a52:	480b      	ldr	r0, [pc, #44]	@ (8000a80 <MX_GPIO_Init+0x9c>)
 8000a54:	f000 fd46 	bl	80014e4 <HAL_GPIO_WritePin>
            GPIO_PIN_SET);

    /*Configure GPIO pin : Lidar_xshutdown_Pin */
    GPIO_InitStruct.Pin = Lidar_xshutdown_Pin;
 8000a58:	2308      	movs	r3, #8
 8000a5a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a60:	2300      	movs	r3, #0
 8000a62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a64:	2300      	movs	r3, #0
 8000a66:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(Lidar_xshutdown_GPIO_Port, &GPIO_InitStruct);
 8000a68:	f107 030c 	add.w	r3, r7, #12
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4804      	ldr	r0, [pc, #16]	@ (8000a80 <MX_GPIO_Init+0x9c>)
 8000a70:	f000 fbb4 	bl	80011dc <HAL_GPIO_Init>

    /* USER CODE BEGIN MX_GPIO_Init_2 */

    /* USER CODE END MX_GPIO_Init_2 */
}
 8000a74:	bf00      	nop
 8000a76:	3720      	adds	r7, #32
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	40023800 	.word	0x40023800
 8000a80:	40020400 	.word	0x40020400

08000a84 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a88:	b672      	cpsid	i
}
 8000a8a:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8000a8c:	bf00      	nop
 8000a8e:	e7fd      	b.n	8000a8c <Error_Handler+0x8>

08000a90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b083      	sub	sp, #12
 8000a94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	607b      	str	r3, [r7, #4]
 8000a9a:	4b10      	ldr	r3, [pc, #64]	@ (8000adc <HAL_MspInit+0x4c>)
 8000a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a9e:	4a0f      	ldr	r2, [pc, #60]	@ (8000adc <HAL_MspInit+0x4c>)
 8000aa0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000aa4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8000adc <HAL_MspInit+0x4c>)
 8000aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aaa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000aae:	607b      	str	r3, [r7, #4]
 8000ab0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	603b      	str	r3, [r7, #0]
 8000ab6:	4b09      	ldr	r3, [pc, #36]	@ (8000adc <HAL_MspInit+0x4c>)
 8000ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aba:	4a08      	ldr	r2, [pc, #32]	@ (8000adc <HAL_MspInit+0x4c>)
 8000abc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ac0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ac2:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <HAL_MspInit+0x4c>)
 8000ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aca:	603b      	str	r3, [r7, #0]
 8000acc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ace:	bf00      	nop
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	40023800 	.word	0x40023800

08000ae0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08a      	sub	sp, #40	@ 0x28
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae8:	f107 0314 	add.w	r3, r7, #20
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
 8000af0:	605a      	str	r2, [r3, #4]
 8000af2:	609a      	str	r2, [r3, #8]
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a19      	ldr	r2, [pc, #100]	@ (8000b64 <HAL_I2C_MspInit+0x84>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d12c      	bne.n	8000b5c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	613b      	str	r3, [r7, #16]
 8000b06:	4b18      	ldr	r3, [pc, #96]	@ (8000b68 <HAL_I2C_MspInit+0x88>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0a:	4a17      	ldr	r2, [pc, #92]	@ (8000b68 <HAL_I2C_MspInit+0x88>)
 8000b0c:	f043 0302 	orr.w	r3, r3, #2
 8000b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b12:	4b15      	ldr	r3, [pc, #84]	@ (8000b68 <HAL_I2C_MspInit+0x88>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b16:	f003 0302 	and.w	r3, r3, #2
 8000b1a:	613b      	str	r3, [r7, #16]
 8000b1c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b1e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000b22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b24:	2312      	movs	r3, #18
 8000b26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b2c:	2303      	movs	r3, #3
 8000b2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b30:	2304      	movs	r3, #4
 8000b32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b34:	f107 0314 	add.w	r3, r7, #20
 8000b38:	4619      	mov	r1, r3
 8000b3a:	480c      	ldr	r0, [pc, #48]	@ (8000b6c <HAL_I2C_MspInit+0x8c>)
 8000b3c:	f000 fb4e 	bl	80011dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b40:	2300      	movs	r3, #0
 8000b42:	60fb      	str	r3, [r7, #12]
 8000b44:	4b08      	ldr	r3, [pc, #32]	@ (8000b68 <HAL_I2C_MspInit+0x88>)
 8000b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b48:	4a07      	ldr	r2, [pc, #28]	@ (8000b68 <HAL_I2C_MspInit+0x88>)
 8000b4a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b50:	4b05      	ldr	r3, [pc, #20]	@ (8000b68 <HAL_I2C_MspInit+0x88>)
 8000b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b58:	60fb      	str	r3, [r7, #12]
 8000b5a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000b5c:	bf00      	nop
 8000b5e:	3728      	adds	r7, #40	@ 0x28
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	40005400 	.word	0x40005400
 8000b68:	40023800 	.word	0x40023800
 8000b6c:	40020400 	.word	0x40020400

08000b70 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b08a      	sub	sp, #40	@ 0x28
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b78:	f107 0314 	add.w	r3, r7, #20
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]
 8000b80:	605a      	str	r2, [r3, #4]
 8000b82:	609a      	str	r2, [r3, #8]
 8000b84:	60da      	str	r2, [r3, #12]
 8000b86:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a1d      	ldr	r2, [pc, #116]	@ (8000c04 <HAL_UART_MspInit+0x94>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d133      	bne.n	8000bfa <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b92:	2300      	movs	r3, #0
 8000b94:	613b      	str	r3, [r7, #16]
 8000b96:	4b1c      	ldr	r3, [pc, #112]	@ (8000c08 <HAL_UART_MspInit+0x98>)
 8000b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b9a:	4a1b      	ldr	r2, [pc, #108]	@ (8000c08 <HAL_UART_MspInit+0x98>)
 8000b9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ba0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ba2:	4b19      	ldr	r3, [pc, #100]	@ (8000c08 <HAL_UART_MspInit+0x98>)
 8000ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ba6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000baa:	613b      	str	r3, [r7, #16]
 8000bac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bae:	2300      	movs	r3, #0
 8000bb0:	60fb      	str	r3, [r7, #12]
 8000bb2:	4b15      	ldr	r3, [pc, #84]	@ (8000c08 <HAL_UART_MspInit+0x98>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb6:	4a14      	ldr	r2, [pc, #80]	@ (8000c08 <HAL_UART_MspInit+0x98>)
 8000bb8:	f043 0301 	orr.w	r3, r3, #1
 8000bbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bbe:	4b12      	ldr	r3, [pc, #72]	@ (8000c08 <HAL_UART_MspInit+0x98>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc2:	f003 0301 	and.w	r3, r3, #1
 8000bc6:	60fb      	str	r3, [r7, #12]
 8000bc8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000bca:	230c      	movs	r3, #12
 8000bcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bce:	2302      	movs	r3, #2
 8000bd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bd6:	2303      	movs	r3, #3
 8000bd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bda:	2307      	movs	r3, #7
 8000bdc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bde:	f107 0314 	add.w	r3, r7, #20
 8000be2:	4619      	mov	r1, r3
 8000be4:	4809      	ldr	r0, [pc, #36]	@ (8000c0c <HAL_UART_MspInit+0x9c>)
 8000be6:	f000 faf9 	bl	80011dc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000bea:	2200      	movs	r2, #0
 8000bec:	2100      	movs	r1, #0
 8000bee:	2026      	movs	r0, #38	@ 0x26
 8000bf0:	f000 fa2b 	bl	800104a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000bf4:	2026      	movs	r0, #38	@ 0x26
 8000bf6:	f000 fa44 	bl	8001082 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000bfa:	bf00      	nop
 8000bfc:	3728      	adds	r7, #40	@ 0x28
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	40004400 	.word	0x40004400
 8000c08:	40023800 	.word	0x40023800
 8000c0c:	40020000 	.word	0x40020000

08000c10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <NMI_Handler+0x4>

08000c18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <HardFault_Handler+0x4>

08000c20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c24:	bf00      	nop
 8000c26:	e7fd      	b.n	8000c24 <MemManage_Handler+0x4>

08000c28 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c2c:	bf00      	nop
 8000c2e:	e7fd      	b.n	8000c2c <BusFault_Handler+0x4>

08000c30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c34:	bf00      	nop
 8000c36:	e7fd      	b.n	8000c34 <UsageFault_Handler+0x4>

08000c38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr

08000c46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c46:	b480      	push	{r7}
 8000c48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c4a:	bf00      	nop
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr

08000c62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c62:	b580      	push	{r7, lr}
 8000c64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c66:	f000 f8d1 	bl	8000e0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c6a:	bf00      	nop
 8000c6c:	bd80      	pop	{r7, pc}
	...

08000c70 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000c74:	4802      	ldr	r0, [pc, #8]	@ (8000c80 <USART2_IRQHandler+0x10>)
 8000c76:	f002 f9a1 	bl	8002fbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000c7a:	bf00      	nop
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	20000390 	.word	0x20000390

08000c84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b086      	sub	sp, #24
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c8c:	4a14      	ldr	r2, [pc, #80]	@ (8000ce0 <_sbrk+0x5c>)
 8000c8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ce4 <_sbrk+0x60>)
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c98:	4b13      	ldr	r3, [pc, #76]	@ (8000ce8 <_sbrk+0x64>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d102      	bne.n	8000ca6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ca0:	4b11      	ldr	r3, [pc, #68]	@ (8000ce8 <_sbrk+0x64>)
 8000ca2:	4a12      	ldr	r2, [pc, #72]	@ (8000cec <_sbrk+0x68>)
 8000ca4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ca6:	4b10      	ldr	r3, [pc, #64]	@ (8000ce8 <_sbrk+0x64>)
 8000ca8:	681a      	ldr	r2, [r3, #0]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	4413      	add	r3, r2
 8000cae:	693a      	ldr	r2, [r7, #16]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	d207      	bcs.n	8000cc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cb4:	f007 fe40 	bl	8008938 <__errno>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	220c      	movs	r2, #12
 8000cbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8000cc2:	e009      	b.n	8000cd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cc4:	4b08      	ldr	r3, [pc, #32]	@ (8000ce8 <_sbrk+0x64>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cca:	4b07      	ldr	r3, [pc, #28]	@ (8000ce8 <_sbrk+0x64>)
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	4413      	add	r3, r2
 8000cd2:	4a05      	ldr	r2, [pc, #20]	@ (8000ce8 <_sbrk+0x64>)
 8000cd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cd6:	68fb      	ldr	r3, [r7, #12]
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	3718      	adds	r7, #24
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	20018000 	.word	0x20018000
 8000ce4:	00000400 	.word	0x00000400
 8000ce8:	200005ec 	.word	0x200005ec
 8000cec:	20000780 	.word	0x20000780

08000cf0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cf4:	4b06      	ldr	r3, [pc, #24]	@ (8000d10 <SystemInit+0x20>)
 8000cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cfa:	4a05      	ldr	r2, [pc, #20]	@ (8000d10 <SystemInit+0x20>)
 8000cfc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	e000ed00 	.word	0xe000ed00

08000d14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d4c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000d18:	f7ff ffea 	bl	8000cf0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d1c:	480c      	ldr	r0, [pc, #48]	@ (8000d50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d1e:	490d      	ldr	r1, [pc, #52]	@ (8000d54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d20:	4a0d      	ldr	r2, [pc, #52]	@ (8000d58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d24:	e002      	b.n	8000d2c <LoopCopyDataInit>

08000d26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d2a:	3304      	adds	r3, #4

08000d2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d30:	d3f9      	bcc.n	8000d26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d32:	4a0a      	ldr	r2, [pc, #40]	@ (8000d5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d34:	4c0a      	ldr	r4, [pc, #40]	@ (8000d60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d38:	e001      	b.n	8000d3e <LoopFillZerobss>

08000d3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d3c:	3204      	adds	r2, #4

08000d3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d40:	d3fb      	bcc.n	8000d3a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000d42:	f007 fdff 	bl	8008944 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d46:	f7ff fcf5 	bl	8000734 <main>
  bx  lr    
 8000d4a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d4c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000d50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d54:	20000320 	.word	0x20000320
  ldr r2, =_sidata
 8000d58:	08009314 	.word	0x08009314
  ldr r2, =_sbss
 8000d5c:	20000320 	.word	0x20000320
  ldr r4, =_ebss
 8000d60:	2000077c 	.word	0x2000077c

08000d64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d64:	e7fe      	b.n	8000d64 <ADC_IRQHandler>
	...

08000d68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000da8 <HAL_Init+0x40>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a0d      	ldr	r2, [pc, #52]	@ (8000da8 <HAL_Init+0x40>)
 8000d72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d78:	4b0b      	ldr	r3, [pc, #44]	@ (8000da8 <HAL_Init+0x40>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a0a      	ldr	r2, [pc, #40]	@ (8000da8 <HAL_Init+0x40>)
 8000d7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d84:	4b08      	ldr	r3, [pc, #32]	@ (8000da8 <HAL_Init+0x40>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a07      	ldr	r2, [pc, #28]	@ (8000da8 <HAL_Init+0x40>)
 8000d8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d90:	2003      	movs	r0, #3
 8000d92:	f000 f94f 	bl	8001034 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d96:	200f      	movs	r0, #15
 8000d98:	f000 f808 	bl	8000dac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d9c:	f7ff fe78 	bl	8000a90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000da0:	2300      	movs	r3, #0
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	40023c00 	.word	0x40023c00

08000dac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000db4:	4b12      	ldr	r3, [pc, #72]	@ (8000e00 <HAL_InitTick+0x54>)
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	4b12      	ldr	r3, [pc, #72]	@ (8000e04 <HAL_InitTick+0x58>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f000 f967 	bl	800109e <HAL_SYSTICK_Config>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e00e      	b.n	8000df8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2b0f      	cmp	r3, #15
 8000dde:	d80a      	bhi.n	8000df6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000de0:	2200      	movs	r2, #0
 8000de2:	6879      	ldr	r1, [r7, #4]
 8000de4:	f04f 30ff 	mov.w	r0, #4294967295
 8000de8:	f000 f92f 	bl	800104a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dec:	4a06      	ldr	r2, [pc, #24]	@ (8000e08 <HAL_InitTick+0x5c>)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000df2:	2300      	movs	r3, #0
 8000df4:	e000      	b.n	8000df8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000df6:	2301      	movs	r3, #1
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3708      	adds	r7, #8
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	20000008 	.word	0x20000008
 8000e04:	20000010 	.word	0x20000010
 8000e08:	2000000c 	.word	0x2000000c

08000e0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e10:	4b06      	ldr	r3, [pc, #24]	@ (8000e2c <HAL_IncTick+0x20>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	461a      	mov	r2, r3
 8000e16:	4b06      	ldr	r3, [pc, #24]	@ (8000e30 <HAL_IncTick+0x24>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4413      	add	r3, r2
 8000e1c:	4a04      	ldr	r2, [pc, #16]	@ (8000e30 <HAL_IncTick+0x24>)
 8000e1e:	6013      	str	r3, [r2, #0]
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	20000010 	.word	0x20000010
 8000e30:	200005f0 	.word	0x200005f0

08000e34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  return uwTick;
 8000e38:	4b03      	ldr	r3, [pc, #12]	@ (8000e48 <HAL_GetTick+0x14>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	200005f0 	.word	0x200005f0

08000e4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b084      	sub	sp, #16
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e54:	f7ff ffee 	bl	8000e34 <HAL_GetTick>
 8000e58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e64:	d005      	beq.n	8000e72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e66:	4b0a      	ldr	r3, [pc, #40]	@ (8000e90 <HAL_Delay+0x44>)
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	4413      	add	r3, r2
 8000e70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e72:	bf00      	nop
 8000e74:	f7ff ffde 	bl	8000e34 <HAL_GetTick>
 8000e78:	4602      	mov	r2, r0
 8000e7a:	68bb      	ldr	r3, [r7, #8]
 8000e7c:	1ad3      	subs	r3, r2, r3
 8000e7e:	68fa      	ldr	r2, [r7, #12]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d8f7      	bhi.n	8000e74 <HAL_Delay+0x28>
  {
  }
}
 8000e84:	bf00      	nop
 8000e86:	bf00      	nop
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	20000010 	.word	0x20000010

08000e94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b085      	sub	sp, #20
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	f003 0307 	and.w	r3, r3, #7
 8000ea2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea6:	68db      	ldr	r3, [r3, #12]
 8000ea8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eaa:	68ba      	ldr	r2, [r7, #8]
 8000eac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ebc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ec0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ec4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ec6:	4a04      	ldr	r2, [pc, #16]	@ (8000ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	60d3      	str	r3, [r2, #12]
}
 8000ecc:	bf00      	nop
 8000ece:	3714      	adds	r7, #20
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	e000ed00 	.word	0xe000ed00

08000edc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ee0:	4b04      	ldr	r3, [pc, #16]	@ (8000ef4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ee2:	68db      	ldr	r3, [r3, #12]
 8000ee4:	0a1b      	lsrs	r3, r3, #8
 8000ee6:	f003 0307 	and.w	r3, r3, #7
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	db0b      	blt.n	8000f22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	f003 021f 	and.w	r2, r3, #31
 8000f10:	4907      	ldr	r1, [pc, #28]	@ (8000f30 <__NVIC_EnableIRQ+0x38>)
 8000f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f16:	095b      	lsrs	r3, r3, #5
 8000f18:	2001      	movs	r0, #1
 8000f1a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f22:	bf00      	nop
 8000f24:	370c      	adds	r7, #12
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	e000e100 	.word	0xe000e100

08000f34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	6039      	str	r1, [r7, #0]
 8000f3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	db0a      	blt.n	8000f5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	b2da      	uxtb	r2, r3
 8000f4c:	490c      	ldr	r1, [pc, #48]	@ (8000f80 <__NVIC_SetPriority+0x4c>)
 8000f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f52:	0112      	lsls	r2, r2, #4
 8000f54:	b2d2      	uxtb	r2, r2
 8000f56:	440b      	add	r3, r1
 8000f58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f5c:	e00a      	b.n	8000f74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	b2da      	uxtb	r2, r3
 8000f62:	4908      	ldr	r1, [pc, #32]	@ (8000f84 <__NVIC_SetPriority+0x50>)
 8000f64:	79fb      	ldrb	r3, [r7, #7]
 8000f66:	f003 030f 	and.w	r3, r3, #15
 8000f6a:	3b04      	subs	r3, #4
 8000f6c:	0112      	lsls	r2, r2, #4
 8000f6e:	b2d2      	uxtb	r2, r2
 8000f70:	440b      	add	r3, r1
 8000f72:	761a      	strb	r2, [r3, #24]
}
 8000f74:	bf00      	nop
 8000f76:	370c      	adds	r7, #12
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr
 8000f80:	e000e100 	.word	0xe000e100
 8000f84:	e000ed00 	.word	0xe000ed00

08000f88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b089      	sub	sp, #36	@ 0x24
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	60f8      	str	r0, [r7, #12]
 8000f90:	60b9      	str	r1, [r7, #8]
 8000f92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	f003 0307 	and.w	r3, r3, #7
 8000f9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	f1c3 0307 	rsb	r3, r3, #7
 8000fa2:	2b04      	cmp	r3, #4
 8000fa4:	bf28      	it	cs
 8000fa6:	2304      	movcs	r3, #4
 8000fa8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	3304      	adds	r3, #4
 8000fae:	2b06      	cmp	r3, #6
 8000fb0:	d902      	bls.n	8000fb8 <NVIC_EncodePriority+0x30>
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	3b03      	subs	r3, #3
 8000fb6:	e000      	b.n	8000fba <NVIC_EncodePriority+0x32>
 8000fb8:	2300      	movs	r3, #0
 8000fba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8000fc0:	69bb      	ldr	r3, [r7, #24]
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	43da      	mvns	r2, r3
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	401a      	ands	r2, r3
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fd0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	fa01 f303 	lsl.w	r3, r1, r3
 8000fda:	43d9      	mvns	r1, r3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe0:	4313      	orrs	r3, r2
         );
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3724      	adds	r7, #36	@ 0x24
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
	...

08000ff0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	3b01      	subs	r3, #1
 8000ffc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001000:	d301      	bcc.n	8001006 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001002:	2301      	movs	r3, #1
 8001004:	e00f      	b.n	8001026 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001006:	4a0a      	ldr	r2, [pc, #40]	@ (8001030 <SysTick_Config+0x40>)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3b01      	subs	r3, #1
 800100c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800100e:	210f      	movs	r1, #15
 8001010:	f04f 30ff 	mov.w	r0, #4294967295
 8001014:	f7ff ff8e 	bl	8000f34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001018:	4b05      	ldr	r3, [pc, #20]	@ (8001030 <SysTick_Config+0x40>)
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800101e:	4b04      	ldr	r3, [pc, #16]	@ (8001030 <SysTick_Config+0x40>)
 8001020:	2207      	movs	r2, #7
 8001022:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001024:	2300      	movs	r3, #0
}
 8001026:	4618      	mov	r0, r3
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	e000e010 	.word	0xe000e010

08001034 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800103c:	6878      	ldr	r0, [r7, #4]
 800103e:	f7ff ff29 	bl	8000e94 <__NVIC_SetPriorityGrouping>
}
 8001042:	bf00      	nop
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}

0800104a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800104a:	b580      	push	{r7, lr}
 800104c:	b086      	sub	sp, #24
 800104e:	af00      	add	r7, sp, #0
 8001050:	4603      	mov	r3, r0
 8001052:	60b9      	str	r1, [r7, #8]
 8001054:	607a      	str	r2, [r7, #4]
 8001056:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001058:	2300      	movs	r3, #0
 800105a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800105c:	f7ff ff3e 	bl	8000edc <__NVIC_GetPriorityGrouping>
 8001060:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001062:	687a      	ldr	r2, [r7, #4]
 8001064:	68b9      	ldr	r1, [r7, #8]
 8001066:	6978      	ldr	r0, [r7, #20]
 8001068:	f7ff ff8e 	bl	8000f88 <NVIC_EncodePriority>
 800106c:	4602      	mov	r2, r0
 800106e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001072:	4611      	mov	r1, r2
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff ff5d 	bl	8000f34 <__NVIC_SetPriority>
}
 800107a:	bf00      	nop
 800107c:	3718      	adds	r7, #24
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}

08001082 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001082:	b580      	push	{r7, lr}
 8001084:	b082      	sub	sp, #8
 8001086:	af00      	add	r7, sp, #0
 8001088:	4603      	mov	r3, r0
 800108a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800108c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff ff31 	bl	8000ef8 <__NVIC_EnableIRQ>
}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800109e:	b580      	push	{r7, lr}
 80010a0:	b082      	sub	sp, #8
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f7ff ffa2 	bl	8000ff0 <SysTick_Config>
 80010ac:	4603      	mov	r3, r0
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b084      	sub	sp, #16
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010c2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80010c4:	f7ff feb6 	bl	8000e34 <HAL_GetTick>
 80010c8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	2b02      	cmp	r3, #2
 80010d4:	d008      	beq.n	80010e8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	2280      	movs	r2, #128	@ 0x80
 80010da:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2200      	movs	r2, #0
 80010e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e052      	b.n	800118e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f022 0216 	bic.w	r2, r2, #22
 80010f6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	695a      	ldr	r2, [r3, #20]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001106:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800110c:	2b00      	cmp	r3, #0
 800110e:	d103      	bne.n	8001118 <HAL_DMA_Abort+0x62>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001114:	2b00      	cmp	r3, #0
 8001116:	d007      	beq.n	8001128 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f022 0208 	bic.w	r2, r2, #8
 8001126:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f022 0201 	bic.w	r2, r2, #1
 8001136:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001138:	e013      	b.n	8001162 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800113a:	f7ff fe7b 	bl	8000e34 <HAL_GetTick>
 800113e:	4602      	mov	r2, r0
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	2b05      	cmp	r3, #5
 8001146:	d90c      	bls.n	8001162 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2220      	movs	r2, #32
 800114c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2203      	movs	r2, #3
 8001152:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2200      	movs	r2, #0
 800115a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800115e:	2303      	movs	r3, #3
 8001160:	e015      	b.n	800118e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f003 0301 	and.w	r3, r3, #1
 800116c:	2b00      	cmp	r3, #0
 800116e:	d1e4      	bne.n	800113a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001174:	223f      	movs	r2, #63	@ 0x3f
 8001176:	409a      	lsls	r2, r3
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2201      	movs	r2, #1
 8001180:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2200      	movs	r2, #0
 8001188:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001196:	b480      	push	{r7}
 8001198:	b083      	sub	sp, #12
 800119a:	af00      	add	r7, sp, #0
 800119c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d004      	beq.n	80011b4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2280      	movs	r2, #128	@ 0x80
 80011ae:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e00c      	b.n	80011ce <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2205      	movs	r2, #5
 80011b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f022 0201 	bic.w	r2, r2, #1
 80011ca:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80011cc:	2300      	movs	r3, #0
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
	...

080011dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011dc:	b480      	push	{r7}
 80011de:	b089      	sub	sp, #36	@ 0x24
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011e6:	2300      	movs	r3, #0
 80011e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011ea:	2300      	movs	r3, #0
 80011ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011ee:	2300      	movs	r3, #0
 80011f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011f2:	2300      	movs	r3, #0
 80011f4:	61fb      	str	r3, [r7, #28]
 80011f6:	e159      	b.n	80014ac <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011f8:	2201      	movs	r2, #1
 80011fa:	69fb      	ldr	r3, [r7, #28]
 80011fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001200:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	697a      	ldr	r2, [r7, #20]
 8001208:	4013      	ands	r3, r2
 800120a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800120c:	693a      	ldr	r2, [r7, #16]
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	429a      	cmp	r2, r3
 8001212:	f040 8148 	bne.w	80014a6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	f003 0303 	and.w	r3, r3, #3
 800121e:	2b01      	cmp	r3, #1
 8001220:	d005      	beq.n	800122e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800122a:	2b02      	cmp	r3, #2
 800122c:	d130      	bne.n	8001290 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	2203      	movs	r2, #3
 800123a:	fa02 f303 	lsl.w	r3, r2, r3
 800123e:	43db      	mvns	r3, r3
 8001240:	69ba      	ldr	r2, [r7, #24]
 8001242:	4013      	ands	r3, r2
 8001244:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	68da      	ldr	r2, [r3, #12]
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	005b      	lsls	r3, r3, #1
 800124e:	fa02 f303 	lsl.w	r3, r2, r3
 8001252:	69ba      	ldr	r2, [r7, #24]
 8001254:	4313      	orrs	r3, r2
 8001256:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	69ba      	ldr	r2, [r7, #24]
 800125c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001264:	2201      	movs	r2, #1
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	fa02 f303 	lsl.w	r3, r2, r3
 800126c:	43db      	mvns	r3, r3
 800126e:	69ba      	ldr	r2, [r7, #24]
 8001270:	4013      	ands	r3, r2
 8001272:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	091b      	lsrs	r3, r3, #4
 800127a:	f003 0201 	and.w	r2, r3, #1
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	fa02 f303 	lsl.w	r3, r2, r3
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	4313      	orrs	r3, r2
 8001288:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f003 0303 	and.w	r3, r3, #3
 8001298:	2b03      	cmp	r3, #3
 800129a:	d017      	beq.n	80012cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	68db      	ldr	r3, [r3, #12]
 80012a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	2203      	movs	r2, #3
 80012a8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ac:	43db      	mvns	r3, r3
 80012ae:	69ba      	ldr	r2, [r7, #24]
 80012b0:	4013      	ands	r3, r2
 80012b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	689a      	ldr	r2, [r3, #8]
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	69ba      	ldr	r2, [r7, #24]
 80012c2:	4313      	orrs	r3, r2
 80012c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f003 0303 	and.w	r3, r3, #3
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d123      	bne.n	8001320 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012d8:	69fb      	ldr	r3, [r7, #28]
 80012da:	08da      	lsrs	r2, r3, #3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	3208      	adds	r2, #8
 80012e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012e6:	69fb      	ldr	r3, [r7, #28]
 80012e8:	f003 0307 	and.w	r3, r3, #7
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	220f      	movs	r2, #15
 80012f0:	fa02 f303 	lsl.w	r3, r2, r3
 80012f4:	43db      	mvns	r3, r3
 80012f6:	69ba      	ldr	r2, [r7, #24]
 80012f8:	4013      	ands	r3, r2
 80012fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	691a      	ldr	r2, [r3, #16]
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	f003 0307 	and.w	r3, r3, #7
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	fa02 f303 	lsl.w	r3, r2, r3
 800130c:	69ba      	ldr	r2, [r7, #24]
 800130e:	4313      	orrs	r3, r2
 8001310:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	08da      	lsrs	r2, r3, #3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	3208      	adds	r2, #8
 800131a:	69b9      	ldr	r1, [r7, #24]
 800131c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	2203      	movs	r2, #3
 800132c:	fa02 f303 	lsl.w	r3, r2, r3
 8001330:	43db      	mvns	r3, r3
 8001332:	69ba      	ldr	r2, [r7, #24]
 8001334:	4013      	ands	r3, r2
 8001336:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f003 0203 	and.w	r2, r3, #3
 8001340:	69fb      	ldr	r3, [r7, #28]
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	fa02 f303 	lsl.w	r3, r2, r3
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	4313      	orrs	r3, r2
 800134c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800135c:	2b00      	cmp	r3, #0
 800135e:	f000 80a2 	beq.w	80014a6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001362:	2300      	movs	r3, #0
 8001364:	60fb      	str	r3, [r7, #12]
 8001366:	4b57      	ldr	r3, [pc, #348]	@ (80014c4 <HAL_GPIO_Init+0x2e8>)
 8001368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800136a:	4a56      	ldr	r2, [pc, #344]	@ (80014c4 <HAL_GPIO_Init+0x2e8>)
 800136c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001370:	6453      	str	r3, [r2, #68]	@ 0x44
 8001372:	4b54      	ldr	r3, [pc, #336]	@ (80014c4 <HAL_GPIO_Init+0x2e8>)
 8001374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001376:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800137a:	60fb      	str	r3, [r7, #12]
 800137c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800137e:	4a52      	ldr	r2, [pc, #328]	@ (80014c8 <HAL_GPIO_Init+0x2ec>)
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	089b      	lsrs	r3, r3, #2
 8001384:	3302      	adds	r3, #2
 8001386:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800138a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800138c:	69fb      	ldr	r3, [r7, #28]
 800138e:	f003 0303 	and.w	r3, r3, #3
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	220f      	movs	r2, #15
 8001396:	fa02 f303 	lsl.w	r3, r2, r3
 800139a:	43db      	mvns	r3, r3
 800139c:	69ba      	ldr	r2, [r7, #24]
 800139e:	4013      	ands	r3, r2
 80013a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4a49      	ldr	r2, [pc, #292]	@ (80014cc <HAL_GPIO_Init+0x2f0>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d019      	beq.n	80013de <HAL_GPIO_Init+0x202>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4a48      	ldr	r2, [pc, #288]	@ (80014d0 <HAL_GPIO_Init+0x2f4>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d013      	beq.n	80013da <HAL_GPIO_Init+0x1fe>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4a47      	ldr	r2, [pc, #284]	@ (80014d4 <HAL_GPIO_Init+0x2f8>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d00d      	beq.n	80013d6 <HAL_GPIO_Init+0x1fa>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4a46      	ldr	r2, [pc, #280]	@ (80014d8 <HAL_GPIO_Init+0x2fc>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d007      	beq.n	80013d2 <HAL_GPIO_Init+0x1f6>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a45      	ldr	r2, [pc, #276]	@ (80014dc <HAL_GPIO_Init+0x300>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d101      	bne.n	80013ce <HAL_GPIO_Init+0x1f2>
 80013ca:	2304      	movs	r3, #4
 80013cc:	e008      	b.n	80013e0 <HAL_GPIO_Init+0x204>
 80013ce:	2307      	movs	r3, #7
 80013d0:	e006      	b.n	80013e0 <HAL_GPIO_Init+0x204>
 80013d2:	2303      	movs	r3, #3
 80013d4:	e004      	b.n	80013e0 <HAL_GPIO_Init+0x204>
 80013d6:	2302      	movs	r3, #2
 80013d8:	e002      	b.n	80013e0 <HAL_GPIO_Init+0x204>
 80013da:	2301      	movs	r3, #1
 80013dc:	e000      	b.n	80013e0 <HAL_GPIO_Init+0x204>
 80013de:	2300      	movs	r3, #0
 80013e0:	69fa      	ldr	r2, [r7, #28]
 80013e2:	f002 0203 	and.w	r2, r2, #3
 80013e6:	0092      	lsls	r2, r2, #2
 80013e8:	4093      	lsls	r3, r2
 80013ea:	69ba      	ldr	r2, [r7, #24]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013f0:	4935      	ldr	r1, [pc, #212]	@ (80014c8 <HAL_GPIO_Init+0x2ec>)
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	089b      	lsrs	r3, r3, #2
 80013f6:	3302      	adds	r3, #2
 80013f8:	69ba      	ldr	r2, [r7, #24]
 80013fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013fe:	4b38      	ldr	r3, [pc, #224]	@ (80014e0 <HAL_GPIO_Init+0x304>)
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	43db      	mvns	r3, r3
 8001408:	69ba      	ldr	r2, [r7, #24]
 800140a:	4013      	ands	r3, r2
 800140c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d003      	beq.n	8001422 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800141a:	69ba      	ldr	r2, [r7, #24]
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	4313      	orrs	r3, r2
 8001420:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001422:	4a2f      	ldr	r2, [pc, #188]	@ (80014e0 <HAL_GPIO_Init+0x304>)
 8001424:	69bb      	ldr	r3, [r7, #24]
 8001426:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001428:	4b2d      	ldr	r3, [pc, #180]	@ (80014e0 <HAL_GPIO_Init+0x304>)
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	43db      	mvns	r3, r3
 8001432:	69ba      	ldr	r2, [r7, #24]
 8001434:	4013      	ands	r3, r2
 8001436:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001440:	2b00      	cmp	r3, #0
 8001442:	d003      	beq.n	800144c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001444:	69ba      	ldr	r2, [r7, #24]
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	4313      	orrs	r3, r2
 800144a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800144c:	4a24      	ldr	r2, [pc, #144]	@ (80014e0 <HAL_GPIO_Init+0x304>)
 800144e:	69bb      	ldr	r3, [r7, #24]
 8001450:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001452:	4b23      	ldr	r3, [pc, #140]	@ (80014e0 <HAL_GPIO_Init+0x304>)
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	43db      	mvns	r3, r3
 800145c:	69ba      	ldr	r2, [r7, #24]
 800145e:	4013      	ands	r3, r2
 8001460:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800146a:	2b00      	cmp	r3, #0
 800146c:	d003      	beq.n	8001476 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800146e:	69ba      	ldr	r2, [r7, #24]
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	4313      	orrs	r3, r2
 8001474:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001476:	4a1a      	ldr	r2, [pc, #104]	@ (80014e0 <HAL_GPIO_Init+0x304>)
 8001478:	69bb      	ldr	r3, [r7, #24]
 800147a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800147c:	4b18      	ldr	r3, [pc, #96]	@ (80014e0 <HAL_GPIO_Init+0x304>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	43db      	mvns	r3, r3
 8001486:	69ba      	ldr	r2, [r7, #24]
 8001488:	4013      	ands	r3, r2
 800148a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001494:	2b00      	cmp	r3, #0
 8001496:	d003      	beq.n	80014a0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	4313      	orrs	r3, r2
 800149e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014a0:	4a0f      	ldr	r2, [pc, #60]	@ (80014e0 <HAL_GPIO_Init+0x304>)
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	3301      	adds	r3, #1
 80014aa:	61fb      	str	r3, [r7, #28]
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	2b0f      	cmp	r3, #15
 80014b0:	f67f aea2 	bls.w	80011f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014b4:	bf00      	nop
 80014b6:	bf00      	nop
 80014b8:	3724      	adds	r7, #36	@ 0x24
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	40023800 	.word	0x40023800
 80014c8:	40013800 	.word	0x40013800
 80014cc:	40020000 	.word	0x40020000
 80014d0:	40020400 	.word	0x40020400
 80014d4:	40020800 	.word	0x40020800
 80014d8:	40020c00 	.word	0x40020c00
 80014dc:	40021000 	.word	0x40021000
 80014e0:	40013c00 	.word	0x40013c00

080014e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	460b      	mov	r3, r1
 80014ee:	807b      	strh	r3, [r7, #2]
 80014f0:	4613      	mov	r3, r2
 80014f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014f4:	787b      	ldrb	r3, [r7, #1]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d003      	beq.n	8001502 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014fa:	887a      	ldrh	r2, [r7, #2]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001500:	e003      	b.n	800150a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001502:	887b      	ldrh	r3, [r7, #2]
 8001504:	041a      	lsls	r2, r3, #16
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	619a      	str	r2, [r3, #24]
}
 800150a:	bf00      	nop
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
	...

08001518 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d101      	bne.n	800152a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	e12b      	b.n	8001782 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001530:	b2db      	uxtb	r3, r3
 8001532:	2b00      	cmp	r3, #0
 8001534:	d106      	bne.n	8001544 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2200      	movs	r2, #0
 800153a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f7ff face 	bl	8000ae0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2224      	movs	r2, #36	@ 0x24
 8001548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f022 0201 	bic.w	r2, r2, #1
 800155a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800156a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800157a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800157c:	f001 fbf6 	bl	8002d6c <HAL_RCC_GetPCLK1Freq>
 8001580:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	4a81      	ldr	r2, [pc, #516]	@ (800178c <HAL_I2C_Init+0x274>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d807      	bhi.n	800159c <HAL_I2C_Init+0x84>
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	4a80      	ldr	r2, [pc, #512]	@ (8001790 <HAL_I2C_Init+0x278>)
 8001590:	4293      	cmp	r3, r2
 8001592:	bf94      	ite	ls
 8001594:	2301      	movls	r3, #1
 8001596:	2300      	movhi	r3, #0
 8001598:	b2db      	uxtb	r3, r3
 800159a:	e006      	b.n	80015aa <HAL_I2C_Init+0x92>
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	4a7d      	ldr	r2, [pc, #500]	@ (8001794 <HAL_I2C_Init+0x27c>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	bf94      	ite	ls
 80015a4:	2301      	movls	r3, #1
 80015a6:	2300      	movhi	r3, #0
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
 80015b0:	e0e7      	b.n	8001782 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	4a78      	ldr	r2, [pc, #480]	@ (8001798 <HAL_I2C_Init+0x280>)
 80015b6:	fba2 2303 	umull	r2, r3, r2, r3
 80015ba:	0c9b      	lsrs	r3, r3, #18
 80015bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	68ba      	ldr	r2, [r7, #8]
 80015ce:	430a      	orrs	r2, r1
 80015d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	6a1b      	ldr	r3, [r3, #32]
 80015d8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	4a6a      	ldr	r2, [pc, #424]	@ (800178c <HAL_I2C_Init+0x274>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d802      	bhi.n	80015ec <HAL_I2C_Init+0xd4>
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	3301      	adds	r3, #1
 80015ea:	e009      	b.n	8001600 <HAL_I2C_Init+0xe8>
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80015f2:	fb02 f303 	mul.w	r3, r2, r3
 80015f6:	4a69      	ldr	r2, [pc, #420]	@ (800179c <HAL_I2C_Init+0x284>)
 80015f8:	fba2 2303 	umull	r2, r3, r2, r3
 80015fc:	099b      	lsrs	r3, r3, #6
 80015fe:	3301      	adds	r3, #1
 8001600:	687a      	ldr	r2, [r7, #4]
 8001602:	6812      	ldr	r2, [r2, #0]
 8001604:	430b      	orrs	r3, r1
 8001606:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	69db      	ldr	r3, [r3, #28]
 800160e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001612:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	495c      	ldr	r1, [pc, #368]	@ (800178c <HAL_I2C_Init+0x274>)
 800161c:	428b      	cmp	r3, r1
 800161e:	d819      	bhi.n	8001654 <HAL_I2C_Init+0x13c>
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	1e59      	subs	r1, r3, #1
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	fbb1 f3f3 	udiv	r3, r1, r3
 800162e:	1c59      	adds	r1, r3, #1
 8001630:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001634:	400b      	ands	r3, r1
 8001636:	2b00      	cmp	r3, #0
 8001638:	d00a      	beq.n	8001650 <HAL_I2C_Init+0x138>
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	1e59      	subs	r1, r3, #1
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	005b      	lsls	r3, r3, #1
 8001644:	fbb1 f3f3 	udiv	r3, r1, r3
 8001648:	3301      	adds	r3, #1
 800164a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800164e:	e051      	b.n	80016f4 <HAL_I2C_Init+0x1dc>
 8001650:	2304      	movs	r3, #4
 8001652:	e04f      	b.n	80016f4 <HAL_I2C_Init+0x1dc>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d111      	bne.n	8001680 <HAL_I2C_Init+0x168>
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	1e58      	subs	r0, r3, #1
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6859      	ldr	r1, [r3, #4]
 8001664:	460b      	mov	r3, r1
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	440b      	add	r3, r1
 800166a:	fbb0 f3f3 	udiv	r3, r0, r3
 800166e:	3301      	adds	r3, #1
 8001670:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001674:	2b00      	cmp	r3, #0
 8001676:	bf0c      	ite	eq
 8001678:	2301      	moveq	r3, #1
 800167a:	2300      	movne	r3, #0
 800167c:	b2db      	uxtb	r3, r3
 800167e:	e012      	b.n	80016a6 <HAL_I2C_Init+0x18e>
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	1e58      	subs	r0, r3, #1
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6859      	ldr	r1, [r3, #4]
 8001688:	460b      	mov	r3, r1
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	440b      	add	r3, r1
 800168e:	0099      	lsls	r1, r3, #2
 8001690:	440b      	add	r3, r1
 8001692:	fbb0 f3f3 	udiv	r3, r0, r3
 8001696:	3301      	adds	r3, #1
 8001698:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800169c:	2b00      	cmp	r3, #0
 800169e:	bf0c      	ite	eq
 80016a0:	2301      	moveq	r3, #1
 80016a2:	2300      	movne	r3, #0
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <HAL_I2C_Init+0x196>
 80016aa:	2301      	movs	r3, #1
 80016ac:	e022      	b.n	80016f4 <HAL_I2C_Init+0x1dc>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d10e      	bne.n	80016d4 <HAL_I2C_Init+0x1bc>
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	1e58      	subs	r0, r3, #1
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6859      	ldr	r1, [r3, #4]
 80016be:	460b      	mov	r3, r1
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	440b      	add	r3, r1
 80016c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80016c8:	3301      	adds	r3, #1
 80016ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80016d2:	e00f      	b.n	80016f4 <HAL_I2C_Init+0x1dc>
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	1e58      	subs	r0, r3, #1
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6859      	ldr	r1, [r3, #4]
 80016dc:	460b      	mov	r3, r1
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	440b      	add	r3, r1
 80016e2:	0099      	lsls	r1, r3, #2
 80016e4:	440b      	add	r3, r1
 80016e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80016ea:	3301      	adds	r3, #1
 80016ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016f0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80016f4:	6879      	ldr	r1, [r7, #4]
 80016f6:	6809      	ldr	r1, [r1, #0]
 80016f8:	4313      	orrs	r3, r2
 80016fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	69da      	ldr	r2, [r3, #28]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6a1b      	ldr	r3, [r3, #32]
 800170e:	431a      	orrs	r2, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	430a      	orrs	r2, r1
 8001716:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001722:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	6911      	ldr	r1, [r2, #16]
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	68d2      	ldr	r2, [r2, #12]
 800172e:	4311      	orrs	r1, r2
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	6812      	ldr	r2, [r2, #0]
 8001734:	430b      	orrs	r3, r1
 8001736:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	695a      	ldr	r2, [r3, #20]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	699b      	ldr	r3, [r3, #24]
 800174a:	431a      	orrs	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	430a      	orrs	r2, r1
 8001752:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f042 0201 	orr.w	r2, r2, #1
 8001762:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2220      	movs	r2, #32
 800176e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2200      	movs	r2, #0
 8001776:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2200      	movs	r2, #0
 800177c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3710      	adds	r7, #16
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	000186a0 	.word	0x000186a0
 8001790:	001e847f 	.word	0x001e847f
 8001794:	003d08ff 	.word	0x003d08ff
 8001798:	431bde83 	.word	0x431bde83
 800179c:	10624dd3 	.word	0x10624dd3

080017a0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b088      	sub	sp, #32
 80017a4:	af02      	add	r7, sp, #8
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	607a      	str	r2, [r7, #4]
 80017aa:	461a      	mov	r2, r3
 80017ac:	460b      	mov	r3, r1
 80017ae:	817b      	strh	r3, [r7, #10]
 80017b0:	4613      	mov	r3, r2
 80017b2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80017b4:	f7ff fb3e 	bl	8000e34 <HAL_GetTick>
 80017b8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	2b20      	cmp	r3, #32
 80017c4:	f040 80e0 	bne.w	8001988 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	9300      	str	r3, [sp, #0]
 80017cc:	2319      	movs	r3, #25
 80017ce:	2201      	movs	r2, #1
 80017d0:	4970      	ldr	r1, [pc, #448]	@ (8001994 <HAL_I2C_Master_Transmit+0x1f4>)
 80017d2:	68f8      	ldr	r0, [r7, #12]
 80017d4:	f000 fc64 	bl	80020a0 <I2C_WaitOnFlagUntilTimeout>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80017de:	2302      	movs	r3, #2
 80017e0:	e0d3      	b.n	800198a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d101      	bne.n	80017f0 <HAL_I2C_Master_Transmit+0x50>
 80017ec:	2302      	movs	r3, #2
 80017ee:	e0cc      	b.n	800198a <HAL_I2C_Master_Transmit+0x1ea>
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	2201      	movs	r2, #1
 80017f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	2b01      	cmp	r3, #1
 8001804:	d007      	beq.n	8001816 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f042 0201 	orr.w	r2, r2, #1
 8001814:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001824:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	2221      	movs	r2, #33	@ 0x21
 800182a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2210      	movs	r2, #16
 8001832:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	2200      	movs	r2, #0
 800183a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	687a      	ldr	r2, [r7, #4]
 8001840:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	893a      	ldrh	r2, [r7, #8]
 8001846:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800184c:	b29a      	uxth	r2, r3
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	4a50      	ldr	r2, [pc, #320]	@ (8001998 <HAL_I2C_Master_Transmit+0x1f8>)
 8001856:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001858:	8979      	ldrh	r1, [r7, #10]
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	6a3a      	ldr	r2, [r7, #32]
 800185e:	68f8      	ldr	r0, [r7, #12]
 8001860:	f000 face 	bl	8001e00 <I2C_MasterRequestWrite>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e08d      	b.n	800198a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800186e:	2300      	movs	r3, #0
 8001870:	613b      	str	r3, [r7, #16]
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	695b      	ldr	r3, [r3, #20]
 8001878:	613b      	str	r3, [r7, #16]
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	699b      	ldr	r3, [r3, #24]
 8001880:	613b      	str	r3, [r7, #16]
 8001882:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001884:	e066      	b.n	8001954 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001886:	697a      	ldr	r2, [r7, #20]
 8001888:	6a39      	ldr	r1, [r7, #32]
 800188a:	68f8      	ldr	r0, [r7, #12]
 800188c:	f000 fd22 	bl	80022d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d00d      	beq.n	80018b2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189a:	2b04      	cmp	r3, #4
 800189c:	d107      	bne.n	80018ae <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80018ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e06b      	b.n	800198a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018b6:	781a      	ldrb	r2, [r3, #0]
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018c2:	1c5a      	adds	r2, r3, #1
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	3b01      	subs	r3, #1
 80018d0:	b29a      	uxth	r2, r3
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018da:	3b01      	subs	r3, #1
 80018dc:	b29a      	uxth	r2, r3
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	695b      	ldr	r3, [r3, #20]
 80018e8:	f003 0304 	and.w	r3, r3, #4
 80018ec:	2b04      	cmp	r3, #4
 80018ee:	d11b      	bne.n	8001928 <HAL_I2C_Master_Transmit+0x188>
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d017      	beq.n	8001928 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018fc:	781a      	ldrb	r2, [r3, #0]
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001908:	1c5a      	adds	r2, r3, #1
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001912:	b29b      	uxth	r3, r3
 8001914:	3b01      	subs	r3, #1
 8001916:	b29a      	uxth	r2, r3
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001920:	3b01      	subs	r3, #1
 8001922:	b29a      	uxth	r2, r3
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001928:	697a      	ldr	r2, [r7, #20]
 800192a:	6a39      	ldr	r1, [r7, #32]
 800192c:	68f8      	ldr	r0, [r7, #12]
 800192e:	f000 fd19 	bl	8002364 <I2C_WaitOnBTFFlagUntilTimeout>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d00d      	beq.n	8001954 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193c:	2b04      	cmp	r3, #4
 800193e:	d107      	bne.n	8001950 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800194e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001950:	2301      	movs	r3, #1
 8001952:	e01a      	b.n	800198a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001958:	2b00      	cmp	r3, #0
 800195a:	d194      	bne.n	8001886 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800196a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	2220      	movs	r2, #32
 8001970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	2200      	movs	r2, #0
 8001978:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	2200      	movs	r2, #0
 8001980:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001984:	2300      	movs	r3, #0
 8001986:	e000      	b.n	800198a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001988:	2302      	movs	r3, #2
  }
}
 800198a:	4618      	mov	r0, r3
 800198c:	3718      	adds	r7, #24
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	00100002 	.word	0x00100002
 8001998:	ffff0000 	.word	0xffff0000

0800199c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b08c      	sub	sp, #48	@ 0x30
 80019a0:	af02      	add	r7, sp, #8
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	607a      	str	r2, [r7, #4]
 80019a6:	461a      	mov	r2, r3
 80019a8:	460b      	mov	r3, r1
 80019aa:	817b      	strh	r3, [r7, #10]
 80019ac:	4613      	mov	r3, r2
 80019ae:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80019b0:	f7ff fa40 	bl	8000e34 <HAL_GetTick>
 80019b4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	2b20      	cmp	r3, #32
 80019c0:	f040 8217 	bne.w	8001df2 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80019c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c6:	9300      	str	r3, [sp, #0]
 80019c8:	2319      	movs	r3, #25
 80019ca:	2201      	movs	r2, #1
 80019cc:	497c      	ldr	r1, [pc, #496]	@ (8001bc0 <HAL_I2C_Master_Receive+0x224>)
 80019ce:	68f8      	ldr	r0, [r7, #12]
 80019d0:	f000 fb66 	bl	80020a0 <I2C_WaitOnFlagUntilTimeout>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80019da:	2302      	movs	r3, #2
 80019dc:	e20a      	b.n	8001df4 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d101      	bne.n	80019ec <HAL_I2C_Master_Receive+0x50>
 80019e8:	2302      	movs	r3, #2
 80019ea:	e203      	b.n	8001df4 <HAL_I2C_Master_Receive+0x458>
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	2201      	movs	r2, #1
 80019f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d007      	beq.n	8001a12 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f042 0201 	orr.w	r2, r2, #1
 8001a10:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a20:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2222      	movs	r2, #34	@ 0x22
 8001a26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	2210      	movs	r2, #16
 8001a2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2200      	movs	r2, #0
 8001a36:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	893a      	ldrh	r2, [r7, #8]
 8001a42:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a48:	b29a      	uxth	r2, r3
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	4a5c      	ldr	r2, [pc, #368]	@ (8001bc4 <HAL_I2C_Master_Receive+0x228>)
 8001a52:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001a54:	8979      	ldrh	r1, [r7, #10]
 8001a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001a5a:	68f8      	ldr	r0, [r7, #12]
 8001a5c:	f000 fa52 	bl	8001f04 <I2C_MasterRequestRead>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e1c4      	b.n	8001df4 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d113      	bne.n	8001a9a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a72:	2300      	movs	r3, #0
 8001a74:	623b      	str	r3, [r7, #32]
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	695b      	ldr	r3, [r3, #20]
 8001a7c:	623b      	str	r3, [r7, #32]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	699b      	ldr	r3, [r3, #24]
 8001a84:	623b      	str	r3, [r7, #32]
 8001a86:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	e198      	b.n	8001dcc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d11b      	bne.n	8001ada <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ab0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61fb      	str	r3, [r7, #28]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	695b      	ldr	r3, [r3, #20]
 8001abc:	61fb      	str	r3, [r7, #28]
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	61fb      	str	r3, [r7, #28]
 8001ac6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	e178      	b.n	8001dcc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ade:	2b02      	cmp	r3, #2
 8001ae0:	d11b      	bne.n	8001b1a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001af0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001b00:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b02:	2300      	movs	r3, #0
 8001b04:	61bb      	str	r3, [r7, #24]
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	695b      	ldr	r3, [r3, #20]
 8001b0c:	61bb      	str	r3, [r7, #24]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	699b      	ldr	r3, [r3, #24]
 8001b14:	61bb      	str	r3, [r7, #24]
 8001b16:	69bb      	ldr	r3, [r7, #24]
 8001b18:	e158      	b.n	8001dcc <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001b28:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	617b      	str	r3, [r7, #20]
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	695b      	ldr	r3, [r3, #20]
 8001b34:	617b      	str	r3, [r7, #20]
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	699b      	ldr	r3, [r3, #24]
 8001b3c:	617b      	str	r3, [r7, #20]
 8001b3e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001b40:	e144      	b.n	8001dcc <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b46:	2b03      	cmp	r3, #3
 8001b48:	f200 80f1 	bhi.w	8001d2e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d123      	bne.n	8001b9c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b56:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001b58:	68f8      	ldr	r0, [r7, #12]
 8001b5a:	f000 fc4b 	bl	80023f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e145      	b.n	8001df4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	691a      	ldr	r2, [r3, #16]
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b72:	b2d2      	uxtb	r2, r2
 8001b74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b7a:	1c5a      	adds	r2, r3, #1
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b84:	3b01      	subs	r3, #1
 8001b86:	b29a      	uxth	r2, r3
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	3b01      	subs	r3, #1
 8001b94:	b29a      	uxth	r2, r3
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001b9a:	e117      	b.n	8001dcc <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ba0:	2b02      	cmp	r3, #2
 8001ba2:	d14e      	bne.n	8001c42 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba6:	9300      	str	r3, [sp, #0]
 8001ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001baa:	2200      	movs	r2, #0
 8001bac:	4906      	ldr	r1, [pc, #24]	@ (8001bc8 <HAL_I2C_Master_Receive+0x22c>)
 8001bae:	68f8      	ldr	r0, [r7, #12]
 8001bb0:	f000 fa76 	bl	80020a0 <I2C_WaitOnFlagUntilTimeout>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d008      	beq.n	8001bcc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e11a      	b.n	8001df4 <HAL_I2C_Master_Receive+0x458>
 8001bbe:	bf00      	nop
 8001bc0:	00100002 	.word	0x00100002
 8001bc4:	ffff0000 	.word	0xffff0000
 8001bc8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001bda:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	691a      	ldr	r2, [r3, #16]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001be6:	b2d2      	uxtb	r2, r2
 8001be8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bee:	1c5a      	adds	r2, r3, #1
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bf8:	3b01      	subs	r3, #1
 8001bfa:	b29a      	uxth	r2, r3
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c04:	b29b      	uxth	r3, r3
 8001c06:	3b01      	subs	r3, #1
 8001c08:	b29a      	uxth	r2, r3
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	691a      	ldr	r2, [r3, #16]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c18:	b2d2      	uxtb	r2, r2
 8001c1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c20:	1c5a      	adds	r2, r3, #1
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c2a:	3b01      	subs	r3, #1
 8001c2c:	b29a      	uxth	r2, r3
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c36:	b29b      	uxth	r3, r3
 8001c38:	3b01      	subs	r3, #1
 8001c3a:	b29a      	uxth	r2, r3
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001c40:	e0c4      	b.n	8001dcc <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c44:	9300      	str	r3, [sp, #0]
 8001c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c48:	2200      	movs	r2, #0
 8001c4a:	496c      	ldr	r1, [pc, #432]	@ (8001dfc <HAL_I2C_Master_Receive+0x460>)
 8001c4c:	68f8      	ldr	r0, [r7, #12]
 8001c4e:	f000 fa27 	bl	80020a0 <I2C_WaitOnFlagUntilTimeout>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e0cb      	b.n	8001df4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	691a      	ldr	r2, [r3, #16]
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c76:	b2d2      	uxtb	r2, r2
 8001c78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c7e:	1c5a      	adds	r2, r3, #1
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c88:	3b01      	subs	r3, #1
 8001c8a:	b29a      	uxth	r2, r3
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	3b01      	subs	r3, #1
 8001c98:	b29a      	uxth	r2, r3
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca0:	9300      	str	r3, [sp, #0]
 8001ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	4955      	ldr	r1, [pc, #340]	@ (8001dfc <HAL_I2C_Master_Receive+0x460>)
 8001ca8:	68f8      	ldr	r0, [r7, #12]
 8001caa:	f000 f9f9 	bl	80020a0 <I2C_WaitOnFlagUntilTimeout>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e09d      	b.n	8001df4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001cc6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	691a      	ldr	r2, [r3, #16]
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd2:	b2d2      	uxtb	r2, r2
 8001cd4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cda:	1c5a      	adds	r2, r3, #1
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	b29a      	uxth	r2, r3
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	3b01      	subs	r3, #1
 8001cf4:	b29a      	uxth	r2, r3
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	691a      	ldr	r2, [r3, #16]
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d04:	b2d2      	uxtb	r2, r2
 8001d06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d0c:	1c5a      	adds	r2, r3, #1
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d16:	3b01      	subs	r3, #1
 8001d18:	b29a      	uxth	r2, r3
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d22:	b29b      	uxth	r3, r3
 8001d24:	3b01      	subs	r3, #1
 8001d26:	b29a      	uxth	r2, r3
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001d2c:	e04e      	b.n	8001dcc <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d30:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001d32:	68f8      	ldr	r0, [r7, #12]
 8001d34:	f000 fb5e 	bl	80023f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e058      	b.n	8001df4 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	691a      	ldr	r2, [r3, #16]
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d4c:	b2d2      	uxtb	r2, r2
 8001d4e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d54:	1c5a      	adds	r2, r3, #1
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d5e:	3b01      	subs	r3, #1
 8001d60:	b29a      	uxth	r2, r3
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d6a:	b29b      	uxth	r3, r3
 8001d6c:	3b01      	subs	r3, #1
 8001d6e:	b29a      	uxth	r2, r3
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	695b      	ldr	r3, [r3, #20]
 8001d7a:	f003 0304 	and.w	r3, r3, #4
 8001d7e:	2b04      	cmp	r3, #4
 8001d80:	d124      	bne.n	8001dcc <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d86:	2b03      	cmp	r3, #3
 8001d88:	d107      	bne.n	8001d9a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001d98:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	691a      	ldr	r2, [r3, #16]
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da4:	b2d2      	uxtb	r2, r2
 8001da6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dac:	1c5a      	adds	r2, r3, #1
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001db6:	3b01      	subs	r3, #1
 8001db8:	b29a      	uxth	r2, r3
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	3b01      	subs	r3, #1
 8001dc6:	b29a      	uxth	r2, r3
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f47f aeb6 	bne.w	8001b42 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	2220      	movs	r2, #32
 8001dda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2200      	movs	r2, #0
 8001de2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	2200      	movs	r2, #0
 8001dea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001dee:	2300      	movs	r3, #0
 8001df0:	e000      	b.n	8001df4 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8001df2:	2302      	movs	r3, #2
  }
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3728      	adds	r7, #40	@ 0x28
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	00010004 	.word	0x00010004

08001e00 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b088      	sub	sp, #32
 8001e04:	af02      	add	r7, sp, #8
 8001e06:	60f8      	str	r0, [r7, #12]
 8001e08:	607a      	str	r2, [r7, #4]
 8001e0a:	603b      	str	r3, [r7, #0]
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e14:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	2b08      	cmp	r3, #8
 8001e1a:	d006      	beq.n	8001e2a <I2C_MasterRequestWrite+0x2a>
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d003      	beq.n	8001e2a <I2C_MasterRequestWrite+0x2a>
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001e28:	d108      	bne.n	8001e3c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001e38:	601a      	str	r2, [r3, #0]
 8001e3a:	e00b      	b.n	8001e54 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e40:	2b12      	cmp	r3, #18
 8001e42:	d107      	bne.n	8001e54 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001e52:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	9300      	str	r3, [sp, #0]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001e60:	68f8      	ldr	r0, [r7, #12]
 8001e62:	f000 f91d 	bl	80020a0 <I2C_WaitOnFlagUntilTimeout>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d00d      	beq.n	8001e88 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e7a:	d103      	bne.n	8001e84 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e82:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001e84:	2303      	movs	r3, #3
 8001e86:	e035      	b.n	8001ef4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	691b      	ldr	r3, [r3, #16]
 8001e8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001e90:	d108      	bne.n	8001ea4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001e92:	897b      	ldrh	r3, [r7, #10]
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	461a      	mov	r2, r3
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001ea0:	611a      	str	r2, [r3, #16]
 8001ea2:	e01b      	b.n	8001edc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001ea4:	897b      	ldrh	r3, [r7, #10]
 8001ea6:	11db      	asrs	r3, r3, #7
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	f003 0306 	and.w	r3, r3, #6
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	f063 030f 	orn	r3, r3, #15
 8001eb4:	b2da      	uxtb	r2, r3
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	490e      	ldr	r1, [pc, #56]	@ (8001efc <I2C_MasterRequestWrite+0xfc>)
 8001ec2:	68f8      	ldr	r0, [r7, #12]
 8001ec4:	f000 f966 	bl	8002194 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e010      	b.n	8001ef4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001ed2:	897b      	ldrh	r3, [r7, #10]
 8001ed4:	b2da      	uxtb	r2, r3
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	687a      	ldr	r2, [r7, #4]
 8001ee0:	4907      	ldr	r1, [pc, #28]	@ (8001f00 <I2C_MasterRequestWrite+0x100>)
 8001ee2:	68f8      	ldr	r0, [r7, #12]
 8001ee4:	f000 f956 	bl	8002194 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e000      	b.n	8001ef4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001ef2:	2300      	movs	r3, #0
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	00010008 	.word	0x00010008
 8001f00:	00010002 	.word	0x00010002

08001f04 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b088      	sub	sp, #32
 8001f08:	af02      	add	r7, sp, #8
 8001f0a:	60f8      	str	r0, [r7, #12]
 8001f0c:	607a      	str	r2, [r7, #4]
 8001f0e:	603b      	str	r3, [r7, #0]
 8001f10:	460b      	mov	r3, r1
 8001f12:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f18:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001f28:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	2b08      	cmp	r3, #8
 8001f2e:	d006      	beq.n	8001f3e <I2C_MasterRequestRead+0x3a>
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d003      	beq.n	8001f3e <I2C_MasterRequestRead+0x3a>
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001f3c:	d108      	bne.n	8001f50 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f4c:	601a      	str	r2, [r3, #0]
 8001f4e:	e00b      	b.n	8001f68 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f54:	2b11      	cmp	r3, #17
 8001f56:	d107      	bne.n	8001f68 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f66:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	9300      	str	r3, [sp, #0]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001f74:	68f8      	ldr	r0, [r7, #12]
 8001f76:	f000 f893 	bl	80020a0 <I2C_WaitOnFlagUntilTimeout>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d00d      	beq.n	8001f9c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f8e:	d103      	bne.n	8001f98 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f96:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e079      	b.n	8002090 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	691b      	ldr	r3, [r3, #16]
 8001fa0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001fa4:	d108      	bne.n	8001fb8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001fa6:	897b      	ldrh	r3, [r7, #10]
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	f043 0301 	orr.w	r3, r3, #1
 8001fae:	b2da      	uxtb	r2, r3
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	611a      	str	r2, [r3, #16]
 8001fb6:	e05f      	b.n	8002078 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001fb8:	897b      	ldrh	r3, [r7, #10]
 8001fba:	11db      	asrs	r3, r3, #7
 8001fbc:	b2db      	uxtb	r3, r3
 8001fbe:	f003 0306 	and.w	r3, r3, #6
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	f063 030f 	orn	r3, r3, #15
 8001fc8:	b2da      	uxtb	r2, r3
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	4930      	ldr	r1, [pc, #192]	@ (8002098 <I2C_MasterRequestRead+0x194>)
 8001fd6:	68f8      	ldr	r0, [r7, #12]
 8001fd8:	f000 f8dc 	bl	8002194 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e054      	b.n	8002090 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001fe6:	897b      	ldrh	r3, [r7, #10]
 8001fe8:	b2da      	uxtb	r2, r3
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	4929      	ldr	r1, [pc, #164]	@ (800209c <I2C_MasterRequestRead+0x198>)
 8001ff6:	68f8      	ldr	r0, [r7, #12]
 8001ff8:	f000 f8cc 	bl	8002194 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e044      	b.n	8002090 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002006:	2300      	movs	r3, #0
 8002008:	613b      	str	r3, [r7, #16]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	695b      	ldr	r3, [r3, #20]
 8002010:	613b      	str	r3, [r7, #16]
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	699b      	ldr	r3, [r3, #24]
 8002018:	613b      	str	r3, [r7, #16]
 800201a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800202a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	9300      	str	r3, [sp, #0]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002038:	68f8      	ldr	r0, [r7, #12]
 800203a:	f000 f831 	bl	80020a0 <I2C_WaitOnFlagUntilTimeout>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d00d      	beq.n	8002060 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800204e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002052:	d103      	bne.n	800205c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800205a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800205c:	2303      	movs	r3, #3
 800205e:	e017      	b.n	8002090 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002060:	897b      	ldrh	r3, [r7, #10]
 8002062:	11db      	asrs	r3, r3, #7
 8002064:	b2db      	uxtb	r3, r3
 8002066:	f003 0306 	and.w	r3, r3, #6
 800206a:	b2db      	uxtb	r3, r3
 800206c:	f063 030e 	orn	r3, r3, #14
 8002070:	b2da      	uxtb	r2, r3
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	687a      	ldr	r2, [r7, #4]
 800207c:	4907      	ldr	r1, [pc, #28]	@ (800209c <I2C_MasterRequestRead+0x198>)
 800207e:	68f8      	ldr	r0, [r7, #12]
 8002080:	f000 f888 	bl	8002194 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e000      	b.n	8002090 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800208e:	2300      	movs	r3, #0
}
 8002090:	4618      	mov	r0, r3
 8002092:	3718      	adds	r7, #24
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	00010008 	.word	0x00010008
 800209c:	00010002 	.word	0x00010002

080020a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	60b9      	str	r1, [r7, #8]
 80020aa:	603b      	str	r3, [r7, #0]
 80020ac:	4613      	mov	r3, r2
 80020ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020b0:	e048      	b.n	8002144 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020b8:	d044      	beq.n	8002144 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020ba:	f7fe febb 	bl	8000e34 <HAL_GetTick>
 80020be:	4602      	mov	r2, r0
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	683a      	ldr	r2, [r7, #0]
 80020c6:	429a      	cmp	r2, r3
 80020c8:	d302      	bcc.n	80020d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d139      	bne.n	8002144 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	0c1b      	lsrs	r3, r3, #16
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d10d      	bne.n	80020f6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	695b      	ldr	r3, [r3, #20]
 80020e0:	43da      	mvns	r2, r3
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	4013      	ands	r3, r2
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	bf0c      	ite	eq
 80020ec:	2301      	moveq	r3, #1
 80020ee:	2300      	movne	r3, #0
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	461a      	mov	r2, r3
 80020f4:	e00c      	b.n	8002110 <I2C_WaitOnFlagUntilTimeout+0x70>
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	699b      	ldr	r3, [r3, #24]
 80020fc:	43da      	mvns	r2, r3
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	4013      	ands	r3, r2
 8002102:	b29b      	uxth	r3, r3
 8002104:	2b00      	cmp	r3, #0
 8002106:	bf0c      	ite	eq
 8002108:	2301      	moveq	r3, #1
 800210a:	2300      	movne	r3, #0
 800210c:	b2db      	uxtb	r3, r3
 800210e:	461a      	mov	r2, r3
 8002110:	79fb      	ldrb	r3, [r7, #7]
 8002112:	429a      	cmp	r2, r3
 8002114:	d116      	bne.n	8002144 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2200      	movs	r2, #0
 800211a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	2220      	movs	r2, #32
 8002120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2200      	movs	r2, #0
 8002128:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002130:	f043 0220 	orr.w	r2, r3, #32
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2200      	movs	r2, #0
 800213c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e023      	b.n	800218c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	0c1b      	lsrs	r3, r3, #16
 8002148:	b2db      	uxtb	r3, r3
 800214a:	2b01      	cmp	r3, #1
 800214c:	d10d      	bne.n	800216a <I2C_WaitOnFlagUntilTimeout+0xca>
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	695b      	ldr	r3, [r3, #20]
 8002154:	43da      	mvns	r2, r3
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	4013      	ands	r3, r2
 800215a:	b29b      	uxth	r3, r3
 800215c:	2b00      	cmp	r3, #0
 800215e:	bf0c      	ite	eq
 8002160:	2301      	moveq	r3, #1
 8002162:	2300      	movne	r3, #0
 8002164:	b2db      	uxtb	r3, r3
 8002166:	461a      	mov	r2, r3
 8002168:	e00c      	b.n	8002184 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	699b      	ldr	r3, [r3, #24]
 8002170:	43da      	mvns	r2, r3
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	4013      	ands	r3, r2
 8002176:	b29b      	uxth	r3, r3
 8002178:	2b00      	cmp	r3, #0
 800217a:	bf0c      	ite	eq
 800217c:	2301      	moveq	r3, #1
 800217e:	2300      	movne	r3, #0
 8002180:	b2db      	uxtb	r3, r3
 8002182:	461a      	mov	r2, r3
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	429a      	cmp	r2, r3
 8002188:	d093      	beq.n	80020b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	3710      	adds	r7, #16
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
 80021a0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80021a2:	e071      	b.n	8002288 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	695b      	ldr	r3, [r3, #20]
 80021aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021b2:	d123      	bne.n	80021fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80021c2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80021cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2200      	movs	r2, #0
 80021d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2220      	movs	r2, #32
 80021d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2200      	movs	r2, #0
 80021e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e8:	f043 0204 	orr.w	r2, r3, #4
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2200      	movs	r2, #0
 80021f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e067      	b.n	80022cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002202:	d041      	beq.n	8002288 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002204:	f7fe fe16 	bl	8000e34 <HAL_GetTick>
 8002208:	4602      	mov	r2, r0
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	1ad3      	subs	r3, r2, r3
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	429a      	cmp	r2, r3
 8002212:	d302      	bcc.n	800221a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d136      	bne.n	8002288 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	0c1b      	lsrs	r3, r3, #16
 800221e:	b2db      	uxtb	r3, r3
 8002220:	2b01      	cmp	r3, #1
 8002222:	d10c      	bne.n	800223e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	695b      	ldr	r3, [r3, #20]
 800222a:	43da      	mvns	r2, r3
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	4013      	ands	r3, r2
 8002230:	b29b      	uxth	r3, r3
 8002232:	2b00      	cmp	r3, #0
 8002234:	bf14      	ite	ne
 8002236:	2301      	movne	r3, #1
 8002238:	2300      	moveq	r3, #0
 800223a:	b2db      	uxtb	r3, r3
 800223c:	e00b      	b.n	8002256 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	699b      	ldr	r3, [r3, #24]
 8002244:	43da      	mvns	r2, r3
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	4013      	ands	r3, r2
 800224a:	b29b      	uxth	r3, r3
 800224c:	2b00      	cmp	r3, #0
 800224e:	bf14      	ite	ne
 8002250:	2301      	movne	r3, #1
 8002252:	2300      	moveq	r3, #0
 8002254:	b2db      	uxtb	r3, r3
 8002256:	2b00      	cmp	r3, #0
 8002258:	d016      	beq.n	8002288 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	2200      	movs	r2, #0
 800225e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2220      	movs	r2, #32
 8002264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2200      	movs	r2, #0
 800226c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002274:	f043 0220 	orr.w	r2, r3, #32
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2200      	movs	r2, #0
 8002280:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e021      	b.n	80022cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	0c1b      	lsrs	r3, r3, #16
 800228c:	b2db      	uxtb	r3, r3
 800228e:	2b01      	cmp	r3, #1
 8002290:	d10c      	bne.n	80022ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	695b      	ldr	r3, [r3, #20]
 8002298:	43da      	mvns	r2, r3
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	4013      	ands	r3, r2
 800229e:	b29b      	uxth	r3, r3
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	bf14      	ite	ne
 80022a4:	2301      	movne	r3, #1
 80022a6:	2300      	moveq	r3, #0
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	e00b      	b.n	80022c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	699b      	ldr	r3, [r3, #24]
 80022b2:	43da      	mvns	r2, r3
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	4013      	ands	r3, r2
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	bf14      	ite	ne
 80022be:	2301      	movne	r3, #1
 80022c0:	2300      	moveq	r3, #0
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	f47f af6d 	bne.w	80021a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80022ca:	2300      	movs	r3, #0
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3710      	adds	r7, #16
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	60b9      	str	r1, [r7, #8]
 80022de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80022e0:	e034      	b.n	800234c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80022e2:	68f8      	ldr	r0, [r7, #12]
 80022e4:	f000 f8e3 	bl	80024ae <I2C_IsAcknowledgeFailed>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e034      	b.n	800235c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022f8:	d028      	beq.n	800234c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022fa:	f7fe fd9b 	bl	8000e34 <HAL_GetTick>
 80022fe:	4602      	mov	r2, r0
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	68ba      	ldr	r2, [r7, #8]
 8002306:	429a      	cmp	r2, r3
 8002308:	d302      	bcc.n	8002310 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d11d      	bne.n	800234c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	695b      	ldr	r3, [r3, #20]
 8002316:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800231a:	2b80      	cmp	r3, #128	@ 0x80
 800231c:	d016      	beq.n	800234c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2200      	movs	r2, #0
 8002322:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2220      	movs	r2, #32
 8002328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2200      	movs	r2, #0
 8002330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002338:	f043 0220 	orr.w	r2, r3, #32
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2200      	movs	r2, #0
 8002344:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e007      	b.n	800235c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	695b      	ldr	r3, [r3, #20]
 8002352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002356:	2b80      	cmp	r3, #128	@ 0x80
 8002358:	d1c3      	bne.n	80022e2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3710      	adds	r7, #16
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	60b9      	str	r1, [r7, #8]
 800236e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002370:	e034      	b.n	80023dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002372:	68f8      	ldr	r0, [r7, #12]
 8002374:	f000 f89b 	bl	80024ae <I2C_IsAcknowledgeFailed>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d001      	beq.n	8002382 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e034      	b.n	80023ec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002388:	d028      	beq.n	80023dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800238a:	f7fe fd53 	bl	8000e34 <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	68ba      	ldr	r2, [r7, #8]
 8002396:	429a      	cmp	r2, r3
 8002398:	d302      	bcc.n	80023a0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d11d      	bne.n	80023dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	695b      	ldr	r3, [r3, #20]
 80023a6:	f003 0304 	and.w	r3, r3, #4
 80023aa:	2b04      	cmp	r3, #4
 80023ac:	d016      	beq.n	80023dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	2200      	movs	r2, #0
 80023b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2220      	movs	r2, #32
 80023b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2200      	movs	r2, #0
 80023c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c8:	f043 0220 	orr.w	r2, r3, #32
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2200      	movs	r2, #0
 80023d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e007      	b.n	80023ec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	695b      	ldr	r3, [r3, #20]
 80023e2:	f003 0304 	and.w	r3, r3, #4
 80023e6:	2b04      	cmp	r3, #4
 80023e8:	d1c3      	bne.n	8002372 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80023ea:	2300      	movs	r3, #0
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3710      	adds	r7, #16
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	60f8      	str	r0, [r7, #12]
 80023fc:	60b9      	str	r1, [r7, #8]
 80023fe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002400:	e049      	b.n	8002496 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	695b      	ldr	r3, [r3, #20]
 8002408:	f003 0310 	and.w	r3, r3, #16
 800240c:	2b10      	cmp	r3, #16
 800240e:	d119      	bne.n	8002444 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f06f 0210 	mvn.w	r2, #16
 8002418:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	2200      	movs	r2, #0
 800241e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2220      	movs	r2, #32
 8002424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2200      	movs	r2, #0
 800242c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e030      	b.n	80024a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002444:	f7fe fcf6 	bl	8000e34 <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	68ba      	ldr	r2, [r7, #8]
 8002450:	429a      	cmp	r2, r3
 8002452:	d302      	bcc.n	800245a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d11d      	bne.n	8002496 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	695b      	ldr	r3, [r3, #20]
 8002460:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002464:	2b40      	cmp	r3, #64	@ 0x40
 8002466:	d016      	beq.n	8002496 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2200      	movs	r2, #0
 800246c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	2220      	movs	r2, #32
 8002472:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002482:	f043 0220 	orr.w	r2, r3, #32
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2200      	movs	r2, #0
 800248e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e007      	b.n	80024a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	695b      	ldr	r3, [r3, #20]
 800249c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024a0:	2b40      	cmp	r3, #64	@ 0x40
 80024a2:	d1ae      	bne.n	8002402 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80024a4:	2300      	movs	r3, #0
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3710      	adds	r7, #16
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}

080024ae <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80024ae:	b480      	push	{r7}
 80024b0:	b083      	sub	sp, #12
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	695b      	ldr	r3, [r3, #20]
 80024bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024c4:	d11b      	bne.n	80024fe <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80024ce:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2220      	movs	r2, #32
 80024da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ea:	f043 0204 	orr.w	r2, r3, #4
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e000      	b.n	8002500 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80024fe:	2300      	movs	r3, #0
}
 8002500:	4618      	mov	r0, r3
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b086      	sub	sp, #24
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d101      	bne.n	800251e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e267      	b.n	80029ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0301 	and.w	r3, r3, #1
 8002526:	2b00      	cmp	r3, #0
 8002528:	d075      	beq.n	8002616 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800252a:	4b88      	ldr	r3, [pc, #544]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f003 030c 	and.w	r3, r3, #12
 8002532:	2b04      	cmp	r3, #4
 8002534:	d00c      	beq.n	8002550 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002536:	4b85      	ldr	r3, [pc, #532]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800253e:	2b08      	cmp	r3, #8
 8002540:	d112      	bne.n	8002568 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002542:	4b82      	ldr	r3, [pc, #520]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800254a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800254e:	d10b      	bne.n	8002568 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002550:	4b7e      	ldr	r3, [pc, #504]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d05b      	beq.n	8002614 <HAL_RCC_OscConfig+0x108>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d157      	bne.n	8002614 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e242      	b.n	80029ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002570:	d106      	bne.n	8002580 <HAL_RCC_OscConfig+0x74>
 8002572:	4b76      	ldr	r3, [pc, #472]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a75      	ldr	r2, [pc, #468]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 8002578:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800257c:	6013      	str	r3, [r2, #0]
 800257e:	e01d      	b.n	80025bc <HAL_RCC_OscConfig+0xb0>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002588:	d10c      	bne.n	80025a4 <HAL_RCC_OscConfig+0x98>
 800258a:	4b70      	ldr	r3, [pc, #448]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a6f      	ldr	r2, [pc, #444]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 8002590:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002594:	6013      	str	r3, [r2, #0]
 8002596:	4b6d      	ldr	r3, [pc, #436]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a6c      	ldr	r2, [pc, #432]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 800259c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025a0:	6013      	str	r3, [r2, #0]
 80025a2:	e00b      	b.n	80025bc <HAL_RCC_OscConfig+0xb0>
 80025a4:	4b69      	ldr	r3, [pc, #420]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a68      	ldr	r2, [pc, #416]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 80025aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025ae:	6013      	str	r3, [r2, #0]
 80025b0:	4b66      	ldr	r3, [pc, #408]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a65      	ldr	r2, [pc, #404]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 80025b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d013      	beq.n	80025ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025c4:	f7fe fc36 	bl	8000e34 <HAL_GetTick>
 80025c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ca:	e008      	b.n	80025de <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025cc:	f7fe fc32 	bl	8000e34 <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	2b64      	cmp	r3, #100	@ 0x64
 80025d8:	d901      	bls.n	80025de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	e207      	b.n	80029ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025de:	4b5b      	ldr	r3, [pc, #364]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d0f0      	beq.n	80025cc <HAL_RCC_OscConfig+0xc0>
 80025ea:	e014      	b.n	8002616 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ec:	f7fe fc22 	bl	8000e34 <HAL_GetTick>
 80025f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025f2:	e008      	b.n	8002606 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025f4:	f7fe fc1e 	bl	8000e34 <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b64      	cmp	r3, #100	@ 0x64
 8002600:	d901      	bls.n	8002606 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e1f3      	b.n	80029ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002606:	4b51      	ldr	r3, [pc, #324]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1f0      	bne.n	80025f4 <HAL_RCC_OscConfig+0xe8>
 8002612:	e000      	b.n	8002616 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002614:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	2b00      	cmp	r3, #0
 8002620:	d063      	beq.n	80026ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002622:	4b4a      	ldr	r3, [pc, #296]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	f003 030c 	and.w	r3, r3, #12
 800262a:	2b00      	cmp	r3, #0
 800262c:	d00b      	beq.n	8002646 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800262e:	4b47      	ldr	r3, [pc, #284]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002636:	2b08      	cmp	r3, #8
 8002638:	d11c      	bne.n	8002674 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800263a:	4b44      	ldr	r3, [pc, #272]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002642:	2b00      	cmp	r3, #0
 8002644:	d116      	bne.n	8002674 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002646:	4b41      	ldr	r3, [pc, #260]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	2b00      	cmp	r3, #0
 8002650:	d005      	beq.n	800265e <HAL_RCC_OscConfig+0x152>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	2b01      	cmp	r3, #1
 8002658:	d001      	beq.n	800265e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e1c7      	b.n	80029ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800265e:	4b3b      	ldr	r3, [pc, #236]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	00db      	lsls	r3, r3, #3
 800266c:	4937      	ldr	r1, [pc, #220]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 800266e:	4313      	orrs	r3, r2
 8002670:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002672:	e03a      	b.n	80026ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d020      	beq.n	80026be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800267c:	4b34      	ldr	r3, [pc, #208]	@ (8002750 <HAL_RCC_OscConfig+0x244>)
 800267e:	2201      	movs	r2, #1
 8002680:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002682:	f7fe fbd7 	bl	8000e34 <HAL_GetTick>
 8002686:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002688:	e008      	b.n	800269c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800268a:	f7fe fbd3 	bl	8000e34 <HAL_GetTick>
 800268e:	4602      	mov	r2, r0
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	2b02      	cmp	r3, #2
 8002696:	d901      	bls.n	800269c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	e1a8      	b.n	80029ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800269c:	4b2b      	ldr	r3, [pc, #172]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0302 	and.w	r3, r3, #2
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d0f0      	beq.n	800268a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026a8:	4b28      	ldr	r3, [pc, #160]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	691b      	ldr	r3, [r3, #16]
 80026b4:	00db      	lsls	r3, r3, #3
 80026b6:	4925      	ldr	r1, [pc, #148]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 80026b8:	4313      	orrs	r3, r2
 80026ba:	600b      	str	r3, [r1, #0]
 80026bc:	e015      	b.n	80026ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026be:	4b24      	ldr	r3, [pc, #144]	@ (8002750 <HAL_RCC_OscConfig+0x244>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c4:	f7fe fbb6 	bl	8000e34 <HAL_GetTick>
 80026c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026ca:	e008      	b.n	80026de <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026cc:	f7fe fbb2 	bl	8000e34 <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	2b02      	cmp	r3, #2
 80026d8:	d901      	bls.n	80026de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e187      	b.n	80029ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026de:	4b1b      	ldr	r3, [pc, #108]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d1f0      	bne.n	80026cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0308 	and.w	r3, r3, #8
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d036      	beq.n	8002764 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	695b      	ldr	r3, [r3, #20]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d016      	beq.n	800272c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026fe:	4b15      	ldr	r3, [pc, #84]	@ (8002754 <HAL_RCC_OscConfig+0x248>)
 8002700:	2201      	movs	r2, #1
 8002702:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002704:	f7fe fb96 	bl	8000e34 <HAL_GetTick>
 8002708:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800270a:	e008      	b.n	800271e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800270c:	f7fe fb92 	bl	8000e34 <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	2b02      	cmp	r3, #2
 8002718:	d901      	bls.n	800271e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800271a:	2303      	movs	r3, #3
 800271c:	e167      	b.n	80029ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800271e:	4b0b      	ldr	r3, [pc, #44]	@ (800274c <HAL_RCC_OscConfig+0x240>)
 8002720:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002722:	f003 0302 	and.w	r3, r3, #2
 8002726:	2b00      	cmp	r3, #0
 8002728:	d0f0      	beq.n	800270c <HAL_RCC_OscConfig+0x200>
 800272a:	e01b      	b.n	8002764 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800272c:	4b09      	ldr	r3, [pc, #36]	@ (8002754 <HAL_RCC_OscConfig+0x248>)
 800272e:	2200      	movs	r2, #0
 8002730:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002732:	f7fe fb7f 	bl	8000e34 <HAL_GetTick>
 8002736:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002738:	e00e      	b.n	8002758 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800273a:	f7fe fb7b 	bl	8000e34 <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	2b02      	cmp	r3, #2
 8002746:	d907      	bls.n	8002758 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002748:	2303      	movs	r3, #3
 800274a:	e150      	b.n	80029ee <HAL_RCC_OscConfig+0x4e2>
 800274c:	40023800 	.word	0x40023800
 8002750:	42470000 	.word	0x42470000
 8002754:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002758:	4b88      	ldr	r3, [pc, #544]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 800275a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800275c:	f003 0302 	and.w	r3, r3, #2
 8002760:	2b00      	cmp	r3, #0
 8002762:	d1ea      	bne.n	800273a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0304 	and.w	r3, r3, #4
 800276c:	2b00      	cmp	r3, #0
 800276e:	f000 8097 	beq.w	80028a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002772:	2300      	movs	r3, #0
 8002774:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002776:	4b81      	ldr	r3, [pc, #516]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 8002778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d10f      	bne.n	80027a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002782:	2300      	movs	r3, #0
 8002784:	60bb      	str	r3, [r7, #8]
 8002786:	4b7d      	ldr	r3, [pc, #500]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 8002788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800278a:	4a7c      	ldr	r2, [pc, #496]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 800278c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002790:	6413      	str	r3, [r2, #64]	@ 0x40
 8002792:	4b7a      	ldr	r3, [pc, #488]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 8002794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002796:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800279a:	60bb      	str	r3, [r7, #8]
 800279c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800279e:	2301      	movs	r3, #1
 80027a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027a2:	4b77      	ldr	r3, [pc, #476]	@ (8002980 <HAL_RCC_OscConfig+0x474>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d118      	bne.n	80027e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027ae:	4b74      	ldr	r3, [pc, #464]	@ (8002980 <HAL_RCC_OscConfig+0x474>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a73      	ldr	r2, [pc, #460]	@ (8002980 <HAL_RCC_OscConfig+0x474>)
 80027b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027ba:	f7fe fb3b 	bl	8000e34 <HAL_GetTick>
 80027be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027c0:	e008      	b.n	80027d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027c2:	f7fe fb37 	bl	8000e34 <HAL_GetTick>
 80027c6:	4602      	mov	r2, r0
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	d901      	bls.n	80027d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80027d0:	2303      	movs	r3, #3
 80027d2:	e10c      	b.n	80029ee <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027d4:	4b6a      	ldr	r3, [pc, #424]	@ (8002980 <HAL_RCC_OscConfig+0x474>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d0f0      	beq.n	80027c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d106      	bne.n	80027f6 <HAL_RCC_OscConfig+0x2ea>
 80027e8:	4b64      	ldr	r3, [pc, #400]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 80027ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ec:	4a63      	ldr	r2, [pc, #396]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 80027ee:	f043 0301 	orr.w	r3, r3, #1
 80027f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80027f4:	e01c      	b.n	8002830 <HAL_RCC_OscConfig+0x324>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	2b05      	cmp	r3, #5
 80027fc:	d10c      	bne.n	8002818 <HAL_RCC_OscConfig+0x30c>
 80027fe:	4b5f      	ldr	r3, [pc, #380]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 8002800:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002802:	4a5e      	ldr	r2, [pc, #376]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 8002804:	f043 0304 	orr.w	r3, r3, #4
 8002808:	6713      	str	r3, [r2, #112]	@ 0x70
 800280a:	4b5c      	ldr	r3, [pc, #368]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 800280c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800280e:	4a5b      	ldr	r2, [pc, #364]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 8002810:	f043 0301 	orr.w	r3, r3, #1
 8002814:	6713      	str	r3, [r2, #112]	@ 0x70
 8002816:	e00b      	b.n	8002830 <HAL_RCC_OscConfig+0x324>
 8002818:	4b58      	ldr	r3, [pc, #352]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 800281a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800281c:	4a57      	ldr	r2, [pc, #348]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 800281e:	f023 0301 	bic.w	r3, r3, #1
 8002822:	6713      	str	r3, [r2, #112]	@ 0x70
 8002824:	4b55      	ldr	r3, [pc, #340]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 8002826:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002828:	4a54      	ldr	r2, [pc, #336]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 800282a:	f023 0304 	bic.w	r3, r3, #4
 800282e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d015      	beq.n	8002864 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002838:	f7fe fafc 	bl	8000e34 <HAL_GetTick>
 800283c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800283e:	e00a      	b.n	8002856 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002840:	f7fe faf8 	bl	8000e34 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800284e:	4293      	cmp	r3, r2
 8002850:	d901      	bls.n	8002856 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e0cb      	b.n	80029ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002856:	4b49      	ldr	r3, [pc, #292]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 8002858:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	2b00      	cmp	r3, #0
 8002860:	d0ee      	beq.n	8002840 <HAL_RCC_OscConfig+0x334>
 8002862:	e014      	b.n	800288e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002864:	f7fe fae6 	bl	8000e34 <HAL_GetTick>
 8002868:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800286a:	e00a      	b.n	8002882 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800286c:	f7fe fae2 	bl	8000e34 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	f241 3288 	movw	r2, #5000	@ 0x1388
 800287a:	4293      	cmp	r3, r2
 800287c:	d901      	bls.n	8002882 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e0b5      	b.n	80029ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002882:	4b3e      	ldr	r3, [pc, #248]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 8002884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002886:	f003 0302 	and.w	r3, r3, #2
 800288a:	2b00      	cmp	r3, #0
 800288c:	d1ee      	bne.n	800286c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800288e:	7dfb      	ldrb	r3, [r7, #23]
 8002890:	2b01      	cmp	r3, #1
 8002892:	d105      	bne.n	80028a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002894:	4b39      	ldr	r3, [pc, #228]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 8002896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002898:	4a38      	ldr	r2, [pc, #224]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 800289a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800289e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	699b      	ldr	r3, [r3, #24]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	f000 80a1 	beq.w	80029ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028aa:	4b34      	ldr	r3, [pc, #208]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	f003 030c 	and.w	r3, r3, #12
 80028b2:	2b08      	cmp	r3, #8
 80028b4:	d05c      	beq.n	8002970 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d141      	bne.n	8002942 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028be:	4b31      	ldr	r3, [pc, #196]	@ (8002984 <HAL_RCC_OscConfig+0x478>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c4:	f7fe fab6 	bl	8000e34 <HAL_GetTick>
 80028c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028ca:	e008      	b.n	80028de <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028cc:	f7fe fab2 	bl	8000e34 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e087      	b.n	80029ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028de:	4b27      	ldr	r3, [pc, #156]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d1f0      	bne.n	80028cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	69da      	ldr	r2, [r3, #28]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a1b      	ldr	r3, [r3, #32]
 80028f2:	431a      	orrs	r2, r3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f8:	019b      	lsls	r3, r3, #6
 80028fa:	431a      	orrs	r2, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002900:	085b      	lsrs	r3, r3, #1
 8002902:	3b01      	subs	r3, #1
 8002904:	041b      	lsls	r3, r3, #16
 8002906:	431a      	orrs	r2, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800290c:	061b      	lsls	r3, r3, #24
 800290e:	491b      	ldr	r1, [pc, #108]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 8002910:	4313      	orrs	r3, r2
 8002912:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002914:	4b1b      	ldr	r3, [pc, #108]	@ (8002984 <HAL_RCC_OscConfig+0x478>)
 8002916:	2201      	movs	r2, #1
 8002918:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800291a:	f7fe fa8b 	bl	8000e34 <HAL_GetTick>
 800291e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002920:	e008      	b.n	8002934 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002922:	f7fe fa87 	bl	8000e34 <HAL_GetTick>
 8002926:	4602      	mov	r2, r0
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	1ad3      	subs	r3, r2, r3
 800292c:	2b02      	cmp	r3, #2
 800292e:	d901      	bls.n	8002934 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e05c      	b.n	80029ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002934:	4b11      	ldr	r3, [pc, #68]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d0f0      	beq.n	8002922 <HAL_RCC_OscConfig+0x416>
 8002940:	e054      	b.n	80029ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002942:	4b10      	ldr	r3, [pc, #64]	@ (8002984 <HAL_RCC_OscConfig+0x478>)
 8002944:	2200      	movs	r2, #0
 8002946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002948:	f7fe fa74 	bl	8000e34 <HAL_GetTick>
 800294c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800294e:	e008      	b.n	8002962 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002950:	f7fe fa70 	bl	8000e34 <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e045      	b.n	80029ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002962:	4b06      	ldr	r3, [pc, #24]	@ (800297c <HAL_RCC_OscConfig+0x470>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d1f0      	bne.n	8002950 <HAL_RCC_OscConfig+0x444>
 800296e:	e03d      	b.n	80029ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	699b      	ldr	r3, [r3, #24]
 8002974:	2b01      	cmp	r3, #1
 8002976:	d107      	bne.n	8002988 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e038      	b.n	80029ee <HAL_RCC_OscConfig+0x4e2>
 800297c:	40023800 	.word	0x40023800
 8002980:	40007000 	.word	0x40007000
 8002984:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002988:	4b1b      	ldr	r3, [pc, #108]	@ (80029f8 <HAL_RCC_OscConfig+0x4ec>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d028      	beq.n	80029e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d121      	bne.n	80029e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d11a      	bne.n	80029e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029b2:	68fa      	ldr	r2, [r7, #12]
 80029b4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80029b8:	4013      	ands	r3, r2
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80029be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d111      	bne.n	80029e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ce:	085b      	lsrs	r3, r3, #1
 80029d0:	3b01      	subs	r3, #1
 80029d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d107      	bne.n	80029e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d001      	beq.n	80029ec <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e000      	b.n	80029ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80029ec:	2300      	movs	r3, #0
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3718      	adds	r7, #24
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	40023800 	.word	0x40023800

080029fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d101      	bne.n	8002a10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e0cc      	b.n	8002baa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a10:	4b68      	ldr	r3, [pc, #416]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0307 	and.w	r3, r3, #7
 8002a18:	683a      	ldr	r2, [r7, #0]
 8002a1a:	429a      	cmp	r2, r3
 8002a1c:	d90c      	bls.n	8002a38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a1e:	4b65      	ldr	r3, [pc, #404]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a20:	683a      	ldr	r2, [r7, #0]
 8002a22:	b2d2      	uxtb	r2, r2
 8002a24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a26:	4b63      	ldr	r3, [pc, #396]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0307 	and.w	r3, r3, #7
 8002a2e:	683a      	ldr	r2, [r7, #0]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d001      	beq.n	8002a38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e0b8      	b.n	8002baa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0302 	and.w	r3, r3, #2
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d020      	beq.n	8002a86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0304 	and.w	r3, r3, #4
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d005      	beq.n	8002a5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a50:	4b59      	ldr	r3, [pc, #356]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	4a58      	ldr	r2, [pc, #352]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a56:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a5a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0308 	and.w	r3, r3, #8
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d005      	beq.n	8002a74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a68:	4b53      	ldr	r3, [pc, #332]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	4a52      	ldr	r2, [pc, #328]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a6e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002a72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a74:	4b50      	ldr	r3, [pc, #320]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	494d      	ldr	r1, [pc, #308]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a82:	4313      	orrs	r3, r2
 8002a84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0301 	and.w	r3, r3, #1
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d044      	beq.n	8002b1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d107      	bne.n	8002aaa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a9a:	4b47      	ldr	r3, [pc, #284]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d119      	bne.n	8002ada <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e07f      	b.n	8002baa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	2b02      	cmp	r3, #2
 8002ab0:	d003      	beq.n	8002aba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ab6:	2b03      	cmp	r3, #3
 8002ab8:	d107      	bne.n	8002aca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002aba:	4b3f      	ldr	r3, [pc, #252]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d109      	bne.n	8002ada <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e06f      	b.n	8002baa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aca:	4b3b      	ldr	r3, [pc, #236]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 0302 	and.w	r3, r3, #2
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d101      	bne.n	8002ada <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e067      	b.n	8002baa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ada:	4b37      	ldr	r3, [pc, #220]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f023 0203 	bic.w	r2, r3, #3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	4934      	ldr	r1, [pc, #208]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002aec:	f7fe f9a2 	bl	8000e34 <HAL_GetTick>
 8002af0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002af2:	e00a      	b.n	8002b0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002af4:	f7fe f99e 	bl	8000e34 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e04f      	b.n	8002baa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b0a:	4b2b      	ldr	r3, [pc, #172]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f003 020c 	and.w	r2, r3, #12
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d1eb      	bne.n	8002af4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b1c:	4b25      	ldr	r3, [pc, #148]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0307 	and.w	r3, r3, #7
 8002b24:	683a      	ldr	r2, [r7, #0]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d20c      	bcs.n	8002b44 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b2a:	4b22      	ldr	r3, [pc, #136]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b2c:	683a      	ldr	r2, [r7, #0]
 8002b2e:	b2d2      	uxtb	r2, r2
 8002b30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b32:	4b20      	ldr	r3, [pc, #128]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0307 	and.w	r3, r3, #7
 8002b3a:	683a      	ldr	r2, [r7, #0]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d001      	beq.n	8002b44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e032      	b.n	8002baa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0304 	and.w	r3, r3, #4
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d008      	beq.n	8002b62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b50:	4b19      	ldr	r3, [pc, #100]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	4916      	ldr	r1, [pc, #88]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0308 	and.w	r3, r3, #8
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d009      	beq.n	8002b82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b6e:	4b12      	ldr	r3, [pc, #72]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	691b      	ldr	r3, [r3, #16]
 8002b7a:	00db      	lsls	r3, r3, #3
 8002b7c:	490e      	ldr	r1, [pc, #56]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b82:	f000 f821 	bl	8002bc8 <HAL_RCC_GetSysClockFreq>
 8002b86:	4602      	mov	r2, r0
 8002b88:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	091b      	lsrs	r3, r3, #4
 8002b8e:	f003 030f 	and.w	r3, r3, #15
 8002b92:	490a      	ldr	r1, [pc, #40]	@ (8002bbc <HAL_RCC_ClockConfig+0x1c0>)
 8002b94:	5ccb      	ldrb	r3, [r1, r3]
 8002b96:	fa22 f303 	lsr.w	r3, r2, r3
 8002b9a:	4a09      	ldr	r2, [pc, #36]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002b9e:	4b09      	ldr	r3, [pc, #36]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7fe f902 	bl	8000dac <HAL_InitTick>

  return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3710      	adds	r7, #16
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	40023c00 	.word	0x40023c00
 8002bb8:	40023800 	.word	0x40023800
 8002bbc:	080092b8 	.word	0x080092b8
 8002bc0:	20000008 	.word	0x20000008
 8002bc4:	2000000c 	.word	0x2000000c

08002bc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bcc:	b090      	sub	sp, #64	@ 0x40
 8002bce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002be0:	4b59      	ldr	r3, [pc, #356]	@ (8002d48 <HAL_RCC_GetSysClockFreq+0x180>)
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	f003 030c 	and.w	r3, r3, #12
 8002be8:	2b08      	cmp	r3, #8
 8002bea:	d00d      	beq.n	8002c08 <HAL_RCC_GetSysClockFreq+0x40>
 8002bec:	2b08      	cmp	r3, #8
 8002bee:	f200 80a1 	bhi.w	8002d34 <HAL_RCC_GetSysClockFreq+0x16c>
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d002      	beq.n	8002bfc <HAL_RCC_GetSysClockFreq+0x34>
 8002bf6:	2b04      	cmp	r3, #4
 8002bf8:	d003      	beq.n	8002c02 <HAL_RCC_GetSysClockFreq+0x3a>
 8002bfa:	e09b      	b.n	8002d34 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002bfc:	4b53      	ldr	r3, [pc, #332]	@ (8002d4c <HAL_RCC_GetSysClockFreq+0x184>)
 8002bfe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c00:	e09b      	b.n	8002d3a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c02:	4b53      	ldr	r3, [pc, #332]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c04:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c06:	e098      	b.n	8002d3a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c08:	4b4f      	ldr	r3, [pc, #316]	@ (8002d48 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c10:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c12:	4b4d      	ldr	r3, [pc, #308]	@ (8002d48 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d028      	beq.n	8002c70 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c1e:	4b4a      	ldr	r3, [pc, #296]	@ (8002d48 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	099b      	lsrs	r3, r3, #6
 8002c24:	2200      	movs	r2, #0
 8002c26:	623b      	str	r3, [r7, #32]
 8002c28:	627a      	str	r2, [r7, #36]	@ 0x24
 8002c2a:	6a3b      	ldr	r3, [r7, #32]
 8002c2c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002c30:	2100      	movs	r1, #0
 8002c32:	4b47      	ldr	r3, [pc, #284]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c34:	fb03 f201 	mul.w	r2, r3, r1
 8002c38:	2300      	movs	r3, #0
 8002c3a:	fb00 f303 	mul.w	r3, r0, r3
 8002c3e:	4413      	add	r3, r2
 8002c40:	4a43      	ldr	r2, [pc, #268]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c42:	fba0 1202 	umull	r1, r2, r0, r2
 8002c46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c48:	460a      	mov	r2, r1
 8002c4a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002c4c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c4e:	4413      	add	r3, r2
 8002c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c54:	2200      	movs	r2, #0
 8002c56:	61bb      	str	r3, [r7, #24]
 8002c58:	61fa      	str	r2, [r7, #28]
 8002c5a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c5e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002c62:	f7fd fb15 	bl	8000290 <__aeabi_uldivmod>
 8002c66:	4602      	mov	r2, r0
 8002c68:	460b      	mov	r3, r1
 8002c6a:	4613      	mov	r3, r2
 8002c6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c6e:	e053      	b.n	8002d18 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c70:	4b35      	ldr	r3, [pc, #212]	@ (8002d48 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	099b      	lsrs	r3, r3, #6
 8002c76:	2200      	movs	r2, #0
 8002c78:	613b      	str	r3, [r7, #16]
 8002c7a:	617a      	str	r2, [r7, #20]
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002c82:	f04f 0b00 	mov.w	fp, #0
 8002c86:	4652      	mov	r2, sl
 8002c88:	465b      	mov	r3, fp
 8002c8a:	f04f 0000 	mov.w	r0, #0
 8002c8e:	f04f 0100 	mov.w	r1, #0
 8002c92:	0159      	lsls	r1, r3, #5
 8002c94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c98:	0150      	lsls	r0, r2, #5
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	460b      	mov	r3, r1
 8002c9e:	ebb2 080a 	subs.w	r8, r2, sl
 8002ca2:	eb63 090b 	sbc.w	r9, r3, fp
 8002ca6:	f04f 0200 	mov.w	r2, #0
 8002caa:	f04f 0300 	mov.w	r3, #0
 8002cae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002cb2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002cb6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002cba:	ebb2 0408 	subs.w	r4, r2, r8
 8002cbe:	eb63 0509 	sbc.w	r5, r3, r9
 8002cc2:	f04f 0200 	mov.w	r2, #0
 8002cc6:	f04f 0300 	mov.w	r3, #0
 8002cca:	00eb      	lsls	r3, r5, #3
 8002ccc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002cd0:	00e2      	lsls	r2, r4, #3
 8002cd2:	4614      	mov	r4, r2
 8002cd4:	461d      	mov	r5, r3
 8002cd6:	eb14 030a 	adds.w	r3, r4, sl
 8002cda:	603b      	str	r3, [r7, #0]
 8002cdc:	eb45 030b 	adc.w	r3, r5, fp
 8002ce0:	607b      	str	r3, [r7, #4]
 8002ce2:	f04f 0200 	mov.w	r2, #0
 8002ce6:	f04f 0300 	mov.w	r3, #0
 8002cea:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002cee:	4629      	mov	r1, r5
 8002cf0:	028b      	lsls	r3, r1, #10
 8002cf2:	4621      	mov	r1, r4
 8002cf4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002cf8:	4621      	mov	r1, r4
 8002cfa:	028a      	lsls	r2, r1, #10
 8002cfc:	4610      	mov	r0, r2
 8002cfe:	4619      	mov	r1, r3
 8002d00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d02:	2200      	movs	r2, #0
 8002d04:	60bb      	str	r3, [r7, #8]
 8002d06:	60fa      	str	r2, [r7, #12]
 8002d08:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d0c:	f7fd fac0 	bl	8000290 <__aeabi_uldivmod>
 8002d10:	4602      	mov	r2, r0
 8002d12:	460b      	mov	r3, r1
 8002d14:	4613      	mov	r3, r2
 8002d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002d18:	4b0b      	ldr	r3, [pc, #44]	@ (8002d48 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	0c1b      	lsrs	r3, r3, #16
 8002d1e:	f003 0303 	and.w	r3, r3, #3
 8002d22:	3301      	adds	r3, #1
 8002d24:	005b      	lsls	r3, r3, #1
 8002d26:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002d28:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d30:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d32:	e002      	b.n	8002d3a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d34:	4b05      	ldr	r3, [pc, #20]	@ (8002d4c <HAL_RCC_GetSysClockFreq+0x184>)
 8002d36:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3740      	adds	r7, #64	@ 0x40
 8002d40:	46bd      	mov	sp, r7
 8002d42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d46:	bf00      	nop
 8002d48:	40023800 	.word	0x40023800
 8002d4c:	00f42400 	.word	0x00f42400
 8002d50:	017d7840 	.word	0x017d7840

08002d54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d54:	b480      	push	{r7}
 8002d56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d58:	4b03      	ldr	r3, [pc, #12]	@ (8002d68 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	20000008 	.word	0x20000008

08002d6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d70:	f7ff fff0 	bl	8002d54 <HAL_RCC_GetHCLKFreq>
 8002d74:	4602      	mov	r2, r0
 8002d76:	4b05      	ldr	r3, [pc, #20]	@ (8002d8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	0a9b      	lsrs	r3, r3, #10
 8002d7c:	f003 0307 	and.w	r3, r3, #7
 8002d80:	4903      	ldr	r1, [pc, #12]	@ (8002d90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d82:	5ccb      	ldrb	r3, [r1, r3]
 8002d84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	40023800 	.word	0x40023800
 8002d90:	080092c8 	.word	0x080092c8

08002d94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d98:	f7ff ffdc 	bl	8002d54 <HAL_RCC_GetHCLKFreq>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	4b05      	ldr	r3, [pc, #20]	@ (8002db4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	0b5b      	lsrs	r3, r3, #13
 8002da4:	f003 0307 	and.w	r3, r3, #7
 8002da8:	4903      	ldr	r1, [pc, #12]	@ (8002db8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002daa:	5ccb      	ldrb	r3, [r1, r3]
 8002dac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	40023800 	.word	0x40023800
 8002db8:	080092c8 	.word	0x080092c8

08002dbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e042      	b.n	8002e54 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d106      	bne.n	8002de8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f7fd fec4 	bl	8000b70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2224      	movs	r2, #36	@ 0x24
 8002dec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	68da      	ldr	r2, [r3, #12]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002dfe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f000 fdd3 	bl	80039ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	691a      	ldr	r2, [r3, #16]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	695a      	ldr	r2, [r3, #20]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68da      	ldr	r2, [r3, #12]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2220      	movs	r2, #32
 8002e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2220      	movs	r2, #32
 8002e48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002e52:	2300      	movs	r3, #0
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3708      	adds	r7, #8
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b08a      	sub	sp, #40	@ 0x28
 8002e60:	af02      	add	r7, sp, #8
 8002e62:	60f8      	str	r0, [r7, #12]
 8002e64:	60b9      	str	r1, [r7, #8]
 8002e66:	603b      	str	r3, [r7, #0]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	2b20      	cmp	r3, #32
 8002e7a:	d175      	bne.n	8002f68 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d002      	beq.n	8002e88 <HAL_UART_Transmit+0x2c>
 8002e82:	88fb      	ldrh	r3, [r7, #6]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d101      	bne.n	8002e8c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e06e      	b.n	8002f6a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2221      	movs	r2, #33	@ 0x21
 8002e96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e9a:	f7fd ffcb 	bl	8000e34 <HAL_GetTick>
 8002e9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	88fa      	ldrh	r2, [r7, #6]
 8002ea4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	88fa      	ldrh	r2, [r7, #6]
 8002eaa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002eb4:	d108      	bne.n	8002ec8 <HAL_UART_Transmit+0x6c>
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	691b      	ldr	r3, [r3, #16]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d104      	bne.n	8002ec8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	61bb      	str	r3, [r7, #24]
 8002ec6:	e003      	b.n	8002ed0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ed0:	e02e      	b.n	8002f30 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	9300      	str	r3, [sp, #0]
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	2180      	movs	r1, #128	@ 0x80
 8002edc:	68f8      	ldr	r0, [r7, #12]
 8002ede:	f000 fb37 	bl	8003550 <UART_WaitOnFlagUntilTimeout>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d005      	beq.n	8002ef4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2220      	movs	r2, #32
 8002eec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e03a      	b.n	8002f6a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002ef4:	69fb      	ldr	r3, [r7, #28]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d10b      	bne.n	8002f12 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	881b      	ldrh	r3, [r3, #0]
 8002efe:	461a      	mov	r2, r3
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f08:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002f0a:	69bb      	ldr	r3, [r7, #24]
 8002f0c:	3302      	adds	r3, #2
 8002f0e:	61bb      	str	r3, [r7, #24]
 8002f10:	e007      	b.n	8002f22 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	781a      	ldrb	r2, [r3, #0]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	3301      	adds	r3, #1
 8002f20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	b29a      	uxth	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1cb      	bne.n	8002ed2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	9300      	str	r3, [sp, #0]
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	2200      	movs	r2, #0
 8002f42:	2140      	movs	r1, #64	@ 0x40
 8002f44:	68f8      	ldr	r0, [r7, #12]
 8002f46:	f000 fb03 	bl	8003550 <UART_WaitOnFlagUntilTimeout>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d005      	beq.n	8002f5c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2220      	movs	r2, #32
 8002f54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e006      	b.n	8002f6a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2220      	movs	r2, #32
 8002f60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002f64:	2300      	movs	r3, #0
 8002f66:	e000      	b.n	8002f6a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002f68:	2302      	movs	r3, #2
  }
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3720      	adds	r7, #32
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}

08002f72 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f72:	b580      	push	{r7, lr}
 8002f74:	b084      	sub	sp, #16
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	60f8      	str	r0, [r7, #12]
 8002f7a:	60b9      	str	r1, [r7, #8]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	2b20      	cmp	r3, #32
 8002f8a:	d112      	bne.n	8002fb2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d002      	beq.n	8002f98 <HAL_UART_Receive_IT+0x26>
 8002f92:	88fb      	ldrh	r3, [r7, #6]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d101      	bne.n	8002f9c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e00b      	b.n	8002fb4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002fa2:	88fb      	ldrh	r3, [r7, #6]
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	68b9      	ldr	r1, [r7, #8]
 8002fa8:	68f8      	ldr	r0, [r7, #12]
 8002faa:	f000 fb2a 	bl	8003602 <UART_Start_Receive_IT>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	e000      	b.n	8002fb4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002fb2:	2302      	movs	r3, #2
  }
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3710      	adds	r7, #16
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b0ba      	sub	sp, #232	@ 0xe8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002fee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ff2:	f003 030f 	and.w	r3, r3, #15
 8002ff6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002ffa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d10f      	bne.n	8003022 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003002:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003006:	f003 0320 	and.w	r3, r3, #32
 800300a:	2b00      	cmp	r3, #0
 800300c:	d009      	beq.n	8003022 <HAL_UART_IRQHandler+0x66>
 800300e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003012:	f003 0320 	and.w	r3, r3, #32
 8003016:	2b00      	cmp	r3, #0
 8003018:	d003      	beq.n	8003022 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f000 fc07 	bl	800382e <UART_Receive_IT>
      return;
 8003020:	e273      	b.n	800350a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003022:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003026:	2b00      	cmp	r3, #0
 8003028:	f000 80de 	beq.w	80031e8 <HAL_UART_IRQHandler+0x22c>
 800302c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003030:	f003 0301 	and.w	r3, r3, #1
 8003034:	2b00      	cmp	r3, #0
 8003036:	d106      	bne.n	8003046 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003038:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800303c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003040:	2b00      	cmp	r3, #0
 8003042:	f000 80d1 	beq.w	80031e8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b00      	cmp	r3, #0
 8003050:	d00b      	beq.n	800306a <HAL_UART_IRQHandler+0xae>
 8003052:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003056:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800305a:	2b00      	cmp	r3, #0
 800305c:	d005      	beq.n	800306a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003062:	f043 0201 	orr.w	r2, r3, #1
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800306a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800306e:	f003 0304 	and.w	r3, r3, #4
 8003072:	2b00      	cmp	r3, #0
 8003074:	d00b      	beq.n	800308e <HAL_UART_IRQHandler+0xd2>
 8003076:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	d005      	beq.n	800308e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003086:	f043 0202 	orr.w	r2, r3, #2
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800308e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003092:	f003 0302 	and.w	r3, r3, #2
 8003096:	2b00      	cmp	r3, #0
 8003098:	d00b      	beq.n	80030b2 <HAL_UART_IRQHandler+0xf6>
 800309a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d005      	beq.n	80030b2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030aa:	f043 0204 	orr.w	r2, r3, #4
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80030b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030b6:	f003 0308 	and.w	r3, r3, #8
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d011      	beq.n	80030e2 <HAL_UART_IRQHandler+0x126>
 80030be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030c2:	f003 0320 	and.w	r3, r3, #32
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d105      	bne.n	80030d6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80030ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d005      	beq.n	80030e2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030da:	f043 0208 	orr.w	r2, r3, #8
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	f000 820a 	beq.w	8003500 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80030ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030f0:	f003 0320 	and.w	r3, r3, #32
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d008      	beq.n	800310a <HAL_UART_IRQHandler+0x14e>
 80030f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030fc:	f003 0320 	and.w	r3, r3, #32
 8003100:	2b00      	cmp	r3, #0
 8003102:	d002      	beq.n	800310a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	f000 fb92 	bl	800382e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	695b      	ldr	r3, [r3, #20]
 8003110:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003114:	2b40      	cmp	r3, #64	@ 0x40
 8003116:	bf0c      	ite	eq
 8003118:	2301      	moveq	r3, #1
 800311a:	2300      	movne	r3, #0
 800311c:	b2db      	uxtb	r3, r3
 800311e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003126:	f003 0308 	and.w	r3, r3, #8
 800312a:	2b00      	cmp	r3, #0
 800312c:	d103      	bne.n	8003136 <HAL_UART_IRQHandler+0x17a>
 800312e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003132:	2b00      	cmp	r3, #0
 8003134:	d04f      	beq.n	80031d6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f000 fa9d 	bl	8003676 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	695b      	ldr	r3, [r3, #20]
 8003142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003146:	2b40      	cmp	r3, #64	@ 0x40
 8003148:	d141      	bne.n	80031ce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	3314      	adds	r3, #20
 8003150:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003154:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003158:	e853 3f00 	ldrex	r3, [r3]
 800315c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003160:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003164:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003168:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	3314      	adds	r3, #20
 8003172:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003176:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800317a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800317e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003182:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003186:	e841 2300 	strex	r3, r2, [r1]
 800318a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800318e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d1d9      	bne.n	800314a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800319a:	2b00      	cmp	r3, #0
 800319c:	d013      	beq.n	80031c6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031a2:	4a8a      	ldr	r2, [pc, #552]	@ (80033cc <HAL_UART_IRQHandler+0x410>)
 80031a4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7fd fff3 	bl	8001196 <HAL_DMA_Abort_IT>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d016      	beq.n	80031e4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80031c0:	4610      	mov	r0, r2
 80031c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031c4:	e00e      	b.n	80031e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 f9ac 	bl	8003524 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031cc:	e00a      	b.n	80031e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f000 f9a8 	bl	8003524 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031d4:	e006      	b.n	80031e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f000 f9a4 	bl	8003524 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2200      	movs	r2, #0
 80031e0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80031e2:	e18d      	b.n	8003500 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031e4:	bf00      	nop
    return;
 80031e6:	e18b      	b.n	8003500 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	f040 8167 	bne.w	80034c0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80031f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031f6:	f003 0310 	and.w	r3, r3, #16
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	f000 8160 	beq.w	80034c0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003204:	f003 0310 	and.w	r3, r3, #16
 8003208:	2b00      	cmp	r3, #0
 800320a:	f000 8159 	beq.w	80034c0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800320e:	2300      	movs	r3, #0
 8003210:	60bb      	str	r3, [r7, #8]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	60bb      	str	r3, [r7, #8]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	60bb      	str	r3, [r7, #8]
 8003222:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	695b      	ldr	r3, [r3, #20]
 800322a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800322e:	2b40      	cmp	r3, #64	@ 0x40
 8003230:	f040 80ce 	bne.w	80033d0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003240:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003244:	2b00      	cmp	r3, #0
 8003246:	f000 80a9 	beq.w	800339c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800324e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003252:	429a      	cmp	r2, r3
 8003254:	f080 80a2 	bcs.w	800339c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800325e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003264:	69db      	ldr	r3, [r3, #28]
 8003266:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800326a:	f000 8088 	beq.w	800337e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	330c      	adds	r3, #12
 8003274:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003278:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800327c:	e853 3f00 	ldrex	r3, [r3]
 8003280:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003284:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003288:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800328c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	330c      	adds	r3, #12
 8003296:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800329a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800329e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032a2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80032a6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80032aa:	e841 2300 	strex	r3, r2, [r1]
 80032ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80032b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1d9      	bne.n	800326e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	3314      	adds	r3, #20
 80032c0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80032c4:	e853 3f00 	ldrex	r3, [r3]
 80032c8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80032ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80032cc:	f023 0301 	bic.w	r3, r3, #1
 80032d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	3314      	adds	r3, #20
 80032da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80032de:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80032e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032e4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80032e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80032ea:	e841 2300 	strex	r3, r2, [r1]
 80032ee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80032f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d1e1      	bne.n	80032ba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	3314      	adds	r3, #20
 80032fc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003300:	e853 3f00 	ldrex	r3, [r3]
 8003304:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003306:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003308:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800330c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	3314      	adds	r3, #20
 8003316:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800331a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800331c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800331e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003320:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003322:	e841 2300 	strex	r3, r2, [r1]
 8003326:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003328:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800332a:	2b00      	cmp	r3, #0
 800332c:	d1e3      	bne.n	80032f6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2220      	movs	r2, #32
 8003332:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	330c      	adds	r3, #12
 8003342:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003344:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003346:	e853 3f00 	ldrex	r3, [r3]
 800334a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800334c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800334e:	f023 0310 	bic.w	r3, r3, #16
 8003352:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	330c      	adds	r3, #12
 800335c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003360:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003362:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003364:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003366:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003368:	e841 2300 	strex	r3, r2, [r1]
 800336c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800336e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003370:	2b00      	cmp	r3, #0
 8003372:	d1e3      	bne.n	800333c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003378:	4618      	mov	r0, r3
 800337a:	f7fd fe9c 	bl	80010b6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2202      	movs	r2, #2
 8003382:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800338c:	b29b      	uxth	r3, r3
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	b29b      	uxth	r3, r3
 8003392:	4619      	mov	r1, r3
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	f000 f8cf 	bl	8003538 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800339a:	e0b3      	b.n	8003504 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80033a0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80033a4:	429a      	cmp	r2, r3
 80033a6:	f040 80ad 	bne.w	8003504 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033ae:	69db      	ldr	r3, [r3, #28]
 80033b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033b4:	f040 80a6 	bne.w	8003504 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2202      	movs	r2, #2
 80033bc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80033c2:	4619      	mov	r1, r3
 80033c4:	6878      	ldr	r0, [r7, #4]
 80033c6:	f000 f8b7 	bl	8003538 <HAL_UARTEx_RxEventCallback>
      return;
 80033ca:	e09b      	b.n	8003504 <HAL_UART_IRQHandler+0x548>
 80033cc:	0800373d 	.word	0x0800373d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80033d8:	b29b      	uxth	r3, r3
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	f000 808e 	beq.w	8003508 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80033ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f000 8089 	beq.w	8003508 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	330c      	adds	r3, #12
 80033fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003400:	e853 3f00 	ldrex	r3, [r3]
 8003404:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003406:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003408:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800340c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	330c      	adds	r3, #12
 8003416:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800341a:	647a      	str	r2, [r7, #68]	@ 0x44
 800341c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800341e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003420:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003422:	e841 2300 	strex	r3, r2, [r1]
 8003426:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003428:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1e3      	bne.n	80033f6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	3314      	adds	r3, #20
 8003434:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003438:	e853 3f00 	ldrex	r3, [r3]
 800343c:	623b      	str	r3, [r7, #32]
   return(result);
 800343e:	6a3b      	ldr	r3, [r7, #32]
 8003440:	f023 0301 	bic.w	r3, r3, #1
 8003444:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	3314      	adds	r3, #20
 800344e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003452:	633a      	str	r2, [r7, #48]	@ 0x30
 8003454:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003456:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003458:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800345a:	e841 2300 	strex	r3, r2, [r1]
 800345e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1e3      	bne.n	800342e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2220      	movs	r2, #32
 800346a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	330c      	adds	r3, #12
 800347a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	e853 3f00 	ldrex	r3, [r3]
 8003482:	60fb      	str	r3, [r7, #12]
   return(result);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f023 0310 	bic.w	r3, r3, #16
 800348a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	330c      	adds	r3, #12
 8003494:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003498:	61fa      	str	r2, [r7, #28]
 800349a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800349c:	69b9      	ldr	r1, [r7, #24]
 800349e:	69fa      	ldr	r2, [r7, #28]
 80034a0:	e841 2300 	strex	r3, r2, [r1]
 80034a4:	617b      	str	r3, [r7, #20]
   return(result);
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d1e3      	bne.n	8003474 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2202      	movs	r2, #2
 80034b0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80034b2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80034b6:	4619      	mov	r1, r3
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f000 f83d 	bl	8003538 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80034be:	e023      	b.n	8003508 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80034c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d009      	beq.n	80034e0 <HAL_UART_IRQHandler+0x524>
 80034cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d003      	beq.n	80034e0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f000 f940 	bl	800375e <UART_Transmit_IT>
    return;
 80034de:	e014      	b.n	800350a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80034e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d00e      	beq.n	800350a <HAL_UART_IRQHandler+0x54e>
 80034ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d008      	beq.n	800350a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	f000 f980 	bl	80037fe <UART_EndTransmit_IT>
    return;
 80034fe:	e004      	b.n	800350a <HAL_UART_IRQHandler+0x54e>
    return;
 8003500:	bf00      	nop
 8003502:	e002      	b.n	800350a <HAL_UART_IRQHandler+0x54e>
      return;
 8003504:	bf00      	nop
 8003506:	e000      	b.n	800350a <HAL_UART_IRQHandler+0x54e>
      return;
 8003508:	bf00      	nop
  }
}
 800350a:	37e8      	adds	r7, #232	@ 0xe8
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003518:	bf00      	nop
 800351a:	370c      	adds	r7, #12
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800352c:	bf00      	nop
 800352e:	370c      	adds	r7, #12
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr

08003538 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	460b      	mov	r3, r1
 8003542:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003544:	bf00      	nop
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b086      	sub	sp, #24
 8003554:	af00      	add	r7, sp, #0
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	603b      	str	r3, [r7, #0]
 800355c:	4613      	mov	r3, r2
 800355e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003560:	e03b      	b.n	80035da <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003562:	6a3b      	ldr	r3, [r7, #32]
 8003564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003568:	d037      	beq.n	80035da <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800356a:	f7fd fc63 	bl	8000e34 <HAL_GetTick>
 800356e:	4602      	mov	r2, r0
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	6a3a      	ldr	r2, [r7, #32]
 8003576:	429a      	cmp	r2, r3
 8003578:	d302      	bcc.n	8003580 <UART_WaitOnFlagUntilTimeout+0x30>
 800357a:	6a3b      	ldr	r3, [r7, #32]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d101      	bne.n	8003584 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	e03a      	b.n	80035fa <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	f003 0304 	and.w	r3, r3, #4
 800358e:	2b00      	cmp	r3, #0
 8003590:	d023      	beq.n	80035da <UART_WaitOnFlagUntilTimeout+0x8a>
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	2b80      	cmp	r3, #128	@ 0x80
 8003596:	d020      	beq.n	80035da <UART_WaitOnFlagUntilTimeout+0x8a>
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	2b40      	cmp	r3, #64	@ 0x40
 800359c:	d01d      	beq.n	80035da <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0308 	and.w	r3, r3, #8
 80035a8:	2b08      	cmp	r3, #8
 80035aa:	d116      	bne.n	80035da <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80035ac:	2300      	movs	r3, #0
 80035ae:	617b      	str	r3, [r7, #20]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	617b      	str	r3, [r7, #20]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	617b      	str	r3, [r7, #20]
 80035c0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80035c2:	68f8      	ldr	r0, [r7, #12]
 80035c4:	f000 f857 	bl	8003676 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2208      	movs	r2, #8
 80035cc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e00f      	b.n	80035fa <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	4013      	ands	r3, r2
 80035e4:	68ba      	ldr	r2, [r7, #8]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	bf0c      	ite	eq
 80035ea:	2301      	moveq	r3, #1
 80035ec:	2300      	movne	r3, #0
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	461a      	mov	r2, r3
 80035f2:	79fb      	ldrb	r3, [r7, #7]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d0b4      	beq.n	8003562 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3718      	adds	r7, #24
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}

08003602 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003602:	b480      	push	{r7}
 8003604:	b085      	sub	sp, #20
 8003606:	af00      	add	r7, sp, #0
 8003608:	60f8      	str	r0, [r7, #12]
 800360a:	60b9      	str	r1, [r7, #8]
 800360c:	4613      	mov	r3, r2
 800360e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	68ba      	ldr	r2, [r7, #8]
 8003614:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	88fa      	ldrh	r2, [r7, #6]
 800361a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	88fa      	ldrh	r2, [r7, #6]
 8003620:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2200      	movs	r2, #0
 8003626:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2222      	movs	r2, #34	@ 0x22
 800362c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	691b      	ldr	r3, [r3, #16]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d007      	beq.n	8003648 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	68da      	ldr	r2, [r3, #12]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003646:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	695a      	ldr	r2, [r3, #20]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f042 0201 	orr.w	r2, r2, #1
 8003656:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	68da      	ldr	r2, [r3, #12]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f042 0220 	orr.w	r2, r2, #32
 8003666:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003668:	2300      	movs	r3, #0
}
 800366a:	4618      	mov	r0, r3
 800366c:	3714      	adds	r7, #20
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr

08003676 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003676:	b480      	push	{r7}
 8003678:	b095      	sub	sp, #84	@ 0x54
 800367a:	af00      	add	r7, sp, #0
 800367c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	330c      	adds	r3, #12
 8003684:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003688:	e853 3f00 	ldrex	r3, [r3]
 800368c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800368e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003690:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003694:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	330c      	adds	r3, #12
 800369c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800369e:	643a      	str	r2, [r7, #64]	@ 0x40
 80036a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036a2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80036a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036a6:	e841 2300 	strex	r3, r2, [r1]
 80036aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80036ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d1e5      	bne.n	800367e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	3314      	adds	r3, #20
 80036b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ba:	6a3b      	ldr	r3, [r7, #32]
 80036bc:	e853 3f00 	ldrex	r3, [r3]
 80036c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	f023 0301 	bic.w	r3, r3, #1
 80036c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	3314      	adds	r3, #20
 80036d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80036d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036da:	e841 2300 	strex	r3, r2, [r1]
 80036de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80036e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d1e5      	bne.n	80036b2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d119      	bne.n	8003722 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	330c      	adds	r3, #12
 80036f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	e853 3f00 	ldrex	r3, [r3]
 80036fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	f023 0310 	bic.w	r3, r3, #16
 8003704:	647b      	str	r3, [r7, #68]	@ 0x44
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	330c      	adds	r3, #12
 800370c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800370e:	61ba      	str	r2, [r7, #24]
 8003710:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003712:	6979      	ldr	r1, [r7, #20]
 8003714:	69ba      	ldr	r2, [r7, #24]
 8003716:	e841 2300 	strex	r3, r2, [r1]
 800371a:	613b      	str	r3, [r7, #16]
   return(result);
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d1e5      	bne.n	80036ee <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2220      	movs	r2, #32
 8003726:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003730:	bf00      	nop
 8003732:	3754      	adds	r7, #84	@ 0x54
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b084      	sub	sp, #16
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003748:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2200      	movs	r2, #0
 800374e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003750:	68f8      	ldr	r0, [r7, #12]
 8003752:	f7ff fee7 	bl	8003524 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003756:	bf00      	nop
 8003758:	3710      	adds	r7, #16
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}

0800375e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800375e:	b480      	push	{r7}
 8003760:	b085      	sub	sp, #20
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800376c:	b2db      	uxtb	r3, r3
 800376e:	2b21      	cmp	r3, #33	@ 0x21
 8003770:	d13e      	bne.n	80037f0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800377a:	d114      	bne.n	80037a6 <UART_Transmit_IT+0x48>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	691b      	ldr	r3, [r3, #16]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d110      	bne.n	80037a6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6a1b      	ldr	r3, [r3, #32]
 8003788:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	881b      	ldrh	r3, [r3, #0]
 800378e:	461a      	mov	r2, r3
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003798:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a1b      	ldr	r3, [r3, #32]
 800379e:	1c9a      	adds	r2, r3, #2
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	621a      	str	r2, [r3, #32]
 80037a4:	e008      	b.n	80037b8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a1b      	ldr	r3, [r3, #32]
 80037aa:	1c59      	adds	r1, r3, #1
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	6211      	str	r1, [r2, #32]
 80037b0:	781a      	ldrb	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80037bc:	b29b      	uxth	r3, r3
 80037be:	3b01      	subs	r3, #1
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	4619      	mov	r1, r3
 80037c6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d10f      	bne.n	80037ec <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68da      	ldr	r2, [r3, #12]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80037da:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68da      	ldr	r2, [r3, #12]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037ea:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80037ec:	2300      	movs	r3, #0
 80037ee:	e000      	b.n	80037f2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80037f0:	2302      	movs	r3, #2
  }
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3714      	adds	r7, #20
 80037f6:	46bd      	mov	sp, r7
 80037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fc:	4770      	bx	lr

080037fe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b082      	sub	sp, #8
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68da      	ldr	r2, [r3, #12]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003814:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2220      	movs	r2, #32
 800381a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f7ff fe76 	bl	8003510 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003824:	2300      	movs	r3, #0
}
 8003826:	4618      	mov	r0, r3
 8003828:	3708      	adds	r7, #8
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}

0800382e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800382e:	b580      	push	{r7, lr}
 8003830:	b08c      	sub	sp, #48	@ 0x30
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003836:	2300      	movs	r3, #0
 8003838:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800383a:	2300      	movs	r3, #0
 800383c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003844:	b2db      	uxtb	r3, r3
 8003846:	2b22      	cmp	r3, #34	@ 0x22
 8003848:	f040 80aa 	bne.w	80039a0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003854:	d115      	bne.n	8003882 <UART_Receive_IT+0x54>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	691b      	ldr	r3, [r3, #16]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d111      	bne.n	8003882 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003862:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	b29b      	uxth	r3, r3
 800386c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003870:	b29a      	uxth	r2, r3
 8003872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003874:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800387a:	1c9a      	adds	r2, r3, #2
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003880:	e024      	b.n	80038cc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003886:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003890:	d007      	beq.n	80038a2 <UART_Receive_IT+0x74>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d10a      	bne.n	80038b0 <UART_Receive_IT+0x82>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d106      	bne.n	80038b0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	b2da      	uxtb	r2, r3
 80038aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038ac:	701a      	strb	r2, [r3, #0]
 80038ae:	e008      	b.n	80038c2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038bc:	b2da      	uxtb	r2, r3
 80038be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038c0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038c6:	1c5a      	adds	r2, r3, #1
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	3b01      	subs	r3, #1
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	4619      	mov	r1, r3
 80038da:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d15d      	bne.n	800399c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	68da      	ldr	r2, [r3, #12]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f022 0220 	bic.w	r2, r2, #32
 80038ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	68da      	ldr	r2, [r3, #12]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	695a      	ldr	r2, [r3, #20]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f022 0201 	bic.w	r2, r2, #1
 800390e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2220      	movs	r2, #32
 8003914:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003922:	2b01      	cmp	r3, #1
 8003924:	d135      	bne.n	8003992 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	330c      	adds	r3, #12
 8003932:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	e853 3f00 	ldrex	r3, [r3]
 800393a:	613b      	str	r3, [r7, #16]
   return(result);
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	f023 0310 	bic.w	r3, r3, #16
 8003942:	627b      	str	r3, [r7, #36]	@ 0x24
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	330c      	adds	r3, #12
 800394a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800394c:	623a      	str	r2, [r7, #32]
 800394e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003950:	69f9      	ldr	r1, [r7, #28]
 8003952:	6a3a      	ldr	r2, [r7, #32]
 8003954:	e841 2300 	strex	r3, r2, [r1]
 8003958:	61bb      	str	r3, [r7, #24]
   return(result);
 800395a:	69bb      	ldr	r3, [r7, #24]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d1e5      	bne.n	800392c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0310 	and.w	r3, r3, #16
 800396a:	2b10      	cmp	r3, #16
 800396c:	d10a      	bne.n	8003984 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800396e:	2300      	movs	r3, #0
 8003970:	60fb      	str	r3, [r7, #12]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	60fb      	str	r3, [r7, #12]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	60fb      	str	r3, [r7, #12]
 8003982:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003988:	4619      	mov	r1, r3
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f7ff fdd4 	bl	8003538 <HAL_UARTEx_RxEventCallback>
 8003990:	e002      	b.n	8003998 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f7fc fea4 	bl	80006e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003998:	2300      	movs	r3, #0
 800399a:	e002      	b.n	80039a2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800399c:	2300      	movs	r3, #0
 800399e:	e000      	b.n	80039a2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80039a0:	2302      	movs	r3, #2
  }
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3730      	adds	r7, #48	@ 0x30
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
	...

080039ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039b0:	b0c0      	sub	sp, #256	@ 0x100
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	691b      	ldr	r3, [r3, #16]
 80039c0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80039c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039c8:	68d9      	ldr	r1, [r3, #12]
 80039ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	ea40 0301 	orr.w	r3, r0, r1
 80039d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80039d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039da:	689a      	ldr	r2, [r3, #8]
 80039dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039e0:	691b      	ldr	r3, [r3, #16]
 80039e2:	431a      	orrs	r2, r3
 80039e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	431a      	orrs	r2, r3
 80039ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039f0:	69db      	ldr	r3, [r3, #28]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80039f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003a04:	f021 010c 	bic.w	r1, r1, #12
 8003a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003a12:	430b      	orrs	r3, r1
 8003a14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	695b      	ldr	r3, [r3, #20]
 8003a1e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003a22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a26:	6999      	ldr	r1, [r3, #24]
 8003a28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	ea40 0301 	orr.w	r3, r0, r1
 8003a32:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	4b8f      	ldr	r3, [pc, #572]	@ (8003c78 <UART_SetConfig+0x2cc>)
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d005      	beq.n	8003a4c <UART_SetConfig+0xa0>
 8003a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	4b8d      	ldr	r3, [pc, #564]	@ (8003c7c <UART_SetConfig+0x2d0>)
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d104      	bne.n	8003a56 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003a4c:	f7ff f9a2 	bl	8002d94 <HAL_RCC_GetPCLK2Freq>
 8003a50:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003a54:	e003      	b.n	8003a5e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003a56:	f7ff f989 	bl	8002d6c <HAL_RCC_GetPCLK1Freq>
 8003a5a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a62:	69db      	ldr	r3, [r3, #28]
 8003a64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a68:	f040 810c 	bne.w	8003c84 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003a6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a70:	2200      	movs	r2, #0
 8003a72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003a76:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003a7a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003a7e:	4622      	mov	r2, r4
 8003a80:	462b      	mov	r3, r5
 8003a82:	1891      	adds	r1, r2, r2
 8003a84:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003a86:	415b      	adcs	r3, r3
 8003a88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003a8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003a8e:	4621      	mov	r1, r4
 8003a90:	eb12 0801 	adds.w	r8, r2, r1
 8003a94:	4629      	mov	r1, r5
 8003a96:	eb43 0901 	adc.w	r9, r3, r1
 8003a9a:	f04f 0200 	mov.w	r2, #0
 8003a9e:	f04f 0300 	mov.w	r3, #0
 8003aa2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003aa6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003aaa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003aae:	4690      	mov	r8, r2
 8003ab0:	4699      	mov	r9, r3
 8003ab2:	4623      	mov	r3, r4
 8003ab4:	eb18 0303 	adds.w	r3, r8, r3
 8003ab8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003abc:	462b      	mov	r3, r5
 8003abe:	eb49 0303 	adc.w	r3, r9, r3
 8003ac2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003ad2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003ad6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003ada:	460b      	mov	r3, r1
 8003adc:	18db      	adds	r3, r3, r3
 8003ade:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	eb42 0303 	adc.w	r3, r2, r3
 8003ae6:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ae8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003aec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003af0:	f7fc fbce 	bl	8000290 <__aeabi_uldivmod>
 8003af4:	4602      	mov	r2, r0
 8003af6:	460b      	mov	r3, r1
 8003af8:	4b61      	ldr	r3, [pc, #388]	@ (8003c80 <UART_SetConfig+0x2d4>)
 8003afa:	fba3 2302 	umull	r2, r3, r3, r2
 8003afe:	095b      	lsrs	r3, r3, #5
 8003b00:	011c      	lsls	r4, r3, #4
 8003b02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b06:	2200      	movs	r2, #0
 8003b08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003b0c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003b10:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003b14:	4642      	mov	r2, r8
 8003b16:	464b      	mov	r3, r9
 8003b18:	1891      	adds	r1, r2, r2
 8003b1a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003b1c:	415b      	adcs	r3, r3
 8003b1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b20:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003b24:	4641      	mov	r1, r8
 8003b26:	eb12 0a01 	adds.w	sl, r2, r1
 8003b2a:	4649      	mov	r1, r9
 8003b2c:	eb43 0b01 	adc.w	fp, r3, r1
 8003b30:	f04f 0200 	mov.w	r2, #0
 8003b34:	f04f 0300 	mov.w	r3, #0
 8003b38:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003b3c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003b40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003b44:	4692      	mov	sl, r2
 8003b46:	469b      	mov	fp, r3
 8003b48:	4643      	mov	r3, r8
 8003b4a:	eb1a 0303 	adds.w	r3, sl, r3
 8003b4e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003b52:	464b      	mov	r3, r9
 8003b54:	eb4b 0303 	adc.w	r3, fp, r3
 8003b58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b68:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003b6c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003b70:	460b      	mov	r3, r1
 8003b72:	18db      	adds	r3, r3, r3
 8003b74:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b76:	4613      	mov	r3, r2
 8003b78:	eb42 0303 	adc.w	r3, r2, r3
 8003b7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b7e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003b82:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003b86:	f7fc fb83 	bl	8000290 <__aeabi_uldivmod>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	4611      	mov	r1, r2
 8003b90:	4b3b      	ldr	r3, [pc, #236]	@ (8003c80 <UART_SetConfig+0x2d4>)
 8003b92:	fba3 2301 	umull	r2, r3, r3, r1
 8003b96:	095b      	lsrs	r3, r3, #5
 8003b98:	2264      	movs	r2, #100	@ 0x64
 8003b9a:	fb02 f303 	mul.w	r3, r2, r3
 8003b9e:	1acb      	subs	r3, r1, r3
 8003ba0:	00db      	lsls	r3, r3, #3
 8003ba2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003ba6:	4b36      	ldr	r3, [pc, #216]	@ (8003c80 <UART_SetConfig+0x2d4>)
 8003ba8:	fba3 2302 	umull	r2, r3, r3, r2
 8003bac:	095b      	lsrs	r3, r3, #5
 8003bae:	005b      	lsls	r3, r3, #1
 8003bb0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003bb4:	441c      	add	r4, r3
 8003bb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003bc0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003bc4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003bc8:	4642      	mov	r2, r8
 8003bca:	464b      	mov	r3, r9
 8003bcc:	1891      	adds	r1, r2, r2
 8003bce:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003bd0:	415b      	adcs	r3, r3
 8003bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bd4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003bd8:	4641      	mov	r1, r8
 8003bda:	1851      	adds	r1, r2, r1
 8003bdc:	6339      	str	r1, [r7, #48]	@ 0x30
 8003bde:	4649      	mov	r1, r9
 8003be0:	414b      	adcs	r3, r1
 8003be2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003be4:	f04f 0200 	mov.w	r2, #0
 8003be8:	f04f 0300 	mov.w	r3, #0
 8003bec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003bf0:	4659      	mov	r1, fp
 8003bf2:	00cb      	lsls	r3, r1, #3
 8003bf4:	4651      	mov	r1, sl
 8003bf6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003bfa:	4651      	mov	r1, sl
 8003bfc:	00ca      	lsls	r2, r1, #3
 8003bfe:	4610      	mov	r0, r2
 8003c00:	4619      	mov	r1, r3
 8003c02:	4603      	mov	r3, r0
 8003c04:	4642      	mov	r2, r8
 8003c06:	189b      	adds	r3, r3, r2
 8003c08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003c0c:	464b      	mov	r3, r9
 8003c0e:	460a      	mov	r2, r1
 8003c10:	eb42 0303 	adc.w	r3, r2, r3
 8003c14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003c24:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003c28:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	18db      	adds	r3, r3, r3
 8003c30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c32:	4613      	mov	r3, r2
 8003c34:	eb42 0303 	adc.w	r3, r2, r3
 8003c38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c3a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003c3e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003c42:	f7fc fb25 	bl	8000290 <__aeabi_uldivmod>
 8003c46:	4602      	mov	r2, r0
 8003c48:	460b      	mov	r3, r1
 8003c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003c80 <UART_SetConfig+0x2d4>)
 8003c4c:	fba3 1302 	umull	r1, r3, r3, r2
 8003c50:	095b      	lsrs	r3, r3, #5
 8003c52:	2164      	movs	r1, #100	@ 0x64
 8003c54:	fb01 f303 	mul.w	r3, r1, r3
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	00db      	lsls	r3, r3, #3
 8003c5c:	3332      	adds	r3, #50	@ 0x32
 8003c5e:	4a08      	ldr	r2, [pc, #32]	@ (8003c80 <UART_SetConfig+0x2d4>)
 8003c60:	fba2 2303 	umull	r2, r3, r2, r3
 8003c64:	095b      	lsrs	r3, r3, #5
 8003c66:	f003 0207 	and.w	r2, r3, #7
 8003c6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4422      	add	r2, r4
 8003c72:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003c74:	e106      	b.n	8003e84 <UART_SetConfig+0x4d8>
 8003c76:	bf00      	nop
 8003c78:	40011000 	.word	0x40011000
 8003c7c:	40011400 	.word	0x40011400
 8003c80:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003c8e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003c92:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003c96:	4642      	mov	r2, r8
 8003c98:	464b      	mov	r3, r9
 8003c9a:	1891      	adds	r1, r2, r2
 8003c9c:	6239      	str	r1, [r7, #32]
 8003c9e:	415b      	adcs	r3, r3
 8003ca0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ca2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003ca6:	4641      	mov	r1, r8
 8003ca8:	1854      	adds	r4, r2, r1
 8003caa:	4649      	mov	r1, r9
 8003cac:	eb43 0501 	adc.w	r5, r3, r1
 8003cb0:	f04f 0200 	mov.w	r2, #0
 8003cb4:	f04f 0300 	mov.w	r3, #0
 8003cb8:	00eb      	lsls	r3, r5, #3
 8003cba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003cbe:	00e2      	lsls	r2, r4, #3
 8003cc0:	4614      	mov	r4, r2
 8003cc2:	461d      	mov	r5, r3
 8003cc4:	4643      	mov	r3, r8
 8003cc6:	18e3      	adds	r3, r4, r3
 8003cc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003ccc:	464b      	mov	r3, r9
 8003cce:	eb45 0303 	adc.w	r3, r5, r3
 8003cd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003cd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ce2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003ce6:	f04f 0200 	mov.w	r2, #0
 8003cea:	f04f 0300 	mov.w	r3, #0
 8003cee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003cf2:	4629      	mov	r1, r5
 8003cf4:	008b      	lsls	r3, r1, #2
 8003cf6:	4621      	mov	r1, r4
 8003cf8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003cfc:	4621      	mov	r1, r4
 8003cfe:	008a      	lsls	r2, r1, #2
 8003d00:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003d04:	f7fc fac4 	bl	8000290 <__aeabi_uldivmod>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	460b      	mov	r3, r1
 8003d0c:	4b60      	ldr	r3, [pc, #384]	@ (8003e90 <UART_SetConfig+0x4e4>)
 8003d0e:	fba3 2302 	umull	r2, r3, r3, r2
 8003d12:	095b      	lsrs	r3, r3, #5
 8003d14:	011c      	lsls	r4, r3, #4
 8003d16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003d20:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003d24:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003d28:	4642      	mov	r2, r8
 8003d2a:	464b      	mov	r3, r9
 8003d2c:	1891      	adds	r1, r2, r2
 8003d2e:	61b9      	str	r1, [r7, #24]
 8003d30:	415b      	adcs	r3, r3
 8003d32:	61fb      	str	r3, [r7, #28]
 8003d34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d38:	4641      	mov	r1, r8
 8003d3a:	1851      	adds	r1, r2, r1
 8003d3c:	6139      	str	r1, [r7, #16]
 8003d3e:	4649      	mov	r1, r9
 8003d40:	414b      	adcs	r3, r1
 8003d42:	617b      	str	r3, [r7, #20]
 8003d44:	f04f 0200 	mov.w	r2, #0
 8003d48:	f04f 0300 	mov.w	r3, #0
 8003d4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d50:	4659      	mov	r1, fp
 8003d52:	00cb      	lsls	r3, r1, #3
 8003d54:	4651      	mov	r1, sl
 8003d56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d5a:	4651      	mov	r1, sl
 8003d5c:	00ca      	lsls	r2, r1, #3
 8003d5e:	4610      	mov	r0, r2
 8003d60:	4619      	mov	r1, r3
 8003d62:	4603      	mov	r3, r0
 8003d64:	4642      	mov	r2, r8
 8003d66:	189b      	adds	r3, r3, r2
 8003d68:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003d6c:	464b      	mov	r3, r9
 8003d6e:	460a      	mov	r2, r1
 8003d70:	eb42 0303 	adc.w	r3, r2, r3
 8003d74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d82:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003d84:	f04f 0200 	mov.w	r2, #0
 8003d88:	f04f 0300 	mov.w	r3, #0
 8003d8c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003d90:	4649      	mov	r1, r9
 8003d92:	008b      	lsls	r3, r1, #2
 8003d94:	4641      	mov	r1, r8
 8003d96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d9a:	4641      	mov	r1, r8
 8003d9c:	008a      	lsls	r2, r1, #2
 8003d9e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003da2:	f7fc fa75 	bl	8000290 <__aeabi_uldivmod>
 8003da6:	4602      	mov	r2, r0
 8003da8:	460b      	mov	r3, r1
 8003daa:	4611      	mov	r1, r2
 8003dac:	4b38      	ldr	r3, [pc, #224]	@ (8003e90 <UART_SetConfig+0x4e4>)
 8003dae:	fba3 2301 	umull	r2, r3, r3, r1
 8003db2:	095b      	lsrs	r3, r3, #5
 8003db4:	2264      	movs	r2, #100	@ 0x64
 8003db6:	fb02 f303 	mul.w	r3, r2, r3
 8003dba:	1acb      	subs	r3, r1, r3
 8003dbc:	011b      	lsls	r3, r3, #4
 8003dbe:	3332      	adds	r3, #50	@ 0x32
 8003dc0:	4a33      	ldr	r2, [pc, #204]	@ (8003e90 <UART_SetConfig+0x4e4>)
 8003dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc6:	095b      	lsrs	r3, r3, #5
 8003dc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003dcc:	441c      	add	r4, r3
 8003dce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	673b      	str	r3, [r7, #112]	@ 0x70
 8003dd6:	677a      	str	r2, [r7, #116]	@ 0x74
 8003dd8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003ddc:	4642      	mov	r2, r8
 8003dde:	464b      	mov	r3, r9
 8003de0:	1891      	adds	r1, r2, r2
 8003de2:	60b9      	str	r1, [r7, #8]
 8003de4:	415b      	adcs	r3, r3
 8003de6:	60fb      	str	r3, [r7, #12]
 8003de8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003dec:	4641      	mov	r1, r8
 8003dee:	1851      	adds	r1, r2, r1
 8003df0:	6039      	str	r1, [r7, #0]
 8003df2:	4649      	mov	r1, r9
 8003df4:	414b      	adcs	r3, r1
 8003df6:	607b      	str	r3, [r7, #4]
 8003df8:	f04f 0200 	mov.w	r2, #0
 8003dfc:	f04f 0300 	mov.w	r3, #0
 8003e00:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003e04:	4659      	mov	r1, fp
 8003e06:	00cb      	lsls	r3, r1, #3
 8003e08:	4651      	mov	r1, sl
 8003e0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e0e:	4651      	mov	r1, sl
 8003e10:	00ca      	lsls	r2, r1, #3
 8003e12:	4610      	mov	r0, r2
 8003e14:	4619      	mov	r1, r3
 8003e16:	4603      	mov	r3, r0
 8003e18:	4642      	mov	r2, r8
 8003e1a:	189b      	adds	r3, r3, r2
 8003e1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003e1e:	464b      	mov	r3, r9
 8003e20:	460a      	mov	r2, r1
 8003e22:	eb42 0303 	adc.w	r3, r2, r3
 8003e26:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e32:	667a      	str	r2, [r7, #100]	@ 0x64
 8003e34:	f04f 0200 	mov.w	r2, #0
 8003e38:	f04f 0300 	mov.w	r3, #0
 8003e3c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003e40:	4649      	mov	r1, r9
 8003e42:	008b      	lsls	r3, r1, #2
 8003e44:	4641      	mov	r1, r8
 8003e46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e4a:	4641      	mov	r1, r8
 8003e4c:	008a      	lsls	r2, r1, #2
 8003e4e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003e52:	f7fc fa1d 	bl	8000290 <__aeabi_uldivmod>
 8003e56:	4602      	mov	r2, r0
 8003e58:	460b      	mov	r3, r1
 8003e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003e90 <UART_SetConfig+0x4e4>)
 8003e5c:	fba3 1302 	umull	r1, r3, r3, r2
 8003e60:	095b      	lsrs	r3, r3, #5
 8003e62:	2164      	movs	r1, #100	@ 0x64
 8003e64:	fb01 f303 	mul.w	r3, r1, r3
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	011b      	lsls	r3, r3, #4
 8003e6c:	3332      	adds	r3, #50	@ 0x32
 8003e6e:	4a08      	ldr	r2, [pc, #32]	@ (8003e90 <UART_SetConfig+0x4e4>)
 8003e70:	fba2 2303 	umull	r2, r3, r2, r3
 8003e74:	095b      	lsrs	r3, r3, #5
 8003e76:	f003 020f 	and.w	r2, r3, #15
 8003e7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4422      	add	r2, r4
 8003e82:	609a      	str	r2, [r3, #8]
}
 8003e84:	bf00      	nop
 8003e86:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e90:	51eb851f 	.word	0x51eb851f

08003e94 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8003ea2:	6839      	ldr	r1, [r7, #0]
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f001 fc7c 	bl	80057a2 <VL53L0X_get_offset_calibration_data_micro_meter>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8003eae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3710      	adds	r7, #16
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
	...

08003ebc <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8003ebc:	b5b0      	push	{r4, r5, r7, lr}
 8003ebe:	b096      	sub	sp, #88	@ 0x58
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8003eca:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d107      	bne.n	8003ee2 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	2188      	movs	r1, #136	@ 0x88
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f004 fbd6 	bl	8008688 <VL53L0X_WrByte>
 8003edc:	4603      	mov	r3, r0
 8003ede:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003ef0:	f8a3 2152 	strh.w	r2, [r3, #338]	@ 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8003efa:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a9e      	ldr	r2, [pc, #632]	@ (800417c <VL53L0X_DataInit+0x2c0>)
 8003f02:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4a9d      	ldr	r2, [pc, #628]	@ (8004180 <VL53L0X_DataInit+0x2c4>)
 8003f0a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2200      	movs	r2, #0
 8003f12:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8003f14:	f107 0310 	add.w	r3, r7, #16
 8003f18:	4619      	mov	r1, r3
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f000 fab2 	bl	8004484 <VL53L0X_GetDeviceParameters>
 8003f20:	4603      	mov	r3, r0
 8003f22:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 8003f26:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d112      	bne.n	8003f54 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8003f32:	2300      	movs	r3, #0
 8003f34:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f103 0410 	add.w	r4, r3, #16
 8003f3c:	f107 0510 	add.w	r5, r7, #16
 8003f40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f4c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003f50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2264      	movs	r2, #100	@ 0x64
 8003f58:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8003f62:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003f6c:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8003f76:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	f883 2150 	strb.w	r2, [r3, #336]	@ 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8003f82:	2201      	movs	r2, #1
 8003f84:	2180      	movs	r1, #128	@ 0x80
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f004 fb7e 	bl	8008688 <VL53L0X_WrByte>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	461a      	mov	r2, r3
 8003f90:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003f94:	4313      	orrs	r3, r2
 8003f96:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	21ff      	movs	r1, #255	@ 0xff
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f004 fb72 	bl	8008688 <VL53L0X_WrByte>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003fac:	4313      	orrs	r3, r2
 8003fae:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	2100      	movs	r1, #0
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f004 fb66 	bl	8008688 <VL53L0X_WrByte>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	461a      	mov	r2, r3
 8003fc0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8003fca:	f107 030f 	add.w	r3, r7, #15
 8003fce:	461a      	mov	r2, r3
 8003fd0:	2191      	movs	r1, #145	@ 0x91
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f004 fbda 	bl	800878c <VL53L0X_RdByte>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	461a      	mov	r2, r3
 8003fdc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8003fe6:	7bfa      	ldrb	r2, [r7, #15]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8003fee:	2201      	movs	r2, #1
 8003ff0:	2100      	movs	r1, #0
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f004 fb48 	bl	8008688 <VL53L0X_WrByte>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004000:	4313      	orrs	r3, r2
 8004002:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004006:	2200      	movs	r2, #0
 8004008:	21ff      	movs	r1, #255	@ 0xff
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f004 fb3c 	bl	8008688 <VL53L0X_WrByte>
 8004010:	4603      	mov	r3, r0
 8004012:	461a      	mov	r2, r3
 8004014:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004018:	4313      	orrs	r3, r2
 800401a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800401e:	2200      	movs	r2, #0
 8004020:	2180      	movs	r1, #128	@ 0x80
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f004 fb30 	bl	8008688 <VL53L0X_WrByte>
 8004028:	4603      	mov	r3, r0
 800402a:	461a      	mov	r2, r3
 800402c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004030:	4313      	orrs	r3, r2
 8004032:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004036:	2300      	movs	r3, #0
 8004038:	653b      	str	r3, [r7, #80]	@ 0x50
 800403a:	e014      	b.n	8004066 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 800403c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004040:	2b00      	cmp	r3, #0
 8004042:	d114      	bne.n	800406e <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8004044:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004046:	b29b      	uxth	r3, r3
 8004048:	2201      	movs	r2, #1
 800404a:	4619      	mov	r1, r3
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f000 fd0b 	bl	8004a68 <VL53L0X_SetLimitCheckEnable>
 8004052:	4603      	mov	r3, r0
 8004054:	461a      	mov	r2, r3
 8004056:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800405a:	4313      	orrs	r3, r2
 800405c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004060:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004062:	3301      	adds	r3, #1
 8004064:	653b      	str	r3, [r7, #80]	@ 0x50
 8004066:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004068:	2b05      	cmp	r3, #5
 800406a:	dde7      	ble.n	800403c <VL53L0X_DataInit+0x180>
 800406c:	e000      	b.n	8004070 <VL53L0X_DataInit+0x1b4>
		else
			break;
 800406e:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8004070:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004074:	2b00      	cmp	r3, #0
 8004076:	d107      	bne.n	8004088 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004078:	2200      	movs	r2, #0
 800407a:	2102      	movs	r1, #2
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f000 fcf3 	bl	8004a68 <VL53L0X_SetLimitCheckEnable>
 8004082:	4603      	mov	r3, r0
 8004084:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8004088:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800408c:	2b00      	cmp	r3, #0
 800408e:	d107      	bne.n	80040a0 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004090:	2200      	movs	r2, #0
 8004092:	2103      	movs	r1, #3
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f000 fce7 	bl	8004a68 <VL53L0X_SetLimitCheckEnable>
 800409a:	4603      	mov	r3, r0
 800409c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80040a0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d107      	bne.n	80040b8 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80040a8:	2200      	movs	r2, #0
 80040aa:	2104      	movs	r1, #4
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f000 fcdb 	bl	8004a68 <VL53L0X_SetLimitCheckEnable>
 80040b2:	4603      	mov	r3, r0
 80040b4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80040b8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d107      	bne.n	80040d0 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80040c0:	2200      	movs	r2, #0
 80040c2:	2105      	movs	r1, #5
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f000 fccf 	bl	8004a68 <VL53L0X_SetLimitCheckEnable>
 80040ca:	4603      	mov	r3, r0
 80040cc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 80040d0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d108      	bne.n	80040ea <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80040d8:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 80040dc:	2100      	movs	r1, #0
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 fd72 	bl	8004bc8 <VL53L0X_SetLimitCheckValue>
 80040e4:	4603      	mov	r3, r0
 80040e6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80040ea:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d108      	bne.n	8004104 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80040f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80040f6:	2101      	movs	r1, #1
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f000 fd65 	bl	8004bc8 <VL53L0X_SetLimitCheckValue>
 80040fe:	4603      	mov	r3, r0
 8004100:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004104:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004108:	2b00      	cmp	r3, #0
 800410a:	d108      	bne.n	800411e <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800410c:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 8004110:	2102      	movs	r1, #2
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 fd58 	bl	8004bc8 <VL53L0X_SetLimitCheckValue>
 8004118:	4603      	mov	r3, r0
 800411a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800411e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004122:	2b00      	cmp	r3, #0
 8004124:	d107      	bne.n	8004136 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004126:	2200      	movs	r2, #0
 8004128:	2103      	movs	r1, #3
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f000 fd4c 	bl	8004bc8 <VL53L0X_SetLimitCheckValue>
 8004130:	4603      	mov	r3, r0
 8004132:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004136:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800413a:	2b00      	cmp	r3, #0
 800413c:	d10f      	bne.n	800415e <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	22ff      	movs	r2, #255	@ 0xff
 8004142:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8004146:	22ff      	movs	r2, #255	@ 0xff
 8004148:	2101      	movs	r1, #1
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f004 fa9c 	bl	8008688 <VL53L0X_WrByte>
 8004150:	4603      	mov	r3, r0
 8004152:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2201      	movs	r2, #1
 800415a:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 800415e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004162:	2b00      	cmp	r3, #0
 8004164:	d103      	bne.n	800416e <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 800416e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8004172:	4618      	mov	r0, r3
 8004174:	3758      	adds	r7, #88	@ 0x58
 8004176:	46bd      	mov	sp, r7
 8004178:	bdb0      	pop	{r4, r5, r7, pc}
 800417a:	bf00      	nop
 800417c:	00016b85 	.word	0x00016b85
 8004180:	000970a4 	.word	0x000970a4

08004184 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8004184:	b5b0      	push	{r4, r5, r7, lr}
 8004186:	b09e      	sub	sp, #120	@ 0x78
 8004188:	af02      	add	r7, sp, #8
 800418a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800418c:	2300      	movs	r3, #0
 800418e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8004192:	f107 031c 	add.w	r3, r7, #28
 8004196:	2240      	movs	r2, #64	@ 0x40
 8004198:	2100      	movs	r1, #0
 800419a:	4618      	mov	r0, r3
 800419c:	f004 fbc4 	bl	8008928 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 80041a0:	2300      	movs	r3, #0
 80041a2:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 80041a4:	2300      	movs	r3, #0
 80041a6:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 80041a8:	2300      	movs	r3, #0
 80041aa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	uint32_t count = 0;
 80041ae:	2300      	movs	r3, #0
 80041b0:	663b      	str	r3, [r7, #96]	@ 0x60
	uint8_t isApertureSpads = 0;
 80041b2:	2300      	movs	r3, #0
 80041b4:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 80041b6:	2300      	movs	r3, #0
 80041b8:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 80041ba:	2300      	movs	r3, #0
 80041bc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 80041c0:	2101      	movs	r1, #1
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f002 fa30 	bl	8006628 <VL53L0X_get_info_from_device>
 80041c8:	4603      	mov	r3, r0
 80041ca:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 80041d4:	663b      	str	r3, [r7, #96]	@ 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 80041dc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 80041e0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d80d      	bhi.n	8004204 <VL53L0X_StaticInit+0x80>
 80041e8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d102      	bne.n	80041f6 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 80041f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80041f2:	2b20      	cmp	r3, #32
 80041f4:	d806      	bhi.n	8004204 <VL53L0X_StaticInit+0x80>
 80041f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d10e      	bne.n	800421c <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 80041fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004200:	2b0c      	cmp	r3, #12
 8004202:	d90b      	bls.n	800421c <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8004204:	f107 0218 	add.w	r2, r7, #24
 8004208:	f107 0314 	add.w	r3, r7, #20
 800420c:	4619      	mov	r1, r3
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f001 fcc2 	bl	8005b98 <VL53L0X_perform_ref_spad_management>
 8004214:	4603      	mov	r3, r0
 8004216:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800421a:	e009      	b.n	8004230 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 800421c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004220:	461a      	mov	r2, r3
 8004222:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f001 fec3 	bl	8005fb0 <VL53L0X_set_reference_spads>
 800422a:	4603      	mov	r3, r0
 800422c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8004230:	4b93      	ldr	r3, [pc, #588]	@ (8004480 <VL53L0X_StaticInit+0x2fc>)
 8004232:	66bb      	str	r3, [r7, #104]	@ 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8004234:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004238:	2b00      	cmp	r3, #0
 800423a:	d10f      	bne.n	800425c <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004242:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8004246:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800424a:	2b00      	cmp	r3, #0
 800424c:	d104      	bne.n	8004258 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8004254:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004256:	e001      	b.n	800425c <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8004258:	4b89      	ldr	r3, [pc, #548]	@ (8004480 <VL53L0X_StaticInit+0x2fc>)
 800425a:	66bb      	str	r3, [r7, #104]	@ 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 800425c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004260:	2b00      	cmp	r3, #0
 8004262:	d106      	bne.n	8004272 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8004264:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f003 faf8 	bl	800785c <VL53L0X_load_tuning_settings>
 800426c:	4603      	mov	r3, r0
 800426e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8004272:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004276:	2b00      	cmp	r3, #0
 8004278:	d10a      	bne.n	8004290 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 800427a:	2300      	movs	r3, #0
 800427c:	9300      	str	r3, [sp, #0]
 800427e:	2304      	movs	r3, #4
 8004280:	2200      	movs	r2, #0
 8004282:	2100      	movs	r1, #0
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f001 f8bf 	bl	8005408 <VL53L0X_SetGpioConfig>
 800428a:	4603      	mov	r3, r0
 800428c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004290:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004294:	2b00      	cmp	r3, #0
 8004296:	d121      	bne.n	80042dc <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004298:	2201      	movs	r2, #1
 800429a:	21ff      	movs	r1, #255	@ 0xff
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f004 f9f3 	bl	8008688 <VL53L0X_WrByte>
 80042a2:	4603      	mov	r3, r0
 80042a4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 80042a8:	f107 031a 	add.w	r3, r7, #26
 80042ac:	461a      	mov	r2, r3
 80042ae:	2184      	movs	r1, #132	@ 0x84
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f004 fa95 	bl	80087e0 <VL53L0X_RdWord>
 80042b6:	4603      	mov	r3, r0
 80042b8:	461a      	mov	r2, r3
 80042ba:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80042be:	4313      	orrs	r3, r2
 80042c0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80042c4:	2200      	movs	r2, #0
 80042c6:	21ff      	movs	r1, #255	@ 0xff
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f004 f9dd 	bl	8008688 <VL53L0X_WrByte>
 80042ce:	4603      	mov	r3, r0
 80042d0:	461a      	mov	r2, r3
 80042d2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80042d6:	4313      	orrs	r3, r2
 80042d8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80042dc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d104      	bne.n	80042ee <VL53L0X_StaticInit+0x16a>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 80042e4:	8b7b      	ldrh	r3, [r7, #26]
 80042e6:	011a      	lsls	r2, r3, #4
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 80042ee:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d108      	bne.n	8004308 <VL53L0X_StaticInit+0x184>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 80042f6:	f107 031c 	add.w	r3, r7, #28
 80042fa:	4619      	mov	r1, r3
 80042fc:	6878      	ldr	r0, [r7, #4]
 80042fe:	f000 f8c1 	bl	8004484 <VL53L0X_GetDeviceParameters>
 8004302:	4603      	mov	r3, r0
 8004304:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8004308:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800430c:	2b00      	cmp	r3, #0
 800430e:	d110      	bne.n	8004332 <VL53L0X_StaticInit+0x1ae>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8004310:	f107 0319 	add.w	r3, r7, #25
 8004314:	4619      	mov	r1, r3
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 f983 	bl	8004622 <VL53L0X_GetFractionEnable>
 800431c:	4603      	mov	r3, r0
 800431e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8004322:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004326:	2b00      	cmp	r3, #0
 8004328:	d103      	bne.n	8004332 <VL53L0X_StaticInit+0x1ae>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800432a:	7e7a      	ldrb	r2, [r7, #25]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8004332:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004336:	2b00      	cmp	r3, #0
 8004338:	d10e      	bne.n	8004358 <VL53L0X_StaticInit+0x1d4>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	f103 0410 	add.w	r4, r3, #16
 8004340:	f107 051c 	add.w	r5, r7, #28
 8004344:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004346:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004348:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800434a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800434c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800434e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004350:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004354:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8004358:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800435c:	2b00      	cmp	r3, #0
 800435e:	d111      	bne.n	8004384 <VL53L0X_StaticInit+0x200>
		Status = VL53L0X_RdByte(Dev,
 8004360:	f107 0319 	add.w	r3, r7, #25
 8004364:	461a      	mov	r2, r3
 8004366:	2101      	movs	r1, #1
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f004 fa0f 	bl	800878c <VL53L0X_RdByte>
 800436e:	4603      	mov	r3, r0
 8004370:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8004374:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004378:	2b00      	cmp	r3, #0
 800437a:	d103      	bne.n	8004384 <VL53L0X_StaticInit+0x200>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800437c:	7e7a      	ldrb	r2, [r7, #25]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8004384:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004388:	2b00      	cmp	r3, #0
 800438a:	d107      	bne.n	800439c <VL53L0X_StaticInit+0x218>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800438c:	2200      	movs	r2, #0
 800438e:	2100      	movs	r1, #0
 8004390:	6878      	ldr	r0, [r7, #4]
 8004392:	f000 f9a3 	bl	80046dc <VL53L0X_SetSequenceStepEnable>
 8004396:	4603      	mov	r3, r0
 8004398:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800439c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d107      	bne.n	80043b4 <VL53L0X_StaticInit+0x230>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 80043a4:	2200      	movs	r2, #0
 80043a6:	2102      	movs	r1, #2
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	f000 f997 	bl	80046dc <VL53L0X_SetSequenceStepEnable>
 80043ae:	4603      	mov	r3, r0
 80043b0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 80043b4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d103      	bne.n	80043c4 <VL53L0X_StaticInit+0x240>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2203      	movs	r2, #3
 80043c0:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80043c4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d109      	bne.n	80043e0 <VL53L0X_StaticInit+0x25c>
		Status = VL53L0X_GetVcselPulsePeriod(
 80043cc:	f107 0313 	add.w	r3, r7, #19
 80043d0:	461a      	mov	r2, r3
 80043d2:	2100      	movs	r1, #0
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f000 f969 	bl	80046ac <VL53L0X_GetVcselPulsePeriod>
 80043da:	4603      	mov	r3, r0
 80043dc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80043e0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d103      	bne.n	80043f0 <VL53L0X_StaticInit+0x26c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80043e8:	7cfa      	ldrb	r2, [r7, #19]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80043f0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d109      	bne.n	800440c <VL53L0X_StaticInit+0x288>
		Status = VL53L0X_GetVcselPulsePeriod(
 80043f8:	f107 0313 	add.w	r3, r7, #19
 80043fc:	461a      	mov	r2, r3
 80043fe:	2101      	movs	r1, #1
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f000 f953 	bl	80046ac <VL53L0X_GetVcselPulsePeriod>
 8004406:	4603      	mov	r3, r0
 8004408:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800440c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004410:	2b00      	cmp	r3, #0
 8004412:	d103      	bne.n	800441c <VL53L0X_StaticInit+0x298>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8004414:	7cfa      	ldrb	r2, [r7, #19]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800441c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004420:	2b00      	cmp	r3, #0
 8004422:	d109      	bne.n	8004438 <VL53L0X_StaticInit+0x2b4>
		Status = get_sequence_step_timeout(
 8004424:	f107 030c 	add.w	r3, r7, #12
 8004428:	461a      	mov	r2, r3
 800442a:	2103      	movs	r1, #3
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f002 fe7b 	bl	8007128 <get_sequence_step_timeout>
 8004432:	4603      	mov	r3, r0
 8004434:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004438:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800443c:	2b00      	cmp	r3, #0
 800443e:	d103      	bne.n	8004448 <VL53L0X_StaticInit+0x2c4>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8004440:	68fa      	ldr	r2, [r7, #12]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8004448:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800444c:	2b00      	cmp	r3, #0
 800444e:	d109      	bne.n	8004464 <VL53L0X_StaticInit+0x2e0>
		Status = get_sequence_step_timeout(
 8004450:	f107 030c 	add.w	r3, r7, #12
 8004454:	461a      	mov	r2, r3
 8004456:	2104      	movs	r1, #4
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f002 fe65 	bl	8007128 <get_sequence_step_timeout>
 800445e:	4603      	mov	r3, r0
 8004460:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004464:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004468:	2b00      	cmp	r3, #0
 800446a:	d103      	bne.n	8004474 <VL53L0X_StaticInit+0x2f0>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800446c:	68fa      	ldr	r2, [r7, #12]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004474:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 8004478:	4618      	mov	r0, r3
 800447a:	3770      	adds	r7, #112	@ 0x70
 800447c:	46bd      	mov	sp, r7
 800447e:	bdb0      	pop	{r4, r5, r7, pc}
 8004480:	20000014 	.word	0x20000014

08004484 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800448e:	2300      	movs	r3, #0
 8004490:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	4619      	mov	r1, r3
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 f8b0 	bl	80045fc <VL53L0X_GetDeviceMode>
 800449c:	4603      	mov	r3, r0
 800449e:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80044a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d107      	bne.n	80044b8 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	3308      	adds	r3, #8
 80044ac:	4619      	mov	r1, r3
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	f000 fa5e 	bl	8004970 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 80044b4:	4603      	mov	r3, r0
 80044b6:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 80044b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d102      	bne.n	80044c6 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	2200      	movs	r2, #0
 80044c4:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 80044c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d107      	bne.n	80044de <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	3310      	adds	r3, #16
 80044d2:	4619      	mov	r1, r3
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f000 fa94 	bl	8004a02 <VL53L0X_GetXTalkCompensationRateMegaCps>
 80044da:	4603      	mov	r3, r0
 80044dc:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 80044de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d107      	bne.n	80044f6 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	3314      	adds	r3, #20
 80044ea:	4619      	mov	r1, r3
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	f7ff fcd1 	bl	8003e94 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 80044f2:	4603      	mov	r3, r0
 80044f4:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 80044f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d134      	bne.n	8004568 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80044fe:	2300      	movs	r3, #0
 8004500:	60bb      	str	r3, [r7, #8]
 8004502:	e02a      	b.n	800455a <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8004504:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d12a      	bne.n	8004562 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	b299      	uxth	r1, r3
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	3308      	adds	r3, #8
 8004514:	009b      	lsls	r3, r3, #2
 8004516:	683a      	ldr	r2, [r7, #0]
 8004518:	4413      	add	r3, r2
 800451a:	3304      	adds	r3, #4
 800451c:	461a      	mov	r2, r3
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 fbb4 	bl	8004c8c <VL53L0X_GetLimitCheckValue>
 8004524:	4603      	mov	r3, r0
 8004526:	461a      	mov	r2, r3
 8004528:	7bfb      	ldrb	r3, [r7, #15]
 800452a:	4313      	orrs	r3, r2
 800452c:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800452e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d117      	bne.n	8004566 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	b299      	uxth	r1, r3
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	3318      	adds	r3, #24
 800453e:	683a      	ldr	r2, [r7, #0]
 8004540:	4413      	add	r3, r2
 8004542:	461a      	mov	r2, r3
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f000 fb1b 	bl	8004b80 <VL53L0X_GetLimitCheckEnable>
 800454a:	4603      	mov	r3, r0
 800454c:	461a      	mov	r2, r3
 800454e:	7bfb      	ldrb	r3, [r7, #15]
 8004550:	4313      	orrs	r3, r2
 8004552:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	3301      	adds	r3, #1
 8004558:	60bb      	str	r3, [r7, #8]
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	2b05      	cmp	r3, #5
 800455e:	ddd1      	ble.n	8004504 <VL53L0X_GetDeviceParameters+0x80>
 8004560:	e002      	b.n	8004568 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8004562:	bf00      	nop
 8004564:	e000      	b.n	8004568 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8004566:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004568:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d107      	bne.n	8004580 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	333c      	adds	r3, #60	@ 0x3c
 8004574:	4619      	mov	r1, r3
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 fc16 	bl	8004da8 <VL53L0X_GetWrapAroundCheckEnable>
 800457c:	4603      	mov	r3, r0
 800457e:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8004580:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d107      	bne.n	8004598 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	3304      	adds	r3, #4
 800458c:	4619      	mov	r1, r3
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 f879 	bl	8004686 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8004594:	4603      	mov	r3, r0
 8004596:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004598:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800459c:	4618      	mov	r0, r3
 800459e:	3710      	adds	r7, #16
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	460b      	mov	r3, r1
 80045ae:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80045b0:	2300      	movs	r3, #0
 80045b2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 80045b4:	78fb      	ldrb	r3, [r7, #3]
 80045b6:	2b15      	cmp	r3, #21
 80045b8:	bf8c      	ite	hi
 80045ba:	2201      	movhi	r2, #1
 80045bc:	2200      	movls	r2, #0
 80045be:	b2d2      	uxtb	r2, r2
 80045c0:	2a00      	cmp	r2, #0
 80045c2:	d10f      	bne.n	80045e4 <VL53L0X_SetDeviceMode+0x40>
 80045c4:	4a0c      	ldr	r2, [pc, #48]	@ (80045f8 <VL53L0X_SetDeviceMode+0x54>)
 80045c6:	fa22 f303 	lsr.w	r3, r2, r3
 80045ca:	f003 0301 	and.w	r3, r3, #1
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	bf14      	ite	ne
 80045d2:	2301      	movne	r3, #1
 80045d4:	2300      	moveq	r3, #0
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d003      	beq.n	80045e4 <VL53L0X_SetDeviceMode+0x40>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	78fa      	ldrb	r2, [r7, #3]
 80045e0:	741a      	strb	r2, [r3, #16]
		break;
 80045e2:	e001      	b.n	80045e8 <VL53L0X_SetDeviceMode+0x44>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80045e4:	23f8      	movs	r3, #248	@ 0xf8
 80045e6:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80045e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	3714      	adds	r7, #20
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr
 80045f8:	0030000b 	.word	0x0030000b

080045fc <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004606:	2300      	movs	r3, #0
 8004608:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	7c1a      	ldrb	r2, [r3, #16]
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8004612:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004616:	4618      	mov	r0, r3
 8004618:	3714      	adds	r7, #20
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr

08004622 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8004622:	b580      	push	{r7, lr}
 8004624:	b084      	sub	sp, #16
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
 800462a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800462c:	2300      	movs	r3, #0
 800462e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8004630:	683a      	ldr	r2, [r7, #0]
 8004632:	2109      	movs	r1, #9
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f004 f8a9 	bl	800878c <VL53L0X_RdByte>
 800463a:	4603      	mov	r3, r0
 800463c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800463e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d106      	bne.n	8004654 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	781b      	ldrb	r3, [r3, #0]
 800464a:	f003 0301 	and.w	r3, r3, #1
 800464e:	b2da      	uxtb	r2, r3
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8004654:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004658:	4618      	mov	r0, r3
 800465a:	3710      	adds	r7, #16
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}

08004660 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800466a:	2300      	movs	r3, #0
 800466c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800466e:	6839      	ldr	r1, [r7, #0]
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f002 ff62 	bl	800753a <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8004676:	4603      	mov	r3, r0
 8004678:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 800467a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800467e:	4618      	mov	r0, r3
 8004680:	3710      	adds	r7, #16
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}

08004686 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8004686:	b580      	push	{r7, lr}
 8004688:	b084      	sub	sp, #16
 800468a:	af00      	add	r7, sp, #0
 800468c:	6078      	str	r0, [r7, #4]
 800468e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004690:	2300      	movs	r3, #0
 8004692:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8004694:	6839      	ldr	r1, [r7, #0]
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f003 f82f 	bl	80076fa <VL53L0X_get_measurement_timing_budget_micro_seconds>
 800469c:	4603      	mov	r3, r0
 800469e:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 80046a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3710      	adds	r7, #16
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <VL53L0X_GetVcselPulsePeriod>:
	return Status;
}

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b086      	sub	sp, #24
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	460b      	mov	r3, r1
 80046b6:	607a      	str	r2, [r7, #4]
 80046b8:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80046ba:	2300      	movs	r3, #0
 80046bc:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 80046be:	7afb      	ldrb	r3, [r7, #11]
 80046c0:	687a      	ldr	r2, [r7, #4]
 80046c2:	4619      	mov	r1, r3
 80046c4:	68f8      	ldr	r0, [r7, #12]
 80046c6:	f002 ff01 	bl	80074cc <VL53L0X_get_vcsel_pulse_period>
 80046ca:	4603      	mov	r3, r0
 80046cc:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 80046ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3718      	adds	r7, #24
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
	...

080046dc <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b086      	sub	sp, #24
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	460b      	mov	r3, r1
 80046e6:	70fb      	strb	r3, [r7, #3]
 80046e8:	4613      	mov	r3, r2
 80046ea:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80046ec:	2300      	movs	r3, #0
 80046ee:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80046f0:	2300      	movs	r3, #0
 80046f2:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 80046f4:	2300      	movs	r3, #0
 80046f6:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80046f8:	f107 030f 	add.w	r3, r7, #15
 80046fc:	461a      	mov	r2, r3
 80046fe:	2101      	movs	r1, #1
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f004 f843 	bl	800878c <VL53L0X_RdByte>
 8004706:	4603      	mov	r3, r0
 8004708:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 800470a:	7bfb      	ldrb	r3, [r7, #15]
 800470c:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800470e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d159      	bne.n	80047ca <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 8004716:	78bb      	ldrb	r3, [r7, #2]
 8004718:	2b01      	cmp	r3, #1
 800471a:	d12b      	bne.n	8004774 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 800471c:	78fb      	ldrb	r3, [r7, #3]
 800471e:	2b04      	cmp	r3, #4
 8004720:	d825      	bhi.n	800476e <VL53L0X_SetSequenceStepEnable+0x92>
 8004722:	a201      	add	r2, pc, #4	@ (adr r2, 8004728 <VL53L0X_SetSequenceStepEnable+0x4c>)
 8004724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004728:	0800473d 	.word	0x0800473d
 800472c:	08004747 	.word	0x08004747
 8004730:	08004751 	.word	0x08004751
 8004734:	0800475b 	.word	0x0800475b
 8004738:	08004765 	.word	0x08004765
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 800473c:	7dbb      	ldrb	r3, [r7, #22]
 800473e:	f043 0310 	orr.w	r3, r3, #16
 8004742:	75bb      	strb	r3, [r7, #22]
				break;
 8004744:	e041      	b.n	80047ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8004746:	7dbb      	ldrb	r3, [r7, #22]
 8004748:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 800474c:	75bb      	strb	r3, [r7, #22]
				break;
 800474e:	e03c      	b.n	80047ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8004750:	7dbb      	ldrb	r3, [r7, #22]
 8004752:	f043 0304 	orr.w	r3, r3, #4
 8004756:	75bb      	strb	r3, [r7, #22]
				break;
 8004758:	e037      	b.n	80047ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 800475a:	7dbb      	ldrb	r3, [r7, #22]
 800475c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004760:	75bb      	strb	r3, [r7, #22]
				break;
 8004762:	e032      	b.n	80047ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8004764:	7dbb      	ldrb	r3, [r7, #22]
 8004766:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800476a:	75bb      	strb	r3, [r7, #22]
				break;
 800476c:	e02d      	b.n	80047ca <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800476e:	23fc      	movs	r3, #252	@ 0xfc
 8004770:	75fb      	strb	r3, [r7, #23]
 8004772:	e02a      	b.n	80047ca <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8004774:	78fb      	ldrb	r3, [r7, #3]
 8004776:	2b04      	cmp	r3, #4
 8004778:	d825      	bhi.n	80047c6 <VL53L0X_SetSequenceStepEnable+0xea>
 800477a:	a201      	add	r2, pc, #4	@ (adr r2, 8004780 <VL53L0X_SetSequenceStepEnable+0xa4>)
 800477c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004780:	08004795 	.word	0x08004795
 8004784:	0800479f 	.word	0x0800479f
 8004788:	080047a9 	.word	0x080047a9
 800478c:	080047b3 	.word	0x080047b3
 8004790:	080047bd 	.word	0x080047bd
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8004794:	7dbb      	ldrb	r3, [r7, #22]
 8004796:	f023 0310 	bic.w	r3, r3, #16
 800479a:	75bb      	strb	r3, [r7, #22]
				break;
 800479c:	e015      	b.n	80047ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800479e:	7dbb      	ldrb	r3, [r7, #22]
 80047a0:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 80047a4:	75bb      	strb	r3, [r7, #22]
				break;
 80047a6:	e010      	b.n	80047ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 80047a8:	7dbb      	ldrb	r3, [r7, #22]
 80047aa:	f023 0304 	bic.w	r3, r3, #4
 80047ae:	75bb      	strb	r3, [r7, #22]
				break;
 80047b0:	e00b      	b.n	80047ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 80047b2:	7dbb      	ldrb	r3, [r7, #22]
 80047b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80047b8:	75bb      	strb	r3, [r7, #22]
				break;
 80047ba:	e006      	b.n	80047ca <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 80047bc:	7dbb      	ldrb	r3, [r7, #22]
 80047be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047c2:	75bb      	strb	r3, [r7, #22]
				break;
 80047c4:	e001      	b.n	80047ca <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80047c6:	23fc      	movs	r3, #252	@ 0xfc
 80047c8:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 80047ca:	7bfb      	ldrb	r3, [r7, #15]
 80047cc:	7dba      	ldrb	r2, [r7, #22]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d01e      	beq.n	8004810 <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 80047d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d107      	bne.n	80047ea <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 80047da:	7dbb      	ldrb	r3, [r7, #22]
 80047dc:	461a      	mov	r2, r3
 80047de:	2101      	movs	r1, #1
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	f003 ff51 	bl	8008688 <VL53L0X_WrByte>
 80047e6:	4603      	mov	r3, r0
 80047e8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 80047ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d103      	bne.n	80047fa <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	7dba      	ldrb	r2, [r7, #22]
 80047f6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 80047fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d106      	bne.n	8004810 <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	695b      	ldr	r3, [r3, #20]
 8004806:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8004808:	6939      	ldr	r1, [r7, #16]
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f7ff ff28 	bl	8004660 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8004810:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004814:	4618      	mov	r0, r3
 8004816:	3718      	adds	r7, #24
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}

0800481c <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 800481c:	b480      	push	{r7}
 800481e:	b087      	sub	sp, #28
 8004820:	af00      	add	r7, sp, #0
 8004822:	60f8      	str	r0, [r7, #12]
 8004824:	607b      	str	r3, [r7, #4]
 8004826:	460b      	mov	r3, r1
 8004828:	72fb      	strb	r3, [r7, #11]
 800482a:	4613      	mov	r3, r2
 800482c:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800482e:	2300      	movs	r3, #0
 8004830:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8004838:	7afb      	ldrb	r3, [r7, #11]
 800483a:	2b04      	cmp	r3, #4
 800483c:	d836      	bhi.n	80048ac <sequence_step_enabled+0x90>
 800483e:	a201      	add	r2, pc, #4	@ (adr r2, 8004844 <sequence_step_enabled+0x28>)
 8004840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004844:	08004859 	.word	0x08004859
 8004848:	0800486b 	.word	0x0800486b
 800484c:	0800487d 	.word	0x0800487d
 8004850:	0800488f 	.word	0x0800488f
 8004854:	080048a1 	.word	0x080048a1
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8004858:	7abb      	ldrb	r3, [r7, #10]
 800485a:	111b      	asrs	r3, r3, #4
 800485c:	b2db      	uxtb	r3, r3
 800485e:	f003 0301 	and.w	r3, r3, #1
 8004862:	b2da      	uxtb	r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	701a      	strb	r2, [r3, #0]
		break;
 8004868:	e022      	b.n	80048b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800486a:	7abb      	ldrb	r3, [r7, #10]
 800486c:	10db      	asrs	r3, r3, #3
 800486e:	b2db      	uxtb	r3, r3
 8004870:	f003 0301 	and.w	r3, r3, #1
 8004874:	b2da      	uxtb	r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	701a      	strb	r2, [r3, #0]
		break;
 800487a:	e019      	b.n	80048b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800487c:	7abb      	ldrb	r3, [r7, #10]
 800487e:	109b      	asrs	r3, r3, #2
 8004880:	b2db      	uxtb	r3, r3
 8004882:	f003 0301 	and.w	r3, r3, #1
 8004886:	b2da      	uxtb	r2, r3
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	701a      	strb	r2, [r3, #0]
		break;
 800488c:	e010      	b.n	80048b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800488e:	7abb      	ldrb	r3, [r7, #10]
 8004890:	119b      	asrs	r3, r3, #6
 8004892:	b2db      	uxtb	r3, r3
 8004894:	f003 0301 	and.w	r3, r3, #1
 8004898:	b2da      	uxtb	r2, r3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	701a      	strb	r2, [r3, #0]
		break;
 800489e:	e007      	b.n	80048b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80048a0:	7abb      	ldrb	r3, [r7, #10]
 80048a2:	09db      	lsrs	r3, r3, #7
 80048a4:	b2da      	uxtb	r2, r3
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	701a      	strb	r2, [r3, #0]
		break;
 80048aa:	e001      	b.n	80048b0 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80048ac:	23fc      	movs	r3, #252	@ 0xfc
 80048ae:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80048b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	371c      	adds	r7, #28
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80048ca:	2300      	movs	r3, #0
 80048cc:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 80048ce:	2300      	movs	r3, #0
 80048d0:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80048d2:	f107 030e 	add.w	r3, r7, #14
 80048d6:	461a      	mov	r2, r3
 80048d8:	2101      	movs	r1, #1
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f003 ff56 	bl	800878c <VL53L0X_RdByte>
 80048e0:	4603      	mov	r3, r0
 80048e2:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 80048e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d107      	bne.n	80048fc <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 80048ec:	7bba      	ldrb	r2, [r7, #14]
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	2100      	movs	r1, #0
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f7ff ff92 	bl	800481c <sequence_step_enabled>
 80048f8:	4603      	mov	r3, r0
 80048fa:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80048fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d108      	bne.n	8004916 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8004904:	7bba      	ldrb	r2, [r7, #14]
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	3302      	adds	r3, #2
 800490a:	2101      	movs	r1, #1
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	f7ff ff85 	bl	800481c <sequence_step_enabled>
 8004912:	4603      	mov	r3, r0
 8004914:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004916:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d108      	bne.n	8004930 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 800491e:	7bba      	ldrb	r2, [r7, #14]
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	3301      	adds	r3, #1
 8004924:	2102      	movs	r1, #2
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f7ff ff78 	bl	800481c <sequence_step_enabled>
 800492c:	4603      	mov	r3, r0
 800492e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004930:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d108      	bne.n	800494a <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8004938:	7bba      	ldrb	r2, [r7, #14]
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	3303      	adds	r3, #3
 800493e:	2103      	movs	r1, #3
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f7ff ff6b 	bl	800481c <sequence_step_enabled>
 8004946:	4603      	mov	r3, r0
 8004948:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800494a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d108      	bne.n	8004964 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8004952:	7bba      	ldrb	r2, [r7, #14]
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	3304      	adds	r3, #4
 8004958:	2104      	movs	r1, #4
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f7ff ff5e 	bl	800481c <sequence_step_enabled>
 8004960:	4603      	mov	r3, r0
 8004962:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004964:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004968:	4618      	mov	r0, r3
 800496a:	3710      	adds	r7, #16
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}

08004970 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b084      	sub	sp, #16
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800497a:	2300      	movs	r3, #0
 800497c:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800497e:	f107 030c 	add.w	r3, r7, #12
 8004982:	461a      	mov	r2, r3
 8004984:	21f8      	movs	r1, #248	@ 0xf8
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f003 ff2a 	bl	80087e0 <VL53L0X_RdWord>
 800498c:	4603      	mov	r3, r0
 800498e:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8004990:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d108      	bne.n	80049aa <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8004998:	f107 0308 	add.w	r3, r7, #8
 800499c:	461a      	mov	r2, r3
 800499e:	2104      	movs	r1, #4
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f003 ff53 	bl	800884c <VL53L0X_RdDWord>
 80049a6:	4603      	mov	r3, r0
 80049a8:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80049aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d10c      	bne.n	80049cc <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 80049b2:	89bb      	ldrh	r3, [r7, #12]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d005      	beq.n	80049c4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	89ba      	ldrh	r2, [r7, #12]
 80049bc:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80049cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3710      	adds	r7, #16
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}

080049d8 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 80049d8:	b480      	push	{r7}
 80049da:	b085      	sub	sp, #20
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80049e2:	2300      	movs	r3, #0
 80049e4:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	7f1b      	ldrb	r3, [r3, #28]
 80049ea:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	7bba      	ldrb	r2, [r7, #14]
 80049f0:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80049f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3714      	adds	r7, #20
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr

08004a02 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8004a02:	b580      	push	{r7, lr}
 8004a04:	b086      	sub	sp, #24
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	6078      	str	r0, [r7, #4]
 8004a0a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8004a10:	f107 030e 	add.w	r3, r7, #14
 8004a14:	461a      	mov	r2, r3
 8004a16:	2120      	movs	r1, #32
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f003 fee1 	bl	80087e0 <VL53L0X_RdWord>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8004a22:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d118      	bne.n	8004a5c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8004a2a:	89fb      	ldrh	r3, [r7, #14]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d109      	bne.n	8004a44 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6a1b      	ldr	r3, [r3, #32]
 8004a34:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	693a      	ldr	r2, [r7, #16]
 8004a3a:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	771a      	strb	r2, [r3, #28]
 8004a42:	e00b      	b.n	8004a5c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8004a44:	89fb      	ldrh	r3, [r7, #14]
 8004a46:	00db      	lsls	r3, r3, #3
 8004a48:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	693a      	ldr	r2, [r7, #16]
 8004a4e:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004a5c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3718      	adds	r7, #24
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b086      	sub	sp, #24
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	460b      	mov	r3, r1
 8004a72:	807b      	strh	r3, [r7, #2]
 8004a74:	4613      	mov	r3, r2
 8004a76:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8004a80:	2300      	movs	r3, #0
 8004a82:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8004a84:	2300      	movs	r3, #0
 8004a86:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004a88:	887b      	ldrh	r3, [r7, #2]
 8004a8a:	2b05      	cmp	r3, #5
 8004a8c:	d902      	bls.n	8004a94 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004a8e:	23fc      	movs	r3, #252	@ 0xfc
 8004a90:	75fb      	strb	r3, [r7, #23]
 8004a92:	e05b      	b.n	8004b4c <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8004a94:	787b      	ldrb	r3, [r7, #1]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d106      	bne.n	8004aa8 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	73bb      	strb	r3, [r7, #14]
 8004aa6:	e00a      	b.n	8004abe <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004aa8:	887b      	ldrh	r3, [r7, #2]
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	330c      	adds	r3, #12
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	4413      	add	r3, r2
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8004aba:	2301      	movs	r3, #1
 8004abc:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8004abe:	887b      	ldrh	r3, [r7, #2]
 8004ac0:	2b05      	cmp	r3, #5
 8004ac2:	d841      	bhi.n	8004b48 <VL53L0X_SetLimitCheckEnable+0xe0>
 8004ac4:	a201      	add	r2, pc, #4	@ (adr r2, 8004acc <VL53L0X_SetLimitCheckEnable+0x64>)
 8004ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aca:	bf00      	nop
 8004acc:	08004ae5 	.word	0x08004ae5
 8004ad0:	08004aef 	.word	0x08004aef
 8004ad4:	08004b05 	.word	0x08004b05
 8004ad8:	08004b0f 	.word	0x08004b0f
 8004adc:	08004b19 	.word	0x08004b19
 8004ae0:	08004b31 	.word	0x08004b31

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	7bfa      	ldrb	r2, [r7, #15]
 8004ae8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8004aec:	e02e      	b.n	8004b4c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	461a      	mov	r2, r3
 8004af6:	2144      	movs	r1, #68	@ 0x44
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f003 fde9 	bl	80086d0 <VL53L0X_WrWord>
 8004afe:	4603      	mov	r3, r0
 8004b00:	75fb      	strb	r3, [r7, #23]

			break;
 8004b02:	e023      	b.n	8004b4c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	7bfa      	ldrb	r2, [r7, #15]
 8004b08:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8004b0c:	e01e      	b.n	8004b4c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	7bfa      	ldrb	r2, [r7, #15]
 8004b12:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 8004b16:	e019      	b.n	8004b4c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8004b18:	7bbb      	ldrb	r3, [r7, #14]
 8004b1a:	005b      	lsls	r3, r3, #1
 8004b1c:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8004b1e:	7b7b      	ldrb	r3, [r7, #13]
 8004b20:	22fe      	movs	r2, #254	@ 0xfe
 8004b22:	2160      	movs	r1, #96	@ 0x60
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f003 fdfd 	bl	8008724 <VL53L0X_UpdateByte>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8004b2e:	e00d      	b.n	8004b4c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8004b30:	7bbb      	ldrb	r3, [r7, #14]
 8004b32:	011b      	lsls	r3, r3, #4
 8004b34:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8004b36:	7b7b      	ldrb	r3, [r7, #13]
 8004b38:	22ef      	movs	r2, #239	@ 0xef
 8004b3a:	2160      	movs	r1, #96	@ 0x60
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f003 fdf1 	bl	8008724 <VL53L0X_UpdateByte>
 8004b42:	4603      	mov	r3, r0
 8004b44:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8004b46:	e001      	b.n	8004b4c <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004b48:	23fc      	movs	r3, #252	@ 0xfc
 8004b4a:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004b4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d10f      	bne.n	8004b74 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8004b54:	787b      	ldrb	r3, [r7, #1]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d106      	bne.n	8004b68 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004b5a:	887b      	ldrh	r3, [r7, #2]
 8004b5c:	687a      	ldr	r2, [r7, #4]
 8004b5e:	4413      	add	r3, r2
 8004b60:	2200      	movs	r2, #0
 8004b62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8004b66:	e005      	b.n	8004b74 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004b68:	887b      	ldrh	r3, [r7, #2]
 8004b6a:	687a      	ldr	r2, [r7, #4]
 8004b6c:	4413      	add	r3, r2
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004b74:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3718      	adds	r7, #24
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b087      	sub	sp, #28
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	60f8      	str	r0, [r7, #12]
 8004b88:	460b      	mov	r3, r1
 8004b8a:	607a      	str	r2, [r7, #4]
 8004b8c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004b92:	897b      	ldrh	r3, [r7, #10]
 8004b94:	2b05      	cmp	r3, #5
 8004b96:	d905      	bls.n	8004ba4 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004b98:	23fc      	movs	r3, #252	@ 0xfc
 8004b9a:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	701a      	strb	r2, [r3, #0]
 8004ba2:	e008      	b.n	8004bb6 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004ba4:	897b      	ldrh	r3, [r7, #10]
 8004ba6:	68fa      	ldr	r2, [r7, #12]
 8004ba8:	4413      	add	r3, r2
 8004baa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004bae:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	7dba      	ldrb	r2, [r7, #22]
 8004bb4:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004bb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	371c      	adds	r7, #28
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr
	...

08004bc8 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b086      	sub	sp, #24
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	60f8      	str	r0, [r7, #12]
 8004bd0:	460b      	mov	r3, r1
 8004bd2:	607a      	str	r2, [r7, #4]
 8004bd4:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8004bda:	897b      	ldrh	r3, [r7, #10]
 8004bdc:	68fa      	ldr	r2, [r7, #12]
 8004bde:	4413      	add	r3, r2
 8004be0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004be4:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8004be6:	7dbb      	ldrb	r3, [r7, #22]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d107      	bne.n	8004bfc <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004bec:	897b      	ldrh	r3, [r7, #10]
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	330c      	adds	r3, #12
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	4413      	add	r3, r2
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	605a      	str	r2, [r3, #4]
 8004bfa:	e040      	b.n	8004c7e <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8004bfc:	897b      	ldrh	r3, [r7, #10]
 8004bfe:	2b05      	cmp	r3, #5
 8004c00:	d830      	bhi.n	8004c64 <VL53L0X_SetLimitCheckValue+0x9c>
 8004c02:	a201      	add	r2, pc, #4	@ (adr r2, 8004c08 <VL53L0X_SetLimitCheckValue+0x40>)
 8004c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c08:	08004c21 	.word	0x08004c21
 8004c0c:	08004c29 	.word	0x08004c29
 8004c10:	08004c3f 	.word	0x08004c3f
 8004c14:	08004c47 	.word	0x08004c47
 8004c18:	08004c4f 	.word	0x08004c4f
 8004c1c:	08004c4f 	.word	0x08004c4f

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	687a      	ldr	r2, [r7, #4]
 8004c24:	635a      	str	r2, [r3, #52]	@ 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8004c26:	e01f      	b.n	8004c68 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	461a      	mov	r2, r3
 8004c30:	2144      	movs	r1, #68	@ 0x44
 8004c32:	68f8      	ldr	r0, [r7, #12]
 8004c34:	f003 fd4c 	bl	80086d0 <VL53L0X_WrWord>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8004c3c:	e014      	b.n	8004c68 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	687a      	ldr	r2, [r7, #4]
 8004c42:	63da      	str	r2, [r3, #60]	@ 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8004c44:	e010      	b.n	8004c68 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	687a      	ldr	r2, [r7, #4]
 8004c4a:	641a      	str	r2, [r3, #64]	@ 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8004c4c:	e00c      	b.n	8004c68 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	461a      	mov	r2, r3
 8004c56:	2164      	movs	r1, #100	@ 0x64
 8004c58:	68f8      	ldr	r0, [r7, #12]
 8004c5a:	f003 fd39 	bl	80086d0 <VL53L0X_WrWord>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8004c62:	e001      	b.n	8004c68 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004c64:	23fc      	movs	r3, #252	@ 0xfc
 8004c66:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8004c68:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d106      	bne.n	8004c7e <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004c70:	897b      	ldrh	r3, [r7, #10]
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	330c      	adds	r3, #12
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	4413      	add	r3, r2
 8004c7a:	687a      	ldr	r2, [r7, #4]
 8004c7c:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004c7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3718      	adds	r7, #24
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
 8004c8a:	bf00      	nop

08004c8c <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b088      	sub	sp, #32
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	460b      	mov	r3, r1
 8004c96:	607a      	str	r2, [r7, #4]
 8004c98:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8004ca2:	897b      	ldrh	r3, [r7, #10]
 8004ca4:	2b05      	cmp	r3, #5
 8004ca6:	d847      	bhi.n	8004d38 <VL53L0X_GetLimitCheckValue+0xac>
 8004ca8:	a201      	add	r2, pc, #4	@ (adr r2, 8004cb0 <VL53L0X_GetLimitCheckValue+0x24>)
 8004caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cae:	bf00      	nop
 8004cb0:	08004cc9 	.word	0x08004cc9
 8004cb4:	08004cd5 	.word	0x08004cd5
 8004cb8:	08004cfb 	.word	0x08004cfb
 8004cbc:	08004d07 	.word	0x08004d07
 8004cc0:	08004d13 	.word	0x08004d13
 8004cc4:	08004d13 	.word	0x08004d13

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ccc:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	77bb      	strb	r3, [r7, #30]
		break;
 8004cd2:	e033      	b.n	8004d3c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8004cd4:	f107 0316 	add.w	r3, r7, #22
 8004cd8:	461a      	mov	r2, r3
 8004cda:	2144      	movs	r1, #68	@ 0x44
 8004cdc:	68f8      	ldr	r0, [r7, #12]
 8004cde:	f003 fd7f 	bl	80087e0 <VL53L0X_RdWord>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8004ce6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d102      	bne.n	8004cf4 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8004cee:	8afb      	ldrh	r3, [r7, #22]
 8004cf0:	025b      	lsls	r3, r3, #9
 8004cf2:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	77bb      	strb	r3, [r7, #30]
		break;
 8004cf8:	e020      	b.n	8004d3c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cfe:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8004d00:	2300      	movs	r3, #0
 8004d02:	77bb      	strb	r3, [r7, #30]
		break;
 8004d04:	e01a      	b.n	8004d3c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d0a:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	77bb      	strb	r3, [r7, #30]
		break;
 8004d10:	e014      	b.n	8004d3c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8004d12:	f107 0316 	add.w	r3, r7, #22
 8004d16:	461a      	mov	r2, r3
 8004d18:	2164      	movs	r1, #100	@ 0x64
 8004d1a:	68f8      	ldr	r0, [r7, #12]
 8004d1c:	f003 fd60 	bl	80087e0 <VL53L0X_RdWord>
 8004d20:	4603      	mov	r3, r0
 8004d22:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8004d24:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d102      	bne.n	8004d32 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8004d2c:	8afb      	ldrh	r3, [r7, #22]
 8004d2e:	025b      	lsls	r3, r3, #9
 8004d30:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8004d32:	2300      	movs	r3, #0
 8004d34:	77bb      	strb	r3, [r7, #30]
		break;
 8004d36:	e001      	b.n	8004d3c <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004d38:	23fc      	movs	r3, #252	@ 0xfc
 8004d3a:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004d3c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d12a      	bne.n	8004d9a <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8004d44:	7fbb      	ldrb	r3, [r7, #30]
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d124      	bne.n	8004d94 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8004d4a:	69bb      	ldr	r3, [r7, #24]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d110      	bne.n	8004d72 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8004d50:	897b      	ldrh	r3, [r7, #10]
 8004d52:	68fa      	ldr	r2, [r7, #12]
 8004d54:	330c      	adds	r3, #12
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	4413      	add	r3, r2
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	69ba      	ldr	r2, [r7, #24]
 8004d62:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004d64:	897b      	ldrh	r3, [r7, #10]
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	4413      	add	r3, r2
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8004d70:	e013      	b.n	8004d9a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	69ba      	ldr	r2, [r7, #24]
 8004d76:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004d78:	897b      	ldrh	r3, [r7, #10]
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	330c      	adds	r3, #12
 8004d7e:	009b      	lsls	r3, r3, #2
 8004d80:	4413      	add	r3, r2
 8004d82:	69ba      	ldr	r2, [r7, #24]
 8004d84:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004d86:	897b      	ldrh	r3, [r7, #10]
 8004d88:	68fa      	ldr	r2, [r7, #12]
 8004d8a:	4413      	add	r3, r2
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8004d92:	e002      	b.n	8004d9a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	69ba      	ldr	r2, [r7, #24]
 8004d98:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004d9a:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3720      	adds	r7, #32
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop

08004da8 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b084      	sub	sp, #16
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
 8004db0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004db2:	2300      	movs	r3, #0
 8004db4:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8004db6:	f107 030e 	add.w	r3, r7, #14
 8004dba:	461a      	mov	r2, r3
 8004dbc:	2101      	movs	r1, #1
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f003 fce4 	bl	800878c <VL53L0X_RdByte>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8004dc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d10e      	bne.n	8004dee <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8004dd0:	7bba      	ldrb	r2, [r7, #14]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		if (data & (0x01 << 7))
 8004dd8:	7bbb      	ldrb	r3, [r7, #14]
 8004dda:	b25b      	sxtb	r3, r3
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	da03      	bge.n	8004de8 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	2201      	movs	r2, #1
 8004de4:	701a      	strb	r2, [r3, #0]
 8004de6:	e002      	b.n	8004dee <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	2200      	movs	r2, #0
 8004dec:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004dee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d104      	bne.n	8004e00 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	781a      	ldrb	r2, [r3, #0]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004e00:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3710      	adds	r7, #16
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004e14:	2300      	movs	r3, #0
 8004e16:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8004e18:	f107 030e 	add.w	r3, r7, #14
 8004e1c:	4619      	mov	r1, r3
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f7ff fbec 	bl	80045fc <VL53L0X_GetDeviceMode>
 8004e24:	4603      	mov	r3, r0
 8004e26:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8004e28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d107      	bne.n	8004e40 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8004e30:	7bbb      	ldrb	r3, [r7, #14]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d104      	bne.n	8004e40 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 f898 	bl	8004f6c <VL53L0X_StartMeasurement>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8004e40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d104      	bne.n	8004e52 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f001 fb33 	bl	80064b4 <VL53L0X_measurement_poll_for_completion>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8004e52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d106      	bne.n	8004e68 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8004e5a:	7bbb      	ldrb	r3, [r7, #14]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d103      	bne.n	8004e68 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2203      	movs	r2, #3
 8004e64:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8004e68:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3710      	adds	r7, #16
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}

08004e74 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b086      	sub	sp, #24
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	60b9      	str	r1, [r7, #8]
 8004e7e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004e80:	2300      	movs	r3, #0
 8004e82:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8004e84:	2301      	movs	r3, #1
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	68b9      	ldr	r1, [r7, #8]
 8004e8a:	68f8      	ldr	r0, [r7, #12]
 8004e8c:	f001 fad5 	bl	800643a <VL53L0X_perform_ref_calibration>
 8004e90:	4603      	mov	r3, r0
 8004e92:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8004e94:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3718      	adds	r7, #24
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b086      	sub	sp, #24
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	460b      	mov	r3, r1
 8004eaa:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004eac:	2300      	movs	r3, #0
 8004eae:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8004eb6:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8004eb8:	7dbb      	ldrb	r3, [r7, #22]
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d005      	beq.n	8004eca <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8004ebe:	7dbb      	ldrb	r3, [r7, #22]
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d002      	beq.n	8004eca <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8004ec4:	7dbb      	ldrb	r3, [r7, #22]
 8004ec6:	2b03      	cmp	r3, #3
 8004ec8:	d147      	bne.n	8004f5a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8004eca:	f107 030c 	add.w	r3, r7, #12
 8004ece:	f107 0210 	add.w	r2, r7, #16
 8004ed2:	2101      	movs	r1, #1
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f000 fbb9 	bl	800564c <VL53L0X_GetInterruptThresholds>
 8004eda:	4603      	mov	r3, r0
 8004edc:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8004ee4:	d803      	bhi.n	8004eee <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 8004ee6:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 8004ee8:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8004eec:	d935      	bls.n	8004f5a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8004eee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d131      	bne.n	8004f5a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8004ef6:	78fb      	ldrb	r3, [r7, #3]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d006      	beq.n	8004f0a <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8004efc:	491a      	ldr	r1, [pc, #104]	@ (8004f68 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f002 fcac 	bl	800785c <VL53L0X_load_tuning_settings>
 8004f04:	4603      	mov	r3, r0
 8004f06:	75fb      	strb	r3, [r7, #23]
 8004f08:	e027      	b.n	8004f5a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8004f0a:	2204      	movs	r2, #4
 8004f0c:	21ff      	movs	r1, #255	@ 0xff
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f003 fbba 	bl	8008688 <VL53L0X_WrByte>
 8004f14:	4603      	mov	r3, r0
 8004f16:	461a      	mov	r2, r3
 8004f18:	7dfb      	ldrb	r3, [r7, #23]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8004f1e:	2200      	movs	r2, #0
 8004f20:	2170      	movs	r1, #112	@ 0x70
 8004f22:	6878      	ldr	r0, [r7, #4]
 8004f24:	f003 fbb0 	bl	8008688 <VL53L0X_WrByte>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	7dfb      	ldrb	r3, [r7, #23]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004f32:	2200      	movs	r2, #0
 8004f34:	21ff      	movs	r1, #255	@ 0xff
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f003 fba6 	bl	8008688 <VL53L0X_WrByte>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	461a      	mov	r2, r3
 8004f40:	7dfb      	ldrb	r3, [r7, #23]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8004f46:	2200      	movs	r2, #0
 8004f48:	2180      	movs	r1, #128	@ 0x80
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f003 fb9c 	bl	8008688 <VL53L0X_WrByte>
 8004f50:	4603      	mov	r3, r0
 8004f52:	461a      	mov	r2, r3
 8004f54:	7dfb      	ldrb	r3, [r7, #23]
 8004f56:	4313      	orrs	r3, r2
 8004f58:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 8004f5a:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3718      	adds	r7, #24
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	20000108 	.word	0x20000108

08004f6c <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b086      	sub	sp, #24
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004f74:	2300      	movs	r3, #0
 8004f76:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8004f7c:	f107 030e 	add.w	r3, r7, #14
 8004f80:	4619      	mov	r1, r3
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f7ff fb3a 	bl	80045fc <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004f88:	2201      	movs	r2, #1
 8004f8a:	2180      	movs	r1, #128	@ 0x80
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f003 fb7b 	bl	8008688 <VL53L0X_WrByte>
 8004f92:	4603      	mov	r3, r0
 8004f94:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004f96:	2201      	movs	r2, #1
 8004f98:	21ff      	movs	r1, #255	@ 0xff
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f003 fb74 	bl	8008688 <VL53L0X_WrByte>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	2100      	movs	r1, #0
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f003 fb6d 	bl	8008688 <VL53L0X_WrByte>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 8004fb8:	461a      	mov	r2, r3
 8004fba:	2191      	movs	r1, #145	@ 0x91
 8004fbc:	6878      	ldr	r0, [r7, #4]
 8004fbe:	f003 fb63 	bl	8008688 <VL53L0X_WrByte>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	2100      	movs	r1, #0
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f003 fb5c 	bl	8008688 <VL53L0X_WrByte>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	21ff      	movs	r1, #255	@ 0xff
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f003 fb55 	bl	8008688 <VL53L0X_WrByte>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	2180      	movs	r1, #128	@ 0x80
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f003 fb4e 	bl	8008688 <VL53L0X_WrByte>
 8004fec:	4603      	mov	r3, r0
 8004fee:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8004ff0:	7bbb      	ldrb	r3, [r7, #14]
 8004ff2:	2b03      	cmp	r3, #3
 8004ff4:	d054      	beq.n	80050a0 <VL53L0X_StartMeasurement+0x134>
 8004ff6:	2b03      	cmp	r3, #3
 8004ff8:	dc6c      	bgt.n	80050d4 <VL53L0X_StartMeasurement+0x168>
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d002      	beq.n	8005004 <VL53L0X_StartMeasurement+0x98>
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d034      	beq.n	800506c <VL53L0X_StartMeasurement+0x100>
 8005002:	e067      	b.n	80050d4 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8005004:	2201      	movs	r2, #1
 8005006:	2100      	movs	r1, #0
 8005008:	6878      	ldr	r0, [r7, #4]
 800500a:	f003 fb3d 	bl	8008688 <VL53L0X_WrByte>
 800500e:	4603      	mov	r3, r0
 8005010:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8005012:	7bfb      	ldrb	r3, [r7, #15]
 8005014:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8005016:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d15d      	bne.n	80050da <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 800501e:	2300      	movs	r3, #0
 8005020:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d008      	beq.n	800503a <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 8005028:	f107 030d 	add.w	r3, r7, #13
 800502c:	461a      	mov	r2, r3
 800502e:	2100      	movs	r1, #0
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f003 fbab 	bl	800878c <VL53L0X_RdByte>
 8005036:	4603      	mov	r3, r0
 8005038:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	3301      	adds	r3, #1
 800503e:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8005040:	7b7a      	ldrb	r2, [r7, #13]
 8005042:	7bfb      	ldrb	r3, [r7, #15]
 8005044:	4013      	ands	r3, r2
 8005046:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8005048:	7bfa      	ldrb	r2, [r7, #15]
 800504a:	429a      	cmp	r2, r3
 800504c:	d107      	bne.n	800505e <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 800504e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d103      	bne.n	800505e <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800505c:	d3e1      	bcc.n	8005022 <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8005064:	d339      	bcc.n	80050da <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 8005066:	23f9      	movs	r3, #249	@ 0xf9
 8005068:	75fb      	strb	r3, [r7, #23]

		}

		break;
 800506a:	e036      	b.n	80050da <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800506c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d105      	bne.n	8005080 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8005074:	2101      	movs	r1, #1
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f7ff ff12 	bl	8004ea0 <VL53L0X_CheckAndLoadInterruptSettings>
 800507c:	4603      	mov	r3, r0
 800507e:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8005080:	2202      	movs	r2, #2
 8005082:	2100      	movs	r1, #0
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f003 faff 	bl	8008688 <VL53L0X_WrByte>
 800508a:	4603      	mov	r3, r0
 800508c:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 800508e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d123      	bne.n	80050de <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2204      	movs	r2, #4
 800509a:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 800509e:	e01e      	b.n	80050de <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 80050a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d105      	bne.n	80050b4 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 80050a8:	2101      	movs	r1, #1
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f7ff fef8 	bl	8004ea0 <VL53L0X_CheckAndLoadInterruptSettings>
 80050b0:	4603      	mov	r3, r0
 80050b2:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 80050b4:	2204      	movs	r2, #4
 80050b6:	2100      	movs	r1, #0
 80050b8:	6878      	ldr	r0, [r7, #4]
 80050ba:	f003 fae5 	bl	8008688 <VL53L0X_WrByte>
 80050be:	4603      	mov	r3, r0
 80050c0:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 80050c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d10b      	bne.n	80050e2 <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2204      	movs	r2, #4
 80050ce:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 80050d2:	e006      	b.n	80050e2 <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80050d4:	23f8      	movs	r3, #248	@ 0xf8
 80050d6:	75fb      	strb	r3, [r7, #23]
 80050d8:	e004      	b.n	80050e4 <VL53L0X_StartMeasurement+0x178>
		break;
 80050da:	bf00      	nop
 80050dc:	e002      	b.n	80050e4 <VL53L0X_StartMeasurement+0x178>
		break;
 80050de:	bf00      	nop
 80050e0:	e000      	b.n	80050e4 <VL53L0X_StartMeasurement+0x178>
		break;
 80050e2:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 80050e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3718      	adds	r7, #24
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}

080050f0 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b084      	sub	sp, #16
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
 80050f8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80050fa:	2300      	movs	r3, #0
 80050fc:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8005104:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8005106:	7bbb      	ldrb	r3, [r7, #14]
 8005108:	2b04      	cmp	r3, #4
 800510a:	d112      	bne.n	8005132 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 800510c:	f107 0308 	add.w	r3, r7, #8
 8005110:	4619      	mov	r1, r3
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f000 fb0e 	bl	8005734 <VL53L0X_GetInterruptMaskStatus>
 8005118:	4603      	mov	r3, r0
 800511a:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	2b04      	cmp	r3, #4
 8005120:	d103      	bne.n	800512a <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	2201      	movs	r2, #1
 8005126:	701a      	strb	r2, [r3, #0]
 8005128:	e01c      	b.n	8005164 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	2200      	movs	r2, #0
 800512e:	701a      	strb	r2, [r3, #0]
 8005130:	e018      	b.n	8005164 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8005132:	f107 030d 	add.w	r3, r7, #13
 8005136:	461a      	mov	r2, r3
 8005138:	2114      	movs	r1, #20
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f003 fb26 	bl	800878c <VL53L0X_RdByte>
 8005140:	4603      	mov	r3, r0
 8005142:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8005144:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d10b      	bne.n	8005164 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 800514c:	7b7b      	ldrb	r3, [r7, #13]
 800514e:	f003 0301 	and.w	r3, r3, #1
 8005152:	2b00      	cmp	r3, #0
 8005154:	d003      	beq.n	800515e <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	2201      	movs	r2, #1
 800515a:	701a      	strb	r2, [r3, #0]
 800515c:	e002      	b.n	8005164 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	2200      	movs	r2, #0
 8005162:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005164:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005168:	4618      	mov	r0, r3
 800516a:	3710      	adds	r7, #16
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}

08005170 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8005170:	b5b0      	push	{r4, r5, r7, lr}
 8005172:	b096      	sub	sp, #88	@ 0x58
 8005174:	af02      	add	r7, sp, #8
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800517a:	2300      	movs	r3, #0
 800517c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8005180:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8005184:	230c      	movs	r3, #12
 8005186:	2114      	movs	r1, #20
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f003 fa51 	bl	8008630 <VL53L0X_ReadMulti>
 800518e:	4603      	mov	r3, r0
 8005190:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8005194:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8005198:	2b00      	cmp	r3, #0
 800519a:	f040 80c8 	bne.w	800532e <VL53L0X_GetRangingMeasurementData+0x1be>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	2200      	movs	r2, #0
 80051a2:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	2200      	movs	r2, #0
 80051a8:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 80051aa:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80051ae:	021b      	lsls	r3, r3, #8
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80051b6:	4413      	add	r3, r2
 80051b8:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	2200      	movs	r2, #0
 80051c0:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 80051c2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80051c6:	021b      	lsls	r3, r3, #8
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80051ce:	4413      	add	r3, r2
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	025b      	lsls	r3, r3, #9
 80051d4:	647b      	str	r3, [r7, #68]	@ 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80051da:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 80051dc:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80051e0:	021b      	lsls	r3, r3, #8
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80051e8:	4413      	add	r3, r2
 80051ea:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 80051ee:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80051f2:	025a      	lsls	r2, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 80051f8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80051fc:	021b      	lsls	r3, r3, #8
 80051fe:	b29b      	uxth	r3, r3
 8005200:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005204:	4413      	add	r3, r2
 8005206:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8005210:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8005212:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005216:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f8b3 3152 	ldrh.w	r3, [r3, #338]	@ 0x152
 8005220:	87bb      	strh	r3, [r7, #60]	@ 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8005228:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 800522c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800522e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005232:	d046      	beq.n	80052c2 <VL53L0X_GetRangingMeasurementData+0x152>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8005234:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8005236:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800523a:	fb02 f303 	mul.w	r3, r2, r3
 800523e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8005242:	4a58      	ldr	r2, [pc, #352]	@ (80053a4 <VL53L0X_GetRangingMeasurementData+0x234>)
 8005244:	fb82 1203 	smull	r1, r2, r2, r3
 8005248:	1192      	asrs	r2, r2, #6
 800524a:	17db      	asrs	r3, r3, #31
 800524c:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 800524e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6a1b      	ldr	r3, [r3, #32]
 8005256:	873b      	strh	r3, [r7, #56]	@ 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	7f1b      	ldrb	r3, [r3, #28]
 800525c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8005260:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005264:	2b00      	cmp	r3, #0
 8005266:	d02c      	beq.n	80052c2 <VL53L0X_GetRangingMeasurementData+0x152>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8005268:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800526a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800526e:	fb02 f303 	mul.w	r3, r2, r3
 8005272:	121a      	asrs	r2, r3, #8
					<= 0) {
 8005274:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
				if ((SignalRate
 8005276:	429a      	cmp	r2, r3
 8005278:	d10d      	bne.n	8005296 <VL53L0X_GetRangingMeasurementData+0x126>
					if (RangeFractionalEnable)
 800527a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800527e:	2b00      	cmp	r3, #0
 8005280:	d004      	beq.n	800528c <VL53L0X_GetRangingMeasurementData+0x11c>
						XtalkRangeMilliMeter = 8888;
 8005282:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 8005286:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800528a:	e016      	b.n	80052ba <VL53L0X_GetRangingMeasurementData+0x14a>
					else
						XtalkRangeMilliMeter = 8888
 800528c:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 8005290:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8005294:	e011      	b.n	80052ba <VL53L0X_GetRangingMeasurementData+0x14a>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8005296:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800529a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800529c:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 80052a0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80052a2:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 80052a6:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 80052aa:	121b      	asrs	r3, r3, #8
 80052ac:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 80052ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052b0:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 80052b2:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 80052b6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 80052ba:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80052be:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
			}

		}

		if (RangeFractionalEnable) {
 80052c2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d00d      	beq.n	80052e6 <VL53L0X_GetRangingMeasurementData+0x176>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 80052ca:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80052ce:	089b      	lsrs	r3, r3, #2
 80052d0:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 80052d6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	019b      	lsls	r3, r3, #6
 80052de:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	75da      	strb	r2, [r3, #23]
 80052e4:	e006      	b.n	80052f4 <VL53L0X_GetRangingMeasurementData+0x184>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80052ec:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	2200      	movs	r2, #0
 80052f2:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 80052f4:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80052f8:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80052fc:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 8005300:	9301      	str	r3, [sp, #4]
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	9300      	str	r3, [sp, #0]
 8005306:	4613      	mov	r3, r2
 8005308:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f002 ff44 	bl	8008198 <VL53L0X_get_pal_range_status>
 8005310:	4603      	mov	r3, r0
 8005312:	461a      	mov	r2, r3
 8005314:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8005318:	4313      	orrs	r3, r2
 800531a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 800531e:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8005322:	2b00      	cmp	r3, #0
 8005324:	d103      	bne.n	800532e <VL53L0X_GetRangingMeasurementData+0x1be>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8005326:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800532e:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8005332:	2b00      	cmp	r3, #0
 8005334:	d12f      	bne.n	8005396 <VL53L0X_GetRangingMeasurementData+0x226>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f107 040c 	add.w	r4, r7, #12
 800533c:	f103 0550 	add.w	r5, r3, #80	@ 0x50
 8005340:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005342:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005344:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005348:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8005350:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8005356:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 800535e:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8005364:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 800536a:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8005370:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8005376:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 800537c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 8005386:	f107 050c 	add.w	r5, r7, #12
 800538a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800538c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800538e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005392:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005396:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 800539a:	4618      	mov	r0, r3
 800539c:	3750      	adds	r7, #80	@ 0x50
 800539e:	46bd      	mov	sp, r7
 80053a0:	bdb0      	pop	{r4, r5, r7, pc}
 80053a2:	bf00      	nop
 80053a4:	10624dd3 	.word	0x10624dd3

080053a8 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b084      	sub	sp, #16
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80053b2:	2300      	movs	r3, #0
 80053b4:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 80053b6:	2100      	movs	r1, #0
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f7ff f8f3 	bl	80045a4 <VL53L0X_SetDeviceMode>
 80053be:	4603      	mov	r3, r0
 80053c0:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80053c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d104      	bne.n	80053d4 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f7ff fd1e 	bl	8004e0c <VL53L0X_PerformSingleMeasurement>
 80053d0:	4603      	mov	r3, r0
 80053d2:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 80053d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d105      	bne.n	80053e8 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 80053dc:	6839      	ldr	r1, [r7, #0]
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f7ff fec6 	bl	8005170 <VL53L0X_GetRangingMeasurementData>
 80053e4:	4603      	mov	r3, r0
 80053e6:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 80053e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d105      	bne.n	80053fc <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80053f0:	2100      	movs	r1, #0
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f000 f95e 	bl	80056b4 <VL53L0X_ClearInterruptMask>
 80053f8:	4603      	mov	r3, r0
 80053fa:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 80053fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005400:	4618      	mov	r0, r3
 8005402:	3710      	adds	r7, #16
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}

08005408 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b084      	sub	sp, #16
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	4608      	mov	r0, r1
 8005412:	4611      	mov	r1, r2
 8005414:	461a      	mov	r2, r3
 8005416:	4603      	mov	r3, r0
 8005418:	70fb      	strb	r3, [r7, #3]
 800541a:	460b      	mov	r3, r1
 800541c:	70bb      	strb	r3, [r7, #2]
 800541e:	4613      	mov	r3, r2
 8005420:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005422:	2300      	movs	r3, #0
 8005424:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 8005426:	78fb      	ldrb	r3, [r7, #3]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d002      	beq.n	8005432 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 800542c:	23f6      	movs	r3, #246	@ 0xf6
 800542e:	73fb      	strb	r3, [r7, #15]
 8005430:	e105      	b.n	800563e <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8005432:	78bb      	ldrb	r3, [r7, #2]
 8005434:	2b14      	cmp	r3, #20
 8005436:	d110      	bne.n	800545a <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8005438:	7e3b      	ldrb	r3, [r7, #24]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d102      	bne.n	8005444 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 800543e:	2310      	movs	r3, #16
 8005440:	73bb      	strb	r3, [r7, #14]
 8005442:	e001      	b.n	8005448 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8005444:	2301      	movs	r3, #1
 8005446:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8005448:	7bbb      	ldrb	r3, [r7, #14]
 800544a:	461a      	mov	r2, r3
 800544c:	2184      	movs	r1, #132	@ 0x84
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f003 f91a 	bl	8008688 <VL53L0X_WrByte>
 8005454:	4603      	mov	r3, r0
 8005456:	73fb      	strb	r3, [r7, #15]
 8005458:	e0f1      	b.n	800563e <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800545a:	78bb      	ldrb	r3, [r7, #2]
 800545c:	2b15      	cmp	r3, #21
 800545e:	f040 8097 	bne.w	8005590 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005462:	2201      	movs	r2, #1
 8005464:	21ff      	movs	r1, #255	@ 0xff
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f003 f90e 	bl	8008688 <VL53L0X_WrByte>
 800546c:	4603      	mov	r3, r0
 800546e:	461a      	mov	r2, r3
 8005470:	7bfb      	ldrb	r3, [r7, #15]
 8005472:	4313      	orrs	r3, r2
 8005474:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005476:	2200      	movs	r2, #0
 8005478:	2100      	movs	r1, #0
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f003 f904 	bl	8008688 <VL53L0X_WrByte>
 8005480:	4603      	mov	r3, r0
 8005482:	461a      	mov	r2, r3
 8005484:	7bfb      	ldrb	r3, [r7, #15]
 8005486:	4313      	orrs	r3, r2
 8005488:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800548a:	2200      	movs	r2, #0
 800548c:	21ff      	movs	r1, #255	@ 0xff
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f003 f8fa 	bl	8008688 <VL53L0X_WrByte>
 8005494:	4603      	mov	r3, r0
 8005496:	461a      	mov	r2, r3
 8005498:	7bfb      	ldrb	r3, [r7, #15]
 800549a:	4313      	orrs	r3, r2
 800549c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800549e:	2201      	movs	r2, #1
 80054a0:	2180      	movs	r1, #128	@ 0x80
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f003 f8f0 	bl	8008688 <VL53L0X_WrByte>
 80054a8:	4603      	mov	r3, r0
 80054aa:	461a      	mov	r2, r3
 80054ac:	7bfb      	ldrb	r3, [r7, #15]
 80054ae:	4313      	orrs	r3, r2
 80054b0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 80054b2:	2202      	movs	r2, #2
 80054b4:	2185      	movs	r1, #133	@ 0x85
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f003 f8e6 	bl	8008688 <VL53L0X_WrByte>
 80054bc:	4603      	mov	r3, r0
 80054be:	461a      	mov	r2, r3
 80054c0:	7bfb      	ldrb	r3, [r7, #15]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 80054c6:	2204      	movs	r2, #4
 80054c8:	21ff      	movs	r1, #255	@ 0xff
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f003 f8dc 	bl	8008688 <VL53L0X_WrByte>
 80054d0:	4603      	mov	r3, r0
 80054d2:	461a      	mov	r2, r3
 80054d4:	7bfb      	ldrb	r3, [r7, #15]
 80054d6:	4313      	orrs	r3, r2
 80054d8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 80054da:	2200      	movs	r2, #0
 80054dc:	21cd      	movs	r1, #205	@ 0xcd
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f003 f8d2 	bl	8008688 <VL53L0X_WrByte>
 80054e4:	4603      	mov	r3, r0
 80054e6:	461a      	mov	r2, r3
 80054e8:	7bfb      	ldrb	r3, [r7, #15]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 80054ee:	2211      	movs	r2, #17
 80054f0:	21cc      	movs	r1, #204	@ 0xcc
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f003 f8c8 	bl	8008688 <VL53L0X_WrByte>
 80054f8:	4603      	mov	r3, r0
 80054fa:	461a      	mov	r2, r3
 80054fc:	7bfb      	ldrb	r3, [r7, #15]
 80054fe:	4313      	orrs	r3, r2
 8005500:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8005502:	2207      	movs	r2, #7
 8005504:	21ff      	movs	r1, #255	@ 0xff
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f003 f8be 	bl	8008688 <VL53L0X_WrByte>
 800550c:	4603      	mov	r3, r0
 800550e:	461a      	mov	r2, r3
 8005510:	7bfb      	ldrb	r3, [r7, #15]
 8005512:	4313      	orrs	r3, r2
 8005514:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8005516:	2200      	movs	r2, #0
 8005518:	21be      	movs	r1, #190	@ 0xbe
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f003 f8b4 	bl	8008688 <VL53L0X_WrByte>
 8005520:	4603      	mov	r3, r0
 8005522:	461a      	mov	r2, r3
 8005524:	7bfb      	ldrb	r3, [r7, #15]
 8005526:	4313      	orrs	r3, r2
 8005528:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800552a:	2206      	movs	r2, #6
 800552c:	21ff      	movs	r1, #255	@ 0xff
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f003 f8aa 	bl	8008688 <VL53L0X_WrByte>
 8005534:	4603      	mov	r3, r0
 8005536:	461a      	mov	r2, r3
 8005538:	7bfb      	ldrb	r3, [r7, #15]
 800553a:	4313      	orrs	r3, r2
 800553c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 800553e:	2209      	movs	r2, #9
 8005540:	21cc      	movs	r1, #204	@ 0xcc
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f003 f8a0 	bl	8008688 <VL53L0X_WrByte>
 8005548:	4603      	mov	r3, r0
 800554a:	461a      	mov	r2, r3
 800554c:	7bfb      	ldrb	r3, [r7, #15]
 800554e:	4313      	orrs	r3, r2
 8005550:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8005552:	2200      	movs	r2, #0
 8005554:	21ff      	movs	r1, #255	@ 0xff
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f003 f896 	bl	8008688 <VL53L0X_WrByte>
 800555c:	4603      	mov	r3, r0
 800555e:	461a      	mov	r2, r3
 8005560:	7bfb      	ldrb	r3, [r7, #15]
 8005562:	4313      	orrs	r3, r2
 8005564:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005566:	2201      	movs	r2, #1
 8005568:	21ff      	movs	r1, #255	@ 0xff
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f003 f88c 	bl	8008688 <VL53L0X_WrByte>
 8005570:	4603      	mov	r3, r0
 8005572:	461a      	mov	r2, r3
 8005574:	7bfb      	ldrb	r3, [r7, #15]
 8005576:	4313      	orrs	r3, r2
 8005578:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800557a:	2200      	movs	r2, #0
 800557c:	2100      	movs	r1, #0
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f003 f882 	bl	8008688 <VL53L0X_WrByte>
 8005584:	4603      	mov	r3, r0
 8005586:	461a      	mov	r2, r3
 8005588:	7bfb      	ldrb	r3, [r7, #15]
 800558a:	4313      	orrs	r3, r2
 800558c:	73fb      	strb	r3, [r7, #15]
 800558e:	e056      	b.n	800563e <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8005590:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d120      	bne.n	80055da <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 8005598:	787b      	ldrb	r3, [r7, #1]
 800559a:	2b04      	cmp	r3, #4
 800559c:	d81b      	bhi.n	80055d6 <VL53L0X_SetGpioConfig+0x1ce>
 800559e:	a201      	add	r2, pc, #4	@ (adr r2, 80055a4 <VL53L0X_SetGpioConfig+0x19c>)
 80055a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055a4:	080055b9 	.word	0x080055b9
 80055a8:	080055bf 	.word	0x080055bf
 80055ac:	080055c5 	.word	0x080055c5
 80055b0:	080055cb 	.word	0x080055cb
 80055b4:	080055d1 	.word	0x080055d1
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 80055b8:	2300      	movs	r3, #0
 80055ba:	73bb      	strb	r3, [r7, #14]
				break;
 80055bc:	e00d      	b.n	80055da <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 80055be:	2301      	movs	r3, #1
 80055c0:	73bb      	strb	r3, [r7, #14]
				break;
 80055c2:	e00a      	b.n	80055da <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 80055c4:	2302      	movs	r3, #2
 80055c6:	73bb      	strb	r3, [r7, #14]
				break;
 80055c8:	e007      	b.n	80055da <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 80055ca:	2303      	movs	r3, #3
 80055cc:	73bb      	strb	r3, [r7, #14]
				break;
 80055ce:	e004      	b.n	80055da <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 80055d0:	2304      	movs	r3, #4
 80055d2:	73bb      	strb	r3, [r7, #14]
				break;
 80055d4:	e001      	b.n	80055da <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 80055d6:	23f5      	movs	r3, #245	@ 0xf5
 80055d8:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 80055da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d107      	bne.n	80055f2 <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 80055e2:	7bbb      	ldrb	r3, [r7, #14]
 80055e4:	461a      	mov	r2, r3
 80055e6:	210a      	movs	r1, #10
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f003 f84d 	bl	8008688 <VL53L0X_WrByte>
 80055ee:	4603      	mov	r3, r0
 80055f0:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 80055f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d10f      	bne.n	800561a <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 80055fa:	7e3b      	ldrb	r3, [r7, #24]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d102      	bne.n	8005606 <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 8005600:	2300      	movs	r3, #0
 8005602:	73bb      	strb	r3, [r7, #14]
 8005604:	e001      	b.n	800560a <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 8005606:	2310      	movs	r3, #16
 8005608:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 800560a:	7bbb      	ldrb	r3, [r7, #14]
 800560c:	22ef      	movs	r2, #239	@ 0xef
 800560e:	2184      	movs	r1, #132	@ 0x84
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f003 f887 	bl	8008724 <VL53L0X_UpdateByte>
 8005616:	4603      	mov	r3, r0
 8005618:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 800561a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d103      	bne.n	800562a <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	787a      	ldrb	r2, [r7, #1]
 8005626:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 800562a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d105      	bne.n	800563e <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8005632:	2100      	movs	r1, #0
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f000 f83d 	bl	80056b4 <VL53L0X_ClearInterruptMask>
 800563a:	4603      	mov	r3, r0
 800563c:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 800563e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005642:	4618      	mov	r0, r3
 8005644:	3710      	adds	r7, #16
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop

0800564c <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b086      	sub	sp, #24
 8005650:	af00      	add	r7, sp, #0
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	607a      	str	r2, [r7, #4]
 8005656:	603b      	str	r3, [r7, #0]
 8005658:	460b      	mov	r3, r1
 800565a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800565c:	2300      	movs	r3, #0
 800565e:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8005660:	f107 0314 	add.w	r3, r7, #20
 8005664:	461a      	mov	r2, r3
 8005666:	210e      	movs	r1, #14
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	f003 f8b9 	bl	80087e0 <VL53L0X_RdWord>
 800566e:	4603      	mov	r3, r0
 8005670:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8005672:	8abb      	ldrh	r3, [r7, #20]
 8005674:	045a      	lsls	r2, r3, #17
 8005676:	4b0e      	ldr	r3, [pc, #56]	@ (80056b0 <VL53L0X_GetInterruptThresholds+0x64>)
 8005678:	4013      	ands	r3, r2
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800567e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d10e      	bne.n	80056a4 <VL53L0X_GetInterruptThresholds+0x58>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8005686:	f107 0314 	add.w	r3, r7, #20
 800568a:	461a      	mov	r2, r3
 800568c:	210c      	movs	r1, #12
 800568e:	68f8      	ldr	r0, [r7, #12]
 8005690:	f003 f8a6 	bl	80087e0 <VL53L0X_RdWord>
 8005694:	4603      	mov	r3, r0
 8005696:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8005698:	8abb      	ldrh	r3, [r7, #20]
 800569a:	045a      	lsls	r2, r3, #17
 800569c:	4b04      	ldr	r3, [pc, #16]	@ (80056b0 <VL53L0X_GetInterruptThresholds+0x64>)
 800569e:	4013      	ands	r3, r2
		*pThresholdHigh =
 80056a0:	683a      	ldr	r2, [r7, #0]
 80056a2:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80056a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3718      	adds	r7, #24
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	1ffe0000 	.word	0x1ffe0000

080056b4 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80056be:	2300      	movs	r3, #0
 80056c0:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 80056c2:	2300      	movs	r3, #0
 80056c4:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 80056c6:	2201      	movs	r2, #1
 80056c8:	210b      	movs	r1, #11
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f002 ffdc 	bl	8008688 <VL53L0X_WrByte>
 80056d0:	4603      	mov	r3, r0
 80056d2:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 80056d4:	2200      	movs	r2, #0
 80056d6:	210b      	movs	r1, #11
 80056d8:	6878      	ldr	r0, [r7, #4]
 80056da:	f002 ffd5 	bl	8008688 <VL53L0X_WrByte>
 80056de:	4603      	mov	r3, r0
 80056e0:	461a      	mov	r2, r3
 80056e2:	7bfb      	ldrb	r3, [r7, #15]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 80056e8:	f107 030d 	add.w	r3, r7, #13
 80056ec:	461a      	mov	r2, r3
 80056ee:	2113      	movs	r1, #19
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	f003 f84b 	bl	800878c <VL53L0X_RdByte>
 80056f6:	4603      	mov	r3, r0
 80056f8:	461a      	mov	r2, r3
 80056fa:	7bfb      	ldrb	r3, [r7, #15]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 8005700:	7bbb      	ldrb	r3, [r7, #14]
 8005702:	3301      	adds	r3, #1
 8005704:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8005706:	7b7b      	ldrb	r3, [r7, #13]
 8005708:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 800570c:	2b00      	cmp	r3, #0
 800570e:	d006      	beq.n	800571e <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 8005710:	7bbb      	ldrb	r3, [r7, #14]
 8005712:	2b02      	cmp	r3, #2
 8005714:	d803      	bhi.n	800571e <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8005716:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d0d3      	beq.n	80056c6 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800571e:	7bbb      	ldrb	r3, [r7, #14]
 8005720:	2b02      	cmp	r3, #2
 8005722:	d901      	bls.n	8005728 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8005724:	23f4      	movs	r3, #244	@ 0xf4
 8005726:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8005728:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800572c:	4618      	mov	r0, r3
 800572e:	3710      	adds	r7, #16
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}

08005734 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b084      	sub	sp, #16
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800573e:	2300      	movs	r3, #0
 8005740:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 8005742:	f107 030e 	add.w	r3, r7, #14
 8005746:	461a      	mov	r2, r3
 8005748:	2113      	movs	r1, #19
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f003 f81e 	bl	800878c <VL53L0X_RdByte>
 8005750:	4603      	mov	r3, r0
 8005752:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 8005754:	7bbb      	ldrb	r3, [r7, #14]
 8005756:	f003 0207 	and.w	r2, r3, #7
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800575e:	7bbb      	ldrb	r3, [r7, #14]
 8005760:	f003 0318 	and.w	r3, r3, #24
 8005764:	2b00      	cmp	r3, #0
 8005766:	d001      	beq.n	800576c <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8005768:	23fa      	movs	r3, #250	@ 0xfa
 800576a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800576c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005770:	4618      	mov	r0, r3
 8005772:	3710      	adds	r7, #16
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b086      	sub	sp, #24
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005784:	2300      	movs	r3, #0
 8005786:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8005788:	687a      	ldr	r2, [r7, #4]
 800578a:	68b9      	ldr	r1, [r7, #8]
 800578c:	68f8      	ldr	r0, [r7, #12]
 800578e:	f000 fa03 	bl	8005b98 <VL53L0X_perform_ref_spad_management>
 8005792:	4603      	mov	r3, r0
 8005794:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8005796:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800579a:	4618      	mov	r0, r3
 800579c:	3718      	adds	r7, #24
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}

080057a2 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 80057a2:	b580      	push	{r7, lr}
 80057a4:	b084      	sub	sp, #16
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	6078      	str	r0, [r7, #4]
 80057aa:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80057ac:	2300      	movs	r3, #0
 80057ae:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 80057b0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80057b4:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 80057b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80057ba:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 80057bc:	f107 0308 	add.w	r3, r7, #8
 80057c0:	461a      	mov	r2, r3
 80057c2:	2128      	movs	r1, #40	@ 0x28
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f003 f80b 	bl	80087e0 <VL53L0X_RdWord>
 80057ca:	4603      	mov	r3, r0
 80057cc:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 80057ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d11e      	bne.n	8005814 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 80057d6:	893b      	ldrh	r3, [r7, #8]
 80057d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057dc:	b29b      	uxth	r3, r3
 80057de:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 80057e0:	893b      	ldrh	r3, [r7, #8]
 80057e2:	461a      	mov	r2, r3
 80057e4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80057e8:	429a      	cmp	r2, r3
 80057ea:	dd0b      	ble.n	8005804 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 80057ec:	893a      	ldrh	r2, [r7, #8]
 80057ee:	897b      	ldrh	r3, [r7, #10]
 80057f0:	1ad3      	subs	r3, r2, r3
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	b21b      	sxth	r3, r3
 80057f6:	461a      	mov	r2, r3
					* 250;
 80057f8:	23fa      	movs	r3, #250	@ 0xfa
 80057fa:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	601a      	str	r2, [r3, #0]
 8005802:	e007      	b.n	8005814 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8005804:	893b      	ldrh	r3, [r7, #8]
 8005806:	b21b      	sxth	r3, r3
 8005808:	461a      	mov	r2, r3
 800580a:	23fa      	movs	r3, #250	@ 0xfa
 800580c:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8005814:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005818:	4618      	mov	r0, r3
 800581a:	3710      	adds	r7, #16
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}

08005820 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8005820:	b480      	push	{r7}
 8005822:	b08b      	sub	sp, #44	@ 0x2c
 8005824:	af00      	add	r7, sp, #0
 8005826:	60f8      	str	r0, [r7, #12]
 8005828:	60b9      	str	r1, [r7, #8]
 800582a:	607a      	str	r2, [r7, #4]
 800582c:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800582e:	2308      	movs	r3, #8
 8005830:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 8005832:	2300      	movs	r3, #0
 8005834:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	f04f 32ff 	mov.w	r2, #4294967295
 800583c:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800583e:	687a      	ldr	r2, [r7, #4]
 8005840:	69bb      	ldr	r3, [r7, #24]
 8005842:	fbb2 f3f3 	udiv	r3, r2, r3
 8005846:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	69ba      	ldr	r2, [r7, #24]
 800584c:	fbb3 f2f2 	udiv	r2, r3, r2
 8005850:	69b9      	ldr	r1, [r7, #24]
 8005852:	fb01 f202 	mul.w	r2, r1, r2
 8005856:	1a9b      	subs	r3, r3, r2
 8005858:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	627b      	str	r3, [r7, #36]	@ 0x24
 800585e:	e030      	b.n	80058c2 <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 8005860:	2300      	movs	r3, #0
 8005862:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8005864:	68fa      	ldr	r2, [r7, #12]
 8005866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005868:	4413      	add	r3, r2
 800586a:	781b      	ldrb	r3, [r3, #0]
 800586c:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800586e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	429a      	cmp	r2, r3
 8005874:	d11e      	bne.n	80058b4 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 8005876:	7ffa      	ldrb	r2, [r7, #31]
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	fa42 f303 	asr.w	r3, r2, r3
 800587e:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8005884:	e016      	b.n	80058b4 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8005886:	7ffb      	ldrb	r3, [r7, #31]
 8005888:	f003 0301 	and.w	r3, r3, #1
 800588c:	2b00      	cmp	r3, #0
 800588e:	d00b      	beq.n	80058a8 <get_next_good_spad+0x88>
				success = 1;
 8005890:	2301      	movs	r3, #1
 8005892:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8005894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005896:	69ba      	ldr	r2, [r7, #24]
 8005898:	fb03 f202 	mul.w	r2, r3, r2
 800589c:	6a3b      	ldr	r3, [r7, #32]
 800589e:	4413      	add	r3, r2
 80058a0:	461a      	mov	r2, r3
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	601a      	str	r2, [r3, #0]
				break;
 80058a6:	e009      	b.n	80058bc <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 80058a8:	7ffb      	ldrb	r3, [r7, #31]
 80058aa:	085b      	lsrs	r3, r3, #1
 80058ac:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 80058ae:	6a3b      	ldr	r3, [r7, #32]
 80058b0:	3301      	adds	r3, #1
 80058b2:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 80058b4:	6a3a      	ldr	r2, [r7, #32]
 80058b6:	69bb      	ldr	r3, [r7, #24]
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d3e4      	bcc.n	8005886 <get_next_good_spad+0x66>
				coarseIndex++) {
 80058bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058be:	3301      	adds	r3, #1
 80058c0:	627b      	str	r3, [r7, #36]	@ 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80058c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d202      	bcs.n	80058d0 <get_next_good_spad+0xb0>
 80058ca:	7fbb      	ldrb	r3, [r7, #30]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d0c7      	beq.n	8005860 <get_next_good_spad+0x40>
		}
	}
}
 80058d0:	bf00      	nop
 80058d2:	372c      	adds	r7, #44	@ 0x2c
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr

080058dc <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 80058e4:	2301      	movs	r3, #1
 80058e6:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	099b      	lsrs	r3, r3, #6
 80058ec:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 80058ee:	4a07      	ldr	r2, [pc, #28]	@ (800590c <is_aperture+0x30>)
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d101      	bne.n	80058fe <is_aperture+0x22>
		isAperture = 0;
 80058fa:	2300      	movs	r3, #0
 80058fc:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 80058fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005900:	4618      	mov	r0, r3
 8005902:	3714      	adds	r7, #20
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr
 800590c:	200002c0 	.word	0x200002c0

08005910 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8005910:	b480      	push	{r7}
 8005912:	b089      	sub	sp, #36	@ 0x24
 8005914:	af00      	add	r7, sp, #0
 8005916:	60f8      	str	r0, [r7, #12]
 8005918:	60b9      	str	r1, [r7, #8]
 800591a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800591c:	2300      	movs	r3, #0
 800591e:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 8005920:	2308      	movs	r3, #8
 8005922:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8005924:	687a      	ldr	r2, [r7, #4]
 8005926:	69bb      	ldr	r3, [r7, #24]
 8005928:	fbb2 f3f3 	udiv	r3, r2, r3
 800592c:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	69ba      	ldr	r2, [r7, #24]
 8005932:	fbb3 f2f2 	udiv	r2, r3, r2
 8005936:	69b9      	ldr	r1, [r7, #24]
 8005938:	fb01 f202 	mul.w	r2, r1, r2
 800593c:	1a9b      	subs	r3, r3, r2
 800593e:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 8005940:	697a      	ldr	r2, [r7, #20]
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	429a      	cmp	r2, r3
 8005946:	d302      	bcc.n	800594e <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005948:	23ce      	movs	r3, #206	@ 0xce
 800594a:	77fb      	strb	r3, [r7, #31]
 800594c:	e010      	b.n	8005970 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800594e:	68fa      	ldr	r2, [r7, #12]
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	4413      	add	r3, r2
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	b25a      	sxtb	r2, r3
 8005958:	2101      	movs	r1, #1
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	fa01 f303 	lsl.w	r3, r1, r3
 8005960:	b25b      	sxtb	r3, r3
 8005962:	4313      	orrs	r3, r2
 8005964:	b259      	sxtb	r1, r3
 8005966:	68fa      	ldr	r2, [r7, #12]
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	4413      	add	r3, r2
 800596c:	b2ca      	uxtb	r2, r1
 800596e:	701a      	strb	r2, [r3, #0]

	return status;
 8005970:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8005974:	4618      	mov	r0, r3
 8005976:	3724      	adds	r7, #36	@ 0x24
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr

08005980 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 800598a:	2306      	movs	r3, #6
 800598c:	683a      	ldr	r2, [r7, #0]
 800598e:	21b0      	movs	r1, #176	@ 0xb0
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f002 fe1d 	bl	80085d0 <VL53L0X_WriteMulti>
 8005996:	4603      	mov	r3, r0
 8005998:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 800599a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3710      	adds	r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}

080059a6 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80059a6:	b580      	push	{r7, lr}
 80059a8:	b084      	sub	sp, #16
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	6078      	str	r0, [r7, #4]
 80059ae:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 80059b0:	2306      	movs	r3, #6
 80059b2:	683a      	ldr	r2, [r7, #0]
 80059b4:	21b0      	movs	r1, #176	@ 0xb0
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f002 fe3a 	bl	8008630 <VL53L0X_ReadMulti>
 80059bc:	4603      	mov	r3, r0
 80059be:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 80059c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3710      	adds	r7, #16
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}

080059cc <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b08c      	sub	sp, #48	@ 0x30
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	60f8      	str	r0, [r7, #12]
 80059d4:	607a      	str	r2, [r7, #4]
 80059d6:	603b      	str	r3, [r7, #0]
 80059d8:	460b      	mov	r3, r1
 80059da:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80059dc:	2300      	movs	r3, #0
 80059de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 80059e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80059e4:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 80059e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80059e8:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80059ea:	2300      	movs	r3, #0
 80059ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059ee:	e02b      	b.n	8005a48 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 80059f0:	f107 031c 	add.w	r3, r7, #28
 80059f4:	6a3a      	ldr	r2, [r7, #32]
 80059f6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f7ff ff11 	bl	8005820 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 80059fe:	69fb      	ldr	r3, [r7, #28]
 8005a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a04:	d103      	bne.n	8005a0e <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005a06:	23ce      	movs	r3, #206	@ 0xce
 8005a08:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 8005a0c:	e020      	b.n	8005a50 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	461a      	mov	r2, r3
 8005a12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a14:	4413      	add	r3, r2
 8005a16:	4618      	mov	r0, r3
 8005a18:	f7ff ff60 	bl	80058dc <is_aperture>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	461a      	mov	r2, r3
 8005a20:	7afb      	ldrb	r3, [r7, #11]
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d003      	beq.n	8005a2e <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005a26:	23ce      	movs	r3, #206	@ 0xce
 8005a28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 8005a2c:	e010      	b.n	8005a50 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 8005a2e:	69fb      	ldr	r3, [r7, #28]
 8005a30:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 8005a32:	6a3a      	ldr	r2, [r7, #32]
 8005a34:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005a36:	6838      	ldr	r0, [r7, #0]
 8005a38:	f7ff ff6a 	bl	8005910 <enable_spad_bit>
		currentSpad++;
 8005a3c:	6a3b      	ldr	r3, [r7, #32]
 8005a3e:	3301      	adds	r3, #1
 8005a40:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8005a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a44:	3301      	adds	r3, #1
 8005a46:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d3cf      	bcc.n	80059f0 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 8005a50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a52:	6a3a      	ldr	r2, [r7, #32]
 8005a54:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8005a56:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d106      	bne.n	8005a6c <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8005a5e:	6839      	ldr	r1, [r7, #0]
 8005a60:	68f8      	ldr	r0, [r7, #12]
 8005a62:	f7ff ff8d 	bl	8005980 <set_ref_spad_map>
 8005a66:	4603      	mov	r3, r0
 8005a68:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8005a6c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d121      	bne.n	8005ab8 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8005a74:	f107 0314 	add.w	r3, r7, #20
 8005a78:	4619      	mov	r1, r3
 8005a7a:	68f8      	ldr	r0, [r7, #12]
 8005a7c:	f7ff ff93 	bl	80059a6 <get_ref_spad_map>
 8005a80:	4603      	mov	r3, r0
 8005a82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

		i = 0;
 8005a86:	2300      	movs	r3, #0
 8005a88:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8005a8a:	e011      	b.n	8005ab0 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8005a8c:	683a      	ldr	r2, [r7, #0]
 8005a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a90:	4413      	add	r3, r2
 8005a92:	781a      	ldrb	r2, [r3, #0]
 8005a94:	f107 0114 	add.w	r1, r7, #20
 8005a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a9a:	440b      	add	r3, r1
 8005a9c:	781b      	ldrb	r3, [r3, #0]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d003      	beq.n	8005aaa <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005aa2:	23ce      	movs	r3, #206	@ 0xce
 8005aa4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8005aa8:	e006      	b.n	8005ab8 <enable_ref_spads+0xec>
			}
			i++;
 8005aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aac:	3301      	adds	r3, #1
 8005aae:	627b      	str	r3, [r7, #36]	@ 0x24
		while (i < size) {
 8005ab0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d3e9      	bcc.n	8005a8c <enable_ref_spads+0xc0>
		}
	}
	return status;
 8005ab8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3730      	adds	r7, #48	@ 0x30
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}

08005ac4 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b08a      	sub	sp, #40	@ 0x28
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
 8005acc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8005ae0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 8005ae4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d107      	bne.n	8005afc <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 8005aec:	22c0      	movs	r2, #192	@ 0xc0
 8005aee:	2101      	movs	r1, #1
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f002 fdc9 	bl	8008688 <VL53L0X_WrByte>
 8005af6:	4603      	mov	r3, r0
 8005af8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8005afc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d108      	bne.n	8005b16 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8005b04:	f107 0308 	add.w	r3, r7, #8
 8005b08:	4619      	mov	r1, r3
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f7ff fc4c 	bl	80053a8 <VL53L0X_PerformSingleRangingMeasurement>
 8005b10:	4603      	mov	r3, r0
 8005b12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8005b16:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d107      	bne.n	8005b2e <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005b1e:	2201      	movs	r2, #1
 8005b20:	21ff      	movs	r1, #255	@ 0xff
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f002 fdb0 	bl	8008688 <VL53L0X_WrByte>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE)
 8005b2e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d107      	bne.n	8005b46 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 8005b36:	683a      	ldr	r2, [r7, #0]
 8005b38:	21b6      	movs	r1, #182	@ 0xb6
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f002 fe50 	bl	80087e0 <VL53L0X_RdWord>
 8005b40:	4603      	mov	r3, r0
 8005b42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8005b46:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d107      	bne.n	8005b5e <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005b4e:	2200      	movs	r2, #0
 8005b50:	21ff      	movs	r1, #255	@ 0xff
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f002 fd98 	bl	8008688 <VL53L0X_WrByte>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8005b5e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d112      	bne.n	8005b8c <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005b66:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	2101      	movs	r1, #1
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f002 fd8a 	bl	8008688 <VL53L0X_WrByte>
 8005b74:	4603      	mov	r3, r0
 8005b76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8005b7a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d104      	bne.n	8005b8c <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8005b88:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
	}

	return status;
 8005b8c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	3728      	adds	r7, #40	@ 0x28
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}

08005b98 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8005b98:	b590      	push	{r4, r7, lr}
 8005b9a:	b09d      	sub	sp, #116	@ 0x74
 8005b9c:	af06      	add	r7, sp, #24
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8005baa:	23b4      	movs	r3, #180	@ 0xb4
 8005bac:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint32_t minimumSpadCount = 3;
 8005bb0:	2303      	movs	r3, #3
 8005bb2:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t maxSpadCount = 44;
 8005bb4:	232c      	movs	r3, #44	@ 0x2c
 8005bb6:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t currentSpadIndex = 0;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	653b      	str	r3, [r7, #80]	@ 0x50
	uint32_t lastSpadIndex = 0;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8005bc4:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8005bc8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t index = 0;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t spadArraySize = 6;
 8005bd2:	2306      	movs	r3, #6
 8005bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t signalRateDiff = 0;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t lastSignalRateDiff = 0;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	647b      	str	r3, [r7, #68]	@ 0x44
	uint8_t complete = 0;
 8005bde:	2300      	movs	r3, #0
 8005be0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	uint8_t VhvSettings = 0;
 8005be4:	2300      	movs	r3, #0
 8005be6:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8005be8:	2300      	movs	r3, #0
 8005bea:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8005bec:	2300      	movs	r3, #0
 8005bee:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint8_t	 isApertureSpads_int = 0;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	f8b3 313c 	ldrh.w	r3, [r3, #316]	@ 0x13c
 8005bfc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 8005bfe:	2300      	movs	r3, #0
 8005c00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c02:	e009      	b.n	8005c18 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8005c04:	68fa      	ldr	r2, [r7, #12]
 8005c06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c08:	4413      	add	r3, r2
 8005c0a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8005c0e:	2200      	movs	r2, #0
 8005c10:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8005c12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c14:	3301      	adds	r3, #1
 8005c16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	d3f1      	bcc.n	8005c04 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005c20:	2201      	movs	r2, #1
 8005c22:	21ff      	movs	r1, #255	@ 0xff
 8005c24:	68f8      	ldr	r0, [r7, #12]
 8005c26:	f002 fd2f 	bl	8008688 <VL53L0X_WrByte>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8005c30:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d107      	bne.n	8005c48 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8005c38:	2200      	movs	r2, #0
 8005c3a:	214f      	movs	r1, #79	@ 0x4f
 8005c3c:	68f8      	ldr	r0, [r7, #12]
 8005c3e:	f002 fd23 	bl	8008688 <VL53L0X_WrByte>
 8005c42:	4603      	mov	r3, r0
 8005c44:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8005c48:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d107      	bne.n	8005c60 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8005c50:	222c      	movs	r2, #44	@ 0x2c
 8005c52:	214e      	movs	r1, #78	@ 0x4e
 8005c54:	68f8      	ldr	r0, [r7, #12]
 8005c56:	f002 fd17 	bl	8008688 <VL53L0X_WrByte>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8005c60:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d107      	bne.n	8005c78 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005c68:	2200      	movs	r2, #0
 8005c6a:	21ff      	movs	r1, #255	@ 0xff
 8005c6c:	68f8      	ldr	r0, [r7, #12]
 8005c6e:	f002 fd0b 	bl	8008688 <VL53L0X_WrByte>
 8005c72:	4603      	mov	r3, r0
 8005c74:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8005c78:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d109      	bne.n	8005c94 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8005c80:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8005c84:	461a      	mov	r2, r3
 8005c86:	21b6      	movs	r1, #182	@ 0xb6
 8005c88:	68f8      	ldr	r0, [r7, #12]
 8005c8a:	f002 fcfd 	bl	8008688 <VL53L0X_WrByte>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8005c94:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d107      	bne.n	8005cac <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	2180      	movs	r1, #128	@ 0x80
 8005ca0:	68f8      	ldr	r0, [r7, #12]
 8005ca2:	f002 fcf1 	bl	8008688 <VL53L0X_WrByte>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8005cac:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d10a      	bne.n	8005cca <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8005cb4:	f107 0210 	add.w	r2, r7, #16
 8005cb8:	f107 0111 	add.w	r1, r7, #17
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	68f8      	ldr	r0, [r7, #12]
 8005cc0:	f000 fbbb 	bl	800643a <VL53L0X_perform_ref_calibration>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8005cca:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d121      	bne.n	8005d16 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	653b      	str	r3, [r7, #80]	@ 0x50
		lastSpadIndex = currentSpadIndex;
 8005cd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005cd8:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
		Status = enable_ref_spads(Dev,
 8005cde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ce0:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f503 7492 	add.w	r4, r3, #292	@ 0x124
		Status = enable_ref_spads(Dev,
 8005cee:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8005cf2:	f107 0218 	add.w	r2, r7, #24
 8005cf6:	9204      	str	r2, [sp, #16]
 8005cf8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005cfa:	9203      	str	r2, [sp, #12]
 8005cfc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005cfe:	9202      	str	r2, [sp, #8]
 8005d00:	9301      	str	r3, [sp, #4]
 8005d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d04:	9300      	str	r3, [sp, #0]
 8005d06:	4623      	mov	r3, r4
 8005d08:	4602      	mov	r2, r0
 8005d0a:	68f8      	ldr	r0, [r7, #12]
 8005d0c:	f7ff fe5e 	bl	80059cc <enable_ref_spads>
 8005d10:	4603      	mov	r3, r0
 8005d12:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005d16:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d174      	bne.n	8005e08 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 8005d1e:	69bb      	ldr	r3, [r7, #24]
 8005d20:	653b      	str	r3, [r7, #80]	@ 0x50

		Status = perform_ref_signal_measurement(Dev,
 8005d22:	f107 0312 	add.w	r3, r7, #18
 8005d26:	4619      	mov	r1, r3
 8005d28:	68f8      	ldr	r0, [r7, #12]
 8005d2a:	f7ff fecb 	bl	8005ac4 <perform_ref_signal_measurement>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8005d34:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d161      	bne.n	8005e00 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8005d3c:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8005d3e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d25d      	bcs.n	8005e00 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 8005d44:	2300      	movs	r3, #0
 8005d46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d48:	e009      	b.n	8005d5e <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8005d4a:	68fa      	ldr	r2, [r7, #12]
 8005d4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d4e:	4413      	add	r3, r2
 8005d50:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8005d54:	2200      	movs	r2, #0
 8005d56:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8005d58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d5a:	3301      	adds	r3, #1
 8005d5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d3f1      	bcc.n	8005d4a <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8005d66:	e002      	b.n	8005d6e <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8005d68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d6a:	3301      	adds	r3, #1
 8005d6c:	653b      	str	r3, [r7, #80]	@ 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8005d6e:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8005d72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d74:	4413      	add	r3, r2
 8005d76:	4618      	mov	r0, r3
 8005d78:	f7ff fdb0 	bl	80058dc <is_aperture>
 8005d7c:	4603      	mov	r3, r0
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d103      	bne.n	8005d8a <VL53L0X_perform_ref_spad_management+0x1f2>
 8005d82:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d86:	429a      	cmp	r2, r3
 8005d88:	d3ee      	bcc.n	8005d68 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	64fb      	str	r3, [r7, #76]	@ 0x4c

			Status = enable_ref_spads(Dev,
 8005d8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d90:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f503 7492 	add.w	r4, r3, #292	@ 0x124
			Status = enable_ref_spads(Dev,
 8005d9e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8005da2:	f107 0218 	add.w	r2, r7, #24
 8005da6:	9204      	str	r2, [sp, #16]
 8005da8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005daa:	9203      	str	r2, [sp, #12]
 8005dac:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005dae:	9202      	str	r2, [sp, #8]
 8005db0:	9301      	str	r3, [sp, #4]
 8005db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005db4:	9300      	str	r3, [sp, #0]
 8005db6:	4623      	mov	r3, r4
 8005db8:	4602      	mov	r2, r0
 8005dba:	68f8      	ldr	r0, [r7, #12]
 8005dbc:	f7ff fe06 	bl	80059cc <enable_ref_spads>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8005dc6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d11b      	bne.n	8005e06 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 8005dce:	69bb      	ldr	r3, [r7, #24]
 8005dd0:	653b      	str	r3, [r7, #80]	@ 0x50
				Status = perform_ref_signal_measurement(Dev,
 8005dd2:	f107 0312 	add.w	r3, r7, #18
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	68f8      	ldr	r0, [r7, #12]
 8005dda:	f7ff fe73 	bl	8005ac4 <perform_ref_signal_measurement>
 8005dde:	4603      	mov	r3, r0
 8005de0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8005de4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d10c      	bne.n	8005e06 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8005dec:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 8005dee:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d208      	bcs.n	8005e06 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8005df4:	2301      	movs	r3, #1
 8005df6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
					refSpadCount_int = minimumSpadCount;
 8005dfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8005dfe:	e002      	b.n	8005e06 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8005e00:	2300      	movs	r3, #0
 8005e02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e04:	e000      	b.n	8005e08 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8005e06:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8005e08:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	f040 80af 	bne.w	8005f70 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8005e12:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8005e14:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005e16:	429a      	cmp	r2, r3
 8005e18:	f240 80aa 	bls.w	8005f70 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8005e1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e1e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		refSpadCount_int	= minimumSpadCount;
 8005e22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e24:	63fb      	str	r3, [r7, #60]	@ 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 8005e2c:	f107 031c 	add.w	r3, r7, #28
 8005e30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e32:	4618      	mov	r0, r3
 8005e34:	f002 fdb4 	bl	80089a0 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8005e38:	8a7b      	ldrh	r3, [r7, #18]
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005e3e:	1ad3      	subs	r3, r2, r3
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	bfb8      	it	lt
 8005e44:	425b      	neglt	r3, r3
 8005e46:	647b      	str	r3, [r7, #68]	@ 0x44
			targetRefRate);
		complete = 0;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

		while (!complete) {
 8005e4e:	e086      	b.n	8005f5e <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
			get_next_good_spad(
 8005e56:	f107 0314 	add.w	r3, r7, #20
 8005e5a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005e5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e5e:	f7ff fcdf 	bl	8005820 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e68:	d103      	bne.n	8005e72 <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005e6a:	23ce      	movs	r3, #206	@ 0xce
 8005e6c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				break;
 8005e70:	e07e      	b.n	8005f70 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8005e72:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8005e76:	697a      	ldr	r2, [r7, #20]
 8005e78:	4413      	add	r3, r2
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f7ff fd2e 	bl	80058dc <is_aperture>
 8005e80:	4603      	mov	r3, r0
 8005e82:	461a      	mov	r2, r3
 8005e84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d003      	beq.n	8005e92 <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
				break;
 8005e90:	e06e      	b.n	8005f70 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8005e92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e94:	3301      	adds	r3, #1
 8005e96:	63fb      	str	r3, [r7, #60]	@ 0x3c

			currentSpadIndex = nextGoodSpad;
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	653b      	str	r3, [r7, #80]	@ 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
			Status = enable_spad_bit(
 8005ea2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005ea4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f7ff fd32 	bl	8005910 <enable_spad_bit>
 8005eac:	4603      	mov	r3, r0
 8005eae:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8005eb2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d10c      	bne.n	8005ed4 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8005eba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	653b      	str	r3, [r7, #80]	@ 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f503 7392 	add.w	r3, r3, #292	@ 0x124
				Status = set_ref_spad_map(Dev,
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	68f8      	ldr	r0, [r7, #12]
 8005eca:	f7ff fd59 	bl	8005980 <set_ref_spad_map>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8005ed4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d146      	bne.n	8005f6a <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8005edc:	f107 0312 	add.w	r3, r7, #18
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	68f8      	ldr	r0, [r7, #12]
 8005ee4:	f7ff fdee 	bl	8005ac4 <perform_ref_signal_measurement>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8005eee:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d13b      	bne.n	8005f6e <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8005ef6:	8a7b      	ldrh	r3, [r7, #18]
 8005ef8:	461a      	mov	r2, r3
 8005efa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005efc:	1ad3      	subs	r3, r2, r3
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	bfb8      	it	lt
 8005f02:	425b      	neglt	r3, r3
 8005f04:	627b      	str	r3, [r7, #36]	@ 0x24

			if (peakSignalRateRef > targetRefRate) {
 8005f06:	8a7b      	ldrh	r3, [r7, #18]
 8005f08:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005f0a:	429a      	cmp	r2, r3
 8005f0c:	d21c      	bcs.n	8005f48 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8005f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d914      	bls.n	8005f40 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8005f16:	f107 031c 	add.w	r3, r7, #28
 8005f1a:	4619      	mov	r1, r3
 8005f1c:	68f8      	ldr	r0, [r7, #12]
 8005f1e:	f7ff fd2f 	bl	8005980 <set_ref_spad_map>
 8005f22:	4603      	mov	r3, r0
 8005f24:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
					memcpy(
 8005f2e:	f107 011c 	add.w	r1, r7, #28
 8005f32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f34:	4618      	mov	r0, r3
 8005f36:	f002 fd33 	bl	80089a0 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8005f3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f3c:	3b01      	subs	r3, #1
 8005f3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				complete = 1;
 8005f40:	2301      	movs	r3, #1
 8005f42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f46:	e00a      	b.n	8005f5e <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8005f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f4a:	647b      	str	r3, [r7, #68]	@ 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f503 7192 	add.w	r1, r3, #292	@ 0x124
				memcpy(lastSpadArray,
 8005f52:	f107 031c 	add.w	r3, r7, #28
 8005f56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f002 fd21 	bl	80089a0 <memcpy>
		while (!complete) {
 8005f5e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	f43f af74 	beq.w	8005e50 <VL53L0X_perform_ref_spad_management+0x2b8>
 8005f68:	e002      	b.n	8005f70 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8005f6a:	bf00      	nop
 8005f6c:	e000      	b.n	8005f70 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8005f6e:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005f70:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d115      	bne.n	8005fa4 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005f7c:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8005f84:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2201      	movs	r2, #1
 8005f8a:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	b2da      	uxtb	r2, r3
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	781a      	ldrb	r2, [r3, #0]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8005fa4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	375c      	adds	r7, #92	@ 0x5c
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd90      	pop	{r4, r7, pc}

08005fb0 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8005fb0:	b590      	push	{r4, r7, lr}
 8005fb2:	b093      	sub	sp, #76	@ 0x4c
 8005fb4:	af06      	add	r7, sp, #24
 8005fb6:	60f8      	str	r0, [r7, #12]
 8005fb8:	60b9      	str	r1, [r7, #8]
 8005fba:	4613      	mov	r3, r2
 8005fbc:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t currentSpadIndex = 0;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t startSelect = 0xB4;
 8005fc8:	23b4      	movs	r3, #180	@ 0xb4
 8005fca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t spadArraySize = 6;
 8005fce:	2306      	movs	r3, #6
 8005fd0:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8005fd2:	232c      	movs	r3, #44	@ 0x2c
 8005fd4:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	21ff      	movs	r1, #255	@ 0xff
 8005fda:	68f8      	ldr	r0, [r7, #12]
 8005fdc:	f002 fb54 	bl	8008688 <VL53L0X_WrByte>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8005fe6:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d107      	bne.n	8005ffe <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8005fee:	2200      	movs	r2, #0
 8005ff0:	214f      	movs	r1, #79	@ 0x4f
 8005ff2:	68f8      	ldr	r0, [r7, #12]
 8005ff4:	f002 fb48 	bl	8008688 <VL53L0X_WrByte>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8005ffe:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8006002:	2b00      	cmp	r3, #0
 8006004:	d107      	bne.n	8006016 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8006006:	222c      	movs	r2, #44	@ 0x2c
 8006008:	214e      	movs	r1, #78	@ 0x4e
 800600a:	68f8      	ldr	r0, [r7, #12]
 800600c:	f002 fb3c 	bl	8008688 <VL53L0X_WrByte>
 8006010:	4603      	mov	r3, r0
 8006012:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8006016:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800601a:	2b00      	cmp	r3, #0
 800601c:	d107      	bne.n	800602e <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800601e:	2200      	movs	r2, #0
 8006020:	21ff      	movs	r1, #255	@ 0xff
 8006022:	68f8      	ldr	r0, [r7, #12]
 8006024:	f002 fb30 	bl	8008688 <VL53L0X_WrByte>
 8006028:	4603      	mov	r3, r0
 800602a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800602e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8006032:	2b00      	cmp	r3, #0
 8006034:	d109      	bne.n	800604a <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8006036:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800603a:	461a      	mov	r2, r3
 800603c:	21b6      	movs	r1, #182	@ 0xb6
 800603e:	68f8      	ldr	r0, [r7, #12]
 8006040:	f002 fb22 	bl	8008688 <VL53L0X_WrByte>
 8006044:	4603      	mov	r3, r0
 8006046:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 800604a:	2300      	movs	r3, #0
 800604c:	627b      	str	r3, [r7, #36]	@ 0x24
 800604e:	e009      	b.n	8006064 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8006050:	68fa      	ldr	r2, [r7, #12]
 8006052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006054:	4413      	add	r3, r2
 8006056:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800605a:	2200      	movs	r2, #0
 800605c:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800605e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006060:	3301      	adds	r3, #1
 8006062:	627b      	str	r3, [r7, #36]	@ 0x24
 8006064:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006066:	69fb      	ldr	r3, [r7, #28]
 8006068:	429a      	cmp	r2, r3
 800606a:	d3f1      	bcc.n	8006050 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 800606c:	79fb      	ldrb	r3, [r7, #7]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d011      	beq.n	8006096 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8006072:	e002      	b.n	800607a <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8006074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006076:	3301      	adds	r3, #1
 8006078:	62bb      	str	r3, [r7, #40]	@ 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800607a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800607e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006080:	4413      	add	r3, r2
 8006082:	4618      	mov	r0, r3
 8006084:	f7ff fc2a 	bl	80058dc <is_aperture>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d103      	bne.n	8006096 <VL53L0X_set_reference_spads+0xe6>
 800608e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006090:	69bb      	ldr	r3, [r7, #24]
 8006092:	429a      	cmp	r2, r3
 8006094:	d3ee      	bcc.n	8006074 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	f503 7492 	add.w	r4, r3, #292	@ 0x124
	Status = enable_ref_spads(Dev,
 80060a2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80060a6:	79f9      	ldrb	r1, [r7, #7]
 80060a8:	f107 0214 	add.w	r2, r7, #20
 80060ac:	9204      	str	r2, [sp, #16]
 80060ae:	68ba      	ldr	r2, [r7, #8]
 80060b0:	9203      	str	r2, [sp, #12]
 80060b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80060b4:	9202      	str	r2, [sp, #8]
 80060b6:	9301      	str	r3, [sp, #4]
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	9300      	str	r3, [sp, #0]
 80060bc:	4623      	mov	r3, r4
 80060be:	4602      	mov	r2, r0
 80060c0:	68f8      	ldr	r0, [r7, #12]
 80060c2:	f7ff fc83 	bl	80059cc <enable_ref_spads>
 80060c6:	4603      	mov	r3, r0
 80060c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 80060cc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d10c      	bne.n	80060ee <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2201      	movs	r2, #1
 80060d8:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	b2da      	uxtb	r2, r3
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	79fa      	ldrb	r2, [r7, #7]
 80060ea:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 80060ee:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3734      	adds	r7, #52	@ 0x34
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd90      	pop	{r4, r7, pc}

080060fa <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 80060fa:	b580      	push	{r7, lr}
 80060fc:	b084      	sub	sp, #16
 80060fe:	af00      	add	r7, sp, #0
 8006100:	6078      	str	r0, [r7, #4]
 8006102:	460b      	mov	r3, r1
 8006104:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006106:	2300      	movs	r3, #0
 8006108:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800610a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d10a      	bne.n	8006128 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8006112:	78fb      	ldrb	r3, [r7, #3]
 8006114:	f043 0301 	orr.w	r3, r3, #1
 8006118:	b2db      	uxtb	r3, r3
 800611a:	461a      	mov	r2, r3
 800611c:	2100      	movs	r1, #0
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f002 fab2 	bl	8008688 <VL53L0X_WrByte>
 8006124:	4603      	mov	r3, r0
 8006126:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8006128:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d104      	bne.n	800613a <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f000 f9bf 	bl	80064b4 <VL53L0X_measurement_poll_for_completion>
 8006136:	4603      	mov	r3, r0
 8006138:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800613a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d105      	bne.n	800614e <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8006142:	2100      	movs	r1, #0
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f7ff fab5 	bl	80056b4 <VL53L0X_ClearInterruptMask>
 800614a:	4603      	mov	r3, r0
 800614c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800614e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d106      	bne.n	8006164 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8006156:	2200      	movs	r2, #0
 8006158:	2100      	movs	r1, #0
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f002 fa94 	bl	8008688 <VL53L0X_WrByte>
 8006160:	4603      	mov	r3, r0
 8006162:	73fb      	strb	r3, [r7, #15]

	return Status;
 8006164:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006168:	4618      	mov	r0, r3
 800616a:	3710      	adds	r7, #16
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b084      	sub	sp, #16
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
 8006178:	4608      	mov	r0, r1
 800617a:	4611      	mov	r1, r2
 800617c:	461a      	mov	r2, r3
 800617e:	4603      	mov	r3, r0
 8006180:	70fb      	strb	r3, [r7, #3]
 8006182:	460b      	mov	r3, r1
 8006184:	70bb      	strb	r3, [r7, #2]
 8006186:	4613      	mov	r3, r2
 8006188:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800618a:	2300      	movs	r3, #0
 800618c:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800618e:	2300      	movs	r3, #0
 8006190:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006192:	2201      	movs	r2, #1
 8006194:	21ff      	movs	r1, #255	@ 0xff
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f002 fa76 	bl	8008688 <VL53L0X_WrByte>
 800619c:	4603      	mov	r3, r0
 800619e:	461a      	mov	r2, r3
 80061a0:	7bfb      	ldrb	r3, [r7, #15]
 80061a2:	4313      	orrs	r3, r2
 80061a4:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80061a6:	2200      	movs	r2, #0
 80061a8:	2100      	movs	r1, #0
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f002 fa6c 	bl	8008688 <VL53L0X_WrByte>
 80061b0:	4603      	mov	r3, r0
 80061b2:	461a      	mov	r2, r3
 80061b4:	7bfb      	ldrb	r3, [r7, #15]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80061ba:	2200      	movs	r2, #0
 80061bc:	21ff      	movs	r1, #255	@ 0xff
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f002 fa62 	bl	8008688 <VL53L0X_WrByte>
 80061c4:	4603      	mov	r3, r0
 80061c6:	461a      	mov	r2, r3
 80061c8:	7bfb      	ldrb	r3, [r7, #15]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 80061ce:	78fb      	ldrb	r3, [r7, #3]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d01e      	beq.n	8006212 <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 80061d4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d009      	beq.n	80061f0 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 80061dc:	69ba      	ldr	r2, [r7, #24]
 80061de:	21cb      	movs	r1, #203	@ 0xcb
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f002 fad3 	bl	800878c <VL53L0X_RdByte>
 80061e6:	4603      	mov	r3, r0
 80061e8:	461a      	mov	r2, r3
 80061ea:	7bfb      	ldrb	r3, [r7, #15]
 80061ec:	4313      	orrs	r3, r2
 80061ee:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 80061f0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d02a      	beq.n	800624e <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 80061f8:	f107 030e 	add.w	r3, r7, #14
 80061fc:	461a      	mov	r2, r3
 80061fe:	21ee      	movs	r1, #238	@ 0xee
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f002 fac3 	bl	800878c <VL53L0X_RdByte>
 8006206:	4603      	mov	r3, r0
 8006208:	461a      	mov	r2, r3
 800620a:	7bfb      	ldrb	r3, [r7, #15]
 800620c:	4313      	orrs	r3, r2
 800620e:	73fb      	strb	r3, [r7, #15]
 8006210:	e01d      	b.n	800624e <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8006212:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d00a      	beq.n	8006230 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800621a:	78bb      	ldrb	r3, [r7, #2]
 800621c:	461a      	mov	r2, r3
 800621e:	21cb      	movs	r1, #203	@ 0xcb
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f002 fa31 	bl	8008688 <VL53L0X_WrByte>
 8006226:	4603      	mov	r3, r0
 8006228:	461a      	mov	r2, r3
 800622a:	7bfb      	ldrb	r3, [r7, #15]
 800622c:	4313      	orrs	r3, r2
 800622e:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8006230:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006234:	2b00      	cmp	r3, #0
 8006236:	d00a      	beq.n	800624e <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8006238:	787b      	ldrb	r3, [r7, #1]
 800623a:	2280      	movs	r2, #128	@ 0x80
 800623c:	21ee      	movs	r1, #238	@ 0xee
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f002 fa70 	bl	8008724 <VL53L0X_UpdateByte>
 8006244:	4603      	mov	r3, r0
 8006246:	461a      	mov	r2, r3
 8006248:	7bfb      	ldrb	r3, [r7, #15]
 800624a:	4313      	orrs	r3, r2
 800624c:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800624e:	2201      	movs	r2, #1
 8006250:	21ff      	movs	r1, #255	@ 0xff
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f002 fa18 	bl	8008688 <VL53L0X_WrByte>
 8006258:	4603      	mov	r3, r0
 800625a:	461a      	mov	r2, r3
 800625c:	7bfb      	ldrb	r3, [r7, #15]
 800625e:	4313      	orrs	r3, r2
 8006260:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006262:	2201      	movs	r2, #1
 8006264:	2100      	movs	r1, #0
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f002 fa0e 	bl	8008688 <VL53L0X_WrByte>
 800626c:	4603      	mov	r3, r0
 800626e:	461a      	mov	r2, r3
 8006270:	7bfb      	ldrb	r3, [r7, #15]
 8006272:	4313      	orrs	r3, r2
 8006274:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006276:	2200      	movs	r2, #0
 8006278:	21ff      	movs	r1, #255	@ 0xff
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f002 fa04 	bl	8008688 <VL53L0X_WrByte>
 8006280:	4603      	mov	r3, r0
 8006282:	461a      	mov	r2, r3
 8006284:	7bfb      	ldrb	r3, [r7, #15]
 8006286:	4313      	orrs	r3, r2
 8006288:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800628a:	7bbb      	ldrb	r3, [r7, #14]
 800628c:	f023 0310 	bic.w	r3, r3, #16
 8006290:	b2da      	uxtb	r2, r3
 8006292:	69fb      	ldr	r3, [r7, #28]
 8006294:	701a      	strb	r2, [r3, #0]

	return Status;
 8006296:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800629a:	4618      	mov	r0, r3
 800629c:	3710      	adds	r7, #16
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}

080062a2 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 80062a2:	b580      	push	{r7, lr}
 80062a4:	b08a      	sub	sp, #40	@ 0x28
 80062a6:	af04      	add	r7, sp, #16
 80062a8:	60f8      	str	r0, [r7, #12]
 80062aa:	60b9      	str	r1, [r7, #8]
 80062ac:	4611      	mov	r1, r2
 80062ae:	461a      	mov	r2, r3
 80062b0:	460b      	mov	r3, r1
 80062b2:	71fb      	strb	r3, [r7, #7]
 80062b4:	4613      	mov	r3, r2
 80062b6:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80062b8:	2300      	movs	r3, #0
 80062ba:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80062bc:	2300      	movs	r3, #0
 80062be:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 80062c0:	2300      	movs	r3, #0
 80062c2:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 80062c4:	2300      	movs	r3, #0
 80062c6:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 80062c8:	2300      	movs	r3, #0
 80062ca:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 80062cc:	79bb      	ldrb	r3, [r7, #6]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d003      	beq.n	80062da <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80062d8:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 80062da:	2201      	movs	r2, #1
 80062dc:	2101      	movs	r1, #1
 80062de:	68f8      	ldr	r0, [r7, #12]
 80062e0:	f002 f9d2 	bl	8008688 <VL53L0X_WrByte>
 80062e4:	4603      	mov	r3, r0
 80062e6:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80062e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d105      	bne.n	80062fc <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 80062f0:	2140      	movs	r1, #64	@ 0x40
 80062f2:	68f8      	ldr	r0, [r7, #12]
 80062f4:	f7ff ff01 	bl	80060fa <VL53L0X_perform_single_ref_calibration>
 80062f8:	4603      	mov	r3, r0
 80062fa:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80062fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d115      	bne.n	8006330 <VL53L0X_perform_vhv_calibration+0x8e>
 8006304:	79fb      	ldrb	r3, [r7, #7]
 8006306:	2b01      	cmp	r3, #1
 8006308:	d112      	bne.n	8006330 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800630a:	7d39      	ldrb	r1, [r7, #20]
 800630c:	7d7a      	ldrb	r2, [r7, #21]
 800630e:	2300      	movs	r3, #0
 8006310:	9303      	str	r3, [sp, #12]
 8006312:	2301      	movs	r3, #1
 8006314:	9302      	str	r3, [sp, #8]
 8006316:	f107 0313 	add.w	r3, r7, #19
 800631a:	9301      	str	r3, [sp, #4]
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	9300      	str	r3, [sp, #0]
 8006320:	460b      	mov	r3, r1
 8006322:	2101      	movs	r1, #1
 8006324:	68f8      	ldr	r0, [r7, #12]
 8006326:	f7ff ff23 	bl	8006170 <VL53L0X_ref_calibration_io>
 800632a:	4603      	mov	r3, r0
 800632c:	75fb      	strb	r3, [r7, #23]
 800632e:	e002      	b.n	8006336 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	2200      	movs	r2, #0
 8006334:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8006336:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d112      	bne.n	8006364 <VL53L0X_perform_vhv_calibration+0xc2>
 800633e:	79bb      	ldrb	r3, [r7, #6]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d00f      	beq.n	8006364 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006344:	7dbb      	ldrb	r3, [r7, #22]
 8006346:	461a      	mov	r2, r3
 8006348:	2101      	movs	r1, #1
 800634a:	68f8      	ldr	r0, [r7, #12]
 800634c:	f002 f99c 	bl	8008688 <VL53L0X_WrByte>
 8006350:	4603      	mov	r3, r0
 8006352:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8006354:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d103      	bne.n	8006364 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	7dba      	ldrb	r2, [r7, #22]
 8006360:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8006364:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006368:	4618      	mov	r0, r3
 800636a:	3718      	adds	r7, #24
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}

08006370 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b08a      	sub	sp, #40	@ 0x28
 8006374:	af04      	add	r7, sp, #16
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	4611      	mov	r1, r2
 800637c:	461a      	mov	r2, r3
 800637e:	460b      	mov	r3, r1
 8006380:	71fb      	strb	r3, [r7, #7]
 8006382:	4613      	mov	r3, r2
 8006384:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006386:	2300      	movs	r3, #0
 8006388:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800638a:	2300      	movs	r3, #0
 800638c:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800638e:	2300      	movs	r3, #0
 8006390:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8006392:	2300      	movs	r3, #0
 8006394:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8006396:	79bb      	ldrb	r3, [r7, #6]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d003      	beq.n	80063a4 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80063a2:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 80063a4:	2202      	movs	r2, #2
 80063a6:	2101      	movs	r1, #1
 80063a8:	68f8      	ldr	r0, [r7, #12]
 80063aa:	f002 f96d 	bl	8008688 <VL53L0X_WrByte>
 80063ae:	4603      	mov	r3, r0
 80063b0:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80063b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d105      	bne.n	80063c6 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 80063ba:	2100      	movs	r1, #0
 80063bc:	68f8      	ldr	r0, [r7, #12]
 80063be:	f7ff fe9c 	bl	80060fa <VL53L0X_perform_single_ref_calibration>
 80063c2:	4603      	mov	r3, r0
 80063c4:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80063c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d115      	bne.n	80063fa <VL53L0X_perform_phase_calibration+0x8a>
 80063ce:	79fb      	ldrb	r3, [r7, #7]
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d112      	bne.n	80063fa <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 80063d4:	7d39      	ldrb	r1, [r7, #20]
 80063d6:	7d7a      	ldrb	r2, [r7, #21]
 80063d8:	2301      	movs	r3, #1
 80063da:	9303      	str	r3, [sp, #12]
 80063dc:	2300      	movs	r3, #0
 80063de:	9302      	str	r3, [sp, #8]
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	9301      	str	r3, [sp, #4]
 80063e4:	f107 0313 	add.w	r3, r7, #19
 80063e8:	9300      	str	r3, [sp, #0]
 80063ea:	460b      	mov	r3, r1
 80063ec:	2101      	movs	r1, #1
 80063ee:	68f8      	ldr	r0, [r7, #12]
 80063f0:	f7ff febe 	bl	8006170 <VL53L0X_ref_calibration_io>
 80063f4:	4603      	mov	r3, r0
 80063f6:	75fb      	strb	r3, [r7, #23]
 80063f8:	e002      	b.n	8006400 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	2200      	movs	r2, #0
 80063fe:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8006400:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d112      	bne.n	800642e <VL53L0X_perform_phase_calibration+0xbe>
 8006408:	79bb      	ldrb	r3, [r7, #6]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d00f      	beq.n	800642e <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800640e:	7dbb      	ldrb	r3, [r7, #22]
 8006410:	461a      	mov	r2, r3
 8006412:	2101      	movs	r1, #1
 8006414:	68f8      	ldr	r0, [r7, #12]
 8006416:	f002 f937 	bl	8008688 <VL53L0X_WrByte>
 800641a:	4603      	mov	r3, r0
 800641c:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800641e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d103      	bne.n	800642e <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	7dba      	ldrb	r2, [r7, #22]
 800642a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 800642e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006432:	4618      	mov	r0, r3
 8006434:	3718      	adds	r7, #24
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}

0800643a <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800643a:	b580      	push	{r7, lr}
 800643c:	b086      	sub	sp, #24
 800643e:	af00      	add	r7, sp, #0
 8006440:	60f8      	str	r0, [r7, #12]
 8006442:	60b9      	str	r1, [r7, #8]
 8006444:	607a      	str	r2, [r7, #4]
 8006446:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006448:	2300      	movs	r3, #0
 800644a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800644c:	2300      	movs	r3, #0
 800644e:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8006456:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8006458:	78fa      	ldrb	r2, [r7, #3]
 800645a:	2300      	movs	r3, #0
 800645c:	68b9      	ldr	r1, [r7, #8]
 800645e:	68f8      	ldr	r0, [r7, #12]
 8006460:	f7ff ff1f 	bl	80062a2 <VL53L0X_perform_vhv_calibration>
 8006464:	4603      	mov	r3, r0
 8006466:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8006468:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d107      	bne.n	8006480 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8006470:	78fa      	ldrb	r2, [r7, #3]
 8006472:	2300      	movs	r3, #0
 8006474:	6879      	ldr	r1, [r7, #4]
 8006476:	68f8      	ldr	r0, [r7, #12]
 8006478:	f7ff ff7a 	bl	8006370 <VL53L0X_perform_phase_calibration>
 800647c:	4603      	mov	r3, r0
 800647e:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8006480:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d10f      	bne.n	80064a8 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006488:	7dbb      	ldrb	r3, [r7, #22]
 800648a:	461a      	mov	r2, r3
 800648c:	2101      	movs	r1, #1
 800648e:	68f8      	ldr	r0, [r7, #12]
 8006490:	f002 f8fa 	bl	8008688 <VL53L0X_WrByte>
 8006494:	4603      	mov	r3, r0
 8006496:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8006498:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d103      	bne.n	80064a8 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	7dba      	ldrb	r2, [r7, #22]
 80064a4:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 80064a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80064ac:	4618      	mov	r0, r3
 80064ae:	3718      	adds	r7, #24
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}

080064b4 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b086      	sub	sp, #24
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80064bc:	2300      	movs	r3, #0
 80064be:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 80064c0:	2300      	movs	r3, #0
 80064c2:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 80064c4:	2300      	movs	r3, #0
 80064c6:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80064c8:	f107 030f 	add.w	r3, r7, #15
 80064cc:	4619      	mov	r1, r3
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f7fe fe0e 	bl	80050f0 <VL53L0X_GetMeasurementDataReady>
 80064d4:	4603      	mov	r3, r0
 80064d6:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 80064d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d110      	bne.n	8006502 <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 80064e0:	7bfb      	ldrb	r3, [r7, #15]
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d00f      	beq.n	8006506 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	3301      	adds	r3, #1
 80064ea:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80064f2:	d302      	bcc.n	80064fa <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 80064f4:	23f9      	movs	r3, #249	@ 0xf9
 80064f6:	75fb      	strb	r3, [r7, #23]
			break;
 80064f8:	e006      	b.n	8006508 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f002 f9e2 	bl	80088c4 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8006500:	e7e2      	b.n	80064c8 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 8006502:	bf00      	nop
 8006504:	e000      	b.n	8006508 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 8006506:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8006508:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800650c:	4618      	mov	r0, r3
 800650e:	3718      	adds	r7, #24
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}

08006514 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8006514:	b480      	push	{r7}
 8006516:	b085      	sub	sp, #20
 8006518:	af00      	add	r7, sp, #0
 800651a:	4603      	mov	r3, r0
 800651c:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800651e:	2300      	movs	r3, #0
 8006520:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8006522:	79fb      	ldrb	r3, [r7, #7]
 8006524:	3301      	adds	r3, #1
 8006526:	b2db      	uxtb	r3, r3
 8006528:	005b      	lsls	r3, r3, #1
 800652a:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800652c:	7bfb      	ldrb	r3, [r7, #15]
}
 800652e:	4618      	mov	r0, r3
 8006530:	3714      	adds	r7, #20
 8006532:	46bd      	mov	sp, r7
 8006534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006538:	4770      	bx	lr

0800653a <VL53L0X_isqrt>:
	return vcsel_period_reg;
}


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800653a:	b480      	push	{r7}
 800653c:	b085      	sub	sp, #20
 800653e:	af00      	add	r7, sp, #0
 8006540:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8006542:	2300      	movs	r3, #0
 8006544:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8006546:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800654a:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800654c:	e002      	b.n	8006554 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	089b      	lsrs	r3, r3, #2
 8006552:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8006554:	68ba      	ldr	r2, [r7, #8]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	429a      	cmp	r2, r3
 800655a:	d8f8      	bhi.n	800654e <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800655c:	e017      	b.n	800658e <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 800655e:	68fa      	ldr	r2, [r7, #12]
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	4413      	add	r3, r2
 8006564:	687a      	ldr	r2, [r7, #4]
 8006566:	429a      	cmp	r2, r3
 8006568:	d30b      	bcc.n	8006582 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800656a:	68fa      	ldr	r2, [r7, #12]
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	4413      	add	r3, r2
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	1ad3      	subs	r3, r2, r3
 8006574:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	085b      	lsrs	r3, r3, #1
 800657a:	68ba      	ldr	r2, [r7, #8]
 800657c:	4413      	add	r3, r2
 800657e:	60fb      	str	r3, [r7, #12]
 8006580:	e002      	b.n	8006588 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	085b      	lsrs	r3, r3, #1
 8006586:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	089b      	lsrs	r3, r3, #2
 800658c:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d1e4      	bne.n	800655e <VL53L0X_isqrt+0x24>
	}

	return res;
 8006594:	68fb      	ldr	r3, [r7, #12]
}
 8006596:	4618      	mov	r0, r3
 8006598:	3714      	adds	r7, #20
 800659a:	46bd      	mov	sp, r7
 800659c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a0:	4770      	bx	lr

080065a2 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 80065a2:	b580      	push	{r7, lr}
 80065a4:	b086      	sub	sp, #24
 80065a6:	af00      	add	r7, sp, #0
 80065a8:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80065aa:	2300      	movs	r3, #0
 80065ac:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 80065ae:	2200      	movs	r2, #0
 80065b0:	2183      	movs	r1, #131	@ 0x83
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f002 f868 	bl	8008688 <VL53L0X_WrByte>
 80065b8:	4603      	mov	r3, r0
 80065ba:	461a      	mov	r2, r3
 80065bc:	7dfb      	ldrb	r3, [r7, #23]
 80065be:	4313      	orrs	r3, r2
 80065c0:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 80065c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d11e      	bne.n	8006608 <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 80065ca:	2300      	movs	r3, #0
 80065cc:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 80065ce:	f107 030f 	add.w	r3, r7, #15
 80065d2:	461a      	mov	r2, r3
 80065d4:	2183      	movs	r1, #131	@ 0x83
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f002 f8d8 	bl	800878c <VL53L0X_RdByte>
 80065dc:	4603      	mov	r3, r0
 80065de:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 80065e0:	7bfb      	ldrb	r3, [r7, #15]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d10a      	bne.n	80065fc <VL53L0X_device_read_strobe+0x5a>
 80065e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d106      	bne.n	80065fc <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	3301      	adds	r3, #1
 80065f2:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 80065f4:	693b      	ldr	r3, [r7, #16]
 80065f6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80065fa:	d3e8      	bcc.n	80065ce <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8006602:	d301      	bcc.n	8006608 <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 8006604:	23f9      	movs	r3, #249	@ 0xf9
 8006606:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8006608:	2201      	movs	r2, #1
 800660a:	2183      	movs	r1, #131	@ 0x83
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f002 f83b 	bl	8008688 <VL53L0X_WrByte>
 8006612:	4603      	mov	r3, r0
 8006614:	461a      	mov	r2, r3
 8006616:	7dfb      	ldrb	r3, [r7, #23]
 8006618:	4313      	orrs	r3, r2
 800661a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800661c:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8006620:	4618      	mov	r0, r3
 8006622:	3718      	adds	r7, #24
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}

08006628 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b098      	sub	sp, #96	@ 0x60
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
 8006630:	460b      	mov	r3, r1
 8006632:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006634:	2300      	movs	r3, #0
 8006636:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800663a:	2300      	movs	r3, #0
 800663c:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	uint8_t ReferenceSpadType = 0;
 8006640:	2300      	movs	r3, #0
 8006642:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
	uint32_t PartUIDUpper = 0;
 8006646:	2300      	movs	r3, #0
 8006648:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PartUIDLower = 0;
 800664a:	2300      	movs	r3, #0
 800664c:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800664e:	2300      	movs	r3, #0
 8006650:	64bb      	str	r3, [r7, #72]	@ 0x48
	int16_t OffsetMicroMeters = 0;
 8006652:	2300      	movs	r3, #0
 8006654:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 8006658:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800665c:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800665e:	2300      	movs	r3, #0
 8006660:	657b      	str	r3, [r7, #84]	@ 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8006662:	2300      	movs	r3, #0
 8006664:	653b      	str	r3, [r7, #80]	@ 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8006666:	2300      	movs	r3, #0
 8006668:	643b      	str	r3, [r7, #64]	@ 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 8006670:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8006674:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006678:	2b07      	cmp	r3, #7
 800667a:	f000 8408 	beq.w	8006e8e <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800667e:	2201      	movs	r2, #1
 8006680:	2180      	movs	r1, #128	@ 0x80
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f002 f800 	bl	8008688 <VL53L0X_WrByte>
 8006688:	4603      	mov	r3, r0
 800668a:	461a      	mov	r2, r3
 800668c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006690:	4313      	orrs	r3, r2
 8006692:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006696:	2201      	movs	r2, #1
 8006698:	21ff      	movs	r1, #255	@ 0xff
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f001 fff4 	bl	8008688 <VL53L0X_WrByte>
 80066a0:	4603      	mov	r3, r0
 80066a2:	461a      	mov	r2, r3
 80066a4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80066a8:	4313      	orrs	r3, r2
 80066aa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80066ae:	2200      	movs	r2, #0
 80066b0:	2100      	movs	r1, #0
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f001 ffe8 	bl	8008688 <VL53L0X_WrByte>
 80066b8:	4603      	mov	r3, r0
 80066ba:	461a      	mov	r2, r3
 80066bc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80066c0:	4313      	orrs	r3, r2
 80066c2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 80066c6:	2206      	movs	r2, #6
 80066c8:	21ff      	movs	r1, #255	@ 0xff
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f001 ffdc 	bl	8008688 <VL53L0X_WrByte>
 80066d0:	4603      	mov	r3, r0
 80066d2:	461a      	mov	r2, r3
 80066d4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80066d8:	4313      	orrs	r3, r2
 80066da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 80066de:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 80066e2:	461a      	mov	r2, r3
 80066e4:	2183      	movs	r1, #131	@ 0x83
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f002 f850 	bl	800878c <VL53L0X_RdByte>
 80066ec:	4603      	mov	r3, r0
 80066ee:	461a      	mov	r2, r3
 80066f0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80066f4:	4313      	orrs	r3, r2
 80066f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 80066fa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80066fe:	f043 0304 	orr.w	r3, r3, #4
 8006702:	b2db      	uxtb	r3, r3
 8006704:	461a      	mov	r2, r3
 8006706:	2183      	movs	r1, #131	@ 0x83
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f001 ffbd 	bl	8008688 <VL53L0X_WrByte>
 800670e:	4603      	mov	r3, r0
 8006710:	461a      	mov	r2, r3
 8006712:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006716:	4313      	orrs	r3, r2
 8006718:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800671c:	2207      	movs	r2, #7
 800671e:	21ff      	movs	r1, #255	@ 0xff
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f001 ffb1 	bl	8008688 <VL53L0X_WrByte>
 8006726:	4603      	mov	r3, r0
 8006728:	461a      	mov	r2, r3
 800672a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800672e:	4313      	orrs	r3, r2
 8006730:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8006734:	2201      	movs	r2, #1
 8006736:	2181      	movs	r1, #129	@ 0x81
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	f001 ffa5 	bl	8008688 <VL53L0X_WrByte>
 800673e:	4603      	mov	r3, r0
 8006740:	461a      	mov	r2, r3
 8006742:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006746:	4313      	orrs	r3, r2
 8006748:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f002 f8b9 	bl	80088c4 <VL53L0X_PollingDelay>
 8006752:	4603      	mov	r3, r0
 8006754:	461a      	mov	r2, r3
 8006756:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800675a:	4313      	orrs	r3, r2
 800675c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8006760:	2201      	movs	r2, #1
 8006762:	2180      	movs	r1, #128	@ 0x80
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f001 ff8f 	bl	8008688 <VL53L0X_WrByte>
 800676a:	4603      	mov	r3, r0
 800676c:	461a      	mov	r2, r3
 800676e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006772:	4313      	orrs	r3, r2
 8006774:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		if (((option & 1) == 1) &&
 8006778:	78fb      	ldrb	r3, [r7, #3]
 800677a:	f003 0301 	and.w	r3, r3, #1
 800677e:	2b00      	cmp	r3, #0
 8006780:	f000 8098 	beq.w	80068b4 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8006784:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006788:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800678c:	2b00      	cmp	r3, #0
 800678e:	f040 8091 	bne.w	80068b4 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8006792:	226b      	movs	r2, #107	@ 0x6b
 8006794:	2194      	movs	r1, #148	@ 0x94
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f001 ff76 	bl	8008688 <VL53L0X_WrByte>
 800679c:	4603      	mov	r3, r0
 800679e:	461a      	mov	r2, r3
 80067a0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80067a4:	4313      	orrs	r3, r2
 80067a6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f7ff fef9 	bl	80065a2 <VL53L0X_device_read_strobe>
 80067b0:	4603      	mov	r3, r0
 80067b2:	461a      	mov	r2, r3
 80067b4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80067b8:	4313      	orrs	r3, r2
 80067ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80067be:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80067c2:	461a      	mov	r2, r3
 80067c4:	2190      	movs	r1, #144	@ 0x90
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f002 f840 	bl	800884c <VL53L0X_RdDWord>
 80067cc:	4603      	mov	r3, r0
 80067ce:	461a      	mov	r2, r3
 80067d0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80067d4:	4313      	orrs	r3, r2
 80067d6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 80067da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067dc:	0a1b      	lsrs	r3, r3, #8
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067e4:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 80067e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ea:	0bdb      	lsrs	r3, r3, #15
 80067ec:	b2db      	uxtb	r3, r3
 80067ee:	f003 0301 	and.w	r3, r3, #1
 80067f2:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 80067f6:	2224      	movs	r2, #36	@ 0x24
 80067f8:	2194      	movs	r1, #148	@ 0x94
 80067fa:	6878      	ldr	r0, [r7, #4]
 80067fc:	f001 ff44 	bl	8008688 <VL53L0X_WrByte>
 8006800:	4603      	mov	r3, r0
 8006802:	461a      	mov	r2, r3
 8006804:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006808:	4313      	orrs	r3, r2
 800680a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f7ff fec7 	bl	80065a2 <VL53L0X_device_read_strobe>
 8006814:	4603      	mov	r3, r0
 8006816:	461a      	mov	r2, r3
 8006818:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800681c:	4313      	orrs	r3, r2
 800681e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006822:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006826:	461a      	mov	r2, r3
 8006828:	2190      	movs	r1, #144	@ 0x90
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f002 f80e 	bl	800884c <VL53L0X_RdDWord>
 8006830:	4603      	mov	r3, r0
 8006832:	461a      	mov	r2, r3
 8006834:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006838:	4313      	orrs	r3, r2
 800683a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800683e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006840:	0e1b      	lsrs	r3, r3, #24
 8006842:	b2db      	uxtb	r3, r3
 8006844:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8006846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006848:	0c1b      	lsrs	r3, r3, #16
 800684a:	b2db      	uxtb	r3, r3
 800684c:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800684e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006850:	0a1b      	lsrs	r3, r3, #8
 8006852:	b2db      	uxtb	r3, r3
 8006854:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8006856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006858:	b2db      	uxtb	r3, r3
 800685a:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800685c:	2225      	movs	r2, #37	@ 0x25
 800685e:	2194      	movs	r1, #148	@ 0x94
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f001 ff11 	bl	8008688 <VL53L0X_WrByte>
 8006866:	4603      	mov	r3, r0
 8006868:	461a      	mov	r2, r3
 800686a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800686e:	4313      	orrs	r3, r2
 8006870:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f7ff fe94 	bl	80065a2 <VL53L0X_device_read_strobe>
 800687a:	4603      	mov	r3, r0
 800687c:	461a      	mov	r2, r3
 800687e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006882:	4313      	orrs	r3, r2
 8006884:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006888:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800688c:	461a      	mov	r2, r3
 800688e:	2190      	movs	r1, #144	@ 0x90
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f001 ffdb 	bl	800884c <VL53L0X_RdDWord>
 8006896:	4603      	mov	r3, r0
 8006898:	461a      	mov	r2, r3
 800689a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800689e:	4313      	orrs	r3, r2
 80068a0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 80068a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a6:	0e1b      	lsrs	r3, r3, #24
 80068a8:	b2db      	uxtb	r3, r3
 80068aa:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 80068ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ae:	0c1b      	lsrs	r3, r3, #16
 80068b0:	b2db      	uxtb	r3, r3
 80068b2:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 80068b4:	78fb      	ldrb	r3, [r7, #3]
 80068b6:	f003 0302 	and.w	r3, r3, #2
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	f000 8189 	beq.w	8006bd2 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 80068c0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80068c4:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	f040 8182 	bne.w	8006bd2 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 80068ce:	2202      	movs	r2, #2
 80068d0:	2194      	movs	r1, #148	@ 0x94
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f001 fed8 	bl	8008688 <VL53L0X_WrByte>
 80068d8:	4603      	mov	r3, r0
 80068da:	461a      	mov	r2, r3
 80068dc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80068e0:	4313      	orrs	r3, r2
 80068e2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f7ff fe5b 	bl	80065a2 <VL53L0X_device_read_strobe>
 80068ec:	4603      	mov	r3, r0
 80068ee:	461a      	mov	r2, r3
 80068f0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80068f4:	4313      	orrs	r3, r2
 80068f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 80068fa:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 80068fe:	461a      	mov	r2, r3
 8006900:	2190      	movs	r1, #144	@ 0x90
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f001 ff42 	bl	800878c <VL53L0X_RdByte>
 8006908:	4603      	mov	r3, r0
 800690a:	461a      	mov	r2, r3
 800690c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006910:	4313      	orrs	r3, r2
 8006912:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8006916:	227b      	movs	r2, #123	@ 0x7b
 8006918:	2194      	movs	r1, #148	@ 0x94
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f001 feb4 	bl	8008688 <VL53L0X_WrByte>
 8006920:	4603      	mov	r3, r0
 8006922:	461a      	mov	r2, r3
 8006924:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006928:	4313      	orrs	r3, r2
 800692a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f7ff fe37 	bl	80065a2 <VL53L0X_device_read_strobe>
 8006934:	4603      	mov	r3, r0
 8006936:	461a      	mov	r2, r3
 8006938:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800693c:	4313      	orrs	r3, r2
 800693e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8006942:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8006946:	461a      	mov	r2, r3
 8006948:	2190      	movs	r1, #144	@ 0x90
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f001 ff1e 	bl	800878c <VL53L0X_RdByte>
 8006950:	4603      	mov	r3, r0
 8006952:	461a      	mov	r2, r3
 8006954:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006958:	4313      	orrs	r3, r2
 800695a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800695e:	2277      	movs	r2, #119	@ 0x77
 8006960:	2194      	movs	r1, #148	@ 0x94
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f001 fe90 	bl	8008688 <VL53L0X_WrByte>
 8006968:	4603      	mov	r3, r0
 800696a:	461a      	mov	r2, r3
 800696c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006970:	4313      	orrs	r3, r2
 8006972:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006976:	6878      	ldr	r0, [r7, #4]
 8006978:	f7ff fe13 	bl	80065a2 <VL53L0X_device_read_strobe>
 800697c:	4603      	mov	r3, r0
 800697e:	461a      	mov	r2, r3
 8006980:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006984:	4313      	orrs	r3, r2
 8006986:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800698a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800698e:	461a      	mov	r2, r3
 8006990:	2190      	movs	r1, #144	@ 0x90
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	f001 ff5a 	bl	800884c <VL53L0X_RdDWord>
 8006998:	4603      	mov	r3, r0
 800699a:	461a      	mov	r2, r3
 800699c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80069a0:	4313      	orrs	r3, r2
 80069a2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 80069a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069a8:	0e5b      	lsrs	r3, r3, #25
 80069aa:	b2db      	uxtb	r3, r3
 80069ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 80069b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069b6:	0c9b      	lsrs	r3, r3, #18
 80069b8:	b2db      	uxtb	r3, r3
 80069ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069be:	b2db      	uxtb	r3, r3
 80069c0:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 80069c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069c4:	0adb      	lsrs	r3, r3, #11
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069cc:	b2db      	uxtb	r3, r3
 80069ce:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 80069d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d2:	091b      	lsrs	r3, r3, #4
 80069d4:	b2db      	uxtb	r3, r3
 80069d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069da:	b2db      	uxtb	r3, r3
 80069dc:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 80069de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	00db      	lsls	r3, r3, #3
 80069e4:	b2db      	uxtb	r3, r3
 80069e6:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 80069ea:	b2db      	uxtb	r3, r3
 80069ec:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80069f0:	2278      	movs	r2, #120	@ 0x78
 80069f2:	2194      	movs	r1, #148	@ 0x94
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f001 fe47 	bl	8008688 <VL53L0X_WrByte>
 80069fa:	4603      	mov	r3, r0
 80069fc:	461a      	mov	r2, r3
 80069fe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006a02:	4313      	orrs	r3, r2
 8006a04:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f7ff fdca 	bl	80065a2 <VL53L0X_device_read_strobe>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	461a      	mov	r2, r3
 8006a12:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006a16:	4313      	orrs	r3, r2
 8006a18:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006a1c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006a20:	461a      	mov	r2, r3
 8006a22:	2190      	movs	r1, #144	@ 0x90
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	f001 ff11 	bl	800884c <VL53L0X_RdDWord>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	461a      	mov	r2, r3
 8006a2e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006a32:	4313      	orrs	r3, r2
 8006a34:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 8006a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a3a:	0f5b      	lsrs	r3, r3, #29
 8006a3c:	b2db      	uxtb	r3, r3
 8006a3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a42:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8006a44:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006a48:	4413      	add	r3, r2
 8006a4a:	b2db      	uxtb	r3, r3
 8006a4c:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8006a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a50:	0d9b      	lsrs	r3, r3, #22
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 8006a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a5e:	0bdb      	lsrs	r3, r3, #15
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8006a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a6c:	0a1b      	lsrs	r3, r3, #8
 8006a6e:	b2db      	uxtb	r3, r3
 8006a70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a74:	b2db      	uxtb	r3, r3
 8006a76:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8006a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a7a:	085b      	lsrs	r3, r3, #1
 8006a7c:	b2db      	uxtb	r3, r3
 8006a7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a82:	b2db      	uxtb	r3, r3
 8006a84:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8006a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	019b      	lsls	r3, r3, #6
 8006a8c:	b2db      	uxtb	r3, r3
 8006a8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8006a98:	2279      	movs	r2, #121	@ 0x79
 8006a9a:	2194      	movs	r1, #148	@ 0x94
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	f001 fdf3 	bl	8008688 <VL53L0X_WrByte>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f7ff fd76 	bl	80065a2 <VL53L0X_device_read_strobe>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	461a      	mov	r2, r3
 8006aba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006ac4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006ac8:	461a      	mov	r2, r3
 8006aca:	2190      	movs	r1, #144	@ 0x90
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f001 febd 	bl	800884c <VL53L0X_RdDWord>
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	461a      	mov	r2, r3
 8006ad6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006ada:	4313      	orrs	r3, r2
 8006adc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 8006ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ae2:	0e9b      	lsrs	r3, r3, #26
 8006ae4:	b2db      	uxtb	r3, r3
 8006ae6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006aea:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 8006aec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006af0:	4413      	add	r3, r2
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8006af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af8:	0cdb      	lsrs	r3, r3, #19
 8006afa:	b2db      	uxtb	r3, r3
 8006afc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b00:	b2db      	uxtb	r3, r3
 8006b02:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8006b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b06:	0b1b      	lsrs	r3, r3, #12
 8006b08:	b2db      	uxtb	r3, r3
 8006b0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b0e:	b2db      	uxtb	r3, r3
 8006b10:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8006b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b14:	095b      	lsrs	r3, r3, #5
 8006b16:	b2db      	uxtb	r3, r3
 8006b18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 8006b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b22:	b2db      	uxtb	r3, r3
 8006b24:	009b      	lsls	r3, r3, #2
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8006b2c:	b2db      	uxtb	r3, r3
 8006b2e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8006b32:	227a      	movs	r2, #122	@ 0x7a
 8006b34:	2194      	movs	r1, #148	@ 0x94
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f001 fda6 	bl	8008688 <VL53L0X_WrByte>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	461a      	mov	r2, r3
 8006b40:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006b44:	4313      	orrs	r3, r2
 8006b46:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7ff fd29 	bl	80065a2 <VL53L0X_device_read_strobe>
 8006b50:	4603      	mov	r3, r0
 8006b52:	461a      	mov	r2, r3
 8006b54:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006b5e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006b62:	461a      	mov	r2, r3
 8006b64:	2190      	movs	r1, #144	@ 0x90
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f001 fe70 	bl	800884c <VL53L0X_RdDWord>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	461a      	mov	r2, r3
 8006b70:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006b74:	4313      	orrs	r3, r2
 8006b76:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 8006b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b7c:	0f9b      	lsrs	r3, r3, #30
 8006b7e:	b2db      	uxtb	r3, r3
 8006b80:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b84:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 8006b86:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006b8a:	4413      	add	r3, r2
 8006b8c:	b2db      	uxtb	r3, r3
 8006b8e:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8006b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b92:	0ddb      	lsrs	r3, r3, #23
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b9a:	b2db      	uxtb	r3, r3
 8006b9c:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8006b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba0:	0c1b      	lsrs	r3, r3, #16
 8006ba2:	b2db      	uxtb	r3, r3
 8006ba4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8006bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bae:	0a5b      	lsrs	r3, r3, #9
 8006bb0:	b2db      	uxtb	r3, r3
 8006bb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bb6:	b2db      	uxtb	r3, r3
 8006bb8:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8006bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bbe:	089b      	lsrs	r3, r3, #2
 8006bc0:	b2db      	uxtb	r3, r3
 8006bc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
			ProductId[18] = '\0';
 8006bcc:	2300      	movs	r3, #0
 8006bce:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		}

		if (((option & 4) == 4) &&
 8006bd2:	78fb      	ldrb	r3, [r7, #3]
 8006bd4:	f003 0304 	and.w	r3, r3, #4
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	f000 80f1 	beq.w	8006dc0 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8006bde:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006be2:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	f040 80ea 	bne.w	8006dc0 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8006bec:	227b      	movs	r2, #123	@ 0x7b
 8006bee:	2194      	movs	r1, #148	@ 0x94
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f001 fd49 	bl	8008688 <VL53L0X_WrByte>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	461a      	mov	r2, r3
 8006bfa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f7ff fccc 	bl	80065a2 <VL53L0X_device_read_strobe>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	461a      	mov	r2, r3
 8006c0e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006c12:	4313      	orrs	r3, r2
 8006c14:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8006c18:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006c1c:	461a      	mov	r2, r3
 8006c1e:	2190      	movs	r1, #144	@ 0x90
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	f001 fe13 	bl	800884c <VL53L0X_RdDWord>
 8006c26:	4603      	mov	r3, r0
 8006c28:	461a      	mov	r2, r3
 8006c2a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8006c34:	227c      	movs	r2, #124	@ 0x7c
 8006c36:	2194      	movs	r1, #148	@ 0x94
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f001 fd25 	bl	8008688 <VL53L0X_WrByte>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	461a      	mov	r2, r3
 8006c42:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006c46:	4313      	orrs	r3, r2
 8006c48:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f7ff fca8 	bl	80065a2 <VL53L0X_device_read_strobe>
 8006c52:	4603      	mov	r3, r0
 8006c54:	461a      	mov	r2, r3
 8006c56:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006c5a:	4313      	orrs	r3, r2
 8006c5c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8006c60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006c64:	461a      	mov	r2, r3
 8006c66:	2190      	movs	r1, #144	@ 0x90
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f001 fdef 	bl	800884c <VL53L0X_RdDWord>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	461a      	mov	r2, r3
 8006c72:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006c76:	4313      	orrs	r3, r2
 8006c78:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8006c7c:	2273      	movs	r2, #115	@ 0x73
 8006c7e:	2194      	movs	r1, #148	@ 0x94
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f001 fd01 	bl	8008688 <VL53L0X_WrByte>
 8006c86:	4603      	mov	r3, r0
 8006c88:	461a      	mov	r2, r3
 8006c8a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f7ff fc84 	bl	80065a2 <VL53L0X_device_read_strobe>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006ca8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006cac:	461a      	mov	r2, r3
 8006cae:	2190      	movs	r1, #144	@ 0x90
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f001 fdcb 	bl	800884c <VL53L0X_RdDWord>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	461a      	mov	r2, r3
 8006cba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 8006cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc6:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8006ccc:	2274      	movs	r2, #116	@ 0x74
 8006cce:	2194      	movs	r1, #148	@ 0x94
 8006cd0:	6878      	ldr	r0, [r7, #4]
 8006cd2:	f001 fcd9 	bl	8008688 <VL53L0X_WrByte>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	461a      	mov	r2, r3
 8006cda:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f7ff fc5c 	bl	80065a2 <VL53L0X_device_read_strobe>
 8006cea:	4603      	mov	r3, r0
 8006cec:	461a      	mov	r2, r3
 8006cee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006cf8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006cfc:	461a      	mov	r2, r3
 8006cfe:	2190      	movs	r1, #144	@ 0x90
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f001 fda3 	bl	800884c <VL53L0X_RdDWord>
 8006d06:	4603      	mov	r3, r0
 8006d08:	461a      	mov	r2, r3
 8006d0a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 8006d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d16:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 8006d18:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 8006d1e:	2275      	movs	r2, #117	@ 0x75
 8006d20:	2194      	movs	r1, #148	@ 0x94
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f001 fcb0 	bl	8008688 <VL53L0X_WrByte>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	461a      	mov	r2, r3
 8006d2c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d30:	4313      	orrs	r3, r2
 8006d32:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f7ff fc33 	bl	80065a2 <VL53L0X_device_read_strobe>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	461a      	mov	r2, r3
 8006d40:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d44:	4313      	orrs	r3, r2
 8006d46:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006d4a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006d4e:	461a      	mov	r2, r3
 8006d50:	2190      	movs	r1, #144	@ 0x90
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f001 fd7a 	bl	800884c <VL53L0X_RdDWord>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	461a      	mov	r2, r3
 8006d5c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d60:	4313      	orrs	r3, r2
 8006d62:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 8006d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d68:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	657b      	str	r3, [r7, #84]	@ 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 8006d6e:	2276      	movs	r2, #118	@ 0x76
 8006d70:	2194      	movs	r1, #148	@ 0x94
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	f001 fc88 	bl	8008688 <VL53L0X_WrByte>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d80:	4313      	orrs	r3, r2
 8006d82:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f7ff fc0b 	bl	80065a2 <VL53L0X_device_read_strobe>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	461a      	mov	r2, r3
 8006d90:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d94:	4313      	orrs	r3, r2
 8006d96:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006d9a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006d9e:	461a      	mov	r2, r3
 8006da0:	2190      	movs	r1, #144	@ 0x90
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f001 fd52 	bl	800884c <VL53L0X_RdDWord>
 8006da8:	4603      	mov	r3, r0
 8006daa:	461a      	mov	r2, r3
 8006dac:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006db0:	4313      	orrs	r3, r2
 8006db2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8006db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006db8:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8006dba:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	657b      	str	r3, [r7, #84]	@ 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	2181      	movs	r1, #129	@ 0x81
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f001 fc5f 	bl	8008688 <VL53L0X_WrByte>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	461a      	mov	r2, r3
 8006dce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8006dd8:	2206      	movs	r2, #6
 8006dda:	21ff      	movs	r1, #255	@ 0xff
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	f001 fc53 	bl	8008688 <VL53L0X_WrByte>
 8006de2:	4603      	mov	r3, r0
 8006de4:	461a      	mov	r2, r3
 8006de6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006dea:	4313      	orrs	r3, r2
 8006dec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8006df0:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8006df4:	461a      	mov	r2, r3
 8006df6:	2183      	movs	r1, #131	@ 0x83
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f001 fcc7 	bl	800878c <VL53L0X_RdByte>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	461a      	mov	r2, r3
 8006e02:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e06:	4313      	orrs	r3, r2
 8006e08:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8006e0c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006e10:	f023 0304 	bic.w	r3, r3, #4
 8006e14:	b2db      	uxtb	r3, r3
 8006e16:	461a      	mov	r2, r3
 8006e18:	2183      	movs	r1, #131	@ 0x83
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f001 fc34 	bl	8008688 <VL53L0X_WrByte>
 8006e20:	4603      	mov	r3, r0
 8006e22:	461a      	mov	r2, r3
 8006e24:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e28:	4313      	orrs	r3, r2
 8006e2a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006e2e:	2201      	movs	r2, #1
 8006e30:	21ff      	movs	r1, #255	@ 0xff
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f001 fc28 	bl	8008688 <VL53L0X_WrByte>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	461a      	mov	r2, r3
 8006e3c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e40:	4313      	orrs	r3, r2
 8006e42:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006e46:	2201      	movs	r2, #1
 8006e48:	2100      	movs	r1, #0
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f001 fc1c 	bl	8008688 <VL53L0X_WrByte>
 8006e50:	4603      	mov	r3, r0
 8006e52:	461a      	mov	r2, r3
 8006e54:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006e5e:	2200      	movs	r2, #0
 8006e60:	21ff      	movs	r1, #255	@ 0xff
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f001 fc10 	bl	8008688 <VL53L0X_WrByte>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e70:	4313      	orrs	r3, r2
 8006e72:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8006e76:	2200      	movs	r2, #0
 8006e78:	2180      	movs	r1, #128	@ 0x80
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f001 fc04 	bl	8008688 <VL53L0X_WrByte>
 8006e80:	4603      	mov	r3, r0
 8006e82:	461a      	mov	r2, r3
 8006e84:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8006e8e:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	f040 808f 	bne.w	8006fb6 <VL53L0X_get_info_from_device+0x98e>
 8006e98:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006e9c:	2b07      	cmp	r3, #7
 8006e9e:	f000 808a 	beq.w	8006fb6 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8006ea2:	78fb      	ldrb	r3, [r7, #3]
 8006ea4:	f003 0301 	and.w	r3, r3, #1
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d024      	beq.n	8006ef6 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8006eac:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006eb0:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d11e      	bne.n	8006ef6 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8006ebe:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8006ec8:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8006ecc:	2300      	movs	r3, #0
 8006ece:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ed0:	e00e      	b.n	8006ef0 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8006ed2:	f107 0208 	add.w	r2, r7, #8
 8006ed6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ed8:	4413      	add	r3, r2
 8006eda:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8006edc:	687a      	ldr	r2, [r7, #4]
 8006ede:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ee0:	4413      	add	r3, r2
 8006ee2:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 8006ee6:	460a      	mov	r2, r1
 8006ee8:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8006eea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006eec:	3301      	adds	r3, #1
 8006eee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ef0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ef2:	2b05      	cmp	r3, #5
 8006ef4:	dded      	ble.n	8006ed2 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8006ef6:	78fb      	ldrb	r3, [r7, #3]
 8006ef8:	f003 0302 	and.w	r3, r3, #2
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d018      	beq.n	8006f32 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8006f00:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006f04:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d112      	bne.n	8006f32 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006f0c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006f16:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	33f3      	adds	r3, #243	@ 0xf3
 8006f24:	63bb      	str	r3, [r7, #56]	@ 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8006f26:	f107 0310 	add.w	r3, r7, #16
 8006f2a:	4619      	mov	r1, r3
 8006f2c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006f2e:	f001 fd2f 	bl	8008990 <strcpy>

		}

		if (((option & 4) == 4) &&
 8006f32:	78fb      	ldrb	r3, [r7, #3]
 8006f34:	f003 0304 	and.w	r3, r3, #4
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d030      	beq.n	8006f9e <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8006f3c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006f40:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d12a      	bne.n	8006f9e <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006f48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006f50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8006f58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f5a:	025b      	lsls	r3, r3, #9
 8006f5c:	643b      	str	r3, [r7, #64]	@ 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006f62:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8006f66:	2300      	movs	r3, #0
 8006f68:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 8006f6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d011      	beq.n	8006f96 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 8006f72:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006f74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f76:	1ad3      	subs	r3, r2, r3
 8006f78:	64bb      	str	r3, [r7, #72]	@ 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8006f7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f7c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006f80:	fb02 f303 	mul.w	r3, r2, r3
 8006f84:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 8006f86:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
					OffsetMicroMeters *= -1;
 8006f8a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8006f8e:	425b      	negs	r3, r3
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			}

			PALDevDataSet(Dev,
 8006f96:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 8006f9e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8006fa2:	78fb      	ldrb	r3, [r7, #3]
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8006fac:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006fb6:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3760      	adds	r7, #96	@ 0x60
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}

08006fc2 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 8006fc2:	b480      	push	{r7}
 8006fc4:	b087      	sub	sp, #28
 8006fc6:	af00      	add	r7, sp, #0
 8006fc8:	6078      	str	r0, [r7, #4]
 8006fca:	460b      	mov	r3, r1
 8006fcc:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 8006fce:	f240 6277 	movw	r2, #1655	@ 0x677
 8006fd2:	f04f 0300 	mov.w	r3, #0
 8006fd6:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 8006fda:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8006fde:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8006fe0:	78fb      	ldrb	r3, [r7, #3]
 8006fe2:	68fa      	ldr	r2, [r7, #12]
 8006fe4:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8006fe8:	693a      	ldr	r2, [r7, #16]
 8006fea:	fb02 f303 	mul.w	r3, r2, r3
 8006fee:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8006ff0:	68bb      	ldr	r3, [r7, #8]
}
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	371c      	adds	r7, #28
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr

08006ffe <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 8006ffe:	b480      	push	{r7}
 8007000:	b087      	sub	sp, #28
 8007002:	af00      	add	r7, sp, #0
 8007004:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8007006:	2300      	movs	r3, #0
 8007008:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800700a:	2300      	movs	r3, #0
 800700c:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800700e:	2300      	movs	r3, #0
 8007010:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d015      	beq.n	8007044 <VL53L0X_encode_timeout+0x46>
		ls_byte = timeout_macro_clks - 1;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	3b01      	subs	r3, #1
 800701c:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800701e:	e005      	b.n	800702c <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8007020:	693b      	ldr	r3, [r7, #16]
 8007022:	085b      	lsrs	r3, r3, #1
 8007024:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8007026:	89fb      	ldrh	r3, [r7, #14]
 8007028:	3301      	adds	r3, #1
 800702a:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	2bff      	cmp	r3, #255	@ 0xff
 8007030:	d8f6      	bhi.n	8007020 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8007032:	89fb      	ldrh	r3, [r7, #14]
 8007034:	021b      	lsls	r3, r3, #8
 8007036:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8007038:	693b      	ldr	r3, [r7, #16]
 800703a:	b29b      	uxth	r3, r3
 800703c:	b2db      	uxtb	r3, r3
 800703e:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8007040:	4413      	add	r3, r2
 8007042:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8007044:	8afb      	ldrh	r3, [r7, #22]

}
 8007046:	4618      	mov	r0, r3
 8007048:	371c      	adds	r7, #28
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr

08007052 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8007052:	b480      	push	{r7}
 8007054:	b085      	sub	sp, #20
 8007056:	af00      	add	r7, sp, #0
 8007058:	4603      	mov	r3, r0
 800705a:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800705c:	2300      	movs	r3, #0
 800705e:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8007060:	88fb      	ldrh	r3, [r7, #6]
 8007062:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8007064:	88fa      	ldrh	r2, [r7, #6]
 8007066:	0a12      	lsrs	r2, r2, #8
 8007068:	b292      	uxth	r2, r2
 800706a:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800706c:	3301      	adds	r3, #1
 800706e:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8007070:	68fb      	ldr	r3, [r7, #12]
}
 8007072:	4618      	mov	r0, r3
 8007074:	3714      	adds	r7, #20
 8007076:	46bd      	mov	sp, r7
 8007078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707c:	4770      	bx	lr
	...

08007080 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b088      	sub	sp, #32
 8007084:	af00      	add	r7, sp, #0
 8007086:	60f8      	str	r0, [r7, #12]
 8007088:	60b9      	str	r1, [r7, #8]
 800708a:	4613      	mov	r3, r2
 800708c:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800708e:	2300      	movs	r3, #0
 8007090:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8007092:	79fb      	ldrb	r3, [r7, #7]
 8007094:	4619      	mov	r1, r3
 8007096:	68f8      	ldr	r0, [r7, #12]
 8007098:	f7ff ff93 	bl	8006fc2 <VL53L0X_calc_macro_period_ps>
 800709c:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800709e:	69bb      	ldr	r3, [r7, #24]
 80070a0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80070a4:	4a0a      	ldr	r2, [pc, #40]	@ (80070d0 <VL53L0X_calc_timeout_mclks+0x50>)
 80070a6:	fba2 2303 	umull	r2, r3, r2, r3
 80070aa:	099b      	lsrs	r3, r3, #6
 80070ac:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80070b4:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	085b      	lsrs	r3, r3, #1
 80070bc:	441a      	add	r2, r3
	timeout_period_mclks =
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80070c4:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 80070c6:	69fb      	ldr	r3, [r7, #28]
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	3720      	adds	r7, #32
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}
 80070d0:	10624dd3 	.word	0x10624dd3

080070d4 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b086      	sub	sp, #24
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
 80070dc:	460b      	mov	r3, r1
 80070de:	807b      	strh	r3, [r7, #2]
 80070e0:	4613      	mov	r3, r2
 80070e2:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 80070e4:	2300      	movs	r3, #0
 80070e6:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 80070e8:	787b      	ldrb	r3, [r7, #1]
 80070ea:	4619      	mov	r1, r3
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f7ff ff68 	bl	8006fc2 <VL53L0X_calc_macro_period_ps>
 80070f2:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 80070f4:	693b      	ldr	r3, [r7, #16]
 80070f6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80070fa:	4a0a      	ldr	r2, [pc, #40]	@ (8007124 <VL53L0X_calc_timeout_us+0x50>)
 80070fc:	fba2 2303 	umull	r2, r3, r2, r3
 8007100:	099b      	lsrs	r3, r3, #6
 8007102:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 8007104:	887b      	ldrh	r3, [r7, #2]
 8007106:	68fa      	ldr	r2, [r7, #12]
 8007108:	fb02 f303 	mul.w	r3, r2, r3
 800710c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
	actual_timeout_period_us =
 8007110:	4a04      	ldr	r2, [pc, #16]	@ (8007124 <VL53L0X_calc_timeout_us+0x50>)
 8007112:	fba2 2303 	umull	r2, r3, r2, r3
 8007116:	099b      	lsrs	r3, r3, #6
 8007118:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800711a:	697b      	ldr	r3, [r7, #20]
}
 800711c:	4618      	mov	r0, r3
 800711e:	3718      	adds	r7, #24
 8007120:	46bd      	mov	sp, r7
 8007122:	bd80      	pop	{r7, pc}
 8007124:	10624dd3 	.word	0x10624dd3

08007128 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b08c      	sub	sp, #48	@ 0x30
 800712c:	af00      	add	r7, sp, #0
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	460b      	mov	r3, r1
 8007132:	607a      	str	r2, [r7, #4]
 8007134:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007136:	2300      	movs	r3, #0
 8007138:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800713c:	2300      	movs	r3, #0
 800713e:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8007142:	2300      	movs	r3, #0
 8007144:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8007146:	2300      	movs	r3, #0
 8007148:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800714a:	2300      	movs	r3, #0
 800714c:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800714e:	7afb      	ldrb	r3, [r7, #11]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d005      	beq.n	8007160 <get_sequence_step_timeout+0x38>
 8007154:	7afb      	ldrb	r3, [r7, #11]
 8007156:	2b01      	cmp	r3, #1
 8007158:	d002      	beq.n	8007160 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800715a:	7afb      	ldrb	r3, [r7, #11]
 800715c:	2b02      	cmp	r3, #2
 800715e:	d127      	bne.n	80071b0 <get_sequence_step_timeout+0x88>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007160:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8007164:	461a      	mov	r2, r3
 8007166:	2100      	movs	r1, #0
 8007168:	68f8      	ldr	r0, [r7, #12]
 800716a:	f7fd fa9f 	bl	80046ac <VL53L0X_GetVcselPulsePeriod>
 800716e:	4603      	mov	r3, r0
 8007170:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8007174:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8007178:	2b00      	cmp	r3, #0
 800717a:	d109      	bne.n	8007190 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800717c:	f107 0320 	add.w	r3, r7, #32
 8007180:	461a      	mov	r2, r3
 8007182:	2146      	movs	r1, #70	@ 0x46
 8007184:	68f8      	ldr	r0, [r7, #12]
 8007186:	f001 fb01 	bl	800878c <VL53L0X_RdByte>
 800718a:	4603      	mov	r3, r0
 800718c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8007190:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007194:	4618      	mov	r0, r3
 8007196:	f7ff ff5c 	bl	8007052 <VL53L0X_decode_timeout>
 800719a:	4603      	mov	r3, r0
 800719c:	847b      	strh	r3, [r7, #34]	@ 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800719e:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 80071a2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80071a4:	4619      	mov	r1, r3
 80071a6:	68f8      	ldr	r0, [r7, #12]
 80071a8:	f7ff ff94 	bl	80070d4 <VL53L0X_calc_timeout_us>
 80071ac:	62b8      	str	r0, [r7, #40]	@ 0x28
 80071ae:	e092      	b.n	80072d6 <get_sequence_step_timeout+0x1ae>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 80071b0:	7afb      	ldrb	r3, [r7, #11]
 80071b2:	2b03      	cmp	r3, #3
 80071b4:	d135      	bne.n	8007222 <get_sequence_step_timeout+0xfa>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80071b6:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 80071ba:	461a      	mov	r2, r3
 80071bc:	2100      	movs	r1, #0
 80071be:	68f8      	ldr	r0, [r7, #12]
 80071c0:	f7fd fa74 	bl	80046ac <VL53L0X_GetVcselPulsePeriod>
 80071c4:	4603      	mov	r3, r0
 80071c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 80071ca:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	f040 8081 	bne.w	80072d6 <get_sequence_step_timeout+0x1ae>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80071d4:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 80071d8:	461a      	mov	r2, r3
 80071da:	2100      	movs	r1, #0
 80071dc:	68f8      	ldr	r0, [r7, #12]
 80071de:	f7fd fa65 	bl	80046ac <VL53L0X_GetVcselPulsePeriod>
 80071e2:	4603      	mov	r3, r0
 80071e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 80071e8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d109      	bne.n	8007204 <get_sequence_step_timeout+0xdc>
				Status = VL53L0X_RdWord(Dev,
 80071f0:	f107 031e 	add.w	r3, r7, #30
 80071f4:	461a      	mov	r2, r3
 80071f6:	2151      	movs	r1, #81	@ 0x51
 80071f8:	68f8      	ldr	r0, [r7, #12]
 80071fa:	f001 faf1 	bl	80087e0 <VL53L0X_RdWord>
 80071fe:	4603      	mov	r3, r0
 8007200:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8007204:	8bfb      	ldrh	r3, [r7, #30]
 8007206:	4618      	mov	r0, r3
 8007208:	f7ff ff23 	bl	8007052 <VL53L0X_decode_timeout>
 800720c:	4603      	mov	r3, r0
 800720e:	84fb      	strh	r3, [r7, #38]	@ 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8007210:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8007214:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007216:	4619      	mov	r1, r3
 8007218:	68f8      	ldr	r0, [r7, #12]
 800721a:	f7ff ff5b 	bl	80070d4 <VL53L0X_calc_timeout_us>
 800721e:	62b8      	str	r0, [r7, #40]	@ 0x28
 8007220:	e059      	b.n	80072d6 <get_sequence_step_timeout+0x1ae>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8007222:	7afb      	ldrb	r3, [r7, #11]
 8007224:	2b04      	cmp	r3, #4
 8007226:	d156      	bne.n	80072d6 <get_sequence_step_timeout+0x1ae>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8007228:	f107 0314 	add.w	r3, r7, #20
 800722c:	4619      	mov	r1, r3
 800722e:	68f8      	ldr	r0, [r7, #12]
 8007230:	f7fd fb46 	bl	80048c0 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8007234:	2300      	movs	r3, #0
 8007236:	84fb      	strh	r3, [r7, #38]	@ 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 8007238:	7dfb      	ldrb	r3, [r7, #23]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d01d      	beq.n	800727a <get_sequence_step_timeout+0x152>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800723e:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8007242:	461a      	mov	r2, r3
 8007244:	2100      	movs	r1, #0
 8007246:	68f8      	ldr	r0, [r7, #12]
 8007248:	f7fd fa30 	bl	80046ac <VL53L0X_GetVcselPulsePeriod>
 800724c:	4603      	mov	r3, r0
 800724e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 8007252:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8007256:	2b00      	cmp	r3, #0
 8007258:	d10f      	bne.n	800727a <get_sequence_step_timeout+0x152>
				Status = VL53L0X_RdWord(Dev,
 800725a:	f107 031e 	add.w	r3, r7, #30
 800725e:	461a      	mov	r2, r3
 8007260:	2151      	movs	r1, #81	@ 0x51
 8007262:	68f8      	ldr	r0, [r7, #12]
 8007264:	f001 fabc 	bl	80087e0 <VL53L0X_RdWord>
 8007268:	4603      	mov	r3, r0
 800726a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800726e:	8bfb      	ldrh	r3, [r7, #30]
 8007270:	4618      	mov	r0, r3
 8007272:	f7ff feee 	bl	8007052 <VL53L0X_decode_timeout>
 8007276:	4603      	mov	r3, r0
 8007278:	84fb      	strh	r3, [r7, #38]	@ 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800727a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800727e:	2b00      	cmp	r3, #0
 8007280:	d109      	bne.n	8007296 <get_sequence_step_timeout+0x16e>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007282:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8007286:	461a      	mov	r2, r3
 8007288:	2101      	movs	r1, #1
 800728a:	68f8      	ldr	r0, [r7, #12]
 800728c:	f7fd fa0e 	bl	80046ac <VL53L0X_GetVcselPulsePeriod>
 8007290:	4603      	mov	r3, r0
 8007292:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8007296:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800729a:	2b00      	cmp	r3, #0
 800729c:	d10f      	bne.n	80072be <get_sequence_step_timeout+0x196>
			Status = VL53L0X_RdWord(Dev,
 800729e:	f107 031c 	add.w	r3, r7, #28
 80072a2:	461a      	mov	r2, r3
 80072a4:	2171      	movs	r1, #113	@ 0x71
 80072a6:	68f8      	ldr	r0, [r7, #12]
 80072a8:	f001 fa9a 	bl	80087e0 <VL53L0X_RdWord>
 80072ac:	4603      	mov	r3, r0
 80072ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 80072b2:	8bbb      	ldrh	r3, [r7, #28]
 80072b4:	4618      	mov	r0, r3
 80072b6:	f7ff fecc 	bl	8007052 <VL53L0X_decode_timeout>
 80072ba:	4603      	mov	r3, r0
 80072bc:	84bb      	strh	r3, [r7, #36]	@ 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 80072be:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80072c0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80072c2:	1ad3      	subs	r3, r2, r3
 80072c4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80072c6:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 80072ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80072cc:	4619      	mov	r1, r3
 80072ce:	68f8      	ldr	r0, [r7, #12]
 80072d0:	f7ff ff00 	bl	80070d4 <VL53L0X_calc_timeout_us>
 80072d4:	62b8      	str	r0, [r7, #40]	@ 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80072da:	601a      	str	r2, [r3, #0]

	return Status;
 80072dc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3730      	adds	r7, #48	@ 0x30
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}

080072e8 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b08a      	sub	sp, #40	@ 0x28
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	60f8      	str	r0, [r7, #12]
 80072f0:	460b      	mov	r3, r1
 80072f2:	607a      	str	r2, [r7, #4]
 80072f4:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80072f6:	2300      	movs	r3, #0
 80072f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 80072fc:	7afb      	ldrb	r3, [r7, #11]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d005      	beq.n	800730e <set_sequence_step_timeout+0x26>
 8007302:	7afb      	ldrb	r3, [r7, #11]
 8007304:	2b01      	cmp	r3, #1
 8007306:	d002      	beq.n	800730e <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8007308:	7afb      	ldrb	r3, [r7, #11]
 800730a:	2b02      	cmp	r3, #2
 800730c:	d138      	bne.n	8007380 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800730e:	f107 031b 	add.w	r3, r7, #27
 8007312:	461a      	mov	r2, r3
 8007314:	2100      	movs	r1, #0
 8007316:	68f8      	ldr	r0, [r7, #12]
 8007318:	f7fd f9c8 	bl	80046ac <VL53L0X_GetVcselPulsePeriod>
 800731c:	4603      	mov	r3, r0
 800731e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8007322:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007326:	2b00      	cmp	r3, #0
 8007328:	d11a      	bne.n	8007360 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800732a:	7efb      	ldrb	r3, [r7, #27]
 800732c:	461a      	mov	r2, r3
 800732e:	6879      	ldr	r1, [r7, #4]
 8007330:	68f8      	ldr	r0, [r7, #12]
 8007332:	f7ff fea5 	bl	8007080 <VL53L0X_calc_timeout_mclks>
 8007336:	4603      	mov	r3, r0
 8007338:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800733a:	8bbb      	ldrh	r3, [r7, #28]
 800733c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007340:	d903      	bls.n	800734a <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8007342:	23ff      	movs	r3, #255	@ 0xff
 8007344:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007348:	e004      	b.n	8007354 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800734a:	8bbb      	ldrh	r3, [r7, #28]
 800734c:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800734e:	3b01      	subs	r3, #1
 8007350:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007354:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007358:	b29a      	uxth	r2, r3
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8007360:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007364:	2b00      	cmp	r3, #0
 8007366:	f040 80ab 	bne.w	80074c0 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800736a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800736e:	461a      	mov	r2, r3
 8007370:	2146      	movs	r1, #70	@ 0x46
 8007372:	68f8      	ldr	r0, [r7, #12]
 8007374:	f001 f988 	bl	8008688 <VL53L0X_WrByte>
 8007378:	4603      	mov	r3, r0
 800737a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800737e:	e09f      	b.n	80074c0 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8007380:	7afb      	ldrb	r3, [r7, #11]
 8007382:	2b03      	cmp	r3, #3
 8007384:	d135      	bne.n	80073f2 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 8007386:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800738a:	2b00      	cmp	r3, #0
 800738c:	d11b      	bne.n	80073c6 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800738e:	f107 031b 	add.w	r3, r7, #27
 8007392:	461a      	mov	r2, r3
 8007394:	2100      	movs	r1, #0
 8007396:	68f8      	ldr	r0, [r7, #12]
 8007398:	f7fd f988 	bl	80046ac <VL53L0X_GetVcselPulsePeriod>
 800739c:	4603      	mov	r3, r0
 800739e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 80073a2:	7efb      	ldrb	r3, [r7, #27]
 80073a4:	461a      	mov	r2, r3
 80073a6:	6879      	ldr	r1, [r7, #4]
 80073a8:	68f8      	ldr	r0, [r7, #12]
 80073aa:	f7ff fe69 	bl	8007080 <VL53L0X_calc_timeout_mclks>
 80073ae:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 80073b0:	84bb      	strh	r3, [r7, #36]	@ 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 80073b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80073b4:	4618      	mov	r0, r3
 80073b6:	f7ff fe22 	bl	8006ffe <VL53L0X_encode_timeout>
 80073ba:	4603      	mov	r3, r0
 80073bc:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80073be:	8b3a      	ldrh	r2, [r7, #24]
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 80073c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d108      	bne.n	80073e0 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 80073ce:	8b3b      	ldrh	r3, [r7, #24]
 80073d0:	461a      	mov	r2, r3
 80073d2:	2151      	movs	r1, #81	@ 0x51
 80073d4:	68f8      	ldr	r0, [r7, #12]
 80073d6:	f001 f97b 	bl	80086d0 <VL53L0X_WrWord>
 80073da:	4603      	mov	r3, r0
 80073dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 80073e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d16b      	bne.n	80074c0 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	687a      	ldr	r2, [r7, #4]
 80073ec:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 80073f0:	e066      	b.n	80074c0 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 80073f2:	7afb      	ldrb	r3, [r7, #11]
 80073f4:	2b04      	cmp	r3, #4
 80073f6:	d160      	bne.n	80074ba <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 80073f8:	f107 0310 	add.w	r3, r7, #16
 80073fc:	4619      	mov	r1, r3
 80073fe:	68f8      	ldr	r0, [r7, #12]
 8007400:	f7fd fa5e 	bl	80048c0 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 8007404:	2300      	movs	r3, #0
 8007406:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 8007408:	7cfb      	ldrb	r3, [r7, #19]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d01d      	beq.n	800744a <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800740e:	f107 031b 	add.w	r3, r7, #27
 8007412:	461a      	mov	r2, r3
 8007414:	2100      	movs	r1, #0
 8007416:	68f8      	ldr	r0, [r7, #12]
 8007418:	f7fd f948 	bl	80046ac <VL53L0X_GetVcselPulsePeriod>
 800741c:	4603      	mov	r3, r0
 800741e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 8007422:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007426:	2b00      	cmp	r3, #0
 8007428:	d10f      	bne.n	800744a <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800742a:	f107 0318 	add.w	r3, r7, #24
 800742e:	461a      	mov	r2, r3
 8007430:	2151      	movs	r1, #81	@ 0x51
 8007432:	68f8      	ldr	r0, [r7, #12]
 8007434:	f001 f9d4 	bl	80087e0 <VL53L0X_RdWord>
 8007438:	4603      	mov	r3, r0
 800743a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800743e:	8b3b      	ldrh	r3, [r7, #24]
 8007440:	4618      	mov	r0, r3
 8007442:	f7ff fe06 	bl	8007052 <VL53L0X_decode_timeout>
 8007446:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 8007448:	84bb      	strh	r3, [r7, #36]	@ 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800744a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800744e:	2b00      	cmp	r3, #0
 8007450:	d109      	bne.n	8007466 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007452:	f107 031b 	add.w	r3, r7, #27
 8007456:	461a      	mov	r2, r3
 8007458:	2101      	movs	r1, #1
 800745a:	68f8      	ldr	r0, [r7, #12]
 800745c:	f7fd f926 	bl	80046ac <VL53L0X_GetVcselPulsePeriod>
 8007460:	4603      	mov	r3, r0
 8007462:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8007466:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800746a:	2b00      	cmp	r3, #0
 800746c:	d128      	bne.n	80074c0 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800746e:	7efb      	ldrb	r3, [r7, #27]
 8007470:	461a      	mov	r2, r3
 8007472:	6879      	ldr	r1, [r7, #4]
 8007474:	68f8      	ldr	r0, [r7, #12]
 8007476:	f7ff fe03 	bl	8007080 <VL53L0X_calc_timeout_mclks>
 800747a:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800747c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800747e:	6a3a      	ldr	r2, [r7, #32]
 8007480:	4413      	add	r3, r2
 8007482:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 8007484:	6a38      	ldr	r0, [r7, #32]
 8007486:	f7ff fdba 	bl	8006ffe <VL53L0X_encode_timeout>
 800748a:	4603      	mov	r3, r0
 800748c:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800748e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007492:	2b00      	cmp	r3, #0
 8007494:	d108      	bne.n	80074a8 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 8007496:	8bfb      	ldrh	r3, [r7, #30]
 8007498:	461a      	mov	r2, r3
 800749a:	2171      	movs	r1, #113	@ 0x71
 800749c:	68f8      	ldr	r0, [r7, #12]
 800749e:	f001 f917 	bl	80086d0 <VL53L0X_WrWord>
 80074a2:	4603      	mov	r3, r0
 80074a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 80074a8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d107      	bne.n	80074c0 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 80074b8:	e002      	b.n	80074c0 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80074ba:	23fc      	movs	r3, #252	@ 0xfc
 80074bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	}
	return Status;
 80074c0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	3728      	adds	r7, #40	@ 0x28
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}

080074cc <VL53L0X_get_vcsel_pulse_period>:
	return Status;
}

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b086      	sub	sp, #24
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	60f8      	str	r0, [r7, #12]
 80074d4:	460b      	mov	r3, r1
 80074d6:	607a      	str	r2, [r7, #4]
 80074d8:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80074da:	2300      	movs	r3, #0
 80074dc:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 80074de:	7afb      	ldrb	r3, [r7, #11]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d002      	beq.n	80074ea <VL53L0X_get_vcsel_pulse_period+0x1e>
 80074e4:	2b01      	cmp	r3, #1
 80074e6:	d00a      	beq.n	80074fe <VL53L0X_get_vcsel_pulse_period+0x32>
 80074e8:	e013      	b.n	8007512 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80074ea:	f107 0316 	add.w	r3, r7, #22
 80074ee:	461a      	mov	r2, r3
 80074f0:	2150      	movs	r1, #80	@ 0x50
 80074f2:	68f8      	ldr	r0, [r7, #12]
 80074f4:	f001 f94a 	bl	800878c <VL53L0X_RdByte>
 80074f8:	4603      	mov	r3, r0
 80074fa:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 80074fc:	e00b      	b.n	8007516 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80074fe:	f107 0316 	add.w	r3, r7, #22
 8007502:	461a      	mov	r2, r3
 8007504:	2170      	movs	r1, #112	@ 0x70
 8007506:	68f8      	ldr	r0, [r7, #12]
 8007508:	f001 f940 	bl	800878c <VL53L0X_RdByte>
 800750c:	4603      	mov	r3, r0
 800750e:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8007510:	e001      	b.n	8007516 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007512:	23fc      	movs	r3, #252	@ 0xfc
 8007514:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 8007516:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d107      	bne.n	800752e <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800751e:	7dbb      	ldrb	r3, [r7, #22]
 8007520:	4618      	mov	r0, r3
 8007522:	f7fe fff7 	bl	8006514 <VL53L0X_decode_vcsel_period>
 8007526:	4603      	mov	r3, r0
 8007528:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	701a      	strb	r2, [r3, #0]

	return Status;
 800752e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007532:	4618      	mov	r0, r3
 8007534:	3718      	adds	r7, #24
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}

0800753a <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800753a:	b580      	push	{r7, lr}
 800753c:	b092      	sub	sp, #72	@ 0x48
 800753e:	af00      	add	r7, sp, #0
 8007540:	6078      	str	r0, [r7, #4]
 8007542:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007544:	2300      	movs	r3, #0
 8007546:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800754a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800754e:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8007550:	f240 7376 	movw	r3, #1910	@ 0x776
 8007554:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 8007556:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800755a:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800755c:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8007560:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 8007562:	f240 234e 	movw	r3, #590	@ 0x24e
 8007566:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 8007568:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800756c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800756e:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8007572:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8007574:	f240 2326 	movw	r3, #550	@ 0x226
 8007578:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800757a:	2300      	movs	r3, #0
 800757c:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800757e:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8007582:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 8007584:	2300      	movs	r3, #0
 8007586:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 8007588:	683a      	ldr	r2, [r7, #0]
 800758a:	6a3b      	ldr	r3, [r7, #32]
 800758c:	429a      	cmp	r2, r3
 800758e:	d205      	bcs.n	800759c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007590:	23fc      	movs	r3, #252	@ 0xfc
 8007592:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		return Status;
 8007596:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800759a:	e0aa      	b.n	80076f2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800759c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800759e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075a0:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 80075a2:	683a      	ldr	r2, [r7, #0]
 80075a4:	1ad3      	subs	r3, r2, r3
 80075a6:	643b      	str	r3, [r7, #64]	@ 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 80075a8:	f107 0314 	add.w	r3, r7, #20
 80075ac:	4619      	mov	r1, r3
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f7fd f986 	bl	80048c0 <VL53L0X_GetSequenceStepEnables>
 80075b4:	4603      	mov	r3, r0
 80075b6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 80075ba:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d15b      	bne.n	800767a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 80075c2:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d105      	bne.n	80075d4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 80075c8:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d102      	bne.n	80075d4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 80075ce:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d052      	beq.n	800767a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 80075d4:	f107 0310 	add.w	r3, r7, #16
 80075d8:	461a      	mov	r2, r3
 80075da:	2102      	movs	r1, #2
 80075dc:	6878      	ldr	r0, [r7, #4]
 80075de:	f7ff fda3 	bl	8007128 <get_sequence_step_timeout>
 80075e2:	4603      	mov	r3, r0
 80075e4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 80075e8:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d002      	beq.n	80075f6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 80075f0:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80075f4:	e07d      	b.n	80076f2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 80075f6:	7d3b      	ldrb	r3, [r7, #20]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d00f      	beq.n	800761c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 80075fc:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 80075fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007600:	4413      	add	r3, r2
 8007602:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 8007604:	69fa      	ldr	r2, [r7, #28]
 8007606:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007608:	429a      	cmp	r2, r3
 800760a:	d204      	bcs.n	8007616 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800760c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800760e:	69fb      	ldr	r3, [r7, #28]
 8007610:	1ad3      	subs	r3, r2, r3
 8007612:	643b      	str	r3, [r7, #64]	@ 0x40
 8007614:	e002      	b.n	800761c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007616:	23fc      	movs	r3, #252	@ 0xfc
 8007618:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800761c:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8007620:	2b00      	cmp	r3, #0
 8007622:	d002      	beq.n	800762a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 8007624:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8007628:	e063      	b.n	80076f2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800762a:	7dbb      	ldrb	r3, [r7, #22]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d011      	beq.n	8007654 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 8007630:	693a      	ldr	r2, [r7, #16]
 8007632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007634:	4413      	add	r3, r2
 8007636:	005b      	lsls	r3, r3, #1
 8007638:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800763a:	69fa      	ldr	r2, [r7, #28]
 800763c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800763e:	429a      	cmp	r2, r3
 8007640:	d204      	bcs.n	800764c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8007642:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007644:	69fb      	ldr	r3, [r7, #28]
 8007646:	1ad3      	subs	r3, r2, r3
 8007648:	643b      	str	r3, [r7, #64]	@ 0x40
 800764a:	e016      	b.n	800767a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800764c:	23fc      	movs	r3, #252	@ 0xfc
 800764e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007652:	e012      	b.n	800767a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 8007654:	7d7b      	ldrb	r3, [r7, #21]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d00f      	beq.n	800767a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800765a:	693b      	ldr	r3, [r7, #16]
 800765c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800765e:	4413      	add	r3, r2
 8007660:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8007662:	69fa      	ldr	r2, [r7, #28]
 8007664:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007666:	429a      	cmp	r2, r3
 8007668:	d204      	bcs.n	8007674 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800766a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800766c:	69fb      	ldr	r3, [r7, #28]
 800766e:	1ad3      	subs	r3, r2, r3
 8007670:	643b      	str	r3, [r7, #64]	@ 0x40
 8007672:	e002      	b.n	800767a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007674:	23fc      	movs	r3, #252	@ 0xfc
 8007676:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800767a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800767e:	2b00      	cmp	r3, #0
 8007680:	d002      	beq.n	8007688 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 8007682:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8007686:	e034      	b.n	80076f2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 8007688:	7dfb      	ldrb	r3, [r7, #23]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d019      	beq.n	80076c2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800768e:	f107 030c 	add.w	r3, r7, #12
 8007692:	461a      	mov	r2, r3
 8007694:	2103      	movs	r1, #3
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f7ff fd46 	bl	8007128 <get_sequence_step_timeout>
 800769c:	4603      	mov	r3, r0
 800769e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80076a6:	4413      	add	r3, r2
 80076a8:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80076aa:	69fa      	ldr	r2, [r7, #28]
 80076ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076ae:	429a      	cmp	r2, r3
 80076b0:	d204      	bcs.n	80076bc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 80076b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80076b4:	69fb      	ldr	r3, [r7, #28]
 80076b6:	1ad3      	subs	r3, r2, r3
 80076b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80076ba:	e002      	b.n	80076c2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80076bc:	23fc      	movs	r3, #252	@ 0xfc
 80076be:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 80076c2:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d111      	bne.n	80076ee <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 80076ca:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d00e      	beq.n	80076ee <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 80076d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80076d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d4:	1ad3      	subs	r3, r2, r3
 80076d6:	643b      	str	r3, [r7, #64]	@ 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 80076d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80076da:	2104      	movs	r1, #4
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f7ff fe03 	bl	80072e8 <set_sequence_step_timeout>
 80076e2:	4603      	mov	r3, r0
 80076e4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	683a      	ldr	r2, [r7, #0]
 80076ec:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80076ee:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3748      	adds	r7, #72	@ 0x48
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}

080076fa <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80076fa:	b580      	push	{r7, lr}
 80076fc:	b090      	sub	sp, #64	@ 0x40
 80076fe:	af00      	add	r7, sp, #0
 8007700:	6078      	str	r0, [r7, #4]
 8007702:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007704:	2300      	movs	r3, #0
 8007706:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800770a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800770e:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8007710:	f240 7376 	movw	r3, #1910	@ 0x776
 8007714:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 8007716:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800771a:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800771c:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8007720:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 8007722:	f240 234e 	movw	r3, #590	@ 0x24e
 8007726:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 8007728:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800772c:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800772e:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8007732:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8007734:	f240 2326 	movw	r3, #550	@ 0x226
 8007738:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800773a:	2300      	movs	r3, #0
 800773c:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800773e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007742:	441a      	add	r2, r3
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8007748:	f107 0318 	add.w	r3, r7, #24
 800774c:	4619      	mov	r1, r3
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f7fd f8b6 	bl	80048c0 <VL53L0X_GetSequenceStepEnables>
 8007754:	4603      	mov	r3, r0
 8007756:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800775a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800775e:	2b00      	cmp	r3, #0
 8007760:	d002      	beq.n	8007768 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 8007762:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007766:	e075      	b.n	8007854 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 8007768:	7e3b      	ldrb	r3, [r7, #24]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d105      	bne.n	800777a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800776e:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 8007770:	2b00      	cmp	r3, #0
 8007772:	d102      	bne.n	800777a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 8007774:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 8007776:	2b00      	cmp	r3, #0
 8007778:	d030      	beq.n	80077dc <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800777a:	f107 0310 	add.w	r3, r7, #16
 800777e:	461a      	mov	r2, r3
 8007780:	2102      	movs	r1, #2
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f7ff fcd0 	bl	8007128 <get_sequence_step_timeout>
 8007788:	4603      	mov	r3, r0
 800778a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800778e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007792:	2b00      	cmp	r3, #0
 8007794:	d122      	bne.n	80077dc <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 8007796:	7e3b      	ldrb	r3, [r7, #24]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d007      	beq.n	80077ac <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 80077a0:	6939      	ldr	r1, [r7, #16]
 80077a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077a4:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 80077a6:	441a      	add	r2, r3
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 80077ac:	7ebb      	ldrb	r3, [r7, #26]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d009      	beq.n	80077c6 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 80077b6:	6939      	ldr	r1, [r7, #16]
 80077b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077ba:	440b      	add	r3, r1
 80077bc:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 80077be:	441a      	add	r2, r3
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	601a      	str	r2, [r3, #0]
 80077c4:	e00a      	b.n	80077dc <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 80077c6:	7e7b      	ldrb	r3, [r7, #25]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d007      	beq.n	80077dc <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 80077d0:	6939      	ldr	r1, [r7, #16]
 80077d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d4:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 80077d6:	441a      	add	r2, r3
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80077dc:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d114      	bne.n	800780e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 80077e4:	7efb      	ldrb	r3, [r7, #27]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d011      	beq.n	800780e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 80077ea:	f107 030c 	add.w	r3, r7, #12
 80077ee:	461a      	mov	r2, r3
 80077f0:	2103      	movs	r1, #3
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f7ff fc98 	bl	8007128 <get_sequence_step_timeout>
 80077f8:	4603      	mov	r3, r0
 80077fa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 8007802:	68f9      	ldr	r1, [r7, #12]
 8007804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007806:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 8007808:	441a      	add	r2, r3
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800780e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007812:	2b00      	cmp	r3, #0
 8007814:	d114      	bne.n	8007840 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 8007816:	7f3b      	ldrb	r3, [r7, #28]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d011      	beq.n	8007840 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800781c:	f107 0314 	add.w	r3, r7, #20
 8007820:	461a      	mov	r2, r3
 8007822:	2104      	movs	r1, #4
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	f7ff fc7f 	bl	8007128 <get_sequence_step_timeout>
 800782a:	4603      	mov	r3, r0
 800782c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 8007834:	6979      	ldr	r1, [r7, #20]
 8007836:	6a3b      	ldr	r3, [r7, #32]
 8007838:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800783a:	441a      	add	r2, r3
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007840:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007844:	2b00      	cmp	r3, #0
 8007846:	d103      	bne.n	8007850 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007850:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8007854:	4618      	mov	r0, r3
 8007856:	3740      	adds	r7, #64	@ 0x40
 8007858:	46bd      	mov	sp, r7
 800785a:	bd80      	pop	{r7, pc}

0800785c <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b088      	sub	sp, #32
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007866:	2300      	movs	r3, #0
 8007868:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800786a:	2300      	movs	r3, #0
 800786c:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800786e:	e0c6      	b.n	80079fe <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	683a      	ldr	r2, [r7, #0]
 8007874:	4413      	add	r3, r2
 8007876:	781b      	ldrb	r3, [r3, #0]
 8007878:	74fb      	strb	r3, [r7, #19]
		Index++;
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	3301      	adds	r3, #1
 800787e:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 8007880:	7cfb      	ldrb	r3, [r7, #19]
 8007882:	2bff      	cmp	r3, #255	@ 0xff
 8007884:	f040 808d 	bne.w	80079a2 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	683a      	ldr	r2, [r7, #0]
 800788c:	4413      	add	r3, r2
 800788e:	781b      	ldrb	r3, [r3, #0]
 8007890:	747b      	strb	r3, [r7, #17]
			Index++;
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	3301      	adds	r3, #1
 8007896:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 8007898:	7c7b      	ldrb	r3, [r7, #17]
 800789a:	2b03      	cmp	r3, #3
 800789c:	d87e      	bhi.n	800799c <VL53L0X_load_tuning_settings+0x140>
 800789e:	a201      	add	r2, pc, #4	@ (adr r2, 80078a4 <VL53L0X_load_tuning_settings+0x48>)
 80078a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078a4:	080078b5 	.word	0x080078b5
 80078a8:	080078ef 	.word	0x080078ef
 80078ac:	08007929 	.word	0x08007929
 80078b0:	08007963 	.word	0x08007963
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	683a      	ldr	r2, [r7, #0]
 80078b8:	4413      	add	r3, r2
 80078ba:	781b      	ldrb	r3, [r3, #0]
 80078bc:	743b      	strb	r3, [r7, #16]
				Index++;
 80078be:	697b      	ldr	r3, [r7, #20]
 80078c0:	3301      	adds	r3, #1
 80078c2:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	683a      	ldr	r2, [r7, #0]
 80078c8:	4413      	add	r3, r2
 80078ca:	781b      	ldrb	r3, [r3, #0]
 80078cc:	73fb      	strb	r3, [r7, #15]
				Index++;
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	3301      	adds	r3, #1
 80078d2:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80078d4:	7c3b      	ldrb	r3, [r7, #16]
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	021b      	lsls	r3, r3, #8
 80078da:	b29a      	uxth	r2, r3
 80078dc:	7bfb      	ldrb	r3, [r7, #15]
 80078de:	b29b      	uxth	r3, r3
 80078e0:	4413      	add	r3, r2
 80078e2:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	89ba      	ldrh	r2, [r7, #12]
 80078e8:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
				break;
 80078ec:	e087      	b.n	80079fe <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	683a      	ldr	r2, [r7, #0]
 80078f2:	4413      	add	r3, r2
 80078f4:	781b      	ldrb	r3, [r3, #0]
 80078f6:	743b      	strb	r3, [r7, #16]
				Index++;
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	3301      	adds	r3, #1
 80078fc:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	683a      	ldr	r2, [r7, #0]
 8007902:	4413      	add	r3, r2
 8007904:	781b      	ldrb	r3, [r3, #0]
 8007906:	73fb      	strb	r3, [r7, #15]
				Index++;
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	3301      	adds	r3, #1
 800790c:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800790e:	7c3b      	ldrb	r3, [r7, #16]
 8007910:	b29b      	uxth	r3, r3
 8007912:	021b      	lsls	r3, r3, #8
 8007914:	b29a      	uxth	r2, r3
 8007916:	7bfb      	ldrb	r3, [r7, #15]
 8007918:	b29b      	uxth	r3, r3
 800791a:	4413      	add	r3, r2
 800791c:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	89ba      	ldrh	r2, [r7, #12]
 8007922:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
					Temp16);
				break;
 8007926:	e06a      	b.n	80079fe <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	683a      	ldr	r2, [r7, #0]
 800792c:	4413      	add	r3, r2
 800792e:	781b      	ldrb	r3, [r3, #0]
 8007930:	743b      	strb	r3, [r7, #16]
				Index++;
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	3301      	adds	r3, #1
 8007936:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	683a      	ldr	r2, [r7, #0]
 800793c:	4413      	add	r3, r2
 800793e:	781b      	ldrb	r3, [r3, #0]
 8007940:	73fb      	strb	r3, [r7, #15]
				Index++;
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	3301      	adds	r3, #1
 8007946:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8007948:	7c3b      	ldrb	r3, [r7, #16]
 800794a:	b29b      	uxth	r3, r3
 800794c:	021b      	lsls	r3, r3, #8
 800794e:	b29a      	uxth	r2, r3
 8007950:	7bfb      	ldrb	r3, [r7, #15]
 8007952:	b29b      	uxth	r3, r3
 8007954:	4413      	add	r3, r2
 8007956:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	89ba      	ldrh	r2, [r7, #12]
 800795c:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
				break;
 8007960:	e04d      	b.n	80079fe <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	683a      	ldr	r2, [r7, #0]
 8007966:	4413      	add	r3, r2
 8007968:	781b      	ldrb	r3, [r3, #0]
 800796a:	743b      	strb	r3, [r7, #16]
				Index++;
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	3301      	adds	r3, #1
 8007970:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	683a      	ldr	r2, [r7, #0]
 8007976:	4413      	add	r3, r2
 8007978:	781b      	ldrb	r3, [r3, #0]
 800797a:	73fb      	strb	r3, [r7, #15]
				Index++;
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	3301      	adds	r3, #1
 8007980:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8007982:	7c3b      	ldrb	r3, [r7, #16]
 8007984:	b29b      	uxth	r3, r3
 8007986:	021b      	lsls	r3, r3, #8
 8007988:	b29a      	uxth	r2, r3
 800798a:	7bfb      	ldrb	r3, [r7, #15]
 800798c:	b29b      	uxth	r3, r3
 800798e:	4413      	add	r3, r2
 8007990:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	89ba      	ldrh	r2, [r7, #12]
 8007996:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c
				break;
 800799a:	e030      	b.n	80079fe <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800799c:	23fc      	movs	r3, #252	@ 0xfc
 800799e:	77fb      	strb	r3, [r7, #31]
 80079a0:	e02d      	b.n	80079fe <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 80079a2:	7cfb      	ldrb	r3, [r7, #19]
 80079a4:	2b04      	cmp	r3, #4
 80079a6:	d828      	bhi.n	80079fa <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 80079a8:	697b      	ldr	r3, [r7, #20]
 80079aa:	683a      	ldr	r2, [r7, #0]
 80079ac:	4413      	add	r3, r2
 80079ae:	781b      	ldrb	r3, [r3, #0]
 80079b0:	74bb      	strb	r3, [r7, #18]
			Index++;
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	3301      	adds	r3, #1
 80079b6:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 80079b8:	2300      	movs	r3, #0
 80079ba:	61bb      	str	r3, [r7, #24]
 80079bc:	e00f      	b.n	80079de <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	683a      	ldr	r2, [r7, #0]
 80079c2:	4413      	add	r3, r2
 80079c4:	7819      	ldrb	r1, [r3, #0]
 80079c6:	f107 0208 	add.w	r2, r7, #8
 80079ca:	69bb      	ldr	r3, [r7, #24]
 80079cc:	4413      	add	r3, r2
 80079ce:	460a      	mov	r2, r1
 80079d0:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	3301      	adds	r3, #1
 80079d6:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 80079d8:	69bb      	ldr	r3, [r7, #24]
 80079da:	3301      	adds	r3, #1
 80079dc:	61bb      	str	r3, [r7, #24]
 80079de:	7cfb      	ldrb	r3, [r7, #19]
 80079e0:	69ba      	ldr	r2, [r7, #24]
 80079e2:	429a      	cmp	r2, r3
 80079e4:	dbeb      	blt.n	80079be <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 80079e6:	7cfb      	ldrb	r3, [r7, #19]
 80079e8:	f107 0208 	add.w	r2, r7, #8
 80079ec:	7cb9      	ldrb	r1, [r7, #18]
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f000 fdee 	bl	80085d0 <VL53L0X_WriteMulti>
 80079f4:	4603      	mov	r3, r0
 80079f6:	77fb      	strb	r3, [r7, #31]
 80079f8:	e001      	b.n	80079fe <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80079fa:	23fc      	movs	r3, #252	@ 0xfc
 80079fc:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	683a      	ldr	r2, [r7, #0]
 8007a02:	4413      	add	r3, r2
 8007a04:	781b      	ldrb	r3, [r3, #0]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d004      	beq.n	8007a14 <VL53L0X_load_tuning_settings+0x1b8>
 8007a0a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	f43f af2e 	beq.w	8007870 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007a14:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	3720      	adds	r7, #32
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}

08007a20 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b088      	sub	sp, #32
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	60f8      	str	r0, [r7, #12]
 8007a28:	60b9      	str	r1, [r7, #8]
 8007a2a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2200      	movs	r2, #0
 8007a34:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 8007a36:	f107 0313 	add.w	r3, r7, #19
 8007a3a:	4619      	mov	r1, r3
 8007a3c:	68f8      	ldr	r0, [r7, #12]
 8007a3e:	f7fc ffcb 	bl	80049d8 <VL53L0X_GetXTalkCompensationEnable>
 8007a42:	4603      	mov	r3, r0
 8007a44:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 8007a46:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d111      	bne.n	8007a72 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 8007a4e:	7cfb      	ldrb	r3, [r7, #19]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d00e      	beq.n	8007a72 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	6a1b      	ldr	r3, [r3, #32]
 8007a58:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	8a9b      	ldrh	r3, [r3, #20]
 8007a5e:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	fb02 f303 	mul.w	r3, r2, r3
 8007a66:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	3380      	adds	r3, #128	@ 0x80
 8007a6c:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 8007a72:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8007a76:	4618      	mov	r0, r3
 8007a78:	3720      	adds	r7, #32
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}

08007a7e <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 8007a7e:	b580      	push	{r7, lr}
 8007a80:	b086      	sub	sp, #24
 8007a82:	af00      	add	r7, sp, #0
 8007a84:	60f8      	str	r0, [r7, #12]
 8007a86:	60b9      	str	r1, [r7, #8]
 8007a88:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 8007a96:	f107 0310 	add.w	r3, r7, #16
 8007a9a:	461a      	mov	r2, r3
 8007a9c:	68b9      	ldr	r1, [r7, #8]
 8007a9e:	68f8      	ldr	r0, [r7, #12]
 8007aa0:	f7ff ffbe 	bl	8007a20 <VL53L0X_get_total_xtalk_rate>
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 8007aa8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d105      	bne.n	8007abc <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681a      	ldr	r2, [r3, #0]
 8007ab4:	693b      	ldr	r3, [r7, #16]
 8007ab6:	441a      	add	r2, r3
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	601a      	str	r2, [r3, #0]

	return Status;
 8007abc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	3718      	adds	r7, #24
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	bd80      	pop	{r7, pc}

08007ac8 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b09a      	sub	sp, #104	@ 0x68
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	60f8      	str	r0, [r7, #12]
 8007ad0:	60b9      	str	r1, [r7, #8]
 8007ad2:	607a      	str	r2, [r7, #4]
 8007ad4:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 8007ad6:	2312      	movs	r3, #18
 8007ad8:	657b      	str	r3, [r7, #84]	@ 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 8007ada:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007ade:	653b      	str	r3, [r7, #80]	@ 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 8007ae0:	2342      	movs	r3, #66	@ 0x42
 8007ae2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 8007ae4:	2306      	movs	r3, #6
 8007ae6:	64bb      	str	r3, [r7, #72]	@ 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 8007ae8:	2307      	movs	r3, #7
 8007aea:	647b      	str	r3, [r7, #68]	@ 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007aec:	2300      	movs	r3, #0
 8007aee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
	dmaxCalRange_mm =
 8007af8:	63fb      	str	r3, [r7, #60]	@ 0x3c

	dmaxCalSignalRateRtn_mcps =
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8007b00:	63bb      	str	r3, [r7, #56]	@ 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 8007b02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b04:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007b06:	fb02 f303 	mul.w	r3, r2, r3
 8007b0a:	637b      	str	r3, [r7, #52]	@ 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 8007b0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b0e:	3380      	adds	r3, #128	@ 0x80
 8007b10:	0a1b      	lsrs	r3, r3, #8
 8007b12:	637b      	str	r3, [r7, #52]	@ 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 8007b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b16:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007b18:	fb02 f303 	mul.w	r3, r2, r3
 8007b1c:	637b      	str	r3, [r7, #52]	@ 0x34

	minSignalNeeded_p1 = 0;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	667b      	str	r3, [r7, #100]	@ 0x64
	if (totalCorrSignalRate_mcps > 0) {
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d01a      	beq.n	8007b5e <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	029b      	lsls	r3, r3, #10
 8007b2c:	633b      	str	r3, [r7, #48]	@ 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 8007b32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b34:	4413      	add	r3, r2
 8007b36:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 8007b38:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b40:	667b      	str	r3, [r7, #100]	@ 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 8007b42:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007b44:	4613      	mov	r3, r2
 8007b46:	005b      	lsls	r3, r3, #1
 8007b48:	4413      	add	r3, r2
 8007b4a:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 8007b4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b4e:	fb03 f303 	mul.w	r3, r3, r3
 8007b52:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 8007b54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b56:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8007b5a:	0c1b      	lsrs	r3, r3, #16
 8007b5c:	667b      	str	r3, [r7, #100]	@ 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007b62:	fb02 f303 	mul.w	r3, r2, r3
 8007b66:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 8007b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b6a:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8007b6e:	0c1b      	lsrs	r3, r3, #16
 8007b70:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 8007b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b74:	fb03 f303 	mul.w	r3, r3, r3
 8007b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 8007b7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007b7c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8007b80:	0c1b      	lsrs	r3, r3, #16
 8007b82:	62bb      	str	r3, [r7, #40]	@ 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 8007b84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b86:	085a      	lsrs	r2, r3, #1
 8007b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b8a:	441a      	add	r2, r3
 8007b8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b92:	62bb      	str	r3, [r7, #40]	@ 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 8007b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b98:	fb02 f303 	mul.w	r3, r2, r3
 8007b9c:	62bb      	str	r3, [r7, #40]	@ 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 8007b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ba0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ba4:	d302      	bcc.n	8007bac <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 8007ba6:	4b54      	ldr	r3, [pc, #336]	@ (8007cf8 <VL53L0X_calc_dmax+0x230>)
 8007ba8:	663b      	str	r3, [r7, #96]	@ 0x60
 8007baa:	e015      	b.n	8007bd8 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 8007bac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007bae:	085a      	lsrs	r2, r3, #1
 8007bb0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007bb2:	441a      	add	r2, r3
 8007bb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bba:	677b      	str	r3, [r7, #116]	@ 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 8007bbc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007bbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bc0:	fb02 f303 	mul.w	r3, r2, r3
 8007bc4:	677b      	str	r3, [r7, #116]	@ 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 8007bc6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007bc8:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8007bcc:	0c1b      	lsrs	r3, r3, #16
 8007bce:	663b      	str	r3, [r7, #96]	@ 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 8007bd0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007bd2:	fb03 f303 	mul.w	r3, r3, r3
 8007bd6:	663b      	str	r3, [r7, #96]	@ 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 8007bd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bda:	039b      	lsls	r3, r3, #14
 8007bdc:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8007be0:	4a46      	ldr	r2, [pc, #280]	@ (8007cfc <VL53L0X_calc_dmax+0x234>)
 8007be2:	fba2 2303 	umull	r2, r3, r2, r3
 8007be6:	099b      	lsrs	r3, r3, #6
 8007be8:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 8007bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bec:	fb03 f303 	mul.w	r3, r3, r3
 8007bf0:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 8007bf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007bf4:	fb03 f303 	mul.w	r3, r3, r3
 8007bf8:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 8007bfa:	6a3b      	ldr	r3, [r7, #32]
 8007bfc:	3308      	adds	r3, #8
 8007bfe:	091b      	lsrs	r3, r3, #4
 8007c00:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 8007c02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c04:	6a3b      	ldr	r3, [r7, #32]
 8007c06:	1ad3      	subs	r3, r2, r3
 8007c08:	627b      	str	r3, [r7, #36]	@ 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 8007c0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c0c:	4613      	mov	r3, r2
 8007c0e:	005b      	lsls	r3, r3, #1
 8007c10:	4413      	add	r3, r2
 8007c12:	011b      	lsls	r3, r3, #4
 8007c14:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 8007c16:	69fb      	ldr	r3, [r7, #28]
 8007c18:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8007c1c:	0b9b      	lsrs	r3, r3, #14
 8007c1e:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 8007c20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c22:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c24:	4413      	add	r3, r2
 8007c26:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 8007c28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c2a:	085b      	lsrs	r3, r3, #1
 8007c2c:	69ba      	ldr	r2, [r7, #24]
 8007c2e:	4413      	add	r3, r2
 8007c30:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 8007c32:	69ba      	ldr	r2, [r7, #24]
 8007c34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c3a:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 8007c3c:	69bb      	ldr	r3, [r7, #24]
 8007c3e:	039b      	lsls	r3, r3, #14
 8007c40:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 8007c42:	69fb      	ldr	r3, [r7, #28]
 8007c44:	085b      	lsrs	r3, r3, #1
 8007c46:	69ba      	ldr	r2, [r7, #24]
 8007c48:	4413      	add	r3, r2
 8007c4a:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 8007c4c:	69ba      	ldr	r2, [r7, #24]
 8007c4e:	69fb      	ldr	r3, [r7, #28]
 8007c50:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c54:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 8007c56:	69bb      	ldr	r3, [r7, #24]
 8007c58:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007c5a:	fb02 f303 	mul.w	r3, r2, r3
 8007c5e:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8007c60:	69bb      	ldr	r3, [r7, #24]
 8007c62:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8007c66:	4a25      	ldr	r2, [pc, #148]	@ (8007cfc <VL53L0X_calc_dmax+0x234>)
 8007c68:	fba2 2303 	umull	r2, r3, r2, r3
 8007c6c:	099b      	lsrs	r3, r3, #6
 8007c6e:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 8007c70:	69bb      	ldr	r3, [r7, #24]
 8007c72:	011b      	lsls	r3, r3, #4
 8007c74:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8007c76:	69bb      	ldr	r3, [r7, #24]
 8007c78:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8007c7c:	4a1f      	ldr	r2, [pc, #124]	@ (8007cfc <VL53L0X_calc_dmax+0x234>)
 8007c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c82:	099b      	lsrs	r3, r3, #6
 8007c84:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 8007c86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c88:	3380      	adds	r3, #128	@ 0x80
 8007c8a:	0a1b      	lsrs	r3, r3, #8
 8007c8c:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d008      	beq.n	8007ca6 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	085a      	lsrs	r2, r3, #1
 8007c98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c9a:	441a      	add	r2, r3
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ca2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ca4:	e001      	b.n	8007caa <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	65bb      	str	r3, [r7, #88]	@ 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 8007caa:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8007cac:	f7fe fc45 	bl	800653a <VL53L0X_isqrt>
 8007cb0:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 8007cb2:	69bb      	ldr	r3, [r7, #24]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d008      	beq.n	8007cca <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 8007cb8:	69bb      	ldr	r3, [r7, #24]
 8007cba:	085a      	lsrs	r2, r3, #1
 8007cbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cbe:	441a      	add	r2, r3
 8007cc0:	69bb      	ldr	r3, [r7, #24]
 8007cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007cc8:	e001      	b.n	8007cce <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	65fb      	str	r3, [r7, #92]	@ 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 8007cce:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8007cd0:	f7fe fc33 	bl	800653a <VL53L0X_isqrt>
 8007cd4:	65f8      	str	r0, [r7, #92]	@ 0x5c

	*pdmax_mm = dmaxDark;
 8007cd6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007cd8:	693a      	ldr	r2, [r7, #16]
 8007cda:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 8007cdc:	693a      	ldr	r2, [r7, #16]
 8007cde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ce0:	429a      	cmp	r2, r3
 8007ce2:	d902      	bls.n	8007cea <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 8007ce4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007ce6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007ce8:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 8007cea:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
}
 8007cee:	4618      	mov	r0, r3
 8007cf0:	3768      	adds	r7, #104	@ 0x68
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	bd80      	pop	{r7, pc}
 8007cf6:	bf00      	nop
 8007cf8:	fff00000 	.word	0xfff00000
 8007cfc:	10624dd3 	.word	0x10624dd3

08007d00 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b0b4      	sub	sp, #208	@ 0xd0
 8007d04:	af04      	add	r7, sp, #16
 8007d06:	60f8      	str	r0, [r7, #12]
 8007d08:	60b9      	str	r1, [r7, #8]
 8007d0a:	607a      	str	r2, [r7, #4]
 8007d0c:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 8007d0e:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8007d12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 8007d16:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8007d1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 8007d1e:	f44f 13c8 	mov.w	r3, #1638400	@ 0x190000
 8007d22:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 8007d26:	f241 235c 	movw	r3, #4700	@ 0x125c
 8007d2a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 8007d2e:	4b9e      	ldr	r3, [pc, #632]	@ (8007fa8 <VL53L0X_calc_sigma_estimate+0x2a8>)
 8007d30:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 8007d34:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8007d38:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 8007d3a:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 8007d3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007d42:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d46:	67bb      	str	r3, [r7, #120]	@ 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 8007d48:	4b98      	ldr	r3, [pc, #608]	@ (8007fac <VL53L0X_calc_sigma_estimate+0x2ac>)
 8007d4a:	677b      	str	r3, [r7, #116]	@ 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 8007d4c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d50:	673b      	str	r3, [r7, #112]	@ 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 8007d52:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 8007d56:	66fb      	str	r3, [r7, #108]	@ 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 8007d58:	f240 6377 	movw	r3, #1655	@ 0x677
 8007d5c:	66bb      	str	r3, [r7, #104]	@ 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	6a1b      	ldr	r3, [r3, #32]
 8007d68:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	691b      	ldr	r3, [r3, #16]
 8007d6e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007d72:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 8007d76:	0c1b      	lsrs	r3, r3, #16
 8007d78:	667b      	str	r3, [r7, #100]	@ 0x64

	correctedSignalRate_mcps =
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	68db      	ldr	r3, [r3, #12]
 8007d7e:	663b      	str	r3, [r7, #96]	@ 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 8007d80:	f107 0310 	add.w	r3, r7, #16
 8007d84:	461a      	mov	r2, r3
 8007d86:	68b9      	ldr	r1, [r7, #8]
 8007d88:	68f8      	ldr	r0, [r7, #12]
 8007d8a:	f7ff fe78 	bl	8007a7e <VL53L0X_get_total_signal_rate>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 8007d94:	f107 0314 	add.w	r3, r7, #20
 8007d98:	461a      	mov	r2, r3
 8007d9a:	68b9      	ldr	r1, [r7, #8]
 8007d9c:	68f8      	ldr	r0, [r7, #12]
 8007d9e:	f7ff fe3f 	bl	8007a20 <VL53L0X_get_total_xtalk_rate>
 8007da2:	4603      	mov	r3, r0
 8007da4:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 8007da8:	693b      	ldr	r3, [r7, #16]
 8007daa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007dae:	fb02 f303 	mul.w	r3, r2, r3
 8007db2:	65fb      	str	r3, [r7, #92]	@ 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 8007db4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007db6:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8007dba:	0c1b      	lsrs	r3, r3, #16
 8007dbc:	65fb      	str	r3, [r7, #92]	@ 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007dc4:	fb02 f303 	mul.w	r3, r2, r3
 8007dc8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 8007dcc:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8007dd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dd2:	429a      	cmp	r2, r3
 8007dd4:	d902      	bls.n	8007ddc <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 8007dd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dd8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 8007ddc:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d168      	bne.n	8007eb6 <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007dea:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8007df4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8007df8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8007dfc:	461a      	mov	r2, r3
 8007dfe:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8007e02:	68f8      	ldr	r0, [r7, #12]
 8007e04:	f7ff f93c 	bl	8007080 <VL53L0X_calc_timeout_mclks>
 8007e08:	6578      	str	r0, [r7, #84]	@ 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007e10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8007e1a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8007e1e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8007e22:	461a      	mov	r2, r3
 8007e24:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 8007e28:	68f8      	ldr	r0, [r7, #12]
 8007e2a:	f7ff f929 	bl	8007080 <VL53L0X_calc_timeout_mclks>
 8007e2e:	64f8      	str	r0, [r7, #76]	@ 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 8007e30:	2303      	movs	r3, #3
 8007e32:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		if (finalRangeVcselPCLKS == 8)
 8007e36:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8007e3a:	2b08      	cmp	r3, #8
 8007e3c:	d102      	bne.n	8007e44 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 8007e3e:	2302      	movs	r3, #2
 8007e40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8007e44:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007e46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e48:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 8007e4a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8007e4e:	fb02 f303 	mul.w	r3, r2, r3
 8007e52:	02db      	lsls	r3, r3, #11
 8007e54:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8007e58:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007e5c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8007e60:	4a53      	ldr	r2, [pc, #332]	@ (8007fb0 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8007e62:	fba2 2303 	umull	r2, r3, r2, r3
 8007e66:	099b      	lsrs	r3, r3, #6
 8007e68:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 8007e6c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007e70:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007e72:	fb02 f303 	mul.w	r3, r2, r3
 8007e76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8007e7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007e7e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8007e82:	4a4b      	ldr	r2, [pc, #300]	@ (8007fb0 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8007e84:	fba2 2303 	umull	r2, r3, r2, r3
 8007e88:	099b      	lsrs	r3, r3, #6
 8007e8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	3380      	adds	r3, #128	@ 0x80
 8007e92:	0a1b      	lsrs	r3, r3, #8
 8007e94:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 8007e96:	693a      	ldr	r2, [r7, #16]
 8007e98:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007e9c:	fb02 f303 	mul.w	r3, r2, r3
 8007ea0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8007ea4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007ea8:	3380      	adds	r3, #128	@ 0x80
 8007eaa:	0a1b      	lsrs	r3, r3, #8
 8007eac:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	021b      	lsls	r3, r3, #8
 8007eb4:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 8007eb6:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d002      	beq.n	8007ec4 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 8007ebe:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8007ec2:	e15e      	b.n	8008182 <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 8007ec4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d10c      	bne.n	8007ee4 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007ed0:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007ed8:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		*pDmax_mm = 0;
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	601a      	str	r2, [r3, #0]
 8007ee2:	e14c      	b.n	800817e <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 8007ee4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d102      	bne.n	8007ef2 <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 8007eec:	2301      	movs	r3, #1
 8007eee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 8007ef2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007ef6:	64bb      	str	r3, [r7, #72]	@ 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8007ef8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007efa:	041a      	lsls	r2, r3, #16
 8007efc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007efe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 8007f06:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007f0a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	d902      	bls.n	8007f16 <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 8007f10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007f12:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8007f16:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007f1a:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8007f1e:	fb02 f303 	mul.w	r3, r2, r3
 8007f22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8007f26:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8007f2a:	4613      	mov	r3, r2
 8007f2c:	005b      	lsls	r3, r3, #1
 8007f2e:	4413      	add	r3, r2
 8007f30:	009b      	lsls	r3, r3, #2
 8007f32:	4618      	mov	r0, r3
 8007f34:	f7fe fb01 	bl	800653a <VL53L0X_isqrt>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	005b      	lsls	r3, r3, #1
 8007f3c:	647b      	str	r3, [r7, #68]	@ 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	891b      	ldrh	r3, [r3, #8]
 8007f42:	461a      	mov	r2, r3
 8007f44:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f46:	fb02 f303 	mul.w	r3, r2, r3
 8007f4a:	643b      	str	r3, [r7, #64]	@ 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8007f4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007f4e:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 8007f50:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007f54:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8007f56:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 8007f58:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8007f5c:	4a14      	ldr	r2, [pc, #80]	@ (8007fb0 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8007f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8007f62:	099b      	lsrs	r3, r3, #6
 8007f64:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 8007f66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007f68:	041b      	lsls	r3, r3, #16
 8007f6a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8007f6e:	4a10      	ldr	r2, [pc, #64]	@ (8007fb0 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8007f70:	fba2 2303 	umull	r2, r3, r2, r3
 8007f74:	099b      	lsrs	r3, r3, #6
 8007f76:	63bb      	str	r3, [r7, #56]	@ 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 8007f78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f7a:	021b      	lsls	r3, r3, #8
 8007f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 8007f7e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007f80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f82:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	bfb8      	it	lt
 8007f8a:	425b      	neglt	r3, r3
 8007f8c:	637b      	str	r3, [r7, #52]	@ 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 8007f8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f90:	021b      	lsls	r3, r3, #8
 8007f92:	637b      	str	r3, [r7, #52]	@ 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	7e1b      	ldrb	r3, [r3, #24]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d00b      	beq.n	8007fb4 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 8007f9c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007fa0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007fa4:	e033      	b.n	800800e <VL53L0X_calc_sigma_estimate+0x30e>
 8007fa6:	bf00      	nop
 8007fa8:	028f87ae 	.word	0x028f87ae
 8007fac:	0006999a 	.word	0x0006999a
 8007fb0:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 8007fb4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007fb6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fbe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 8007fc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fc4:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 8007fc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fcc:	fb02 f303 	mul.w	r3, r2, r3
 8007fd0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 8007fd4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007fd8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007fda:	4413      	add	r3, r2
 8007fdc:	0c1b      	lsrs	r3, r3, #16
 8007fde:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 8007fe2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fe6:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8007fea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 8007fee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ff2:	085b      	lsrs	r3, r3, #1
 8007ff4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 8007ff8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ffc:	fb03 f303 	mul.w	r3, r3, r3
 8008000:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 8008004:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008008:	0b9b      	lsrs	r3, r3, #14
 800800a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800800e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008012:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008014:	fb02 f303 	mul.w	r3, r2, r3
 8008018:	633b      	str	r3, [r7, #48]	@ 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800801a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800801c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8008020:	0c1b      	lsrs	r3, r3, #16
 8008022:	633b      	str	r3, [r7, #48]	@ 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 8008024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008026:	fb03 f303 	mul.w	r3, r3, r3
 800802a:	633b      	str	r3, [r7, #48]	@ 0x30

		sqr2 = sigmaEstimateP2;
 800802c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008030:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 8008032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008034:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8008038:	0c1b      	lsrs	r3, r3, #16
 800803a:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800803c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800803e:	fb03 f303 	mul.w	r3, r3, r3
 8008042:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 8008044:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008048:	4413      	add	r3, r2
 800804a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800804c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800804e:	f7fe fa74 	bl	800653a <VL53L0X_isqrt>
 8008052:	6278      	str	r0, [r7, #36]	@ 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 8008054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008056:	041b      	lsls	r3, r3, #16
 8008058:	627b      	str	r3, [r7, #36]	@ 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800805a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800805c:	3332      	adds	r3, #50	@ 0x32
 800805e:	4a4b      	ldr	r2, [pc, #300]	@ (800818c <VL53L0X_calc_sigma_estimate+0x48c>)
 8008060:	fba2 2303 	umull	r2, r3, r2, r3
 8008064:	095a      	lsrs	r2, r3, #5
 8008066:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008068:	fbb2 f3f3 	udiv	r3, r2, r3
 800806c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8008070:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008074:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 8008078:	fb02 f303 	mul.w	r3, r2, r3
 800807c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 8008080:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008084:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8008088:	3308      	adds	r3, #8
 800808a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		sigmaEstRtn		 /= 10000;
 800808e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008092:	4a3f      	ldr	r2, [pc, #252]	@ (8008190 <VL53L0X_calc_sigma_estimate+0x490>)
 8008094:	fba2 2303 	umull	r2, r3, r2, r3
 8008098:	0b5b      	lsrs	r3, r3, #13
 800809a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800809e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80080a2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80080a4:	429a      	cmp	r2, r3
 80080a6:	d902      	bls.n	80080ae <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 80080a8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80080aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 80080ae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80080b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80080b6:	4413      	add	r3, r2
 80080b8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 80080bc:	4a35      	ldr	r2, [pc, #212]	@ (8008194 <VL53L0X_calc_sigma_estimate+0x494>)
 80080be:	fba2 2303 	umull	r2, r3, r2, r3
 80080c2:	099b      	lsrs	r3, r3, #6
 80080c4:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 80080c6:	6a3b      	ldr	r3, [r7, #32]
 80080c8:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 80080ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80080ce:	441a      	add	r2, r3
 80080d0:	6a3b      	ldr	r3, [r7, #32]
 80080d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80080d6:	4618      	mov	r0, r3
 80080d8:	f7fe fa2f 	bl	800653a <VL53L0X_isqrt>
 80080dc:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 80080de:	69fb      	ldr	r3, [r7, #28]
 80080e0:	021b      	lsls	r3, r3, #8
 80080e2:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 80080e4:	69fb      	ldr	r3, [r7, #28]
 80080e6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80080ea:	4a2a      	ldr	r2, [pc, #168]	@ (8008194 <VL53L0X_calc_sigma_estimate+0x494>)
 80080ec:	fba2 2303 	umull	r2, r3, r2, r3
 80080f0:	099b      	lsrs	r3, r3, #6
 80080f2:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 80080f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80080f8:	fb03 f303 	mul.w	r3, r3, r3
 80080fc:	633b      	str	r3, [r7, #48]	@ 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 80080fe:	69fb      	ldr	r3, [r7, #28]
 8008100:	fb03 f303 	mul.w	r3, r3, r3
 8008104:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 8008106:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800810a:	4413      	add	r3, r2
 800810c:	4618      	mov	r0, r3
 800810e:	f7fe fa14 	bl	800653a <VL53L0X_isqrt>
 8008112:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 8008114:	69bb      	ldr	r3, [r7, #24]
 8008116:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800811a:	fb02 f303 	mul.w	r3, r2, r3
 800811e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 8008122:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008124:	2b00      	cmp	r3, #0
 8008126:	d009      	beq.n	800813c <VL53L0X_calc_sigma_estimate+0x43c>
 8008128:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800812c:	2b00      	cmp	r3, #0
 800812e:	d005      	beq.n	800813c <VL53L0X_calc_sigma_estimate+0x43c>
 8008130:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8008134:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008138:	429a      	cmp	r2, r3
 800813a:	d903      	bls.n	8008144 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800813c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008140:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800814a:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681a      	ldr	r2, [r3, #0]
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		Status = VL53L0X_calc_dmax(
 8008156:	6939      	ldr	r1, [r7, #16]
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	9303      	str	r3, [sp, #12]
 800815c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008160:	9302      	str	r3, [sp, #8]
 8008162:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008166:	9301      	str	r3, [sp, #4]
 8008168:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800816a:	9300      	str	r3, [sp, #0]
 800816c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008170:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008172:	68f8      	ldr	r0, [r7, #12]
 8008174:	f7ff fca8 	bl	8007ac8 <VL53L0X_calc_dmax>
 8008178:	4603      	mov	r3, r0
 800817a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800817e:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
}
 8008182:	4618      	mov	r0, r3
 8008184:	37c0      	adds	r7, #192	@ 0xc0
 8008186:	46bd      	mov	sp, r7
 8008188:	bd80      	pop	{r7, pc}
 800818a:	bf00      	nop
 800818c:	51eb851f 	.word	0x51eb851f
 8008190:	d1b71759 	.word	0xd1b71759
 8008194:	10624dd3 	.word	0x10624dd3

08008198 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b090      	sub	sp, #64	@ 0x40
 800819c:	af00      	add	r7, sp, #0
 800819e:	60f8      	str	r0, [r7, #12]
 80081a0:	607a      	str	r2, [r7, #4]
 80081a2:	461a      	mov	r2, r3
 80081a4:	460b      	mov	r3, r1
 80081a6:	72fb      	strb	r3, [r7, #11]
 80081a8:	4613      	mov	r3, r2
 80081aa:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80081ac:	2300      	movs	r3, #0
 80081ae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 80081b2:	2300      	movs	r3, #0
 80081b4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t SignalRefClipflag = 0;
 80081b8:	2300      	movs	r3, #0
 80081ba:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 80081be:	2300      	movs	r3, #0
 80081c0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 80081c4:	2300      	movs	r3, #0
 80081c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 80081ca:	2300      	movs	r3, #0
 80081cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 80081d0:	2300      	movs	r3, #0
 80081d2:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 80081d6:	2300      	movs	r3, #0
 80081d8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 80081dc:	2300      	movs	r3, #0
 80081de:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint16_t tmpWord = 0;
 80081e2:	2300      	movs	r3, #0
 80081e4:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 80081e6:	2300      	movs	r3, #0
 80081e8:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 80081ea:	7afb      	ldrb	r3, [r7, #11]
 80081ec:	10db      	asrs	r3, r3, #3
 80081ee:	b2db      	uxtb	r3, r3
 80081f0:	f003 030f 	and.w	r3, r3, #15
 80081f4:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

	if (DeviceRangeStatusInternal == 0 ||
 80081f8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d017      	beq.n	8008230 <VL53L0X_get_pal_range_status+0x98>
 8008200:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8008204:	2b05      	cmp	r3, #5
 8008206:	d013      	beq.n	8008230 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 8008208:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800820c:	2b07      	cmp	r3, #7
 800820e:	d00f      	beq.n	8008230 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 8008210:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8008214:	2b0c      	cmp	r3, #12
 8008216:	d00b      	beq.n	8008230 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 8008218:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800821c:	2b0d      	cmp	r3, #13
 800821e:	d007      	beq.n	8008230 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 8008220:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8008224:	2b0e      	cmp	r3, #14
 8008226:	d003      	beq.n	8008230 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 8008228:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800822c:	2b0f      	cmp	r3, #15
 800822e:	d103      	bne.n	8008238 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 8008230:	2301      	movs	r3, #1
 8008232:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8008236:	e002      	b.n	800823e <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 8008238:	2300      	movs	r3, #0
 800823a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800823e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8008242:	2b00      	cmp	r3, #0
 8008244:	d109      	bne.n	800825a <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8008246:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800824a:	461a      	mov	r2, r3
 800824c:	2100      	movs	r1, #0
 800824e:	68f8      	ldr	r0, [r7, #12]
 8008250:	f7fc fc96 	bl	8004b80 <VL53L0X_GetLimitCheckEnable>
 8008254:	4603      	mov	r3, r0
 8008256:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800825a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800825e:	2b00      	cmp	r3, #0
 8008260:	d02e      	beq.n	80082c0 <VL53L0X_get_pal_range_status+0x128>
 8008262:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8008266:	2b00      	cmp	r3, #0
 8008268:	d12a      	bne.n	80082c0 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800826a:	f107 0310 	add.w	r3, r7, #16
 800826e:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8008272:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008274:	68f8      	ldr	r0, [r7, #12]
 8008276:	f7ff fd43 	bl	8007d00 <VL53L0X_calc_sigma_estimate>
 800827a:	4603      	mov	r3, r0
 800827c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 8008280:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8008284:	2b00      	cmp	r3, #0
 8008286:	d103      	bne.n	8008290 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	b29a      	uxth	r2, r3
 800828c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800828e:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 8008290:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8008294:	2b00      	cmp	r3, #0
 8008296:	d113      	bne.n	80082c0 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 8008298:	f107 0320 	add.w	r3, r7, #32
 800829c:	461a      	mov	r2, r3
 800829e:	2100      	movs	r1, #0
 80082a0:	68f8      	ldr	r0, [r7, #12]
 80082a2:	f7fc fcf3 	bl	8004c8c <VL53L0X_GetLimitCheckValue>
 80082a6:	4603      	mov	r3, r0
 80082a8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 80082ac:	6a3b      	ldr	r3, [r7, #32]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d006      	beq.n	80082c0 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 80082b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082b4:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 80082b6:	429a      	cmp	r2, r3
 80082b8:	d902      	bls.n	80082c0 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 80082ba:	2301      	movs	r3, #1
 80082bc:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 80082c0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d109      	bne.n	80082dc <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 80082c8:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 80082cc:	461a      	mov	r2, r3
 80082ce:	2102      	movs	r1, #2
 80082d0:	68f8      	ldr	r0, [r7, #12]
 80082d2:	f7fc fc55 	bl	8004b80 <VL53L0X_GetLimitCheckEnable>
 80082d6:	4603      	mov	r3, r0
 80082d8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 80082dc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d044      	beq.n	800836e <VL53L0X_get_pal_range_status+0x1d6>
 80082e4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d140      	bne.n	800836e <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 80082ec:	f107 031c 	add.w	r3, r7, #28
 80082f0:	461a      	mov	r2, r3
 80082f2:	2102      	movs	r1, #2
 80082f4:	68f8      	ldr	r0, [r7, #12]
 80082f6:	f7fc fcc9 	bl	8004c8c <VL53L0X_GetLimitCheckValue>
 80082fa:	4603      	mov	r3, r0
 80082fc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 8008300:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8008304:	2b00      	cmp	r3, #0
 8008306:	d107      	bne.n	8008318 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008308:	2201      	movs	r2, #1
 800830a:	21ff      	movs	r1, #255	@ 0xff
 800830c:	68f8      	ldr	r0, [r7, #12]
 800830e:	f000 f9bb 	bl	8008688 <VL53L0X_WrByte>
 8008312:	4603      	mov	r3, r0
 8008314:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 8008318:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800831c:	2b00      	cmp	r3, #0
 800831e:	d109      	bne.n	8008334 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 8008320:	f107 0316 	add.w	r3, r7, #22
 8008324:	461a      	mov	r2, r3
 8008326:	21b6      	movs	r1, #182	@ 0xb6
 8008328:	68f8      	ldr	r0, [r7, #12]
 800832a:	f000 fa59 	bl	80087e0 <VL53L0X_RdWord>
 800832e:	4603      	mov	r3, r0
 8008330:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 8008334:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8008338:	2b00      	cmp	r3, #0
 800833a:	d107      	bne.n	800834c <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800833c:	2200      	movs	r2, #0
 800833e:	21ff      	movs	r1, #255	@ 0xff
 8008340:	68f8      	ldr	r0, [r7, #12]
 8008342:	f000 f9a1 	bl	8008688 <VL53L0X_WrByte>
 8008346:	4603      	mov	r3, r0
 8008348:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800834c:	8afb      	ldrh	r3, [r7, #22]
 800834e:	025b      	lsls	r3, r3, #9
 8008350:	62fb      	str	r3, [r7, #44]	@ 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008356:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

		if ((SignalRefClipValue > 0) &&
 800835a:	69fb      	ldr	r3, [r7, #28]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d006      	beq.n	800836e <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 8008360:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 8008362:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008364:	429a      	cmp	r2, r3
 8008366:	d902      	bls.n	800836e <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 8008368:	2301      	movs	r3, #1
 800836a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800836e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8008372:	2b00      	cmp	r3, #0
 8008374:	d109      	bne.n	800838a <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8008376:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800837a:	461a      	mov	r2, r3
 800837c:	2103      	movs	r1, #3
 800837e:	68f8      	ldr	r0, [r7, #12]
 8008380:	f7fc fbfe 	bl	8004b80 <VL53L0X_GetLimitCheckEnable>
 8008384:	4603      	mov	r3, r0
 8008386:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800838a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800838e:	2b00      	cmp	r3, #0
 8008390:	d023      	beq.n	80083da <VL53L0X_get_pal_range_status+0x242>
 8008392:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8008396:	2b00      	cmp	r3, #0
 8008398:	d11f      	bne.n	80083da <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800839a:	893b      	ldrh	r3, [r7, #8]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d102      	bne.n	80083a6 <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 80083a0:	2300      	movs	r3, #0
 80083a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80083a4:	e005      	b.n	80083b2 <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	021a      	lsls	r2, r3, #8
 80083aa:	893b      	ldrh	r3, [r7, #8]
 80083ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80083b0:	637b      	str	r3, [r7, #52]	@ 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 80083b2:	f107 0318 	add.w	r3, r7, #24
 80083b6:	461a      	mov	r2, r3
 80083b8:	2103      	movs	r1, #3
 80083ba:	68f8      	ldr	r0, [r7, #12]
 80083bc:	f7fc fc66 	bl	8004c8c <VL53L0X_GetLimitCheckValue>
 80083c0:	4603      	mov	r3, r0
 80083c2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 80083c6:	69bb      	ldr	r3, [r7, #24]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d006      	beq.n	80083da <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 80083cc:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 80083ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80083d0:	429a      	cmp	r2, r3
 80083d2:	d202      	bcs.n	80083da <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 80083d4:	2301      	movs	r3, #1
 80083d6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80083da:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d14a      	bne.n	8008478 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 80083e2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80083e6:	2b01      	cmp	r3, #1
 80083e8:	d103      	bne.n	80083f2 <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 80083ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083ec:	22ff      	movs	r2, #255	@ 0xff
 80083ee:	701a      	strb	r2, [r3, #0]
 80083f0:	e042      	b.n	8008478 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 80083f2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80083f6:	2b01      	cmp	r3, #1
 80083f8:	d007      	beq.n	800840a <VL53L0X_get_pal_range_status+0x272>
 80083fa:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80083fe:	2b02      	cmp	r3, #2
 8008400:	d003      	beq.n	800840a <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 8008402:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8008406:	2b03      	cmp	r3, #3
 8008408:	d103      	bne.n	8008412 <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800840a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800840c:	2205      	movs	r2, #5
 800840e:	701a      	strb	r2, [r3, #0]
 8008410:	e032      	b.n	8008478 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 8008412:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8008416:	2b06      	cmp	r3, #6
 8008418:	d003      	beq.n	8008422 <VL53L0X_get_pal_range_status+0x28a>
 800841a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800841e:	2b09      	cmp	r3, #9
 8008420:	d103      	bne.n	800842a <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 8008422:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008424:	2204      	movs	r2, #4
 8008426:	701a      	strb	r2, [r3, #0]
 8008428:	e026      	b.n	8008478 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800842a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800842e:	2b08      	cmp	r3, #8
 8008430:	d007      	beq.n	8008442 <VL53L0X_get_pal_range_status+0x2aa>
 8008432:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8008436:	2b0a      	cmp	r3, #10
 8008438:	d003      	beq.n	8008442 <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800843a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800843e:	2b01      	cmp	r3, #1
 8008440:	d103      	bne.n	800844a <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 8008442:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008444:	2203      	movs	r2, #3
 8008446:	701a      	strb	r2, [r3, #0]
 8008448:	e016      	b.n	8008478 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800844a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800844e:	2b04      	cmp	r3, #4
 8008450:	d003      	beq.n	800845a <VL53L0X_get_pal_range_status+0x2c2>
 8008452:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8008456:	2b01      	cmp	r3, #1
 8008458:	d103      	bne.n	8008462 <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800845a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800845c:	2202      	movs	r2, #2
 800845e:	701a      	strb	r2, [r3, #0]
 8008460:	e00a      	b.n	8008478 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 8008462:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8008466:	2b01      	cmp	r3, #1
 8008468:	d103      	bne.n	8008472 <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800846a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800846c:	2201      	movs	r2, #1
 800846e:	701a      	strb	r2, [r3, #0]
 8008470:	e002      	b.n	8008478 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 8008472:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008474:	2200      	movs	r2, #0
 8008476:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 8008478:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800847a:	781b      	ldrb	r3, [r3, #0]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d102      	bne.n	8008486 <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 8008480:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008482:	2200      	movs	r2, #0
 8008484:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8008486:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 800848a:	461a      	mov	r2, r3
 800848c:	2101      	movs	r1, #1
 800848e:	68f8      	ldr	r0, [r7, #12]
 8008490:	f7fc fb76 	bl	8004b80 <VL53L0X_GetLimitCheckEnable>
 8008494:	4603      	mov	r3, r0
 8008496:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800849a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d14f      	bne.n	8008542 <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 80084a2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d003      	beq.n	80084b2 <VL53L0X_get_pal_range_status+0x31a>
 80084aa:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80084ae:	2b01      	cmp	r3, #1
 80084b0:	d103      	bne.n	80084ba <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 80084b2:	2301      	movs	r3, #1
 80084b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80084b8:	e002      	b.n	80084c0 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 80084ba:	2300      	movs	r3, #0
 80084bc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80084c6:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 80084ca:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80084ce:	2b04      	cmp	r3, #4
 80084d0:	d003      	beq.n	80084da <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 80084d2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d103      	bne.n	80084e2 <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 80084da:	2301      	movs	r3, #1
 80084dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80084e0:	e002      	b.n	80084e8 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 80084e2:	2300      	movs	r3, #0
 80084e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80084ee:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 80084f2:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d003      	beq.n	8008502 <VL53L0X_get_pal_range_status+0x36a>
 80084fa:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80084fe:	2b01      	cmp	r3, #1
 8008500:	d103      	bne.n	800850a <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 8008502:	2301      	movs	r3, #1
 8008504:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8008508:	e002      	b.n	8008510 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800850a:	2300      	movs	r3, #0
 800850c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8008516:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800851a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800851e:	2b00      	cmp	r3, #0
 8008520:	d003      	beq.n	800852a <VL53L0X_get_pal_range_status+0x392>
 8008522:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8008526:	2b01      	cmp	r3, #1
 8008528:	d103      	bne.n	8008532 <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800852a:	2301      	movs	r3, #1
 800852c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8008530:	e002      	b.n	8008538 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 8008532:	2300      	movs	r3, #0
 8008534:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800853e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008542:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f

}
 8008546:	4618      	mov	r0, r3
 8008548:	3740      	adds	r7, #64	@ 0x40
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}

0800854e <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800854e:	b580      	push	{r7, lr}
 8008550:	b088      	sub	sp, #32
 8008552:	af02      	add	r7, sp, #8
 8008554:	60f8      	str	r0, [r7, #12]
 8008556:	60b9      	str	r1, [r7, #8]
 8008558:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	330a      	adds	r3, #10
 800855e:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800856c:	4619      	mov	r1, r3
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	b29a      	uxth	r2, r3
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	9300      	str	r3, [sp, #0]
 8008576:	4613      	mov	r3, r2
 8008578:	68ba      	ldr	r2, [r7, #8]
 800857a:	f7f9 f911 	bl	80017a0 <HAL_I2C_Master_Transmit>
 800857e:	4603      	mov	r3, r0
 8008580:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8008582:	693b      	ldr	r3, [r7, #16]
}
 8008584:	4618      	mov	r0, r3
 8008586:	3718      	adds	r7, #24
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}

0800858c <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800858c:	b580      	push	{r7, lr}
 800858e:	b088      	sub	sp, #32
 8008590:	af02      	add	r7, sp, #8
 8008592:	60f8      	str	r0, [r7, #12]
 8008594:	60b9      	str	r1, [r7, #8]
 8008596:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	330a      	adds	r3, #10
 800859c:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 80085aa:	f043 0301 	orr.w	r3, r3, #1
 80085ae:	b2db      	uxtb	r3, r3
 80085b0:	4619      	mov	r1, r3
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	b29a      	uxth	r2, r3
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	9300      	str	r3, [sp, #0]
 80085ba:	4613      	mov	r3, r2
 80085bc:	68ba      	ldr	r2, [r7, #8]
 80085be:	f7f9 f9ed 	bl	800199c <HAL_I2C_Master_Receive>
 80085c2:	4603      	mov	r3, r0
 80085c4:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 80085c6:	693b      	ldr	r3, [r7, #16]
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	3718      	adds	r7, #24
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}

080085d0 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b086      	sub	sp, #24
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	60f8      	str	r0, [r7, #12]
 80085d8:	607a      	str	r2, [r7, #4]
 80085da:	603b      	str	r3, [r7, #0]
 80085dc:	460b      	mov	r3, r1
 80085de:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80085e0:	2300      	movs	r3, #0
 80085e2:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	2b3f      	cmp	r3, #63	@ 0x3f
 80085e8:	d902      	bls.n	80085f0 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 80085ea:	f06f 0303 	mvn.w	r3, #3
 80085ee:	e016      	b.n	800861e <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 80085f0:	4a0d      	ldr	r2, [pc, #52]	@ (8008628 <VL53L0X_WriteMulti+0x58>)
 80085f2:	7afb      	ldrb	r3, [r7, #11]
 80085f4:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 80085f6:	683a      	ldr	r2, [r7, #0]
 80085f8:	6879      	ldr	r1, [r7, #4]
 80085fa:	480c      	ldr	r0, [pc, #48]	@ (800862c <VL53L0X_WriteMulti+0x5c>)
 80085fc:	f000 f9d0 	bl	80089a0 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	3301      	adds	r3, #1
 8008604:	461a      	mov	r2, r3
 8008606:	4908      	ldr	r1, [pc, #32]	@ (8008628 <VL53L0X_WriteMulti+0x58>)
 8008608:	68f8      	ldr	r0, [r7, #12]
 800860a:	f7ff ffa0 	bl	800854e <_I2CWrite>
 800860e:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d001      	beq.n	800861a <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008616:	23ec      	movs	r3, #236	@ 0xec
 8008618:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800861a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800861e:	4618      	mov	r0, r3
 8008620:	3718      	adds	r7, #24
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}
 8008626:	bf00      	nop
 8008628:	200005f4 	.word	0x200005f4
 800862c:	200005f5 	.word	0x200005f5

08008630 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8008630:	b580      	push	{r7, lr}
 8008632:	b086      	sub	sp, #24
 8008634:	af00      	add	r7, sp, #0
 8008636:	60f8      	str	r0, [r7, #12]
 8008638:	607a      	str	r2, [r7, #4]
 800863a:	603b      	str	r3, [r7, #0]
 800863c:	460b      	mov	r3, r1
 800863e:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008640:	2300      	movs	r3, #0
 8008642:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8008644:	f107 030b 	add.w	r3, r7, #11
 8008648:	2201      	movs	r2, #1
 800864a:	4619      	mov	r1, r3
 800864c:	68f8      	ldr	r0, [r7, #12]
 800864e:	f7ff ff7e 	bl	800854e <_I2CWrite>
 8008652:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d002      	beq.n	8008660 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800865a:	23ec      	movs	r3, #236	@ 0xec
 800865c:	75fb      	strb	r3, [r7, #23]
        goto done;
 800865e:	e00c      	b.n	800867a <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 8008660:	683a      	ldr	r2, [r7, #0]
 8008662:	6879      	ldr	r1, [r7, #4]
 8008664:	68f8      	ldr	r0, [r7, #12]
 8008666:	f7ff ff91 	bl	800858c <_I2CRead>
 800866a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d002      	beq.n	8008678 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008672:	23ec      	movs	r3, #236	@ 0xec
 8008674:	75fb      	strb	r3, [r7, #23]
 8008676:	e000      	b.n	800867a <VL53L0X_ReadMulti+0x4a>
    }
done:
 8008678:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800867a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800867e:	4618      	mov	r0, r3
 8008680:	3718      	adds	r7, #24
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}
	...

08008688 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 8008688:	b580      	push	{r7, lr}
 800868a:	b084      	sub	sp, #16
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
 8008690:	460b      	mov	r3, r1
 8008692:	70fb      	strb	r3, [r7, #3]
 8008694:	4613      	mov	r3, r2
 8008696:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008698:	2300      	movs	r3, #0
 800869a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800869c:	4a0b      	ldr	r2, [pc, #44]	@ (80086cc <VL53L0X_WrByte+0x44>)
 800869e:	78fb      	ldrb	r3, [r7, #3]
 80086a0:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 80086a2:	4a0a      	ldr	r2, [pc, #40]	@ (80086cc <VL53L0X_WrByte+0x44>)
 80086a4:	78bb      	ldrb	r3, [r7, #2]
 80086a6:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 80086a8:	2202      	movs	r2, #2
 80086aa:	4908      	ldr	r1, [pc, #32]	@ (80086cc <VL53L0X_WrByte+0x44>)
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f7ff ff4e 	bl	800854e <_I2CWrite>
 80086b2:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d001      	beq.n	80086be <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80086ba:	23ec      	movs	r3, #236	@ 0xec
 80086bc:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 80086be:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3710      	adds	r7, #16
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}
 80086ca:	bf00      	nop
 80086cc:	200005f4 	.word	0x200005f4

080086d0 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b084      	sub	sp, #16
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
 80086d8:	460b      	mov	r3, r1
 80086da:	70fb      	strb	r3, [r7, #3]
 80086dc:	4613      	mov	r3, r2
 80086de:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80086e0:	2300      	movs	r3, #0
 80086e2:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 80086e4:	4a0e      	ldr	r2, [pc, #56]	@ (8008720 <VL53L0X_WrWord+0x50>)
 80086e6:	78fb      	ldrb	r3, [r7, #3]
 80086e8:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 80086ea:	883b      	ldrh	r3, [r7, #0]
 80086ec:	0a1b      	lsrs	r3, r3, #8
 80086ee:	b29b      	uxth	r3, r3
 80086f0:	b2da      	uxtb	r2, r3
 80086f2:	4b0b      	ldr	r3, [pc, #44]	@ (8008720 <VL53L0X_WrWord+0x50>)
 80086f4:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 80086f6:	883b      	ldrh	r3, [r7, #0]
 80086f8:	b2da      	uxtb	r2, r3
 80086fa:	4b09      	ldr	r3, [pc, #36]	@ (8008720 <VL53L0X_WrWord+0x50>)
 80086fc:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 80086fe:	2203      	movs	r2, #3
 8008700:	4907      	ldr	r1, [pc, #28]	@ (8008720 <VL53L0X_WrWord+0x50>)
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f7ff ff23 	bl	800854e <_I2CWrite>
 8008708:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d001      	beq.n	8008714 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008710:	23ec      	movs	r3, #236	@ 0xec
 8008712:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8008714:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008718:	4618      	mov	r0, r3
 800871a:	3710      	adds	r7, #16
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}
 8008720:	200005f4 	.word	0x200005f4

08008724 <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 8008724:	b580      	push	{r7, lr}
 8008726:	b084      	sub	sp, #16
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
 800872c:	4608      	mov	r0, r1
 800872e:	4611      	mov	r1, r2
 8008730:	461a      	mov	r2, r3
 8008732:	4603      	mov	r3, r0
 8008734:	70fb      	strb	r3, [r7, #3]
 8008736:	460b      	mov	r3, r1
 8008738:	70bb      	strb	r3, [r7, #2]
 800873a:	4613      	mov	r3, r2
 800873c:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800873e:	2300      	movs	r3, #0
 8008740:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 8008742:	f107 020e 	add.w	r2, r7, #14
 8008746:	78fb      	ldrb	r3, [r7, #3]
 8008748:	4619      	mov	r1, r3
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f000 f81e 	bl	800878c <VL53L0X_RdByte>
 8008750:	4603      	mov	r3, r0
 8008752:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 8008754:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d110      	bne.n	800877e <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800875c:	7bba      	ldrb	r2, [r7, #14]
 800875e:	78bb      	ldrb	r3, [r7, #2]
 8008760:	4013      	ands	r3, r2
 8008762:	b2da      	uxtb	r2, r3
 8008764:	787b      	ldrb	r3, [r7, #1]
 8008766:	4313      	orrs	r3, r2
 8008768:	b2db      	uxtb	r3, r3
 800876a:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800876c:	7bba      	ldrb	r2, [r7, #14]
 800876e:	78fb      	ldrb	r3, [r7, #3]
 8008770:	4619      	mov	r1, r3
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f7ff ff88 	bl	8008688 <VL53L0X_WrByte>
 8008778:	4603      	mov	r3, r0
 800877a:	73fb      	strb	r3, [r7, #15]
 800877c:	e000      	b.n	8008780 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800877e:	bf00      	nop
done:
    return Status;
 8008780:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008784:	4618      	mov	r0, r3
 8008786:	3710      	adds	r7, #16
 8008788:	46bd      	mov	sp, r7
 800878a:	bd80      	pop	{r7, pc}

0800878c <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800878c:	b580      	push	{r7, lr}
 800878e:	b086      	sub	sp, #24
 8008790:	af00      	add	r7, sp, #0
 8008792:	60f8      	str	r0, [r7, #12]
 8008794:	460b      	mov	r3, r1
 8008796:	607a      	str	r2, [r7, #4]
 8008798:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800879a:	2300      	movs	r3, #0
 800879c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800879e:	f107 030b 	add.w	r3, r7, #11
 80087a2:	2201      	movs	r2, #1
 80087a4:	4619      	mov	r1, r3
 80087a6:	68f8      	ldr	r0, [r7, #12]
 80087a8:	f7ff fed1 	bl	800854e <_I2CWrite>
 80087ac:	6138      	str	r0, [r7, #16]
    if( status_int ){
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d002      	beq.n	80087ba <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80087b4:	23ec      	movs	r3, #236	@ 0xec
 80087b6:	75fb      	strb	r3, [r7, #23]
        goto done;
 80087b8:	e00c      	b.n	80087d4 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 80087ba:	2201      	movs	r2, #1
 80087bc:	6879      	ldr	r1, [r7, #4]
 80087be:	68f8      	ldr	r0, [r7, #12]
 80087c0:	f7ff fee4 	bl	800858c <_I2CRead>
 80087c4:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80087c6:	693b      	ldr	r3, [r7, #16]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d002      	beq.n	80087d2 <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80087cc:	23ec      	movs	r3, #236	@ 0xec
 80087ce:	75fb      	strb	r3, [r7, #23]
 80087d0:	e000      	b.n	80087d4 <VL53L0X_RdByte+0x48>
    }
done:
 80087d2:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 80087d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80087d8:	4618      	mov	r0, r3
 80087da:	3718      	adds	r7, #24
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}

080087e0 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b086      	sub	sp, #24
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	60f8      	str	r0, [r7, #12]
 80087e8:	460b      	mov	r3, r1
 80087ea:	607a      	str	r2, [r7, #4]
 80087ec:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80087ee:	2300      	movs	r3, #0
 80087f0:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 80087f2:	f107 030b 	add.w	r3, r7, #11
 80087f6:	2201      	movs	r2, #1
 80087f8:	4619      	mov	r1, r3
 80087fa:	68f8      	ldr	r0, [r7, #12]
 80087fc:	f7ff fea7 	bl	800854e <_I2CWrite>
 8008800:	6138      	str	r0, [r7, #16]

    if( status_int ){
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d002      	beq.n	800880e <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008808:	23ec      	movs	r3, #236	@ 0xec
 800880a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800880c:	e015      	b.n	800883a <VL53L0X_RdWord+0x5a>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800880e:	2202      	movs	r2, #2
 8008810:	490d      	ldr	r1, [pc, #52]	@ (8008848 <VL53L0X_RdWord+0x68>)
 8008812:	68f8      	ldr	r0, [r7, #12]
 8008814:	f7ff feba 	bl	800858c <_I2CRead>
 8008818:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800881a:	693b      	ldr	r3, [r7, #16]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d002      	beq.n	8008826 <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008820:	23ec      	movs	r3, #236	@ 0xec
 8008822:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008824:	e009      	b.n	800883a <VL53L0X_RdWord+0x5a>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8008826:	4b08      	ldr	r3, [pc, #32]	@ (8008848 <VL53L0X_RdWord+0x68>)
 8008828:	781b      	ldrb	r3, [r3, #0]
 800882a:	021b      	lsls	r3, r3, #8
 800882c:	b29b      	uxth	r3, r3
 800882e:	4a06      	ldr	r2, [pc, #24]	@ (8008848 <VL53L0X_RdWord+0x68>)
 8008830:	7852      	ldrb	r2, [r2, #1]
 8008832:	4413      	add	r3, r2
 8008834:	b29a      	uxth	r2, r3
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800883a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800883e:	4618      	mov	r0, r3
 8008840:	3718      	adds	r7, #24
 8008842:	46bd      	mov	sp, r7
 8008844:	bd80      	pop	{r7, pc}
 8008846:	bf00      	nop
 8008848:	200005f4 	.word	0x200005f4

0800884c <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800884c:	b580      	push	{r7, lr}
 800884e:	b086      	sub	sp, #24
 8008850:	af00      	add	r7, sp, #0
 8008852:	60f8      	str	r0, [r7, #12]
 8008854:	460b      	mov	r3, r1
 8008856:	607a      	str	r2, [r7, #4]
 8008858:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800885a:	2300      	movs	r3, #0
 800885c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800885e:	f107 030b 	add.w	r3, r7, #11
 8008862:	2201      	movs	r2, #1
 8008864:	4619      	mov	r1, r3
 8008866:	68f8      	ldr	r0, [r7, #12]
 8008868:	f7ff fe71 	bl	800854e <_I2CWrite>
 800886c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d002      	beq.n	800887a <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008874:	23ec      	movs	r3, #236	@ 0xec
 8008876:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008878:	e01b      	b.n	80088b2 <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800887a:	2204      	movs	r2, #4
 800887c:	4910      	ldr	r1, [pc, #64]	@ (80088c0 <VL53L0X_RdDWord+0x74>)
 800887e:	68f8      	ldr	r0, [r7, #12]
 8008880:	f7ff fe84 	bl	800858c <_I2CRead>
 8008884:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d002      	beq.n	8008892 <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800888c:	23ec      	movs	r3, #236	@ 0xec
 800888e:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008890:	e00f      	b.n	80088b2 <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 8008892:	4b0b      	ldr	r3, [pc, #44]	@ (80088c0 <VL53L0X_RdDWord+0x74>)
 8008894:	781b      	ldrb	r3, [r3, #0]
 8008896:	061a      	lsls	r2, r3, #24
 8008898:	4b09      	ldr	r3, [pc, #36]	@ (80088c0 <VL53L0X_RdDWord+0x74>)
 800889a:	785b      	ldrb	r3, [r3, #1]
 800889c:	041b      	lsls	r3, r3, #16
 800889e:	441a      	add	r2, r3
 80088a0:	4b07      	ldr	r3, [pc, #28]	@ (80088c0 <VL53L0X_RdDWord+0x74>)
 80088a2:	789b      	ldrb	r3, [r3, #2]
 80088a4:	021b      	lsls	r3, r3, #8
 80088a6:	4413      	add	r3, r2
 80088a8:	4a05      	ldr	r2, [pc, #20]	@ (80088c0 <VL53L0X_RdDWord+0x74>)
 80088aa:	78d2      	ldrb	r2, [r2, #3]
 80088ac:	441a      	add	r2, r3
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 80088b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80088b6:	4618      	mov	r0, r3
 80088b8:	3718      	adds	r7, #24
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}
 80088be:	bf00      	nop
 80088c0:	200005f4 	.word	0x200005f4

080088c4 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b084      	sub	sp, #16
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80088cc:	2300      	movs	r3, #0
 80088ce:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 80088d0:	2002      	movs	r0, #2
 80088d2:	f7f8 fabb 	bl	8000e4c <HAL_Delay>
    return status;
 80088d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80088da:	4618      	mov	r0, r3
 80088dc:	3710      	adds	r7, #16
 80088de:	46bd      	mov	sp, r7
 80088e0:	bd80      	pop	{r7, pc}
	...

080088e4 <siprintf>:
 80088e4:	b40e      	push	{r1, r2, r3}
 80088e6:	b510      	push	{r4, lr}
 80088e8:	b09d      	sub	sp, #116	@ 0x74
 80088ea:	ab1f      	add	r3, sp, #124	@ 0x7c
 80088ec:	9002      	str	r0, [sp, #8]
 80088ee:	9006      	str	r0, [sp, #24]
 80088f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80088f4:	480a      	ldr	r0, [pc, #40]	@ (8008920 <siprintf+0x3c>)
 80088f6:	9107      	str	r1, [sp, #28]
 80088f8:	9104      	str	r1, [sp, #16]
 80088fa:	490a      	ldr	r1, [pc, #40]	@ (8008924 <siprintf+0x40>)
 80088fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008900:	9105      	str	r1, [sp, #20]
 8008902:	2400      	movs	r4, #0
 8008904:	a902      	add	r1, sp, #8
 8008906:	6800      	ldr	r0, [r0, #0]
 8008908:	9301      	str	r3, [sp, #4]
 800890a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800890c:	f000 f9aa 	bl	8008c64 <_svfiprintf_r>
 8008910:	9b02      	ldr	r3, [sp, #8]
 8008912:	701c      	strb	r4, [r3, #0]
 8008914:	b01d      	add	sp, #116	@ 0x74
 8008916:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800891a:	b003      	add	sp, #12
 800891c:	4770      	bx	lr
 800891e:	bf00      	nop
 8008920:	200002d0 	.word	0x200002d0
 8008924:	ffff0208 	.word	0xffff0208

08008928 <memset>:
 8008928:	4402      	add	r2, r0
 800892a:	4603      	mov	r3, r0
 800892c:	4293      	cmp	r3, r2
 800892e:	d100      	bne.n	8008932 <memset+0xa>
 8008930:	4770      	bx	lr
 8008932:	f803 1b01 	strb.w	r1, [r3], #1
 8008936:	e7f9      	b.n	800892c <memset+0x4>

08008938 <__errno>:
 8008938:	4b01      	ldr	r3, [pc, #4]	@ (8008940 <__errno+0x8>)
 800893a:	6818      	ldr	r0, [r3, #0]
 800893c:	4770      	bx	lr
 800893e:	bf00      	nop
 8008940:	200002d0 	.word	0x200002d0

08008944 <__libc_init_array>:
 8008944:	b570      	push	{r4, r5, r6, lr}
 8008946:	4d0d      	ldr	r5, [pc, #52]	@ (800897c <__libc_init_array+0x38>)
 8008948:	4c0d      	ldr	r4, [pc, #52]	@ (8008980 <__libc_init_array+0x3c>)
 800894a:	1b64      	subs	r4, r4, r5
 800894c:	10a4      	asrs	r4, r4, #2
 800894e:	2600      	movs	r6, #0
 8008950:	42a6      	cmp	r6, r4
 8008952:	d109      	bne.n	8008968 <__libc_init_array+0x24>
 8008954:	4d0b      	ldr	r5, [pc, #44]	@ (8008984 <__libc_init_array+0x40>)
 8008956:	4c0c      	ldr	r4, [pc, #48]	@ (8008988 <__libc_init_array+0x44>)
 8008958:	f000 fc6c 	bl	8009234 <_init>
 800895c:	1b64      	subs	r4, r4, r5
 800895e:	10a4      	asrs	r4, r4, #2
 8008960:	2600      	movs	r6, #0
 8008962:	42a6      	cmp	r6, r4
 8008964:	d105      	bne.n	8008972 <__libc_init_array+0x2e>
 8008966:	bd70      	pop	{r4, r5, r6, pc}
 8008968:	f855 3b04 	ldr.w	r3, [r5], #4
 800896c:	4798      	blx	r3
 800896e:	3601      	adds	r6, #1
 8008970:	e7ee      	b.n	8008950 <__libc_init_array+0xc>
 8008972:	f855 3b04 	ldr.w	r3, [r5], #4
 8008976:	4798      	blx	r3
 8008978:	3601      	adds	r6, #1
 800897a:	e7f2      	b.n	8008962 <__libc_init_array+0x1e>
 800897c:	0800930c 	.word	0x0800930c
 8008980:	0800930c 	.word	0x0800930c
 8008984:	0800930c 	.word	0x0800930c
 8008988:	08009310 	.word	0x08009310

0800898c <__retarget_lock_acquire_recursive>:
 800898c:	4770      	bx	lr

0800898e <__retarget_lock_release_recursive>:
 800898e:	4770      	bx	lr

08008990 <strcpy>:
 8008990:	4603      	mov	r3, r0
 8008992:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008996:	f803 2b01 	strb.w	r2, [r3], #1
 800899a:	2a00      	cmp	r2, #0
 800899c:	d1f9      	bne.n	8008992 <strcpy+0x2>
 800899e:	4770      	bx	lr

080089a0 <memcpy>:
 80089a0:	440a      	add	r2, r1
 80089a2:	4291      	cmp	r1, r2
 80089a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80089a8:	d100      	bne.n	80089ac <memcpy+0xc>
 80089aa:	4770      	bx	lr
 80089ac:	b510      	push	{r4, lr}
 80089ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089b6:	4291      	cmp	r1, r2
 80089b8:	d1f9      	bne.n	80089ae <memcpy+0xe>
 80089ba:	bd10      	pop	{r4, pc}

080089bc <_free_r>:
 80089bc:	b538      	push	{r3, r4, r5, lr}
 80089be:	4605      	mov	r5, r0
 80089c0:	2900      	cmp	r1, #0
 80089c2:	d041      	beq.n	8008a48 <_free_r+0x8c>
 80089c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089c8:	1f0c      	subs	r4, r1, #4
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	bfb8      	it	lt
 80089ce:	18e4      	addlt	r4, r4, r3
 80089d0:	f000 f8e0 	bl	8008b94 <__malloc_lock>
 80089d4:	4a1d      	ldr	r2, [pc, #116]	@ (8008a4c <_free_r+0x90>)
 80089d6:	6813      	ldr	r3, [r2, #0]
 80089d8:	b933      	cbnz	r3, 80089e8 <_free_r+0x2c>
 80089da:	6063      	str	r3, [r4, #4]
 80089dc:	6014      	str	r4, [r2, #0]
 80089de:	4628      	mov	r0, r5
 80089e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089e4:	f000 b8dc 	b.w	8008ba0 <__malloc_unlock>
 80089e8:	42a3      	cmp	r3, r4
 80089ea:	d908      	bls.n	80089fe <_free_r+0x42>
 80089ec:	6820      	ldr	r0, [r4, #0]
 80089ee:	1821      	adds	r1, r4, r0
 80089f0:	428b      	cmp	r3, r1
 80089f2:	bf01      	itttt	eq
 80089f4:	6819      	ldreq	r1, [r3, #0]
 80089f6:	685b      	ldreq	r3, [r3, #4]
 80089f8:	1809      	addeq	r1, r1, r0
 80089fa:	6021      	streq	r1, [r4, #0]
 80089fc:	e7ed      	b.n	80089da <_free_r+0x1e>
 80089fe:	461a      	mov	r2, r3
 8008a00:	685b      	ldr	r3, [r3, #4]
 8008a02:	b10b      	cbz	r3, 8008a08 <_free_r+0x4c>
 8008a04:	42a3      	cmp	r3, r4
 8008a06:	d9fa      	bls.n	80089fe <_free_r+0x42>
 8008a08:	6811      	ldr	r1, [r2, #0]
 8008a0a:	1850      	adds	r0, r2, r1
 8008a0c:	42a0      	cmp	r0, r4
 8008a0e:	d10b      	bne.n	8008a28 <_free_r+0x6c>
 8008a10:	6820      	ldr	r0, [r4, #0]
 8008a12:	4401      	add	r1, r0
 8008a14:	1850      	adds	r0, r2, r1
 8008a16:	4283      	cmp	r3, r0
 8008a18:	6011      	str	r1, [r2, #0]
 8008a1a:	d1e0      	bne.n	80089de <_free_r+0x22>
 8008a1c:	6818      	ldr	r0, [r3, #0]
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	6053      	str	r3, [r2, #4]
 8008a22:	4408      	add	r0, r1
 8008a24:	6010      	str	r0, [r2, #0]
 8008a26:	e7da      	b.n	80089de <_free_r+0x22>
 8008a28:	d902      	bls.n	8008a30 <_free_r+0x74>
 8008a2a:	230c      	movs	r3, #12
 8008a2c:	602b      	str	r3, [r5, #0]
 8008a2e:	e7d6      	b.n	80089de <_free_r+0x22>
 8008a30:	6820      	ldr	r0, [r4, #0]
 8008a32:	1821      	adds	r1, r4, r0
 8008a34:	428b      	cmp	r3, r1
 8008a36:	bf04      	itt	eq
 8008a38:	6819      	ldreq	r1, [r3, #0]
 8008a3a:	685b      	ldreq	r3, [r3, #4]
 8008a3c:	6063      	str	r3, [r4, #4]
 8008a3e:	bf04      	itt	eq
 8008a40:	1809      	addeq	r1, r1, r0
 8008a42:	6021      	streq	r1, [r4, #0]
 8008a44:	6054      	str	r4, [r2, #4]
 8008a46:	e7ca      	b.n	80089de <_free_r+0x22>
 8008a48:	bd38      	pop	{r3, r4, r5, pc}
 8008a4a:	bf00      	nop
 8008a4c:	20000778 	.word	0x20000778

08008a50 <sbrk_aligned>:
 8008a50:	b570      	push	{r4, r5, r6, lr}
 8008a52:	4e0f      	ldr	r6, [pc, #60]	@ (8008a90 <sbrk_aligned+0x40>)
 8008a54:	460c      	mov	r4, r1
 8008a56:	6831      	ldr	r1, [r6, #0]
 8008a58:	4605      	mov	r5, r0
 8008a5a:	b911      	cbnz	r1, 8008a62 <sbrk_aligned+0x12>
 8008a5c:	f000 fba4 	bl	80091a8 <_sbrk_r>
 8008a60:	6030      	str	r0, [r6, #0]
 8008a62:	4621      	mov	r1, r4
 8008a64:	4628      	mov	r0, r5
 8008a66:	f000 fb9f 	bl	80091a8 <_sbrk_r>
 8008a6a:	1c43      	adds	r3, r0, #1
 8008a6c:	d103      	bne.n	8008a76 <sbrk_aligned+0x26>
 8008a6e:	f04f 34ff 	mov.w	r4, #4294967295
 8008a72:	4620      	mov	r0, r4
 8008a74:	bd70      	pop	{r4, r5, r6, pc}
 8008a76:	1cc4      	adds	r4, r0, #3
 8008a78:	f024 0403 	bic.w	r4, r4, #3
 8008a7c:	42a0      	cmp	r0, r4
 8008a7e:	d0f8      	beq.n	8008a72 <sbrk_aligned+0x22>
 8008a80:	1a21      	subs	r1, r4, r0
 8008a82:	4628      	mov	r0, r5
 8008a84:	f000 fb90 	bl	80091a8 <_sbrk_r>
 8008a88:	3001      	adds	r0, #1
 8008a8a:	d1f2      	bne.n	8008a72 <sbrk_aligned+0x22>
 8008a8c:	e7ef      	b.n	8008a6e <sbrk_aligned+0x1e>
 8008a8e:	bf00      	nop
 8008a90:	20000774 	.word	0x20000774

08008a94 <_malloc_r>:
 8008a94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a98:	1ccd      	adds	r5, r1, #3
 8008a9a:	f025 0503 	bic.w	r5, r5, #3
 8008a9e:	3508      	adds	r5, #8
 8008aa0:	2d0c      	cmp	r5, #12
 8008aa2:	bf38      	it	cc
 8008aa4:	250c      	movcc	r5, #12
 8008aa6:	2d00      	cmp	r5, #0
 8008aa8:	4606      	mov	r6, r0
 8008aaa:	db01      	blt.n	8008ab0 <_malloc_r+0x1c>
 8008aac:	42a9      	cmp	r1, r5
 8008aae:	d904      	bls.n	8008aba <_malloc_r+0x26>
 8008ab0:	230c      	movs	r3, #12
 8008ab2:	6033      	str	r3, [r6, #0]
 8008ab4:	2000      	movs	r0, #0
 8008ab6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008aba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b90 <_malloc_r+0xfc>
 8008abe:	f000 f869 	bl	8008b94 <__malloc_lock>
 8008ac2:	f8d8 3000 	ldr.w	r3, [r8]
 8008ac6:	461c      	mov	r4, r3
 8008ac8:	bb44      	cbnz	r4, 8008b1c <_malloc_r+0x88>
 8008aca:	4629      	mov	r1, r5
 8008acc:	4630      	mov	r0, r6
 8008ace:	f7ff ffbf 	bl	8008a50 <sbrk_aligned>
 8008ad2:	1c43      	adds	r3, r0, #1
 8008ad4:	4604      	mov	r4, r0
 8008ad6:	d158      	bne.n	8008b8a <_malloc_r+0xf6>
 8008ad8:	f8d8 4000 	ldr.w	r4, [r8]
 8008adc:	4627      	mov	r7, r4
 8008ade:	2f00      	cmp	r7, #0
 8008ae0:	d143      	bne.n	8008b6a <_malloc_r+0xd6>
 8008ae2:	2c00      	cmp	r4, #0
 8008ae4:	d04b      	beq.n	8008b7e <_malloc_r+0xea>
 8008ae6:	6823      	ldr	r3, [r4, #0]
 8008ae8:	4639      	mov	r1, r7
 8008aea:	4630      	mov	r0, r6
 8008aec:	eb04 0903 	add.w	r9, r4, r3
 8008af0:	f000 fb5a 	bl	80091a8 <_sbrk_r>
 8008af4:	4581      	cmp	r9, r0
 8008af6:	d142      	bne.n	8008b7e <_malloc_r+0xea>
 8008af8:	6821      	ldr	r1, [r4, #0]
 8008afa:	1a6d      	subs	r5, r5, r1
 8008afc:	4629      	mov	r1, r5
 8008afe:	4630      	mov	r0, r6
 8008b00:	f7ff ffa6 	bl	8008a50 <sbrk_aligned>
 8008b04:	3001      	adds	r0, #1
 8008b06:	d03a      	beq.n	8008b7e <_malloc_r+0xea>
 8008b08:	6823      	ldr	r3, [r4, #0]
 8008b0a:	442b      	add	r3, r5
 8008b0c:	6023      	str	r3, [r4, #0]
 8008b0e:	f8d8 3000 	ldr.w	r3, [r8]
 8008b12:	685a      	ldr	r2, [r3, #4]
 8008b14:	bb62      	cbnz	r2, 8008b70 <_malloc_r+0xdc>
 8008b16:	f8c8 7000 	str.w	r7, [r8]
 8008b1a:	e00f      	b.n	8008b3c <_malloc_r+0xa8>
 8008b1c:	6822      	ldr	r2, [r4, #0]
 8008b1e:	1b52      	subs	r2, r2, r5
 8008b20:	d420      	bmi.n	8008b64 <_malloc_r+0xd0>
 8008b22:	2a0b      	cmp	r2, #11
 8008b24:	d917      	bls.n	8008b56 <_malloc_r+0xc2>
 8008b26:	1961      	adds	r1, r4, r5
 8008b28:	42a3      	cmp	r3, r4
 8008b2a:	6025      	str	r5, [r4, #0]
 8008b2c:	bf18      	it	ne
 8008b2e:	6059      	strne	r1, [r3, #4]
 8008b30:	6863      	ldr	r3, [r4, #4]
 8008b32:	bf08      	it	eq
 8008b34:	f8c8 1000 	streq.w	r1, [r8]
 8008b38:	5162      	str	r2, [r4, r5]
 8008b3a:	604b      	str	r3, [r1, #4]
 8008b3c:	4630      	mov	r0, r6
 8008b3e:	f000 f82f 	bl	8008ba0 <__malloc_unlock>
 8008b42:	f104 000b 	add.w	r0, r4, #11
 8008b46:	1d23      	adds	r3, r4, #4
 8008b48:	f020 0007 	bic.w	r0, r0, #7
 8008b4c:	1ac2      	subs	r2, r0, r3
 8008b4e:	bf1c      	itt	ne
 8008b50:	1a1b      	subne	r3, r3, r0
 8008b52:	50a3      	strne	r3, [r4, r2]
 8008b54:	e7af      	b.n	8008ab6 <_malloc_r+0x22>
 8008b56:	6862      	ldr	r2, [r4, #4]
 8008b58:	42a3      	cmp	r3, r4
 8008b5a:	bf0c      	ite	eq
 8008b5c:	f8c8 2000 	streq.w	r2, [r8]
 8008b60:	605a      	strne	r2, [r3, #4]
 8008b62:	e7eb      	b.n	8008b3c <_malloc_r+0xa8>
 8008b64:	4623      	mov	r3, r4
 8008b66:	6864      	ldr	r4, [r4, #4]
 8008b68:	e7ae      	b.n	8008ac8 <_malloc_r+0x34>
 8008b6a:	463c      	mov	r4, r7
 8008b6c:	687f      	ldr	r7, [r7, #4]
 8008b6e:	e7b6      	b.n	8008ade <_malloc_r+0x4a>
 8008b70:	461a      	mov	r2, r3
 8008b72:	685b      	ldr	r3, [r3, #4]
 8008b74:	42a3      	cmp	r3, r4
 8008b76:	d1fb      	bne.n	8008b70 <_malloc_r+0xdc>
 8008b78:	2300      	movs	r3, #0
 8008b7a:	6053      	str	r3, [r2, #4]
 8008b7c:	e7de      	b.n	8008b3c <_malloc_r+0xa8>
 8008b7e:	230c      	movs	r3, #12
 8008b80:	6033      	str	r3, [r6, #0]
 8008b82:	4630      	mov	r0, r6
 8008b84:	f000 f80c 	bl	8008ba0 <__malloc_unlock>
 8008b88:	e794      	b.n	8008ab4 <_malloc_r+0x20>
 8008b8a:	6005      	str	r5, [r0, #0]
 8008b8c:	e7d6      	b.n	8008b3c <_malloc_r+0xa8>
 8008b8e:	bf00      	nop
 8008b90:	20000778 	.word	0x20000778

08008b94 <__malloc_lock>:
 8008b94:	4801      	ldr	r0, [pc, #4]	@ (8008b9c <__malloc_lock+0x8>)
 8008b96:	f7ff bef9 	b.w	800898c <__retarget_lock_acquire_recursive>
 8008b9a:	bf00      	nop
 8008b9c:	20000770 	.word	0x20000770

08008ba0 <__malloc_unlock>:
 8008ba0:	4801      	ldr	r0, [pc, #4]	@ (8008ba8 <__malloc_unlock+0x8>)
 8008ba2:	f7ff bef4 	b.w	800898e <__retarget_lock_release_recursive>
 8008ba6:	bf00      	nop
 8008ba8:	20000770 	.word	0x20000770

08008bac <__ssputs_r>:
 8008bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bb0:	688e      	ldr	r6, [r1, #8]
 8008bb2:	461f      	mov	r7, r3
 8008bb4:	42be      	cmp	r6, r7
 8008bb6:	680b      	ldr	r3, [r1, #0]
 8008bb8:	4682      	mov	sl, r0
 8008bba:	460c      	mov	r4, r1
 8008bbc:	4690      	mov	r8, r2
 8008bbe:	d82d      	bhi.n	8008c1c <__ssputs_r+0x70>
 8008bc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008bc4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008bc8:	d026      	beq.n	8008c18 <__ssputs_r+0x6c>
 8008bca:	6965      	ldr	r5, [r4, #20]
 8008bcc:	6909      	ldr	r1, [r1, #16]
 8008bce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008bd2:	eba3 0901 	sub.w	r9, r3, r1
 8008bd6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008bda:	1c7b      	adds	r3, r7, #1
 8008bdc:	444b      	add	r3, r9
 8008bde:	106d      	asrs	r5, r5, #1
 8008be0:	429d      	cmp	r5, r3
 8008be2:	bf38      	it	cc
 8008be4:	461d      	movcc	r5, r3
 8008be6:	0553      	lsls	r3, r2, #21
 8008be8:	d527      	bpl.n	8008c3a <__ssputs_r+0x8e>
 8008bea:	4629      	mov	r1, r5
 8008bec:	f7ff ff52 	bl	8008a94 <_malloc_r>
 8008bf0:	4606      	mov	r6, r0
 8008bf2:	b360      	cbz	r0, 8008c4e <__ssputs_r+0xa2>
 8008bf4:	6921      	ldr	r1, [r4, #16]
 8008bf6:	464a      	mov	r2, r9
 8008bf8:	f7ff fed2 	bl	80089a0 <memcpy>
 8008bfc:	89a3      	ldrh	r3, [r4, #12]
 8008bfe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008c02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c06:	81a3      	strh	r3, [r4, #12]
 8008c08:	6126      	str	r6, [r4, #16]
 8008c0a:	6165      	str	r5, [r4, #20]
 8008c0c:	444e      	add	r6, r9
 8008c0e:	eba5 0509 	sub.w	r5, r5, r9
 8008c12:	6026      	str	r6, [r4, #0]
 8008c14:	60a5      	str	r5, [r4, #8]
 8008c16:	463e      	mov	r6, r7
 8008c18:	42be      	cmp	r6, r7
 8008c1a:	d900      	bls.n	8008c1e <__ssputs_r+0x72>
 8008c1c:	463e      	mov	r6, r7
 8008c1e:	6820      	ldr	r0, [r4, #0]
 8008c20:	4632      	mov	r2, r6
 8008c22:	4641      	mov	r1, r8
 8008c24:	f000 faa6 	bl	8009174 <memmove>
 8008c28:	68a3      	ldr	r3, [r4, #8]
 8008c2a:	1b9b      	subs	r3, r3, r6
 8008c2c:	60a3      	str	r3, [r4, #8]
 8008c2e:	6823      	ldr	r3, [r4, #0]
 8008c30:	4433      	add	r3, r6
 8008c32:	6023      	str	r3, [r4, #0]
 8008c34:	2000      	movs	r0, #0
 8008c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c3a:	462a      	mov	r2, r5
 8008c3c:	f000 fac4 	bl	80091c8 <_realloc_r>
 8008c40:	4606      	mov	r6, r0
 8008c42:	2800      	cmp	r0, #0
 8008c44:	d1e0      	bne.n	8008c08 <__ssputs_r+0x5c>
 8008c46:	6921      	ldr	r1, [r4, #16]
 8008c48:	4650      	mov	r0, sl
 8008c4a:	f7ff feb7 	bl	80089bc <_free_r>
 8008c4e:	230c      	movs	r3, #12
 8008c50:	f8ca 3000 	str.w	r3, [sl]
 8008c54:	89a3      	ldrh	r3, [r4, #12]
 8008c56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c5a:	81a3      	strh	r3, [r4, #12]
 8008c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c60:	e7e9      	b.n	8008c36 <__ssputs_r+0x8a>
	...

08008c64 <_svfiprintf_r>:
 8008c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c68:	4698      	mov	r8, r3
 8008c6a:	898b      	ldrh	r3, [r1, #12]
 8008c6c:	061b      	lsls	r3, r3, #24
 8008c6e:	b09d      	sub	sp, #116	@ 0x74
 8008c70:	4607      	mov	r7, r0
 8008c72:	460d      	mov	r5, r1
 8008c74:	4614      	mov	r4, r2
 8008c76:	d510      	bpl.n	8008c9a <_svfiprintf_r+0x36>
 8008c78:	690b      	ldr	r3, [r1, #16]
 8008c7a:	b973      	cbnz	r3, 8008c9a <_svfiprintf_r+0x36>
 8008c7c:	2140      	movs	r1, #64	@ 0x40
 8008c7e:	f7ff ff09 	bl	8008a94 <_malloc_r>
 8008c82:	6028      	str	r0, [r5, #0]
 8008c84:	6128      	str	r0, [r5, #16]
 8008c86:	b930      	cbnz	r0, 8008c96 <_svfiprintf_r+0x32>
 8008c88:	230c      	movs	r3, #12
 8008c8a:	603b      	str	r3, [r7, #0]
 8008c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c90:	b01d      	add	sp, #116	@ 0x74
 8008c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c96:	2340      	movs	r3, #64	@ 0x40
 8008c98:	616b      	str	r3, [r5, #20]
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c9e:	2320      	movs	r3, #32
 8008ca0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008ca4:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ca8:	2330      	movs	r3, #48	@ 0x30
 8008caa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008e48 <_svfiprintf_r+0x1e4>
 8008cae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008cb2:	f04f 0901 	mov.w	r9, #1
 8008cb6:	4623      	mov	r3, r4
 8008cb8:	469a      	mov	sl, r3
 8008cba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cbe:	b10a      	cbz	r2, 8008cc4 <_svfiprintf_r+0x60>
 8008cc0:	2a25      	cmp	r2, #37	@ 0x25
 8008cc2:	d1f9      	bne.n	8008cb8 <_svfiprintf_r+0x54>
 8008cc4:	ebba 0b04 	subs.w	fp, sl, r4
 8008cc8:	d00b      	beq.n	8008ce2 <_svfiprintf_r+0x7e>
 8008cca:	465b      	mov	r3, fp
 8008ccc:	4622      	mov	r2, r4
 8008cce:	4629      	mov	r1, r5
 8008cd0:	4638      	mov	r0, r7
 8008cd2:	f7ff ff6b 	bl	8008bac <__ssputs_r>
 8008cd6:	3001      	adds	r0, #1
 8008cd8:	f000 80a7 	beq.w	8008e2a <_svfiprintf_r+0x1c6>
 8008cdc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008cde:	445a      	add	r2, fp
 8008ce0:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ce2:	f89a 3000 	ldrb.w	r3, [sl]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	f000 809f 	beq.w	8008e2a <_svfiprintf_r+0x1c6>
 8008cec:	2300      	movs	r3, #0
 8008cee:	f04f 32ff 	mov.w	r2, #4294967295
 8008cf2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cf6:	f10a 0a01 	add.w	sl, sl, #1
 8008cfa:	9304      	str	r3, [sp, #16]
 8008cfc:	9307      	str	r3, [sp, #28]
 8008cfe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008d02:	931a      	str	r3, [sp, #104]	@ 0x68
 8008d04:	4654      	mov	r4, sl
 8008d06:	2205      	movs	r2, #5
 8008d08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d0c:	484e      	ldr	r0, [pc, #312]	@ (8008e48 <_svfiprintf_r+0x1e4>)
 8008d0e:	f7f7 fa6f 	bl	80001f0 <memchr>
 8008d12:	9a04      	ldr	r2, [sp, #16]
 8008d14:	b9d8      	cbnz	r0, 8008d4e <_svfiprintf_r+0xea>
 8008d16:	06d0      	lsls	r0, r2, #27
 8008d18:	bf44      	itt	mi
 8008d1a:	2320      	movmi	r3, #32
 8008d1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d20:	0711      	lsls	r1, r2, #28
 8008d22:	bf44      	itt	mi
 8008d24:	232b      	movmi	r3, #43	@ 0x2b
 8008d26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d2a:	f89a 3000 	ldrb.w	r3, [sl]
 8008d2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d30:	d015      	beq.n	8008d5e <_svfiprintf_r+0xfa>
 8008d32:	9a07      	ldr	r2, [sp, #28]
 8008d34:	4654      	mov	r4, sl
 8008d36:	2000      	movs	r0, #0
 8008d38:	f04f 0c0a 	mov.w	ip, #10
 8008d3c:	4621      	mov	r1, r4
 8008d3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d42:	3b30      	subs	r3, #48	@ 0x30
 8008d44:	2b09      	cmp	r3, #9
 8008d46:	d94b      	bls.n	8008de0 <_svfiprintf_r+0x17c>
 8008d48:	b1b0      	cbz	r0, 8008d78 <_svfiprintf_r+0x114>
 8008d4a:	9207      	str	r2, [sp, #28]
 8008d4c:	e014      	b.n	8008d78 <_svfiprintf_r+0x114>
 8008d4e:	eba0 0308 	sub.w	r3, r0, r8
 8008d52:	fa09 f303 	lsl.w	r3, r9, r3
 8008d56:	4313      	orrs	r3, r2
 8008d58:	9304      	str	r3, [sp, #16]
 8008d5a:	46a2      	mov	sl, r4
 8008d5c:	e7d2      	b.n	8008d04 <_svfiprintf_r+0xa0>
 8008d5e:	9b03      	ldr	r3, [sp, #12]
 8008d60:	1d19      	adds	r1, r3, #4
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	9103      	str	r1, [sp, #12]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	bfbb      	ittet	lt
 8008d6a:	425b      	neglt	r3, r3
 8008d6c:	f042 0202 	orrlt.w	r2, r2, #2
 8008d70:	9307      	strge	r3, [sp, #28]
 8008d72:	9307      	strlt	r3, [sp, #28]
 8008d74:	bfb8      	it	lt
 8008d76:	9204      	strlt	r2, [sp, #16]
 8008d78:	7823      	ldrb	r3, [r4, #0]
 8008d7a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d7c:	d10a      	bne.n	8008d94 <_svfiprintf_r+0x130>
 8008d7e:	7863      	ldrb	r3, [r4, #1]
 8008d80:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d82:	d132      	bne.n	8008dea <_svfiprintf_r+0x186>
 8008d84:	9b03      	ldr	r3, [sp, #12]
 8008d86:	1d1a      	adds	r2, r3, #4
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	9203      	str	r2, [sp, #12]
 8008d8c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008d90:	3402      	adds	r4, #2
 8008d92:	9305      	str	r3, [sp, #20]
 8008d94:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008e58 <_svfiprintf_r+0x1f4>
 8008d98:	7821      	ldrb	r1, [r4, #0]
 8008d9a:	2203      	movs	r2, #3
 8008d9c:	4650      	mov	r0, sl
 8008d9e:	f7f7 fa27 	bl	80001f0 <memchr>
 8008da2:	b138      	cbz	r0, 8008db4 <_svfiprintf_r+0x150>
 8008da4:	9b04      	ldr	r3, [sp, #16]
 8008da6:	eba0 000a 	sub.w	r0, r0, sl
 8008daa:	2240      	movs	r2, #64	@ 0x40
 8008dac:	4082      	lsls	r2, r0
 8008dae:	4313      	orrs	r3, r2
 8008db0:	3401      	adds	r4, #1
 8008db2:	9304      	str	r3, [sp, #16]
 8008db4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008db8:	4824      	ldr	r0, [pc, #144]	@ (8008e4c <_svfiprintf_r+0x1e8>)
 8008dba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008dbe:	2206      	movs	r2, #6
 8008dc0:	f7f7 fa16 	bl	80001f0 <memchr>
 8008dc4:	2800      	cmp	r0, #0
 8008dc6:	d036      	beq.n	8008e36 <_svfiprintf_r+0x1d2>
 8008dc8:	4b21      	ldr	r3, [pc, #132]	@ (8008e50 <_svfiprintf_r+0x1ec>)
 8008dca:	bb1b      	cbnz	r3, 8008e14 <_svfiprintf_r+0x1b0>
 8008dcc:	9b03      	ldr	r3, [sp, #12]
 8008dce:	3307      	adds	r3, #7
 8008dd0:	f023 0307 	bic.w	r3, r3, #7
 8008dd4:	3308      	adds	r3, #8
 8008dd6:	9303      	str	r3, [sp, #12]
 8008dd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dda:	4433      	add	r3, r6
 8008ddc:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dde:	e76a      	b.n	8008cb6 <_svfiprintf_r+0x52>
 8008de0:	fb0c 3202 	mla	r2, ip, r2, r3
 8008de4:	460c      	mov	r4, r1
 8008de6:	2001      	movs	r0, #1
 8008de8:	e7a8      	b.n	8008d3c <_svfiprintf_r+0xd8>
 8008dea:	2300      	movs	r3, #0
 8008dec:	3401      	adds	r4, #1
 8008dee:	9305      	str	r3, [sp, #20]
 8008df0:	4619      	mov	r1, r3
 8008df2:	f04f 0c0a 	mov.w	ip, #10
 8008df6:	4620      	mov	r0, r4
 8008df8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dfc:	3a30      	subs	r2, #48	@ 0x30
 8008dfe:	2a09      	cmp	r2, #9
 8008e00:	d903      	bls.n	8008e0a <_svfiprintf_r+0x1a6>
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d0c6      	beq.n	8008d94 <_svfiprintf_r+0x130>
 8008e06:	9105      	str	r1, [sp, #20]
 8008e08:	e7c4      	b.n	8008d94 <_svfiprintf_r+0x130>
 8008e0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e0e:	4604      	mov	r4, r0
 8008e10:	2301      	movs	r3, #1
 8008e12:	e7f0      	b.n	8008df6 <_svfiprintf_r+0x192>
 8008e14:	ab03      	add	r3, sp, #12
 8008e16:	9300      	str	r3, [sp, #0]
 8008e18:	462a      	mov	r2, r5
 8008e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8008e54 <_svfiprintf_r+0x1f0>)
 8008e1c:	a904      	add	r1, sp, #16
 8008e1e:	4638      	mov	r0, r7
 8008e20:	f3af 8000 	nop.w
 8008e24:	1c42      	adds	r2, r0, #1
 8008e26:	4606      	mov	r6, r0
 8008e28:	d1d6      	bne.n	8008dd8 <_svfiprintf_r+0x174>
 8008e2a:	89ab      	ldrh	r3, [r5, #12]
 8008e2c:	065b      	lsls	r3, r3, #25
 8008e2e:	f53f af2d 	bmi.w	8008c8c <_svfiprintf_r+0x28>
 8008e32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e34:	e72c      	b.n	8008c90 <_svfiprintf_r+0x2c>
 8008e36:	ab03      	add	r3, sp, #12
 8008e38:	9300      	str	r3, [sp, #0]
 8008e3a:	462a      	mov	r2, r5
 8008e3c:	4b05      	ldr	r3, [pc, #20]	@ (8008e54 <_svfiprintf_r+0x1f0>)
 8008e3e:	a904      	add	r1, sp, #16
 8008e40:	4638      	mov	r0, r7
 8008e42:	f000 f879 	bl	8008f38 <_printf_i>
 8008e46:	e7ed      	b.n	8008e24 <_svfiprintf_r+0x1c0>
 8008e48:	080092d0 	.word	0x080092d0
 8008e4c:	080092da 	.word	0x080092da
 8008e50:	00000000 	.word	0x00000000
 8008e54:	08008bad 	.word	0x08008bad
 8008e58:	080092d6 	.word	0x080092d6

08008e5c <_printf_common>:
 8008e5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e60:	4616      	mov	r6, r2
 8008e62:	4698      	mov	r8, r3
 8008e64:	688a      	ldr	r2, [r1, #8]
 8008e66:	690b      	ldr	r3, [r1, #16]
 8008e68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	bfb8      	it	lt
 8008e70:	4613      	movlt	r3, r2
 8008e72:	6033      	str	r3, [r6, #0]
 8008e74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008e78:	4607      	mov	r7, r0
 8008e7a:	460c      	mov	r4, r1
 8008e7c:	b10a      	cbz	r2, 8008e82 <_printf_common+0x26>
 8008e7e:	3301      	adds	r3, #1
 8008e80:	6033      	str	r3, [r6, #0]
 8008e82:	6823      	ldr	r3, [r4, #0]
 8008e84:	0699      	lsls	r1, r3, #26
 8008e86:	bf42      	ittt	mi
 8008e88:	6833      	ldrmi	r3, [r6, #0]
 8008e8a:	3302      	addmi	r3, #2
 8008e8c:	6033      	strmi	r3, [r6, #0]
 8008e8e:	6825      	ldr	r5, [r4, #0]
 8008e90:	f015 0506 	ands.w	r5, r5, #6
 8008e94:	d106      	bne.n	8008ea4 <_printf_common+0x48>
 8008e96:	f104 0a19 	add.w	sl, r4, #25
 8008e9a:	68e3      	ldr	r3, [r4, #12]
 8008e9c:	6832      	ldr	r2, [r6, #0]
 8008e9e:	1a9b      	subs	r3, r3, r2
 8008ea0:	42ab      	cmp	r3, r5
 8008ea2:	dc26      	bgt.n	8008ef2 <_printf_common+0x96>
 8008ea4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008ea8:	6822      	ldr	r2, [r4, #0]
 8008eaa:	3b00      	subs	r3, #0
 8008eac:	bf18      	it	ne
 8008eae:	2301      	movne	r3, #1
 8008eb0:	0692      	lsls	r2, r2, #26
 8008eb2:	d42b      	bmi.n	8008f0c <_printf_common+0xb0>
 8008eb4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008eb8:	4641      	mov	r1, r8
 8008eba:	4638      	mov	r0, r7
 8008ebc:	47c8      	blx	r9
 8008ebe:	3001      	adds	r0, #1
 8008ec0:	d01e      	beq.n	8008f00 <_printf_common+0xa4>
 8008ec2:	6823      	ldr	r3, [r4, #0]
 8008ec4:	6922      	ldr	r2, [r4, #16]
 8008ec6:	f003 0306 	and.w	r3, r3, #6
 8008eca:	2b04      	cmp	r3, #4
 8008ecc:	bf02      	ittt	eq
 8008ece:	68e5      	ldreq	r5, [r4, #12]
 8008ed0:	6833      	ldreq	r3, [r6, #0]
 8008ed2:	1aed      	subeq	r5, r5, r3
 8008ed4:	68a3      	ldr	r3, [r4, #8]
 8008ed6:	bf0c      	ite	eq
 8008ed8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008edc:	2500      	movne	r5, #0
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	bfc4      	itt	gt
 8008ee2:	1a9b      	subgt	r3, r3, r2
 8008ee4:	18ed      	addgt	r5, r5, r3
 8008ee6:	2600      	movs	r6, #0
 8008ee8:	341a      	adds	r4, #26
 8008eea:	42b5      	cmp	r5, r6
 8008eec:	d11a      	bne.n	8008f24 <_printf_common+0xc8>
 8008eee:	2000      	movs	r0, #0
 8008ef0:	e008      	b.n	8008f04 <_printf_common+0xa8>
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	4652      	mov	r2, sl
 8008ef6:	4641      	mov	r1, r8
 8008ef8:	4638      	mov	r0, r7
 8008efa:	47c8      	blx	r9
 8008efc:	3001      	adds	r0, #1
 8008efe:	d103      	bne.n	8008f08 <_printf_common+0xac>
 8008f00:	f04f 30ff 	mov.w	r0, #4294967295
 8008f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f08:	3501      	adds	r5, #1
 8008f0a:	e7c6      	b.n	8008e9a <_printf_common+0x3e>
 8008f0c:	18e1      	adds	r1, r4, r3
 8008f0e:	1c5a      	adds	r2, r3, #1
 8008f10:	2030      	movs	r0, #48	@ 0x30
 8008f12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008f16:	4422      	add	r2, r4
 8008f18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008f1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008f20:	3302      	adds	r3, #2
 8008f22:	e7c7      	b.n	8008eb4 <_printf_common+0x58>
 8008f24:	2301      	movs	r3, #1
 8008f26:	4622      	mov	r2, r4
 8008f28:	4641      	mov	r1, r8
 8008f2a:	4638      	mov	r0, r7
 8008f2c:	47c8      	blx	r9
 8008f2e:	3001      	adds	r0, #1
 8008f30:	d0e6      	beq.n	8008f00 <_printf_common+0xa4>
 8008f32:	3601      	adds	r6, #1
 8008f34:	e7d9      	b.n	8008eea <_printf_common+0x8e>
	...

08008f38 <_printf_i>:
 8008f38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f3c:	7e0f      	ldrb	r7, [r1, #24]
 8008f3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008f40:	2f78      	cmp	r7, #120	@ 0x78
 8008f42:	4691      	mov	r9, r2
 8008f44:	4680      	mov	r8, r0
 8008f46:	460c      	mov	r4, r1
 8008f48:	469a      	mov	sl, r3
 8008f4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008f4e:	d807      	bhi.n	8008f60 <_printf_i+0x28>
 8008f50:	2f62      	cmp	r7, #98	@ 0x62
 8008f52:	d80a      	bhi.n	8008f6a <_printf_i+0x32>
 8008f54:	2f00      	cmp	r7, #0
 8008f56:	f000 80d1 	beq.w	80090fc <_printf_i+0x1c4>
 8008f5a:	2f58      	cmp	r7, #88	@ 0x58
 8008f5c:	f000 80b8 	beq.w	80090d0 <_printf_i+0x198>
 8008f60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008f64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008f68:	e03a      	b.n	8008fe0 <_printf_i+0xa8>
 8008f6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008f6e:	2b15      	cmp	r3, #21
 8008f70:	d8f6      	bhi.n	8008f60 <_printf_i+0x28>
 8008f72:	a101      	add	r1, pc, #4	@ (adr r1, 8008f78 <_printf_i+0x40>)
 8008f74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008f78:	08008fd1 	.word	0x08008fd1
 8008f7c:	08008fe5 	.word	0x08008fe5
 8008f80:	08008f61 	.word	0x08008f61
 8008f84:	08008f61 	.word	0x08008f61
 8008f88:	08008f61 	.word	0x08008f61
 8008f8c:	08008f61 	.word	0x08008f61
 8008f90:	08008fe5 	.word	0x08008fe5
 8008f94:	08008f61 	.word	0x08008f61
 8008f98:	08008f61 	.word	0x08008f61
 8008f9c:	08008f61 	.word	0x08008f61
 8008fa0:	08008f61 	.word	0x08008f61
 8008fa4:	080090e3 	.word	0x080090e3
 8008fa8:	0800900f 	.word	0x0800900f
 8008fac:	0800909d 	.word	0x0800909d
 8008fb0:	08008f61 	.word	0x08008f61
 8008fb4:	08008f61 	.word	0x08008f61
 8008fb8:	08009105 	.word	0x08009105
 8008fbc:	08008f61 	.word	0x08008f61
 8008fc0:	0800900f 	.word	0x0800900f
 8008fc4:	08008f61 	.word	0x08008f61
 8008fc8:	08008f61 	.word	0x08008f61
 8008fcc:	080090a5 	.word	0x080090a5
 8008fd0:	6833      	ldr	r3, [r6, #0]
 8008fd2:	1d1a      	adds	r2, r3, #4
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	6032      	str	r2, [r6, #0]
 8008fd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008fdc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	e09c      	b.n	800911e <_printf_i+0x1e6>
 8008fe4:	6833      	ldr	r3, [r6, #0]
 8008fe6:	6820      	ldr	r0, [r4, #0]
 8008fe8:	1d19      	adds	r1, r3, #4
 8008fea:	6031      	str	r1, [r6, #0]
 8008fec:	0606      	lsls	r6, r0, #24
 8008fee:	d501      	bpl.n	8008ff4 <_printf_i+0xbc>
 8008ff0:	681d      	ldr	r5, [r3, #0]
 8008ff2:	e003      	b.n	8008ffc <_printf_i+0xc4>
 8008ff4:	0645      	lsls	r5, r0, #25
 8008ff6:	d5fb      	bpl.n	8008ff0 <_printf_i+0xb8>
 8008ff8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008ffc:	2d00      	cmp	r5, #0
 8008ffe:	da03      	bge.n	8009008 <_printf_i+0xd0>
 8009000:	232d      	movs	r3, #45	@ 0x2d
 8009002:	426d      	negs	r5, r5
 8009004:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009008:	4858      	ldr	r0, [pc, #352]	@ (800916c <_printf_i+0x234>)
 800900a:	230a      	movs	r3, #10
 800900c:	e011      	b.n	8009032 <_printf_i+0xfa>
 800900e:	6821      	ldr	r1, [r4, #0]
 8009010:	6833      	ldr	r3, [r6, #0]
 8009012:	0608      	lsls	r0, r1, #24
 8009014:	f853 5b04 	ldr.w	r5, [r3], #4
 8009018:	d402      	bmi.n	8009020 <_printf_i+0xe8>
 800901a:	0649      	lsls	r1, r1, #25
 800901c:	bf48      	it	mi
 800901e:	b2ad      	uxthmi	r5, r5
 8009020:	2f6f      	cmp	r7, #111	@ 0x6f
 8009022:	4852      	ldr	r0, [pc, #328]	@ (800916c <_printf_i+0x234>)
 8009024:	6033      	str	r3, [r6, #0]
 8009026:	bf14      	ite	ne
 8009028:	230a      	movne	r3, #10
 800902a:	2308      	moveq	r3, #8
 800902c:	2100      	movs	r1, #0
 800902e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009032:	6866      	ldr	r6, [r4, #4]
 8009034:	60a6      	str	r6, [r4, #8]
 8009036:	2e00      	cmp	r6, #0
 8009038:	db05      	blt.n	8009046 <_printf_i+0x10e>
 800903a:	6821      	ldr	r1, [r4, #0]
 800903c:	432e      	orrs	r6, r5
 800903e:	f021 0104 	bic.w	r1, r1, #4
 8009042:	6021      	str	r1, [r4, #0]
 8009044:	d04b      	beq.n	80090de <_printf_i+0x1a6>
 8009046:	4616      	mov	r6, r2
 8009048:	fbb5 f1f3 	udiv	r1, r5, r3
 800904c:	fb03 5711 	mls	r7, r3, r1, r5
 8009050:	5dc7      	ldrb	r7, [r0, r7]
 8009052:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009056:	462f      	mov	r7, r5
 8009058:	42bb      	cmp	r3, r7
 800905a:	460d      	mov	r5, r1
 800905c:	d9f4      	bls.n	8009048 <_printf_i+0x110>
 800905e:	2b08      	cmp	r3, #8
 8009060:	d10b      	bne.n	800907a <_printf_i+0x142>
 8009062:	6823      	ldr	r3, [r4, #0]
 8009064:	07df      	lsls	r7, r3, #31
 8009066:	d508      	bpl.n	800907a <_printf_i+0x142>
 8009068:	6923      	ldr	r3, [r4, #16]
 800906a:	6861      	ldr	r1, [r4, #4]
 800906c:	4299      	cmp	r1, r3
 800906e:	bfde      	ittt	le
 8009070:	2330      	movle	r3, #48	@ 0x30
 8009072:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009076:	f106 36ff 	addle.w	r6, r6, #4294967295
 800907a:	1b92      	subs	r2, r2, r6
 800907c:	6122      	str	r2, [r4, #16]
 800907e:	f8cd a000 	str.w	sl, [sp]
 8009082:	464b      	mov	r3, r9
 8009084:	aa03      	add	r2, sp, #12
 8009086:	4621      	mov	r1, r4
 8009088:	4640      	mov	r0, r8
 800908a:	f7ff fee7 	bl	8008e5c <_printf_common>
 800908e:	3001      	adds	r0, #1
 8009090:	d14a      	bne.n	8009128 <_printf_i+0x1f0>
 8009092:	f04f 30ff 	mov.w	r0, #4294967295
 8009096:	b004      	add	sp, #16
 8009098:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800909c:	6823      	ldr	r3, [r4, #0]
 800909e:	f043 0320 	orr.w	r3, r3, #32
 80090a2:	6023      	str	r3, [r4, #0]
 80090a4:	4832      	ldr	r0, [pc, #200]	@ (8009170 <_printf_i+0x238>)
 80090a6:	2778      	movs	r7, #120	@ 0x78
 80090a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80090ac:	6823      	ldr	r3, [r4, #0]
 80090ae:	6831      	ldr	r1, [r6, #0]
 80090b0:	061f      	lsls	r7, r3, #24
 80090b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80090b6:	d402      	bmi.n	80090be <_printf_i+0x186>
 80090b8:	065f      	lsls	r7, r3, #25
 80090ba:	bf48      	it	mi
 80090bc:	b2ad      	uxthmi	r5, r5
 80090be:	6031      	str	r1, [r6, #0]
 80090c0:	07d9      	lsls	r1, r3, #31
 80090c2:	bf44      	itt	mi
 80090c4:	f043 0320 	orrmi.w	r3, r3, #32
 80090c8:	6023      	strmi	r3, [r4, #0]
 80090ca:	b11d      	cbz	r5, 80090d4 <_printf_i+0x19c>
 80090cc:	2310      	movs	r3, #16
 80090ce:	e7ad      	b.n	800902c <_printf_i+0xf4>
 80090d0:	4826      	ldr	r0, [pc, #152]	@ (800916c <_printf_i+0x234>)
 80090d2:	e7e9      	b.n	80090a8 <_printf_i+0x170>
 80090d4:	6823      	ldr	r3, [r4, #0]
 80090d6:	f023 0320 	bic.w	r3, r3, #32
 80090da:	6023      	str	r3, [r4, #0]
 80090dc:	e7f6      	b.n	80090cc <_printf_i+0x194>
 80090de:	4616      	mov	r6, r2
 80090e0:	e7bd      	b.n	800905e <_printf_i+0x126>
 80090e2:	6833      	ldr	r3, [r6, #0]
 80090e4:	6825      	ldr	r5, [r4, #0]
 80090e6:	6961      	ldr	r1, [r4, #20]
 80090e8:	1d18      	adds	r0, r3, #4
 80090ea:	6030      	str	r0, [r6, #0]
 80090ec:	062e      	lsls	r6, r5, #24
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	d501      	bpl.n	80090f6 <_printf_i+0x1be>
 80090f2:	6019      	str	r1, [r3, #0]
 80090f4:	e002      	b.n	80090fc <_printf_i+0x1c4>
 80090f6:	0668      	lsls	r0, r5, #25
 80090f8:	d5fb      	bpl.n	80090f2 <_printf_i+0x1ba>
 80090fa:	8019      	strh	r1, [r3, #0]
 80090fc:	2300      	movs	r3, #0
 80090fe:	6123      	str	r3, [r4, #16]
 8009100:	4616      	mov	r6, r2
 8009102:	e7bc      	b.n	800907e <_printf_i+0x146>
 8009104:	6833      	ldr	r3, [r6, #0]
 8009106:	1d1a      	adds	r2, r3, #4
 8009108:	6032      	str	r2, [r6, #0]
 800910a:	681e      	ldr	r6, [r3, #0]
 800910c:	6862      	ldr	r2, [r4, #4]
 800910e:	2100      	movs	r1, #0
 8009110:	4630      	mov	r0, r6
 8009112:	f7f7 f86d 	bl	80001f0 <memchr>
 8009116:	b108      	cbz	r0, 800911c <_printf_i+0x1e4>
 8009118:	1b80      	subs	r0, r0, r6
 800911a:	6060      	str	r0, [r4, #4]
 800911c:	6863      	ldr	r3, [r4, #4]
 800911e:	6123      	str	r3, [r4, #16]
 8009120:	2300      	movs	r3, #0
 8009122:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009126:	e7aa      	b.n	800907e <_printf_i+0x146>
 8009128:	6923      	ldr	r3, [r4, #16]
 800912a:	4632      	mov	r2, r6
 800912c:	4649      	mov	r1, r9
 800912e:	4640      	mov	r0, r8
 8009130:	47d0      	blx	sl
 8009132:	3001      	adds	r0, #1
 8009134:	d0ad      	beq.n	8009092 <_printf_i+0x15a>
 8009136:	6823      	ldr	r3, [r4, #0]
 8009138:	079b      	lsls	r3, r3, #30
 800913a:	d413      	bmi.n	8009164 <_printf_i+0x22c>
 800913c:	68e0      	ldr	r0, [r4, #12]
 800913e:	9b03      	ldr	r3, [sp, #12]
 8009140:	4298      	cmp	r0, r3
 8009142:	bfb8      	it	lt
 8009144:	4618      	movlt	r0, r3
 8009146:	e7a6      	b.n	8009096 <_printf_i+0x15e>
 8009148:	2301      	movs	r3, #1
 800914a:	4632      	mov	r2, r6
 800914c:	4649      	mov	r1, r9
 800914e:	4640      	mov	r0, r8
 8009150:	47d0      	blx	sl
 8009152:	3001      	adds	r0, #1
 8009154:	d09d      	beq.n	8009092 <_printf_i+0x15a>
 8009156:	3501      	adds	r5, #1
 8009158:	68e3      	ldr	r3, [r4, #12]
 800915a:	9903      	ldr	r1, [sp, #12]
 800915c:	1a5b      	subs	r3, r3, r1
 800915e:	42ab      	cmp	r3, r5
 8009160:	dcf2      	bgt.n	8009148 <_printf_i+0x210>
 8009162:	e7eb      	b.n	800913c <_printf_i+0x204>
 8009164:	2500      	movs	r5, #0
 8009166:	f104 0619 	add.w	r6, r4, #25
 800916a:	e7f5      	b.n	8009158 <_printf_i+0x220>
 800916c:	080092e1 	.word	0x080092e1
 8009170:	080092f2 	.word	0x080092f2

08009174 <memmove>:
 8009174:	4288      	cmp	r0, r1
 8009176:	b510      	push	{r4, lr}
 8009178:	eb01 0402 	add.w	r4, r1, r2
 800917c:	d902      	bls.n	8009184 <memmove+0x10>
 800917e:	4284      	cmp	r4, r0
 8009180:	4623      	mov	r3, r4
 8009182:	d807      	bhi.n	8009194 <memmove+0x20>
 8009184:	1e43      	subs	r3, r0, #1
 8009186:	42a1      	cmp	r1, r4
 8009188:	d008      	beq.n	800919c <memmove+0x28>
 800918a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800918e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009192:	e7f8      	b.n	8009186 <memmove+0x12>
 8009194:	4402      	add	r2, r0
 8009196:	4601      	mov	r1, r0
 8009198:	428a      	cmp	r2, r1
 800919a:	d100      	bne.n	800919e <memmove+0x2a>
 800919c:	bd10      	pop	{r4, pc}
 800919e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80091a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80091a6:	e7f7      	b.n	8009198 <memmove+0x24>

080091a8 <_sbrk_r>:
 80091a8:	b538      	push	{r3, r4, r5, lr}
 80091aa:	4d06      	ldr	r5, [pc, #24]	@ (80091c4 <_sbrk_r+0x1c>)
 80091ac:	2300      	movs	r3, #0
 80091ae:	4604      	mov	r4, r0
 80091b0:	4608      	mov	r0, r1
 80091b2:	602b      	str	r3, [r5, #0]
 80091b4:	f7f7 fd66 	bl	8000c84 <_sbrk>
 80091b8:	1c43      	adds	r3, r0, #1
 80091ba:	d102      	bne.n	80091c2 <_sbrk_r+0x1a>
 80091bc:	682b      	ldr	r3, [r5, #0]
 80091be:	b103      	cbz	r3, 80091c2 <_sbrk_r+0x1a>
 80091c0:	6023      	str	r3, [r4, #0]
 80091c2:	bd38      	pop	{r3, r4, r5, pc}
 80091c4:	2000076c 	.word	0x2000076c

080091c8 <_realloc_r>:
 80091c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091cc:	4607      	mov	r7, r0
 80091ce:	4614      	mov	r4, r2
 80091d0:	460d      	mov	r5, r1
 80091d2:	b921      	cbnz	r1, 80091de <_realloc_r+0x16>
 80091d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80091d8:	4611      	mov	r1, r2
 80091da:	f7ff bc5b 	b.w	8008a94 <_malloc_r>
 80091de:	b92a      	cbnz	r2, 80091ec <_realloc_r+0x24>
 80091e0:	f7ff fbec 	bl	80089bc <_free_r>
 80091e4:	4625      	mov	r5, r4
 80091e6:	4628      	mov	r0, r5
 80091e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091ec:	f000 f81a 	bl	8009224 <_malloc_usable_size_r>
 80091f0:	4284      	cmp	r4, r0
 80091f2:	4606      	mov	r6, r0
 80091f4:	d802      	bhi.n	80091fc <_realloc_r+0x34>
 80091f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80091fa:	d8f4      	bhi.n	80091e6 <_realloc_r+0x1e>
 80091fc:	4621      	mov	r1, r4
 80091fe:	4638      	mov	r0, r7
 8009200:	f7ff fc48 	bl	8008a94 <_malloc_r>
 8009204:	4680      	mov	r8, r0
 8009206:	b908      	cbnz	r0, 800920c <_realloc_r+0x44>
 8009208:	4645      	mov	r5, r8
 800920a:	e7ec      	b.n	80091e6 <_realloc_r+0x1e>
 800920c:	42b4      	cmp	r4, r6
 800920e:	4622      	mov	r2, r4
 8009210:	4629      	mov	r1, r5
 8009212:	bf28      	it	cs
 8009214:	4632      	movcs	r2, r6
 8009216:	f7ff fbc3 	bl	80089a0 <memcpy>
 800921a:	4629      	mov	r1, r5
 800921c:	4638      	mov	r0, r7
 800921e:	f7ff fbcd 	bl	80089bc <_free_r>
 8009222:	e7f1      	b.n	8009208 <_realloc_r+0x40>

08009224 <_malloc_usable_size_r>:
 8009224:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009228:	1f18      	subs	r0, r3, #4
 800922a:	2b00      	cmp	r3, #0
 800922c:	bfbc      	itt	lt
 800922e:	580b      	ldrlt	r3, [r1, r0]
 8009230:	18c0      	addlt	r0, r0, r3
 8009232:	4770      	bx	lr

08009234 <_init>:
 8009234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009236:	bf00      	nop
 8009238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800923a:	bc08      	pop	{r3}
 800923c:	469e      	mov	lr, r3
 800923e:	4770      	bx	lr

08009240 <_fini>:
 8009240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009242:	bf00      	nop
 8009244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009246:	bc08      	pop	{r3}
 8009248:	469e      	mov	lr, r3
 800924a:	4770      	bx	lr
