0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/S190929/UART/vicharak/vicharak.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/S190929/UART/vicharak/vicharak.srcs/sim_1/new/tb.v,1729057567,verilog,,,,CPU_tb,,,,,,,,
C:/Users/S190929/UART/vicharak/vicharak.srcs/sources_1/new/vich.v,1729057503,verilog,,C:/Users/S190929/UART/vicharak/vicharak.srcs/sim_1/new/tb.v,,CPU,,,,,,,,
