-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Thu Apr  6 14:38:39 2023
-- Host        : yusux running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/Project/Vivado/lab2/platform/platform.gen/sources_1/ip/VGA_0_1/VGA_0_sim_netlist.vhdl
-- Design      : VGA_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k160tfbg676-2L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VGA_0_VgaController is
  port (
    hs : out STD_LOGIC;
    vs : out STD_LOGIC;
    C : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \v_count_reg[0]_0\ : out STD_LOGIC;
    \v_count_reg[0]_1\ : out STD_LOGIC;
    \v_count_reg[1]_0\ : out STD_LOGIC;
    \v_count_reg[0]_2\ : out STD_LOGIC;
    \v_count_reg[1]_1\ : out STD_LOGIC;
    \v_count_reg[0]_3\ : out STD_LOGIC;
    \v_count_reg[0]_4\ : out STD_LOGIC;
    \v_count_reg[0]_5\ : out STD_LOGIC;
    \v_count_reg[0]_6\ : out STD_LOGIC;
    \v_count_reg[0]_7\ : out STD_LOGIC;
    \v_count_reg[0]_8\ : out STD_LOGIC;
    \v_count_reg[0]_9\ : out STD_LOGIC;
    \v_count_reg[0]_10\ : out STD_LOGIC;
    \v_count_reg[0]_11\ : out STD_LOGIC;
    \v_count_reg[0]_12\ : out STD_LOGIC;
    \v_count_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \v_count_reg[0]_13\ : out STD_LOGIC;
    \v_count_reg[0]_14\ : out STD_LOGIC;
    \v_count_reg[0]_15\ : out STD_LOGIC;
    \v_count_reg[0]_16\ : out STD_LOGIC;
    \v_count_reg[0]_17\ : out STD_LOGIC;
    \v_count_reg[0]_18\ : out STD_LOGIC;
    \v_count_reg[0]_19\ : out STD_LOGIC;
    \v_count_reg[0]_20\ : out STD_LOGIC;
    \v_count_reg[0]_21\ : out STD_LOGIC;
    \v_count_reg[0]_22\ : out STD_LOGIC;
    g1_b0_0 : out STD_LOGIC;
    \vga_b[0]_INST_0_i_103_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_83_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_83_1\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_47_0\ : out STD_LOGIC;
    g1_b1_0 : out STD_LOGIC;
    \vga_b[0]_INST_0_i_248_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_246_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_244_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_35_0\ : out STD_LOGIC;
    g17_b2_0 : out STD_LOGIC;
    \vga_b[0]_INST_0_i_199_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_197_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_195_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_55_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_296_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_294_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_292_0\ : out STD_LOGIC;
    g47_b3_0 : out STD_LOGIC;
    \vga_b[0]_INST_0_i_147_0\ : out STD_LOGIC;
    g19_b5_0 : out STD_LOGIC;
    \vga_b[0]_INST_0_i_121\ : out STD_LOGIC;
    g1_b6_0 : out STD_LOGIC;
    g17_b6_0 : out STD_LOGIC;
    g21_b6_0 : out STD_LOGIC;
    g25_b6_0 : out STD_LOGIC;
    \vga_b[0]_INST_0_i_258_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_270_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_268_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_266_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_99\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_39_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_223_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_221_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_219_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_99_0\ : out STD_LOGIC;
    vga_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \h_count_reg[8]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \h_count_reg[6]_0\ : out STD_LOGIC;
    \h_count_reg[8]_1\ : out STD_LOGIC;
    \h_count_reg[8]_2\ : out STD_LOGIC;
    ADDRC : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \h_count_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \h_count_reg[4]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    text_index : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clk_25m : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \vga_b[0]_INST_0_i_22_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_16_0\ : in STD_LOGIC;
    \vga_r[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \vga_b[0]_INST_0_i_28_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_60_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_24\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_19\ : in STD_LOGIC;
    \vga_r[3]_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VGA_0_VgaController : entity is "VgaController";
end VGA_0_VgaController;

architecture STRUCTURE of VGA_0_VgaController is
  signal \^c\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \C__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal display_data_reg_0_63_0_2_i_19_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_25_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_26_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_53_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_5_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_5_n_1 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_5_n_2 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_5_n_3 : STD_LOGIC;
  signal g0_b0_n_0 : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal g0_b6_n_0 : STD_LOGIC;
  signal g0_b7_n_0 : STD_LOGIC;
  signal g10_b1_n_0 : STD_LOGIC;
  signal g10_b2_n_0 : STD_LOGIC;
  signal g10_b3_n_0 : STD_LOGIC;
  signal g10_b4_n_0 : STD_LOGIC;
  signal g10_b5_n_0 : STD_LOGIC;
  signal g11_b1_n_0 : STD_LOGIC;
  signal g11_b2_n_0 : STD_LOGIC;
  signal g11_b3_n_0 : STD_LOGIC;
  signal g11_b4_n_0 : STD_LOGIC;
  signal g11_b5_n_0 : STD_LOGIC;
  signal g11_b6_n_0 : STD_LOGIC;
  signal g11_b7_n_0 : STD_LOGIC;
  signal g12_b1_n_0 : STD_LOGIC;
  signal g12_b2_n_0 : STD_LOGIC;
  signal g12_b3_n_0 : STD_LOGIC;
  signal g12_b4_n_0 : STD_LOGIC;
  signal g12_b5_n_0 : STD_LOGIC;
  signal g12_b6_n_0 : STD_LOGIC;
  signal g12_b7_n_0 : STD_LOGIC;
  signal g13_b1_n_0 : STD_LOGIC;
  signal g13_b2_n_0 : STD_LOGIC;
  signal g13_b3_n_0 : STD_LOGIC;
  signal g13_b4_n_0 : STD_LOGIC;
  signal g13_b5_n_0 : STD_LOGIC;
  signal g13_b6_n_0 : STD_LOGIC;
  signal g13_b7_n_0 : STD_LOGIC;
  signal g14_b1_n_0 : STD_LOGIC;
  signal g14_b2_n_0 : STD_LOGIC;
  signal g14_b3_n_0 : STD_LOGIC;
  signal g14_b4_n_0 : STD_LOGIC;
  signal g14_b5_n_0 : STD_LOGIC;
  signal g14_b6_n_0 : STD_LOGIC;
  signal g14_b7_n_0 : STD_LOGIC;
  signal g15_b1_n_0 : STD_LOGIC;
  signal g15_b2_n_0 : STD_LOGIC;
  signal g15_b3_n_0 : STD_LOGIC;
  signal g15_b4_n_0 : STD_LOGIC;
  signal g15_b5_n_0 : STD_LOGIC;
  signal g15_b6_n_0 : STD_LOGIC;
  signal g15_b7_n_0 : STD_LOGIC;
  signal g16_b1_n_0 : STD_LOGIC;
  signal g16_b2_n_0 : STD_LOGIC;
  signal g16_b3_n_0 : STD_LOGIC;
  signal g16_b4_n_0 : STD_LOGIC;
  signal g16_b6_n_0 : STD_LOGIC;
  signal g16_b7_n_0 : STD_LOGIC;
  signal g17_b1_n_0 : STD_LOGIC;
  signal g17_b2_n_0 : STD_LOGIC;
  signal g17_b3_n_0 : STD_LOGIC;
  signal g17_b4_n_0 : STD_LOGIC;
  signal g17_b6_n_0 : STD_LOGIC;
  signal g17_b7_n_0 : STD_LOGIC;
  signal g18_b1_n_0 : STD_LOGIC;
  signal g18_b3_n_0 : STD_LOGIC;
  signal g18_b4_n_0 : STD_LOGIC;
  signal g18_b5_n_0 : STD_LOGIC;
  signal g18_b7_n_0 : STD_LOGIC;
  signal g19_b1_n_0 : STD_LOGIC;
  signal g19_b3_n_0 : STD_LOGIC;
  signal g19_b4_n_0 : STD_LOGIC;
  signal g19_b5_n_0 : STD_LOGIC;
  signal g19_b7_n_0 : STD_LOGIC;
  signal g1_b0_n_0 : STD_LOGIC;
  signal g1_b1_n_0 : STD_LOGIC;
  signal g1_b2_n_0 : STD_LOGIC;
  signal g1_b3_n_0 : STD_LOGIC;
  signal g1_b4_n_0 : STD_LOGIC;
  signal g1_b5_n_0 : STD_LOGIC;
  signal g1_b6_n_0 : STD_LOGIC;
  signal g1_b7_n_0 : STD_LOGIC;
  signal g20_b1_n_0 : STD_LOGIC;
  signal g20_b2_n_0 : STD_LOGIC;
  signal g20_b3_n_0 : STD_LOGIC;
  signal g20_b4_n_0 : STD_LOGIC;
  signal g20_b5_n_0 : STD_LOGIC;
  signal g20_b6_n_0 : STD_LOGIC;
  signal g20_b7_n_0 : STD_LOGIC;
  signal g21_b1_n_0 : STD_LOGIC;
  signal g21_b2_n_0 : STD_LOGIC;
  signal g21_b3_n_0 : STD_LOGIC;
  signal g21_b4_n_0 : STD_LOGIC;
  signal g21_b5_n_0 : STD_LOGIC;
  signal g21_b6_n_0 : STD_LOGIC;
  signal g21_b7_n_0 : STD_LOGIC;
  signal g22_b1_n_0 : STD_LOGIC;
  signal g22_b2_n_0 : STD_LOGIC;
  signal g22_b3_n_0 : STD_LOGIC;
  signal g22_b4_n_0 : STD_LOGIC;
  signal g22_b5_n_0 : STD_LOGIC;
  signal g22_b7_n_0 : STD_LOGIC;
  signal g23_b1_n_0 : STD_LOGIC;
  signal g23_b2_n_0 : STD_LOGIC;
  signal g23_b3_n_0 : STD_LOGIC;
  signal g23_b4_n_0 : STD_LOGIC;
  signal g23_b5_n_0 : STD_LOGIC;
  signal g23_b7_n_0 : STD_LOGIC;
  signal g24_b1_n_0 : STD_LOGIC;
  signal g24_b2_n_0 : STD_LOGIC;
  signal g24_b3_n_0 : STD_LOGIC;
  signal g24_b4_n_0 : STD_LOGIC;
  signal g24_b5_n_0 : STD_LOGIC;
  signal g24_b6_n_0 : STD_LOGIC;
  signal g24_b7_n_0 : STD_LOGIC;
  signal g25_b1_n_0 : STD_LOGIC;
  signal g25_b2_n_0 : STD_LOGIC;
  signal g25_b3_n_0 : STD_LOGIC;
  signal g25_b4_n_0 : STD_LOGIC;
  signal g25_b5_n_0 : STD_LOGIC;
  signal g25_b6_n_0 : STD_LOGIC;
  signal g25_b7_n_0 : STD_LOGIC;
  signal g26_b1_n_0 : STD_LOGIC;
  signal g26_b2_n_0 : STD_LOGIC;
  signal g26_b3_n_0 : STD_LOGIC;
  signal g26_b4_n_0 : STD_LOGIC;
  signal g26_b5_n_0 : STD_LOGIC;
  signal g26_b7_n_0 : STD_LOGIC;
  signal g27_b1_n_0 : STD_LOGIC;
  signal g27_b2_n_0 : STD_LOGIC;
  signal g27_b3_n_0 : STD_LOGIC;
  signal g27_b4_n_0 : STD_LOGIC;
  signal g27_b5_n_0 : STD_LOGIC;
  signal g27_b7_n_0 : STD_LOGIC;
  signal g28_b1_n_0 : STD_LOGIC;
  signal g28_b2_n_0 : STD_LOGIC;
  signal g28_b3_n_0 : STD_LOGIC;
  signal g28_b4_n_0 : STD_LOGIC;
  signal g28_b5_n_0 : STD_LOGIC;
  signal g28_b6_n_0 : STD_LOGIC;
  signal g28_b7_n_0 : STD_LOGIC;
  signal g29_b1_n_0 : STD_LOGIC;
  signal g29_b2_n_0 : STD_LOGIC;
  signal g29_b3_n_0 : STD_LOGIC;
  signal g29_b4_n_0 : STD_LOGIC;
  signal g29_b5_n_0 : STD_LOGIC;
  signal g29_b6_n_0 : STD_LOGIC;
  signal g29_b7_n_0 : STD_LOGIC;
  signal g2_b2_n_0 : STD_LOGIC;
  signal g2_b3_n_0 : STD_LOGIC;
  signal g2_b4_n_0 : STD_LOGIC;
  signal g2_b5_n_0 : STD_LOGIC;
  signal g2_b7_n_0 : STD_LOGIC;
  signal g30_b1_n_0 : STD_LOGIC;
  signal g30_b2_n_0 : STD_LOGIC;
  signal g30_b3_n_0 : STD_LOGIC;
  signal g30_b4_n_0 : STD_LOGIC;
  signal g30_b5_n_0 : STD_LOGIC;
  signal g30_b6_n_0 : STD_LOGIC;
  signal g30_b7_n_0 : STD_LOGIC;
  signal g31_b1_n_0 : STD_LOGIC;
  signal g31_b2_n_0 : STD_LOGIC;
  signal g31_b3_n_0 : STD_LOGIC;
  signal g31_b4_n_0 : STD_LOGIC;
  signal g31_b5_n_0 : STD_LOGIC;
  signal g31_b6_n_0 : STD_LOGIC;
  signal g31_b7_n_0 : STD_LOGIC;
  signal g32_b1_n_0 : STD_LOGIC;
  signal g32_b2_n_0 : STD_LOGIC;
  signal g32_b3_n_0 : STD_LOGIC;
  signal g32_b4_n_0 : STD_LOGIC;
  signal g32_b5_n_0 : STD_LOGIC;
  signal g32_b6_n_0 : STD_LOGIC;
  signal g32_b7_n_0 : STD_LOGIC;
  signal g33_b1_n_0 : STD_LOGIC;
  signal g33_b2_n_0 : STD_LOGIC;
  signal g33_b3_n_0 : STD_LOGIC;
  signal g33_b4_n_0 : STD_LOGIC;
  signal g33_b5_n_0 : STD_LOGIC;
  signal g33_b6_n_0 : STD_LOGIC;
  signal g33_b7_n_0 : STD_LOGIC;
  signal g34_b1_n_0 : STD_LOGIC;
  signal g34_b2_n_0 : STD_LOGIC;
  signal g34_b3_n_0 : STD_LOGIC;
  signal g34_b4_n_0 : STD_LOGIC;
  signal g34_b5_n_0 : STD_LOGIC;
  signal g34_b6_n_0 : STD_LOGIC;
  signal g34_b7_n_0 : STD_LOGIC;
  signal g35_b1_n_0 : STD_LOGIC;
  signal g35_b2_n_0 : STD_LOGIC;
  signal g35_b3_n_0 : STD_LOGIC;
  signal g35_b4_n_0 : STD_LOGIC;
  signal g35_b5_n_0 : STD_LOGIC;
  signal g35_b6_n_0 : STD_LOGIC;
  signal g35_b7_n_0 : STD_LOGIC;
  signal g36_b1_n_0 : STD_LOGIC;
  signal g36_b2_n_0 : STD_LOGIC;
  signal g36_b3_n_0 : STD_LOGIC;
  signal g36_b4_n_0 : STD_LOGIC;
  signal g36_b5_n_0 : STD_LOGIC;
  signal g36_b6_n_0 : STD_LOGIC;
  signal g36_b7_n_0 : STD_LOGIC;
  signal g37_b1_n_0 : STD_LOGIC;
  signal g37_b2_n_0 : STD_LOGIC;
  signal g37_b3_n_0 : STD_LOGIC;
  signal g37_b4_n_0 : STD_LOGIC;
  signal g37_b5_n_0 : STD_LOGIC;
  signal g37_b6_n_0 : STD_LOGIC;
  signal g37_b7_n_0 : STD_LOGIC;
  signal g38_b1_n_0 : STD_LOGIC;
  signal g38_b2_n_0 : STD_LOGIC;
  signal g38_b3_n_0 : STD_LOGIC;
  signal g38_b4_n_0 : STD_LOGIC;
  signal g38_b5_n_0 : STD_LOGIC;
  signal g38_b6_n_0 : STD_LOGIC;
  signal g38_b7_n_0 : STD_LOGIC;
  signal g39_b1_n_0 : STD_LOGIC;
  signal g39_b2_n_0 : STD_LOGIC;
  signal g39_b3_n_0 : STD_LOGIC;
  signal g39_b4_n_0 : STD_LOGIC;
  signal g39_b5_n_0 : STD_LOGIC;
  signal g39_b6_n_0 : STD_LOGIC;
  signal g39_b7_n_0 : STD_LOGIC;
  signal g3_b2_n_0 : STD_LOGIC;
  signal g3_b3_n_0 : STD_LOGIC;
  signal g3_b4_n_0 : STD_LOGIC;
  signal g3_b5_n_0 : STD_LOGIC;
  signal g3_b7_n_0 : STD_LOGIC;
  signal g40_b1_n_0 : STD_LOGIC;
  signal g40_b2_n_0 : STD_LOGIC;
  signal g40_b3_n_0 : STD_LOGIC;
  signal g40_b4_n_0 : STD_LOGIC;
  signal g40_b5_n_0 : STD_LOGIC;
  signal g40_b6_n_0 : STD_LOGIC;
  signal g40_b7_n_0 : STD_LOGIC;
  signal g41_b1_n_0 : STD_LOGIC;
  signal g41_b2_n_0 : STD_LOGIC;
  signal g41_b3_n_0 : STD_LOGIC;
  signal g41_b4_n_0 : STD_LOGIC;
  signal g41_b5_n_0 : STD_LOGIC;
  signal g41_b6_n_0 : STD_LOGIC;
  signal g41_b7_n_0 : STD_LOGIC;
  signal g42_b1_n_0 : STD_LOGIC;
  signal g42_b2_n_0 : STD_LOGIC;
  signal g42_b3_n_0 : STD_LOGIC;
  signal g42_b4_n_0 : STD_LOGIC;
  signal g42_b5_n_0 : STD_LOGIC;
  signal g42_b6_n_0 : STD_LOGIC;
  signal g42_b7_n_0 : STD_LOGIC;
  signal g43_b1_n_0 : STD_LOGIC;
  signal g43_b2_n_0 : STD_LOGIC;
  signal g43_b3_n_0 : STD_LOGIC;
  signal g43_b4_n_0 : STD_LOGIC;
  signal g43_b5_n_0 : STD_LOGIC;
  signal g43_b6_n_0 : STD_LOGIC;
  signal g43_b7_n_0 : STD_LOGIC;
  signal g44_b4_n_0 : STD_LOGIC;
  signal g45_b4_n_0 : STD_LOGIC;
  signal g45_b5_n_0 : STD_LOGIC;
  signal g46_b3_n_0 : STD_LOGIC;
  signal g46_b4_n_0 : STD_LOGIC;
  signal g46_b5_n_0 : STD_LOGIC;
  signal g47_b3_n_0 : STD_LOGIC;
  signal g47_b4_n_0 : STD_LOGIC;
  signal g47_b5_n_0 : STD_LOGIC;
  signal g48_b0_n_0 : STD_LOGIC;
  signal g48_b3_n_0 : STD_LOGIC;
  signal g49_b0_n_0 : STD_LOGIC;
  signal g49_b1_n_0 : STD_LOGIC;
  signal g49_b3_n_0 : STD_LOGIC;
  signal g49_b4_n_0 : STD_LOGIC;
  signal g49_b5_n_0 : STD_LOGIC;
  signal g4_b1_n_0 : STD_LOGIC;
  signal g4_b2_n_0 : STD_LOGIC;
  signal g4_b3_n_0 : STD_LOGIC;
  signal g4_b4_n_0 : STD_LOGIC;
  signal g4_b5_n_0 : STD_LOGIC;
  signal g4_b6_n_0 : STD_LOGIC;
  signal g4_b7_n_0 : STD_LOGIC;
  signal g50_b0_n_0 : STD_LOGIC;
  signal g50_b1_n_0 : STD_LOGIC;
  signal g50_b3_n_0 : STD_LOGIC;
  signal g50_b4_n_0 : STD_LOGIC;
  signal g51_b1_n_0 : STD_LOGIC;
  signal g51_b3_n_0 : STD_LOGIC;
  signal g51_b4_n_0 : STD_LOGIC;
  signal g51_b5_n_0 : STD_LOGIC;
  signal g52_b1_n_0 : STD_LOGIC;
  signal g52_b3_n_0 : STD_LOGIC;
  signal g52_b4_n_0 : STD_LOGIC;
  signal g52_b7_n_0 : STD_LOGIC;
  signal g53_b0_n_0 : STD_LOGIC;
  signal g53_b1_n_0 : STD_LOGIC;
  signal g53_b3_n_0 : STD_LOGIC;
  signal g53_b4_n_0 : STD_LOGIC;
  signal g53_b5_n_0 : STD_LOGIC;
  signal g53_b7_n_0 : STD_LOGIC;
  signal g54_b0_n_0 : STD_LOGIC;
  signal g54_b3_n_0 : STD_LOGIC;
  signal g54_b7_n_0 : STD_LOGIC;
  signal g55_b0_n_0 : STD_LOGIC;
  signal g55_b7_n_0 : STD_LOGIC;
  signal g56_b1_n_0 : STD_LOGIC;
  signal g56_b2_n_0 : STD_LOGIC;
  signal g56_b3_n_0 : STD_LOGIC;
  signal g56_b4_n_0 : STD_LOGIC;
  signal g56_b5_n_0 : STD_LOGIC;
  signal g56_b6_n_0 : STD_LOGIC;
  signal g56_b7_n_0 : STD_LOGIC;
  signal g57_b1_n_0 : STD_LOGIC;
  signal g57_b2_n_0 : STD_LOGIC;
  signal g57_b3_n_0 : STD_LOGIC;
  signal g57_b4_n_0 : STD_LOGIC;
  signal g57_b5_n_0 : STD_LOGIC;
  signal g57_b6_n_0 : STD_LOGIC;
  signal g57_b7_n_0 : STD_LOGIC;
  signal g58_b1_n_0 : STD_LOGIC;
  signal g58_b2_n_0 : STD_LOGIC;
  signal g58_b3_n_0 : STD_LOGIC;
  signal g58_b4_n_0 : STD_LOGIC;
  signal g58_b5_n_0 : STD_LOGIC;
  signal g58_b6_n_0 : STD_LOGIC;
  signal g58_b7_n_0 : STD_LOGIC;
  signal g59_b0_n_0 : STD_LOGIC;
  signal g59_b1_n_0 : STD_LOGIC;
  signal g59_b2_n_0 : STD_LOGIC;
  signal g59_b3_n_0 : STD_LOGIC;
  signal g59_b4_n_0 : STD_LOGIC;
  signal g59_b5_n_0 : STD_LOGIC;
  signal g59_b6_n_0 : STD_LOGIC;
  signal g59_b7_n_0 : STD_LOGIC;
  signal g5_b1_n_0 : STD_LOGIC;
  signal g5_b2_n_0 : STD_LOGIC;
  signal g5_b3_n_0 : STD_LOGIC;
  signal g5_b4_n_0 : STD_LOGIC;
  signal g5_b5_n_0 : STD_LOGIC;
  signal g5_b6_n_0 : STD_LOGIC;
  signal g5_b7_n_0 : STD_LOGIC;
  signal g60_b0_n_0 : STD_LOGIC;
  signal g60_b1_n_0 : STD_LOGIC;
  signal g60_b2_n_0 : STD_LOGIC;
  signal g60_b3_n_0 : STD_LOGIC;
  signal g60_b4_n_0 : STD_LOGIC;
  signal g60_b5_n_0 : STD_LOGIC;
  signal g60_b6_n_0 : STD_LOGIC;
  signal g60_b7_n_0 : STD_LOGIC;
  signal g61_b0_n_0 : STD_LOGIC;
  signal g61_b1_n_0 : STD_LOGIC;
  signal g61_b2_n_0 : STD_LOGIC;
  signal g61_b3_n_0 : STD_LOGIC;
  signal g61_b4_n_0 : STD_LOGIC;
  signal g61_b5_n_0 : STD_LOGIC;
  signal g61_b6_n_0 : STD_LOGIC;
  signal g61_b7_n_0 : STD_LOGIC;
  signal g62_b0_n_0 : STD_LOGIC;
  signal g62_b2_n_0 : STD_LOGIC;
  signal g62_b3_n_0 : STD_LOGIC;
  signal g62_b4_n_0 : STD_LOGIC;
  signal g62_b5_n_0 : STD_LOGIC;
  signal g62_b6_n_0 : STD_LOGIC;
  signal g63_b2_n_0 : STD_LOGIC;
  signal g63_b3_n_0 : STD_LOGIC;
  signal g63_b4_n_0 : STD_LOGIC;
  signal g63_b5_n_0 : STD_LOGIC;
  signal g63_b6_n_0 : STD_LOGIC;
  signal g63_b7_n_0 : STD_LOGIC;
  signal g6_b1_n_0 : STD_LOGIC;
  signal g6_b2_n_0 : STD_LOGIC;
  signal g6_b3_n_0 : STD_LOGIC;
  signal g6_b4_n_0 : STD_LOGIC;
  signal g6_b5_n_0 : STD_LOGIC;
  signal g6_b6_n_0 : STD_LOGIC;
  signal g6_b7_n_0 : STD_LOGIC;
  signal g7_b1_n_0 : STD_LOGIC;
  signal g7_b2_n_0 : STD_LOGIC;
  signal g7_b3_n_0 : STD_LOGIC;
  signal g7_b4_n_0 : STD_LOGIC;
  signal g7_b6_n_0 : STD_LOGIC;
  signal g7_b7_n_0 : STD_LOGIC;
  signal g8_b1_n_0 : STD_LOGIC;
  signal g8_b2_n_0 : STD_LOGIC;
  signal g8_b3_i_1_n_0 : STD_LOGIC;
  signal g8_b3_i_2_n_0 : STD_LOGIC;
  signal g8_b3_n_0 : STD_LOGIC;
  signal g8_b4_n_0 : STD_LOGIC;
  signal g8_b6_n_0 : STD_LOGIC;
  signal g8_b7_n_0 : STD_LOGIC;
  signal g9_b1_n_0 : STD_LOGIC;
  signal g9_b2_n_0 : STD_LOGIC;
  signal g9_b3_n_0 : STD_LOGIC;
  signal g9_b4_n_0 : STD_LOGIC;
  signal g9_b5_n_0 : STD_LOGIC;
  signal g9_b6_n_0 : STD_LOGIC;
  signal g9_b7_n_0 : STD_LOGIC;
  signal \h_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \h_count[9]_i_1_n_0\ : STD_LOGIC;
  signal h_count_reg : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^h_count_reg[6]_0\ : STD_LOGIC;
  signal \^h_count_reg[8]_0\ : STD_LOGIC;
  signal \^h_count_reg[8]_1\ : STD_LOGIC;
  signal hs_i_1_n_0 : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal text_ascii_carry_i_13_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_13_n_1 : STD_LOGIC;
  signal text_ascii_carry_i_13_n_2 : STD_LOGIC;
  signal text_ascii_carry_i_13_n_3 : STD_LOGIC;
  signal text_ascii_carry_i_37_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_66_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_75_n_0 : STD_LOGIC;
  signal text_index0 : STD_LOGIC_VECTOR ( 11 downto 7 );
  signal v_count : STD_LOGIC;
  signal \v_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \v_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \v_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \v_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \v_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \v_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \v_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \v_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \v_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \v_count[8]_i_1_n_0\ : STD_LOGIC;
  signal \v_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \v_count[9]_i_2_n_0\ : STD_LOGIC;
  signal \v_count[9]_i_3_n_0\ : STD_LOGIC;
  signal \v_count[9]_i_4_n_0\ : STD_LOGIC;
  signal \v_count[9]_i_5_n_0\ : STD_LOGIC;
  signal \^v_count_reg[0]_0\ : STD_LOGIC;
  signal \^v_count_reg[0]_1\ : STD_LOGIC;
  signal \^v_count_reg[0]_16\ : STD_LOGIC;
  signal \^v_count_reg[0]_18\ : STD_LOGIC;
  signal \^v_count_reg[0]_2\ : STD_LOGIC;
  signal \^v_count_reg[0]_3\ : STD_LOGIC;
  signal \^v_count_reg[0]_7\ : STD_LOGIC;
  signal \^v_count_reg[1]_0\ : STD_LOGIC;
  signal \^v_count_reg[1]_1\ : STD_LOGIC;
  signal \^v_count_reg[1]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \v_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \v_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \v_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \v_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \v_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \v_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \v_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \v_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \v_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \v_count_reg_n_0_[9]\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_239_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_253_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_254_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_257_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_258_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_265_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_266_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_267_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_268_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_269_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_270_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_271_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_272_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_273_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_274_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_275_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_276_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_277_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_278_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_279_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_280_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_281_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_282_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_283_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_284_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_285_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_286_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_287_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_288_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_291_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_292_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_293_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_294_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_295_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_296_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_297_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_298_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_299_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_300_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_301_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_302_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_303_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_304_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_305_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_306_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_307_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_308_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_309_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_310_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_313_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_314_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_315_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_316_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_317_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_318_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_319_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_320_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_321_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_322_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_323_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_324_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_325_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_326_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_327_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_328_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_329_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_330_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_331_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_332_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_333_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_334_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_335_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_336_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_337_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_338_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_339_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_340_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_341_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_342_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_343_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_344_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_345_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_346_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_347_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_348_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_349_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_350_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \vga_display/font_data\ : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal vga_x0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal vs_i_1_n_0 : STD_LOGIC;
  signal vs_i_2_n_0 : STD_LOGIC;
  signal NLW_text_ascii_carry_i_11_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_text_ascii_carry_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_26 : label is "soft_lutpair14";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of display_data_reg_0_63_0_2_i_5 : label is 35;
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_52 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of g47_b7 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of g48_b0 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of g49_b7 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of g50_b1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of g50_b3 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of g50_b7 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of g51_b1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of g53_b0 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \h_count[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \h_count[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \h_count[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \h_count[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \h_count[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \h_count[8]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \text_ascii_carry__0_i_19\ : label is "soft_lutpair5";
  attribute ADDER_THRESHOLD of text_ascii_carry_i_11 : label is 35;
  attribute ADDER_THRESHOLD of text_ascii_carry_i_13 : label is 35;
  attribute SOFT_HLUTNM of text_ascii_carry_i_27 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of text_ascii_carry_i_28 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of text_ascii_carry_i_75 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \v_count[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \v_count[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \v_count[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \v_count[6]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \v_count[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \v_count[8]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \v_count[9]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \v_count[9]_i_4\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \vga_b[0]_INST_0_i_32\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \vga_b[0]_INST_0_i_5\ : label is "soft_lutpair6";
begin
  C(3 downto 0) <= \^c\(3 downto 0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  \h_count_reg[6]_0\ <= \^h_count_reg[6]_0\;
  \h_count_reg[8]_0\ <= \^h_count_reg[8]_0\;
  \h_count_reg[8]_1\ <= \^h_count_reg[8]_1\;
  p_0_in(1 downto 0) <= \^p_0_in\(1 downto 0);
  \v_count_reg[0]_0\ <= \^v_count_reg[0]_0\;
  \v_count_reg[0]_1\ <= \^v_count_reg[0]_1\;
  \v_count_reg[0]_16\ <= \^v_count_reg[0]_16\;
  \v_count_reg[0]_18\ <= \^v_count_reg[0]_18\;
  \v_count_reg[0]_2\ <= \^v_count_reg[0]_2\;
  \v_count_reg[0]_3\ <= \^v_count_reg[0]_3\;
  \v_count_reg[0]_7\ <= \^v_count_reg[0]_7\;
  \v_count_reg[1]_0\ <= \^v_count_reg[1]_0\;
  \v_count_reg[1]_1\ <= \^v_count_reg[1]_1\;
  \v_count_reg[1]_2\(1 downto 0) <= \^v_count_reg[1]_2\(1 downto 0);
display_data_reg_0_63_0_2_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^c\(1),
      I1 => \^p_0_in\(0),
      O => display_data_reg_0_63_0_2_i_19_n_0
    );
display_data_reg_0_63_0_2_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAA8"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => \v_count_reg_n_0_[4]\,
      I2 => \v_count_reg_n_0_[3]\,
      I3 => \v_count_reg_n_0_[2]\,
      I4 => \v_count[6]_i_2_n_0\,
      I5 => \v_count_reg_n_0_[5]\,
      O => \^c\(2)
    );
display_data_reg_0_63_0_2_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA88800000222"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => \v_count_reg_n_0_[3]\,
      I2 => \v_count_reg_n_0_[1]\,
      I3 => \v_count_reg_n_0_[0]\,
      I4 => \v_count_reg_n_0_[2]\,
      I5 => \v_count_reg_n_0_[4]\,
      O => \^c\(1)
    );
display_data_reg_0_63_0_2_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => display_data_reg_0_63_0_2_i_53_n_0,
      I2 => h_count_reg(6),
      O => display_data_reg_0_63_0_2_i_25_n_0
    );
display_data_reg_0_63_0_2_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => display_data_reg_0_63_0_2_i_26_n_0
    );
display_data_reg_0_63_0_2_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => display_data_reg_0_63_0_2_i_5_n_0,
      CO(2) => display_data_reg_0_63_0_2_i_5_n_1,
      CO(1) => display_data_reg_0_63_0_2_i_5_n_2,
      CO(0) => display_data_reg_0_63_0_2_i_5_n_3,
      CYINIT => '0',
      DI(3) => display_data_reg_0_63_0_2_i_19_n_0,
      DI(2 downto 1) => \^c\(2 downto 1),
      DI(0) => '0',
      O(3) => text_index(0),
      O(2 downto 0) => ADDRC(5 downto 3),
      S(3 downto 1) => S(2 downto 0),
      S(0) => display_data_reg_0_63_0_2_i_25_n_0
    );
display_data_reg_0_63_0_2_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^h_count_reg[6]_0\,
      I2 => \^q\(2),
      O => \h_count_reg[8]_2\
    );
display_data_reg_0_63_0_2_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEAAAAAAAA"
    )
        port map (
      I0 => h_count_reg(5),
      I1 => h_count_reg(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => h_count_reg(2),
      I5 => h_count_reg(4),
      O => display_data_reg_0_63_0_2_i_53_n_0
    );
display_data_reg_0_63_0_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888802222222A"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => h_count_reg(4),
      I2 => h_count_reg(2),
      I3 => display_data_reg_0_63_0_2_i_26_n_0,
      I4 => h_count_reg(3),
      I5 => h_count_reg(5),
      O => \h_count_reg[4]_0\(2)
    );
display_data_reg_0_63_0_2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000222AAAAA888"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => h_count_reg(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => h_count_reg(2),
      I5 => h_count_reg(4),
      O => \h_count_reg[4]_0\(1)
    );
display_data_reg_0_63_0_2_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880222"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => h_count_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => h_count_reg(3),
      O => \h_count_reg[4]_0\(0)
    );
display_data_reg_0_63_3_5_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888802222222A"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => h_count_reg(4),
      I2 => h_count_reg(2),
      I3 => display_data_reg_0_63_0_2_i_26_n_0,
      I4 => h_count_reg(3),
      I5 => h_count_reg(5),
      O => ADDRB(2)
    );
display_data_reg_0_63_3_5_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000222AAAAA888"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => h_count_reg(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => h_count_reg(2),
      I5 => h_count_reg(4),
      O => ADDRB(1)
    );
display_data_reg_0_63_3_5_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880222"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => h_count_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => h_count_reg(3),
      O => ADDRB(0)
    );
display_data_reg_1024_1087_3_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888802222222A"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => h_count_reg(4),
      I2 => h_count_reg(2),
      I3 => display_data_reg_0_63_0_2_i_26_n_0,
      I4 => h_count_reg(3),
      I5 => h_count_reg(5),
      O => \h_count_reg[4]_1\(2)
    );
display_data_reg_1024_1087_3_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000222AAAAA888"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => h_count_reg(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => h_count_reg(2),
      I5 => h_count_reg(4),
      O => \h_count_reg[4]_1\(1)
    );
display_data_reg_1024_1087_3_5_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880222"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => h_count_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => h_count_reg(3),
      O => \h_count_reg[4]_1\(0)
    );
display_data_reg_2048_2111_0_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888802222222A"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => h_count_reg(4),
      I2 => h_count_reg(2),
      I3 => display_data_reg_0_63_0_2_i_26_n_0,
      I4 => h_count_reg(3),
      I5 => h_count_reg(5),
      O => ADDRC(2)
    );
display_data_reg_2048_2111_0_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000222AAAAA888"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => h_count_reg(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => h_count_reg(2),
      I5 => h_count_reg(4),
      O => ADDRC(1)
    );
display_data_reg_2048_2111_0_2_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880222"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => h_count_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => h_count_reg(3),
      O => ADDRC(0)
    );
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007F807F80000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g0_b0_n_0
    );
g0_b0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => \v_count_reg_n_0_[0]\,
      O => \^v_count_reg[0]_0\
    );
g0_b0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => \v_count_reg_n_0_[0]\,
      I2 => \v_count_reg_n_0_[1]\,
      O => \^v_count_reg[0]_1\
    );
g0_b0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"802A"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => \v_count_reg_n_0_[1]\,
      I2 => \v_count_reg_n_0_[0]\,
      I3 => \v_count_reg_n_0_[2]\,
      O => \^v_count_reg[1]_0\
    );
g0_b0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880222"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => \v_count_reg_n_0_[2]\,
      I2 => \v_count_reg_n_0_[0]\,
      I3 => \v_count_reg_n_0_[1]\,
      I4 => \v_count_reg_n_0_[3]\,
      O => \^c\(0)
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E00FFC08040000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g0_b1_n_0
    );
g0_b1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => \v_count_reg_n_0_[0]\,
      I2 => \v_count_reg_n_0_[1]\,
      O => \^v_count_reg[0]_2\
    );
g0_b1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"802A"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => \v_count_reg_n_0_[1]\,
      I2 => \v_count_reg_n_0_[0]\,
      I3 => \v_count_reg_n_0_[2]\,
      O => \^v_count_reg[1]_1\
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F00F6C08940000"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g0_b2_n_0
    );
g0_b2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => \v_count_reg_n_0_[0]\,
      O => \^v_count_reg[0]_3\
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F00E7C09840000"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g0_b3_n_0
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00E7C09840000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g0_b4_n_0
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F00F6C08940000"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g0_b5_n_0
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F00FFC08040000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g0_b6_n_0
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E007F807F80000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g0_b7_n_0
    );
g10_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008002A000000000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g10_b1_n_0
    );
g10_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008003E003F00804"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g10_b2_n_0
    );
g10_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E001C007F80C0C"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g10_b3_n_0
    );
g10_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E001C00C0C07F8"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g10_b4_n_0
    );
g10_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008003E0080403F0"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g10_b5_n_0
    );
g10_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => \^v_count_reg[0]_7\
    );
g11_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030000000800000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g11_b1_n_0
    );
g11_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060000000800000"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g11_b2_n_0
    );
g11_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00C0000800E00"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g11_b3_n_0
    );
g11_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01800C0000801E00"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g11_b4_n_0
    );
g11_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000000801000"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g11_b5_n_0
    );
g11_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000800000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g11_b6_n_0
    );
g11_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00000000800000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g11_b7_n_0
    );
g12_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07B80C18080003F0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g12_b1_n_0
    );
g12_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0C3C080007F8"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g12_b2_n_0
    );
g12_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"084408640FFC0C0C"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g12_b3_n_0
    );
g12_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"084408C40FFC08C4"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g12_b4_n_0
    );
g12_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0844098408180C0C"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g12_b5_n_0
    );
g12_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0F0C081007F8"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g12_b6_n_0
    );
g12_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04080E08000003F0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g12_b7_n_0
    );
g13_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C078007840880"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g13_b1_n_0
    );
g13_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007C0FC00FC40FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g13_b2_n_0
    );
g13_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C4084408440FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g13_b3_n_0
    );
g13_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F84084408440898"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g13_b4_n_0
    );
g13_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F04084C084400B0"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g13_b5_n_0
    );
g13_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0FF80C7C00E0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g13_b6_n_0
    );
g13_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C07F0047C00C0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g13_b7_n_0
    );
g14_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003F807B8"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g14_b1_n_0
    );
g14_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007FC0FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g14_b2_n_0
    );
g14_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"063006300C440844"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g14_b3_n_0
    );
g14_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E30063008440844"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g14_b4_n_0
    );
g14_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000008440844"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g14_b5_n_0
    );
g14_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000087C0FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g14_b6_n_0
    );
g14_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000003807B8"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g14_b7_n_0
    );
g15_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018008001200808"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g15_b1_n_0
    );
g15_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C01C001200C18"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g15_b2_n_0
    );
g15_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DE4036001200630"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g15_b3_n_0
    );
g15_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DC4063001200360"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g15_b4_n_0
    );
g15_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040C18012001C0"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g15_b5_n_0
    );
g15_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001C080801200080"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g15_b6_n_0
    );
g15_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018000000000000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g15_b7_n_0
    );
g16_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"061807B80FE001F0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g16_b1_n_0
    );
g16_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0FFC0FF00BF8"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g16_b2_n_0
    );
g16_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804084400980BC8"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g16_b3_n_0
    );
g16_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040844008C0BC8"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g16_b4_n_0
    );
g16_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0FFC00980808"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => \v_count_reg[0]_8\
    );
g16_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FF00FF8"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g16_b6_n_0
    );
g16_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F008040FE007F0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g16_b7_n_0
    );
g17_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F98001C0E1C03F0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g17_b1_n_0
    );
g17_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078C000C0C0C07F8"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g17_b2_n_0
    );
g17_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088400E408E40C0C"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g17_b3_n_0
    );
g17_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0884084408440804"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g17_b4_n_0
    );
g17_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FFC0FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g17_b6_n_0
    );
g17_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F0080408040804"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g17_b7_n_0
    );
g18_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E1C000400000FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g18_b1_n_0
    );
g18_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3C07FC08040FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => \v_count_reg[0]_9\
    );
g18_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E00FFC0FFC0040"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g18_b3_n_0
    );
g18_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C008040FFC0040"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g18_b4_n_0
    );
g18_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC080008040040"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g18_b5_n_0
    );
g18_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804070000000FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g18_b7_n_0
    );
g19_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FFC0E00"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g19_b1_n_0
    );
g19_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080400E000380800"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g19_b3_n_0
    );
g19_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804007000700804"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g19_b4_n_0
    );
g19_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804003800380FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g19_b5_n_0
    );
g19_b6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \^v_count_reg[0]_2\,
      I1 => \^v_count_reg[1]_1\,
      I2 => sel(0),
      O => \v_count_reg[0]_22\
    );
g19_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FFC0804"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g19_b7_n_0
    );
g1_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C001C00000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g1_b0_n_0
    );
g1_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001E001C00080"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g1_b1_n_0
    );
g1_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018009F009F001C0"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g1_b2_n_0
    );
g1_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C00FF80E3803E0"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g1_b3_n_0
    );
g1_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C00FF80E3807F0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g1_b4_n_0
    );
g1_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018009F009F003E0"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g1_b5_n_0
    );
g1_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001E001C001C0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g1_b6_n_0
    );
g1_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C001C00080"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g1_b7_n_0
    );
g20_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07180F3827F80038"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g20_b1_n_0
    );
g20_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F9C0FFC3FFC007C"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g20_b2_n_0
    );
g20_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08C400C43C040044"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g20_b3_n_0
    );
g20_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"084400440E040844"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g20_b4_n_0
    );
g20_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08640FFC08040FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g20_b5_n_0
    );
g20_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E3C0FFC0FFC0FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g20_b6_n_0
    );
g20_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0618080407F80804"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g20_b7_n_0
    );
g21_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FC01FC07FC001C"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g21_b1_n_0
    );
g21_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC03FC0FFC080C"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g21_b2_n_0
    );
g21_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E00060008000FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g21_b3_n_0
    );
g21_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C00C0008000FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g21_b4_n_0
    );
g21_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0006000800080C"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g21_b5_n_0
    );
g21_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC03FC0FFC001C"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g21_b6_n_0
    );
g21_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FC01FC07FC0000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g21_b7_n_0
    );
g22_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E1C003C0C0C"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g22_b1_n_0
    );
g22_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040C3C087C0F3C"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g22_b2_n_0
    );
g22_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080408640FC003F0"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g22_b3_n_0
    );
g22_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC08C40FC001E0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g22_b4_n_0
    );
g22_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0984087C03F0"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g22_b5_n_0
    );
g22_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E1C00000C0C"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g22_b7_n_0
    );
g23_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => \v_count_reg[0]_10\
    );
g23_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000800000E00"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g23_b1_n_0
    );
g23_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000C0FFC0700"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g23_b2_n_0
    );
g23_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200000060FFC0380"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g23_b3_n_0
    );
g23_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000003080401C0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g23_b4_n_0
    );
g23_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000006080400E0"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g23_b5_n_0
    );
g23_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000C00000070"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => \v_count_reg[0]_11\
    );
g23_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000800000038"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g23_b7_n_0
    );
g24_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440078008000000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g24_b1_n_0
    );
g24_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C600FC00FC00000"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g24_b2_n_0
    );
g24_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820086007E00004"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g24_b3_n_0
    );
g24_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820082008A00007"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g24_b4_n_0
    );
g24_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08200FFC08A00003"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g24_b5_n_0
    );
g24_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FFC0FA00000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g24_b6_n_0
    );
g24_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0000407000000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g24_b7_n_0
    );
g25_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000004C00800"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g25_b1_n_0
    );
g25_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FE000180CE00FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g25_b2_n_0
    );
g25_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FC0000C08A007FC"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g25_b3_n_0
    );
g25_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4820084408A00824"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g25_b4_n_0
    );
g25_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48200FFC08A00860"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g25_b5_n_0
    );
g25_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FE00FF80FE00FC0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g25_b6_n_0
    );
g25_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27C0084007C00780"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g25_b7_n_0
    );
g26_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C203FEC00000FC0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g26_b1_n_0
    );
g26_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E607FEC08000FE0"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g26_b2_n_0
    );
g26_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C040200FEC0020"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g26_b3_n_0
    );
g26_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018040000FEC0040"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g26_b4_n_0
    );
g26_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC700008200FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g26_b5_n_0
    );
g26_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804000000000804"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g26_b7_n_0
    );
g27_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C00FC00FC00000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g27_b1_n_0
    );
g27_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FE00FE00800"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g27_b2_n_0
    );
g27_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820002000600FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g27_b3_n_0
    );
g27_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820002007C00FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g27_b4_n_0
    );
g27_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08200FC000600804"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g27_b5_n_0
    );
g27_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FE00FE00000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => \v_count_reg[0]_12\
    );
g27_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C000200FE00000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g27_b7_n_0
    );
g28_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"044000C0402007C0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g28_b1_n_0
    );
g28_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E6000E07FE00FE0"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g28_b2_n_0
    );
g28_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B2000207FC00820"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g28_b3_n_0
    );
g28_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0920086048204820"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g28_b4_n_0
    );
g28_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09A00FC008207FC0"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g28_b5_n_0
    );
g28_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CE00FE00FE07FE0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g28_b6_n_0
    );
g28_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440082007C04020"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g28_b7_n_0
    );
g29_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E003E008000400"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g29_b1_n_0
    );
g29_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE007E00FE00C20"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g29_b2_n_0
    );
g29_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C0007E00820"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g29_b3_n_0
    );
g29_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07800C0008000FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g29_b4_n_0
    );
g29_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0007E0080007F8"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g29_b5_n_0
    );
g29_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE003E00FE00020"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g29_b6_n_0
    );
g29_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E0000007E00020"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g29_b7_n_0
    );
g2_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078CF99F0660FE7F"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g2_b2_n_0
    );
g2_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FDCFBDF0420FC3F"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g2_b3_n_0
    );
g2_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0874FBDF0420FC3F"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g2_b4_n_0
    );
g2_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0860F99F0660FE7F"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g2_b5_n_0
    );
g2_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0780FFFF0000FFFF"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g2_b7_n_0
    );
g30_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040C201FE00820"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g30_b1_n_0
    );
g30_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040C603FE00C60"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g30_b2_n_0
    );
g30_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FBC08E0680007C0"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g30_b3_n_0
    );
g30_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F809A048000380"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g30_b4_n_0
    );
g30_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400B20480007C0"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g30_b5_n_0
    );
g30_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400E604FE00C60"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g30_b6_n_0
    );
g30_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C6047E00820"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g30_b7_n_0
    );
g31_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0780000400400000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g31_b1_n_0
    );
g31_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0000C00400000"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g31_b2_n_0
    );
g31_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0460000807F80FBC"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g31_b3_n_0
    );
g31_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0430000C0FBC0FBC"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g31_b4_n_0
    );
g31_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0460000408040000"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g31_b5_n_0
    );
g31_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0000C08040000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g31_b6_n_0
    );
g31_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0780000800000000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g31_b7_n_0
    );
g32_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080004C008001318"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g32_b1_n_0
    );
g32_b1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => \v_count_reg_n_0_[0]\,
      O => \^v_count_reg[1]_2\(0)
    );
g32_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC80CE20FE43E0C"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g32_b2_n_0
    );
g32_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07EC08A607E42C04"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g32_b3_n_0
    );
g32_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A608AC08002404"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g32_b4_n_0
    );
g32_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AC08A80800260C"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g32_b5_n_0
    );
g32_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA80FE00FE423F8"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g32_b6_n_0
    );
g32_b6_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => \v_count_reg_n_0_[0]\,
      I2 => \v_count_reg_n_0_[1]\,
      O => \C__0\(1)
    );
g32_b6_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"802A"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => \v_count_reg_n_0_[1]\,
      I2 => \v_count_reg_n_0_[0]\,
      I3 => \v_count_reg_n_0_[2]\,
      O => \^v_count_reg[1]_2\(1)
    );
g32_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070007C007E401F0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g32_b7_n_0
    );
g33_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0920080008000800"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g33_b1_n_0
    );
g33_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F300FC40FC00FC4"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g33_b2_n_0
    );
g33_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"161007EE07E807E4"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g33_b3_n_0
    );
g33_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"121008AA08AC08A0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g33_b4_n_0
    );
g33_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13F008AE08A608A0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g33_b5_n_0
    );
g33_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E00FA40FA20FA4"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g33_b6_n_0
    );
g33_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000070007000704"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g33_b7_n_0
    );
g34_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000404C004C404C0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g34_b1_n_0
    );
g34_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040CE00CE40CE8"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g34_b2_n_0
    );
g34_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE008A808A008AC"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g34_b3_n_0
    );
g34_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE008AC08A008A6"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g34_b4_n_0
    );
g34_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082408A608A008AC"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g34_b5_n_0
    );
g34_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040FE20FE40FE8"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g34_b6_n_0
    );
g34_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007C007C407C0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g34_b7_n_0
    );
g35_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC00FC200000008"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g35_b1_n_0
    );
g35_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE20FE20800080C"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g35_b2_n_0
    );
g35_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"013701300FE80FE6"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g35_b3_n_0
    );
g35_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"011501180FEC0FE6"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g35_b4_n_0
    );
g35_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"013701300826082C"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g35_b5_n_0
    );
g35_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE20FE200020008"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g35_b6_n_0
    );
g35_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC00FC200000000"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g35_b7_n_0
    );
g36_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0084409C00C30"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g36_b1_n_0
    );
g36_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE80FFC09E00CB0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g36_b2_n_0
    );
g36_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082C0FFC0F200891"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g36_b3_n_0
    );
g36_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0826004407C00893"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g36_b4_n_0
    );
g36_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082C004C09C00FF6"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g36_b5_n_0
    );
g36_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE80FF80F600FF4"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g36_b6_n_0
    );
g36_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C00FF006200810"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g36_b7_n_0
    );
g37_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080007C007C4"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g37_b1_n_0
    );
g37_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FE80FE00FE4"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g37_b2_n_0
    );
g37_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E807EC08280820"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g37_b3_n_0
    );
g37_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C0806082C0820"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g37_b4_n_0
    );
g37_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0806080608260820"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g37_b5_n_0
    );
g37_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE20FEC0FE20FE4"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g37_b6_n_0
    );
g37_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E007E807C007C4"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g37_b7_n_0
    );
g38_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"011007FA07F21FE4"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g38_b1_n_0
    );
g38_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03180FFA0FFA3FE4"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g38_b2_n_0
    );
g38_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E080008086800"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g38_b3_n_0
    );
g38_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E080008084800"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g38_b4_n_0
    );
g38_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F8080008084800"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g38_b5_n_0
    );
g38_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01F00FFA0FFA4FE4"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g38_b6_n_0
    );
g38_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FA07F207E4"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g38_b7_n_0
    );
g39_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => \v_count_reg[0]_13\
    );
g39_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00460880014C0400"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g39_b1_n_0
    );
g39_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00420FEC015C0C0C"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g39_b2_n_0
    );
g39_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFE07DE0FF00806"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g39_b3_n_0
    );
g39_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFC00920FF00822"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g39_b4_n_0
    );
g39_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20400012015C0FFE"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g39_b5_n_0
    );
g39_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30400FFE014C0FFC"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g39_b6_n_0
    );
g39_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000FFE00000C20"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g39_b7_n_0
    );
g3_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A007FC001C0000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => \v_count_reg[0]_4\
    );
g3_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A00FFC001C0278"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => \v_count_reg[0]_5\
    );
g3_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C00E14001402FC"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g3_b2_n_0
    );
g3_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F78001400140F84"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g3_b3_n_0
    );
g3_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F78001407FC0F84"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g3_b4_n_0
    );
g3_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C00FFC0FFC02FC"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g3_b5_n_0
    );
g3_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A01FFC0E000278"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => \v_count_reg[0]_6\
    );
g3_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A01C000C000000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g3_b7_n_0
    );
g40_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080007C000000800"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g40_b1_n_0
    );
g40_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FE008020FC0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g40_b2_n_0
    );
g40_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E208220FE607E2"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g40_b3_n_0
    );
g40_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080608260FEC08A6"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g40_b4_n_0
    );
g40_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C082C082808AC"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g40_b5_n_0
    );
g40_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE80FE800000FA8"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g40_b6_n_0
    );
g40_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E007C000000700"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g40_b7_n_0
    );
g41_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000500FF90FC4"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g41_b1_n_0
    );
g41_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004C005E0FFB0FEC"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g41_b2_n_0
    );
g41_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005E005E01C20028"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g41_b3_n_0
    );
g41_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0052005200E3002C"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g41_b4_n_0
    );
g41_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005E005E00710FC4"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g41_b5_n_0
    );
g41_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004C004C0FFB0FEC"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g41_b6_n_0
    );
g41_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFA0028"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g41_b7_n_0
    );
g42_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"241807C000400600"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g42_b1_n_0
    );
g42_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E3007C000400E00"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g42_b2_n_0
    );
g42_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A60004000400800"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g42_b3_n_0
    );
g42_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32C000400040086C"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g42_b4_n_0
    );
g42_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"21800040004008EC"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g42_b5_n_0
    );
g42_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"033E004007C00F80"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g42_b6_n_0
    );
g42_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"063E004007C00700"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g42_b7_n_0
    );
g43_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080022000003F18"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g43_b1_n_0
    );
g43_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C0036007003F30"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g43_b2_n_0
    );
g43_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"036001C00FEC0E60"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g43_b3_n_0
    );
g43_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A002A00FEC0CC0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g43_b4_n_0
    );
g43_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C0036007000980"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g43_b5_n_0
    );
g43_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"036001C00000033E"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g43_b6_n_0
    );
g43_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"022000800000063E"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g43_b7_n_0
    );
g44_b4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => sel(2),
      O => g44_b4_n_0
    );
g45_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF00000000"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => \v_count_reg[0]_14\
    );
g45_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000FFFFFFFF"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => \v_count_reg[0]_15\
    );
g45_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFFFFFFFFFF"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g45_b4_n_0
    );
g45_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF00A00080"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g45_b5_n_0
    );
g45_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000A00080"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => \^v_count_reg[0]_16\
    );
g46_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFFFFFFF0000"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => \v_count_reg[0]_17\
    );
g46_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002000000000FFE0"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g46_b3_n_0
    );
g46_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA0FFFFFFBFFFE0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g46_b4_n_0
    );
g46_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA0FFFFFFBF00A0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g46_b5_n_0
    );
g47_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8000FF00800080"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g47_b3_n_0
    );
g47_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8000FF00FF00BF"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g47_b4_n_0
    );
g47_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000A000FF00BF"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g47_b5_n_0
    );
g47_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008000A0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      O => \v_count_reg[0]_19\
    );
g48_b0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      O => g48_b0_n_0
    );
g48_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000FF00FF"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g48_b3_n_0
    );
g48_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000800000"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => \^v_count_reg[0]_18\
    );
g49_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000A000800080"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g49_b0_n_0
    );
g49_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A000800080"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g49_b1_n_0
    );
g49_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFF0080"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g49_b3_n_0
    );
g49_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0080"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g49_b4_n_0
    );
g49_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000800080"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g49_b5_n_0
    );
g49_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(2),
      O => \v_count_reg[0]_20\
    );
g4_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC01100FFE0040"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g4_b1_n_0
    );
g4_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC031807FC0040"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g4_b2_n_0
    );
g4_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FC03F800E0"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g4_b3_n_0
    );
g4_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FC01F001F0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g4_b4_n_0
    );
g4_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC031800E003F8"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g4_b5_n_0
    );
g4_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC0110004007FC"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g4_b6_n_0
    );
g4_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400FFE"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g4_b7_n_0
    );
g50_b0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \^v_count_reg[1]_2\(1),
      I2 => sel(0),
      O => g50_b0_n_0
    );
g50_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA000BF"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      O => g50_b1_n_0
    );
g50_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200080"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      O => g50_b3_n_0
    );
g50_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA000BFFFE000FF"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g50_b4_n_0
    );
g50_b7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \^v_count_reg[1]_2\(1),
      I2 => sel(0),
      I3 => sel(2),
      O => \v_count_reg[0]_21\
    );
g51_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0FFBF"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      O => g51_b1_n_0
    );
g51_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF000000A00000"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g51_b3_n_0
    );
g51_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BFFFBF00A0FFFF"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g51_b4_n_0
    );
g51_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0FFBF00A0FFFF"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g51_b5_n_0
    );
g52_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF8000A000FF"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g52_b1_n_0
    );
g52_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800080FFA00080"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g52_b3_n_0
    );
g52_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF80FFA000FF"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g52_b4_n_0
    );
g52_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000A00080"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g52_b7_n_0
    );
g53_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008000A0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(2),
      O => g53_b0_n_0
    );
g53_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000A000A0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g53_b1_n_0
    );
g53_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800080FFE000FF"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g53_b3_n_0
    );
g53_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FFE000FF"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g53_b4_n_0
    );
g53_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000000000"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g53_b5_n_0
    );
g53_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g53_b7_n_0
    );
g54_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0080000000A0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g54_b0_n_0
    );
g54_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000FFFFFF"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g54_b3_n_0
    );
g54_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000008000A0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g54_b7_n_0
    );
g55_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFF0000FF80"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g55_b0_n_0
    );
g55_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F0000FFFFFF80"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g55_b7_n_0
    );
g56_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001C07000820"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g56_b1_n_0
    );
g56_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0001C0FB80C60"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g56_b2_n_0
    );
g56_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0000408FC07C0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g56_b3_n_0
    );
g56_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000400440FE0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g56_b4_n_0
    );
g56_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0000400040820"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g56_b5_n_0
    );
g56_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00FFC0FFC0FE0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g56_b6_n_0
    );
g56_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00100FFC0FF807C0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g56_b7_n_0
    );
g57_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001001F000200C18"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g57_b1_n_0
    );
g57_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003003F000200C18"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g57_b2_n_0
    );
g57_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE0020007E00888"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g57_b3_n_0
    );
g57_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF002000FE009C8"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g57_b4_n_0
    );
g57_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00100FF008200B68"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g57_b5_n_0
    );
g57_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00301FF00FE00E38"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g57_b6_n_0
    );
g57_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020100007C00C18"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g57_b7_n_0
    );
g58_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C4087003E009C8"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g58_b1_n_0
    );
g58_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE40FF807F00BE8"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g58_b2_n_0
    );
g58_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08740F8C0C980E38"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g58_b3_n_0
    );
g58_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"085C000408880E38"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g58_b4_n_0
    );
g58_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC80F8C0C980BE8"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g58_b5_n_0
    );
g58_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07800FF807F009C8"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g58_b6_n_0
    );
g58_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000087003E00000"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g58_b7_n_0
    );
g59_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001C801C0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g59_b0_n_0
    );
g59_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0000003F803E0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g59_b1_n_0
    );
g59_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF8084402300220"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g59_b2_n_0
    );
g59_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008084402E003E0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g59_b3_n_0
    );
g59_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080C4C03E003E0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g59_b4_n_0
    );
g59_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000807F807200220"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g59_b5_n_0
    );
g59_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF803F00FE003E0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g59_b6_n_0
    );
g59_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0000009C001C0"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g59_b7_n_0
    );
g5_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09100F0008C40FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g5_b1_n_0
    );
g5_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B180F001DE60004"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g5_b2_n_0
    );
g5_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0F0017320FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g5_b3_n_0
    );
g5_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0F0012120FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g5_b4_n_0
    );
g5_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B180F00133A0044"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g5_b5_n_0
    );
g5_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09100F0019EE007C"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g5_b6_n_0
    );
g5_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0008C40038"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g5_b7_n_0
    );
g60_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g60_b0_n_0
    );
g60_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800084008400490"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g60_b1_n_0
    );
g60_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0808E008400490"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g60_b2_n_0
    );
g60_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B1809B009F00490"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g60_b3_n_0
    );
g60_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09B00B1809F00490"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g60_b4_n_0
    );
g60_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08E00A0808400490"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g60_b5_n_0
    );
g60_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0840080008400490"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g60_b6_n_0
    );
g60_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000490"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g60_b7_n_0
    );
g61_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000018"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g61_b0_n_0
    );
g61_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"012000800000001C"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g61_b1_n_0
    );
g61_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0360008000000004"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g61_b2_n_0
    );
g61_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"024006B007FFFFFC"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g61_b3_n_0
    );
g61_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"036006B00FFFFFF8"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g61_b4_n_0
    );
g61_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0120008008000000"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g61_b5_n_0
    );
g61_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"036000800F000000"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g61_b6_n_0
    );
g61_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0240000007000000"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g61_b7_n_0
    );
g62_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g62_b0_n_0
    );
g62_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFE00000000000C"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g62_b2_n_0
    );
g62_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFE01000180001E"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g62_b3_n_0
    );
g62_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00010001800012"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g62_b4_n_0
    );
g62_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078000000000001E"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g62_b5_n_0
    );
g62_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"038000000000000C"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g62_b6_n_0
    );
g63_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007F00000007C"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g63_b2_n_0
    );
g63_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007F00064007E"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g63_b3_n_0
    );
g63_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007F0004E0002"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g63_b4_n_0
    );
g63_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007F0005A007C"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g63_b5_n_0
    );
g63_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007F00076007E"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g63_b6_n_0
    );
g63_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000640002"
    )
        port map (
      I0 => \^v_count_reg[1]_2\(0),
      I1 => \C__0\(1),
      I2 => \^v_count_reg[1]_2\(1),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g63_b7_n_0
    );
g6_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008002000010"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g6_b1_n_0
    );
g6_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008001C006000018"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g6_b2_n_0
    );
g6_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008003E00FFC0FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g6_b3_n_0
    );
g6_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A00FFC"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(2),
      O => g6_b4_n_0
    );
g6_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E0008006000018"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g6_b5_n_0
    );
g6_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C0008002000010"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g6_b6_n_0
    );
g6_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(2),
      O => g6_b7_n_0
    );
g7_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030060000800200"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g7_b1_n_0
    );
g7_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0078001C00200"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g7_b2_n_0
    );
g7_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F007E003E00200"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g7_b3_n_0
    );
g7_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F007F000800200"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g7_b4_n_0
    );
g7_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0078001C003C0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g7_b6_n_0
    );
g7_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00300600008003C0"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g7_b7_n_0
    );
g8_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220000E00000000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g8_b1_n_0
    );
g8_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF8001E00380000"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g8_b2_n_0
    );
g8_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF800000DFC0000"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g8_b3_n_0
    );
g8_b3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => \v_count_reg_n_0_[0]\,
      I2 => \v_count_reg_n_0_[1]\,
      O => g8_b3_i_1_n_0
    );
g8_b3_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"802A"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => \v_count_reg_n_0_[1]\,
      I2 => \v_count_reg_n_0_[0]\,
      I3 => \v_count_reg_n_0_[2]\,
      O => g8_b3_i_2_n_0
    );
g8_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"022000000DFC0000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g8_b4_n_0
    );
g8_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF8000E00000000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g8_b6_n_0
    );
g8_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220000000000000"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g8_b7_n_0
    );
g9_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008400C300798"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g9_b1_n_0
    );
g9_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FD80C600FCC"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g9_b2_n_0
    );
g9_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007BC00C03847"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => g8_b3_i_1_n_0,
      I2 => g8_b3_i_2_n_0,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g9_b3_n_0
    );
g9_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E08E401803847"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g9_b4_n_0
    );
g9_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E087C03000844"
    )
        port map (
      I0 => \^v_count_reg[0]_3\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g9_b5_n_0
    );
g9_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00100FD806300C7C"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_2\,
      I2 => \^v_count_reg[1]_1\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g9_b6_n_0
    );
g9_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007800C300638"
    )
        port map (
      I0 => \^v_count_reg[0]_0\,
      I1 => \^v_count_reg[0]_1\,
      I2 => \^v_count_reg[1]_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(2),
      O => g9_b7_n_0
    );
\h_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => vga_x0(0)
    );
\h_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => vga_x0(1)
    );
\h_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => h_count_reg(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \h_count[2]_i_1_n_0\
    );
\h_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => h_count_reg(3),
      I1 => h_count_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \p_0_in__0\(3)
    );
\h_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => h_count_reg(4),
      I1 => h_count_reg(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => h_count_reg(2),
      O => \p_0_in__0\(4)
    );
\h_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => h_count_reg(5),
      I1 => h_count_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => h_count_reg(3),
      I5 => h_count_reg(4),
      O => \p_0_in__0\(5)
    );
\h_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => h_count_reg(6),
      I1 => h_count_reg(4),
      I2 => h_count_reg(3),
      I3 => display_data_reg_0_63_0_2_i_26_n_0,
      I4 => h_count_reg(2),
      I5 => h_count_reg(5),
      O => \p_0_in__0\(6)
    );
\h_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => h_count_reg(5),
      I2 => h_count_reg(6),
      I3 => \v_count[9]_i_3_n_0\,
      O => \p_0_in__0\(7)
    );
\h_count[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \v_count[9]_i_3_n_0\,
      I3 => h_count_reg(6),
      I4 => h_count_reg(5),
      O => \p_0_in__0\(8)
    );
\h_count[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst,
      I1 => v_count,
      O => \h_count[9]_i_1_n_0\
    );
\h_count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => h_count_reg(5),
      I2 => h_count_reg(6),
      I3 => \v_count[9]_i_3_n_0\,
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \p_0_in__0\(9)
    );
\h_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => '1',
      D => vga_x0(0),
      Q => \^q\(0),
      R => \h_count[9]_i_1_n_0\
    );
\h_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => '1',
      D => vga_x0(1),
      Q => \^q\(1),
      R => \h_count[9]_i_1_n_0\
    );
\h_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => '1',
      D => \h_count[2]_i_1_n_0\,
      Q => h_count_reg(2),
      R => \h_count[9]_i_1_n_0\
    );
\h_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => h_count_reg(3),
      R => \h_count[9]_i_1_n_0\
    );
\h_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => h_count_reg(4),
      R => \h_count[9]_i_1_n_0\
    );
\h_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => h_count_reg(5),
      R => \h_count[9]_i_1_n_0\
    );
\h_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => h_count_reg(6),
      R => \h_count[9]_i_1_n_0\
    );
\h_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => \^q\(2),
      R => \h_count[9]_i_1_n_0\
    );
\h_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => '1',
      D => \p_0_in__0\(8),
      Q => \^q\(3),
      R => \h_count[9]_i_1_n_0\
    );
\h_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => '1',
      D => \p_0_in__0\(9),
      Q => \^q\(4),
      R => \h_count[9]_i_1_n_0\
    );
hs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => h_count_reg(5),
      I4 => h_count_reg(6),
      I5 => rst,
      O => hs_i_1_n_0
    );
hs_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_25m,
      CE => '1',
      D => hs_i_1_n_0,
      Q => hs,
      R => '0'
    );
\text_ascii_carry__0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => text_ascii_carry_i_66_n_0,
      I2 => \v_count_reg_n_0_[6]\,
      I3 => \v_count_reg_n_0_[7]\,
      I4 => \v_count_reg_n_0_[8]\,
      O => \^c\(3)
    );
text_ascii_carry_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => text_ascii_carry_i_13_n_0,
      CO(3 downto 0) => NLW_text_ascii_carry_i_11_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_text_ascii_carry_i_11_O_UNCONNECTED(3 downto 1),
      O(0) => text_index(5),
      S(3 downto 1) => B"000",
      S(0) => text_index0(11)
    );
text_ascii_carry_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => display_data_reg_0_63_0_2_i_5_n_0,
      CO(3) => text_ascii_carry_i_13_n_0,
      CO(2) => text_ascii_carry_i_13_n_1,
      CO(1) => text_ascii_carry_i_13_n_2,
      CO(0) => text_ascii_carry_i_13_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => text_index(4 downto 1),
      S(3) => text_index0(10),
      S(2) => text_ascii_carry_i_37_n_0,
      S(1 downto 0) => text_index0(8 downto 7)
    );
text_ascii_carry_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EFF"
    )
        port map (
      I0 => \v_count_reg_n_0_[6]\,
      I1 => text_ascii_carry_i_66_n_0,
      I2 => \v_count_reg_n_0_[7]\,
      I3 => \^h_count_reg[8]_0\,
      O => \^p_0_in\(1)
    );
text_ascii_carry_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => text_ascii_carry_i_66_n_0,
      I1 => \v_count_reg_n_0_[6]\,
      I2 => \^h_count_reg[8]_0\,
      O => \^p_0_in\(0)
    );
text_ascii_carry_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000D050D04"
    )
        port map (
      I0 => \^p_0_in\(0),
      I1 => \^h_count_reg[8]_0\,
      I2 => \^p_0_in\(1),
      I3 => \^c\(2),
      I4 => \^c\(1),
      I5 => text_ascii_carry_i_75_n_0,
      O => text_index0(11)
    );
text_ascii_carry_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CECE1110"
    )
        port map (
      I0 => \^p_0_in\(0),
      I1 => \^p_0_in\(1),
      I2 => \^c\(2),
      I3 => \^c\(1),
      I4 => \^c\(3),
      O => text_index0(10)
    );
text_ascii_carry_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F83F01"
    )
        port map (
      I0 => \^c\(1),
      I1 => \^c\(2),
      I2 => \^c\(3),
      I3 => \^p_0_in\(0),
      I4 => \^p_0_in\(1),
      O => text_ascii_carry_i_37_n_0
    );
text_ascii_carry_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F30C8E71"
    )
        port map (
      I0 => \^c\(1),
      I1 => \^c\(2),
      I2 => \^p_0_in\(1),
      I3 => \^c\(3),
      I4 => \^p_0_in\(0),
      O => text_index0(8)
    );
text_ascii_carry_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^p_0_in\(0),
      I1 => \^c\(1),
      I2 => \^c\(2),
      I3 => \^p_0_in\(1),
      O => text_index0(7)
    );
text_ascii_carry_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA80"
    )
        port map (
      I0 => \v_count_reg_n_0_[5]\,
      I1 => \v_count_reg_n_0_[1]\,
      I2 => \v_count_reg_n_0_[0]\,
      I3 => \v_count_reg_n_0_[2]\,
      I4 => \v_count_reg_n_0_[3]\,
      I5 => \v_count_reg_n_0_[4]\,
      O => text_ascii_carry_i_66_n_0
    );
text_ascii_carry_i_75: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \v_count_reg_n_0_[8]\,
      I1 => \v_count_reg_n_0_[7]\,
      I2 => \v_count_reg_n_0_[6]\,
      I3 => text_ascii_carry_i_66_n_0,
      O => text_ascii_carry_i_75_n_0
    );
\v_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
        port map (
      I0 => \v_count[9]_i_5_n_0\,
      I1 => \v_count_reg_n_0_[9]\,
      I2 => \v_count_reg_n_0_[1]\,
      I3 => \v_count_reg_n_0_[2]\,
      I4 => \v_count_reg_n_0_[0]\,
      O => \v_count[0]_i_1_n_0\
    );
\v_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v_count_reg_n_0_[1]\,
      I1 => \v_count_reg_n_0_[0]\,
      O => \v_count[1]_i_1_n_0\
    );
\v_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AA25AAA"
    )
        port map (
      I0 => \v_count_reg_n_0_[2]\,
      I1 => \v_count[9]_i_5_n_0\,
      I2 => \v_count_reg_n_0_[0]\,
      I3 => \v_count_reg_n_0_[1]\,
      I4 => \v_count_reg_n_0_[9]\,
      O => \v_count[2]_i_1_n_0\
    );
\v_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AA25AAAAAAAAAAA"
    )
        port map (
      I0 => \v_count_reg_n_0_[3]\,
      I1 => \v_count_reg_n_0_[9]\,
      I2 => \v_count_reg_n_0_[1]\,
      I3 => \v_count_reg_n_0_[0]\,
      I4 => \v_count[9]_i_5_n_0\,
      I5 => \v_count_reg_n_0_[2]\,
      O => \v_count[3]_i_1_n_0\
    );
\v_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \v_count_reg_n_0_[4]\,
      I1 => \v_count_reg_n_0_[3]\,
      I2 => \v_count_reg_n_0_[0]\,
      I3 => \v_count_reg_n_0_[1]\,
      I4 => \v_count_reg_n_0_[2]\,
      O => \v_count[4]_i_1_n_0\
    );
\v_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \v_count_reg_n_0_[5]\,
      I1 => \v_count_reg_n_0_[4]\,
      I2 => \v_count_reg_n_0_[2]\,
      I3 => \v_count_reg_n_0_[1]\,
      I4 => \v_count_reg_n_0_[0]\,
      I5 => \v_count_reg_n_0_[3]\,
      O => \v_count[5]_i_1_n_0\
    );
\v_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \v_count_reg_n_0_[6]\,
      I1 => \v_count_reg_n_0_[5]\,
      I2 => \v_count_reg_n_0_[3]\,
      I3 => \v_count[6]_i_2_n_0\,
      I4 => \v_count_reg_n_0_[2]\,
      I5 => \v_count_reg_n_0_[4]\,
      O => \v_count[6]_i_1_n_0\
    );
\v_count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_count_reg_n_0_[1]\,
      I1 => \v_count_reg_n_0_[0]\,
      O => \v_count[6]_i_2_n_0\
    );
\v_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \v_count_reg_n_0_[7]\,
      I1 => \v_count_reg_n_0_[6]\,
      I2 => \v_count[8]_i_2_n_0\,
      O => \v_count[7]_i_1_n_0\
    );
\v_count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \v_count_reg_n_0_[8]\,
      I1 => \v_count_reg_n_0_[7]\,
      I2 => \v_count[8]_i_2_n_0\,
      I3 => \v_count_reg_n_0_[6]\,
      O => \v_count[8]_i_1_n_0\
    );
\v_count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \v_count_reg_n_0_[4]\,
      I1 => \v_count_reg_n_0_[2]\,
      I2 => \v_count_reg_n_0_[1]\,
      I3 => \v_count_reg_n_0_[0]\,
      I4 => \v_count_reg_n_0_[3]\,
      I5 => \v_count_reg_n_0_[5]\,
      O => \v_count[8]_i_2_n_0\
    );
\v_count[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => h_count_reg(5),
      I1 => \v_count[9]_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => h_count_reg(6),
      I5 => \^q\(2),
      O => v_count
    );
\v_count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666662666"
    )
        port map (
      I0 => \v_count[9]_i_4_n_0\,
      I1 => \v_count_reg_n_0_[9]\,
      I2 => \v_count_reg_n_0_[2]\,
      I3 => \v_count[9]_i_5_n_0\,
      I4 => \v_count_reg_n_0_[0]\,
      I5 => \v_count_reg_n_0_[1]\,
      O => \v_count[9]_i_2_n_0\
    );
\v_count[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => h_count_reg(4),
      I1 => h_count_reg(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => h_count_reg(2),
      O => \v_count[9]_i_3_n_0\
    );
\v_count[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \v_count_reg_n_0_[7]\,
      I1 => \v_count[8]_i_2_n_0\,
      I2 => \v_count_reg_n_0_[6]\,
      I3 => \v_count_reg_n_0_[8]\,
      O => \v_count[9]_i_4_n_0\
    );
\v_count[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \v_count_reg_n_0_[6]\,
      I1 => \v_count_reg_n_0_[7]\,
      I2 => \v_count_reg_n_0_[8]\,
      I3 => \v_count_reg_n_0_[5]\,
      I4 => \v_count_reg_n_0_[3]\,
      I5 => \v_count_reg_n_0_[4]\,
      O => \v_count[9]_i_5_n_0\
    );
\v_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => v_count,
      D => \v_count[0]_i_1_n_0\,
      Q => \v_count_reg_n_0_[0]\,
      R => rst
    );
\v_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => v_count,
      D => \v_count[1]_i_1_n_0\,
      Q => \v_count_reg_n_0_[1]\,
      R => rst
    );
\v_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => v_count,
      D => \v_count[2]_i_1_n_0\,
      Q => \v_count_reg_n_0_[2]\,
      R => rst
    );
\v_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => v_count,
      D => \v_count[3]_i_1_n_0\,
      Q => \v_count_reg_n_0_[3]\,
      R => rst
    );
\v_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => v_count,
      D => \v_count[4]_i_1_n_0\,
      Q => \v_count_reg_n_0_[4]\,
      R => rst
    );
\v_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => v_count,
      D => \v_count[5]_i_1_n_0\,
      Q => \v_count_reg_n_0_[5]\,
      R => rst
    );
\v_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => v_count,
      D => \v_count[6]_i_1_n_0\,
      Q => \v_count_reg_n_0_[6]\,
      R => rst
    );
\v_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => v_count,
      D => \v_count[7]_i_1_n_0\,
      Q => \v_count_reg_n_0_[7]\,
      R => rst
    );
\v_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => v_count,
      D => \v_count[8]_i_1_n_0\,
      Q => \v_count_reg_n_0_[8]\,
      R => rst
    );
\v_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_25m,
      CE => v_count,
      D => \v_count[9]_i_2_n_0\,
      Q => \v_count_reg_n_0_[9]\,
      R => rst
    );
\vga_b[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^h_count_reg[8]_0\,
      I1 => \vga_r[3]_0\,
      I2 => h_count_reg(2),
      I3 => \vga_b[0]_INST_0_i_3_n_0\,
      O => vga_r(0)
    );
\vga_b[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFBA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^h_count_reg[6]_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^h_count_reg[8]_1\,
      O => \^h_count_reg[8]_0\
    );
\vga_b[0]_INST_0_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC000C0A0C0A0C0"
    )
        port map (
      I0 => g62_b0_n_0,
      I1 => \vga_b[0]_INST_0_i_228_n_0\,
      I2 => sel(5),
      I3 => sel(4),
      I4 => g59_b0_n_0,
      I5 => sel(3),
      O => \vga_b[0]_INST_0_i_101_n_0\
    );
\vga_b[0]_INST_0_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g55_b0_n_0,
      I1 => g54_b0_n_0,
      I2 => sel(4),
      I3 => g53_b0_n_0,
      I4 => sel(3),
      I5 => \^v_count_reg[0]_16\,
      O => \vga_b[0]_INST_0_i_102_n_0\
    );
\vga_b[0]_INST_0_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => g50_b0_n_0,
      I1 => sel(4),
      I2 => g49_b0_n_0,
      I3 => sel(3),
      I4 => g48_b0_n_0,
      O => \vga_b[0]_INST_0_i_103_n_0\
    );
\vga_b[0]_INST_0_i_104\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_229_n_0\,
      I1 => \vga_b[0]_INST_0_i_230_n_0\,
      O => \vga_b[0]_INST_0_i_104_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g11_b1_n_0,
      I1 => g10_b1_n_0,
      I2 => sel(4),
      I3 => g9_b1_n_0,
      I4 => sel(3),
      I5 => g8_b1_n_0,
      O => \vga_b[0]_INST_0_i_105_n_0\
    );
\vga_b[0]_INST_0_i_106\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_231_n_0\,
      I1 => \vga_b[0]_INST_0_i_232_n_0\,
      O => \vga_b[0]_INST_0_i_106_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_108\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_235_n_0\,
      I1 => \vga_b[0]_INST_0_i_236_n_0\,
      O => \vga_b[0]_INST_0_i_108_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_109\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_237_n_0\,
      I1 => \vga_b[0]_INST_0_i_238_n_0\,
      O => \vga_b[0]_INST_0_i_109_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_110\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_239_n_0\,
      I1 => \vga_b[0]_INST_0_i_240_n_0\,
      O => \vga_b[0]_INST_0_i_110_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_111\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_241_n_0\,
      I1 => \vga_b[0]_INST_0_i_242_n_0\,
      O => \vga_b[0]_INST_0_i_111_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_113\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_243_n_0\,
      I1 => \vga_b[0]_INST_0_i_244_n_0\,
      O => \vga_b[0]_INST_0_i_244_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_114\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_245_n_0\,
      I1 => \vga_b[0]_INST_0_i_246_n_0\,
      O => \vga_b[0]_INST_0_i_246_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_115\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_247_n_0\,
      I1 => \vga_b[0]_INST_0_i_248_n_0\,
      O => \vga_b[0]_INST_0_i_248_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => g62_b0_n_0,
      I1 => sel(4),
      I2 => g61_b1_n_0,
      I3 => sel(3),
      I4 => g60_b1_n_0,
      O => \vga_b[0]_INST_0_i_116_n_0\
    );
\vga_b[0]_INST_0_i_117\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_249_n_0\,
      I1 => \vga_b[0]_INST_0_i_250_n_0\,
      O => \vga_b[0]_INST_0_i_117_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_118\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_251_n_0\,
      I1 => \vga_b[0]_INST_0_i_252_n_0\,
      O => \vga_b[0]_INST_0_i_118_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g11_b6_n_0,
      I1 => g10_b1_n_0,
      I2 => sel(4),
      I3 => g9_b6_n_0,
      I4 => sel(3),
      I5 => g8_b6_n_0,
      O => \vga_b[0]_INST_0_i_119_n_0\
    );
\vga_b[0]_INST_0_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_28_n_0\,
      I1 => \vga_b[0]_INST_0_i_29_n_0\,
      O => \vga_display/font_data\(5),
      S => sel(8)
    );
\vga_b[0]_INST_0_i_120\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_253_n_0\,
      I1 => \vga_b[0]_INST_0_i_254_n_0\,
      O => \vga_b[0]_INST_0_i_120_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_122\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_257_n_0\,
      I1 => \vga_b[0]_INST_0_i_258_n_0\,
      O => \vga_b[0]_INST_0_i_258_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_127\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_265_n_0\,
      I1 => \vga_b[0]_INST_0_i_266_n_0\,
      O => \vga_b[0]_INST_0_i_266_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_128\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_267_n_0\,
      I1 => \vga_b[0]_INST_0_i_268_n_0\,
      O => \vga_b[0]_INST_0_i_268_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_129\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_269_n_0\,
      I1 => \vga_b[0]_INST_0_i_270_n_0\,
      O => \vga_b[0]_INST_0_i_270_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_30_n_0\,
      I1 => \vga_b[0]_INST_0_i_31_n_0\,
      O => \vga_display/font_data\(4),
      S => sel(8)
    );
\vga_b[0]_INST_0_i_130\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_271_n_0\,
      I1 => \vga_b[0]_INST_0_i_272_n_0\,
      O => \vga_b[0]_INST_0_i_130_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_131\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_273_n_0\,
      I1 => \vga_b[0]_INST_0_i_274_n_0\,
      O => \vga_b[0]_INST_0_i_131_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_132\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_275_n_0\,
      I1 => \vga_b[0]_INST_0_i_276_n_0\,
      O => \vga_b[0]_INST_0_i_132_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_133\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_277_n_0\,
      I1 => \vga_b[0]_INST_0_i_278_n_0\,
      O => \vga_b[0]_INST_0_i_133_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g7_b3_n_0,
      I1 => g6_b3_n_0,
      I2 => sel(4),
      I3 => g5_b3_n_0,
      I4 => sel(3),
      I5 => g4_b3_n_0,
      O => \vga_b[0]_INST_0_i_134_n_0\
    );
\vga_b[0]_INST_0_i_135\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_279_n_0\,
      I1 => \vga_b[0]_INST_0_i_280_n_0\,
      O => \vga_b[0]_INST_0_i_135_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_136\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_281_n_0\,
      I1 => \vga_b[0]_INST_0_i_282_n_0\,
      O => \vga_b[0]_INST_0_i_136_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_137\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_283_n_0\,
      I1 => \vga_b[0]_INST_0_i_284_n_0\,
      O => \vga_b[0]_INST_0_i_137_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_138\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_285_n_0\,
      I1 => \vga_b[0]_INST_0_i_286_n_0\,
      O => \vga_b[0]_INST_0_i_138_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_139\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_287_n_0\,
      I1 => \vga_b[0]_INST_0_i_288_n_0\,
      O => \vga_b[0]_INST_0_i_139_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F8FFF8FF"
    )
        port map (
      I0 => \v_count_reg_n_0_[0]\,
      I1 => \v_count_reg_n_0_[1]\,
      I2 => \v_count_reg_n_0_[5]\,
      I3 => \v_count_reg_n_0_[9]\,
      I4 => \vga_b[0]_INST_0_i_32_n_0\,
      I5 => vs_i_2_n_0,
      O => \vga_b[0]_INST_0_i_14_n_0\
    );
\vga_b[0]_INST_0_i_141\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_291_n_0\,
      I1 => \vga_b[0]_INST_0_i_292_n_0\,
      O => \vga_b[0]_INST_0_i_292_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_142\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_293_n_0\,
      I1 => \vga_b[0]_INST_0_i_294_n_0\,
      O => \vga_b[0]_INST_0_i_294_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_143\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_295_n_0\,
      I1 => \vga_b[0]_INST_0_i_296_n_0\,
      O => \vga_b[0]_INST_0_i_296_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_144\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_297_n_0\,
      I1 => \vga_b[0]_INST_0_i_298_n_0\,
      O => \vga_b[0]_INST_0_i_144_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_145\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_299_n_0\,
      I1 => \vga_b[0]_INST_0_i_300_n_0\,
      O => \vga_b[0]_INST_0_i_145_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g55_b0_n_0,
      I1 => g54_b3_n_0,
      I2 => sel(4),
      I3 => g53_b3_n_0,
      I4 => sel(3),
      I5 => g52_b3_n_0,
      O => \vga_b[0]_INST_0_i_146_n_0\
    );
\vga_b[0]_INST_0_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g51_b3_n_0,
      I1 => g50_b3_n_0,
      I2 => sel(4),
      I3 => g49_b3_n_0,
      I4 => sel(3),
      I5 => g48_b3_n_0,
      O => \vga_b[0]_INST_0_i_147_n_0\
    );
\vga_b[0]_INST_0_i_148\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_301_n_0\,
      I1 => \vga_b[0]_INST_0_i_302_n_0\,
      O => \vga_b[0]_INST_0_i_148_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g11_b5_n_0,
      I1 => g10_b5_n_0,
      I2 => sel(4),
      I3 => g9_b5_n_0,
      I4 => sel(3),
      I5 => g8_b2_n_0,
      O => \vga_b[0]_INST_0_i_149_n_0\
    );
\vga_b[0]_INST_0_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g7_b3_n_0,
      I1 => g6_b5_n_0,
      I2 => sel(4),
      I3 => g5_b5_n_0,
      I4 => sel(3),
      I5 => g4_b5_n_0,
      O => \vga_b[0]_INST_0_i_150_n_0\
    );
\vga_b[0]_INST_0_i_151\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_303_n_0\,
      I1 => \vga_b[0]_INST_0_i_304_n_0\,
      O => \vga_b[0]_INST_0_i_151_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_152\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_305_n_0\,
      I1 => \vga_b[0]_INST_0_i_306_n_0\,
      O => \vga_b[0]_INST_0_i_152_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_153\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_307_n_0\,
      I1 => \vga_b[0]_INST_0_i_308_n_0\,
      O => \vga_b[0]_INST_0_i_153_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_154\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_309_n_0\,
      I1 => \vga_b[0]_INST_0_i_310_n_0\,
      O => \vga_b[0]_INST_0_i_154_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g47_b5_n_0,
      I1 => g46_b5_n_0,
      I2 => sel(4),
      I3 => g45_b5_n_0,
      I4 => sel(3),
      I5 => \vga_b[0]_INST_0_i_60_0\,
      O => \vga_b[0]_INST_0_i_156_n_0\
    );
\vga_b[0]_INST_0_i_157\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_313_n_0\,
      I1 => \vga_b[0]_INST_0_i_314_n_0\,
      O => \vga_b[0]_INST_0_i_157_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_158\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_315_n_0\,
      I1 => \vga_b[0]_INST_0_i_316_n_0\,
      O => \vga_b[0]_INST_0_i_158_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_159\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_317_n_0\,
      I1 => \vga_b[0]_INST_0_i_318_n_0\,
      O => \vga_b[0]_INST_0_i_159_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vga_b[0]_INST_0_i_34_n_0\,
      I1 => \vga_b[0]_INST_0_i_35_n_0\,
      O => \vga_b[0]_INST_0_i_35_0\,
      S => sel(7)
    );
\vga_b[0]_INST_0_i_160\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_319_n_0\,
      I1 => \vga_b[0]_INST_0_i_320_n_0\,
      O => \vga_b[0]_INST_0_i_160_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_161\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_321_n_0\,
      I1 => \vga_b[0]_INST_0_i_322_n_0\,
      O => \vga_b[0]_INST_0_i_161_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g55_b7_n_0,
      I1 => g54_b7_n_0,
      I2 => sel(4),
      I3 => g53_b5_n_0,
      I4 => sel(3),
      I5 => g52_b1_n_0,
      O => \vga_b[0]_INST_0_i_162_n_0\
    );
\vga_b[0]_INST_0_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g51_b5_n_0,
      I1 => g50_b4_n_0,
      I2 => sel(4),
      I3 => g49_b5_n_0,
      I4 => sel(3),
      I5 => \^v_count_reg[0]_18\,
      O => \vga_b[0]_INST_0_i_163_n_0\
    );
\vga_b[0]_INST_0_i_164\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_323_n_0\,
      I1 => \vga_b[0]_INST_0_i_324_n_0\,
      O => \vga_b[0]_INST_0_i_164_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_165\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_325_n_0\,
      I1 => \vga_b[0]_INST_0_i_326_n_0\,
      O => \vga_b[0]_INST_0_i_165_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_166\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_327_n_0\,
      I1 => \vga_b[0]_INST_0_i_328_n_0\,
      O => \vga_b[0]_INST_0_i_166_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_167\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_329_n_0\,
      I1 => \vga_b[0]_INST_0_i_330_n_0\,
      O => \vga_b[0]_INST_0_i_167_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_168\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_331_n_0\,
      I1 => \vga_b[0]_INST_0_i_332_n_0\,
      O => \vga_b[0]_INST_0_i_168_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_169\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_333_n_0\,
      I1 => \vga_b[0]_INST_0_i_334_n_0\,
      O => \vga_b[0]_INST_0_i_169_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_170\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_335_n_0\,
      I1 => \vga_b[0]_INST_0_i_336_n_0\,
      O => \vga_b[0]_INST_0_i_170_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_171\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_337_n_0\,
      I1 => \vga_b[0]_INST_0_i_338_n_0\,
      O => \vga_b[0]_INST_0_i_171_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_172\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_339_n_0\,
      I1 => \vga_b[0]_INST_0_i_340_n_0\,
      O => \vga_b[0]_INST_0_i_172_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_173\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_341_n_0\,
      I1 => \vga_b[0]_INST_0_i_342_n_0\,
      O => \vga_b[0]_INST_0_i_173_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_174\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_343_n_0\,
      I1 => \vga_b[0]_INST_0_i_344_n_0\,
      O => \vga_b[0]_INST_0_i_174_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_175\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_345_n_0\,
      I1 => \vga_b[0]_INST_0_i_346_n_0\,
      O => \vga_b[0]_INST_0_i_175_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_176\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_347_n_0\,
      I1 => \vga_b[0]_INST_0_i_348_n_0\,
      O => \vga_b[0]_INST_0_i_176_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_177\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_349_n_0\,
      I1 => \vga_b[0]_INST_0_i_350_n_0\,
      O => \vga_b[0]_INST_0_i_177_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g55_b7_n_0,
      I1 => g54_b3_n_0,
      I2 => sel(4),
      I3 => g53_b4_n_0,
      I4 => sel(3),
      I5 => g52_b4_n_0,
      O => \vga_b[0]_INST_0_i_178_n_0\
    );
\vga_b[0]_INST_0_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g51_b4_n_0,
      I1 => g50_b4_n_0,
      I2 => sel(4),
      I3 => g49_b4_n_0,
      I4 => sel(3),
      I5 => g48_b3_n_0,
      O => \vga_b[0]_INST_0_i_179_n_0\
    );
\vga_b[0]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vga_b[0]_INST_0_i_38_n_0\,
      I1 => \vga_b[0]_INST_0_i_39_n_0\,
      O => \vga_b[0]_INST_0_i_39_0\,
      S => sel(7)
    );
\vga_b[0]_INST_0_i_180\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b2_n_0,
      I1 => g13_b2_n_0,
      O => \vga_b[0]_INST_0_i_180_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_181\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b2_n_0,
      I1 => g15_b2_n_0,
      O => \vga_b[0]_INST_0_i_181_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_182\: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b2_n_0,
      I1 => g5_b2_n_0,
      O => \vga_b[0]_INST_0_i_182_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_183\: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b2_n_0,
      I1 => g7_b2_n_0,
      O => \vga_b[0]_INST_0_i_183_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_184\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b2_n_0,
      I1 => g1_b2_n_0,
      O => \vga_b[0]_INST_0_i_184_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_185\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b2_n_0,
      I1 => g3_b2_n_0,
      O => \vga_b[0]_INST_0_i_185_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_186\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b2_n_0,
      I1 => g29_b2_n_0,
      O => \vga_b[0]_INST_0_i_186_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_187\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b2_n_0,
      I1 => g31_b2_n_0,
      O => \vga_b[0]_INST_0_i_187_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_188\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b2_n_0,
      I1 => g25_b2_n_0,
      O => \vga_b[0]_INST_0_i_188_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_189\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b2_n_0,
      I1 => g27_b2_n_0,
      O => \vga_b[0]_INST_0_i_189_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_190\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b2_n_0,
      I1 => g21_b2_n_0,
      O => \vga_b[0]_INST_0_i_190_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_191\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b2_n_0,
      I1 => g23_b2_n_0,
      O => \vga_b[0]_INST_0_i_191_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_192\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b2_n_0,
      I1 => g17_b2_n_0,
      O => g17_b2_0,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_194\: unisim.vcomponents.MUXF7
     port map (
      I0 => g40_b2_n_0,
      I1 => g41_b2_n_0,
      O => \vga_b[0]_INST_0_i_194_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_195\: unisim.vcomponents.MUXF7
     port map (
      I0 => g42_b2_n_0,
      I1 => g43_b2_n_0,
      O => \vga_b[0]_INST_0_i_195_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_196\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b2_n_0,
      I1 => g37_b2_n_0,
      O => \vga_b[0]_INST_0_i_196_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_197\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b2_n_0,
      I1 => g39_b2_n_0,
      O => \vga_b[0]_INST_0_i_197_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_198\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b2_n_0,
      I1 => g33_b2_n_0,
      O => \vga_b[0]_INST_0_i_198_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_199\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b2_n_0,
      I1 => g35_b2_n_0,
      O => \vga_b[0]_INST_0_i_199_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_200\: unisim.vcomponents.MUXF7
     port map (
      I0 => g60_b2_n_0,
      I1 => g61_b2_n_0,
      O => \vga_b[0]_INST_0_i_200_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_201\: unisim.vcomponents.MUXF7
     port map (
      I0 => g62_b2_n_0,
      I1 => g63_b2_n_0,
      O => \vga_b[0]_INST_0_i_201_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_202\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b2_n_0,
      I1 => g57_b2_n_0,
      O => \vga_b[0]_INST_0_i_202_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_203\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b2_n_0,
      I1 => g59_b2_n_0,
      O => \vga_b[0]_INST_0_i_203_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_204\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b7_n_0,
      I1 => g13_b7_n_0,
      O => \vga_b[0]_INST_0_i_204_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_205\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b7_n_0,
      I1 => g15_b7_n_0,
      O => \vga_b[0]_INST_0_i_205_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_206\: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b7_n_0,
      I1 => g5_b7_n_0,
      O => \vga_b[0]_INST_0_i_206_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_207\: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b7_n_0,
      I1 => g7_b7_n_0,
      O => \vga_b[0]_INST_0_i_207_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_208\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b7_n_0,
      I1 => g1_b7_n_0,
      O => \vga_b[0]_INST_0_i_208_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_209\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b7_n_0,
      I1 => g3_b7_n_0,
      O => \vga_b[0]_INST_0_i_209_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_210\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b7_n_0,
      I1 => g29_b7_n_0,
      O => \vga_b[0]_INST_0_i_210_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_211\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b7_n_0,
      I1 => g31_b7_n_0,
      O => \vga_b[0]_INST_0_i_211_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_212\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b7_n_0,
      I1 => g25_b7_n_0,
      O => \vga_b[0]_INST_0_i_212_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_213\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b7_n_0,
      I1 => g27_b7_n_0,
      O => \vga_b[0]_INST_0_i_213_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_214\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b7_n_0,
      I1 => g21_b7_n_0,
      O => \vga_b[0]_INST_0_i_214_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_215\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b7_n_0,
      I1 => g23_b7_n_0,
      O => \vga_b[0]_INST_0_i_215_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_216\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b7_n_0,
      I1 => g17_b7_n_0,
      O => \vga_b[0]_INST_0_i_216_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_217\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b7_n_0,
      I1 => g19_b7_n_0,
      O => \vga_b[0]_INST_0_i_217_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_218\: unisim.vcomponents.MUXF7
     port map (
      I0 => g40_b7_n_0,
      I1 => g41_b7_n_0,
      O => \vga_b[0]_INST_0_i_218_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_219\: unisim.vcomponents.MUXF7
     port map (
      I0 => g42_b7_n_0,
      I1 => g43_b7_n_0,
      O => \vga_b[0]_INST_0_i_219_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vga_b[0]_INST_0_i_46_n_0\,
      I1 => \vga_b[0]_INST_0_i_47_n_0\,
      O => \vga_b[0]_INST_0_i_47_0\,
      S => sel(7)
    );
\vga_b[0]_INST_0_i_220\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b7_n_0,
      I1 => g37_b7_n_0,
      O => \vga_b[0]_INST_0_i_220_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_221\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b7_n_0,
      I1 => g39_b7_n_0,
      O => \vga_b[0]_INST_0_i_221_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_222\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b7_n_0,
      I1 => g33_b7_n_0,
      O => \vga_b[0]_INST_0_i_222_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_223\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b7_n_0,
      I1 => g35_b7_n_0,
      O => \vga_b[0]_INST_0_i_223_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_224\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b7_n_0,
      I1 => g57_b7_n_0,
      O => \vga_b[0]_INST_0_i_224_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_225\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b7_n_0,
      I1 => g59_b7_n_0,
      O => \vga_b[0]_INST_0_i_225_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_227\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b0_n_0,
      I1 => g1_b0_n_0,
      O => g1_b0_0,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_228\: unisim.vcomponents.MUXF7
     port map (
      I0 => g60_b0_n_0,
      I1 => g61_b0_n_0,
      O => \vga_b[0]_INST_0_i_228_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_229\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b1_n_0,
      I1 => g13_b1_n_0,
      O => \vga_b[0]_INST_0_i_229_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_230\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b1_n_0,
      I1 => g15_b1_n_0,
      O => \vga_b[0]_INST_0_i_230_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_231\: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b1_n_0,
      I1 => g5_b1_n_0,
      O => \vga_b[0]_INST_0_i_231_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_232\: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b1_n_0,
      I1 => g7_b1_n_0,
      O => \vga_b[0]_INST_0_i_232_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_233\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b1_n_0,
      I1 => g1_b1_n_0,
      O => g1_b1_0,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_235\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b1_n_0,
      I1 => g29_b1_n_0,
      O => \vga_b[0]_INST_0_i_235_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_236\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b1_n_0,
      I1 => g31_b1_n_0,
      O => \vga_b[0]_INST_0_i_236_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_237\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b1_n_0,
      I1 => g25_b1_n_0,
      O => \vga_b[0]_INST_0_i_237_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_238\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b1_n_0,
      I1 => g27_b1_n_0,
      O => \vga_b[0]_INST_0_i_238_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_239\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b1_n_0,
      I1 => g21_b1_n_0,
      O => \vga_b[0]_INST_0_i_239_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_240\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b1_n_0,
      I1 => g23_b1_n_0,
      O => \vga_b[0]_INST_0_i_240_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_241\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b1_n_0,
      I1 => g17_b1_n_0,
      O => \vga_b[0]_INST_0_i_241_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_242\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b1_n_0,
      I1 => g19_b1_n_0,
      O => \vga_b[0]_INST_0_i_242_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_243\: unisim.vcomponents.MUXF7
     port map (
      I0 => g40_b1_n_0,
      I1 => g41_b1_n_0,
      O => \vga_b[0]_INST_0_i_243_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_244\: unisim.vcomponents.MUXF7
     port map (
      I0 => g42_b1_n_0,
      I1 => g43_b1_n_0,
      O => \vga_b[0]_INST_0_i_244_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_245\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b1_n_0,
      I1 => g37_b1_n_0,
      O => \vga_b[0]_INST_0_i_245_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_246\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b1_n_0,
      I1 => g39_b1_n_0,
      O => \vga_b[0]_INST_0_i_246_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_247\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b1_n_0,
      I1 => g33_b1_n_0,
      O => \vga_b[0]_INST_0_i_247_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_248\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b1_n_0,
      I1 => g35_b1_n_0,
      O => \vga_b[0]_INST_0_i_248_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_249\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b1_n_0,
      I1 => g57_b1_n_0,
      O => \vga_b[0]_INST_0_i_249_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_250\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b1_n_0,
      I1 => g59_b1_n_0,
      O => \vga_b[0]_INST_0_i_250_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_251\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b6_n_0,
      I1 => g13_b6_n_0,
      O => \vga_b[0]_INST_0_i_251_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_252\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b6_n_0,
      I1 => g15_b6_n_0,
      O => \vga_b[0]_INST_0_i_252_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_253\: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b6_n_0,
      I1 => g5_b6_n_0,
      O => \vga_b[0]_INST_0_i_253_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_254\: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b6_n_0,
      I1 => g7_b6_n_0,
      O => \vga_b[0]_INST_0_i_254_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_255\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b6_n_0,
      I1 => g1_b6_n_0,
      O => g1_b6_0,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_257\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b6_n_0,
      I1 => g29_b6_n_0,
      O => \vga_b[0]_INST_0_i_257_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_258\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b6_n_0,
      I1 => g31_b6_n_0,
      O => \vga_b[0]_INST_0_i_258_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_259\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b6_n_0,
      I1 => g25_b6_n_0,
      O => g25_b6_0,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vga_b[0]_INST_0_i_54_n_0\,
      I1 => \vga_b[0]_INST_0_i_55_n_0\,
      O => \vga_b[0]_INST_0_i_55_0\,
      S => sel(7)
    );
\vga_b[0]_INST_0_i_261\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b6_n_0,
      I1 => g21_b6_n_0,
      O => g21_b6_0,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_263\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b6_n_0,
      I1 => g17_b6_n_0,
      O => g17_b6_0,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_265\: unisim.vcomponents.MUXF7
     port map (
      I0 => g40_b6_n_0,
      I1 => g41_b6_n_0,
      O => \vga_b[0]_INST_0_i_265_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_266\: unisim.vcomponents.MUXF7
     port map (
      I0 => g42_b6_n_0,
      I1 => g43_b6_n_0,
      O => \vga_b[0]_INST_0_i_266_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_267\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b6_n_0,
      I1 => g37_b6_n_0,
      O => \vga_b[0]_INST_0_i_267_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_268\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b6_n_0,
      I1 => g39_b6_n_0,
      O => \vga_b[0]_INST_0_i_268_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_269\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b6_n_0,
      I1 => g33_b6_n_0,
      O => \vga_b[0]_INST_0_i_269_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_270\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b6_n_0,
      I1 => g35_b6_n_0,
      O => \vga_b[0]_INST_0_i_270_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_271\: unisim.vcomponents.MUXF7
     port map (
      I0 => g60_b6_n_0,
      I1 => g61_b6_n_0,
      O => \vga_b[0]_INST_0_i_271_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_272\: unisim.vcomponents.MUXF7
     port map (
      I0 => g62_b6_n_0,
      I1 => g63_b6_n_0,
      O => \vga_b[0]_INST_0_i_272_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_273\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b6_n_0,
      I1 => g57_b6_n_0,
      O => \vga_b[0]_INST_0_i_273_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_274\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b6_n_0,
      I1 => g59_b6_n_0,
      O => \vga_b[0]_INST_0_i_274_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_275\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b3_n_0,
      I1 => g13_b3_n_0,
      O => \vga_b[0]_INST_0_i_275_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_276\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b3_n_0,
      I1 => g15_b3_n_0,
      O => \vga_b[0]_INST_0_i_276_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_277\: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b3_n_0,
      I1 => g9_b3_n_0,
      O => \vga_b[0]_INST_0_i_277_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_278\: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b3_n_0,
      I1 => g11_b3_n_0,
      O => \vga_b[0]_INST_0_i_278_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_279\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b3_n_0,
      I1 => g1_b3_n_0,
      O => \vga_b[0]_INST_0_i_279_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vga_b[0]_INST_0_i_58_n_0\,
      I1 => \vga_b[0]_INST_0_i_59_n_0\,
      O => \vga_b[0]_INST_0_i_28_n_0\,
      S => sel(7)
    );
\vga_b[0]_INST_0_i_280\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b3_n_0,
      I1 => g3_b3_n_0,
      O => \vga_b[0]_INST_0_i_280_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_281\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b3_n_0,
      I1 => g29_b3_n_0,
      O => \vga_b[0]_INST_0_i_281_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_282\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b3_n_0,
      I1 => g31_b3_n_0,
      O => \vga_b[0]_INST_0_i_282_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_283\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b3_n_0,
      I1 => g25_b3_n_0,
      O => \vga_b[0]_INST_0_i_283_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_284\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b3_n_0,
      I1 => g27_b3_n_0,
      O => \vga_b[0]_INST_0_i_284_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_285\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b3_n_0,
      I1 => g21_b3_n_0,
      O => \vga_b[0]_INST_0_i_285_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_286\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b3_n_0,
      I1 => g23_b3_n_0,
      O => \vga_b[0]_INST_0_i_286_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_287\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b3_n_0,
      I1 => g17_b3_n_0,
      O => \vga_b[0]_INST_0_i_287_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_288\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b3_n_0,
      I1 => g19_b3_n_0,
      O => \vga_b[0]_INST_0_i_288_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vga_b[0]_INST_0_i_60_n_0\,
      I1 => \vga_b[0]_INST_0_i_61_n_0\,
      O => \vga_b[0]_INST_0_i_29_n_0\,
      S => sel(7)
    );
\vga_b[0]_INST_0_i_290\: unisim.vcomponents.MUXF7
     port map (
      I0 => g46_b3_n_0,
      I1 => g47_b3_n_0,
      O => g47_b3_0,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_291\: unisim.vcomponents.MUXF7
     port map (
      I0 => g40_b3_n_0,
      I1 => g41_b3_n_0,
      O => \vga_b[0]_INST_0_i_291_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_292\: unisim.vcomponents.MUXF7
     port map (
      I0 => g42_b3_n_0,
      I1 => g43_b3_n_0,
      O => \vga_b[0]_INST_0_i_292_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_293\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b3_n_0,
      I1 => g37_b3_n_0,
      O => \vga_b[0]_INST_0_i_293_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_294\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b3_n_0,
      I1 => g39_b3_n_0,
      O => \vga_b[0]_INST_0_i_294_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_295\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b3_n_0,
      I1 => g33_b3_n_0,
      O => \vga_b[0]_INST_0_i_295_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_296\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b3_n_0,
      I1 => g35_b3_n_0,
      O => \vga_b[0]_INST_0_i_296_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_297\: unisim.vcomponents.MUXF7
     port map (
      I0 => g60_b3_n_0,
      I1 => g61_b3_n_0,
      O => \vga_b[0]_INST_0_i_297_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_298\: unisim.vcomponents.MUXF7
     port map (
      I0 => g62_b3_n_0,
      I1 => g63_b3_n_0,
      O => \vga_b[0]_INST_0_i_298_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_299\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b3_n_0,
      I1 => g57_b3_n_0,
      O => \vga_b[0]_INST_0_i_299_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30053F0530F53FF5"
    )
        port map (
      I0 => \vga_r[3]\(1),
      I1 => \vga_r[3]\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \vga_display/font_data\(5),
      I5 => \vga_display/font_data\(4),
      O => \vga_b[0]_INST_0_i_3_n_0\
    );
\vga_b[0]_INST_0_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vga_b[0]_INST_0_i_62_n_0\,
      I1 => \vga_b[0]_INST_0_i_63_n_0\,
      O => \vga_b[0]_INST_0_i_30_n_0\,
      S => sel(7)
    );
\vga_b[0]_INST_0_i_300\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b3_n_0,
      I1 => g59_b3_n_0,
      O => \vga_b[0]_INST_0_i_300_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_301\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b5_n_0,
      I1 => g13_b5_n_0,
      O => \vga_b[0]_INST_0_i_301_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_302\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b5_n_0,
      I1 => g15_b5_n_0,
      O => \vga_b[0]_INST_0_i_302_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_303\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b5_n_0,
      I1 => g1_b5_n_0,
      O => \vga_b[0]_INST_0_i_303_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_304\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b5_n_0,
      I1 => g3_b5_n_0,
      O => \vga_b[0]_INST_0_i_304_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_305\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b5_n_0,
      I1 => g29_b5_n_0,
      O => \vga_b[0]_INST_0_i_305_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_306\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b5_n_0,
      I1 => g31_b5_n_0,
      O => \vga_b[0]_INST_0_i_306_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_307\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b5_n_0,
      I1 => g25_b5_n_0,
      O => \vga_b[0]_INST_0_i_307_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_308\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b5_n_0,
      I1 => g27_b5_n_0,
      O => \vga_b[0]_INST_0_i_308_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_309\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b5_n_0,
      I1 => g21_b5_n_0,
      O => \vga_b[0]_INST_0_i_309_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vga_b[0]_INST_0_i_64_n_0\,
      I1 => \vga_b[0]_INST_0_i_65_n_0\,
      O => \vga_b[0]_INST_0_i_31_n_0\,
      S => sel(7)
    );
\vga_b[0]_INST_0_i_310\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b5_n_0,
      I1 => g23_b5_n_0,
      O => \vga_b[0]_INST_0_i_310_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_312\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b5_n_0,
      I1 => g19_b5_n_0,
      O => g19_b5_0,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_313\: unisim.vcomponents.MUXF7
     port map (
      I0 => g40_b5_n_0,
      I1 => g41_b5_n_0,
      O => \vga_b[0]_INST_0_i_313_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_314\: unisim.vcomponents.MUXF7
     port map (
      I0 => g42_b5_n_0,
      I1 => g43_b5_n_0,
      O => \vga_b[0]_INST_0_i_314_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_315\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b5_n_0,
      I1 => g37_b5_n_0,
      O => \vga_b[0]_INST_0_i_315_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_316\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b5_n_0,
      I1 => g39_b5_n_0,
      O => \vga_b[0]_INST_0_i_316_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_317\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b5_n_0,
      I1 => g33_b5_n_0,
      O => \vga_b[0]_INST_0_i_317_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_318\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b5_n_0,
      I1 => g35_b5_n_0,
      O => \vga_b[0]_INST_0_i_318_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_319\: unisim.vcomponents.MUXF7
     port map (
      I0 => g60_b5_n_0,
      I1 => g61_b5_n_0,
      O => \vga_b[0]_INST_0_i_319_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \v_count_reg_n_0_[5]\,
      I1 => \v_count_reg_n_0_[8]\,
      I2 => \v_count_reg_n_0_[7]\,
      I3 => \v_count_reg_n_0_[6]\,
      O => \vga_b[0]_INST_0_i_32_n_0\
    );
\vga_b[0]_INST_0_i_320\: unisim.vcomponents.MUXF7
     port map (
      I0 => g62_b5_n_0,
      I1 => g63_b5_n_0,
      O => \vga_b[0]_INST_0_i_320_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_321\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b5_n_0,
      I1 => g57_b5_n_0,
      O => \vga_b[0]_INST_0_i_321_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_322\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b5_n_0,
      I1 => g59_b5_n_0,
      O => \vga_b[0]_INST_0_i_322_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_323\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b4_n_0,
      I1 => g13_b4_n_0,
      O => \vga_b[0]_INST_0_i_323_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_324\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b4_n_0,
      I1 => g15_b4_n_0,
      O => \vga_b[0]_INST_0_i_324_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_325\: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b4_n_0,
      I1 => g9_b4_n_0,
      O => \vga_b[0]_INST_0_i_325_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_326\: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b4_n_0,
      I1 => g11_b4_n_0,
      O => \vga_b[0]_INST_0_i_326_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_327\: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b4_n_0,
      I1 => g5_b4_n_0,
      O => \vga_b[0]_INST_0_i_327_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_328\: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b4_n_0,
      I1 => g7_b4_n_0,
      O => \vga_b[0]_INST_0_i_328_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_329\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b4_n_0,
      I1 => g1_b4_n_0,
      O => \vga_b[0]_INST_0_i_329_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_330\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b4_n_0,
      I1 => g3_b4_n_0,
      O => \vga_b[0]_INST_0_i_330_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_331\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b4_n_0,
      I1 => g29_b4_n_0,
      O => \vga_b[0]_INST_0_i_331_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_332\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b4_n_0,
      I1 => g31_b4_n_0,
      O => \vga_b[0]_INST_0_i_332_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_333\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b4_n_0,
      I1 => g25_b4_n_0,
      O => \vga_b[0]_INST_0_i_333_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_334\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b4_n_0,
      I1 => g27_b4_n_0,
      O => \vga_b[0]_INST_0_i_334_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_335\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b4_n_0,
      I1 => g21_b4_n_0,
      O => \vga_b[0]_INST_0_i_335_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_336\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b4_n_0,
      I1 => g23_b4_n_0,
      O => \vga_b[0]_INST_0_i_336_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_337\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b4_n_0,
      I1 => g17_b4_n_0,
      O => \vga_b[0]_INST_0_i_337_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_338\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b4_n_0,
      I1 => g19_b4_n_0,
      O => \vga_b[0]_INST_0_i_338_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_339\: unisim.vcomponents.MUXF7
     port map (
      I0 => g44_b4_n_0,
      I1 => g45_b4_n_0,
      O => \vga_b[0]_INST_0_i_339_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_68_n_0\,
      I1 => \vga_b[0]_INST_0_i_69_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_70_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_71_n_0\,
      O => \vga_b[0]_INST_0_i_34_n_0\
    );
\vga_b[0]_INST_0_i_340\: unisim.vcomponents.MUXF7
     port map (
      I0 => g46_b4_n_0,
      I1 => g47_b4_n_0,
      O => \vga_b[0]_INST_0_i_340_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_341\: unisim.vcomponents.MUXF7
     port map (
      I0 => g40_b4_n_0,
      I1 => g41_b4_n_0,
      O => \vga_b[0]_INST_0_i_341_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_342\: unisim.vcomponents.MUXF7
     port map (
      I0 => g42_b4_n_0,
      I1 => g43_b4_n_0,
      O => \vga_b[0]_INST_0_i_342_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_343\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b4_n_0,
      I1 => g37_b4_n_0,
      O => \vga_b[0]_INST_0_i_343_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_344\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b4_n_0,
      I1 => g39_b4_n_0,
      O => \vga_b[0]_INST_0_i_344_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_345\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b4_n_0,
      I1 => g33_b4_n_0,
      O => \vga_b[0]_INST_0_i_345_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_346\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b4_n_0,
      I1 => g35_b4_n_0,
      O => \vga_b[0]_INST_0_i_346_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_347\: unisim.vcomponents.MUXF7
     port map (
      I0 => g60_b4_n_0,
      I1 => g61_b4_n_0,
      O => \vga_b[0]_INST_0_i_347_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_348\: unisim.vcomponents.MUXF7
     port map (
      I0 => g62_b4_n_0,
      I1 => g63_b4_n_0,
      O => \vga_b[0]_INST_0_i_348_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_349\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b4_n_0,
      I1 => g57_b4_n_0,
      O => \vga_b[0]_INST_0_i_349_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_72_n_0\,
      I1 => \vga_b[0]_INST_0_i_73_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_74_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_16_0\,
      O => \vga_b[0]_INST_0_i_35_n_0\
    );
\vga_b[0]_INST_0_i_350\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b4_n_0,
      I1 => g59_b4_n_0,
      O => \vga_b[0]_INST_0_i_350_n_0\,
      S => sel(3)
    );
\vga_b[0]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_80_n_0\,
      I1 => \vga_b[0]_INST_0_i_81_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_82_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_83_n_0\,
      O => \vga_b[0]_INST_0_i_83_0\
    );
\vga_b[0]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_84_n_0\,
      I1 => \vga_b[0]_INST_0_i_85_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_86_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_87_n_0\,
      O => \vga_b[0]_INST_0_i_38_n_0\
    );
\vga_b[0]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_88_n_0\,
      I1 => \vga_b[0]_INST_0_i_89_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_90_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_91_n_0\,
      O => \vga_b[0]_INST_0_i_39_n_0\
    );
\vga_b[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111115"
    )
        port map (
      I0 => h_count_reg(6),
      I1 => h_count_reg(4),
      I2 => h_count_reg(2),
      I3 => display_data_reg_0_63_0_2_i_26_n_0,
      I4 => h_count_reg(3),
      I5 => h_count_reg(5),
      O => \^h_count_reg[6]_0\
    );
\vga_b[0]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_96_n_0\,
      I1 => \vga_b[0]_INST_0_i_97_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_98_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_19\,
      O => \vga_b[0]_INST_0_i_99_0\
    );
\vga_b[0]_INST_0_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_101_n_0\,
      I1 => sel(6),
      I2 => \vga_b[0]_INST_0_i_102_n_0\,
      I3 => sel(5),
      I4 => \vga_b[0]_INST_0_i_103_n_0\,
      O => \vga_b[0]_INST_0_i_103_0\
    );
\vga_b[0]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_104_n_0\,
      I1 => \vga_b[0]_INST_0_i_105_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_106_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_22_0\,
      O => \vga_b[0]_INST_0_i_46_n_0\
    );
\vga_b[0]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_108_n_0\,
      I1 => \vga_b[0]_INST_0_i_109_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_110_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_111_n_0\,
      O => \vga_b[0]_INST_0_i_47_n_0\
    );
\vga_b[0]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_116_n_0\,
      I1 => \vga_b[0]_INST_0_i_117_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_82_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_83_n_0\,
      O => \vga_b[0]_INST_0_i_83_1\
    );
\vga_b[0]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8088"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^h_count_reg[6]_0\,
      I4 => \vga_b[0]_INST_0_i_14_n_0\,
      O => \^h_count_reg[8]_1\
    );
\vga_b[0]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_118_n_0\,
      I1 => \vga_b[0]_INST_0_i_119_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_120_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_24\,
      O => \vga_b[0]_INST_0_i_121\
    );
\vga_b[0]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_130_n_0\,
      I1 => \vga_b[0]_INST_0_i_131_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_98_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_19\,
      O => \vga_b[0]_INST_0_i_99\
    );
\vga_b[0]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_132_n_0\,
      I1 => \vga_b[0]_INST_0_i_133_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_134_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_135_n_0\,
      O => \vga_b[0]_INST_0_i_54_n_0\
    );
\vga_b[0]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_136_n_0\,
      I1 => \vga_b[0]_INST_0_i_137_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_138_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_139_n_0\,
      O => \vga_b[0]_INST_0_i_55_n_0\
    );
\vga_b[0]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_144_n_0\,
      I1 => \vga_b[0]_INST_0_i_145_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_146_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_147_n_0\,
      O => \vga_b[0]_INST_0_i_147_0\
    );
\vga_b[0]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_148_n_0\,
      I1 => \vga_b[0]_INST_0_i_149_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_150_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_151_n_0\,
      O => \vga_b[0]_INST_0_i_58_n_0\
    );
\vga_b[0]_INST_0_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_152_n_0\,
      I1 => \vga_b[0]_INST_0_i_153_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_154_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_28_0\,
      O => \vga_b[0]_INST_0_i_59_n_0\
    );
\vga_b[0]_INST_0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_156_n_0\,
      I1 => \vga_b[0]_INST_0_i_157_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_158_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_159_n_0\,
      O => \vga_b[0]_INST_0_i_60_n_0\
    );
\vga_b[0]_INST_0_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_160_n_0\,
      I1 => \vga_b[0]_INST_0_i_161_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_162_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_163_n_0\,
      O => \vga_b[0]_INST_0_i_61_n_0\
    );
\vga_b[0]_INST_0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_164_n_0\,
      I1 => \vga_b[0]_INST_0_i_165_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_166_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_167_n_0\,
      O => \vga_b[0]_INST_0_i_62_n_0\
    );
\vga_b[0]_INST_0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_168_n_0\,
      I1 => \vga_b[0]_INST_0_i_169_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_170_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_171_n_0\,
      O => \vga_b[0]_INST_0_i_63_n_0\
    );
\vga_b[0]_INST_0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_172_n_0\,
      I1 => \vga_b[0]_INST_0_i_173_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_174_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_175_n_0\,
      O => \vga_b[0]_INST_0_i_64_n_0\
    );
\vga_b[0]_INST_0_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_176_n_0\,
      I1 => \vga_b[0]_INST_0_i_177_n_0\,
      I2 => sel(6),
      I3 => \vga_b[0]_INST_0_i_178_n_0\,
      I4 => sel(5),
      I5 => \vga_b[0]_INST_0_i_179_n_0\,
      O => \vga_b[0]_INST_0_i_65_n_0\
    );
\vga_b[0]_INST_0_i_68\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_180_n_0\,
      I1 => \vga_b[0]_INST_0_i_181_n_0\,
      O => \vga_b[0]_INST_0_i_68_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g11_b2_n_0,
      I1 => g10_b2_n_0,
      I2 => sel(4),
      I3 => g9_b2_n_0,
      I4 => sel(3),
      I5 => g8_b2_n_0,
      O => \vga_b[0]_INST_0_i_69_n_0\
    );
\vga_b[0]_INST_0_i_70\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_182_n_0\,
      I1 => \vga_b[0]_INST_0_i_183_n_0\,
      O => \vga_b[0]_INST_0_i_70_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_71\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_184_n_0\,
      I1 => \vga_b[0]_INST_0_i_185_n_0\,
      O => \vga_b[0]_INST_0_i_71_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_72\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_186_n_0\,
      I1 => \vga_b[0]_INST_0_i_187_n_0\,
      O => \vga_b[0]_INST_0_i_72_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_73\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_188_n_0\,
      I1 => \vga_b[0]_INST_0_i_189_n_0\,
      O => \vga_b[0]_INST_0_i_73_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_74\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_190_n_0\,
      I1 => \vga_b[0]_INST_0_i_191_n_0\,
      O => \vga_b[0]_INST_0_i_74_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_77\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_194_n_0\,
      I1 => \vga_b[0]_INST_0_i_195_n_0\,
      O => \vga_b[0]_INST_0_i_195_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_78\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_196_n_0\,
      I1 => \vga_b[0]_INST_0_i_197_n_0\,
      O => \vga_b[0]_INST_0_i_197_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_79\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_198_n_0\,
      I1 => \vga_b[0]_INST_0_i_199_n_0\,
      O => \vga_b[0]_INST_0_i_199_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_80\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_200_n_0\,
      I1 => \vga_b[0]_INST_0_i_201_n_0\,
      O => \vga_b[0]_INST_0_i_80_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_81\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_202_n_0\,
      I1 => \vga_b[0]_INST_0_i_203_n_0\,
      O => \vga_b[0]_INST_0_i_81_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g55_b0_n_0,
      I1 => g54_b0_n_0,
      I2 => sel(4),
      I3 => g53_b1_n_0,
      I4 => sel(3),
      I5 => g52_b1_n_0,
      O => \vga_b[0]_INST_0_i_82_n_0\
    );
\vga_b[0]_INST_0_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g51_b1_n_0,
      I1 => g50_b1_n_0,
      I2 => sel(4),
      I3 => g49_b1_n_0,
      I4 => sel(3),
      I5 => g48_b0_n_0,
      O => \vga_b[0]_INST_0_i_83_n_0\
    );
\vga_b[0]_INST_0_i_84\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_204_n_0\,
      I1 => \vga_b[0]_INST_0_i_205_n_0\,
      O => \vga_b[0]_INST_0_i_84_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g11_b7_n_0,
      I1 => \^v_count_reg[0]_7\,
      I2 => sel(4),
      I3 => g9_b7_n_0,
      I4 => sel(3),
      I5 => g8_b7_n_0,
      O => \vga_b[0]_INST_0_i_85_n_0\
    );
\vga_b[0]_INST_0_i_86\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_206_n_0\,
      I1 => \vga_b[0]_INST_0_i_207_n_0\,
      O => \vga_b[0]_INST_0_i_86_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_87\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_208_n_0\,
      I1 => \vga_b[0]_INST_0_i_209_n_0\,
      O => \vga_b[0]_INST_0_i_87_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_88\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_210_n_0\,
      I1 => \vga_b[0]_INST_0_i_211_n_0\,
      O => \vga_b[0]_INST_0_i_88_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_89\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_212_n_0\,
      I1 => \vga_b[0]_INST_0_i_213_n_0\,
      O => \vga_b[0]_INST_0_i_89_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_90\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_214_n_0\,
      I1 => \vga_b[0]_INST_0_i_215_n_0\,
      O => \vga_b[0]_INST_0_i_90_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_91\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_216_n_0\,
      I1 => \vga_b[0]_INST_0_i_217_n_0\,
      O => \vga_b[0]_INST_0_i_91_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_93\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_218_n_0\,
      I1 => \vga_b[0]_INST_0_i_219_n_0\,
      O => \vga_b[0]_INST_0_i_219_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_94\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_220_n_0\,
      I1 => \vga_b[0]_INST_0_i_221_n_0\,
      O => \vga_b[0]_INST_0_i_221_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_95\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_222_n_0\,
      I1 => \vga_b[0]_INST_0_i_223_n_0\,
      O => \vga_b[0]_INST_0_i_223_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g63_b7_n_0,
      I1 => g53_b7_n_0,
      I2 => sel(4),
      I3 => g61_b7_n_0,
      I4 => sel(3),
      I5 => g60_b7_n_0,
      O => \vga_b[0]_INST_0_i_96_n_0\
    );
\vga_b[0]_INST_0_i_97\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_224_n_0\,
      I1 => \vga_b[0]_INST_0_i_225_n_0\,
      O => \vga_b[0]_INST_0_i_97_n_0\,
      S => sel(4)
    );
\vga_b[0]_INST_0_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g55_b7_n_0,
      I1 => g54_b7_n_0,
      I2 => sel(4),
      I3 => g53_b7_n_0,
      I4 => sel(3),
      I5 => g52_b7_n_0,
      O => \vga_b[0]_INST_0_i_98_n_0\
    );
vs_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \v_count_reg_n_0_[1]\,
      I1 => \v_count_reg_n_0_[9]\,
      I2 => \v_count_reg_n_0_[5]\,
      I3 => vs_i_2_n_0,
      I4 => rst,
      O => vs_i_1_n_0
    );
vs_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \v_count_reg_n_0_[4]\,
      I1 => \v_count_reg_n_0_[3]\,
      I2 => \v_count_reg_n_0_[2]\,
      I3 => \v_count_reg_n_0_[8]\,
      I4 => \v_count_reg_n_0_[7]\,
      I5 => \v_count_reg_n_0_[6]\,
      O => vs_i_2_n_0
    );
vs_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_25m,
      CE => '1',
      D => vs_i_1_n_0,
      Q => vs,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VGA_0_VgaDebugger is
  port (
    \display_addr_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \display_addr_reg[3]_0\ : out STD_LOGIC;
    \display_addr_reg[3]_1\ : out STD_LOGIC;
    \display_addr_reg[3]_2\ : out STD_LOGIC;
    \display_addr_reg[3]_3\ : out STD_LOGIC;
    \display_addr_reg[3]_4\ : out STD_LOGIC;
    \display_addr_reg[3]_5\ : out STD_LOGIC;
    \display_addr_reg[11]_0\ : out STD_LOGIC;
    \display_addr_reg[3]_6\ : out STD_LOGIC;
    \display_addr_reg[11]_1\ : out STD_LOGIC;
    \display_addr_reg[7]_0\ : out STD_LOGIC;
    \display_addr_reg[3]_7\ : out STD_LOGIC;
    \display_addr_reg[3]_8\ : out STD_LOGIC;
    \display_addr_reg[3]_9\ : out STD_LOGIC;
    \display_addr_reg[3]_10\ : out STD_LOGIC;
    \display_addr_reg[3]_11\ : out STD_LOGIC;
    \display_addr_reg[10]_0\ : out STD_LOGIC;
    \display_addr_reg[9]_0\ : out STD_LOGIC;
    \display_addr_reg[9]_1\ : out STD_LOGIC;
    \display_addr_reg[8]_0\ : out STD_LOGIC;
    \display_addr_reg[8]_1\ : out STD_LOGIC;
    \display_addr_reg[8]_2\ : out STD_LOGIC;
    \display_addr_reg[7]_1\ : out STD_LOGIC;
    \display_addr_reg[7]_2\ : out STD_LOGIC;
    \display_addr_reg[7]_3\ : out STD_LOGIC;
    \display_addr_reg[7]_4\ : out STD_LOGIC;
    \display_addr_reg[6]_0\ : out STD_LOGIC;
    \display_addr_reg[6]_1\ : out STD_LOGIC;
    \display_addr_reg[6]_2\ : out STD_LOGIC;
    \display_addr_reg[6]_3\ : out STD_LOGIC;
    \display_addr_reg[6]_4\ : out STD_LOGIC;
    \display_addr_reg[7]_5\ : out STD_LOGIC;
    \display_addr_reg[3]_12\ : out STD_LOGIC;
    \display_addr_reg[3]_13\ : out STD_LOGIC;
    \display_addr_reg[3]_14\ : out STD_LOGIC;
    \display_addr_reg[3]_15\ : out STD_LOGIC;
    \display_addr_reg[3]_16\ : out STD_LOGIC;
    \display_addr_reg[3]_17\ : out STD_LOGIC;
    \display_addr_reg[3]_18\ : out STD_LOGIC;
    \display_addr_reg[3]_19\ : out STD_LOGIC;
    \display_addr_reg[3]_20\ : out STD_LOGIC;
    \display_addr_reg[3]_21\ : out STD_LOGIC;
    \display_addr_reg[3]_22\ : out STD_LOGIC;
    \display_addr_reg[3]_23\ : out STD_LOGIC;
    \display_addr_reg[3]_24\ : out STD_LOGIC;
    \display_addr_reg[3]_25\ : out STD_LOGIC;
    \display_addr_reg[3]_26\ : out STD_LOGIC;
    \display_addr_reg[3]_27\ : out STD_LOGIC;
    \display_addr_reg[10]_1\ : out STD_LOGIC;
    \display_addr_reg[3]_28\ : out STD_LOGIC;
    \display_addr_reg[3]_29\ : out STD_LOGIC;
    \display_addr_reg[3]_30\ : out STD_LOGIC;
    \display_addr_reg[3]_31\ : out STD_LOGIC;
    \display_addr_reg[3]_32\ : out STD_LOGIC;
    \display_addr_reg[3]_33\ : out STD_LOGIC;
    \display_addr_reg[3]_34\ : out STD_LOGIC;
    \display_addr_reg[3]_35\ : out STD_LOGIC;
    \display_addr_reg[3]_36\ : out STD_LOGIC;
    \display_addr_reg[3]_37\ : out STD_LOGIC;
    \display_addr_reg[3]_38\ : out STD_LOGIC;
    \display_addr_reg[3]_39\ : out STD_LOGIC;
    \display_addr_reg[3]_40\ : out STD_LOGIC;
    \display_addr_reg[3]_41\ : out STD_LOGIC;
    \display_addr_reg[3]_42\ : out STD_LOGIC;
    \display_addr_reg[3]_43\ : out STD_LOGIC;
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    \display_addr_reg[2]_rep_0\ : out STD_LOGIC;
    w_data : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Reg20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pc : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg18 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg14 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg12 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg28 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg19 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rs2_val : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_100m : in STD_LOGIC;
    Reg24 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dmem_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg04 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg01 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg16 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg08 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg30 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg02 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg26 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg22 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dmem_i_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg06 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    alu_res : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dmem_o_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg17 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg13 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg29 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg21 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg25 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rs1_val : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg05 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg09 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg15 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_i_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg31 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg03 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg27 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    inst : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg23 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg07 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg11 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rs1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mem_wen : in STD_LOGIC;
    rs2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    reg_wen : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VGA_0_VgaDebugger : entity is "VgaDebugger";
end VGA_0_VgaDebugger;

architecture STRUCTURE of VGA_0_VgaDebugger is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal display_addr : STD_LOGIC_VECTOR ( 11 downto 6 );
  signal \display_addr[11]_i_1_n_0\ : STD_LOGIC;
  signal \display_addr[11]_i_3_n_0\ : STD_LOGIC;
  signal \display_addr[11]_i_4_n_0\ : STD_LOGIC;
  signal \display_addr_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \display_addr_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \^display_addr_reg[2]_rep_0\ : STD_LOGIC;
  signal \display_addr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \display_addr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \display_addr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \display_addr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \display_addr_reg[7]_rep__0_n_0\ : STD_LOGIC;
  signal \display_addr_reg[7]_rep_n_0\ : STD_LOGIC;
  signal \display_addr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \display_addr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \display_addr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \display_addr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1000_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1001_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1002_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1003_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1004_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1005_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1006_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1007_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1008_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1009_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_100_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1010_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1011_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1012_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1013_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1014_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1015_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1016_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1017_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1018_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1019_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_101_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1020_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1021_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1022_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1023_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1024_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1025_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1026_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1027_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1028_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1029_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_102_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1030_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1031_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1032_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1033_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1034_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1035_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1036_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1037_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1038_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1039_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_103_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1040_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1041_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1042_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1043_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1044_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1045_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1046_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1047_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1048_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1049_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_104_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1050_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1051_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1052_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1053_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1054_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1055_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1056_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1057_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1058_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1059_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_105_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1060_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1061_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1062_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1063_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1064_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1065_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1066_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1067_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1068_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1069_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_106_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1070_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1071_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1072_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1073_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1074_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1075_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1076_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1077_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1078_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1079_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_107_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1080_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1081_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1082_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1083_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1084_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1085_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1086_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1087_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1088_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1089_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_108_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1090_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1091_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1092_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1093_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1094_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1095_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1096_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1097_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1098_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1099_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_109_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1100_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1101_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1102_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1103_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1104_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1105_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1106_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1107_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1108_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1109_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_110_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1110_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1111_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1112_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1113_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1114_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1115_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1116_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1117_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1118_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1119_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_111_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1120_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1121_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1122_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1123_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1124_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1125_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1126_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1127_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1128_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1129_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_112_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1130_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1131_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1132_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1133_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1134_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1135_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1136_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1137_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1138_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1139_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_113_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1140_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1141_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1142_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1143_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1144_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1145_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1146_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1147_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1148_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1149_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_114_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1150_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1151_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1152_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1153_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1154_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1155_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1156_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1157_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1158_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1159_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_115_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1160_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1161_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1162_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1163_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1164_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_1165_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_116_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_117_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_118_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_119_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_120_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_121_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_122_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_123_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_124_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_125_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_126_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_127_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_128_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_129_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_12_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_130_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_131_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_132_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_133_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_134_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_135_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_136_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_137_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_138_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_139_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_13_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_140_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_141_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_142_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_143_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_144_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_145_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_146_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_147_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_148_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_149_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_14_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_150_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_151_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_152_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_153_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_154_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_155_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_156_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_157_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_158_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_159_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_15_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_160_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_161_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_162_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_163_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_164_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_165_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_166_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_167_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_168_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_169_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_16_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_170_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_171_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_172_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_173_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_174_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_175_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_176_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_177_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_178_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_179_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_17_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_180_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_181_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_182_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_183_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_184_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_185_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_186_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_187_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_188_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_189_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_18_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_190_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_191_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_192_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_193_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_194_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_195_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_196_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_197_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_198_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_199_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_200_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_201_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_202_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_203_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_204_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_205_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_206_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_207_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_208_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_209_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_210_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_211_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_212_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_213_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_214_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_215_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_216_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_217_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_218_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_219_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_220_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_221_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_222_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_223_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_224_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_225_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_226_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_227_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_228_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_229_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_230_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_231_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_232_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_233_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_234_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_235_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_236_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_237_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_238_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_239_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_240_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_241_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_242_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_243_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_244_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_245_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_246_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_247_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_248_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_249_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_250_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_251_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_252_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_253_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_254_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_255_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_256_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_257_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_258_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_259_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_260_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_261_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_262_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_263_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_264_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_265_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_266_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_267_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_268_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_269_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_270_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_271_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_272_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_273_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_274_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_275_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_276_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_277_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_278_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_279_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_27_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_280_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_281_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_282_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_283_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_284_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_285_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_286_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_287_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_288_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_289_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_28_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_290_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_291_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_292_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_293_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_294_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_295_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_296_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_297_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_298_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_299_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_29_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_300_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_301_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_302_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_303_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_304_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_305_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_306_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_307_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_308_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_309_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_30_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_310_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_311_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_312_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_313_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_314_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_315_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_316_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_317_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_318_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_319_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_31_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_320_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_321_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_322_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_323_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_324_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_325_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_326_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_327_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_328_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_329_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_32_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_330_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_331_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_332_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_333_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_334_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_335_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_336_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_337_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_338_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_339_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_33_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_340_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_341_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_342_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_343_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_344_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_345_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_346_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_347_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_348_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_349_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_34_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_350_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_351_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_352_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_353_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_354_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_355_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_356_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_357_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_358_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_359_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_35_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_360_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_361_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_362_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_363_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_364_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_365_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_366_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_367_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_368_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_369_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_36_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_370_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_371_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_372_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_373_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_374_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_375_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_376_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_377_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_378_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_379_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_37_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_380_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_381_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_382_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_383_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_384_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_385_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_386_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_387_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_388_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_389_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_38_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_390_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_391_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_392_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_393_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_394_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_395_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_396_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_397_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_398_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_399_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_39_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_400_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_401_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_402_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_403_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_404_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_405_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_406_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_407_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_408_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_409_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_40_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_410_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_411_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_412_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_413_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_414_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_415_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_416_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_417_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_418_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_419_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_41_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_420_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_421_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_422_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_423_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_424_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_425_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_426_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_427_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_428_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_429_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_42_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_430_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_431_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_432_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_433_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_434_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_435_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_436_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_437_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_438_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_439_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_43_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_440_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_441_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_442_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_443_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_444_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_445_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_446_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_447_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_448_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_449_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_44_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_450_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_451_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_452_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_453_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_454_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_455_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_456_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_457_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_458_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_459_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_45_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_460_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_461_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_462_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_463_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_464_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_465_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_466_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_467_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_468_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_469_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_46_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_470_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_471_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_472_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_473_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_474_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_475_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_476_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_477_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_478_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_479_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_47_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_480_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_481_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_482_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_483_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_484_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_485_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_486_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_487_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_488_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_489_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_48_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_490_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_491_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_492_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_493_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_494_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_495_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_496_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_497_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_498_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_499_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_49_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_500_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_501_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_502_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_503_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_504_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_505_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_506_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_507_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_508_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_509_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_50_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_510_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_511_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_512_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_513_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_514_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_515_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_516_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_517_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_518_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_519_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_51_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_520_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_521_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_522_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_523_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_524_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_525_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_526_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_527_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_528_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_529_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_530_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_531_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_532_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_533_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_534_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_535_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_536_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_537_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_538_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_539_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_540_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_541_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_542_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_543_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_544_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_545_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_546_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_547_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_548_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_549_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_54_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_550_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_551_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_552_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_553_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_554_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_555_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_556_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_557_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_558_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_559_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_55_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_560_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_561_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_562_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_563_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_564_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_565_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_566_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_567_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_568_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_569_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_56_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_570_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_571_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_572_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_573_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_574_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_575_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_576_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_577_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_578_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_579_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_57_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_580_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_581_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_582_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_583_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_584_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_585_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_586_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_587_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_588_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_589_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_58_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_590_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_591_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_592_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_593_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_594_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_595_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_596_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_597_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_598_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_599_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_59_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_600_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_601_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_602_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_603_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_604_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_605_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_606_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_607_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_608_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_609_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_60_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_610_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_611_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_612_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_613_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_614_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_615_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_616_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_617_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_618_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_619_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_61_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_620_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_621_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_622_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_623_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_624_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_625_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_626_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_627_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_628_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_629_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_62_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_630_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_631_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_632_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_633_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_634_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_635_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_636_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_637_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_638_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_639_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_63_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_640_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_641_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_642_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_643_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_644_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_645_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_646_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_647_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_648_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_649_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_64_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_650_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_651_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_652_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_653_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_654_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_655_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_656_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_657_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_658_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_659_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_65_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_660_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_661_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_662_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_663_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_664_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_665_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_666_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_667_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_668_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_669_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_66_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_670_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_671_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_672_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_673_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_674_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_675_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_676_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_677_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_678_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_679_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_67_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_680_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_681_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_682_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_683_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_684_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_685_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_686_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_687_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_688_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_689_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_68_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_690_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_691_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_692_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_693_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_694_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_695_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_696_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_697_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_698_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_699_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_69_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_700_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_701_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_702_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_703_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_704_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_705_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_706_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_707_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_708_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_709_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_70_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_710_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_711_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_712_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_713_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_714_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_715_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_716_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_717_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_718_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_719_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_71_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_720_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_721_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_722_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_723_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_724_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_725_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_726_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_727_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_728_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_729_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_72_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_730_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_731_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_732_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_733_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_734_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_735_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_736_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_737_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_738_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_739_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_73_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_740_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_741_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_742_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_743_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_744_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_745_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_746_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_747_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_748_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_749_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_74_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_750_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_751_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_752_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_753_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_754_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_755_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_756_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_757_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_758_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_759_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_75_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_760_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_761_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_762_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_763_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_764_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_765_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_766_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_767_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_768_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_769_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_76_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_770_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_771_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_772_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_773_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_774_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_775_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_776_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_777_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_778_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_779_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_77_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_780_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_781_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_782_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_783_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_784_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_785_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_786_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_787_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_788_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_789_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_78_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_790_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_791_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_792_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_793_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_794_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_795_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_796_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_797_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_798_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_799_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_79_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_800_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_801_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_802_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_803_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_804_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_805_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_806_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_807_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_808_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_809_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_80_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_810_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_811_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_812_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_813_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_814_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_815_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_816_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_817_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_818_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_819_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_81_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_820_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_821_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_822_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_823_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_824_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_825_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_826_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_827_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_828_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_829_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_82_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_830_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_831_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_832_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_833_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_834_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_835_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_836_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_837_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_838_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_839_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_83_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_840_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_841_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_842_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_843_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_844_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_845_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_846_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_847_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_848_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_849_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_84_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_850_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_851_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_852_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_853_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_854_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_855_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_856_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_857_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_858_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_859_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_85_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_860_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_861_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_862_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_863_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_864_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_865_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_866_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_867_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_868_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_869_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_86_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_870_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_871_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_872_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_873_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_874_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_875_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_876_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_877_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_878_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_879_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_87_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_880_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_881_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_882_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_883_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_884_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_885_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_886_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_887_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_888_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_889_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_88_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_890_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_891_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_892_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_893_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_894_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_895_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_896_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_897_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_898_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_899_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_89_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_900_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_901_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_902_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_903_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_904_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_905_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_906_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_907_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_908_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_909_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_90_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_910_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_911_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_912_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_913_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_914_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_915_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_916_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_917_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_918_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_919_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_91_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_920_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_921_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_922_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_923_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_924_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_925_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_926_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_927_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_928_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_929_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_92_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_930_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_931_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_932_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_933_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_934_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_935_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_936_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_937_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_938_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_939_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_93_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_940_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_941_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_942_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_943_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_944_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_945_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_946_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_947_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_948_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_949_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_94_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_950_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_951_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_952_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_953_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_954_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_955_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_956_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_957_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_958_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_959_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_95_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_960_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_961_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_962_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_963_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_964_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_965_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_966_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_967_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_968_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_969_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_96_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_970_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_971_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_972_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_973_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_974_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_975_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_976_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_977_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_978_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_979_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_97_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_980_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_981_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_982_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_983_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_984_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_985_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_986_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_987_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_988_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_989_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_98_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_990_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_991_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_992_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_993_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_994_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_995_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_996_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_997_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_998_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_999_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_i_99_n_0 : STD_LOGIC;
  signal display_data_reg_1024_1087_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_1088_1151_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_1088_1151_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_1152_1215_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_1152_1215_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_1216_1279_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_1280_1343_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_1280_1343_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_128_191_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_128_191_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_128_191_0_2_i_4_n_0 : STD_LOGIC;
  signal display_data_reg_128_191_0_2_i_5_n_0 : STD_LOGIC;
  signal display_data_reg_128_191_0_2_i_6_n_0 : STD_LOGIC;
  signal display_data_reg_128_191_0_2_i_7_n_0 : STD_LOGIC;
  signal display_data_reg_1344_1407_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_1408_1471_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_1472_1535_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_1536_1599_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_1600_1663_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_1600_1663_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_1664_1727_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_1664_1727_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_1728_1791_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_1792_1855_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_1792_1855_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_1856_1919_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_1920_1983_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_192_255_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_2048_2111_0_2_i_5_n_0 : STD_LOGIC;
  signal display_data_reg_2240_2303_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_2304_2367_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_2368_2431_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_2432_2495_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_2496_2559_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_2560_2623_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_256_319_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_256_319_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_2624_2687_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_2688_2751_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_2752_2815_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_2816_2879_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_2880_2943_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_2944_3007_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_3072_3135_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_3136_3199_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_3200_3263_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_320_383_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_320_383_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_3264_3327_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_3328_3391_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_3328_3391_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_3392_3455_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_3456_3519_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_3584_3647_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_3584_3647_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_3648_3711_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_3712_3775_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_3840_3903_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_384_447_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_384_447_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_4032_4095_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_448_511_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_448_511_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_512_575_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_512_575_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_576_639_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_576_639_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_640_703_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_640_703_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_64_127_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_64_127_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_704_767_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_768_831_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_768_831_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_832_895_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_832_895_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_896_959_0_2_i_2_n_0 : STD_LOGIC;
  signal display_data_reg_896_959_0_2_i_3_n_0 : STD_LOGIC;
  signal display_data_reg_960_1023_0_2_i_2_n_0 : STD_LOGIC;
  signal dynamic_hex : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal p_1_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_display_addr_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_display_addr_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \display_addr[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \display_addr[11]_i_4\ : label is "soft_lutpair107";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \display_addr_reg[11]_i_2\ : label is 35;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \display_addr_reg[2]\ : label is "display_addr_reg[2]";
  attribute ORIG_CELL_NAME of \display_addr_reg[2]_rep\ : label is "display_addr_reg[2]";
  attribute ORIG_CELL_NAME of \display_addr_reg[4]\ : label is "display_addr_reg[4]";
  attribute ADDER_THRESHOLD of \display_addr_reg[4]_i_1\ : label is 35;
  attribute ORIG_CELL_NAME of \display_addr_reg[4]_rep\ : label is "display_addr_reg[4]";
  attribute ORIG_CELL_NAME of \display_addr_reg[7]\ : label is "display_addr_reg[7]";
  attribute ORIG_CELL_NAME of \display_addr_reg[7]_rep\ : label is "display_addr_reg[7]";
  attribute ORIG_CELL_NAME of \display_addr_reg[7]_rep__0\ : label is "display_addr_reg[7]";
  attribute ADDER_THRESHOLD of \display_addr_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1000 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1003 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1005 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1013 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1024 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1031 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1044 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1047 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1048 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1050 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1051 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1067 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1069 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1075 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1077 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1078 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1079 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1084 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1085 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_115 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_116 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1164 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_1165 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_117 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_119 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_16 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_18 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_191 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_238 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_243 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_244 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_261 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_268 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_271 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_284 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_285 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_287 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_294 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_298 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_313 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_340 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_344 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_403 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_423 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_425 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_432 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_435 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_467 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_473 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_515 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_594 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_615 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_618 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_633 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_640 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_647 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_648 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_649 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_654 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_656 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_658 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_659 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_665 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_670 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_679 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_680 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_685 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_686 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_691 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_701 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_705 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_707 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_708 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_713 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_718 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_724 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_726 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_752 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_764 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_765 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_766 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_782 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_785 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_787 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_795 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_798 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_806 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_820 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_822 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_823 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_832 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_839 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_861 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_872 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_873 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_874 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_890 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_894 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_901 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_902 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_906 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_910 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_912 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_913 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_914 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_916 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_940 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_969 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_972 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_978 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_984 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of display_data_reg_0_63_0_2_i_99 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of display_data_reg_1024_1087_0_2_i_2 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of display_data_reg_1088_1151_0_2_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of display_data_reg_1088_1151_0_2_i_3 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of display_data_reg_1152_1215_0_2_i_2 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of display_data_reg_1152_1215_0_2_i_3 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of display_data_reg_1216_1279_0_2_i_2 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of display_data_reg_1280_1343_0_2_i_2 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of display_data_reg_1280_1343_0_2_i_3 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of display_data_reg_128_191_0_2_i_3 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of display_data_reg_128_191_0_2_i_4 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of display_data_reg_128_191_0_2_i_5 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of display_data_reg_128_191_0_2_i_7 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of display_data_reg_1344_1407_0_2_i_2 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of display_data_reg_1408_1471_0_2_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of display_data_reg_1472_1535_0_2_i_2 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of display_data_reg_1536_1599_0_2_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of display_data_reg_1600_1663_0_2_i_2 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of display_data_reg_1600_1663_0_2_i_3 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of display_data_reg_1664_1727_0_2_i_2 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of display_data_reg_1664_1727_0_2_i_3 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of display_data_reg_1728_1791_0_2_i_2 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of display_data_reg_1792_1855_0_2_i_2 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of display_data_reg_1792_1855_0_2_i_3 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of display_data_reg_1856_1919_0_2_i_2 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of display_data_reg_1920_1983_0_2_i_2 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of display_data_reg_192_255_0_2_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of display_data_reg_2048_2111_0_2_i_5 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of display_data_reg_2240_2303_0_2_i_2 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of display_data_reg_2304_2367_0_2_i_2 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of display_data_reg_2368_2431_0_2_i_2 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of display_data_reg_2432_2495_0_2_i_2 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of display_data_reg_2496_2559_0_2_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of display_data_reg_2560_2623_0_2_i_2 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of display_data_reg_256_319_0_2_i_2 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of display_data_reg_256_319_0_2_i_3 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of display_data_reg_2624_2687_0_2_i_2 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of display_data_reg_2688_2751_0_2_i_2 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of display_data_reg_2752_2815_0_2_i_2 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of display_data_reg_2816_2879_0_2_i_2 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of display_data_reg_2880_2943_0_2_i_2 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of display_data_reg_2944_3007_0_2_i_2 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of display_data_reg_3072_3135_0_2_i_2 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of display_data_reg_3200_3263_0_2_i_2 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of display_data_reg_320_383_0_2_i_2 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of display_data_reg_320_383_0_2_i_3 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of display_data_reg_3264_3327_0_2_i_2 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of display_data_reg_3328_3391_0_2_i_2 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of display_data_reg_3328_3391_0_2_i_3 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of display_data_reg_3392_3455_0_2_i_2 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of display_data_reg_3456_3519_0_2_i_2 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of display_data_reg_3584_3647_0_2_i_2 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of display_data_reg_3584_3647_0_2_i_3 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of display_data_reg_3648_3711_0_2_i_2 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of display_data_reg_3712_3775_0_2_i_2 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of display_data_reg_3840_3903_0_2_i_2 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of display_data_reg_384_447_0_2_i_2 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of display_data_reg_384_447_0_2_i_3 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of display_data_reg_4032_4095_0_2_i_2 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of display_data_reg_448_511_0_2_i_2 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of display_data_reg_448_511_0_2_i_3 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of display_data_reg_512_575_0_2_i_2 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of display_data_reg_512_575_0_2_i_3 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of display_data_reg_576_639_0_2_i_2 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of display_data_reg_576_639_0_2_i_3 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of display_data_reg_640_703_0_2_i_2 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of display_data_reg_640_703_0_2_i_3 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of display_data_reg_64_127_0_2_i_2 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of display_data_reg_64_127_0_2_i_3 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of display_data_reg_704_767_0_2_i_2 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of display_data_reg_768_831_0_2_i_2 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of display_data_reg_768_831_0_2_i_3 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of display_data_reg_832_895_0_2_i_2 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of display_data_reg_832_895_0_2_i_3 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of display_data_reg_896_959_0_2_i_2 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of display_data_reg_896_959_0_2_i_3 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of display_data_reg_960_1023_0_2_i_2 : label is "soft_lutpair71";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \display_addr_reg[2]_rep_0\ <= \^display_addr_reg[2]_rep_0\;
\display_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_1_in(0)
    );
\display_addr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \display_addr[11]_i_3_n_0\,
      I1 => display_addr(6),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \display_addr[11]_i_4_n_0\,
      O => \display_addr[11]_i_1_n_0\
    );
\display_addr[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(7),
      I2 => display_addr(9),
      I3 => \^q\(5),
      I4 => display_addr(8),
      I5 => display_addr(11),
      O => \display_addr[11]_i_3_n_0\
    );
\display_addr[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \display_addr[11]_i_4_n_0\
    );
\display_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100m,
      CE => '1',
      D => p_1_in(0),
      Q => \^q\(0),
      R => \display_addr[11]_i_1_n_0\
    );
\display_addr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100m,
      CE => '1',
      D => p_1_in(10),
      Q => display_addr(10),
      R => \display_addr[11]_i_1_n_0\
    );
\display_addr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100m,
      CE => '1',
      D => p_1_in(11),
      Q => display_addr(11),
      R => \display_addr[11]_i_1_n_0\
    );
\display_addr_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \display_addr_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_display_addr_reg[11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \display_addr_reg[11]_i_2_n_2\,
      CO(0) => \display_addr_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_display_addr_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => p_1_in(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => display_addr(11 downto 9)
    );
\display_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100m,
      CE => '1',
      D => p_1_in(1),
      Q => \^q\(1),
      R => \display_addr[11]_i_1_n_0\
    );
\display_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100m,
      CE => '1',
      D => p_1_in(2),
      Q => \^q\(2),
      R => \display_addr[11]_i_1_n_0\
    );
\display_addr_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100m,
      CE => '1',
      D => p_1_in(2),
      Q => \^display_addr_reg[2]_rep_0\,
      R => \display_addr[11]_i_1_n_0\
    );
\display_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100m,
      CE => '1',
      D => p_1_in(3),
      Q => \^q\(3),
      R => \display_addr[11]_i_1_n_0\
    );
\display_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100m,
      CE => '1',
      D => p_1_in(4),
      Q => \^q\(4),
      R => \display_addr[11]_i_1_n_0\
    );
\display_addr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \display_addr_reg[4]_i_1_n_0\,
      CO(2) => \display_addr_reg[4]_i_1_n_1\,
      CO(1) => \display_addr_reg[4]_i_1_n_2\,
      CO(0) => \display_addr_reg[4]_i_1_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_1_in(4 downto 1),
      S(3 downto 0) => \^q\(4 downto 1)
    );
\display_addr_reg[4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100m,
      CE => '1',
      D => p_1_in(4),
      Q => ADDRD(0),
      R => \display_addr[11]_i_1_n_0\
    );
\display_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100m,
      CE => '1',
      D => p_1_in(5),
      Q => \^q\(5),
      R => \display_addr[11]_i_1_n_0\
    );
\display_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100m,
      CE => '1',
      D => p_1_in(6),
      Q => display_addr(6),
      R => \display_addr[11]_i_1_n_0\
    );
\display_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100m,
      CE => '1',
      D => p_1_in(7),
      Q => display_addr(7),
      R => \display_addr[11]_i_1_n_0\
    );
\display_addr_reg[7]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100m,
      CE => '1',
      D => p_1_in(7),
      Q => \display_addr_reg[7]_rep_n_0\,
      R => \display_addr[11]_i_1_n_0\
    );
\display_addr_reg[7]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100m,
      CE => '1',
      D => p_1_in(7),
      Q => \display_addr_reg[7]_rep__0_n_0\,
      R => \display_addr[11]_i_1_n_0\
    );
\display_addr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100m,
      CE => '1',
      D => p_1_in(8),
      Q => display_addr(8),
      R => \display_addr[11]_i_1_n_0\
    );
\display_addr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \display_addr_reg[4]_i_1_n_0\,
      CO(3) => \display_addr_reg[8]_i_1_n_0\,
      CO(2) => \display_addr_reg[8]_i_1_n_1\,
      CO(1) => \display_addr_reg[8]_i_1_n_2\,
      CO(0) => \display_addr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_1_in(8 downto 5),
      S(3 downto 1) => display_addr(8 downto 6),
      S(0) => \^q\(5)
    );
\display_addr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100m,
      CE => '1',
      D => p_1_in(9),
      Q => display_addr(9),
      R => \display_addr[11]_i_1_n_0\
    );
display_data_reg_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE01F1F1FE0E0E0"
    )
        port map (
      I0 => dynamic_hex(2),
      I1 => dynamic_hex(1),
      I2 => dynamic_hex(3),
      I3 => display_data_reg_0_63_0_2_i_12_n_0,
      I4 => \^q\(0),
      I5 => display_data_reg_0_63_0_2_i_13_n_0,
      O => w_data(0)
    );
display_data_reg_0_63_0_2_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_31_n_0,
      I1 => display_data_reg_0_63_0_2_i_32_n_0,
      I2 => \^q\(0),
      I3 => display_data_reg_0_63_0_2_i_33_n_0,
      I4 => \^q\(1),
      I5 => display_data_reg_0_63_0_2_i_34_n_0,
      O => dynamic_hex(1)
    );
display_data_reg_0_63_0_2_i_100: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_276_n_0,
      I1 => \^q\(5),
      I2 => display_data_reg_0_63_0_2_i_277_n_0,
      I3 => \display_addr_reg[7]_rep_n_0\,
      I4 => display_data_reg_0_63_0_2_i_278_n_0,
      O => display_data_reg_0_63_0_2_i_100_n_0
    );
display_data_reg_0_63_0_2_i_1000: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => display_addr(9),
      I1 => pc(3),
      I2 => display_addr(10),
      I3 => display_addr(11),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_1000_n_0
    );
display_data_reg_0_63_0_2_i_1001: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(8),
      I2 => Reg30(3),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_1001_n_0
    );
display_data_reg_0_63_0_2_i_1002: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFEF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg04(19),
      I3 => display_addr(6),
      I4 => Reg08(23),
      O => display_data_reg_0_63_0_2_i_1002_n_0
    );
display_data_reg_0_63_0_2_i_1003: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg06(31),
      O => display_data_reg_0_63_0_2_i_1003_n_0
    );
display_data_reg_0_63_0_2_i_1004: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg22(27),
      I3 => display_addr(6),
      I4 => Reg26(31),
      O => display_data_reg_0_63_0_2_i_1004_n_0
    );
display_data_reg_0_63_0_2_i_1005: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg02(27),
      O => display_data_reg_0_63_0_2_i_1005_n_0
    );
display_data_reg_0_63_0_2_i_1006: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFF47FF47FF"
    )
        port map (
      I0 => Reg18(23),
      I1 => display_addr(6),
      I2 => Reg14(19),
      I3 => display_addr(9),
      I4 => rs2_val(31),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_1006_n_0
    );
display_data_reg_0_63_0_2_i_1007: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1154_n_0,
      I1 => display_data_reg_0_63_0_2_i_1155_n_0,
      O => display_data_reg_0_63_0_2_i_1007_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_1008: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1156_n_0,
      I1 => display_data_reg_0_63_0_2_i_1157_n_0,
      O => display_data_reg_0_63_0_2_i_1008_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_1009: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1158_n_0,
      I1 => display_data_reg_0_63_0_2_i_1159_n_0,
      O => display_data_reg_0_63_0_2_i_1009_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_279_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_280_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_281_n_0,
      O => display_data_reg_0_63_0_2_i_101_n_0
    );
display_data_reg_0_63_0_2_i_1010: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCFDDFFFFCFDD"
    )
        port map (
      I0 => pc(19),
      I1 => display_addr(10),
      I2 => Reg22(11),
      I3 => display_addr(9),
      I4 => display_addr(6),
      I5 => Reg26(15),
      O => display_data_reg_0_63_0_2_i_1010_n_0
    );
display_data_reg_0_63_0_2_i_1011: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFF44CFFFFF77"
    )
        port map (
      I0 => Reg10(19),
      I1 => display_addr(6),
      I2 => dmem_i_data(23),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg06(15),
      O => display_data_reg_0_63_0_2_i_1011_n_0
    );
display_data_reg_0_63_0_2_i_1012: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => display_addr(10),
      I1 => Reg25(3),
      I2 => display_addr(9),
      I3 => display_addr(11),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_1012_n_0
    );
display_data_reg_0_63_0_2_i_1013: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88000030"
    )
        port map (
      I0 => dmem_addr(31),
      I1 => display_addr(8),
      I2 => inst(7),
      I3 => display_addr(10),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1013_n_0
    );
display_data_reg_0_63_0_2_i_1014: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCFFF77FFFF"
    )
        port map (
      I0 => reg_i_data(11),
      I1 => display_addr(6),
      I2 => Reg15(3),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1014_n_0
    );
display_data_reg_0_63_0_2_i_1015: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000400"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg23(23),
      I4 => display_addr(6),
      I5 => Reg27(27),
      O => display_data_reg_0_63_0_2_i_1015_n_0
    );
display_data_reg_0_63_0_2_i_1016: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30CC88CC"
    )
        port map (
      I0 => Reg03(23),
      I1 => display_addr(8),
      I2 => Reg19(19),
      I3 => display_addr(6),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1016_n_0
    );
display_data_reg_0_63_0_2_i_1017: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF3F3FFFFF5F5F"
    )
        port map (
      I0 => Reg09(19),
      I1 => rs1_val(31),
      I2 => display_addr(6),
      I3 => dmem_o_data(7),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1017_n_0
    );
display_data_reg_0_63_0_2_i_1018: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg13(23),
      I2 => display_addr(6),
      I3 => Reg17(27),
      O => display_data_reg_0_63_0_2_i_1018_n_0
    );
display_data_reg_0_63_0_2_i_1019: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg29(19),
      I2 => display_addr(9),
      I3 => Reg01(31),
      O => display_data_reg_0_63_0_2_i_1019_n_0
    );
display_data_reg_0_63_0_2_i_102: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_282_n_0,
      I1 => display_data_reg_0_63_0_2_i_283_n_0,
      O => display_data_reg_0_63_0_2_i_102_n_0,
      S => \^q\(5)
    );
display_data_reg_0_63_0_2_i_1020: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Reg07(11),
      I1 => display_addr(6),
      I2 => Reg11(15),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_1020_n_0
    );
display_data_reg_0_63_0_2_i_1021: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => inst(23),
      I3 => display_addr(9),
      I4 => Reg23(7),
      O => display_data_reg_0_63_0_2_i_1021_n_0
    );
display_data_reg_0_63_0_2_i_1022: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101100000001000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => Reg31(15),
      I4 => display_addr(6),
      I5 => Reg03(7),
      O => display_data_reg_0_63_0_2_i_1022_n_0
    );
display_data_reg_0_63_0_2_i_1023: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11400040"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => reg_i_data(27),
      I3 => display_addr(9),
      I4 => Reg19(3),
      O => display_data_reg_0_63_0_2_i_1023_n_0
    );
display_data_reg_0_63_0_2_i_1024: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg15(19),
      O => display_data_reg_0_63_0_2_i_1024_n_0
    );
display_data_reg_0_63_0_2_i_1025: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCB8"
    )
        port map (
      I0 => Reg09(3),
      I1 => display_addr(6),
      I2 => Reg05(19),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1025_n_0
    );
display_data_reg_0_63_0_2_i_1026: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => Reg21(15),
      I1 => display_addr(6),
      I2 => Reg25(19),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1026_n_0
    );
display_data_reg_0_63_0_2_i_1027: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000400"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg13(7),
      I4 => display_addr(6),
      I5 => Reg17(11),
      O => display_data_reg_0_63_0_2_i_1027_n_0
    );
display_data_reg_0_63_0_2_i_1028: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101040000000400"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg29(3),
      I4 => display_addr(6),
      I5 => Reg01(15),
      O => display_data_reg_0_63_0_2_i_1028_n_0
    );
display_data_reg_0_63_0_2_i_1029: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg23(16),
      I2 => display_addr(6),
      I3 => Reg27(20),
      O => display_data_reg_0_63_0_2_i_1029_n_0
    );
display_data_reg_0_63_0_2_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2404000000000000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => dmem_addr(12),
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_284_n_0,
      O => display_data_reg_0_63_0_2_i_103_n_0
    );
display_data_reg_0_63_0_2_i_1030: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg15(28),
      I2 => display_addr(6),
      I3 => Reg19(12),
      O => display_data_reg_0_63_0_2_i_1030_n_0
    );
display_data_reg_0_63_0_2_i_1031: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C7F"
    )
        port map (
      I0 => dmem_o_data(0),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg05(28),
      O => display_data_reg_0_63_0_2_i_1031_n_0
    );
display_data_reg_0_63_0_2_i_1032: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg13(16),
      I2 => display_addr(6),
      I3 => Reg17(20),
      O => display_data_reg_0_63_0_2_i_1032_n_0
    );
display_data_reg_0_63_0_2_i_1033: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg29(12),
      I2 => display_addr(9),
      I3 => Reg01(24),
      O => display_data_reg_0_63_0_2_i_1033_n_0
    );
display_data_reg_0_63_0_2_i_1034: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000038000000080"
    )
        port map (
      I0 => reg_i_data(20),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => Reg15(12),
      O => display_data_reg_0_63_0_2_i_1034_n_0
    );
display_data_reg_0_63_0_2_i_1035: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101100000001000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => Reg31(8),
      I4 => display_addr(6),
      I5 => Reg03(0),
      O => display_data_reg_0_63_0_2_i_1035_n_0
    );
display_data_reg_0_63_0_2_i_1036: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0300080803000"
    )
        port map (
      I0 => Reg27(4),
      I1 => display_addr(6),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => inst(16),
      I4 => display_addr(9),
      I5 => Reg23(0),
      O => display_data_reg_0_63_0_2_i_1036_n_0
    );
display_data_reg_0_63_0_2_i_1037: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Reg07(4),
      I1 => display_addr(6),
      I2 => Reg11(8),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_1037_n_0
    );
display_data_reg_0_63_0_2_i_1038: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg21(8),
      I2 => display_addr(6),
      I3 => Reg25(12),
      O => display_data_reg_0_63_0_2_i_1038_n_0
    );
display_data_reg_0_63_0_2_i_1039: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000400"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg13(0),
      I4 => display_addr(6),
      I5 => Reg17(4),
      O => display_data_reg_0_63_0_2_i_1039_n_0
    );
display_data_reg_0_63_0_2_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1000"
    )
        port map (
      I0 => display_addr(7),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => display_data_reg_0_63_0_2_i_285_n_0,
      O => display_data_reg_0_63_0_2_i_104_n_0
    );
display_data_reg_0_63_0_2_i_1040: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FCFFF7F7FCFF"
    )
        port map (
      I0 => Reg26(24),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => pc(28),
      I4 => display_addr(9),
      I5 => Reg22(20),
      O => display_data_reg_0_63_0_2_i_1040_n_0
    );
display_data_reg_0_63_0_2_i_1041: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg20(28),
      I2 => display_addr(6),
      I3 => Reg24(12),
      O => display_data_reg_0_63_0_2_i_1041_n_0
    );
display_data_reg_0_63_0_2_i_1042: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg12(20),
      I2 => display_addr(6),
      I3 => Reg16(24),
      O => display_data_reg_0_63_0_2_i_1042_n_0
    );
display_data_reg_0_63_0_2_i_1043: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040010000000100"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg04(28),
      I4 => display_addr(6),
      I5 => dmem_addr(8),
      O => display_data_reg_0_63_0_2_i_1043_n_0
    );
display_data_reg_0_63_0_2_i_1044: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCFFF77"
    )
        port map (
      I0 => Reg00(12),
      I1 => display_addr(6),
      I2 => Reg28(0),
      I3 => display_addr(10),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1044_n_0
    );
display_data_reg_0_63_0_2_i_1045: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1160_n_0,
      I1 => display_data_reg_0_63_0_2_i_1161_n_0,
      O => display_data_reg_0_63_0_2_i_1045_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_1046: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1162_n_0,
      I1 => display_data_reg_0_63_0_2_i_1163_n_0,
      O => display_data_reg_0_63_0_2_i_1046_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_1047: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11400040"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => reg_i_data(28),
      I3 => display_addr(9),
      I4 => Reg19(4),
      O => display_data_reg_0_63_0_2_i_1047_n_0
    );
display_data_reg_0_63_0_2_i_1048: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11400040"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => rs2(0),
      I3 => display_addr(9),
      I4 => Reg13(8),
      O => display_data_reg_0_63_0_2_i_1048_n_0
    );
display_data_reg_0_63_0_2_i_1049: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg21(0),
      I2 => display_addr(6),
      I3 => Reg25(4),
      O => display_data_reg_0_63_0_2_i_1049_n_0
    );
display_data_reg_0_63_0_2_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000084D48484"
    )
        port map (
      I0 => display_addr(6),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => display_addr(7),
      O => display_data_reg_0_63_0_2_i_105_n_0
    );
display_data_reg_0_63_0_2_i_1050: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF47FFFF"
    )
        port map (
      I0 => Reg27(28),
      I1 => display_addr(6),
      I2 => Reg23(24),
      I3 => display_addr(11),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1050_n_0
    );
display_data_reg_0_63_0_2_i_1051: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF77"
    )
        port map (
      I0 => Reg14(4),
      I1 => display_addr(9),
      I2 => rs2_val(16),
      I3 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_1051_n_0
    );
display_data_reg_0_63_0_2_i_1052: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FCFFF7F7FCFF"
    )
        port map (
      I0 => Reg26(16),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => pc(20),
      I4 => display_addr(9),
      I5 => Reg22(12),
      O => display_data_reg_0_63_0_2_i_1052_n_0
    );
display_data_reg_0_63_0_2_i_1053: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFF44CFFFFF77"
    )
        port map (
      I0 => Reg10(20),
      I1 => display_addr(6),
      I2 => dmem_i_data(24),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg06(16),
      O => display_data_reg_0_63_0_2_i_1053_n_0
    );
display_data_reg_0_63_0_2_i_1054: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => dmem_i_data(8),
      I1 => display_addr(9),
      I2 => alu_res(24),
      I3 => display_addr(10),
      I4 => Reg06(0),
      O => display_data_reg_0_63_0_2_i_1054_n_0
    );
display_data_reg_0_63_0_2_i_1055: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FFFFFFFFF303F"
    )
        port map (
      I0 => dmem_addr(0),
      I1 => Reg08(24),
      I2 => display_addr(6),
      I3 => Reg04(20),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1055_n_0
    );
display_data_reg_0_63_0_2_i_1056: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => display_addr(6),
      I1 => inst(12),
      I2 => display_addr(9),
      I3 => Reg27(0),
      O => display_data_reg_0_63_0_2_i_1056_n_0
    );
display_data_reg_0_63_0_2_i_1057: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003000880000"
    )
        port map (
      I0 => reg_i_data(16),
      I1 => display_addr(6),
      I2 => Reg15(8),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1057_n_0
    );
display_data_reg_0_63_0_2_i_1058: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => Reg31(4),
      I1 => display_addr(10),
      I2 => mem_wen,
      I3 => display_addr(6),
      I4 => display_addr(9),
      I5 => display_addr(11),
      O => display_data_reg_0_63_0_2_i_1058_n_0
    );
display_data_reg_0_63_0_2_i_1059: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg21(4),
      I2 => display_addr(6),
      I3 => Reg25(8),
      O => display_data_reg_0_63_0_2_i_1059_n_0
    );
display_data_reg_0_63_0_2_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFDBF000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => display_addr(6),
      I4 => \^q\(4),
      I5 => display_addr(7),
      O => display_data_reg_0_63_0_2_i_106_n_0
    );
display_data_reg_0_63_0_2_i_1060: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101400000004000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => dmem_o_data(12),
      I4 => display_addr(6),
      I5 => Reg09(24),
      O => display_data_reg_0_63_0_2_i_1060_n_0
    );
display_data_reg_0_63_0_2_i_1061: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg15(24),
      I2 => display_addr(6),
      I3 => Reg19(8),
      O => display_data_reg_0_63_0_2_i_1061_n_0
    );
display_data_reg_0_63_0_2_i_1062: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3F3FFFFF505F"
    )
        port map (
      I0 => Reg09(8),
      I1 => rs1_val(20),
      I2 => display_addr(6),
      I3 => Reg05(24),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1062_n_0
    );
display_data_reg_0_63_0_2_i_1063: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => rs2_val(4),
      I3 => display_addr(11),
      I4 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_1063_n_0
    );
display_data_reg_0_63_0_2_i_1064: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101040000000400"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg30(8),
      I4 => display_addr(6),
      I5 => Reg02(0),
      O => display_data_reg_0_63_0_2_i_1064_n_0
    );
display_data_reg_0_63_0_2_i_1065: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => pc(8),
      I2 => display_addr(9),
      I3 => Reg22(0),
      I4 => display_addr(6),
      I5 => Reg26(4),
      O => display_data_reg_0_63_0_2_i_1065_n_0
    );
display_data_reg_0_63_0_2_i_1066: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2222"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_1164_n_0,
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_addr(10),
      I4 => Reg10(8),
      I5 => display_addr(11),
      O => display_data_reg_0_63_0_2_i_1066_n_0
    );
display_data_reg_0_63_0_2_i_1067: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => Reg12(0),
      I3 => display_addr(6),
      I4 => Reg16(4),
      O => display_data_reg_0_63_0_2_i_1067_n_0
    );
display_data_reg_0_63_0_2_i_1068: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FFFFFFFFF303F"
    )
        port map (
      I0 => dmem_addr(4),
      I1 => Reg08(28),
      I2 => display_addr(6),
      I3 => Reg04(24),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1068_n_0
    );
display_data_reg_0_63_0_2_i_1069: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg28(12),
      I3 => display_addr(6),
      I4 => Reg00(24),
      O => display_data_reg_0_63_0_2_i_1069_n_0
    );
display_data_reg_0_63_0_2_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000100010"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_286_n_0,
      I1 => \^display_addr_reg[2]_rep_0\,
      I2 => display_data_reg_0_63_0_2_i_287_n_0,
      I3 => display_addr(10),
      I4 => display_data_reg_0_63_0_2_i_288_n_0,
      I5 => \^q\(0),
      O => display_data_reg_0_63_0_2_i_107_n_0
    );
display_data_reg_0_63_0_2_i_1070: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3F3FFFFF505F"
    )
        port map (
      I0 => Reg08(12),
      I1 => rs1(4),
      I2 => display_addr(6),
      I3 => Reg04(8),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1070_n_0
    );
display_data_reg_0_63_0_2_i_1071: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF77FFFFCF770000"
    )
        port map (
      I0 => Reg18(12),
      I1 => display_addr(9),
      I2 => rd(4),
      I3 => display_addr(10),
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_1165_n_0,
      O => display_data_reg_0_63_0_2_i_1071_n_0
    );
display_data_reg_0_63_0_2_i_1072: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg30(24),
      I3 => display_addr(6),
      I4 => Reg02(16),
      O => display_data_reg_0_63_0_2_i_1072_n_0
    );
display_data_reg_0_63_0_2_i_1073: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FCFFF7F7FCFF"
    )
        port map (
      I0 => Reg26(20),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => pc(24),
      I4 => display_addr(9),
      I5 => Reg22(16),
      O => display_data_reg_0_63_0_2_i_1073_n_0
    );
display_data_reg_0_63_0_2_i_1074: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFF44CFFFFF77"
    )
        port map (
      I0 => Reg10(24),
      I1 => display_addr(6),
      I2 => dmem_i_data(28),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg06(20),
      O => display_data_reg_0_63_0_2_i_1074_n_0
    );
display_data_reg_0_63_0_2_i_1075: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3088CCCC"
    )
        port map (
      I0 => Reg03(20),
      I1 => display_addr(8),
      I2 => Reg19(16),
      I3 => display_addr(9),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_1075_n_0
    );
display_data_reg_0_63_0_2_i_1076: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000400"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg23(20),
      I4 => display_addr(6),
      I5 => Reg27(24),
      O => display_data_reg_0_63_0_2_i_1076_n_0
    );
display_data_reg_0_63_0_2_i_1077: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFEF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg04(16),
      I3 => display_addr(6),
      I4 => Reg08(20),
      O => display_data_reg_0_63_0_2_i_1077_n_0
    );
display_data_reg_0_63_0_2_i_1078: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg20(16),
      I2 => display_addr(6),
      I3 => Reg24(0),
      O => display_data_reg_0_63_0_2_i_1078_n_0
    );
display_data_reg_0_63_0_2_i_1079: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg12(8),
      I2 => display_addr(6),
      I3 => Reg16(12),
      O => display_data_reg_0_63_0_2_i_1079_n_0
    );
display_data_reg_0_63_0_2_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => display_addr(7),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => display_data_reg_0_63_0_2_i_108_n_0
    );
display_data_reg_0_63_0_2_i_1080: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFF47FF47FF"
    )
        port map (
      I0 => Reg18(4),
      I1 => display_addr(6),
      I2 => Reg14(0),
      I3 => display_addr(9),
      I4 => rs2_val(12),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_1080_n_0
    );
display_data_reg_0_63_0_2_i_1081: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg30(16),
      I3 => display_addr(6),
      I4 => Reg02(8),
      O => display_data_reg_0_63_0_2_i_1081_n_0
    );
display_data_reg_0_63_0_2_i_1082: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE7EFFDEEEEEEEE"
    )
        port map (
      I0 => display_addr(7),
      I1 => display_addr(10),
      I2 => \^q\(5),
      I3 => display_addr(8),
      I4 => \^q\(4),
      I5 => \^display_addr_reg[2]_rep_0\,
      O => display_data_reg_0_63_0_2_i_1082_n_0
    );
display_data_reg_0_63_0_2_i_1083: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEEEFAFEFEFEBE"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(10),
      I2 => \^display_addr_reg[2]_rep_0\,
      I3 => display_addr(7),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => display_data_reg_0_63_0_2_i_1083_n_0
    );
display_data_reg_0_63_0_2_i_1084: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04004444"
    )
        port map (
      I0 => display_addr(6),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^display_addr_reg[2]_rep_0\,
      O => display_data_reg_0_63_0_2_i_1084_n_0
    );
display_data_reg_0_63_0_2_i_1085: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      O => display_data_reg_0_63_0_2_i_1085_n_0
    );
display_data_reg_0_63_0_2_i_1086: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCF77FF"
    )
        port map (
      I0 => Reg18(2),
      I1 => display_addr(6),
      I2 => rs2_val(10),
      I3 => display_addr(9),
      I4 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_1086_n_0
    );
display_data_reg_0_63_0_2_i_1087: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCFFF77"
    )
        port map (
      I0 => Reg02(6),
      I1 => display_addr(6),
      I2 => Reg30(14),
      I3 => display_addr(10),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1087_n_0
    );
display_data_reg_0_63_0_2_i_1088: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => display_addr(10),
      I1 => pc(14),
      I2 => display_addr(9),
      I3 => Reg22(6),
      I4 => display_addr(6),
      I5 => Reg26(10),
      O => display_data_reg_0_63_0_2_i_1088_n_0
    );
display_data_reg_0_63_0_2_i_1089: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFF44CFFFFF77"
    )
        port map (
      I0 => Reg10(14),
      I1 => display_addr(6),
      I2 => dmem_i_data(18),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg06(10),
      O => display_data_reg_0_63_0_2_i_1089_n_0
    );
display_data_reg_0_63_0_2_i_109: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_289_n_0,
      I1 => display_data_reg_0_63_0_2_i_290_n_0,
      O => display_data_reg_0_63_0_2_i_109_n_0,
      S => \^q\(1)
    );
display_data_reg_0_63_0_2_i_1090: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg20(26),
      I2 => display_addr(6),
      I3 => Reg24(10),
      O => display_data_reg_0_63_0_2_i_1090_n_0
    );
display_data_reg_0_63_0_2_i_1091: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Reg04(10),
      I1 => display_addr(6),
      I2 => Reg08(14),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1091_n_0
    );
display_data_reg_0_63_0_2_i_1092: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg12(18),
      I2 => display_addr(6),
      I3 => Reg16(22),
      O => display_data_reg_0_63_0_2_i_1092_n_0
    );
display_data_reg_0_63_0_2_i_1093: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg28(14),
      I2 => display_addr(9),
      I3 => Reg00(26),
      O => display_data_reg_0_63_0_2_i_1093_n_0
    );
display_data_reg_0_63_0_2_i_1094: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFF47FF47FF"
    )
        port map (
      I0 => Reg18(14),
      I1 => display_addr(6),
      I2 => Reg14(10),
      I3 => display_addr(9),
      I4 => rs2_val(22),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_1094_n_0
    );
display_data_reg_0_63_0_2_i_1095: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg30(26),
      I3 => display_addr(6),
      I4 => Reg02(18),
      O => display_data_reg_0_63_0_2_i_1095_n_0
    );
display_data_reg_0_63_0_2_i_1096: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg21(6),
      I2 => display_addr(6),
      I3 => Reg25(10),
      O => display_data_reg_0_63_0_2_i_1096_n_0
    );
display_data_reg_0_63_0_2_i_1097: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => rs1_val(6),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => Reg05(10),
      O => display_data_reg_0_63_0_2_i_1097_n_0
    );
display_data_reg_0_63_0_2_i_1098: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => display_addr(6),
      I1 => inst(14),
      I2 => display_addr(9),
      I3 => Reg27(2),
      O => display_data_reg_0_63_0_2_i_1098_n_0
    );
display_data_reg_0_63_0_2_i_1099: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Reg07(2),
      I1 => display_addr(6),
      I2 => Reg11(6),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1099_n_0
    );
display_data_reg_0_63_0_2_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_35_n_0,
      I1 => display_data_reg_0_63_0_2_i_36_n_0,
      I2 => \^q\(0),
      I3 => display_data_reg_0_63_0_2_i_37_n_0,
      I4 => \^q\(1),
      I5 => display_data_reg_0_63_0_2_i_38_n_0,
      O => dynamic_hex(3)
    );
display_data_reg_0_63_0_2_i_110: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_291_n_0,
      I1 => display_data_reg_0_63_0_2_i_292_n_0,
      O => display_data_reg_0_63_0_2_i_110_n_0,
      S => display_addr(10)
    );
display_data_reg_0_63_0_2_i_1100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003000880000"
    )
        port map (
      I0 => reg_i_data(18),
      I1 => display_addr(6),
      I2 => Reg15(10),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1100_n_0
    );
display_data_reg_0_63_0_2_i_1101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => display_addr(11),
      I4 => Reg31(6),
      O => display_data_reg_0_63_0_2_i_1101_n_0
    );
display_data_reg_0_63_0_2_i_1102: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg20(18),
      I2 => display_addr(6),
      I3 => Reg24(2),
      O => display_data_reg_0_63_0_2_i_1102_n_0
    );
display_data_reg_0_63_0_2_i_1103: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Reg04(2),
      I1 => display_addr(6),
      I2 => Reg08(6),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1103_n_0
    );
display_data_reg_0_63_0_2_i_1104: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg12(10),
      I2 => display_addr(6),
      I3 => Reg16(14),
      O => display_data_reg_0_63_0_2_i_1104_n_0
    );
display_data_reg_0_63_0_2_i_1105: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg28(6),
      I2 => display_addr(9),
      I3 => Reg00(18),
      O => display_data_reg_0_63_0_2_i_1105_n_0
    );
display_data_reg_0_63_0_2_i_1106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFF47FF47FF"
    )
        port map (
      I0 => Reg18(6),
      I1 => display_addr(6),
      I2 => Reg14(2),
      I3 => display_addr(9),
      I4 => rs2_val(14),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_1106_n_0
    );
display_data_reg_0_63_0_2_i_1107: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg30(18),
      I3 => display_addr(6),
      I4 => Reg02(10),
      O => display_data_reg_0_63_0_2_i_1107_n_0
    );
display_data_reg_0_63_0_2_i_1108: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF47FFFF"
    )
        port map (
      I0 => Reg16(17),
      I1 => display_addr(6),
      I2 => Reg12(13),
      I3 => display_addr(11),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1108_n_0
    );
display_data_reg_0_63_0_2_i_1109: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => Reg28(9),
      I3 => display_addr(6),
      I4 => Reg00(21),
      O => display_data_reg_0_63_0_2_i_1109_n_0
    );
display_data_reg_0_63_0_2_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080800000008000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^display_addr_reg[2]_rep_0\,
      I3 => display_addr(6),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => display_data_reg_0_63_0_2_i_111_n_0
    );
display_data_reg_0_63_0_2_i_1110: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF77"
    )
        port map (
      I0 => Reg14(5),
      I1 => display_addr(9),
      I2 => rs2_val(17),
      I3 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_1110_n_0
    );
display_data_reg_0_63_0_2_i_1111: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF77"
    )
        port map (
      I0 => Reg18(9),
      I1 => display_addr(9),
      I2 => rd(1),
      I3 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_1111_n_0
    );
display_data_reg_0_63_0_2_i_1112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FCFFF7F7FCFF"
    )
        port map (
      I0 => Reg26(17),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => pc(21),
      I4 => display_addr(9),
      I5 => Reg22(13),
      O => display_data_reg_0_63_0_2_i_1112_n_0
    );
display_data_reg_0_63_0_2_i_1113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFF44CFFFFF77"
    )
        port map (
      I0 => Reg10(21),
      I1 => display_addr(6),
      I2 => dmem_i_data(25),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg06(17),
      O => display_data_reg_0_63_0_2_i_1113_n_0
    );
display_data_reg_0_63_0_2_i_1114: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCF77FF"
    )
        port map (
      I0 => Reg18(1),
      I1 => display_addr(6),
      I2 => rs2_val(9),
      I3 => display_addr(9),
      I4 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_1114_n_0
    );
display_data_reg_0_63_0_2_i_1115: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCFFF77"
    )
        port map (
      I0 => Reg02(5),
      I1 => display_addr(6),
      I2 => Reg30(13),
      I3 => display_addr(10),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1115_n_0
    );
display_data_reg_0_63_0_2_i_1116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FCFFF7F7FCFF"
    )
        port map (
      I0 => Reg26(9),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => pc(13),
      I4 => display_addr(9),
      I5 => Reg22(5),
      O => display_data_reg_0_63_0_2_i_1116_n_0
    );
display_data_reg_0_63_0_2_i_1117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFF44CFFFFF77"
    )
        port map (
      I0 => Reg10(13),
      I1 => display_addr(6),
      I2 => dmem_i_data(17),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg06(9),
      O => display_data_reg_0_63_0_2_i_1117_n_0
    );
display_data_reg_0_63_0_2_i_1118: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg20(25),
      I2 => display_addr(6),
      I3 => Reg24(9),
      O => display_data_reg_0_63_0_2_i_1118_n_0
    );
display_data_reg_0_63_0_2_i_1119: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Reg04(9),
      I1 => display_addr(6),
      I2 => Reg08(13),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1119_n_0
    );
display_data_reg_0_63_0_2_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000020F2F2FBFB"
    )
        port map (
      I0 => \^q\(4),
      I1 => display_addr(6),
      I2 => \^q\(5),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^display_addr_reg[2]_rep_0\,
      O => display_data_reg_0_63_0_2_i_112_n_0
    );
display_data_reg_0_63_0_2_i_1120: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg12(17),
      I2 => display_addr(6),
      I3 => Reg16(21),
      O => display_data_reg_0_63_0_2_i_1120_n_0
    );
display_data_reg_0_63_0_2_i_1121: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg28(13),
      I2 => display_addr(9),
      I3 => Reg00(25),
      O => display_data_reg_0_63_0_2_i_1121_n_0
    );
display_data_reg_0_63_0_2_i_1122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFF47FF47FF"
    )
        port map (
      I0 => Reg18(13),
      I1 => display_addr(6),
      I2 => Reg14(9),
      I3 => display_addr(9),
      I4 => rs2_val(21),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_1122_n_0
    );
display_data_reg_0_63_0_2_i_1123: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg30(25),
      I3 => display_addr(6),
      I4 => Reg02(17),
      O => display_data_reg_0_63_0_2_i_1123_n_0
    );
display_data_reg_0_63_0_2_i_1124: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg21(5),
      I2 => display_addr(6),
      I3 => Reg25(9),
      O => display_data_reg_0_63_0_2_i_1124_n_0
    );
display_data_reg_0_63_0_2_i_1125: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => rs1_val(5),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => Reg05(9),
      O => display_data_reg_0_63_0_2_i_1125_n_0
    );
display_data_reg_0_63_0_2_i_1126: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => display_addr(6),
      I1 => inst(13),
      I2 => display_addr(9),
      I3 => Reg27(1),
      O => display_data_reg_0_63_0_2_i_1126_n_0
    );
display_data_reg_0_63_0_2_i_1127: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Reg07(1),
      I1 => display_addr(6),
      I2 => Reg11(5),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1127_n_0
    );
display_data_reg_0_63_0_2_i_1128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003000880000"
    )
        port map (
      I0 => reg_i_data(17),
      I1 => display_addr(6),
      I2 => Reg15(9),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1128_n_0
    );
display_data_reg_0_63_0_2_i_1129: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => display_addr(11),
      I4 => Reg31(5),
      O => display_data_reg_0_63_0_2_i_1129_n_0
    );
display_data_reg_0_63_0_2_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA88888888888"
    )
        port map (
      I0 => \^display_addr_reg[2]_rep_0\,
      I1 => display_data_reg_0_63_0_2_i_293_n_0,
      I2 => display_addr(6),
      I3 => display_data_reg_0_63_0_2_i_294_n_0,
      I4 => display_data_reg_0_63_0_2_i_295_n_0,
      I5 => \^q\(1),
      O => display_data_reg_0_63_0_2_i_113_n_0
    );
display_data_reg_0_63_0_2_i_1130: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg20(17),
      I2 => display_addr(6),
      I3 => Reg24(1),
      O => display_data_reg_0_63_0_2_i_1130_n_0
    );
display_data_reg_0_63_0_2_i_1131: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Reg04(1),
      I1 => display_addr(6),
      I2 => Reg08(5),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1131_n_0
    );
display_data_reg_0_63_0_2_i_1132: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg12(9),
      I2 => display_addr(6),
      I3 => Reg16(13),
      O => display_data_reg_0_63_0_2_i_1132_n_0
    );
display_data_reg_0_63_0_2_i_1133: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg28(5),
      I2 => display_addr(9),
      I3 => Reg00(17),
      O => display_data_reg_0_63_0_2_i_1133_n_0
    );
display_data_reg_0_63_0_2_i_1134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFF47FF47FF"
    )
        port map (
      I0 => Reg18(5),
      I1 => display_addr(6),
      I2 => Reg14(1),
      I3 => display_addr(9),
      I4 => rs2_val(13),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_1134_n_0
    );
display_data_reg_0_63_0_2_i_1135: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg30(17),
      I3 => display_addr(6),
      I4 => Reg02(9),
      O => display_data_reg_0_63_0_2_i_1135_n_0
    );
display_data_reg_0_63_0_2_i_1136: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCF77FF"
    )
        port map (
      I0 => Reg18(3),
      I1 => display_addr(6),
      I2 => rs2_val(11),
      I3 => display_addr(9),
      I4 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_1136_n_0
    );
display_data_reg_0_63_0_2_i_1137: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCFFF77"
    )
        port map (
      I0 => Reg02(7),
      I1 => display_addr(6),
      I2 => Reg30(15),
      I3 => display_addr(10),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1137_n_0
    );
display_data_reg_0_63_0_2_i_1138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FCFFF7F7FCFF"
    )
        port map (
      I0 => Reg26(11),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => pc(15),
      I4 => display_addr(9),
      I5 => Reg22(7),
      O => display_data_reg_0_63_0_2_i_1138_n_0
    );
display_data_reg_0_63_0_2_i_1139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFF44CFFFFF77"
    )
        port map (
      I0 => Reg10(15),
      I1 => display_addr(6),
      I2 => dmem_i_data(19),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg06(11),
      O => display_data_reg_0_63_0_2_i_1139_n_0
    );
display_data_reg_0_63_0_2_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_data_reg_0_63_0_2_i_296_n_0,
      I2 => \^q\(4),
      I3 => display_data_reg_0_63_0_2_i_297_n_0,
      I4 => \^display_addr_reg[2]_rep_0\,
      I5 => display_data_reg_0_63_0_2_i_298_n_0,
      O => display_data_reg_0_63_0_2_i_114_n_0
    );
display_data_reg_0_63_0_2_i_1140: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg20(27),
      I2 => display_addr(6),
      I3 => Reg24(11),
      O => display_data_reg_0_63_0_2_i_1140_n_0
    );
display_data_reg_0_63_0_2_i_1141: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Reg04(11),
      I1 => display_addr(6),
      I2 => Reg08(15),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1141_n_0
    );
display_data_reg_0_63_0_2_i_1142: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg12(19),
      I2 => display_addr(6),
      I3 => Reg16(23),
      O => display_data_reg_0_63_0_2_i_1142_n_0
    );
display_data_reg_0_63_0_2_i_1143: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg28(15),
      I2 => display_addr(9),
      I3 => Reg00(27),
      O => display_data_reg_0_63_0_2_i_1143_n_0
    );
display_data_reg_0_63_0_2_i_1144: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(8),
      I2 => Reg02(19),
      O => display_data_reg_0_63_0_2_i_1144_n_0
    );
display_data_reg_0_63_0_2_i_1145: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => Reg18(15),
      I1 => Reg14(11),
      I2 => display_addr(6),
      I3 => display_addr(8),
      I4 => Reg30(27),
      O => display_data_reg_0_63_0_2_i_1145_n_0
    );
display_data_reg_0_63_0_2_i_1146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => display_addr(10),
      I1 => pc(27),
      I2 => display_addr(9),
      I3 => Reg22(19),
      I4 => display_addr(6),
      I5 => Reg26(23),
      O => display_data_reg_0_63_0_2_i_1146_n_0
    );
display_data_reg_0_63_0_2_i_1147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFF44CFFFFF77"
    )
        port map (
      I0 => Reg10(27),
      I1 => display_addr(6),
      I2 => dmem_i_data(31),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg06(23),
      O => display_data_reg_0_63_0_2_i_1147_n_0
    );
display_data_reg_0_63_0_2_i_1148: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg21(7),
      I2 => display_addr(6),
      I3 => Reg25(11),
      O => display_data_reg_0_63_0_2_i_1148_n_0
    );
display_data_reg_0_63_0_2_i_1149: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => rs1_val(7),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => Reg05(11),
      O => display_data_reg_0_63_0_2_i_1149_n_0
    );
display_data_reg_0_63_0_2_i_115: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_115_n_0
    );
display_data_reg_0_63_0_2_i_1150: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => display_addr(6),
      I1 => inst(15),
      I2 => display_addr(9),
      I3 => Reg27(3),
      O => display_data_reg_0_63_0_2_i_1150_n_0
    );
display_data_reg_0_63_0_2_i_1151: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Reg07(3),
      I1 => display_addr(6),
      I2 => Reg11(7),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1151_n_0
    );
display_data_reg_0_63_0_2_i_1152: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003000880000"
    )
        port map (
      I0 => reg_i_data(19),
      I1 => display_addr(6),
      I2 => Reg15(11),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1152_n_0
    );
display_data_reg_0_63_0_2_i_1153: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => display_addr(11),
      I4 => Reg31(7),
      O => display_data_reg_0_63_0_2_i_1153_n_0
    );
display_data_reg_0_63_0_2_i_1154: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg20(19),
      I2 => display_addr(6),
      I3 => Reg24(3),
      O => display_data_reg_0_63_0_2_i_1154_n_0
    );
display_data_reg_0_63_0_2_i_1155: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Reg04(3),
      I1 => display_addr(6),
      I2 => Reg08(7),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1155_n_0
    );
display_data_reg_0_63_0_2_i_1156: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg12(11),
      I2 => display_addr(6),
      I3 => Reg16(15),
      O => display_data_reg_0_63_0_2_i_1156_n_0
    );
display_data_reg_0_63_0_2_i_1157: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg28(7),
      I2 => display_addr(9),
      I3 => Reg00(19),
      O => display_data_reg_0_63_0_2_i_1157_n_0
    );
display_data_reg_0_63_0_2_i_1158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFF47FF47FF"
    )
        port map (
      I0 => Reg18(7),
      I1 => display_addr(6),
      I2 => Reg14(3),
      I3 => display_addr(9),
      I4 => rs2_val(15),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_1158_n_0
    );
display_data_reg_0_63_0_2_i_1159: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg30(19),
      I3 => display_addr(6),
      I4 => Reg02(11),
      O => display_data_reg_0_63_0_2_i_1159_n_0
    );
display_data_reg_0_63_0_2_i_116: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(5),
      I1 => display_addr(7),
      O => display_data_reg_0_63_0_2_i_116_n_0
    );
display_data_reg_0_63_0_2_i_1160: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCF77FF"
    )
        port map (
      I0 => Reg18(0),
      I1 => display_addr(6),
      I2 => rs2_val(8),
      I3 => display_addr(9),
      I4 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_1160_n_0
    );
display_data_reg_0_63_0_2_i_1161: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCFFF77"
    )
        port map (
      I0 => Reg02(4),
      I1 => display_addr(6),
      I2 => Reg30(12),
      I3 => display_addr(10),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_1161_n_0
    );
display_data_reg_0_63_0_2_i_1162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FCFFF7F7FCFF"
    )
        port map (
      I0 => Reg26(8),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => pc(12),
      I4 => display_addr(9),
      I5 => Reg22(4),
      O => display_data_reg_0_63_0_2_i_1162_n_0
    );
display_data_reg_0_63_0_2_i_1163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFF44CFFFFF77"
    )
        port map (
      I0 => Reg10(12),
      I1 => display_addr(6),
      I2 => dmem_i_data(16),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg06(8),
      O => display_data_reg_0_63_0_2_i_1163_n_0
    );
display_data_reg_0_63_0_2_i_1164: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => dmem_i_data(12),
      I1 => display_addr(9),
      I2 => alu_res(28),
      I3 => display_addr(10),
      I4 => Reg06(4),
      O => display_data_reg_0_63_0_2_i_1164_n_0
    );
display_data_reg_0_63_0_2_i_1165: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF77"
    )
        port map (
      I0 => Reg14(8),
      I1 => display_addr(9),
      I2 => rs2_val(20),
      I3 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_1165_n_0
    );
display_data_reg_0_63_0_2_i_117: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEFF"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_299_n_0,
      I1 => \^display_addr_reg[2]_rep_0\,
      I2 => display_addr(8),
      I3 => display_data_reg_0_63_0_2_i_300_n_0,
      I4 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_117_n_0
    );
display_data_reg_0_63_0_2_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000038000000808"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^display_addr_reg[2]_rep_0\,
      I2 => display_addr(6),
      I3 => display_addr(8),
      I4 => display_addr(7),
      I5 => \^q\(5),
      O => display_data_reg_0_63_0_2_i_118_n_0
    );
display_data_reg_0_63_0_2_i_119: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA000000"
    )
        port map (
      I0 => display_addr(7),
      I1 => \^q\(4),
      I2 => display_addr(6),
      I3 => display_addr(8),
      I4 => display_data_reg_0_63_0_2_i_301_n_0,
      O => display_data_reg_0_63_0_2_i_119_n_0
    );
display_data_reg_0_63_0_2_i_12: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_39_n_0,
      I1 => display_data_reg_0_63_0_2_i_40_n_0,
      O => display_data_reg_0_63_0_2_i_12_n_0,
      S => \^q\(1)
    );
display_data_reg_0_63_0_2_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F777FFFFFFFF"
    )
        port map (
      I0 => display_addr(10),
      I1 => \^q\(5),
      I2 => display_addr(6),
      I3 => display_addr(7),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => display_data_reg_0_63_0_2_i_120_n_0
    );
display_data_reg_0_63_0_2_i_121: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66600060"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_data_reg_0_63_0_2_i_302_n_0,
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_303_n_0,
      O => display_data_reg_0_63_0_2_i_121_n_0
    );
display_data_reg_0_63_0_2_i_122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_304_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_305_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_306_n_0,
      O => display_data_reg_0_63_0_2_i_122_n_0
    );
display_data_reg_0_63_0_2_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_307_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_data_reg_0_63_0_2_i_308_n_0,
      I3 => display_addr(11),
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_309_n_0,
      O => display_data_reg_0_63_0_2_i_123_n_0
    );
display_data_reg_0_63_0_2_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B8888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_310_n_0,
      I1 => \^q\(5),
      I2 => display_addr(11),
      I3 => display_data_reg_0_63_0_2_i_311_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_312_n_0,
      O => display_data_reg_0_63_0_2_i_124_n_0
    );
display_data_reg_0_63_0_2_i_125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => display_data_reg_0_63_0_2_i_313_n_0,
      I2 => display_addr(6),
      I3 => dmem_addr(18),
      I4 => display_data_reg_512_575_0_2_i_2_n_0,
      I5 => display_data_reg_0_63_0_2_i_238_n_0,
      O => display_data_reg_0_63_0_2_i_125_n_0
    );
display_data_reg_0_63_0_2_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_314_n_0,
      I1 => display_data_reg_0_63_0_2_i_315_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_316_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_317_n_0,
      O => display_data_reg_0_63_0_2_i_126_n_0
    );
display_data_reg_0_63_0_2_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_318_n_0,
      I1 => display_data_reg_0_63_0_2_i_319_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_320_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_321_n_0,
      O => display_data_reg_0_63_0_2_i_127_n_0
    );
display_data_reg_0_63_0_2_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BFFFF888B0000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_322_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => display_addr(11),
      I3 => display_data_reg_0_63_0_2_i_323_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_324_n_0,
      O => display_data_reg_0_63_0_2_i_128_n_0
    );
display_data_reg_0_63_0_2_i_129: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_325_n_0,
      I1 => display_data_reg_0_63_0_2_i_326_n_0,
      O => display_data_reg_0_63_0_2_i_129_n_0,
      S => \display_addr_reg[7]_rep_n_0\
    );
display_data_reg_0_63_0_2_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_41_n_0,
      I1 => display_data_reg_0_63_0_2_i_42_n_0,
      I2 => \^q\(1),
      I3 => display_data_reg_0_63_0_2_i_43_n_0,
      I4 => \^q\(4),
      I5 => display_data_reg_0_63_0_2_i_44_n_0,
      O => display_data_reg_0_63_0_2_i_13_n_0
    );
display_data_reg_0_63_0_2_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => display_data_reg_0_63_0_2_i_327_n_0,
      I2 => display_addr(8),
      I3 => display_data_reg_0_63_0_2_i_328_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_329_n_0,
      O => display_data_reg_0_63_0_2_i_130_n_0
    );
display_data_reg_0_63_0_2_i_131: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_330_n_0,
      I1 => display_data_reg_0_63_0_2_i_331_n_0,
      O => display_data_reg_0_63_0_2_i_131_n_0,
      S => \display_addr_reg[7]_rep_n_0\
    );
display_data_reg_0_63_0_2_i_132: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_332_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => display_data_reg_0_63_0_2_i_333_n_0,
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_334_n_0,
      O => display_data_reg_0_63_0_2_i_132_n_0
    );
display_data_reg_0_63_0_2_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_335_n_0,
      I1 => display_data_reg_0_63_0_2_i_336_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_337_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_338_n_0,
      O => display_data_reg_0_63_0_2_i_133_n_0
    );
display_data_reg_0_63_0_2_i_134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => display_addr(8),
      I1 => dmem_i_data(2),
      I2 => display_addr(9),
      I3 => alu_res(18),
      I4 => display_addr(6),
      I5 => display_addr(11),
      O => display_data_reg_0_63_0_2_i_134_n_0
    );
display_data_reg_0_63_0_2_i_135: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => \display_addr_reg[7]_rep_n_0\,
      I3 => \^q\(5),
      O => display_data_reg_0_63_0_2_i_135_n_0
    );
display_data_reg_0_63_0_2_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_339_n_0,
      I2 => display_addr(10),
      I3 => display_data_reg_0_63_0_2_i_340_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_341_n_0,
      O => display_data_reg_0_63_0_2_i_136_n_0
    );
display_data_reg_0_63_0_2_i_137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8000088880000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_342_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_data_reg_0_63_0_2_i_14_n_0,
      I5 => display_data_reg_0_63_0_2_i_343_n_0,
      O => display_data_reg_0_63_0_2_i_137_n_0
    );
display_data_reg_0_63_0_2_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF800000008000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_115_n_0,
      I1 => Reg14(30),
      I2 => display_data_reg_0_63_0_2_i_344_n_0,
      I3 => \^q\(5),
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_345_n_0,
      O => display_data_reg_0_63_0_2_i_138_n_0
    );
display_data_reg_0_63_0_2_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004055550040"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_346_n_0,
      I2 => display_data_reg_0_63_0_2_i_347_n_0,
      I3 => display_addr(10),
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_348_n_0,
      O => display_data_reg_0_63_0_2_i_139_n_0
    );
display_data_reg_0_63_0_2_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_14_n_0
    );
display_data_reg_0_63_0_2_i_140: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66600060"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_data_reg_0_63_0_2_i_349_n_0,
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_350_n_0,
      O => display_data_reg_0_63_0_2_i_140_n_0
    );
display_data_reg_0_63_0_2_i_141: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_351_n_0,
      I1 => display_data_reg_0_63_0_2_i_352_n_0,
      O => display_data_reg_0_63_0_2_i_141_n_0,
      S => \^q\(5)
    );
display_data_reg_0_63_0_2_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_353_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_data_reg_0_63_0_2_i_354_n_0,
      I3 => display_addr(11),
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_355_n_0,
      O => display_data_reg_0_63_0_2_i_142_n_0
    );
display_data_reg_0_63_0_2_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_115_n_0,
      I1 => display_data_reg_0_63_0_2_i_356_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_357_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_358_n_0,
      O => display_data_reg_0_63_0_2_i_143_n_0
    );
display_data_reg_0_63_0_2_i_144: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_359_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_data_reg_0_63_0_2_i_360_n_0,
      I3 => \^q\(5),
      O => display_data_reg_0_63_0_2_i_144_n_0
    );
display_data_reg_0_63_0_2_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_361_n_0,
      I1 => display_data_reg_0_63_0_2_i_362_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_363_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_364_n_0,
      O => display_data_reg_0_63_0_2_i_145_n_0
    );
display_data_reg_0_63_0_2_i_146: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_365_n_0,
      I1 => display_data_reg_0_63_0_2_i_366_n_0,
      O => display_data_reg_0_63_0_2_i_146_n_0,
      S => \^q\(5)
    );
display_data_reg_0_63_0_2_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BFFFF888B0000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_367_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_addr(11),
      I3 => display_data_reg_0_63_0_2_i_368_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_369_n_0,
      O => display_data_reg_0_63_0_2_i_147_n_0
    );
display_data_reg_0_63_0_2_i_148: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_370_n_0,
      I1 => \^q\(5),
      I2 => display_data_reg_0_63_0_2_i_371_n_0,
      I3 => \display_addr_reg[7]_rep__0_n_0\,
      I4 => display_data_reg_0_63_0_2_i_372_n_0,
      O => display_data_reg_0_63_0_2_i_148_n_0
    );
display_data_reg_0_63_0_2_i_149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_373_n_0,
      I2 => \display_addr_reg[7]_rep__0_n_0\,
      I3 => display_data_reg_0_63_0_2_i_374_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_375_n_0,
      O => display_data_reg_0_63_0_2_i_149_n_0
    );
display_data_reg_0_63_0_2_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010001000000FFFF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(8),
      I3 => display_data_reg_0_63_0_2_i_45_n_0,
      I4 => display_data_reg_0_63_0_2_i_46_n_0,
      I5 => display_addr(11),
      O => display_data_reg_0_63_0_2_i_15_n_0
    );
display_data_reg_0_63_0_2_i_150: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_376_n_0,
      I1 => display_data_reg_0_63_0_2_i_377_n_0,
      O => display_data_reg_0_63_0_2_i_150_n_0,
      S => \^q\(5)
    );
display_data_reg_0_63_0_2_i_151: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2404000000000000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => dmem_addr(14),
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_284_n_0,
      O => display_data_reg_0_63_0_2_i_151_n_0
    );
display_data_reg_0_63_0_2_i_152: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_378_n_0,
      I1 => display_data_reg_0_63_0_2_i_379_n_0,
      O => display_data_reg_0_63_0_2_i_152_n_0,
      S => \^q\(5)
    );
display_data_reg_0_63_0_2_i_153: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_380_n_0,
      I1 => display_data_reg_0_63_0_2_i_381_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_382_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_383_n_0,
      O => display_data_reg_0_63_0_2_i_153_n_0
    );
display_data_reg_0_63_0_2_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_384_n_0,
      I1 => display_data_reg_0_63_0_2_i_385_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_386_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_387_n_0,
      O => display_data_reg_0_63_0_2_i_154_n_0
    );
display_data_reg_0_63_0_2_i_155: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66600060"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_data_reg_0_63_0_2_i_388_n_0,
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_389_n_0,
      O => display_data_reg_0_63_0_2_i_155_n_0
    );
display_data_reg_0_63_0_2_i_156: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66600060"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_data_reg_0_63_0_2_i_390_n_0,
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_391_n_0,
      O => display_data_reg_0_63_0_2_i_156_n_0
    );
display_data_reg_0_63_0_2_i_157: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_392_n_0,
      I1 => display_data_reg_0_63_0_2_i_393_n_0,
      O => display_data_reg_0_63_0_2_i_157_n_0,
      S => \^q\(5)
    );
display_data_reg_0_63_0_2_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_394_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => display_data_reg_0_63_0_2_i_395_n_0,
      I3 => display_addr(11),
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_396_n_0,
      O => display_data_reg_0_63_0_2_i_158_n_0
    );
display_data_reg_0_63_0_2_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B8888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_397_n_0,
      I1 => \^q\(5),
      I2 => display_addr(11),
      I3 => display_data_reg_0_63_0_2_i_398_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_399_n_0,
      O => display_data_reg_0_63_0_2_i_159_n_0
    );
display_data_reg_0_63_0_2_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_47_n_0,
      I2 => display_addr(8),
      I3 => display_addr(9),
      I4 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_16_n_0
    );
display_data_reg_0_63_0_2_i_160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => display_data_reg_0_63_0_2_i_313_n_0,
      I2 => display_addr(6),
      I3 => dmem_addr(17),
      I4 => display_data_reg_512_575_0_2_i_2_n_0,
      I5 => display_data_reg_0_63_0_2_i_238_n_0,
      O => display_data_reg_0_63_0_2_i_160_n_0
    );
display_data_reg_0_63_0_2_i_161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_400_n_0,
      I1 => display_data_reg_0_63_0_2_i_401_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_402_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_403_n_0,
      O => display_data_reg_0_63_0_2_i_161_n_0
    );
display_data_reg_0_63_0_2_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_404_n_0,
      I1 => display_data_reg_0_63_0_2_i_405_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_406_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_407_n_0,
      O => display_data_reg_0_63_0_2_i_162_n_0
    );
display_data_reg_0_63_0_2_i_163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BFFFF888B0000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_408_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => display_addr(11),
      I3 => display_data_reg_0_63_0_2_i_409_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_410_n_0,
      O => display_data_reg_0_63_0_2_i_163_n_0
    );
display_data_reg_0_63_0_2_i_164: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_411_n_0,
      I1 => display_data_reg_0_63_0_2_i_412_n_0,
      O => display_data_reg_0_63_0_2_i_164_n_0,
      S => \display_addr_reg[7]_rep_n_0\
    );
display_data_reg_0_63_0_2_i_165: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8000088880000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_413_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_data_reg_0_63_0_2_i_14_n_0,
      I5 => display_data_reg_0_63_0_2_i_414_n_0,
      O => display_data_reg_0_63_0_2_i_165_n_0
    );
display_data_reg_0_63_0_2_i_166: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_415_n_0,
      I1 => display_data_reg_0_63_0_2_i_416_n_0,
      O => display_data_reg_0_63_0_2_i_166_n_0,
      S => \display_addr_reg[7]_rep_n_0\
    );
display_data_reg_0_63_0_2_i_167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => display_data_reg_0_63_0_2_i_417_n_0,
      I2 => display_addr(8),
      I3 => display_data_reg_0_63_0_2_i_418_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_419_n_0,
      O => display_data_reg_0_63_0_2_i_167_n_0
    );
display_data_reg_0_63_0_2_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000FFFFD0000000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => display_data_reg_0_63_0_2_i_420_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_421_n_0,
      O => display_data_reg_0_63_0_2_i_168_n_0
    );
display_data_reg_0_63_0_2_i_169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_422_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => Reg19(29),
      I3 => display_data_reg_0_63_0_2_i_423_n_0,
      I4 => display_addr(6),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_169_n_0
    );
display_data_reg_0_63_0_2_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555545454"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_48_n_0,
      I2 => display_data_reg_0_63_0_2_i_49_n_0,
      I3 => \^q\(0),
      I4 => display_data_reg_0_63_0_2_i_50_n_0,
      I5 => display_data_reg_0_63_0_2_i_51_n_0,
      O => display_data_reg_0_63_0_2_i_17_n_0
    );
display_data_reg_0_63_0_2_i_170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080B0808080"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_424_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => display_addr(8),
      I3 => Reg29(29),
      I4 => display_data_reg_0_63_0_2_i_423_n_0,
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_170_n_0
    );
display_data_reg_0_63_0_2_i_171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_425_n_0,
      I1 => alu_res(17),
      I2 => display_addr(9),
      I3 => dmem_i_data(1),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_135_n_0,
      O => display_data_reg_0_63_0_2_i_171_n_0
    );
display_data_reg_0_63_0_2_i_172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_426_n_0,
      I1 => display_data_reg_0_63_0_2_i_427_n_0,
      I2 => \display_addr_reg[7]_rep_n_0\,
      I3 => display_data_reg_0_63_0_2_i_428_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_429_n_0,
      O => display_data_reg_0_63_0_2_i_172_n_0
    );
display_data_reg_0_63_0_2_i_173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8000088880000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_430_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_data_reg_0_63_0_2_i_14_n_0,
      I5 => display_data_reg_0_63_0_2_i_431_n_0,
      O => display_data_reg_0_63_0_2_i_173_n_0
    );
display_data_reg_0_63_0_2_i_174: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF100010001000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(8),
      I2 => display_data_reg_0_63_0_2_i_432_n_0,
      I3 => \^q\(5),
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_433_n_0,
      O => display_data_reg_0_63_0_2_i_174_n_0
    );
display_data_reg_0_63_0_2_i_175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004055550040"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_434_n_0,
      I2 => display_data_reg_0_63_0_2_i_435_n_0,
      I3 => display_addr(10),
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_436_n_0,
      O => display_data_reg_0_63_0_2_i_175_n_0
    );
display_data_reg_0_63_0_2_i_176: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66600060"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_data_reg_0_63_0_2_i_437_n_0,
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_438_n_0,
      O => display_data_reg_0_63_0_2_i_176_n_0
    );
display_data_reg_0_63_0_2_i_177: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_439_n_0,
      I1 => display_data_reg_0_63_0_2_i_440_n_0,
      O => display_data_reg_0_63_0_2_i_177_n_0,
      S => \^q\(5)
    );
display_data_reg_0_63_0_2_i_178: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_441_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_data_reg_0_63_0_2_i_442_n_0,
      I3 => display_addr(11),
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_443_n_0,
      O => display_data_reg_0_63_0_2_i_178_n_0
    );
display_data_reg_0_63_0_2_i_179: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_115_n_0,
      I1 => display_data_reg_0_63_0_2_i_444_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_445_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_446_n_0,
      O => display_data_reg_0_63_0_2_i_179_n_0
    );
display_data_reg_0_63_0_2_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(9),
      I2 => display_addr(6),
      I3 => display_addr(7),
      O => display_data_reg_0_63_0_2_i_18_n_0
    );
display_data_reg_0_63_0_2_i_180: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_447_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_data_reg_0_63_0_2_i_448_n_0,
      I3 => \^q\(5),
      O => display_data_reg_0_63_0_2_i_180_n_0
    );
display_data_reg_0_63_0_2_i_181: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_449_n_0,
      I1 => display_data_reg_0_63_0_2_i_450_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_451_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_452_n_0,
      O => display_data_reg_0_63_0_2_i_181_n_0
    );
display_data_reg_0_63_0_2_i_182: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_453_n_0,
      I1 => display_data_reg_0_63_0_2_i_454_n_0,
      O => display_data_reg_0_63_0_2_i_182_n_0,
      S => \^q\(5)
    );
display_data_reg_0_63_0_2_i_183: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BFFFF888B0000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_455_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_addr(11),
      I3 => display_data_reg_0_63_0_2_i_456_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_457_n_0,
      O => display_data_reg_0_63_0_2_i_183_n_0
    );
display_data_reg_0_63_0_2_i_184: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_458_n_0,
      I1 => \^q\(5),
      I2 => display_data_reg_0_63_0_2_i_459_n_0,
      I3 => \display_addr_reg[7]_rep_n_0\,
      I4 => display_data_reg_0_63_0_2_i_460_n_0,
      O => display_data_reg_0_63_0_2_i_184_n_0
    );
display_data_reg_0_63_0_2_i_185: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_461_n_0,
      I2 => \display_addr_reg[7]_rep_n_0\,
      I3 => display_data_reg_0_63_0_2_i_462_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_463_n_0,
      O => display_data_reg_0_63_0_2_i_185_n_0
    );
display_data_reg_0_63_0_2_i_186: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_464_n_0,
      I1 => display_data_reg_0_63_0_2_i_465_n_0,
      O => display_data_reg_0_63_0_2_i_186_n_0,
      S => \^q\(5)
    );
display_data_reg_0_63_0_2_i_187: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2404000000000000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => dmem_addr(13),
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_284_n_0,
      O => display_data_reg_0_63_0_2_i_187_n_0
    );
display_data_reg_0_63_0_2_i_188: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_466_n_0,
      I1 => display_data_reg_0_63_0_2_i_467_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_468_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      O => display_data_reg_0_63_0_2_i_188_n_0
    );
display_data_reg_0_63_0_2_i_189: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_469_n_0,
      I1 => \^q\(5),
      I2 => display_data_reg_0_63_0_2_i_470_n_0,
      I3 => \display_addr_reg[7]_rep_n_0\,
      I4 => display_data_reg_0_63_0_2_i_268_n_0,
      I5 => display_data_reg_0_63_0_2_i_471_n_0,
      O => display_data_reg_0_63_0_2_i_189_n_0
    );
display_data_reg_0_63_0_2_i_190: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_472_n_0,
      I1 => display_data_reg_0_63_0_2_i_473_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_474_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_475_n_0,
      O => display_data_reg_0_63_0_2_i_190_n_0
    );
display_data_reg_0_63_0_2_i_191: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66600060"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_data_reg_0_63_0_2_i_476_n_0,
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_477_n_0,
      O => display_data_reg_0_63_0_2_i_191_n_0
    );
display_data_reg_0_63_0_2_i_192: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66600060"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_data_reg_0_63_0_2_i_478_n_0,
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_479_n_0,
      O => display_data_reg_0_63_0_2_i_192_n_0
    );
display_data_reg_0_63_0_2_i_193: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_480_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_481_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_482_n_0,
      O => display_data_reg_0_63_0_2_i_193_n_0
    );
display_data_reg_0_63_0_2_i_194: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_483_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_data_reg_0_63_0_2_i_484_n_0,
      I3 => display_addr(11),
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_485_n_0,
      O => display_data_reg_0_63_0_2_i_194_n_0
    );
display_data_reg_0_63_0_2_i_195: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_data_reg_0_63_0_2_i_486_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_487_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_488_n_0,
      O => display_data_reg_0_63_0_2_i_195_n_0
    );
display_data_reg_0_63_0_2_i_196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => display_data_reg_0_63_0_2_i_313_n_0,
      I2 => display_addr(6),
      I3 => dmem_addr(19),
      I4 => display_data_reg_512_575_0_2_i_2_n_0,
      I5 => display_data_reg_0_63_0_2_i_238_n_0,
      O => display_data_reg_0_63_0_2_i_196_n_0
    );
display_data_reg_0_63_0_2_i_197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_489_n_0,
      I1 => display_data_reg_0_63_0_2_i_490_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_491_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_492_n_0,
      O => display_data_reg_0_63_0_2_i_197_n_0
    );
display_data_reg_0_63_0_2_i_198: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_493_n_0,
      I1 => display_data_reg_0_63_0_2_i_494_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_495_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_496_n_0,
      O => display_data_reg_0_63_0_2_i_198_n_0
    );
display_data_reg_0_63_0_2_i_199: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BFFFF888B0000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_497_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => display_addr(11),
      I3 => display_data_reg_0_63_0_2_i_498_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_499_n_0,
      O => display_data_reg_0_63_0_2_i_199_n_0
    );
display_data_reg_0_63_0_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFFFF02A20000"
    )
        port map (
      I0 => dynamic_hex(2),
      I1 => display_data_reg_0_63_0_2_i_13_n_0,
      I2 => \^q\(0),
      I3 => display_data_reg_0_63_0_2_i_12_n_0,
      I4 => dynamic_hex(3),
      I5 => dynamic_hex(1),
      O => w_data(1)
    );
display_data_reg_0_63_0_2_i_200: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_500_n_0,
      I1 => display_data_reg_0_63_0_2_i_501_n_0,
      O => display_data_reg_0_63_0_2_i_200_n_0,
      S => \display_addr_reg[7]_rep__0_n_0\
    );
display_data_reg_0_63_0_2_i_201: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B08080808080"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_502_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => Reg03(19),
      I4 => display_addr(9),
      I5 => display_data_reg_0_63_0_2_i_503_n_0,
      O => display_data_reg_0_63_0_2_i_201_n_0
    );
display_data_reg_0_63_0_2_i_202: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_504_n_0,
      I2 => \display_addr_reg[7]_rep__0_n_0\,
      I3 => display_data_reg_0_63_0_2_i_505_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_506_n_0,
      O => display_data_reg_0_63_0_2_i_202_n_0
    );
display_data_reg_0_63_0_2_i_203: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_507_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_data_reg_0_63_0_2_i_508_n_0,
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_509_n_0,
      O => display_data_reg_0_63_0_2_i_203_n_0
    );
display_data_reg_0_63_0_2_i_204: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_510_n_0,
      I1 => display_data_reg_0_63_0_2_i_511_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_512_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_513_n_0,
      O => display_data_reg_0_63_0_2_i_204_n_0
    );
display_data_reg_0_63_0_2_i_205: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_514_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_515_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_516_n_0,
      O => display_data_reg_0_63_0_2_i_205_n_0
    );
display_data_reg_0_63_0_2_i_206: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_425_n_0,
      I1 => alu_res(19),
      I2 => display_addr(9),
      I3 => dmem_i_data(3),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_135_n_0,
      O => display_data_reg_0_63_0_2_i_206_n_0
    );
display_data_reg_0_63_0_2_i_207: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF800000008000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_115_n_0,
      I1 => Reg14(31),
      I2 => display_data_reg_0_63_0_2_i_344_n_0,
      I3 => \^q\(5),
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_517_n_0,
      O => display_data_reg_0_63_0_2_i_207_n_0
    );
display_data_reg_0_63_0_2_i_208: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004055550040"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_518_n_0,
      I2 => display_data_reg_0_63_0_2_i_519_n_0,
      I3 => display_addr(10),
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_520_n_0,
      O => display_data_reg_0_63_0_2_i_208_n_0
    );
display_data_reg_0_63_0_2_i_209: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66600060"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_data_reg_0_63_0_2_i_521_n_0,
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_522_n_0,
      O => display_data_reg_0_63_0_2_i_209_n_0
    );
display_data_reg_0_63_0_2_i_210: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_523_n_0,
      I1 => display_data_reg_0_63_0_2_i_524_n_0,
      O => display_data_reg_0_63_0_2_i_210_n_0,
      S => \^q\(5)
    );
display_data_reg_0_63_0_2_i_211: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_525_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_data_reg_0_63_0_2_i_526_n_0,
      I3 => display_addr(11),
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_527_n_0,
      O => display_data_reg_0_63_0_2_i_211_n_0
    );
display_data_reg_0_63_0_2_i_212: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_115_n_0,
      I1 => display_data_reg_0_63_0_2_i_528_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_529_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_530_n_0,
      O => display_data_reg_0_63_0_2_i_212_n_0
    );
display_data_reg_0_63_0_2_i_213: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_531_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_data_reg_0_63_0_2_i_532_n_0,
      I3 => \^q\(5),
      O => display_data_reg_0_63_0_2_i_213_n_0
    );
display_data_reg_0_63_0_2_i_214: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_533_n_0,
      I1 => display_data_reg_0_63_0_2_i_534_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_535_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_536_n_0,
      O => display_data_reg_0_63_0_2_i_214_n_0
    );
display_data_reg_0_63_0_2_i_215: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_537_n_0,
      I1 => display_data_reg_0_63_0_2_i_538_n_0,
      O => display_data_reg_0_63_0_2_i_215_n_0,
      S => \^q\(5)
    );
display_data_reg_0_63_0_2_i_216: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BFFFF888B0000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_539_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_addr(11),
      I3 => display_data_reg_0_63_0_2_i_540_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_541_n_0,
      O => display_data_reg_0_63_0_2_i_216_n_0
    );
display_data_reg_0_63_0_2_i_217: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_542_n_0,
      I1 => \^q\(5),
      I2 => display_data_reg_0_63_0_2_i_543_n_0,
      I3 => \display_addr_reg[7]_rep__0_n_0\,
      I4 => display_data_reg_0_63_0_2_i_544_n_0,
      O => display_data_reg_0_63_0_2_i_217_n_0
    );
display_data_reg_0_63_0_2_i_218: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_545_n_0,
      I2 => \display_addr_reg[7]_rep__0_n_0\,
      I3 => display_data_reg_0_63_0_2_i_546_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_547_n_0,
      O => display_data_reg_0_63_0_2_i_218_n_0
    );
display_data_reg_0_63_0_2_i_219: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_548_n_0,
      I1 => display_data_reg_0_63_0_2_i_549_n_0,
      O => display_data_reg_0_63_0_2_i_219_n_0,
      S => \^q\(5)
    );
display_data_reg_0_63_0_2_i_220: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2404000000000000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => dmem_addr(15),
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_284_n_0,
      O => display_data_reg_0_63_0_2_i_220_n_0
    );
display_data_reg_0_63_0_2_i_221: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_550_n_0,
      I1 => display_data_reg_0_63_0_2_i_551_n_0,
      O => display_data_reg_0_63_0_2_i_221_n_0,
      S => \^q\(5)
    );
display_data_reg_0_63_0_2_i_222: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_552_n_0,
      I1 => display_data_reg_0_63_0_2_i_553_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_554_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_555_n_0,
      O => display_data_reg_0_63_0_2_i_222_n_0
    );
display_data_reg_0_63_0_2_i_223: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_556_n_0,
      I1 => display_data_reg_0_63_0_2_i_557_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_558_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_559_n_0,
      O => display_data_reg_0_63_0_2_i_223_n_0
    );
display_data_reg_0_63_0_2_i_224: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66600060"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_data_reg_0_63_0_2_i_560_n_0,
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_561_n_0,
      O => display_data_reg_0_63_0_2_i_224_n_0
    );
display_data_reg_0_63_0_2_i_225: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_562_n_0,
      I1 => display_data_reg_0_63_0_2_i_563_n_0,
      O => display_data_reg_0_63_0_2_i_225_n_0,
      S => \display_addr_reg[7]_rep_n_0\
    );
display_data_reg_0_63_0_2_i_226: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8000088880000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_564_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_data_reg_0_63_0_2_i_14_n_0,
      I5 => display_data_reg_0_63_0_2_i_565_n_0,
      O => display_data_reg_0_63_0_2_i_226_n_0
    );
display_data_reg_0_63_0_2_i_227: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10FFFF1F100000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_566_n_0,
      I2 => display_addr(8),
      I3 => display_data_reg_0_63_0_2_i_567_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_568_n_0,
      O => display_data_reg_0_63_0_2_i_227_n_0
    );
display_data_reg_0_63_0_2_i_228: unisim.vcomponents.MUXF8
     port map (
      I0 => display_data_reg_0_63_0_2_i_569_n_0,
      I1 => display_data_reg_0_63_0_2_i_570_n_0,
      O => display_data_reg_0_63_0_2_i_228_n_0,
      S => \display_addr_reg[7]_rep_n_0\
    );
display_data_reg_0_63_0_2_i_229: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000FFFFD0000000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => display_data_reg_0_63_0_2_i_571_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_572_n_0,
      O => display_data_reg_0_63_0_2_i_229_n_0
    );
display_data_reg_0_63_0_2_i_230: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_573_n_0,
      I1 => display_data_reg_0_63_0_2_i_574_n_0,
      O => display_data_reg_0_63_0_2_i_230_n_0,
      S => \display_addr_reg[7]_rep_n_0\
    );
display_data_reg_0_63_0_2_i_231: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8888800000000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_575_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => Reg29(28),
      I3 => display_addr(6),
      I4 => display_data_reg_0_63_0_2_i_423_n_0,
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_231_n_0
    );
display_data_reg_0_63_0_2_i_232: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => display_addr(8),
      I1 => dmem_i_data(0),
      I2 => display_addr(9),
      I3 => alu_res(16),
      I4 => display_addr(11),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_232_n_0
    );
display_data_reg_0_63_0_2_i_233: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_576_n_0,
      I2 => display_addr(8),
      I3 => display_data_reg_0_63_0_2_i_577_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_578_n_0,
      O => display_data_reg_0_63_0_2_i_233_n_0
    );
display_data_reg_0_63_0_2_i_234: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8000088880000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_579_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_data_reg_0_63_0_2_i_14_n_0,
      I5 => display_data_reg_0_63_0_2_i_580_n_0,
      O => display_data_reg_0_63_0_2_i_234_n_0
    );
display_data_reg_0_63_0_2_i_235: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF800000008000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_115_n_0,
      I1 => Reg14(28),
      I2 => display_data_reg_0_63_0_2_i_344_n_0,
      I3 => \^q\(5),
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_581_n_0,
      O => display_data_reg_0_63_0_2_i_235_n_0
    );
display_data_reg_0_63_0_2_i_236: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_582_n_0,
      I2 => \display_addr_reg[7]_rep_n_0\,
      I3 => display_data_reg_0_63_0_2_i_583_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_584_n_0,
      O => display_data_reg_0_63_0_2_i_236_n_0
    );
display_data_reg_0_63_0_2_i_237: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(6),
      I3 => dmem_addr(16),
      I4 => display_addr(8),
      I5 => \display_addr_reg[7]_rep__0_n_0\,
      O => display_data_reg_0_63_0_2_i_237_n_0
    );
display_data_reg_0_63_0_2_i_238: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_238_n_0
    );
display_data_reg_0_63_0_2_i_239: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_585_n_0,
      I1 => display_data_reg_0_63_0_2_i_586_n_0,
      I2 => \display_addr_reg[7]_rep__0_n_0\,
      I3 => display_data_reg_0_63_0_2_i_587_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_588_n_0,
      O => display_data_reg_0_63_0_2_i_239_n_0
    );
display_data_reg_0_63_0_2_i_240: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_589_n_0,
      I1 => display_data_reg_0_63_0_2_i_590_n_0,
      I2 => \display_addr_reg[7]_rep__0_n_0\,
      I3 => display_data_reg_0_63_0_2_i_591_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_592_n_0,
      O => display_data_reg_0_63_0_2_i_240_n_0
    );
display_data_reg_0_63_0_2_i_241: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_593_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => Reg31(0),
      I3 => display_data_reg_0_63_0_2_i_594_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_595_n_0,
      O => display_data_reg_0_63_0_2_i_241_n_0
    );
display_data_reg_0_63_0_2_i_242: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000FFFFD0000000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => display_data_reg_0_63_0_2_i_596_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_597_n_0,
      O => display_data_reg_0_63_0_2_i_242_n_0
    );
display_data_reg_0_63_0_2_i_243: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_data_reg_0_63_0_2_i_598_n_0,
      I2 => \display_addr_reg[7]_rep__0_n_0\,
      I3 => display_addr(11),
      I4 => display_data_reg_0_63_0_2_i_599_n_0,
      O => display_data_reg_0_63_0_2_i_243_n_0
    );
display_data_reg_0_63_0_2_i_244: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_data_reg_0_63_0_2_i_600_n_0,
      I2 => \display_addr_reg[7]_rep__0_n_0\,
      I3 => display_data_reg_0_63_0_2_i_601_n_0,
      O => display_data_reg_0_63_0_2_i_244_n_0
    );
display_data_reg_0_63_0_2_i_245: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_602_n_0,
      I1 => display_data_reg_0_63_0_2_i_603_n_0,
      O => display_data_reg_0_63_0_2_i_245_n_0,
      S => \^q\(5)
    );
display_data_reg_0_63_0_2_i_246: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_604_n_0,
      I2 => display_addr(8),
      I3 => display_data_reg_0_63_0_2_i_605_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_606_n_0,
      O => display_data_reg_0_63_0_2_i_246_n_0
    );
display_data_reg_0_63_0_2_i_247: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_607_n_0,
      I1 => display_data_reg_0_63_0_2_i_608_n_0,
      I2 => \display_addr_reg[7]_rep__0_n_0\,
      I3 => display_data_reg_0_63_0_2_i_609_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_610_n_0,
      O => display_data_reg_0_63_0_2_i_247_n_0
    );
display_data_reg_0_63_0_2_i_248: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_611_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_data_reg_0_63_0_2_i_612_n_0,
      I3 => display_addr(8),
      I4 => display_data_reg_0_63_0_2_i_613_n_0,
      I5 => display_addr(11),
      O => display_data_reg_0_63_0_2_i_248_n_0
    );
display_data_reg_0_63_0_2_i_249: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10101010101010"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_data_reg_0_63_0_2_i_614_n_0,
      I2 => \display_addr_reg[7]_rep__0_n_0\,
      I3 => display_data_reg_0_63_0_2_i_14_n_0,
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_615_n_0,
      O => display_data_reg_0_63_0_2_i_249_n_0
    );
display_data_reg_0_63_0_2_i_250: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B8B8B888B"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_616_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_addr(11),
      I3 => display_data_reg_0_63_0_2_i_617_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_618_n_0,
      O => display_data_reg_0_63_0_2_i_250_n_0
    );
display_data_reg_0_63_0_2_i_251: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_619_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => Reg12(28),
      I3 => display_addr(8),
      I4 => Reg28(24),
      I5 => display_data_reg_0_63_0_2_i_594_n_0,
      O => display_data_reg_0_63_0_2_i_251_n_0
    );
display_data_reg_0_63_0_2_i_252: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00FFFF8A000000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_data_reg_0_63_0_2_i_620_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_621_n_0,
      O => display_data_reg_0_63_0_2_i_252_n_0
    );
display_data_reg_0_63_0_2_i_253: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFC0008000C000"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_data_reg_0_63_0_2_i_14_n_0,
      I2 => display_data_reg_0_63_0_2_i_622_n_0,
      I3 => \display_addr_reg[7]_rep_n_0\,
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_623_n_0,
      O => display_data_reg_0_63_0_2_i_253_n_0
    );
display_data_reg_0_63_0_2_i_254: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BFFFF888B0000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_624_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => display_addr(11),
      I3 => display_data_reg_0_63_0_2_i_625_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_626_n_0,
      O => display_data_reg_0_63_0_2_i_254_n_0
    );
display_data_reg_0_63_0_2_i_255: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_627_n_0,
      I1 => display_data_reg_0_63_0_2_i_628_n_0,
      O => display_data_reg_0_63_0_2_i_255_n_0,
      S => \display_addr_reg[7]_rep_n_0\
    );
display_data_reg_0_63_0_2_i_256: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_629_n_0,
      I1 => display_addr(8),
      I2 => display_data_reg_0_63_0_2_i_630_n_0,
      I3 => \display_addr_reg[7]_rep_n_0\,
      I4 => display_data_reg_0_63_0_2_i_268_n_0,
      I5 => display_data_reg_0_63_0_2_i_631_n_0,
      O => display_data_reg_0_63_0_2_i_256_n_0
    );
display_data_reg_0_63_0_2_i_257: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_632_n_0,
      I2 => display_addr(8),
      I3 => display_data_reg_0_63_0_2_i_633_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_634_n_0,
      O => display_data_reg_0_63_0_2_i_257_n_0
    );
display_data_reg_0_63_0_2_i_258: unisim.vcomponents.MUXF8
     port map (
      I0 => display_data_reg_0_63_0_2_i_635_n_0,
      I1 => display_data_reg_0_63_0_2_i_636_n_0,
      O => display_data_reg_0_63_0_2_i_258_n_0,
      S => \display_addr_reg[7]_rep_n_0\
    );
display_data_reg_0_63_0_2_i_259: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFBF0000"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg20(8),
      I2 => display_data_reg_512_575_0_2_i_2_n_0,
      I3 => display_addr(6),
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_637_n_0,
      O => display_data_reg_0_63_0_2_i_259_n_0
    );
display_data_reg_0_63_0_2_i_260: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_638_n_0,
      I1 => \^q\(5),
      I2 => display_data_reg_0_63_0_2_i_639_n_0,
      I3 => \display_addr_reg[7]_rep_n_0\,
      I4 => Reg28(28),
      I5 => display_data_reg_0_63_0_2_i_640_n_0,
      O => display_data_reg_0_63_0_2_i_260_n_0
    );
display_data_reg_0_63_0_2_i_261: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66600060"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_data_reg_0_63_0_2_i_641_n_0,
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_642_n_0,
      O => display_data_reg_0_63_0_2_i_261_n_0
    );
display_data_reg_0_63_0_2_i_262: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_643_n_0,
      I1 => display_data_reg_0_63_0_2_i_644_n_0,
      O => display_data_reg_0_63_0_2_i_262_n_0,
      S => \display_addr_reg[7]_rep_n_0\
    );
display_data_reg_0_63_0_2_i_263: unisim.vcomponents.MUXF8
     port map (
      I0 => display_data_reg_0_63_0_2_i_645_n_0,
      I1 => display_data_reg_0_63_0_2_i_646_n_0,
      O => display_data_reg_0_63_0_2_i_263_n_0,
      S => \display_addr_reg[7]_rep_n_0\
    );
display_data_reg_0_63_0_2_i_264: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808A8080808"
    )
        port map (
      I0 => \display_addr_reg[7]_rep_n_0\,
      I1 => display_data_reg_0_63_0_2_i_647_n_0,
      I2 => display_addr(8),
      I3 => Reg05(0),
      I4 => display_data_reg_0_63_0_2_i_648_n_0,
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_264_n_0
    );
display_data_reg_0_63_0_2_i_265: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10001000100010FF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(6),
      I2 => display_data_reg_0_63_0_2_i_649_n_0,
      I3 => \display_addr_reg[7]_rep_n_0\,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_650_n_0,
      O => display_data_reg_0_63_0_2_i_265_n_0
    );
display_data_reg_0_63_0_2_i_266: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_651_n_0,
      I1 => display_data_reg_0_63_0_2_i_652_n_0,
      O => display_data_reg_0_63_0_2_i_266_n_0,
      S => \display_addr_reg[7]_rep_n_0\
    );
display_data_reg_0_63_0_2_i_267: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010101F101010"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_653_n_0,
      I2 => display_addr(8),
      I3 => Reg21(28),
      I4 => display_data_reg_0_63_0_2_i_423_n_0,
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_267_n_0
    );
display_data_reg_0_63_0_2_i_268: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_268_n_0
    );
display_data_reg_0_63_0_2_i_269: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg29(16),
      I2 => display_addr(9),
      I3 => Reg01(28),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_654_n_0,
      O => display_data_reg_0_63_0_2_i_269_n_0
    );
display_data_reg_0_63_0_2_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_54_n_0,
      I1 => display_data_reg_0_63_0_2_i_55_n_0,
      O => display_data_reg_0_63_0_2_i_27_n_0,
      S => \^q\(4)
    );
display_data_reg_0_63_0_2_i_270: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_655_n_0,
      I1 => display_addr(8),
      I2 => Reg27(8),
      I3 => display_data_reg_0_63_0_2_i_423_n_0,
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_656_n_0,
      O => display_data_reg_0_63_0_2_i_270_n_0
    );
display_data_reg_0_63_0_2_i_271: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_657_n_0,
      I1 => display_addr(8),
      I2 => display_data_reg_0_63_0_2_i_658_n_0,
      I3 => display_addr(6),
      I4 => display_data_reg_0_63_0_2_i_659_n_0,
      O => display_data_reg_0_63_0_2_i_271_n_0
    );
display_data_reg_0_63_0_2_i_272: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_660_n_0,
      I1 => display_data_reg_0_63_0_2_i_661_n_0,
      O => display_data_reg_0_63_0_2_i_272_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_273: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_662_n_0,
      I1 => display_data_reg_0_63_0_2_i_663_n_0,
      O => display_data_reg_0_63_0_2_i_273_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_274: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep_n_0\,
      I1 => dmem_o_data(20),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_274_n_0
    );
display_data_reg_0_63_0_2_i_275: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep_n_0\,
      I1 => alu_res(4),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_275_n_0
    );
display_data_reg_0_63_0_2_i_276: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10FFFF1F100000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_664_n_0,
      I2 => display_addr(8),
      I3 => display_data_reg_0_63_0_2_i_665_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_666_n_0,
      O => display_data_reg_0_63_0_2_i_276_n_0
    );
display_data_reg_0_63_0_2_i_277: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg20(0),
      I4 => display_addr(10),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_277_n_0
    );
display_data_reg_0_63_0_2_i_278: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(6),
      I2 => Reg00(0),
      I3 => display_addr(10),
      I4 => display_addr(9),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_278_n_0
    );
display_data_reg_0_63_0_2_i_279: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_667_n_0,
      I1 => display_data_reg_0_63_0_2_i_668_n_0,
      O => display_data_reg_0_63_0_2_i_279_n_0,
      S => \display_addr_reg[7]_rep_n_0\
    );
display_data_reg_0_63_0_2_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_56_n_0,
      I1 => display_data_reg_0_63_0_2_i_57_n_0,
      I2 => \^q\(4),
      I3 => display_data_reg_0_63_0_2_i_58_n_0,
      I4 => \^q\(2),
      I5 => display_data_reg_0_63_0_2_i_59_n_0,
      O => display_data_reg_0_63_0_2_i_28_n_0
    );
display_data_reg_0_63_0_2_i_280: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFDFF0000"
    )
        port map (
      I0 => Reg02(24),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => display_addr(6),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_669_n_0,
      O => display_data_reg_0_63_0_2_i_280_n_0
    );
display_data_reg_0_63_0_2_i_281: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFEFF0000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg06(28),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_670_n_0,
      O => display_data_reg_0_63_0_2_i_281_n_0
    );
display_data_reg_0_63_0_2_i_282: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8000088880000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_671_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_data_reg_0_63_0_2_i_14_n_0,
      I5 => display_data_reg_0_63_0_2_i_672_n_0,
      O => display_data_reg_0_63_0_2_i_282_n_0
    );
display_data_reg_0_63_0_2_i_283: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_673_n_0,
      I2 => \display_addr_reg[7]_rep_n_0\,
      I3 => display_data_reg_0_63_0_2_i_674_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_675_n_0,
      O => display_data_reg_0_63_0_2_i_283_n_0
    );
display_data_reg_0_63_0_2_i_284: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(8),
      I3 => \^q\(5),
      O => display_data_reg_0_63_0_2_i_284_n_0
    );
display_data_reg_0_63_0_2_i_285: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01015101"
    )
        port map (
      I0 => \^q\(5),
      I1 => display_addr(7),
      I2 => \^q\(1),
      I3 => display_addr(6),
      I4 => \^q\(4),
      O => display_data_reg_0_63_0_2_i_285_n_0
    );
display_data_reg_0_63_0_2_i_286: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3EBEBC3C8EBEBEB"
    )
        port map (
      I0 => \^q\(4),
      I1 => display_addr(9),
      I2 => display_addr(8),
      I3 => display_addr(7),
      I4 => \^q\(5),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_286_n_0
    );
display_data_reg_0_63_0_2_i_287: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCD303"
    )
        port map (
      I0 => display_addr(9),
      I1 => \^q\(5),
      I2 => display_addr(8),
      I3 => display_addr(6),
      I4 => display_addr(7),
      O => display_data_reg_0_63_0_2_i_287_n_0
    );
display_data_reg_0_63_0_2_i_288: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002A00000000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(8),
      I3 => \^q\(4),
      I4 => \^display_addr_reg[2]_rep_0\,
      I5 => display_data_reg_0_63_0_2_i_676_n_0,
      O => display_data_reg_0_63_0_2_i_288_n_0
    );
display_data_reg_0_63_0_2_i_289: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B8B8B8B8B8B8B"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_677_n_0,
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_678_n_0,
      I3 => display_data_reg_0_63_0_2_i_679_n_0,
      I4 => display_addr(8),
      I5 => display_addr(7),
      O => display_data_reg_0_63_0_2_i_289_n_0
    );
display_data_reg_0_63_0_2_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_60_n_0,
      I1 => display_data_reg_0_63_0_2_i_61_n_0,
      O => display_data_reg_0_63_0_2_i_29_n_0,
      S => \^q\(4)
    );
display_data_reg_0_63_0_2_i_290: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => display_addr(8),
      I3 => display_addr(10),
      I4 => display_data_reg_0_63_0_2_i_680_n_0,
      O => display_data_reg_0_63_0_2_i_290_n_0
    );
display_data_reg_0_63_0_2_i_291: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFEAAFEFFFE"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_681_n_0,
      I1 => display_data_reg_0_63_0_2_i_682_n_0,
      I2 => display_data_reg_0_63_0_2_i_683_n_0,
      I3 => display_addr(9),
      I4 => display_data_reg_0_63_0_2_i_684_n_0,
      I5 => \^display_addr_reg[2]_rep_0\,
      O => display_data_reg_0_63_0_2_i_291_n_0
    );
display_data_reg_0_63_0_2_i_292: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF880F88F0880088"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_685_n_0,
      I1 => display_data_reg_0_63_0_2_i_686_n_0,
      I2 => display_addr(7),
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_687_n_0,
      I5 => display_data_reg_0_63_0_2_i_688_n_0,
      O => display_data_reg_0_63_0_2_i_292_n_0
    );
display_data_reg_0_63_0_2_i_293: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655BA8A054572A80"
    )
        port map (
      I0 => display_addr(8),
      I1 => \^q\(5),
      I2 => display_addr(6),
      I3 => display_addr(7),
      I4 => display_addr(9),
      I5 => \^q\(4),
      O => display_data_reg_0_63_0_2_i_293_n_0
    );
display_data_reg_0_63_0_2_i_294: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_294_n_0
    );
display_data_reg_0_63_0_2_i_295: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_689_n_0,
      I1 => display_data_reg_0_63_0_2_i_690_n_0,
      O => display_data_reg_0_63_0_2_i_295_n_0,
      S => display_addr(7)
    );
display_data_reg_0_63_0_2_i_296: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEBFFFBFFF97DF"
    )
        port map (
      I0 => \^q\(5),
      I1 => display_addr(9),
      I2 => display_addr(8),
      I3 => display_addr(7),
      I4 => \^display_addr_reg[2]_rep_0\,
      I5 => \^q\(1),
      O => display_data_reg_0_63_0_2_i_296_n_0
    );
display_data_reg_0_63_0_2_i_297: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000004404"
    )
        port map (
      I0 => display_addr(9),
      I1 => \^q\(5),
      I2 => display_addr(6),
      I3 => \^q\(1),
      I4 => display_addr(8),
      I5 => display_addr(7),
      O => display_data_reg_0_63_0_2_i_297_n_0
    );
display_data_reg_0_63_0_2_i_298: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => display_addr(6),
      I1 => \^q\(5),
      I2 => display_addr(7),
      I3 => display_addr(8),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_298_n_0
    );
display_data_reg_0_63_0_2_i_299: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000300"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_691_n_0,
      I1 => display_addr(7),
      I2 => \^q\(4),
      I3 => \^display_addr_reg[2]_rep_0\,
      I4 => display_addr(6),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_299_n_0
    );
display_data_reg_0_63_0_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FFFF00000000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_12_n_0,
      I1 => \^q\(0),
      I2 => display_data_reg_0_63_0_2_i_13_n_0,
      I3 => dynamic_hex(1),
      I4 => dynamic_hex(3),
      I5 => dynamic_hex(2),
      O => w_data(2)
    );
display_data_reg_0_63_0_2_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_62_n_0,
      I1 => display_data_reg_0_63_0_2_i_63_n_0,
      O => display_data_reg_0_63_0_2_i_30_n_0,
      S => \^q\(4)
    );
display_data_reg_0_63_0_2_i_300: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFFBF1FFBAAFFB"
    )
        port map (
      I0 => display_addr(8),
      I1 => \^q\(1),
      I2 => display_addr(7),
      I3 => display_addr(6),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => display_data_reg_0_63_0_2_i_300_n_0
    );
display_data_reg_0_63_0_2_i_301: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAEBFFEBAAEBAAEB"
    )
        port map (
      I0 => \^display_addr_reg[2]_rep_0\,
      I1 => display_addr(6),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => display_addr(7),
      I5 => \^q\(1),
      O => display_data_reg_0_63_0_2_i_301_n_0
    );
display_data_reg_0_63_0_2_i_302: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep__0_n_0\,
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_addr(11),
      I4 => dmem_o_data(26),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_302_n_0
    );
display_data_reg_0_63_0_2_i_303: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep__0_n_0\,
      I1 => alu_res(10),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_303_n_0
    );
display_data_reg_0_63_0_2_i_304: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_692_n_0,
      I1 => display_data_reg_0_63_0_2_i_693_n_0,
      I2 => \display_addr_reg[7]_rep__0_n_0\,
      I3 => display_data_reg_0_63_0_2_i_694_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_695_n_0,
      O => display_data_reg_0_63_0_2_i_304_n_0
    );
display_data_reg_0_63_0_2_i_305: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_696_n_0,
      I1 => display_addr(8),
      I2 => display_data_reg_0_63_0_2_i_697_n_0,
      I3 => display_addr(6),
      I4 => display_data_reg_0_63_0_2_i_698_n_0,
      O => display_data_reg_0_63_0_2_i_305_n_0
    );
display_data_reg_0_63_0_2_i_306: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_699_n_0,
      I1 => display_data_reg_0_63_0_2_i_700_n_0,
      O => display_data_reg_0_63_0_2_i_306_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_307: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008030000080000"
    )
        port map (
      I0 => Reg30(6),
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => display_addr(10),
      I4 => display_addr(9),
      I5 => rs2_val(2),
      O => display_data_reg_0_63_0_2_i_307_n_0
    );
display_data_reg_0_63_0_2_i_308: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => Reg10(6),
      I1 => display_data_reg_0_63_0_2_i_701_n_0,
      I2 => display_addr(6),
      I3 => display_data_reg_0_63_0_2_i_702_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_703_n_0,
      O => display_data_reg_0_63_0_2_i_308_n_0
    );
display_data_reg_0_63_0_2_i_309: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_data_reg_0_63_0_2_i_704_n_0,
      I2 => \display_addr_reg[7]_rep__0_n_0\,
      I3 => display_data_reg_0_63_0_2_i_705_n_0,
      O => display_data_reg_0_63_0_2_i_309_n_0
    );
display_data_reg_0_63_0_2_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_64_n_0,
      I1 => display_data_reg_0_63_0_2_i_65_n_0,
      O => display_data_reg_0_63_0_2_i_31_n_0,
      S => \^q\(4)
    );
display_data_reg_0_63_0_2_i_310: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_data_reg_0_63_0_2_i_706_n_0,
      I2 => display_addr(8),
      I3 => display_data_reg_0_63_0_2_i_707_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_708_n_0,
      O => display_data_reg_0_63_0_2_i_310_n_0
    );
display_data_reg_0_63_0_2_i_311: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8BBBBBBBBBBB"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_709_n_0,
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg24(22),
      O => display_data_reg_0_63_0_2_i_311_n_0
    );
display_data_reg_0_63_0_2_i_312: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => Reg12(30),
      I1 => display_addr(8),
      I2 => Reg28(26),
      I3 => display_addr(9),
      I4 => display_data_reg_0_63_0_2_i_14_n_0,
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_312_n_0
    );
display_data_reg_0_63_0_2_i_313: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \display_addr_reg[7]_rep_n_0\,
      I1 => display_addr(6),
      I2 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_313_n_0
    );
display_data_reg_0_63_0_2_i_314: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_710_n_0,
      I1 => display_addr(8),
      I2 => Reg27(14),
      I3 => display_data_reg_0_63_0_2_i_423_n_0,
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_711_n_0,
      O => display_data_reg_0_63_0_2_i_314_n_0
    );
display_data_reg_0_63_0_2_i_315: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_712_n_0,
      I1 => display_addr(8),
      I2 => reg_i_data(30),
      I3 => display_data_reg_0_63_0_2_i_713_n_0,
      I4 => display_addr(10),
      I5 => display_data_reg_0_63_0_2_i_714_n_0,
      O => display_data_reg_0_63_0_2_i_315_n_0
    );
display_data_reg_0_63_0_2_i_316: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00FFFF8A000000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => rs1_val(18),
      I2 => display_addr(9),
      I3 => display_data_reg_0_63_0_2_i_715_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_716_n_0,
      O => display_data_reg_0_63_0_2_i_316_n_0
    );
display_data_reg_0_63_0_2_i_317: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_717_n_0,
      I1 => display_addr(8),
      I2 => display_data_reg_0_63_0_2_i_718_n_0,
      I3 => display_addr(6),
      I4 => display_data_reg_0_63_0_2_i_719_n_0,
      O => display_data_reg_0_63_0_2_i_317_n_0
    );
display_data_reg_0_63_0_2_i_318: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040040000000400"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_data_reg_0_63_0_2_i_14_n_0,
      I2 => display_addr(6),
      I3 => inst(10),
      I4 => display_addr(8),
      I5 => Reg11(2),
      O => display_data_reg_0_63_0_2_i_318_n_0
    );
display_data_reg_0_63_0_2_i_319: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => Reg31(2),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_720_n_0,
      O => display_data_reg_0_63_0_2_i_319_n_0
    );
display_data_reg_0_63_0_2_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_66_n_0,
      I1 => display_data_reg_0_63_0_2_i_67_n_0,
      I2 => \^q\(4),
      I3 => display_data_reg_0_63_0_2_i_68_n_0,
      I4 => \^q\(2),
      I5 => display_data_reg_0_63_0_2_i_69_n_0,
      O => display_data_reg_0_63_0_2_i_32_n_0
    );
display_data_reg_0_63_0_2_i_320: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0000000D000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => display_data_reg_0_63_0_2_i_721_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_722_n_0,
      O => display_data_reg_0_63_0_2_i_320_n_0
    );
display_data_reg_0_63_0_2_i_321: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => Reg01(2),
      I4 => display_addr(11),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_321_n_0
    );
display_data_reg_0_63_0_2_i_322: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010151010101"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_data_reg_0_63_0_2_i_723_n_0,
      I2 => display_addr(8),
      I3 => Reg07(30),
      I4 => display_data_reg_0_63_0_2_i_724_n_0,
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_322_n_0
    );
display_data_reg_0_63_0_2_i_323: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA7F7FFFF"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg19(22),
      I2 => display_addr(8),
      I3 => Reg03(26),
      I4 => display_addr(6),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_323_n_0
    );
display_data_reg_0_63_0_2_i_324: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_data_reg_0_63_0_2_i_725_n_0,
      I2 => \display_addr_reg[7]_rep_n_0\,
      I3 => display_data_reg_0_63_0_2_i_726_n_0,
      I4 => display_data_reg_0_63_0_2_i_727_n_0,
      O => display_data_reg_0_63_0_2_i_324_n_0
    );
display_data_reg_0_63_0_2_i_325: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => reg_i_data(6),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_325_n_0
    );
display_data_reg_0_63_0_2_i_326: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080020000000200"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_425_n_0,
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => inst(2),
      I4 => display_addr(8),
      I5 => dmem_addr(26),
      O => display_data_reg_0_63_0_2_i_326_n_0
    );
display_data_reg_0_63_0_2_i_327: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg23(18),
      I2 => display_addr(6),
      I3 => Reg27(22),
      O => display_data_reg_0_63_0_2_i_327_n_0
    );
display_data_reg_0_63_0_2_i_328: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Reg07(22),
      I1 => display_addr(6),
      I2 => Reg11(26),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_328_n_0
    );
display_data_reg_0_63_0_2_i_329: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_728_n_0,
      I1 => display_data_reg_0_63_0_2_i_729_n_0,
      O => display_data_reg_0_63_0_2_i_329_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_33: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_70_n_0,
      I1 => display_data_reg_0_63_0_2_i_71_n_0,
      O => display_data_reg_0_63_0_2_i_33_n_0,
      S => \^q\(4)
    );
display_data_reg_0_63_0_2_i_330: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0000000E000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => display_data_reg_0_63_0_2_i_730_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_731_n_0,
      O => display_data_reg_0_63_0_2_i_330_n_0
    );
display_data_reg_0_63_0_2_i_331: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151FFFF01510000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_732_n_0,
      I2 => display_addr(6),
      I3 => display_data_reg_0_63_0_2_i_733_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_734_n_0,
      O => display_data_reg_0_63_0_2_i_331_n_0
    );
display_data_reg_0_63_0_2_i_332: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => display_addr(8),
      I1 => alu_res(2),
      I2 => display_addr(9),
      I3 => display_addr(10),
      I4 => display_addr(11),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_332_n_0
    );
display_data_reg_0_63_0_2_i_333: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Reg19(30),
      I1 => display_addr(11),
      I2 => display_addr(10),
      I3 => display_addr(9),
      I4 => display_addr(6),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_333_n_0
    );
display_data_reg_0_63_0_2_i_334: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080B0808080"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_735_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => display_addr(8),
      I3 => Reg29(30),
      I4 => display_data_reg_0_63_0_2_i_423_n_0,
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_334_n_0
    );
display_data_reg_0_63_0_2_i_335: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_736_n_0,
      I1 => display_addr(8),
      I2 => Reg27(6),
      I3 => display_data_reg_0_63_0_2_i_423_n_0,
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_737_n_0,
      O => display_data_reg_0_63_0_2_i_335_n_0
    );
display_data_reg_0_63_0_2_i_336: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_738_n_0,
      I1 => display_data_reg_0_63_0_2_i_739_n_0,
      O => display_data_reg_0_63_0_2_i_336_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_337: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0000000D000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => display_data_reg_0_63_0_2_i_740_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_741_n_0,
      O => display_data_reg_0_63_0_2_i_337_n_0
    );
display_data_reg_0_63_0_2_i_338: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => display_addr(10),
      I1 => Reg01(10),
      I2 => display_data_reg_0_63_0_2_i_724_n_0,
      I3 => display_addr(6),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_742_n_0,
      O => display_data_reg_0_63_0_2_i_338_n_0
    );
display_data_reg_0_63_0_2_i_339: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_743_n_0,
      I1 => display_data_reg_0_63_0_2_i_744_n_0,
      O => display_data_reg_0_63_0_2_i_339_n_0,
      S => display_addr(9)
    );
display_data_reg_0_63_0_2_i_34: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_72_n_0,
      I1 => display_data_reg_0_63_0_2_i_73_n_0,
      O => display_data_reg_0_63_0_2_i_34_n_0,
      S => \^q\(4)
    );
display_data_reg_0_63_0_2_i_340: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => rs2_val(26),
      I1 => display_addr(8),
      I2 => display_addr(9),
      I3 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_340_n_0
    );
display_data_reg_0_63_0_2_i_341: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_745_n_0,
      I1 => display_data_reg_0_63_0_2_i_746_n_0,
      O => display_data_reg_0_63_0_2_i_341_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_342: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_747_n_0,
      I1 => display_data_reg_0_63_0_2_i_748_n_0,
      O => display_data_reg_0_63_0_2_i_342_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_343: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_749_n_0,
      I1 => display_data_reg_0_63_0_2_i_750_n_0,
      O => display_data_reg_0_63_0_2_i_343_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_344: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_344_n_0
    );
display_data_reg_0_63_0_2_i_345: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_751_n_0,
      I1 => display_addr(8),
      I2 => display_addr(10),
      I3 => display_addr(6),
      I4 => Reg24(30),
      I5 => display_data_reg_512_575_0_2_i_2_n_0,
      O => display_data_reg_0_63_0_2_i_345_n_0
    );
display_data_reg_0_63_0_2_i_346: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8830FFFF88300000"
    )
        port map (
      I0 => Reg08(2),
      I1 => display_addr(8),
      I2 => Reg20(14),
      I3 => display_addr(6),
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_752_n_0,
      O => display_data_reg_0_63_0_2_i_346_n_0
    );
display_data_reg_0_63_0_2_i_347: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FC0A0F0"
    )
        port map (
      I0 => Reg28(2),
      I1 => Reg16(10),
      I2 => display_addr(9),
      I3 => display_addr(8),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_347_n_0
    );
display_data_reg_0_63_0_2_i_348: unisim.vcomponents.MUXF8
     port map (
      I0 => display_data_reg_0_63_0_2_i_753_n_0,
      I1 => display_data_reg_0_63_0_2_i_754_n_0,
      O => display_data_reg_0_63_0_2_i_348_n_0,
      S => \display_addr_reg[7]_rep_n_0\
    );
display_data_reg_0_63_0_2_i_349: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep__0_n_0\,
      I1 => dmem_o_data(30),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_349_n_0
    );
display_data_reg_0_63_0_2_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_74_n_0,
      I1 => display_data_reg_0_63_0_2_i_75_n_0,
      O => display_data_reg_0_63_0_2_i_35_n_0,
      S => \^q\(4)
    );
display_data_reg_0_63_0_2_i_350: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep__0_n_0\,
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_addr(11),
      I4 => alu_res(14),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_350_n_0
    );
display_data_reg_0_63_0_2_i_351: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8000088880000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_755_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_data_reg_0_63_0_2_i_14_n_0,
      I5 => display_data_reg_0_63_0_2_i_756_n_0,
      O => display_data_reg_0_63_0_2_i_351_n_0
    );
display_data_reg_0_63_0_2_i_352: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_757_n_0,
      I2 => \display_addr_reg[7]_rep__0_n_0\,
      I3 => display_data_reg_0_63_0_2_i_758_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_759_n_0,
      O => display_data_reg_0_63_0_2_i_352_n_0
    );
display_data_reg_0_63_0_2_i_353: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8888888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_760_n_0,
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => display_addr(10),
      I4 => display_addr(9),
      I5 => rs2_val(6),
      O => display_data_reg_0_63_0_2_i_353_n_0
    );
display_data_reg_0_63_0_2_i_354: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => Reg10(10),
      I1 => display_data_reg_0_63_0_2_i_701_n_0,
      I2 => display_addr(6),
      I3 => display_data_reg_0_63_0_2_i_761_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_762_n_0,
      O => display_data_reg_0_63_0_2_i_354_n_0
    );
display_data_reg_0_63_0_2_i_355: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_data_reg_0_63_0_2_i_763_n_0,
      I2 => display_addr(8),
      I3 => display_data_reg_0_63_0_2_i_764_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_765_n_0,
      O => display_data_reg_0_63_0_2_i_355_n_0
    );
display_data_reg_0_63_0_2_i_356: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => Reg18(30),
      I1 => display_addr(6),
      I2 => Reg14(26),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => \display_addr_reg[7]_rep__0_n_0\,
      O => display_data_reg_0_63_0_2_i_356_n_0
    );
display_data_reg_0_63_0_2_i_357: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400055554000"
    )
        port map (
      I0 => display_addr(11),
      I1 => Reg24(26),
      I2 => display_data_reg_0_63_0_2_i_766_n_0,
      I3 => display_addr(6),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_767_n_0,
      O => display_data_reg_0_63_0_2_i_357_n_0
    );
display_data_reg_0_63_0_2_i_358: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg28(30),
      I2 => display_addr(9),
      I3 => display_addr(10),
      I4 => display_addr(11),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_358_n_0
    );
display_data_reg_0_63_0_2_i_359: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => display_addr(6),
      I1 => dmem_addr(22),
      I2 => display_addr(11),
      I3 => display_addr(10),
      I4 => display_addr(8),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_359_n_0
    );
display_data_reg_0_63_0_2_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_76_n_0,
      I1 => display_data_reg_0_63_0_2_i_77_n_0,
      I2 => \^q\(4),
      I3 => display_data_reg_0_63_0_2_i_78_n_0,
      I4 => \^q\(2),
      I5 => display_data_reg_0_63_0_2_i_79_n_0,
      O => display_data_reg_0_63_0_2_i_36_n_0
    );
display_data_reg_0_63_0_2_i_360: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(6),
      I2 => display_addr(8),
      I3 => display_addr(10),
      I4 => display_addr(11),
      I5 => reg_i_data(2),
      O => display_data_reg_0_63_0_2_i_360_n_0
    );
display_data_reg_0_63_0_2_i_361: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_768_n_0,
      I1 => display_addr(8),
      I2 => Reg27(18),
      I3 => display_data_reg_0_63_0_2_i_423_n_0,
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_769_n_0,
      O => display_data_reg_0_63_0_2_i_361_n_0
    );
display_data_reg_0_63_0_2_i_362: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0000000E000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => display_data_reg_0_63_0_2_i_770_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_771_n_0,
      O => display_data_reg_0_63_0_2_i_362_n_0
    );
display_data_reg_0_63_0_2_i_363: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00FFFF8A000000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => rs1_val(22),
      I2 => display_addr(9),
      I3 => display_data_reg_0_63_0_2_i_772_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_773_n_0,
      O => display_data_reg_0_63_0_2_i_363_n_0
    );
display_data_reg_0_63_0_2_i_364: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0000000E000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => display_data_reg_0_63_0_2_i_774_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_775_n_0,
      O => display_data_reg_0_63_0_2_i_364_n_0
    );
display_data_reg_0_63_0_2_i_365: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFC0008000C000"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_data_reg_0_63_0_2_i_14_n_0,
      I2 => display_data_reg_0_63_0_2_i_776_n_0,
      I3 => \display_addr_reg[7]_rep__0_n_0\,
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_777_n_0,
      O => display_data_reg_0_63_0_2_i_365_n_0
    );
display_data_reg_0_63_0_2_i_366: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00FFFF8A000000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_data_reg_0_63_0_2_i_778_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_779_n_0,
      O => display_data_reg_0_63_0_2_i_366_n_0
    );
display_data_reg_0_63_0_2_i_367: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg23(30),
      I2 => display_addr(10),
      I3 => display_addr(11),
      I4 => display_addr(9),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_367_n_0
    );
display_data_reg_0_63_0_2_i_368: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA7F7FFFF"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg19(26),
      I2 => display_addr(8),
      I3 => Reg03(30),
      I4 => display_addr(6),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_368_n_0
    );
display_data_reg_0_63_0_2_i_369: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88008800BB308830"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_780_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => Reg13(30),
      I3 => display_addr(8),
      I4 => Reg29(26),
      I5 => display_data_reg_0_63_0_2_i_594_n_0,
      O => display_data_reg_0_63_0_2_i_369_n_0
    );
display_data_reg_0_63_0_2_i_37: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_80_n_0,
      I1 => display_data_reg_0_63_0_2_i_81_n_0,
      O => display_data_reg_0_63_0_2_i_37_n_0,
      S => \^q\(4)
    );
display_data_reg_0_63_0_2_i_370: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10FFFF1F100000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_781_n_0,
      I2 => display_addr(8),
      I3 => display_data_reg_0_63_0_2_i_782_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_783_n_0,
      O => display_data_reg_0_63_0_2_i_370_n_0
    );
display_data_reg_0_63_0_2_i_371: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg20(2),
      I4 => display_addr(10),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_371_n_0
    );
display_data_reg_0_63_0_2_i_372: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => Reg00(2),
      I1 => display_addr(8),
      I2 => display_addr(10),
      I3 => display_addr(11),
      I4 => display_addr(9),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_372_n_0
    );
display_data_reg_0_63_0_2_i_373: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F557F7FFFF57F7"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_766_n_0,
      I1 => Reg12(26),
      I2 => display_addr(8),
      I3 => Reg28(22),
      I4 => display_addr(6),
      I5 => Reg16(30),
      O => display_data_reg_0_63_0_2_i_373_n_0
    );
display_data_reg_0_63_0_2_i_374: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8BBBBBBBBBBB"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_784_n_0,
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg24(18),
      O => display_data_reg_0_63_0_2_i_374_n_0
    );
display_data_reg_0_63_0_2_i_375: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_785_n_0,
      I1 => display_data_reg_0_63_0_2_i_786_n_0,
      I2 => \display_addr_reg[7]_rep__0_n_0\,
      I3 => display_data_reg_0_63_0_2_i_787_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_788_n_0,
      O => display_data_reg_0_63_0_2_i_375_n_0
    );
display_data_reg_0_63_0_2_i_376: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8000088880000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_789_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_data_reg_0_63_0_2_i_14_n_0,
      I5 => display_data_reg_0_63_0_2_i_790_n_0,
      O => display_data_reg_0_63_0_2_i_376_n_0
    );
display_data_reg_0_63_0_2_i_377: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_791_n_0,
      I2 => \display_addr_reg[7]_rep__0_n_0\,
      I3 => display_data_reg_0_63_0_2_i_792_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_793_n_0,
      O => display_data_reg_0_63_0_2_i_377_n_0
    );
display_data_reg_0_63_0_2_i_378: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808A8080808"
    )
        port map (
      I0 => \display_addr_reg[7]_rep__0_n_0\,
      I1 => display_data_reg_0_63_0_2_i_794_n_0,
      I2 => display_addr(8),
      I3 => Reg05(2),
      I4 => display_data_reg_0_63_0_2_i_648_n_0,
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_378_n_0
    );
display_data_reg_0_63_0_2_i_379: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10001000100010FF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(6),
      I2 => display_data_reg_0_63_0_2_i_795_n_0,
      I3 => \display_addr_reg[7]_rep__0_n_0\,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_796_n_0,
      O => display_data_reg_0_63_0_2_i_379_n_0
    );
display_data_reg_0_63_0_2_i_38: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_82_n_0,
      I1 => display_data_reg_0_63_0_2_i_83_n_0,
      O => display_data_reg_0_63_0_2_i_38_n_0,
      S => \^q\(4)
    );
display_data_reg_0_63_0_2_i_380: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => Reg07(26),
      I1 => display_addr(6),
      I2 => Reg11(30),
      I3 => display_data_reg_0_63_0_2_i_648_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_797_n_0,
      O => display_data_reg_0_63_0_2_i_380_n_0
    );
display_data_reg_0_63_0_2_i_381: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => Reg03(22),
      I3 => display_addr(9),
      I4 => display_data_reg_0_63_0_2_i_798_n_0,
      O => display_data_reg_0_63_0_2_i_381_n_0
    );
display_data_reg_0_63_0_2_i_382: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010101F101010"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_799_n_0,
      I2 => display_addr(8),
      I3 => Reg21(30),
      I4 => display_data_reg_0_63_0_2_i_423_n_0,
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_382_n_0
    );
display_data_reg_0_63_0_2_i_383: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0000000E000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => display_data_reg_0_63_0_2_i_800_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_801_n_0,
      O => display_data_reg_0_63_0_2_i_383_n_0
    );
display_data_reg_0_63_0_2_i_384: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_802_n_0,
      I1 => display_addr(8),
      I2 => Reg27(10),
      I3 => display_data_reg_0_63_0_2_i_423_n_0,
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_803_n_0,
      O => display_data_reg_0_63_0_2_i_384_n_0
    );
display_data_reg_0_63_0_2_i_385: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_804_n_0,
      I1 => display_addr(8),
      I2 => display_data_reg_0_63_0_2_i_805_n_0,
      I3 => display_addr(6),
      I4 => display_data_reg_0_63_0_2_i_806_n_0,
      O => display_data_reg_0_63_0_2_i_385_n_0
    );
display_data_reg_0_63_0_2_i_386: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_807_n_0,
      I1 => display_addr(6),
      I2 => Reg05(18),
      I3 => display_data_reg_0_63_0_2_i_648_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_808_n_0,
      O => display_data_reg_0_63_0_2_i_386_n_0
    );
display_data_reg_0_63_0_2_i_387: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_809_n_0,
      I1 => display_data_reg_0_63_0_2_i_810_n_0,
      O => display_data_reg_0_63_0_2_i_387_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_388: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep__0_n_0\,
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_addr(11),
      I4 => dmem_o_data(22),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_388_n_0
    );
display_data_reg_0_63_0_2_i_389: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep__0_n_0\,
      I1 => alu_res(6),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_389_n_0
    );
display_data_reg_0_63_0_2_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_84_n_0,
      I1 => display_data_reg_0_63_0_2_i_85_n_0,
      I2 => \^q\(4),
      I3 => display_data_reg_0_63_0_2_i_86_n_0,
      I4 => \^q\(2),
      I5 => display_data_reg_0_63_0_2_i_87_n_0,
      O => display_data_reg_0_63_0_2_i_39_n_0
    );
display_data_reg_0_63_0_2_i_390: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep_n_0\,
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_addr(11),
      I4 => dmem_o_data(25),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_390_n_0
    );
display_data_reg_0_63_0_2_i_391: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep_n_0\,
      I1 => alu_res(9),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_391_n_0
    );
display_data_reg_0_63_0_2_i_392: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_data_reg_0_63_0_2_i_811_n_0,
      I2 => \display_addr_reg[7]_rep_n_0\,
      I3 => display_data_reg_0_63_0_2_i_812_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_813_n_0,
      O => display_data_reg_0_63_0_2_i_392_n_0
    );
display_data_reg_0_63_0_2_i_393: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_814_n_0,
      I2 => display_addr(8),
      I3 => display_data_reg_0_63_0_2_i_815_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_816_n_0,
      O => display_data_reg_0_63_0_2_i_393_n_0
    );
display_data_reg_0_63_0_2_i_394: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008030000080000"
    )
        port map (
      I0 => Reg30(5),
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => display_addr(10),
      I4 => display_addr(9),
      I5 => rs2_val(1),
      O => display_data_reg_0_63_0_2_i_394_n_0
    );
display_data_reg_0_63_0_2_i_395: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => Reg10(5),
      I1 => display_data_reg_0_63_0_2_i_701_n_0,
      I2 => display_addr(6),
      I3 => display_data_reg_0_63_0_2_i_817_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_818_n_0,
      O => display_data_reg_0_63_0_2_i_395_n_0
    );
display_data_reg_0_63_0_2_i_396: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_data_reg_0_63_0_2_i_819_n_0,
      I2 => \display_addr_reg[7]_rep_n_0\,
      I3 => display_data_reg_0_63_0_2_i_820_n_0,
      O => display_data_reg_0_63_0_2_i_396_n_0
    );
display_data_reg_0_63_0_2_i_397: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_data_reg_0_63_0_2_i_821_n_0,
      I2 => display_addr(8),
      I3 => display_data_reg_0_63_0_2_i_822_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_823_n_0,
      O => display_data_reg_0_63_0_2_i_397_n_0
    );
display_data_reg_0_63_0_2_i_398: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8BBBBBBBBBBB"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_824_n_0,
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg24(21),
      O => display_data_reg_0_63_0_2_i_398_n_0
    );
display_data_reg_0_63_0_2_i_399: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => Reg12(29),
      I1 => display_addr(8),
      I2 => Reg28(25),
      I3 => display_addr(9),
      I4 => display_data_reg_0_63_0_2_i_14_n_0,
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_399_n_0
    );
display_data_reg_0_63_0_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A80"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => display_data_reg_0_63_0_2_i_15_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_16_n_0,
      I4 => display_data_reg_0_63_0_2_i_17_n_0,
      I5 => display_data_reg_0_63_0_2_i_18_n_0,
      O => \display_addr_reg[3]_3\
    );
display_data_reg_0_63_0_2_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_88_n_0,
      I1 => display_data_reg_0_63_0_2_i_89_n_0,
      I2 => \^q\(4),
      I3 => display_data_reg_0_63_0_2_i_90_n_0,
      I4 => \^q\(2),
      I5 => display_data_reg_0_63_0_2_i_91_n_0,
      O => display_data_reg_0_63_0_2_i_40_n_0
    );
display_data_reg_0_63_0_2_i_400: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_825_n_0,
      I1 => display_addr(8),
      I2 => Reg27(13),
      I3 => display_data_reg_0_63_0_2_i_423_n_0,
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_826_n_0,
      O => display_data_reg_0_63_0_2_i_400_n_0
    );
display_data_reg_0_63_0_2_i_401: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_827_n_0,
      I1 => display_addr(8),
      I2 => reg_i_data(29),
      I3 => display_data_reg_0_63_0_2_i_713_n_0,
      I4 => display_addr(10),
      I5 => display_data_reg_0_63_0_2_i_828_n_0,
      O => display_data_reg_0_63_0_2_i_401_n_0
    );
display_data_reg_0_63_0_2_i_402: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_829_n_0,
      I1 => display_addr(6),
      I2 => Reg05(21),
      I3 => display_data_reg_0_63_0_2_i_648_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_830_n_0,
      O => display_data_reg_0_63_0_2_i_402_n_0
    );
display_data_reg_0_63_0_2_i_403: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_831_n_0,
      I1 => display_addr(8),
      I2 => display_data_reg_0_63_0_2_i_832_n_0,
      I3 => display_addr(6),
      I4 => display_data_reg_0_63_0_2_i_833_n_0,
      O => display_data_reg_0_63_0_2_i_403_n_0
    );
display_data_reg_0_63_0_2_i_404: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040040000000400"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_data_reg_0_63_0_2_i_14_n_0,
      I2 => display_addr(6),
      I3 => inst(9),
      I4 => display_addr(8),
      I5 => Reg11(1),
      O => display_data_reg_0_63_0_2_i_404_n_0
    );
display_data_reg_0_63_0_2_i_405: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => Reg31(1),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_834_n_0,
      O => display_data_reg_0_63_0_2_i_405_n_0
    );
display_data_reg_0_63_0_2_i_406: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0000000D000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => display_data_reg_0_63_0_2_i_835_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_836_n_0,
      O => display_data_reg_0_63_0_2_i_406_n_0
    );
display_data_reg_0_63_0_2_i_407: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => Reg01(1),
      I4 => display_addr(11),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_407_n_0
    );
display_data_reg_0_63_0_2_i_408: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010151010101"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_data_reg_0_63_0_2_i_837_n_0,
      I2 => display_addr(8),
      I3 => Reg07(29),
      I4 => display_data_reg_0_63_0_2_i_724_n_0,
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_408_n_0
    );
display_data_reg_0_63_0_2_i_409: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA7F7FFFF"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg19(21),
      I2 => display_addr(8),
      I3 => Reg03(25),
      I4 => display_addr(6),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_409_n_0
    );
display_data_reg_0_63_0_2_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_92_n_0,
      I1 => display_data_reg_0_63_0_2_i_93_n_0,
      O => display_data_reg_0_63_0_2_i_41_n_0,
      S => \^q\(2)
    );
display_data_reg_0_63_0_2_i_410: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_data_reg_0_63_0_2_i_838_n_0,
      I2 => \display_addr_reg[7]_rep_n_0\,
      I3 => display_data_reg_0_63_0_2_i_839_n_0,
      I4 => display_data_reg_0_63_0_2_i_840_n_0,
      O => display_data_reg_0_63_0_2_i_410_n_0
    );
display_data_reg_0_63_0_2_i_411: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => reg_i_data(5),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_411_n_0
    );
display_data_reg_0_63_0_2_i_412: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080020000000200"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_425_n_0,
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => inst(1),
      I4 => display_addr(8),
      I5 => dmem_addr(25),
      O => display_data_reg_0_63_0_2_i_412_n_0
    );
display_data_reg_0_63_0_2_i_413: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_841_n_0,
      I1 => display_data_reg_0_63_0_2_i_842_n_0,
      O => display_data_reg_0_63_0_2_i_413_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_414: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_843_n_0,
      I1 => display_data_reg_0_63_0_2_i_844_n_0,
      O => display_data_reg_0_63_0_2_i_414_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_415: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0000000E000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => display_data_reg_0_63_0_2_i_845_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_846_n_0,
      O => display_data_reg_0_63_0_2_i_415_n_0
    );
display_data_reg_0_63_0_2_i_416: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151FFFF01510000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_847_n_0,
      I2 => display_addr(6),
      I3 => display_data_reg_0_63_0_2_i_848_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_849_n_0,
      O => display_data_reg_0_63_0_2_i_416_n_0
    );
display_data_reg_0_63_0_2_i_417: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Reg27(5),
      I1 => display_addr(6),
      I2 => Reg23(1),
      I3 => display_addr(9),
      I4 => inst(17),
      O => display_data_reg_0_63_0_2_i_417_n_0
    );
display_data_reg_0_63_0_2_i_418: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Reg07(5),
      I1 => display_addr(6),
      I2 => Reg11(9),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_418_n_0
    );
display_data_reg_0_63_0_2_i_419: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_850_n_0,
      I1 => display_data_reg_0_63_0_2_i_851_n_0,
      O => display_data_reg_0_63_0_2_i_419_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_42: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_94_n_0,
      I1 => display_data_reg_0_63_0_2_i_95_n_0,
      O => display_data_reg_0_63_0_2_i_42_n_0,
      S => \^q\(2)
    );
display_data_reg_0_63_0_2_i_420: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_852_n_0,
      I1 => display_data_reg_0_63_0_2_i_853_n_0,
      O => display_data_reg_0_63_0_2_i_420_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_421: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_854_n_0,
      I1 => display_data_reg_0_63_0_2_i_855_n_0,
      O => display_data_reg_0_63_0_2_i_421_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_422: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => display_addr(8),
      I1 => alu_res(1),
      I2 => display_addr(9),
      I3 => display_addr(10),
      I4 => display_addr(11),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_422_n_0
    );
display_data_reg_0_63_0_2_i_423: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(10),
      I2 => display_addr(11),
      O => display_data_reg_0_63_0_2_i_423_n_0
    );
display_data_reg_0_63_0_2_i_424: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101400000004000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => dmem_o_data(17),
      I4 => display_addr(6),
      I5 => Reg09(29),
      O => display_data_reg_0_63_0_2_i_424_n_0
    );
display_data_reg_0_63_0_2_i_425: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(11),
      O => display_data_reg_0_63_0_2_i_425_n_0
    );
display_data_reg_0_63_0_2_i_426: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFEF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg06(25),
      I3 => display_addr(6),
      I4 => Reg10(29),
      O => display_data_reg_0_63_0_2_i_426_n_0
    );
display_data_reg_0_63_0_2_i_427: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => display_addr(10),
      I1 => pc(29),
      I2 => display_addr(9),
      I3 => Reg22(21),
      I4 => display_addr(6),
      I5 => Reg26(25),
      O => display_data_reg_0_63_0_2_i_427_n_0
    );
display_data_reg_0_63_0_2_i_428: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg30(29),
      I3 => display_addr(6),
      I4 => Reg02(21),
      O => display_data_reg_0_63_0_2_i_428_n_0
    );
display_data_reg_0_63_0_2_i_429: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFF47FF47FF"
    )
        port map (
      I0 => Reg18(17),
      I1 => display_addr(6),
      I2 => Reg14(13),
      I3 => display_addr(9),
      I4 => rs2_val(25),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_429_n_0
    );
display_data_reg_0_63_0_2_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_96_n_0,
      I1 => display_data_reg_0_63_0_2_i_97_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_98_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_99_n_0,
      O => display_data_reg_0_63_0_2_i_43_n_0
    );
display_data_reg_0_63_0_2_i_430: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_856_n_0,
      I1 => display_data_reg_0_63_0_2_i_857_n_0,
      O => display_data_reg_0_63_0_2_i_430_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_431: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_858_n_0,
      I1 => display_data_reg_0_63_0_2_i_859_n_0,
      O => display_data_reg_0_63_0_2_i_431_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_432: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => Reg14(29),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => display_addr(6),
      I4 => \display_addr_reg[7]_rep_n_0\,
      O => display_data_reg_0_63_0_2_i_432_n_0
    );
display_data_reg_0_63_0_2_i_433: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_860_n_0,
      I1 => display_addr(8),
      I2 => display_addr(10),
      I3 => display_addr(6),
      I4 => Reg24(29),
      I5 => display_data_reg_512_575_0_2_i_2_n_0,
      O => display_data_reg_0_63_0_2_i_433_n_0
    );
display_data_reg_0_63_0_2_i_434: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8830FFFF88300000"
    )
        port map (
      I0 => Reg08(1),
      I1 => display_addr(8),
      I2 => Reg20(13),
      I3 => display_addr(6),
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_861_n_0,
      O => display_data_reg_0_63_0_2_i_434_n_0
    );
display_data_reg_0_63_0_2_i_435: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FC0A0F0"
    )
        port map (
      I0 => Reg28(1),
      I1 => Reg16(9),
      I2 => display_addr(9),
      I3 => display_addr(8),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_435_n_0
    );
display_data_reg_0_63_0_2_i_436: unisim.vcomponents.MUXF8
     port map (
      I0 => display_data_reg_0_63_0_2_i_862_n_0,
      I1 => display_data_reg_0_63_0_2_i_863_n_0,
      O => display_data_reg_0_63_0_2_i_436_n_0,
      S => \display_addr_reg[7]_rep_n_0\
    );
display_data_reg_0_63_0_2_i_437: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep__0_n_0\,
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_addr(11),
      I4 => dmem_o_data(29),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_437_n_0
    );
display_data_reg_0_63_0_2_i_438: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep__0_n_0\,
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_addr(11),
      I4 => alu_res(13),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_438_n_0
    );
display_data_reg_0_63_0_2_i_439: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8000088880000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_864_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_data_reg_0_63_0_2_i_14_n_0,
      I5 => display_data_reg_0_63_0_2_i_865_n_0,
      O => display_data_reg_0_63_0_2_i_439_n_0
    );
display_data_reg_0_63_0_2_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_100_n_0,
      I1 => display_data_reg_0_63_0_2_i_101_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_102_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_103_n_0,
      O => display_data_reg_0_63_0_2_i_44_n_0
    );
display_data_reg_0_63_0_2_i_440: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_866_n_0,
      I2 => \display_addr_reg[7]_rep__0_n_0\,
      I3 => display_data_reg_0_63_0_2_i_867_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_868_n_0,
      O => display_data_reg_0_63_0_2_i_440_n_0
    );
display_data_reg_0_63_0_2_i_441: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8888888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_869_n_0,
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => display_addr(10),
      I4 => display_addr(9),
      I5 => rs2_val(5),
      O => display_data_reg_0_63_0_2_i_441_n_0
    );
display_data_reg_0_63_0_2_i_442: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => Reg10(9),
      I1 => display_data_reg_0_63_0_2_i_701_n_0,
      I2 => display_addr(6),
      I3 => display_data_reg_0_63_0_2_i_870_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_871_n_0,
      O => display_data_reg_0_63_0_2_i_442_n_0
    );
display_data_reg_0_63_0_2_i_443: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_data_reg_0_63_0_2_i_872_n_0,
      I2 => display_addr(8),
      I3 => display_data_reg_0_63_0_2_i_873_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_874_n_0,
      O => display_data_reg_0_63_0_2_i_443_n_0
    );
display_data_reg_0_63_0_2_i_444: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => Reg18(29),
      I1 => display_addr(6),
      I2 => Reg14(25),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => \display_addr_reg[7]_rep__0_n_0\,
      O => display_data_reg_0_63_0_2_i_444_n_0
    );
display_data_reg_0_63_0_2_i_445: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400055554000"
    )
        port map (
      I0 => display_addr(11),
      I1 => Reg24(25),
      I2 => display_data_reg_0_63_0_2_i_766_n_0,
      I3 => display_addr(6),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_875_n_0,
      O => display_data_reg_0_63_0_2_i_445_n_0
    );
display_data_reg_0_63_0_2_i_446: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg28(29),
      I2 => display_addr(9),
      I3 => display_addr(10),
      I4 => display_addr(11),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_446_n_0
    );
display_data_reg_0_63_0_2_i_447: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => display_addr(6),
      I1 => dmem_addr(21),
      I2 => display_addr(11),
      I3 => display_addr(10),
      I4 => display_addr(8),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_447_n_0
    );
display_data_reg_0_63_0_2_i_448: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(6),
      I2 => display_addr(8),
      I3 => display_addr(10),
      I4 => display_addr(11),
      I5 => reg_i_data(1),
      O => display_data_reg_0_63_0_2_i_448_n_0
    );
display_data_reg_0_63_0_2_i_449: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_876_n_0,
      I1 => display_addr(8),
      I2 => Reg27(17),
      I3 => display_data_reg_0_63_0_2_i_423_n_0,
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_877_n_0,
      O => display_data_reg_0_63_0_2_i_449_n_0
    );
display_data_reg_0_63_0_2_i_45: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_105_n_0,
      I1 => display_data_reg_0_63_0_2_i_106_n_0,
      O => display_data_reg_0_63_0_2_i_45_n_0,
      S => display_data_reg_0_63_0_2_i_104_n_0
    );
display_data_reg_0_63_0_2_i_450: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0000000E000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => display_data_reg_0_63_0_2_i_878_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_879_n_0,
      O => display_data_reg_0_63_0_2_i_450_n_0
    );
display_data_reg_0_63_0_2_i_451: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00FFFF8A000000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => rs1_val(21),
      I2 => display_addr(9),
      I3 => display_data_reg_0_63_0_2_i_880_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_881_n_0,
      O => display_data_reg_0_63_0_2_i_451_n_0
    );
display_data_reg_0_63_0_2_i_452: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0000000E000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => display_data_reg_0_63_0_2_i_882_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_883_n_0,
      O => display_data_reg_0_63_0_2_i_452_n_0
    );
display_data_reg_0_63_0_2_i_453: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFC0008000C000"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_data_reg_0_63_0_2_i_14_n_0,
      I2 => display_data_reg_0_63_0_2_i_884_n_0,
      I3 => \display_addr_reg[7]_rep__0_n_0\,
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_885_n_0,
      O => display_data_reg_0_63_0_2_i_453_n_0
    );
display_data_reg_0_63_0_2_i_454: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00FFFF8A000000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_data_reg_0_63_0_2_i_886_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_887_n_0,
      O => display_data_reg_0_63_0_2_i_454_n_0
    );
display_data_reg_0_63_0_2_i_455: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg23(29),
      I2 => display_addr(10),
      I3 => display_addr(11),
      I4 => display_addr(9),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_455_n_0
    );
display_data_reg_0_63_0_2_i_456: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA7F7FFFF"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg19(25),
      I2 => display_addr(8),
      I3 => Reg03(29),
      I4 => display_addr(6),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_456_n_0
    );
display_data_reg_0_63_0_2_i_457: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88008800BB308830"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_888_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => Reg13(29),
      I3 => display_addr(8),
      I4 => Reg29(25),
      I5 => display_data_reg_0_63_0_2_i_594_n_0,
      O => display_data_reg_0_63_0_2_i_457_n_0
    );
display_data_reg_0_63_0_2_i_458: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10FFFF1F100000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_889_n_0,
      I2 => display_addr(8),
      I3 => display_data_reg_0_63_0_2_i_890_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_891_n_0,
      O => display_data_reg_0_63_0_2_i_458_n_0
    );
display_data_reg_0_63_0_2_i_459: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg20(1),
      I4 => display_addr(10),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_459_n_0
    );
display_data_reg_0_63_0_2_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055155500"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_107_n_0,
      I1 => display_addr(10),
      I2 => display_data_reg_0_63_0_2_i_108_n_0,
      I3 => \^q\(0),
      I4 => display_data_reg_0_63_0_2_i_109_n_0,
      I5 => display_data_reg_0_63_0_2_i_110_n_0,
      O => display_data_reg_0_63_0_2_i_46_n_0
    );
display_data_reg_0_63_0_2_i_460: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => Reg00(1),
      I1 => display_addr(8),
      I2 => display_addr(10),
      I3 => display_addr(11),
      I4 => display_addr(9),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_460_n_0
    );
display_data_reg_0_63_0_2_i_461: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55775FFFFF775F"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_766_n_0,
      I1 => Reg16(29),
      I2 => Reg12(25),
      I3 => display_addr(6),
      I4 => display_addr(8),
      I5 => Reg28(21),
      O => display_data_reg_0_63_0_2_i_461_n_0
    );
display_data_reg_0_63_0_2_i_462: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8BBBBBBBBBBB"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_892_n_0,
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg24(17),
      O => display_data_reg_0_63_0_2_i_462_n_0
    );
display_data_reg_0_63_0_2_i_463: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_data_reg_0_63_0_2_i_893_n_0,
      I2 => \display_addr_reg[7]_rep_n_0\,
      I3 => display_data_reg_0_63_0_2_i_894_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_895_n_0,
      O => display_data_reg_0_63_0_2_i_463_n_0
    );
display_data_reg_0_63_0_2_i_464: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8000088880000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_896_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_data_reg_0_63_0_2_i_14_n_0,
      I5 => display_data_reg_0_63_0_2_i_897_n_0,
      O => display_data_reg_0_63_0_2_i_464_n_0
    );
display_data_reg_0_63_0_2_i_465: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_898_n_0,
      I2 => \display_addr_reg[7]_rep_n_0\,
      I3 => display_data_reg_0_63_0_2_i_899_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_900_n_0,
      O => display_data_reg_0_63_0_2_i_465_n_0
    );
display_data_reg_0_63_0_2_i_466: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080020000000200"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_425_n_0,
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => inst(5),
      I4 => display_addr(8),
      I5 => dmem_addr(29),
      O => display_data_reg_0_63_0_2_i_466_n_0
    );
display_data_reg_0_63_0_2_i_467: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004A0000"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg15(1),
      I2 => display_addr(9),
      I3 => display_addr(8),
      I4 => display_data_reg_0_63_0_2_i_901_n_0,
      O => display_data_reg_0_63_0_2_i_467_n_0
    );
display_data_reg_0_63_0_2_i_468: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_data_reg_0_63_0_2_i_14_n_0,
      I2 => display_addr(9),
      I3 => Reg05(1),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_902_n_0,
      O => display_data_reg_0_63_0_2_i_468_n_0
    );
display_data_reg_0_63_0_2_i_469: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_903_n_0,
      I1 => display_data_reg_0_63_0_2_i_904_n_0,
      I2 => \display_addr_reg[7]_rep_n_0\,
      I3 => display_data_reg_0_63_0_2_i_905_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_906_n_0,
      O => display_data_reg_0_63_0_2_i_469_n_0
    );
display_data_reg_0_63_0_2_i_47: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_111_n_0,
      I1 => display_data_reg_0_63_0_2_i_112_n_0,
      O => display_data_reg_0_63_0_2_i_47_n_0,
      S => display_addr(7)
    );
display_data_reg_0_63_0_2_i_470: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010101F101010"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_907_n_0,
      I2 => display_addr(8),
      I3 => Reg21(29),
      I4 => display_data_reg_0_63_0_2_i_423_n_0,
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_470_n_0
    );
display_data_reg_0_63_0_2_i_471: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg29(17),
      I2 => display_addr(9),
      I3 => Reg01(29),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_908_n_0,
      O => display_data_reg_0_63_0_2_i_471_n_0
    );
display_data_reg_0_63_0_2_i_472: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_909_n_0,
      I1 => display_addr(8),
      I2 => Reg27(9),
      I3 => display_data_reg_0_63_0_2_i_423_n_0,
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_910_n_0,
      O => display_data_reg_0_63_0_2_i_472_n_0
    );
display_data_reg_0_63_0_2_i_473: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_911_n_0,
      I1 => display_addr(8),
      I2 => display_data_reg_0_63_0_2_i_912_n_0,
      I3 => display_addr(6),
      I4 => display_data_reg_0_63_0_2_i_913_n_0,
      O => display_data_reg_0_63_0_2_i_473_n_0
    );
display_data_reg_0_63_0_2_i_474: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_914_n_0,
      I1 => display_addr(6),
      I2 => Reg05(17),
      I3 => display_data_reg_0_63_0_2_i_648_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_915_n_0,
      O => display_data_reg_0_63_0_2_i_474_n_0
    );
display_data_reg_0_63_0_2_i_475: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA800000008000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => display_addr(6),
      I2 => display_addr(8),
      I3 => Reg01(13),
      I4 => display_addr(9),
      I5 => display_data_reg_0_63_0_2_i_916_n_0,
      O => display_data_reg_0_63_0_2_i_475_n_0
    );
display_data_reg_0_63_0_2_i_476: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep_n_0\,
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_addr(11),
      I4 => dmem_o_data(21),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_476_n_0
    );
display_data_reg_0_63_0_2_i_477: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep_n_0\,
      I1 => alu_res(5),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_477_n_0
    );
display_data_reg_0_63_0_2_i_478: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep__0_n_0\,
      I1 => dmem_o_data(27),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_478_n_0
    );
display_data_reg_0_63_0_2_i_479: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep_n_0\,
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_addr(11),
      I4 => alu_res(11),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_479_n_0
    );
display_data_reg_0_63_0_2_i_48: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_113_n_0,
      I1 => display_data_reg_0_63_0_2_i_114_n_0,
      O => display_data_reg_0_63_0_2_i_48_n_0,
      S => display_addr(10)
    );
display_data_reg_0_63_0_2_i_480: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_917_n_0,
      I1 => display_data_reg_0_63_0_2_i_918_n_0,
      I2 => \display_addr_reg[7]_rep_n_0\,
      I3 => display_data_reg_0_63_0_2_i_919_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_920_n_0,
      O => display_data_reg_0_63_0_2_i_480_n_0
    );
display_data_reg_0_63_0_2_i_481: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_921_n_0,
      I1 => display_addr(8),
      I2 => display_data_reg_0_63_0_2_i_922_n_0,
      I3 => display_addr(6),
      I4 => display_data_reg_0_63_0_2_i_923_n_0,
      O => display_data_reg_0_63_0_2_i_481_n_0
    );
display_data_reg_0_63_0_2_i_482: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_924_n_0,
      I1 => display_data_reg_0_63_0_2_i_925_n_0,
      O => display_data_reg_0_63_0_2_i_482_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_483: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008030000080000"
    )
        port map (
      I0 => Reg30(7),
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => display_addr(10),
      I4 => display_addr(9),
      I5 => rs2_val(3),
      O => display_data_reg_0_63_0_2_i_483_n_0
    );
display_data_reg_0_63_0_2_i_484: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => Reg10(7),
      I1 => display_data_reg_0_63_0_2_i_701_n_0,
      I2 => display_addr(6),
      I3 => display_data_reg_0_63_0_2_i_926_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_927_n_0,
      O => display_data_reg_0_63_0_2_i_484_n_0
    );
display_data_reg_0_63_0_2_i_485: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_data_reg_0_63_0_2_i_928_n_0,
      I2 => \display_addr_reg[7]_rep__0_n_0\,
      I3 => display_data_reg_0_63_0_2_i_929_n_0,
      O => display_data_reg_0_63_0_2_i_485_n_0
    );
display_data_reg_0_63_0_2_i_486: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBB8BBB8888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_930_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => Reg02(31),
      I3 => display_data_reg_0_63_0_2_i_713_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_931_n_0,
      O => display_data_reg_0_63_0_2_i_486_n_0
    );
display_data_reg_0_63_0_2_i_487: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400055554000"
    )
        port map (
      I0 => display_addr(11),
      I1 => Reg24(23),
      I2 => display_data_reg_0_63_0_2_i_766_n_0,
      I3 => display_addr(6),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_932_n_0,
      O => display_data_reg_0_63_0_2_i_487_n_0
    );
display_data_reg_0_63_0_2_i_488: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => Reg12(31),
      I1 => display_addr(8),
      I2 => Reg28(27),
      I3 => display_addr(9),
      I4 => display_data_reg_0_63_0_2_i_14_n_0,
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_488_n_0
    );
display_data_reg_0_63_0_2_i_489: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_933_n_0,
      I1 => display_addr(8),
      I2 => Reg27(15),
      I3 => display_data_reg_0_63_0_2_i_423_n_0,
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_934_n_0,
      O => display_data_reg_0_63_0_2_i_489_n_0
    );
display_data_reg_0_63_0_2_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => display_addr(6),
      I2 => display_data_reg_0_63_0_2_i_115_n_0,
      I3 => display_data_reg_0_63_0_2_i_116_n_0,
      I4 => \^display_addr_reg[2]_rep_0\,
      I5 => \^q\(0),
      O => display_data_reg_0_63_0_2_i_49_n_0
    );
display_data_reg_0_63_0_2_i_490: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_935_n_0,
      I1 => display_addr(8),
      I2 => reg_i_data(31),
      I3 => display_data_reg_0_63_0_2_i_713_n_0,
      I4 => display_addr(10),
      I5 => display_data_reg_0_63_0_2_i_936_n_0,
      O => display_data_reg_0_63_0_2_i_490_n_0
    );
display_data_reg_0_63_0_2_i_491: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00FFFF8A000000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => rs1_val(19),
      I2 => display_addr(9),
      I3 => display_data_reg_0_63_0_2_i_937_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_938_n_0,
      O => display_data_reg_0_63_0_2_i_491_n_0
    );
display_data_reg_0_63_0_2_i_492: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_939_n_0,
      I1 => display_addr(8),
      I2 => display_data_reg_0_63_0_2_i_940_n_0,
      I3 => display_addr(6),
      I4 => display_data_reg_0_63_0_2_i_941_n_0,
      O => display_data_reg_0_63_0_2_i_492_n_0
    );
display_data_reg_0_63_0_2_i_493: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040040000000400"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_data_reg_0_63_0_2_i_14_n_0,
      I2 => display_addr(6),
      I3 => inst(11),
      I4 => display_addr(8),
      I5 => Reg11(3),
      O => display_data_reg_0_63_0_2_i_493_n_0
    );
display_data_reg_0_63_0_2_i_494: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => Reg31(3),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_942_n_0,
      O => display_data_reg_0_63_0_2_i_494_n_0
    );
display_data_reg_0_63_0_2_i_495: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0000000D000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => display_data_reg_0_63_0_2_i_943_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_944_n_0,
      O => display_data_reg_0_63_0_2_i_495_n_0
    );
display_data_reg_0_63_0_2_i_496: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => Reg01(3),
      I4 => display_addr(11),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_496_n_0
    );
display_data_reg_0_63_0_2_i_497: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010151010101"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_data_reg_0_63_0_2_i_945_n_0,
      I2 => display_addr(8),
      I3 => Reg07(31),
      I4 => display_data_reg_0_63_0_2_i_724_n_0,
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_497_n_0
    );
display_data_reg_0_63_0_2_i_498: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA7F7FFFF"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg19(23),
      I2 => display_addr(8),
      I3 => Reg03(27),
      I4 => display_addr(6),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_498_n_0
    );
display_data_reg_0_63_0_2_i_499: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_data_reg_0_63_0_2_i_946_n_0,
      I2 => \display_addr_reg[7]_rep_n_0\,
      I3 => display_data_reg_0_63_0_2_i_947_n_0,
      I4 => display_data_reg_0_63_0_2_i_948_n_0,
      O => display_data_reg_0_63_0_2_i_499_n_0
    );
display_data_reg_0_63_0_2_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_117_n_0,
      I1 => display_addr(9),
      I2 => \^q\(1),
      I3 => display_data_reg_0_63_0_2_i_118_n_0,
      I4 => display_addr(10),
      I5 => display_data_reg_0_63_0_2_i_119_n_0,
      O => display_data_reg_0_63_0_2_i_50_n_0
    );
display_data_reg_0_63_0_2_i_500: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => reg_i_data(7),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_500_n_0
    );
display_data_reg_0_63_0_2_i_501: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080020000000200"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_425_n_0,
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => inst(3),
      I4 => display_addr(8),
      I5 => dmem_addr(27),
      O => display_data_reg_0_63_0_2_i_501_n_0
    );
display_data_reg_0_63_0_2_i_502: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_949_n_0,
      I1 => display_data_reg_0_63_0_2_i_950_n_0,
      O => display_data_reg_0_63_0_2_i_502_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_503: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFAA00F000CC00"
    )
        port map (
      I0 => Reg19(15),
      I1 => Reg15(31),
      I2 => Reg31(27),
      I3 => display_addr(9),
      I4 => display_addr(8),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_503_n_0
    );
display_data_reg_0_63_0_2_i_504: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_951_n_0,
      I1 => display_data_reg_0_63_0_2_i_952_n_0,
      O => display_data_reg_0_63_0_2_i_504_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_505: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg21(27),
      I3 => display_addr(6),
      I4 => Reg25(31),
      O => display_data_reg_0_63_0_2_i_505_n_0
    );
display_data_reg_0_63_0_2_i_506: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_953_n_0,
      I1 => display_data_reg_0_63_0_2_i_954_n_0,
      O => display_data_reg_0_63_0_2_i_506_n_0,
      S => display_addr(6)
    );
display_data_reg_0_63_0_2_i_507: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => display_addr(8),
      I1 => alu_res(3),
      I2 => display_addr(9),
      I3 => display_addr(10),
      I4 => display_addr(11),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_507_n_0
    );
display_data_reg_0_63_0_2_i_508: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(8),
      I2 => Reg19(31),
      I3 => display_addr(9),
      I4 => display_addr(6),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_508_n_0
    );
display_data_reg_0_63_0_2_i_509: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080B0808080"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_955_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_addr(8),
      I3 => Reg29(31),
      I4 => display_data_reg_0_63_0_2_i_423_n_0,
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_509_n_0
    );
display_data_reg_0_63_0_2_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000010000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^display_addr_reg[2]_rep_0\,
      I2 => display_data_reg_0_63_0_2_i_120_n_0,
      I3 => display_addr(7),
      I4 => display_addr(8),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_51_n_0
    );
display_data_reg_0_63_0_2_i_510: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_956_n_0,
      I1 => display_addr(8),
      I2 => Reg27(7),
      I3 => display_data_reg_0_63_0_2_i_423_n_0,
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_957_n_0,
      O => display_data_reg_0_63_0_2_i_510_n_0
    );
display_data_reg_0_63_0_2_i_511: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_958_n_0,
      I1 => display_data_reg_0_63_0_2_i_959_n_0,
      O => display_data_reg_0_63_0_2_i_511_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_512: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0000000D000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => display_data_reg_0_63_0_2_i_960_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_961_n_0,
      O => display_data_reg_0_63_0_2_i_512_n_0
    );
display_data_reg_0_63_0_2_i_513: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => display_addr(10),
      I1 => Reg01(11),
      I2 => display_data_reg_0_63_0_2_i_724_n_0,
      I3 => display_addr(6),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_962_n_0,
      O => display_data_reg_0_63_0_2_i_513_n_0
    );
display_data_reg_0_63_0_2_i_514: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_963_n_0,
      I1 => display_data_reg_0_63_0_2_i_964_n_0,
      I2 => \display_addr_reg[7]_rep_n_0\,
      I3 => display_data_reg_0_63_0_2_i_965_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_966_n_0,
      O => display_data_reg_0_63_0_2_i_514_n_0
    );
display_data_reg_0_63_0_2_i_515: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_data_reg_0_63_0_2_i_967_n_0,
      I3 => display_addr(8),
      I4 => display_data_reg_0_63_0_2_i_968_n_0,
      O => display_data_reg_0_63_0_2_i_515_n_0
    );
display_data_reg_0_63_0_2_i_516: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8A8A800"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => display_data_reg_0_63_0_2_i_969_n_0,
      I2 => Reg16(27),
      I3 => Reg00(31),
      I4 => display_addr(9),
      I5 => display_data_reg_0_63_0_2_i_970_n_0,
      O => display_data_reg_0_63_0_2_i_516_n_0
    );
display_data_reg_0_63_0_2_i_517: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_971_n_0,
      I1 => display_addr(8),
      I2 => display_addr(10),
      I3 => display_addr(6),
      I4 => Reg24(31),
      I5 => display_data_reg_512_575_0_2_i_2_n_0,
      O => display_data_reg_0_63_0_2_i_517_n_0
    );
display_data_reg_0_63_0_2_i_518: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8830FFFF88300000"
    )
        port map (
      I0 => Reg08(3),
      I1 => display_addr(8),
      I2 => Reg20(15),
      I3 => display_addr(6),
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_972_n_0,
      O => display_data_reg_0_63_0_2_i_518_n_0
    );
display_data_reg_0_63_0_2_i_519: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FC0A0F0"
    )
        port map (
      I0 => Reg28(3),
      I1 => Reg16(11),
      I2 => display_addr(9),
      I3 => display_addr(8),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_519_n_0
    );
display_data_reg_0_63_0_2_i_520: unisim.vcomponents.MUXF8
     port map (
      I0 => display_data_reg_0_63_0_2_i_973_n_0,
      I1 => display_data_reg_0_63_0_2_i_974_n_0,
      O => display_data_reg_0_63_0_2_i_520_n_0,
      S => \display_addr_reg[7]_rep__0_n_0\
    );
display_data_reg_0_63_0_2_i_521: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep__0_n_0\,
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_addr(11),
      I4 => dmem_o_data(31),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_521_n_0
    );
display_data_reg_0_63_0_2_i_522: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep__0_n_0\,
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_addr(11),
      I4 => alu_res(15),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_522_n_0
    );
display_data_reg_0_63_0_2_i_523: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8000088880000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_975_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_data_reg_0_63_0_2_i_14_n_0,
      I5 => display_data_reg_0_63_0_2_i_976_n_0,
      O => display_data_reg_0_63_0_2_i_523_n_0
    );
display_data_reg_0_63_0_2_i_524: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_977_n_0,
      I2 => display_addr(10),
      I3 => display_data_reg_0_63_0_2_i_978_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_979_n_0,
      O => display_data_reg_0_63_0_2_i_524_n_0
    );
display_data_reg_0_63_0_2_i_525: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8888888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_980_n_0,
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => display_addr(10),
      I4 => display_addr(9),
      I5 => rs2_val(7),
      O => display_data_reg_0_63_0_2_i_525_n_0
    );
display_data_reg_0_63_0_2_i_526: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => Reg10(11),
      I1 => display_data_reg_0_63_0_2_i_701_n_0,
      I2 => display_addr(6),
      I3 => display_data_reg_0_63_0_2_i_981_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_982_n_0,
      O => display_data_reg_0_63_0_2_i_526_n_0
    );
display_data_reg_0_63_0_2_i_527: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_data_reg_0_63_0_2_i_983_n_0,
      I2 => display_addr(8),
      I3 => display_data_reg_0_63_0_2_i_984_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_985_n_0,
      O => display_data_reg_0_63_0_2_i_527_n_0
    );
display_data_reg_0_63_0_2_i_528: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => Reg18(31),
      I1 => display_addr(6),
      I2 => Reg14(27),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => \display_addr_reg[7]_rep__0_n_0\,
      O => display_data_reg_0_63_0_2_i_528_n_0
    );
display_data_reg_0_63_0_2_i_529: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400055554000"
    )
        port map (
      I0 => display_addr(11),
      I1 => Reg24(27),
      I2 => display_data_reg_0_63_0_2_i_766_n_0,
      I3 => display_addr(6),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_986_n_0,
      O => display_data_reg_0_63_0_2_i_529_n_0
    );
display_data_reg_0_63_0_2_i_530: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg28(31),
      I2 => display_addr(9),
      I3 => display_addr(10),
      I4 => display_addr(11),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_530_n_0
    );
display_data_reg_0_63_0_2_i_531: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => display_addr(6),
      I1 => dmem_addr(23),
      I2 => display_addr(11),
      I3 => display_addr(10),
      I4 => display_addr(8),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_531_n_0
    );
display_data_reg_0_63_0_2_i_532: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(6),
      I2 => display_addr(8),
      I3 => display_addr(10),
      I4 => display_addr(11),
      I5 => reg_i_data(3),
      O => display_data_reg_0_63_0_2_i_532_n_0
    );
display_data_reg_0_63_0_2_i_533: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_987_n_0,
      I1 => display_addr(8),
      I2 => Reg27(19),
      I3 => display_data_reg_0_63_0_2_i_423_n_0,
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_988_n_0,
      O => display_data_reg_0_63_0_2_i_533_n_0
    );
display_data_reg_0_63_0_2_i_534: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_989_n_0,
      I1 => display_addr(8),
      I2 => Reg15(27),
      I3 => display_addr(6),
      I4 => Reg19(11),
      I5 => display_data_reg_0_63_0_2_i_423_n_0,
      O => display_data_reg_0_63_0_2_i_534_n_0
    );
display_data_reg_0_63_0_2_i_535: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00FFFF8A000000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => rs1_val(23),
      I2 => display_addr(9),
      I3 => display_data_reg_0_63_0_2_i_990_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_991_n_0,
      O => display_data_reg_0_63_0_2_i_535_n_0
    );
display_data_reg_0_63_0_2_i_536: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0000000E000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => display_data_reg_0_63_0_2_i_992_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_993_n_0,
      O => display_data_reg_0_63_0_2_i_536_n_0
    );
display_data_reg_0_63_0_2_i_537: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFC0008000C000"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_data_reg_0_63_0_2_i_14_n_0,
      I2 => display_data_reg_0_63_0_2_i_994_n_0,
      I3 => \display_addr_reg[7]_rep__0_n_0\,
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_995_n_0,
      O => display_data_reg_0_63_0_2_i_537_n_0
    );
display_data_reg_0_63_0_2_i_538: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00FFFF8A000000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_data_reg_0_63_0_2_i_996_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_997_n_0,
      O => display_data_reg_0_63_0_2_i_538_n_0
    );
display_data_reg_0_63_0_2_i_539: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg23(31),
      I2 => display_addr(10),
      I3 => display_addr(11),
      I4 => display_addr(9),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_539_n_0
    );
display_data_reg_0_63_0_2_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_121_n_0,
      I1 => display_data_reg_0_63_0_2_i_122_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_123_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_124_n_0,
      O => display_data_reg_0_63_0_2_i_54_n_0
    );
display_data_reg_0_63_0_2_i_540: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA7F7FFFF"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg19(27),
      I2 => display_addr(8),
      I3 => Reg03(31),
      I4 => display_addr(6),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_540_n_0
    );
display_data_reg_0_63_0_2_i_541: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88008800BB308830"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_998_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => Reg13(31),
      I3 => display_addr(8),
      I4 => Reg29(27),
      I5 => display_data_reg_0_63_0_2_i_594_n_0,
      O => display_data_reg_0_63_0_2_i_541_n_0
    );
display_data_reg_0_63_0_2_i_542: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10FFFF1F100000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_999_n_0,
      I2 => display_addr(8),
      I3 => display_data_reg_0_63_0_2_i_1000_n_0,
      I4 => \display_addr_reg[7]_rep__0_n_0\,
      I5 => display_data_reg_0_63_0_2_i_1001_n_0,
      O => display_data_reg_0_63_0_2_i_542_n_0
    );
display_data_reg_0_63_0_2_i_543: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(10),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => Reg20(3),
      O => display_data_reg_0_63_0_2_i_543_n_0
    );
display_data_reg_0_63_0_2_i_544: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => Reg00(3),
      I1 => display_addr(8),
      I2 => display_addr(10),
      I3 => display_addr(11),
      I4 => display_addr(9),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_544_n_0
    );
display_data_reg_0_63_0_2_i_545: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55775FFFFF775F"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_766_n_0,
      I1 => Reg16(31),
      I2 => Reg12(27),
      I3 => display_addr(6),
      I4 => display_addr(8),
      I5 => Reg28(23),
      O => display_data_reg_0_63_0_2_i_545_n_0
    );
display_data_reg_0_63_0_2_i_546: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8BBBBBBBBBBB"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_1002_n_0,
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg24(19),
      O => display_data_reg_0_63_0_2_i_546_n_0
    );
display_data_reg_0_63_0_2_i_547: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_1003_n_0,
      I1 => display_data_reg_0_63_0_2_i_1004_n_0,
      I2 => \display_addr_reg[7]_rep__0_n_0\,
      I3 => display_data_reg_0_63_0_2_i_1005_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1006_n_0,
      O => display_data_reg_0_63_0_2_i_547_n_0
    );
display_data_reg_0_63_0_2_i_548: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8000088880000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_1007_n_0,
      I1 => \display_addr_reg[7]_rep__0_n_0\,
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_data_reg_0_63_0_2_i_14_n_0,
      I5 => display_data_reg_0_63_0_2_i_1008_n_0,
      O => display_data_reg_0_63_0_2_i_548_n_0
    );
display_data_reg_0_63_0_2_i_549: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_1009_n_0,
      I2 => \display_addr_reg[7]_rep__0_n_0\,
      I3 => display_data_reg_0_63_0_2_i_1010_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1011_n_0,
      O => display_data_reg_0_63_0_2_i_549_n_0
    );
display_data_reg_0_63_0_2_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_125_n_0,
      I1 => display_data_reg_0_63_0_2_i_126_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_127_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_128_n_0,
      O => display_data_reg_0_63_0_2_i_55_n_0
    );
display_data_reg_0_63_0_2_i_550: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808A8080808"
    )
        port map (
      I0 => \display_addr_reg[7]_rep__0_n_0\,
      I1 => display_data_reg_0_63_0_2_i_1012_n_0,
      I2 => display_addr(8),
      I3 => Reg05(3),
      I4 => display_data_reg_0_63_0_2_i_648_n_0,
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_550_n_0
    );
display_data_reg_0_63_0_2_i_551: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10001000100010FF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(6),
      I2 => display_data_reg_0_63_0_2_i_1013_n_0,
      I3 => \display_addr_reg[7]_rep__0_n_0\,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1014_n_0,
      O => display_data_reg_0_63_0_2_i_551_n_0
    );
display_data_reg_0_63_0_2_i_552: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => Reg07(27),
      I1 => display_addr(6),
      I2 => Reg11(31),
      I3 => display_data_reg_0_63_0_2_i_648_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1015_n_0,
      O => display_data_reg_0_63_0_2_i_552_n_0
    );
display_data_reg_0_63_0_2_i_553: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000EA00000000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => Reg31(31),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_data_reg_0_63_0_2_i_1016_n_0,
      O => display_data_reg_0_63_0_2_i_553_n_0
    );
display_data_reg_0_63_0_2_i_554: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101F101010101010"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_data_reg_0_63_0_2_i_1017_n_0,
      I2 => display_addr(8),
      I3 => display_addr(6),
      I4 => display_data_reg_0_63_0_2_i_423_n_0,
      I5 => Reg21(31),
      O => display_data_reg_0_63_0_2_i_554_n_0
    );
display_data_reg_0_63_0_2_i_555: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0000000E000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => display_data_reg_0_63_0_2_i_1018_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1019_n_0,
      O => display_data_reg_0_63_0_2_i_555_n_0
    );
display_data_reg_0_63_0_2_i_556: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_1020_n_0,
      I1 => display_addr(8),
      I2 => Reg27(11),
      I3 => display_data_reg_0_63_0_2_i_423_n_0,
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_1021_n_0,
      O => display_data_reg_0_63_0_2_i_556_n_0
    );
display_data_reg_0_63_0_2_i_557: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_1022_n_0,
      I1 => display_addr(8),
      I2 => display_data_reg_0_63_0_2_i_1023_n_0,
      I3 => display_addr(6),
      I4 => display_data_reg_0_63_0_2_i_1024_n_0,
      O => display_data_reg_0_63_0_2_i_557_n_0
    );
display_data_reg_0_63_0_2_i_558: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00FFFF8A000000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => rs1_val(15),
      I2 => display_addr(9),
      I3 => display_data_reg_0_63_0_2_i_1025_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1026_n_0,
      O => display_data_reg_0_63_0_2_i_558_n_0
    );
display_data_reg_0_63_0_2_i_559: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1027_n_0,
      I1 => display_data_reg_0_63_0_2_i_1028_n_0,
      O => display_data_reg_0_63_0_2_i_559_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_129_n_0,
      I1 => \^q\(3),
      I2 => display_data_reg_0_63_0_2_i_130_n_0,
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_131_n_0,
      O => display_data_reg_0_63_0_2_i_56_n_0
    );
display_data_reg_0_63_0_2_i_560: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep__0_n_0\,
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_addr(11),
      I4 => dmem_o_data(23),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_560_n_0
    );
display_data_reg_0_63_0_2_i_561: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep__0_n_0\,
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_addr(11),
      I4 => alu_res(7),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_561_n_0
    );
display_data_reg_0_63_0_2_i_562: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => reg_i_data(4),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_562_n_0
    );
display_data_reg_0_63_0_2_i_563: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080020000000200"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_425_n_0,
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => inst(0),
      I4 => display_addr(8),
      I5 => dmem_addr(24),
      O => display_data_reg_0_63_0_2_i_563_n_0
    );
display_data_reg_0_63_0_2_i_564: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Reg07(20),
      I1 => display_addr(6),
      I2 => Reg11(24),
      I3 => display_addr(9),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1029_n_0,
      O => display_data_reg_0_63_0_2_i_564_n_0
    );
display_data_reg_0_63_0_2_i_565: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg31(24),
      I2 => display_addr(9),
      I3 => Reg03(16),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1030_n_0,
      O => display_data_reg_0_63_0_2_i_565_n_0
    );
display_data_reg_0_63_0_2_i_566: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => display_addr(10),
      I1 => Reg09(12),
      I2 => display_addr(9),
      I3 => rs1_val(24),
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_1031_n_0,
      O => display_data_reg_0_63_0_2_i_566_n_0
    );
display_data_reg_0_63_0_2_i_567: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => Reg21(24),
      I1 => display_addr(6),
      I2 => Reg25(28),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_567_n_0
    );
display_data_reg_0_63_0_2_i_568: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0000000E000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => display_data_reg_0_63_0_2_i_1032_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1033_n_0,
      O => display_data_reg_0_63_0_2_i_568_n_0
    );
display_data_reg_0_63_0_2_i_569: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1034_n_0,
      I1 => display_data_reg_0_63_0_2_i_1035_n_0,
      O => display_data_reg_0_63_0_2_i_569_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_57: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_132_n_0,
      I1 => display_data_reg_0_63_0_2_i_133_n_0,
      O => display_data_reg_0_63_0_2_i_57_n_0,
      S => \^q\(3)
    );
display_data_reg_0_63_0_2_i_570: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1036_n_0,
      I1 => display_data_reg_0_63_0_2_i_1037_n_0,
      O => display_data_reg_0_63_0_2_i_570_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_571: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF8F880000"
    )
        port map (
      I0 => rs1_val(8),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => Reg05(12),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1038_n_0,
      O => display_data_reg_0_63_0_2_i_571_n_0
    );
display_data_reg_0_63_0_2_i_572: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => display_addr(10),
      I1 => Reg01(8),
      I2 => display_data_reg_0_63_0_2_i_724_n_0,
      I3 => display_addr(6),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1039_n_0,
      O => display_data_reg_0_63_0_2_i_572_n_0
    );
display_data_reg_0_63_0_2_i_573: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => display_addr(8),
      I3 => Reg19(28),
      I4 => display_addr(9),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_573_n_0
    );
display_data_reg_0_63_0_2_i_574: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => display_addr(11),
      I4 => display_addr(6),
      I5 => alu_res(0),
      O => display_data_reg_0_63_0_2_i_574_n_0
    );
display_data_reg_0_63_0_2_i_575: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101400000004000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => dmem_o_data(16),
      I4 => display_addr(6),
      I5 => Reg09(28),
      O => display_data_reg_0_63_0_2_i_575_n_0
    );
display_data_reg_0_63_0_2_i_576: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFF47FF47FF"
    )
        port map (
      I0 => Reg18(16),
      I1 => display_addr(6),
      I2 => Reg14(12),
      I3 => display_addr(9),
      I4 => rs2_val(24),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_576_n_0
    );
display_data_reg_0_63_0_2_i_577: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg30(28),
      I3 => display_addr(6),
      I4 => Reg02(20),
      O => display_data_reg_0_63_0_2_i_577_n_0
    );
display_data_reg_0_63_0_2_i_578: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_701_n_0,
      I1 => Reg06(24),
      I2 => display_addr(6),
      I3 => Reg10(28),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1040_n_0,
      O => display_data_reg_0_63_0_2_i_578_n_0
    );
display_data_reg_0_63_0_2_i_579: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Reg04(12),
      I1 => display_addr(6),
      I2 => Reg08(16),
      I3 => display_addr(9),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1041_n_0,
      O => display_data_reg_0_63_0_2_i_579_n_0
    );
display_data_reg_0_63_0_2_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_134_n_0,
      I1 => display_data_reg_0_63_0_2_i_135_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_136_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_137_n_0,
      O => display_data_reg_0_63_0_2_i_58_n_0
    );
display_data_reg_0_63_0_2_i_580: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg28(16),
      I2 => display_addr(9),
      I3 => Reg00(28),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1042_n_0,
      O => display_data_reg_0_63_0_2_i_580_n_0
    );
display_data_reg_0_63_0_2_i_581: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_1043_n_0,
      I1 => display_addr(8),
      I2 => display_addr(10),
      I3 => display_addr(6),
      I4 => Reg24(28),
      I5 => display_data_reg_512_575_0_2_i_2_n_0,
      O => display_data_reg_0_63_0_2_i_581_n_0
    );
display_data_reg_0_63_0_2_i_582: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BBBBBBB8BBB"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_1044_n_0,
      I1 => display_addr(8),
      I2 => display_data_reg_0_63_0_2_i_766_n_0,
      I3 => Reg12(4),
      I4 => display_addr(6),
      I5 => Reg16(8),
      O => display_data_reg_0_63_0_2_i_582_n_0
    );
display_data_reg_0_63_0_2_i_583: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFFBFFFFFFFBFF"
    )
        port map (
      I0 => display_addr(10),
      I1 => Reg20(12),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(8),
      I5 => Reg08(0),
      O => display_data_reg_0_63_0_2_i_583_n_0
    );
display_data_reg_0_63_0_2_i_584: unisim.vcomponents.MUXF8
     port map (
      I0 => display_data_reg_0_63_0_2_i_1045_n_0,
      I1 => display_data_reg_0_63_0_2_i_1046_n_0,
      O => display_data_reg_0_63_0_2_i_584_n_0,
      S => \display_addr_reg[7]_rep_n_0\
    );
display_data_reg_0_63_0_2_i_585: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Reg07(12),
      I1 => display_addr(6),
      I2 => Reg11(16),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_585_n_0
    );
display_data_reg_0_63_0_2_i_586: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0300080803000"
    )
        port map (
      I0 => Reg27(12),
      I1 => display_addr(6),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => inst(24),
      I4 => display_addr(9),
      I5 => Reg23(8),
      O => display_data_reg_0_63_0_2_i_586_n_0
    );
display_data_reg_0_63_0_2_i_587: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101100000001000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => Reg31(16),
      I4 => display_addr(6),
      I5 => Reg03(8),
      O => display_data_reg_0_63_0_2_i_587_n_0
    );
display_data_reg_0_63_0_2_i_588: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8888888888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_1047_n_0,
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => Reg15(20),
      O => display_data_reg_0_63_0_2_i_588_n_0
    );
display_data_reg_0_63_0_2_i_589: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A0A0080800A00"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => rs1_val(16),
      I2 => display_addr(9),
      I3 => Reg05(20),
      I4 => display_addr(6),
      I5 => Reg09(4),
      O => display_data_reg_0_63_0_2_i_589_n_0
    );
display_data_reg_0_63_0_2_i_59: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_138_n_0,
      I1 => display_data_reg_0_63_0_2_i_139_n_0,
      O => display_data_reg_0_63_0_2_i_59_n_0,
      S => \^q\(3)
    );
display_data_reg_0_63_0_2_i_590: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => Reg21(16),
      I1 => display_addr(6),
      I2 => Reg25(20),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_590_n_0
    );
display_data_reg_0_63_0_2_i_591: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101040000000400"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg29(4),
      I4 => display_addr(6),
      I5 => Reg01(16),
      O => display_data_reg_0_63_0_2_i_591_n_0
    );
display_data_reg_0_63_0_2_i_592: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg17(12),
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_1048_n_0,
      O => display_data_reg_0_63_0_2_i_592_n_0
    );
display_data_reg_0_63_0_2_i_593: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040040000000400"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_data_reg_0_63_0_2_i_14_n_0,
      I2 => display_addr(6),
      I3 => inst(8),
      I4 => display_addr(8),
      I5 => Reg11(0),
      O => display_data_reg_0_63_0_2_i_593_n_0
    );
display_data_reg_0_63_0_2_i_594: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(11),
      I2 => display_addr(10),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_594_n_0
    );
display_data_reg_0_63_0_2_i_595: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003000880000"
    )
        port map (
      I0 => reg_i_data(12),
      I1 => display_addr(6),
      I2 => Reg15(4),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_595_n_0
    );
display_data_reg_0_63_0_2_i_596: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF8F880000"
    )
        port map (
      I0 => rs1_val(0),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => Reg05(4),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1049_n_0,
      O => display_data_reg_0_63_0_2_i_596_n_0
    );
display_data_reg_0_63_0_2_i_597: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => Reg01(0),
      I4 => display_addr(11),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_597_n_0
    );
display_data_reg_0_63_0_2_i_598: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFD0000"
    )
        port map (
      I0 => Reg07(28),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_addr(11),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1050_n_0,
      O => display_data_reg_0_63_0_2_i_598_n_0
    );
display_data_reg_0_63_0_2_i_599: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBFFFFFFFBFFF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => Reg19(20),
      I4 => display_addr(8),
      I5 => Reg03(24),
      O => display_data_reg_0_63_0_2_i_599_n_0
    );
display_data_reg_0_63_0_2_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_140_n_0,
      I1 => display_data_reg_0_63_0_2_i_141_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_142_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_143_n_0,
      O => display_data_reg_0_63_0_2_i_60_n_0
    );
display_data_reg_0_63_0_2_i_600: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101400000004000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => dmem_o_data(8),
      I4 => display_addr(6),
      I5 => Reg09(20),
      O => display_data_reg_0_63_0_2_i_600_n_0
    );
display_data_reg_0_63_0_2_i_601: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000000E200E200"
    )
        port map (
      I0 => Reg13(24),
      I1 => display_addr(8),
      I2 => Reg29(20),
      I3 => display_data_reg_0_63_0_2_i_423_n_0,
      I4 => Reg17(28),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_601_n_0
    );
display_data_reg_0_63_0_2_i_602: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep__0_n_0\,
      I1 => dmem_o_data(24),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_602_n_0
    );
display_data_reg_0_63_0_2_i_603: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep__0_n_0\,
      I1 => alu_res(8),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_603_n_0
    );
display_data_reg_0_63_0_2_i_604: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF77FFFFCF770000"
    )
        port map (
      I0 => Reg18(8),
      I1 => display_addr(9),
      I2 => rd(0),
      I3 => display_addr(10),
      I4 => display_addr(6),
      I5 => display_data_reg_0_63_0_2_i_1051_n_0,
      O => display_data_reg_0_63_0_2_i_604_n_0
    );
display_data_reg_0_63_0_2_i_605: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg30(20),
      I3 => display_addr(6),
      I4 => Reg02(12),
      O => display_data_reg_0_63_0_2_i_605_n_0
    );
display_data_reg_0_63_0_2_i_606: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1052_n_0,
      I1 => display_data_reg_0_63_0_2_i_1053_n_0,
      O => display_data_reg_0_63_0_2_i_606_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_607: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A0A0080800A00"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => rs1(0),
      I2 => display_addr(9),
      I3 => Reg04(4),
      I4 => display_addr(6),
      I5 => Reg08(8),
      O => display_data_reg_0_63_0_2_i_607_n_0
    );
display_data_reg_0_63_0_2_i_608: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => Reg20(20),
      I1 => display_addr(6),
      I2 => Reg24(4),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_608_n_0
    );
display_data_reg_0_63_0_2_i_609: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101040000000400"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg28(8),
      I4 => display_addr(6),
      I5 => Reg00(20),
      O => display_data_reg_0_63_0_2_i_609_n_0
    );
display_data_reg_0_63_0_2_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_144_n_0,
      I1 => display_data_reg_0_63_0_2_i_145_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_146_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_147_n_0,
      O => display_data_reg_0_63_0_2_i_61_n_0
    );
display_data_reg_0_63_0_2_i_610: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000400"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg12(12),
      I4 => display_addr(6),
      I5 => Reg16(16),
      O => display_data_reg_0_63_0_2_i_610_n_0
    );
display_data_reg_0_63_0_2_i_611: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008030000080000"
    )
        port map (
      I0 => Reg30(4),
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => display_addr(10),
      I4 => display_addr(9),
      I5 => rs2_val(0),
      O => display_data_reg_0_63_0_2_i_611_n_0
    );
display_data_reg_0_63_0_2_i_612: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080300"
    )
        port map (
      I0 => Reg26(0),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => pc(4),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_612_n_0
    );
display_data_reg_0_63_0_2_i_613: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => Reg10(4),
      I1 => display_addr(10),
      I2 => display_addr(9),
      I3 => display_addr(6),
      I4 => display_data_reg_0_63_0_2_i_1054_n_0,
      O => display_data_reg_0_63_0_2_i_613_n_0
    );
display_data_reg_0_63_0_2_i_614: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAFFBFBF"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg20(4),
      I2 => display_addr(9),
      I3 => reg_wen,
      I4 => display_addr(10),
      I5 => display_addr(11),
      O => display_data_reg_0_63_0_2_i_614_n_0
    );
display_data_reg_0_63_0_2_i_615: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3088"
    )
        port map (
      I0 => Reg00(4),
      I1 => display_addr(8),
      I2 => Reg16(0),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_615_n_0
    );
display_data_reg_0_63_0_2_i_616: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(10),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => Reg22(28),
      O => display_data_reg_0_63_0_2_i_616_n_0
    );
display_data_reg_0_63_0_2_i_617: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg14(20),
      I3 => display_addr(6),
      I4 => Reg18(24),
      O => display_data_reg_0_63_0_2_i_617_n_0
    );
display_data_reg_0_63_0_2_i_618: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => Reg02(28),
      O => display_data_reg_0_63_0_2_i_618_n_0
    );
display_data_reg_0_63_0_2_i_619: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400055554000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(6),
      I2 => display_data_reg_0_63_0_2_i_766_n_0,
      I3 => Reg24(20),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1055_n_0,
      O => display_data_reg_0_63_0_2_i_619_n_0
    );
display_data_reg_0_63_0_2_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_148_n_0,
      I1 => display_data_reg_0_63_0_2_i_149_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_150_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_151_n_0,
      O => display_data_reg_0_63_0_2_i_62_n_0
    );
display_data_reg_0_63_0_2_i_620: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Reg07(0),
      I1 => display_addr(6),
      I2 => Reg11(4),
      I3 => display_addr(9),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1056_n_0,
      O => display_data_reg_0_63_0_2_i_620_n_0
    );
display_data_reg_0_63_0_2_i_621: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1057_n_0,
      I1 => display_data_reg_0_63_0_2_i_1058_n_0,
      O => display_data_reg_0_63_0_2_i_621_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_622: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF8F880000"
    )
        port map (
      I0 => rs1_val(4),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => Reg05(8),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1059_n_0,
      O => display_data_reg_0_63_0_2_i_622_n_0
    );
display_data_reg_0_63_0_2_i_623: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030800000008"
    )
        port map (
      I0 => Reg01(4),
      I1 => display_addr(8),
      I2 => display_addr(10),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => Reg17(0),
      O => display_data_reg_0_63_0_2_i_623_n_0
    );
display_data_reg_0_63_0_2_i_624: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg23(28),
      I2 => display_addr(10),
      I3 => display_addr(11),
      I4 => display_addr(9),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_624_n_0
    );
display_data_reg_0_63_0_2_i_625: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBFFFFFFFBFFF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => Reg19(24),
      I4 => display_addr(8),
      I5 => Reg03(28),
      O => display_data_reg_0_63_0_2_i_625_n_0
    );
display_data_reg_0_63_0_2_i_626: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88008800BB308830"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_1060_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => Reg13(28),
      I3 => display_addr(8),
      I4 => Reg29(24),
      I5 => display_data_reg_0_63_0_2_i_594_n_0,
      O => display_data_reg_0_63_0_2_i_626_n_0
    );
display_data_reg_0_63_0_2_i_627: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(6),
      I2 => display_addr(8),
      I3 => display_addr(10),
      I4 => display_addr(11),
      I5 => reg_i_data(0),
      O => display_data_reg_0_63_0_2_i_627_n_0
    );
display_data_reg_0_63_0_2_i_628: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => dmem_addr(20),
      I1 => display_addr(9),
      I2 => display_addr(8),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_628_n_0
    );
display_data_reg_0_63_0_2_i_629: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Reg07(16),
      I1 => display_addr(6),
      I2 => Reg11(20),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_629_n_0
    );
display_data_reg_0_63_0_2_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_152_n_0,
      I1 => display_data_reg_0_63_0_2_i_153_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_154_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_155_n_0,
      O => display_data_reg_0_63_0_2_i_63_n_0
    );
display_data_reg_0_63_0_2_i_630: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0300080803000"
    )
        port map (
      I0 => Reg27(16),
      I1 => display_addr(6),
      I2 => display_data_reg_0_63_0_2_i_14_n_0,
      I3 => inst(28),
      I4 => display_addr(9),
      I5 => Reg23(12),
      O => display_data_reg_0_63_0_2_i_630_n_0
    );
display_data_reg_0_63_0_2_i_631: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg31(20),
      I2 => display_addr(9),
      I3 => Reg03(12),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1061_n_0,
      O => display_data_reg_0_63_0_2_i_631_n_0
    );
display_data_reg_0_63_0_2_i_632: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFF47FF47FF"
    )
        port map (
      I0 => Reg17(16),
      I1 => display_addr(6),
      I2 => Reg13(12),
      I3 => display_addr(9),
      I4 => rs2(4),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_632_n_0
    );
display_data_reg_0_63_0_2_i_633: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg29(8),
      I3 => display_addr(6),
      I4 => Reg01(20),
      O => display_data_reg_0_63_0_2_i_633_n_0
    );
display_data_reg_0_63_0_2_i_634: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BBBBBBB8BBB"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_1062_n_0,
      I1 => display_addr(8),
      I2 => display_data_reg_0_63_0_2_i_766_n_0,
      I3 => Reg21(20),
      I4 => display_addr(6),
      I5 => Reg25(24),
      O => display_data_reg_0_63_0_2_i_634_n_0
    );
display_data_reg_0_63_0_2_i_635: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1063_n_0,
      I1 => display_data_reg_0_63_0_2_i_1064_n_0,
      O => display_data_reg_0_63_0_2_i_635_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_636: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1065_n_0,
      I1 => display_data_reg_0_63_0_2_i_1066_n_0,
      O => display_data_reg_0_63_0_2_i_636_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_637: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFDFF0000"
    )
        port map (
      I0 => Reg00(8),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => display_addr(6),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1067_n_0,
      O => display_data_reg_0_63_0_2_i_637_n_0
    );
display_data_reg_0_63_0_2_i_638: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200000002000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_115_n_0,
      I1 => \display_addr_reg[7]_rep_n_0\,
      I2 => display_data_reg_512_575_0_2_i_2_n_0,
      I3 => Reg14(24),
      I4 => display_addr(6),
      I5 => Reg18(28),
      O => display_data_reg_0_63_0_2_i_638_n_0
    );
display_data_reg_0_63_0_2_i_639: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400055554000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(6),
      I2 => display_data_reg_0_63_0_2_i_766_n_0,
      I3 => Reg24(24),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1068_n_0,
      O => display_data_reg_0_63_0_2_i_639_n_0
    );
display_data_reg_0_63_0_2_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_156_n_0,
      I1 => display_data_reg_0_63_0_2_i_157_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_158_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_159_n_0,
      O => display_data_reg_0_63_0_2_i_64_n_0
    );
display_data_reg_0_63_0_2_i_640: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => display_addr(11),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_640_n_0
    );
display_data_reg_0_63_0_2_i_641: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep_n_0\,
      I1 => dmem_o_data(28),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_641_n_0
    );
display_data_reg_0_63_0_2_i_642: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \display_addr_reg[7]_rep_n_0\,
      I1 => alu_res(12),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_642_n_0
    );
display_data_reg_0_63_0_2_i_643: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BBBBBBB8BBB"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_1069_n_0,
      I1 => display_addr(8),
      I2 => display_data_reg_0_63_0_2_i_766_n_0,
      I3 => Reg12(16),
      I4 => display_addr(6),
      I5 => Reg16(20),
      O => display_data_reg_0_63_0_2_i_643_n_0
    );
display_data_reg_0_63_0_2_i_644: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BBBBBBB8BBB"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_1070_n_0,
      I1 => display_addr(8),
      I2 => display_data_reg_0_63_0_2_i_766_n_0,
      I3 => Reg20(24),
      I4 => display_addr(6),
      I5 => Reg24(8),
      O => display_data_reg_0_63_0_2_i_644_n_0
    );
display_data_reg_0_63_0_2_i_645: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1071_n_0,
      I1 => display_data_reg_0_63_0_2_i_1072_n_0,
      O => display_data_reg_0_63_0_2_i_645_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_646: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1073_n_0,
      I1 => display_data_reg_0_63_0_2_i_1074_n_0,
      O => display_data_reg_0_63_0_2_i_646_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_647: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg25(0),
      I2 => display_addr(11),
      I3 => display_addr(9),
      I4 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_647_n_0
    );
display_data_reg_0_63_0_2_i_648: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_648_n_0
    );
display_data_reg_0_63_0_2_i_649: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88000030"
    )
        port map (
      I0 => dmem_addr(28),
      I1 => display_addr(8),
      I2 => inst(4),
      I3 => display_addr(10),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_649_n_0
    );
display_data_reg_0_63_0_2_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_160_n_0,
      I1 => display_data_reg_0_63_0_2_i_161_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_162_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_163_n_0,
      O => display_data_reg_0_63_0_2_i_65_n_0
    );
display_data_reg_0_63_0_2_i_650: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCFFF77FFFF"
    )
        port map (
      I0 => reg_i_data(8),
      I1 => display_addr(6),
      I2 => Reg15(0),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_650_n_0
    );
display_data_reg_0_63_0_2_i_651: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000EA00000000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => Reg31(28),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_data_reg_0_63_0_2_i_1075_n_0,
      O => display_data_reg_0_63_0_2_i_651_n_0
    );
display_data_reg_0_63_0_2_i_652: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => Reg07(24),
      I1 => display_addr(6),
      I2 => Reg11(28),
      I3 => display_data_reg_0_63_0_2_i_648_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1076_n_0,
      O => display_data_reg_0_63_0_2_i_652_n_0
    );
display_data_reg_0_63_0_2_i_653: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF3F3FFFFF5F5F"
    )
        port map (
      I0 => Reg09(16),
      I1 => rs1_val(28),
      I2 => display_addr(6),
      I3 => dmem_o_data(4),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_653_n_0
    );
display_data_reg_0_63_0_2_i_654: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg13(20),
      I2 => display_addr(6),
      I3 => Reg17(24),
      O => display_data_reg_0_63_0_2_i_654_n_0
    );
display_data_reg_0_63_0_2_i_655: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Reg07(8),
      I1 => display_addr(6),
      I2 => Reg11(12),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_655_n_0
    );
display_data_reg_0_63_0_2_i_656: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => inst(20),
      I3 => display_addr(9),
      I4 => Reg23(4),
      O => display_data_reg_0_63_0_2_i_656_n_0
    );
display_data_reg_0_63_0_2_i_657: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101100000001000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => Reg31(12),
      I4 => display_addr(6),
      I5 => Reg03(4),
      O => display_data_reg_0_63_0_2_i_657_n_0
    );
display_data_reg_0_63_0_2_i_658: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11400040"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => reg_i_data(24),
      I3 => display_addr(9),
      I4 => Reg19(0),
      O => display_data_reg_0_63_0_2_i_658_n_0
    );
display_data_reg_0_63_0_2_i_659: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg15(16),
      O => display_data_reg_0_63_0_2_i_659_n_0
    );
display_data_reg_0_63_0_2_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_164_n_0,
      I1 => \^q\(3),
      I2 => display_data_reg_0_63_0_2_i_165_n_0,
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_166_n_0,
      O => display_data_reg_0_63_0_2_i_66_n_0
    );
display_data_reg_0_63_0_2_i_660: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => Reg21(12),
      I1 => display_addr(6),
      I2 => Reg25(16),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_660_n_0
    );
display_data_reg_0_63_0_2_i_661: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A0A0080800A00"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_14_n_0,
      I1 => rs1_val(12),
      I2 => display_addr(9),
      I3 => Reg05(16),
      I4 => display_addr(6),
      I5 => Reg09(0),
      O => display_data_reg_0_63_0_2_i_661_n_0
    );
display_data_reg_0_63_0_2_i_662: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B800000000"
    )
        port map (
      I0 => Reg17(8),
      I1 => display_addr(6),
      I2 => Reg13(4),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_662_n_0
    );
display_data_reg_0_63_0_2_i_663: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101040000000400"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg29(0),
      I4 => display_addr(6),
      I5 => Reg01(12),
      O => display_data_reg_0_63_0_2_i_663_n_0
    );
display_data_reg_0_63_0_2_i_664: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC7F7FFFFC7F7"
    )
        port map (
      I0 => Reg10(0),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => alu_res(20),
      I4 => display_addr(9),
      I5 => dmem_i_data(4),
      O => display_data_reg_0_63_0_2_i_664_n_0
    );
display_data_reg_0_63_0_2_i_665: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => display_addr(9),
      I1 => pc(0),
      I2 => display_addr(10),
      I3 => display_addr(11),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_665_n_0
    );
display_data_reg_0_63_0_2_i_666: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg30(0),
      O => display_data_reg_0_63_0_2_i_666_n_0
    );
display_data_reg_0_63_0_2_i_667: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55775FFFFF775F"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_766_n_0,
      I1 => Reg16(28),
      I2 => Reg12(24),
      I3 => display_addr(6),
      I4 => display_addr(8),
      I5 => Reg28(20),
      O => display_data_reg_0_63_0_2_i_667_n_0
    );
display_data_reg_0_63_0_2_i_668: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8BBBBBBBBBBB"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_1077_n_0,
      I1 => display_addr(8),
      I2 => Reg24(16),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_668_n_0
    );
display_data_reg_0_63_0_2_i_669: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFF47FF47FF"
    )
        port map (
      I0 => Reg18(20),
      I1 => display_addr(6),
      I2 => Reg14(16),
      I3 => display_addr(9),
      I4 => rs2_val(28),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_669_n_0
    );
display_data_reg_0_63_0_2_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_167_n_0,
      I1 => display_data_reg_0_63_0_2_i_168_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_169_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_170_n_0,
      O => display_data_reg_0_63_0_2_i_67_n_0
    );
display_data_reg_0_63_0_2_i_670: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg22(24),
      I3 => display_addr(6),
      I4 => Reg26(28),
      O => display_data_reg_0_63_0_2_i_670_n_0
    );
display_data_reg_0_63_0_2_i_671: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Reg04(0),
      I1 => display_addr(6),
      I2 => Reg08(4),
      I3 => display_addr(9),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1078_n_0,
      O => display_data_reg_0_63_0_2_i_671_n_0
    );
display_data_reg_0_63_0_2_i_672: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg28(4),
      I2 => display_addr(9),
      I3 => Reg00(16),
      I4 => display_addr(8),
      I5 => display_data_reg_0_63_0_2_i_1079_n_0,
      O => display_data_reg_0_63_0_2_i_672_n_0
    );
display_data_reg_0_63_0_2_i_673: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1080_n_0,
      I1 => display_data_reg_0_63_0_2_i_1081_n_0,
      O => display_data_reg_0_63_0_2_i_673_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_674: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FCFFF7F7FCFF"
    )
        port map (
      I0 => Reg26(12),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => pc(16),
      I4 => display_addr(9),
      I5 => Reg22(8),
      O => display_data_reg_0_63_0_2_i_674_n_0
    );
display_data_reg_0_63_0_2_i_675: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFF44CFFFFF77"
    )
        port map (
      I0 => Reg10(16),
      I1 => display_addr(6),
      I2 => dmem_i_data(20),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg06(12),
      O => display_data_reg_0_63_0_2_i_675_n_0
    );
display_data_reg_0_63_0_2_i_676: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA400000051000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => \^q\(1),
      I3 => display_addr(7),
      I4 => display_addr(8),
      I5 => \^q\(5),
      O => display_data_reg_0_63_0_2_i_676_n_0
    );
display_data_reg_0_63_0_2_i_677: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1082_n_0,
      I1 => display_data_reg_0_63_0_2_i_1083_n_0,
      O => display_data_reg_0_63_0_2_i_677_n_0,
      S => display_addr(6)
    );
display_data_reg_0_63_0_2_i_678: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010000C0000"
    )
        port map (
      I0 => \^q\(4),
      I1 => display_addr(7),
      I2 => display_addr(6),
      I3 => display_addr(10),
      I4 => \^q\(5),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_678_n_0
    );
display_data_reg_0_63_0_2_i_679: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11155119"
    )
        port map (
      I0 => display_addr(10),
      I1 => \^display_addr_reg[2]_rep_0\,
      I2 => \^q\(5),
      I3 => display_addr(6),
      I4 => \^q\(4),
      O => display_data_reg_0_63_0_2_i_679_n_0
    );
display_data_reg_0_63_0_2_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B8888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_171_n_0,
      I1 => \^q\(3),
      I2 => display_addr(11),
      I3 => display_data_reg_0_63_0_2_i_172_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_173_n_0,
      O => display_data_reg_0_63_0_2_i_68_n_0
    );
display_data_reg_0_63_0_2_i_680: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0224"
    )
        port map (
      I0 => \^display_addr_reg[2]_rep_0\,
      I1 => display_addr(9),
      I2 => display_addr(6),
      I3 => display_addr(7),
      O => display_data_reg_0_63_0_2_i_680_n_0
    );
display_data_reg_0_63_0_2_i_681: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => display_addr(8),
      I3 => display_addr(7),
      I4 => display_addr(6),
      I5 => \^display_addr_reg[2]_rep_0\,
      O => display_data_reg_0_63_0_2_i_681_n_0
    );
display_data_reg_0_63_0_2_i_682: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022222202020020"
    )
        port map (
      I0 => display_data_reg_384_447_0_2_i_2_n_0,
      I1 => \^display_addr_reg[2]_rep_0\,
      I2 => display_addr(6),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => display_data_reg_0_63_0_2_i_682_n_0
    );
display_data_reg_0_63_0_2_i_683: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA30000000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_1084_n_0,
      I1 => \^display_addr_reg[2]_rep_0\,
      I2 => display_data_reg_0_63_0_2_i_1085_n_0,
      I3 => display_addr(6),
      I4 => display_addr(8),
      I5 => display_addr(7),
      O => display_data_reg_0_63_0_2_i_683_n_0
    );
display_data_reg_0_63_0_2_i_684: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFF3F28E38C2CE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      I2 => display_addr(7),
      I3 => \^q\(4),
      I4 => display_addr(6),
      I5 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_684_n_0
    );
display_data_reg_0_63_0_2_i_685: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(9),
      I2 => display_addr(7),
      O => display_data_reg_0_63_0_2_i_685_n_0
    );
display_data_reg_0_63_0_2_i_686: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A4000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => display_addr(7),
      I3 => \^display_addr_reg[2]_rep_0\,
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_686_n_0
    );
display_data_reg_0_63_0_2_i_687: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400015405440"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => \^display_addr_reg[2]_rep_0\,
      I3 => display_addr(8),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => display_data_reg_0_63_0_2_i_687_n_0
    );
display_data_reg_0_63_0_2_i_688: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004004454015001"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(6),
      I2 => \^display_addr_reg[2]_rep_0\,
      I3 => display_addr(8),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => display_data_reg_0_63_0_2_i_688_n_0
    );
display_data_reg_0_63_0_2_i_689: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088CC8C00CC00C8"
    )
        port map (
      I0 => \^display_addr_reg[2]_rep_0\,
      I1 => display_addr(9),
      I2 => \^q\(4),
      I3 => display_addr(6),
      I4 => display_addr(8),
      I5 => \^q\(5),
      O => display_data_reg_0_63_0_2_i_689_n_0
    );
display_data_reg_0_63_0_2_i_69: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_174_n_0,
      I1 => display_data_reg_0_63_0_2_i_175_n_0,
      O => display_data_reg_0_63_0_2_i_69_n_0,
      S => \^q\(3)
    );
display_data_reg_0_63_0_2_i_690: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444500EC55004588"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^display_addr_reg[2]_rep_0\,
      I2 => \^q\(4),
      I3 => display_addr(8),
      I4 => display_addr(6),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_690_n_0
    );
display_data_reg_0_63_0_2_i_691: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      I2 => display_addr(8),
      O => display_data_reg_0_63_0_2_i_691_n_0
    );
display_data_reg_0_63_0_2_i_692: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3F3FFFFF505F"
    )
        port map (
      I0 => Reg08(10),
      I1 => rs1(2),
      I2 => display_addr(6),
      I3 => Reg04(6),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_692_n_0
    );
display_data_reg_0_63_0_2_i_693: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg20(22),
      I3 => display_addr(6),
      I4 => Reg24(6),
      O => display_data_reg_0_63_0_2_i_693_n_0
    );
display_data_reg_0_63_0_2_i_694: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg28(10),
      I3 => display_addr(6),
      I4 => Reg00(22),
      O => display_data_reg_0_63_0_2_i_694_n_0
    );
display_data_reg_0_63_0_2_i_695: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg12(14),
      I3 => display_addr(6),
      I4 => Reg16(18),
      O => display_data_reg_0_63_0_2_i_695_n_0
    );
display_data_reg_0_63_0_2_i_696: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg30(22),
      I3 => display_addr(6),
      I4 => Reg02(14),
      O => display_data_reg_0_63_0_2_i_696_n_0
    );
display_data_reg_0_63_0_2_i_697: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF77"
    )
        port map (
      I0 => Reg18(10),
      I1 => display_addr(9),
      I2 => rd(2),
      I3 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_697_n_0
    );
display_data_reg_0_63_0_2_i_698: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF77"
    )
        port map (
      I0 => Reg14(6),
      I1 => display_addr(9),
      I2 => rs2_val(18),
      I3 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_698_n_0
    );
display_data_reg_0_63_0_2_i_699: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCDFDFFFFCDFD"
    )
        port map (
      I0 => pc(22),
      I1 => display_addr(10),
      I2 => display_addr(9),
      I3 => Reg22(14),
      I4 => display_addr(6),
      I5 => Reg26(18),
      O => display_data_reg_0_63_0_2_i_699_n_0
    );
display_data_reg_0_63_0_2_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_176_n_0,
      I1 => display_data_reg_0_63_0_2_i_177_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_178_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_179_n_0,
      O => display_data_reg_0_63_0_2_i_70_n_0
    );
display_data_reg_0_63_0_2_i_700: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFF44CFFFFF77"
    )
        port map (
      I0 => Reg10(22),
      I1 => display_addr(6),
      I2 => dmem_i_data(26),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg06(18),
      O => display_data_reg_0_63_0_2_i_700_n_0
    );
display_data_reg_0_63_0_2_i_701: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_701_n_0
    );
display_data_reg_0_63_0_2_i_702: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => dmem_i_data(10),
      I1 => display_addr(9),
      I2 => alu_res(26),
      I3 => display_addr(10),
      I4 => Reg06(2),
      O => display_data_reg_0_63_0_2_i_702_n_0
    );
display_data_reg_0_63_0_2_i_703: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080300"
    )
        port map (
      I0 => Reg26(2),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => pc(6),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_703_n_0
    );
display_data_reg_0_63_0_2_i_704: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBFFFFFFFBFFF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => Reg16(2),
      I4 => display_addr(8),
      I5 => Reg00(6),
      O => display_data_reg_0_63_0_2_i_704_n_0
    );
display_data_reg_0_63_0_2_i_705: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg20(6),
      I2 => display_addr(11),
      I3 => display_addr(9),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_705_n_0
    );
display_data_reg_0_63_0_2_i_706: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => Reg14(22),
      I3 => display_addr(6),
      I4 => Reg18(26),
      O => display_data_reg_0_63_0_2_i_706_n_0
    );
display_data_reg_0_63_0_2_i_707: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg02(30),
      O => display_data_reg_0_63_0_2_i_707_n_0
    );
display_data_reg_0_63_0_2_i_708: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg22(30),
      I2 => display_addr(11),
      I3 => display_addr(9),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_708_n_0
    );
display_data_reg_0_63_0_2_i_709: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FFFFFFFFF303F"
    )
        port map (
      I0 => dmem_addr(2),
      I1 => Reg08(26),
      I2 => display_addr(6),
      I3 => Reg04(22),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_709_n_0
    );
display_data_reg_0_63_0_2_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_180_n_0,
      I1 => display_data_reg_0_63_0_2_i_181_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_182_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_183_n_0,
      O => display_data_reg_0_63_0_2_i_71_n_0
    );
display_data_reg_0_63_0_2_i_710: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Reg07(14),
      I1 => display_addr(6),
      I2 => Reg11(18),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_710_n_0
    );
display_data_reg_0_63_0_2_i_711: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => inst(26),
      I3 => display_addr(9),
      I4 => Reg23(10),
      O => display_data_reg_0_63_0_2_i_711_n_0
    );
display_data_reg_0_63_0_2_i_712: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101100000001000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => Reg31(18),
      I4 => display_addr(6),
      I5 => Reg03(10),
      O => display_data_reg_0_63_0_2_i_712_n_0
    );
display_data_reg_0_63_0_2_i_713: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(11),
      I2 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_713_n_0
    );
display_data_reg_0_63_0_2_i_714: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => Reg19(6),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_addr(11),
      I4 => Reg15(22),
      O => display_data_reg_0_63_0_2_i_714_n_0
    );
display_data_reg_0_63_0_2_i_715: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCB8"
    )
        port map (
      I0 => Reg09(6),
      I1 => display_addr(6),
      I2 => Reg05(22),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_715_n_0
    );
display_data_reg_0_63_0_2_i_716: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => Reg21(18),
      I1 => display_addr(6),
      I2 => Reg25(22),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_716_n_0
    );
display_data_reg_0_63_0_2_i_717: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101100000001000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => Reg29(6),
      I4 => display_addr(6),
      I5 => Reg01(18),
      O => display_data_reg_0_63_0_2_i_717_n_0
    );
display_data_reg_0_63_0_2_i_718: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg17(14),
      O => display_data_reg_0_63_0_2_i_718_n_0
    );
display_data_reg_0_63_0_2_i_719: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11400040"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => rs2(2),
      I3 => display_addr(9),
      I4 => Reg13(10),
      O => display_data_reg_0_63_0_2_i_719_n_0
    );
display_data_reg_0_63_0_2_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_184_n_0,
      I1 => display_data_reg_0_63_0_2_i_185_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_186_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_187_n_0,
      O => display_data_reg_0_63_0_2_i_72_n_0
    );
display_data_reg_0_63_0_2_i_720: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003000880000"
    )
        port map (
      I0 => reg_i_data(14),
      I1 => display_addr(6),
      I2 => Reg15(6),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_720_n_0
    );
display_data_reg_0_63_0_2_i_721: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg21(2),
      I2 => display_addr(6),
      I3 => Reg25(6),
      O => display_data_reg_0_63_0_2_i_721_n_0
    );
display_data_reg_0_63_0_2_i_722: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => rs1_val(2),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => Reg05(6),
      O => display_data_reg_0_63_0_2_i_722_n_0
    );
display_data_reg_0_63_0_2_i_723: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF47FFFF"
    )
        port map (
      I0 => Reg27(30),
      I1 => display_addr(6),
      I2 => Reg23(26),
      I3 => display_addr(11),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_723_n_0
    );
display_data_reg_0_63_0_2_i_724: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(11),
      O => display_data_reg_0_63_0_2_i_724_n_0
    );
display_data_reg_0_63_0_2_i_725: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101400000004000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => dmem_o_data(10),
      I4 => display_addr(6),
      I5 => Reg09(22),
      O => display_data_reg_0_63_0_2_i_725_n_0
    );
display_data_reg_0_63_0_2_i_726: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B38"
    )
        port map (
      I0 => Reg29(22),
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => Reg13(26),
      O => display_data_reg_0_63_0_2_i_726_n_0
    );
display_data_reg_0_63_0_2_i_727: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg17(30),
      I2 => display_addr(11),
      I3 => display_addr(10),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_727_n_0
    );
display_data_reg_0_63_0_2_i_728: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => Reg15(30),
      I1 => display_addr(6),
      I2 => Reg19(14),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_728_n_0
    );
display_data_reg_0_63_0_2_i_729: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011100000001000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => Reg03(18),
      I3 => display_addr(6),
      I4 => display_addr(9),
      I5 => Reg31(26),
      O => display_data_reg_0_63_0_2_i_729_n_0
    );
display_data_reg_0_63_0_2_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_188_n_0,
      I1 => display_data_reg_0_63_0_2_i_189_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_190_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_191_n_0,
      O => display_data_reg_0_63_0_2_i_73_n_0
    );
display_data_reg_0_63_0_2_i_730: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg13(18),
      I2 => display_addr(6),
      I3 => Reg17(22),
      O => display_data_reg_0_63_0_2_i_730_n_0
    );
display_data_reg_0_63_0_2_i_731: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg29(14),
      I2 => display_addr(9),
      I3 => Reg01(26),
      O => display_data_reg_0_63_0_2_i_731_n_0
    );
display_data_reg_0_63_0_2_i_732: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C7F"
    )
        port map (
      I0 => dmem_o_data(2),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg05(30),
      O => display_data_reg_0_63_0_2_i_732_n_0
    );
display_data_reg_0_63_0_2_i_733: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => display_addr(10),
      I1 => Reg09(14),
      I2 => display_addr(9),
      I3 => rs1_val(26),
      O => display_data_reg_0_63_0_2_i_733_n_0
    );
display_data_reg_0_63_0_2_i_734: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => Reg21(26),
      I1 => display_addr(6),
      I2 => Reg25(30),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_734_n_0
    );
display_data_reg_0_63_0_2_i_735: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044000010001000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => Reg09(30),
      I3 => display_addr(6),
      I4 => dmem_o_data(18),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_735_n_0
    );
display_data_reg_0_63_0_2_i_736: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Reg07(6),
      I1 => display_addr(6),
      I2 => Reg11(10),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_736_n_0
    );
display_data_reg_0_63_0_2_i_737: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => inst(18),
      I3 => display_addr(9),
      I4 => Reg23(2),
      O => display_data_reg_0_63_0_2_i_737_n_0
    );
display_data_reg_0_63_0_2_i_738: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000038000000080"
    )
        port map (
      I0 => reg_i_data(22),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => Reg15(14),
      O => display_data_reg_0_63_0_2_i_738_n_0
    );
display_data_reg_0_63_0_2_i_739: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101100000001000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => Reg31(10),
      I4 => display_addr(6),
      I5 => Reg03(2),
      O => display_data_reg_0_63_0_2_i_739_n_0
    );
display_data_reg_0_63_0_2_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_192_n_0,
      I1 => display_data_reg_0_63_0_2_i_193_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_194_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_195_n_0,
      O => display_data_reg_0_63_0_2_i_74_n_0
    );
display_data_reg_0_63_0_2_i_740: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg21(10),
      I2 => display_addr(6),
      I3 => Reg25(14),
      O => display_data_reg_0_63_0_2_i_740_n_0
    );
display_data_reg_0_63_0_2_i_741: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => rs1_val(10),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => Reg05(14),
      O => display_data_reg_0_63_0_2_i_741_n_0
    );
display_data_reg_0_63_0_2_i_742: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000101010000000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => Reg17(6),
      I4 => display_addr(6),
      I5 => Reg13(2),
      O => display_data_reg_0_63_0_2_i_742_n_0
    );
display_data_reg_0_63_0_2_i_743: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(8),
      I2 => Reg02(22),
      O => display_data_reg_0_63_0_2_i_743_n_0
    );
display_data_reg_0_63_0_2_i_744: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => Reg18(18),
      I1 => Reg14(14),
      I2 => display_addr(6),
      I3 => display_addr(8),
      I4 => Reg30(30),
      O => display_data_reg_0_63_0_2_i_744_n_0
    );
display_data_reg_0_63_0_2_i_745: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => display_addr(10),
      I1 => pc(30),
      I2 => display_addr(9),
      I3 => Reg22(22),
      I4 => display_addr(6),
      I5 => Reg26(26),
      O => display_data_reg_0_63_0_2_i_745_n_0
    );
display_data_reg_0_63_0_2_i_746: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFEF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg06(26),
      I3 => display_addr(6),
      I4 => Reg10(30),
      O => display_data_reg_0_63_0_2_i_746_n_0
    );
display_data_reg_0_63_0_2_i_747: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg20(30),
      I2 => display_addr(6),
      I3 => Reg24(14),
      O => display_data_reg_0_63_0_2_i_747_n_0
    );
display_data_reg_0_63_0_2_i_748: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Reg04(14),
      I1 => display_addr(6),
      I2 => Reg08(18),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_748_n_0
    );
display_data_reg_0_63_0_2_i_749: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg12(22),
      I2 => display_addr(6),
      I3 => Reg16(26),
      O => display_data_reg_0_63_0_2_i_749_n_0
    );
display_data_reg_0_63_0_2_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_196_n_0,
      I1 => display_data_reg_0_63_0_2_i_197_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_198_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_199_n_0,
      O => display_data_reg_0_63_0_2_i_75_n_0
    );
display_data_reg_0_63_0_2_i_750: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg28(18),
      I2 => display_addr(9),
      I3 => Reg00(30),
      O => display_data_reg_0_63_0_2_i_750_n_0
    );
display_data_reg_0_63_0_2_i_751: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040010000000100"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg04(30),
      I4 => display_addr(6),
      I5 => dmem_addr(10),
      O => display_data_reg_0_63_0_2_i_751_n_0
    );
display_data_reg_0_63_0_2_i_752: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE5E"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg12(6),
      I2 => display_addr(6),
      I3 => Reg00(14),
      O => display_data_reg_0_63_0_2_i_752_n_0
    );
display_data_reg_0_63_0_2_i_753: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1086_n_0,
      I1 => display_data_reg_0_63_0_2_i_1087_n_0,
      O => display_data_reg_0_63_0_2_i_753_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_754: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1088_n_0,
      I1 => display_data_reg_0_63_0_2_i_1089_n_0,
      O => display_data_reg_0_63_0_2_i_754_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_755: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1090_n_0,
      I1 => display_data_reg_0_63_0_2_i_1091_n_0,
      O => display_data_reg_0_63_0_2_i_755_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_756: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1092_n_0,
      I1 => display_data_reg_0_63_0_2_i_1093_n_0,
      O => display_data_reg_0_63_0_2_i_756_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_757: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1094_n_0,
      I1 => display_data_reg_0_63_0_2_i_1095_n_0,
      O => display_data_reg_0_63_0_2_i_757_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_758: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => display_addr(10),
      I1 => pc(26),
      I2 => display_addr(9),
      I3 => Reg22(18),
      I4 => display_addr(6),
      I5 => Reg26(22),
      O => display_data_reg_0_63_0_2_i_758_n_0
    );
display_data_reg_0_63_0_2_i_759: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFF44CFFFFF77"
    )
        port map (
      I0 => Reg10(26),
      I1 => display_addr(6),
      I2 => dmem_i_data(30),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg06(22),
      O => display_data_reg_0_63_0_2_i_759_n_0
    );
display_data_reg_0_63_0_2_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_200_n_0,
      I1 => \^q\(3),
      I2 => display_data_reg_0_63_0_2_i_201_n_0,
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_202_n_0,
      O => display_data_reg_0_63_0_2_i_76_n_0
    );
display_data_reg_0_63_0_2_i_760: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00300088"
    )
        port map (
      I0 => Reg02(2),
      I1 => display_addr(6),
      I2 => Reg30(10),
      I3 => display_addr(10),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_760_n_0
    );
display_data_reg_0_63_0_2_i_761: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => dmem_i_data(14),
      I1 => display_addr(9),
      I2 => alu_res(30),
      I3 => display_addr(10),
      I4 => Reg06(6),
      O => display_data_reg_0_63_0_2_i_761_n_0
    );
display_data_reg_0_63_0_2_i_762: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB308830"
    )
        port map (
      I0 => Reg26(6),
      I1 => display_addr(6),
      I2 => pc(10),
      I3 => display_addr(9),
      I4 => Reg22(2),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_762_n_0
    );
display_data_reg_0_63_0_2_i_763: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => Reg12(2),
      I3 => display_addr(6),
      I4 => Reg16(6),
      O => display_data_reg_0_63_0_2_i_763_n_0
    );
display_data_reg_0_63_0_2_i_764: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg00(10),
      O => display_data_reg_0_63_0_2_i_764_n_0
    );
display_data_reg_0_63_0_2_i_765: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg20(10),
      I2 => display_addr(11),
      I3 => display_addr(9),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_765_n_0
    );
display_data_reg_0_63_0_2_i_766: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_766_n_0
    );
display_data_reg_0_63_0_2_i_767: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FFFFFFFFF303F"
    )
        port map (
      I0 => dmem_addr(6),
      I1 => Reg08(30),
      I2 => display_addr(6),
      I3 => Reg04(26),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_767_n_0
    );
display_data_reg_0_63_0_2_i_768: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Reg07(18),
      I1 => display_addr(6),
      I2 => Reg11(22),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_768_n_0
    );
display_data_reg_0_63_0_2_i_769: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => inst(30),
      I3 => display_addr(9),
      I4 => Reg23(14),
      O => display_data_reg_0_63_0_2_i_769_n_0
    );
display_data_reg_0_63_0_2_i_77: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_203_n_0,
      I1 => display_data_reg_0_63_0_2_i_204_n_0,
      O => display_data_reg_0_63_0_2_i_77_n_0,
      S => \^q\(3)
    );
display_data_reg_0_63_0_2_i_770: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg15(26),
      I2 => display_addr(6),
      I3 => Reg19(10),
      O => display_data_reg_0_63_0_2_i_770_n_0
    );
display_data_reg_0_63_0_2_i_771: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg31(22),
      I2 => display_addr(9),
      I3 => Reg03(14),
      O => display_data_reg_0_63_0_2_i_771_n_0
    );
display_data_reg_0_63_0_2_i_772: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCB8"
    )
        port map (
      I0 => Reg09(10),
      I1 => display_addr(6),
      I2 => Reg05(26),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_772_n_0
    );
display_data_reg_0_63_0_2_i_773: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => Reg21(22),
      I1 => display_addr(6),
      I2 => Reg25(26),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_773_n_0
    );
display_data_reg_0_63_0_2_i_774: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg13(14),
      I2 => display_addr(6),
      I3 => Reg17(18),
      O => display_data_reg_0_63_0_2_i_774_n_0
    );
display_data_reg_0_63_0_2_i_775: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg29(10),
      I2 => display_addr(9),
      I3 => Reg01(22),
      O => display_data_reg_0_63_0_2_i_775_n_0
    );
display_data_reg_0_63_0_2_i_776: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1096_n_0,
      I1 => display_data_reg_0_63_0_2_i_1097_n_0,
      O => display_data_reg_0_63_0_2_i_776_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_777: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030800000008"
    )
        port map (
      I0 => Reg01(6),
      I1 => display_addr(8),
      I2 => display_addr(10),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => Reg17(2),
      O => display_data_reg_0_63_0_2_i_777_n_0
    );
display_data_reg_0_63_0_2_i_778: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1098_n_0,
      I1 => display_data_reg_0_63_0_2_i_1099_n_0,
      O => display_data_reg_0_63_0_2_i_778_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_779: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1100_n_0,
      I1 => display_data_reg_0_63_0_2_i_1101_n_0,
      O => display_data_reg_0_63_0_2_i_779_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_78: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_205_n_0,
      I1 => display_data_reg_0_63_0_2_i_206_n_0,
      O => display_data_reg_0_63_0_2_i_78_n_0,
      S => \^q\(3)
    );
display_data_reg_0_63_0_2_i_780: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101400000004000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => dmem_o_data(14),
      I4 => display_addr(6),
      I5 => Reg09(26),
      O => display_data_reg_0_63_0_2_i_780_n_0
    );
display_data_reg_0_63_0_2_i_781: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC7F7FFFFC7F7"
    )
        port map (
      I0 => Reg10(2),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => alu_res(22),
      I4 => display_addr(9),
      I5 => dmem_i_data(6),
      O => display_data_reg_0_63_0_2_i_781_n_0
    );
display_data_reg_0_63_0_2_i_782: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => display_addr(9),
      I1 => pc(2),
      I2 => display_addr(10),
      I3 => display_addr(11),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_782_n_0
    );
display_data_reg_0_63_0_2_i_783: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(8),
      I2 => Reg30(2),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_783_n_0
    );
display_data_reg_0_63_0_2_i_784: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFEF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg04(18),
      I3 => display_addr(6),
      I4 => Reg08(22),
      O => display_data_reg_0_63_0_2_i_784_n_0
    );
display_data_reg_0_63_0_2_i_785: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg06(30),
      O => display_data_reg_0_63_0_2_i_785_n_0
    );
display_data_reg_0_63_0_2_i_786: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg22(26),
      I3 => display_addr(6),
      I4 => Reg26(30),
      O => display_data_reg_0_63_0_2_i_786_n_0
    );
display_data_reg_0_63_0_2_i_787: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg02(26),
      O => display_data_reg_0_63_0_2_i_787_n_0
    );
display_data_reg_0_63_0_2_i_788: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFF47FF47FF"
    )
        port map (
      I0 => Reg18(22),
      I1 => display_addr(6),
      I2 => Reg14(18),
      I3 => display_addr(9),
      I4 => rs2_val(30),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_788_n_0
    );
display_data_reg_0_63_0_2_i_789: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1102_n_0,
      I1 => display_data_reg_0_63_0_2_i_1103_n_0,
      O => display_data_reg_0_63_0_2_i_789_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_79: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_207_n_0,
      I1 => display_data_reg_0_63_0_2_i_208_n_0,
      O => display_data_reg_0_63_0_2_i_79_n_0,
      S => \^q\(3)
    );
display_data_reg_0_63_0_2_i_790: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1104_n_0,
      I1 => display_data_reg_0_63_0_2_i_1105_n_0,
      O => display_data_reg_0_63_0_2_i_790_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_791: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1106_n_0,
      I1 => display_data_reg_0_63_0_2_i_1107_n_0,
      O => display_data_reg_0_63_0_2_i_791_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_792: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FCFFF7F7FCFF"
    )
        port map (
      I0 => Reg26(14),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => pc(18),
      I4 => display_addr(9),
      I5 => Reg22(10),
      O => display_data_reg_0_63_0_2_i_792_n_0
    );
display_data_reg_0_63_0_2_i_793: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFF44CFFFFF77"
    )
        port map (
      I0 => Reg10(18),
      I1 => display_addr(6),
      I2 => dmem_i_data(22),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg06(14),
      O => display_data_reg_0_63_0_2_i_793_n_0
    );
display_data_reg_0_63_0_2_i_794: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(6),
      I2 => Reg25(2),
      I3 => display_addr(11),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_794_n_0
    );
display_data_reg_0_63_0_2_i_795: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88000030"
    )
        port map (
      I0 => dmem_addr(30),
      I1 => display_addr(8),
      I2 => inst(6),
      I3 => display_addr(10),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_795_n_0
    );
display_data_reg_0_63_0_2_i_796: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCFFF77FFFF"
    )
        port map (
      I0 => reg_i_data(10),
      I1 => display_addr(6),
      I2 => Reg15(2),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_796_n_0
    );
display_data_reg_0_63_0_2_i_797: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000400"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg23(22),
      I4 => display_addr(6),
      I5 => Reg27(26),
      O => display_data_reg_0_63_0_2_i_797_n_0
    );
display_data_reg_0_63_0_2_i_798: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FA0C000"
    )
        port map (
      I0 => Reg19(18),
      I1 => Reg31(30),
      I2 => display_addr(9),
      I3 => display_addr(8),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_798_n_0
    );
display_data_reg_0_63_0_2_i_799: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF3F3FFFFF5F5F"
    )
        port map (
      I0 => Reg09(18),
      I1 => rs1_val(30),
      I2 => display_addr(6),
      I3 => dmem_o_data(6),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_799_n_0
    );
display_data_reg_0_63_0_2_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_209_n_0,
      I1 => display_data_reg_0_63_0_2_i_210_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_211_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_212_n_0,
      O => display_data_reg_0_63_0_2_i_80_n_0
    );
display_data_reg_0_63_0_2_i_800: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg13(22),
      I2 => display_addr(6),
      I3 => Reg17(26),
      O => display_data_reg_0_63_0_2_i_800_n_0
    );
display_data_reg_0_63_0_2_i_801: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg29(18),
      I2 => display_addr(9),
      I3 => Reg01(30),
      O => display_data_reg_0_63_0_2_i_801_n_0
    );
display_data_reg_0_63_0_2_i_802: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Reg07(10),
      I1 => display_addr(6),
      I2 => Reg11(14),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_802_n_0
    );
display_data_reg_0_63_0_2_i_803: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => inst(22),
      I3 => display_addr(9),
      I4 => Reg23(6),
      O => display_data_reg_0_63_0_2_i_803_n_0
    );
display_data_reg_0_63_0_2_i_804: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101100000001000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => Reg31(14),
      I4 => display_addr(6),
      I5 => Reg03(6),
      O => display_data_reg_0_63_0_2_i_804_n_0
    );
display_data_reg_0_63_0_2_i_805: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11400040"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => reg_i_data(26),
      I3 => display_addr(9),
      I4 => Reg19(2),
      O => display_data_reg_0_63_0_2_i_805_n_0
    );
display_data_reg_0_63_0_2_i_806: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg15(18),
      O => display_data_reg_0_63_0_2_i_806_n_0
    );
display_data_reg_0_63_0_2_i_807: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => Reg09(2),
      I3 => display_addr(9),
      I4 => rs1_val(14),
      O => display_data_reg_0_63_0_2_i_807_n_0
    );
display_data_reg_0_63_0_2_i_808: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => Reg21(14),
      I1 => display_addr(6),
      I2 => Reg25(18),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_808_n_0
    );
display_data_reg_0_63_0_2_i_809: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000400"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg13(6),
      I4 => display_addr(6),
      I5 => Reg17(10),
      O => display_data_reg_0_63_0_2_i_809_n_0
    );
display_data_reg_0_63_0_2_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_213_n_0,
      I1 => display_data_reg_0_63_0_2_i_214_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_215_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_216_n_0,
      O => display_data_reg_0_63_0_2_i_81_n_0
    );
display_data_reg_0_63_0_2_i_810: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101040000000400"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg29(2),
      I4 => display_addr(6),
      I5 => Reg01(14),
      O => display_data_reg_0_63_0_2_i_810_n_0
    );
display_data_reg_0_63_0_2_i_811: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1108_n_0,
      I1 => display_data_reg_0_63_0_2_i_1109_n_0,
      O => display_data_reg_0_63_0_2_i_811_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_812: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => Reg20(21),
      I3 => display_addr(6),
      I4 => Reg24(5),
      O => display_data_reg_0_63_0_2_i_812_n_0
    );
display_data_reg_0_63_0_2_i_813: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3F3FFFFF505F"
    )
        port map (
      I0 => Reg08(9),
      I1 => rs1(1),
      I2 => display_addr(6),
      I3 => Reg04(5),
      I4 => display_addr(11),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_813_n_0
    );
display_data_reg_0_63_0_2_i_814: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1110_n_0,
      I1 => display_data_reg_0_63_0_2_i_1111_n_0,
      O => display_data_reg_0_63_0_2_i_814_n_0,
      S => display_addr(6)
    );
display_data_reg_0_63_0_2_i_815: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg30(21),
      I3 => display_addr(6),
      I4 => Reg02(13),
      O => display_data_reg_0_63_0_2_i_815_n_0
    );
display_data_reg_0_63_0_2_i_816: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1112_n_0,
      I1 => display_data_reg_0_63_0_2_i_1113_n_0,
      O => display_data_reg_0_63_0_2_i_816_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_817: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => dmem_i_data(9),
      I1 => display_addr(9),
      I2 => alu_res(25),
      I3 => display_addr(10),
      I4 => Reg06(1),
      O => display_data_reg_0_63_0_2_i_817_n_0
    );
display_data_reg_0_63_0_2_i_818: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080300"
    )
        port map (
      I0 => Reg26(1),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => pc(5),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_818_n_0
    );
display_data_reg_0_63_0_2_i_819: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBFFFFFFFBFFF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => Reg16(1),
      I4 => display_addr(8),
      I5 => Reg00(5),
      O => display_data_reg_0_63_0_2_i_819_n_0
    );
display_data_reg_0_63_0_2_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_217_n_0,
      I1 => display_data_reg_0_63_0_2_i_218_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_219_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_220_n_0,
      O => display_data_reg_0_63_0_2_i_82_n_0
    );
display_data_reg_0_63_0_2_i_820: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg20(5),
      I2 => display_addr(11),
      I3 => display_addr(9),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_820_n_0
    );
display_data_reg_0_63_0_2_i_821: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => Reg14(21),
      I3 => display_addr(6),
      I4 => Reg18(25),
      O => display_data_reg_0_63_0_2_i_821_n_0
    );
display_data_reg_0_63_0_2_i_822: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg02(29),
      O => display_data_reg_0_63_0_2_i_822_n_0
    );
display_data_reg_0_63_0_2_i_823: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg22(29),
      I2 => display_addr(11),
      I3 => display_addr(9),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_823_n_0
    );
display_data_reg_0_63_0_2_i_824: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FFFFFFFFF303F"
    )
        port map (
      I0 => dmem_addr(1),
      I1 => Reg08(25),
      I2 => display_addr(6),
      I3 => Reg04(21),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_824_n_0
    );
display_data_reg_0_63_0_2_i_825: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Reg07(13),
      I1 => display_addr(6),
      I2 => Reg11(17),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_825_n_0
    );
display_data_reg_0_63_0_2_i_826: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => inst(25),
      I3 => display_addr(9),
      I4 => Reg23(9),
      O => display_data_reg_0_63_0_2_i_826_n_0
    );
display_data_reg_0_63_0_2_i_827: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101100000001000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => Reg31(17),
      I4 => display_addr(6),
      I5 => Reg03(9),
      O => display_data_reg_0_63_0_2_i_827_n_0
    );
display_data_reg_0_63_0_2_i_828: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => Reg19(5),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_addr(11),
      I4 => Reg15(21),
      O => display_data_reg_0_63_0_2_i_828_n_0
    );
display_data_reg_0_63_0_2_i_829: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => Reg09(5),
      I3 => display_addr(9),
      I4 => rs1_val(17),
      O => display_data_reg_0_63_0_2_i_829_n_0
    );
display_data_reg_0_63_0_2_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_221_n_0,
      I1 => display_data_reg_0_63_0_2_i_222_n_0,
      I2 => \^q\(2),
      I3 => display_data_reg_0_63_0_2_i_223_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_224_n_0,
      O => display_data_reg_0_63_0_2_i_83_n_0
    );
display_data_reg_0_63_0_2_i_830: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => Reg21(17),
      I1 => display_addr(6),
      I2 => Reg25(21),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_830_n_0
    );
display_data_reg_0_63_0_2_i_831: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001011000000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => Reg29(5),
      I3 => display_addr(6),
      I4 => Reg01(17),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_831_n_0
    );
display_data_reg_0_63_0_2_i_832: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg17(13),
      O => display_data_reg_0_63_0_2_i_832_n_0
    );
display_data_reg_0_63_0_2_i_833: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11400040"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => rs2(1),
      I3 => display_addr(9),
      I4 => Reg13(9),
      O => display_data_reg_0_63_0_2_i_833_n_0
    );
display_data_reg_0_63_0_2_i_834: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003000880000"
    )
        port map (
      I0 => reg_i_data(13),
      I1 => display_addr(6),
      I2 => Reg15(5),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_834_n_0
    );
display_data_reg_0_63_0_2_i_835: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg21(1),
      I2 => display_addr(6),
      I3 => Reg25(5),
      O => display_data_reg_0_63_0_2_i_835_n_0
    );
display_data_reg_0_63_0_2_i_836: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => rs1_val(1),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => Reg05(5),
      O => display_data_reg_0_63_0_2_i_836_n_0
    );
display_data_reg_0_63_0_2_i_837: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF47FFFF"
    )
        port map (
      I0 => Reg27(29),
      I1 => display_addr(6),
      I2 => Reg23(25),
      I3 => display_addr(11),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_837_n_0
    );
display_data_reg_0_63_0_2_i_838: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101400000004000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => dmem_o_data(9),
      I4 => display_addr(6),
      I5 => Reg09(21),
      O => display_data_reg_0_63_0_2_i_838_n_0
    );
display_data_reg_0_63_0_2_i_839: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B38"
    )
        port map (
      I0 => Reg29(21),
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => Reg13(25),
      O => display_data_reg_0_63_0_2_i_839_n_0
    );
display_data_reg_0_63_0_2_i_84: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_225_n_0,
      I1 => \^q\(3),
      I2 => display_data_reg_0_63_0_2_i_226_n_0,
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_227_n_0,
      O => display_data_reg_0_63_0_2_i_84_n_0
    );
display_data_reg_0_63_0_2_i_840: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg17(29),
      I2 => display_addr(11),
      I3 => display_addr(10),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_840_n_0
    );
display_data_reg_0_63_0_2_i_841: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg23(17),
      I2 => display_addr(6),
      I3 => Reg27(21),
      O => display_data_reg_0_63_0_2_i_841_n_0
    );
display_data_reg_0_63_0_2_i_842: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Reg07(21),
      I1 => display_addr(6),
      I2 => Reg11(25),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_842_n_0
    );
display_data_reg_0_63_0_2_i_843: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg15(29),
      I2 => display_addr(6),
      I3 => Reg19(13),
      O => display_data_reg_0_63_0_2_i_843_n_0
    );
display_data_reg_0_63_0_2_i_844: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg31(25),
      I2 => display_addr(9),
      I3 => Reg03(17),
      O => display_data_reg_0_63_0_2_i_844_n_0
    );
display_data_reg_0_63_0_2_i_845: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg13(17),
      I2 => display_addr(6),
      I3 => Reg17(21),
      O => display_data_reg_0_63_0_2_i_845_n_0
    );
display_data_reg_0_63_0_2_i_846: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg29(13),
      I2 => display_addr(9),
      I3 => Reg01(25),
      O => display_data_reg_0_63_0_2_i_846_n_0
    );
display_data_reg_0_63_0_2_i_847: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C7F"
    )
        port map (
      I0 => dmem_o_data(1),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg05(29),
      O => display_data_reg_0_63_0_2_i_847_n_0
    );
display_data_reg_0_63_0_2_i_848: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => display_addr(10),
      I1 => Reg09(13),
      I2 => display_addr(9),
      I3 => rs1_val(25),
      O => display_data_reg_0_63_0_2_i_848_n_0
    );
display_data_reg_0_63_0_2_i_849: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => Reg21(25),
      I1 => display_addr(6),
      I2 => Reg25(29),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_849_n_0
    );
display_data_reg_0_63_0_2_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_228_n_0,
      I1 => display_data_reg_0_63_0_2_i_229_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_230_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_231_n_0,
      O => display_data_reg_0_63_0_2_i_85_n_0
    );
display_data_reg_0_63_0_2_i_850: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000038000000080"
    )
        port map (
      I0 => reg_i_data(21),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => Reg15(13),
      O => display_data_reg_0_63_0_2_i_850_n_0
    );
display_data_reg_0_63_0_2_i_851: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101100000001000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => Reg31(9),
      I4 => display_addr(6),
      I5 => Reg03(1),
      O => display_data_reg_0_63_0_2_i_851_n_0
    );
display_data_reg_0_63_0_2_i_852: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg21(9),
      I2 => display_addr(6),
      I3 => Reg25(13),
      O => display_data_reg_0_63_0_2_i_852_n_0
    );
display_data_reg_0_63_0_2_i_853: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => rs1_val(9),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => Reg05(13),
      O => display_data_reg_0_63_0_2_i_853_n_0
    );
display_data_reg_0_63_0_2_i_854: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000400"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg13(1),
      I4 => display_addr(6),
      I5 => Reg17(5),
      O => display_data_reg_0_63_0_2_i_854_n_0
    );
display_data_reg_0_63_0_2_i_855: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => display_addr(10),
      I1 => Reg01(9),
      I2 => display_addr(9),
      I3 => display_addr(11),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_855_n_0
    );
display_data_reg_0_63_0_2_i_856: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg20(29),
      I2 => display_addr(6),
      I3 => Reg24(13),
      O => display_data_reg_0_63_0_2_i_856_n_0
    );
display_data_reg_0_63_0_2_i_857: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Reg04(13),
      I1 => display_addr(6),
      I2 => Reg08(17),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_857_n_0
    );
display_data_reg_0_63_0_2_i_858: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg12(21),
      I2 => display_addr(6),
      I3 => Reg16(25),
      O => display_data_reg_0_63_0_2_i_858_n_0
    );
display_data_reg_0_63_0_2_i_859: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg28(17),
      I2 => display_addr(9),
      I3 => Reg00(29),
      O => display_data_reg_0_63_0_2_i_859_n_0
    );
display_data_reg_0_63_0_2_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_232_n_0,
      I1 => display_data_reg_0_63_0_2_i_135_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_233_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_234_n_0,
      O => display_data_reg_0_63_0_2_i_86_n_0
    );
display_data_reg_0_63_0_2_i_860: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400000050000"
    )
        port map (
      I0 => display_addr(11),
      I1 => dmem_addr(9),
      I2 => display_addr(9),
      I3 => display_addr(10),
      I4 => Reg04(29),
      I5 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_860_n_0
    );
display_data_reg_0_63_0_2_i_861: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE5E"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg12(5),
      I2 => display_addr(6),
      I3 => Reg00(13),
      O => display_data_reg_0_63_0_2_i_861_n_0
    );
display_data_reg_0_63_0_2_i_862: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1114_n_0,
      I1 => display_data_reg_0_63_0_2_i_1115_n_0,
      O => display_data_reg_0_63_0_2_i_862_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_863: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1116_n_0,
      I1 => display_data_reg_0_63_0_2_i_1117_n_0,
      O => display_data_reg_0_63_0_2_i_863_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_864: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1118_n_0,
      I1 => display_data_reg_0_63_0_2_i_1119_n_0,
      O => display_data_reg_0_63_0_2_i_864_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_865: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1120_n_0,
      I1 => display_data_reg_0_63_0_2_i_1121_n_0,
      O => display_data_reg_0_63_0_2_i_865_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_866: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1122_n_0,
      I1 => display_data_reg_0_63_0_2_i_1123_n_0,
      O => display_data_reg_0_63_0_2_i_866_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_867: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCFDDFFFFCFDD"
    )
        port map (
      I0 => pc(25),
      I1 => display_addr(10),
      I2 => Reg22(17),
      I3 => display_addr(9),
      I4 => display_addr(6),
      I5 => Reg26(21),
      O => display_data_reg_0_63_0_2_i_867_n_0
    );
display_data_reg_0_63_0_2_i_868: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFF44CFFFFF77"
    )
        port map (
      I0 => Reg10(25),
      I1 => display_addr(6),
      I2 => dmem_i_data(29),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg06(21),
      O => display_data_reg_0_63_0_2_i_868_n_0
    );
display_data_reg_0_63_0_2_i_869: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00300088"
    )
        port map (
      I0 => Reg02(1),
      I1 => display_addr(6),
      I2 => Reg30(9),
      I3 => display_addr(10),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_869_n_0
    );
display_data_reg_0_63_0_2_i_87: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_235_n_0,
      I1 => display_data_reg_0_63_0_2_i_236_n_0,
      O => display_data_reg_0_63_0_2_i_87_n_0,
      S => \^q\(3)
    );
display_data_reg_0_63_0_2_i_870: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => dmem_i_data(13),
      I1 => display_addr(9),
      I2 => alu_res(29),
      I3 => display_addr(10),
      I4 => Reg06(5),
      O => display_data_reg_0_63_0_2_i_870_n_0
    );
display_data_reg_0_63_0_2_i_871: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400555044000050"
    )
        port map (
      I0 => display_addr(10),
      I1 => Reg26(5),
      I2 => pc(9),
      I3 => display_addr(9),
      I4 => display_addr(6),
      I5 => Reg22(1),
      O => display_data_reg_0_63_0_2_i_871_n_0
    );
display_data_reg_0_63_0_2_i_872: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => Reg12(1),
      I3 => display_addr(6),
      I4 => Reg16(5),
      O => display_data_reg_0_63_0_2_i_872_n_0
    );
display_data_reg_0_63_0_2_i_873: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg00(9),
      O => display_data_reg_0_63_0_2_i_873_n_0
    );
display_data_reg_0_63_0_2_i_874: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg20(9),
      I2 => display_addr(11),
      I3 => display_addr(9),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_874_n_0
    );
display_data_reg_0_63_0_2_i_875: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FFFFFFFFF303F"
    )
        port map (
      I0 => dmem_addr(5),
      I1 => Reg08(29),
      I2 => display_addr(6),
      I3 => Reg04(25),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_875_n_0
    );
display_data_reg_0_63_0_2_i_876: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Reg07(17),
      I1 => display_addr(6),
      I2 => Reg11(21),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_876_n_0
    );
display_data_reg_0_63_0_2_i_877: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => inst(29),
      I3 => display_addr(9),
      I4 => Reg23(13),
      O => display_data_reg_0_63_0_2_i_877_n_0
    );
display_data_reg_0_63_0_2_i_878: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg15(25),
      I2 => display_addr(6),
      I3 => Reg19(9),
      O => display_data_reg_0_63_0_2_i_878_n_0
    );
display_data_reg_0_63_0_2_i_879: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg31(21),
      I2 => display_addr(9),
      I3 => Reg03(13),
      O => display_data_reg_0_63_0_2_i_879_n_0
    );
display_data_reg_0_63_0_2_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F800F0F8F800000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_237_n_0,
      I1 => display_data_reg_0_63_0_2_i_238_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_239_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_240_n_0,
      O => display_data_reg_0_63_0_2_i_88_n_0
    );
display_data_reg_0_63_0_2_i_880: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCB8"
    )
        port map (
      I0 => Reg09(9),
      I1 => display_addr(6),
      I2 => Reg05(25),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_880_n_0
    );
display_data_reg_0_63_0_2_i_881: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => Reg21(21),
      I1 => display_addr(6),
      I2 => Reg25(25),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_881_n_0
    );
display_data_reg_0_63_0_2_i_882: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg13(13),
      I2 => display_addr(6),
      I3 => Reg17(17),
      O => display_data_reg_0_63_0_2_i_882_n_0
    );
display_data_reg_0_63_0_2_i_883: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg29(9),
      I2 => display_addr(9),
      I3 => Reg01(21),
      O => display_data_reg_0_63_0_2_i_883_n_0
    );
display_data_reg_0_63_0_2_i_884: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1124_n_0,
      I1 => display_data_reg_0_63_0_2_i_1125_n_0,
      O => display_data_reg_0_63_0_2_i_884_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_885: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030800000008"
    )
        port map (
      I0 => Reg01(5),
      I1 => display_addr(8),
      I2 => display_addr(10),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => Reg17(1),
      O => display_data_reg_0_63_0_2_i_885_n_0
    );
display_data_reg_0_63_0_2_i_886: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1126_n_0,
      I1 => display_data_reg_0_63_0_2_i_1127_n_0,
      O => display_data_reg_0_63_0_2_i_886_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_887: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1128_n_0,
      I1 => display_data_reg_0_63_0_2_i_1129_n_0,
      O => display_data_reg_0_63_0_2_i_887_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_888: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101400000004000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => dmem_o_data(13),
      I4 => display_addr(6),
      I5 => Reg09(25),
      O => display_data_reg_0_63_0_2_i_888_n_0
    );
display_data_reg_0_63_0_2_i_889: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC7F7FFFFC7F7"
    )
        port map (
      I0 => Reg10(1),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => alu_res(21),
      I4 => display_addr(9),
      I5 => dmem_i_data(5),
      O => display_data_reg_0_63_0_2_i_889_n_0
    );
display_data_reg_0_63_0_2_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_241_n_0,
      I1 => display_data_reg_0_63_0_2_i_242_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_243_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_244_n_0,
      O => display_data_reg_0_63_0_2_i_89_n_0
    );
display_data_reg_0_63_0_2_i_890: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => display_addr(9),
      I1 => pc(1),
      I2 => display_addr(10),
      I3 => display_addr(11),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_890_n_0
    );
display_data_reg_0_63_0_2_i_891: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg30(1),
      O => display_data_reg_0_63_0_2_i_891_n_0
    );
display_data_reg_0_63_0_2_i_892: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFEF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg04(17),
      I3 => display_addr(6),
      I4 => Reg08(21),
      O => display_data_reg_0_63_0_2_i_892_n_0
    );
display_data_reg_0_63_0_2_i_893: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC7F7FFFFC7F7"
    )
        port map (
      I0 => Reg06(29),
      I1 => display_addr(8),
      I2 => display_addr(9),
      I3 => Reg22(25),
      I4 => display_addr(6),
      I5 => Reg26(29),
      O => display_data_reg_0_63_0_2_i_893_n_0
    );
display_data_reg_0_63_0_2_i_894: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg02(25),
      O => display_data_reg_0_63_0_2_i_894_n_0
    );
display_data_reg_0_63_0_2_i_895: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFF47FF47FF"
    )
        port map (
      I0 => Reg18(21),
      I1 => display_addr(6),
      I2 => Reg14(17),
      I3 => display_addr(9),
      I4 => rs2_val(29),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_895_n_0
    );
display_data_reg_0_63_0_2_i_896: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1130_n_0,
      I1 => display_data_reg_0_63_0_2_i_1131_n_0,
      O => display_data_reg_0_63_0_2_i_896_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_897: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1132_n_0,
      I1 => display_data_reg_0_63_0_2_i_1133_n_0,
      O => display_data_reg_0_63_0_2_i_897_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_898: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1134_n_0,
      I1 => display_data_reg_0_63_0_2_i_1135_n_0,
      O => display_data_reg_0_63_0_2_i_898_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_899: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => display_addr(10),
      I1 => pc(17),
      I2 => display_addr(9),
      I3 => Reg22(9),
      I4 => display_addr(6),
      I5 => Reg26(13),
      O => display_data_reg_0_63_0_2_i_899_n_0
    );
display_data_reg_0_63_0_2_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_27_n_0,
      I1 => display_data_reg_0_63_0_2_i_28_n_0,
      I2 => \^q\(0),
      I3 => display_data_reg_0_63_0_2_i_29_n_0,
      I4 => \^q\(1),
      I5 => display_data_reg_0_63_0_2_i_30_n_0,
      O => dynamic_hex(2)
    );
display_data_reg_0_63_0_2_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_238_n_0,
      I1 => display_data_reg_0_63_0_2_i_245_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_246_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_247_n_0,
      O => display_data_reg_0_63_0_2_i_90_n_0
    );
display_data_reg_0_63_0_2_i_900: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFF44CFFFFF77"
    )
        port map (
      I0 => Reg10(17),
      I1 => display_addr(6),
      I2 => dmem_i_data(21),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg06(13),
      O => display_data_reg_0_63_0_2_i_900_n_0
    );
display_data_reg_0_63_0_2_i_901: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(10),
      I2 => display_addr(11),
      I3 => reg_i_data(9),
      O => display_data_reg_0_63_0_2_i_901_n_0
    );
display_data_reg_0_63_0_2_i_902: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(6),
      I2 => Reg25(1),
      I3 => display_addr(11),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_902_n_0
    );
display_data_reg_0_63_0_2_i_903: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Reg07(25),
      I1 => display_addr(6),
      I2 => Reg11(29),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_903_n_0
    );
display_data_reg_0_63_0_2_i_904: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000400"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg23(21),
      I4 => display_addr(6),
      I5 => Reg27(25),
      O => display_data_reg_0_63_0_2_i_904_n_0
    );
display_data_reg_0_63_0_2_i_905: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011100000001000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => Reg03(21),
      I3 => display_addr(6),
      I4 => display_addr(9),
      I5 => Reg31(29),
      O => display_data_reg_0_63_0_2_i_905_n_0
    );
display_data_reg_0_63_0_2_i_906: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => display_addr(11),
      I4 => Reg19(17),
      O => display_data_reg_0_63_0_2_i_906_n_0
    );
display_data_reg_0_63_0_2_i_907: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF3F3FFFFF5F5F"
    )
        port map (
      I0 => Reg09(17),
      I1 => rs1_val(29),
      I2 => display_addr(6),
      I3 => dmem_o_data(5),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_907_n_0
    );
display_data_reg_0_63_0_2_i_908: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg13(21),
      I2 => display_addr(6),
      I3 => Reg17(25),
      O => display_data_reg_0_63_0_2_i_908_n_0
    );
display_data_reg_0_63_0_2_i_909: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Reg07(9),
      I1 => display_addr(6),
      I2 => Reg11(13),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_909_n_0
    );
display_data_reg_0_63_0_2_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_248_n_0,
      I1 => display_data_reg_0_63_0_2_i_249_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_250_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_251_n_0,
      O => display_data_reg_0_63_0_2_i_91_n_0
    );
display_data_reg_0_63_0_2_i_910: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => inst(21),
      I3 => display_addr(9),
      I4 => Reg23(5),
      O => display_data_reg_0_63_0_2_i_910_n_0
    );
display_data_reg_0_63_0_2_i_911: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101100000001000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => Reg31(13),
      I4 => display_addr(6),
      I5 => Reg03(5),
      O => display_data_reg_0_63_0_2_i_911_n_0
    );
display_data_reg_0_63_0_2_i_912: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11400040"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => reg_i_data(25),
      I3 => display_addr(9),
      I4 => Reg19(1),
      O => display_data_reg_0_63_0_2_i_912_n_0
    );
display_data_reg_0_63_0_2_i_913: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg15(17),
      O => display_data_reg_0_63_0_2_i_913_n_0
    );
display_data_reg_0_63_0_2_i_914: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => Reg09(1),
      I3 => display_addr(9),
      I4 => rs1_val(13),
      O => display_data_reg_0_63_0_2_i_914_n_0
    );
display_data_reg_0_63_0_2_i_915: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => Reg21(13),
      I1 => display_addr(6),
      I2 => Reg25(17),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_915_n_0
    );
display_data_reg_0_63_0_2_i_916: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33B800B8"
    )
        port map (
      I0 => Reg17(9),
      I1 => display_addr(6),
      I2 => Reg13(5),
      I3 => display_addr(8),
      I4 => Reg29(1),
      O => display_data_reg_0_63_0_2_i_916_n_0
    );
display_data_reg_0_63_0_2_i_917: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3F3FFFFF505F"
    )
        port map (
      I0 => Reg08(11),
      I1 => rs1(3),
      I2 => display_addr(6),
      I3 => Reg04(7),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_917_n_0
    );
display_data_reg_0_63_0_2_i_918: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg20(23),
      I3 => display_addr(6),
      I4 => Reg24(7),
      O => display_data_reg_0_63_0_2_i_918_n_0
    );
display_data_reg_0_63_0_2_i_919: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg28(11),
      I3 => display_addr(6),
      I4 => Reg00(23),
      O => display_data_reg_0_63_0_2_i_919_n_0
    );
display_data_reg_0_63_0_2_i_92: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_252_n_0,
      I1 => \^q\(5),
      I2 => display_data_reg_0_63_0_2_i_253_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_254_n_0,
      O => display_data_reg_0_63_0_2_i_92_n_0
    );
display_data_reg_0_63_0_2_i_920: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg12(15),
      I3 => display_addr(6),
      I4 => Reg16(19),
      O => display_data_reg_0_63_0_2_i_920_n_0
    );
display_data_reg_0_63_0_2_i_921: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg30(23),
      I3 => display_addr(6),
      I4 => Reg02(15),
      O => display_data_reg_0_63_0_2_i_921_n_0
    );
display_data_reg_0_63_0_2_i_922: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF77"
    )
        port map (
      I0 => Reg18(11),
      I1 => display_addr(9),
      I2 => rd(3),
      I3 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_922_n_0
    );
display_data_reg_0_63_0_2_i_923: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF77"
    )
        port map (
      I0 => Reg14(7),
      I1 => display_addr(9),
      I2 => rs2_val(19),
      I3 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_923_n_0
    );
display_data_reg_0_63_0_2_i_924: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => display_addr(10),
      I1 => pc(23),
      I2 => display_addr(9),
      I3 => Reg22(15),
      I4 => display_addr(6),
      I5 => Reg26(19),
      O => display_data_reg_0_63_0_2_i_924_n_0
    );
display_data_reg_0_63_0_2_i_925: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFF44CFFFFF77"
    )
        port map (
      I0 => Reg10(23),
      I1 => display_addr(6),
      I2 => dmem_i_data(27),
      I3 => display_addr(9),
      I4 => display_addr(10),
      I5 => Reg06(19),
      O => display_data_reg_0_63_0_2_i_925_n_0
    );
display_data_reg_0_63_0_2_i_926: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => dmem_i_data(11),
      I1 => display_addr(9),
      I2 => alu_res(27),
      I3 => display_addr(10),
      I4 => Reg06(3),
      O => display_data_reg_0_63_0_2_i_926_n_0
    );
display_data_reg_0_63_0_2_i_927: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080300"
    )
        port map (
      I0 => Reg26(3),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => pc(7),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_927_n_0
    );
display_data_reg_0_63_0_2_i_928: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBFFFFFFFBFFF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => Reg16(3),
      I4 => display_addr(8),
      I5 => Reg00(7),
      O => display_data_reg_0_63_0_2_i_928_n_0
    );
display_data_reg_0_63_0_2_i_929: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg20(7),
      I2 => display_addr(11),
      I3 => display_addr(9),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_929_n_0
    );
display_data_reg_0_63_0_2_i_93: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_255_n_0,
      I1 => \^q\(3),
      I2 => display_data_reg_0_63_0_2_i_256_n_0,
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_257_n_0,
      O => display_data_reg_0_63_0_2_i_93_n_0
    );
display_data_reg_0_63_0_2_i_930: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg22(31),
      I2 => display_addr(11),
      I3 => display_addr(9),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_930_n_0
    );
display_data_reg_0_63_0_2_i_931: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => Reg14(23),
      I3 => display_addr(6),
      I4 => Reg18(27),
      O => display_data_reg_0_63_0_2_i_931_n_0
    );
display_data_reg_0_63_0_2_i_932: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FFFFFFFFF303F"
    )
        port map (
      I0 => dmem_addr(3),
      I1 => Reg08(27),
      I2 => display_addr(6),
      I3 => Reg04(23),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_932_n_0
    );
display_data_reg_0_63_0_2_i_933: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Reg07(15),
      I1 => display_addr(6),
      I2 => Reg11(19),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_933_n_0
    );
display_data_reg_0_63_0_2_i_934: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => inst(27),
      I3 => display_addr(9),
      I4 => Reg23(11),
      O => display_data_reg_0_63_0_2_i_934_n_0
    );
display_data_reg_0_63_0_2_i_935: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011100000001000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => Reg03(11),
      I3 => display_addr(6),
      I4 => display_addr(9),
      I5 => Reg31(19),
      O => display_data_reg_0_63_0_2_i_935_n_0
    );
display_data_reg_0_63_0_2_i_936: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => Reg19(7),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => display_addr(11),
      I4 => Reg15(23),
      O => display_data_reg_0_63_0_2_i_936_n_0
    );
display_data_reg_0_63_0_2_i_937: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCB8"
    )
        port map (
      I0 => Reg09(7),
      I1 => display_addr(6),
      I2 => Reg05(23),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_937_n_0
    );
display_data_reg_0_63_0_2_i_938: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => Reg21(19),
      I1 => display_addr(6),
      I2 => Reg25(23),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_938_n_0
    );
display_data_reg_0_63_0_2_i_939: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101100000001000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => Reg29(7),
      I4 => display_addr(6),
      I5 => Reg01(19),
      O => display_data_reg_0_63_0_2_i_939_n_0
    );
display_data_reg_0_63_0_2_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BFFFF888B0000"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_258_n_0,
      I1 => \^q\(5),
      I2 => display_addr(10),
      I3 => display_data_reg_0_63_0_2_i_259_n_0,
      I4 => \^q\(3),
      I5 => display_data_reg_0_63_0_2_i_260_n_0,
      O => display_data_reg_0_63_0_2_i_94_n_0
    );
display_data_reg_0_63_0_2_i_940: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg17(15),
      O => display_data_reg_0_63_0_2_i_940_n_0
    );
display_data_reg_0_63_0_2_i_941: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11400040"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => rs2(3),
      I3 => display_addr(9),
      I4 => Reg13(11),
      O => display_data_reg_0_63_0_2_i_941_n_0
    );
display_data_reg_0_63_0_2_i_942: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003000880000"
    )
        port map (
      I0 => reg_i_data(15),
      I1 => display_addr(6),
      I2 => Reg15(7),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_942_n_0
    );
display_data_reg_0_63_0_2_i_943: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg21(3),
      I2 => display_addr(6),
      I3 => Reg25(7),
      O => display_data_reg_0_63_0_2_i_943_n_0
    );
display_data_reg_0_63_0_2_i_944: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => rs1_val(3),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => Reg05(7),
      O => display_data_reg_0_63_0_2_i_944_n_0
    );
display_data_reg_0_63_0_2_i_945: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF47FFFF"
    )
        port map (
      I0 => Reg27(31),
      I1 => display_addr(6),
      I2 => Reg23(27),
      I3 => display_addr(11),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_945_n_0
    );
display_data_reg_0_63_0_2_i_946: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101400000004000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => dmem_o_data(11),
      I4 => display_addr(6),
      I5 => Reg09(23),
      O => display_data_reg_0_63_0_2_i_946_n_0
    );
display_data_reg_0_63_0_2_i_947: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B38"
    )
        port map (
      I0 => Reg29(23),
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => Reg13(27),
      O => display_data_reg_0_63_0_2_i_947_n_0
    );
display_data_reg_0_63_0_2_i_948: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg17(31),
      I2 => display_addr(11),
      I3 => display_addr(10),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_948_n_0
    );
display_data_reg_0_63_0_2_i_949: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg23(19),
      I2 => display_addr(6),
      I3 => Reg27(23),
      O => display_data_reg_0_63_0_2_i_949_n_0
    );
display_data_reg_0_63_0_2_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B8B8B888B"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_261_n_0,
      I1 => \^q\(3),
      I2 => display_addr(11),
      I3 => display_data_reg_0_63_0_2_i_262_n_0,
      I4 => \^q\(5),
      I5 => display_data_reg_0_63_0_2_i_263_n_0,
      O => display_data_reg_0_63_0_2_i_95_n_0
    );
display_data_reg_0_63_0_2_i_950: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Reg07(23),
      I1 => display_addr(6),
      I2 => Reg11(27),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_950_n_0
    );
display_data_reg_0_63_0_2_i_951: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg13(19),
      I3 => display_addr(6),
      I4 => Reg17(23),
      O => display_data_reg_0_63_0_2_i_951_n_0
    );
display_data_reg_0_63_0_2_i_952: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg29(15),
      I3 => display_addr(6),
      I4 => Reg01(27),
      O => display_data_reg_0_63_0_2_i_952_n_0
    );
display_data_reg_0_63_0_2_i_953: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C7F"
    )
        port map (
      I0 => dmem_o_data(3),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg05(31),
      O => display_data_reg_0_63_0_2_i_953_n_0
    );
display_data_reg_0_63_0_2_i_954: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => display_addr(10),
      I1 => Reg09(15),
      I2 => display_addr(9),
      I3 => rs1_val(27),
      O => display_data_reg_0_63_0_2_i_954_n_0
    );
display_data_reg_0_63_0_2_i_955: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101400000004000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => dmem_o_data(19),
      I4 => display_addr(6),
      I5 => Reg09(31),
      O => display_data_reg_0_63_0_2_i_955_n_0
    );
display_data_reg_0_63_0_2_i_956: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Reg07(7),
      I1 => display_addr(6),
      I2 => Reg11(11),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_956_n_0
    );
display_data_reg_0_63_0_2_i_957: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => inst(19),
      I3 => display_addr(9),
      I4 => Reg23(3),
      O => display_data_reg_0_63_0_2_i_957_n_0
    );
display_data_reg_0_63_0_2_i_958: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000038000000080"
    )
        port map (
      I0 => reg_i_data(23),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => Reg15(15),
      O => display_data_reg_0_63_0_2_i_958_n_0
    );
display_data_reg_0_63_0_2_i_959: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101100000001000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(9),
      I3 => Reg31(11),
      I4 => display_addr(6),
      I5 => Reg03(3),
      O => display_data_reg_0_63_0_2_i_959_n_0
    );
display_data_reg_0_63_0_2_i_96: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_264_n_0,
      I1 => display_data_reg_0_63_0_2_i_265_n_0,
      O => display_data_reg_0_63_0_2_i_96_n_0,
      S => \^q\(5)
    );
display_data_reg_0_63_0_2_i_960: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg21(11),
      I2 => display_addr(6),
      I3 => Reg25(15),
      O => display_data_reg_0_63_0_2_i_960_n_0
    );
display_data_reg_0_63_0_2_i_961: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => rs1_val(11),
      I1 => display_addr(6),
      I2 => display_addr(9),
      I3 => Reg05(15),
      O => display_data_reg_0_63_0_2_i_961_n_0
    );
display_data_reg_0_63_0_2_i_962: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000400"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg13(3),
      I4 => display_addr(6),
      I5 => Reg17(7),
      O => display_data_reg_0_63_0_2_i_962_n_0
    );
display_data_reg_0_63_0_2_i_963: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFEF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg06(27),
      I3 => display_addr(6),
      I4 => Reg10(31),
      O => display_data_reg_0_63_0_2_i_963_n_0
    );
display_data_reg_0_63_0_2_i_964: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FCFFF7F7FCFF"
    )
        port map (
      I0 => Reg26(27),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => pc(31),
      I4 => display_addr(9),
      I5 => Reg22(23),
      O => display_data_reg_0_63_0_2_i_964_n_0
    );
display_data_reg_0_63_0_2_i_965: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBFFFBF"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => Reg30(31),
      I3 => display_addr(6),
      I4 => Reg02(23),
      O => display_data_reg_0_63_0_2_i_965_n_0
    );
display_data_reg_0_63_0_2_i_966: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFF47FF47FF"
    )
        port map (
      I0 => Reg18(19),
      I1 => display_addr(6),
      I2 => Reg14(15),
      I3 => display_addr(9),
      I4 => rs2_val(27),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_966_n_0
    );
display_data_reg_0_63_0_2_i_967: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg20(31),
      I2 => display_addr(6),
      I3 => Reg24(15),
      O => display_data_reg_0_63_0_2_i_967_n_0
    );
display_data_reg_0_63_0_2_i_968: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Reg04(15),
      I1 => display_addr(6),
      I2 => Reg08(19),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_968_n_0
    );
display_data_reg_0_63_0_2_i_969: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_969_n_0
    );
display_data_reg_0_63_0_2_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_266_n_0,
      I1 => \^q\(5),
      I2 => display_data_reg_0_63_0_2_i_267_n_0,
      I3 => \display_addr_reg[7]_rep_n_0\,
      I4 => display_data_reg_0_63_0_2_i_268_n_0,
      I5 => display_data_reg_0_63_0_2_i_269_n_0,
      O => display_data_reg_0_63_0_2_i_97_n_0
    );
display_data_reg_0_63_0_2_i_970: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3C34F7F"
    )
        port map (
      I0 => Reg28(19),
      I1 => display_addr(8),
      I2 => display_addr(9),
      I3 => Reg12(23),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_970_n_0
    );
display_data_reg_0_63_0_2_i_971: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040010000000100"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      I3 => Reg04(31),
      I4 => display_addr(6),
      I5 => dmem_addr(11),
      O => display_data_reg_0_63_0_2_i_971_n_0
    );
display_data_reg_0_63_0_2_i_972: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE5E"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg12(7),
      I2 => display_addr(6),
      I3 => Reg00(15),
      O => display_data_reg_0_63_0_2_i_972_n_0
    );
display_data_reg_0_63_0_2_i_973: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1136_n_0,
      I1 => display_data_reg_0_63_0_2_i_1137_n_0,
      O => display_data_reg_0_63_0_2_i_973_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_974: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1138_n_0,
      I1 => display_data_reg_0_63_0_2_i_1139_n_0,
      O => display_data_reg_0_63_0_2_i_974_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_975: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1140_n_0,
      I1 => display_data_reg_0_63_0_2_i_1141_n_0,
      O => display_data_reg_0_63_0_2_i_975_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_976: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1142_n_0,
      I1 => display_data_reg_0_63_0_2_i_1143_n_0,
      O => display_data_reg_0_63_0_2_i_976_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_977: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1144_n_0,
      I1 => display_data_reg_0_63_0_2_i_1145_n_0,
      O => display_data_reg_0_63_0_2_i_977_n_0,
      S => display_addr(9)
    );
display_data_reg_0_63_0_2_i_978: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => rs2_val(23),
      I1 => display_addr(8),
      I2 => display_addr(9),
      I3 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_978_n_0
    );
display_data_reg_0_63_0_2_i_979: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1146_n_0,
      I1 => display_data_reg_0_63_0_2_i_1147_n_0,
      O => display_data_reg_0_63_0_2_i_979_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_270_n_0,
      I1 => display_data_reg_0_63_0_2_i_271_n_0,
      I2 => \^q\(5),
      I3 => display_data_reg_0_63_0_2_i_272_n_0,
      I4 => \display_addr_reg[7]_rep_n_0\,
      I5 => display_data_reg_0_63_0_2_i_273_n_0,
      O => display_data_reg_0_63_0_2_i_98_n_0
    );
display_data_reg_0_63_0_2_i_980: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00300088"
    )
        port map (
      I0 => Reg02(3),
      I1 => display_addr(6),
      I2 => Reg30(11),
      I3 => display_addr(10),
      I4 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_980_n_0
    );
display_data_reg_0_63_0_2_i_981: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => dmem_i_data(15),
      I1 => display_addr(9),
      I2 => alu_res(31),
      I3 => display_addr(10),
      I4 => Reg06(7),
      O => display_data_reg_0_63_0_2_i_981_n_0
    );
display_data_reg_0_63_0_2_i_982: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB308830"
    )
        port map (
      I0 => Reg26(7),
      I1 => display_addr(6),
      I2 => pc(11),
      I3 => display_addr(9),
      I4 => Reg22(3),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_982_n_0
    );
display_data_reg_0_63_0_2_i_983: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => Reg12(3),
      I3 => display_addr(6),
      I4 => Reg16(7),
      O => display_data_reg_0_63_0_2_i_983_n_0
    );
display_data_reg_0_63_0_2_i_984: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      I2 => display_addr(11),
      I3 => Reg00(11),
      O => display_data_reg_0_63_0_2_i_984_n_0
    );
display_data_reg_0_63_0_2_i_985: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => display_addr(8),
      I1 => Reg20(11),
      I2 => display_addr(11),
      I3 => display_addr(9),
      I4 => display_addr(6),
      O => display_data_reg_0_63_0_2_i_985_n_0
    );
display_data_reg_0_63_0_2_i_986: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FFFFFFFFF303F"
    )
        port map (
      I0 => dmem_addr(7),
      I1 => Reg08(31),
      I2 => display_addr(6),
      I3 => Reg04(27),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_986_n_0
    );
display_data_reg_0_63_0_2_i_987: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Reg07(19),
      I1 => display_addr(6),
      I2 => Reg11(23),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_987_n_0
    );
display_data_reg_0_63_0_2_i_988: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => inst(31),
      I3 => display_addr(9),
      I4 => Reg23(15),
      O => display_data_reg_0_63_0_2_i_988_n_0
    );
display_data_reg_0_63_0_2_i_989: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011100000001000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => Reg03(15),
      I3 => display_addr(6),
      I4 => display_addr(9),
      I5 => Reg31(23),
      O => display_data_reg_0_63_0_2_i_989_n_0
    );
display_data_reg_0_63_0_2_i_99: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66600060"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_data_reg_0_63_0_2_i_274_n_0,
      I3 => \^q\(5),
      I4 => display_data_reg_0_63_0_2_i_275_n_0,
      O => display_data_reg_0_63_0_2_i_99_n_0
    );
display_data_reg_0_63_0_2_i_990: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCB8"
    )
        port map (
      I0 => Reg09(11),
      I1 => display_addr(6),
      I2 => Reg05(27),
      I3 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_990_n_0
    );
display_data_reg_0_63_0_2_i_991: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => Reg21(23),
      I1 => display_addr(6),
      I2 => Reg25(27),
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_addr(9),
      O => display_data_reg_0_63_0_2_i_991_n_0
    );
display_data_reg_0_63_0_2_i_992: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => display_addr(9),
      I1 => Reg13(15),
      I2 => display_addr(6),
      I3 => Reg17(19),
      O => display_data_reg_0_63_0_2_i_992_n_0
    );
display_data_reg_0_63_0_2_i_993: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => display_addr(6),
      I1 => Reg29(11),
      I2 => display_addr(9),
      I3 => Reg01(23),
      O => display_data_reg_0_63_0_2_i_993_n_0
    );
display_data_reg_0_63_0_2_i_994: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1148_n_0,
      I1 => display_data_reg_0_63_0_2_i_1149_n_0,
      O => display_data_reg_0_63_0_2_i_994_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_995: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030800000008"
    )
        port map (
      I0 => Reg01(7),
      I1 => display_addr(8),
      I2 => display_addr(10),
      I3 => display_addr(9),
      I4 => display_addr(11),
      I5 => Reg17(3),
      O => display_data_reg_0_63_0_2_i_995_n_0
    );
display_data_reg_0_63_0_2_i_996: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1150_n_0,
      I1 => display_data_reg_0_63_0_2_i_1151_n_0,
      O => display_data_reg_0_63_0_2_i_996_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_997: unisim.vcomponents.MUXF7
     port map (
      I0 => display_data_reg_0_63_0_2_i_1152_n_0,
      I1 => display_data_reg_0_63_0_2_i_1153_n_0,
      O => display_data_reg_0_63_0_2_i_997_n_0,
      S => display_addr(8)
    );
display_data_reg_0_63_0_2_i_998: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044000010001000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => Reg09(27),
      I3 => display_addr(6),
      I4 => dmem_o_data(15),
      I5 => display_addr(10),
      O => display_data_reg_0_63_0_2_i_998_n_0
    );
display_data_reg_0_63_0_2_i_999: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC7F7FFFFC7F7"
    )
        port map (
      I0 => Reg10(3),
      I1 => display_addr(6),
      I2 => display_addr(10),
      I3 => alu_res(23),
      I4 => display_addr(9),
      I5 => dmem_i_data(7),
      O => display_data_reg_0_63_0_2_i_999_n_0
    );
display_data_reg_0_63_3_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => dynamic_hex(3),
      I1 => dynamic_hex(2),
      I2 => dynamic_hex(1),
      O => w_data(3)
    );
display_data_reg_0_63_3_5_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => dynamic_hex(2),
      I1 => dynamic_hex(1),
      I2 => dynamic_hex(3),
      O => \display_addr_reg[0]_0\
    );
display_data_reg_1024_1087_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A80"
    )
        port map (
      I0 => display_data_reg_1024_1087_0_2_i_2_n_0,
      I1 => display_data_reg_0_63_0_2_i_15_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_16_n_0,
      I4 => display_data_reg_0_63_0_2_i_17_n_0,
      I5 => display_data_reg_0_63_0_2_i_18_n_0,
      O => \display_addr_reg[3]_2\
    );
display_data_reg_1024_1087_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      O => display_data_reg_1024_1087_0_2_i_2_n_0
    );
display_data_reg_1088_1151_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A80"
    )
        port map (
      I0 => display_data_reg_1088_1151_0_2_i_2_n_0,
      I1 => display_data_reg_0_63_0_2_i_15_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_16_n_0,
      I4 => display_data_reg_0_63_0_2_i_17_n_0,
      I5 => display_data_reg_1088_1151_0_2_i_3_n_0,
      O => \display_addr_reg[3]_5\
    );
display_data_reg_1088_1151_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(6),
      O => display_data_reg_1088_1151_0_2_i_2_n_0
    );
display_data_reg_1088_1151_0_2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(11),
      I2 => display_addr(7),
      I3 => display_addr(8),
      O => display_data_reg_1088_1151_0_2_i_3_n_0
    );
display_data_reg_1152_1215_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A80"
    )
        port map (
      I0 => display_data_reg_1152_1215_0_2_i_2_n_0,
      I1 => display_data_reg_0_63_0_2_i_15_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_16_n_0,
      I4 => display_data_reg_0_63_0_2_i_17_n_0,
      I5 => display_data_reg_1152_1215_0_2_i_3_n_0,
      O => \display_addr_reg[3]_10\
    );
display_data_reg_1152_1215_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(7),
      O => display_data_reg_1152_1215_0_2_i_2_n_0
    );
display_data_reg_1152_1215_0_2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(11),
      I2 => display_addr(6),
      I3 => display_addr(8),
      O => display_data_reg_1152_1215_0_2_i_3_n_0
    );
display_data_reg_1216_1279_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => display_data_reg_1216_1279_0_2_i_2_n_0,
      I1 => display_data_reg_448_511_0_2_i_3_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(10),
      O => \display_addr_reg[3]_26\
    );
display_data_reg_1216_1279_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(8),
      O => display_data_reg_1216_1279_0_2_i_2_n_0
    );
display_data_reg_1280_1343_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000000000000"
    )
        port map (
      I0 => display_data_reg_1280_1343_0_2_i_2_n_0,
      I1 => display_data_reg_0_63_0_2_i_15_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_128_191_0_2_i_2_n_0,
      I4 => display_data_reg_768_831_0_2_i_3_n_0,
      I5 => display_data_reg_1280_1343_0_2_i_3_n_0,
      O => \display_addr_reg[3]_27\
    );
display_data_reg_1280_1343_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(10),
      O => display_data_reg_1280_1343_0_2_i_2_n_0
    );
display_data_reg_1280_1343_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      O => display_data_reg_1280_1343_0_2_i_3_n_0
    );
display_data_reg_128_191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020222000"
    )
        port map (
      I0 => display_addr(7),
      I1 => display_addr(11),
      I2 => display_data_reg_0_63_0_2_i_15_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_128_191_0_2_i_2_n_0,
      I5 => display_data_reg_128_191_0_2_i_3_n_0,
      O => \display_addr_reg[7]_0\
    );
display_data_reg_128_191_0_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FFFFFFF0"
    )
        port map (
      I0 => display_data_reg_128_191_0_2_i_4_n_0,
      I1 => display_data_reg_0_63_0_2_i_47_n_0,
      I2 => display_data_reg_128_191_0_2_i_5_n_0,
      I3 => display_data_reg_0_63_0_2_i_49_n_0,
      I4 => display_data_reg_0_63_0_2_i_48_n_0,
      I5 => display_addr(11),
      O => display_data_reg_128_191_0_2_i_2_n_0
    );
display_data_reg_128_191_0_2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(10),
      I2 => display_addr(6),
      I3 => display_addr(8),
      O => display_data_reg_128_191_0_2_i_3_n_0
    );
display_data_reg_128_191_0_2_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(9),
      I2 => display_addr(10),
      O => display_data_reg_128_191_0_2_i_4_n_0
    );
display_data_reg_128_191_0_2_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_51_n_0,
      I1 => display_data_reg_0_63_0_2_i_117_n_0,
      I2 => display_addr(9),
      I3 => display_data_reg_128_191_0_2_i_6_n_0,
      I4 => \^q\(0),
      O => display_data_reg_128_191_0_2_i_5_n_0
    );
display_data_reg_128_191_0_2_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => display_data_reg_0_63_0_2_i_118_n_0,
      I2 => display_addr(10),
      I3 => display_data_reg_128_191_0_2_i_7_n_0,
      I4 => display_data_reg_0_63_0_2_i_301_n_0,
      O => display_data_reg_128_191_0_2_i_6_n_0
    );
display_data_reg_128_191_0_2_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(6),
      I2 => \^q\(4),
      I3 => display_addr(7),
      O => display_data_reg_128_191_0_2_i_7_n_0
    );
display_data_reg_1344_1407_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => display_data_reg_1344_1407_0_2_i_2_n_0,
      I1 => display_data_reg_832_895_0_2_i_3_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(10),
      O => \display_addr_reg[3]_20\
    );
display_data_reg_1344_1407_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(7),
      O => display_data_reg_1344_1407_0_2_i_2_n_0
    );
display_data_reg_1408_1471_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => display_data_reg_1408_1471_0_2_i_2_n_0,
      I1 => display_data_reg_896_959_0_2_i_3_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(10),
      O => \display_addr_reg[3]_21\
    );
display_data_reg_1408_1471_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(6),
      I2 => display_addr(9),
      O => display_data_reg_1408_1471_0_2_i_2_n_0
    );
display_data_reg_1472_1535_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_data_reg_128_191_0_2_i_2_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_15_n_0,
      I4 => display_addr(11),
      I5 => display_data_reg_1472_1535_0_2_i_2_n_0,
      O => \display_addr_reg[9]_0\
    );
display_data_reg_1472_1535_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(10),
      I2 => display_addr(6),
      I3 => display_addr(7),
      O => display_data_reg_1472_1535_0_2_i_2_n_0
    );
display_data_reg_1536_1599_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080888000"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_data_reg_0_63_0_2_i_15_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_128_191_0_2_i_2_n_0,
      I5 => display_data_reg_1536_1599_0_2_i_2_n_0,
      O => \display_addr_reg[10]_1\
    );
display_data_reg_1536_1599_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(11),
      I2 => display_addr(6),
      I3 => display_addr(7),
      O => display_data_reg_1536_1599_0_2_i_2_n_0
    );
display_data_reg_1600_1663_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004000000000"
    )
        port map (
      I0 => display_data_reg_1600_1663_0_2_i_2_n_0,
      I1 => display_data_reg_1600_1663_0_2_i_3_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(10),
      O => \display_addr_reg[3]_22\
    );
display_data_reg_1600_1663_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(7),
      I2 => display_addr(8),
      O => display_data_reg_1600_1663_0_2_i_2_n_0
    );
display_data_reg_1600_1663_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(9),
      O => display_data_reg_1600_1663_0_2_i_3_n_0
    );
display_data_reg_1664_1727_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => display_data_reg_1664_1727_0_2_i_2_n_0,
      I1 => display_data_reg_1664_1727_0_2_i_3_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(10),
      O => \display_addr_reg[3]_23\
    );
display_data_reg_1664_1727_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(6),
      I2 => display_addr(8),
      O => display_data_reg_1664_1727_0_2_i_2_n_0
    );
display_data_reg_1664_1727_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(7),
      O => display_data_reg_1664_1727_0_2_i_3_n_0
    );
display_data_reg_1728_1791_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_data_reg_128_191_0_2_i_2_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_15_n_0,
      I4 => display_addr(11),
      I5 => display_data_reg_1728_1791_0_2_i_2_n_0,
      O => \display_addr_reg[8]_0\
    );
display_data_reg_1728_1791_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(10),
      I2 => display_addr(6),
      I3 => display_addr(7),
      O => display_data_reg_1728_1791_0_2_i_2_n_0
    );
display_data_reg_1792_1855_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => display_data_reg_1792_1855_0_2_i_2_n_0,
      I1 => display_data_reg_1792_1855_0_2_i_3_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(10),
      O => \display_addr_reg[3]_24\
    );
display_data_reg_1792_1855_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(7),
      I2 => display_addr(6),
      O => display_data_reg_1792_1855_0_2_i_2_n_0
    );
display_data_reg_1792_1855_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(8),
      O => display_data_reg_1792_1855_0_2_i_3_n_0
    );
display_data_reg_1856_1919_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => display_addr(7),
      I1 => display_data_reg_128_191_0_2_i_2_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_15_n_0,
      I4 => display_addr(11),
      I5 => display_data_reg_1856_1919_0_2_i_2_n_0,
      O => \display_addr_reg[7]_1\
    );
display_data_reg_1856_1919_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(10),
      I2 => display_addr(6),
      I3 => display_addr(8),
      O => display_data_reg_1856_1919_0_2_i_2_n_0
    );
display_data_reg_1920_1983_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_data_reg_128_191_0_2_i_2_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_15_n_0,
      I4 => display_addr(11),
      I5 => display_data_reg_1920_1983_0_2_i_2_n_0,
      O => \display_addr_reg[6]_0\
    );
display_data_reg_1920_1983_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(10),
      I2 => display_addr(7),
      I3 => display_addr(8),
      O => display_data_reg_1920_1983_0_2_i_2_n_0
    );
display_data_reg_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080888000"
    )
        port map (
      I0 => display_addr(7),
      I1 => display_addr(6),
      I2 => display_data_reg_0_63_0_2_i_15_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_128_191_0_2_i_2_n_0,
      I5 => display_data_reg_192_255_0_2_i_2_n_0,
      O => \display_addr_reg[7]_5\
    );
display_data_reg_192_255_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(8),
      I3 => display_addr(9),
      O => display_data_reg_192_255_0_2_i_2_n_0
    );
display_data_reg_1984_2047_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E200"
    )
        port map (
      I0 => display_data_reg_128_191_0_2_i_2_n_0,
      I1 => \^q\(3),
      I2 => display_data_reg_0_63_0_2_i_15_n_0,
      I3 => display_addr(10),
      I4 => display_addr(11),
      I5 => display_data_reg_960_1023_0_2_i_2_n_0,
      O => \display_addr_reg[3]_25\
    );
display_data_reg_2048_2111_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A80"
    )
        port map (
      I0 => display_data_reg_2048_2111_0_2_i_5_n_0,
      I1 => display_data_reg_0_63_0_2_i_15_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_16_n_0,
      I4 => display_data_reg_0_63_0_2_i_17_n_0,
      I5 => display_data_reg_0_63_0_2_i_18_n_0,
      O => \display_addr_reg[3]_1\
    );
display_data_reg_2048_2111_0_2_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      O => display_data_reg_2048_2111_0_2_i_5_n_0
    );
display_data_reg_2112_2175_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080888000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(6),
      I2 => display_data_reg_0_63_0_2_i_15_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_128_191_0_2_i_2_n_0,
      I5 => display_data_reg_64_127_0_2_i_3_n_0,
      O => \display_addr_reg[11]_0\
    );
display_data_reg_2176_2239_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080888000"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(7),
      I2 => display_data_reg_0_63_0_2_i_15_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_128_191_0_2_i_2_n_0,
      I5 => display_data_reg_128_191_0_2_i_3_n_0,
      O => \display_addr_reg[11]_1\
    );
display_data_reg_2240_2303_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => display_data_reg_2240_2303_0_2_i_2_n_0,
      I1 => display_data_reg_448_511_0_2_i_3_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(11),
      O => \display_addr_reg[3]_42\
    );
display_data_reg_2240_2303_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(8),
      O => display_data_reg_2240_2303_0_2_i_2_n_0
    );
display_data_reg_2304_2367_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A80"
    )
        port map (
      I0 => display_data_reg_2304_2367_0_2_i_2_n_0,
      I1 => display_data_reg_0_63_0_2_i_15_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_16_n_0,
      I4 => display_data_reg_0_63_0_2_i_17_n_0,
      I5 => display_data_reg_256_319_0_2_i_3_n_0,
      O => \display_addr_reg[3]_7\
    );
display_data_reg_2304_2367_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(8),
      O => display_data_reg_2304_2367_0_2_i_2_n_0
    );
display_data_reg_2368_2431_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => display_data_reg_2368_2431_0_2_i_2_n_0,
      I1 => display_data_reg_832_895_0_2_i_3_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(11),
      O => \display_addr_reg[3]_28\
    );
display_data_reg_2368_2431_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(9),
      I2 => display_addr(7),
      O => display_data_reg_2368_2431_0_2_i_2_n_0
    );
display_data_reg_2432_2495_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => display_data_reg_2432_2495_0_2_i_2_n_0,
      I1 => display_data_reg_896_959_0_2_i_3_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(11),
      O => \display_addr_reg[3]_29\
    );
display_data_reg_2432_2495_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(6),
      I2 => display_addr(9),
      O => display_data_reg_2432_2495_0_2_i_2_n_0
    );
display_data_reg_2496_2559_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_data_reg_128_191_0_2_i_2_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_15_n_0,
      I4 => display_addr(10),
      I5 => display_data_reg_2496_2559_0_2_i_2_n_0,
      O => \display_addr_reg[9]_1\
    );
display_data_reg_2496_2559_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(8),
      I2 => display_addr(6),
      I3 => display_addr(7),
      O => display_data_reg_2496_2559_0_2_i_2_n_0
    );
display_data_reg_2560_2623_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A80"
    )
        port map (
      I0 => display_data_reg_2560_2623_0_2_i_2_n_0,
      I1 => display_data_reg_0_63_0_2_i_15_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_16_n_0,
      I4 => display_data_reg_0_63_0_2_i_17_n_0,
      I5 => display_data_reg_512_575_0_2_i_3_n_0,
      O => \display_addr_reg[3]_43\
    );
display_data_reg_2560_2623_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      O => display_data_reg_2560_2623_0_2_i_2_n_0
    );
display_data_reg_256_319_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A80"
    )
        port map (
      I0 => display_data_reg_256_319_0_2_i_2_n_0,
      I1 => display_data_reg_0_63_0_2_i_15_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_16_n_0,
      I4 => display_data_reg_0_63_0_2_i_17_n_0,
      I5 => display_data_reg_256_319_0_2_i_3_n_0,
      O => \display_addr_reg[3]_8\
    );
display_data_reg_256_319_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(11),
      O => display_data_reg_256_319_0_2_i_2_n_0
    );
display_data_reg_256_319_0_2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(10),
      I2 => display_addr(6),
      I3 => display_addr(7),
      O => display_data_reg_256_319_0_2_i_3_n_0
    );
display_data_reg_2624_2687_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004000000000"
    )
        port map (
      I0 => display_data_reg_2624_2687_0_2_i_2_n_0,
      I1 => display_data_reg_1600_1663_0_2_i_3_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(11),
      O => \display_addr_reg[3]_30\
    );
display_data_reg_2624_2687_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(7),
      I2 => display_addr(8),
      O => display_data_reg_2624_2687_0_2_i_2_n_0
    );
display_data_reg_2688_2751_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => display_data_reg_2688_2751_0_2_i_2_n_0,
      I1 => display_data_reg_1664_1727_0_2_i_3_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(11),
      O => \display_addr_reg[3]_31\
    );
display_data_reg_2688_2751_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(6),
      I2 => display_addr(8),
      O => display_data_reg_2688_2751_0_2_i_2_n_0
    );
display_data_reg_2752_2815_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_data_reg_128_191_0_2_i_2_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_15_n_0,
      I4 => display_addr(10),
      I5 => display_data_reg_2752_2815_0_2_i_2_n_0,
      O => \display_addr_reg[8]_1\
    );
display_data_reg_2752_2815_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(6),
      I3 => display_addr(7),
      O => display_data_reg_2752_2815_0_2_i_2_n_0
    );
display_data_reg_2816_2879_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => display_data_reg_2816_2879_0_2_i_2_n_0,
      I1 => display_data_reg_1792_1855_0_2_i_3_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(11),
      O => \display_addr_reg[3]_32\
    );
display_data_reg_2816_2879_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(7),
      I2 => display_addr(6),
      O => display_data_reg_2816_2879_0_2_i_2_n_0
    );
display_data_reg_2880_2943_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => display_addr(7),
      I1 => display_data_reg_128_191_0_2_i_2_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_15_n_0,
      I4 => display_addr(10),
      I5 => display_data_reg_2880_2943_0_2_i_2_n_0,
      O => \display_addr_reg[7]_2\
    );
display_data_reg_2880_2943_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(6),
      I3 => display_addr(8),
      O => display_data_reg_2880_2943_0_2_i_2_n_0
    );
display_data_reg_2944_3007_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_data_reg_128_191_0_2_i_2_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_15_n_0,
      I4 => display_addr(10),
      I5 => display_data_reg_2944_3007_0_2_i_2_n_0,
      O => \display_addr_reg[6]_1\
    );
display_data_reg_2944_3007_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(7),
      I3 => display_addr(8),
      O => display_data_reg_2944_3007_0_2_i_2_n_0
    );
display_data_reg_3008_3071_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E200"
    )
        port map (
      I0 => display_data_reg_128_191_0_2_i_2_n_0,
      I1 => \^q\(3),
      I2 => display_data_reg_0_63_0_2_i_15_n_0,
      I3 => display_addr(11),
      I4 => display_addr(10),
      I5 => display_data_reg_960_1023_0_2_i_2_n_0,
      O => \display_addr_reg[3]_33\
    );
display_data_reg_3072_3135_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A80"
    )
        port map (
      I0 => display_data_reg_3072_3135_0_2_i_2_n_0,
      I1 => display_data_reg_0_63_0_2_i_15_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_16_n_0,
      I4 => display_data_reg_0_63_0_2_i_17_n_0,
      I5 => display_data_reg_0_63_0_2_i_18_n_0,
      O => \display_addr_reg[3]_0\
    );
display_data_reg_3072_3135_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      O => display_data_reg_3072_3135_0_2_i_2_n_0
    );
display_data_reg_3136_3199_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004000000000"
    )
        port map (
      I0 => display_data_reg_3136_3199_0_2_i_2_n_0,
      I1 => display_data_reg_1088_1151_0_2_i_2_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(11),
      O => \display_addr_reg[3]_34\
    );
display_data_reg_3136_3199_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(7),
      I2 => display_addr(8),
      O => display_data_reg_3136_3199_0_2_i_2_n_0
    );
display_data_reg_3200_3263_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004000000000"
    )
        port map (
      I0 => display_data_reg_3200_3263_0_2_i_2_n_0,
      I1 => display_data_reg_1152_1215_0_2_i_2_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(11),
      O => \display_addr_reg[3]_35\
    );
display_data_reg_3200_3263_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(6),
      I2 => display_addr(8),
      O => display_data_reg_3200_3263_0_2_i_2_n_0
    );
display_data_reg_320_383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A80"
    )
        port map (
      I0 => display_data_reg_320_383_0_2_i_2_n_0,
      I1 => display_data_reg_0_63_0_2_i_15_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_16_n_0,
      I4 => display_data_reg_0_63_0_2_i_17_n_0,
      I5 => display_data_reg_320_383_0_2_i_3_n_0,
      O => \display_addr_reg[3]_12\
    );
display_data_reg_320_383_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(6),
      O => display_data_reg_320_383_0_2_i_2_n_0
    );
display_data_reg_320_383_0_2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(7),
      I3 => display_addr(9),
      O => display_data_reg_320_383_0_2_i_3_n_0
    );
display_data_reg_320_383_6_7_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => dynamic_hex(3),
      I1 => dynamic_hex(1),
      I2 => dynamic_hex(2),
      O => w_data(4)
    );
display_data_reg_3264_3327_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_data_reg_128_191_0_2_i_2_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_15_n_0,
      I4 => display_addr(9),
      I5 => display_data_reg_3264_3327_0_2_i_2_n_0,
      O => \display_addr_reg[8]_2\
    );
display_data_reg_3264_3327_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => display_addr(6),
      I3 => display_addr(7),
      O => display_data_reg_3264_3327_0_2_i_2_n_0
    );
display_data_reg_3328_3391_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => display_data_reg_3328_3391_0_2_i_2_n_0,
      I1 => display_data_reg_3328_3391_0_2_i_3_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(11),
      O => \display_addr_reg[3]_36\
    );
display_data_reg_3328_3391_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(7),
      I2 => display_addr(6),
      O => display_data_reg_3328_3391_0_2_i_2_n_0
    );
display_data_reg_3328_3391_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(8),
      O => display_data_reg_3328_3391_0_2_i_3_n_0
    );
display_data_reg_3392_3455_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => display_addr(7),
      I1 => display_data_reg_128_191_0_2_i_2_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_15_n_0,
      I4 => display_addr(9),
      I5 => display_data_reg_3392_3455_0_2_i_2_n_0,
      O => \display_addr_reg[7]_3\
    );
display_data_reg_3392_3455_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => display_addr(6),
      I3 => display_addr(8),
      O => display_data_reg_3392_3455_0_2_i_2_n_0
    );
display_data_reg_3456_3519_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_data_reg_128_191_0_2_i_2_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_15_n_0,
      I4 => display_addr(9),
      I5 => display_data_reg_3456_3519_0_2_i_2_n_0,
      O => \display_addr_reg[6]_2\
    );
display_data_reg_3456_3519_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => display_addr(7),
      I3 => display_addr(8),
      O => display_data_reg_3456_3519_0_2_i_2_n_0
    );
display_data_reg_3520_3583_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E200"
    )
        port map (
      I0 => display_data_reg_128_191_0_2_i_2_n_0,
      I1 => \^q\(3),
      I2 => display_data_reg_0_63_0_2_i_15_n_0,
      I3 => display_addr(11),
      I4 => display_addr(9),
      I5 => display_data_reg_1472_1535_0_2_i_2_n_0,
      O => \display_addr_reg[3]_37\
    );
display_data_reg_3584_3647_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004000000000"
    )
        port map (
      I0 => display_data_reg_3584_3647_0_2_i_2_n_0,
      I1 => display_data_reg_3584_3647_0_2_i_3_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(11),
      O => \display_addr_reg[3]_38\
    );
display_data_reg_3584_3647_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(7),
      I2 => display_addr(6),
      O => display_data_reg_3584_3647_0_2_i_2_n_0
    );
display_data_reg_3584_3647_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(10),
      O => display_data_reg_3584_3647_0_2_i_3_n_0
    );
display_data_reg_3648_3711_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => display_addr(7),
      I1 => display_data_reg_128_191_0_2_i_2_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_15_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_3648_3711_0_2_i_2_n_0,
      O => \display_addr_reg[7]_4\
    );
display_data_reg_3648_3711_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => display_addr(6),
      I3 => display_addr(9),
      O => display_data_reg_3648_3711_0_2_i_2_n_0
    );
display_data_reg_3712_3775_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_data_reg_128_191_0_2_i_2_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_15_n_0,
      I4 => display_addr(8),
      I5 => display_data_reg_3712_3775_0_2_i_2_n_0,
      O => \display_addr_reg[6]_3\
    );
display_data_reg_3712_3775_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => display_addr(7),
      I3 => display_addr(9),
      O => display_data_reg_3712_3775_0_2_i_2_n_0
    );
display_data_reg_3776_3839_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E200"
    )
        port map (
      I0 => display_data_reg_128_191_0_2_i_2_n_0,
      I1 => \^q\(3),
      I2 => display_data_reg_0_63_0_2_i_15_n_0,
      I3 => display_addr(11),
      I4 => display_addr(8),
      I5 => display_data_reg_1728_1791_0_2_i_2_n_0,
      O => \display_addr_reg[3]_39\
    );
display_data_reg_3840_3903_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_data_reg_128_191_0_2_i_2_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_15_n_0,
      I4 => display_addr(7),
      I5 => display_data_reg_3840_3903_0_2_i_2_n_0,
      O => \display_addr_reg[6]_4\
    );
display_data_reg_3840_3903_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(10),
      I2 => display_addr(8),
      I3 => display_addr(9),
      O => display_data_reg_3840_3903_0_2_i_2_n_0
    );
display_data_reg_384_447_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A80"
    )
        port map (
      I0 => display_data_reg_384_447_0_2_i_2_n_0,
      I1 => display_data_reg_0_63_0_2_i_15_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_16_n_0,
      I4 => display_data_reg_0_63_0_2_i_17_n_0,
      I5 => display_data_reg_384_447_0_2_i_3_n_0,
      O => \display_addr_reg[3]_13\
    );
display_data_reg_384_447_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(7),
      O => display_data_reg_384_447_0_2_i_2_n_0
    );
display_data_reg_384_447_0_2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      I2 => display_addr(6),
      I3 => display_addr(9),
      O => display_data_reg_384_447_0_2_i_3_n_0
    );
display_data_reg_3904_3967_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E200"
    )
        port map (
      I0 => display_data_reg_128_191_0_2_i_2_n_0,
      I1 => \^q\(3),
      I2 => display_data_reg_0_63_0_2_i_15_n_0,
      I3 => display_addr(11),
      I4 => display_addr(7),
      I5 => display_data_reg_1856_1919_0_2_i_2_n_0,
      O => \display_addr_reg[3]_40\
    );
display_data_reg_3968_4031_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E200"
    )
        port map (
      I0 => display_data_reg_128_191_0_2_i_2_n_0,
      I1 => \^q\(3),
      I2 => display_data_reg_0_63_0_2_i_15_n_0,
      I3 => display_addr(11),
      I4 => display_addr(6),
      I5 => display_data_reg_1920_1983_0_2_i_2_n_0,
      O => \display_addr_reg[3]_41\
    );
display_data_reg_4032_4095_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BBB8"
    )
        port map (
      I0 => display_data_reg_0_63_0_2_i_15_n_0,
      I1 => \^q\(3),
      I2 => display_data_reg_0_63_0_2_i_16_n_0,
      I3 => display_data_reg_0_63_0_2_i_17_n_0,
      I4 => display_data_reg_4032_4095_0_2_i_2_n_0,
      I5 => display_data_reg_960_1023_0_2_i_2_n_0,
      O => \display_addr_reg[3]_11\
    );
display_data_reg_4032_4095_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_addr(11),
      O => display_data_reg_4032_4095_0_2_i_2_n_0
    );
display_data_reg_448_511_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => display_data_reg_448_511_0_2_i_2_n_0,
      I1 => display_data_reg_448_511_0_2_i_3_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(8),
      O => \display_addr_reg[3]_14\
    );
display_data_reg_448_511_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(9),
      I2 => display_addr(10),
      O => display_data_reg_448_511_0_2_i_2_n_0
    );
display_data_reg_448_511_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => display_addr(7),
      I1 => display_addr(6),
      O => display_data_reg_448_511_0_2_i_3_n_0
    );
display_data_reg_512_575_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A80"
    )
        port map (
      I0 => display_data_reg_512_575_0_2_i_2_n_0,
      I1 => display_data_reg_0_63_0_2_i_15_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_16_n_0,
      I4 => display_data_reg_0_63_0_2_i_17_n_0,
      I5 => display_data_reg_512_575_0_2_i_3_n_0,
      O => \display_addr_reg[3]_15\
    );
display_data_reg_512_575_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(11),
      O => display_data_reg_512_575_0_2_i_2_n_0
    );
display_data_reg_512_575_0_2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(10),
      I2 => display_addr(6),
      I3 => display_addr(7),
      O => display_data_reg_512_575_0_2_i_3_n_0
    );
display_data_reg_576_639_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => display_data_reg_576_639_0_2_i_2_n_0,
      I1 => display_data_reg_0_63_0_2_i_15_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_128_191_0_2_i_2_n_0,
      I4 => display_data_reg_576_639_0_2_i_3_n_0,
      I5 => display_data_reg_0_63_0_2_i_14_n_0,
      O => \display_addr_reg[3]_4\
    );
display_data_reg_576_639_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(6),
      O => display_data_reg_576_639_0_2_i_2_n_0
    );
display_data_reg_576_639_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(7),
      O => display_data_reg_576_639_0_2_i_3_n_0
    );
display_data_reg_640_703_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000000000000"
    )
        port map (
      I0 => display_data_reg_640_703_0_2_i_2_n_0,
      I1 => display_data_reg_0_63_0_2_i_15_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_128_191_0_2_i_2_n_0,
      I4 => display_data_reg_640_703_0_2_i_3_n_0,
      I5 => display_data_reg_0_63_0_2_i_14_n_0,
      O => \display_addr_reg[3]_9\
    );
display_data_reg_640_703_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => display_addr(7),
      I1 => display_addr(9),
      O => display_data_reg_640_703_0_2_i_2_n_0
    );
display_data_reg_640_703_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(6),
      O => display_data_reg_640_703_0_2_i_3_n_0
    );
display_data_reg_64_127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A80"
    )
        port map (
      I0 => display_data_reg_64_127_0_2_i_2_n_0,
      I1 => display_data_reg_0_63_0_2_i_15_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_16_n_0,
      I4 => display_data_reg_0_63_0_2_i_17_n_0,
      I5 => display_data_reg_64_127_0_2_i_3_n_0,
      O => \display_addr_reg[3]_6\
    );
display_data_reg_64_127_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => display_addr(6),
      I1 => display_addr(11),
      O => display_data_reg_64_127_0_2_i_2_n_0
    );
display_data_reg_64_127_0_2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => display_addr(9),
      I1 => display_addr(10),
      I2 => display_addr(7),
      I3 => display_addr(8),
      O => display_data_reg_64_127_0_2_i_3_n_0
    );
display_data_reg_704_767_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => display_data_reg_704_767_0_2_i_2_n_0,
      I1 => display_data_reg_448_511_0_2_i_3_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(9),
      O => \display_addr_reg[3]_18\
    );
display_data_reg_704_767_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(8),
      I2 => display_addr(10),
      O => display_data_reg_704_767_0_2_i_2_n_0
    );
display_data_reg_768_831_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000000000000"
    )
        port map (
      I0 => display_data_reg_768_831_0_2_i_2_n_0,
      I1 => display_data_reg_0_63_0_2_i_15_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_128_191_0_2_i_2_n_0,
      I4 => display_data_reg_768_831_0_2_i_3_n_0,
      I5 => display_data_reg_0_63_0_2_i_14_n_0,
      O => \display_addr_reg[3]_19\
    );
display_data_reg_768_831_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(9),
      O => display_data_reg_768_831_0_2_i_2_n_0
    );
display_data_reg_768_831_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_addr(7),
      I1 => display_addr(6),
      O => display_data_reg_768_831_0_2_i_3_n_0
    );
display_data_reg_832_895_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => display_data_reg_832_895_0_2_i_2_n_0,
      I1 => display_data_reg_832_895_0_2_i_3_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(9),
      O => \display_addr_reg[3]_16\
    );
display_data_reg_832_895_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(7),
      I2 => display_addr(10),
      O => display_data_reg_832_895_0_2_i_2_n_0
    );
display_data_reg_832_895_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(6),
      O => display_data_reg_832_895_0_2_i_3_n_0
    );
display_data_reg_896_959_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => display_data_reg_896_959_0_2_i_2_n_0,
      I1 => display_data_reg_896_959_0_2_i_3_n_0,
      I2 => display_data_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(3),
      I4 => display_data_reg_0_63_0_2_i_15_n_0,
      I5 => display_addr(9),
      O => \display_addr_reg[3]_17\
    );
display_data_reg_896_959_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_addr(11),
      I1 => display_addr(6),
      I2 => display_addr(10),
      O => display_data_reg_896_959_0_2_i_2_n_0
    );
display_data_reg_896_959_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(7),
      O => display_data_reg_896_959_0_2_i_3_n_0
    );
display_data_reg_960_1023_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => display_addr(10),
      I1 => display_data_reg_128_191_0_2_i_2_n_0,
      I2 => \^q\(3),
      I3 => display_data_reg_0_63_0_2_i_15_n_0,
      I4 => display_addr(11),
      I5 => display_data_reg_960_1023_0_2_i_2_n_0,
      O => \display_addr_reg[10]_0\
    );
display_data_reg_960_1023_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => display_addr(8),
      I1 => display_addr(9),
      I2 => display_addr(6),
      I3 => display_addr(7),
      O => display_data_reg_960_1023_0_2_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VGA_0_VgaDisplay is
  port (
    sel : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \v_count_reg[0]\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_25_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \vga_b[0]_INST_0_i_234_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_193_0\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_312\ : out STD_LOGIC;
    \vga_b[0]_INST_0_i_256_0\ : out STD_LOGIC;
    g48_b7 : out STD_LOGIC;
    \h_count_reg[1]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk_100m : in STD_LOGIC;
    w_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \text_ascii_carry__0_i_56_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \text_ascii_carry__0_i_56_1\ : in STD_LOGIC;
    \text_ascii_carry__0_i_56_2\ : in STD_LOGIC;
    \text_ascii_carry__0_i_56_3\ : in STD_LOGIC;
    \text_ascii_carry__0_i_57_0\ : in STD_LOGIC;
    \text_ascii_carry__0_i_57_1\ : in STD_LOGIC;
    \text_ascii_carry__0_i_57_2\ : in STD_LOGIC;
    \text_ascii_carry__0_i_58_0\ : in STD_LOGIC;
    \text_ascii_carry__0_i_58_1\ : in STD_LOGIC;
    \text_ascii_carry__0_i_58_2\ : in STD_LOGIC;
    \text_ascii_carry__0_i_59_0\ : in STD_LOGIC;
    \text_ascii_carry__0_i_59_1\ : in STD_LOGIC;
    \text_ascii_carry__0_i_59_2\ : in STD_LOGIC;
    \text_ascii_carry__0_i_59_3\ : in STD_LOGIC;
    \text_ascii_carry__0_i_52_0\ : in STD_LOGIC;
    \text_ascii_carry__0_i_52_1\ : in STD_LOGIC;
    \text_ascii_carry__0_i_52_2\ : in STD_LOGIC;
    \text_ascii_carry__0_i_52_3\ : in STD_LOGIC;
    \text_ascii_carry__0_i_53_0\ : in STD_LOGIC;
    \text_ascii_carry__0_i_53_1\ : in STD_LOGIC;
    \text_ascii_carry__0_i_53_2\ : in STD_LOGIC;
    \text_ascii_carry__0_i_53_3\ : in STD_LOGIC;
    \text_ascii_carry__0_i_54_0\ : in STD_LOGIC;
    \text_ascii_carry__0_i_54_1\ : in STD_LOGIC;
    \text_ascii_carry__0_i_54_2\ : in STD_LOGIC;
    \text_ascii_carry__0_i_54_3\ : in STD_LOGIC;
    \text_ascii_carry__0_i_55_0\ : in STD_LOGIC;
    \text_ascii_carry__0_i_55_1\ : in STD_LOGIC;
    \text_ascii_carry__0_i_55_2\ : in STD_LOGIC;
    \text_ascii_carry__0_i_55_3\ : in STD_LOGIC;
    \text_ascii_carry__0_i_48_0\ : in STD_LOGIC;
    \text_ascii_carry__0_i_48_1\ : in STD_LOGIC;
    \text_ascii_carry__0_i_48_2\ : in STD_LOGIC;
    \text_ascii_carry__0_i_48_3\ : in STD_LOGIC;
    \text_ascii_carry__0_i_49_0\ : in STD_LOGIC;
    \text_ascii_carry__0_i_49_1\ : in STD_LOGIC;
    \text_ascii_carry__0_i_49_2\ : in STD_LOGIC;
    \text_ascii_carry__0_i_49_3\ : in STD_LOGIC;
    \text_ascii_carry__0_i_50_0\ : in STD_LOGIC;
    \text_ascii_carry__0_i_50_1\ : in STD_LOGIC;
    \text_ascii_carry__0_i_50_2\ : in STD_LOGIC;
    \text_ascii_carry__0_i_50_3\ : in STD_LOGIC;
    \text_ascii_carry__0_i_51_0\ : in STD_LOGIC;
    \text_ascii_carry__0_i_51_1\ : in STD_LOGIC;
    \text_ascii_carry__0_i_51_2\ : in STD_LOGIC;
    \text_ascii_carry__0_i_51_3\ : in STD_LOGIC;
    \text_ascii_carry__0_i_44_0\ : in STD_LOGIC;
    \text_ascii_carry__0_i_44_1\ : in STD_LOGIC;
    \text_ascii_carry__0_i_44_2\ : in STD_LOGIC;
    \text_ascii_carry__0_i_44_3\ : in STD_LOGIC;
    \text_ascii_carry__0_i_45_0\ : in STD_LOGIC;
    \text_ascii_carry__0_i_45_1\ : in STD_LOGIC;
    \text_ascii_carry__0_i_45_2\ : in STD_LOGIC;
    \text_ascii_carry__0_i_45_3\ : in STD_LOGIC;
    \text_ascii_carry__0_i_46_0\ : in STD_LOGIC;
    \text_ascii_carry__0_i_46_1\ : in STD_LOGIC;
    \text_ascii_carry__0_i_46_2\ : in STD_LOGIC;
    \text_ascii_carry__0_i_46_3\ : in STD_LOGIC;
    \text_ascii_carry__0_i_47_0\ : in STD_LOGIC;
    \text_ascii_carry__0_i_47_1\ : in STD_LOGIC;
    \text_ascii_carry__0_i_47_2\ : in STD_LOGIC;
    \text_ascii_carry__0_i_47_3\ : in STD_LOGIC;
    text_ascii_carry_i_96_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \text_ascii_carry__0_i_89_0\ : in STD_LOGIC;
    \text_ascii_carry__0_i_90_0\ : in STD_LOGIC;
    ADDRC : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \text_ascii_carry__0_i_90_1\ : in STD_LOGIC;
    \text_ascii_carry__0_i_68_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    C : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vga_b[0]_INST_0_i_20_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    text_index : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \vga_b[0]_INST_0_i_126_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \vga_b[0]_INST_0_i_100_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_100_1\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_44_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_193_1\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_193_2\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_289_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_8_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_20_1\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_42_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_100_2\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_21_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_2_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_6_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_2_1\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_9_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_46\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_107_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_23_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_23_1\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_23_2\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_36_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_36_1\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_17_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_17_1\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_17_2\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_35\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_75_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_3\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_11_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_27_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_27_1\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_27_2\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_56_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_140_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_59\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_155_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_10_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_10_1\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_50\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_121_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_24_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_51_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_125_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_51_1\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_124_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_51_2\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_123_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_25_1\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_25_2\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_25_3\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_40_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_40_1\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_2_2\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_7_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_19_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_19_1\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_19_2\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_41\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_41_0\ : in STD_LOGIC;
    \vga_b[0]_INST_0_i_41_1\ : in STD_LOGIC;
    display_data_reg_0_63_0_2_i_5 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    display_data_reg_0_63_0_2_i_5_0 : in STD_LOGIC;
    display_data_reg_0_63_0_2_i_5_1 : in STD_LOGIC;
    display_data_reg_0_63_0_2_i_5_2 : in STD_LOGIC;
    display_data_reg_0_63_0_2_i_5_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VGA_0_VgaDisplay : entity is "VgaDisplay";
end VGA_0_VgaDisplay;

architecture STRUCTURE of VGA_0_VgaDisplay is
  signal display_data_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_0_63_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_1024_1087_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_1024_1087_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_1024_1087_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_1024_1087_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_1024_1087_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_1024_1087_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_1024_1087_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_1088_1151_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_1088_1151_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_1088_1151_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_1088_1151_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_1088_1151_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_1088_1151_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_1088_1151_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_1152_1215_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_1152_1215_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_1152_1215_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_1152_1215_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_1152_1215_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_1152_1215_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_1152_1215_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_1216_1279_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_1216_1279_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_1216_1279_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_1216_1279_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_1216_1279_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_1216_1279_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_1216_1279_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_1280_1343_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_1280_1343_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_1280_1343_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_1280_1343_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_1280_1343_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_1280_1343_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_1280_1343_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_128_191_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_1344_1407_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_1344_1407_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_1344_1407_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_1344_1407_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_1344_1407_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_1344_1407_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_1344_1407_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_1408_1471_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_1408_1471_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_1408_1471_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_1408_1471_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_1408_1471_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_1408_1471_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_1408_1471_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_1472_1535_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_1472_1535_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_1472_1535_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_1472_1535_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_1472_1535_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_1472_1535_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_1472_1535_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_1536_1599_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_1536_1599_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_1536_1599_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_1536_1599_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_1536_1599_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_1536_1599_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_1536_1599_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_1600_1663_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_1600_1663_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_1600_1663_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_1600_1663_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_1600_1663_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_1600_1663_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_1600_1663_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_1664_1727_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_1664_1727_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_1664_1727_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_1664_1727_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_1664_1727_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_1664_1727_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_1664_1727_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_1728_1791_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_1728_1791_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_1728_1791_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_1728_1791_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_1728_1791_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_1728_1791_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_1728_1791_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_1792_1855_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_1792_1855_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_1792_1855_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_1792_1855_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_1792_1855_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_1792_1855_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_1792_1855_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_1856_1919_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_1856_1919_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_1856_1919_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_1856_1919_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_1856_1919_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_1856_1919_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_1856_1919_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_1920_1983_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_1920_1983_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_1920_1983_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_1920_1983_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_1920_1983_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_1920_1983_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_1920_1983_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_192_255_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_1984_2047_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_1984_2047_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_1984_2047_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_1984_2047_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_1984_2047_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_1984_2047_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_1984_2047_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_2048_2111_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_2048_2111_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_2048_2111_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_2048_2111_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_2048_2111_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_2048_2111_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_2048_2111_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_2112_2175_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_2112_2175_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_2112_2175_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_2112_2175_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_2112_2175_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_2112_2175_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_2112_2175_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_2176_2239_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_2176_2239_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_2176_2239_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_2176_2239_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_2176_2239_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_2176_2239_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_2176_2239_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_2240_2303_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_2240_2303_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_2240_2303_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_2240_2303_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_2240_2303_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_2240_2303_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_2240_2303_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_2304_2367_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_2304_2367_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_2304_2367_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_2304_2367_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_2304_2367_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_2304_2367_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_2304_2367_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_2368_2431_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_2368_2431_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_2368_2431_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_2368_2431_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_2368_2431_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_2368_2431_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_2368_2431_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_2432_2495_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_2432_2495_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_2432_2495_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_2432_2495_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_2432_2495_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_2432_2495_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_2432_2495_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_2496_2559_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_2496_2559_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_2496_2559_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_2496_2559_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_2496_2559_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_2496_2559_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_2496_2559_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_2560_2623_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_2560_2623_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_2560_2623_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_2560_2623_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_2560_2623_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_2560_2623_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_2560_2623_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_256_319_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_256_319_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_256_319_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_256_319_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_256_319_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_256_319_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_256_319_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_2624_2687_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_2624_2687_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_2624_2687_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_2624_2687_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_2624_2687_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_2624_2687_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_2624_2687_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_2688_2751_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_2688_2751_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_2688_2751_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_2688_2751_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_2688_2751_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_2688_2751_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_2688_2751_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_2752_2815_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_2752_2815_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_2752_2815_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_2752_2815_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_2752_2815_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_2752_2815_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_2752_2815_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_2816_2879_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_2816_2879_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_2816_2879_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_2816_2879_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_2816_2879_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_2816_2879_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_2816_2879_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_2880_2943_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_2880_2943_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_2880_2943_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_2880_2943_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_2880_2943_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_2880_2943_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_2880_2943_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_2944_3007_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_2944_3007_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_2944_3007_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_2944_3007_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_2944_3007_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_2944_3007_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_2944_3007_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_3008_3071_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_3008_3071_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_3008_3071_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_3008_3071_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_3008_3071_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_3008_3071_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_3008_3071_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_3072_3135_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_3072_3135_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_3072_3135_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_3072_3135_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_3072_3135_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_3072_3135_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_3072_3135_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_3136_3199_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_3136_3199_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_3136_3199_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_3136_3199_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_3136_3199_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_3136_3199_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_3136_3199_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_3200_3263_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_3200_3263_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_3200_3263_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_3200_3263_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_3200_3263_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_3200_3263_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_3200_3263_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_320_383_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_320_383_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_320_383_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_320_383_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_320_383_6_7_n_1 : STD_LOGIC;
  signal display_data_reg_320_383_6_7_n_2 : STD_LOGIC;
  signal display_data_reg_3264_3327_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_3264_3327_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_3264_3327_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_3264_3327_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_3264_3327_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_3264_3327_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_3264_3327_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_3328_3391_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_3328_3391_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_3328_3391_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_3328_3391_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_3328_3391_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_3328_3391_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_3328_3391_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_3392_3455_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_3392_3455_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_3392_3455_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_3392_3455_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_3392_3455_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_3392_3455_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_3392_3455_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_3456_3519_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_3456_3519_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_3456_3519_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_3456_3519_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_3456_3519_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_3456_3519_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_3456_3519_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_3520_3583_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_3520_3583_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_3520_3583_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_3520_3583_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_3520_3583_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_3520_3583_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_3520_3583_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_3584_3647_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_3584_3647_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_3584_3647_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_3584_3647_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_3584_3647_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_3584_3647_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_3584_3647_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_3648_3711_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_3648_3711_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_3648_3711_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_3648_3711_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_3648_3711_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_3648_3711_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_3648_3711_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_3712_3775_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_3712_3775_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_3712_3775_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_3712_3775_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_3712_3775_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_3712_3775_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_3712_3775_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_3776_3839_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_3776_3839_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_3776_3839_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_3776_3839_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_3776_3839_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_3776_3839_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_3776_3839_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_3840_3903_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_3840_3903_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_3840_3903_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_3840_3903_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_3840_3903_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_3840_3903_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_3840_3903_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_384_447_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_384_447_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_384_447_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_384_447_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_384_447_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_384_447_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_384_447_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_3904_3967_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_3904_3967_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_3904_3967_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_3904_3967_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_3904_3967_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_3904_3967_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_3904_3967_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_3968_4031_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_3968_4031_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_3968_4031_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_3968_4031_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_3968_4031_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_3968_4031_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_3968_4031_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_4032_4095_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_4032_4095_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_4032_4095_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_4032_4095_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_4032_4095_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_4032_4095_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_4032_4095_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_448_511_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_448_511_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_448_511_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_448_511_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_448_511_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_448_511_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_448_511_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_512_575_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_512_575_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_512_575_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_512_575_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_512_575_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_512_575_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_512_575_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_576_639_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_576_639_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_576_639_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_576_639_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_576_639_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_576_639_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_576_639_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_640_703_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_640_703_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_640_703_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_640_703_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_640_703_6_7_n_1 : STD_LOGIC;
  signal display_data_reg_640_703_6_7_n_2 : STD_LOGIC;
  signal display_data_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_64_127_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_704_767_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_704_767_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_704_767_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_704_767_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_704_767_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_704_767_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_704_767_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_768_831_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_768_831_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_768_831_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_768_831_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_768_831_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_768_831_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_768_831_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_832_895_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_832_895_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_832_895_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_832_895_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_832_895_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_832_895_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_832_895_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_896_959_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_896_959_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_896_959_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_896_959_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_896_959_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_896_959_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_896_959_6_7_n_0 : STD_LOGIC;
  signal display_data_reg_960_1023_0_2_n_0 : STD_LOGIC;
  signal display_data_reg_960_1023_0_2_n_1 : STD_LOGIC;
  signal display_data_reg_960_1023_0_2_n_2 : STD_LOGIC;
  signal display_data_reg_960_1023_3_5_n_0 : STD_LOGIC;
  signal display_data_reg_960_1023_3_5_n_1 : STD_LOGIC;
  signal display_data_reg_960_1023_3_5_n_2 : STD_LOGIC;
  signal display_data_reg_960_1023_6_7_n_0 : STD_LOGIC;
  signal font_addr0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal font_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g0_b0_i_4_n_0 : STD_LOGIC;
  signal g0_b0_i_4_n_1 : STD_LOGIC;
  signal g0_b0_i_4_n_2 : STD_LOGIC;
  signal g0_b0_i_4_n_3 : STD_LOGIC;
  signal g0_b0_i_5_n_0 : STD_LOGIC;
  signal g0_b0_i_6_n_0 : STD_LOGIC;
  signal g0_b0_i_7_n_0 : STD_LOGIC;
  signal g17_b5_n_0 : STD_LOGIC;
  signal g18_b6_n_0 : STD_LOGIC;
  signal g19_b2_n_0 : STD_LOGIC;
  signal g22_b6_n_0 : STD_LOGIC;
  signal g26_b6_n_0 : STD_LOGIC;
  signal g2_b0_n_0 : STD_LOGIC;
  signal g2_b1_n_0 : STD_LOGIC;
  signal g2_b6_n_0 : STD_LOGIC;
  signal g44_b0_n_0 : STD_LOGIC;
  signal g44_b2_n_0 : STD_LOGIC;
  signal g44_b3_n_0 : STD_LOGIC;
  signal g44_b7_n_0 : STD_LOGIC;
  signal g46_b7_n_0 : STD_LOGIC;
  signal g47_b1_n_0 : STD_LOGIC;
  signal g51_b7_n_0 : STD_LOGIC;
  signal g5_b0_n_0 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal text_ascii0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \text_ascii_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_17_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_18_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_20_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_21_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_22_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_23_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_24_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_25_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_26_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_27_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_28_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_29_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_30_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_31_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_32_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_33_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_34_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_35_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_36_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_37_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_38_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_39_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_40_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_41_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_42_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_43_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_44_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_45_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_46_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_47_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_48_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_49_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_50_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_51_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_52_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_53_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_54_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_55_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_56_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_57_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_58_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_59_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_60_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_61_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_62_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_63_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_64_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_65_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_66_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_67_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_68_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_69_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_70_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_71_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_72_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_73_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_74_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_75_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_76_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_77_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_78_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_79_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_80_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_81_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_82_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_83_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_84_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_85_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_86_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_87_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_88_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_89_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_90_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_91_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \text_ascii_carry__0_n_1\ : STD_LOGIC;
  signal \text_ascii_carry__0_n_2\ : STD_LOGIC;
  signal \text_ascii_carry__0_n_3\ : STD_LOGIC;
  signal text_ascii_carry_i_100_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_101_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_102_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_103_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_104_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_105_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_106_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_107_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_108_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_109_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_10_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_110_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_111_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_112_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_113_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_114_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_115_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_116_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_117_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_118_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_119_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_120_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_121_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_122_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_123_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_124_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_125_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_126_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_127_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_128_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_129_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_12_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_130_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_131_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_14_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_15_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_16_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_17_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_18_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_19_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_20_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_21_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_22_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_23_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_24_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_25_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_26_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_29_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_30_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_31_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_32_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_34_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_35_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_40_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_41_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_42_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_43_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_44_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_45_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_46_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_47_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_48_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_49_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_50_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_51_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_52_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_53_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_54_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_55_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_56_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_57_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_58_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_59_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_5_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_60_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_61_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_62_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_63_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_64_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_65_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_67_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_68_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_69_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_6_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_70_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_71_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_72_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_73_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_74_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_76_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_77_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_78_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_79_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_7_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_80_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_81_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_82_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_83_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_84_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_85_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_86_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_87_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_88_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_89_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_8_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_90_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_91_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_92_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_93_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_94_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_95_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_96_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_97_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_98_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_99_n_0 : STD_LOGIC;
  signal text_ascii_carry_i_9_n_0 : STD_LOGIC;
  signal text_ascii_carry_n_0 : STD_LOGIC;
  signal text_ascii_carry_n_1 : STD_LOGIC;
  signal text_ascii_carry_n_2 : STD_LOGIC;
  signal text_ascii_carry_n_3 : STD_LOGIC;
  signal \^v_count_reg[0]\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_256_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_262_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_264_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_289_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_311_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_33_n_1\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_33_n_2\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_33_n_3\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \vga_b[0]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal NLW_display_data_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_0_63_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1024_1087_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1024_1087_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1088_1151_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1088_1151_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1152_1215_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1152_1215_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1216_1279_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1216_1279_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1280_1343_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1280_1343_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_128_191_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1344_1407_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1344_1407_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1408_1471_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1408_1471_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1472_1535_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1472_1535_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1536_1599_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1536_1599_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1600_1663_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1600_1663_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1664_1727_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1664_1727_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1728_1791_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1728_1791_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1792_1855_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1792_1855_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1856_1919_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1856_1919_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1920_1983_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1920_1983_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_192_255_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1984_2047_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_1984_2047_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2048_2111_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2048_2111_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2048_2111_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2112_2175_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2112_2175_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2112_2175_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2176_2239_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2176_2239_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2176_2239_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2240_2303_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2240_2303_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2240_2303_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2304_2367_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2304_2367_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2304_2367_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2368_2431_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2368_2431_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2368_2431_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2432_2495_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2432_2495_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2432_2495_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2496_2559_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2496_2559_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2496_2559_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2560_2623_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2560_2623_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2560_2623_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_256_319_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2624_2687_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2624_2687_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2624_2687_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2688_2751_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2688_2751_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2688_2751_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2752_2815_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2752_2815_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2752_2815_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2816_2879_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2816_2879_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2816_2879_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2880_2943_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2880_2943_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2880_2943_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2944_3007_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2944_3007_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_2944_3007_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3008_3071_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3008_3071_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3008_3071_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3072_3135_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3072_3135_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3072_3135_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3136_3199_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3136_3199_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3136_3199_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3200_3263_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3200_3263_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3200_3263_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_320_383_6_7_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3264_3327_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3264_3327_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3264_3327_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3328_3391_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3328_3391_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3328_3391_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3392_3455_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3392_3455_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3392_3455_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3456_3519_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3456_3519_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3456_3519_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3520_3583_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3520_3583_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3520_3583_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3584_3647_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3584_3647_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3584_3647_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3648_3711_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3648_3711_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3648_3711_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3712_3775_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3712_3775_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3712_3775_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3776_3839_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3776_3839_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3776_3839_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3840_3903_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3840_3903_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3840_3903_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_384_447_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3904_3967_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3904_3967_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3904_3967_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3968_4031_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3968_4031_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_3968_4031_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_4032_4095_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_4032_4095_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_4032_4095_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_448_511_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_512_575_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_576_639_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_640_703_6_7_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_64_127_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_704_767_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_704_767_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_768_831_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_768_831_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_832_895_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_832_895_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_896_959_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_896_959_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_960_1023_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_display_data_reg_960_1023_6_7_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_text_ascii_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_vga_b[0]_INST_0_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vga_b[0]_INST_0_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of display_data_reg_0_63_0_2 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of display_data_reg_0_63_0_2 : label is "inst__0/vga_display/display_data_reg_0_63_0_2";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of display_data_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of display_data_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of display_data_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of display_data_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of display_data_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of display_data_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_0_63_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_0_63_3_5 : label is "inst__0/vga_display/display_data_reg_0_63_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of display_data_reg_0_63_3_5 : label is 63;
  attribute ram_offset of display_data_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_0_63_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_0_63_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_0_63_6_7 : label is "inst__0/vga_display/display_data_reg_0_63_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_0_63_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_0_63_6_7 : label is 0;
  attribute ram_addr_end of display_data_reg_0_63_6_7 : label is 63;
  attribute ram_offset of display_data_reg_0_63_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_0_63_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_0_63_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1024_1087_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1024_1087_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1024_1087_0_2 : label is "inst__0/vga_display/display_data_reg_1024_1087_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_1024_1087_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of display_data_reg_1024_1087_0_2 : label is 1087;
  attribute ram_offset of display_data_reg_1024_1087_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_1024_1087_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1024_1087_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1024_1087_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1024_1087_3_5 : label is "inst__0/vga_display/display_data_reg_1024_1087_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_1024_1087_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1024_1087_3_5 : label is 1024;
  attribute ram_addr_end of display_data_reg_1024_1087_3_5 : label is 1087;
  attribute ram_offset of display_data_reg_1024_1087_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_1024_1087_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_1024_1087_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1024_1087_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1024_1087_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1024_1087_6_7 : label is "inst__0/vga_display/display_data_reg_1024_1087_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_1024_1087_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1024_1087_6_7 : label is 1024;
  attribute ram_addr_end of display_data_reg_1024_1087_6_7 : label is 1087;
  attribute ram_offset of display_data_reg_1024_1087_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_1024_1087_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_1024_1087_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1088_1151_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1088_1151_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1088_1151_0_2 : label is "inst__0/vga_display/display_data_reg_1088_1151_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_1088_1151_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of display_data_reg_1088_1151_0_2 : label is 1151;
  attribute ram_offset of display_data_reg_1088_1151_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_1088_1151_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1088_1151_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1088_1151_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1088_1151_3_5 : label is "inst__0/vga_display/display_data_reg_1088_1151_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_1088_1151_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1088_1151_3_5 : label is 1088;
  attribute ram_addr_end of display_data_reg_1088_1151_3_5 : label is 1151;
  attribute ram_offset of display_data_reg_1088_1151_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_1088_1151_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_1088_1151_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1088_1151_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1088_1151_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1088_1151_6_7 : label is "inst__0/vga_display/display_data_reg_1088_1151_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_1088_1151_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1088_1151_6_7 : label is 1088;
  attribute ram_addr_end of display_data_reg_1088_1151_6_7 : label is 1151;
  attribute ram_offset of display_data_reg_1088_1151_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_1088_1151_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_1088_1151_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1152_1215_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1152_1215_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1152_1215_0_2 : label is "inst__0/vga_display/display_data_reg_1152_1215_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_1152_1215_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of display_data_reg_1152_1215_0_2 : label is 1215;
  attribute ram_offset of display_data_reg_1152_1215_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_1152_1215_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1152_1215_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1152_1215_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1152_1215_3_5 : label is "inst__0/vga_display/display_data_reg_1152_1215_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_1152_1215_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1152_1215_3_5 : label is 1152;
  attribute ram_addr_end of display_data_reg_1152_1215_3_5 : label is 1215;
  attribute ram_offset of display_data_reg_1152_1215_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_1152_1215_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_1152_1215_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1152_1215_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1152_1215_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1152_1215_6_7 : label is "inst__0/vga_display/display_data_reg_1152_1215_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_1152_1215_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1152_1215_6_7 : label is 1152;
  attribute ram_addr_end of display_data_reg_1152_1215_6_7 : label is 1215;
  attribute ram_offset of display_data_reg_1152_1215_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_1152_1215_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_1152_1215_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1216_1279_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1216_1279_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1216_1279_0_2 : label is "inst__0/vga_display/display_data_reg_1216_1279_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_1216_1279_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of display_data_reg_1216_1279_0_2 : label is 1279;
  attribute ram_offset of display_data_reg_1216_1279_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_1216_1279_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1216_1279_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1216_1279_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1216_1279_3_5 : label is "inst__0/vga_display/display_data_reg_1216_1279_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_1216_1279_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1216_1279_3_5 : label is 1216;
  attribute ram_addr_end of display_data_reg_1216_1279_3_5 : label is 1279;
  attribute ram_offset of display_data_reg_1216_1279_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_1216_1279_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_1216_1279_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1216_1279_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1216_1279_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1216_1279_6_7 : label is "inst__0/vga_display/display_data_reg_1216_1279_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_1216_1279_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1216_1279_6_7 : label is 1216;
  attribute ram_addr_end of display_data_reg_1216_1279_6_7 : label is 1279;
  attribute ram_offset of display_data_reg_1216_1279_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_1216_1279_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_1216_1279_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1280_1343_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1280_1343_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1280_1343_0_2 : label is "inst__0/vga_display/display_data_reg_1280_1343_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_1280_1343_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of display_data_reg_1280_1343_0_2 : label is 1343;
  attribute ram_offset of display_data_reg_1280_1343_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_1280_1343_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1280_1343_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1280_1343_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1280_1343_3_5 : label is "inst__0/vga_display/display_data_reg_1280_1343_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_1280_1343_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1280_1343_3_5 : label is 1280;
  attribute ram_addr_end of display_data_reg_1280_1343_3_5 : label is 1343;
  attribute ram_offset of display_data_reg_1280_1343_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_1280_1343_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_1280_1343_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1280_1343_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1280_1343_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1280_1343_6_7 : label is "inst__0/vga_display/display_data_reg_1280_1343_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_1280_1343_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1280_1343_6_7 : label is 1280;
  attribute ram_addr_end of display_data_reg_1280_1343_6_7 : label is 1343;
  attribute ram_offset of display_data_reg_1280_1343_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_1280_1343_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_1280_1343_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_128_191_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_128_191_0_2 : label is "inst__0/vga_display/display_data_reg_128_191_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of display_data_reg_128_191_0_2 : label is 191;
  attribute ram_offset of display_data_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_128_191_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_128_191_3_5 : label is "inst__0/vga_display/display_data_reg_128_191_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of display_data_reg_128_191_3_5 : label is 191;
  attribute ram_offset of display_data_reg_128_191_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_128_191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_128_191_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_128_191_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_128_191_6_7 : label is "inst__0/vga_display/display_data_reg_128_191_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_128_191_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_128_191_6_7 : label is 128;
  attribute ram_addr_end of display_data_reg_128_191_6_7 : label is 191;
  attribute ram_offset of display_data_reg_128_191_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_128_191_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_128_191_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1344_1407_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1344_1407_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1344_1407_0_2 : label is "inst__0/vga_display/display_data_reg_1344_1407_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_1344_1407_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of display_data_reg_1344_1407_0_2 : label is 1407;
  attribute ram_offset of display_data_reg_1344_1407_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_1344_1407_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1344_1407_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1344_1407_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1344_1407_3_5 : label is "inst__0/vga_display/display_data_reg_1344_1407_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_1344_1407_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1344_1407_3_5 : label is 1344;
  attribute ram_addr_end of display_data_reg_1344_1407_3_5 : label is 1407;
  attribute ram_offset of display_data_reg_1344_1407_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_1344_1407_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_1344_1407_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1344_1407_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1344_1407_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1344_1407_6_7 : label is "inst__0/vga_display/display_data_reg_1344_1407_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_1344_1407_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1344_1407_6_7 : label is 1344;
  attribute ram_addr_end of display_data_reg_1344_1407_6_7 : label is 1407;
  attribute ram_offset of display_data_reg_1344_1407_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_1344_1407_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_1344_1407_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1408_1471_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1408_1471_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1408_1471_0_2 : label is "inst__0/vga_display/display_data_reg_1408_1471_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_1408_1471_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of display_data_reg_1408_1471_0_2 : label is 1471;
  attribute ram_offset of display_data_reg_1408_1471_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_1408_1471_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1408_1471_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1408_1471_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1408_1471_3_5 : label is "inst__0/vga_display/display_data_reg_1408_1471_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_1408_1471_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1408_1471_3_5 : label is 1408;
  attribute ram_addr_end of display_data_reg_1408_1471_3_5 : label is 1471;
  attribute ram_offset of display_data_reg_1408_1471_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_1408_1471_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_1408_1471_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1408_1471_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1408_1471_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1408_1471_6_7 : label is "inst__0/vga_display/display_data_reg_1408_1471_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_1408_1471_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1408_1471_6_7 : label is 1408;
  attribute ram_addr_end of display_data_reg_1408_1471_6_7 : label is 1471;
  attribute ram_offset of display_data_reg_1408_1471_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_1408_1471_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_1408_1471_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1472_1535_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1472_1535_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1472_1535_0_2 : label is "inst__0/vga_display/display_data_reg_1472_1535_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_1472_1535_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of display_data_reg_1472_1535_0_2 : label is 1535;
  attribute ram_offset of display_data_reg_1472_1535_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_1472_1535_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1472_1535_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1472_1535_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1472_1535_3_5 : label is "inst__0/vga_display/display_data_reg_1472_1535_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_1472_1535_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1472_1535_3_5 : label is 1472;
  attribute ram_addr_end of display_data_reg_1472_1535_3_5 : label is 1535;
  attribute ram_offset of display_data_reg_1472_1535_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_1472_1535_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_1472_1535_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1472_1535_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1472_1535_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1472_1535_6_7 : label is "inst__0/vga_display/display_data_reg_1472_1535_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_1472_1535_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1472_1535_6_7 : label is 1472;
  attribute ram_addr_end of display_data_reg_1472_1535_6_7 : label is 1535;
  attribute ram_offset of display_data_reg_1472_1535_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_1472_1535_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_1472_1535_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1536_1599_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1536_1599_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1536_1599_0_2 : label is "inst__0/vga_display/display_data_reg_1536_1599_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_1536_1599_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of display_data_reg_1536_1599_0_2 : label is 1599;
  attribute ram_offset of display_data_reg_1536_1599_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_1536_1599_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1536_1599_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1536_1599_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1536_1599_3_5 : label is "inst__0/vga_display/display_data_reg_1536_1599_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_1536_1599_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1536_1599_3_5 : label is 1536;
  attribute ram_addr_end of display_data_reg_1536_1599_3_5 : label is 1599;
  attribute ram_offset of display_data_reg_1536_1599_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_1536_1599_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_1536_1599_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1536_1599_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1536_1599_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1536_1599_6_7 : label is "inst__0/vga_display/display_data_reg_1536_1599_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_1536_1599_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1536_1599_6_7 : label is 1536;
  attribute ram_addr_end of display_data_reg_1536_1599_6_7 : label is 1599;
  attribute ram_offset of display_data_reg_1536_1599_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_1536_1599_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_1536_1599_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1600_1663_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1600_1663_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1600_1663_0_2 : label is "inst__0/vga_display/display_data_reg_1600_1663_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_1600_1663_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of display_data_reg_1600_1663_0_2 : label is 1663;
  attribute ram_offset of display_data_reg_1600_1663_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_1600_1663_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1600_1663_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1600_1663_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1600_1663_3_5 : label is "inst__0/vga_display/display_data_reg_1600_1663_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_1600_1663_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1600_1663_3_5 : label is 1600;
  attribute ram_addr_end of display_data_reg_1600_1663_3_5 : label is 1663;
  attribute ram_offset of display_data_reg_1600_1663_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_1600_1663_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_1600_1663_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1600_1663_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1600_1663_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1600_1663_6_7 : label is "inst__0/vga_display/display_data_reg_1600_1663_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_1600_1663_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1600_1663_6_7 : label is 1600;
  attribute ram_addr_end of display_data_reg_1600_1663_6_7 : label is 1663;
  attribute ram_offset of display_data_reg_1600_1663_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_1600_1663_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_1600_1663_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1664_1727_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1664_1727_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1664_1727_0_2 : label is "inst__0/vga_display/display_data_reg_1664_1727_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_1664_1727_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of display_data_reg_1664_1727_0_2 : label is 1727;
  attribute ram_offset of display_data_reg_1664_1727_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_1664_1727_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1664_1727_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1664_1727_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1664_1727_3_5 : label is "inst__0/vga_display/display_data_reg_1664_1727_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_1664_1727_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1664_1727_3_5 : label is 1664;
  attribute ram_addr_end of display_data_reg_1664_1727_3_5 : label is 1727;
  attribute ram_offset of display_data_reg_1664_1727_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_1664_1727_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_1664_1727_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1664_1727_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1664_1727_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1664_1727_6_7 : label is "inst__0/vga_display/display_data_reg_1664_1727_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_1664_1727_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1664_1727_6_7 : label is 1664;
  attribute ram_addr_end of display_data_reg_1664_1727_6_7 : label is 1727;
  attribute ram_offset of display_data_reg_1664_1727_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_1664_1727_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_1664_1727_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1728_1791_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1728_1791_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1728_1791_0_2 : label is "inst__0/vga_display/display_data_reg_1728_1791_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_1728_1791_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of display_data_reg_1728_1791_0_2 : label is 1791;
  attribute ram_offset of display_data_reg_1728_1791_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_1728_1791_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1728_1791_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1728_1791_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1728_1791_3_5 : label is "inst__0/vga_display/display_data_reg_1728_1791_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_1728_1791_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1728_1791_3_5 : label is 1728;
  attribute ram_addr_end of display_data_reg_1728_1791_3_5 : label is 1791;
  attribute ram_offset of display_data_reg_1728_1791_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_1728_1791_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_1728_1791_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1728_1791_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1728_1791_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1728_1791_6_7 : label is "inst__0/vga_display/display_data_reg_1728_1791_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_1728_1791_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1728_1791_6_7 : label is 1728;
  attribute ram_addr_end of display_data_reg_1728_1791_6_7 : label is 1791;
  attribute ram_offset of display_data_reg_1728_1791_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_1728_1791_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_1728_1791_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1792_1855_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1792_1855_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1792_1855_0_2 : label is "inst__0/vga_display/display_data_reg_1792_1855_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_1792_1855_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of display_data_reg_1792_1855_0_2 : label is 1855;
  attribute ram_offset of display_data_reg_1792_1855_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_1792_1855_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1792_1855_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1792_1855_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1792_1855_3_5 : label is "inst__0/vga_display/display_data_reg_1792_1855_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_1792_1855_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1792_1855_3_5 : label is 1792;
  attribute ram_addr_end of display_data_reg_1792_1855_3_5 : label is 1855;
  attribute ram_offset of display_data_reg_1792_1855_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_1792_1855_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_1792_1855_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1792_1855_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1792_1855_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1792_1855_6_7 : label is "inst__0/vga_display/display_data_reg_1792_1855_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_1792_1855_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1792_1855_6_7 : label is 1792;
  attribute ram_addr_end of display_data_reg_1792_1855_6_7 : label is 1855;
  attribute ram_offset of display_data_reg_1792_1855_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_1792_1855_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_1792_1855_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1856_1919_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1856_1919_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1856_1919_0_2 : label is "inst__0/vga_display/display_data_reg_1856_1919_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_1856_1919_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of display_data_reg_1856_1919_0_2 : label is 1919;
  attribute ram_offset of display_data_reg_1856_1919_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_1856_1919_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1856_1919_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1856_1919_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1856_1919_3_5 : label is "inst__0/vga_display/display_data_reg_1856_1919_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_1856_1919_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1856_1919_3_5 : label is 1856;
  attribute ram_addr_end of display_data_reg_1856_1919_3_5 : label is 1919;
  attribute ram_offset of display_data_reg_1856_1919_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_1856_1919_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_1856_1919_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1856_1919_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1856_1919_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1856_1919_6_7 : label is "inst__0/vga_display/display_data_reg_1856_1919_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_1856_1919_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1856_1919_6_7 : label is 1856;
  attribute ram_addr_end of display_data_reg_1856_1919_6_7 : label is 1919;
  attribute ram_offset of display_data_reg_1856_1919_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_1856_1919_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_1856_1919_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1920_1983_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1920_1983_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1920_1983_0_2 : label is "inst__0/vga_display/display_data_reg_1920_1983_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_1920_1983_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of display_data_reg_1920_1983_0_2 : label is 1983;
  attribute ram_offset of display_data_reg_1920_1983_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_1920_1983_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1920_1983_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1920_1983_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1920_1983_3_5 : label is "inst__0/vga_display/display_data_reg_1920_1983_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_1920_1983_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1920_1983_3_5 : label is 1920;
  attribute ram_addr_end of display_data_reg_1920_1983_3_5 : label is 1983;
  attribute ram_offset of display_data_reg_1920_1983_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_1920_1983_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_1920_1983_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1920_1983_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1920_1983_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1920_1983_6_7 : label is "inst__0/vga_display/display_data_reg_1920_1983_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_1920_1983_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1920_1983_6_7 : label is 1920;
  attribute ram_addr_end of display_data_reg_1920_1983_6_7 : label is 1983;
  attribute ram_offset of display_data_reg_1920_1983_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_1920_1983_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_1920_1983_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_192_255_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_192_255_0_2 : label is "inst__0/vga_display/display_data_reg_192_255_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of display_data_reg_192_255_0_2 : label is 255;
  attribute ram_offset of display_data_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_192_255_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_192_255_3_5 : label is "inst__0/vga_display/display_data_reg_192_255_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of display_data_reg_192_255_3_5 : label is 255;
  attribute ram_offset of display_data_reg_192_255_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_192_255_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_192_255_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_192_255_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_192_255_6_7 : label is "inst__0/vga_display/display_data_reg_192_255_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_192_255_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_192_255_6_7 : label is 192;
  attribute ram_addr_end of display_data_reg_192_255_6_7 : label is 255;
  attribute ram_offset of display_data_reg_192_255_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_192_255_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_192_255_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1984_2047_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1984_2047_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1984_2047_0_2 : label is "inst__0/vga_display/display_data_reg_1984_2047_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_1984_2047_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of display_data_reg_1984_2047_0_2 : label is 2047;
  attribute ram_offset of display_data_reg_1984_2047_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_1984_2047_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1984_2047_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1984_2047_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1984_2047_3_5 : label is "inst__0/vga_display/display_data_reg_1984_2047_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_1984_2047_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1984_2047_3_5 : label is 1984;
  attribute ram_addr_end of display_data_reg_1984_2047_3_5 : label is 2047;
  attribute ram_offset of display_data_reg_1984_2047_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_1984_2047_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_1984_2047_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_1984_2047_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_1984_2047_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_1984_2047_6_7 : label is "inst__0/vga_display/display_data_reg_1984_2047_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_1984_2047_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_1984_2047_6_7 : label is 1984;
  attribute ram_addr_end of display_data_reg_1984_2047_6_7 : label is 2047;
  attribute ram_offset of display_data_reg_1984_2047_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_1984_2047_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_1984_2047_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2048_2111_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2048_2111_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2048_2111_0_2 : label is "inst__0/vga_display/display_data_reg_2048_2111_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_2048_2111_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2048_2111_0_2 : label is 2048;
  attribute ram_addr_end of display_data_reg_2048_2111_0_2 : label is 2111;
  attribute ram_offset of display_data_reg_2048_2111_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_2048_2111_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_2048_2111_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2048_2111_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2048_2111_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2048_2111_3_5 : label is "inst__0/vga_display/display_data_reg_2048_2111_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_2048_2111_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2048_2111_3_5 : label is 2048;
  attribute ram_addr_end of display_data_reg_2048_2111_3_5 : label is 2111;
  attribute ram_offset of display_data_reg_2048_2111_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_2048_2111_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_2048_2111_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2048_2111_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2048_2111_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2048_2111_6_7 : label is "inst__0/vga_display/display_data_reg_2048_2111_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_2048_2111_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2048_2111_6_7 : label is 2048;
  attribute ram_addr_end of display_data_reg_2048_2111_6_7 : label is 2111;
  attribute ram_offset of display_data_reg_2048_2111_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_2048_2111_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_2048_2111_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2112_2175_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2112_2175_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2112_2175_0_2 : label is "inst__0/vga_display/display_data_reg_2112_2175_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_2112_2175_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2112_2175_0_2 : label is 2112;
  attribute ram_addr_end of display_data_reg_2112_2175_0_2 : label is 2175;
  attribute ram_offset of display_data_reg_2112_2175_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_2112_2175_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_2112_2175_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2112_2175_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2112_2175_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2112_2175_3_5 : label is "inst__0/vga_display/display_data_reg_2112_2175_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_2112_2175_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2112_2175_3_5 : label is 2112;
  attribute ram_addr_end of display_data_reg_2112_2175_3_5 : label is 2175;
  attribute ram_offset of display_data_reg_2112_2175_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_2112_2175_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_2112_2175_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2112_2175_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2112_2175_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2112_2175_6_7 : label is "inst__0/vga_display/display_data_reg_2112_2175_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_2112_2175_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2112_2175_6_7 : label is 2112;
  attribute ram_addr_end of display_data_reg_2112_2175_6_7 : label is 2175;
  attribute ram_offset of display_data_reg_2112_2175_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_2112_2175_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_2112_2175_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2176_2239_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2176_2239_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2176_2239_0_2 : label is "inst__0/vga_display/display_data_reg_2176_2239_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_2176_2239_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2176_2239_0_2 : label is 2176;
  attribute ram_addr_end of display_data_reg_2176_2239_0_2 : label is 2239;
  attribute ram_offset of display_data_reg_2176_2239_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_2176_2239_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_2176_2239_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2176_2239_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2176_2239_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2176_2239_3_5 : label is "inst__0/vga_display/display_data_reg_2176_2239_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_2176_2239_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2176_2239_3_5 : label is 2176;
  attribute ram_addr_end of display_data_reg_2176_2239_3_5 : label is 2239;
  attribute ram_offset of display_data_reg_2176_2239_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_2176_2239_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_2176_2239_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2176_2239_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2176_2239_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2176_2239_6_7 : label is "inst__0/vga_display/display_data_reg_2176_2239_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_2176_2239_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2176_2239_6_7 : label is 2176;
  attribute ram_addr_end of display_data_reg_2176_2239_6_7 : label is 2239;
  attribute ram_offset of display_data_reg_2176_2239_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_2176_2239_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_2176_2239_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2240_2303_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2240_2303_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2240_2303_0_2 : label is "inst__0/vga_display/display_data_reg_2240_2303_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_2240_2303_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2240_2303_0_2 : label is 2240;
  attribute ram_addr_end of display_data_reg_2240_2303_0_2 : label is 2303;
  attribute ram_offset of display_data_reg_2240_2303_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_2240_2303_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_2240_2303_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2240_2303_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2240_2303_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2240_2303_3_5 : label is "inst__0/vga_display/display_data_reg_2240_2303_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_2240_2303_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2240_2303_3_5 : label is 2240;
  attribute ram_addr_end of display_data_reg_2240_2303_3_5 : label is 2303;
  attribute ram_offset of display_data_reg_2240_2303_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_2240_2303_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_2240_2303_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2240_2303_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2240_2303_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2240_2303_6_7 : label is "inst__0/vga_display/display_data_reg_2240_2303_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_2240_2303_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2240_2303_6_7 : label is 2240;
  attribute ram_addr_end of display_data_reg_2240_2303_6_7 : label is 2303;
  attribute ram_offset of display_data_reg_2240_2303_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_2240_2303_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_2240_2303_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2304_2367_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2304_2367_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2304_2367_0_2 : label is "inst__0/vga_display/display_data_reg_2304_2367_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_2304_2367_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2304_2367_0_2 : label is 2304;
  attribute ram_addr_end of display_data_reg_2304_2367_0_2 : label is 2367;
  attribute ram_offset of display_data_reg_2304_2367_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_2304_2367_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_2304_2367_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2304_2367_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2304_2367_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2304_2367_3_5 : label is "inst__0/vga_display/display_data_reg_2304_2367_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_2304_2367_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2304_2367_3_5 : label is 2304;
  attribute ram_addr_end of display_data_reg_2304_2367_3_5 : label is 2367;
  attribute ram_offset of display_data_reg_2304_2367_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_2304_2367_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_2304_2367_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2304_2367_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2304_2367_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2304_2367_6_7 : label is "inst__0/vga_display/display_data_reg_2304_2367_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_2304_2367_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2304_2367_6_7 : label is 2304;
  attribute ram_addr_end of display_data_reg_2304_2367_6_7 : label is 2367;
  attribute ram_offset of display_data_reg_2304_2367_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_2304_2367_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_2304_2367_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2368_2431_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2368_2431_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2368_2431_0_2 : label is "inst__0/vga_display/display_data_reg_2368_2431_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_2368_2431_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2368_2431_0_2 : label is 2368;
  attribute ram_addr_end of display_data_reg_2368_2431_0_2 : label is 2431;
  attribute ram_offset of display_data_reg_2368_2431_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_2368_2431_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_2368_2431_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2368_2431_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2368_2431_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2368_2431_3_5 : label is "inst__0/vga_display/display_data_reg_2368_2431_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_2368_2431_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2368_2431_3_5 : label is 2368;
  attribute ram_addr_end of display_data_reg_2368_2431_3_5 : label is 2431;
  attribute ram_offset of display_data_reg_2368_2431_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_2368_2431_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_2368_2431_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2368_2431_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2368_2431_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2368_2431_6_7 : label is "inst__0/vga_display/display_data_reg_2368_2431_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_2368_2431_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2368_2431_6_7 : label is 2368;
  attribute ram_addr_end of display_data_reg_2368_2431_6_7 : label is 2431;
  attribute ram_offset of display_data_reg_2368_2431_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_2368_2431_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_2368_2431_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2432_2495_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2432_2495_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2432_2495_0_2 : label is "inst__0/vga_display/display_data_reg_2432_2495_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_2432_2495_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2432_2495_0_2 : label is 2432;
  attribute ram_addr_end of display_data_reg_2432_2495_0_2 : label is 2495;
  attribute ram_offset of display_data_reg_2432_2495_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_2432_2495_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_2432_2495_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2432_2495_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2432_2495_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2432_2495_3_5 : label is "inst__0/vga_display/display_data_reg_2432_2495_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_2432_2495_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2432_2495_3_5 : label is 2432;
  attribute ram_addr_end of display_data_reg_2432_2495_3_5 : label is 2495;
  attribute ram_offset of display_data_reg_2432_2495_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_2432_2495_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_2432_2495_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2432_2495_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2432_2495_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2432_2495_6_7 : label is "inst__0/vga_display/display_data_reg_2432_2495_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_2432_2495_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2432_2495_6_7 : label is 2432;
  attribute ram_addr_end of display_data_reg_2432_2495_6_7 : label is 2495;
  attribute ram_offset of display_data_reg_2432_2495_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_2432_2495_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_2432_2495_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2496_2559_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2496_2559_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2496_2559_0_2 : label is "inst__0/vga_display/display_data_reg_2496_2559_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_2496_2559_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2496_2559_0_2 : label is 2496;
  attribute ram_addr_end of display_data_reg_2496_2559_0_2 : label is 2559;
  attribute ram_offset of display_data_reg_2496_2559_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_2496_2559_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_2496_2559_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2496_2559_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2496_2559_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2496_2559_3_5 : label is "inst__0/vga_display/display_data_reg_2496_2559_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_2496_2559_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2496_2559_3_5 : label is 2496;
  attribute ram_addr_end of display_data_reg_2496_2559_3_5 : label is 2559;
  attribute ram_offset of display_data_reg_2496_2559_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_2496_2559_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_2496_2559_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2496_2559_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2496_2559_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2496_2559_6_7 : label is "inst__0/vga_display/display_data_reg_2496_2559_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_2496_2559_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2496_2559_6_7 : label is 2496;
  attribute ram_addr_end of display_data_reg_2496_2559_6_7 : label is 2559;
  attribute ram_offset of display_data_reg_2496_2559_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_2496_2559_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_2496_2559_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2560_2623_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2560_2623_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2560_2623_0_2 : label is "inst__0/vga_display/display_data_reg_2560_2623_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_2560_2623_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2560_2623_0_2 : label is 2560;
  attribute ram_addr_end of display_data_reg_2560_2623_0_2 : label is 2623;
  attribute ram_offset of display_data_reg_2560_2623_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_2560_2623_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_2560_2623_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2560_2623_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2560_2623_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2560_2623_3_5 : label is "inst__0/vga_display/display_data_reg_2560_2623_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_2560_2623_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2560_2623_3_5 : label is 2560;
  attribute ram_addr_end of display_data_reg_2560_2623_3_5 : label is 2623;
  attribute ram_offset of display_data_reg_2560_2623_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_2560_2623_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_2560_2623_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2560_2623_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2560_2623_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2560_2623_6_7 : label is "inst__0/vga_display/display_data_reg_2560_2623_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_2560_2623_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2560_2623_6_7 : label is 2560;
  attribute ram_addr_end of display_data_reg_2560_2623_6_7 : label is 2623;
  attribute ram_offset of display_data_reg_2560_2623_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_2560_2623_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_2560_2623_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_256_319_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_256_319_0_2 : label is "inst__0/vga_display/display_data_reg_256_319_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_256_319_0_2 : label is 256;
  attribute ram_addr_end of display_data_reg_256_319_0_2 : label is 319;
  attribute ram_offset of display_data_reg_256_319_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_256_319_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_256_319_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_256_319_3_5 : label is "inst__0/vga_display/display_data_reg_256_319_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_256_319_3_5 : label is 256;
  attribute ram_addr_end of display_data_reg_256_319_3_5 : label is 319;
  attribute ram_offset of display_data_reg_256_319_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_256_319_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_256_319_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_256_319_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_256_319_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_256_319_6_7 : label is "inst__0/vga_display/display_data_reg_256_319_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_256_319_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_256_319_6_7 : label is 256;
  attribute ram_addr_end of display_data_reg_256_319_6_7 : label is 319;
  attribute ram_offset of display_data_reg_256_319_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_256_319_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_256_319_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2624_2687_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2624_2687_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2624_2687_0_2 : label is "inst__0/vga_display/display_data_reg_2624_2687_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_2624_2687_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2624_2687_0_2 : label is 2624;
  attribute ram_addr_end of display_data_reg_2624_2687_0_2 : label is 2687;
  attribute ram_offset of display_data_reg_2624_2687_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_2624_2687_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_2624_2687_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2624_2687_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2624_2687_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2624_2687_3_5 : label is "inst__0/vga_display/display_data_reg_2624_2687_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_2624_2687_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2624_2687_3_5 : label is 2624;
  attribute ram_addr_end of display_data_reg_2624_2687_3_5 : label is 2687;
  attribute ram_offset of display_data_reg_2624_2687_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_2624_2687_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_2624_2687_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2624_2687_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2624_2687_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2624_2687_6_7 : label is "inst__0/vga_display/display_data_reg_2624_2687_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_2624_2687_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2624_2687_6_7 : label is 2624;
  attribute ram_addr_end of display_data_reg_2624_2687_6_7 : label is 2687;
  attribute ram_offset of display_data_reg_2624_2687_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_2624_2687_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_2624_2687_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2688_2751_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2688_2751_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2688_2751_0_2 : label is "inst__0/vga_display/display_data_reg_2688_2751_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_2688_2751_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2688_2751_0_2 : label is 2688;
  attribute ram_addr_end of display_data_reg_2688_2751_0_2 : label is 2751;
  attribute ram_offset of display_data_reg_2688_2751_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_2688_2751_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_2688_2751_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2688_2751_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2688_2751_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2688_2751_3_5 : label is "inst__0/vga_display/display_data_reg_2688_2751_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_2688_2751_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2688_2751_3_5 : label is 2688;
  attribute ram_addr_end of display_data_reg_2688_2751_3_5 : label is 2751;
  attribute ram_offset of display_data_reg_2688_2751_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_2688_2751_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_2688_2751_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2688_2751_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2688_2751_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2688_2751_6_7 : label is "inst__0/vga_display/display_data_reg_2688_2751_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_2688_2751_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2688_2751_6_7 : label is 2688;
  attribute ram_addr_end of display_data_reg_2688_2751_6_7 : label is 2751;
  attribute ram_offset of display_data_reg_2688_2751_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_2688_2751_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_2688_2751_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2752_2815_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2752_2815_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2752_2815_0_2 : label is "inst__0/vga_display/display_data_reg_2752_2815_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_2752_2815_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2752_2815_0_2 : label is 2752;
  attribute ram_addr_end of display_data_reg_2752_2815_0_2 : label is 2815;
  attribute ram_offset of display_data_reg_2752_2815_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_2752_2815_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_2752_2815_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2752_2815_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2752_2815_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2752_2815_3_5 : label is "inst__0/vga_display/display_data_reg_2752_2815_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_2752_2815_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2752_2815_3_5 : label is 2752;
  attribute ram_addr_end of display_data_reg_2752_2815_3_5 : label is 2815;
  attribute ram_offset of display_data_reg_2752_2815_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_2752_2815_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_2752_2815_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2752_2815_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2752_2815_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2752_2815_6_7 : label is "inst__0/vga_display/display_data_reg_2752_2815_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_2752_2815_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2752_2815_6_7 : label is 2752;
  attribute ram_addr_end of display_data_reg_2752_2815_6_7 : label is 2815;
  attribute ram_offset of display_data_reg_2752_2815_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_2752_2815_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_2752_2815_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2816_2879_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2816_2879_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2816_2879_0_2 : label is "inst__0/vga_display/display_data_reg_2816_2879_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_2816_2879_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2816_2879_0_2 : label is 2816;
  attribute ram_addr_end of display_data_reg_2816_2879_0_2 : label is 2879;
  attribute ram_offset of display_data_reg_2816_2879_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_2816_2879_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_2816_2879_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2816_2879_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2816_2879_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2816_2879_3_5 : label is "inst__0/vga_display/display_data_reg_2816_2879_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_2816_2879_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2816_2879_3_5 : label is 2816;
  attribute ram_addr_end of display_data_reg_2816_2879_3_5 : label is 2879;
  attribute ram_offset of display_data_reg_2816_2879_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_2816_2879_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_2816_2879_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2816_2879_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2816_2879_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2816_2879_6_7 : label is "inst__0/vga_display/display_data_reg_2816_2879_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_2816_2879_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2816_2879_6_7 : label is 2816;
  attribute ram_addr_end of display_data_reg_2816_2879_6_7 : label is 2879;
  attribute ram_offset of display_data_reg_2816_2879_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_2816_2879_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_2816_2879_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2880_2943_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2880_2943_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2880_2943_0_2 : label is "inst__0/vga_display/display_data_reg_2880_2943_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_2880_2943_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2880_2943_0_2 : label is 2880;
  attribute ram_addr_end of display_data_reg_2880_2943_0_2 : label is 2943;
  attribute ram_offset of display_data_reg_2880_2943_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_2880_2943_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_2880_2943_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2880_2943_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2880_2943_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2880_2943_3_5 : label is "inst__0/vga_display/display_data_reg_2880_2943_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_2880_2943_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2880_2943_3_5 : label is 2880;
  attribute ram_addr_end of display_data_reg_2880_2943_3_5 : label is 2943;
  attribute ram_offset of display_data_reg_2880_2943_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_2880_2943_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_2880_2943_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2880_2943_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2880_2943_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2880_2943_6_7 : label is "inst__0/vga_display/display_data_reg_2880_2943_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_2880_2943_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2880_2943_6_7 : label is 2880;
  attribute ram_addr_end of display_data_reg_2880_2943_6_7 : label is 2943;
  attribute ram_offset of display_data_reg_2880_2943_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_2880_2943_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_2880_2943_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2944_3007_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2944_3007_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2944_3007_0_2 : label is "inst__0/vga_display/display_data_reg_2944_3007_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_2944_3007_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2944_3007_0_2 : label is 2944;
  attribute ram_addr_end of display_data_reg_2944_3007_0_2 : label is 3007;
  attribute ram_offset of display_data_reg_2944_3007_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_2944_3007_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_2944_3007_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2944_3007_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2944_3007_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2944_3007_3_5 : label is "inst__0/vga_display/display_data_reg_2944_3007_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_2944_3007_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2944_3007_3_5 : label is 2944;
  attribute ram_addr_end of display_data_reg_2944_3007_3_5 : label is 3007;
  attribute ram_offset of display_data_reg_2944_3007_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_2944_3007_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_2944_3007_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_2944_3007_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_2944_3007_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_2944_3007_6_7 : label is "inst__0/vga_display/display_data_reg_2944_3007_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_2944_3007_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_2944_3007_6_7 : label is 2944;
  attribute ram_addr_end of display_data_reg_2944_3007_6_7 : label is 3007;
  attribute ram_offset of display_data_reg_2944_3007_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_2944_3007_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_2944_3007_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3008_3071_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3008_3071_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3008_3071_0_2 : label is "inst__0/vga_display/display_data_reg_3008_3071_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_3008_3071_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3008_3071_0_2 : label is 3008;
  attribute ram_addr_end of display_data_reg_3008_3071_0_2 : label is 3071;
  attribute ram_offset of display_data_reg_3008_3071_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_3008_3071_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_3008_3071_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3008_3071_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3008_3071_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3008_3071_3_5 : label is "inst__0/vga_display/display_data_reg_3008_3071_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_3008_3071_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3008_3071_3_5 : label is 3008;
  attribute ram_addr_end of display_data_reg_3008_3071_3_5 : label is 3071;
  attribute ram_offset of display_data_reg_3008_3071_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_3008_3071_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_3008_3071_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3008_3071_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3008_3071_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3008_3071_6_7 : label is "inst__0/vga_display/display_data_reg_3008_3071_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_3008_3071_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3008_3071_6_7 : label is 3008;
  attribute ram_addr_end of display_data_reg_3008_3071_6_7 : label is 3071;
  attribute ram_offset of display_data_reg_3008_3071_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_3008_3071_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_3008_3071_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3072_3135_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3072_3135_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3072_3135_0_2 : label is "inst__0/vga_display/display_data_reg_3072_3135_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_3072_3135_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3072_3135_0_2 : label is 3072;
  attribute ram_addr_end of display_data_reg_3072_3135_0_2 : label is 3135;
  attribute ram_offset of display_data_reg_3072_3135_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_3072_3135_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_3072_3135_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3072_3135_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3072_3135_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3072_3135_3_5 : label is "inst__0/vga_display/display_data_reg_3072_3135_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_3072_3135_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3072_3135_3_5 : label is 3072;
  attribute ram_addr_end of display_data_reg_3072_3135_3_5 : label is 3135;
  attribute ram_offset of display_data_reg_3072_3135_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_3072_3135_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_3072_3135_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3072_3135_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3072_3135_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3072_3135_6_7 : label is "inst__0/vga_display/display_data_reg_3072_3135_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_3072_3135_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3072_3135_6_7 : label is 3072;
  attribute ram_addr_end of display_data_reg_3072_3135_6_7 : label is 3135;
  attribute ram_offset of display_data_reg_3072_3135_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_3072_3135_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_3072_3135_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3136_3199_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3136_3199_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3136_3199_0_2 : label is "inst__0/vga_display/display_data_reg_3136_3199_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_3136_3199_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3136_3199_0_2 : label is 3136;
  attribute ram_addr_end of display_data_reg_3136_3199_0_2 : label is 3199;
  attribute ram_offset of display_data_reg_3136_3199_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_3136_3199_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_3136_3199_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3136_3199_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3136_3199_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3136_3199_3_5 : label is "inst__0/vga_display/display_data_reg_3136_3199_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_3136_3199_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3136_3199_3_5 : label is 3136;
  attribute ram_addr_end of display_data_reg_3136_3199_3_5 : label is 3199;
  attribute ram_offset of display_data_reg_3136_3199_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_3136_3199_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_3136_3199_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3136_3199_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3136_3199_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3136_3199_6_7 : label is "inst__0/vga_display/display_data_reg_3136_3199_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_3136_3199_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3136_3199_6_7 : label is 3136;
  attribute ram_addr_end of display_data_reg_3136_3199_6_7 : label is 3199;
  attribute ram_offset of display_data_reg_3136_3199_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_3136_3199_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_3136_3199_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3200_3263_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3200_3263_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3200_3263_0_2 : label is "inst__0/vga_display/display_data_reg_3200_3263_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_3200_3263_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3200_3263_0_2 : label is 3200;
  attribute ram_addr_end of display_data_reg_3200_3263_0_2 : label is 3263;
  attribute ram_offset of display_data_reg_3200_3263_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_3200_3263_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_3200_3263_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3200_3263_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3200_3263_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3200_3263_3_5 : label is "inst__0/vga_display/display_data_reg_3200_3263_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_3200_3263_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3200_3263_3_5 : label is 3200;
  attribute ram_addr_end of display_data_reg_3200_3263_3_5 : label is 3263;
  attribute ram_offset of display_data_reg_3200_3263_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_3200_3263_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_3200_3263_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3200_3263_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3200_3263_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3200_3263_6_7 : label is "inst__0/vga_display/display_data_reg_3200_3263_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_3200_3263_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3200_3263_6_7 : label is 3200;
  attribute ram_addr_end of display_data_reg_3200_3263_6_7 : label is 3263;
  attribute ram_offset of display_data_reg_3200_3263_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_3200_3263_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_3200_3263_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_320_383_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_320_383_0_2 : label is "inst__0/vga_display/display_data_reg_320_383_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_320_383_0_2 : label is 320;
  attribute ram_addr_end of display_data_reg_320_383_0_2 : label is 383;
  attribute ram_offset of display_data_reg_320_383_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_320_383_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_320_383_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_320_383_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_320_383_6_7 : label is "inst__0/vga_display/display_data_reg_320_383_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_320_383_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_320_383_6_7 : label is 320;
  attribute ram_addr_end of display_data_reg_320_383_6_7 : label is 383;
  attribute ram_offset of display_data_reg_320_383_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_320_383_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_320_383_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3264_3327_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3264_3327_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3264_3327_0_2 : label is "inst__0/vga_display/display_data_reg_3264_3327_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_3264_3327_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3264_3327_0_2 : label is 3264;
  attribute ram_addr_end of display_data_reg_3264_3327_0_2 : label is 3327;
  attribute ram_offset of display_data_reg_3264_3327_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_3264_3327_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_3264_3327_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3264_3327_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3264_3327_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3264_3327_3_5 : label is "inst__0/vga_display/display_data_reg_3264_3327_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_3264_3327_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3264_3327_3_5 : label is 3264;
  attribute ram_addr_end of display_data_reg_3264_3327_3_5 : label is 3327;
  attribute ram_offset of display_data_reg_3264_3327_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_3264_3327_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_3264_3327_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3264_3327_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3264_3327_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3264_3327_6_7 : label is "inst__0/vga_display/display_data_reg_3264_3327_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_3264_3327_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3264_3327_6_7 : label is 3264;
  attribute ram_addr_end of display_data_reg_3264_3327_6_7 : label is 3327;
  attribute ram_offset of display_data_reg_3264_3327_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_3264_3327_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_3264_3327_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3328_3391_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3328_3391_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3328_3391_0_2 : label is "inst__0/vga_display/display_data_reg_3328_3391_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_3328_3391_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3328_3391_0_2 : label is 3328;
  attribute ram_addr_end of display_data_reg_3328_3391_0_2 : label is 3391;
  attribute ram_offset of display_data_reg_3328_3391_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_3328_3391_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_3328_3391_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3328_3391_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3328_3391_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3328_3391_3_5 : label is "inst__0/vga_display/display_data_reg_3328_3391_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_3328_3391_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3328_3391_3_5 : label is 3328;
  attribute ram_addr_end of display_data_reg_3328_3391_3_5 : label is 3391;
  attribute ram_offset of display_data_reg_3328_3391_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_3328_3391_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_3328_3391_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3328_3391_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3328_3391_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3328_3391_6_7 : label is "inst__0/vga_display/display_data_reg_3328_3391_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_3328_3391_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3328_3391_6_7 : label is 3328;
  attribute ram_addr_end of display_data_reg_3328_3391_6_7 : label is 3391;
  attribute ram_offset of display_data_reg_3328_3391_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_3328_3391_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_3328_3391_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3392_3455_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3392_3455_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3392_3455_0_2 : label is "inst__0/vga_display/display_data_reg_3392_3455_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_3392_3455_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3392_3455_0_2 : label is 3392;
  attribute ram_addr_end of display_data_reg_3392_3455_0_2 : label is 3455;
  attribute ram_offset of display_data_reg_3392_3455_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_3392_3455_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_3392_3455_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3392_3455_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3392_3455_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3392_3455_3_5 : label is "inst__0/vga_display/display_data_reg_3392_3455_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_3392_3455_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3392_3455_3_5 : label is 3392;
  attribute ram_addr_end of display_data_reg_3392_3455_3_5 : label is 3455;
  attribute ram_offset of display_data_reg_3392_3455_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_3392_3455_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_3392_3455_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3392_3455_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3392_3455_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3392_3455_6_7 : label is "inst__0/vga_display/display_data_reg_3392_3455_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_3392_3455_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3392_3455_6_7 : label is 3392;
  attribute ram_addr_end of display_data_reg_3392_3455_6_7 : label is 3455;
  attribute ram_offset of display_data_reg_3392_3455_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_3392_3455_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_3392_3455_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3456_3519_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3456_3519_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3456_3519_0_2 : label is "inst__0/vga_display/display_data_reg_3456_3519_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_3456_3519_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3456_3519_0_2 : label is 3456;
  attribute ram_addr_end of display_data_reg_3456_3519_0_2 : label is 3519;
  attribute ram_offset of display_data_reg_3456_3519_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_3456_3519_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_3456_3519_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3456_3519_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3456_3519_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3456_3519_3_5 : label is "inst__0/vga_display/display_data_reg_3456_3519_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_3456_3519_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3456_3519_3_5 : label is 3456;
  attribute ram_addr_end of display_data_reg_3456_3519_3_5 : label is 3519;
  attribute ram_offset of display_data_reg_3456_3519_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_3456_3519_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_3456_3519_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3456_3519_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3456_3519_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3456_3519_6_7 : label is "inst__0/vga_display/display_data_reg_3456_3519_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_3456_3519_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3456_3519_6_7 : label is 3456;
  attribute ram_addr_end of display_data_reg_3456_3519_6_7 : label is 3519;
  attribute ram_offset of display_data_reg_3456_3519_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_3456_3519_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_3456_3519_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3520_3583_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3520_3583_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3520_3583_0_2 : label is "inst__0/vga_display/display_data_reg_3520_3583_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_3520_3583_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3520_3583_0_2 : label is 3520;
  attribute ram_addr_end of display_data_reg_3520_3583_0_2 : label is 3583;
  attribute ram_offset of display_data_reg_3520_3583_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_3520_3583_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_3520_3583_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3520_3583_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3520_3583_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3520_3583_3_5 : label is "inst__0/vga_display/display_data_reg_3520_3583_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_3520_3583_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3520_3583_3_5 : label is 3520;
  attribute ram_addr_end of display_data_reg_3520_3583_3_5 : label is 3583;
  attribute ram_offset of display_data_reg_3520_3583_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_3520_3583_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_3520_3583_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3520_3583_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3520_3583_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3520_3583_6_7 : label is "inst__0/vga_display/display_data_reg_3520_3583_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_3520_3583_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3520_3583_6_7 : label is 3520;
  attribute ram_addr_end of display_data_reg_3520_3583_6_7 : label is 3583;
  attribute ram_offset of display_data_reg_3520_3583_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_3520_3583_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_3520_3583_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3584_3647_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3584_3647_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3584_3647_0_2 : label is "inst__0/vga_display/display_data_reg_3584_3647_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_3584_3647_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3584_3647_0_2 : label is 3584;
  attribute ram_addr_end of display_data_reg_3584_3647_0_2 : label is 3647;
  attribute ram_offset of display_data_reg_3584_3647_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_3584_3647_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_3584_3647_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3584_3647_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3584_3647_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3584_3647_3_5 : label is "inst__0/vga_display/display_data_reg_3584_3647_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_3584_3647_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3584_3647_3_5 : label is 3584;
  attribute ram_addr_end of display_data_reg_3584_3647_3_5 : label is 3647;
  attribute ram_offset of display_data_reg_3584_3647_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_3584_3647_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_3584_3647_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3584_3647_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3584_3647_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3584_3647_6_7 : label is "inst__0/vga_display/display_data_reg_3584_3647_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_3584_3647_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3584_3647_6_7 : label is 3584;
  attribute ram_addr_end of display_data_reg_3584_3647_6_7 : label is 3647;
  attribute ram_offset of display_data_reg_3584_3647_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_3584_3647_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_3584_3647_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3648_3711_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3648_3711_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3648_3711_0_2 : label is "inst__0/vga_display/display_data_reg_3648_3711_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_3648_3711_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3648_3711_0_2 : label is 3648;
  attribute ram_addr_end of display_data_reg_3648_3711_0_2 : label is 3711;
  attribute ram_offset of display_data_reg_3648_3711_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_3648_3711_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_3648_3711_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3648_3711_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3648_3711_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3648_3711_3_5 : label is "inst__0/vga_display/display_data_reg_3648_3711_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_3648_3711_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3648_3711_3_5 : label is 3648;
  attribute ram_addr_end of display_data_reg_3648_3711_3_5 : label is 3711;
  attribute ram_offset of display_data_reg_3648_3711_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_3648_3711_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_3648_3711_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3648_3711_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3648_3711_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3648_3711_6_7 : label is "inst__0/vga_display/display_data_reg_3648_3711_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_3648_3711_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3648_3711_6_7 : label is 3648;
  attribute ram_addr_end of display_data_reg_3648_3711_6_7 : label is 3711;
  attribute ram_offset of display_data_reg_3648_3711_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_3648_3711_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_3648_3711_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3712_3775_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3712_3775_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3712_3775_0_2 : label is "inst__0/vga_display/display_data_reg_3712_3775_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_3712_3775_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3712_3775_0_2 : label is 3712;
  attribute ram_addr_end of display_data_reg_3712_3775_0_2 : label is 3775;
  attribute ram_offset of display_data_reg_3712_3775_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_3712_3775_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_3712_3775_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3712_3775_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3712_3775_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3712_3775_3_5 : label is "inst__0/vga_display/display_data_reg_3712_3775_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_3712_3775_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3712_3775_3_5 : label is 3712;
  attribute ram_addr_end of display_data_reg_3712_3775_3_5 : label is 3775;
  attribute ram_offset of display_data_reg_3712_3775_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_3712_3775_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_3712_3775_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3712_3775_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3712_3775_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3712_3775_6_7 : label is "inst__0/vga_display/display_data_reg_3712_3775_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_3712_3775_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3712_3775_6_7 : label is 3712;
  attribute ram_addr_end of display_data_reg_3712_3775_6_7 : label is 3775;
  attribute ram_offset of display_data_reg_3712_3775_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_3712_3775_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_3712_3775_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3776_3839_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3776_3839_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3776_3839_0_2 : label is "inst__0/vga_display/display_data_reg_3776_3839_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_3776_3839_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3776_3839_0_2 : label is 3776;
  attribute ram_addr_end of display_data_reg_3776_3839_0_2 : label is 3839;
  attribute ram_offset of display_data_reg_3776_3839_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_3776_3839_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_3776_3839_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3776_3839_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3776_3839_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3776_3839_3_5 : label is "inst__0/vga_display/display_data_reg_3776_3839_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_3776_3839_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3776_3839_3_5 : label is 3776;
  attribute ram_addr_end of display_data_reg_3776_3839_3_5 : label is 3839;
  attribute ram_offset of display_data_reg_3776_3839_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_3776_3839_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_3776_3839_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3776_3839_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3776_3839_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3776_3839_6_7 : label is "inst__0/vga_display/display_data_reg_3776_3839_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_3776_3839_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3776_3839_6_7 : label is 3776;
  attribute ram_addr_end of display_data_reg_3776_3839_6_7 : label is 3839;
  attribute ram_offset of display_data_reg_3776_3839_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_3776_3839_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_3776_3839_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3840_3903_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3840_3903_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3840_3903_0_2 : label is "inst__0/vga_display/display_data_reg_3840_3903_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_3840_3903_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3840_3903_0_2 : label is 3840;
  attribute ram_addr_end of display_data_reg_3840_3903_0_2 : label is 3903;
  attribute ram_offset of display_data_reg_3840_3903_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_3840_3903_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_3840_3903_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3840_3903_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3840_3903_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3840_3903_3_5 : label is "inst__0/vga_display/display_data_reg_3840_3903_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_3840_3903_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3840_3903_3_5 : label is 3840;
  attribute ram_addr_end of display_data_reg_3840_3903_3_5 : label is 3903;
  attribute ram_offset of display_data_reg_3840_3903_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_3840_3903_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_3840_3903_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3840_3903_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3840_3903_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3840_3903_6_7 : label is "inst__0/vga_display/display_data_reg_3840_3903_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_3840_3903_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3840_3903_6_7 : label is 3840;
  attribute ram_addr_end of display_data_reg_3840_3903_6_7 : label is 3903;
  attribute ram_offset of display_data_reg_3840_3903_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_3840_3903_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_3840_3903_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_384_447_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_384_447_0_2 : label is "inst__0/vga_display/display_data_reg_384_447_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_384_447_0_2 : label is 384;
  attribute ram_addr_end of display_data_reg_384_447_0_2 : label is 447;
  attribute ram_offset of display_data_reg_384_447_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_384_447_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_384_447_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_384_447_3_5 : label is "inst__0/vga_display/display_data_reg_384_447_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_384_447_3_5 : label is 384;
  attribute ram_addr_end of display_data_reg_384_447_3_5 : label is 447;
  attribute ram_offset of display_data_reg_384_447_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_384_447_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_384_447_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_384_447_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_384_447_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_384_447_6_7 : label is "inst__0/vga_display/display_data_reg_384_447_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_384_447_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_384_447_6_7 : label is 384;
  attribute ram_addr_end of display_data_reg_384_447_6_7 : label is 447;
  attribute ram_offset of display_data_reg_384_447_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_384_447_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_384_447_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3904_3967_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3904_3967_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3904_3967_0_2 : label is "inst__0/vga_display/display_data_reg_3904_3967_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_3904_3967_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3904_3967_0_2 : label is 3904;
  attribute ram_addr_end of display_data_reg_3904_3967_0_2 : label is 3967;
  attribute ram_offset of display_data_reg_3904_3967_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_3904_3967_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_3904_3967_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3904_3967_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3904_3967_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3904_3967_3_5 : label is "inst__0/vga_display/display_data_reg_3904_3967_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_3904_3967_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3904_3967_3_5 : label is 3904;
  attribute ram_addr_end of display_data_reg_3904_3967_3_5 : label is 3967;
  attribute ram_offset of display_data_reg_3904_3967_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_3904_3967_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_3904_3967_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3904_3967_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3904_3967_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3904_3967_6_7 : label is "inst__0/vga_display/display_data_reg_3904_3967_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_3904_3967_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3904_3967_6_7 : label is 3904;
  attribute ram_addr_end of display_data_reg_3904_3967_6_7 : label is 3967;
  attribute ram_offset of display_data_reg_3904_3967_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_3904_3967_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_3904_3967_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3968_4031_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3968_4031_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3968_4031_0_2 : label is "inst__0/vga_display/display_data_reg_3968_4031_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_3968_4031_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3968_4031_0_2 : label is 3968;
  attribute ram_addr_end of display_data_reg_3968_4031_0_2 : label is 4031;
  attribute ram_offset of display_data_reg_3968_4031_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_3968_4031_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_3968_4031_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3968_4031_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3968_4031_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3968_4031_3_5 : label is "inst__0/vga_display/display_data_reg_3968_4031_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_3968_4031_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3968_4031_3_5 : label is 3968;
  attribute ram_addr_end of display_data_reg_3968_4031_3_5 : label is 4031;
  attribute ram_offset of display_data_reg_3968_4031_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_3968_4031_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_3968_4031_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_3968_4031_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_3968_4031_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_3968_4031_6_7 : label is "inst__0/vga_display/display_data_reg_3968_4031_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_3968_4031_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_3968_4031_6_7 : label is 3968;
  attribute ram_addr_end of display_data_reg_3968_4031_6_7 : label is 4031;
  attribute ram_offset of display_data_reg_3968_4031_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_3968_4031_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_3968_4031_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_4032_4095_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_4032_4095_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_4032_4095_0_2 : label is "inst__0/vga_display/display_data_reg_4032_4095_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_4032_4095_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_4032_4095_0_2 : label is 4032;
  attribute ram_addr_end of display_data_reg_4032_4095_0_2 : label is 4095;
  attribute ram_offset of display_data_reg_4032_4095_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_4032_4095_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_4032_4095_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_4032_4095_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_4032_4095_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_4032_4095_3_5 : label is "inst__0/vga_display/display_data_reg_4032_4095_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_4032_4095_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_4032_4095_3_5 : label is 4032;
  attribute ram_addr_end of display_data_reg_4032_4095_3_5 : label is 4095;
  attribute ram_offset of display_data_reg_4032_4095_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_4032_4095_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_4032_4095_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_4032_4095_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_4032_4095_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_4032_4095_6_7 : label is "inst__0/vga_display/display_data_reg_4032_4095_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_4032_4095_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_4032_4095_6_7 : label is 4032;
  attribute ram_addr_end of display_data_reg_4032_4095_6_7 : label is 4095;
  attribute ram_offset of display_data_reg_4032_4095_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_4032_4095_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_4032_4095_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_448_511_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_448_511_0_2 : label is "inst__0/vga_display/display_data_reg_448_511_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_448_511_0_2 : label is 448;
  attribute ram_addr_end of display_data_reg_448_511_0_2 : label is 511;
  attribute ram_offset of display_data_reg_448_511_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_448_511_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_448_511_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_448_511_3_5 : label is "inst__0/vga_display/display_data_reg_448_511_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_448_511_3_5 : label is 448;
  attribute ram_addr_end of display_data_reg_448_511_3_5 : label is 511;
  attribute ram_offset of display_data_reg_448_511_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_448_511_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_448_511_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_448_511_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_448_511_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_448_511_6_7 : label is "inst__0/vga_display/display_data_reg_448_511_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_448_511_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_448_511_6_7 : label is 448;
  attribute ram_addr_end of display_data_reg_448_511_6_7 : label is 511;
  attribute ram_offset of display_data_reg_448_511_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_448_511_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_448_511_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_512_575_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_512_575_0_2 : label is "inst__0/vga_display/display_data_reg_512_575_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_512_575_0_2 : label is 512;
  attribute ram_addr_end of display_data_reg_512_575_0_2 : label is 575;
  attribute ram_offset of display_data_reg_512_575_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_512_575_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_512_575_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_512_575_3_5 : label is "inst__0/vga_display/display_data_reg_512_575_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_512_575_3_5 : label is 512;
  attribute ram_addr_end of display_data_reg_512_575_3_5 : label is 575;
  attribute ram_offset of display_data_reg_512_575_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_512_575_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_512_575_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_512_575_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_512_575_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_512_575_6_7 : label is "inst__0/vga_display/display_data_reg_512_575_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_512_575_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_512_575_6_7 : label is 512;
  attribute ram_addr_end of display_data_reg_512_575_6_7 : label is 575;
  attribute ram_offset of display_data_reg_512_575_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_512_575_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_512_575_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_576_639_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_576_639_0_2 : label is "inst__0/vga_display/display_data_reg_576_639_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_576_639_0_2 : label is 576;
  attribute ram_addr_end of display_data_reg_576_639_0_2 : label is 639;
  attribute ram_offset of display_data_reg_576_639_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_576_639_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_576_639_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_576_639_3_5 : label is "inst__0/vga_display/display_data_reg_576_639_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_576_639_3_5 : label is 576;
  attribute ram_addr_end of display_data_reg_576_639_3_5 : label is 639;
  attribute ram_offset of display_data_reg_576_639_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_576_639_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_576_639_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_576_639_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_576_639_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_576_639_6_7 : label is "inst__0/vga_display/display_data_reg_576_639_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_576_639_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_576_639_6_7 : label is 576;
  attribute ram_addr_end of display_data_reg_576_639_6_7 : label is 639;
  attribute ram_offset of display_data_reg_576_639_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_576_639_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_576_639_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_640_703_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_640_703_0_2 : label is "inst__0/vga_display/display_data_reg_640_703_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_640_703_0_2 : label is 640;
  attribute ram_addr_end of display_data_reg_640_703_0_2 : label is 703;
  attribute ram_offset of display_data_reg_640_703_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_640_703_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_640_703_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_640_703_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_640_703_6_7 : label is "inst__0/vga_display/display_data_reg_640_703_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_640_703_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_640_703_6_7 : label is 640;
  attribute ram_addr_end of display_data_reg_640_703_6_7 : label is 703;
  attribute ram_offset of display_data_reg_640_703_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_640_703_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_640_703_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_64_127_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_64_127_0_2 : label is "inst__0/vga_display/display_data_reg_64_127_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of display_data_reg_64_127_0_2 : label is 127;
  attribute ram_offset of display_data_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_64_127_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_64_127_3_5 : label is "inst__0/vga_display/display_data_reg_64_127_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of display_data_reg_64_127_3_5 : label is 127;
  attribute ram_offset of display_data_reg_64_127_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_64_127_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_64_127_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_64_127_6_7 : label is "inst__0/vga_display/display_data_reg_64_127_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_64_127_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_64_127_6_7 : label is 64;
  attribute ram_addr_end of display_data_reg_64_127_6_7 : label is 127;
  attribute ram_offset of display_data_reg_64_127_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_64_127_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_64_127_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_704_767_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_704_767_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_704_767_0_2 : label is "inst__0/vga_display/display_data_reg_704_767_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_704_767_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_704_767_0_2 : label is 704;
  attribute ram_addr_end of display_data_reg_704_767_0_2 : label is 767;
  attribute ram_offset of display_data_reg_704_767_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_704_767_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_704_767_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_704_767_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_704_767_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_704_767_3_5 : label is "inst__0/vga_display/display_data_reg_704_767_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_704_767_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_704_767_3_5 : label is 704;
  attribute ram_addr_end of display_data_reg_704_767_3_5 : label is 767;
  attribute ram_offset of display_data_reg_704_767_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_704_767_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_704_767_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_704_767_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_704_767_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_704_767_6_7 : label is "inst__0/vga_display/display_data_reg_704_767_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_704_767_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_704_767_6_7 : label is 704;
  attribute ram_addr_end of display_data_reg_704_767_6_7 : label is 767;
  attribute ram_offset of display_data_reg_704_767_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_704_767_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_704_767_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_768_831_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_768_831_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_768_831_0_2 : label is "inst__0/vga_display/display_data_reg_768_831_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_768_831_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_768_831_0_2 : label is 768;
  attribute ram_addr_end of display_data_reg_768_831_0_2 : label is 831;
  attribute ram_offset of display_data_reg_768_831_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_768_831_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_768_831_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_768_831_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_768_831_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_768_831_3_5 : label is "inst__0/vga_display/display_data_reg_768_831_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_768_831_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_768_831_3_5 : label is 768;
  attribute ram_addr_end of display_data_reg_768_831_3_5 : label is 831;
  attribute ram_offset of display_data_reg_768_831_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_768_831_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_768_831_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_768_831_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_768_831_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_768_831_6_7 : label is "inst__0/vga_display/display_data_reg_768_831_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_768_831_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_768_831_6_7 : label is 768;
  attribute ram_addr_end of display_data_reg_768_831_6_7 : label is 831;
  attribute ram_offset of display_data_reg_768_831_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_768_831_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_768_831_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_832_895_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_832_895_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_832_895_0_2 : label is "inst__0/vga_display/display_data_reg_832_895_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_832_895_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_832_895_0_2 : label is 832;
  attribute ram_addr_end of display_data_reg_832_895_0_2 : label is 895;
  attribute ram_offset of display_data_reg_832_895_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_832_895_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_832_895_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_832_895_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_832_895_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_832_895_3_5 : label is "inst__0/vga_display/display_data_reg_832_895_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_832_895_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_832_895_3_5 : label is 832;
  attribute ram_addr_end of display_data_reg_832_895_3_5 : label is 895;
  attribute ram_offset of display_data_reg_832_895_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_832_895_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_832_895_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_832_895_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_832_895_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_832_895_6_7 : label is "inst__0/vga_display/display_data_reg_832_895_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_832_895_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_832_895_6_7 : label is 832;
  attribute ram_addr_end of display_data_reg_832_895_6_7 : label is 895;
  attribute ram_offset of display_data_reg_832_895_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_832_895_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_832_895_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_896_959_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_896_959_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_896_959_0_2 : label is "inst__0/vga_display/display_data_reg_896_959_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_896_959_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_896_959_0_2 : label is 896;
  attribute ram_addr_end of display_data_reg_896_959_0_2 : label is 959;
  attribute ram_offset of display_data_reg_896_959_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_896_959_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_896_959_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_896_959_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_896_959_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_896_959_3_5 : label is "inst__0/vga_display/display_data_reg_896_959_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_896_959_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_896_959_3_5 : label is 896;
  attribute ram_addr_end of display_data_reg_896_959_3_5 : label is 959;
  attribute ram_offset of display_data_reg_896_959_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_896_959_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_896_959_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_896_959_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_896_959_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_896_959_6_7 : label is "inst__0/vga_display/display_data_reg_896_959_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_896_959_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_896_959_6_7 : label is 896;
  attribute ram_addr_end of display_data_reg_896_959_6_7 : label is 959;
  attribute ram_offset of display_data_reg_896_959_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_896_959_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_896_959_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_960_1023_0_2 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_960_1023_0_2 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_960_1023_0_2 : label is "inst__0/vga_display/display_data_reg_960_1023_0_2";
  attribute RTL_RAM_TYPE of display_data_reg_960_1023_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_960_1023_0_2 : label is 960;
  attribute ram_addr_end of display_data_reg_960_1023_0_2 : label is 1023;
  attribute ram_offset of display_data_reg_960_1023_0_2 : label is 0;
  attribute ram_slice_begin of display_data_reg_960_1023_0_2 : label is 0;
  attribute ram_slice_end of display_data_reg_960_1023_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_960_1023_3_5 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_960_1023_3_5 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_960_1023_3_5 : label is "inst__0/vga_display/display_data_reg_960_1023_3_5";
  attribute RTL_RAM_TYPE of display_data_reg_960_1023_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_960_1023_3_5 : label is 960;
  attribute ram_addr_end of display_data_reg_960_1023_3_5 : label is 1023;
  attribute ram_offset of display_data_reg_960_1023_3_5 : label is 0;
  attribute ram_slice_begin of display_data_reg_960_1023_3_5 : label is 3;
  attribute ram_slice_end of display_data_reg_960_1023_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of display_data_reg_960_1023_6_7 : label is "";
  attribute RTL_RAM_BITS of display_data_reg_960_1023_6_7 : label is 32768;
  attribute RTL_RAM_NAME of display_data_reg_960_1023_6_7 : label is "inst__0/vga_display/display_data_reg_960_1023_6_7";
  attribute RTL_RAM_TYPE of display_data_reg_960_1023_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of display_data_reg_960_1023_6_7 : label is 960;
  attribute ram_addr_end of display_data_reg_960_1023_6_7 : label is 1023;
  attribute ram_offset of display_data_reg_960_1023_6_7 : label is 0;
  attribute ram_slice_begin of display_data_reg_960_1023_6_7 : label is 6;
  attribute ram_slice_end of display_data_reg_960_1023_6_7 : label is 7;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of g0_b0_i_4 : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g44_b0 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of g44_b1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of g44_b2 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of g44_b7 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of g46_b7 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of g47_b1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of g51_b7 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of g5_b0 : label is "soft_lutpair111";
  attribute ADDER_THRESHOLD of \vga_b[0]_INST_0_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \vga_b[0]_INST_0_i_33\ : label is 35;
begin
  sel(8 downto 0) <= \^sel\(8 downto 0);
  \v_count_reg[0]\ <= \^v_count_reg[0]\;
display_data_reg_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"000000000055D5A8",
      INIT_B => X"000000000011469E",
      INIT_C => X"0000000000461E04",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_0_63_0_2_n_0,
      DOB => display_data_reg_0_63_0_2_n_1,
      DOC => display_data_reg_0_63_0_2_n_2,
      DOD => NLW_display_data_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_56_0\
    );
display_data_reg_0_63_0_2_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99996999"
    )
        port map (
      I0 => p_0_in(0),
      I1 => C(1),
      I2 => display_data_reg_0_63_0_2_i_5(4),
      I3 => display_data_reg_0_63_0_2_i_5_2,
      I4 => display_data_reg_0_63_0_2_i_5_3,
      O => S(2)
    );
display_data_reg_0_63_0_2_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9699AAAA"
    )
        port map (
      I0 => C(2),
      I1 => display_data_reg_0_63_0_2_i_5(3),
      I2 => display_data_reg_0_63_0_2_i_5_0,
      I3 => display_data_reg_0_63_0_2_i_5(2),
      I4 => display_data_reg_0_63_0_2_i_5_1,
      O => S(1)
    );
display_data_reg_0_63_0_2_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69AA"
    )
        port map (
      I0 => C(1),
      I1 => display_data_reg_0_63_0_2_i_5(2),
      I2 => display_data_reg_0_63_0_2_i_5_0,
      I3 => display_data_reg_0_63_0_2_i_5_1,
      O => S(0)
    );
display_data_reg_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000028B20",
      INIT_B => X"000000000060809E",
      INIT_C => X"00000000000FBF59",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_0_63_3_5_n_0,
      DOB => display_data_reg_0_63_3_5_n_1,
      DOC => display_data_reg_0_63_3_5_n_2,
      DOD => NLW_display_data_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_56_0\
    );
display_data_reg_0_63_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"000000000077DFA6"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => ADDRD(0),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_0_63_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_0_63_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_56_0\
    );
display_data_reg_1024_1087_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000150040000",
      INIT_B => X"00000004F81E0000",
      INIT_C => X"00000002C0000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_1024_1087_0_2_n_0,
      DOB => display_data_reg_1024_1087_0_2_n_1,
      DOC => display_data_reg_1024_1087_0_2_n_2,
      DOD => NLW_display_data_reg_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_52_0\
    );
display_data_reg_1024_1087_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000640100000",
      INIT_B => X"00000FF4F8DE0000",
      INIT_C => X"00000FFFBFFF0000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_1024_1087_3_5_n_0,
      DOB => display_data_reg_1024_1087_3_5_n_1,
      DOC => display_data_reg_1024_1087_3_5_n_2,
      DOD => NLW_display_data_reg_1024_1087_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_52_0\
    );
display_data_reg_1024_1087_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"00000003D8060000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_1024_1087_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_1024_1087_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_52_0\
    );
display_data_reg_1088_1151_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0015F00000000000",
      INIT_B => X"0021680A00000000",
      INIT_C => X"000B700400000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_1088_1151_0_2_n_0,
      DOB => display_data_reg_1088_1151_0_2_n_1,
      DOC => display_data_reg_1088_1151_0_2_n_2,
      DOD => NLW_display_data_reg_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_52_1\
    );
display_data_reg_1088_1151_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0021C00800000000",
      INIT_B => X"7FA948CA00000000",
      INIT_C => X"FFFEBFFF00000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_1088_1151_3_5_n_0,
      DOB => display_data_reg_1088_1151_3_5_n_1,
      DOC => display_data_reg_1088_1151_3_5_n_2,
      DOD => NLW_display_data_reg_1088_1151_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_52_1\
    );
display_data_reg_1088_1151_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"001FF80600000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_1088_1151_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_1088_1151_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_52_1\
    );
display_data_reg_1152_1215_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"00000000000000F8",
      INIT_B => X"0000000000000374",
      INIT_C => X"00000000000001F8",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_1152_1215_0_2_n_0,
      DOB => display_data_reg_1152_1215_0_2_n_1,
      DOC => display_data_reg_1152_1215_0_2_n_2,
      DOD => NLW_display_data_reg_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_52_2\
    );
display_data_reg_1152_1215_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000320",
      INIT_B => X"0000000000000A64",
      INIT_C => X"0000000000000FDF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_1152_1215_3_5_n_0,
      DOB => display_data_reg_1152_1215_3_5_n_1,
      DOC => display_data_reg_1152_1215_3_5_n_2,
      DOD => NLW_display_data_reg_1152_1215_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_52_2\
    );
display_data_reg_1152_1215_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"00000000000001FC"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_1152_1215_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_1152_1215_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_52_2\
    );
display_data_reg_1216_1279_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_1216_1279_0_2_n_0,
      DOB => display_data_reg_1216_1279_0_2_n_1,
      DOC => display_data_reg_1216_1279_0_2_n_2,
      DOD => NLW_display_data_reg_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_52_3\
    );
display_data_reg_1216_1279_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_1216_1279_3_5_n_0,
      DOB => display_data_reg_1216_1279_3_5_n_1,
      DOC => display_data_reg_1216_1279_3_5_n_2,
      DOD => NLW_display_data_reg_1216_1279_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_52_3\
    );
display_data_reg_1216_1279_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_1216_1279_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_1216_1279_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_52_3\
    );
display_data_reg_1280_1343_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"00000381B817E07E",
      INIT_B => X"000004023030C08C",
      INIT_C => X"00000300E0028068",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_1280_1343_0_2_n_0,
      DOB => display_data_reg_1280_1343_0_2_n_1,
      DOC => display_data_reg_1280_1343_0_2_n_2,
      DOD => NLW_display_data_reg_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_53_0\
    );
display_data_reg_1280_1343_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"000007836824A0FA",
      INIT_B => X"000FF40AB0AAC28C",
      INIT_C => X"000FFFFFDFFF7FF7",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_1280_1343_3_5_n_0,
      DOB => display_data_reg_1280_1343_3_5_n_1,
      DOC => display_data_reg_1280_1343_3_5_n_2,
      DOD => NLW_display_data_reg_1280_1343_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_53_0\
    );
display_data_reg_1280_1343_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"00000381F81FE07E"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_1280_1343_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_1280_1343_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_53_0\
    );
display_data_reg_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0005000400000000",
      INIT_B => X"0016000C00000000",
      INIT_C => X"000A000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_128_191_0_2_n_0,
      DOB => display_data_reg_128_191_0_2_n_1,
      DOC => display_data_reg_128_191_0_2_n_2,
      DOD => NLW_display_data_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_56_2\
    );
display_data_reg_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0013000800000000",
      INIT_B => X"3FDC1FEA00000000",
      INIT_C => X"3FFFFFFF00000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_128_191_3_5_n_0,
      DOB => display_data_reg_128_191_3_5_n_1,
      DOC => display_data_reg_128_191_3_5_n_2,
      DOD => NLW_display_data_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_56_2\
    );
display_data_reg_128_191_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"000F000600000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => ADDRD(0),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_128_191_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_128_191_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_56_2\
    );
display_data_reg_1344_1407_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"01D0002800160000",
      INIT_B => X"1580009C004C0000",
      INIT_C => X"0AE00058002C0000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_1344_1407_0_2_n_0,
      DOB => display_data_reg_1344_1407_0_2_n_1,
      DOC => display_data_reg_1344_1407_0_2_n_2,
      DOD => NLW_display_data_reg_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_53_1\
    );
display_data_reg_1344_1407_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"18A000C800640000",
      INIT_B => X"56C1FE98FF4C0000",
      INIT_C => X"FF7FFFF7FFFB0000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_1344_1407_3_5_n_0,
      DOB => display_data_reg_1344_1407_3_5_n_1,
      DOC => display_data_reg_1344_1407_3_5_n_2,
      DOD => NLW_display_data_reg_1344_1407_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_53_1\
    );
display_data_reg_1344_1407_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0FF0007C003E0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_1344_1407_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_1344_1407_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_53_1\
    );
display_data_reg_1408_1471_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0D6000DA0000006C",
      INIT_B => X"1B2001B000000564",
      INIT_C => X"0540005C000002A8",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_1408_1471_0_2_n_0,
      DOB => display_data_reg_1408_1471_0_2_n_1,
      DOC => display_data_reg_1408_1471_0_2_n_2,
      DOD => NLW_display_data_reg_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_53_2\
    );
display_data_reg_1408_1471_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"1140011400000628",
      INIT_B => X"5B83FDB8000015B0",
      INIT_C => X"7EFFFFEF00001FDF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_1408_1471_3_5_n_0,
      DOB => display_data_reg_1408_1471_3_5_n_1,
      DOC => display_data_reg_1408_1471_3_5_n_2,
      DOD => NLW_display_data_reg_1408_1471_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_53_2\
    );
display_data_reg_1408_1471_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0FE000FE000003FC"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_1408_1471_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_1408_1471_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_53_2\
    );
display_data_reg_1472_1535_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_1472_1535_0_2_n_0,
      DOB => display_data_reg_1472_1535_0_2_n_1,
      DOC => display_data_reg_1472_1535_0_2_n_2,
      DOD => NLW_display_data_reg_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_53_3\
    );
display_data_reg_1472_1535_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_1472_1535_3_5_n_0,
      DOB => display_data_reg_1472_1535_3_5_n_1,
      DOC => display_data_reg_1472_1535_3_5_n_2,
      DOD => NLW_display_data_reg_1472_1535_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_53_3\
    );
display_data_reg_1472_1535_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_1472_1535_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_1472_1535_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_53_3\
    );
display_data_reg_1536_1599_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_1536_1599_0_2_n_0,
      DOB => display_data_reg_1536_1599_0_2_n_1,
      DOC => display_data_reg_1536_1599_0_2_n_2,
      DOD => NLW_display_data_reg_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_54_0\
    );
display_data_reg_1536_1599_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_1536_1599_3_5_n_0,
      DOB => display_data_reg_1536_1599_3_5_n_1,
      DOC => display_data_reg_1536_1599_3_5_n_2,
      DOD => NLW_display_data_reg_1536_1599_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_54_0\
    );
display_data_reg_1536_1599_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_1536_1599_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_1536_1599_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_54_0\
    );
display_data_reg_1600_1663_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"000000017017014E",
      INIT_B => X"0000000CE04E05BC",
      INIT_C => X"0000000240240088",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_1600_1663_0_2_n_0,
      DOB => display_data_reg_1600_1663_0_2_n_1,
      DOC => display_data_reg_1600_1663_0_2_n_2,
      DOD => NLW_display_data_reg_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_54_1\
    );
display_data_reg_1600_1663_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000AD06D068A",
      INIT_B => X"0000002C6146142C",
      INIT_C => X"000001FFBFFBFFF7",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_1600_1663_3_5_n_0,
      DOB => display_data_reg_1600_1663_3_5_n_1,
      DOC => display_data_reg_1600_1663_3_5_n_2,
      DOD => NLW_display_data_reg_1600_1663_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_54_1\
    );
display_data_reg_1600_1663_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"00000007F03F03FE"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_1600_1663_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_1600_1663_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_54_1\
    );
display_data_reg_1664_1727_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"000000A6014C0000",
      INIT_B => X"000002DE05BC0000",
      INIT_C => X"00000044008E0000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_1664_1727_0_2_n_0,
      DOB => display_data_reg_1664_1727_0_2_n_1,
      DOC => display_data_reg_1664_1727_0_2_n_2,
      DOD => NLW_display_data_reg_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_54_2\
    );
display_data_reg_1664_1727_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"00000344068C0000",
      INIT_B => X"0007FA1514280000",
      INIT_C => X"0007FFFBFFF70000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_1664_1727_3_5_n_0,
      DOB => display_data_reg_1664_1727_3_5_n_1,
      DOC => display_data_reg_1664_1727_3_5_n_2,
      DOD => NLW_display_data_reg_1664_1727_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_54_2\
    );
display_data_reg_1664_1727_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"000001FF03FE0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_1664_1727_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_1664_1727_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_54_2\
    );
display_data_reg_1728_1791_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_1728_1791_0_2_n_0,
      DOB => display_data_reg_1728_1791_0_2_n_1,
      DOC => display_data_reg_1728_1791_0_2_n_2,
      DOD => NLW_display_data_reg_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_54_3\
    );
display_data_reg_1728_1791_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_1728_1791_3_5_n_0,
      DOB => display_data_reg_1728_1791_3_5_n_1,
      DOC => display_data_reg_1728_1791_3_5_n_2,
      DOD => NLW_display_data_reg_1728_1791_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_54_3\
    );
display_data_reg_1728_1791_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_1728_1791_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_1728_1791_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_54_3\
    );
display_data_reg_1792_1855_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"C07E000000000000",
      INIT_B => X"01B0000000000000",
      INIT_C => X"C0FE000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_1792_1855_0_2_n_0,
      DOB => display_data_reg_1792_1855_0_2_n_1,
      DOC => display_data_reg_1792_1855_0_2_n_2,
      DOD => NLW_display_data_reg_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_55_0\
    );
display_data_reg_1792_1855_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"419A000000000000",
      INIT_B => X"0530000000000000",
      INIT_C => X"FFEF000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_1792_1855_3_5_n_0,
      DOB => display_data_reg_1792_1855_3_5_n_1,
      DOC => display_data_reg_1792_1855_3_5_n_2,
      DOD => NLW_display_data_reg_1792_1855_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_55_0\
    );
display_data_reg_1792_1855_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"C0FE000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_1792_1855_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_1792_1855_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_55_0\
    );
display_data_reg_1856_1919_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"000000000000000B",
      INIT_B => X"0000000000000036",
      INIT_C => X"000000000000001B",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_1856_1919_0_2_n_0,
      DOB => display_data_reg_1856_1919_0_2_n_1,
      DOC => display_data_reg_1856_1919_0_2_n_2,
      DOD => NLW_display_data_reg_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_55_1\
    );
display_data_reg_1856_1919_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000033",
      INIT_B => X"00000000000000A6",
      INIT_C => X"00000000000000FD",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_1856_1919_3_5_n_0,
      DOB => display_data_reg_1856_1919_3_5_n_1,
      DOC => display_data_reg_1856_1919_3_5_n_2,
      DOD => NLW_display_data_reg_1856_1919_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_55_1\
    );
display_data_reg_1856_1919_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"000000000000001F"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_1856_1919_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_1856_1919_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_55_1\
    );
display_data_reg_1920_1983_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"007C000AFC000AFC",
      INIT_B => X"06200010A00010E0",
      INIT_C => X"01BE0005BE0005FE",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_1920_1983_0_2_n_0,
      DOB => display_data_reg_1920_1983_0_2_n_1,
      DOC => display_data_reg_1920_1983_0_2_n_2,
      DOD => NLW_display_data_reg_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_55_2\
    );
display_data_reg_1920_1983_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"04340010F40010F4",
      INIT_B => X"F6203FD4A03FD4A0",
      INIT_C => X"FFDFFFFF5FFFFF5F",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_1920_1983_3_5_n_0,
      DOB => display_data_reg_1920_1983_3_5_n_1,
      DOC => display_data_reg_1920_1983_3_5_n_2,
      DOD => NLW_display_data_reg_1920_1983_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_55_2\
    );
display_data_reg_1920_1983_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"03FE000FFE000FFE"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_1920_1983_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_1920_1983_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_55_2\
    );
display_data_reg_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_192_255_0_2_n_0,
      DOB => display_data_reg_192_255_0_2_n_1,
      DOC => display_data_reg_192_255_0_2_n_2,
      DOD => NLW_display_data_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_56_3\
    );
display_data_reg_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_192_255_3_5_n_0,
      DOB => display_data_reg_192_255_3_5_n_1,
      DOC => display_data_reg_192_255_3_5_n_2,
      DOD => NLW_display_data_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_56_3\
    );
display_data_reg_192_255_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => ADDRD(0),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_192_255_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_192_255_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_56_3\
    );
display_data_reg_1984_2047_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_1984_2047_0_2_n_0,
      DOB => display_data_reg_1984_2047_0_2_n_1,
      DOC => display_data_reg_1984_2047_0_2_n_2,
      DOD => NLW_display_data_reg_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_55_3\
    );
display_data_reg_1984_2047_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"000000000000000F",
      INIT_C => X"000000000000000F",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_1984_2047_3_5_n_0,
      DOB => display_data_reg_1984_2047_3_5_n_1,
      DOC => display_data_reg_1984_2047_3_5_n_2,
      DOD => NLW_display_data_reg_1984_2047_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_55_3\
    );
display_data_reg_1984_2047_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_1984_2047_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_1984_2047_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_55_3\
    );
display_data_reg_2048_2111_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"6006C07600000000",
      INIT_B => X"E02BC1BE00000000",
      INIT_C => X"001A00F000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_2048_2111_0_2_n_0,
      DOB => display_data_reg_2048_2111_0_2_n_1,
      DOC => display_data_reg_2048_2111_0_2_n_2,
      DOD => NLW_display_data_reg_2048_2111_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_48_0\
    );
display_data_reg_2048_2111_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"002E019000000000",
      INIT_B => X"C3A3853C00000000",
      INIT_C => X"FFFDFFEF00000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_2048_2111_3_5_n_0,
      DOB => display_data_reg_2048_2111_3_5_n_1,
      DOC => display_data_reg_2048_2111_3_5_n_2,
      DOD => NLW_display_data_reg_2048_2111_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_48_0\
    );
display_data_reg_2048_2111_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"E01FC0FE00000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_2048_2111_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_2048_2111_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_48_0\
    );
display_data_reg_2112_2175_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"00D6000000155803",
      INIT_B => X"018400000021F82B",
      INIT_C => X"006A0000000B4015",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_2112_2175_0_2_n_0,
      DOB => display_data_reg_2112_2175_0_2_n_1,
      DOC => display_data_reg_2112_2175_0_2_n_2,
      DOD => NLW_display_data_reg_2112_2175_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_48_1\
    );
display_data_reg_2112_2175_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0102000000214031",
      INIT_B => X"FDEC00007FA9F0AD",
      INIT_C => X"FFFF00007FFEBFFE",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_2112_2175_3_5_n_0,
      DOB => display_data_reg_2112_2175_3_5_n_1,
      DOC => display_data_reg_2112_2175_3_5_n_2,
      DOD => NLW_display_data_reg_2112_2175_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_48_1\
    );
display_data_reg_2112_2175_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"00FE0000001FF81F"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_2112_2175_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_2112_2175_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_48_1\
    );
display_data_reg_2176_2239_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000024002C003F0",
      INIT_B => X"0000090006000520",
      INIT_C => X"000005C000C00290",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_2176_2239_0_2_n_0,
      DOB => display_data_reg_2176_2239_0_2_n_1,
      DOC => display_data_reg_2176_2239_0_2_n_2,
      DOD => NLW_display_data_reg_2176_2239_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_48_2\
    );
display_data_reg_2176_2239_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"00000C4004400410",
      INIT_B => X"001FE98FF50FF583",
      INIT_C => X"001FFFFFFFFFFFFF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_2176_2239_3_5_n_0,
      DOB => display_data_reg_2176_2239_3_5_n_1,
      DOC => display_data_reg_2176_2239_3_5_n_2,
      DOD => NLW_display_data_reg_2176_2239_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_48_2\
    );
display_data_reg_2176_2239_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"000007C003C003F0"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_2176_2239_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_2176_2239_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_48_2\
    );
display_data_reg_2240_2303_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"000000C000700032",
      INIT_B => X"0000020000800068",
      INIT_C => X"000000400050001E",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_2240_2303_0_2_n_0,
      DOB => display_data_reg_2240_2303_0_2_n_1,
      DOC => display_data_reg_2240_2303_0_2_n_2,
      DOD => NLW_display_data_reg_2240_2303_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_48_3\
    );
display_data_reg_2240_2303_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"000002C000B00042",
      INIT_B => X"000FF30FF083FC4C",
      INIT_C => X"000FFFFFFFFFFFFF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_2240_2303_3_5_n_0,
      DOB => display_data_reg_2240_2303_3_5_n_1,
      DOC => display_data_reg_2240_2303_3_5_n_2,
      DOD => NLW_display_data_reg_2240_2303_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_48_3\
    );
display_data_reg_2240_2303_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"000001C00070003E"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_2240_2303_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_2240_2303_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_48_3\
    );
display_data_reg_2304_2367_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_2304_2367_0_2_n_0,
      DOB => display_data_reg_2304_2367_0_2_n_1,
      DOC => display_data_reg_2304_2367_0_2_n_2,
      DOD => NLW_display_data_reg_2304_2367_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_49_0\
    );
display_data_reg_2304_2367_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_2304_2367_3_5_n_0,
      DOB => display_data_reg_2304_2367_3_5_n_1,
      DOC => display_data_reg_2304_2367_3_5_n_2,
      DOD => NLW_display_data_reg_2304_2367_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_49_0\
    );
display_data_reg_2304_2367_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_2304_2367_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_2304_2367_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_49_0\
    );
display_data_reg_2368_2431_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_2368_2431_0_2_n_0,
      DOB => display_data_reg_2368_2431_0_2_n_1,
      DOC => display_data_reg_2368_2431_0_2_n_2,
      DOD => NLW_display_data_reg_2368_2431_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_49_1\
    );
display_data_reg_2368_2431_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_2368_2431_3_5_n_0,
      DOB => display_data_reg_2368_2431_3_5_n_1,
      DOC => display_data_reg_2368_2431_3_5_n_2,
      DOD => NLW_display_data_reg_2368_2431_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_49_1\
    );
display_data_reg_2368_2431_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_2368_2431_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_2368_2431_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_49_1\
    );
display_data_reg_2432_2495_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_2432_2495_0_2_n_0,
      DOB => display_data_reg_2432_2495_0_2_n_1,
      DOC => display_data_reg_2432_2495_0_2_n_2,
      DOD => NLW_display_data_reg_2432_2495_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_49_2\
    );
display_data_reg_2432_2495_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_2432_2495_3_5_n_0,
      DOB => display_data_reg_2432_2495_3_5_n_1,
      DOC => display_data_reg_2432_2495_3_5_n_2,
      DOD => NLW_display_data_reg_2432_2495_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_49_2\
    );
display_data_reg_2432_2495_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_2432_2495_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_2432_2495_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_49_2\
    );
display_data_reg_2496_2559_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_2496_2559_0_2_n_0,
      DOB => display_data_reg_2496_2559_0_2_n_1,
      DOC => display_data_reg_2496_2559_0_2_n_2,
      DOD => NLW_display_data_reg_2496_2559_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_49_3\
    );
display_data_reg_2496_2559_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_2496_2559_3_5_n_0,
      DOB => display_data_reg_2496_2559_3_5_n_1,
      DOC => display_data_reg_2496_2559_3_5_n_2,
      DOD => NLW_display_data_reg_2496_2559_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_49_3\
    );
display_data_reg_2496_2559_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_2496_2559_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_2496_2559_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_49_3\
    );
display_data_reg_2560_2623_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_2560_2623_0_2_n_0,
      DOB => display_data_reg_2560_2623_0_2_n_1,
      DOC => display_data_reg_2560_2623_0_2_n_2,
      DOD => NLW_display_data_reg_2560_2623_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_50_0\
    );
display_data_reg_2560_2623_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_2560_2623_3_5_n_0,
      DOB => display_data_reg_2560_2623_3_5_n_1,
      DOC => display_data_reg_2560_2623_3_5_n_2,
      DOD => NLW_display_data_reg_2560_2623_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_50_0\
    );
display_data_reg_2560_2623_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_2560_2623_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_2560_2623_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_50_0\
    );
display_data_reg_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_256_319_0_2_n_0,
      DOB => display_data_reg_256_319_0_2_n_1,
      DOC => display_data_reg_256_319_0_2_n_2,
      DOD => NLW_display_data_reg_256_319_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_57_0\
    );
display_data_reg_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5 downto 3) => Q(5 downto 3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_256_319_3_5_n_0,
      DOB => display_data_reg_256_319_3_5_n_1,
      DOC => display_data_reg_256_319_3_5_n_2,
      DOD => NLW_display_data_reg_256_319_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_57_0\
    );
display_data_reg_256_319_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => ADDRD(0),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_256_319_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_256_319_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_57_0\
    );
display_data_reg_2624_2687_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_2624_2687_0_2_n_0,
      DOB => display_data_reg_2624_2687_0_2_n_1,
      DOC => display_data_reg_2624_2687_0_2_n_2,
      DOD => NLW_display_data_reg_2624_2687_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_50_1\
    );
display_data_reg_2624_2687_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_2624_2687_3_5_n_0,
      DOB => display_data_reg_2624_2687_3_5_n_1,
      DOC => display_data_reg_2624_2687_3_5_n_2,
      DOD => NLW_display_data_reg_2624_2687_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_50_1\
    );
display_data_reg_2624_2687_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_2624_2687_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_2624_2687_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_50_1\
    );
display_data_reg_2688_2751_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_2688_2751_0_2_n_0,
      DOB => display_data_reg_2688_2751_0_2_n_1,
      DOC => display_data_reg_2688_2751_0_2_n_2,
      DOD => NLW_display_data_reg_2688_2751_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_50_2\
    );
display_data_reg_2688_2751_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_2688_2751_3_5_n_0,
      DOB => display_data_reg_2688_2751_3_5_n_1,
      DOC => display_data_reg_2688_2751_3_5_n_2,
      DOD => NLW_display_data_reg_2688_2751_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_50_2\
    );
display_data_reg_2688_2751_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_2688_2751_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_2688_2751_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_50_2\
    );
display_data_reg_2752_2815_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_2752_2815_0_2_n_0,
      DOB => display_data_reg_2752_2815_0_2_n_1,
      DOC => display_data_reg_2752_2815_0_2_n_2,
      DOD => NLW_display_data_reg_2752_2815_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_50_3\
    );
display_data_reg_2752_2815_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_2752_2815_3_5_n_0,
      DOB => display_data_reg_2752_2815_3_5_n_1,
      DOC => display_data_reg_2752_2815_3_5_n_2,
      DOD => NLW_display_data_reg_2752_2815_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_50_3\
    );
display_data_reg_2752_2815_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_2752_2815_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_2752_2815_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_50_3\
    );
display_data_reg_2816_2879_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_2816_2879_0_2_n_0,
      DOB => display_data_reg_2816_2879_0_2_n_1,
      DOC => display_data_reg_2816_2879_0_2_n_2,
      DOD => NLW_display_data_reg_2816_2879_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_51_0\
    );
display_data_reg_2816_2879_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_2816_2879_3_5_n_0,
      DOB => display_data_reg_2816_2879_3_5_n_1,
      DOC => display_data_reg_2816_2879_3_5_n_2,
      DOD => NLW_display_data_reg_2816_2879_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_51_0\
    );
display_data_reg_2816_2879_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_2816_2879_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_2816_2879_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_51_0\
    );
display_data_reg_2880_2943_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_2880_2943_0_2_n_0,
      DOB => display_data_reg_2880_2943_0_2_n_1,
      DOC => display_data_reg_2880_2943_0_2_n_2,
      DOD => NLW_display_data_reg_2880_2943_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_51_1\
    );
display_data_reg_2880_2943_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_2880_2943_3_5_n_0,
      DOB => display_data_reg_2880_2943_3_5_n_1,
      DOC => display_data_reg_2880_2943_3_5_n_2,
      DOD => NLW_display_data_reg_2880_2943_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_51_1\
    );
display_data_reg_2880_2943_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_2880_2943_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_2880_2943_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_51_1\
    );
display_data_reg_2944_3007_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_2944_3007_0_2_n_0,
      DOB => display_data_reg_2944_3007_0_2_n_1,
      DOC => display_data_reg_2944_3007_0_2_n_2,
      DOD => NLW_display_data_reg_2944_3007_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_51_2\
    );
display_data_reg_2944_3007_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_2944_3007_3_5_n_0,
      DOB => display_data_reg_2944_3007_3_5_n_1,
      DOC => display_data_reg_2944_3007_3_5_n_2,
      DOD => NLW_display_data_reg_2944_3007_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_51_2\
    );
display_data_reg_2944_3007_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_2944_3007_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_2944_3007_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_51_2\
    );
display_data_reg_3008_3071_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_3008_3071_0_2_n_0,
      DOB => display_data_reg_3008_3071_0_2_n_1,
      DOC => display_data_reg_3008_3071_0_2_n_2,
      DOD => NLW_display_data_reg_3008_3071_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_51_3\
    );
display_data_reg_3008_3071_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_3008_3071_3_5_n_0,
      DOB => display_data_reg_3008_3071_3_5_n_1,
      DOC => display_data_reg_3008_3071_3_5_n_2,
      DOD => NLW_display_data_reg_3008_3071_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_51_3\
    );
display_data_reg_3008_3071_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_3008_3071_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_3008_3071_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_51_3\
    );
display_data_reg_3072_3135_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_3072_3135_0_2_n_0,
      DOB => display_data_reg_3072_3135_0_2_n_1,
      DOC => display_data_reg_3072_3135_0_2_n_2,
      DOD => NLW_display_data_reg_3072_3135_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_44_0\
    );
display_data_reg_3072_3135_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_3072_3135_3_5_n_0,
      DOB => display_data_reg_3072_3135_3_5_n_1,
      DOC => display_data_reg_3072_3135_3_5_n_2,
      DOD => NLW_display_data_reg_3072_3135_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_44_0\
    );
display_data_reg_3072_3135_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_3072_3135_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_3072_3135_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_44_0\
    );
display_data_reg_3136_3199_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_3136_3199_0_2_n_0,
      DOB => display_data_reg_3136_3199_0_2_n_1,
      DOC => display_data_reg_3136_3199_0_2_n_2,
      DOD => NLW_display_data_reg_3136_3199_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_44_1\
    );
display_data_reg_3136_3199_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_3136_3199_3_5_n_0,
      DOB => display_data_reg_3136_3199_3_5_n_1,
      DOC => display_data_reg_3136_3199_3_5_n_2,
      DOD => NLW_display_data_reg_3136_3199_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_44_1\
    );
display_data_reg_3136_3199_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_3136_3199_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_3136_3199_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_44_1\
    );
display_data_reg_3200_3263_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_3200_3263_0_2_n_0,
      DOB => display_data_reg_3200_3263_0_2_n_1,
      DOC => display_data_reg_3200_3263_0_2_n_2,
      DOD => NLW_display_data_reg_3200_3263_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_44_2\
    );
display_data_reg_3200_3263_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_3200_3263_3_5_n_0,
      DOB => display_data_reg_3200_3263_3_5_n_1,
      DOC => display_data_reg_3200_3263_3_5_n_2,
      DOD => NLW_display_data_reg_3200_3263_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_44_2\
    );
display_data_reg_3200_3263_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_3200_3263_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_3200_3263_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_44_2\
    );
display_data_reg_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000400080020000",
      INIT_B => X"8001400280050008",
      INIT_C => X"2000400000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_320_383_0_2_n_0,
      DOB => display_data_reg_320_383_0_2_n_1,
      DOC => display_data_reg_320_383_0_2_n_2,
      DOD => NLW_display_data_reg_320_383_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_89_0\
    );
display_data_reg_320_383_6_7: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"6000C00180030002",
      INIT_B => X"800100020004000A",
      INIT_C => X"E3FD87FB8FF51FEE",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5 downto 3) => Q(5 downto 3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(4),
      DIB => w_data(3),
      DIC => \text_ascii_carry__0_i_90_1\,
      DID => '0',
      DOA => display_data_reg_320_383_6_7_n_0,
      DOB => display_data_reg_320_383_6_7_n_1,
      DOC => display_data_reg_320_383_6_7_n_2,
      DOD => NLW_display_data_reg_320_383_6_7_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_89_0\
    );
display_data_reg_3264_3327_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_3264_3327_0_2_n_0,
      DOB => display_data_reg_3264_3327_0_2_n_1,
      DOC => display_data_reg_3264_3327_0_2_n_2,
      DOD => NLW_display_data_reg_3264_3327_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_44_3\
    );
display_data_reg_3264_3327_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_3264_3327_3_5_n_0,
      DOB => display_data_reg_3264_3327_3_5_n_1,
      DOC => display_data_reg_3264_3327_3_5_n_2,
      DOD => NLW_display_data_reg_3264_3327_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_44_3\
    );
display_data_reg_3264_3327_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_3264_3327_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_3264_3327_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_44_3\
    );
display_data_reg_3328_3391_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_3328_3391_0_2_n_0,
      DOB => display_data_reg_3328_3391_0_2_n_1,
      DOC => display_data_reg_3328_3391_0_2_n_2,
      DOD => NLW_display_data_reg_3328_3391_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_45_0\
    );
display_data_reg_3328_3391_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_3328_3391_3_5_n_0,
      DOB => display_data_reg_3328_3391_3_5_n_1,
      DOC => display_data_reg_3328_3391_3_5_n_2,
      DOD => NLW_display_data_reg_3328_3391_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_45_0\
    );
display_data_reg_3328_3391_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_3328_3391_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_3328_3391_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_45_0\
    );
display_data_reg_3392_3455_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_3392_3455_0_2_n_0,
      DOB => display_data_reg_3392_3455_0_2_n_1,
      DOC => display_data_reg_3392_3455_0_2_n_2,
      DOD => NLW_display_data_reg_3392_3455_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_45_1\
    );
display_data_reg_3392_3455_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_3392_3455_3_5_n_0,
      DOB => display_data_reg_3392_3455_3_5_n_1,
      DOC => display_data_reg_3392_3455_3_5_n_2,
      DOD => NLW_display_data_reg_3392_3455_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_45_1\
    );
display_data_reg_3392_3455_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_3392_3455_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_3392_3455_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_45_1\
    );
display_data_reg_3456_3519_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_3456_3519_0_2_n_0,
      DOB => display_data_reg_3456_3519_0_2_n_1,
      DOC => display_data_reg_3456_3519_0_2_n_2,
      DOD => NLW_display_data_reg_3456_3519_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_45_2\
    );
display_data_reg_3456_3519_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_3456_3519_3_5_n_0,
      DOB => display_data_reg_3456_3519_3_5_n_1,
      DOC => display_data_reg_3456_3519_3_5_n_2,
      DOD => NLW_display_data_reg_3456_3519_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_45_2\
    );
display_data_reg_3456_3519_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_3456_3519_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_3456_3519_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_45_2\
    );
display_data_reg_3520_3583_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_3520_3583_0_2_n_0,
      DOB => display_data_reg_3520_3583_0_2_n_1,
      DOC => display_data_reg_3520_3583_0_2_n_2,
      DOD => NLW_display_data_reg_3520_3583_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_45_3\
    );
display_data_reg_3520_3583_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_3520_3583_3_5_n_0,
      DOB => display_data_reg_3520_3583_3_5_n_1,
      DOC => display_data_reg_3520_3583_3_5_n_2,
      DOD => NLW_display_data_reg_3520_3583_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_45_3\
    );
display_data_reg_3520_3583_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_3520_3583_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_3520_3583_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_45_3\
    );
display_data_reg_3584_3647_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_3584_3647_0_2_n_0,
      DOB => display_data_reg_3584_3647_0_2_n_1,
      DOC => display_data_reg_3584_3647_0_2_n_2,
      DOD => NLW_display_data_reg_3584_3647_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_46_0\
    );
display_data_reg_3584_3647_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_3584_3647_3_5_n_0,
      DOB => display_data_reg_3584_3647_3_5_n_1,
      DOC => display_data_reg_3584_3647_3_5_n_2,
      DOD => NLW_display_data_reg_3584_3647_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_46_0\
    );
display_data_reg_3584_3647_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_3584_3647_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_3584_3647_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_46_0\
    );
display_data_reg_3648_3711_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_3648_3711_0_2_n_0,
      DOB => display_data_reg_3648_3711_0_2_n_1,
      DOC => display_data_reg_3648_3711_0_2_n_2,
      DOD => NLW_display_data_reg_3648_3711_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_46_1\
    );
display_data_reg_3648_3711_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_3648_3711_3_5_n_0,
      DOB => display_data_reg_3648_3711_3_5_n_1,
      DOC => display_data_reg_3648_3711_3_5_n_2,
      DOD => NLW_display_data_reg_3648_3711_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_46_1\
    );
display_data_reg_3648_3711_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_3648_3711_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_3648_3711_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_46_1\
    );
display_data_reg_3712_3775_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_3712_3775_0_2_n_0,
      DOB => display_data_reg_3712_3775_0_2_n_1,
      DOC => display_data_reg_3712_3775_0_2_n_2,
      DOD => NLW_display_data_reg_3712_3775_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_46_2\
    );
display_data_reg_3712_3775_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => \text_ascii_carry__0_i_68_0\(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_3712_3775_3_5_n_0,
      DOB => display_data_reg_3712_3775_3_5_n_1,
      DOC => display_data_reg_3712_3775_3_5_n_2,
      DOD => NLW_display_data_reg_3712_3775_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_46_2\
    );
display_data_reg_3712_3775_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_3712_3775_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_3712_3775_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_46_2\
    );
display_data_reg_3776_3839_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_3776_3839_0_2_n_0,
      DOB => display_data_reg_3776_3839_0_2_n_1,
      DOC => display_data_reg_3776_3839_0_2_n_2,
      DOD => NLW_display_data_reg_3776_3839_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_46_3\
    );
display_data_reg_3776_3839_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_3776_3839_3_5_n_0,
      DOB => display_data_reg_3776_3839_3_5_n_1,
      DOC => display_data_reg_3776_3839_3_5_n_2,
      DOD => NLW_display_data_reg_3776_3839_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_46_3\
    );
display_data_reg_3776_3839_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_3776_3839_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_3776_3839_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_46_3\
    );
display_data_reg_3840_3903_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_3840_3903_0_2_n_0,
      DOB => display_data_reg_3840_3903_0_2_n_1,
      DOC => display_data_reg_3840_3903_0_2_n_2,
      DOD => NLW_display_data_reg_3840_3903_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_47_0\
    );
display_data_reg_3840_3903_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_3840_3903_3_5_n_0,
      DOB => display_data_reg_3840_3903_3_5_n_1,
      DOC => display_data_reg_3840_3903_3_5_n_2,
      DOD => NLW_display_data_reg_3840_3903_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_47_0\
    );
display_data_reg_3840_3903_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_3840_3903_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_3840_3903_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_47_0\
    );
display_data_reg_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"4000000200000000",
      INIT_B => X"4003000400080000",
      INIT_C => X"0000800100020000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_384_447_0_2_n_0,
      DOB => display_data_reg_384_447_0_2_n_1,
      DOC => display_data_reg_384_447_0_2_n_2,
      DOD => NLW_display_data_reg_384_447_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_57_1\
    );
display_data_reg_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0002000400080000",
      INIT_B => X"C7FB8FF71FEE01FE",
      INIT_C => X"FFFFFFFFFFFF01FF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5 downto 3) => Q(5 downto 3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_384_447_3_5_n_0,
      DOB => display_data_reg_384_447_3_5_n_1,
      DOC => display_data_reg_384_447_3_5_n_2,
      DOD => NLW_display_data_reg_384_447_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_57_1\
    );
display_data_reg_384_447_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"4000800100020000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => ADDRD(0),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_384_447_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_384_447_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_57_1\
    );
display_data_reg_3904_3967_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_3904_3967_0_2_n_0,
      DOB => display_data_reg_3904_3967_0_2_n_1,
      DOC => display_data_reg_3904_3967_0_2_n_2,
      DOD => NLW_display_data_reg_3904_3967_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_47_1\
    );
display_data_reg_3904_3967_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_3904_3967_3_5_n_0,
      DOB => display_data_reg_3904_3967_3_5_n_1,
      DOC => display_data_reg_3904_3967_3_5_n_2,
      DOD => NLW_display_data_reg_3904_3967_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_47_1\
    );
display_data_reg_3904_3967_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_3904_3967_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_3904_3967_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_47_1\
    );
display_data_reg_3968_4031_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_3968_4031_0_2_n_0,
      DOB => display_data_reg_3968_4031_0_2_n_1,
      DOC => display_data_reg_3968_4031_0_2_n_2,
      DOD => NLW_display_data_reg_3968_4031_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_47_2\
    );
display_data_reg_3968_4031_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_3968_4031_3_5_n_0,
      DOB => display_data_reg_3968_4031_3_5_n_1,
      DOC => display_data_reg_3968_4031_3_5_n_2,
      DOD => NLW_display_data_reg_3968_4031_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_47_2\
    );
display_data_reg_3968_4031_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_3968_4031_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_3968_4031_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_47_2\
    );
display_data_reg_4032_4095_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => ADDRC(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => ADDRC(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => ADDRC(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_4032_4095_0_2_n_0,
      DOB => display_data_reg_4032_4095_0_2_n_1,
      DOC => display_data_reg_4032_4095_0_2_n_2,
      DOD => NLW_display_data_reg_4032_4095_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_47_3\
    );
display_data_reg_4032_4095_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_4032_4095_3_5_n_0,
      DOB => display_data_reg_4032_4095_3_5_n_1,
      DOC => display_data_reg_4032_4095_3_5_n_2,
      DOD => NLW_display_data_reg_4032_4095_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_47_3\
    );
display_data_reg_4032_4095_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_4032_4095_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_4032_4095_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_47_3\
    );
display_data_reg_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"8003000200006000",
      INIT_B => X"000400080000A001",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_448_511_0_2_n_0,
      DOB => display_data_reg_448_511_0_2_n_1,
      DOC => display_data_reg_448_511_0_2_n_2,
      DOD => NLW_display_data_reg_448_511_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_57_2\
    );
display_data_reg_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0004000800008001",
      INIT_B => X"0FF61FEC01FEE3FD",
      INIT_C => X"FFFFFFFF01FFFFFF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5 downto 3) => Q(5 downto 3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_448_511_3_5_n_0,
      DOB => display_data_reg_448_511_3_5_n_1,
      DOC => display_data_reg_448_511_3_5_n_2,
      DOD => NLW_display_data_reg_448_511_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_57_2\
    );
display_data_reg_448_511_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"8001000200002000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => ADDRD(0),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_448_511_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_448_511_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_57_2\
    );
display_data_reg_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"000600002000C000",
      INIT_B => X"0008000080018003",
      INIT_C => X"0004000040000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_512_575_0_2_n_0,
      DOB => display_data_reg_512_575_0_2_n_1,
      DOC => display_data_reg_512_575_0_2_n_2,
      DOD => NLW_display_data_reg_512_575_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_58_0\
    );
display_data_reg_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0008000080010002",
      INIT_B => X"1FEC01FEC3FD87FB",
      INIT_C => X"FFFF01FFFFFFFFFF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5 downto 3) => Q(5 downto 3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_512_575_3_5_n_0,
      DOB => display_data_reg_512_575_3_5_n_1,
      DOC => display_data_reg_512_575_3_5_n_2,
      DOD => NLW_display_data_reg_512_575_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_58_0\
    );
display_data_reg_512_575_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0002000020004000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => ADDRD(0),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_512_575_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_512_575_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_58_0\
    );
display_data_reg_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000600040018001",
      INIT_B => X"0000E001C0030006",
      INIT_C => X"0000000000010002",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_576_639_0_2_n_0,
      DOB => display_data_reg_576_639_0_2_n_1,
      DOC => display_data_reg_576_639_0_2_n_2,
      DOD => NLW_display_data_reg_576_639_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_58_1\
    );
display_data_reg_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000800100020004",
      INIT_B => X"01FEE3FDC7FB0FF6",
      INIT_C => X"01FFFFFFFFFFFFFF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5 downto 3) => Q(5 downto 3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_576_639_3_5_n_0,
      DOB => display_data_reg_576_639_3_5_n_1,
      DOC => display_data_reg_576_639_3_5_n_2,
      DOD => NLW_display_data_reg_576_639_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_58_1\
    );
display_data_reg_576_639_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000200040008001"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => ADDRD(0),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_576_639_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_576_639_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_58_1\
    );
display_data_reg_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"2000C00080030002",
      INIT_B => X"A001C0038005000A",
      INIT_C => X"0000800100020004",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_640_703_0_2_n_0,
      DOB => display_data_reg_640_703_0_2_n_1,
      DOC => display_data_reg_640_703_0_2_n_2,
      DOD => NLW_display_data_reg_640_703_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_90_0\
    );
display_data_reg_640_703_6_7: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"2000400080010002",
      INIT_B => X"C001000200040008",
      INIT_C => X"E3FDC7FB8FF71FEE",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5 downto 3) => Q(5 downto 3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(4),
      DIB => w_data(3),
      DIC => \text_ascii_carry__0_i_90_1\,
      DID => '0',
      DOA => display_data_reg_640_703_6_7_n_0,
      DOB => display_data_reg_640_703_6_7_n_1,
      DOC => display_data_reg_640_703_6_7_n_2,
      DOD => NLW_display_data_reg_640_703_6_7_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_90_0\
    );
display_data_reg_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_64_127_0_2_n_0,
      DOB => display_data_reg_64_127_0_2_n_1,
      DOC => display_data_reg_64_127_0_2_n_2,
      DOD => NLW_display_data_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_56_1\
    );
display_data_reg_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_64_127_3_5_n_0,
      DOB => display_data_reg_64_127_3_5_n_1,
      DOC => display_data_reg_64_127_3_5_n_2,
      DOD => NLW_display_data_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_56_1\
    );
display_data_reg_64_127_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => ADDRD(0),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_64_127_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_64_127_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_56_1\
    );
display_data_reg_704_767_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"8001C00180060000",
      INIT_B => X"80024004800A0000",
      INIT_C => X"4000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_704_767_0_2_n_0,
      DOB => display_data_reg_704_767_0_2_n_1,
      DOC => display_data_reg_704_767_0_2_n_2,
      DOD => NLW_display_data_reg_704_767_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_58_2\
    );
display_data_reg_704_767_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"00020004000C0000",
      INIT_B => X"C7FBCFF79FEE01FE",
      INIT_C => X"FFFFFFFFFFFF01FF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5 downto 3) => Q(5 downto 3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_704_767_3_5_n_0,
      DOB => display_data_reg_704_767_3_5_n_1,
      DOC => display_data_reg_704_767_3_5_n_2,
      DOD => NLW_display_data_reg_704_767_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_58_2\
    );
display_data_reg_704_767_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"4000400080020000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => ADDRD(0),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_704_767_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_704_767_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_58_2\
    );
display_data_reg_768_831_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000400000000",
      INIT_B => X"0006000800008001",
      INIT_C => X"0003000600006000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_768_831_0_2_n_0,
      DOB => display_data_reg_768_831_0_2_n_1,
      DOC => display_data_reg_768_831_0_2_n_2,
      DOD => NLW_display_data_reg_768_831_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_59_0\
    );
display_data_reg_768_831_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0004000800008001",
      INIT_B => X"0FF71FEE01FEE3FD",
      INIT_C => X"0FFFFFFF01FFFFFF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_768_831_3_5_n_0,
      DOB => display_data_reg_768_831_3_5_n_1,
      DOC => display_data_reg_768_831_3_5_n_2,
      DOD => NLW_display_data_reg_768_831_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_59_0\
    );
display_data_reg_768_831_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0001000200002000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => ADDRD(0),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_768_831_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_768_831_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_59_0\
    );
display_data_reg_832_895_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_832_895_0_2_n_0,
      DOB => display_data_reg_832_895_0_2_n_1,
      DOC => display_data_reg_832_895_0_2_n_2,
      DOD => NLW_display_data_reg_832_895_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_59_1\
    );
display_data_reg_832_895_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_832_895_3_5_n_0,
      DOB => display_data_reg_832_895_3_5_n_1,
      DOC => display_data_reg_832_895_3_5_n_2,
      DOD => NLW_display_data_reg_832_895_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_59_1\
    );
display_data_reg_832_895_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => ADDRD(0),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_832_895_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_832_895_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_59_1\
    );
display_data_reg_896_959_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_896_959_0_2_n_0,
      DOB => display_data_reg_896_959_0_2_n_1,
      DOC => display_data_reg_896_959_0_2_n_2,
      DOD => NLW_display_data_reg_896_959_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_59_2\
    );
display_data_reg_896_959_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_896_959_3_5_n_0,
      DOB => display_data_reg_896_959_3_5_n_1,
      DOC => display_data_reg_896_959_3_5_n_2,
      DOD => NLW_display_data_reg_896_959_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_59_2\
    );
display_data_reg_896_959_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => ADDRD(0),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_896_959_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_896_959_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_59_2\
    );
display_data_reg_960_1023_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"000000000001700C",
      INIT_B => X"000000000004D816",
      INIT_C => X"000000000002C000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 0) => text_ascii_carry_i_96_0(2 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(0),
      DIB => w_data(1),
      DIC => w_data(2),
      DID => '0',
      DOA => display_data_reg_960_1023_0_2_n_0,
      DOB => display_data_reg_960_1023_0_2_n_1,
      DOC => display_data_reg_960_1023_0_2_n_2,
      DOD => NLW_display_data_reg_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_59_3\
    );
display_data_reg_960_1023_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000064010",
      INIT_B => X"000000000FF4F8DE",
      INIT_C => X"000000000FFFBFFF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5) => Q(5),
      ADDRD(4) => ADDRD(1),
      ADDRD(3) => Q(3),
      ADDRD(2) => ADDRD(0),
      ADDRD(1 downto 0) => Q(1 downto 0),
      DIA => w_data(3),
      DIB => \text_ascii_carry__0_i_90_1\,
      DIC => '1',
      DID => '0',
      DOA => display_data_reg_960_1023_3_5_n_0,
      DOB => display_data_reg_960_1023_3_5_n_1,
      DOC => display_data_reg_960_1023_3_5_n_2,
      DOD => NLW_display_data_reg_960_1023_3_5_DOD_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_59_3\
    );
display_data_reg_960_1023_6_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"000000000003D806"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => ADDRD(0),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => w_data(4),
      DPO => display_data_reg_960_1023_6_7_n_0,
      DPRA0 => ADDRB(0),
      DPRA1 => ADDRB(1),
      DPRA2 => ADDRB(2),
      DPRA3 => ADDRB(3),
      DPRA4 => ADDRB(4),
      DPRA5 => ADDRB(5),
      SPO => NLW_display_data_reg_960_1023_6_7_SPO_UNCONNECTED,
      WCLK => clk_100m,
      WE => \text_ascii_carry__0_i_59_3\
    );
g0_b0_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => g0_b0_i_4_n_0,
      CO(2) => g0_b0_i_4_n_1,
      CO(1) => g0_b0_i_4_n_2,
      CO(0) => g0_b0_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 1) => font_addr0(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => \^sel\(3 downto 0),
      S(3) => g0_b0_i_5_n_0,
      S(2) => g0_b0_i_6_n_0,
      S(1) => g0_b0_i_7_n_0,
      S(0) => C(0)
    );
g0_b0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => font_addr0(2),
      I1 => p_0_in(0),
      O => g0_b0_i_5_n_0
    );
g0_b0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => font_addr0(1),
      I1 => C(2),
      O => g0_b0_i_6_n_0
    );
g0_b0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => font_addr0(0),
      I1 => C(1),
      O => g0_b0_i_7_n_0
    );
g17_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"223E3E3E"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_193_1\,
      I1 => \vga_b[0]_INST_0_i_193_2\,
      I2 => \^sel\(0),
      I3 => \^sel\(1),
      I4 => \^sel\(2),
      O => g17_b5_n_0
    );
g18_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E30003E"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_193_1\,
      I1 => \vga_b[0]_INST_0_i_193_2\,
      I2 => \^sel\(0),
      I3 => \^sel\(1),
      I4 => \^sel\(2),
      O => g18_b6_n_0
    );
g19_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E3E3E20"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_193_1\,
      I1 => \vga_b[0]_INST_0_i_193_2\,
      I2 => \^sel\(0),
      I3 => \^sel\(1),
      I4 => \^sel\(2),
      O => g19_b2_n_0
    );
g22_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00320636"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_193_1\,
      I1 => \vga_b[0]_INST_0_i_193_2\,
      I2 => \^sel\(0),
      I3 => \^sel\(1),
      I4 => \^sel\(2),
      O => g22_b6_n_0
    );
g26_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E40003E"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_193_1\,
      I1 => \vga_b[0]_INST_0_i_193_2\,
      I2 => \^sel\(0),
      I3 => \^sel\(1),
      I4 => \^sel\(2),
      O => g26_b6_n_0
    );
g2_b0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sel\(1),
      O => g2_b0_n_0
    );
g2_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06E718FF"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_193_1\,
      I1 => \vga_b[0]_INST_0_i_193_2\,
      I2 => \^sel\(0),
      I3 => \^sel\(1),
      I4 => \^sel\(2),
      O => g2_b1_n_0
    );
g2_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"38E718FF"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_193_1\,
      I1 => \vga_b[0]_INST_0_i_193_2\,
      I2 => \^sel\(0),
      I3 => \^sel\(1),
      I4 => \^sel\(2),
      O => g2_b6_n_0
    );
g44_b0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_44_0\,
      I1 => \^sel\(1),
      I2 => \^sel\(2),
      O => g44_b0_n_0
    );
g44_b1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_126_0\(0),
      I1 => \^sel\(1),
      I2 => \^sel\(2),
      O => \^v_count_reg[0]\
    );
g44_b2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"36"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_126_0\(0),
      I1 => \^sel\(1),
      I2 => \^sel\(2),
      O => g44_b2_n_0
    );
g44_b3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_289_0\,
      I1 => \^sel\(1),
      I2 => \^sel\(2),
      O => g44_b3_n_0
    );
g44_b7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_126_0\(0),
      I1 => \^sel\(1),
      I2 => \^sel\(2),
      O => g44_b7_n_0
    );
g46_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000808"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_126_0\(0),
      I1 => \vga_b[0]_INST_0_i_126_0\(1),
      I2 => \^sel\(0),
      I3 => \^sel\(1),
      I4 => \^sel\(2),
      O => g46_b7_n_0
    );
g47_b1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sel\(0),
      I1 => \^sel\(2),
      O => g47_b1_n_0
    );
g51_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080800"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_126_0\(0),
      I1 => \vga_b[0]_INST_0_i_126_0\(1),
      I2 => \^sel\(0),
      I3 => \^sel\(1),
      I4 => \^sel\(2),
      O => g51_b7_n_0
    );
g5_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000003E"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_100_0\,
      I1 => \vga_b[0]_INST_0_i_100_1\,
      I2 => \^sel\(0),
      I3 => \^sel\(1),
      I4 => \^sel\(2),
      O => g5_b0_n_0
    );
text_ascii_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => text_ascii_carry_n_0,
      CO(2) => text_ascii_carry_n_1,
      CO(1) => text_ascii_carry_n_2,
      CO(0) => text_ascii_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => text_ascii0(3 downto 0),
      O(3 downto 0) => font_addr0(3 downto 0),
      S(3) => text_ascii_carry_i_5_n_0,
      S(2) => text_ascii_carry_i_6_n_0,
      S(1) => text_ascii_carry_i_7_n_0,
      S(0) => text_ascii_carry_i_8_n_0
    );
\text_ascii_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => text_ascii_carry_n_0,
      CO(3) => \NLW_text_ascii_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \text_ascii_carry__0_n_1\,
      CO(1) => \text_ascii_carry__0_n_2\,
      CO(0) => \text_ascii_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => text_ascii0(6 downto 4),
      O(3 downto 0) => font_addr0(7 downto 4),
      S(3) => '1',
      S(2) => \text_ascii_carry__0_i_4_n_0\,
      S(1) => \text_ascii_carry__0_i_5_n_0\,
      S(0) => \text_ascii_carry__0_i_6_n_0\
    );
\text_ascii_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \text_ascii_carry__0_i_7_n_0\,
      I1 => \text_ascii_carry__0_i_8_n_0\,
      I2 => text_index(5),
      I3 => \text_ascii_carry__0_i_9_n_0\,
      I4 => text_index(4),
      I5 => \text_ascii_carry__0_i_10_n_0\,
      O => text_ascii0(6)
    );
\text_ascii_carry__0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ascii_carry__0_i_26_n_0\,
      I1 => \text_ascii_carry__0_i_27_n_0\,
      O => \text_ascii_carry__0_i_10_n_0\,
      S => text_index(3)
    );
\text_ascii_carry__0_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ascii_carry__0_i_28_n_0\,
      I1 => \text_ascii_carry__0_i_29_n_0\,
      O => \text_ascii_carry__0_i_11_n_0\,
      S => text_index(3)
    );
\text_ascii_carry__0_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ascii_carry__0_i_30_n_0\,
      I1 => \text_ascii_carry__0_i_31_n_0\,
      O => \text_ascii_carry__0_i_12_n_0\,
      S => text_index(3)
    );
\text_ascii_carry__0_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ascii_carry__0_i_32_n_0\,
      I1 => \text_ascii_carry__0_i_33_n_0\,
      O => \text_ascii_carry__0_i_13_n_0\,
      S => text_index(3)
    );
\text_ascii_carry__0_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ascii_carry__0_i_34_n_0\,
      I1 => \text_ascii_carry__0_i_35_n_0\,
      O => \text_ascii_carry__0_i_14_n_0\,
      S => text_index(3)
    );
\text_ascii_carry__0_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ascii_carry__0_i_36_n_0\,
      I1 => \text_ascii_carry__0_i_37_n_0\,
      O => \text_ascii_carry__0_i_15_n_0\,
      S => text_index(3)
    );
\text_ascii_carry__0_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ascii_carry__0_i_38_n_0\,
      I1 => \text_ascii_carry__0_i_39_n_0\,
      O => \text_ascii_carry__0_i_16_n_0\,
      S => text_index(3)
    );
\text_ascii_carry__0_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ascii_carry__0_i_40_n_0\,
      I1 => \text_ascii_carry__0_i_41_n_0\,
      O => \text_ascii_carry__0_i_17_n_0\,
      S => text_index(3)
    );
\text_ascii_carry__0_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ascii_carry__0_i_42_n_0\,
      I1 => \text_ascii_carry__0_i_43_n_0\,
      O => \text_ascii_carry__0_i_18_n_0\,
      S => text_index(3)
    );
\text_ascii_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \text_ascii_carry__0_i_11_n_0\,
      I1 => \text_ascii_carry__0_i_12_n_0\,
      I2 => text_index(5),
      I3 => \text_ascii_carry__0_i_13_n_0\,
      I4 => text_index(4),
      I5 => \text_ascii_carry__0_i_14_n_0\,
      O => text_ascii0(5)
    );
\text_ascii_carry__0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_44_n_0\,
      I1 => \text_ascii_carry__0_i_45_n_0\,
      O => \text_ascii_carry__0_i_20_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_46_n_0\,
      I1 => \text_ascii_carry__0_i_47_n_0\,
      O => \text_ascii_carry__0_i_21_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_48_n_0\,
      I1 => \text_ascii_carry__0_i_49_n_0\,
      O => \text_ascii_carry__0_i_22_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_50_n_0\,
      I1 => \text_ascii_carry__0_i_51_n_0\,
      O => \text_ascii_carry__0_i_23_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_52_n_0\,
      I1 => \text_ascii_carry__0_i_53_n_0\,
      O => \text_ascii_carry__0_i_24_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_54_n_0\,
      I1 => \text_ascii_carry__0_i_55_n_0\,
      O => \text_ascii_carry__0_i_25_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_56_n_0\,
      I1 => \text_ascii_carry__0_i_57_n_0\,
      O => \text_ascii_carry__0_i_26_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_58_n_0\,
      I1 => \text_ascii_carry__0_i_59_n_0\,
      O => \text_ascii_carry__0_i_27_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_60_n_0\,
      I1 => \text_ascii_carry__0_i_61_n_0\,
      O => \text_ascii_carry__0_i_28_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_62_n_0\,
      I1 => \text_ascii_carry__0_i_63_n_0\,
      O => \text_ascii_carry__0_i_29_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \text_ascii_carry__0_i_15_n_0\,
      I1 => \text_ascii_carry__0_i_16_n_0\,
      I2 => text_index(5),
      I3 => \text_ascii_carry__0_i_17_n_0\,
      I4 => text_index(4),
      I5 => \text_ascii_carry__0_i_18_n_0\,
      O => text_ascii0(4)
    );
\text_ascii_carry__0_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_64_n_0\,
      I1 => \text_ascii_carry__0_i_65_n_0\,
      O => \text_ascii_carry__0_i_30_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_66_n_0\,
      I1 => \text_ascii_carry__0_i_67_n_0\,
      O => \text_ascii_carry__0_i_31_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_68_n_0\,
      I1 => \text_ascii_carry__0_i_69_n_0\,
      O => \text_ascii_carry__0_i_32_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_70_n_0\,
      I1 => \text_ascii_carry__0_i_71_n_0\,
      O => \text_ascii_carry__0_i_33_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_72_n_0\,
      I1 => \text_ascii_carry__0_i_73_n_0\,
      O => \text_ascii_carry__0_i_34_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_74_n_0\,
      I1 => \text_ascii_carry__0_i_75_n_0\,
      O => \text_ascii_carry__0_i_35_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_76_n_0\,
      I1 => \text_ascii_carry__0_i_77_n_0\,
      O => \text_ascii_carry__0_i_36_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_78_n_0\,
      I1 => \text_ascii_carry__0_i_79_n_0\,
      O => \text_ascii_carry__0_i_37_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_80_n_0\,
      I1 => \text_ascii_carry__0_i_81_n_0\,
      O => \text_ascii_carry__0_i_38_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_82_n_0\,
      I1 => \text_ascii_carry__0_i_83_n_0\,
      O => \text_ascii_carry__0_i_39_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \text_ascii_carry__0_i_7_n_0\,
      I1 => \text_ascii_carry__0_i_8_n_0\,
      I2 => text_index(5),
      I3 => \text_ascii_carry__0_i_9_n_0\,
      I4 => text_index(4),
      I5 => \text_ascii_carry__0_i_10_n_0\,
      O => \text_ascii_carry__0_i_4_n_0\
    );
\text_ascii_carry__0_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_84_n_0\,
      I1 => \text_ascii_carry__0_i_85_n_0\,
      O => \text_ascii_carry__0_i_40_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_86_n_0\,
      I1 => \text_ascii_carry__0_i_87_n_0\,
      O => \text_ascii_carry__0_i_41_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_88_n_0\,
      I1 => \text_ascii_carry__0_i_89_n_0\,
      O => \text_ascii_carry__0_i_42_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ascii_carry__0_i_90_n_0\,
      I1 => \text_ascii_carry__0_i_91_n_0\,
      O => \text_ascii_carry__0_i_43_n_0\,
      S => text_index(2)
    );
\text_ascii_carry__0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3264_3327_6_7_n_0,
      I1 => display_data_reg_3200_3263_6_7_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_3136_3199_6_7_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_3072_3135_6_7_n_0,
      O => \text_ascii_carry__0_i_44_n_0\
    );
\text_ascii_carry__0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3520_3583_6_7_n_0,
      I1 => display_data_reg_3456_3519_6_7_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_3392_3455_6_7_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_3328_3391_6_7_n_0,
      O => \text_ascii_carry__0_i_45_n_0\
    );
\text_ascii_carry__0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3776_3839_6_7_n_0,
      I1 => display_data_reg_3712_3775_6_7_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_3648_3711_6_7_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_3584_3647_6_7_n_0,
      O => \text_ascii_carry__0_i_46_n_0\
    );
\text_ascii_carry__0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_4032_4095_6_7_n_0,
      I1 => display_data_reg_3968_4031_6_7_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_3904_3967_6_7_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_3840_3903_6_7_n_0,
      O => \text_ascii_carry__0_i_47_n_0\
    );
\text_ascii_carry__0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2240_2303_6_7_n_0,
      I1 => display_data_reg_2176_2239_6_7_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_2112_2175_6_7_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_2048_2111_6_7_n_0,
      O => \text_ascii_carry__0_i_48_n_0\
    );
\text_ascii_carry__0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2496_2559_6_7_n_0,
      I1 => display_data_reg_2432_2495_6_7_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_2368_2431_6_7_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_2304_2367_6_7_n_0,
      O => \text_ascii_carry__0_i_49_n_0\
    );
\text_ascii_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \text_ascii_carry__0_i_11_n_0\,
      I1 => \text_ascii_carry__0_i_12_n_0\,
      I2 => text_index(5),
      I3 => \text_ascii_carry__0_i_13_n_0\,
      I4 => text_index(4),
      I5 => \text_ascii_carry__0_i_14_n_0\,
      O => \text_ascii_carry__0_i_5_n_0\
    );
\text_ascii_carry__0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2752_2815_6_7_n_0,
      I1 => display_data_reg_2688_2751_6_7_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_2624_2687_6_7_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_2560_2623_6_7_n_0,
      O => \text_ascii_carry__0_i_50_n_0\
    );
\text_ascii_carry__0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3008_3071_6_7_n_0,
      I1 => display_data_reg_2944_3007_6_7_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_2880_2943_6_7_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_2816_2879_6_7_n_0,
      O => \text_ascii_carry__0_i_51_n_0\
    );
\text_ascii_carry__0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1216_1279_6_7_n_0,
      I1 => display_data_reg_1152_1215_6_7_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_1088_1151_6_7_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_1024_1087_6_7_n_0,
      O => \text_ascii_carry__0_i_52_n_0\
    );
\text_ascii_carry__0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1472_1535_6_7_n_0,
      I1 => display_data_reg_1408_1471_6_7_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_1344_1407_6_7_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_1280_1343_6_7_n_0,
      O => \text_ascii_carry__0_i_53_n_0\
    );
\text_ascii_carry__0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1728_1791_6_7_n_0,
      I1 => display_data_reg_1664_1727_6_7_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_1600_1663_6_7_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_1536_1599_6_7_n_0,
      O => \text_ascii_carry__0_i_54_n_0\
    );
\text_ascii_carry__0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1984_2047_6_7_n_0,
      I1 => display_data_reg_1920_1983_6_7_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_1856_1919_6_7_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_1792_1855_6_7_n_0,
      O => \text_ascii_carry__0_i_55_n_0\
    );
\text_ascii_carry__0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_192_255_6_7_n_0,
      I1 => display_data_reg_128_191_6_7_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_64_127_6_7_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_0_63_6_7_n_0,
      O => \text_ascii_carry__0_i_56_n_0\
    );
\text_ascii_carry__0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_448_511_6_7_n_0,
      I1 => display_data_reg_384_447_6_7_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_320_383_6_7_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_256_319_6_7_n_0,
      O => \text_ascii_carry__0_i_57_n_0\
    );
\text_ascii_carry__0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_704_767_6_7_n_0,
      I1 => display_data_reg_640_703_6_7_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_576_639_6_7_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_512_575_6_7_n_0,
      O => \text_ascii_carry__0_i_58_n_0\
    );
\text_ascii_carry__0_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_960_1023_6_7_n_0,
      I1 => display_data_reg_896_959_6_7_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_832_895_6_7_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_768_831_6_7_n_0,
      O => \text_ascii_carry__0_i_59_n_0\
    );
\text_ascii_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => text_ascii0(4),
      I1 => C(3),
      O => \text_ascii_carry__0_i_6_n_0\
    );
\text_ascii_carry__0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3264_3327_3_5_n_2,
      I1 => display_data_reg_3200_3263_3_5_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_3136_3199_3_5_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_3072_3135_3_5_n_2,
      O => \text_ascii_carry__0_i_60_n_0\
    );
\text_ascii_carry__0_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3520_3583_3_5_n_2,
      I1 => display_data_reg_3456_3519_3_5_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_3392_3455_3_5_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_3328_3391_3_5_n_2,
      O => \text_ascii_carry__0_i_61_n_0\
    );
\text_ascii_carry__0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3776_3839_3_5_n_2,
      I1 => display_data_reg_3712_3775_3_5_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_3648_3711_3_5_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_3584_3647_3_5_n_2,
      O => \text_ascii_carry__0_i_62_n_0\
    );
\text_ascii_carry__0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_4032_4095_3_5_n_2,
      I1 => display_data_reg_3968_4031_3_5_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_3904_3967_3_5_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_3840_3903_3_5_n_2,
      O => \text_ascii_carry__0_i_63_n_0\
    );
\text_ascii_carry__0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2240_2303_3_5_n_2,
      I1 => display_data_reg_2176_2239_3_5_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_2112_2175_3_5_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_2048_2111_3_5_n_2,
      O => \text_ascii_carry__0_i_64_n_0\
    );
\text_ascii_carry__0_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2496_2559_3_5_n_2,
      I1 => display_data_reg_2432_2495_3_5_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_2368_2431_3_5_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_2304_2367_3_5_n_2,
      O => \text_ascii_carry__0_i_65_n_0\
    );
\text_ascii_carry__0_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2752_2815_3_5_n_2,
      I1 => display_data_reg_2688_2751_3_5_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_2624_2687_3_5_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_2560_2623_3_5_n_2,
      O => \text_ascii_carry__0_i_66_n_0\
    );
\text_ascii_carry__0_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3008_3071_3_5_n_2,
      I1 => display_data_reg_2944_3007_3_5_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_2880_2943_3_5_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_2816_2879_3_5_n_2,
      O => \text_ascii_carry__0_i_67_n_0\
    );
\text_ascii_carry__0_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1216_1279_3_5_n_2,
      I1 => display_data_reg_1152_1215_3_5_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_1088_1151_3_5_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_1024_1087_3_5_n_2,
      O => \text_ascii_carry__0_i_68_n_0\
    );
\text_ascii_carry__0_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1472_1535_3_5_n_2,
      I1 => display_data_reg_1408_1471_3_5_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_1344_1407_3_5_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_1280_1343_3_5_n_2,
      O => \text_ascii_carry__0_i_69_n_0\
    );
\text_ascii_carry__0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ascii_carry__0_i_20_n_0\,
      I1 => \text_ascii_carry__0_i_21_n_0\,
      O => \text_ascii_carry__0_i_7_n_0\,
      S => text_index(3)
    );
\text_ascii_carry__0_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1728_1791_3_5_n_2,
      I1 => display_data_reg_1664_1727_3_5_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_1600_1663_3_5_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_1536_1599_3_5_n_2,
      O => \text_ascii_carry__0_i_70_n_0\
    );
\text_ascii_carry__0_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1984_2047_3_5_n_2,
      I1 => display_data_reg_1920_1983_3_5_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_1856_1919_3_5_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_1792_1855_3_5_n_2,
      O => \text_ascii_carry__0_i_71_n_0\
    );
\text_ascii_carry__0_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_192_255_3_5_n_2,
      I1 => display_data_reg_128_191_3_5_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_64_127_3_5_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_0_63_3_5_n_2,
      O => \text_ascii_carry__0_i_72_n_0\
    );
\text_ascii_carry__0_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFAFC0"
    )
        port map (
      I0 => display_data_reg_448_511_3_5_n_2,
      I1 => display_data_reg_384_447_3_5_n_2,
      I2 => text_index(1),
      I3 => text_index(0),
      I4 => display_data_reg_256_319_3_5_n_2,
      O => \text_ascii_carry__0_i_73_n_0\
    );
\text_ascii_carry__0_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => display_data_reg_704_767_3_5_n_2,
      I1 => text_index(1),
      I2 => display_data_reg_576_639_3_5_n_2,
      I3 => text_index(0),
      I4 => display_data_reg_512_575_3_5_n_2,
      O => \text_ascii_carry__0_i_74_n_0\
    );
\text_ascii_carry__0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_960_1023_3_5_n_2,
      I1 => display_data_reg_896_959_3_5_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_832_895_3_5_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_768_831_3_5_n_2,
      O => \text_ascii_carry__0_i_75_n_0\
    );
\text_ascii_carry__0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3264_3327_3_5_n_1,
      I1 => display_data_reg_3200_3263_3_5_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_3136_3199_3_5_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_3072_3135_3_5_n_1,
      O => \text_ascii_carry__0_i_76_n_0\
    );
\text_ascii_carry__0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3520_3583_3_5_n_1,
      I1 => display_data_reg_3456_3519_3_5_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_3392_3455_3_5_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_3328_3391_3_5_n_1,
      O => \text_ascii_carry__0_i_77_n_0\
    );
\text_ascii_carry__0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3776_3839_3_5_n_1,
      I1 => display_data_reg_3712_3775_3_5_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_3648_3711_3_5_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_3584_3647_3_5_n_1,
      O => \text_ascii_carry__0_i_78_n_0\
    );
\text_ascii_carry__0_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_4032_4095_3_5_n_1,
      I1 => display_data_reg_3968_4031_3_5_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_3904_3967_3_5_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_3840_3903_3_5_n_1,
      O => \text_ascii_carry__0_i_79_n_0\
    );
\text_ascii_carry__0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ascii_carry__0_i_22_n_0\,
      I1 => \text_ascii_carry__0_i_23_n_0\,
      O => \text_ascii_carry__0_i_8_n_0\,
      S => text_index(3)
    );
\text_ascii_carry__0_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2240_2303_3_5_n_1,
      I1 => display_data_reg_2176_2239_3_5_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_2112_2175_3_5_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_2048_2111_3_5_n_1,
      O => \text_ascii_carry__0_i_80_n_0\
    );
\text_ascii_carry__0_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2496_2559_3_5_n_1,
      I1 => display_data_reg_2432_2495_3_5_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_2368_2431_3_5_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_2304_2367_3_5_n_1,
      O => \text_ascii_carry__0_i_81_n_0\
    );
\text_ascii_carry__0_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2752_2815_3_5_n_1,
      I1 => display_data_reg_2688_2751_3_5_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_2624_2687_3_5_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_2560_2623_3_5_n_1,
      O => \text_ascii_carry__0_i_82_n_0\
    );
\text_ascii_carry__0_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3008_3071_3_5_n_1,
      I1 => display_data_reg_2944_3007_3_5_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_2880_2943_3_5_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_2816_2879_3_5_n_1,
      O => \text_ascii_carry__0_i_83_n_0\
    );
\text_ascii_carry__0_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1216_1279_3_5_n_1,
      I1 => display_data_reg_1152_1215_3_5_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_1088_1151_3_5_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_1024_1087_3_5_n_1,
      O => \text_ascii_carry__0_i_84_n_0\
    );
\text_ascii_carry__0_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1472_1535_3_5_n_1,
      I1 => display_data_reg_1408_1471_3_5_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_1344_1407_3_5_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_1280_1343_3_5_n_1,
      O => \text_ascii_carry__0_i_85_n_0\
    );
\text_ascii_carry__0_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1728_1791_3_5_n_1,
      I1 => display_data_reg_1664_1727_3_5_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_1600_1663_3_5_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_1536_1599_3_5_n_1,
      O => \text_ascii_carry__0_i_86_n_0\
    );
\text_ascii_carry__0_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1984_2047_3_5_n_1,
      I1 => display_data_reg_1920_1983_3_5_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_1856_1919_3_5_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_1792_1855_3_5_n_1,
      O => \text_ascii_carry__0_i_87_n_0\
    );
\text_ascii_carry__0_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_192_255_3_5_n_1,
      I1 => display_data_reg_128_191_3_5_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_64_127_3_5_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_0_63_3_5_n_1,
      O => \text_ascii_carry__0_i_88_n_0\
    );
\text_ascii_carry__0_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_448_511_3_5_n_1,
      I1 => display_data_reg_384_447_3_5_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_320_383_6_7_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_256_319_3_5_n_1,
      O => \text_ascii_carry__0_i_89_n_0\
    );
\text_ascii_carry__0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ascii_carry__0_i_24_n_0\,
      I1 => \text_ascii_carry__0_i_25_n_0\,
      O => \text_ascii_carry__0_i_9_n_0\,
      S => text_index(3)
    );
\text_ascii_carry__0_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_704_767_3_5_n_1,
      I1 => display_data_reg_640_703_6_7_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_576_639_3_5_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_512_575_3_5_n_1,
      O => \text_ascii_carry__0_i_90_n_0\
    );
\text_ascii_carry__0_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_960_1023_3_5_n_1,
      I1 => display_data_reg_896_959_3_5_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_832_895_3_5_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_768_831_3_5_n_1,
      O => \text_ascii_carry__0_i_91_n_0\
    );
text_ascii_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => text_ascii_carry_i_9_n_0,
      I1 => text_ascii_carry_i_10_n_0,
      I2 => text_index(5),
      I3 => text_ascii_carry_i_12_n_0,
      I4 => text_index(4),
      I5 => text_ascii_carry_i_14_n_0,
      O => text_ascii0(3)
    );
text_ascii_carry_i_10: unisim.vcomponents.MUXF8
     port map (
      I0 => text_ascii_carry_i_31_n_0,
      I1 => text_ascii_carry_i_32_n_0,
      O => text_ascii_carry_i_10_n_0,
      S => text_index(3)
    );
text_ascii_carry_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3264_3327_0_2_n_1,
      I1 => display_data_reg_3200_3263_0_2_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_3136_3199_0_2_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_3072_3135_0_2_n_1,
      O => text_ascii_carry_i_100_n_0
    );
text_ascii_carry_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3520_3583_0_2_n_1,
      I1 => display_data_reg_3456_3519_0_2_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_3392_3455_0_2_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_3328_3391_0_2_n_1,
      O => text_ascii_carry_i_101_n_0
    );
text_ascii_carry_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3776_3839_0_2_n_1,
      I1 => display_data_reg_3712_3775_0_2_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_3648_3711_0_2_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_3584_3647_0_2_n_1,
      O => text_ascii_carry_i_102_n_0
    );
text_ascii_carry_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_4032_4095_0_2_n_1,
      I1 => display_data_reg_3968_4031_0_2_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_3904_3967_0_2_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_3840_3903_0_2_n_1,
      O => text_ascii_carry_i_103_n_0
    );
text_ascii_carry_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2240_2303_0_2_n_1,
      I1 => display_data_reg_2176_2239_0_2_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_2112_2175_0_2_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_2048_2111_0_2_n_1,
      O => text_ascii_carry_i_104_n_0
    );
text_ascii_carry_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2496_2559_0_2_n_1,
      I1 => display_data_reg_2432_2495_0_2_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_2368_2431_0_2_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_2304_2367_0_2_n_1,
      O => text_ascii_carry_i_105_n_0
    );
text_ascii_carry_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2752_2815_0_2_n_1,
      I1 => display_data_reg_2688_2751_0_2_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_2624_2687_0_2_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_2560_2623_0_2_n_1,
      O => text_ascii_carry_i_106_n_0
    );
text_ascii_carry_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3008_3071_0_2_n_1,
      I1 => display_data_reg_2944_3007_0_2_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_2880_2943_0_2_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_2816_2879_0_2_n_1,
      O => text_ascii_carry_i_107_n_0
    );
text_ascii_carry_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1216_1279_0_2_n_1,
      I1 => display_data_reg_1152_1215_0_2_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_1088_1151_0_2_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_1024_1087_0_2_n_1,
      O => text_ascii_carry_i_108_n_0
    );
text_ascii_carry_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1472_1535_0_2_n_1,
      I1 => display_data_reg_1408_1471_0_2_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_1344_1407_0_2_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_1280_1343_0_2_n_1,
      O => text_ascii_carry_i_109_n_0
    );
text_ascii_carry_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1728_1791_0_2_n_1,
      I1 => display_data_reg_1664_1727_0_2_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_1600_1663_0_2_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_1536_1599_0_2_n_1,
      O => text_ascii_carry_i_110_n_0
    );
text_ascii_carry_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1984_2047_0_2_n_1,
      I1 => display_data_reg_1920_1983_0_2_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_1856_1919_0_2_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_1792_1855_0_2_n_1,
      O => text_ascii_carry_i_111_n_0
    );
text_ascii_carry_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_192_255_0_2_n_1,
      I1 => display_data_reg_128_191_0_2_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_64_127_0_2_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_0_63_0_2_n_1,
      O => text_ascii_carry_i_112_n_0
    );
text_ascii_carry_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_448_511_0_2_n_1,
      I1 => display_data_reg_384_447_0_2_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_320_383_0_2_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_256_319_0_2_n_1,
      O => text_ascii_carry_i_113_n_0
    );
text_ascii_carry_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_704_767_0_2_n_1,
      I1 => display_data_reg_640_703_0_2_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_576_639_0_2_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_512_575_0_2_n_1,
      O => text_ascii_carry_i_114_n_0
    );
text_ascii_carry_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_960_1023_0_2_n_1,
      I1 => display_data_reg_896_959_0_2_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_832_895_0_2_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_768_831_0_2_n_1,
      O => text_ascii_carry_i_115_n_0
    );
text_ascii_carry_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3264_3327_0_2_n_0,
      I1 => display_data_reg_3200_3263_0_2_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_3136_3199_0_2_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_3072_3135_0_2_n_0,
      O => text_ascii_carry_i_116_n_0
    );
text_ascii_carry_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3520_3583_0_2_n_0,
      I1 => display_data_reg_3456_3519_0_2_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_3392_3455_0_2_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_3328_3391_0_2_n_0,
      O => text_ascii_carry_i_117_n_0
    );
text_ascii_carry_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3776_3839_0_2_n_0,
      I1 => display_data_reg_3712_3775_0_2_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_3648_3711_0_2_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_3584_3647_0_2_n_0,
      O => text_ascii_carry_i_118_n_0
    );
text_ascii_carry_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_4032_4095_0_2_n_0,
      I1 => display_data_reg_3968_4031_0_2_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_3904_3967_0_2_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_3840_3903_0_2_n_0,
      O => text_ascii_carry_i_119_n_0
    );
text_ascii_carry_i_12: unisim.vcomponents.MUXF8
     port map (
      I0 => text_ascii_carry_i_34_n_0,
      I1 => text_ascii_carry_i_35_n_0,
      O => text_ascii_carry_i_12_n_0,
      S => text_index(3)
    );
text_ascii_carry_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2240_2303_0_2_n_0,
      I1 => display_data_reg_2176_2239_0_2_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_2112_2175_0_2_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_2048_2111_0_2_n_0,
      O => text_ascii_carry_i_120_n_0
    );
text_ascii_carry_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2496_2559_0_2_n_0,
      I1 => display_data_reg_2432_2495_0_2_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_2368_2431_0_2_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_2304_2367_0_2_n_0,
      O => text_ascii_carry_i_121_n_0
    );
text_ascii_carry_i_122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2752_2815_0_2_n_0,
      I1 => display_data_reg_2688_2751_0_2_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_2624_2687_0_2_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_2560_2623_0_2_n_0,
      O => text_ascii_carry_i_122_n_0
    );
text_ascii_carry_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3008_3071_0_2_n_0,
      I1 => display_data_reg_2944_3007_0_2_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_2880_2943_0_2_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_2816_2879_0_2_n_0,
      O => text_ascii_carry_i_123_n_0
    );
text_ascii_carry_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1216_1279_0_2_n_0,
      I1 => display_data_reg_1152_1215_0_2_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_1088_1151_0_2_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_1024_1087_0_2_n_0,
      O => text_ascii_carry_i_124_n_0
    );
text_ascii_carry_i_125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1472_1535_0_2_n_0,
      I1 => display_data_reg_1408_1471_0_2_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_1344_1407_0_2_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_1280_1343_0_2_n_0,
      O => text_ascii_carry_i_125_n_0
    );
text_ascii_carry_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1728_1791_0_2_n_0,
      I1 => display_data_reg_1664_1727_0_2_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_1600_1663_0_2_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_1536_1599_0_2_n_0,
      O => text_ascii_carry_i_126_n_0
    );
text_ascii_carry_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1984_2047_0_2_n_0,
      I1 => display_data_reg_1920_1983_0_2_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_1856_1919_0_2_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_1792_1855_0_2_n_0,
      O => text_ascii_carry_i_127_n_0
    );
text_ascii_carry_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_192_255_0_2_n_0,
      I1 => display_data_reg_128_191_0_2_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_64_127_0_2_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_0_63_0_2_n_0,
      O => text_ascii_carry_i_128_n_0
    );
text_ascii_carry_i_129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_448_511_0_2_n_0,
      I1 => display_data_reg_384_447_0_2_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_320_383_0_2_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_256_319_0_2_n_0,
      O => text_ascii_carry_i_129_n_0
    );
text_ascii_carry_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_704_767_0_2_n_0,
      I1 => display_data_reg_640_703_0_2_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_576_639_0_2_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_512_575_0_2_n_0,
      O => text_ascii_carry_i_130_n_0
    );
text_ascii_carry_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_960_1023_0_2_n_0,
      I1 => display_data_reg_896_959_0_2_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_832_895_0_2_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_768_831_0_2_n_0,
      O => text_ascii_carry_i_131_n_0
    );
text_ascii_carry_i_14: unisim.vcomponents.MUXF8
     port map (
      I0 => text_ascii_carry_i_40_n_0,
      I1 => text_ascii_carry_i_41_n_0,
      O => text_ascii_carry_i_14_n_0,
      S => text_index(3)
    );
text_ascii_carry_i_15: unisim.vcomponents.MUXF8
     port map (
      I0 => text_ascii_carry_i_42_n_0,
      I1 => text_ascii_carry_i_43_n_0,
      O => text_ascii_carry_i_15_n_0,
      S => text_index(3)
    );
text_ascii_carry_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => text_ascii_carry_i_44_n_0,
      I1 => text_ascii_carry_i_45_n_0,
      O => text_ascii_carry_i_16_n_0,
      S => text_index(3)
    );
text_ascii_carry_i_17: unisim.vcomponents.MUXF8
     port map (
      I0 => text_ascii_carry_i_46_n_0,
      I1 => text_ascii_carry_i_47_n_0,
      O => text_ascii_carry_i_17_n_0,
      S => text_index(3)
    );
text_ascii_carry_i_18: unisim.vcomponents.MUXF8
     port map (
      I0 => text_ascii_carry_i_48_n_0,
      I1 => text_ascii_carry_i_49_n_0,
      O => text_ascii_carry_i_18_n_0,
      S => text_index(3)
    );
text_ascii_carry_i_19: unisim.vcomponents.MUXF8
     port map (
      I0 => text_ascii_carry_i_50_n_0,
      I1 => text_ascii_carry_i_51_n_0,
      O => text_ascii_carry_i_19_n_0,
      S => text_index(3)
    );
text_ascii_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => text_ascii_carry_i_15_n_0,
      I1 => text_ascii_carry_i_16_n_0,
      I2 => text_index(5),
      I3 => text_ascii_carry_i_17_n_0,
      I4 => text_index(4),
      I5 => text_ascii_carry_i_18_n_0,
      O => text_ascii0(2)
    );
text_ascii_carry_i_20: unisim.vcomponents.MUXF8
     port map (
      I0 => text_ascii_carry_i_52_n_0,
      I1 => text_ascii_carry_i_53_n_0,
      O => text_ascii_carry_i_20_n_0,
      S => text_index(3)
    );
text_ascii_carry_i_21: unisim.vcomponents.MUXF8
     port map (
      I0 => text_ascii_carry_i_54_n_0,
      I1 => text_ascii_carry_i_55_n_0,
      O => text_ascii_carry_i_21_n_0,
      S => text_index(3)
    );
text_ascii_carry_i_22: unisim.vcomponents.MUXF8
     port map (
      I0 => text_ascii_carry_i_56_n_0,
      I1 => text_ascii_carry_i_57_n_0,
      O => text_ascii_carry_i_22_n_0,
      S => text_index(3)
    );
text_ascii_carry_i_23: unisim.vcomponents.MUXF8
     port map (
      I0 => text_ascii_carry_i_58_n_0,
      I1 => text_ascii_carry_i_59_n_0,
      O => text_ascii_carry_i_23_n_0,
      S => text_index(3)
    );
text_ascii_carry_i_24: unisim.vcomponents.MUXF8
     port map (
      I0 => text_ascii_carry_i_60_n_0,
      I1 => text_ascii_carry_i_61_n_0,
      O => text_ascii_carry_i_24_n_0,
      S => text_index(3)
    );
text_ascii_carry_i_25: unisim.vcomponents.MUXF8
     port map (
      I0 => text_ascii_carry_i_62_n_0,
      I1 => text_ascii_carry_i_63_n_0,
      O => text_ascii_carry_i_25_n_0,
      S => text_index(3)
    );
text_ascii_carry_i_26: unisim.vcomponents.MUXF8
     port map (
      I0 => text_ascii_carry_i_64_n_0,
      I1 => text_ascii_carry_i_65_n_0,
      O => text_ascii_carry_i_26_n_0,
      S => text_index(3)
    );
text_ascii_carry_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_67_n_0,
      I1 => text_ascii_carry_i_68_n_0,
      O => text_ascii_carry_i_29_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => text_ascii_carry_i_19_n_0,
      I1 => text_ascii_carry_i_20_n_0,
      I2 => text_index(5),
      I3 => text_ascii_carry_i_21_n_0,
      I4 => text_index(4),
      I5 => text_ascii_carry_i_22_n_0,
      O => text_ascii0(1)
    );
text_ascii_carry_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_69_n_0,
      I1 => text_ascii_carry_i_70_n_0,
      O => text_ascii_carry_i_30_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_71_n_0,
      I1 => text_ascii_carry_i_72_n_0,
      O => text_ascii_carry_i_31_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_73_n_0,
      I1 => text_ascii_carry_i_74_n_0,
      O => text_ascii_carry_i_32_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_34: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_76_n_0,
      I1 => text_ascii_carry_i_77_n_0,
      O => text_ascii_carry_i_34_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_78_n_0,
      I1 => text_ascii_carry_i_79_n_0,
      O => text_ascii_carry_i_35_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => text_ascii_carry_i_23_n_0,
      I1 => text_ascii_carry_i_24_n_0,
      I2 => text_index(5),
      I3 => text_ascii_carry_i_25_n_0,
      I4 => text_index(4),
      I5 => text_ascii_carry_i_26_n_0,
      O => text_ascii0(0)
    );
text_ascii_carry_i_40: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_80_n_0,
      I1 => text_ascii_carry_i_81_n_0,
      O => text_ascii_carry_i_40_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_82_n_0,
      I1 => text_ascii_carry_i_83_n_0,
      O => text_ascii_carry_i_41_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_42: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_84_n_0,
      I1 => text_ascii_carry_i_85_n_0,
      O => text_ascii_carry_i_42_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_43: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_86_n_0,
      I1 => text_ascii_carry_i_87_n_0,
      O => text_ascii_carry_i_43_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_44: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_88_n_0,
      I1 => text_ascii_carry_i_89_n_0,
      O => text_ascii_carry_i_44_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_45: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_90_n_0,
      I1 => text_ascii_carry_i_91_n_0,
      O => text_ascii_carry_i_45_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_46: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_92_n_0,
      I1 => text_ascii_carry_i_93_n_0,
      O => text_ascii_carry_i_46_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_47: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_94_n_0,
      I1 => text_ascii_carry_i_95_n_0,
      O => text_ascii_carry_i_47_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_48: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_96_n_0,
      I1 => text_ascii_carry_i_97_n_0,
      O => text_ascii_carry_i_48_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_49: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_98_n_0,
      I1 => text_ascii_carry_i_99_n_0,
      O => text_ascii_carry_i_49_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => text_ascii0(3),
      I1 => p_0_in(1),
      O => text_ascii_carry_i_5_n_0
    );
text_ascii_carry_i_50: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_100_n_0,
      I1 => text_ascii_carry_i_101_n_0,
      O => text_ascii_carry_i_50_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_51: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_102_n_0,
      I1 => text_ascii_carry_i_103_n_0,
      O => text_ascii_carry_i_51_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_52: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_104_n_0,
      I1 => text_ascii_carry_i_105_n_0,
      O => text_ascii_carry_i_52_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_53: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_106_n_0,
      I1 => text_ascii_carry_i_107_n_0,
      O => text_ascii_carry_i_53_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_54: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_108_n_0,
      I1 => text_ascii_carry_i_109_n_0,
      O => text_ascii_carry_i_54_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_55: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_110_n_0,
      I1 => text_ascii_carry_i_111_n_0,
      O => text_ascii_carry_i_55_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_56: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_112_n_0,
      I1 => text_ascii_carry_i_113_n_0,
      O => text_ascii_carry_i_56_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_57: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_114_n_0,
      I1 => text_ascii_carry_i_115_n_0,
      O => text_ascii_carry_i_57_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_58: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_116_n_0,
      I1 => text_ascii_carry_i_117_n_0,
      O => text_ascii_carry_i_58_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_59: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_118_n_0,
      I1 => text_ascii_carry_i_119_n_0,
      O => text_ascii_carry_i_59_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => text_ascii0(2),
      I1 => p_0_in(0),
      O => text_ascii_carry_i_6_n_0
    );
text_ascii_carry_i_60: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_120_n_0,
      I1 => text_ascii_carry_i_121_n_0,
      O => text_ascii_carry_i_60_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_61: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_122_n_0,
      I1 => text_ascii_carry_i_123_n_0,
      O => text_ascii_carry_i_61_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_62: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_124_n_0,
      I1 => text_ascii_carry_i_125_n_0,
      O => text_ascii_carry_i_62_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_63: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_126_n_0,
      I1 => text_ascii_carry_i_127_n_0,
      O => text_ascii_carry_i_63_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_64: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_128_n_0,
      I1 => text_ascii_carry_i_129_n_0,
      O => text_ascii_carry_i_64_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_65: unisim.vcomponents.MUXF7
     port map (
      I0 => text_ascii_carry_i_130_n_0,
      I1 => text_ascii_carry_i_131_n_0,
      O => text_ascii_carry_i_65_n_0,
      S => text_index(2)
    );
text_ascii_carry_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3264_3327_3_5_n_0,
      I1 => display_data_reg_3200_3263_3_5_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_3136_3199_3_5_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_3072_3135_3_5_n_0,
      O => text_ascii_carry_i_67_n_0
    );
text_ascii_carry_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3520_3583_3_5_n_0,
      I1 => display_data_reg_3456_3519_3_5_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_3392_3455_3_5_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_3328_3391_3_5_n_0,
      O => text_ascii_carry_i_68_n_0
    );
text_ascii_carry_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3776_3839_3_5_n_0,
      I1 => display_data_reg_3712_3775_3_5_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_3648_3711_3_5_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_3584_3647_3_5_n_0,
      O => text_ascii_carry_i_69_n_0
    );
text_ascii_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => text_ascii0(1),
      I1 => C(2),
      O => text_ascii_carry_i_7_n_0
    );
text_ascii_carry_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_4032_4095_3_5_n_0,
      I1 => display_data_reg_3968_4031_3_5_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_3904_3967_3_5_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_3840_3903_3_5_n_0,
      O => text_ascii_carry_i_70_n_0
    );
text_ascii_carry_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2240_2303_3_5_n_0,
      I1 => display_data_reg_2176_2239_3_5_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_2112_2175_3_5_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_2048_2111_3_5_n_0,
      O => text_ascii_carry_i_71_n_0
    );
text_ascii_carry_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2496_2559_3_5_n_0,
      I1 => display_data_reg_2432_2495_3_5_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_2368_2431_3_5_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_2304_2367_3_5_n_0,
      O => text_ascii_carry_i_72_n_0
    );
text_ascii_carry_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2752_2815_3_5_n_0,
      I1 => display_data_reg_2688_2751_3_5_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_2624_2687_3_5_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_2560_2623_3_5_n_0,
      O => text_ascii_carry_i_73_n_0
    );
text_ascii_carry_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3008_3071_3_5_n_0,
      I1 => display_data_reg_2944_3007_3_5_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_2880_2943_3_5_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_2816_2879_3_5_n_0,
      O => text_ascii_carry_i_74_n_0
    );
text_ascii_carry_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1216_1279_3_5_n_0,
      I1 => display_data_reg_1152_1215_3_5_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_1088_1151_3_5_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_1024_1087_3_5_n_0,
      O => text_ascii_carry_i_76_n_0
    );
text_ascii_carry_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1472_1535_3_5_n_0,
      I1 => display_data_reg_1408_1471_3_5_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_1344_1407_3_5_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_1280_1343_3_5_n_0,
      O => text_ascii_carry_i_77_n_0
    );
text_ascii_carry_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1728_1791_3_5_n_0,
      I1 => display_data_reg_1664_1727_3_5_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_1600_1663_3_5_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_1536_1599_3_5_n_0,
      O => text_ascii_carry_i_78_n_0
    );
text_ascii_carry_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1984_2047_3_5_n_0,
      I1 => display_data_reg_1920_1983_3_5_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_1856_1919_3_5_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_1792_1855_3_5_n_0,
      O => text_ascii_carry_i_79_n_0
    );
text_ascii_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => text_ascii0(0),
      I1 => C(1),
      O => text_ascii_carry_i_8_n_0
    );
text_ascii_carry_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_192_255_3_5_n_0,
      I1 => display_data_reg_128_191_3_5_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_64_127_3_5_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_0_63_3_5_n_0,
      O => text_ascii_carry_i_80_n_0
    );
text_ascii_carry_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_448_511_3_5_n_0,
      I1 => display_data_reg_384_447_3_5_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_320_383_6_7_n_1,
      I4 => text_index(0),
      I5 => display_data_reg_256_319_3_5_n_0,
      O => text_ascii_carry_i_81_n_0
    );
text_ascii_carry_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_704_767_3_5_n_0,
      I1 => display_data_reg_640_703_6_7_n_1,
      I2 => text_index(1),
      I3 => display_data_reg_576_639_3_5_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_512_575_3_5_n_0,
      O => text_ascii_carry_i_82_n_0
    );
text_ascii_carry_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_960_1023_3_5_n_0,
      I1 => display_data_reg_896_959_3_5_n_0,
      I2 => text_index(1),
      I3 => display_data_reg_832_895_3_5_n_0,
      I4 => text_index(0),
      I5 => display_data_reg_768_831_3_5_n_0,
      O => text_ascii_carry_i_83_n_0
    );
text_ascii_carry_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3264_3327_0_2_n_2,
      I1 => display_data_reg_3200_3263_0_2_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_3136_3199_0_2_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_3072_3135_0_2_n_2,
      O => text_ascii_carry_i_84_n_0
    );
text_ascii_carry_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3520_3583_0_2_n_2,
      I1 => display_data_reg_3456_3519_0_2_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_3392_3455_0_2_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_3328_3391_0_2_n_2,
      O => text_ascii_carry_i_85_n_0
    );
text_ascii_carry_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3776_3839_0_2_n_2,
      I1 => display_data_reg_3712_3775_0_2_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_3648_3711_0_2_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_3584_3647_0_2_n_2,
      O => text_ascii_carry_i_86_n_0
    );
text_ascii_carry_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_4032_4095_0_2_n_2,
      I1 => display_data_reg_3968_4031_0_2_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_3904_3967_0_2_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_3840_3903_0_2_n_2,
      O => text_ascii_carry_i_87_n_0
    );
text_ascii_carry_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2240_2303_0_2_n_2,
      I1 => display_data_reg_2176_2239_0_2_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_2112_2175_0_2_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_2048_2111_0_2_n_2,
      O => text_ascii_carry_i_88_n_0
    );
text_ascii_carry_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2496_2559_0_2_n_2,
      I1 => display_data_reg_2432_2495_0_2_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_2368_2431_0_2_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_2304_2367_0_2_n_2,
      O => text_ascii_carry_i_89_n_0
    );
text_ascii_carry_i_9: unisim.vcomponents.MUXF8
     port map (
      I0 => text_ascii_carry_i_29_n_0,
      I1 => text_ascii_carry_i_30_n_0,
      O => text_ascii_carry_i_9_n_0,
      S => text_index(3)
    );
text_ascii_carry_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_2752_2815_0_2_n_2,
      I1 => display_data_reg_2688_2751_0_2_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_2624_2687_0_2_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_2560_2623_0_2_n_2,
      O => text_ascii_carry_i_90_n_0
    );
text_ascii_carry_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_3008_3071_0_2_n_2,
      I1 => display_data_reg_2944_3007_0_2_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_2880_2943_0_2_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_2816_2879_0_2_n_2,
      O => text_ascii_carry_i_91_n_0
    );
text_ascii_carry_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1216_1279_0_2_n_2,
      I1 => display_data_reg_1152_1215_0_2_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_1088_1151_0_2_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_1024_1087_0_2_n_2,
      O => text_ascii_carry_i_92_n_0
    );
text_ascii_carry_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1472_1535_0_2_n_2,
      I1 => display_data_reg_1408_1471_0_2_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_1344_1407_0_2_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_1280_1343_0_2_n_2,
      O => text_ascii_carry_i_93_n_0
    );
text_ascii_carry_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1728_1791_0_2_n_2,
      I1 => display_data_reg_1664_1727_0_2_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_1600_1663_0_2_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_1536_1599_0_2_n_2,
      O => text_ascii_carry_i_94_n_0
    );
text_ascii_carry_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_1984_2047_0_2_n_2,
      I1 => display_data_reg_1920_1983_0_2_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_1856_1919_0_2_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_1792_1855_0_2_n_2,
      O => text_ascii_carry_i_95_n_0
    );
text_ascii_carry_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_192_255_0_2_n_2,
      I1 => display_data_reg_128_191_0_2_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_64_127_0_2_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_0_63_0_2_n_2,
      O => text_ascii_carry_i_96_n_0
    );
text_ascii_carry_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_448_511_0_2_n_2,
      I1 => display_data_reg_384_447_0_2_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_320_383_0_2_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_256_319_0_2_n_2,
      O => text_ascii_carry_i_97_n_0
    );
text_ascii_carry_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_704_767_0_2_n_2,
      I1 => display_data_reg_640_703_0_2_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_576_639_0_2_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_512_575_0_2_n_2,
      O => text_ascii_carry_i_98_n_0
    );
text_ascii_carry_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_data_reg_960_1023_0_2_n_2,
      I1 => display_data_reg_896_959_0_2_n_2,
      I2 => text_index(1),
      I3 => display_data_reg_832_895_0_2_n_2,
      I4 => text_index(0),
      I5 => display_data_reg_768_831_0_2_n_2,
      O => text_ascii_carry_i_99_n_0
    );
\vga_b[0]_INST_0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_24_n_0\,
      I1 => \vga_b[0]_INST_0_i_25_n_0\,
      O => \vga_b[0]_INST_0_i_25_0\(1),
      S => \^sel\(8)
    );
\vga_b[0]_INST_0_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => g5_b0_n_0,
      I1 => \^sel\(3),
      I2 => \^sel\(5),
      I3 => \vga_b[0]_INST_0_i_226_n_0\,
      I4 => \^sel\(4),
      I5 => \vga_b[0]_INST_0_i_42_0\,
      O => \vga_b[0]_INST_0_i_100_n_0\
    );
\vga_b[0]_INST_0_i_107\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_46\,
      I1 => \vga_b[0]_INST_0_i_234_n_0\,
      O => \vga_b[0]_INST_0_i_234_0\,
      S => \^sel\(4)
    );
\vga_b[0]_INST_0_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_3\,
      I1 => \vga_b[0]_INST_0_i_27_n_0\,
      O => \vga_b[0]_INST_0_i_25_0\(0),
      S => \^sel\(8)
    );
\vga_b[0]_INST_0_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g47_b1_n_0,
      I1 => \vga_b[0]_INST_0_i_36_0\,
      I2 => \^sel\(4),
      I3 => \vga_b[0]_INST_0_i_36_1\,
      I4 => \^sel\(3),
      I5 => \^v_count_reg[0]\,
      O => \vga_b[0]_INST_0_i_112_n_0\
    );
\vga_b[0]_INST_0_i_121\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_50\,
      I1 => \vga_b[0]_INST_0_i_256_n_0\,
      O => \vga_b[0]_INST_0_i_256_0\,
      S => \^sel\(4)
    );
\vga_b[0]_INST_0_i_123\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_51_2\,
      I1 => \vga_b[0]_INST_0_i_260_n_0\,
      O => \vga_b[0]_INST_0_i_123_n_0\,
      S => \^sel\(4)
    );
\vga_b[0]_INST_0_i_124\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_51_1\,
      I1 => \vga_b[0]_INST_0_i_262_n_0\,
      O => \vga_b[0]_INST_0_i_124_n_0\,
      S => \^sel\(4)
    );
\vga_b[0]_INST_0_i_125\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_51_0\,
      I1 => \vga_b[0]_INST_0_i_264_n_0\,
      O => \vga_b[0]_INST_0_i_125_n_0\,
      S => \^sel\(4)
    );
\vga_b[0]_INST_0_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_40_0\,
      I1 => g46_b7_n_0,
      I2 => \^sel\(4),
      I3 => \vga_b[0]_INST_0_i_40_1\,
      I4 => \^sel\(3),
      I5 => g44_b2_n_0,
      O => \vga_b[0]_INST_0_i_126_n_0\
    );
\vga_b[0]_INST_0_i_140\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_289_n_0\,
      I1 => \vga_b[0]_INST_0_i_56_0\,
      O => \vga_b[0]_INST_0_i_140_n_0\,
      S => \^sel\(4)
    );
\vga_b[0]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \vga_b[0]_INST_0_i_33_n_0\,
      CO(3 downto 0) => \NLW_vga_b[0]_INST_0_i_15_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_vga_b[0]_INST_0_i_15_O_UNCONNECTED\(3 downto 1),
      O(0) => \^sel\(8),
      S(3 downto 1) => B"000",
      S(0) => font_addr0(7)
    );
\vga_b[0]_INST_0_i_155\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_311_n_0\,
      I1 => \vga_b[0]_INST_0_i_59\,
      O => \vga_b[0]_INST_0_i_312\,
      S => \^sel\(4)
    );
\vga_b[0]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vga_b[0]_INST_0_i_36_n_0\,
      I1 => \vga_b[0]_INST_0_i_6_0\,
      O => \vga_b[0]_INST_0_i_17_n_0\,
      S => \^sel\(7)
    );
\vga_b[0]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vga_b[0]_INST_0_i_40_n_0\,
      I1 => \vga_b[0]_INST_0_i_7_0\,
      O => \vga_b[0]_INST_0_i_19_n_0\,
      S => \^sel\(7)
    );
\vga_b[0]_INST_0_i_193\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vga_b[0]_INST_0_i_75_0\,
      I1 => g19_b2_n_0,
      O => \vga_b[0]_INST_0_i_193_n_0\,
      S => \^sel\(3)
    );
\vga_b[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C10DCD31F13DFD"
    )
        port map (
      I0 => font_data(2),
      I1 => display_data_reg_0_63_0_2_i_5(1),
      I2 => display_data_reg_0_63_0_2_i_5(0),
      I3 => font_data(7),
      I4 => font_data(0),
      I5 => font_data(1),
      O => \h_count_reg[1]\
    );
\vga_b[0]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vga_b[0]_INST_0_i_42_n_0\,
      I1 => \vga_b[0]_INST_0_i_43_n_0\,
      O => \vga_b[0]_INST_0_i_20_n_0\,
      S => \^sel\(7)
    );
\vga_b[0]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vga_b[0]_INST_0_i_44_n_0\,
      I1 => \vga_b[0]_INST_0_i_8_0\,
      O => \vga_b[0]_INST_0_i_21_n_0\,
      S => \^sel\(7)
    );
\vga_b[0]_INST_0_i_226\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b0_n_0,
      I1 => \vga_b[0]_INST_0_i_100_2\,
      O => \vga_b[0]_INST_0_i_226_n_0\,
      S => \^sel\(3)
    );
\vga_b[0]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vga_b[0]_INST_0_i_48_n_0\,
      I1 => \vga_b[0]_INST_0_i_9_0\,
      O => \vga_b[0]_INST_0_i_23_n_0\,
      S => \^sel\(7)
    );
\vga_b[0]_INST_0_i_234\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b1_n_0,
      I1 => \vga_b[0]_INST_0_i_107_0\,
      O => \vga_b[0]_INST_0_i_234_n_0\,
      S => \^sel\(3)
    );
\vga_b[0]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vga_b[0]_INST_0_i_10_0\,
      I1 => \vga_b[0]_INST_0_i_51_n_0\,
      O => \vga_b[0]_INST_0_i_24_n_0\,
      S => \^sel\(7)
    );
\vga_b[0]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vga_b[0]_INST_0_i_52_n_0\,
      I1 => \vga_b[0]_INST_0_i_10_1\,
      O => \vga_b[0]_INST_0_i_25_n_0\,
      S => \^sel\(7)
    );
\vga_b[0]_INST_0_i_256\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b6_n_0,
      I1 => \vga_b[0]_INST_0_i_121_0\,
      O => \vga_b[0]_INST_0_i_256_n_0\,
      S => \^sel\(3)
    );
\vga_b[0]_INST_0_i_260\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b6_n_0,
      I1 => \vga_b[0]_INST_0_i_123_0\,
      O => \vga_b[0]_INST_0_i_260_n_0\,
      S => \^sel\(3)
    );
\vga_b[0]_INST_0_i_262\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b6_n_0,
      I1 => \vga_b[0]_INST_0_i_124_0\,
      O => \vga_b[0]_INST_0_i_262_n_0\,
      S => \^sel\(3)
    );
\vga_b[0]_INST_0_i_264\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b6_n_0,
      I1 => \vga_b[0]_INST_0_i_125_0\,
      O => \vga_b[0]_INST_0_i_264_n_0\,
      S => \^sel\(3)
    );
\vga_b[0]_INST_0_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vga_b[0]_INST_0_i_56_n_0\,
      I1 => \vga_b[0]_INST_0_i_11_0\,
      O => \vga_b[0]_INST_0_i_27_n_0\,
      S => \^sel\(7)
    );
\vga_b[0]_INST_0_i_289\: unisim.vcomponents.MUXF7
     port map (
      I0 => g44_b3_n_0,
      I1 => \vga_b[0]_INST_0_i_140_0\,
      O => \vga_b[0]_INST_0_i_289_n_0\,
      S => \^sel\(3)
    );
\vga_b[0]_INST_0_i_311\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vga_b[0]_INST_0_i_155_0\,
      I1 => g17_b5_n_0,
      O => \vga_b[0]_INST_0_i_311_n_0\,
      S => \^sel\(3)
    );
\vga_b[0]_INST_0_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => g0_b0_i_4_n_0,
      CO(3) => \vga_b[0]_INST_0_i_33_n_0\,
      CO(2) => \vga_b[0]_INST_0_i_33_n_1\,
      CO(1) => \vga_b[0]_INST_0_i_33_n_2\,
      CO(0) => \vga_b[0]_INST_0_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => font_addr0(4 downto 3),
      O(3 downto 0) => \^sel\(7 downto 4),
      S(3 downto 2) => font_addr0(6 downto 5),
      S(1) => \vga_b[0]_INST_0_i_66_n_0\,
      S(0) => \vga_b[0]_INST_0_i_67_n_0\
    );
\vga_b[0]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_76_n_0\,
      I1 => \vga_b[0]_INST_0_i_17_0\,
      I2 => \^sel\(6),
      I3 => \vga_b[0]_INST_0_i_17_1\,
      I4 => \^sel\(5),
      I5 => \vga_b[0]_INST_0_i_17_2\,
      O => \vga_b[0]_INST_0_i_36_n_0\
    );
\vga_b[0]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_92_n_0\,
      I1 => \vga_b[0]_INST_0_i_19_0\,
      I2 => \^sel\(6),
      I3 => \vga_b[0]_INST_0_i_19_1\,
      I4 => \^sel\(5),
      I5 => \vga_b[0]_INST_0_i_19_2\,
      O => \vga_b[0]_INST_0_i_40_n_0\
    );
\vga_b[0]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_20_1\,
      I1 => \^sel\(3),
      I2 => \^sel\(4),
      I3 => \^sel\(5),
      I4 => \^sel\(6),
      I5 => \vga_b[0]_INST_0_i_100_n_0\,
      O => \vga_b[0]_INST_0_i_42_n_0\
    );
\vga_b[0]_INST_0_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^sel\(4),
      I1 => \vga_b[0]_INST_0_i_20_0\,
      I2 => \^sel\(3),
      I3 => \^sel\(5),
      I4 => \^sel\(6),
      O => \vga_b[0]_INST_0_i_43_n_0\
    );
\vga_b[0]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000000800080"
    )
        port map (
      I0 => g44_b0_n_0,
      I1 => \^sel\(6),
      I2 => \^sel\(5),
      I3 => \^sel\(3),
      I4 => \vga_b[0]_INST_0_i_21_0\,
      I5 => \^sel\(4),
      O => \vga_b[0]_INST_0_i_44_n_0\
    );
\vga_b[0]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_112_n_0\,
      I1 => \vga_b[0]_INST_0_i_23_0\,
      I2 => \^sel\(6),
      I3 => \vga_b[0]_INST_0_i_23_1\,
      I4 => \^sel\(5),
      I5 => \vga_b[0]_INST_0_i_23_2\,
      O => \vga_b[0]_INST_0_i_48_n_0\
    );
\vga_b[0]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_24_0\,
      I1 => \vga_b[0]_INST_0_i_123_n_0\,
      I2 => \^sel\(6),
      I3 => \vga_b[0]_INST_0_i_124_n_0\,
      I4 => \^sel\(5),
      I5 => \vga_b[0]_INST_0_i_125_n_0\,
      O => \vga_b[0]_INST_0_i_51_n_0\
    );
\vga_b[0]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_126_n_0\,
      I1 => \vga_b[0]_INST_0_i_25_1\,
      I2 => \^sel\(6),
      I3 => \vga_b[0]_INST_0_i_25_2\,
      I4 => \^sel\(5),
      I5 => \vga_b[0]_INST_0_i_25_3\,
      O => \vga_b[0]_INST_0_i_52_n_0\
    );
\vga_b[0]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_140_n_0\,
      I1 => \vga_b[0]_INST_0_i_27_0\,
      I2 => \^sel\(6),
      I3 => \vga_b[0]_INST_0_i_27_1\,
      I4 => \^sel\(5),
      I5 => \vga_b[0]_INST_0_i_27_2\,
      O => \vga_b[0]_INST_0_i_56_n_0\
    );
\vga_b[0]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_2_0\,
      I1 => \vga_b[0]_INST_0_i_17_n_0\,
      O => font_data(2),
      S => \^sel\(8)
    );
\vga_b[0]_INST_0_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => font_addr0(4),
      I1 => C(3),
      O => \vga_b[0]_INST_0_i_66_n_0\
    );
\vga_b[0]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => font_addr0(3),
      I1 => p_0_in(1),
      O => \vga_b[0]_INST_0_i_67_n_0\
    );
\vga_b[0]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_2_2\,
      I1 => \vga_b[0]_INST_0_i_19_n_0\,
      O => font_data(7),
      S => \^sel\(8)
    );
\vga_b[0]_INST_0_i_75\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_35\,
      I1 => \vga_b[0]_INST_0_i_193_n_0\,
      O => \vga_b[0]_INST_0_i_193_0\,
      S => \^sel\(4)
    );
\vga_b[0]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g47_b1_n_0,
      I1 => \vga_b[0]_INST_0_i_36_0\,
      I2 => \^sel\(4),
      I3 => \vga_b[0]_INST_0_i_36_1\,
      I4 => \^sel\(3),
      I5 => g44_b2_n_0,
      O => \vga_b[0]_INST_0_i_76_n_0\
    );
\vga_b[0]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_20_n_0\,
      I1 => \vga_b[0]_INST_0_i_21_n_0\,
      O => font_data(0),
      S => \^sel\(8)
    );
\vga_b[0]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \vga_b[0]_INST_0_i_2_1\,
      I1 => \vga_b[0]_INST_0_i_23_n_0\,
      O => font_data(1),
      S => \^sel\(8)
    );
\vga_b[0]_INST_0_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \vga_b[0]_INST_0_i_40_0\,
      I1 => g46_b7_n_0,
      I2 => \^sel\(4),
      I3 => \vga_b[0]_INST_0_i_40_1\,
      I4 => \^sel\(3),
      I5 => g44_b7_n_0,
      O => \vga_b[0]_INST_0_i_92_n_0\
    );
\vga_b[0]_INST_0_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g51_b7_n_0,
      I1 => \vga_b[0]_INST_0_i_41\,
      I2 => \^sel\(4),
      I3 => \vga_b[0]_INST_0_i_41_0\,
      I4 => \^sel\(3),
      I5 => \vga_b[0]_INST_0_i_41_1\,
      O => g48_b7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VGA_0_VGA is
  port (
    vga_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    hs : out STD_LOGIC;
    vs : out STD_LOGIC;
    clk_100m : in STD_LOGIC;
    Reg20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pc : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg18 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg14 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg12 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg28 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg19 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rs2_val : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    clk_25m : in STD_LOGIC;
    Reg24 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dmem_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg04 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg01 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg16 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg08 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg30 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg02 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg26 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg22 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dmem_i_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg06 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    alu_res : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dmem_o_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg17 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg13 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg29 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg21 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg25 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rs1_val : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg05 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg09 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg15 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_i_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg31 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg03 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg27 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    inst : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg23 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg07 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg11 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rs1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mem_wen : in STD_LOGIC;
    rs2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    reg_wen : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VGA_0_VGA : entity is "VGA";
end VGA_0_VGA;

architecture STRUCTURE of VGA_0_VGA is
  signal C : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \C__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal display_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal font_data : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal h_count_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal sel : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal text_index : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal vga_controller_n_10 : STD_LOGIC;
  signal vga_controller_n_11 : STD_LOGIC;
  signal vga_controller_n_12 : STD_LOGIC;
  signal vga_controller_n_13 : STD_LOGIC;
  signal vga_controller_n_14 : STD_LOGIC;
  signal vga_controller_n_15 : STD_LOGIC;
  signal vga_controller_n_16 : STD_LOGIC;
  signal vga_controller_n_17 : STD_LOGIC;
  signal vga_controller_n_18 : STD_LOGIC;
  signal vga_controller_n_19 : STD_LOGIC;
  signal vga_controller_n_20 : STD_LOGIC;
  signal vga_controller_n_21 : STD_LOGIC;
  signal vga_controller_n_22 : STD_LOGIC;
  signal vga_controller_n_25 : STD_LOGIC;
  signal vga_controller_n_26 : STD_LOGIC;
  signal vga_controller_n_27 : STD_LOGIC;
  signal vga_controller_n_28 : STD_LOGIC;
  signal vga_controller_n_29 : STD_LOGIC;
  signal vga_controller_n_30 : STD_LOGIC;
  signal vga_controller_n_31 : STD_LOGIC;
  signal vga_controller_n_32 : STD_LOGIC;
  signal vga_controller_n_33 : STD_LOGIC;
  signal vga_controller_n_34 : STD_LOGIC;
  signal vga_controller_n_35 : STD_LOGIC;
  signal vga_controller_n_36 : STD_LOGIC;
  signal vga_controller_n_37 : STD_LOGIC;
  signal vga_controller_n_38 : STD_LOGIC;
  signal vga_controller_n_39 : STD_LOGIC;
  signal vga_controller_n_40 : STD_LOGIC;
  signal vga_controller_n_41 : STD_LOGIC;
  signal vga_controller_n_42 : STD_LOGIC;
  signal vga_controller_n_43 : STD_LOGIC;
  signal vga_controller_n_44 : STD_LOGIC;
  signal vga_controller_n_45 : STD_LOGIC;
  signal vga_controller_n_46 : STD_LOGIC;
  signal vga_controller_n_47 : STD_LOGIC;
  signal vga_controller_n_48 : STD_LOGIC;
  signal vga_controller_n_49 : STD_LOGIC;
  signal vga_controller_n_50 : STD_LOGIC;
  signal vga_controller_n_51 : STD_LOGIC;
  signal vga_controller_n_52 : STD_LOGIC;
  signal vga_controller_n_53 : STD_LOGIC;
  signal vga_controller_n_54 : STD_LOGIC;
  signal vga_controller_n_55 : STD_LOGIC;
  signal vga_controller_n_56 : STD_LOGIC;
  signal vga_controller_n_57 : STD_LOGIC;
  signal vga_controller_n_58 : STD_LOGIC;
  signal vga_controller_n_59 : STD_LOGIC;
  signal vga_controller_n_60 : STD_LOGIC;
  signal vga_controller_n_61 : STD_LOGIC;
  signal vga_controller_n_62 : STD_LOGIC;
  signal vga_controller_n_63 : STD_LOGIC;
  signal vga_controller_n_64 : STD_LOGIC;
  signal vga_controller_n_65 : STD_LOGIC;
  signal vga_controller_n_66 : STD_LOGIC;
  signal vga_controller_n_67 : STD_LOGIC;
  signal vga_controller_n_68 : STD_LOGIC;
  signal vga_controller_n_69 : STD_LOGIC;
  signal vga_controller_n_70 : STD_LOGIC;
  signal vga_controller_n_72 : STD_LOGIC;
  signal vga_controller_n_78 : STD_LOGIC;
  signal vga_controller_n_79 : STD_LOGIC;
  signal vga_controller_n_8 : STD_LOGIC;
  signal vga_controller_n_80 : STD_LOGIC;
  signal vga_controller_n_84 : STD_LOGIC;
  signal vga_controller_n_85 : STD_LOGIC;
  signal vga_controller_n_86 : STD_LOGIC;
  signal vga_controller_n_87 : STD_LOGIC;
  signal vga_controller_n_88 : STD_LOGIC;
  signal vga_controller_n_89 : STD_LOGIC;
  signal vga_controller_n_9 : STD_LOGIC;
  signal vga_controller_n_90 : STD_LOGIC;
  signal vga_controller_n_91 : STD_LOGIC;
  signal vga_controller_n_92 : STD_LOGIC;
  signal vga_controller_n_93 : STD_LOGIC;
  signal vga_controller_n_94 : STD_LOGIC;
  signal vga_controller_n_95 : STD_LOGIC;
  signal vga_debugger_n_0 : STD_LOGIC;
  signal vga_debugger_n_10 : STD_LOGIC;
  signal vga_debugger_n_11 : STD_LOGIC;
  signal vga_debugger_n_12 : STD_LOGIC;
  signal vga_debugger_n_13 : STD_LOGIC;
  signal vga_debugger_n_14 : STD_LOGIC;
  signal vga_debugger_n_15 : STD_LOGIC;
  signal vga_debugger_n_16 : STD_LOGIC;
  signal vga_debugger_n_17 : STD_LOGIC;
  signal vga_debugger_n_18 : STD_LOGIC;
  signal vga_debugger_n_19 : STD_LOGIC;
  signal vga_debugger_n_20 : STD_LOGIC;
  signal vga_debugger_n_21 : STD_LOGIC;
  signal vga_debugger_n_22 : STD_LOGIC;
  signal vga_debugger_n_23 : STD_LOGIC;
  signal vga_debugger_n_24 : STD_LOGIC;
  signal vga_debugger_n_25 : STD_LOGIC;
  signal vga_debugger_n_26 : STD_LOGIC;
  signal vga_debugger_n_27 : STD_LOGIC;
  signal vga_debugger_n_28 : STD_LOGIC;
  signal vga_debugger_n_29 : STD_LOGIC;
  signal vga_debugger_n_30 : STD_LOGIC;
  signal vga_debugger_n_31 : STD_LOGIC;
  signal vga_debugger_n_32 : STD_LOGIC;
  signal vga_debugger_n_33 : STD_LOGIC;
  signal vga_debugger_n_34 : STD_LOGIC;
  signal vga_debugger_n_35 : STD_LOGIC;
  signal vga_debugger_n_36 : STD_LOGIC;
  signal vga_debugger_n_37 : STD_LOGIC;
  signal vga_debugger_n_38 : STD_LOGIC;
  signal vga_debugger_n_39 : STD_LOGIC;
  signal vga_debugger_n_40 : STD_LOGIC;
  signal vga_debugger_n_41 : STD_LOGIC;
  signal vga_debugger_n_42 : STD_LOGIC;
  signal vga_debugger_n_43 : STD_LOGIC;
  signal vga_debugger_n_44 : STD_LOGIC;
  signal vga_debugger_n_45 : STD_LOGIC;
  signal vga_debugger_n_46 : STD_LOGIC;
  signal vga_debugger_n_47 : STD_LOGIC;
  signal vga_debugger_n_48 : STD_LOGIC;
  signal vga_debugger_n_49 : STD_LOGIC;
  signal vga_debugger_n_50 : STD_LOGIC;
  signal vga_debugger_n_51 : STD_LOGIC;
  signal vga_debugger_n_52 : STD_LOGIC;
  signal vga_debugger_n_53 : STD_LOGIC;
  signal vga_debugger_n_54 : STD_LOGIC;
  signal vga_debugger_n_55 : STD_LOGIC;
  signal vga_debugger_n_56 : STD_LOGIC;
  signal vga_debugger_n_57 : STD_LOGIC;
  signal vga_debugger_n_58 : STD_LOGIC;
  signal vga_debugger_n_59 : STD_LOGIC;
  signal vga_debugger_n_60 : STD_LOGIC;
  signal vga_debugger_n_61 : STD_LOGIC;
  signal vga_debugger_n_62 : STD_LOGIC;
  signal vga_debugger_n_63 : STD_LOGIC;
  signal vga_debugger_n_64 : STD_LOGIC;
  signal vga_debugger_n_65 : STD_LOGIC;
  signal vga_debugger_n_66 : STD_LOGIC;
  signal vga_debugger_n_67 : STD_LOGIC;
  signal vga_debugger_n_68 : STD_LOGIC;
  signal vga_debugger_n_69 : STD_LOGIC;
  signal vga_debugger_n_7 : STD_LOGIC;
  signal vga_debugger_n_70 : STD_LOGIC;
  signal vga_debugger_n_71 : STD_LOGIC;
  signal vga_debugger_n_72 : STD_LOGIC;
  signal vga_debugger_n_8 : STD_LOGIC;
  signal vga_debugger_n_9 : STD_LOGIC;
  signal vga_display_n_12 : STD_LOGIC;
  signal vga_display_n_13 : STD_LOGIC;
  signal vga_display_n_14 : STD_LOGIC;
  signal vga_display_n_15 : STD_LOGIC;
  signal vga_display_n_16 : STD_LOGIC;
  signal vga_display_n_17 : STD_LOGIC;
  signal vga_display_n_18 : STD_LOGIC;
  signal vga_display_n_19 : STD_LOGIC;
  signal vga_display_n_20 : STD_LOGIC;
  signal vga_display_n_9 : STD_LOGIC;
  signal w_data : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
vga_controller: entity work.VGA_0_VgaController
     port map (
      ADDRB(2) => vga_controller_n_90,
      ADDRB(1) => vga_controller_n_91,
      ADDRB(0) => vga_controller_n_92,
      ADDRC(5 downto 3) => text_index(5 downto 3),
      ADDRC(2) => vga_controller_n_84,
      ADDRC(1) => vga_controller_n_85,
      ADDRC(0) => vga_controller_n_86,
      C(3) => C(8),
      C(2 downto 0) => C(5 downto 3),
      Q(4 downto 2) => h_count_reg(9 downto 7),
      Q(1 downto 0) => h_count_reg(1 downto 0),
      S(2) => vga_display_n_18,
      S(1) => vga_display_n_19,
      S(0) => vga_display_n_20,
      clk_25m => clk_25m,
      g17_b2_0 => vga_controller_n_45,
      g17_b6_0 => vga_controller_n_58,
      g19_b5_0 => vga_controller_n_55,
      g1_b0_0 => vga_controller_n_35,
      g1_b1_0 => vga_controller_n_40,
      g1_b6_0 => vga_controller_n_57,
      g21_b6_0 => vga_controller_n_59,
      g25_b6_0 => vga_controller_n_60,
      g47_b3_0 => vga_controller_n_53,
      \h_count_reg[4]_0\(2) => vga_controller_n_87,
      \h_count_reg[4]_0\(1) => vga_controller_n_88,
      \h_count_reg[4]_0\(0) => vga_controller_n_89,
      \h_count_reg[4]_1\(2) => vga_controller_n_93,
      \h_count_reg[4]_1\(1) => vga_controller_n_94,
      \h_count_reg[4]_1\(0) => vga_controller_n_95,
      \h_count_reg[6]_0\ => vga_controller_n_78,
      \h_count_reg[8]_0\ => vga_controller_n_72,
      \h_count_reg[8]_1\ => vga_controller_n_79,
      \h_count_reg[8]_2\ => vga_controller_n_80,
      hs => hs,
      p_0_in(1 downto 0) => p_0_in(3 downto 2),
      rst => rst,
      sel(8 downto 0) => sel(11 downto 3),
      text_index(5 downto 0) => text_index(11 downto 6),
      \v_count_reg[0]_0\ => vga_controller_n_8,
      \v_count_reg[0]_1\ => vga_controller_n_9,
      \v_count_reg[0]_10\ => vga_controller_n_20,
      \v_count_reg[0]_11\ => vga_controller_n_21,
      \v_count_reg[0]_12\ => vga_controller_n_22,
      \v_count_reg[0]_13\ => vga_controller_n_25,
      \v_count_reg[0]_14\ => vga_controller_n_26,
      \v_count_reg[0]_15\ => vga_controller_n_27,
      \v_count_reg[0]_16\ => vga_controller_n_28,
      \v_count_reg[0]_17\ => vga_controller_n_29,
      \v_count_reg[0]_18\ => vga_controller_n_30,
      \v_count_reg[0]_19\ => vga_controller_n_31,
      \v_count_reg[0]_2\ => vga_controller_n_11,
      \v_count_reg[0]_20\ => vga_controller_n_32,
      \v_count_reg[0]_21\ => vga_controller_n_33,
      \v_count_reg[0]_22\ => vga_controller_n_34,
      \v_count_reg[0]_3\ => vga_controller_n_13,
      \v_count_reg[0]_4\ => vga_controller_n_14,
      \v_count_reg[0]_5\ => vga_controller_n_15,
      \v_count_reg[0]_6\ => vga_controller_n_16,
      \v_count_reg[0]_7\ => vga_controller_n_17,
      \v_count_reg[0]_8\ => vga_controller_n_18,
      \v_count_reg[0]_9\ => vga_controller_n_19,
      \v_count_reg[1]_0\ => vga_controller_n_10,
      \v_count_reg[1]_1\ => vga_controller_n_12,
      \v_count_reg[1]_2\(1) => \C__0\(2),
      \v_count_reg[1]_2\(0) => \C__0\(0),
      \vga_b[0]_INST_0_i_103_0\ => vga_controller_n_36,
      \vga_b[0]_INST_0_i_121\ => vga_controller_n_56,
      \vga_b[0]_INST_0_i_147_0\ => vga_controller_n_54,
      \vga_b[0]_INST_0_i_16_0\ => vga_display_n_13,
      \vga_b[0]_INST_0_i_19\ => vga_display_n_16,
      \vga_b[0]_INST_0_i_195_0\ => vga_controller_n_48,
      \vga_b[0]_INST_0_i_197_0\ => vga_controller_n_47,
      \vga_b[0]_INST_0_i_199_0\ => vga_controller_n_46,
      \vga_b[0]_INST_0_i_219_0\ => vga_controller_n_69,
      \vga_b[0]_INST_0_i_221_0\ => vga_controller_n_68,
      \vga_b[0]_INST_0_i_223_0\ => vga_controller_n_67,
      \vga_b[0]_INST_0_i_22_0\ => vga_display_n_12,
      \vga_b[0]_INST_0_i_24\ => vga_display_n_15,
      \vga_b[0]_INST_0_i_244_0\ => vga_controller_n_43,
      \vga_b[0]_INST_0_i_246_0\ => vga_controller_n_42,
      \vga_b[0]_INST_0_i_248_0\ => vga_controller_n_41,
      \vga_b[0]_INST_0_i_258_0\ => vga_controller_n_61,
      \vga_b[0]_INST_0_i_266_0\ => vga_controller_n_64,
      \vga_b[0]_INST_0_i_268_0\ => vga_controller_n_63,
      \vga_b[0]_INST_0_i_270_0\ => vga_controller_n_62,
      \vga_b[0]_INST_0_i_28_0\ => vga_display_n_14,
      \vga_b[0]_INST_0_i_292_0\ => vga_controller_n_52,
      \vga_b[0]_INST_0_i_294_0\ => vga_controller_n_51,
      \vga_b[0]_INST_0_i_296_0\ => vga_controller_n_50,
      \vga_b[0]_INST_0_i_35_0\ => vga_controller_n_44,
      \vga_b[0]_INST_0_i_39_0\ => vga_controller_n_66,
      \vga_b[0]_INST_0_i_47_0\ => vga_controller_n_39,
      \vga_b[0]_INST_0_i_55_0\ => vga_controller_n_49,
      \vga_b[0]_INST_0_i_60_0\ => vga_display_n_9,
      \vga_b[0]_INST_0_i_83_0\ => vga_controller_n_37,
      \vga_b[0]_INST_0_i_83_1\ => vga_controller_n_38,
      \vga_b[0]_INST_0_i_99\ => vga_controller_n_65,
      \vga_b[0]_INST_0_i_99_0\ => vga_controller_n_70,
      vga_r(0) => vga_r(0),
      \vga_r[3]\(1) => font_data(6),
      \vga_r[3]\(0) => font_data(3),
      \vga_r[3]_0\ => vga_display_n_17,
      vs => vs
    );
vga_debugger: entity work.VGA_0_VgaDebugger
     port map (
      ADDRD(0) => vga_debugger_n_71,
      Q(5 downto 0) => display_addr(5 downto 0),
      Reg00(31 downto 0) => Reg00(31 downto 0),
      Reg01(31 downto 0) => Reg01(31 downto 0),
      Reg02(31 downto 0) => Reg02(31 downto 0),
      Reg03(31 downto 0) => Reg03(31 downto 0),
      Reg04(31 downto 0) => Reg04(31 downto 0),
      Reg05(31 downto 0) => Reg05(31 downto 0),
      Reg06(31 downto 0) => Reg06(31 downto 0),
      Reg07(31 downto 0) => Reg07(31 downto 0),
      Reg08(31 downto 0) => Reg08(31 downto 0),
      Reg09(31 downto 0) => Reg09(31 downto 0),
      Reg10(31 downto 0) => Reg10(31 downto 0),
      Reg11(31 downto 0) => Reg11(31 downto 0),
      Reg12(31 downto 0) => Reg12(31 downto 0),
      Reg13(31 downto 0) => Reg13(31 downto 0),
      Reg14(31 downto 0) => Reg14(31 downto 0),
      Reg15(31 downto 0) => Reg15(31 downto 0),
      Reg16(31 downto 0) => Reg16(31 downto 0),
      Reg17(31 downto 0) => Reg17(31 downto 0),
      Reg18(31 downto 0) => Reg18(31 downto 0),
      Reg19(31 downto 0) => Reg19(31 downto 0),
      Reg20(31 downto 0) => Reg20(31 downto 0),
      Reg21(31 downto 0) => Reg21(31 downto 0),
      Reg22(31 downto 0) => Reg22(31 downto 0),
      Reg23(31 downto 0) => Reg23(31 downto 0),
      Reg24(31 downto 0) => Reg24(31 downto 0),
      Reg25(31 downto 0) => Reg25(31 downto 0),
      Reg26(31 downto 0) => Reg26(31 downto 0),
      Reg27(31 downto 0) => Reg27(31 downto 0),
      Reg28(31 downto 0) => Reg28(31 downto 0),
      Reg29(31 downto 0) => Reg29(31 downto 0),
      Reg30(31 downto 0) => Reg30(31 downto 0),
      Reg31(31 downto 0) => Reg31(31 downto 0),
      alu_res(31 downto 0) => alu_res(31 downto 0),
      clk_100m => clk_100m,
      \display_addr_reg[0]_0\ => vga_debugger_n_0,
      \display_addr_reg[10]_0\ => vga_debugger_n_22,
      \display_addr_reg[10]_1\ => vga_debugger_n_54,
      \display_addr_reg[11]_0\ => vga_debugger_n_13,
      \display_addr_reg[11]_1\ => vga_debugger_n_15,
      \display_addr_reg[2]_rep_0\ => vga_debugger_n_72,
      \display_addr_reg[3]_0\ => vga_debugger_n_7,
      \display_addr_reg[3]_1\ => vga_debugger_n_8,
      \display_addr_reg[3]_10\ => vga_debugger_n_20,
      \display_addr_reg[3]_11\ => vga_debugger_n_21,
      \display_addr_reg[3]_12\ => vga_debugger_n_38,
      \display_addr_reg[3]_13\ => vga_debugger_n_39,
      \display_addr_reg[3]_14\ => vga_debugger_n_40,
      \display_addr_reg[3]_15\ => vga_debugger_n_41,
      \display_addr_reg[3]_16\ => vga_debugger_n_42,
      \display_addr_reg[3]_17\ => vga_debugger_n_43,
      \display_addr_reg[3]_18\ => vga_debugger_n_44,
      \display_addr_reg[3]_19\ => vga_debugger_n_45,
      \display_addr_reg[3]_2\ => vga_debugger_n_9,
      \display_addr_reg[3]_20\ => vga_debugger_n_46,
      \display_addr_reg[3]_21\ => vga_debugger_n_47,
      \display_addr_reg[3]_22\ => vga_debugger_n_48,
      \display_addr_reg[3]_23\ => vga_debugger_n_49,
      \display_addr_reg[3]_24\ => vga_debugger_n_50,
      \display_addr_reg[3]_25\ => vga_debugger_n_51,
      \display_addr_reg[3]_26\ => vga_debugger_n_52,
      \display_addr_reg[3]_27\ => vga_debugger_n_53,
      \display_addr_reg[3]_28\ => vga_debugger_n_55,
      \display_addr_reg[3]_29\ => vga_debugger_n_56,
      \display_addr_reg[3]_3\ => vga_debugger_n_10,
      \display_addr_reg[3]_30\ => vga_debugger_n_57,
      \display_addr_reg[3]_31\ => vga_debugger_n_58,
      \display_addr_reg[3]_32\ => vga_debugger_n_59,
      \display_addr_reg[3]_33\ => vga_debugger_n_60,
      \display_addr_reg[3]_34\ => vga_debugger_n_61,
      \display_addr_reg[3]_35\ => vga_debugger_n_62,
      \display_addr_reg[3]_36\ => vga_debugger_n_63,
      \display_addr_reg[3]_37\ => vga_debugger_n_64,
      \display_addr_reg[3]_38\ => vga_debugger_n_65,
      \display_addr_reg[3]_39\ => vga_debugger_n_66,
      \display_addr_reg[3]_4\ => vga_debugger_n_11,
      \display_addr_reg[3]_40\ => vga_debugger_n_67,
      \display_addr_reg[3]_41\ => vga_debugger_n_68,
      \display_addr_reg[3]_42\ => vga_debugger_n_69,
      \display_addr_reg[3]_43\ => vga_debugger_n_70,
      \display_addr_reg[3]_5\ => vga_debugger_n_12,
      \display_addr_reg[3]_6\ => vga_debugger_n_14,
      \display_addr_reg[3]_7\ => vga_debugger_n_17,
      \display_addr_reg[3]_8\ => vga_debugger_n_18,
      \display_addr_reg[3]_9\ => vga_debugger_n_19,
      \display_addr_reg[6]_0\ => vga_debugger_n_32,
      \display_addr_reg[6]_1\ => vga_debugger_n_33,
      \display_addr_reg[6]_2\ => vga_debugger_n_34,
      \display_addr_reg[6]_3\ => vga_debugger_n_35,
      \display_addr_reg[6]_4\ => vga_debugger_n_36,
      \display_addr_reg[7]_0\ => vga_debugger_n_16,
      \display_addr_reg[7]_1\ => vga_debugger_n_28,
      \display_addr_reg[7]_2\ => vga_debugger_n_29,
      \display_addr_reg[7]_3\ => vga_debugger_n_30,
      \display_addr_reg[7]_4\ => vga_debugger_n_31,
      \display_addr_reg[7]_5\ => vga_debugger_n_37,
      \display_addr_reg[8]_0\ => vga_debugger_n_25,
      \display_addr_reg[8]_1\ => vga_debugger_n_26,
      \display_addr_reg[8]_2\ => vga_debugger_n_27,
      \display_addr_reg[9]_0\ => vga_debugger_n_23,
      \display_addr_reg[9]_1\ => vga_debugger_n_24,
      dmem_addr(31 downto 0) => dmem_addr(31 downto 0),
      dmem_i_data(31 downto 0) => dmem_i_data(31 downto 0),
      dmem_o_data(31 downto 0) => dmem_o_data(31 downto 0),
      inst(31 downto 0) => inst(31 downto 0),
      mem_wen => mem_wen,
      pc(31 downto 0) => pc(31 downto 0),
      rd(4 downto 0) => rd(4 downto 0),
      reg_i_data(31 downto 0) => reg_i_data(31 downto 0),
      reg_wen => reg_wen,
      rs1(4 downto 0) => rs1(4 downto 0),
      rs1_val(31 downto 0) => rs1_val(31 downto 0),
      rs2(4 downto 0) => rs2(4 downto 0),
      rs2_val(31 downto 0) => rs2_val(31 downto 0),
      w_data(4) => w_data(6),
      w_data(3 downto 0) => w_data(3 downto 0)
    );
vga_display: entity work.VGA_0_VgaDisplay
     port map (
      ADDRB(5 downto 3) => text_index(5 downto 3),
      ADDRB(2) => vga_controller_n_90,
      ADDRB(1) => vga_controller_n_91,
      ADDRB(0) => vga_controller_n_92,
      ADDRC(2) => vga_controller_n_84,
      ADDRC(1) => vga_controller_n_85,
      ADDRC(0) => vga_controller_n_86,
      ADDRD(1) => vga_debugger_n_71,
      ADDRD(0) => vga_debugger_n_72,
      C(3) => C(8),
      C(2 downto 0) => C(5 downto 3),
      Q(5 downto 0) => display_addr(5 downto 0),
      S(2) => vga_display_n_18,
      S(1) => vga_display_n_19,
      S(0) => vga_display_n_20,
      clk_100m => clk_100m,
      display_data_reg_0_63_0_2_i_5(4 downto 2) => h_count_reg(9 downto 7),
      display_data_reg_0_63_0_2_i_5(1 downto 0) => h_count_reg(1 downto 0),
      display_data_reg_0_63_0_2_i_5_0 => vga_controller_n_78,
      display_data_reg_0_63_0_2_i_5_1 => vga_controller_n_72,
      display_data_reg_0_63_0_2_i_5_2 => vga_controller_n_80,
      display_data_reg_0_63_0_2_i_5_3 => vga_controller_n_79,
      g48_b7 => vga_display_n_16,
      \h_count_reg[1]\ => vga_display_n_17,
      p_0_in(1 downto 0) => p_0_in(3 downto 2),
      sel(8 downto 0) => sel(11 downto 3),
      \text_ascii_carry__0_i_44_0\ => vga_debugger_n_7,
      \text_ascii_carry__0_i_44_1\ => vga_debugger_n_61,
      \text_ascii_carry__0_i_44_2\ => vga_debugger_n_62,
      \text_ascii_carry__0_i_44_3\ => vga_debugger_n_27,
      \text_ascii_carry__0_i_45_0\ => vga_debugger_n_63,
      \text_ascii_carry__0_i_45_1\ => vga_debugger_n_30,
      \text_ascii_carry__0_i_45_2\ => vga_debugger_n_34,
      \text_ascii_carry__0_i_45_3\ => vga_debugger_n_64,
      \text_ascii_carry__0_i_46_0\ => vga_debugger_n_65,
      \text_ascii_carry__0_i_46_1\ => vga_debugger_n_31,
      \text_ascii_carry__0_i_46_2\ => vga_debugger_n_35,
      \text_ascii_carry__0_i_46_3\ => vga_debugger_n_66,
      \text_ascii_carry__0_i_47_0\ => vga_debugger_n_36,
      \text_ascii_carry__0_i_47_1\ => vga_debugger_n_67,
      \text_ascii_carry__0_i_47_2\ => vga_debugger_n_68,
      \text_ascii_carry__0_i_47_3\ => vga_debugger_n_21,
      \text_ascii_carry__0_i_48_0\ => vga_debugger_n_8,
      \text_ascii_carry__0_i_48_1\ => vga_debugger_n_13,
      \text_ascii_carry__0_i_48_2\ => vga_debugger_n_15,
      \text_ascii_carry__0_i_48_3\ => vga_debugger_n_69,
      \text_ascii_carry__0_i_49_0\ => vga_debugger_n_17,
      \text_ascii_carry__0_i_49_1\ => vga_debugger_n_55,
      \text_ascii_carry__0_i_49_2\ => vga_debugger_n_56,
      \text_ascii_carry__0_i_49_3\ => vga_debugger_n_24,
      \text_ascii_carry__0_i_50_0\ => vga_debugger_n_70,
      \text_ascii_carry__0_i_50_1\ => vga_debugger_n_57,
      \text_ascii_carry__0_i_50_2\ => vga_debugger_n_58,
      \text_ascii_carry__0_i_50_3\ => vga_debugger_n_26,
      \text_ascii_carry__0_i_51_0\ => vga_debugger_n_59,
      \text_ascii_carry__0_i_51_1\ => vga_debugger_n_29,
      \text_ascii_carry__0_i_51_2\ => vga_debugger_n_33,
      \text_ascii_carry__0_i_51_3\ => vga_debugger_n_60,
      \text_ascii_carry__0_i_52_0\ => vga_debugger_n_9,
      \text_ascii_carry__0_i_52_1\ => vga_debugger_n_12,
      \text_ascii_carry__0_i_52_2\ => vga_debugger_n_20,
      \text_ascii_carry__0_i_52_3\ => vga_debugger_n_52,
      \text_ascii_carry__0_i_53_0\ => vga_debugger_n_53,
      \text_ascii_carry__0_i_53_1\ => vga_debugger_n_46,
      \text_ascii_carry__0_i_53_2\ => vga_debugger_n_47,
      \text_ascii_carry__0_i_53_3\ => vga_debugger_n_23,
      \text_ascii_carry__0_i_54_0\ => vga_debugger_n_54,
      \text_ascii_carry__0_i_54_1\ => vga_debugger_n_48,
      \text_ascii_carry__0_i_54_2\ => vga_debugger_n_49,
      \text_ascii_carry__0_i_54_3\ => vga_debugger_n_25,
      \text_ascii_carry__0_i_55_0\ => vga_debugger_n_50,
      \text_ascii_carry__0_i_55_1\ => vga_debugger_n_28,
      \text_ascii_carry__0_i_55_2\ => vga_debugger_n_32,
      \text_ascii_carry__0_i_55_3\ => vga_debugger_n_51,
      \text_ascii_carry__0_i_56_0\ => vga_debugger_n_10,
      \text_ascii_carry__0_i_56_1\ => vga_debugger_n_14,
      \text_ascii_carry__0_i_56_2\ => vga_debugger_n_16,
      \text_ascii_carry__0_i_56_3\ => vga_debugger_n_37,
      \text_ascii_carry__0_i_57_0\ => vga_debugger_n_18,
      \text_ascii_carry__0_i_57_1\ => vga_debugger_n_39,
      \text_ascii_carry__0_i_57_2\ => vga_debugger_n_40,
      \text_ascii_carry__0_i_58_0\ => vga_debugger_n_41,
      \text_ascii_carry__0_i_58_1\ => vga_debugger_n_11,
      \text_ascii_carry__0_i_58_2\ => vga_debugger_n_44,
      \text_ascii_carry__0_i_59_0\ => vga_debugger_n_45,
      \text_ascii_carry__0_i_59_1\ => vga_debugger_n_42,
      \text_ascii_carry__0_i_59_2\ => vga_debugger_n_43,
      \text_ascii_carry__0_i_59_3\ => vga_debugger_n_22,
      \text_ascii_carry__0_i_68_0\(2) => vga_controller_n_93,
      \text_ascii_carry__0_i_68_0\(1) => vga_controller_n_94,
      \text_ascii_carry__0_i_68_0\(0) => vga_controller_n_95,
      \text_ascii_carry__0_i_89_0\ => vga_debugger_n_38,
      \text_ascii_carry__0_i_90_0\ => vga_debugger_n_19,
      \text_ascii_carry__0_i_90_1\ => vga_debugger_n_0,
      text_ascii_carry_i_96_0(2) => vga_controller_n_87,
      text_ascii_carry_i_96_0(1) => vga_controller_n_88,
      text_ascii_carry_i_96_0(0) => vga_controller_n_89,
      text_index(5 downto 0) => text_index(11 downto 6),
      \v_count_reg[0]\ => vga_display_n_9,
      \vga_b[0]_INST_0_i_100_0\ => vga_controller_n_9,
      \vga_b[0]_INST_0_i_100_1\ => vga_controller_n_10,
      \vga_b[0]_INST_0_i_100_2\ => vga_controller_n_14,
      \vga_b[0]_INST_0_i_107_0\ => vga_controller_n_15,
      \vga_b[0]_INST_0_i_10_0\ => vga_controller_n_56,
      \vga_b[0]_INST_0_i_10_1\ => vga_controller_n_65,
      \vga_b[0]_INST_0_i_11_0\ => vga_controller_n_54,
      \vga_b[0]_INST_0_i_121_0\ => vga_controller_n_16,
      \vga_b[0]_INST_0_i_123_0\ => vga_controller_n_22,
      \vga_b[0]_INST_0_i_124_0\ => vga_controller_n_21,
      \vga_b[0]_INST_0_i_125_0\ => vga_controller_n_34,
      \vga_b[0]_INST_0_i_126_0\(1) => \C__0\(2),
      \vga_b[0]_INST_0_i_126_0\(0) => \C__0\(0),
      \vga_b[0]_INST_0_i_140_0\ => vga_controller_n_27,
      \vga_b[0]_INST_0_i_155_0\ => vga_controller_n_18,
      \vga_b[0]_INST_0_i_17_0\ => vga_controller_n_48,
      \vga_b[0]_INST_0_i_17_1\ => vga_controller_n_47,
      \vga_b[0]_INST_0_i_17_2\ => vga_controller_n_46,
      \vga_b[0]_INST_0_i_193_0\ => vga_display_n_13,
      \vga_b[0]_INST_0_i_193_1\ => vga_controller_n_11,
      \vga_b[0]_INST_0_i_193_2\ => vga_controller_n_12,
      \vga_b[0]_INST_0_i_19_0\ => vga_controller_n_69,
      \vga_b[0]_INST_0_i_19_1\ => vga_controller_n_68,
      \vga_b[0]_INST_0_i_19_2\ => vga_controller_n_67,
      \vga_b[0]_INST_0_i_20_0\ => vga_controller_n_20,
      \vga_b[0]_INST_0_i_20_1\ => vga_controller_n_17,
      \vga_b[0]_INST_0_i_21_0\ => vga_controller_n_25,
      \vga_b[0]_INST_0_i_234_0\ => vga_display_n_12,
      \vga_b[0]_INST_0_i_23_0\ => vga_controller_n_43,
      \vga_b[0]_INST_0_i_23_1\ => vga_controller_n_42,
      \vga_b[0]_INST_0_i_23_2\ => vga_controller_n_41,
      \vga_b[0]_INST_0_i_24_0\ => vga_controller_n_61,
      \vga_b[0]_INST_0_i_256_0\ => vga_display_n_15,
      \vga_b[0]_INST_0_i_25_0\(1) => font_data(6),
      \vga_b[0]_INST_0_i_25_0\(0) => font_data(3),
      \vga_b[0]_INST_0_i_25_1\ => vga_controller_n_64,
      \vga_b[0]_INST_0_i_25_2\ => vga_controller_n_63,
      \vga_b[0]_INST_0_i_25_3\ => vga_controller_n_62,
      \vga_b[0]_INST_0_i_27_0\ => vga_controller_n_52,
      \vga_b[0]_INST_0_i_27_1\ => vga_controller_n_51,
      \vga_b[0]_INST_0_i_27_2\ => vga_controller_n_50,
      \vga_b[0]_INST_0_i_289_0\ => vga_controller_n_13,
      \vga_b[0]_INST_0_i_2_0\ => vga_controller_n_44,
      \vga_b[0]_INST_0_i_2_1\ => vga_controller_n_39,
      \vga_b[0]_INST_0_i_2_2\ => vga_controller_n_66,
      \vga_b[0]_INST_0_i_3\ => vga_controller_n_49,
      \vga_b[0]_INST_0_i_312\ => vga_display_n_14,
      \vga_b[0]_INST_0_i_35\ => vga_controller_n_45,
      \vga_b[0]_INST_0_i_36_0\ => vga_controller_n_29,
      \vga_b[0]_INST_0_i_36_1\ => vga_controller_n_26,
      \vga_b[0]_INST_0_i_40_0\ => vga_controller_n_31,
      \vga_b[0]_INST_0_i_40_1\ => vga_controller_n_28,
      \vga_b[0]_INST_0_i_41\ => vga_controller_n_33,
      \vga_b[0]_INST_0_i_41_0\ => vga_controller_n_32,
      \vga_b[0]_INST_0_i_41_1\ => vga_controller_n_30,
      \vga_b[0]_INST_0_i_42_0\ => vga_controller_n_35,
      \vga_b[0]_INST_0_i_44_0\ => vga_controller_n_8,
      \vga_b[0]_INST_0_i_46\ => vga_controller_n_40,
      \vga_b[0]_INST_0_i_50\ => vga_controller_n_57,
      \vga_b[0]_INST_0_i_51_0\ => vga_controller_n_58,
      \vga_b[0]_INST_0_i_51_1\ => vga_controller_n_59,
      \vga_b[0]_INST_0_i_51_2\ => vga_controller_n_60,
      \vga_b[0]_INST_0_i_56_0\ => vga_controller_n_53,
      \vga_b[0]_INST_0_i_59\ => vga_controller_n_55,
      \vga_b[0]_INST_0_i_6_0\ => vga_controller_n_37,
      \vga_b[0]_INST_0_i_75_0\ => vga_controller_n_19,
      \vga_b[0]_INST_0_i_7_0\ => vga_controller_n_70,
      \vga_b[0]_INST_0_i_8_0\ => vga_controller_n_36,
      \vga_b[0]_INST_0_i_9_0\ => vga_controller_n_38,
      w_data(4) => w_data(6),
      w_data(3 downto 0) => w_data(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VGA_0 is
  port (
    clk_25m : in STD_LOGIC;
    clk_100m : in STD_LOGIC;
    rst : in STD_LOGIC;
    pc : in STD_LOGIC_VECTOR ( 31 downto 0 );
    inst : in STD_LOGIC_VECTOR ( 31 downto 0 );
    alu_res : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_wen : in STD_LOGIC;
    dmem_o_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dmem_i_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dmem_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rs1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rs1_val : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rs2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rs2_val : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rd : in STD_LOGIC_VECTOR ( 4 downto 0 );
    reg_i_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_wen : in STD_LOGIC;
    Reg00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg01 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg02 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg03 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg04 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg05 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg06 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg07 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg08 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg09 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg11 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg12 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg13 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg14 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg15 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg16 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg17 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg18 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg19 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg21 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg22 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg23 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg24 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg25 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg26 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg27 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg28 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg29 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg30 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Reg31 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    hs : out STD_LOGIC;
    vs : out STD_LOGIC;
    vga_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_g : out STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_b : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of VGA_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of VGA_0 : entity is "VGA_0,VGA,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VGA_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of VGA_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of VGA_0 : entity is "VGA,Vivado 2022.2";
end VGA_0;

architecture STRUCTURE of VGA_0 is
  signal \^vga_r\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  vga_b(3) <= \^vga_r\(3);
  vga_b(2) <= \^vga_r\(3);
  vga_b(1) <= \^vga_r\(3);
  vga_b(0) <= \^vga_r\(3);
  vga_g(3) <= \^vga_r\(3);
  vga_g(2) <= \^vga_r\(3);
  vga_g(1) <= \^vga_r\(3);
  vga_g(0) <= \^vga_r\(3);
  vga_r(3) <= \^vga_r\(3);
  vga_r(2) <= \^vga_r\(3);
  vga_r(1) <= \^vga_r\(3);
  vga_r(0) <= \^vga_r\(3);
\inst__0\: entity work.VGA_0_VGA
     port map (
      Reg00(31 downto 0) => Reg00(31 downto 0),
      Reg01(31 downto 0) => Reg01(31 downto 0),
      Reg02(31 downto 0) => Reg02(31 downto 0),
      Reg03(31 downto 0) => Reg03(31 downto 0),
      Reg04(31 downto 0) => Reg04(31 downto 0),
      Reg05(31 downto 0) => Reg05(31 downto 0),
      Reg06(31 downto 0) => Reg06(31 downto 0),
      Reg07(31 downto 0) => Reg07(31 downto 0),
      Reg08(31 downto 0) => Reg08(31 downto 0),
      Reg09(31 downto 0) => Reg09(31 downto 0),
      Reg10(31 downto 0) => Reg10(31 downto 0),
      Reg11(31 downto 0) => Reg11(31 downto 0),
      Reg12(31 downto 0) => Reg12(31 downto 0),
      Reg13(31 downto 0) => Reg13(31 downto 0),
      Reg14(31 downto 0) => Reg14(31 downto 0),
      Reg15(31 downto 0) => Reg15(31 downto 0),
      Reg16(31 downto 0) => Reg16(31 downto 0),
      Reg17(31 downto 0) => Reg17(31 downto 0),
      Reg18(31 downto 0) => Reg18(31 downto 0),
      Reg19(31 downto 0) => Reg19(31 downto 0),
      Reg20(31 downto 0) => Reg20(31 downto 0),
      Reg21(31 downto 0) => Reg21(31 downto 0),
      Reg22(31 downto 0) => Reg22(31 downto 0),
      Reg23(31 downto 0) => Reg23(31 downto 0),
      Reg24(31 downto 0) => Reg24(31 downto 0),
      Reg25(31 downto 0) => Reg25(31 downto 0),
      Reg26(31 downto 0) => Reg26(31 downto 0),
      Reg27(31 downto 0) => Reg27(31 downto 0),
      Reg28(31 downto 0) => Reg28(31 downto 0),
      Reg29(31 downto 0) => Reg29(31 downto 0),
      Reg30(31 downto 0) => Reg30(31 downto 0),
      Reg31(31 downto 0) => Reg31(31 downto 0),
      alu_res(31 downto 0) => alu_res(31 downto 0),
      clk_100m => clk_100m,
      clk_25m => clk_25m,
      dmem_addr(31 downto 0) => dmem_addr(31 downto 0),
      dmem_i_data(31 downto 0) => dmem_i_data(31 downto 0),
      dmem_o_data(31 downto 0) => dmem_o_data(31 downto 0),
      hs => hs,
      inst(31 downto 0) => inst(31 downto 0),
      mem_wen => mem_wen,
      pc(31 downto 0) => pc(31 downto 0),
      rd(4 downto 0) => rd(4 downto 0),
      reg_i_data(31 downto 0) => reg_i_data(31 downto 0),
      reg_wen => reg_wen,
      rs1(4 downto 0) => rs1(4 downto 0),
      rs1_val(31 downto 0) => rs1_val(31 downto 0),
      rs2(4 downto 0) => rs2(4 downto 0),
      rs2_val(31 downto 0) => rs2_val(31 downto 0),
      rst => rst,
      vga_r(0) => \^vga_r\(3),
      vs => vs
    );
end STRUCTURE;
