* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Aug 25 2019 18:06:47

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP8K
    Package:       CM81

Design statistics:
------------------
    FFs:                  35
    LUTs:                 66
    RAMs:                 0
    IOBs:                 35
    GBs:                  2
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 67/7680
        Combinational Logic Cells: 32       out of   7680      0.416667%
        Sequential Logic Cells:    35       out of   7680      0.455729%
        Logic Tiles:               12       out of   960       1.25%
    Registers: 
        Logic Registers:           35       out of   7680      0.455729%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                3        out of   63        4.7619%
        Output Pins:               32       out of   63        50.7937%
        InOut Pins:                0        out of   63        0%
    Global Buffers:                2        out of   8         25%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 18       out of   18        100%
    Bank 1: 0        out of   15        0%
    Bank 0: 17       out of   17        100%
    Bank 2: 0        out of   13        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    D3          Input      SB_LVCMOS    No       3        Simple Input   clk        
    E1          Input      SB_LVCMOS    No       3        Simple Input   quadA      
    E2          Input      SB_LVCMOS    No       3        Simple Input   quadB      

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    A1          Output     SB_LVCMOS    No       0        Simple Output  count[25]  
    A2          Output     SB_LVCMOS    No       0        Simple Output  count[24]  
    A3          Output     SB_LVCMOS    No       0        Simple Output  count[22]  
    A4          Output     SB_LVCMOS    No       0        Simple Output  count[18]  
    A6          Output     SB_LVCMOS    No       0        Simple Output  count[6]   
    A7          Output     SB_LVCMOS    No       0        Simple Output  count[3]   
    A8          Output     SB_LVCMOS    No       0        Simple Output  count[2]   
    B1          Output     SB_LVCMOS    No       3        Simple Output  count[28]  
    B2          Output     SB_LVCMOS    No       3        Simple Output  count[27]  
    B3          Output     SB_LVCMOS    No       0        Simple Output  count[23]  
    B4          Output     SB_LVCMOS    No       0        Simple Output  count[19]  
    B5          Output     SB_LVCMOS    No       0        Simple Output  count[7]   
    B6          Output     SB_LVCMOS    No       0        Simple Output  count[5]   
    B7          Output     SB_LVCMOS    No       0        Simple Output  count[4]   
    B8          Output     SB_LVCMOS    No       0        Simple Output  count[1]   
    C1          Output     SB_LVCMOS    No       3        Simple Output  count[29]  
    C2          Output     SB_LVCMOS    No       3        Simple Output  count[26]  
    C3          Output     SB_LVCMOS    No       3        Simple Output  count[31]  
    C4          Output     SB_LVCMOS    No       0        Simple Output  count[17]  
    C5          Output     SB_LVCMOS    No       0        Simple Output  count[16]  
    D1          Output     SB_LVCMOS    No       3        Simple Output  count[0]   
    D2          Output     SB_LVCMOS    No       3        Simple Output  count[30]  
    D5          Output     SB_LVCMOS    No       0        Simple Output  count[20]  
    E3          Output     SB_LVCMOS    No       3        Simple Output  count[9]   
    E4          Output     SB_LVCMOS    No       3        Simple Output  count[8]   
    E5          Output     SB_LVCMOS    No       0        Simple Output  count[21]  
    F1          Output     SB_LVCMOS    No       3        Simple Output  count[15]  
    F3          Output     SB_LVCMOS    No       3        Simple Output  count[14]  
    G1          Output     SB_LVCMOS    No       3        Simple Output  count[12]  
    G2          Output     SB_LVCMOS    No       3        Simple Output  count[11]  
    G3          Output     SB_LVCMOS    No       3        Simple Output  count[13]  
    H2          Output     SB_LVCMOS    No       3        Simple Output  count[10]  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name     
    -------------  -------  ---------  ------  -----------     
    4              3        IO         35      clk_c_g         
    3              3                   32      count_enable_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 9 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      533 out of 146184      0.364609%
                          Span 4      118 out of  29696      0.39736%
                         Span 12       36 out of   5632      0.639205%
                  Global network        2 out of      8      25%
      Vertical Inter-LUT Connect        0 out of   6720      0%

