library ieee;
use ieee.std_logic_1164.all;

entity Batcher_Sorter_tb is
end Batcher_Sorter_tb;

architecture Behavioral of Batcher_Sorter_tb is
    component Batcher_Sorter
        Port (
            Input : in std_logic_vector(7 downto 0);
            Output : out std_logic_vector(7 downto 0);
            clk : in std_logic;
            reset: in std_logic;
            enable: in std_logic
        );
    end component;

    signal input_data : std_logic_vector(7 downto 0) := (others => '0');
    signal output_data : std_logic_vector(7 downto 0);
    signal clk : std_logic := '0';
    signal reset : std_logic := '0';
    signal enable : std_logic := '0';

    constant clock_period : time := 10 ns;  -- Adjust as necessary

begin

    dut: Batcher_Sorter port map (
        Input => input_data,
        Output => output_data,
        clk => clk,
        reset => reset,
        enable => enable
    );

    -- Clock process
    clk_process: process
    begin
        while now < 1000 ns loop  -- Simulate for 1000 ns
            clk <= not clk;
            wait for clock_period / 2;
        end loop;
        wait;
    end process clk_process;

    -- Stimulus process
    stimulus_process: process
    begin
        -- Test Case 1: No input
        wait for 10 ns;

        -- Test Case 2: Input with no enable
        input_data <= "10101010";
        wait for 10 ns;

        -- Test Case 3: Input with enable
        enable <= '1';
        wait for 10 ns;

        -- Add more test cases as needed
        
        wait;
    end process stimulus_process;

end Behavioral;
