-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity iperf_client_server_512_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    s_axis_listen_port_status_TVALID : IN STD_LOGIC;
    s_axis_notifications_TVALID : IN STD_LOGIC;
    s_axis_rx_metadata_TVALID : IN STD_LOGIC;
    rxDataBuffer_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    rxDataBuffer_empty_n : IN STD_LOGIC;
    rxDataBuffer_read : OUT STD_LOGIC;
    m_axis_listen_port_TREADY : IN STD_LOGIC;
    m_axis_read_package_TREADY : IN STD_LOGIC;
    m_axis_listen_port_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axis_listen_port_TVALID : OUT STD_LOGIC;
    s_axis_listen_port_status_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    s_axis_listen_port_status_TREADY : OUT STD_LOGIC;
    s_axis_notifications_TDATA : IN STD_LOGIC_VECTOR (87 downto 0);
    s_axis_notifications_TREADY : OUT STD_LOGIC;
    m_axis_read_package_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axis_read_package_TVALID : OUT STD_LOGIC;
    s_axis_rx_metadata_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    s_axis_rx_metadata_TREADY : OUT STD_LOGIC );
end;


architecture behav of iperf_client_server_512_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_1389 : STD_LOGIC_VECTOR (15 downto 0) := "0001001110001001";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal listenState_load_load_fu_153_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_nbreadreq_fu_74_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op20_read_state1 : BOOLEAN;
    signal tmp_5_i_nbreadreq_fu_88_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_i_nbreadreq_fu_102_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_nbreadreq_fu_110_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op41_read_state1 : BOOLEAN;
    signal ap_predicate_op42_read_state1 : BOOLEAN;
    signal ap_predicate_op51_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal listenState_load_reg_209 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_reg_219 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1068_reg_223 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op59_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal listenState_load_reg_209_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_reg_219_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1068_reg_223_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op62_write_state3 : BOOLEAN;
    signal regslice_both_m_axis_listen_port_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_read_package_U_apdone_blk : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal listenState : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal serverFsmState : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal m_axis_listen_port_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal s_axis_listen_port_status_TDATA_blk_n : STD_LOGIC;
    signal s_axis_notifications_TDATA_blk_n : STD_LOGIC;
    signal m_axis_read_package_TDATA_blk_n : STD_LOGIC;
    signal s_axis_rx_metadata_TDATA_blk_n : STD_LOGIC;
    signal rxDataBuffer_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln1068_fu_183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln173_fu_189_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln173_reg_227 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_163_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_145_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_length_V_fu_173_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal m_axis_listen_port_TVALID_int_regslice : STD_LOGIC;
    signal m_axis_listen_port_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_m_axis_listen_port_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_listen_port_status_U_apdone_blk : STD_LOGIC;
    signal s_axis_listen_port_status_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal s_axis_listen_port_status_TVALID_int_regslice : STD_LOGIC;
    signal s_axis_listen_port_status_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_s_axis_listen_port_status_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_notifications_U_apdone_blk : STD_LOGIC;
    signal s_axis_notifications_TDATA_int_regslice : STD_LOGIC_VECTOR (87 downto 0);
    signal s_axis_notifications_TVALID_int_regslice : STD_LOGIC;
    signal s_axis_notifications_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_s_axis_notifications_U_ack_in : STD_LOGIC;
    signal m_axis_read_package_TVALID_int_regslice : STD_LOGIC;
    signal m_axis_read_package_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_m_axis_read_package_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_rx_metadata_U_apdone_blk : STD_LOGIC;
    signal s_axis_rx_metadata_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal s_axis_rx_metadata_TVALID_int_regslice : STD_LOGIC;
    signal s_axis_rx_metadata_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_s_axis_rx_metadata_U_ack_in : STD_LOGIC;
    signal ap_condition_206 : BOOLEAN;
    signal ap_condition_201 : BOOLEAN;
    signal ap_condition_382 : BOOLEAN;
    signal ap_condition_381 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component iperf_client_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_m_axis_listen_port_U : component iperf_client_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => ap_const_lv16_1389,
        vld_in => m_axis_listen_port_TVALID_int_regslice,
        ack_in => m_axis_listen_port_TREADY_int_regslice,
        data_out => m_axis_listen_port_TDATA,
        vld_out => regslice_both_m_axis_listen_port_U_vld_out,
        ack_out => m_axis_listen_port_TREADY,
        apdone_blk => regslice_both_m_axis_listen_port_U_apdone_blk);

    regslice_both_s_axis_listen_port_status_U : component iperf_client_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => s_axis_listen_port_status_TDATA,
        vld_in => s_axis_listen_port_status_TVALID,
        ack_in => regslice_both_s_axis_listen_port_status_U_ack_in,
        data_out => s_axis_listen_port_status_TDATA_int_regslice,
        vld_out => s_axis_listen_port_status_TVALID_int_regslice,
        ack_out => s_axis_listen_port_status_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_listen_port_status_U_apdone_blk);

    regslice_both_s_axis_notifications_U : component iperf_client_regslice_both
    generic map (
        DataWidth => 88)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => s_axis_notifications_TDATA,
        vld_in => s_axis_notifications_TVALID,
        ack_in => regslice_both_s_axis_notifications_U_ack_in,
        data_out => s_axis_notifications_TDATA_int_regslice,
        vld_out => s_axis_notifications_TVALID_int_regslice,
        ack_out => s_axis_notifications_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_notifications_U_apdone_blk);

    regslice_both_m_axis_read_package_U : component iperf_client_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => trunc_ln173_reg_227,
        vld_in => m_axis_read_package_TVALID_int_regslice,
        ack_in => m_axis_read_package_TREADY_int_regslice,
        data_out => m_axis_read_package_TDATA,
        vld_out => regslice_both_m_axis_read_package_U_vld_out,
        ack_out => m_axis_read_package_TREADY,
        apdone_blk => regslice_both_m_axis_read_package_U_apdone_blk);

    regslice_both_s_axis_rx_metadata_U : component iperf_client_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => s_axis_rx_metadata_TDATA,
        vld_in => s_axis_rx_metadata_TVALID,
        ack_in => regslice_both_s_axis_rx_metadata_U_ack_in,
        data_out => s_axis_rx_metadata_TDATA_int_regslice,
        vld_out => s_axis_rx_metadata_TVALID_int_regslice,
        ack_out => s_axis_rx_metadata_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_rx_metadata_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    listenState_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                listenState <= ap_const_lv1_0;
            else
                if ((ap_const_boolean_1 = ap_condition_201)) then
                    if ((ap_const_boolean_1 = ap_condition_206)) then 
                        listenState <= ap_const_lv1_0;
                    elsif ((listenState_load_load_fu_153_p1 = ap_const_lv1_0)) then 
                        listenState <= ap_const_lv1_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    serverFsmState_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_381)) then
                if (((serverFsmState = ap_const_lv1_1) and (grp_fu_145_p3 = ap_const_lv1_1))) then 
                    serverFsmState <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_382)) then 
                    serverFsmState <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_i_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1068_reg_223 <= icmp_ln1068_fu_183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1068_reg_223_pp0_iter1_reg <= icmp_ln1068_reg_223;
                listenState_load_reg_209 <= listenState;
                listenState_load_reg_209_pp0_iter1_reg <= listenState_load_reg_209;
                tmp_5_i_reg_219 <= tmp_5_i_nbreadreq_fu_88_p3;
                tmp_5_i_reg_219_pp0_iter1_reg <= tmp_5_i_reg_219;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_i_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1068_fu_183_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln173_reg_227 <= trunc_ln173_fu_189_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op20_read_state1, tmp_5_i_nbreadreq_fu_88_p3, ap_predicate_op41_read_state1, rxDataBuffer_empty_n, ap_predicate_op42_read_state1, ap_predicate_op51_read_state1, ap_done_reg, listenState_load_reg_209, ap_predicate_op59_write_state2, listenState_load_reg_209_pp0_iter1_reg, ap_predicate_op62_write_state3, regslice_both_m_axis_listen_port_U_apdone_blk, regslice_both_m_axis_read_package_U_apdone_blk, m_axis_listen_port_TREADY_int_regslice, s_axis_listen_port_status_TVALID_int_regslice, s_axis_notifications_TVALID_int_regslice, m_axis_read_package_TREADY_int_regslice, s_axis_rx_metadata_TVALID_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op51_read_state1 = ap_const_boolean_1) and (rxDataBuffer_empty_n = ap_const_logic_0)) or ((ap_predicate_op42_read_state1 = ap_const_boolean_1) and (rxDataBuffer_empty_n = ap_const_logic_0)) or ((ap_predicate_op41_read_state1 = ap_const_boolean_1) and (s_axis_rx_metadata_TVALID_int_regslice = ap_const_logic_0)) or ((tmp_5_i_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (s_axis_notifications_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op20_read_state1 = ap_const_boolean_1) and (s_axis_listen_port_status_TVALID_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_m_axis_read_package_U_apdone_blk = ap_const_logic_1) or (regslice_both_m_axis_listen_port_U_apdone_blk = ap_const_logic_1) or ((m_axis_read_package_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op62_write_state3 = ap_const_boolean_1)) or ((m_axis_listen_port_TREADY_int_regslice = ap_const_logic_0) and (listenState_load_reg_209_pp0_iter1_reg = ap_const_lv1_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op59_write_state2 = ap_const_boolean_1) and (m_axis_read_package_TREADY_int_regslice = ap_const_logic_0)) or ((listenState_load_reg_209 = ap_const_lv1_0) and (m_axis_listen_port_TREADY_int_regslice = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op20_read_state1, tmp_5_i_nbreadreq_fu_88_p3, ap_predicate_op41_read_state1, rxDataBuffer_empty_n, ap_predicate_op42_read_state1, ap_predicate_op51_read_state1, ap_done_reg, listenState_load_reg_209, ap_predicate_op59_write_state2, ap_block_state2_io, listenState_load_reg_209_pp0_iter1_reg, ap_predicate_op62_write_state3, regslice_both_m_axis_listen_port_U_apdone_blk, regslice_both_m_axis_read_package_U_apdone_blk, ap_block_state3_io, m_axis_listen_port_TREADY_int_regslice, s_axis_listen_port_status_TVALID_int_regslice, s_axis_notifications_TVALID_int_regslice, m_axis_read_package_TREADY_int_regslice, s_axis_rx_metadata_TVALID_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op51_read_state1 = ap_const_boolean_1) and (rxDataBuffer_empty_n = ap_const_logic_0)) or ((ap_predicate_op42_read_state1 = ap_const_boolean_1) and (rxDataBuffer_empty_n = ap_const_logic_0)) or ((ap_predicate_op41_read_state1 = ap_const_boolean_1) and (s_axis_rx_metadata_TVALID_int_regslice = ap_const_logic_0)) or ((tmp_5_i_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (s_axis_notifications_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op20_read_state1 = ap_const_boolean_1) and (s_axis_listen_port_status_TVALID_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_m_axis_read_package_U_apdone_blk = ap_const_logic_1) or (regslice_both_m_axis_listen_port_U_apdone_blk = ap_const_logic_1) or ((m_axis_read_package_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op62_write_state3 = ap_const_boolean_1)) or ((m_axis_listen_port_TREADY_int_regslice = ap_const_logic_0) and (listenState_load_reg_209_pp0_iter1_reg = ap_const_lv1_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((ap_predicate_op59_write_state2 = ap_const_boolean_1) and (m_axis_read_package_TREADY_int_regslice = ap_const_logic_0)) or ((listenState_load_reg_209 = ap_const_lv1_0) and (m_axis_listen_port_TREADY_int_regslice = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op20_read_state1, tmp_5_i_nbreadreq_fu_88_p3, ap_predicate_op41_read_state1, rxDataBuffer_empty_n, ap_predicate_op42_read_state1, ap_predicate_op51_read_state1, ap_done_reg, listenState_load_reg_209, ap_predicate_op59_write_state2, ap_block_state2_io, listenState_load_reg_209_pp0_iter1_reg, ap_predicate_op62_write_state3, regslice_both_m_axis_listen_port_U_apdone_blk, regslice_both_m_axis_read_package_U_apdone_blk, ap_block_state3_io, m_axis_listen_port_TREADY_int_regslice, s_axis_listen_port_status_TVALID_int_regslice, s_axis_notifications_TVALID_int_regslice, m_axis_read_package_TREADY_int_regslice, s_axis_rx_metadata_TVALID_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op51_read_state1 = ap_const_boolean_1) and (rxDataBuffer_empty_n = ap_const_logic_0)) or ((ap_predicate_op42_read_state1 = ap_const_boolean_1) and (rxDataBuffer_empty_n = ap_const_logic_0)) or ((ap_predicate_op41_read_state1 = ap_const_boolean_1) and (s_axis_rx_metadata_TVALID_int_regslice = ap_const_logic_0)) or ((tmp_5_i_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (s_axis_notifications_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op20_read_state1 = ap_const_boolean_1) and (s_axis_listen_port_status_TVALID_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_m_axis_read_package_U_apdone_blk = ap_const_logic_1) or (regslice_both_m_axis_listen_port_U_apdone_blk = ap_const_logic_1) or ((m_axis_read_package_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op62_write_state3 = ap_const_boolean_1)) or ((m_axis_listen_port_TREADY_int_regslice = ap_const_logic_0) and (listenState_load_reg_209_pp0_iter1_reg = ap_const_lv1_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((ap_predicate_op59_write_state2 = ap_const_boolean_1) and (m_axis_read_package_TREADY_int_regslice = ap_const_logic_0)) or ((listenState_load_reg_209 = ap_const_lv1_0) and (m_axis_listen_port_TREADY_int_regslice = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_predicate_op20_read_state1, tmp_5_i_nbreadreq_fu_88_p3, ap_predicate_op41_read_state1, rxDataBuffer_empty_n, ap_predicate_op42_read_state1, ap_predicate_op51_read_state1, ap_done_reg, s_axis_listen_port_status_TVALID_int_regslice, s_axis_notifications_TVALID_int_regslice, s_axis_rx_metadata_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op51_read_state1 = ap_const_boolean_1) and (rxDataBuffer_empty_n = ap_const_logic_0)) or ((ap_predicate_op42_read_state1 = ap_const_boolean_1) and (rxDataBuffer_empty_n = ap_const_logic_0)) or ((ap_predicate_op41_read_state1 = ap_const_boolean_1) and (s_axis_rx_metadata_TVALID_int_regslice = ap_const_logic_0)) or ((tmp_5_i_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (s_axis_notifications_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op20_read_state1 = ap_const_boolean_1) and (s_axis_listen_port_status_TVALID_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state2_io_assign_proc : process(listenState_load_reg_209, ap_predicate_op59_write_state2, m_axis_listen_port_TREADY_int_regslice, m_axis_read_package_TREADY_int_regslice)
    begin
                ap_block_state2_io <= (((ap_predicate_op59_write_state2 = ap_const_boolean_1) and (m_axis_read_package_TREADY_int_regslice = ap_const_logic_0)) or ((listenState_load_reg_209 = ap_const_lv1_0) and (m_axis_listen_port_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(listenState_load_reg_209, ap_predicate_op59_write_state2, m_axis_listen_port_TREADY_int_regslice, m_axis_read_package_TREADY_int_regslice)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ap_predicate_op59_write_state2 = ap_const_boolean_1) and (m_axis_read_package_TREADY_int_regslice = ap_const_logic_0)) or ((listenState_load_reg_209 = ap_const_lv1_0) and (m_axis_listen_port_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state3_io_assign_proc : process(listenState_load_reg_209_pp0_iter1_reg, ap_predicate_op62_write_state3, m_axis_listen_port_TREADY_int_regslice, m_axis_read_package_TREADY_int_regslice)
    begin
                ap_block_state3_io <= (((m_axis_read_package_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op62_write_state3 = ap_const_boolean_1)) or ((m_axis_listen_port_TREADY_int_regslice = ap_const_logic_0) and (listenState_load_reg_209_pp0_iter1_reg = ap_const_lv1_0)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(listenState_load_reg_209_pp0_iter1_reg, ap_predicate_op62_write_state3, regslice_both_m_axis_listen_port_U_apdone_blk, regslice_both_m_axis_read_package_U_apdone_blk, m_axis_listen_port_TREADY_int_regslice, m_axis_read_package_TREADY_int_regslice)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((regslice_both_m_axis_read_package_U_apdone_blk = ap_const_logic_1) or (regslice_both_m_axis_listen_port_U_apdone_blk = ap_const_logic_1) or ((m_axis_read_package_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op62_write_state3 = ap_const_boolean_1)) or ((m_axis_listen_port_TREADY_int_regslice = ap_const_logic_0) and (listenState_load_reg_209_pp0_iter1_reg = ap_const_lv1_0)));
    end process;


    ap_condition_201_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_201 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_206_assign_proc : process(tmp_i_nbreadreq_fu_74_p3, listenState, tmp_fu_163_p1)
    begin
                ap_condition_206 <= ((tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (listenState = ap_const_lv1_1) and (tmp_fu_163_p1 = ap_const_lv1_0));
    end process;


    ap_condition_381_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, grp_nbreadreq_fu_110_p3, ap_block_pp0_stage0_11001)
    begin
                ap_condition_381 <= ((grp_nbreadreq_fu_110_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_382_assign_proc : process(tmp_7_i_nbreadreq_fu_102_p3, serverFsmState, grp_fu_145_p3)
    begin
                ap_condition_382 <= ((tmp_7_i_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (serverFsmState = ap_const_lv1_0) and (grp_fu_145_p3 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op20_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_74_p3, listenState)
    begin
                ap_predicate_op20_read_state1 <= ((tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (listenState = ap_const_lv1_1));
    end process;


    ap_predicate_op41_read_state1_assign_proc : process(tmp_7_i_nbreadreq_fu_102_p3, grp_nbreadreq_fu_110_p3, serverFsmState)
    begin
                ap_predicate_op41_read_state1 <= ((grp_nbreadreq_fu_110_p3 = ap_const_lv1_1) and (tmp_7_i_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (serverFsmState = ap_const_lv1_0));
    end process;


    ap_predicate_op42_read_state1_assign_proc : process(tmp_7_i_nbreadreq_fu_102_p3, grp_nbreadreq_fu_110_p3, serverFsmState)
    begin
                ap_predicate_op42_read_state1 <= ((grp_nbreadreq_fu_110_p3 = ap_const_lv1_1) and (tmp_7_i_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (serverFsmState = ap_const_lv1_0));
    end process;


    ap_predicate_op51_read_state1_assign_proc : process(grp_nbreadreq_fu_110_p3, serverFsmState)
    begin
                ap_predicate_op51_read_state1 <= ((grp_nbreadreq_fu_110_p3 = ap_const_lv1_1) and (serverFsmState = ap_const_lv1_1));
    end process;


    ap_predicate_op59_write_state2_assign_proc : process(tmp_5_i_reg_219, icmp_ln1068_reg_223)
    begin
                ap_predicate_op59_write_state2 <= ((icmp_ln1068_reg_223 = ap_const_lv1_0) and (tmp_5_i_reg_219 = ap_const_lv1_1));
    end process;


    ap_predicate_op62_write_state3_assign_proc : process(tmp_5_i_reg_219_pp0_iter1_reg, icmp_ln1068_reg_223_pp0_iter1_reg)
    begin
                ap_predicate_op62_write_state3 <= ((icmp_ln1068_reg_223_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_i_reg_219_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_145_p3 <= rxDataBuffer_dout(576 downto 576);
    grp_nbreadreq_fu_110_p3 <= (0=>(rxDataBuffer_empty_n), others=>'-');
    icmp_ln1068_fu_183_p2 <= "1" when (tmp_length_V_fu_173_p4 = ap_const_lv16_0) else "0";
    listenState_load_load_fu_153_p1 <= listenState;

    m_axis_listen_port_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, listenState_load_reg_209, listenState_load_reg_209_pp0_iter1_reg, ap_block_pp0_stage0, m_axis_listen_port_TREADY_int_regslice)
    begin
        if ((((listenState_load_reg_209 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (listenState_load_reg_209_pp0_iter1_reg = ap_const_lv1_0)))) then 
            m_axis_listen_port_TDATA_blk_n <= m_axis_listen_port_TREADY_int_regslice;
        else 
            m_axis_listen_port_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m_axis_listen_port_TVALID <= regslice_both_m_axis_listen_port_U_vld_out;

    m_axis_listen_port_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, listenState_load_reg_209, ap_block_pp0_stage0_11001)
    begin
        if (((listenState_load_reg_209 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axis_listen_port_TVALID_int_regslice <= ap_const_logic_1;
        else 
            m_axis_listen_port_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    m_axis_read_package_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op59_write_state2, ap_predicate_op62_write_state3, ap_block_pp0_stage0, m_axis_read_package_TREADY_int_regslice)
    begin
        if ((((ap_predicate_op59_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op62_write_state3 = ap_const_boolean_1)))) then 
            m_axis_read_package_TDATA_blk_n <= m_axis_read_package_TREADY_int_regslice;
        else 
            m_axis_read_package_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m_axis_read_package_TVALID <= regslice_both_m_axis_read_package_U_vld_out;

    m_axis_read_package_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op59_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op59_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axis_read_package_TVALID_int_regslice <= ap_const_logic_1;
        else 
            m_axis_read_package_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    rxDataBuffer_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rxDataBuffer_empty_n, ap_predicate_op42_read_state1, ap_predicate_op51_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if ((((ap_done_reg = ap_const_logic_0) and (ap_predicate_op51_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_done_reg = ap_const_logic_0) and (ap_predicate_op42_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rxDataBuffer_blk_n <= rxDataBuffer_empty_n;
        else 
            rxDataBuffer_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxDataBuffer_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op42_read_state1, ap_predicate_op51_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op51_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op42_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rxDataBuffer_read <= ap_const_logic_1;
        else 
            rxDataBuffer_read <= ap_const_logic_0;
        end if; 
    end process;


    s_axis_listen_port_status_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op20_read_state1, ap_done_reg, ap_block_pp0_stage0, s_axis_listen_port_status_TVALID_int_regslice)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op20_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            s_axis_listen_port_status_TDATA_blk_n <= s_axis_listen_port_status_TVALID_int_regslice;
        else 
            s_axis_listen_port_status_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    s_axis_listen_port_status_TREADY <= regslice_both_s_axis_listen_port_status_U_ack_in;

    s_axis_listen_port_status_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op20_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op20_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            s_axis_listen_port_status_TREADY_int_regslice <= ap_const_logic_1;
        else 
            s_axis_listen_port_status_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    s_axis_notifications_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_5_i_nbreadreq_fu_88_p3, ap_done_reg, ap_block_pp0_stage0, s_axis_notifications_TVALID_int_regslice)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (tmp_5_i_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            s_axis_notifications_TDATA_blk_n <= s_axis_notifications_TVALID_int_regslice;
        else 
            s_axis_notifications_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    s_axis_notifications_TREADY <= regslice_both_s_axis_notifications_U_ack_in;

    s_axis_notifications_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_5_i_nbreadreq_fu_88_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_5_i_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            s_axis_notifications_TREADY_int_regslice <= ap_const_logic_1;
        else 
            s_axis_notifications_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    s_axis_rx_metadata_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op41_read_state1, ap_done_reg, ap_block_pp0_stage0, s_axis_rx_metadata_TVALID_int_regslice)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op41_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            s_axis_rx_metadata_TDATA_blk_n <= s_axis_rx_metadata_TVALID_int_regslice;
        else 
            s_axis_rx_metadata_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    s_axis_rx_metadata_TREADY <= regslice_both_s_axis_rx_metadata_U_ack_in;

    s_axis_rx_metadata_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op41_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op41_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            s_axis_rx_metadata_TREADY_int_regslice <= ap_const_logic_1;
        else 
            s_axis_rx_metadata_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    tmp_5_i_nbreadreq_fu_88_p3 <= (0=>(s_axis_notifications_TVALID_int_regslice), others=>'-');
    tmp_7_i_nbreadreq_fu_102_p3 <= (0=>(s_axis_rx_metadata_TVALID_int_regslice), others=>'-');
    tmp_fu_163_p1 <= s_axis_listen_port_status_TDATA_int_regslice(1 - 1 downto 0);
    tmp_i_nbreadreq_fu_74_p3 <= (0=>(s_axis_listen_port_status_TVALID_int_regslice), others=>'-');
    tmp_length_V_fu_173_p4 <= s_axis_notifications_TDATA_int_regslice(31 downto 16);
    trunc_ln173_fu_189_p1 <= s_axis_notifications_TDATA_int_regslice(32 - 1 downto 0);
end behav;
