#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "D:\iVerilog\lib\ivl\system.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iVerilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iVerilog\lib\ivl\va_math.vpi";
S_0000018014babb90 .scope module, "sigma_16p_tb" "sigma_16p_tb" 2 58;
 .timescale -9 -11;
v0000018014beb110_0 .var "clk", 0 0;
v0000018014beb1b0_0 .var "data_in", 7 0;
v0000018014bf2050_0 .net "data_out", 11 0, v0000018014beacb0_0;  1 drivers
v0000018014bf2f50_0 .var "res", 0 0;
v0000018014bf2370_0 .var "syn_in", 0 0;
v0000018014bf25f0_0 .net "syn_out", 0 0, v0000018014beaf30_0;  1 drivers
S_0000018014bfa660 .scope module, "sigma_16p" "sigma_16p" 2 64, 2 3 0, S_0000018014babb90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "res";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "syn_in";
    .port_info 4 /OUTPUT 12 "data_out";
    .port_info 5 /OUTPUT 1 "syn_out";
L_0000018014bfb0c0 .functor AND 1, v0000018014beae90_0, v0000018014bf2370_0, C4<1>, C4<1>;
L_0000018014bfb210 .functor NOT 7, L_0000018014bf20f0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000018014beb4d0_0 .net *"_ivl_11", 0 0, L_0000018014bf33b0;  1 drivers
v0000018014bea8f0_0 .net *"_ivl_13", 0 0, L_0000018014bf3450;  1 drivers
v0000018014beb570_0 .net *"_ivl_14", 7 0, L_0000018014bf2190;  1 drivers
v0000018014beb610_0 .net *"_ivl_19", 0 0, L_0000018014bf1a10;  1 drivers
v0000018014beb6b0_0 .net *"_ivl_21", 0 0, L_0000018014bf2c30;  1 drivers
v0000018014bea990_0 .net *"_ivl_23", 0 0, L_0000018014bf2a50;  1 drivers
v0000018014beb250_0 .net *"_ivl_25", 0 0, L_0000018014bf1970;  1 drivers
v0000018014bea7b0_0 .net *"_ivl_3", 6 0, L_0000018014bf20f0;  1 drivers
v0000018014bea850_0 .net *"_ivl_4", 6 0, L_0000018014bfb210;  1 drivers
L_0000018014c53018 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000018014beb2f0_0 .net/2u *"_ivl_6", 6 0, L_0000018014c53018;  1 drivers
v0000018014beaad0_0 .net "clk", 0 0, v0000018014beb110_0;  1 drivers
v0000018014beb390_0 .net "comp_8", 7 0, L_0000018014bf29b0;  1 drivers
v0000018014beaa30_0 .var "con_syn", 3 0;
v0000018014beac10_0 .net "d_12", 11 0, L_0000018014bf2690;  1 drivers
v0000018014beab70_0 .net "data_in", 7 0, v0000018014beb1b0_0;  1 drivers
v0000018014beacb0_0 .var "data_out", 11 0;
v0000018014bead50_0 .net "res", 0 0, v0000018014bf2f50_0;  1 drivers
v0000018014beadf0_0 .var "sigma", 11 0;
v0000018014beb430_0 .net "syn_in", 0 0, v0000018014bf2370_0;  1 drivers
v0000018014beae90_0 .var "syn_in_n1", 0 0;
v0000018014beaf30_0 .var "syn_out", 0 0;
v0000018014beafd0_0 .net "syn_pulse", 0 0, L_0000018014bfb0c0;  1 drivers
v0000018014beb070_0 .net "tmp", 6 0, L_0000018014bf3090;  1 drivers
E_0000018014be8230/0 .event negedge, v0000018014bead50_0;
E_0000018014be8230/1 .event posedge, v0000018014beaad0_0;
E_0000018014be8230 .event/or E_0000018014be8230/0, E_0000018014be8230/1;
L_0000018014bf20f0 .part v0000018014beb1b0_0, 0, 7;
L_0000018014bf3090 .arith/sum 7, L_0000018014bfb210, L_0000018014c53018;
L_0000018014bf33b0 .part v0000018014beb1b0_0, 7, 1;
L_0000018014bf3450 .part v0000018014beb1b0_0, 7, 1;
L_0000018014bf2190 .concat [ 7 1 0 0], L_0000018014bf3090, L_0000018014bf3450;
L_0000018014bf29b0 .functor MUXZ 8, v0000018014beb1b0_0, L_0000018014bf2190, L_0000018014bf33b0, C4<>;
L_0000018014bf1a10 .part L_0000018014bf29b0, 7, 1;
L_0000018014bf2c30 .part L_0000018014bf29b0, 7, 1;
L_0000018014bf2a50 .part L_0000018014bf29b0, 7, 1;
L_0000018014bf1970 .part L_0000018014bf29b0, 7, 1;
LS_0000018014bf2690_0_0 .concat [ 8 1 1 1], L_0000018014bf29b0, L_0000018014bf1970, L_0000018014bf2a50, L_0000018014bf2c30;
LS_0000018014bf2690_0_4 .concat [ 1 0 0 0], L_0000018014bf1a10;
L_0000018014bf2690 .concat [ 11 1 0 0], LS_0000018014bf2690_0_0, LS_0000018014bf2690_0_4;
    .scope S_0000018014bfa660;
T_0 ;
    %wait E_0000018014be8230;
    %load/vec4 v0000018014bead50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018014beae90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018014beaa30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018014beadf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018014beacb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018014beaf30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018014beb430_0;
    %inv;
    %assign/vec4 v0000018014beae90_0, 0;
    %load/vec4 v0000018014beafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000018014beaa30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000018014beaa30_0, 0;
T_0.2 ;
    %load/vec4 v0000018014beafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000018014beaa30_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0000018014beac10_0;
    %assign/vec4 v0000018014beadf0_0, 0;
    %load/vec4 v0000018014beadf0_0;
    %assign/vec4 v0000018014beacb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018014beaf30_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0000018014beadf0_0;
    %load/vec4 v0000018014beac10_0;
    %add;
    %assign/vec4 v0000018014beadf0_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018014beaf30_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018014babb90;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018014beb110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018014bf2f50_0, 0;
    %pushi/vec4 129, 0, 8;
    %assign/vec4 v0000018014beb1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018014bf2370_0, 0;
    %delay 1700, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018014bf2f50_0, 0;
    %delay 2500000, 0;
    %vpi_call 2 75 "$stop" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000018014babb90;
T_2 ;
    %delay 500, 0;
    %load/vec4 v0000018014beb110_0;
    %inv;
    %assign/vec4 v0000018014beb110_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018014babb90;
T_3 ;
    %delay 10000, 0;
    %load/vec4 v0000018014bf2370_0;
    %inv;
    %assign/vec4 v0000018014bf2370_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018014babb90;
T_4 ;
    %vpi_call 2 81 "$dumpfile", "sigma_16p_tb.vcd" {0 0 0};
    %vpi_call 2 82 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\sigma_16p.v";
