{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1471367730606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1471367730606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 16 19:15:30 2016 " "Processing started: Tue Aug 16 19:15:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1471367730606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367730606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta trx -c trx " "Command: quartus_sta trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367730607 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "TimeQuest Timing Analyzer" 0 0 1471367730817 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731086 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731086 ""}
{ "Info" "ISTA_SDC_FOUND" "trx.sdc " "Reading SDC File: 'trx.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 13 clk20 port " "Ignored filter at trx.sdc(13): clk20 could not be matched with a port" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 13 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name clk20 -period 50.000 -waveform \{ 0.000 25.000 \} \[get_ports \{clk20\}\] " "create_clock -name clk20 -period 50.000 -waveform \{ 0.000 25.000 \} \[get_ports \{clk20\}\]" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731558 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 19 inst19\|clk_out net " "Ignored filter at trx.sdc(19): inst19\|clk_out could not be matched with a net" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name tx_upsample_clk -period 10000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst19\|clk_out\}\] " "create_clock -name tx_upsample_clk -period 10000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst19\|clk_out\}\]" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731558 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 21 SDA port " "Ignored filter at trx.sdc(21): SDA could not be matched with a port" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name SDA_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SDA\}\] " "create_clock -name SDA_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SDA\}\]" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731559 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731559 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 22 SCL port " "Ignored filter at trx.sdc(22): SCL could not be matched with a port" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name SCL_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SCL\}\] " "create_clock -name SCL_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SCL\}\]" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731559 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731559 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 23 inst11\|Strobe net " "Ignored filter at trx.sdc(23): inst11\|Strobe could not be matched with a net" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 23 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name I2C_Strobe_clk -period 100000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst11\|Strobe\}\] " "create_clock -name I2C_Strobe_clk -period 100000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst11\|Strobe\}\]" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731559 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731559 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 24 inst4\|ClkCounter\[10\] net " "Ignored filter at trx.sdc(24): inst4\|ClkCounter\[10\] could not be matched with a net" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 24 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name ADC_slow_clk -period 100000.000 -waveform \{ 0.000 50000.000 \} \[get_nets \{inst4\|ClkCounter\[10\]\}\] " "create_clock -name ADC_slow_clk -period 100000.000 -waveform \{ 0.000 50000.000 \} \[get_nets \{inst4\|ClkCounter\[10\]\}\]" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731560 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock trx.sdc 32 Argument -source is an empty collection " "Ignored create_generated_clock at trx.sdc(32): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock \\\n-name PLL_C0 \\\n-multiply_by 12 \\\n-source \[get_ports \{clk20\}\] \\\n\[get_pins -compatibility_mode *pll1\\\|clk*\] " "create_generated_clock \\\n-name PLL_C0 \\\n-multiply_by 12 \\\n-source \[get_ports \{clk20\}\] \\\n\[get_pins -compatibility_mode *pll1\\\|clk*\]" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731561 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 54 PLL_C0 clock " "Ignored filter at trx.sdc(54): PLL_C0 could not be matched with a clock" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 54 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(54): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731580 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 55 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(55): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731580 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 58 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(58): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731580 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 59 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(59): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731580 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 62 clk20 clock " "Ignored filter at trx.sdc(62): clk20 could not be matched with a clock" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 62 Argument -rise_to with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(62): Argument -rise_to with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{ADC_clk\}\] -rise_to \[get_clocks \{clk20\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{ADC_clk\}\] -rise_to \[get_clocks \{clk20\}\]  0.020  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731581 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 63 Argument -fall_to with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(63): Argument -fall_to with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{ADC_clk\}\] -fall_to \[get_clocks \{clk20\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{ADC_clk\}\] -fall_to \[get_clocks \{clk20\}\]  0.020  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731581 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 64 Argument -rise_to with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(64): Argument -rise_to with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{ADC_clk\}\] -rise_to \[get_clocks \{clk20\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{ADC_clk\}\] -rise_to \[get_clocks \{clk20\}\]  0.020  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731581 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 65 Argument -fall_to with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(65): Argument -fall_to with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{ADC_clk\}\] -fall_to \[get_clocks \{clk20\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{ADC_clk\}\] -fall_to \[get_clocks \{clk20\}\]  0.020  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731581 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 74 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(74): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731581 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 75 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(75): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731582 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 78 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(78): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731582 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 79 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(79): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731582 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 86 Argument -rise_to with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(86): Argument -rise_to with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{tx_rx_sample_clk\}\] -rise_to \[get_clocks \{clk20\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{tx_rx_sample_clk\}\] -rise_to \[get_clocks \{clk20\}\]  0.030  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731582 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 87 Argument -fall_to with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(87): Argument -fall_to with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{tx_rx_sample_clk\}\] -fall_to \[get_clocks \{clk20\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{tx_rx_sample_clk\}\] -fall_to \[get_clocks \{clk20\}\]  0.030  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731583 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 92 Argument -rise_to with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(92): Argument -rise_to with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{tx_rx_sample_clk\}\] -rise_to \[get_clocks \{clk20\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{tx_rx_sample_clk\}\] -rise_to \[get_clocks \{clk20\}\]  0.030  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731583 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 93 Argument -fall_to with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(93): Argument -fall_to with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{tx_rx_sample_clk\}\] -fall_to \[get_clocks \{clk20\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{tx_rx_sample_clk\}\] -fall_to \[get_clocks \{clk20\}\]  0.030  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731583 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 94 Argument -rise_from with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(94): Argument -rise_from with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk20\}\] -rise_to \[get_clocks \{ADC_clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk20\}\] -rise_to \[get_clocks \{ADC_clk\}\]  0.020  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731583 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 95 Argument -rise_from with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(95): Argument -rise_from with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk20\}\] -fall_to \[get_clocks \{ADC_clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk20\}\] -fall_to \[get_clocks \{ADC_clk\}\]  0.020  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731583 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 96 Argument -rise_from with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(96): Argument -rise_from with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk20\}\] -rise_to \[get_clocks \{tx_rx_sample_clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk20\}\] -rise_to \[get_clocks \{tx_rx_sample_clk\}\]  0.030  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731583 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 97 Argument -rise_from with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(97): Argument -rise_from with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk20\}\] -fall_to \[get_clocks \{tx_rx_sample_clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk20\}\] -fall_to \[get_clocks \{tx_rx_sample_clk\}\]  0.030  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731584 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 98 Argument -rise_from with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(98): Argument -rise_from with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk20\}\] -rise_to \[get_clocks \{clk20\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk20\}\] -rise_to \[get_clocks \{clk20\}\]  0.020  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731584 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 98 Argument -rise_to with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(98): Argument -rise_to with value \[get_clocks \{clk20\}\] contains zero elements" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 99 Argument -rise_from with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(99): Argument -rise_from with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk20\}\] -fall_to \[get_clocks \{clk20\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk20\}\] -fall_to \[get_clocks \{clk20\}\]  0.020  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731584 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 99 Argument -fall_to with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(99): Argument -fall_to with value \[get_clocks \{clk20\}\] contains zero elements" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 100 Argument -fall_from with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(100): Argument -fall_from with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk20\}\] -rise_to \[get_clocks \{ADC_clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk20\}\] -rise_to \[get_clocks \{ADC_clk\}\]  0.020  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731584 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 101 Argument -fall_from with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(101): Argument -fall_from with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk20\}\] -fall_to \[get_clocks \{ADC_clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk20\}\] -fall_to \[get_clocks \{ADC_clk\}\]  0.020  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731584 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 102 Argument -fall_from with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(102): Argument -fall_from with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk20\}\] -rise_to \[get_clocks \{tx_rx_sample_clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk20\}\] -rise_to \[get_clocks \{tx_rx_sample_clk\}\]  0.030  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731584 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 103 Argument -fall_from with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(103): Argument -fall_from with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk20\}\] -fall_to \[get_clocks \{tx_rx_sample_clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk20\}\] -fall_to \[get_clocks \{tx_rx_sample_clk\}\]  0.030  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731585 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 104 Argument -fall_from with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(104): Argument -fall_from with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk20\}\] -rise_to \[get_clocks \{clk20\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk20\}\] -rise_to \[get_clocks \{clk20\}\]  0.020  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731585 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 104 Argument -rise_to with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(104): Argument -rise_to with value \[get_clocks \{clk20\}\] contains zero elements" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 105 Argument -fall_from with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(105): Argument -fall_from with value \[get_clocks \{clk20\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk20\}\] -fall_to \[get_clocks \{clk20\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk20\}\] -fall_to \[get_clocks \{clk20\}\]  0.020  " {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1471367731585 ""}  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 105 Argument -fall_to with value \[get_clocks \{clk20\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(105): Argument -fall_to with value \[get_clocks \{clk20\}\] contains zero elements" {  } { { "/home/d/elec/altera projects/elektor/trx/trx.sdc" "" { Text "/home/d/elec/altera projects/elektor/trx/trx.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731585 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "B_clk_DAC " "The master clock for this clock assignment could not be derived.  Clock: B_clk_DAC was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "No clocks found on or feeding the specified source node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1471367731599 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731599 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "A_clk_DAC " "The master clock for this clock assignment could not be derived.  Clock: A_clk_DAC was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "No clocks found on or feeding the specified source node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1471367731599 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731599 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_tcxo " "Node: clk_tcxo was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clkdiv:inst1\|counter\[22\] clk_tcxo " "Register clkdiv:inst1\|counter\[22\] is being clocked by clk_tcxo" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367731601 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731601 "|trx|clk_tcxo"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TLV320AIC20K_interface:inst4\|clk_counter\[10\] " "Node: TLV320AIC20K_interface:inst4\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] TLV320AIC20K_interface:inst4\|clk_counter\[10\] " "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] is being clocked by TLV320AIC20K_interface:inst4\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367731601 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731601 "|trx|TLV320AIC20K_interface:inst4|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCL_RXD " "Node: SCL_RXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] SCL_RXD " "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] is being clocked by SCL_RXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367731601 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731601 "|trx|SCL_RXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SDA_TXD " "Node: SDA_TXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|start SDA_TXD " "Register control_interface:inst11\|i2c_slave:inst\|start is being clocked by SDA_TXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367731601 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731601 "|trx|SDA_TXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ad7760_interface:inst0\|clk_counter\[10\] " "Node: ad7760_interface:inst0\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|start_write ad7760_interface:inst0\|clk_counter\[10\] " "Register ad7760_interface:inst0\|start_write is being clocked by ad7760_interface:inst0\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367731601 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731601 "|trx|ad7760_interface:inst0|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JP1 " "Node: JP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register setup_interface:inst12\|ssb_am JP1 " "Register setup_interface:inst12\|ssb_am is being clocked by JP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367731601 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731601 "|trx|JP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_nDRDY " "Node: ADC_nDRDY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|sample ADC_nDRDY " "Register ad7760_interface:inst0\|sample is being clocked by ADC_nDRDY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367731601 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731601 "|trx|ADC_nDRDY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac5672_interface:inst3\|B_clk " "Node: dac5672_interface:inst3\|B_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register weaver_tx_mult:inst18\|weaver_tx_mixsum:inst3\|mixsum_sig\[25\] dac5672_interface:inst3\|B_clk " "Register weaver_tx_mult:inst18\|weaver_tx_mixsum:inst3\|mixsum_sig\[25\] is being clocked by dac5672_interface:inst3\|B_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367731601 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731601 "|trx|dac5672_interface:inst3|B_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac5672_interface:inst3\|A_clk " "Node: dac5672_interface:inst3\|A_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cos_DACA:inst23\|altsyncram:altsyncram_component\|altsyncram_jvs3:auto_generated\|q_a\[13\] dac5672_interface:inst3\|A_clk " "Register cos_DACA:inst23\|altsyncram:altsyncram_component\|altsyncram_jvs3:auto_generated\|q_a\[13\] is being clocked by dac5672_interface:inst3\|A_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367731601 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731601 "|trx|dac5672_interface:inst3|A_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1471367731667 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731667 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CODEC_Serial_clk (Fall) tx_rx_sample_clk (Rise) setup and hold " "From CODEC_Serial_clk (Fall) to tx_rx_sample_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1471367731667 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) Slow_clk (Rise) setup and hold " "From Slow_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1471367731667 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) Slow_clk (Rise) setup and hold " "From POR_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1471367731667 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) Slow_clk (Rise) setup and hold " "From POR_clk (Fall) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1471367731667 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731667 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1471367731668 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1471367731680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 495.256 " "Worst-case setup slack is 495.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  495.256               0.000 tx_rx_sample_clk  " "  495.256               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  495.610               0.000 CODEC_Serial_clk  " "  495.610               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4199.432               0.000 FS_clk  " " 4199.432               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49997.020               0.000 Slow_clk  " "49997.020               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731753 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1471367731761 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.074 " "Worst-case hold slack is -0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -0.222 FS_clk  " "   -0.074              -0.222 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 tx_rx_sample_clk  " "    0.414               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 Slow_clk  " "    0.483               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 CODEC_Serial_clk  " "    0.526               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.800 " "Worst-case minimum pulse width slack is 24.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.800               0.000 ADC_clk  " "   24.800               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.739               0.000 CODEC_Serial_clk  " "  499.739               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.663               0.000 tx_rx_sample_clk  " "  799.663               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.722               0.000 FS_clk  " "  799.722               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.978               0.000 rx_sample_clk  " "  799.978               0.000 rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.726               0.000 POR_clk  " "49999.726               0.000 POR_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.729               0.000 Slow_clk  " "49999.729               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367731764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731764 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1471367731965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1471367731965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1471367731965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1471367731965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 49980.923 ns " "Worst Case Available Settling Time: 49980.923 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1471367731965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1471367731965 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367731965 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1471367731970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367732030 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734202 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "B_clk_DAC " "The master clock for this clock assignment could not be derived.  Clock: B_clk_DAC was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "No clocks found on or feeding the specified source node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1471367734675 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734675 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "A_clk_DAC " "The master clock for this clock assignment could not be derived.  Clock: A_clk_DAC was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "No clocks found on or feeding the specified source node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1471367734675 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734675 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_tcxo " "Node: clk_tcxo was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clkdiv:inst1\|counter\[22\] clk_tcxo " "Register clkdiv:inst1\|counter\[22\] is being clocked by clk_tcxo" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367734676 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734676 "|trx|clk_tcxo"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TLV320AIC20K_interface:inst4\|clk_counter\[10\] " "Node: TLV320AIC20K_interface:inst4\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] TLV320AIC20K_interface:inst4\|clk_counter\[10\] " "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] is being clocked by TLV320AIC20K_interface:inst4\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367734676 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734676 "|trx|TLV320AIC20K_interface:inst4|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCL_RXD " "Node: SCL_RXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] SCL_RXD " "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] is being clocked by SCL_RXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367734676 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734676 "|trx|SCL_RXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SDA_TXD " "Node: SDA_TXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|start SDA_TXD " "Register control_interface:inst11\|i2c_slave:inst\|start is being clocked by SDA_TXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367734677 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734677 "|trx|SDA_TXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ad7760_interface:inst0\|clk_counter\[10\] " "Node: ad7760_interface:inst0\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|start_write ad7760_interface:inst0\|clk_counter\[10\] " "Register ad7760_interface:inst0\|start_write is being clocked by ad7760_interface:inst0\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367734677 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734677 "|trx|ad7760_interface:inst0|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JP1 " "Node: JP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register setup_interface:inst12\|ssb_am JP1 " "Register setup_interface:inst12\|ssb_am is being clocked by JP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367734677 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734677 "|trx|JP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_nDRDY " "Node: ADC_nDRDY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|sample ADC_nDRDY " "Register ad7760_interface:inst0\|sample is being clocked by ADC_nDRDY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367734677 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734677 "|trx|ADC_nDRDY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac5672_interface:inst3\|B_clk " "Node: dac5672_interface:inst3\|B_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register weaver_tx_mult:inst18\|weaver_tx_mixsum:inst3\|mixsum_sig\[25\] dac5672_interface:inst3\|B_clk " "Register weaver_tx_mult:inst18\|weaver_tx_mixsum:inst3\|mixsum_sig\[25\] is being clocked by dac5672_interface:inst3\|B_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367734677 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734677 "|trx|dac5672_interface:inst3|B_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac5672_interface:inst3\|A_clk " "Node: dac5672_interface:inst3\|A_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cos_DACA:inst23\|altsyncram:altsyncram_component\|altsyncram_jvs3:auto_generated\|q_a\[13\] dac5672_interface:inst3\|A_clk " "Register cos_DACA:inst23\|altsyncram:altsyncram_component\|altsyncram_jvs3:auto_generated\|q_a\[13\] is being clocked by dac5672_interface:inst3\|A_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367734677 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734677 "|trx|dac5672_interface:inst3|A_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1471367734681 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734681 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CODEC_Serial_clk (Fall) tx_rx_sample_clk (Rise) setup and hold " "From CODEC_Serial_clk (Fall) to tx_rx_sample_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1471367734681 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) Slow_clk (Rise) setup and hold " "From Slow_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1471367734681 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) Slow_clk (Rise) setup and hold " "From POR_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1471367734681 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) Slow_clk (Rise) setup and hold " "From POR_clk (Fall) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1471367734681 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 495.433 " "Worst-case setup slack is 495.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  495.433               0.000 tx_rx_sample_clk  " "  495.433               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  495.968               0.000 CODEC_Serial_clk  " "  495.968               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4199.608               0.000 FS_clk  " " 4199.608               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49997.190               0.000 Slow_clk  " "49997.190               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734707 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1471367734714 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.167 " "Worst-case hold slack is -0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167              -0.501 FS_clk  " "   -0.167              -0.501 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 tx_rx_sample_clk  " "    0.398               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 Slow_clk  " "    0.471               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 CODEC_Serial_clk  " "    0.491               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.785 " "Worst-case minimum pulse width slack is 24.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.785               0.000 ADC_clk  " "   24.785               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.663               0.000 CODEC_Serial_clk  " "  499.663               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.625               0.000 FS_clk  " "  799.625               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.675               0.000 tx_rx_sample_clk  " "  799.675               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.974               0.000 rx_sample_clk  " "  799.974               0.000 rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.646               0.000 POR_clk  " "49999.646               0.000 POR_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.672               0.000 Slow_clk  " "49999.672               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367734723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734723 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1471367734925 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1471367734925 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1471367734925 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1471367734925 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 49982.516 ns " "Worst Case Available Settling Time: 49982.516 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1471367734925 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1471367734925 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367734925 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1471367734931 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "B_clk_DAC " "The master clock for this clock assignment could not be derived.  Clock: B_clk_DAC was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "No clocks found on or feeding the specified source node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1471367735211 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735211 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "A_clk_DAC " "The master clock for this clock assignment could not be derived.  Clock: A_clk_DAC was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "No clocks found on or feeding the specified source node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1471367735211 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735211 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_tcxo " "Node: clk_tcxo was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clkdiv:inst1\|counter\[22\] clk_tcxo " "Register clkdiv:inst1\|counter\[22\] is being clocked by clk_tcxo" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367735212 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735212 "|trx|clk_tcxo"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TLV320AIC20K_interface:inst4\|clk_counter\[10\] " "Node: TLV320AIC20K_interface:inst4\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] TLV320AIC20K_interface:inst4\|clk_counter\[10\] " "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] is being clocked by TLV320AIC20K_interface:inst4\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367735212 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735212 "|trx|TLV320AIC20K_interface:inst4|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCL_RXD " "Node: SCL_RXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] SCL_RXD " "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] is being clocked by SCL_RXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367735212 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735212 "|trx|SCL_RXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SDA_TXD " "Node: SDA_TXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|start SDA_TXD " "Register control_interface:inst11\|i2c_slave:inst\|start is being clocked by SDA_TXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367735213 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735213 "|trx|SDA_TXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ad7760_interface:inst0\|clk_counter\[10\] " "Node: ad7760_interface:inst0\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|start_write ad7760_interface:inst0\|clk_counter\[10\] " "Register ad7760_interface:inst0\|start_write is being clocked by ad7760_interface:inst0\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367735213 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735213 "|trx|ad7760_interface:inst0|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JP1 " "Node: JP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register setup_interface:inst12\|ssb_am JP1 " "Register setup_interface:inst12\|ssb_am is being clocked by JP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367735213 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735213 "|trx|JP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_nDRDY " "Node: ADC_nDRDY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|sample ADC_nDRDY " "Register ad7760_interface:inst0\|sample is being clocked by ADC_nDRDY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367735213 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735213 "|trx|ADC_nDRDY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac5672_interface:inst3\|B_clk " "Node: dac5672_interface:inst3\|B_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register weaver_tx_mult:inst18\|weaver_tx_mixsum:inst3\|mixsum_sig\[25\] dac5672_interface:inst3\|B_clk " "Register weaver_tx_mult:inst18\|weaver_tx_mixsum:inst3\|mixsum_sig\[25\] is being clocked by dac5672_interface:inst3\|B_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367735213 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735213 "|trx|dac5672_interface:inst3|B_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac5672_interface:inst3\|A_clk " "Node: dac5672_interface:inst3\|A_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cos_DACA:inst23\|altsyncram:altsyncram_component\|altsyncram_jvs3:auto_generated\|q_a\[13\] dac5672_interface:inst3\|A_clk " "Register cos_DACA:inst23\|altsyncram:altsyncram_component\|altsyncram_jvs3:auto_generated\|q_a\[13\] is being clocked by dac5672_interface:inst3\|A_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1471367735213 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735213 "|trx|dac5672_interface:inst3|A_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1471367735217 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735217 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CODEC_Serial_clk (Fall) tx_rx_sample_clk (Rise) setup and hold " "From CODEC_Serial_clk (Fall) to tx_rx_sample_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1471367735217 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) Slow_clk (Rise) setup and hold " "From Slow_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1471367735217 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) Slow_clk (Rise) setup and hold " "From POR_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1471367735217 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) Slow_clk (Rise) setup and hold " "From POR_clk (Fall) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1471367735217 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 497.456 " "Worst-case setup slack is 497.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  497.456               0.000 tx_rx_sample_clk  " "  497.456               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  498.453               0.000 CODEC_Serial_clk  " "  498.453               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4199.539               0.000 FS_clk  " " 4199.539               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49998.548               0.000 Slow_clk  " "49998.548               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.091 " "Worst-case hold slack is 0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 FS_clk  " "    0.091               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 Slow_clk  " "    0.108               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 tx_rx_sample_clk  " "    0.135               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 CODEC_Serial_clk  " "    0.205               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735239 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735243 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.818 " "Worst-case minimum pulse width slack is 24.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.818               0.000 ADC_clk  " "   24.818               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.185               0.000 CODEC_Serial_clk  " "  499.185               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.812               0.000 tx_rx_sample_clk  " "  799.812               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  800.000               0.000 FS_clk  " "  800.000               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  800.000               0.000 rx_sample_clk  " "  800.000               0.000 rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.747               0.000 POR_clk  " "49999.747               0.000 POR_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.747               0.000 Slow_clk  " "49999.747               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1471367735250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735250 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1471367735461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1471367735461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1471367735461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1471367735461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 49991.882 ns " "Worst Case Available Settling Time: 49991.882 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1471367735461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1471367735461 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735461 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735860 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 110 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1082 " "Peak virtual memory: 1082 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1471367735986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 16 19:15:35 2016 " "Processing ended: Tue Aug 16 19:15:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1471367735986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1471367735986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1471367735986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471367735986 ""}
