set_global_assignment -name DEVICE EP1C20F400C7
set_global_assignment -name FAMILY Cyclone
set_global_assignment -name TOP_LEVEL_ENTITY ifa8
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 6.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:26:35 JUNE 21, 2007"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 400
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SDO
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SDO
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to CDS
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to CDS
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SD
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SD
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "I2C-SDA" -to "ifpar-a:432|ifa_a:583|i2c_ctrl:510|I2C:19|Ack_rx_reg"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "I2C-SDA" -to "ifpar-a:432|ifa_a:583|i2c_ctrl:510|I2C:19|Sh_reg[0]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "I2C-SDA"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "I2C-SDA"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "I2C-SCL" -to "ifpar-a:432|ifa_a:583|i2c_ctrl:510|I2C:19|div_by_n:div_by_x|_~1"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "I2C-SCL"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "I2C-SCL"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/EN-IFA-SIG"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/EN-IFA-SIG"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/EN-IFA-MB"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/EN-IFA-MB"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/EN-MB-SIG"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/EN-MB-SIG"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/EN-DATA-BA"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/EN-DATA-BA"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/EN-DATA-AB"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/EN-DATA-AB"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/EN-SWF"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/EN-SWF"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/SEL-14-15b"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/SEL-14-15b"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to PIGGY14B
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to PIGGY14B
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to PIGGY15B
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to PIGGY15B
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ERW[15]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ERW[15]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ERW[14]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ERW[14]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ERW[13]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ERW[13]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ERW[12]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ERW[12]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ERW[11]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ERW[11]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ERW[10]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ERW[10]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ERW[9]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ERW[9]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ERW[8]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ERW[8]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ERW[7]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ERW[7]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ERW[6]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ERW[6]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ERW[5]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ERW[5]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ERW[4]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ERW[4]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ERW[3]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ERW[3]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ERW[2]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ERW[2]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ERW[1]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ERW[1]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[15] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe48"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[15] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_mux:v_MB_D_mux|mux_oee:auto_generated|dffe32"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[15] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|w_result1914w~44"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[15] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_LData|dffs[1]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[15] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_HData|dffs[1]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to IW[15]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to IW[15]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[14] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe45"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[14] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_mux:v_MB_D_mux|mux_oee:auto_generated|dffe30"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[14] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|w_result1790w~44"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[14] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_HData|dffs[0]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[14] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_LData|dffs[0]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to IW[14]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to IW[14]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[13] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe42"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[13] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_mux:v_MB_D_mux|mux_oee:auto_generated|dffe28"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[13] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|w_result1666w~44"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[13] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_LData|dffs[3]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[13] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_HData|dffs[3]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to IW[13]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to IW[13]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[12] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe39"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[12] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|w_result1542w~44"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[12] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_HData|dffs[4]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[12] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_LData|dffs[2]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[12] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_HData|dffs[2]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to IW[12]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to IW[12]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[11] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_HData|dffs[5]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[11] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe36"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[11] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|w_result1418w~44"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[11] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_HData|dffs[3]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[11] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_LData|dffs[5]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to IW[11]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to IW[11]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[10] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe33"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[10] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|w_result1294w~44"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[10] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_HData|dffs[2]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[10] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_HData|dffs[4]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[10] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_LData|dffs[4]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to IW[10]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to IW[10]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[9] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_HData|dffs[7]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[9] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe30"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[9] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|w_result1170w~44"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[9] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_HData|dffs[1]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[9] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_LData|dffs[7]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to IW[9]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to IW[9]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[8] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_HData|dffs[6]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[8] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe27"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[8] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|w_result1046w~44"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[8] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_HData|dffs[0]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[8] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_LData|dffs[6]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to IW[8]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to IW[8]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[7] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe24"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[7] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_LData|dffs[7]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to IW[7]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to IW[7]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[6] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe21"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[6] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_LData|dffs[6]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to IW[6]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to IW[6]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[5] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe18"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[5] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_LData|dffs[5]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to IW[5]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to IW[5]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[4] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe15"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[4] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_LData|dffs[4]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to IW[4]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to IW[4]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[3] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe12"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[3] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_LData|dffs[3]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to IW[3]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to IW[3]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[2] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe9"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[2] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_LData|dffs[2]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to IW[2]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to IW[2]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[1] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe6"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[1] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_LData|dffs[1]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to IW[1]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to IW[1]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[0] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe3"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from IW[0] -to "ifpar-a:432|mb_b:560|MBCtrl_d:556|lpm_ff:v_MB_LData|dffs[0]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to IW[0]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to IW[0]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SW[15]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SW[15]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SW[14]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SW[14]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SW[13]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SW[13]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SW[12]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SW[12]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SW[11]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SW[11]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SW[10]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SW[10]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SW[9]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SW[9]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SW[8]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SW[8]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from SW[7] -to "ifpar-a:432|1x2mux:671|busmux:4|lpm_mux:\$00000|mux_3fc:auto_generated|result_node[0]~12"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SW[7]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SW[7]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SW[6]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SW[6]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from SW[5] -to "ifpar-a:432|3x16mux:567|busmux:2|lpm_mux:\$00000|mux_pgc:auto_generated|result_node[1]~2105"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from SW[5] -to "ifpar-a:432|4xdeboun:554|Debounce:21|sync_sig"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SW[5]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SW[5]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SW[4]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SW[4]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SW[3]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SW[3]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SW[2]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SW[2]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from SW[1] -to "ifpar-a:432|4xdeboun:554|Debounce:20|sync_sig"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from SW[1] -to "ifpar-a:432|3x16mux:567|busmux:2|lpm_mux:\$00000|mux_pgc:auto_generated|result_node[11]~2088"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from SW[1] -to "ifpar-a:432|3x16mux:567|busmux:2|lpm_mux:\$00000|mux_pgc:auto_generated|result_node[8]~2092"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SW[1]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SW[1]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SW[0]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SW[0]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to Test[15]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to Test[15]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to Test[14]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to Test[14]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to Test[13]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to Test[13]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to Test[12]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to Test[12]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to Test[11]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to Test[11]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to Test[10]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to Test[10]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to Test[9]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to Test[9]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to Test[8]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to Test[8]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to Test[7]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to Test[7]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to Test[6]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to Test[6]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to Test[5]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to Test[5]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to Test[4]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to Test[4]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to Test[3]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to Test[3]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to Test[2]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to Test[2]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to Test[1]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to Test[1]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to Test[0]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to Test[0]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "VG-MB-17B"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "VG-MB-17B"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/SRQ3-MB"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/SRQ3-MB"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "NEW-DATA"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "NEW-DATA"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "GL-ESC"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "GL-ESC"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to BZO
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to BZO
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to BOO
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to BOO
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "FC-STR"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "FC-STR"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/Sender-EN"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/Sender-EN"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to FC[7]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to FC[7]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to FC[6]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to FC[6]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to FC[5]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to FC[5]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to FC[4]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to FC[4]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to FC[3]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to FC[3]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to FC[2]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to FC[2]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to FC[1]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to FC[1]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to FC[0]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to FC[0]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SW-Int[15]"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SW-Int[15]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SW-Int[14]"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SW-Int[14]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SW-Int[13]"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SW-Int[13]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SW-Int[12]"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SW-Int[12]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SW-Int[11]"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SW-Int[11]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SW-Int[10]"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SW-Int[10]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SW-Int[9]"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SW-Int[9]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SW-Int[8]"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SW-Int[8]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SW-Int[7]"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SW-Int[7]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SW-Int[6]"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SW-Int[6]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SW-Int[5]"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SW-Int[5]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SW-Int[4]"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SW-Int[4]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SW-Int[3]"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SW-Int[3]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SW-Int[2]"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SW-Int[2]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SW-Int[1]"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SW-Int[1]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SW-Int[0]"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SW-Int[0]"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SS
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SS
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to EE
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to EE
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SDI
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SDI
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/BOO-OUT"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/BOO-OUT"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/BZO-OUT"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/BZO-OUT"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/OPT-DRDY"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/OPT-DRDY"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/LED-PuRes"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/LED-PuRes"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/LED-DRDY"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/LED-DRDY"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "FC-STR-PIGGY"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "FC-STR-PIGGY"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/Empf-EN"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/Empf-EN"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SCLR-OUT"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SCLR-OUT"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "BO3-RES"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "BO3-RES"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "BO2-RES"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "BO2-RES"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "BO1-VG16B"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "BO1-VG16B"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/LED-Res"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/LED-Res"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/LED-MB"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/LED-MB"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/LED-RCV"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/LED-RCV"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/LED-TRM"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/LED-TRM"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/LED-FKT"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/LED-FKT"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/LED-IFA"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/LED-IFA"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/LED-DRQ"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/LED-DRQ"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/LED-15V"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/LED-15V"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/OPT-DRQ"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/OPT-DRQ"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/LED-INL"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/LED-INL"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/LED-SEL"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/LED-SEL"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to /IRQ
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to /IRQ
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/OPT-INL"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/OPT-INL"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to /DRQ
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to /DRQ
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to 6MHZ
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to 6MHZ
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SWF[7]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SWF[7]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SWF[6]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SWF[6]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SWF[5]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SWF[5]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SWF[4]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SWF[4]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SWF[3]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SWF[3]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SWF[2]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SWF[2]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SWF[1]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SWF[1]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to SWF[0]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to SWF[0]
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/HW-SEL-8B"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/HW-SEL-8B"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/HW-SEL-MB-7B" -to "ifpar-a:432|IF_Mode_a:582|v_FG_Mode"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/HW-SEL-MB-7B" -to "ifpar-a:432|IF_Mode_a:582|v_FG_DDS_Mode"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/HW-SEL-MB-7B" -to "ifpar-a:432|IF_Mode_a:582|v_IO_BUS_Mode~17"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/HW-SEL-MB-7B" -to "ifpar-a:432|IF_Mode_a:582|v_IFA_Mode"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/HW-SEL-MB-7B" -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe38"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/HW-SEL-MB-7B" -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|w_result216w~175"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/HW-SEL-MB-7B" -to "ifpar-a:432|IF_Mode_a:582|lpm_ff:v_IF_Mode|dffs[0]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/HW-SEL-MB-7B" -to "/HW-SEL-MB-7B~_wirecell"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/HW-SEL-MB-7B"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/HW-SEL-MB-7B"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "PIG-RES2" -to "ifpar-a:432|fg:625|fkt:2|fktcntrl:59|FKT_DECO:197|Broadc_Ena_Dff"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "PIG-RES2" -to "ifpar-a:432|IF_Mode_a:582|v_IO_BUS_Mode~17"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "PIG-RES2" -to "ifpar-a:432|3x16mux:567|busmux:2|lpm_mux:\$00000|mux_pgc:auto_generated|result_node[2]~2103"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "PIG-RES2" -to "ifpar-a:432|sd_mux_b:524|busmux:5|lpm_mux:\$00000|mux_pgc:auto_generated|result_node[14]~14161"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "PIG-RES2" -to "ifpar-a:432|ledmux:604|busmux:2|lpm_mux:\$00000|mux_qgc:auto_generated|result_node[1]~27"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "PIG-RES2" -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|w_result216w~175"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "PIG-RES2"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "PIG-RES2"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/UTR-15V" -to "ifpar-a:432|led-vers-mux:619|5x8mux:57|busmux:20|lpm_mux:\$00000|mux_afc:auto_generated|result_node[2]~11"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/UTR-15V" -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe47"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/UTR-15V"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/UTR-15V"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from /IACK -to "ifpar-a:432|375"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to /IACK
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to /IACK
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "CLK-IN-20MHZ"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "CLK-IN-20MHZ"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SCLR-IN"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SCLR-IN"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "PIG-RES3"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "PIG-RES3"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[6] -to "mil_serpar_a:655|mil_en_decoder:3|Mil_Decoder:75|lpm_ff:Mil_Rcv_Data|dffs[4]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[6] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe20"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ADR[6]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ADR[6]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[4] -to "mil_serpar_a:655|mil_en_decoder:3|Mil_Decoder:75|lpm_ff:Mil_Rcv_Data|dffs[4]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[4] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe14"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ADR[4]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ADR[4]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[7] -to "mil_serpar_a:655|mil_en_decoder:3|Mil_Decoder:75|lpm_ff:Mil_Rcv_Data|dffs[5]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[7] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe23"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ADR[7]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ADR[7]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[5] -to "mil_serpar_a:655|mil_en_decoder:3|Mil_Decoder:75|lpm_ff:Mil_Rcv_Data|dffs[5]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[5] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe17"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ADR[5]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ADR[5]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[2] -to "mil_serpar_a:655|mil_en_decoder:3|Mil_Decoder:75|lpm_ff:Mil_Rcv_Data|dffs[2]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[2] -to "IO_Dec_d:733|lpm_compare:v_virt_IFK_Adr|cmpr_2dd:auto_generated|_~359"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[2] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe8"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ADR[2]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ADR[2]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[0] -to "mil_serpar_a:655|mil_en_decoder:3|Mil_Decoder:75|lpm_ff:Mil_Rcv_Data|dffs[2]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[0] -to "IO_Dec_d:733|_~942"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[0] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe2"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ADR[0]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ADR[0]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[3] -to "IO_Dec_d:733|lpm_compare:v_IFK_Adr|cmpr_2dd:auto_generated|aeb_int~39"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[3] -to "mil_serpar_a:655|mil_en_decoder:3|Mil_Decoder:75|lpm_ff:Mil_Rcv_Data|dffs[3]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[3] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe11"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ADR[3]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ADR[3]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[1] -to "IO_Dec_d:733|lpm_compare:v_IFK_Adr|cmpr_2dd:auto_generated|aeb_int~39"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[1] -to "mil_serpar_a:655|mil_en_decoder:3|Mil_Decoder:75|lpm_ff:Mil_Rcv_Data|dffs[1]"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from ADR[1] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe5"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to ADR[1]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to ADR[1]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/DIS-DIGIO" -to "ifpar-a:432|674"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/DIS-DIGIO"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/DIS-DIGIO"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/JP-EN-IO" -to "ifpar-a:432|674"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/JP-EN-IO" -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe32"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/JP-EN-IO"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/JP-EN-IO"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "PIG-RES1" -to "ifpar-a:432|1x2mux:671|busmux:4|lpm_mux:\$00000|mux_3fc:auto_generated|result_node[0]~12"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "PIG-RES1"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "PIG-RES1"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/SRQ2-MB" -to "ifpar-a:432|3x16mux:567|busmux:2|lpm_mux:\$00000|mux_pgc:auto_generated|result_node[12]~2086"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/SRQ2-MB" -to "ifpar-a:432|3x16mux:567|busmux:2|lpm_mux:\$00000|mux_pgc:auto_generated|result_node[5]~2097"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/SRQ2-MB" -to "ifpar-a:432|4xdeboun:554|Debounce:22|sync_sig"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/SRQ2-MB"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/SRQ2-MB"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/DRDY-IFA" -to "ifpar-a:432|fg:625|fkt:2|fktcntrl:59|FKT_DECO:197|SHIFT_SW3_DFF"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/DRDY-IFA" -to "ifpar-a:432|4xdeboun:554|Debounce:22|sync_sig"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/DRDY-IFA"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/DRDY-IFA"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/DRQ-IFA" -to "ifpar-a:432|4xdeboun:554|Debounce:20|sync_sig"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/DRQ-IFA" -to "ifpar-a:432|3x16mux:567|busmux:2|lpm_mux:\$00000|mux_pgc:auto_generated|result_node[3]~2101"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/DRQ-IFA"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/DRQ-IFA"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/INTL-IFA" -to "ifpar-a:432|3x16mux:567|busmux:2|lpm_mux:\$00000|mux_pgc:auto_generated|result_node[0]~2107"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/INTL-IFA" -to "ifpar-a:432|4xdeboun:554|Debounce:21|sync_sig"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/INTL-IFA"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/INTL-IFA"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/SEL-STS-DATA" -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|v_mux_sel[0]~92"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/SEL-STS-DATA"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/SEL-STS-DATA"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from STS[7] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|w_result1914w~44"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to STS[7]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to STS[7]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from VW -to "mil_serpar_a:655|mil_en_decoder:3|Mil_Decoder:75|Debounce:XOR_DEB|sync_sig"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from VW -to "mil_serpar_a:655|mil_en_decoder:3|Mil_Decoder:75|Debounce:Pos_deb|sync_sig"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to VW
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to VW
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from STS[6] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|w_result1790w~44"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to STS[6]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to STS[6]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from TD -to "mil_serpar_a:655|mil_en_decoder:3|Mil_Decoder:75|Debounce:XOR_DEB|sync_sig"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to TD
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to TD
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/JP-LE-SW" -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|v_VGD_en"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/JP-LE-SW" -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe35"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/JP-LE-SW"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/JP-LE-SW"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "OSZ-FG"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "OSZ-FG"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from STS[5] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|w_result1666w~44"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to STS[5]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to STS[5]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from STS[4] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|w_result1542w~44"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to STS[4]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to STS[4]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/Piggy-SEL-ERR" -to "ifpar-a:432|4xdeboun:554|Debounce:23|sync_sig"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/Piggy-SEL-ERR"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/Piggy-SEL-ERR"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from STS[3] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|w_result1418w~44"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to STS[3]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to STS[3]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/EX-SEND-EN" -to "bm_sych:728|Debounce:24|sync_sig"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/EX-SEND-EN"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/EX-SEND-EN"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "/EX-SEND-STR" -to "bm_sych:728|Debounce:4|sync_sig"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "/EX-SEND-STR"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "/EX-SEND-STR"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from STS[2] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|w_result1294w~44"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to STS[2]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to STS[2]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from "SW3-TO" -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|dffe29"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to "SW3-TO"
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to "SW3-TO"
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from STS[1] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|w_result1170w~44"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to STS[1]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to STS[1]
set_instance_assignment -name STRATIX_DECREASE_INPUT_DELAY_TO_INTERNAL_CELLS OFF -from STS[0] -to "ifpar-a:432|ifa_a:583|IFACTL_b:540|lpm_mux:v_IFA_SD_mux|mux_3ge:auto_generated|w_result1046w~44"
set_instance_assignment -name DECREASE_INPUT_DELAY_TO_INPUT_REGISTER ON -to STS[0]
set_instance_assignment -name INCREASE_DELAY_TO_OUTPUT_PIN OFF -to STS[0]
set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name END_TIME "100 us"
set_global_assignment -name FMAX_REQUIREMENT "120 MHz"
set_global_assignment -name CYCLONE_CONFIGURATION_DEVICE EPCS4
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION ON
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "AS INPUT TRI-STATED"
set_global_assignment -name FMAX_REQUIREMENT "20 MHz" -section_id F_CLK_20MHz
set_global_assignment -name DUTY_CYCLE 50 -section_id F_CLK_20MHz
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING OFF
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL
set_global_assignment -name CYCLONE_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name ENABLE_DRC_SETTINGS OFF
set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT NONE -section_id eda_simulation
set_location_assignment PIN_C19 -to A_A[3]
set_location_assignment PIN_D17 -to A_A[4]
set_location_assignment PIN_F17 -to A_A[5]
set_location_assignment PIN_G16 -to A_A[6]
set_location_assignment PIN_G19 -to A_A[7]
set_location_assignment PIN_G18 -to A_A[8]
set_location_assignment PIN_H18 -to A_A[9]
set_location_assignment PIN_H20 -to A_A[10]
set_location_assignment PIN_M13 -to A_A[11]
set_location_assignment PIN_M20 -to A_A[12]
set_location_assignment PIN_M17 -to A_A[13]
set_location_assignment PIN_R15 -to A_A[14]
set_location_assignment PIN_P19 -to A_A[15]
set_location_assignment PIN_N19 -to A_A[17]
set_location_assignment PIN_P15 -to A_A[18]
set_location_assignment PIN_J13 -to A_A[19]
set_location_assignment PIN_P16 -to A_A[20]
set_location_assignment PIN_P17 -to A_A[21]
set_location_assignment PIN_T14 -to A_A[22]
set_location_assignment PIN_Y14 -to A_A[23]
set_location_assignment PIN_V14 -to A_A[24]
set_location_assignment PIN_U15 -to A_A[25]
set_location_assignment PIN_W11 -to A_A[26]
set_location_assignment PIN_R11 -to A_A[27]
set_location_assignment PIN_T9 -to A_A[28]
set_location_assignment PIN_Y9 -to A_A[29]
set_location_assignment PIN_T10 -to A_A[30]
set_location_assignment PIN_V10 -to A_A[31]
set_location_assignment PIN_E19 -to A_B[1]
set_location_assignment PIN_F16 -to A_B[2]
set_location_assignment PIN_F19 -to A_B[3]
set_location_assignment PIN_D19 -to A_B[4]
set_location_assignment PIN_E17 -to A_B[5]
set_location_assignment PIN_F20 -to A_B[6]
set_location_assignment PIN_G20 -to A_B[7]
set_location_assignment PIN_G14 -to A_B[8]
set_location_assignment PIN_H16 -to A_B[9]
set_location_assignment PIN_H19 -to A_B[10]
set_location_assignment PIN_J15 -to A_B[11]
set_location_assignment PIN_M19 -to A_B[12]
set_location_assignment PIN_M15 -to A_B[13]
set_location_assignment PIN_P14 -to A_B[14]
set_location_assignment PIN_P20 -to A_B[15]
set_location_assignment PIN_R17 -to A_B[16]
set_location_assignment PIN_J14 -to A_B[17]
set_location_assignment PIN_T16 -to A_B[18]
set_location_assignment PIN_W16 -to A_B[19]
set_location_assignment PIN_V16 -to A_B[20]
set_location_assignment PIN_V17 -to A_B[21]
set_location_assignment PIN_U16 -to A_B[22]
set_location_assignment PIN_Y17 -to A_B[23]
set_location_assignment PIN_W17 -to A_B[24]
set_location_assignment PIN_W12 -to A_B[25]
set_location_assignment PIN_T11 -to A_B[26]
set_location_assignment PIN_T12 -to A_B[27]
set_location_assignment PIN_U12 -to A_B[28]
set_location_assignment PIN_V12 -to A_B[29]
set_location_assignment PIN_T13 -to A_B[30]
set_location_assignment PIN_R13 -to A_B[31]
set_location_assignment PIN_Y13 -to A_B[32]
set_location_assignment PIN_E18 -to A_C[1]
set_location_assignment PIN_F15 -to A_C[3]
set_location_assignment PIN_D18 -to A_C[4]
set_location_assignment PIN_D20 -to A_C[5]
set_location_assignment PIN_F18 -to A_C[6]
set_location_assignment PIN_G15 -to A_C[7]
set_location_assignment PIN_H15 -to A_C[8]
set_location_assignment PIN_G17 -to A_C[9]
set_location_assignment PIN_H17 -to A_C[10]
set_location_assignment PIN_J16 -to A_C[11]
set_location_assignment PIN_M14 -to A_C[12]
set_location_assignment PIN_M16 -to A_C[13]
set_location_assignment PIN_M18 -to A_C[14]
set_location_assignment PIN_R18 -to A_C[15]
set_location_assignment PIN_R20 -to A_C[17]
set_location_assignment PIN_R19 -to A_C[18]
set_location_assignment PIN_K16 -to A_C[19]
set_location_assignment PIN_U19 -to A_C[20]
set_location_assignment PIN_U18 -to A_C[21]
set_location_assignment PIN_R14 -to A_C[22]
set_location_assignment PIN_W14 -to A_C[23]
set_location_assignment PIN_U14 -to A_C[24]
set_location_assignment PIN_V15 -to A_C[25]
set_location_assignment PIN_U11 -to A_C[26]
set_location_assignment PIN_Y11 -to A_C[27]
set_location_assignment PIN_V9 -to A_C[28]
set_location_assignment PIN_R9 -to A_C[29]
set_location_assignment PIN_W9 -to A_C[30]
set_location_assignment PIN_U10 -to A_C[31]
set_location_assignment PIN_K5 -to A_CLK_20MHZ
set_location_assignment PIN_J8 -to A_CLK_FG
set_location_assignment PIN_P5 -to A_CTRL_LOAD
set_location_assignment PIN_P3 -to A_CTRL_RES
set_location_assignment PIN_K14 -to A_EXT_CLK
set_location_assignment PIN_P7 -to A_INIT_DONE
set_location_assignment PIN_P1 -to A_LOAD_ERROR
set_location_assignment PIN_P2 -to A_LOAD_OK
set_location_assignment PIN_E8 -to A_ME_12MHZ
set_location_assignment PIN_C7 -to A_ME_BOI
set_location_assignment PIN_D7 -to A_ME_BZI
set_location_assignment PIN_D5 -to A_ME_CDS
set_location_assignment PIN_B3 -to A_ME_DSC
set_location_assignment PIN_A8 -to A_ME_EE
set_location_assignment PIN_C5 -to A_ME_ESC
set_location_assignment PIN_B5 -to A_ME_SD
set_location_assignment PIN_B8 -to A_ME_SDI
set_location_assignment PIN_B4 -to A_ME_SDO
set_location_assignment PIN_D8 -to A_ME_SS
set_location_assignment PIN_D6 -to A_ME_TD
set_location_assignment PIN_F8 -to A_ME_UDI
set_location_assignment PIN_A4 -to A_ME_VW
set_location_assignment PIN_F7 -to A_MIL1_BZI
set_location_assignment PIN_A6 -to A_MIL1_BOI
set_location_assignment PIN_B9 -to A_P[0]
set_location_assignment PIN_A9 -to A_P[1]
set_location_assignment PIN_D9 -to A_P[2]
set_location_assignment PIN_C9 -to A_P[3]
set_location_assignment PIN_E9 -to A_P[4]
set_location_assignment PIN_E10 -to A_P[5]
set_location_assignment PIN_B10 -to A_P[6]
set_location_assignment PIN_A10 -to A_P[7]
set_location_assignment PIN_F10 -to A_P[8]
set_location_assignment PIN_C10 -to A_P[9]
set_location_assignment PIN_D10 -to A_P[10]
set_location_assignment PIN_C11 -to A_P[11]
set_location_assignment PIN_D11 -to A_P[12]
set_location_assignment PIN_B11 -to A_P[13]
set_location_assignment PIN_A11 -to A_P[14]
set_location_assignment PIN_E11 -to A_P[15]
set_location_assignment PIN_C12 -to A_P[16]
set_location_assignment PIN_D12 -to A_P[17]
set_location_assignment PIN_B12 -to A_P[18]
set_location_assignment PIN_A12 -to A_P[19]
set_location_assignment PIN_F12 -to A_P[20]
set_location_assignment PIN_E12 -to A_P[21]
set_location_assignment PIN_D13 -to A_P[22]
set_location_assignment PIN_C13 -to A_P[23]
set_location_assignment PIN_B13 -to A_P[24]
set_location_assignment PIN_A13 -to A_P[25]
set_location_assignment PIN_D14 -to A_P[26]
set_location_assignment PIN_C14 -to A_P[27]
set_location_assignment PIN_E13 -to A_P[28]
set_location_assignment PIN_E14 -to A_P[29]
set_location_assignment PIN_B14 -to A_P[30]
set_location_assignment PIN_A14 -to A_P[31]
set_location_assignment PIN_F14 -to A_P[32]
set_location_assignment PIN_E15 -to A_P[33]
set_location_assignment PIN_A15 -to A_P[34]
set_location_assignment PIN_B15 -to A_P[35]
set_location_assignment PIN_D15 -to A_P[36]
set_location_assignment PIN_C15 -to A_P[37]
set_location_assignment PIN_E16 -to A_P[38]
set_location_assignment PIN_D16 -to A_P[39]
set_location_assignment PIN_B16 -to A_P[40]
set_location_assignment PIN_C16 -to A_P[41]
set_location_assignment PIN_A17 -to A_P[42]
set_location_assignment PIN_B17 -to A_P[43]
set_location_assignment PIN_B18 -to A_P[44]
set_location_assignment PIN_C17 -to A_P[45]
set_location_assignment PIN_P6 -to A_RELOAD
set_location_assignment PIN_U2 -to A_SEL_B[0]
set_location_assignment PIN_U3 -to A_SEL_B[1]
set_location_assignment PIN_V2 -to A_SEL_B[2]
set_location_assignment PIN_V3 -to A_SEL_B[3]
set_location_assignment PIN_E6 -to A_TEST_CLK
set_location_assignment PIN_C4 -to A_TIMING
set_location_assignment PIN_D1 -to A_TP[1]
set_location_assignment PIN_M1 -to A_TP[2]
set_location_assignment PIN_Y12 -to A_TP[3]
set_location_assignment PIN_Y15 -to A_TP[4]
set_location_assignment PIN_A7 -to A_TP[5]
set_location_assignment PIN_U20 -to A_TP[6]
set_location_assignment PIN_E7 -to A_UMIL5V
set_location_assignment PIN_B7 -to A_UMIL15V
set_location_assignment PIN_T17 -to A_A19S
set_location_assignment PIN_R16 -to A_C19S
set_location_assignment PIN_C2 -to A_nManual_RES
set_location_assignment PIN_M7 -to A_nOPK_DRDY
set_location_assignment PIN_M3 -to A_nOPK_DRQ
set_location_assignment PIN_N16 -to A_A17_Out
set_location_assignment PIN_J18 -to A_AC19_Out
set_location_assignment PIN_U13 -to A_AC22_AC25_Out
set_location_assignment PIN_Y10 -to A_AC26_AC27_Out
set_location_assignment PIN_Y8 -to A_AC28_AC31_Out
set_location_assignment PIN_J20 -to A_B17_Out
set_location_assignment PIN_W15 -to A_B18_B24_Out
set_location_assignment PIN_T18 -to A_C20_21_Out
set_location_assignment PIN_N18 -to A_IO1_Out
set_location_assignment PIN_N5 -to A_Loader_CLK
set_location_assignment PIN_R3 -to A_Loader_DB[3]
set_location_assignment PIN_R5 -to A_Loader_DB[2]
set_location_assignment PIN_R6 -to A_Loader_DB[1]
set_location_assignment PIN_R2 -to A_Loader_DB[0]
set_location_assignment PIN_U1 -to A_Loader_Misc[3]
set_location_assignment PIN_T3 -to A_Loader_Misc[2]
set_location_assignment PIN_T2 -to A_Loader_Misc[1]
set_location_assignment PIN_T4 -to A_Loader_Misc[0]
set_location_assignment PIN_R1 -to A_Loader_WRnRD
set_location_assignment PIN_C6 -to A_ME_nBOO
set_location_assignment PIN_B6 -to A_ME_nBZO
set_location_assignment PIN_N1 -to A_MIL1_nBOO
set_location_assignment PIN_N6 -to A_MIL1_nBZO
set_location_assignment PIN_N4 -to A_MIL1_nIN_ENA
set_location_assignment PIN_N2 -to A_MIL1_Out_ENA
set_location_assignment PIN_N20 -to A_nA17_Ena
set_location_assignment PIN_K15 -to A_nAC19_Ena
set_location_assignment PIN_V13 -to A_nAC22_AC25_Ena
set_location_assignment PIN_V11 -to A_nAC26_AC27_Ena
set_location_assignment PIN_U9 -to A_nAC28_AC31_Ena
set_location_assignment PIN_H14 -to A_nB17_Ena
set_location_assignment PIN_T15 -to A_nB18_B24_Ena
set_location_assignment PIN_U17 -to A_nC20_21_Ena
set_location_assignment PIN_N14 -to A_nIO1_Ena
set_location_assignment PIN_F5 -to A_nLED[22]
set_location_assignment PIN_F2 -to A_nLED[21]
set_location_assignment PIN_F1 -to A_nLED[20]
set_location_assignment PIN_F6 -to A_nLED[19]
set_location_assignment PIN_G5 -to A_nLED[18]
set_location_assignment PIN_G1 -to A_nLED[17]
set_location_assignment PIN_G2 -to A_nLED[16]
set_location_assignment PIN_G6 -to A_nLED[15]
set_location_assignment PIN_G7 -to A_nLED[14]
set_location_assignment PIN_G3 -to A_nLED[13]
set_location_assignment PIN_G4 -to A_nLED[12]
set_location_assignment PIN_H7 -to A_nLED[11]
set_location_assignment PIN_H1 -to A_nLED[10]
set_location_assignment PIN_H2 -to A_nLED[9]
set_location_assignment PIN_H3 -to A_nLED[8]
set_location_assignment PIN_H4 -to A_nLED[7]
set_location_assignment PIN_J1 -to A_nLED[6]
set_location_assignment PIN_J2 -to A_nLED[5]
set_location_assignment PIN_H5 -to A_nLED[4]
set_location_assignment PIN_H6 -to A_nLED[3]
set_location_assignment PIN_J3 -to A_nLED[2]
set_location_assignment PIN_J4 -to A_nLED[1]
set_location_assignment PIN_J5 -to A_nLED[0]
set_location_assignment PIN_C3 -to A_nLED_EVT_INR
set_location_assignment PIN_D3 -to A_nLED_EXTCLK
set_location_assignment PIN_M4 -to A_nOPK_INL
set_location_assignment PIN_E2 -to A_nSEL_[6408]
set_location_assignment PIN_C18 -to A_nSWITCH_Ena
set_location_assignment PIN_Y7 -to A_Test[15]
set_location_assignment PIN_W7 -to A_Test[14]
set_location_assignment PIN_V6 -to A_Test[13]
set_location_assignment PIN_U6 -to A_Test[12]
set_location_assignment PIN_Y6 -to A_Test[11]
set_location_assignment PIN_W6 -to A_Test[10]
set_location_assignment PIN_T7 -to A_Test[9]
set_location_assignment PIN_T6 -to A_Test[8]
set_location_assignment PIN_W5 -to A_Test[7]
set_location_assignment PIN_V5 -to A_Test[6]
set_location_assignment PIN_U5 -to A_Test[5]
set_location_assignment PIN_T5 -to A_Test[4]
set_location_assignment PIN_W4 -to A_Test[3]
set_location_assignment PIN_V4 -to A_Test[2]
set_location_assignment PIN_Y4 -to A_Test[1]
set_location_assignment PIN_W3 -to A_Test[0]
set_instance_assignment -name PCI_IO ON -to A_B[13]
set_instance_assignment -name PCI_IO ON -to A_EXT_CLK
set_global_assignment -name SEARCH_PATH ifk_fairbus/vers_1_rev_3
set_global_assignment -name SEARCH_PATH sweep/v04
set_global_assignment -name SEARCH_PATH ifa_loader
set_global_assignment -name SEARCH_PATH fg/v10
set_instance_assignment -name WEAK_PULL_UP_RESISTOR OFF -to A_A[7]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR OFF -to A_A[8]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR OFF -to A_A[9]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR OFF -to A_A[10]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR OFF -to A_C[7]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR OFF -to A_C[8]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR OFF -to A_C[9]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR OFF -to A_C[10]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR OFF -to A_C[1]
set_global_assignment -name ALLOW_POWER_UP_DONT_CARE OFF
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7
set_global_assignment -name CRC_ERROR_CHECKING OFF
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 8
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top















set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=1024" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=1024" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "io_dec:inst7|clk" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|/DRDY_OUT" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|/DRDY_SI" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|/DRQ_OUT" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|/DRQ_SI" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|/INTL_OUT" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|/INTL_SI" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|/OPT_DRDY" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|/OPT_DRQ" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[8] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|/OPT_INL" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|/DRDY_OUT" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|/DRDY_SI" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|/DRQ_OUT" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|/DRQ_SI" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|/INTL_OUT" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|/INTL_SI" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|/OPT_DRDY" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|/OPT_DRQ" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|/OPT_INL" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[9] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|89" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[10] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|90" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[11] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|91" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[12] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|DRDY_D" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[13] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|DRDY_Q" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[14] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|DRQ_D" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[15] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|DRQ_Q" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[16] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|INTL_D" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[17] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|INTL_Q" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[18] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|PowerUP_Flag" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[19] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|PuRes_D" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[20] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|SCLR" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[21] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|WR-IRM" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|89" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|90" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|91" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|DRDY_D" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|DRDY_Q" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|DRQ_D" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|DRQ_Q" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|INTL_D" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|INTL_Q" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|PowerUP_Flag" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|PuRes_D" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[20] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|SCLR" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[21] -to "ifpar_a:inst1|ifa_a:583|inrm-c:534|WR-IRM" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=22" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=22" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=90" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_CRC_LOWORD=38701" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_CRC_HIWORD=22128" -section_id auto_signaltap_0
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/irq_mask.bsf
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/io_dec.vhd
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/mil_serpar.vhd
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/build_id_ram.vhd
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/ifactl.vhd
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/sweep_cntrl.vhd
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/ifa8_pkg.vhd
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/sd_mux_b.vhd
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/sweep.vhd
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/dds_out.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_top.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_timestamping_unit.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/xwr_endpoint.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd"
set_global_assignment -name VHDL_FILE ../../modules/oled_display/oled_display_pkg.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_tbi_phy/dec_8b10b.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_pkg.vhd"
set_global_assignment -name VHDL_FILE ../../modules/transceiver_prbs/trans_rcfg.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_big_adder.vhd"
set_global_assignment -name VHDL_FILE ../../modules/flash_loader/flash_loader_v01.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/genrams/altera/altera_async_fifo.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_wbm_fifo.vhd"
set_global_assignment -name VHDL_FILE ../../modules/mil/Mil_Enc_Vhdl.vhd
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/freq_teiler2.tdf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_pkg.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/lpm_counter1.bsf
set_global_assignment -name BSF_FILE "../../top/gsi_ifa8/8xwire-bus-out.bsf"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_sync_register.vhd"
set_global_assignment -name GDF_FILE "../../top/gsi_ifa8/test-mux.gdf"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/2xdeboun.bsf
set_global_assignment -name VHDL_FILE ../../modules/heap/heap_pkg.vhd
set_global_assignment -name VERILOG_FILE "../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v"
set_global_assignment -name BSF_FILE "../../top/gsi_ifa8/inrm-c.bsf"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_inject_ctrl.vhd"
set_global_assignment -name VHDL_FILE ../../modules/aux_functions/Zeitbasis.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_fsm.vhd"
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/div_by_n.tdf
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/mb_b.bsf
set_global_assignment -name VHDL_FILE ../../modules/function_generators/serdes_clk_gen/serdes_clk_gen.vhd
set_global_assignment -name VHDL_FILE ../../modules/wb_arria_reset/arria_reset.vhd
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/led_vers_mux.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_path.vhd"
set_global_assignment -name VHDL_FILE ../../modules/ssd1325/src/hdl/generic_serial_master.vhd
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/PPL1.vhd
set_global_assignment -name VHDL_FILE ../../modules/uart/uart_baudgen.vhd
set_global_assignment -name VHDL_FILE ../../modules/lpc_uart/lpc_uart_pkg.vhd
set_global_assignment -name VHDL_FILE ../../modules/power_test/power_test.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/genrams/genram_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Access_Decode.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_slave_vic.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CR_CSR_Space.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd"
set_global_assignment -name VHDL_FILE ../../modules/chopper/K12_K23_Logik_Leds.vhd
set_global_assignment -name VHDL_FILE ../../modules/heap/heap_pathfinder.vhd
set_global_assignment -name GDF_FILE ../../top/gsi_ifa8/2x2mux.gdf
set_global_assignment -name VHDL_FILE ../../modules/uart/slib_clock_div.vhd
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/6xtri.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_tlu/tlu_pkg.vhd"
set_global_assignment -name VHDL_FILE ../../modules/chopper/Kicker_Leds.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/fabric/xwrf_reg.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_si57x_interface/si570_if_wbgen2_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_vlan_unit.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/genrams/generic/inferred_async_fifo.vhd"
set_global_assignment -name VHDL_FILE ../../modules/butis_t0/BuTis_T0_generator.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_crc_size_check.vhd"
set_global_assignment -name VERILOG_FILE "../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd"
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/mil_serpar_b.bdf
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/Freq_Teiler2.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wb_slave.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/Piggy_IO.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_fsm_watchdog.vhd"
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/IFACTL_b.tdf
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/lpm_fifo0.tdf
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_top.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_fifos.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_path.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_master_core/eb_framer.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/4xwire.bsf
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/SWEEP/V04/Sweep_Stat.tdf
set_global_assignment -name VHDL_FILE ../../modules/function_generators/fg_quad/wb_fg_quad.vhd
set_global_assignment -name VHDL_FILE ../../modules/lvds/arria2_lvds_pkg.vhd
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/i2c_ctrl.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/timing/hpll_period_detect.vhd"
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/SWEEP/V04/SWEEP_DECO.tdf
set_global_assignment -name VHDL_FILE ../../modules/aux_functions/aux_functions_pkg.vhd
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/IO_Dec_d.bsf
set_global_assignment -name VHDL_FILE ../../modules/power_test/pwm.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_mux.vhd"
set_global_assignment -name VHDL_FILE ../../modules/function_generators/scu_slave_fg.vhd
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/INL_Mux.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_SharedComps.vhd"
set_global_assignment -name VHDL_FILE ../../modules/pll/altera_phase.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/genrams/altera/generic_spram.vhd"
set_global_assignment -name VHDL_FILE ../../modules/pll/altera_reset.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_streamer.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/matrix_pkg.vhd"
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/Timebase.tdf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_softpll_ng/wr_softpll_ng.vhd"
set_global_assignment -name GDF_FILE ../../top/gsi_ifa8/1x2mux.gdf
set_global_assignment -name VHDL_FILE ../../modules/scu_bus/scu_bus_slave.vhd
set_global_assignment -name BSF_FILE "../../top/gsi_ifa8/16xtri_Bus-In.bsf"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_mini_nic/xwr_mini_nic.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_oob_insert.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/etherbone_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_glitch_filt.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wbgen2_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_16bit.vhd"
set_global_assignment -name VERILOG_FILE "../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_prio_encoder.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/ifpar_a.bsf
set_global_assignment -name VHDL_FILE ../../modules/aux_functions/slave_clk_switch.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd"
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/lpm_counter0.vhd
set_global_assignment -name VHDL_FILE ../../modules/butis_t0/wr_serialtimestamp_pkg.vhd
set_global_assignment -name VHDL_FILE ../../modules/wb_scu_reg/wb_scu_reg.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_pass_fifo.vhd"
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/6x2mux.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_i2c_slave.vhd"
set_global_assignment -name BDF_FILE "../../top/gsi_ifa8/inrm-c.bdf"
set_global_assignment -name SDC_FILE ../../top/gsi_ifa8/ifa8.sdc
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_vlan_unit.vhd"
set_global_assignment -name VHDL_FILE ../../modules/power_test/power_test_pkg.vhd
set_global_assignment -name VHDL_FILE ../../modules/reverse_lpb/reverse_lpb.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/fabric/xwrf_mux.vhd"
set_global_assignment -name VHDL_FILE ../../modules/function_generators/fg_quad/fg_quad_ifa.vhd
set_global_assignment -name VHDL_FILE ../../modules/mil/PLL_SIO.vhd
set_global_assignment -name VHDL_FILE ../../modules/oled_display/display_console.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_async_bridge/xwb_async_bridge.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd"
set_global_assignment -name VERILOG_FILE "../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/6xledmon.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_softpll_ng/softpll_pkg.vhd"
set_global_assignment -name VHDL_FILE ../../modules/aux_functions/local_125_to_12p5.vhd
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/4xdeboun.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac_arb.vhd"
set_global_assignment -name VHDL_FILE ../../modules/nau8811/src/hdl/generic_iis_master.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_tlu/tlu_fsm.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd"
set_global_assignment -name VHDL_FILE ../../modules/scu_bus/housekeeping.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Funct_Match.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd"
set_global_assignment -name VHDL_FILE ../../modules/mil/Mil_bipol_dec.vhd
set_global_assignment -name VHDL_FILE ../../modules/lpc_uart/lpc_uart.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd"
set_global_assignment -name VHDL_FILE ../../modules/mil/hw6408_vhdl.vhd
set_global_assignment -name GDF_FILE ../../top/gsi_ifa8/bm_sych.gdf
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/ifpar_a.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gencores_pkg.vhd"
set_global_assignment -name VERILOG_FILE "../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v"
set_global_assignment -name VHDL_FILE "../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CRAM.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/genrams/generic/inferred_sync_fifo.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_crc32_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_streamers/tx_streamer.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/8xtri.bsf
set_global_assignment -name VHDL_FILE ../../modules/aux_functions/local_20_to_12p5.vhd
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/STR_Mux.bsf
set_global_assignment -name VHDL_FILE ../../modules/modulbus/modul2spi.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_rtu_header_extract.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/6x8mux.bsf
set_global_assignment -name VHDL_FILE ../../modules/cfi_flash/cfi_flash_pkg.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_dual_pi_controller.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_fifo.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_internals_pkg.vhd"
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/mb32k.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/IO_Buff.bsf
set_global_assignment -name GDF_FILE ../../top/gsi_ifa8/5x8mux.gdf
set_global_assignment -name VHDL_FILE ../../modules/function_generators/serdes_clk_gen/serdes_clk_gen_regs.vhd
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/5x8mux.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/wrf_loopback.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/IFK_FairBus.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/timing/dmtd_with_deglitcher.vhd"
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/fb_vers.tdf
set_global_assignment -name VHDL_FILE ../../modules/wb_arria_reset/wb_arria_reset_pkg.vhd
set_global_assignment -name VHDL_FILE ../../modules/uart/slib_mv_filter.vhd
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/mb_b.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_word_packer.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd"
set_global_assignment -name VHDL_FILE ../../modules/mil/mil_hw_or_soft_ip.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_spi/xwb_spi.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_tbi_phy/enc_8b10b.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wrc_core/xwr_core.vhd"
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/I2C_Buff.bdf
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/Piggy_IO.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd"
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/mb_vers.tdf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_pps_gen/pps_gen_wb.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/platform/altera/altera_pkg.vhd"
set_global_assignment -name VHDL_FILE ../../modules/ftm/ftm_pkg.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/genrams/altera/generic_simple_dpram.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/6xled.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/xwb_simple_pwm.vhd"
set_global_assignment -name GDF_FILE ../../top/gsi_ifa8/led_time.gdf
set_global_assignment -name VHDL_FILE ../../modules/function_generators/fg_quad/wbmstr_core.vhd
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/INL_Mux.tdf
set_global_assignment -name VHDL_FILE ../../modules/wb_scu_reg/wb_scu_reg_pkg.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/genrams/altera/generic_dpram.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_commit_fifo.vhd"
set_global_assignment -name VHDL_FILE ../../modules/function_generators/fg_quad/fg_quad_pkg.vhd
set_global_assignment -name VHDL_FILE ../../modules/mil/Mil_dec_edge_timed.vhd
set_global_assignment -name VHDL_FILE ../../modules/scu_bus/scu_bus_pkg.vhd
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/FBCtrl_b.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_registers_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/platform/altera/flash/flash_top.vhd"
set_global_assignment -name VHDL_FILE ../../modules/butis_t0/TimestampEncoder.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_pkg.vhd"
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/6xwire.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wrc_core/wb_reset.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/5xtri.bsf
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/ifa_a.bsf
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/Freq_Teiler.bsf
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/MBCtrl_d.bsf
set_global_assignment -name VHDL_FILE ../../modules/uart/uart_interrupt.vhd
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/8xCon.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_async_bridge/wb_async_bridge.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_wb.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_spi_flash/wb_spi_flash.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/fabric/xwb_fabric_source.vhd"
set_global_assignment -name VERILOG_FILE "../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_buffer.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_tlp.vhd"
set_global_assignment -name VHDL_FILE ../../modules/modulbus/f_divider.vhd
set_global_assignment -name VERILOG_FILE "../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/altera/jtag_tap.v"
set_global_assignment -name GDF_FILE ../../top/gsi_ifa8/ledmux.gdf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_i2c_bridge/wb_i2c_bridge.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/xVME64xCore_Top.vhd"
set_global_assignment -name VHDL_FILE ../../modules/scu_bus/scu_bus_slave_pkg.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_frequency_meter.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_crc_inserter.vhd"
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/bm_sync.vhd
set_global_assignment -name VHDL_FILE ../../modules/ssd1325/src/hdl/wb_ssd1325_serial_driver.vhd
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/8xled.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_clock_alignment_fifo.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/lbk_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_core.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Am_Match.vhd"
set_global_assignment -name VERILOG_FILE "../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_mc_arithmetic.v"
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_ethernet_slave.vhd"
set_global_assignment -name GDF_FILE ../../top/gsi_ifa8/led7mon.gdf
set_global_assignment -name VERILOG_FILE ../../modules/lpc_uart/serirq_slave.v
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/lpm_counter0.bsf
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/sweep_04.bsf
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/1x2mux.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tag_fifo.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_wb_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd"
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/6x8mux.bdf
set_global_assignment -name VHDL_FILE ../../modules/aux_functions/led_n.vhd
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/Timebase.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd"
set_global_assignment -name VERILOG_FILE "../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_shift.v"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic.vhd"
set_global_assignment -name VHDL_FILE ../../modules/ad7606/adc_scu_bus.vhd
set_global_assignment -name VERILOG_FILE ../../modules/lpc_uart/serirq_defines.v
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/dds_out.tdf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_reset.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_tx.vhd"
set_global_assignment -name VHDL_FILE ../../modules/uart/uart_transmitter.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_streamers/gc_escape_detector.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Wb_master_eb.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/IO_6408_a.bsf
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/mil_en_decoder_ifa.bdf
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/8xled.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_pps_gen/xwr_pps_gen.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/led_time.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_streamers/xtx_streamer.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_delay_gen.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/mil_serpar_b.bsf
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/mil_enc_ifa.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_master_core/eb_record_gen.vhd"
set_global_assignment -name VHDL_FILE ../../modules/scu_bus/wb_scu_bus.vhd
set_global_assignment -name VHDL_FILE ../../modules/modulbus/rdram.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_bus.vhd"
set_global_assignment -name VHDL_FILE ../../modules/ad7606/ad7606.vhd
set_global_assignment -name VHDL_FILE ../../modules/mil/Mil_pkg.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_si57x_interface/xwr_si57x_interface.vhd"
set_global_assignment -name VHDL_FILE ../../modules/modulbus/Rd_mb_ld.vhd
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/debounce_ifa.tdf
set_global_assignment -name VHDL_FILE ../../modules/wb_arria_reset/arria5_reset.vhd
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/Mil_bipol_dec.bsf
set_global_assignment -name VHDL_FILE ../../modules/modulbus/global_reg.vhd
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/lpm_counter1.tdf
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/8xtri.bdf
set_global_assignment -name VHDL_FILE ../../modules/aux_functions/div_n.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_swapper.vhd"
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/8xCon.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd"
set_global_assignment -name VHDL_FILE ../../modules/uart/slib_edge_detect.vhd
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/fb_a.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wrc_core/wr_core.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/mil_serpar_a.bsf
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/FBCtrl_b.tdf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_irq/irqm_core.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_vic/vic_prio_enc.vhd"
set_global_assignment -name VHDL_FILE ../../modules/lpc_uart/i8042_kbc.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_leds_controller.vhd"
set_global_assignment -name VHDL_FILE ../../modules/power_test/row.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Buffer.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wb_slave.vhd"
set_global_assignment -name VHDL_FILE ../../modules/lpc_uart/lpc_peripheral.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wbgen2_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/led.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_si57x_interface/si570_if_wb.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_packet_filter.vhd"
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/Mil_dec_edge_timed_v1.vhd
set_global_assignment -name AHDL_FILE ../../modules/modulbus/i2c.tdf
set_global_assignment -name VHDL_FILE ../../modules/ssd1325/src/hdl/generic_serial_master_pkg.vhd
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/FBCtrl_c.tdf
set_global_assignment -name VHDL_FILE ../../modules/pll/altera_butis.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_master.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_softpll_ng/xwr_softpll_ng.vhd"
set_global_assignment -name VHDL_FILE ../../modules/modulbus/modulbus_v5.vhd
set_global_assignment -name VHDL_FILE ../../modules/wb_arria_reset/wb_arria_reset.vhd
set_global_assignment -name VHDL_FILE ../../modules/function_generators/fg_quad/fg_quad_datapath.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_packet_injection.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/platform/altera/flash/altera_flash_pkg.vhd"
set_global_assignment -name VHDL_FILE ../../modules/wb_mil_scu/event_processing.vhd
set_global_assignment -name VHDL_FILE ../../modules/lvds/arria5_lvds_pkg.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Init.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect_16bit.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/16xwire.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wrc_core/wrcore_pkg.vhd"
set_global_assignment -name VHDL_FILE ../../modules/chopper/Kanal.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_streamers/dropping_buffer.vhd"
set_global_assignment -name VHDL_FILE ../../modules/remote_update/remote_update.vhd
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/SWEEP/V04/Steuerung.tdf
set_global_assignment -name VHDL_FILE "../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CR_pack.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/MB_VERS.bsf
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/MBCtrl_d.tdf
set_global_assignment -name VHDL_FILE ../../modules/aux_functions/IO_4x8.vhd
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/4xdeboun.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/wb_simple_pwm.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_si57x_interface/wr_si57x_interface.vhd"
set_global_assignment -name VHDL_FILE ../../modules/modulbus/modulbus_loader.vhd
set_global_assignment -name VHDL_FILE ../../modules/psram/psram.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_1000basex_pcs.vhd"
set_global_assignment -name VHDL_FILE ../../modules/modulbus/Loader_MB.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_dyn_glitch_filt.vhd"
set_global_assignment -name VHDL_FILE ../../modules/remote_update/wb_asmi.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_streamers/streamers_pkg.vhd"
set_global_assignment -name VHDL_FILE ../../modules/aux_functions/sys_clk_or_local_clk.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd"
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/vg_mux.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_bypass_queue.vhd"
set_global_assignment -name VERILOG_FILE "../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v"
set_global_assignment -name VHDL_FILE ../../modules/oled_display/char_render.vhd
set_global_assignment -name VHDL_FILE ../../modules/chopper/Independent_Clk.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_serial_dac.vhd"
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/fb_a.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_bicolor_led_ctrl.vhd"
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/8xnot.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_aligner.vhd"
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/6xtri.bdf
set_global_assignment -name GDF_FILE ../../top/gsi_ifa8/4xwire.gdf
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/FBCtrl_a.tdf
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/IFA_VERS.bsf
set_global_assignment -name VHDL_FILE ../../modules/trans_pkg.vhd
set_global_assignment -name VERILOG_FILE "../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_clgen.v"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_mini_nic/wr_mini_nic.vhd"
set_global_assignment -name VHDL_FILE ../../modules/oled_display/Display_RAM_Ini_v01.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_streamers/xrx_streamer.vhd"
set_global_assignment -name VHDL_FILE ../../modules/uart/slib_counter.vhd
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/ifa_a.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_pps_gen/wr_pps_gen.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wrc_core/wrc_periph.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/IF_Mode_a.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_eth_tx.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_sync_ffs.vhd"
set_global_assignment -name VHDL_FILE ../../modules/dac714/dac714.vhd
set_global_assignment -name VHDL_FILE ../../modules/cfi_flash/xwb_cfi_wrapper.vhd
set_global_assignment -name VHDL_FILE ../../modules/ssd1325/src/hdl/wb_ssd1325_serial_driver_pkg.vhd
set_global_assignment -name VHDL_FILE ../../modules/uart/slib_input_filter.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_master_core/ebm_auto.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/mil_enc_vhdl.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_slave.vhd"
set_global_assignment -name VHDL_FILE ../../modules/chopper/Debounce_Skal.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_bus_fanout/xwb_bus_fanout.vhd"
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/Freq_Teiler.tdf
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_slave_wrapper.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/IFACTL_c.bsf
set_global_assignment -name VHDL_FILE ../../modules/modulbus/I2C_Cntrl.vhd
set_global_assignment -name VHDL_FILE ../../modules/oled_display/spi_master.vhd
set_global_assignment -name GDF_FILE ../../top/gsi_ifa8/4x2mux.gdf
set_global_assignment -name GDF_FILE "../../top/gsi_ifa8/8xwire-bus-out.gdf"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_lm32.vhd"
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/IFACTL_c.tdf
set_global_assignment -name GDF_FILE "../../top/gsi_ifa8/io-mux.gdf"
set_global_assignment -name VHDL_FILE ../../modules/remote_update/remote_update_pkg.vhd
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/sd_mux_b.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd"
set_global_assignment -name VHDL_FILE ../../modules/wb_mil_scu/wb_mil_scu_pkg.vhd
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/lpm_constant0.bsf
set_global_assignment -name VHDL_FILE ../../modules/chopper/Bus_io.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_tbi_phy/wr_tbi_phy.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/6x2mux.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/timing/pulse_gen.vhd"
set_global_assignment -name GDF_FILE ../../top/gsi_ifa8/3x16mux.gdf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_wb_master.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/FBCtrl_a.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/wr_endpoint.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_rx.vhd"
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/IFA_VERS.tdf
set_global_assignment -name VHDL_FILE ../../modules/heap/xwb_heap.vhd
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/6xwire.bsf
set_global_assignment -name VHDL_FILE ../../modules/scu_bus/wb_irq_scu_bus.vhd
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/8xwire.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_arbitrated_mux.vhd"
set_global_assignment -name GDF_FILE ../../top/gsi_ifa8/16xwire.gdf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_wishbone_controller.vhd"
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/IO_Dec_d.tdf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_ts_counter.vhd"
set_global_assignment -name VERILOG_FILE "../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v"
set_global_assignment -name VHDL_FILE ../../modules/ssd1325/src/hdl/generic_fifo.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_streamers/rx_streamer.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_header_processor.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Wb_slave.vhd"
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/IO_Buff.tdf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_early_address_match.vhd"
set_global_assignment -name VHDL_FILE ../../modules/pll/pll_pkg.vhd
set_global_assignment -name VHDL_FILE ../../modules/aux_functions/Debounce.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd"
set_global_assignment -name VHDL_FILE ../../modules/ssd1325/src/hdl/generic_fifo_pkg.vhd
set_global_assignment -name VHDL_FILE ../../modules/remote_update/altasmi.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_master_core/ebm_auto_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Buffer_pack.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/IFACTL_b.bsf
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/sd_mux_b.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/genrams/altera/gc_shiftreg.vhd"
set_global_assignment -name VHDL_FILE ../../modules/ftm/ftm_priority_queue.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wb.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/Mil_dec_edge_timed_vhd.bsf
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/lpm_constant0.vhd
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/2xdeboun.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_register_link.vhd"
set_global_assignment -name VHDL_FILE ../../modules/function_generators/scu_slave_fg_pkg.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_serial_lcd/wb_serial_lcd.vhd"
set_global_assignment -name VHDL_FILE ../../modules/transceiver_prbs/trans_loop.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_8bit.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CSR_pack.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/i2c_ctrl.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wrc_core/xwr_syscon_wb.vhd"
set_global_assignment -name VHDL_FILE ../../modules/led_blink.vhd
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/mil_encoder.tdf
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/mil_dec_egde_timed.tdf
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/mil_serpar_a.bdf
set_global_assignment -name VHDL_FILE ../../modules/function_generators/fg_quad/fg_quad_scu_bus.vhd
set_global_assignment -name VHDL_FILE ../../modules/uart/slib_input_sync.vhd
set_global_assignment -name VHDL_FILE ../../modules/dac714/dac714_pkg.vhd
set_global_assignment -name VHDL_FILE ../../modules/uart/uart_receiver.vhd
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/8xledmon.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wbgen2_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_narrow.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/timing/dmtd_phase_meas.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/8xnot.bsf
set_global_assignment -name VHDL_FILE ../../modules/aux_functions/tmr_scu_bus.vhd
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/VERS_SEL_a.tdf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_dpssram.vhd"
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/SWEEP/V04/sweep_04.bdf
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/FB_VERS.bsf
set_global_assignment -name BDF_FILE "../../top/gsi_ifa8/16xtri_Bus-In.bdf"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd"
set_global_assignment -name VHDL_FILE ../../modules/simple_tag_decoder/simple_tag_decoder.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_16bit.vhd"
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/MBCtrl_e.tdf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_IRQ_Controller.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/4x2mux.bsf
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/6xled.bdf
set_global_assignment -name VHDL_FILE ../../modules/modulbus/led.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_raw_slave.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_altera.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/Loader_IFA.bsf
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/Mil_dec_edge_timed_vhd.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_rr_arbiter.vhd"
set_global_assignment -name VHDL_FILE ../../modules/aux_functions/lemo_io.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wrc_core/wrc_dpram.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/MBCtrl_e.bsf
set_global_assignment -name VHDL_FILE ../../modules/psram/psram_pkg.vhd
set_global_assignment -name VHDL_FILE ../../modules/power_test/row_array.vhd
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/6xledmon.bdf
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/led_vers_mux.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd"
set_global_assignment -name VHDL_FILE ../../modules/mil/mil_en_decoder.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd"
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/STR_Mux.tdf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_spi/wb_spi.vhd"
set_global_assignment -name VHDL_FILE ../../modules/wb_mil_scu/wb_mil_scu.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd"
set_global_assignment -name GDF_FILE ../../top/gsi_ifa8/4xledmon.gdf
set_global_assignment -name VHDL_FILE ../../modules/uart/slib_fifo.vhd
set_global_assignment -name VHDL_FILE ../../modules/ad7606/adc_pkg.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/genrams/altera/altera_sync_fifo.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/PPL1.bsf
set_global_assignment -name VHDL_FILE ../../modules/modulbus/K_EPCS_IF.vhd
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/IFA_Loader/Loader_IFA.vhd
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/Loader_MB.bsf
set_global_assignment -name GDF_FILE ../../top/gsi_ifa8/5xtri.gdf
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/platform/altera/networks/altera_networks_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_master_core/eb_commit_len_fifo.vhd"
set_global_assignment -name VHDL_FILE ../../modules/lpc_uart/postcode.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/timing/pulse_stamper.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/FBCtrl_d.bsf
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/Test_Mux.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_tbi_phy/disparity_gen_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_mini_nic/minic_packet_buffer.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_checksum.vhd"
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/ifa_in_deb.vhd
set_global_assignment -name VHDL_FILE ../../modules/uart/uart_16750.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram_mixed.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/lbk_wishbone_controller.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_64to32.vhd"
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/SWEEP/V04/Sweep_Version.tdf
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_widen.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/fabric/wr_fabric_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/genrams/generic/generic_shiftreg_fifo.vhd"
set_global_assignment -name VHDL_FILE ../../modules/trans_pll/trans_pll.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_extend_pulse.vhd"
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/IF_Mode_a.tdf
set_global_assignment -name VHDL_FILE ../../modules/build_id/build_id_pkg.vhd
set_global_assignment -name VHDL_FILE ../../modules/mil/SysClock.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_streamers/gc_escape_inserter.vhd"
set_global_assignment -name VHDL_FILE ../../modules/oled_display/wb_console.vhd
set_global_assignment -name VHDL_FILE ../../modules/mil/PU_Reset.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/genrams/altera/generic_dpram_mixed.vhd"
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/io_6408_a.tdf
set_global_assignment -name VHDL_FILE ../../modules/simple_tag_decoder/simple_tag_decoder_pkg.vhd
set_global_assignment -name VHDL_FILE ../../modules/remote_update/wb_remote_update.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/platform/altera/flash/altera_spi.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/xwrf_loopback.vhd"
set_global_assignment -name VHDL_FILE ../../modules/modulbus/Epcs_spi.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_hdr_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_32to64.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/xvme64x_pack.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_timer.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/timing/multi_dmtd_with_deglitcher.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_moving_average.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_status_reg_insert.vhd"
set_global_assignment -name VERILOG_FILE "../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_top.v"
set_global_assignment -name VHDL_FILE ../../modules/build_id/build_id.vhd
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/ifa8.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_private_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd"
set_global_assignment -name AHDL_FILE ../../top/gsi_ifa8/Test_Mux.tdf
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/8xledmon.bsf
set_global_assignment -name VHDL_FILE ../../top/gsi_ifa8/IFK_FairBus/Vers_1_Rev_4/ifk_fairbus.vhd
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/FBCtrl_c.bsf
set_global_assignment -name VHDL_FILE ../../modules/butis_t0/crc8_data8.vhd
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/8xwire.bdf
set_global_assignment -name BDF_FILE ../../top/gsi_ifa8/if211c.bdf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_8bit.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/I2C_Buff.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_tlu/tlu.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_cfg_fifo.vhd"
set_global_assignment -name BSF_FILE ../../top/gsi_ifa8/VERS_SEL_a.bsf
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_endpoint/ep_autonegotiation.vhd"
set_global_assignment -name VHDL_FILE ../../modules/heap/heap_top.vhd
set_global_assignment -name VERILOG_FILE ../../modules/cfi_flash/cfi_ctrl.v
set_global_assignment -name VERILOG_FILE ../../modules/cfi_flash/cfi_ctrl_engine.v
set_global_assignment -name VHDL_FILE ../../modules/ad7606/adc_modul_bus.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_period_detect.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/general-cores/modules/common/gc_crc_gen.vhd"
set_global_assignment -name VHDL_FILE ../../modules/heap/heap_writer.vhd
set_global_assignment -name VHDL_FILE ../../modules/butis_t0/TimestampDecoder.vhd
set_global_assignment -name VHDL_FILE ../../modules/wb_mil_scu/mil_pll.vhd
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_wb.vhd"
set_global_assignment -name VHDL_FILE "../../ip_cores/wr-cores/modules/fabric/xwb_fabric_sink.vhd"
set_global_assignment -name VHDL_FILE ../../modules/nau8811/src/hdl/generic_iis_master_pkg.vhd
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_global_assignment -name SLD_FILE /home/stefan/bel_projects/syn/gsi_ifa8/stp1_auto_stripped.stp
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top