[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7687       tick       3098320       1416435       1363125       3098320 
      2   7687       tick       4600926       2207947       2181304       4600926 
      3   7687       tick       4582040       2199524       2179236       4582040 
      4   7687       tick       4586431       2200558       2184992       4586431 
      5   7687       tick       4597294       2206564       2186444       4597294 
      6   7687       tick       4583976       2200497       2184420       4583976 
      7   7687       tick       4598459       2205801       2183465       4598459 
      8   7687       tick       4594049       2204213       2187285       4594049 
      9   7687       tick       4586821       2201415       2185639       4586821 
     10   7687       tick       4604234       2210276       2192123       4604234 
     11   7687       tick       4584912       2200278       2184533       4584912 
     12   7687       tick       4599425       2208669       2180814       4599425 
     13   7687       tick       4611181       2213328       2171638       4611181 
     14   7687       tick       4608606       2211744       2165364       4608606 
     15   7687       tick       4612911       2213897       2171622       4612911 
     16   7687       tick       4585206       2200469       2182372       4585206 
     17   7687       tick       4602537       2210298       2189046       4602537 
     18   7687       tick       4580937       2198820       2180882       4580937 
     19   7687       tick       4585573       2201304       2184745       4585573 
     20   7687       exit       1227763        588741        579670       1227763 
