{"vcs1":{"timestamp_begin":1731173558.259106997, "rt":3.76, "ut":1.03, "st":0.22}}
{"vcselab":{"timestamp_begin":1731173562.092411185, "rt":2.93, "ut":0.31, "st":0.12}}
{"link":{"timestamp_begin":1731173565.194016274, "rt":0.66, "ut":0.13, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731173557.701599137}
{"VCS_COMP_START_TIME": 1731173557.701599137}
{"VCS_COMP_END_TIME": 1731173669.886067842}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 333884}}
{"stitch_vcselab": {"peak_mem": 231564}}
