Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Display7Seg_4ON.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Display7Seg_4ON.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Display7Seg_4ON"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Display7Seg_4ON
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Jesus/Xilinx/Proyecto22/CLK_1KHz.vhd" in Library work.
Architecture behavioral of Entity clk_1khz is up to date.
Compiling vhdl file "C:/Users/Jesus/Xilinx/Proyecto22/Counter_2bits.vhd" in Library work.
Architecture behavioral of Entity counter_2bits is up to date.
Compiling vhdl file "C:/Users/Jesus/Xilinx/Proyecto22/Disp7Seg.vhd" in Library work.
Architecture behavioral of Entity disp7seg is up to date.
Compiling vhdl file "C:/Users/Jesus/Xilinx/Proyecto22/Display7Seg_4ON.vhd" in Library work.
Entity <display7seg_4on> compiled.
Entity <display7seg_4on> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Display7Seg_4ON> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CLK_1KHz> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Counter_2bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Disp7Seg> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Display7Seg_4ON> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Jesus/Xilinx/Proyecto22/Display7Seg_4ON.vhd" line 104: Mux is complete : default of case is discarded
Entity <Display7Seg_4ON> analyzed. Unit <Display7Seg_4ON> generated.

Analyzing Entity <CLK_1KHz> in library <work> (Architecture <behavioral>).
Entity <CLK_1KHz> analyzed. Unit <CLK_1KHz> generated.

Analyzing Entity <Counter_2bits> in library <work> (Architecture <behavioral>).
Entity <Counter_2bits> analyzed. Unit <Counter_2bits> generated.

Analyzing Entity <Disp7Seg> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Jesus/Xilinx/Proyecto22/Disp7Seg.vhd" line 49: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/Jesus/Xilinx/Proyecto22/Disp7Seg.vhd" line 69: Mux is complete : default of case is discarded
Entity <Disp7Seg> analyzed. Unit <Disp7Seg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CLK_1KHz>.
    Related source file is "C:/Users/Jesus/Xilinx/Proyecto22/CLK_1KHz.vhd".
    Found 1-bit register for signal <Out_1KHz>.
    Found 16-bit up counter for signal <Count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <CLK_1KHz> synthesized.


Synthesizing Unit <Counter_2bits>.
    Related source file is "C:/Users/Jesus/Xilinx/Proyecto22/Counter_2bits.vhd".
    Found 2-bit up counter for signal <CUENTA>.
    Summary:
	inferred   1 Counter(s).
Unit <Counter_2bits> synthesized.


Synthesizing Unit <Disp7Seg>.
    Related source file is "C:/Users/Jesus/Xilinx/Proyecto22/Disp7Seg.vhd".
    Found 16x7-bit ROM for signal <Seg>.
    Found 1-of-4 decoder for signal <Anode>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Decoder(s).
Unit <Disp7Seg> synthesized.


Synthesizing Unit <Display7Seg_4ON>.
    Related source file is "C:/Users/Jesus/Xilinx/Proyecto22/Display7Seg_4ON.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <salida_mux>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <Display7Seg_4ON> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 1
 1-bit register                                        : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Display7Seg_4ON> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Display7Seg_4ON, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 19
 Flip-Flops                                            : 19

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Display7Seg_4ON.ngr
Top Level Output File Name         : Display7Seg_4ON
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 95
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 21
#      LUT3                        : 8
#      LUT4                        : 11
#      LUT4_L                      : 1
#      MUXCY                       : 15
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 19
#      FDC                         : 17
#      FDCE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 17
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       31  out of    960     3%  
 Number of Slice Flip Flops:             19  out of   1920     0%  
 Number of 4 input LUTs:                 58  out of   1920     3%  
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of     83    34%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 19    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.736ns (Maximum Frequency: 211.129MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.298ns
   Maximum combinational path delay: 7.314ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.736ns (frequency: 211.129MHz)
  Total number of paths / destination ports: 413 / 21
-------------------------------------------------------------------------
Delay:               4.736ns (Levels of Logic = 17)
  Source:            Inst_CLK_1KHz/Count_1 (FF)
  Destination:       Inst_CLK_1KHz/Count_15 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Inst_CLK_1KHz/Count_1 to Inst_CLK_1KHz/Count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  Inst_CLK_1KHz/Count_1 (Inst_CLK_1KHz/Count_1)
     LUT1:I0->O            1   0.612   0.000  Inst_CLK_1KHz/Mcount_Count_cy<1>_rt (Inst_CLK_1KHz/Mcount_Count_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Inst_CLK_1KHz/Mcount_Count_cy<1> (Inst_CLK_1KHz/Mcount_Count_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_CLK_1KHz/Mcount_Count_cy<2> (Inst_CLK_1KHz/Mcount_Count_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_CLK_1KHz/Mcount_Count_cy<3> (Inst_CLK_1KHz/Mcount_Count_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_CLK_1KHz/Mcount_Count_cy<4> (Inst_CLK_1KHz/Mcount_Count_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_CLK_1KHz/Mcount_Count_cy<5> (Inst_CLK_1KHz/Mcount_Count_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_CLK_1KHz/Mcount_Count_cy<6> (Inst_CLK_1KHz/Mcount_Count_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_CLK_1KHz/Mcount_Count_cy<7> (Inst_CLK_1KHz/Mcount_Count_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_CLK_1KHz/Mcount_Count_cy<8> (Inst_CLK_1KHz/Mcount_Count_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_CLK_1KHz/Mcount_Count_cy<9> (Inst_CLK_1KHz/Mcount_Count_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_CLK_1KHz/Mcount_Count_cy<10> (Inst_CLK_1KHz/Mcount_Count_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_CLK_1KHz/Mcount_Count_cy<11> (Inst_CLK_1KHz/Mcount_Count_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_CLK_1KHz/Mcount_Count_cy<12> (Inst_CLK_1KHz/Mcount_Count_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_CLK_1KHz/Mcount_Count_cy<13> (Inst_CLK_1KHz/Mcount_Count_cy<13>)
     MUXCY:CI->O           0   0.052   0.000  Inst_CLK_1KHz/Mcount_Count_cy<14> (Inst_CLK_1KHz/Mcount_Count_cy<14>)
     XORCY:CI->O           1   0.699   0.426  Inst_CLK_1KHz/Mcount_Count_xor<15> (Result<15>)
     LUT2:I1->O            1   0.612   0.000  Inst_CLK_1KHz/Mcount_Count_eqn_151 (Inst_CLK_1KHz/Mcount_Count_eqn_15)
     FDC:D                     0.268          Inst_CLK_1KHz/Count_15
    ----------------------------------------
    Total                      4.736ns (3.779ns logic, 0.958ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              7.298ns (Levels of Logic = 4)
  Source:            Inst_Counter_2bits/CUENTA_0 (FF)
  Destination:       Catodo<6> (PAD)
  Source Clock:      CLK rising

  Data Path: Inst_Counter_2bits/CUENTA_0 to Catodo<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.514   1.002  Inst_Counter_2bits/CUENTA_0 (Inst_Counter_2bits/CUENTA_0)
     LUT3:I0->O            1   0.612   0.000  Mmux_salida_mux_31 (Mmux_salida_mux_31)
     MUXF5:I1->O           7   0.278   0.754  Mmux_salida_mux_2_f5_0 (salida_mux<1>)
     LUT4:I0->O            1   0.612   0.357  Inst_Disp7Seg/Mrom_Seg41 (Catodo_4_OBUF)
     OBUF:I->O                 3.169          Catodo_4_OBUF (Catodo<4>)
    ----------------------------------------
    Total                      7.298ns (5.185ns logic, 2.113ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Delay:               7.314ns (Levels of Logic = 5)
  Source:            Dato1<2> (PAD)
  Destination:       Catodo<6> (PAD)

  Data Path: Dato1<2> to Catodo<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.426  Dato1_2_IBUF (Dato1_2_IBUF)
     LUT3:I1->O            1   0.612   0.000  Mmux_salida_mux_42 (Mmux_salida_mux_42)
     MUXF5:I0->O           7   0.278   0.754  Mmux_salida_mux_2_f5_1 (salida_mux<2>)
     LUT4:I0->O            1   0.612   0.357  Inst_Disp7Seg/Mrom_Seg61 (Catodo_6_OBUF)
     OBUF:I->O                 3.169          Catodo_6_OBUF (Catodo<6>)
    ----------------------------------------
    Total                      7.314ns (5.777ns logic, 1.537ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.74 secs
 
--> 

Total memory usage is 259328 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

