
*** Running vivado
    with args -log design_1_copyMem_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_copyMem_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_copyMem_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1212.289 ; gain = 26.016 ; free physical = 131 ; free virtual = 5734
Command: synth_design -top design_1_copyMem_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28107 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1345.570 ; gain = 82.828 ; free physical = 126 ; free virtual = 5258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_copyMem_0_0' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ip/design_1_copyMem_0_0/synth/design_1_copyMem_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'copyMem' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem.v:12]
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_state3 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_state4 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_state5 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_state6 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_state7 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_state8 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_state9 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_state10 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_state11 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state12 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_state13 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state14 bound to: 14'b10000000000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DDR_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DDR_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DDR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DDR_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DDR_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DDR_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DDR_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DDR_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DDR_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DDR_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DDR_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DDR_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem.v:185]
INFO: [Synth 8-6157] synthesizing module 'copyMem_ctrl_s_axi' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ctrl_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_DST_DATA_0 bound to: 6'b010000 
	Parameter ADDR_DST_CTRL bound to: 6'b010100 
	Parameter ADDR_SRC_DATA_0 bound to: 6'b011000 
	Parameter ADDR_SRC_CTRL bound to: 6'b011100 
	Parameter ADDR_BYTES_DATA_0 bound to: 6'b100000 
	Parameter ADDR_BYTES_DATA_1 bound to: 6'b100100 
	Parameter ADDR_BYTES_CTRL bound to: 6'b101000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ctrl_s_axi.v:213]
INFO: [Synth 8-6155] done synthesizing module 'copyMem_ctrl_s_axi' (1#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ctrl_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'copyMem_ddr_m_axi' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'copyMem_ddr_m_axi_throttl' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'copyMem_ddr_m_axi_throttl' (2#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'copyMem_ddr_m_axi_write' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'copyMem_ddr_m_axi_fifo' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:418]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'copyMem_ddr_m_axi_fifo' (3#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'copyMem_ddr_m_axi_decoder' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'copyMem_ddr_m_axi_decoder' (4#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'copyMem_ddr_m_axi_reg_slice' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'copyMem_ddr_m_axi_reg_slice' (5#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'copyMem_ddr_m_axi_fifo__parameterized0' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'copyMem_ddr_m_axi_fifo__parameterized0' (5#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'copyMem_ddr_m_axi_buffer' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'copyMem_ddr_m_axi_buffer' (6#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'copyMem_ddr_m_axi_fifo__parameterized1' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'copyMem_ddr_m_axi_fifo__parameterized1' (6#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'copyMem_ddr_m_axi_fifo__parameterized2' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'copyMem_ddr_m_axi_fifo__parameterized2' (6#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'copyMem_ddr_m_axi_write' (7#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'copyMem_ddr_m_axi_read' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'copyMem_ddr_m_axi_buffer__parameterized0' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'copyMem_ddr_m_axi_buffer__parameterized0' (7#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'copyMem_ddr_m_axi_reg_slice__parameterized0' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:314]
	Parameter N bound to: 10 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'copyMem_ddr_m_axi_reg_slice__parameterized0' (7#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'copyMem_ddr_m_axi_read' (8#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'copyMem_ddr_m_axi' (9#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'copyMem' (10#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_copyMem_0_0' (11#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ip/design_1_copyMem_0_0/synth/design_1_copyMem_0_0.v:59]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_ARLOCK[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1397.195 ; gain = 134.453 ; free physical = 240 ; free virtual = 5167
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1397.195 ; gain = 134.453 ; free physical = 202 ; free virtual = 5138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1397.195 ; gain = 134.453 ; free physical = 201 ; free virtual = 5138
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ip/design_1_copyMem_0_0/constraints/copyMem_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ip/design_1_copyMem_0_0/constraints/copyMem_ooc.xdc] for cell 'inst'
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.runs/design_1_copyMem_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.runs/design_1_copyMem_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:02 . Memory (MB): peak = 1786.219 ; gain = 0.000 ; free physical = 123 ; free virtual = 3963
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:01:51 . Memory (MB): peak = 1786.219 ; gain = 523.477 ; free physical = 181 ; free virtual = 4043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:01:51 . Memory (MB): peak = 1786.219 ; gain = 523.477 ; free physical = 181 ; free virtual = 4043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.runs/design_1_copyMem_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:51 . Memory (MB): peak = 1786.219 ; gain = 523.477 ; free physical = 181 ; free virtual = 4045
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'copyMem_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'copyMem_ctrl_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'copyMem_ddr_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'copyMem_ddr_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'copyMem_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'copyMem_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'copyMem_ddr_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'copyMem_ddr_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:01:55 . Memory (MB): peak = 1786.219 ; gain = 523.477 ; free physical = 161 ; free virtual = 3952
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 10    
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 9     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 21    
	               20 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 67    
+---RAMs : 
	               8K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	  15 Input     14 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 42    
	   3 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 79    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module copyMem_ctrl_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module copyMem_ddr_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module copyMem_ddr_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module copyMem_ddr_m_axi_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module copyMem_ddr_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module copyMem_ddr_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module copyMem_ddr_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module copyMem_ddr_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module copyMem_ddr_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module copyMem_ddr_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module copyMem_ddr_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module copyMem_ddr_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module copyMem_ddr_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module copyMem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ipshared/4383/hdl/verilog/copyMem_ddr_m_axi.v:456]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design copyMem_ddr_m_axi has unconnected port I_ARLOCK[0]
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[30]' (FDE) to 'inst/bytes_read_reg_150_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[29]' (FDE) to 'inst/bytes_read_reg_150_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[28]' (FDE) to 'inst/bytes_read_reg_150_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[27]' (FDE) to 'inst/bytes_read_reg_150_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[26]' (FDE) to 'inst/bytes_read_reg_150_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[25]' (FDE) to 'inst/bytes_read_reg_150_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[24]' (FDE) to 'inst/bytes_read_reg_150_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[23]' (FDE) to 'inst/bytes_read_reg_150_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[22]' (FDE) to 'inst/bytes_read_reg_150_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[21]' (FDE) to 'inst/bytes_read_reg_150_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[20]' (FDE) to 'inst/bytes_read_reg_150_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[19]' (FDE) to 'inst/bytes_read_reg_150_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[18]' (FDE) to 'inst/bytes_read_reg_150_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[17]' (FDE) to 'inst/bytes_read_reg_150_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[16]' (FDE) to 'inst/bytes_read_reg_150_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[15]' (FDE) to 'inst/bytes_read_reg_150_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[14]' (FDE) to 'inst/bytes_read_reg_150_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[13]' (FDE) to 'inst/bytes_read_reg_150_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[12]' (FDE) to 'inst/bytes_read_reg_150_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[11]' (FDE) to 'inst/bytes_read_reg_150_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[10]' (FDE) to 'inst/bytes_read_reg_150_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[9]' (FDE) to 'inst/bytes_read_reg_150_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[8]' (FDE) to 'inst/bytes_read_reg_150_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[7]' (FDE) to 'inst/bytes_read_reg_150_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[6]' (FDE) to 'inst/bytes_read_reg_150_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[5]' (FDE) to 'inst/bytes_read_reg_150_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[4]' (FDE) to 'inst/bytes_read_reg_150_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[3]' (FDE) to 'inst/bytes_read_reg_150_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[2]' (FDE) to 'inst/bytes_read_reg_150_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[1]' (FDE) to 'inst/bytes_read_reg_150_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[0]' (FDE) to 'inst/bytes_read_reg_150_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_167_reg[31]' (FDE) to 'inst/bytes_read_reg_150_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\copyMem_ddr_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/copyMem_ddr_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/copyMem_ddr_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/copyMem_ddr_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/copyMem_ddr_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\copyMem_ddr_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/copyMem_ddr_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'inst/copyMem_ddr_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\copyMem_ddr_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\copyMem_ddr_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/copyMem_ddr_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/copyMem_ddr_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/copyMem_ddr_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/copyMem_ddr_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\copyMem_ddr_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/copyMem_ddr_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'inst/copyMem_ddr_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\copyMem_ddr_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1] )
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.pad_oh_reg_reg[0]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_write/bresp_tmp_reg[1]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_write/bresp_tmp_reg[0]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_read/buff_rdata/q_tmp_reg[33]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_read/buff_rdata/q_tmp_reg[32]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_read/buff_rdata/dout_buf_reg[33]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_read/buff_rdata/dout_buf_reg[32]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.resp_buf_reg[1]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.resp_buf_reg[0]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_read/rs_rdata/data_p2_reg[9]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_read/rs_rdata/data_p2_reg[8]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_read/rs_rdata/data_p1_reg[9]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_read/rs_rdata/data_p1_reg[8]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (ap_reg_ioackin_ddr_WREADY_reg) is unused and will be removed from module copyMem.
INFO: [Synth 8-3886] merging instance 'inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[6]' (FDRE) to 'inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[7]' (FDRE) to 'inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[4]' (FDRE) to 'inst/copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[6]' (FDRE) to 'inst/copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[7]' (FDRE) to 'inst/copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[4]' (FDRE) to 'inst/copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[5] )
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module copyMem.
WARNING: [Synth 8-3332] Sequential element (copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module copyMem.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:02:14 . Memory (MB): peak = 1786.219 ; gain = 523.477 ; free physical = 273 ; free virtual = 3945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|copyMem_ddr_m_axi_buffer:                 | mem_reg    | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|copyMem_ddr_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_2_5/copyMem_ddr_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_76/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:02:52 . Memory (MB): peak = 1786.219 ; gain = 523.477 ; free physical = 145 ; free virtual = 3720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:03:03 . Memory (MB): peak = 1786.219 ; gain = 523.477 ; free physical = 123 ; free virtual = 3814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|copyMem_ddr_m_axi_buffer:                 | mem_reg    | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|copyMem_ddr_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/copyMem_ddr_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/copyMem_ddr_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:03:07 . Memory (MB): peak = 1791.164 ; gain = 528.422 ; free physical = 152 ; free virtual = 3784
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:03:10 . Memory (MB): peak = 1791.164 ; gain = 528.422 ; free physical = 135 ; free virtual = 3786
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:03:10 . Memory (MB): peak = 1791.164 ; gain = 528.422 ; free physical = 133 ; free virtual = 3787
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:03:11 . Memory (MB): peak = 1791.164 ; gain = 528.422 ; free physical = 124 ; free virtual = 3787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:03:11 . Memory (MB): peak = 1791.164 ; gain = 528.422 ; free physical = 124 ; free virtual = 3787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:03:11 . Memory (MB): peak = 1791.164 ; gain = 528.422 ; free physical = 121 ; free virtual = 3787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:03:11 . Memory (MB): peak = 1791.164 ; gain = 528.422 ; free physical = 120 ; free virtual = 3787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    98|
|2     |LUT1       |    83|
|3     |LUT2       |   155|
|4     |LUT3       |   368|
|5     |LUT4       |   224|
|6     |LUT5       |    94|
|7     |LUT6       |   300|
|8     |MUXF7      |     2|
|9     |RAMB18E1   |     1|
|10    |RAMB18E1_1 |     1|
|11    |SRL16E     |   146|
|12    |FDRE       |  1674|
|13    |FDSE       |     7|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------+--------------------------------------------+------+
|      |Instance                          |Module                                      |Cells |
+------+----------------------------------+--------------------------------------------+------+
|1     |top                               |                                            |  3153|
|2     |  inst                            |copyMem                                     |  3153|
|3     |    copyMem_ctrl_s_axi_U          |copyMem_ctrl_s_axi                          |   414|
|4     |    copyMem_ddr_m_axi_U           |copyMem_ddr_m_axi                           |  2438|
|5     |      bus_read                    |copyMem_ddr_m_axi_read                      |  1275|
|6     |        buff_rdata                |copyMem_ddr_m_axi_buffer__parameterized0    |   220|
|7     |        \bus_wide_gen.fifo_burst  |copyMem_ddr_m_axi_fifo_0                    |    93|
|8     |        fifo_rctl                 |copyMem_ddr_m_axi_fifo__parameterized1_1    |    18|
|9     |        fifo_rreq                 |copyMem_ddr_m_axi_fifo__parameterized0_2    |   215|
|10    |        rs_rdata                  |copyMem_ddr_m_axi_reg_slice__parameterized0 |    68|
|11    |        rs_rreq                   |copyMem_ddr_m_axi_reg_slice_3               |   207|
|12    |      bus_write                   |copyMem_ddr_m_axi_write                     |  1145|
|13    |        buff_wdata                |copyMem_ddr_m_axi_buffer                    |   106|
|14    |        \bus_wide_gen.fifo_burst  |copyMem_ddr_m_axi_fifo                      |    84|
|15    |        fifo_resp                 |copyMem_ddr_m_axi_fifo__parameterized1      |    74|
|16    |        fifo_resp_to_user         |copyMem_ddr_m_axi_fifo__parameterized2      |    19|
|17    |        fifo_wreq                 |copyMem_ddr_m_axi_fifo__parameterized0      |   192|
|18    |        rs_wreq                   |copyMem_ddr_m_axi_reg_slice                 |   204|
|19    |      wreq_throttl                |copyMem_ddr_m_axi_throttl                   |    18|
+------+----------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:03:11 . Memory (MB): peak = 1791.164 ; gain = 528.422 ; free physical = 137 ; free virtual = 3787
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:45 . Memory (MB): peak = 1791.164 ; gain = 139.398 ; free physical = 187 ; free virtual = 3842
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:03:12 . Memory (MB): peak = 1791.172 ; gain = 528.422 ; free physical = 185 ; free virtual = 3853
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:03:36 . Memory (MB): peak = 1823.180 ; gain = 572.062 ; free physical = 619 ; free virtual = 4455
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.runs/design_1_copyMem_0_0_synth_1/design_1_copyMem_0_0.dcp' has been generated.
