
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21800
ERROR: [Synth 8-1852] concurrent assignment to a non-net led is not permitted [C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA HDL/Ram/vivado/RAMtempPlate/RAMtempPlate.srcs/sources_1/imports/verilog/au_top_0.v:99]
INFO: [Synth 8-2350] module au_top_0 ignored due to previous errors [C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA HDL/Ram/vivado/RAMtempPlate/RAMtempPlate.srcs/sources_1/imports/verilog/au_top_0.v:1]
Failed to read verilog 'C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA HDL/Ram/vivado/RAMtempPlate/RAMtempPlate.srcs/sources_1/imports/verilog/au_top_0.v'
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Oct  4 00:57:20 2020...
