
SmartHome.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b9a8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000050c  0800bb58  0800bb58  0001bb58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c064  0800c064  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c064  0800c064  0001c064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c06c  0800c06c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c06c  0800c06c  0001c06c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c070  0800c070  0001c070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800c074  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          00004330  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004514  20004514  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 14 .debug_info   00015c30  00000000  00000000  00020257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003342  00000000  00000000  00035e87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001358  00000000  00000000  000391d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000f04  00000000  00000000  0003a528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002739b  00000000  00000000  0003b42c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00016dbf  00000000  00000000  000627c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000eee54  00000000  00000000  00079586  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006570  00000000  00000000  001683dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  0016e94c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800bb40 	.word	0x0800bb40

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	0800bb40 	.word	0x0800bb40

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a6 	b.w	800100c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9e08      	ldr	r6, [sp, #32]
 8000d4a:	460d      	mov	r5, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	460f      	mov	r7, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4694      	mov	ip, r2
 8000d58:	d965      	bls.n	8000e26 <__udivmoddi4+0xe2>
 8000d5a:	fab2 f382 	clz	r3, r2
 8000d5e:	b143      	cbz	r3, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d64:	f1c3 0220 	rsb	r2, r3, #32
 8000d68:	409f      	lsls	r7, r3
 8000d6a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6e:	4317      	orrs	r7, r2
 8000d70:	409c      	lsls	r4, r3
 8000d72:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d76:	fa1f f58c 	uxth.w	r5, ip
 8000d7a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d7e:	0c22      	lsrs	r2, r4, #16
 8000d80:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d84:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d88:	fb01 f005 	mul.w	r0, r1, r5
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	d90a      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d90:	eb1c 0202 	adds.w	r2, ip, r2
 8000d94:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d98:	f080 811c 	bcs.w	8000fd4 <__udivmoddi4+0x290>
 8000d9c:	4290      	cmp	r0, r2
 8000d9e:	f240 8119 	bls.w	8000fd4 <__udivmoddi4+0x290>
 8000da2:	3902      	subs	r1, #2
 8000da4:	4462      	add	r2, ip
 8000da6:	1a12      	subs	r2, r2, r0
 8000da8:	b2a4      	uxth	r4, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000db6:	fb00 f505 	mul.w	r5, r0, r5
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	d90a      	bls.n	8000dd4 <__udivmoddi4+0x90>
 8000dbe:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc6:	f080 8107 	bcs.w	8000fd8 <__udivmoddi4+0x294>
 8000dca:	42a5      	cmp	r5, r4
 8000dcc:	f240 8104 	bls.w	8000fd8 <__udivmoddi4+0x294>
 8000dd0:	4464      	add	r4, ip
 8000dd2:	3802      	subs	r0, #2
 8000dd4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11e      	cbz	r6, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40dc      	lsrs	r4, r3
 8000de0:	2300      	movs	r3, #0
 8000de2:	e9c6 4300 	strd	r4, r3, [r6]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0xbc>
 8000dee:	2e00      	cmp	r6, #0
 8000df0:	f000 80ed 	beq.w	8000fce <__udivmoddi4+0x28a>
 8000df4:	2100      	movs	r1, #0
 8000df6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e00:	fab3 f183 	clz	r1, r3
 8000e04:	2900      	cmp	r1, #0
 8000e06:	d149      	bne.n	8000e9c <__udivmoddi4+0x158>
 8000e08:	42ab      	cmp	r3, r5
 8000e0a:	d302      	bcc.n	8000e12 <__udivmoddi4+0xce>
 8000e0c:	4282      	cmp	r2, r0
 8000e0e:	f200 80f8 	bhi.w	8001002 <__udivmoddi4+0x2be>
 8000e12:	1a84      	subs	r4, r0, r2
 8000e14:	eb65 0203 	sbc.w	r2, r5, r3
 8000e18:	2001      	movs	r0, #1
 8000e1a:	4617      	mov	r7, r2
 8000e1c:	2e00      	cmp	r6, #0
 8000e1e:	d0e2      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	e9c6 4700 	strd	r4, r7, [r6]
 8000e24:	e7df      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e26:	b902      	cbnz	r2, 8000e2a <__udivmoddi4+0xe6>
 8000e28:	deff      	udf	#255	; 0xff
 8000e2a:	fab2 f382 	clz	r3, r2
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	f040 8090 	bne.w	8000f54 <__udivmoddi4+0x210>
 8000e34:	1a8a      	subs	r2, r1, r2
 8000e36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e3a:	fa1f fe8c 	uxth.w	lr, ip
 8000e3e:	2101      	movs	r1, #1
 8000e40:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e44:	fb07 2015 	mls	r0, r7, r5, r2
 8000e48:	0c22      	lsrs	r2, r4, #16
 8000e4a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e4e:	fb0e f005 	mul.w	r0, lr, r5
 8000e52:	4290      	cmp	r0, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x124>
 8000e56:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x122>
 8000e60:	4290      	cmp	r0, r2
 8000e62:	f200 80cb 	bhi.w	8000ffc <__udivmoddi4+0x2b8>
 8000e66:	4645      	mov	r5, r8
 8000e68:	1a12      	subs	r2, r2, r0
 8000e6a:	b2a4      	uxth	r4, r4
 8000e6c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e70:	fb07 2210 	mls	r2, r7, r0, r2
 8000e74:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e78:	fb0e fe00 	mul.w	lr, lr, r0
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x14e>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x14c>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	f200 80bb 	bhi.w	8001006 <__udivmoddi4+0x2c2>
 8000e90:	4610      	mov	r0, r2
 8000e92:	eba4 040e 	sub.w	r4, r4, lr
 8000e96:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e9a:	e79f      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e9c:	f1c1 0720 	rsb	r7, r1, #32
 8000ea0:	408b      	lsls	r3, r1
 8000ea2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ea6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eaa:	fa05 f401 	lsl.w	r4, r5, r1
 8000eae:	fa20 f307 	lsr.w	r3, r0, r7
 8000eb2:	40fd      	lsrs	r5, r7
 8000eb4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb8:	4323      	orrs	r3, r4
 8000eba:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ebe:	fa1f fe8c 	uxth.w	lr, ip
 8000ec2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ec6:	0c1c      	lsrs	r4, r3, #16
 8000ec8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ecc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ed0:	42a5      	cmp	r5, r4
 8000ed2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eda:	d90b      	bls.n	8000ef4 <__udivmoddi4+0x1b0>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ee4:	f080 8088 	bcs.w	8000ff8 <__udivmoddi4+0x2b4>
 8000ee8:	42a5      	cmp	r5, r4
 8000eea:	f240 8085 	bls.w	8000ff8 <__udivmoddi4+0x2b4>
 8000eee:	f1a8 0802 	sub.w	r8, r8, #2
 8000ef2:	4464      	add	r4, ip
 8000ef4:	1b64      	subs	r4, r4, r5
 8000ef6:	b29d      	uxth	r5, r3
 8000ef8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000efc:	fb09 4413 	mls	r4, r9, r3, r4
 8000f00:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f04:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f08:	45a6      	cmp	lr, r4
 8000f0a:	d908      	bls.n	8000f1e <__udivmoddi4+0x1da>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f14:	d26c      	bcs.n	8000ff0 <__udivmoddi4+0x2ac>
 8000f16:	45a6      	cmp	lr, r4
 8000f18:	d96a      	bls.n	8000ff0 <__udivmoddi4+0x2ac>
 8000f1a:	3b02      	subs	r3, #2
 8000f1c:	4464      	add	r4, ip
 8000f1e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f22:	fba3 9502 	umull	r9, r5, r3, r2
 8000f26:	eba4 040e 	sub.w	r4, r4, lr
 8000f2a:	42ac      	cmp	r4, r5
 8000f2c:	46c8      	mov	r8, r9
 8000f2e:	46ae      	mov	lr, r5
 8000f30:	d356      	bcc.n	8000fe0 <__udivmoddi4+0x29c>
 8000f32:	d053      	beq.n	8000fdc <__udivmoddi4+0x298>
 8000f34:	b156      	cbz	r6, 8000f4c <__udivmoddi4+0x208>
 8000f36:	ebb0 0208 	subs.w	r2, r0, r8
 8000f3a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f3e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f42:	40ca      	lsrs	r2, r1
 8000f44:	40cc      	lsrs	r4, r1
 8000f46:	4317      	orrs	r7, r2
 8000f48:	e9c6 7400 	strd	r7, r4, [r6]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	2100      	movs	r1, #0
 8000f50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f54:	f1c3 0120 	rsb	r1, r3, #32
 8000f58:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f5c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f60:	fa25 f101 	lsr.w	r1, r5, r1
 8000f64:	409d      	lsls	r5, r3
 8000f66:	432a      	orrs	r2, r5
 8000f68:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f6c:	fa1f fe8c 	uxth.w	lr, ip
 8000f70:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f74:	fb07 1510 	mls	r5, r7, r0, r1
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f7e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f82:	428d      	cmp	r5, r1
 8000f84:	fa04 f403 	lsl.w	r4, r4, r3
 8000f88:	d908      	bls.n	8000f9c <__udivmoddi4+0x258>
 8000f8a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f8e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f92:	d22f      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000f94:	428d      	cmp	r5, r1
 8000f96:	d92d      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000f98:	3802      	subs	r0, #2
 8000f9a:	4461      	add	r1, ip
 8000f9c:	1b49      	subs	r1, r1, r5
 8000f9e:	b292      	uxth	r2, r2
 8000fa0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fa4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fa8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fac:	fb05 f10e 	mul.w	r1, r5, lr
 8000fb0:	4291      	cmp	r1, r2
 8000fb2:	d908      	bls.n	8000fc6 <__udivmoddi4+0x282>
 8000fb4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fb8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fbc:	d216      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000fbe:	4291      	cmp	r1, r2
 8000fc0:	d914      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000fc2:	3d02      	subs	r5, #2
 8000fc4:	4462      	add	r2, ip
 8000fc6:	1a52      	subs	r2, r2, r1
 8000fc8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fcc:	e738      	b.n	8000e40 <__udivmoddi4+0xfc>
 8000fce:	4631      	mov	r1, r6
 8000fd0:	4630      	mov	r0, r6
 8000fd2:	e708      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000fd4:	4639      	mov	r1, r7
 8000fd6:	e6e6      	b.n	8000da6 <__udivmoddi4+0x62>
 8000fd8:	4610      	mov	r0, r2
 8000fda:	e6fb      	b.n	8000dd4 <__udivmoddi4+0x90>
 8000fdc:	4548      	cmp	r0, r9
 8000fde:	d2a9      	bcs.n	8000f34 <__udivmoddi4+0x1f0>
 8000fe0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fe4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fe8:	3b01      	subs	r3, #1
 8000fea:	e7a3      	b.n	8000f34 <__udivmoddi4+0x1f0>
 8000fec:	4645      	mov	r5, r8
 8000fee:	e7ea      	b.n	8000fc6 <__udivmoddi4+0x282>
 8000ff0:	462b      	mov	r3, r5
 8000ff2:	e794      	b.n	8000f1e <__udivmoddi4+0x1da>
 8000ff4:	4640      	mov	r0, r8
 8000ff6:	e7d1      	b.n	8000f9c <__udivmoddi4+0x258>
 8000ff8:	46d0      	mov	r8, sl
 8000ffa:	e77b      	b.n	8000ef4 <__udivmoddi4+0x1b0>
 8000ffc:	3d02      	subs	r5, #2
 8000ffe:	4462      	add	r2, ip
 8001000:	e732      	b.n	8000e68 <__udivmoddi4+0x124>
 8001002:	4608      	mov	r0, r1
 8001004:	e70a      	b.n	8000e1c <__udivmoddi4+0xd8>
 8001006:	4464      	add	r4, ip
 8001008:	3802      	subs	r0, #2
 800100a:	e742      	b.n	8000e92 <__udivmoddi4+0x14e>

0800100c <__aeabi_idiv0>:
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop

08001010 <PID_Calc>:
float last_error_pres=0;
float integrated_error_pres=0;
//extern UART_HandleTypeDef huart6;

int16_t PID_Calc(PidParameter PID,float speed,float setPoint)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b08c      	sub	sp, #48	; 0x30
 8001014:	af00      	add	r7, sp, #0
 8001016:	eef0 6a40 	vmov.f32	s13, s0
 800101a:	eeb0 7a60 	vmov.f32	s14, s1
 800101e:	eef0 7a41 	vmov.f32	s15, s2
 8001022:	edc7 1a02 	vstr	s3, [r7, #8]
 8001026:	ed87 2a01 	vstr	s4, [r7, #4]
 800102a:	edc7 6a03 	vstr	s13, [r7, #12]
 800102e:	ed87 7a04 	vstr	s14, [r7, #16]
 8001032:	edc7 7a05 	vstr	s15, [r7, #20]
	int16_t pidOut=0;
 8001036:	2300      	movs	r3, #0
 8001038:	85fb      	strh	r3, [r7, #46]	; 0x2e
	float pTerm = 0, iTerm = 0,dTerm = 0;
 800103a:	f04f 0300 	mov.w	r3, #0
 800103e:	627b      	str	r3, [r7, #36]	; 0x24
 8001040:	f04f 0300 	mov.w	r3, #0
 8001044:	623b      	str	r3, [r7, #32]
 8001046:	f04f 0300 	mov.w	r3, #0
 800104a:	62bb      	str	r3, [r7, #40]	; 0x28
	float dt = (float) (HAL_GetTick() - timerPID_pres);
 800104c:	f001 f978 	bl	8002340 <HAL_GetTick>
 8001050:	4602      	mov	r2, r0
 8001052:	4b3f      	ldr	r3, [pc, #252]	; (8001150 <PID_Calc+0x140>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	1ad3      	subs	r3, r2, r3
 8001058:	ee07 3a90 	vmov	s15, r3
 800105c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001060:	edc7 7a07 	vstr	s15, [r7, #28]
	timerPID_pres= HAL_GetTick();
 8001064:	f001 f96c 	bl	8002340 <HAL_GetTick>
 8001068:	4603      	mov	r3, r0
 800106a:	4a39      	ldr	r2, [pc, #228]	; (8001150 <PID_Calc+0x140>)
 800106c:	6013      	str	r3, [r2, #0]
	float error = setPoint - speed;
 800106e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001072:	edd7 7a02 	vldr	s15, [r7, #8]
 8001076:	ee77 7a67 	vsub.f32	s15, s14, s15
 800107a:	edc7 7a06 	vstr	s15, [r7, #24]

	pTerm =   PID.Kp  * error;
 800107e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001082:	ed97 7a06 	vldr	s14, [r7, #24]
 8001086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800108a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	integrated_error_pres += error * dt;
 800108e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001092:	edd7 7a07 	vldr	s15, [r7, #28]
 8001096:	ee27 7a27 	vmul.f32	s14, s14, s15
 800109a:	4b2e      	ldr	r3, [pc, #184]	; (8001154 <PID_Calc+0x144>)
 800109c:	edd3 7a00 	vldr	s15, [r3]
 80010a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010a4:	4b2b      	ldr	r3, [pc, #172]	; (8001154 <PID_Calc+0x144>)
 80010a6:	edc3 7a00 	vstr	s15, [r3]
	iTerm =   PID.Ki * integrated_error_pres/1000.0;
 80010aa:	ed97 7a04 	vldr	s14, [r7, #16]
 80010ae:	4b29      	ldr	r3, [pc, #164]	; (8001154 <PID_Calc+0x144>)
 80010b0:	edd3 7a00 	vldr	s15, [r3]
 80010b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010b8:	eddf 6a27 	vldr	s13, [pc, #156]	; 8001158 <PID_Calc+0x148>
 80010bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010c0:	edc7 7a08 	vstr	s15, [r7, #32]
//	if(iTerm>PWM_MAX/2) iTerm=PWM_MAX/2;
//	else if(iTerm<-PWM_MAX/2) iTerm=-PWM_MAX/2;

	if ( dt != 0) {
 80010c4:	edd7 7a07 	vldr	s15, [r7, #28]
 80010c8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80010cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d0:	d014      	beq.n	80010fc <PID_Calc+0xec>
		dTerm =  1000*PID.Kd * (error-last_error_pres)/dt;
 80010d2:	edd7 7a05 	vldr	s15, [r7, #20]
 80010d6:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001158 <PID_Calc+0x148>
 80010da:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010de:	4b1f      	ldr	r3, [pc, #124]	; (800115c <PID_Calc+0x14c>)
 80010e0:	edd3 7a00 	vldr	s15, [r3]
 80010e4:	edd7 6a06 	vldr	s13, [r7, #24]
 80010e8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80010ec:	ee67 6a27 	vmul.f32	s13, s14, s15
 80010f0:	ed97 7a07 	vldr	s14, [r7, #28]
 80010f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010f8:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	}

	pidOut = (int16_t)(pTerm + iTerm + dTerm);
 80010fc:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001100:	edd7 7a08 	vldr	s15, [r7, #32]
 8001104:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001108:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800110c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001110:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001114:	ee17 3a90 	vmov	r3, s15
 8001118:	85fb      	strh	r3, [r7, #46]	; 0x2e

	last_error_pres = error;
 800111a:	4a10      	ldr	r2, [pc, #64]	; (800115c <PID_Calc+0x14c>)
 800111c:	69bb      	ldr	r3, [r7, #24]
 800111e:	6013      	str	r3, [r2, #0]

	if (pidOut>PWM_MAX) pidOut=PWM_MAX;
 8001120:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001124:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001128:	db03      	blt.n	8001132 <PID_Calc+0x122>
 800112a:	f240 33e7 	movw	r3, #999	; 0x3e7
 800112e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001130:	e007      	b.n	8001142 <PID_Calc+0x132>
	else if(pidOut<-PWM_MAX) pidOut=-PWM_MAX;
 8001132:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001136:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 800113a:	dc02      	bgt.n	8001142 <PID_Calc+0x132>
 800113c:	f64f 4319 	movw	r3, #64537	; 0xfc19
 8001140:	85fb      	strh	r3, [r7, #46]	; 0x2e
	return pidOut;
 8001142:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
}
 8001146:	4618      	mov	r0, r3
 8001148:	3730      	adds	r7, #48	; 0x30
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	20000200 	.word	0x20000200
 8001154:	20000208 	.word	0x20000208
 8001158:	447a0000 	.word	0x447a0000
 800115c:	20000204 	.word	0x20000204

08001160 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001160:	b480      	push	{r7}
 8001162:	b085      	sub	sp, #20
 8001164:	af00      	add	r7, sp, #0
 8001166:	60f8      	str	r0, [r7, #12]
 8001168:	60b9      	str	r1, [r7, #8]
 800116a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	4a07      	ldr	r2, [pc, #28]	; (800118c <vApplicationGetIdleTaskMemory+0x2c>)
 8001170:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	4a06      	ldr	r2, [pc, #24]	; (8001190 <vApplicationGetIdleTaskMemory+0x30>)
 8001176:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2280      	movs	r2, #128	; 0x80
 800117c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800117e:	bf00      	nop
 8001180:	3714      	adds	r7, #20
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	2000020c 	.word	0x2000020c
 8001190:	200002ac 	.word	0x200002ac

08001194 <HAL_ADC_ConvCpltCallback>:
void StartTaskHeater(void const *argument);
void StartTaskFan(void const *argument);
void StartTaskSendData(void const *argument);

/* USER CODE BEGIN PFP */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
	// time Conv = (480+15)/180Mhz = 2.75 us
	adc_value = adc_buffer;
 800119c:	4b17      	ldr	r3, [pc, #92]	; (80011fc <HAL_ADC_ConvCpltCallback+0x68>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a17      	ldr	r2, [pc, #92]	; (8001200 <HAL_ADC_ConvCpltCallback+0x6c>)
 80011a2:	6013      	str	r3, [r2, #0]

	if (count == 50) {
 80011a4:	4b17      	ldr	r3, [pc, #92]	; (8001204 <HAL_ADC_ConvCpltCallback+0x70>)
 80011a6:	881b      	ldrh	r3, [r3, #0]
 80011a8:	2b32      	cmp	r3, #50	; 0x32
 80011aa:	d111      	bne.n	80011d0 <HAL_ADC_ConvCpltCallback+0x3c>
		adc_average = sum / count;
 80011ac:	4b16      	ldr	r3, [pc, #88]	; (8001208 <HAL_ADC_ConvCpltCallback+0x74>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a14      	ldr	r2, [pc, #80]	; (8001204 <HAL_ADC_ConvCpltCallback+0x70>)
 80011b2:	8812      	ldrh	r2, [r2, #0]
 80011b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80011b8:	4a14      	ldr	r2, [pc, #80]	; (800120c <HAL_ADC_ConvCpltCallback+0x78>)
 80011ba:	6013      	str	r3, [r2, #0]
		sum = 0;
 80011bc:	4b12      	ldr	r3, [pc, #72]	; (8001208 <HAL_ADC_ConvCpltCallback+0x74>)
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
		count = 0;
 80011c2:	4b10      	ldr	r3, [pc, #64]	; (8001204 <HAL_ADC_ConvCpltCallback+0x70>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	801a      	strh	r2, [r3, #0]
		flag_avg = 1;
 80011c8:	4b11      	ldr	r3, [pc, #68]	; (8001210 <HAL_ADC_ConvCpltCallback+0x7c>)
 80011ca:	2201      	movs	r2, #1
 80011cc:	701a      	strb	r2, [r3, #0]
 80011ce:	e00c      	b.n	80011ea <HAL_ADC_ConvCpltCallback+0x56>
	} else {
		sum += adc_buffer;
 80011d0:	4b0d      	ldr	r3, [pc, #52]	; (8001208 <HAL_ADC_ConvCpltCallback+0x74>)
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	4b09      	ldr	r3, [pc, #36]	; (80011fc <HAL_ADC_ConvCpltCallback+0x68>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4413      	add	r3, r2
 80011da:	4a0b      	ldr	r2, [pc, #44]	; (8001208 <HAL_ADC_ConvCpltCallback+0x74>)
 80011dc:	6013      	str	r3, [r2, #0]
		count++;
 80011de:	4b09      	ldr	r3, [pc, #36]	; (8001204 <HAL_ADC_ConvCpltCallback+0x70>)
 80011e0:	881b      	ldrh	r3, [r3, #0]
 80011e2:	3301      	adds	r3, #1
 80011e4:	b29a      	uxth	r2, r3
 80011e6:	4b07      	ldr	r3, [pc, #28]	; (8001204 <HAL_ADC_ConvCpltCallback+0x70>)
 80011e8:	801a      	strh	r2, [r3, #0]
	}
	flag_adc = 1;
 80011ea:	4b0a      	ldr	r3, [pc, #40]	; (8001214 <HAL_ADC_ConvCpltCallback+0x80>)
 80011ec:	2201      	movs	r2, #1
 80011ee:	701a      	strb	r2, [r3, #0]
}
 80011f0:	bf00      	nop
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	200005f4 	.word	0x200005f4
 8001200:	200005f0 	.word	0x200005f0
 8001204:	20000600 	.word	0x20000600
 8001208:	200005f8 	.word	0x200005f8
 800120c:	200005fc 	.word	0x200005fc
 8001210:	20000602 	.word	0x20000602
 8001214:	20000603 	.word	0x20000603

08001218 <HAL_UART_RxCpltCallback>:
	if (GPIO_Pin == FC_Failure_Pin) {
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 0);
		HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin, 0);
	}
}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart6.Instance) {
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	4b1e      	ldr	r3, [pc, #120]	; (80012a0 <HAL_UART_RxCpltCallback+0x88>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	429a      	cmp	r2, r3
 800122a:	d134      	bne.n	8001296 <HAL_UART_RxCpltCallback+0x7e>
		if (!rx_index) {
 800122c:	4b1d      	ldr	r3, [pc, #116]	; (80012a4 <HAL_UART_RxCpltCallback+0x8c>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d10d      	bne.n	8001250 <HAL_UART_RxCpltCallback+0x38>
			for (int i = 0; i < 20; i++) {
 8001234:	2300      	movs	r3, #0
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	e007      	b.n	800124a <HAL_UART_RxCpltCallback+0x32>
				rx_buffer[i] = '\0';
 800123a:	4a1b      	ldr	r2, [pc, #108]	; (80012a8 <HAL_UART_RxCpltCallback+0x90>)
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	4413      	add	r3, r2
 8001240:	2200      	movs	r2, #0
 8001242:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 20; i++) {
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	3301      	adds	r3, #1
 8001248:	60fb      	str	r3, [r7, #12]
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	2b13      	cmp	r3, #19
 800124e:	ddf4      	ble.n	800123a <HAL_UART_RxCpltCallback+0x22>
			}
		}
		if (rx_data != '\n' && rx_data != '\r' && rx_data != '/') {
 8001250:	4b16      	ldr	r3, [pc, #88]	; (80012ac <HAL_UART_RxCpltCallback+0x94>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b0a      	cmp	r3, #10
 8001256:	d013      	beq.n	8001280 <HAL_UART_RxCpltCallback+0x68>
 8001258:	4b14      	ldr	r3, [pc, #80]	; (80012ac <HAL_UART_RxCpltCallback+0x94>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	2b0d      	cmp	r3, #13
 800125e:	d00f      	beq.n	8001280 <HAL_UART_RxCpltCallback+0x68>
 8001260:	4b12      	ldr	r3, [pc, #72]	; (80012ac <HAL_UART_RxCpltCallback+0x94>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	2b2f      	cmp	r3, #47	; 0x2f
 8001266:	d00b      	beq.n	8001280 <HAL_UART_RxCpltCallback+0x68>
			rx_buffer[rx_index++] = rx_data;
 8001268:	4b0e      	ldr	r3, [pc, #56]	; (80012a4 <HAL_UART_RxCpltCallback+0x8c>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	1c5a      	adds	r2, r3, #1
 800126e:	b2d1      	uxtb	r1, r2
 8001270:	4a0c      	ldr	r2, [pc, #48]	; (80012a4 <HAL_UART_RxCpltCallback+0x8c>)
 8001272:	7011      	strb	r1, [r2, #0]
 8001274:	461a      	mov	r2, r3
 8001276:	4b0d      	ldr	r3, [pc, #52]	; (80012ac <HAL_UART_RxCpltCallback+0x94>)
 8001278:	7819      	ldrb	r1, [r3, #0]
 800127a:	4b0b      	ldr	r3, [pc, #44]	; (80012a8 <HAL_UART_RxCpltCallback+0x90>)
 800127c:	5499      	strb	r1, [r3, r2]
 800127e:	e005      	b.n	800128c <HAL_UART_RxCpltCallback+0x74>
		} else {
			//HAL_UART_Transmit(&huart1, (uint8_t*)rx_buffer, strlen(rx_buffer), HAL_MAX_DELAY);
			flag_value = 1;
 8001280:	4b0b      	ldr	r3, [pc, #44]	; (80012b0 <HAL_UART_RxCpltCallback+0x98>)
 8001282:	2201      	movs	r2, #1
 8001284:	701a      	strb	r2, [r3, #0]
			rx_index = 0;
 8001286:	4b07      	ldr	r3, [pc, #28]	; (80012a4 <HAL_UART_RxCpltCallback+0x8c>)
 8001288:	2200      	movs	r2, #0
 800128a:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart6, &rx_data, 1);
 800128c:	2201      	movs	r2, #1
 800128e:	4907      	ldr	r1, [pc, #28]	; (80012ac <HAL_UART_RxCpltCallback+0x94>)
 8001290:	4803      	ldr	r0, [pc, #12]	; (80012a0 <HAL_UART_RxCpltCallback+0x88>)
 8001292:	f004 f80a 	bl	80052aa <HAL_UART_Receive_IT>
	}
}
 8001296:	bf00      	nop
 8001298:	3710      	adds	r7, #16
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	2000059c 	.word	0x2000059c
 80012a4:	2000066a 	.word	0x2000066a
 80012a8:	2000064c 	.word	0x2000064c
 80012ac:	2000066b 	.word	0x2000066b
 80012b0:	20000604 	.word	0x20000604

080012b4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80012b4:	b5b0      	push	{r4, r5, r7, lr}
 80012b6:	b09c      	sub	sp, #112	; 0x70
 80012b8:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80012ba:	f000 ffdb 	bl	8002274 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80012be:	f000 f883 	bl	80013c8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80012c2:	f000 fa39 	bl	8001738 <MX_GPIO_Init>
	MX_DMA_Init();
 80012c6:	f000 fa17 	bl	80016f8 <MX_DMA_Init>
	MX_ADC1_Init();
 80012ca:	f000 f8ed 	bl	80014a8 <MX_ADC1_Init>
	MX_TIM1_Init();
 80012ce:	f000 f93d 	bl	800154c <MX_TIM1_Init>
	MX_USART6_UART_Init();
 80012d2:	f000 f9e7 	bl	80016a4 <MX_USART6_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_ADC_Start_DMA(&hadc1, &adc_buffer, 1);
 80012d6:	2201      	movs	r2, #1
 80012d8:	492e      	ldr	r1, [pc, #184]	; (8001394 <main+0xe0>)
 80012da:	482f      	ldr	r0, [pc, #188]	; (8001398 <main+0xe4>)
 80012dc:	f001 f880 	bl	80023e0 <HAL_ADC_Start_DMA>
	HAL_UART_Receive_IT(&huart6, &rx_data, 1);
 80012e0:	2201      	movs	r2, #1
 80012e2:	492e      	ldr	r1, [pc, #184]	; (800139c <main+0xe8>)
 80012e4:	482e      	ldr	r0, [pc, #184]	; (80013a0 <main+0xec>)
 80012e6:	f003 ffe0 	bl	80052aa <HAL_UART_Receive_IT>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80012ea:	2108      	movs	r1, #8
 80012ec:	482d      	ldr	r0, [pc, #180]	; (80013a4 <main+0xf0>)
 80012ee:	f003 f8cd 	bl	800448c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80012f2:	210c      	movs	r1, #12
 80012f4:	482b      	ldr	r0, [pc, #172]	; (80013a4 <main+0xf0>)
 80012f6:	f003 f8c9 	bl	800448c <HAL_TIM_PWM_Start>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of TaskReceiveData */
	osThreadDef(TaskReceiveData, StartTaskReceiveData, osPriorityHigh, 0, 128);
 80012fa:	4b2b      	ldr	r3, [pc, #172]	; (80013a8 <main+0xf4>)
 80012fc:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8001300:	461d      	mov	r5, r3
 8001302:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001304:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001306:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800130a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	TaskReceiveDataHandle = osThreadCreate(osThread(TaskReceiveData), NULL);
 800130e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001312:	2100      	movs	r1, #0
 8001314:	4618      	mov	r0, r3
 8001316:	f004 ff80 	bl	800621a <osThreadCreate>
 800131a:	4603      	mov	r3, r0
 800131c:	4a23      	ldr	r2, [pc, #140]	; (80013ac <main+0xf8>)
 800131e:	6013      	str	r3, [r2, #0]

	/* definition and creation of TaskHeater */
	osThreadDef(TaskHeater, StartTaskHeater, osPriorityNormal, 0, 128);
 8001320:	4b23      	ldr	r3, [pc, #140]	; (80013b0 <main+0xfc>)
 8001322:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001326:	461d      	mov	r5, r3
 8001328:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800132a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800132c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001330:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	TaskHeaterHandle = osThreadCreate(osThread(TaskHeater), NULL);
 8001334:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001338:	2100      	movs	r1, #0
 800133a:	4618      	mov	r0, r3
 800133c:	f004 ff6d 	bl	800621a <osThreadCreate>
 8001340:	4603      	mov	r3, r0
 8001342:	4a1c      	ldr	r2, [pc, #112]	; (80013b4 <main+0x100>)
 8001344:	6013      	str	r3, [r2, #0]

	/* definition and creation of TaskFan */
	osThreadDef(TaskFan, StartTaskFan, osPriorityBelowNormal, 0, 128);
 8001346:	4b1c      	ldr	r3, [pc, #112]	; (80013b8 <main+0x104>)
 8001348:	f107 041c 	add.w	r4, r7, #28
 800134c:	461d      	mov	r5, r3
 800134e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001350:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001352:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001356:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	TaskFanHandle = osThreadCreate(osThread(TaskFan), NULL);
 800135a:	f107 031c 	add.w	r3, r7, #28
 800135e:	2100      	movs	r1, #0
 8001360:	4618      	mov	r0, r3
 8001362:	f004 ff5a 	bl	800621a <osThreadCreate>
 8001366:	4603      	mov	r3, r0
 8001368:	4a14      	ldr	r2, [pc, #80]	; (80013bc <main+0x108>)
 800136a:	6013      	str	r3, [r2, #0]

	/* definition and creation of TaskSendData */
	osThreadDef(TaskSendData, StartTaskSendData, osPriorityLow, 0, 128);
 800136c:	4b14      	ldr	r3, [pc, #80]	; (80013c0 <main+0x10c>)
 800136e:	463c      	mov	r4, r7
 8001370:	461d      	mov	r5, r3
 8001372:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001374:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001376:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800137a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	TaskSendDataHandle = osThreadCreate(osThread(TaskSendData), NULL);
 800137e:	463b      	mov	r3, r7
 8001380:	2100      	movs	r1, #0
 8001382:	4618      	mov	r0, r3
 8001384:	f004 ff49 	bl	800621a <osThreadCreate>
 8001388:	4603      	mov	r3, r0
 800138a:	4a0e      	ldr	r2, [pc, #56]	; (80013c4 <main+0x110>)
 800138c:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 800138e:	f004 ff3d 	bl	800620c <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8001392:	e7fe      	b.n	8001392 <main+0xde>
 8001394:	200005f4 	.word	0x200005f4
 8001398:	200004ac 	.word	0x200004ac
 800139c:	2000066b 	.word	0x2000066b
 80013a0:	2000059c 	.word	0x2000059c
 80013a4:	20000554 	.word	0x20000554
 80013a8:	0800bb68 	.word	0x0800bb68
 80013ac:	200005e0 	.word	0x200005e0
 80013b0:	0800bb90 	.word	0x0800bb90
 80013b4:	200005e4 	.word	0x200005e4
 80013b8:	0800bbb4 	.word	0x0800bbb4
 80013bc:	200005e8 	.word	0x200005e8
 80013c0:	0800bbe0 	.word	0x0800bbe0
 80013c4:	200005ec 	.word	0x200005ec

080013c8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b094      	sub	sp, #80	; 0x50
 80013cc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80013ce:	f107 0320 	add.w	r3, r7, #32
 80013d2:	2230      	movs	r2, #48	; 0x30
 80013d4:	2100      	movs	r1, #0
 80013d6:	4618      	mov	r0, r3
 80013d8:	f007 fdbf 	bl	8008f5a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80013dc:	f107 030c 	add.w	r3, r7, #12
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
 80013ea:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80013ec:	2300      	movs	r3, #0
 80013ee:	60bb      	str	r3, [r7, #8]
 80013f0:	4b2b      	ldr	r3, [pc, #172]	; (80014a0 <SystemClock_Config+0xd8>)
 80013f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f4:	4a2a      	ldr	r2, [pc, #168]	; (80014a0 <SystemClock_Config+0xd8>)
 80013f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013fa:	6413      	str	r3, [r2, #64]	; 0x40
 80013fc:	4b28      	ldr	r3, [pc, #160]	; (80014a0 <SystemClock_Config+0xd8>)
 80013fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001400:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001404:	60bb      	str	r3, [r7, #8]
 8001406:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001408:	2300      	movs	r3, #0
 800140a:	607b      	str	r3, [r7, #4]
 800140c:	4b25      	ldr	r3, [pc, #148]	; (80014a4 <SystemClock_Config+0xdc>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a24      	ldr	r2, [pc, #144]	; (80014a4 <SystemClock_Config+0xdc>)
 8001412:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001416:	6013      	str	r3, [r2, #0]
 8001418:	4b22      	ldr	r3, [pc, #136]	; (80014a4 <SystemClock_Config+0xdc>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001420:	607b      	str	r3, [r7, #4]
 8001422:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001424:	2301      	movs	r3, #1
 8001426:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001428:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800142c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800142e:	2302      	movs	r3, #2
 8001430:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001432:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001436:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8001438:	2304      	movs	r3, #4
 800143a:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 800143c:	23b4      	movs	r3, #180	; 0xb4
 800143e:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001440:	2302      	movs	r3, #2
 8001442:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001444:	2304      	movs	r3, #4
 8001446:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001448:	f107 0320 	add.w	r3, r7, #32
 800144c:	4618      	mov	r0, r3
 800144e:	f002 fadd 	bl	8003a0c <HAL_RCC_OscConfig>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <SystemClock_Config+0x94>
		Error_Handler();
 8001458:	f000 fc72 	bl	8001d40 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 800145c:	f002 fa86 	bl	800396c <HAL_PWREx_EnableOverDrive>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <SystemClock_Config+0xa2>
		Error_Handler();
 8001466:	f000 fc6b 	bl	8001d40 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800146a:	230f      	movs	r3, #15
 800146c:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800146e:	2302      	movs	r3, #2
 8001470:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001472:	2300      	movs	r3, #0
 8001474:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001476:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800147a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800147c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001480:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001482:	f107 030c 	add.w	r3, r7, #12
 8001486:	2105      	movs	r1, #5
 8001488:	4618      	mov	r0, r3
 800148a:	f002 fd37 	bl	8003efc <HAL_RCC_ClockConfig>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <SystemClock_Config+0xd0>
		Error_Handler();
 8001494:	f000 fc54 	bl	8001d40 <Error_Handler>
	}
}
 8001498:	bf00      	nop
 800149a:	3750      	adds	r7, #80	; 0x50
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	40023800 	.word	0x40023800
 80014a4:	40007000 	.word	0x40007000

080014a8 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80014ae:	463b      	mov	r3, r7
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80014ba:	4b21      	ldr	r3, [pc, #132]	; (8001540 <MX_ADC1_Init+0x98>)
 80014bc:	4a21      	ldr	r2, [pc, #132]	; (8001544 <MX_ADC1_Init+0x9c>)
 80014be:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014c0:	4b1f      	ldr	r3, [pc, #124]	; (8001540 <MX_ADC1_Init+0x98>)
 80014c2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80014c6:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014c8:	4b1d      	ldr	r3, [pc, #116]	; (8001540 <MX_ADC1_Init+0x98>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 80014ce:	4b1c      	ldr	r3, [pc, #112]	; (8001540 <MX_ADC1_Init+0x98>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 80014d4:	4b1a      	ldr	r3, [pc, #104]	; (8001540 <MX_ADC1_Init+0x98>)
 80014d6:	2201      	movs	r2, #1
 80014d8:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014da:	4b19      	ldr	r3, [pc, #100]	; (8001540 <MX_ADC1_Init+0x98>)
 80014dc:	2200      	movs	r2, #0
 80014de:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014e2:	4b17      	ldr	r3, [pc, #92]	; (8001540 <MX_ADC1_Init+0x98>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014e8:	4b15      	ldr	r3, [pc, #84]	; (8001540 <MX_ADC1_Init+0x98>)
 80014ea:	4a17      	ldr	r2, [pc, #92]	; (8001548 <MX_ADC1_Init+0xa0>)
 80014ec:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014ee:	4b14      	ldr	r3, [pc, #80]	; (8001540 <MX_ADC1_Init+0x98>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 80014f4:	4b12      	ldr	r3, [pc, #72]	; (8001540 <MX_ADC1_Init+0x98>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = ENABLE;
 80014fa:	4b11      	ldr	r3, [pc, #68]	; (8001540 <MX_ADC1_Init+0x98>)
 80014fc:	2201      	movs	r2, #1
 80014fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001502:	4b0f      	ldr	r3, [pc, #60]	; (8001540 <MX_ADC1_Init+0x98>)
 8001504:	2201      	movs	r2, #1
 8001506:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001508:	480d      	ldr	r0, [pc, #52]	; (8001540 <MX_ADC1_Init+0x98>)
 800150a:	f000 ff25 	bl	8002358 <HAL_ADC_Init>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_ADC1_Init+0x70>
		Error_Handler();
 8001514:	f000 fc14 	bl	8001d40 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8001518:	2305      	movs	r3, #5
 800151a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 800151c:	2301      	movs	r3, #1
 800151e:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001520:	2307      	movs	r3, #7
 8001522:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001524:	463b      	mov	r3, r7
 8001526:	4619      	mov	r1, r3
 8001528:	4805      	ldr	r0, [pc, #20]	; (8001540 <MX_ADC1_Init+0x98>)
 800152a:	f001 f87d 	bl	8002628 <HAL_ADC_ConfigChannel>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_ADC1_Init+0x90>
		Error_Handler();
 8001534:	f000 fc04 	bl	8001d40 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001538:	bf00      	nop
 800153a:	3710      	adds	r7, #16
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	200004ac 	.word	0x200004ac
 8001544:	40012000 	.word	0x40012000
 8001548:	0f000001 	.word	0x0f000001

0800154c <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 800154c:	b580      	push	{r7, lr}
 800154e:	b096      	sub	sp, #88	; 0x58
 8001550:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001552:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]
 800155e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001560:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800156a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	605a      	str	r2, [r3, #4]
 8001574:	609a      	str	r2, [r3, #8]
 8001576:	60da      	str	r2, [r3, #12]
 8001578:	611a      	str	r2, [r3, #16]
 800157a:	615a      	str	r2, [r3, #20]
 800157c:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 800157e:	1d3b      	adds	r3, r7, #4
 8001580:	2220      	movs	r2, #32
 8001582:	2100      	movs	r1, #0
 8001584:	4618      	mov	r0, r3
 8001586:	f007 fce8 	bl	8008f5a <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 800158a:	4b44      	ldr	r3, [pc, #272]	; (800169c <MX_TIM1_Init+0x150>)
 800158c:	4a44      	ldr	r2, [pc, #272]	; (80016a0 <MX_TIM1_Init+0x154>)
 800158e:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 9 - 1;
 8001590:	4b42      	ldr	r3, [pc, #264]	; (800169c <MX_TIM1_Init+0x150>)
 8001592:	2208      	movs	r2, #8
 8001594:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001596:	4b41      	ldr	r3, [pc, #260]	; (800169c <MX_TIM1_Init+0x150>)
 8001598:	2200      	movs	r2, #0
 800159a:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 1000 - 1;
 800159c:	4b3f      	ldr	r3, [pc, #252]	; (800169c <MX_TIM1_Init+0x150>)
 800159e:	f240 32e7 	movw	r2, #999	; 0x3e7
 80015a2:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015a4:	4b3d      	ldr	r3, [pc, #244]	; (800169c <MX_TIM1_Init+0x150>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 80015aa:	4b3c      	ldr	r3, [pc, #240]	; (800169c <MX_TIM1_Init+0x150>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b0:	4b3a      	ldr	r3, [pc, #232]	; (800169c <MX_TIM1_Init+0x150>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 80015b6:	4839      	ldr	r0, [pc, #228]	; (800169c <MX_TIM1_Init+0x150>)
 80015b8:	f002 fec0 	bl	800433c <HAL_TIM_Base_Init>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <MX_TIM1_Init+0x7a>
		Error_Handler();
 80015c2:	f000 fbbd 	bl	8001d40 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015ca:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 80015cc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015d0:	4619      	mov	r1, r3
 80015d2:	4832      	ldr	r0, [pc, #200]	; (800169c <MX_TIM1_Init+0x150>)
 80015d4:	f003 f8e4 	bl	80047a0 <HAL_TIM_ConfigClockSource>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_TIM1_Init+0x96>
		Error_Handler();
 80015de:	f000 fbaf 	bl	8001d40 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 80015e2:	482e      	ldr	r0, [pc, #184]	; (800169c <MX_TIM1_Init+0x150>)
 80015e4:	f002 fef9 	bl	80043da <HAL_TIM_PWM_Init>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <MX_TIM1_Init+0xa6>
		Error_Handler();
 80015ee:	f000 fba7 	bl	8001d40 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015f2:	2300      	movs	r3, #0
 80015f4:	643b      	str	r3, [r7, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015f6:	2300      	movs	r3, #0
 80015f8:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 80015fa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80015fe:	4619      	mov	r1, r3
 8001600:	4826      	ldr	r0, [pc, #152]	; (800169c <MX_TIM1_Init+0x150>)
 8001602:	f003 fca5 	bl	8004f50 <HAL_TIMEx_MasterConfigSynchronization>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <MX_TIM1_Init+0xc4>
			!= HAL_OK) {
		Error_Handler();
 800160c:	f000 fb98 	bl	8001d40 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001610:	2360      	movs	r3, #96	; 0x60
 8001612:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.Pulse = 0;
 8001614:	2300      	movs	r3, #0
 8001616:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001618:	2300      	movs	r3, #0
 800161a:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800161c:	2300      	movs	r3, #0
 800161e:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001620:	2300      	movs	r3, #0
 8001622:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001624:	2300      	movs	r3, #0
 8001626:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001628:	2300      	movs	r3, #0
 800162a:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3)
 800162c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001630:	2208      	movs	r2, #8
 8001632:	4619      	mov	r1, r3
 8001634:	4819      	ldr	r0, [pc, #100]	; (800169c <MX_TIM1_Init+0x150>)
 8001636:	f002 fff1 	bl	800461c <HAL_TIM_PWM_ConfigChannel>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_TIM1_Init+0xf8>
			!= HAL_OK) {
		Error_Handler();
 8001640:	f000 fb7e 	bl	8001d40 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4)
 8001644:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001648:	220c      	movs	r2, #12
 800164a:	4619      	mov	r1, r3
 800164c:	4813      	ldr	r0, [pc, #76]	; (800169c <MX_TIM1_Init+0x150>)
 800164e:	f002 ffe5 	bl	800461c <HAL_TIM_PWM_ConfigChannel>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_TIM1_Init+0x110>
			!= HAL_OK) {
		Error_Handler();
 8001658:	f000 fb72 	bl	8001d40 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800165c:	2300      	movs	r3, #0
 800165e:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001660:	2300      	movs	r3, #0
 8001662:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001664:	2300      	movs	r3, #0
 8001666:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8001668:	2300      	movs	r3, #0
 800166a:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800166c:	2300      	movs	r3, #0
 800166e:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001670:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001674:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001676:	2300      	movs	r3, #0
 8001678:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 800167a:	1d3b      	adds	r3, r7, #4
 800167c:	4619      	mov	r1, r3
 800167e:	4807      	ldr	r0, [pc, #28]	; (800169c <MX_TIM1_Init+0x150>)
 8001680:	f003 fce2 	bl	8005048 <HAL_TIMEx_ConfigBreakDeadTime>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_TIM1_Init+0x142>
			!= HAL_OK) {
		Error_Handler();
 800168a:	f000 fb59 	bl	8001d40 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 800168e:	4803      	ldr	r0, [pc, #12]	; (800169c <MX_TIM1_Init+0x150>)
 8001690:	f000 fc2c 	bl	8001eec <HAL_TIM_MspPostInit>

}
 8001694:	bf00      	nop
 8001696:	3758      	adds	r7, #88	; 0x58
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20000554 	.word	0x20000554
 80016a0:	40010000 	.word	0x40010000

080016a4 <MX_USART6_UART_Init>:
/**
 * @brief USART6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART6_UART_Init(void) {
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
	/* USER CODE END USART6_Init 0 */

	/* USER CODE BEGIN USART6_Init 1 */

	/* USER CODE END USART6_Init 1 */
	huart6.Instance = USART6;
 80016a8:	4b11      	ldr	r3, [pc, #68]	; (80016f0 <MX_USART6_UART_Init+0x4c>)
 80016aa:	4a12      	ldr	r2, [pc, #72]	; (80016f4 <MX_USART6_UART_Init+0x50>)
 80016ac:	601a      	str	r2, [r3, #0]
	huart6.Init.BaudRate = 115200;
 80016ae:	4b10      	ldr	r3, [pc, #64]	; (80016f0 <MX_USART6_UART_Init+0x4c>)
 80016b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016b4:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80016b6:	4b0e      	ldr	r3, [pc, #56]	; (80016f0 <MX_USART6_UART_Init+0x4c>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 80016bc:	4b0c      	ldr	r3, [pc, #48]	; (80016f0 <MX_USART6_UART_Init+0x4c>)
 80016be:	2200      	movs	r2, #0
 80016c0:	60da      	str	r2, [r3, #12]
	huart6.Init.Parity = UART_PARITY_NONE;
 80016c2:	4b0b      	ldr	r3, [pc, #44]	; (80016f0 <MX_USART6_UART_Init+0x4c>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	611a      	str	r2, [r3, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 80016c8:	4b09      	ldr	r3, [pc, #36]	; (80016f0 <MX_USART6_UART_Init+0x4c>)
 80016ca:	220c      	movs	r2, #12
 80016cc:	615a      	str	r2, [r3, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ce:	4b08      	ldr	r3, [pc, #32]	; (80016f0 <MX_USART6_UART_Init+0x4c>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	619a      	str	r2, [r3, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80016d4:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <MX_USART6_UART_Init+0x4c>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart6) != HAL_OK) {
 80016da:	4805      	ldr	r0, [pc, #20]	; (80016f0 <MX_USART6_UART_Init+0x4c>)
 80016dc:	f003 fd06 	bl	80050ec <HAL_UART_Init>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <MX_USART6_UART_Init+0x46>
		Error_Handler();
 80016e6:	f000 fb2b 	bl	8001d40 <Error_Handler>
	}
	/* USER CODE BEGIN USART6_Init 2 */

	/* USER CODE END USART6_Init 2 */

}
 80016ea:	bf00      	nop
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	2000059c 	.word	0x2000059c
 80016f4:	40011400 	.word	0x40011400

080016f8 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	607b      	str	r3, [r7, #4]
 8001702:	4b0c      	ldr	r3, [pc, #48]	; (8001734 <MX_DMA_Init+0x3c>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001706:	4a0b      	ldr	r2, [pc, #44]	; (8001734 <MX_DMA_Init+0x3c>)
 8001708:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800170c:	6313      	str	r3, [r2, #48]	; 0x30
 800170e:	4b09      	ldr	r3, [pc, #36]	; (8001734 <MX_DMA_Init+0x3c>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001716:	607b      	str	r3, [r7, #4]
 8001718:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800171a:	2200      	movs	r2, #0
 800171c:	2105      	movs	r1, #5
 800171e:	2038      	movs	r0, #56	; 0x38
 8001720:	f001 fb0d 	bl	8002d3e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001724:	2038      	movs	r0, #56	; 0x38
 8001726:	f001 fb26 	bl	8002d76 <HAL_NVIC_EnableIRQ>

}
 800172a:	bf00      	nop
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40023800 	.word	0x40023800

08001738 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001738:	b580      	push	{r7, lr}
 800173a:	b08a      	sub	sp, #40	; 0x28
 800173c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800173e:	f107 0314 	add.w	r3, r7, #20
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]
 8001748:	609a      	str	r2, [r3, #8]
 800174a:	60da      	str	r2, [r3, #12]
 800174c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	613b      	str	r3, [r7, #16]
 8001752:	4b46      	ldr	r3, [pc, #280]	; (800186c <MX_GPIO_Init+0x134>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	4a45      	ldr	r2, [pc, #276]	; (800186c <MX_GPIO_Init+0x134>)
 8001758:	f043 0304 	orr.w	r3, r3, #4
 800175c:	6313      	str	r3, [r2, #48]	; 0x30
 800175e:	4b43      	ldr	r3, [pc, #268]	; (800186c <MX_GPIO_Init+0x134>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	f003 0304 	and.w	r3, r3, #4
 8001766:	613b      	str	r3, [r7, #16]
 8001768:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	4b3f      	ldr	r3, [pc, #252]	; (800186c <MX_GPIO_Init+0x134>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	4a3e      	ldr	r2, [pc, #248]	; (800186c <MX_GPIO_Init+0x134>)
 8001774:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001778:	6313      	str	r3, [r2, #48]	; 0x30
 800177a:	4b3c      	ldr	r3, [pc, #240]	; (800186c <MX_GPIO_Init+0x134>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	60bb      	str	r3, [r7, #8]
 800178a:	4b38      	ldr	r3, [pc, #224]	; (800186c <MX_GPIO_Init+0x134>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	4a37      	ldr	r2, [pc, #220]	; (800186c <MX_GPIO_Init+0x134>)
 8001790:	f043 0301 	orr.w	r3, r3, #1
 8001794:	6313      	str	r3, [r2, #48]	; 0x30
 8001796:	4b35      	ldr	r3, [pc, #212]	; (800186c <MX_GPIO_Init+0x134>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	f003 0301 	and.w	r3, r3, #1
 800179e:	60bb      	str	r3, [r7, #8]
 80017a0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	607b      	str	r3, [r7, #4]
 80017a6:	4b31      	ldr	r3, [pc, #196]	; (800186c <MX_GPIO_Init+0x134>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	4a30      	ldr	r2, [pc, #192]	; (800186c <MX_GPIO_Init+0x134>)
 80017ac:	f043 0310 	orr.w	r3, r3, #16
 80017b0:	6313      	str	r3, [r2, #48]	; 0x30
 80017b2:	4b2e      	ldr	r3, [pc, #184]	; (800186c <MX_GPIO_Init+0x134>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b6:	f003 0310 	and.w	r3, r3, #16
 80017ba:	607b      	str	r3, [r7, #4]
 80017bc:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	603b      	str	r3, [r7, #0]
 80017c2:	4b2a      	ldr	r3, [pc, #168]	; (800186c <MX_GPIO_Init+0x134>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	4a29      	ldr	r2, [pc, #164]	; (800186c <MX_GPIO_Init+0x134>)
 80017c8:	f043 0308 	orr.w	r3, r3, #8
 80017cc:	6313      	str	r3, [r2, #48]	; 0x30
 80017ce:	4b27      	ldr	r3, [pc, #156]	; (800186c <MX_GPIO_Init+0x134>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	f003 0308 	and.w	r3, r3, #8
 80017d6:	603b      	str	r3, [r7, #0]
 80017d8:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin, GPIO_PIN_RESET);
 80017da:	2200      	movs	r2, #0
 80017dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017e0:	4823      	ldr	r0, [pc, #140]	; (8001870 <MX_GPIO_Init+0x138>)
 80017e2:	f002 f8a9 	bl	8003938 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 80017e6:	2200      	movs	r2, #0
 80017e8:	f24e 010a 	movw	r1, #57354	; 0xe00a
 80017ec:	4821      	ldr	r0, [pc, #132]	; (8001874 <MX_GPIO_Init+0x13c>)
 80017ee:	f002 f8a3 	bl	8003938 <HAL_GPIO_WritePin>
	GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 | FC_Ctrl_Pin | Fan_Ctrl_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : Thermostat_Pin Relay_Pin */
	GPIO_InitStruct.Pin = Thermostat_Pin | Relay_Pin;
 80017f2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017f6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017f8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80017fc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001802:	f107 0314 	add.w	r3, r7, #20
 8001806:	4619      	mov	r1, r3
 8001808:	4819      	ldr	r0, [pc, #100]	; (8001870 <MX_GPIO_Init+0x138>)
 800180a:	f001 fed1 	bl	80035b0 <HAL_GPIO_Init>

	/*Configure GPIO pin : Heater_Ctrl_Pin */
	GPIO_InitStruct.Pin = Heater_Ctrl_Pin;
 800180e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001812:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001814:	2301      	movs	r3, #1
 8001816:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001818:	2300      	movs	r3, #0
 800181a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181c:	2300      	movs	r3, #0
 800181e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(Heater_Ctrl_GPIO_Port, &GPIO_InitStruct);
 8001820:	f107 0314 	add.w	r3, r7, #20
 8001824:	4619      	mov	r1, r3
 8001826:	4812      	ldr	r0, [pc, #72]	; (8001870 <MX_GPIO_Init+0x138>)
 8001828:	f001 fec2 	bl	80035b0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD13 PD14 PD15 FC_Ctrl_Pin
	 Fan_Ctrl_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 | FC_Ctrl_Pin
 800182c:	f24e 030a 	movw	r3, #57354	; 0xe00a
 8001830:	617b      	str	r3, [r7, #20]
			| Fan_Ctrl_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001832:	2301      	movs	r3, #1
 8001834:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001836:	2300      	movs	r3, #0
 8001838:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183a:	2300      	movs	r3, #0
 800183c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800183e:	f107 0314 	add.w	r3, r7, #20
 8001842:	4619      	mov	r1, r3
 8001844:	480b      	ldr	r0, [pc, #44]	; (8001874 <MX_GPIO_Init+0x13c>)
 8001846:	f001 feb3 	bl	80035b0 <HAL_GPIO_Init>

	/*Configure GPIO pin : FC_Failure_Pin */
	GPIO_InitStruct.Pin = FC_Failure_Pin;
 800184a:	2310      	movs	r3, #16
 800184c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800184e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001852:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(FC_Failure_GPIO_Port, &GPIO_InitStruct);
 8001858:	f107 0314 	add.w	r3, r7, #20
 800185c:	4619      	mov	r1, r3
 800185e:	4805      	ldr	r0, [pc, #20]	; (8001874 <MX_GPIO_Init+0x13c>)
 8001860:	f001 fea6 	bl	80035b0 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001864:	bf00      	nop
 8001866:	3728      	adds	r7, #40	; 0x28
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40023800 	.word	0x40023800
 8001870:	40021000 	.word	0x40021000
 8001874:	40020c00 	.word	0x40020c00

08001878 <StartTaskReceiveData>:
 * @brief  Function implementing the TaskReceiveData thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskReceiveData */
void StartTaskReceiveData(void const *argument) {
 8001878:	b580      	push	{r7, lr}
 800187a:	b08a      	sub	sp, #40	; 0x28
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		if (flag_value) {
 8001880:	4b80      	ldr	r3, [pc, #512]	; (8001a84 <StartTaskReceiveData+0x20c>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	2b00      	cmp	r3, #0
 8001886:	f000 80f8 	beq.w	8001a7a <StartTaskReceiveData+0x202>
			char num[30];
			uint8_t num_index = 0;
 800188a:	2300      	movs	r3, #0
 800188c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			while (rx_buffer[num_index] != '\0') {
 8001890:	e00f      	b.n	80018b2 <StartTaskReceiveData+0x3a>
				num[num_index] = rx_buffer[num_index + 1];
 8001892:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001896:	1c5a      	adds	r2, r3, #1
 8001898:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800189c:	497a      	ldr	r1, [pc, #488]	; (8001a88 <StartTaskReceiveData+0x210>)
 800189e:	5c8a      	ldrb	r2, [r1, r2]
 80018a0:	3328      	adds	r3, #40	; 0x28
 80018a2:	443b      	add	r3, r7
 80018a4:	f803 2c20 	strb.w	r2, [r3, #-32]
				num_index++;
 80018a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018ac:	3301      	adds	r3, #1
 80018ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			while (rx_buffer[num_index] != '\0') {
 80018b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018b6:	4a74      	ldr	r2, [pc, #464]	; (8001a88 <StartTaskReceiveData+0x210>)
 80018b8:	5cd3      	ldrb	r3, [r2, r3]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d1e9      	bne.n	8001892 <StartTaskReceiveData+0x1a>
			}
			switch (rx_buffer[0]) {
 80018be:	4b72      	ldr	r3, [pc, #456]	; (8001a88 <StartTaskReceiveData+0x210>)
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	3b63      	subs	r3, #99	; 0x63
 80018c4:	2b13      	cmp	r3, #19
 80018c6:	f200 80d5 	bhi.w	8001a74 <StartTaskReceiveData+0x1fc>
 80018ca:	a201      	add	r2, pc, #4	; (adr r2, 80018d0 <StartTaskReceiveData+0x58>)
 80018cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018d0:	080019b1 	.word	0x080019b1
 80018d4:	08001a51 	.word	0x08001a51
 80018d8:	08001a75 	.word	0x08001a75
 80018dc:	080019e3 	.word	0x080019e3
 80018e0:	08001a75 	.word	0x08001a75
 80018e4:	0800197d 	.word	0x0800197d
 80018e8:	08001a33 	.word	0x08001a33
 80018ec:	08001a75 	.word	0x08001a75
 80018f0:	08001a75 	.word	0x08001a75
 80018f4:	08001a75 	.word	0x08001a75
 80018f8:	08001a75 	.word	0x08001a75
 80018fc:	08001a75 	.word	0x08001a75
 8001900:	08001a75 	.word	0x08001a75
 8001904:	08001a15 	.word	0x08001a15
 8001908:	08001a75 	.word	0x08001a75
 800190c:	08001a6f 	.word	0x08001a6f
 8001910:	08001a75 	.word	0x08001a75
 8001914:	08001921 	.word	0x08001921
 8001918:	08001a75 	.word	0x08001a75
 800191c:	08001959 	.word	0x08001959
			case 't': {
				temp_set = atof(num);
 8001920:	f107 0308 	add.w	r3, r7, #8
 8001924:	4618      	mov	r0, r3
 8001926:	f005 fef1 	bl	800770c <atof>
 800192a:	ec53 2b10 	vmov	r2, r3, d0
 800192e:	4610      	mov	r0, r2
 8001930:	4619      	mov	r1, r3
 8001932:	f7ff f969 	bl	8000c08 <__aeabi_d2f>
 8001936:	4603      	mov	r3, r0
 8001938:	4a54      	ldr	r2, [pc, #336]	; (8001a8c <StartTaskReceiveData+0x214>)
 800193a:	6013      	str	r3, [r2, #0]
				last_error_pres = 0;
 800193c:	4b54      	ldr	r3, [pc, #336]	; (8001a90 <StartTaskReceiveData+0x218>)
 800193e:	f04f 0200 	mov.w	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
				integrated_error_pres = 0;
 8001944:	4b53      	ldr	r3, [pc, #332]	; (8001a94 <StartTaskReceiveData+0x21c>)
 8001946:	f04f 0200 	mov.w	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
				timerPID_pres = HAL_GetTick();
 800194c:	f000 fcf8 	bl	8002340 <HAL_GetTick>
 8001950:	4603      	mov	r3, r0
 8001952:	4a51      	ldr	r2, [pc, #324]	; (8001a98 <StartTaskReceiveData+0x220>)
 8001954:	6013      	str	r3, [r2, #0]
				break;
 8001956:	e08d      	b.n	8001a74 <StartTaskReceiveData+0x1fc>
			}
			case 'v': {
				flag_speed = 1;
 8001958:	4b50      	ldr	r3, [pc, #320]	; (8001a9c <StartTaskReceiveData+0x224>)
 800195a:	2201      	movs	r2, #1
 800195c:	701a      	strb	r2, [r3, #0]
				speed_set = atof(num);
 800195e:	f107 0308 	add.w	r3, r7, #8
 8001962:	4618      	mov	r0, r3
 8001964:	f005 fed2 	bl	800770c <atof>
 8001968:	ec53 2b10 	vmov	r2, r3, d0
 800196c:	4610      	mov	r0, r2
 800196e:	4619      	mov	r1, r3
 8001970:	f7ff f94a 	bl	8000c08 <__aeabi_d2f>
 8001974:	4603      	mov	r3, r0
 8001976:	4a4a      	ldr	r2, [pc, #296]	; (8001aa0 <StartTaskReceiveData+0x228>)
 8001978:	6013      	str	r3, [r2, #0]
				break;
 800197a:	e07b      	b.n	8001a74 <StartTaskReceiveData+0x1fc>
			}
			case 'h': //heater control
			{
				HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, atoi(num)); //green
 800197c:	f107 0308 	add.w	r3, r7, #8
 8001980:	4618      	mov	r0, r3
 8001982:	f005 fec6 	bl	8007712 <atoi>
 8001986:	4603      	mov	r3, r0
 8001988:	b2db      	uxtb	r3, r3
 800198a:	461a      	mov	r2, r3
 800198c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001990:	4844      	ldr	r0, [pc, #272]	; (8001aa4 <StartTaskReceiveData+0x22c>)
 8001992:	f001 ffd1 	bl	8003938 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin,
						atoi(num));
 8001996:	f107 0308 	add.w	r3, r7, #8
 800199a:	4618      	mov	r0, r3
 800199c:	f005 feb9 	bl	8007712 <atoi>
 80019a0:	4603      	mov	r3, r0
				HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin,
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	461a      	mov	r2, r3
 80019a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019aa:	483f      	ldr	r0, [pc, #252]	; (8001aa8 <StartTaskReceiveData+0x230>)
 80019ac:	f001 ffc4 	bl	8003938 <HAL_GPIO_WritePin>
			}
			case 'c': //frequency converter control
			{
				HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, atoi(num)); //red
 80019b0:	f107 0308 	add.w	r3, r7, #8
 80019b4:	4618      	mov	r0, r3
 80019b6:	f005 feac 	bl	8007712 <atoi>
 80019ba:	4603      	mov	r3, r0
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	461a      	mov	r2, r3
 80019c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019c4:	4837      	ldr	r0, [pc, #220]	; (8001aa4 <StartTaskReceiveData+0x22c>)
 80019c6:	f001 ffb7 	bl	8003938 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin, atoi(num));
 80019ca:	f107 0308 	add.w	r3, r7, #8
 80019ce:	4618      	mov	r0, r3
 80019d0:	f005 fe9f 	bl	8007712 <atoi>
 80019d4:	4603      	mov	r3, r0
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	461a      	mov	r2, r3
 80019da:	2102      	movs	r1, #2
 80019dc:	4831      	ldr	r0, [pc, #196]	; (8001aa4 <StartTaskReceiveData+0x22c>)
 80019de:	f001 ffab 	bl	8003938 <HAL_GPIO_WritePin>
			}
			case 'f': //fan control
			{
				HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, atoi(num)); //yellow
 80019e2:	f107 0308 	add.w	r3, r7, #8
 80019e6:	4618      	mov	r0, r3
 80019e8:	f005 fe93 	bl	8007712 <atoi>
 80019ec:	4603      	mov	r3, r0
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	461a      	mov	r2, r3
 80019f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019f6:	482b      	ldr	r0, [pc, #172]	; (8001aa4 <StartTaskReceiveData+0x22c>)
 80019f8:	f001 ff9e 	bl	8003938 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin, atoi(num));
 80019fc:	f107 0308 	add.w	r3, r7, #8
 8001a00:	4618      	mov	r0, r3
 8001a02:	f005 fe86 	bl	8007712 <atoi>
 8001a06:	4603      	mov	r3, r0
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	2108      	movs	r1, #8
 8001a0e:	4825      	ldr	r0, [pc, #148]	; (8001aa4 <StartTaskReceiveData+0x22c>)
 8001a10:	f001 ff92 	bl	8003938 <HAL_GPIO_WritePin>
			}
			case 'p': {
				PID_TEMP.Kp = atof(num);
 8001a14:	f107 0308 	add.w	r3, r7, #8
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f005 fe77 	bl	800770c <atof>
 8001a1e:	ec53 2b10 	vmov	r2, r3, d0
 8001a22:	4610      	mov	r0, r2
 8001a24:	4619      	mov	r1, r3
 8001a26:	f7ff f8ef 	bl	8000c08 <__aeabi_d2f>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	4a1f      	ldr	r2, [pc, #124]	; (8001aac <StartTaskReceiveData+0x234>)
 8001a2e:	6013      	str	r3, [r2, #0]
				break;
 8001a30:	e020      	b.n	8001a74 <StartTaskReceiveData+0x1fc>
			}
			case 'i': //
			{
				PID_TEMP.Ki = atof(num);
 8001a32:	f107 0308 	add.w	r3, r7, #8
 8001a36:	4618      	mov	r0, r3
 8001a38:	f005 fe68 	bl	800770c <atof>
 8001a3c:	ec53 2b10 	vmov	r2, r3, d0
 8001a40:	4610      	mov	r0, r2
 8001a42:	4619      	mov	r1, r3
 8001a44:	f7ff f8e0 	bl	8000c08 <__aeabi_d2f>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	4a18      	ldr	r2, [pc, #96]	; (8001aac <StartTaskReceiveData+0x234>)
 8001a4c:	6053      	str	r3, [r2, #4]
				break;
 8001a4e:	e011      	b.n	8001a74 <StartTaskReceiveData+0x1fc>
			}
			case 'd': //
			{
				PID_TEMP.Kd = atof(num);
 8001a50:	f107 0308 	add.w	r3, r7, #8
 8001a54:	4618      	mov	r0, r3
 8001a56:	f005 fe59 	bl	800770c <atof>
 8001a5a:	ec53 2b10 	vmov	r2, r3, d0
 8001a5e:	4610      	mov	r0, r2
 8001a60:	4619      	mov	r1, r3
 8001a62:	f7ff f8d1 	bl	8000c08 <__aeabi_d2f>
 8001a66:	4603      	mov	r3, r0
 8001a68:	4a10      	ldr	r2, [pc, #64]	; (8001aac <StartTaskReceiveData+0x234>)
 8001a6a:	6093      	str	r3, [r2, #8]
				break;
 8001a6c:	e002      	b.n	8001a74 <StartTaskReceiveData+0x1fc>
			}
			case 'r': {
				request = 1;
 8001a6e:	4b10      	ldr	r3, [pc, #64]	; (8001ab0 <StartTaskReceiveData+0x238>)
 8001a70:	2201      	movs	r2, #1
 8001a72:	701a      	strb	r2, [r3, #0]
			}
			}
			flag_value = 0;
 8001a74:	4b03      	ldr	r3, [pc, #12]	; (8001a84 <StartTaskReceiveData+0x20c>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	701a      	strb	r2, [r3, #0]
		}

		osDelay(500);
 8001a7a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a7e:	f004 fc18 	bl	80062b2 <osDelay>
		if (flag_value) {
 8001a82:	e6fd      	b.n	8001880 <StartTaskReceiveData+0x8>
 8001a84:	20000604 	.word	0x20000604
 8001a88:	2000064c 	.word	0x2000064c
 8001a8c:	2000060c 	.word	0x2000060c
 8001a90:	20000204 	.word	0x20000204
 8001a94:	20000208 	.word	0x20000208
 8001a98:	20000200 	.word	0x20000200
 8001a9c:	20000605 	.word	0x20000605
 8001aa0:	20000610 	.word	0x20000610
 8001aa4:	40020c00 	.word	0x40020c00
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	20000000 	.word	0x20000000
 8001ab0:	20000606 	.word	0x20000606

08001ab4 <StartTaskHeater>:
 * @brief Function implementing the TaskHeater thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskHeater */
void StartTaskHeater(void const *argument) {
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTaskHeater */
	/* Infinite loop */
	for (;;) {
		if (HAL_GPIO_ReadPin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin)
 8001abc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ac0:	4841      	ldr	r0, [pc, #260]	; (8001bc8 <StartTaskHeater+0x114>)
 8001ac2:	f001 ff21 	bl	8003908 <HAL_GPIO_ReadPin>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d0f7      	beq.n	8001abc <StartTaskHeater+0x8>
				&& HAL_GPIO_ReadPin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin)) {
 8001acc:	2108      	movs	r1, #8
 8001ace:	483f      	ldr	r0, [pc, #252]	; (8001bcc <StartTaskHeater+0x118>)
 8001ad0:	f001 ff1a 	bl	8003908 <HAL_GPIO_ReadPin>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d0f0      	beq.n	8001abc <StartTaskHeater+0x8>
			if (!HAL_GPIO_ReadPin(Thermostat_GPIO_Port, Thermostat_Pin)) {
 8001ada:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ade:	483a      	ldr	r0, [pc, #232]	; (8001bc8 <StartTaskHeater+0x114>)
 8001ae0:	f001 ff12 	bl	8003908 <HAL_GPIO_ReadPin>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d16a      	bne.n	8001bc0 <StartTaskHeater+0x10c>
				if (flag_adc) {
 8001aea:	4b39      	ldr	r3, [pc, #228]	; (8001bd0 <StartTaskHeater+0x11c>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d061      	beq.n	8001bb6 <StartTaskHeater+0x102>
					if (flag_avg) {
 8001af2:	4b38      	ldr	r3, [pc, #224]	; (8001bd4 <StartTaskHeater+0x120>)
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d010      	beq.n	8001b1c <StartTaskHeater+0x68>
						temp = (float) adc_average * coeff_temp;
 8001afa:	4b37      	ldr	r3, [pc, #220]	; (8001bd8 <StartTaskHeater+0x124>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	ee07 3a90 	vmov	s15, r3
 8001b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b06:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001b0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b0e:	4b33      	ldr	r3, [pc, #204]	; (8001bdc <StartTaskHeater+0x128>)
 8001b10:	edc3 7a00 	vstr	s15, [r3]
						flag_avg = 0;
 8001b14:	4b2f      	ldr	r3, [pc, #188]	; (8001bd4 <StartTaskHeater+0x120>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	701a      	strb	r2, [r3, #0]
 8001b1a:	e00c      	b.n	8001b36 <StartTaskHeater+0x82>
					} else {
						temp = (float) adc_value * coeff_temp;
 8001b1c:	4b30      	ldr	r3, [pc, #192]	; (8001be0 <StartTaskHeater+0x12c>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	ee07 3a90 	vmov	s15, r3
 8001b24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b28:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001b2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b30:	4b2a      	ldr	r3, [pc, #168]	; (8001bdc <StartTaskHeater+0x128>)
 8001b32:	edc3 7a00 	vstr	s15, [r3]
					}
					if (abs(temp - temp_set) > 2) {
 8001b36:	4b29      	ldr	r3, [pc, #164]	; (8001bdc <StartTaskHeater+0x128>)
 8001b38:	ed93 7a00 	vldr	s14, [r3]
 8001b3c:	4b29      	ldr	r3, [pc, #164]	; (8001be4 <StartTaskHeater+0x130>)
 8001b3e:	edd3 7a00 	vldr	s15, [r3]
 8001b42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b4a:	ee17 3a90 	vmov	r3, s15
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	bfb8      	it	lt
 8001b52:	425b      	neglt	r3, r3
 8001b54:	2b02      	cmp	r3, #2
 8001b56:	dd26      	ble.n	8001ba6 <StartTaskHeater+0xf2>
						pwm_temp = PID_Calc(PID_TEMP, temp, temp_set);
 8001b58:	4b20      	ldr	r3, [pc, #128]	; (8001bdc <StartTaskHeater+0x128>)
 8001b5a:	ed93 6a00 	vldr	s12, [r3]
 8001b5e:	4b21      	ldr	r3, [pc, #132]	; (8001be4 <StartTaskHeater+0x130>)
 8001b60:	edd3 5a00 	vldr	s11, [r3]
 8001b64:	4b20      	ldr	r3, [pc, #128]	; (8001be8 <StartTaskHeater+0x134>)
 8001b66:	edd3 6a00 	vldr	s13, [r3]
 8001b6a:	ed93 7a01 	vldr	s14, [r3, #4]
 8001b6e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b72:	eeb0 2a65 	vmov.f32	s4, s11
 8001b76:	eef0 1a46 	vmov.f32	s3, s12
 8001b7a:	eeb0 0a66 	vmov.f32	s0, s13
 8001b7e:	eef0 0a47 	vmov.f32	s1, s14
 8001b82:	eeb0 1a67 	vmov.f32	s2, s15
 8001b86:	f7ff fa43 	bl	8001010 <PID_Calc>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	b29a      	uxth	r2, r3
 8001b8e:	4b17      	ldr	r3, [pc, #92]	; (8001bec <StartTaskHeater+0x138>)
 8001b90:	801a      	strh	r2, [r3, #0]
						__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pwm_temp);
 8001b92:	4b16      	ldr	r3, [pc, #88]	; (8001bec <StartTaskHeater+0x138>)
 8001b94:	881a      	ldrh	r2, [r3, #0]
 8001b96:	4b16      	ldr	r3, [pc, #88]	; (8001bf0 <StartTaskHeater+0x13c>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	63da      	str	r2, [r3, #60]	; 0x3c
						osDelay(1000);
 8001b9c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ba0:	f004 fb87 	bl	80062b2 <osDelay>
 8001ba4:	e003      	b.n	8001bae <StartTaskHeater+0xfa>
					} else {
						osDelay(60000);
 8001ba6:	f64e 2060 	movw	r0, #60000	; 0xea60
 8001baa:	f004 fb82 	bl	80062b2 <osDelay>
					}
					flag_adc = 0;
 8001bae:	4b08      	ldr	r3, [pc, #32]	; (8001bd0 <StartTaskHeater+0x11c>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	701a      	strb	r2, [r3, #0]
 8001bb4:	e782      	b.n	8001abc <StartTaskHeater+0x8>
				} else {
					osDelay(1000);
 8001bb6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bba:	f004 fb7a 	bl	80062b2 <osDelay>
 8001bbe:	e77d      	b.n	8001abc <StartTaskHeater+0x8>
				}

			} else {
				osDelay(300000);
 8001bc0:	480c      	ldr	r0, [pc, #48]	; (8001bf4 <StartTaskHeater+0x140>)
 8001bc2:	f004 fb76 	bl	80062b2 <osDelay>
		if (HAL_GPIO_ReadPin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin)
 8001bc6:	e779      	b.n	8001abc <StartTaskHeater+0x8>
 8001bc8:	40021000 	.word	0x40021000
 8001bcc:	40020c00 	.word	0x40020c00
 8001bd0:	20000603 	.word	0x20000603
 8001bd4:	20000602 	.word	0x20000602
 8001bd8:	200005fc 	.word	0x200005fc
 8001bdc:	20000608 	.word	0x20000608
 8001be0:	200005f0 	.word	0x200005f0
 8001be4:	2000060c 	.word	0x2000060c
 8001be8:	20000000 	.word	0x20000000
 8001bec:	20000614 	.word	0x20000614
 8001bf0:	20000554 	.word	0x20000554
 8001bf4:	000493e0 	.word	0x000493e0

08001bf8 <StartTaskFan>:
 * @brief Function implementing the TaskFan thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskFan */
void StartTaskFan(void const *argument) {
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTaskFan */
	/* Infinite loop */
	for (;;) {
		if (HAL_GPIO_ReadPin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin)) {
 8001c00:	2108      	movs	r1, #8
 8001c02:	481f      	ldr	r0, [pc, #124]	; (8001c80 <StartTaskFan+0x88>)
 8001c04:	f001 fe80 	bl	8003908 <HAL_GPIO_ReadPin>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d02e      	beq.n	8001c6c <StartTaskFan+0x74>
			if (!HAL_GPIO_ReadPin(Relay_GPIO_Port, Relay_Pin)
 8001c0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c12:	481c      	ldr	r0, [pc, #112]	; (8001c84 <StartTaskFan+0x8c>)
 8001c14:	f001 fe78 	bl	8003908 <HAL_GPIO_ReadPin>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d126      	bne.n	8001c6c <StartTaskFan+0x74>
					&& !HAL_GPIO_ReadPin(FC_Failure_GPIO_Port,
 8001c1e:	2110      	movs	r1, #16
 8001c20:	4817      	ldr	r0, [pc, #92]	; (8001c80 <StartTaskFan+0x88>)
 8001c22:	f001 fe71 	bl	8003908 <HAL_GPIO_ReadPin>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d11f      	bne.n	8001c6c <StartTaskFan+0x74>
							FC_Failure_Pin)) {
				if (flag_speed) {
 8001c2c:	4b16      	ldr	r3, [pc, #88]	; (8001c88 <StartTaskFan+0x90>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d01b      	beq.n	8001c6c <StartTaskFan+0x74>
					pwm_speed = (uint32_t) (speed_set * coeff_speed);
 8001c34:	4b15      	ldr	r3, [pc, #84]	; (8001c8c <StartTaskFan+0x94>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7fe fc95 	bl	8000568 <__aeabi_f2d>
 8001c3e:	a30e      	add	r3, pc, #56	; (adr r3, 8001c78 <StartTaskFan+0x80>)
 8001c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c44:	f7fe fce8 	bl	8000618 <__aeabi_dmul>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	4610      	mov	r0, r2
 8001c4e:	4619      	mov	r1, r3
 8001c50:	f7fe ffba 	bl	8000bc8 <__aeabi_d2uiz>
 8001c54:	4603      	mov	r3, r0
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	4b0d      	ldr	r3, [pc, #52]	; (8001c90 <StartTaskFan+0x98>)
 8001c5a:	801a      	strh	r2, [r3, #0]
					__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwm_speed);
 8001c5c:	4b0c      	ldr	r3, [pc, #48]	; (8001c90 <StartTaskFan+0x98>)
 8001c5e:	881a      	ldrh	r2, [r3, #0]
 8001c60:	4b0c      	ldr	r3, [pc, #48]	; (8001c94 <StartTaskFan+0x9c>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	641a      	str	r2, [r3, #64]	; 0x40
					flag_speed = 0;
 8001c66:	4b08      	ldr	r3, [pc, #32]	; (8001c88 <StartTaskFan+0x90>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		osDelay(5000);
 8001c6c:	f241 3088 	movw	r0, #5000	; 0x1388
 8001c70:	f004 fb1f 	bl	80062b2 <osDelay>
		if (HAL_GPIO_ReadPin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin)) {
 8001c74:	e7c4      	b.n	8001c00 <StartTaskFan+0x8>
 8001c76:	bf00      	nop
 8001c78:	9999999a 	.word	0x9999999a
 8001c7c:	3fc99999 	.word	0x3fc99999
 8001c80:	40020c00 	.word	0x40020c00
 8001c84:	40021000 	.word	0x40021000
 8001c88:	20000605 	.word	0x20000605
 8001c8c:	20000610 	.word	0x20000610
 8001c90:	20000616 	.word	0x20000616
 8001c94:	20000554 	.word	0x20000554

08001c98 <StartTaskSendData>:
 * @brief Function implementing the TaskSendData thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskSendData */
void StartTaskSendData(void const *argument) {
 8001c98:	b5b0      	push	{r4, r5, r7, lr}
 8001c9a:	b088      	sub	sp, #32
 8001c9c:	af04      	add	r7, sp, #16
 8001c9e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTaskSendData */
	/* Infinite loop */
	for (;;) {
		if (request) {
 8001ca0:	4b1f      	ldr	r3, [pc, #124]	; (8001d20 <StartTaskSendData+0x88>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d036      	beq.n	8001d16 <StartTaskSendData+0x7e>
			uint8_t state_heater = HAL_GPIO_ReadPin(Thermostat_GPIO_Port,
 8001ca8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001cac:	481d      	ldr	r0, [pc, #116]	; (8001d24 <StartTaskSendData+0x8c>)
 8001cae:	f001 fe2b 	bl	8003908 <HAL_GPIO_ReadPin>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	73fb      	strb	r3, [r7, #15]
			Thermostat_Pin);
			uint8_t state_fan = HAL_GPIO_ReadPin(Relay_GPIO_Port, Relay_Pin);
 8001cb6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001cba:	481a      	ldr	r0, [pc, #104]	; (8001d24 <StartTaskSendData+0x8c>)
 8001cbc:	f001 fe24 	bl	8003908 <HAL_GPIO_ReadPin>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	73bb      	strb	r3, [r7, #14]
			uint8_t state_fc = HAL_GPIO_ReadPin(FC_Failure_GPIO_Port,
 8001cc4:	2110      	movs	r1, #16
 8001cc6:	4818      	ldr	r0, [pc, #96]	; (8001d28 <StartTaskSendData+0x90>)
 8001cc8:	f001 fe1e 	bl	8003908 <HAL_GPIO_ReadPin>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	737b      	strb	r3, [r7, #13]
			FC_Failure_Pin);

			sprintf(Txdata, "%.1f %d %d %d %d\n", temp, pwm_temp, state_heater,
 8001cd0:	4b16      	ldr	r3, [pc, #88]	; (8001d2c <StartTaskSendData+0x94>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7fe fc47 	bl	8000568 <__aeabi_f2d>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	460b      	mov	r3, r1
 8001cde:	4914      	ldr	r1, [pc, #80]	; (8001d30 <StartTaskSendData+0x98>)
 8001ce0:	8809      	ldrh	r1, [r1, #0]
 8001ce2:	460d      	mov	r5, r1
 8001ce4:	7bf9      	ldrb	r1, [r7, #15]
 8001ce6:	7bb8      	ldrb	r0, [r7, #14]
 8001ce8:	7b7c      	ldrb	r4, [r7, #13]
 8001cea:	9403      	str	r4, [sp, #12]
 8001cec:	9002      	str	r0, [sp, #8]
 8001cee:	9101      	str	r1, [sp, #4]
 8001cf0:	9500      	str	r5, [sp, #0]
 8001cf2:	4910      	ldr	r1, [pc, #64]	; (8001d34 <StartTaskSendData+0x9c>)
 8001cf4:	4810      	ldr	r0, [pc, #64]	; (8001d38 <StartTaskSendData+0xa0>)
 8001cf6:	f007 f8cd 	bl	8008e94 <siprintf>
					state_fan, state_fc);
			HAL_UART_Transmit(&huart6, (uint8_t*) Txdata, strlen(Txdata),
 8001cfa:	480f      	ldr	r0, [pc, #60]	; (8001d38 <StartTaskSendData+0xa0>)
 8001cfc:	f7fe fac8 	bl	8000290 <strlen>
 8001d00:	4603      	mov	r3, r0
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	f04f 33ff 	mov.w	r3, #4294967295
 8001d08:	490b      	ldr	r1, [pc, #44]	; (8001d38 <StartTaskSendData+0xa0>)
 8001d0a:	480c      	ldr	r0, [pc, #48]	; (8001d3c <StartTaskSendData+0xa4>)
 8001d0c:	f003 fa3b 	bl	8005186 <HAL_UART_Transmit>
					HAL_MAX_DELAY);
			request = 0;
 8001d10:	4b03      	ldr	r3, [pc, #12]	; (8001d20 <StartTaskSendData+0x88>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	701a      	strb	r2, [r3, #0]
		}
		osDelay(1000);
 8001d16:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d1a:	f004 faca 	bl	80062b2 <osDelay>
		if (request) {
 8001d1e:	e7bf      	b.n	8001ca0 <StartTaskSendData+0x8>
 8001d20:	20000606 	.word	0x20000606
 8001d24:	40021000 	.word	0x40021000
 8001d28:	40020c00 	.word	0x40020c00
 8001d2c:	20000608 	.word	0x20000608
 8001d30:	20000614 	.word	0x20000614
 8001d34:	0800bbfc 	.word	0x0800bbfc
 8001d38:	20000618 	.word	0x20000618
 8001d3c:	2000059c 	.word	0x2000059c

08001d40 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d44:	b672      	cpsid	i
}
 8001d46:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001d48:	e7fe      	b.n	8001d48 <Error_Handler+0x8>
	...

08001d4c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	607b      	str	r3, [r7, #4]
 8001d56:	4b12      	ldr	r3, [pc, #72]	; (8001da0 <HAL_MspInit+0x54>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d5a:	4a11      	ldr	r2, [pc, #68]	; (8001da0 <HAL_MspInit+0x54>)
 8001d5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d60:	6453      	str	r3, [r2, #68]	; 0x44
 8001d62:	4b0f      	ldr	r3, [pc, #60]	; (8001da0 <HAL_MspInit+0x54>)
 8001d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d6a:	607b      	str	r3, [r7, #4]
 8001d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	603b      	str	r3, [r7, #0]
 8001d72:	4b0b      	ldr	r3, [pc, #44]	; (8001da0 <HAL_MspInit+0x54>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d76:	4a0a      	ldr	r2, [pc, #40]	; (8001da0 <HAL_MspInit+0x54>)
 8001d78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d7c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d7e:	4b08      	ldr	r3, [pc, #32]	; (8001da0 <HAL_MspInit+0x54>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d86:	603b      	str	r3, [r7, #0]
 8001d88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	210f      	movs	r1, #15
 8001d8e:	f06f 0001 	mvn.w	r0, #1
 8001d92:	f000 ffd4 	bl	8002d3e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	40023800 	.word	0x40023800

08001da4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08a      	sub	sp, #40	; 0x28
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
 8001dba:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a34      	ldr	r2, [pc, #208]	; (8001e94 <HAL_ADC_MspInit+0xf0>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d161      	bne.n	8001e8a <HAL_ADC_MspInit+0xe6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	4b33      	ldr	r3, [pc, #204]	; (8001e98 <HAL_ADC_MspInit+0xf4>)
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dce:	4a32      	ldr	r2, [pc, #200]	; (8001e98 <HAL_ADC_MspInit+0xf4>)
 8001dd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dd4:	6453      	str	r3, [r2, #68]	; 0x44
 8001dd6:	4b30      	ldr	r3, [pc, #192]	; (8001e98 <HAL_ADC_MspInit+0xf4>)
 8001dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	4b2c      	ldr	r3, [pc, #176]	; (8001e98 <HAL_ADC_MspInit+0xf4>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	4a2b      	ldr	r2, [pc, #172]	; (8001e98 <HAL_ADC_MspInit+0xf4>)
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	6313      	str	r3, [r2, #48]	; 0x30
 8001df2:	4b29      	ldr	r3, [pc, #164]	; (8001e98 <HAL_ADC_MspInit+0xf4>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = ADC_Temp_Pin;
 8001dfe:	2320      	movs	r3, #32
 8001e00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e02:	2303      	movs	r3, #3
 8001e04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e06:	2300      	movs	r3, #0
 8001e08:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_Temp_GPIO_Port, &GPIO_InitStruct);
 8001e0a:	f107 0314 	add.w	r3, r7, #20
 8001e0e:	4619      	mov	r1, r3
 8001e10:	4822      	ldr	r0, [pc, #136]	; (8001e9c <HAL_ADC_MspInit+0xf8>)
 8001e12:	f001 fbcd 	bl	80035b0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001e16:	4b22      	ldr	r3, [pc, #136]	; (8001ea0 <HAL_ADC_MspInit+0xfc>)
 8001e18:	4a22      	ldr	r2, [pc, #136]	; (8001ea4 <HAL_ADC_MspInit+0x100>)
 8001e1a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001e1c:	4b20      	ldr	r3, [pc, #128]	; (8001ea0 <HAL_ADC_MspInit+0xfc>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e22:	4b1f      	ldr	r3, [pc, #124]	; (8001ea0 <HAL_ADC_MspInit+0xfc>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e28:	4b1d      	ldr	r3, [pc, #116]	; (8001ea0 <HAL_ADC_MspInit+0xfc>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001e2e:	4b1c      	ldr	r3, [pc, #112]	; (8001ea0 <HAL_ADC_MspInit+0xfc>)
 8001e30:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e34:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001e36:	4b1a      	ldr	r3, [pc, #104]	; (8001ea0 <HAL_ADC_MspInit+0xfc>)
 8001e38:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e3c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001e3e:	4b18      	ldr	r3, [pc, #96]	; (8001ea0 <HAL_ADC_MspInit+0xfc>)
 8001e40:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e44:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001e46:	4b16      	ldr	r3, [pc, #88]	; (8001ea0 <HAL_ADC_MspInit+0xfc>)
 8001e48:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e4c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001e4e:	4b14      	ldr	r3, [pc, #80]	; (8001ea0 <HAL_ADC_MspInit+0xfc>)
 8001e50:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001e54:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001e56:	4b12      	ldr	r3, [pc, #72]	; (8001ea0 <HAL_ADC_MspInit+0xfc>)
 8001e58:	2204      	movs	r2, #4
 8001e5a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001e5c:	4b10      	ldr	r3, [pc, #64]	; (8001ea0 <HAL_ADC_MspInit+0xfc>)
 8001e5e:	2203      	movs	r2, #3
 8001e60:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 8001e62:	4b0f      	ldr	r3, [pc, #60]	; (8001ea0 <HAL_ADC_MspInit+0xfc>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001e68:	4b0d      	ldr	r3, [pc, #52]	; (8001ea0 <HAL_ADC_MspInit+0xfc>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001e6e:	480c      	ldr	r0, [pc, #48]	; (8001ea0 <HAL_ADC_MspInit+0xfc>)
 8001e70:	f000 ff9c 	bl	8002dac <HAL_DMA_Init>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <HAL_ADC_MspInit+0xda>
    {
      Error_Handler();
 8001e7a:	f7ff ff61 	bl	8001d40 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a07      	ldr	r2, [pc, #28]	; (8001ea0 <HAL_ADC_MspInit+0xfc>)
 8001e82:	639a      	str	r2, [r3, #56]	; 0x38
 8001e84:	4a06      	ldr	r2, [pc, #24]	; (8001ea0 <HAL_ADC_MspInit+0xfc>)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e8a:	bf00      	nop
 8001e8c:	3728      	adds	r7, #40	; 0x28
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	40012000 	.word	0x40012000
 8001e98:	40023800 	.word	0x40023800
 8001e9c:	40020000 	.word	0x40020000
 8001ea0:	200004f4 	.word	0x200004f4
 8001ea4:	40026410 	.word	0x40026410

08001ea8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b085      	sub	sp, #20
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a0b      	ldr	r2, [pc, #44]	; (8001ee4 <HAL_TIM_Base_MspInit+0x3c>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d10d      	bne.n	8001ed6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60fb      	str	r3, [r7, #12]
 8001ebe:	4b0a      	ldr	r3, [pc, #40]	; (8001ee8 <HAL_TIM_Base_MspInit+0x40>)
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec2:	4a09      	ldr	r2, [pc, #36]	; (8001ee8 <HAL_TIM_Base_MspInit+0x40>)
 8001ec4:	f043 0301 	orr.w	r3, r3, #1
 8001ec8:	6453      	str	r3, [r2, #68]	; 0x44
 8001eca:	4b07      	ldr	r3, [pc, #28]	; (8001ee8 <HAL_TIM_Base_MspInit+0x40>)
 8001ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ece:	f003 0301 	and.w	r3, r3, #1
 8001ed2:	60fb      	str	r3, [r7, #12]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001ed6:	bf00      	nop
 8001ed8:	3714      	adds	r7, #20
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	40010000 	.word	0x40010000
 8001ee8:	40023800 	.word	0x40023800

08001eec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b088      	sub	sp, #32
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef4:	f107 030c 	add.w	r3, r7, #12
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	605a      	str	r2, [r3, #4]
 8001efe:	609a      	str	r2, [r3, #8]
 8001f00:	60da      	str	r2, [r3, #12]
 8001f02:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a12      	ldr	r2, [pc, #72]	; (8001f54 <HAL_TIM_MspPostInit+0x68>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d11e      	bne.n	8001f4c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60bb      	str	r3, [r7, #8]
 8001f12:	4b11      	ldr	r3, [pc, #68]	; (8001f58 <HAL_TIM_MspPostInit+0x6c>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	4a10      	ldr	r2, [pc, #64]	; (8001f58 <HAL_TIM_MspPostInit+0x6c>)
 8001f18:	f043 0310 	orr.w	r3, r3, #16
 8001f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f1e:	4b0e      	ldr	r3, [pc, #56]	; (8001f58 <HAL_TIM_MspPostInit+0x6c>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f22:	f003 0310 	and.w	r3, r3, #16
 8001f26:	60bb      	str	r3, [r7, #8]
 8001f28:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = PWM_Heater_Pin|PWM_Fan_Pin;
 8001f2a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001f2e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f30:	2302      	movs	r3, #2
 8001f32:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f34:	2300      	movs	r3, #0
 8001f36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f40:	f107 030c 	add.w	r3, r7, #12
 8001f44:	4619      	mov	r1, r3
 8001f46:	4805      	ldr	r0, [pc, #20]	; (8001f5c <HAL_TIM_MspPostInit+0x70>)
 8001f48:	f001 fb32 	bl	80035b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001f4c:	bf00      	nop
 8001f4e:	3720      	adds	r7, #32
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40010000 	.word	0x40010000
 8001f58:	40023800 	.word	0x40023800
 8001f5c:	40021000 	.word	0x40021000

08001f60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b08a      	sub	sp, #40	; 0x28
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f68:	f107 0314 	add.w	r3, r7, #20
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	605a      	str	r2, [r3, #4]
 8001f72:	609a      	str	r2, [r3, #8]
 8001f74:	60da      	str	r2, [r3, #12]
 8001f76:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a1d      	ldr	r2, [pc, #116]	; (8001ff4 <HAL_UART_MspInit+0x94>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d133      	bne.n	8001fea <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001f82:	2300      	movs	r3, #0
 8001f84:	613b      	str	r3, [r7, #16]
 8001f86:	4b1c      	ldr	r3, [pc, #112]	; (8001ff8 <HAL_UART_MspInit+0x98>)
 8001f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f8a:	4a1b      	ldr	r2, [pc, #108]	; (8001ff8 <HAL_UART_MspInit+0x98>)
 8001f8c:	f043 0320 	orr.w	r3, r3, #32
 8001f90:	6453      	str	r3, [r2, #68]	; 0x44
 8001f92:	4b19      	ldr	r3, [pc, #100]	; (8001ff8 <HAL_UART_MspInit+0x98>)
 8001f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f96:	f003 0320 	and.w	r3, r3, #32
 8001f9a:	613b      	str	r3, [r7, #16]
 8001f9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	4b15      	ldr	r3, [pc, #84]	; (8001ff8 <HAL_UART_MspInit+0x98>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	4a14      	ldr	r2, [pc, #80]	; (8001ff8 <HAL_UART_MspInit+0x98>)
 8001fa8:	f043 0304 	orr.w	r3, r3, #4
 8001fac:	6313      	str	r3, [r2, #48]	; 0x30
 8001fae:	4b12      	ldr	r3, [pc, #72]	; (8001ff8 <HAL_UART_MspInit+0x98>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb2:	f003 0304 	and.w	r3, r3, #4
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001fba:	23c0      	movs	r3, #192	; 0xc0
 8001fbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001fca:	2308      	movs	r3, #8
 8001fcc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fce:	f107 0314 	add.w	r3, r7, #20
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	4809      	ldr	r0, [pc, #36]	; (8001ffc <HAL_UART_MspInit+0x9c>)
 8001fd6:	f001 faeb 	bl	80035b0 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8001fda:	2200      	movs	r2, #0
 8001fdc:	2105      	movs	r1, #5
 8001fde:	2047      	movs	r0, #71	; 0x47
 8001fe0:	f000 fead 	bl	8002d3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001fe4:	2047      	movs	r0, #71	; 0x47
 8001fe6:	f000 fec6 	bl	8002d76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001fea:	bf00      	nop
 8001fec:	3728      	adds	r7, #40	; 0x28
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	40011400 	.word	0x40011400
 8001ff8:	40023800 	.word	0x40023800
 8001ffc:	40020800 	.word	0x40020800

08002000 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002004:	e7fe      	b.n	8002004 <NMI_Handler+0x4>

08002006 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002006:	b480      	push	{r7}
 8002008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800200a:	e7fe      	b.n	800200a <HardFault_Handler+0x4>

0800200c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002010:	e7fe      	b.n	8002010 <MemManage_Handler+0x4>

08002012 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002012:	b480      	push	{r7}
 8002014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002016:	e7fe      	b.n	8002016 <BusFault_Handler+0x4>

08002018 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800201c:	e7fe      	b.n	800201c <UsageFault_Handler+0x4>

0800201e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800201e:	b480      	push	{r7}
 8002020:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002022:	bf00      	nop
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002030:	f000 f972 	bl	8002318 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002034:	f004 feec 	bl	8006e10 <xTaskGetSchedulerState>
 8002038:	4603      	mov	r3, r0
 800203a:	2b01      	cmp	r3, #1
 800203c:	d001      	beq.n	8002042 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800203e:	f005 f92b 	bl	8007298 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002042:	bf00      	nop
 8002044:	bd80      	pop	{r7, pc}
	...

08002048 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800204c:	4802      	ldr	r0, [pc, #8]	; (8002058 <DMA2_Stream0_IRQHandler+0x10>)
 800204e:	f001 f845 	bl	80030dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002052:	bf00      	nop
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	200004f4 	.word	0x200004f4

0800205c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002060:	4802      	ldr	r0, [pc, #8]	; (800206c <USART6_IRQHandler+0x10>)
 8002062:	f003 f953 	bl	800530c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002066:	bf00      	nop
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	2000059c 	.word	0x2000059c

08002070 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  return 1;
 8002074:	2301      	movs	r3, #1
}
 8002076:	4618      	mov	r0, r3
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <_kill>:

int _kill(int pid, int sig)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800208a:	f007 f821 	bl	80090d0 <__errno>
 800208e:	4603      	mov	r3, r0
 8002090:	2216      	movs	r2, #22
 8002092:	601a      	str	r2, [r3, #0]
  return -1;
 8002094:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002098:	4618      	mov	r0, r3
 800209a:	3708      	adds	r7, #8
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}

080020a0 <_exit>:

void _exit (int status)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020a8:	f04f 31ff 	mov.w	r1, #4294967295
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f7ff ffe7 	bl	8002080 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020b2:	e7fe      	b.n	80020b2 <_exit+0x12>

080020b4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020c0:	2300      	movs	r3, #0
 80020c2:	617b      	str	r3, [r7, #20]
 80020c4:	e00a      	b.n	80020dc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020c6:	f3af 8000 	nop.w
 80020ca:	4601      	mov	r1, r0
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	1c5a      	adds	r2, r3, #1
 80020d0:	60ba      	str	r2, [r7, #8]
 80020d2:	b2ca      	uxtb	r2, r1
 80020d4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	3301      	adds	r3, #1
 80020da:	617b      	str	r3, [r7, #20]
 80020dc:	697a      	ldr	r2, [r7, #20]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	dbf0      	blt.n	80020c6 <_read+0x12>
  }

  return len;
 80020e4:	687b      	ldr	r3, [r7, #4]
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3718      	adds	r7, #24
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}

080020ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b086      	sub	sp, #24
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	60f8      	str	r0, [r7, #12]
 80020f6:	60b9      	str	r1, [r7, #8]
 80020f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020fa:	2300      	movs	r3, #0
 80020fc:	617b      	str	r3, [r7, #20]
 80020fe:	e009      	b.n	8002114 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	1c5a      	adds	r2, r3, #1
 8002104:	60ba      	str	r2, [r7, #8]
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	4618      	mov	r0, r3
 800210a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	3301      	adds	r3, #1
 8002112:	617b      	str	r3, [r7, #20]
 8002114:	697a      	ldr	r2, [r7, #20]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	429a      	cmp	r2, r3
 800211a:	dbf1      	blt.n	8002100 <_write+0x12>
  }
  return len;
 800211c:	687b      	ldr	r3, [r7, #4]
}
 800211e:	4618      	mov	r0, r3
 8002120:	3718      	adds	r7, #24
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}

08002126 <_close>:

int _close(int file)
{
 8002126:	b480      	push	{r7}
 8002128:	b083      	sub	sp, #12
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800212e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002132:	4618      	mov	r0, r3
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr

0800213e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800213e:	b480      	push	{r7}
 8002140:	b083      	sub	sp, #12
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
 8002146:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800214e:	605a      	str	r2, [r3, #4]
  return 0;
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <_isatty>:

int _isatty(int file)
{
 800215e:	b480      	push	{r7}
 8002160:	b083      	sub	sp, #12
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002166:	2301      	movs	r3, #1
}
 8002168:	4618      	mov	r0, r3
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3714      	adds	r7, #20
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
	...

08002190 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b086      	sub	sp, #24
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002198:	4a14      	ldr	r2, [pc, #80]	; (80021ec <_sbrk+0x5c>)
 800219a:	4b15      	ldr	r3, [pc, #84]	; (80021f0 <_sbrk+0x60>)
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021a4:	4b13      	ldr	r3, [pc, #76]	; (80021f4 <_sbrk+0x64>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d102      	bne.n	80021b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021ac:	4b11      	ldr	r3, [pc, #68]	; (80021f4 <_sbrk+0x64>)
 80021ae:	4a12      	ldr	r2, [pc, #72]	; (80021f8 <_sbrk+0x68>)
 80021b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021b2:	4b10      	ldr	r3, [pc, #64]	; (80021f4 <_sbrk+0x64>)
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4413      	add	r3, r2
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	429a      	cmp	r2, r3
 80021be:	d207      	bcs.n	80021d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021c0:	f006 ff86 	bl	80090d0 <__errno>
 80021c4:	4603      	mov	r3, r0
 80021c6:	220c      	movs	r2, #12
 80021c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021ca:	f04f 33ff 	mov.w	r3, #4294967295
 80021ce:	e009      	b.n	80021e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021d0:	4b08      	ldr	r3, [pc, #32]	; (80021f4 <_sbrk+0x64>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021d6:	4b07      	ldr	r3, [pc, #28]	; (80021f4 <_sbrk+0x64>)
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4413      	add	r3, r2
 80021de:	4a05      	ldr	r2, [pc, #20]	; (80021f4 <_sbrk+0x64>)
 80021e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021e2:	68fb      	ldr	r3, [r7, #12]
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3718      	adds	r7, #24
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20030000 	.word	0x20030000
 80021f0:	00000400 	.word	0x00000400
 80021f4:	2000066c 	.word	0x2000066c
 80021f8:	20004518 	.word	0x20004518

080021fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002200:	4b06      	ldr	r3, [pc, #24]	; (800221c <SystemInit+0x20>)
 8002202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002206:	4a05      	ldr	r2, [pc, #20]	; (800221c <SystemInit+0x20>)
 8002208:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800220c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002210:	bf00      	nop
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	e000ed00 	.word	0xe000ed00

08002220 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002220:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002258 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002224:	480d      	ldr	r0, [pc, #52]	; (800225c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002226:	490e      	ldr	r1, [pc, #56]	; (8002260 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002228:	4a0e      	ldr	r2, [pc, #56]	; (8002264 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800222a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800222c:	e002      	b.n	8002234 <LoopCopyDataInit>

0800222e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800222e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002230:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002232:	3304      	adds	r3, #4

08002234 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002234:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002236:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002238:	d3f9      	bcc.n	800222e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800223a:	4a0b      	ldr	r2, [pc, #44]	; (8002268 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800223c:	4c0b      	ldr	r4, [pc, #44]	; (800226c <LoopFillZerobss+0x26>)
  movs r3, #0
 800223e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002240:	e001      	b.n	8002246 <LoopFillZerobss>

08002242 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002242:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002244:	3204      	adds	r2, #4

08002246 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002246:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002248:	d3fb      	bcc.n	8002242 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800224a:	f7ff ffd7 	bl	80021fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800224e:	f006 ff45 	bl	80090dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002252:	f7ff f82f 	bl	80012b4 <main>
  bx  lr    
 8002256:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002258:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800225c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002260:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002264:	0800c074 	.word	0x0800c074
  ldr r2, =_sbss
 8002268:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 800226c:	20004514 	.word	0x20004514

08002270 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002270:	e7fe      	b.n	8002270 <ADC_IRQHandler>
	...

08002274 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002278:	4b0e      	ldr	r3, [pc, #56]	; (80022b4 <HAL_Init+0x40>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a0d      	ldr	r2, [pc, #52]	; (80022b4 <HAL_Init+0x40>)
 800227e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002282:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002284:	4b0b      	ldr	r3, [pc, #44]	; (80022b4 <HAL_Init+0x40>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a0a      	ldr	r2, [pc, #40]	; (80022b4 <HAL_Init+0x40>)
 800228a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800228e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002290:	4b08      	ldr	r3, [pc, #32]	; (80022b4 <HAL_Init+0x40>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a07      	ldr	r2, [pc, #28]	; (80022b4 <HAL_Init+0x40>)
 8002296:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800229a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800229c:	2003      	movs	r0, #3
 800229e:	f000 fd43 	bl	8002d28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022a2:	200f      	movs	r0, #15
 80022a4:	f000 f808 	bl	80022b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022a8:	f7ff fd50 	bl	8001d4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	40023c00 	.word	0x40023c00

080022b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022c0:	4b12      	ldr	r3, [pc, #72]	; (800230c <HAL_InitTick+0x54>)
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	4b12      	ldr	r3, [pc, #72]	; (8002310 <HAL_InitTick+0x58>)
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	4619      	mov	r1, r3
 80022ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80022d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022d6:	4618      	mov	r0, r3
 80022d8:	f000 fd5b 	bl	8002d92 <HAL_SYSTICK_Config>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e00e      	b.n	8002304 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2b0f      	cmp	r3, #15
 80022ea:	d80a      	bhi.n	8002302 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022ec:	2200      	movs	r2, #0
 80022ee:	6879      	ldr	r1, [r7, #4]
 80022f0:	f04f 30ff 	mov.w	r0, #4294967295
 80022f4:	f000 fd23 	bl	8002d3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022f8:	4a06      	ldr	r2, [pc, #24]	; (8002314 <HAL_InitTick+0x5c>)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022fe:	2300      	movs	r3, #0
 8002300:	e000      	b.n	8002304 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
}
 8002304:	4618      	mov	r0, r3
 8002306:	3708      	adds	r7, #8
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	2000000c 	.word	0x2000000c
 8002310:	20000014 	.word	0x20000014
 8002314:	20000010 	.word	0x20000010

08002318 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800231c:	4b06      	ldr	r3, [pc, #24]	; (8002338 <HAL_IncTick+0x20>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	461a      	mov	r2, r3
 8002322:	4b06      	ldr	r3, [pc, #24]	; (800233c <HAL_IncTick+0x24>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4413      	add	r3, r2
 8002328:	4a04      	ldr	r2, [pc, #16]	; (800233c <HAL_IncTick+0x24>)
 800232a:	6013      	str	r3, [r2, #0]
}
 800232c:	bf00      	nop
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	20000014 	.word	0x20000014
 800233c:	20000670 	.word	0x20000670

08002340 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  return uwTick;
 8002344:	4b03      	ldr	r3, [pc, #12]	; (8002354 <HAL_GetTick+0x14>)
 8002346:	681b      	ldr	r3, [r3, #0]
}
 8002348:	4618      	mov	r0, r3
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	20000670 	.word	0x20000670

08002358 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002360:	2300      	movs	r3, #0
 8002362:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d101      	bne.n	800236e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e033      	b.n	80023d6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002372:	2b00      	cmp	r3, #0
 8002374:	d109      	bne.n	800238a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f7ff fd14 	bl	8001da4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238e:	f003 0310 	and.w	r3, r3, #16
 8002392:	2b00      	cmp	r3, #0
 8002394:	d118      	bne.n	80023c8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800239e:	f023 0302 	bic.w	r3, r3, #2
 80023a2:	f043 0202 	orr.w	r2, r3, #2
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f000 fa6e 	bl	800288c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2200      	movs	r2, #0
 80023b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ba:	f023 0303 	bic.w	r3, r3, #3
 80023be:	f043 0201 	orr.w	r2, r3, #1
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	641a      	str	r2, [r3, #64]	; 0x40
 80023c6:	e001      	b.n	80023cc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80023d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3710      	adds	r7, #16
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
	...

080023e0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b086      	sub	sp, #24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	60b9      	str	r1, [r7, #8]
 80023ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80023ec:	2300      	movs	r3, #0
 80023ee:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d101      	bne.n	80023fe <HAL_ADC_Start_DMA+0x1e>
 80023fa:	2302      	movs	r3, #2
 80023fc:	e0e9      	b.n	80025d2 <HAL_ADC_Start_DMA+0x1f2>
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	2201      	movs	r2, #1
 8002402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f003 0301 	and.w	r3, r3, #1
 8002410:	2b01      	cmp	r3, #1
 8002412:	d018      	beq.n	8002446 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	689a      	ldr	r2, [r3, #8]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f042 0201 	orr.w	r2, r2, #1
 8002422:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002424:	4b6d      	ldr	r3, [pc, #436]	; (80025dc <HAL_ADC_Start_DMA+0x1fc>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a6d      	ldr	r2, [pc, #436]	; (80025e0 <HAL_ADC_Start_DMA+0x200>)
 800242a:	fba2 2303 	umull	r2, r3, r2, r3
 800242e:	0c9a      	lsrs	r2, r3, #18
 8002430:	4613      	mov	r3, r2
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	4413      	add	r3, r2
 8002436:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002438:	e002      	b.n	8002440 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	3b01      	subs	r3, #1
 800243e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d1f9      	bne.n	800243a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002450:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002454:	d107      	bne.n	8002466 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	689a      	ldr	r2, [r3, #8]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002464:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f003 0301 	and.w	r3, r3, #1
 8002470:	2b01      	cmp	r3, #1
 8002472:	f040 80a1 	bne.w	80025b8 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800247e:	f023 0301 	bic.w	r3, r3, #1
 8002482:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002494:	2b00      	cmp	r3, #0
 8002496:	d007      	beq.n	80024a8 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80024a0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024b4:	d106      	bne.n	80024c4 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ba:	f023 0206 	bic.w	r2, r3, #6
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	645a      	str	r2, [r3, #68]	; 0x44
 80024c2:	e002      	b.n	80024ca <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2200      	movs	r2, #0
 80024c8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024d2:	4b44      	ldr	r3, [pc, #272]	; (80025e4 <HAL_ADC_Start_DMA+0x204>)
 80024d4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024da:	4a43      	ldr	r2, [pc, #268]	; (80025e8 <HAL_ADC_Start_DMA+0x208>)
 80024dc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024e2:	4a42      	ldr	r2, [pc, #264]	; (80025ec <HAL_ADC_Start_DMA+0x20c>)
 80024e4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ea:	4a41      	ldr	r2, [pc, #260]	; (80025f0 <HAL_ADC_Start_DMA+0x210>)
 80024ec:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80024f6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	685a      	ldr	r2, [r3, #4]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002506:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	689a      	ldr	r2, [r3, #8]
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002516:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	334c      	adds	r3, #76	; 0x4c
 8002522:	4619      	mov	r1, r3
 8002524:	68ba      	ldr	r2, [r7, #8]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f000 fcee 	bl	8002f08 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f003 031f 	and.w	r3, r3, #31
 8002534:	2b00      	cmp	r3, #0
 8002536:	d12a      	bne.n	800258e <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a2d      	ldr	r2, [pc, #180]	; (80025f4 <HAL_ADC_Start_DMA+0x214>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d015      	beq.n	800256e <HAL_ADC_Start_DMA+0x18e>
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a2c      	ldr	r2, [pc, #176]	; (80025f8 <HAL_ADC_Start_DMA+0x218>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d105      	bne.n	8002558 <HAL_ADC_Start_DMA+0x178>
 800254c:	4b25      	ldr	r3, [pc, #148]	; (80025e4 <HAL_ADC_Start_DMA+0x204>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f003 031f 	and.w	r3, r3, #31
 8002554:	2b00      	cmp	r3, #0
 8002556:	d00a      	beq.n	800256e <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a27      	ldr	r2, [pc, #156]	; (80025fc <HAL_ADC_Start_DMA+0x21c>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d136      	bne.n	80025d0 <HAL_ADC_Start_DMA+0x1f0>
 8002562:	4b20      	ldr	r3, [pc, #128]	; (80025e4 <HAL_ADC_Start_DMA+0x204>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f003 0310 	and.w	r3, r3, #16
 800256a:	2b00      	cmp	r3, #0
 800256c:	d130      	bne.n	80025d0 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d129      	bne.n	80025d0 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	689a      	ldr	r2, [r3, #8]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800258a:	609a      	str	r2, [r3, #8]
 800258c:	e020      	b.n	80025d0 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a18      	ldr	r2, [pc, #96]	; (80025f4 <HAL_ADC_Start_DMA+0x214>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d11b      	bne.n	80025d0 <HAL_ADC_Start_DMA+0x1f0>
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d114      	bne.n	80025d0 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	689a      	ldr	r2, [r3, #8]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80025b4:	609a      	str	r2, [r3, #8]
 80025b6:	e00b      	b.n	80025d0 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025bc:	f043 0210 	orr.w	r2, r3, #16
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c8:	f043 0201 	orr.w	r2, r3, #1
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80025d0:	2300      	movs	r3, #0
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3718      	adds	r7, #24
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	2000000c 	.word	0x2000000c
 80025e0:	431bde83 	.word	0x431bde83
 80025e4:	40012300 	.word	0x40012300
 80025e8:	08002a85 	.word	0x08002a85
 80025ec:	08002b3f 	.word	0x08002b3f
 80025f0:	08002b5b 	.word	0x08002b5b
 80025f4:	40012000 	.word	0x40012000
 80025f8:	40012100 	.word	0x40012100
 80025fc:	40012200 	.word	0x40012200

08002600 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002608:	bf00      	nop
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr

08002614 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800261c:	bf00      	nop
 800261e:	370c      	adds	r7, #12
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002628:	b480      	push	{r7}
 800262a:	b085      	sub	sp, #20
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002632:	2300      	movs	r3, #0
 8002634:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800263c:	2b01      	cmp	r3, #1
 800263e:	d101      	bne.n	8002644 <HAL_ADC_ConfigChannel+0x1c>
 8002640:	2302      	movs	r3, #2
 8002642:	e113      	b.n	800286c <HAL_ADC_ConfigChannel+0x244>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2b09      	cmp	r3, #9
 8002652:	d925      	bls.n	80026a0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	68d9      	ldr	r1, [r3, #12]
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	b29b      	uxth	r3, r3
 8002660:	461a      	mov	r2, r3
 8002662:	4613      	mov	r3, r2
 8002664:	005b      	lsls	r3, r3, #1
 8002666:	4413      	add	r3, r2
 8002668:	3b1e      	subs	r3, #30
 800266a:	2207      	movs	r2, #7
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	43da      	mvns	r2, r3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	400a      	ands	r2, r1
 8002678:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	68d9      	ldr	r1, [r3, #12]
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	689a      	ldr	r2, [r3, #8]
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	b29b      	uxth	r3, r3
 800268a:	4618      	mov	r0, r3
 800268c:	4603      	mov	r3, r0
 800268e:	005b      	lsls	r3, r3, #1
 8002690:	4403      	add	r3, r0
 8002692:	3b1e      	subs	r3, #30
 8002694:	409a      	lsls	r2, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	430a      	orrs	r2, r1
 800269c:	60da      	str	r2, [r3, #12]
 800269e:	e022      	b.n	80026e6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	6919      	ldr	r1, [r3, #16]
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	461a      	mov	r2, r3
 80026ae:	4613      	mov	r3, r2
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	4413      	add	r3, r2
 80026b4:	2207      	movs	r2, #7
 80026b6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ba:	43da      	mvns	r2, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	400a      	ands	r2, r1
 80026c2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	6919      	ldr	r1, [r3, #16]
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	689a      	ldr	r2, [r3, #8]
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	4618      	mov	r0, r3
 80026d6:	4603      	mov	r3, r0
 80026d8:	005b      	lsls	r3, r3, #1
 80026da:	4403      	add	r3, r0
 80026dc:	409a      	lsls	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	430a      	orrs	r2, r1
 80026e4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	2b06      	cmp	r3, #6
 80026ec:	d824      	bhi.n	8002738 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685a      	ldr	r2, [r3, #4]
 80026f8:	4613      	mov	r3, r2
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	4413      	add	r3, r2
 80026fe:	3b05      	subs	r3, #5
 8002700:	221f      	movs	r2, #31
 8002702:	fa02 f303 	lsl.w	r3, r2, r3
 8002706:	43da      	mvns	r2, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	400a      	ands	r2, r1
 800270e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	b29b      	uxth	r3, r3
 800271c:	4618      	mov	r0, r3
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685a      	ldr	r2, [r3, #4]
 8002722:	4613      	mov	r3, r2
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	4413      	add	r3, r2
 8002728:	3b05      	subs	r3, #5
 800272a:	fa00 f203 	lsl.w	r2, r0, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	430a      	orrs	r2, r1
 8002734:	635a      	str	r2, [r3, #52]	; 0x34
 8002736:	e04c      	b.n	80027d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	2b0c      	cmp	r3, #12
 800273e:	d824      	bhi.n	800278a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	685a      	ldr	r2, [r3, #4]
 800274a:	4613      	mov	r3, r2
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	4413      	add	r3, r2
 8002750:	3b23      	subs	r3, #35	; 0x23
 8002752:	221f      	movs	r2, #31
 8002754:	fa02 f303 	lsl.w	r3, r2, r3
 8002758:	43da      	mvns	r2, r3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	400a      	ands	r2, r1
 8002760:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	b29b      	uxth	r3, r3
 800276e:	4618      	mov	r0, r3
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685a      	ldr	r2, [r3, #4]
 8002774:	4613      	mov	r3, r2
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	4413      	add	r3, r2
 800277a:	3b23      	subs	r3, #35	; 0x23
 800277c:	fa00 f203 	lsl.w	r2, r0, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	430a      	orrs	r2, r1
 8002786:	631a      	str	r2, [r3, #48]	; 0x30
 8002788:	e023      	b.n	80027d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685a      	ldr	r2, [r3, #4]
 8002794:	4613      	mov	r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	4413      	add	r3, r2
 800279a:	3b41      	subs	r3, #65	; 0x41
 800279c:	221f      	movs	r2, #31
 800279e:	fa02 f303 	lsl.w	r3, r2, r3
 80027a2:	43da      	mvns	r2, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	400a      	ands	r2, r1
 80027aa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	b29b      	uxth	r3, r3
 80027b8:	4618      	mov	r0, r3
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	685a      	ldr	r2, [r3, #4]
 80027be:	4613      	mov	r3, r2
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	4413      	add	r3, r2
 80027c4:	3b41      	subs	r3, #65	; 0x41
 80027c6:	fa00 f203 	lsl.w	r2, r0, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	430a      	orrs	r2, r1
 80027d0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027d2:	4b29      	ldr	r3, [pc, #164]	; (8002878 <HAL_ADC_ConfigChannel+0x250>)
 80027d4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a28      	ldr	r2, [pc, #160]	; (800287c <HAL_ADC_ConfigChannel+0x254>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d10f      	bne.n	8002800 <HAL_ADC_ConfigChannel+0x1d8>
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2b12      	cmp	r3, #18
 80027e6:	d10b      	bne.n	8002800 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a1d      	ldr	r2, [pc, #116]	; (800287c <HAL_ADC_ConfigChannel+0x254>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d12b      	bne.n	8002862 <HAL_ADC_ConfigChannel+0x23a>
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a1c      	ldr	r2, [pc, #112]	; (8002880 <HAL_ADC_ConfigChannel+0x258>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d003      	beq.n	800281c <HAL_ADC_ConfigChannel+0x1f4>
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	2b11      	cmp	r3, #17
 800281a:	d122      	bne.n	8002862 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a11      	ldr	r2, [pc, #68]	; (8002880 <HAL_ADC_ConfigChannel+0x258>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d111      	bne.n	8002862 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800283e:	4b11      	ldr	r3, [pc, #68]	; (8002884 <HAL_ADC_ConfigChannel+0x25c>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a11      	ldr	r2, [pc, #68]	; (8002888 <HAL_ADC_ConfigChannel+0x260>)
 8002844:	fba2 2303 	umull	r2, r3, r2, r3
 8002848:	0c9a      	lsrs	r2, r3, #18
 800284a:	4613      	mov	r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	005b      	lsls	r3, r3, #1
 8002852:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002854:	e002      	b.n	800285c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	3b01      	subs	r3, #1
 800285a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d1f9      	bne.n	8002856 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800286a:	2300      	movs	r3, #0
}
 800286c:	4618      	mov	r0, r3
 800286e:	3714      	adds	r7, #20
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr
 8002878:	40012300 	.word	0x40012300
 800287c:	40012000 	.word	0x40012000
 8002880:	10000012 	.word	0x10000012
 8002884:	2000000c 	.word	0x2000000c
 8002888:	431bde83 	.word	0x431bde83

0800288c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002894:	4b79      	ldr	r3, [pc, #484]	; (8002a7c <ADC_Init+0x1f0>)
 8002896:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	685a      	ldr	r2, [r3, #4]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	431a      	orrs	r2, r3
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	685a      	ldr	r2, [r3, #4]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80028c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	6859      	ldr	r1, [r3, #4]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	691b      	ldr	r3, [r3, #16]
 80028cc:	021a      	lsls	r2, r3, #8
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	430a      	orrs	r2, r1
 80028d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	685a      	ldr	r2, [r3, #4]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80028e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	6859      	ldr	r1, [r3, #4]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	689a      	ldr	r2, [r3, #8]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	430a      	orrs	r2, r1
 80028f6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689a      	ldr	r2, [r3, #8]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002906:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	6899      	ldr	r1, [r3, #8]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	68da      	ldr	r2, [r3, #12]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800291e:	4a58      	ldr	r2, [pc, #352]	; (8002a80 <ADC_Init+0x1f4>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d022      	beq.n	800296a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	689a      	ldr	r2, [r3, #8]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002932:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	6899      	ldr	r1, [r3, #8]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	430a      	orrs	r2, r1
 8002944:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	689a      	ldr	r2, [r3, #8]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002954:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	6899      	ldr	r1, [r3, #8]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	430a      	orrs	r2, r1
 8002966:	609a      	str	r2, [r3, #8]
 8002968:	e00f      	b.n	800298a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	689a      	ldr	r2, [r3, #8]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002978:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	689a      	ldr	r2, [r3, #8]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002988:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	689a      	ldr	r2, [r3, #8]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f022 0202 	bic.w	r2, r2, #2
 8002998:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	6899      	ldr	r1, [r3, #8]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	7e1b      	ldrb	r3, [r3, #24]
 80029a4:	005a      	lsls	r2, r3, #1
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	430a      	orrs	r2, r1
 80029ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d01b      	beq.n	80029f0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	685a      	ldr	r2, [r3, #4]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80029c6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	685a      	ldr	r2, [r3, #4]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80029d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	6859      	ldr	r1, [r3, #4]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e2:	3b01      	subs	r3, #1
 80029e4:	035a      	lsls	r2, r3, #13
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	430a      	orrs	r2, r1
 80029ec:	605a      	str	r2, [r3, #4]
 80029ee:	e007      	b.n	8002a00 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	685a      	ldr	r2, [r3, #4]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002a0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	69db      	ldr	r3, [r3, #28]
 8002a1a:	3b01      	subs	r3, #1
 8002a1c:	051a      	lsls	r2, r3, #20
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	430a      	orrs	r2, r1
 8002a24:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	689a      	ldr	r2, [r3, #8]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002a34:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	6899      	ldr	r1, [r3, #8]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002a42:	025a      	lsls	r2, r3, #9
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	689a      	ldr	r2, [r3, #8]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a5a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	6899      	ldr	r1, [r3, #8]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	695b      	ldr	r3, [r3, #20]
 8002a66:	029a      	lsls	r2, r3, #10
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	609a      	str	r2, [r3, #8]
}
 8002a70:	bf00      	nop
 8002a72:	3714      	adds	r7, #20
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr
 8002a7c:	40012300 	.word	0x40012300
 8002a80:	0f000001 	.word	0x0f000001

08002a84 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b084      	sub	sp, #16
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a90:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a96:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d13c      	bne.n	8002b18 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d12b      	bne.n	8002b10 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d127      	bne.n	8002b10 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d006      	beq.n	8002adc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d119      	bne.n	8002b10 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	685a      	ldr	r2, [r3, #4]
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f022 0220 	bic.w	r2, r2, #32
 8002aea:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d105      	bne.n	8002b10 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b08:	f043 0201 	orr.w	r2, r3, #1
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b10:	68f8      	ldr	r0, [r7, #12]
 8002b12:	f7fe fb3f 	bl	8001194 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002b16:	e00e      	b.n	8002b36 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1c:	f003 0310 	and.w	r3, r3, #16
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d003      	beq.n	8002b2c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002b24:	68f8      	ldr	r0, [r7, #12]
 8002b26:	f7ff fd75 	bl	8002614 <HAL_ADC_ErrorCallback>
}
 8002b2a:	e004      	b.n	8002b36 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	4798      	blx	r3
}
 8002b36:	bf00      	nop
 8002b38:	3710      	adds	r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}

08002b3e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002b3e:	b580      	push	{r7, lr}
 8002b40:	b084      	sub	sp, #16
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b4a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002b4c:	68f8      	ldr	r0, [r7, #12]
 8002b4e:	f7ff fd57 	bl	8002600 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b52:	bf00      	nop
 8002b54:	3710      	adds	r7, #16
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}

08002b5a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b084      	sub	sp, #16
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b66:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2240      	movs	r2, #64	; 0x40
 8002b6c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b72:	f043 0204 	orr.w	r2, r3, #4
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002b7a:	68f8      	ldr	r0, [r7, #12]
 8002b7c:	f7ff fd4a 	bl	8002614 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b80:	bf00      	nop
 8002b82:	3710      	adds	r7, #16
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b085      	sub	sp, #20
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f003 0307 	and.w	r3, r3, #7
 8002b96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b98:	4b0c      	ldr	r3, [pc, #48]	; (8002bcc <__NVIC_SetPriorityGrouping+0x44>)
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b9e:	68ba      	ldr	r2, [r7, #8]
 8002ba0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bba:	4a04      	ldr	r2, [pc, #16]	; (8002bcc <__NVIC_SetPriorityGrouping+0x44>)
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	60d3      	str	r3, [r2, #12]
}
 8002bc0:	bf00      	nop
 8002bc2:	3714      	adds	r7, #20
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr
 8002bcc:	e000ed00 	.word	0xe000ed00

08002bd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bd4:	4b04      	ldr	r3, [pc, #16]	; (8002be8 <__NVIC_GetPriorityGrouping+0x18>)
 8002bd6:	68db      	ldr	r3, [r3, #12]
 8002bd8:	0a1b      	lsrs	r3, r3, #8
 8002bda:	f003 0307 	and.w	r3, r3, #7
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr
 8002be8:	e000ed00 	.word	0xe000ed00

08002bec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	db0b      	blt.n	8002c16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bfe:	79fb      	ldrb	r3, [r7, #7]
 8002c00:	f003 021f 	and.w	r2, r3, #31
 8002c04:	4907      	ldr	r1, [pc, #28]	; (8002c24 <__NVIC_EnableIRQ+0x38>)
 8002c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c0a:	095b      	lsrs	r3, r3, #5
 8002c0c:	2001      	movs	r0, #1
 8002c0e:	fa00 f202 	lsl.w	r2, r0, r2
 8002c12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c16:	bf00      	nop
 8002c18:	370c      	adds	r7, #12
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	e000e100 	.word	0xe000e100

08002c28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	4603      	mov	r3, r0
 8002c30:	6039      	str	r1, [r7, #0]
 8002c32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	db0a      	blt.n	8002c52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	b2da      	uxtb	r2, r3
 8002c40:	490c      	ldr	r1, [pc, #48]	; (8002c74 <__NVIC_SetPriority+0x4c>)
 8002c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c46:	0112      	lsls	r2, r2, #4
 8002c48:	b2d2      	uxtb	r2, r2
 8002c4a:	440b      	add	r3, r1
 8002c4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c50:	e00a      	b.n	8002c68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	b2da      	uxtb	r2, r3
 8002c56:	4908      	ldr	r1, [pc, #32]	; (8002c78 <__NVIC_SetPriority+0x50>)
 8002c58:	79fb      	ldrb	r3, [r7, #7]
 8002c5a:	f003 030f 	and.w	r3, r3, #15
 8002c5e:	3b04      	subs	r3, #4
 8002c60:	0112      	lsls	r2, r2, #4
 8002c62:	b2d2      	uxtb	r2, r2
 8002c64:	440b      	add	r3, r1
 8002c66:	761a      	strb	r2, [r3, #24]
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	e000e100 	.word	0xe000e100
 8002c78:	e000ed00 	.word	0xe000ed00

08002c7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b089      	sub	sp, #36	; 0x24
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	f003 0307 	and.w	r3, r3, #7
 8002c8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	f1c3 0307 	rsb	r3, r3, #7
 8002c96:	2b04      	cmp	r3, #4
 8002c98:	bf28      	it	cs
 8002c9a:	2304      	movcs	r3, #4
 8002c9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	3304      	adds	r3, #4
 8002ca2:	2b06      	cmp	r3, #6
 8002ca4:	d902      	bls.n	8002cac <NVIC_EncodePriority+0x30>
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	3b03      	subs	r3, #3
 8002caa:	e000      	b.n	8002cae <NVIC_EncodePriority+0x32>
 8002cac:	2300      	movs	r3, #0
 8002cae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cb0:	f04f 32ff 	mov.w	r2, #4294967295
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cba:	43da      	mvns	r2, r3
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	401a      	ands	r2, r3
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cc4:	f04f 31ff 	mov.w	r1, #4294967295
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	fa01 f303 	lsl.w	r3, r1, r3
 8002cce:	43d9      	mvns	r1, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cd4:	4313      	orrs	r3, r2
         );
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3724      	adds	r7, #36	; 0x24
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
	...

08002ce4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002cf4:	d301      	bcc.n	8002cfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e00f      	b.n	8002d1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cfa:	4a0a      	ldr	r2, [pc, #40]	; (8002d24 <SysTick_Config+0x40>)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	3b01      	subs	r3, #1
 8002d00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d02:	210f      	movs	r1, #15
 8002d04:	f04f 30ff 	mov.w	r0, #4294967295
 8002d08:	f7ff ff8e 	bl	8002c28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d0c:	4b05      	ldr	r3, [pc, #20]	; (8002d24 <SysTick_Config+0x40>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d12:	4b04      	ldr	r3, [pc, #16]	; (8002d24 <SysTick_Config+0x40>)
 8002d14:	2207      	movs	r2, #7
 8002d16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d18:	2300      	movs	r3, #0
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3708      	adds	r7, #8
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	e000e010 	.word	0xe000e010

08002d28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f7ff ff29 	bl	8002b88 <__NVIC_SetPriorityGrouping>
}
 8002d36:	bf00      	nop
 8002d38:	3708      	adds	r7, #8
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d3e:	b580      	push	{r7, lr}
 8002d40:	b086      	sub	sp, #24
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	4603      	mov	r3, r0
 8002d46:	60b9      	str	r1, [r7, #8]
 8002d48:	607a      	str	r2, [r7, #4]
 8002d4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d50:	f7ff ff3e 	bl	8002bd0 <__NVIC_GetPriorityGrouping>
 8002d54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	68b9      	ldr	r1, [r7, #8]
 8002d5a:	6978      	ldr	r0, [r7, #20]
 8002d5c:	f7ff ff8e 	bl	8002c7c <NVIC_EncodePriority>
 8002d60:	4602      	mov	r2, r0
 8002d62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d66:	4611      	mov	r1, r2
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7ff ff5d 	bl	8002c28 <__NVIC_SetPriority>
}
 8002d6e:	bf00      	nop
 8002d70:	3718      	adds	r7, #24
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b082      	sub	sp, #8
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d84:	4618      	mov	r0, r3
 8002d86:	f7ff ff31 	bl	8002bec <__NVIC_EnableIRQ>
}
 8002d8a:	bf00      	nop
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}

08002d92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b082      	sub	sp, #8
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f7ff ffa2 	bl	8002ce4 <SysTick_Config>
 8002da0:	4603      	mov	r3, r0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3708      	adds	r7, #8
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
	...

08002dac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002db4:	2300      	movs	r3, #0
 8002db6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002db8:	f7ff fac2 	bl	8002340 <HAL_GetTick>
 8002dbc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d101      	bne.n	8002dc8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e099      	b.n	8002efc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2202      	movs	r2, #2
 8002dcc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f022 0201 	bic.w	r2, r2, #1
 8002de6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002de8:	e00f      	b.n	8002e0a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dea:	f7ff faa9 	bl	8002340 <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	2b05      	cmp	r3, #5
 8002df6:	d908      	bls.n	8002e0a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2220      	movs	r2, #32
 8002dfc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2203      	movs	r2, #3
 8002e02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e078      	b.n	8002efc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0301 	and.w	r3, r3, #1
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d1e8      	bne.n	8002dea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e20:	697a      	ldr	r2, [r7, #20]
 8002e22:	4b38      	ldr	r3, [pc, #224]	; (8002f04 <HAL_DMA_Init+0x158>)
 8002e24:	4013      	ands	r3, r2
 8002e26:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	685a      	ldr	r2, [r3, #4]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e36:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	691b      	ldr	r3, [r3, #16]
 8002e3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e42:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	699b      	ldr	r3, [r3, #24]
 8002e48:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e4e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6a1b      	ldr	r3, [r3, #32]
 8002e54:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e56:	697a      	ldr	r2, [r7, #20]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e60:	2b04      	cmp	r3, #4
 8002e62:	d107      	bne.n	8002e74 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	697a      	ldr	r2, [r7, #20]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	697a      	ldr	r2, [r7, #20]
 8002e7a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	695b      	ldr	r3, [r3, #20]
 8002e82:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	f023 0307 	bic.w	r3, r3, #7
 8002e8a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e90:	697a      	ldr	r2, [r7, #20]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	d117      	bne.n	8002ece <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea2:	697a      	ldr	r2, [r7, #20]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00e      	beq.n	8002ece <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f000 fb01 	bl	80034b8 <DMA_CheckFifoParam>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d008      	beq.n	8002ece <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2240      	movs	r2, #64	; 0x40
 8002ec0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e016      	b.n	8002efc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	697a      	ldr	r2, [r7, #20]
 8002ed4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f000 fab8 	bl	800344c <DMA_CalcBaseAndBitshift>
 8002edc:	4603      	mov	r3, r0
 8002ede:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee4:	223f      	movs	r2, #63	; 0x3f
 8002ee6:	409a      	lsls	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002efa:	2300      	movs	r3, #0
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3718      	adds	r7, #24
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	f010803f 	.word	0xf010803f

08002f08 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b086      	sub	sp, #24
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	60b9      	str	r1, [r7, #8]
 8002f12:	607a      	str	r2, [r7, #4]
 8002f14:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f16:	2300      	movs	r3, #0
 8002f18:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f1e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d101      	bne.n	8002f2e <HAL_DMA_Start_IT+0x26>
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	e040      	b.n	8002fb0 <HAL_DMA_Start_IT+0xa8>
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2201      	movs	r2, #1
 8002f32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d12f      	bne.n	8002fa2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2202      	movs	r2, #2
 8002f46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	68b9      	ldr	r1, [r7, #8]
 8002f56:	68f8      	ldr	r0, [r7, #12]
 8002f58:	f000 fa4a 	bl	80033f0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f60:	223f      	movs	r2, #63	; 0x3f
 8002f62:	409a      	lsls	r2, r3
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f042 0216 	orr.w	r2, r2, #22
 8002f76:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d007      	beq.n	8002f90 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f042 0208 	orr.w	r2, r2, #8
 8002f8e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f042 0201 	orr.w	r2, r2, #1
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	e005      	b.n	8002fae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002faa:	2302      	movs	r3, #2
 8002fac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002fae:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3718      	adds	r7, #24
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fc4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002fc6:	f7ff f9bb 	bl	8002340 <HAL_GetTick>
 8002fca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	2b02      	cmp	r3, #2
 8002fd6:	d008      	beq.n	8002fea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2280      	movs	r2, #128	; 0x80
 8002fdc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e052      	b.n	8003090 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f022 0216 	bic.w	r2, r2, #22
 8002ff8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	695a      	ldr	r2, [r3, #20]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003008:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300e:	2b00      	cmp	r3, #0
 8003010:	d103      	bne.n	800301a <HAL_DMA_Abort+0x62>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003016:	2b00      	cmp	r3, #0
 8003018:	d007      	beq.n	800302a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f022 0208 	bic.w	r2, r2, #8
 8003028:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 0201 	bic.w	r2, r2, #1
 8003038:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800303a:	e013      	b.n	8003064 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800303c:	f7ff f980 	bl	8002340 <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b05      	cmp	r3, #5
 8003048:	d90c      	bls.n	8003064 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2220      	movs	r2, #32
 800304e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2203      	movs	r2, #3
 8003054:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003060:	2303      	movs	r3, #3
 8003062:	e015      	b.n	8003090 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0301 	and.w	r3, r3, #1
 800306e:	2b00      	cmp	r3, #0
 8003070:	d1e4      	bne.n	800303c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003076:	223f      	movs	r2, #63	; 0x3f
 8003078:	409a      	lsls	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2201      	movs	r2, #1
 8003082:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800308e:	2300      	movs	r3, #0
}
 8003090:	4618      	mov	r0, r3
 8003092:	3710      	adds	r7, #16
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}

08003098 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003098:	b480      	push	{r7}
 800309a:	b083      	sub	sp, #12
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d004      	beq.n	80030b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2280      	movs	r2, #128	; 0x80
 80030b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e00c      	b.n	80030d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2205      	movs	r2, #5
 80030ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f022 0201 	bic.w	r2, r2, #1
 80030cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr

080030dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b086      	sub	sp, #24
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80030e4:	2300      	movs	r3, #0
 80030e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80030e8:	4b8e      	ldr	r3, [pc, #568]	; (8003324 <HAL_DMA_IRQHandler+0x248>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a8e      	ldr	r2, [pc, #568]	; (8003328 <HAL_DMA_IRQHandler+0x24c>)
 80030ee:	fba2 2303 	umull	r2, r3, r2, r3
 80030f2:	0a9b      	lsrs	r3, r3, #10
 80030f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003106:	2208      	movs	r2, #8
 8003108:	409a      	lsls	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	4013      	ands	r3, r2
 800310e:	2b00      	cmp	r3, #0
 8003110:	d01a      	beq.n	8003148 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 0304 	and.w	r3, r3, #4
 800311c:	2b00      	cmp	r3, #0
 800311e:	d013      	beq.n	8003148 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f022 0204 	bic.w	r2, r2, #4
 800312e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003134:	2208      	movs	r2, #8
 8003136:	409a      	lsls	r2, r3
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003140:	f043 0201 	orr.w	r2, r3, #1
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800314c:	2201      	movs	r2, #1
 800314e:	409a      	lsls	r2, r3
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	4013      	ands	r3, r2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d012      	beq.n	800317e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	695b      	ldr	r3, [r3, #20]
 800315e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00b      	beq.n	800317e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800316a:	2201      	movs	r2, #1
 800316c:	409a      	lsls	r2, r3
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003176:	f043 0202 	orr.w	r2, r3, #2
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003182:	2204      	movs	r2, #4
 8003184:	409a      	lsls	r2, r3
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	4013      	ands	r3, r2
 800318a:	2b00      	cmp	r3, #0
 800318c:	d012      	beq.n	80031b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0302 	and.w	r3, r3, #2
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00b      	beq.n	80031b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031a0:	2204      	movs	r2, #4
 80031a2:	409a      	lsls	r2, r3
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031ac:	f043 0204 	orr.w	r2, r3, #4
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031b8:	2210      	movs	r2, #16
 80031ba:	409a      	lsls	r2, r3
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	4013      	ands	r3, r2
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d043      	beq.n	800324c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0308 	and.w	r3, r3, #8
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d03c      	beq.n	800324c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d6:	2210      	movs	r2, #16
 80031d8:	409a      	lsls	r2, r3
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d018      	beq.n	800321e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d108      	bne.n	800320c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d024      	beq.n	800324c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	4798      	blx	r3
 800320a:	e01f      	b.n	800324c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003210:	2b00      	cmp	r3, #0
 8003212:	d01b      	beq.n	800324c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003218:	6878      	ldr	r0, [r7, #4]
 800321a:	4798      	blx	r3
 800321c:	e016      	b.n	800324c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003228:	2b00      	cmp	r3, #0
 800322a:	d107      	bne.n	800323c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f022 0208 	bic.w	r2, r2, #8
 800323a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003240:	2b00      	cmp	r3, #0
 8003242:	d003      	beq.n	800324c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003250:	2220      	movs	r2, #32
 8003252:	409a      	lsls	r2, r3
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	4013      	ands	r3, r2
 8003258:	2b00      	cmp	r3, #0
 800325a:	f000 808f 	beq.w	800337c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0310 	and.w	r3, r3, #16
 8003268:	2b00      	cmp	r3, #0
 800326a:	f000 8087 	beq.w	800337c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003272:	2220      	movs	r2, #32
 8003274:	409a      	lsls	r2, r3
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b05      	cmp	r3, #5
 8003284:	d136      	bne.n	80032f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f022 0216 	bic.w	r2, r2, #22
 8003294:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	695a      	ldr	r2, [r3, #20]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d103      	bne.n	80032b6 <HAL_DMA_IRQHandler+0x1da>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d007      	beq.n	80032c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f022 0208 	bic.w	r2, r2, #8
 80032c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ca:	223f      	movs	r2, #63	; 0x3f
 80032cc:	409a      	lsls	r2, r3
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2201      	movs	r2, #1
 80032d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d07e      	beq.n	80033e8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	4798      	blx	r3
        }
        return;
 80032f2:	e079      	b.n	80033e8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d01d      	beq.n	800333e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d10d      	bne.n	800332c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003314:	2b00      	cmp	r3, #0
 8003316:	d031      	beq.n	800337c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	4798      	blx	r3
 8003320:	e02c      	b.n	800337c <HAL_DMA_IRQHandler+0x2a0>
 8003322:	bf00      	nop
 8003324:	2000000c 	.word	0x2000000c
 8003328:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003330:	2b00      	cmp	r3, #0
 8003332:	d023      	beq.n	800337c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	4798      	blx	r3
 800333c:	e01e      	b.n	800337c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003348:	2b00      	cmp	r3, #0
 800334a:	d10f      	bne.n	800336c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f022 0210 	bic.w	r2, r2, #16
 800335a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2200      	movs	r2, #0
 8003368:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003370:	2b00      	cmp	r3, #0
 8003372:	d003      	beq.n	800337c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003380:	2b00      	cmp	r3, #0
 8003382:	d032      	beq.n	80033ea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003388:	f003 0301 	and.w	r3, r3, #1
 800338c:	2b00      	cmp	r3, #0
 800338e:	d022      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2205      	movs	r2, #5
 8003394:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f022 0201 	bic.w	r2, r2, #1
 80033a6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	3301      	adds	r3, #1
 80033ac:	60bb      	str	r3, [r7, #8]
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d307      	bcc.n	80033c4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d1f2      	bne.n	80033a8 <HAL_DMA_IRQHandler+0x2cc>
 80033c2:	e000      	b.n	80033c6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80033c4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2201      	movs	r2, #1
 80033ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d005      	beq.n	80033ea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	4798      	blx	r3
 80033e6:	e000      	b.n	80033ea <HAL_DMA_IRQHandler+0x30e>
        return;
 80033e8:	bf00      	nop
    }
  }
}
 80033ea:	3718      	adds	r7, #24
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b085      	sub	sp, #20
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	60f8      	str	r0, [r7, #12]
 80033f8:	60b9      	str	r1, [r7, #8]
 80033fa:	607a      	str	r2, [r7, #4]
 80033fc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800340c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	683a      	ldr	r2, [r7, #0]
 8003414:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	2b40      	cmp	r3, #64	; 0x40
 800341c:	d108      	bne.n	8003430 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	68ba      	ldr	r2, [r7, #8]
 800342c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800342e:	e007      	b.n	8003440 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68ba      	ldr	r2, [r7, #8]
 8003436:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	60da      	str	r2, [r3, #12]
}
 8003440:	bf00      	nop
 8003442:	3714      	adds	r7, #20
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800344c:	b480      	push	{r7}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	b2db      	uxtb	r3, r3
 800345a:	3b10      	subs	r3, #16
 800345c:	4a14      	ldr	r2, [pc, #80]	; (80034b0 <DMA_CalcBaseAndBitshift+0x64>)
 800345e:	fba2 2303 	umull	r2, r3, r2, r3
 8003462:	091b      	lsrs	r3, r3, #4
 8003464:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003466:	4a13      	ldr	r2, [pc, #76]	; (80034b4 <DMA_CalcBaseAndBitshift+0x68>)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	4413      	add	r3, r2
 800346c:	781b      	ldrb	r3, [r3, #0]
 800346e:	461a      	mov	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2b03      	cmp	r3, #3
 8003478:	d909      	bls.n	800348e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003482:	f023 0303 	bic.w	r3, r3, #3
 8003486:	1d1a      	adds	r2, r3, #4
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	659a      	str	r2, [r3, #88]	; 0x58
 800348c:	e007      	b.n	800349e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003496:	f023 0303 	bic.w	r3, r3, #3
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3714      	adds	r7, #20
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	aaaaaaab 	.word	0xaaaaaaab
 80034b4:	0800bc30 	.word	0x0800bc30

080034b8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b085      	sub	sp, #20
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034c0:	2300      	movs	r3, #0
 80034c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d11f      	bne.n	8003512 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	2b03      	cmp	r3, #3
 80034d6:	d856      	bhi.n	8003586 <DMA_CheckFifoParam+0xce>
 80034d8:	a201      	add	r2, pc, #4	; (adr r2, 80034e0 <DMA_CheckFifoParam+0x28>)
 80034da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034de:	bf00      	nop
 80034e0:	080034f1 	.word	0x080034f1
 80034e4:	08003503 	.word	0x08003503
 80034e8:	080034f1 	.word	0x080034f1
 80034ec:	08003587 	.word	0x08003587
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d046      	beq.n	800358a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003500:	e043      	b.n	800358a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003506:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800350a:	d140      	bne.n	800358e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003510:	e03d      	b.n	800358e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	699b      	ldr	r3, [r3, #24]
 8003516:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800351a:	d121      	bne.n	8003560 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	2b03      	cmp	r3, #3
 8003520:	d837      	bhi.n	8003592 <DMA_CheckFifoParam+0xda>
 8003522:	a201      	add	r2, pc, #4	; (adr r2, 8003528 <DMA_CheckFifoParam+0x70>)
 8003524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003528:	08003539 	.word	0x08003539
 800352c:	0800353f 	.word	0x0800353f
 8003530:	08003539 	.word	0x08003539
 8003534:	08003551 	.word	0x08003551
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	73fb      	strb	r3, [r7, #15]
      break;
 800353c:	e030      	b.n	80035a0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003542:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d025      	beq.n	8003596 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800354e:	e022      	b.n	8003596 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003554:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003558:	d11f      	bne.n	800359a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800355e:	e01c      	b.n	800359a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	2b02      	cmp	r3, #2
 8003564:	d903      	bls.n	800356e <DMA_CheckFifoParam+0xb6>
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	2b03      	cmp	r3, #3
 800356a:	d003      	beq.n	8003574 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800356c:	e018      	b.n	80035a0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	73fb      	strb	r3, [r7, #15]
      break;
 8003572:	e015      	b.n	80035a0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003578:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d00e      	beq.n	800359e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	73fb      	strb	r3, [r7, #15]
      break;
 8003584:	e00b      	b.n	800359e <DMA_CheckFifoParam+0xe6>
      break;
 8003586:	bf00      	nop
 8003588:	e00a      	b.n	80035a0 <DMA_CheckFifoParam+0xe8>
      break;
 800358a:	bf00      	nop
 800358c:	e008      	b.n	80035a0 <DMA_CheckFifoParam+0xe8>
      break;
 800358e:	bf00      	nop
 8003590:	e006      	b.n	80035a0 <DMA_CheckFifoParam+0xe8>
      break;
 8003592:	bf00      	nop
 8003594:	e004      	b.n	80035a0 <DMA_CheckFifoParam+0xe8>
      break;
 8003596:	bf00      	nop
 8003598:	e002      	b.n	80035a0 <DMA_CheckFifoParam+0xe8>
      break;   
 800359a:	bf00      	nop
 800359c:	e000      	b.n	80035a0 <DMA_CheckFifoParam+0xe8>
      break;
 800359e:	bf00      	nop
    }
  } 
  
  return status; 
 80035a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3714      	adds	r7, #20
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop

080035b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b089      	sub	sp, #36	; 0x24
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80035ba:	2300      	movs	r3, #0
 80035bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80035be:	2300      	movs	r3, #0
 80035c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80035c2:	2300      	movs	r3, #0
 80035c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035c6:	2300      	movs	r3, #0
 80035c8:	61fb      	str	r3, [r7, #28]
 80035ca:	e177      	b.n	80038bc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80035cc:	2201      	movs	r2, #1
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	fa02 f303 	lsl.w	r3, r2, r3
 80035d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	697a      	ldr	r2, [r7, #20]
 80035dc:	4013      	ands	r3, r2
 80035de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80035e0:	693a      	ldr	r2, [r7, #16]
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	429a      	cmp	r2, r3
 80035e6:	f040 8166 	bne.w	80038b6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f003 0303 	and.w	r3, r3, #3
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d005      	beq.n	8003602 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d130      	bne.n	8003664 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	2203      	movs	r2, #3
 800360e:	fa02 f303 	lsl.w	r3, r2, r3
 8003612:	43db      	mvns	r3, r3
 8003614:	69ba      	ldr	r2, [r7, #24]
 8003616:	4013      	ands	r3, r2
 8003618:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	68da      	ldr	r2, [r3, #12]
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	005b      	lsls	r3, r3, #1
 8003622:	fa02 f303 	lsl.w	r3, r2, r3
 8003626:	69ba      	ldr	r2, [r7, #24]
 8003628:	4313      	orrs	r3, r2
 800362a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	69ba      	ldr	r2, [r7, #24]
 8003630:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003638:	2201      	movs	r2, #1
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	fa02 f303 	lsl.w	r3, r2, r3
 8003640:	43db      	mvns	r3, r3
 8003642:	69ba      	ldr	r2, [r7, #24]
 8003644:	4013      	ands	r3, r2
 8003646:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	091b      	lsrs	r3, r3, #4
 800364e:	f003 0201 	and.w	r2, r3, #1
 8003652:	69fb      	ldr	r3, [r7, #28]
 8003654:	fa02 f303 	lsl.w	r3, r2, r3
 8003658:	69ba      	ldr	r2, [r7, #24]
 800365a:	4313      	orrs	r3, r2
 800365c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f003 0303 	and.w	r3, r3, #3
 800366c:	2b03      	cmp	r3, #3
 800366e:	d017      	beq.n	80036a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	005b      	lsls	r3, r3, #1
 800367a:	2203      	movs	r2, #3
 800367c:	fa02 f303 	lsl.w	r3, r2, r3
 8003680:	43db      	mvns	r3, r3
 8003682:	69ba      	ldr	r2, [r7, #24]
 8003684:	4013      	ands	r3, r2
 8003686:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	689a      	ldr	r2, [r3, #8]
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	fa02 f303 	lsl.w	r3, r2, r3
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	4313      	orrs	r3, r2
 8003698:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	69ba      	ldr	r2, [r7, #24]
 800369e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f003 0303 	and.w	r3, r3, #3
 80036a8:	2b02      	cmp	r3, #2
 80036aa:	d123      	bne.n	80036f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	08da      	lsrs	r2, r3, #3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	3208      	adds	r2, #8
 80036b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80036ba:	69fb      	ldr	r3, [r7, #28]
 80036bc:	f003 0307 	and.w	r3, r3, #7
 80036c0:	009b      	lsls	r3, r3, #2
 80036c2:	220f      	movs	r2, #15
 80036c4:	fa02 f303 	lsl.w	r3, r2, r3
 80036c8:	43db      	mvns	r3, r3
 80036ca:	69ba      	ldr	r2, [r7, #24]
 80036cc:	4013      	ands	r3, r2
 80036ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	691a      	ldr	r2, [r3, #16]
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	f003 0307 	and.w	r3, r3, #7
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	fa02 f303 	lsl.w	r3, r2, r3
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	08da      	lsrs	r2, r3, #3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	3208      	adds	r2, #8
 80036ee:	69b9      	ldr	r1, [r7, #24]
 80036f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	2203      	movs	r2, #3
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	43db      	mvns	r3, r3
 8003706:	69ba      	ldr	r2, [r7, #24]
 8003708:	4013      	ands	r3, r2
 800370a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f003 0203 	and.w	r2, r3, #3
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	005b      	lsls	r3, r3, #1
 8003718:	fa02 f303 	lsl.w	r3, r2, r3
 800371c:	69ba      	ldr	r2, [r7, #24]
 800371e:	4313      	orrs	r3, r2
 8003720:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	69ba      	ldr	r2, [r7, #24]
 8003726:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003730:	2b00      	cmp	r3, #0
 8003732:	f000 80c0 	beq.w	80038b6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003736:	2300      	movs	r3, #0
 8003738:	60fb      	str	r3, [r7, #12]
 800373a:	4b66      	ldr	r3, [pc, #408]	; (80038d4 <HAL_GPIO_Init+0x324>)
 800373c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800373e:	4a65      	ldr	r2, [pc, #404]	; (80038d4 <HAL_GPIO_Init+0x324>)
 8003740:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003744:	6453      	str	r3, [r2, #68]	; 0x44
 8003746:	4b63      	ldr	r3, [pc, #396]	; (80038d4 <HAL_GPIO_Init+0x324>)
 8003748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800374a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800374e:	60fb      	str	r3, [r7, #12]
 8003750:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003752:	4a61      	ldr	r2, [pc, #388]	; (80038d8 <HAL_GPIO_Init+0x328>)
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	089b      	lsrs	r3, r3, #2
 8003758:	3302      	adds	r3, #2
 800375a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800375e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	f003 0303 	and.w	r3, r3, #3
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	220f      	movs	r2, #15
 800376a:	fa02 f303 	lsl.w	r3, r2, r3
 800376e:	43db      	mvns	r3, r3
 8003770:	69ba      	ldr	r2, [r7, #24]
 8003772:	4013      	ands	r3, r2
 8003774:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a58      	ldr	r2, [pc, #352]	; (80038dc <HAL_GPIO_Init+0x32c>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d037      	beq.n	80037ee <HAL_GPIO_Init+0x23e>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	4a57      	ldr	r2, [pc, #348]	; (80038e0 <HAL_GPIO_Init+0x330>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d031      	beq.n	80037ea <HAL_GPIO_Init+0x23a>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a56      	ldr	r2, [pc, #344]	; (80038e4 <HAL_GPIO_Init+0x334>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d02b      	beq.n	80037e6 <HAL_GPIO_Init+0x236>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4a55      	ldr	r2, [pc, #340]	; (80038e8 <HAL_GPIO_Init+0x338>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d025      	beq.n	80037e2 <HAL_GPIO_Init+0x232>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	4a54      	ldr	r2, [pc, #336]	; (80038ec <HAL_GPIO_Init+0x33c>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d01f      	beq.n	80037de <HAL_GPIO_Init+0x22e>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a53      	ldr	r2, [pc, #332]	; (80038f0 <HAL_GPIO_Init+0x340>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d019      	beq.n	80037da <HAL_GPIO_Init+0x22a>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a52      	ldr	r2, [pc, #328]	; (80038f4 <HAL_GPIO_Init+0x344>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d013      	beq.n	80037d6 <HAL_GPIO_Init+0x226>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a51      	ldr	r2, [pc, #324]	; (80038f8 <HAL_GPIO_Init+0x348>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d00d      	beq.n	80037d2 <HAL_GPIO_Init+0x222>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a50      	ldr	r2, [pc, #320]	; (80038fc <HAL_GPIO_Init+0x34c>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d007      	beq.n	80037ce <HAL_GPIO_Init+0x21e>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a4f      	ldr	r2, [pc, #316]	; (8003900 <HAL_GPIO_Init+0x350>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d101      	bne.n	80037ca <HAL_GPIO_Init+0x21a>
 80037c6:	2309      	movs	r3, #9
 80037c8:	e012      	b.n	80037f0 <HAL_GPIO_Init+0x240>
 80037ca:	230a      	movs	r3, #10
 80037cc:	e010      	b.n	80037f0 <HAL_GPIO_Init+0x240>
 80037ce:	2308      	movs	r3, #8
 80037d0:	e00e      	b.n	80037f0 <HAL_GPIO_Init+0x240>
 80037d2:	2307      	movs	r3, #7
 80037d4:	e00c      	b.n	80037f0 <HAL_GPIO_Init+0x240>
 80037d6:	2306      	movs	r3, #6
 80037d8:	e00a      	b.n	80037f0 <HAL_GPIO_Init+0x240>
 80037da:	2305      	movs	r3, #5
 80037dc:	e008      	b.n	80037f0 <HAL_GPIO_Init+0x240>
 80037de:	2304      	movs	r3, #4
 80037e0:	e006      	b.n	80037f0 <HAL_GPIO_Init+0x240>
 80037e2:	2303      	movs	r3, #3
 80037e4:	e004      	b.n	80037f0 <HAL_GPIO_Init+0x240>
 80037e6:	2302      	movs	r3, #2
 80037e8:	e002      	b.n	80037f0 <HAL_GPIO_Init+0x240>
 80037ea:	2301      	movs	r3, #1
 80037ec:	e000      	b.n	80037f0 <HAL_GPIO_Init+0x240>
 80037ee:	2300      	movs	r3, #0
 80037f0:	69fa      	ldr	r2, [r7, #28]
 80037f2:	f002 0203 	and.w	r2, r2, #3
 80037f6:	0092      	lsls	r2, r2, #2
 80037f8:	4093      	lsls	r3, r2
 80037fa:	69ba      	ldr	r2, [r7, #24]
 80037fc:	4313      	orrs	r3, r2
 80037fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003800:	4935      	ldr	r1, [pc, #212]	; (80038d8 <HAL_GPIO_Init+0x328>)
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	089b      	lsrs	r3, r3, #2
 8003806:	3302      	adds	r3, #2
 8003808:	69ba      	ldr	r2, [r7, #24]
 800380a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800380e:	4b3d      	ldr	r3, [pc, #244]	; (8003904 <HAL_GPIO_Init+0x354>)
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	43db      	mvns	r3, r3
 8003818:	69ba      	ldr	r2, [r7, #24]
 800381a:	4013      	ands	r3, r2
 800381c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d003      	beq.n	8003832 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800382a:	69ba      	ldr	r2, [r7, #24]
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	4313      	orrs	r3, r2
 8003830:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003832:	4a34      	ldr	r2, [pc, #208]	; (8003904 <HAL_GPIO_Init+0x354>)
 8003834:	69bb      	ldr	r3, [r7, #24]
 8003836:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003838:	4b32      	ldr	r3, [pc, #200]	; (8003904 <HAL_GPIO_Init+0x354>)
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	43db      	mvns	r3, r3
 8003842:	69ba      	ldr	r2, [r7, #24]
 8003844:	4013      	ands	r3, r2
 8003846:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d003      	beq.n	800385c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003854:	69ba      	ldr	r2, [r7, #24]
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	4313      	orrs	r3, r2
 800385a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800385c:	4a29      	ldr	r2, [pc, #164]	; (8003904 <HAL_GPIO_Init+0x354>)
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003862:	4b28      	ldr	r3, [pc, #160]	; (8003904 <HAL_GPIO_Init+0x354>)
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	43db      	mvns	r3, r3
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	4013      	ands	r3, r2
 8003870:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d003      	beq.n	8003886 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800387e:	69ba      	ldr	r2, [r7, #24]
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	4313      	orrs	r3, r2
 8003884:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003886:	4a1f      	ldr	r2, [pc, #124]	; (8003904 <HAL_GPIO_Init+0x354>)
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800388c:	4b1d      	ldr	r3, [pc, #116]	; (8003904 <HAL_GPIO_Init+0x354>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	43db      	mvns	r3, r3
 8003896:	69ba      	ldr	r2, [r7, #24]
 8003898:	4013      	ands	r3, r2
 800389a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d003      	beq.n	80038b0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80038a8:	69ba      	ldr	r2, [r7, #24]
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80038b0:	4a14      	ldr	r2, [pc, #80]	; (8003904 <HAL_GPIO_Init+0x354>)
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	3301      	adds	r3, #1
 80038ba:	61fb      	str	r3, [r7, #28]
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	2b0f      	cmp	r3, #15
 80038c0:	f67f ae84 	bls.w	80035cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80038c4:	bf00      	nop
 80038c6:	bf00      	nop
 80038c8:	3724      	adds	r7, #36	; 0x24
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	40023800 	.word	0x40023800
 80038d8:	40013800 	.word	0x40013800
 80038dc:	40020000 	.word	0x40020000
 80038e0:	40020400 	.word	0x40020400
 80038e4:	40020800 	.word	0x40020800
 80038e8:	40020c00 	.word	0x40020c00
 80038ec:	40021000 	.word	0x40021000
 80038f0:	40021400 	.word	0x40021400
 80038f4:	40021800 	.word	0x40021800
 80038f8:	40021c00 	.word	0x40021c00
 80038fc:	40022000 	.word	0x40022000
 8003900:	40022400 	.word	0x40022400
 8003904:	40013c00 	.word	0x40013c00

08003908 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003908:	b480      	push	{r7}
 800390a:	b085      	sub	sp, #20
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	460b      	mov	r3, r1
 8003912:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	691a      	ldr	r2, [r3, #16]
 8003918:	887b      	ldrh	r3, [r7, #2]
 800391a:	4013      	ands	r3, r2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d002      	beq.n	8003926 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003920:	2301      	movs	r3, #1
 8003922:	73fb      	strb	r3, [r7, #15]
 8003924:	e001      	b.n	800392a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003926:	2300      	movs	r3, #0
 8003928:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800392a:	7bfb      	ldrb	r3, [r7, #15]
}
 800392c:	4618      	mov	r0, r3
 800392e:	3714      	adds	r7, #20
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr

08003938 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
 8003940:	460b      	mov	r3, r1
 8003942:	807b      	strh	r3, [r7, #2]
 8003944:	4613      	mov	r3, r2
 8003946:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003948:	787b      	ldrb	r3, [r7, #1]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d003      	beq.n	8003956 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800394e:	887a      	ldrh	r2, [r7, #2]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003954:	e003      	b.n	800395e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003956:	887b      	ldrh	r3, [r7, #2]
 8003958:	041a      	lsls	r2, r3, #16
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	619a      	str	r2, [r3, #24]
}
 800395e:	bf00      	nop
 8003960:	370c      	adds	r7, #12
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr
	...

0800396c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b082      	sub	sp, #8
 8003970:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003972:	2300      	movs	r3, #0
 8003974:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003976:	2300      	movs	r3, #0
 8003978:	603b      	str	r3, [r7, #0]
 800397a:	4b20      	ldr	r3, [pc, #128]	; (80039fc <HAL_PWREx_EnableOverDrive+0x90>)
 800397c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397e:	4a1f      	ldr	r2, [pc, #124]	; (80039fc <HAL_PWREx_EnableOverDrive+0x90>)
 8003980:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003984:	6413      	str	r3, [r2, #64]	; 0x40
 8003986:	4b1d      	ldr	r3, [pc, #116]	; (80039fc <HAL_PWREx_EnableOverDrive+0x90>)
 8003988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800398e:	603b      	str	r3, [r7, #0]
 8003990:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003992:	4b1b      	ldr	r3, [pc, #108]	; (8003a00 <HAL_PWREx_EnableOverDrive+0x94>)
 8003994:	2201      	movs	r2, #1
 8003996:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003998:	f7fe fcd2 	bl	8002340 <HAL_GetTick>
 800399c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800399e:	e009      	b.n	80039b4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80039a0:	f7fe fcce 	bl	8002340 <HAL_GetTick>
 80039a4:	4602      	mov	r2, r0
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	1ad3      	subs	r3, r2, r3
 80039aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039ae:	d901      	bls.n	80039b4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e01f      	b.n	80039f4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80039b4:	4b13      	ldr	r3, [pc, #76]	; (8003a04 <HAL_PWREx_EnableOverDrive+0x98>)
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039c0:	d1ee      	bne.n	80039a0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80039c2:	4b11      	ldr	r3, [pc, #68]	; (8003a08 <HAL_PWREx_EnableOverDrive+0x9c>)
 80039c4:	2201      	movs	r2, #1
 80039c6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80039c8:	f7fe fcba 	bl	8002340 <HAL_GetTick>
 80039cc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80039ce:	e009      	b.n	80039e4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80039d0:	f7fe fcb6 	bl	8002340 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039de:	d901      	bls.n	80039e4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80039e0:	2303      	movs	r3, #3
 80039e2:	e007      	b.n	80039f4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80039e4:	4b07      	ldr	r3, [pc, #28]	; (8003a04 <HAL_PWREx_EnableOverDrive+0x98>)
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80039f0:	d1ee      	bne.n	80039d0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80039f2:	2300      	movs	r3, #0
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3708      	adds	r7, #8
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	40023800 	.word	0x40023800
 8003a00:	420e0040 	.word	0x420e0040
 8003a04:	40007000 	.word	0x40007000
 8003a08:	420e0044 	.word	0x420e0044

08003a0c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b086      	sub	sp, #24
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d101      	bne.n	8003a1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e267      	b.n	8003eee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d075      	beq.n	8003b16 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a2a:	4b88      	ldr	r3, [pc, #544]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	f003 030c 	and.w	r3, r3, #12
 8003a32:	2b04      	cmp	r3, #4
 8003a34:	d00c      	beq.n	8003a50 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a36:	4b85      	ldr	r3, [pc, #532]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a3e:	2b08      	cmp	r3, #8
 8003a40:	d112      	bne.n	8003a68 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a42:	4b82      	ldr	r3, [pc, #520]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a4a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a4e:	d10b      	bne.n	8003a68 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a50:	4b7e      	ldr	r3, [pc, #504]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d05b      	beq.n	8003b14 <HAL_RCC_OscConfig+0x108>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d157      	bne.n	8003b14 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e242      	b.n	8003eee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a70:	d106      	bne.n	8003a80 <HAL_RCC_OscConfig+0x74>
 8003a72:	4b76      	ldr	r3, [pc, #472]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a75      	ldr	r2, [pc, #468]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003a78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a7c:	6013      	str	r3, [r2, #0]
 8003a7e:	e01d      	b.n	8003abc <HAL_RCC_OscConfig+0xb0>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a88:	d10c      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x98>
 8003a8a:	4b70      	ldr	r3, [pc, #448]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a6f      	ldr	r2, [pc, #444]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003a90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a94:	6013      	str	r3, [r2, #0]
 8003a96:	4b6d      	ldr	r3, [pc, #436]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a6c      	ldr	r2, [pc, #432]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003a9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003aa0:	6013      	str	r3, [r2, #0]
 8003aa2:	e00b      	b.n	8003abc <HAL_RCC_OscConfig+0xb0>
 8003aa4:	4b69      	ldr	r3, [pc, #420]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a68      	ldr	r2, [pc, #416]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003aaa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003aae:	6013      	str	r3, [r2, #0]
 8003ab0:	4b66      	ldr	r3, [pc, #408]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a65      	ldr	r2, [pc, #404]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003ab6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003aba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d013      	beq.n	8003aec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac4:	f7fe fc3c 	bl	8002340 <HAL_GetTick>
 8003ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aca:	e008      	b.n	8003ade <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003acc:	f7fe fc38 	bl	8002340 <HAL_GetTick>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	2b64      	cmp	r3, #100	; 0x64
 8003ad8:	d901      	bls.n	8003ade <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ada:	2303      	movs	r3, #3
 8003adc:	e207      	b.n	8003eee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ade:	4b5b      	ldr	r3, [pc, #364]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d0f0      	beq.n	8003acc <HAL_RCC_OscConfig+0xc0>
 8003aea:	e014      	b.n	8003b16 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aec:	f7fe fc28 	bl	8002340 <HAL_GetTick>
 8003af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003af2:	e008      	b.n	8003b06 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003af4:	f7fe fc24 	bl	8002340 <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	2b64      	cmp	r3, #100	; 0x64
 8003b00:	d901      	bls.n	8003b06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e1f3      	b.n	8003eee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b06:	4b51      	ldr	r3, [pc, #324]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1f0      	bne.n	8003af4 <HAL_RCC_OscConfig+0xe8>
 8003b12:	e000      	b.n	8003b16 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d063      	beq.n	8003bea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b22:	4b4a      	ldr	r3, [pc, #296]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f003 030c 	and.w	r3, r3, #12
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d00b      	beq.n	8003b46 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b2e:	4b47      	ldr	r3, [pc, #284]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b36:	2b08      	cmp	r3, #8
 8003b38:	d11c      	bne.n	8003b74 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b3a:	4b44      	ldr	r3, [pc, #272]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d116      	bne.n	8003b74 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b46:	4b41      	ldr	r3, [pc, #260]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d005      	beq.n	8003b5e <HAL_RCC_OscConfig+0x152>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	68db      	ldr	r3, [r3, #12]
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d001      	beq.n	8003b5e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e1c7      	b.n	8003eee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b5e:	4b3b      	ldr	r3, [pc, #236]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	691b      	ldr	r3, [r3, #16]
 8003b6a:	00db      	lsls	r3, r3, #3
 8003b6c:	4937      	ldr	r1, [pc, #220]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b72:	e03a      	b.n	8003bea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d020      	beq.n	8003bbe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b7c:	4b34      	ldr	r3, [pc, #208]	; (8003c50 <HAL_RCC_OscConfig+0x244>)
 8003b7e:	2201      	movs	r2, #1
 8003b80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b82:	f7fe fbdd 	bl	8002340 <HAL_GetTick>
 8003b86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b88:	e008      	b.n	8003b9c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b8a:	f7fe fbd9 	bl	8002340 <HAL_GetTick>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d901      	bls.n	8003b9c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e1a8      	b.n	8003eee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b9c:	4b2b      	ldr	r3, [pc, #172]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0302 	and.w	r3, r3, #2
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d0f0      	beq.n	8003b8a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ba8:	4b28      	ldr	r3, [pc, #160]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	00db      	lsls	r3, r3, #3
 8003bb6:	4925      	ldr	r1, [pc, #148]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	600b      	str	r3, [r1, #0]
 8003bbc:	e015      	b.n	8003bea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bbe:	4b24      	ldr	r3, [pc, #144]	; (8003c50 <HAL_RCC_OscConfig+0x244>)
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bc4:	f7fe fbbc 	bl	8002340 <HAL_GetTick>
 8003bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bca:	e008      	b.n	8003bde <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bcc:	f7fe fbb8 	bl	8002340 <HAL_GetTick>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	1ad3      	subs	r3, r2, r3
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	d901      	bls.n	8003bde <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e187      	b.n	8003eee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bde:	4b1b      	ldr	r3, [pc, #108]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 0302 	and.w	r3, r3, #2
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d1f0      	bne.n	8003bcc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0308 	and.w	r3, r3, #8
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d036      	beq.n	8003c64 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	695b      	ldr	r3, [r3, #20]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d016      	beq.n	8003c2c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bfe:	4b15      	ldr	r3, [pc, #84]	; (8003c54 <HAL_RCC_OscConfig+0x248>)
 8003c00:	2201      	movs	r2, #1
 8003c02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c04:	f7fe fb9c 	bl	8002340 <HAL_GetTick>
 8003c08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c0a:	e008      	b.n	8003c1e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c0c:	f7fe fb98 	bl	8002340 <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d901      	bls.n	8003c1e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e167      	b.n	8003eee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c1e:	4b0b      	ldr	r3, [pc, #44]	; (8003c4c <HAL_RCC_OscConfig+0x240>)
 8003c20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d0f0      	beq.n	8003c0c <HAL_RCC_OscConfig+0x200>
 8003c2a:	e01b      	b.n	8003c64 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c2c:	4b09      	ldr	r3, [pc, #36]	; (8003c54 <HAL_RCC_OscConfig+0x248>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c32:	f7fe fb85 	bl	8002340 <HAL_GetTick>
 8003c36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c38:	e00e      	b.n	8003c58 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c3a:	f7fe fb81 	bl	8002340 <HAL_GetTick>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	1ad3      	subs	r3, r2, r3
 8003c44:	2b02      	cmp	r3, #2
 8003c46:	d907      	bls.n	8003c58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c48:	2303      	movs	r3, #3
 8003c4a:	e150      	b.n	8003eee <HAL_RCC_OscConfig+0x4e2>
 8003c4c:	40023800 	.word	0x40023800
 8003c50:	42470000 	.word	0x42470000
 8003c54:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c58:	4b88      	ldr	r3, [pc, #544]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003c5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c5c:	f003 0302 	and.w	r3, r3, #2
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d1ea      	bne.n	8003c3a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0304 	and.w	r3, r3, #4
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	f000 8097 	beq.w	8003da0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c72:	2300      	movs	r3, #0
 8003c74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c76:	4b81      	ldr	r3, [pc, #516]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d10f      	bne.n	8003ca2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c82:	2300      	movs	r3, #0
 8003c84:	60bb      	str	r3, [r7, #8]
 8003c86:	4b7d      	ldr	r3, [pc, #500]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8a:	4a7c      	ldr	r2, [pc, #496]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003c8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c90:	6413      	str	r3, [r2, #64]	; 0x40
 8003c92:	4b7a      	ldr	r3, [pc, #488]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c9a:	60bb      	str	r3, [r7, #8]
 8003c9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ca2:	4b77      	ldr	r3, [pc, #476]	; (8003e80 <HAL_RCC_OscConfig+0x474>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d118      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cae:	4b74      	ldr	r3, [pc, #464]	; (8003e80 <HAL_RCC_OscConfig+0x474>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a73      	ldr	r2, [pc, #460]	; (8003e80 <HAL_RCC_OscConfig+0x474>)
 8003cb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cba:	f7fe fb41 	bl	8002340 <HAL_GetTick>
 8003cbe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cc0:	e008      	b.n	8003cd4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cc2:	f7fe fb3d 	bl	8002340 <HAL_GetTick>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	1ad3      	subs	r3, r2, r3
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d901      	bls.n	8003cd4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e10c      	b.n	8003eee <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd4:	4b6a      	ldr	r3, [pc, #424]	; (8003e80 <HAL_RCC_OscConfig+0x474>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d0f0      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d106      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x2ea>
 8003ce8:	4b64      	ldr	r3, [pc, #400]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003cea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cec:	4a63      	ldr	r2, [pc, #396]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003cee:	f043 0301 	orr.w	r3, r3, #1
 8003cf2:	6713      	str	r3, [r2, #112]	; 0x70
 8003cf4:	e01c      	b.n	8003d30 <HAL_RCC_OscConfig+0x324>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	2b05      	cmp	r3, #5
 8003cfc:	d10c      	bne.n	8003d18 <HAL_RCC_OscConfig+0x30c>
 8003cfe:	4b5f      	ldr	r3, [pc, #380]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003d00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d02:	4a5e      	ldr	r2, [pc, #376]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003d04:	f043 0304 	orr.w	r3, r3, #4
 8003d08:	6713      	str	r3, [r2, #112]	; 0x70
 8003d0a:	4b5c      	ldr	r3, [pc, #368]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d0e:	4a5b      	ldr	r2, [pc, #364]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003d10:	f043 0301 	orr.w	r3, r3, #1
 8003d14:	6713      	str	r3, [r2, #112]	; 0x70
 8003d16:	e00b      	b.n	8003d30 <HAL_RCC_OscConfig+0x324>
 8003d18:	4b58      	ldr	r3, [pc, #352]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003d1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d1c:	4a57      	ldr	r2, [pc, #348]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003d1e:	f023 0301 	bic.w	r3, r3, #1
 8003d22:	6713      	str	r3, [r2, #112]	; 0x70
 8003d24:	4b55      	ldr	r3, [pc, #340]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003d26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d28:	4a54      	ldr	r2, [pc, #336]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003d2a:	f023 0304 	bic.w	r3, r3, #4
 8003d2e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d015      	beq.n	8003d64 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d38:	f7fe fb02 	bl	8002340 <HAL_GetTick>
 8003d3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d3e:	e00a      	b.n	8003d56 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d40:	f7fe fafe 	bl	8002340 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d901      	bls.n	8003d56 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e0cb      	b.n	8003eee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d56:	4b49      	ldr	r3, [pc, #292]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003d58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d5a:	f003 0302 	and.w	r3, r3, #2
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d0ee      	beq.n	8003d40 <HAL_RCC_OscConfig+0x334>
 8003d62:	e014      	b.n	8003d8e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d64:	f7fe faec 	bl	8002340 <HAL_GetTick>
 8003d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d6a:	e00a      	b.n	8003d82 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d6c:	f7fe fae8 	bl	8002340 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d901      	bls.n	8003d82 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e0b5      	b.n	8003eee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d82:	4b3e      	ldr	r3, [pc, #248]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003d84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d86:	f003 0302 	and.w	r3, r3, #2
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d1ee      	bne.n	8003d6c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d8e:	7dfb      	ldrb	r3, [r7, #23]
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d105      	bne.n	8003da0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d94:	4b39      	ldr	r3, [pc, #228]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d98:	4a38      	ldr	r2, [pc, #224]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003d9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d9e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	699b      	ldr	r3, [r3, #24]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	f000 80a1 	beq.w	8003eec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003daa:	4b34      	ldr	r3, [pc, #208]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	f003 030c 	and.w	r3, r3, #12
 8003db2:	2b08      	cmp	r3, #8
 8003db4:	d05c      	beq.n	8003e70 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	699b      	ldr	r3, [r3, #24]
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d141      	bne.n	8003e42 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dbe:	4b31      	ldr	r3, [pc, #196]	; (8003e84 <HAL_RCC_OscConfig+0x478>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc4:	f7fe fabc 	bl	8002340 <HAL_GetTick>
 8003dc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dca:	e008      	b.n	8003dde <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dcc:	f7fe fab8 	bl	8002340 <HAL_GetTick>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d901      	bls.n	8003dde <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e087      	b.n	8003eee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dde:	4b27      	ldr	r3, [pc, #156]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d1f0      	bne.n	8003dcc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	69da      	ldr	r2, [r3, #28]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a1b      	ldr	r3, [r3, #32]
 8003df2:	431a      	orrs	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df8:	019b      	lsls	r3, r3, #6
 8003dfa:	431a      	orrs	r2, r3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e00:	085b      	lsrs	r3, r3, #1
 8003e02:	3b01      	subs	r3, #1
 8003e04:	041b      	lsls	r3, r3, #16
 8003e06:	431a      	orrs	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e0c:	061b      	lsls	r3, r3, #24
 8003e0e:	491b      	ldr	r1, [pc, #108]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003e10:	4313      	orrs	r3, r2
 8003e12:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e14:	4b1b      	ldr	r3, [pc, #108]	; (8003e84 <HAL_RCC_OscConfig+0x478>)
 8003e16:	2201      	movs	r2, #1
 8003e18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e1a:	f7fe fa91 	bl	8002340 <HAL_GetTick>
 8003e1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e20:	e008      	b.n	8003e34 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e22:	f7fe fa8d 	bl	8002340 <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d901      	bls.n	8003e34 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e05c      	b.n	8003eee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e34:	4b11      	ldr	r3, [pc, #68]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d0f0      	beq.n	8003e22 <HAL_RCC_OscConfig+0x416>
 8003e40:	e054      	b.n	8003eec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e42:	4b10      	ldr	r3, [pc, #64]	; (8003e84 <HAL_RCC_OscConfig+0x478>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e48:	f7fe fa7a 	bl	8002340 <HAL_GetTick>
 8003e4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e4e:	e008      	b.n	8003e62 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e50:	f7fe fa76 	bl	8002340 <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e045      	b.n	8003eee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e62:	4b06      	ldr	r3, [pc, #24]	; (8003e7c <HAL_RCC_OscConfig+0x470>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1f0      	bne.n	8003e50 <HAL_RCC_OscConfig+0x444>
 8003e6e:	e03d      	b.n	8003eec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d107      	bne.n	8003e88 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e038      	b.n	8003eee <HAL_RCC_OscConfig+0x4e2>
 8003e7c:	40023800 	.word	0x40023800
 8003e80:	40007000 	.word	0x40007000
 8003e84:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e88:	4b1b      	ldr	r3, [pc, #108]	; (8003ef8 <HAL_RCC_OscConfig+0x4ec>)
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d028      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d121      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d11a      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003eb2:	68fa      	ldr	r2, [r7, #12]
 8003eb4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003eb8:	4013      	ands	r3, r2
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003ebe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d111      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ece:	085b      	lsrs	r3, r3, #1
 8003ed0:	3b01      	subs	r3, #1
 8003ed2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d107      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ee2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d001      	beq.n	8003eec <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e000      	b.n	8003eee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3718      	adds	r7, #24
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	40023800 	.word	0x40023800

08003efc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d101      	bne.n	8003f10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e0cc      	b.n	80040aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f10:	4b68      	ldr	r3, [pc, #416]	; (80040b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 030f 	and.w	r3, r3, #15
 8003f18:	683a      	ldr	r2, [r7, #0]
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d90c      	bls.n	8003f38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f1e:	4b65      	ldr	r3, [pc, #404]	; (80040b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f20:	683a      	ldr	r2, [r7, #0]
 8003f22:	b2d2      	uxtb	r2, r2
 8003f24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f26:	4b63      	ldr	r3, [pc, #396]	; (80040b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 030f 	and.w	r3, r3, #15
 8003f2e:	683a      	ldr	r2, [r7, #0]
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d001      	beq.n	8003f38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e0b8      	b.n	80040aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0302 	and.w	r3, r3, #2
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d020      	beq.n	8003f86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0304 	and.w	r3, r3, #4
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d005      	beq.n	8003f5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f50:	4b59      	ldr	r3, [pc, #356]	; (80040b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	4a58      	ldr	r2, [pc, #352]	; (80040b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f56:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003f5a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0308 	and.w	r3, r3, #8
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d005      	beq.n	8003f74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f68:	4b53      	ldr	r3, [pc, #332]	; (80040b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	4a52      	ldr	r2, [pc, #328]	; (80040b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f74:	4b50      	ldr	r3, [pc, #320]	; (80040b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	494d      	ldr	r1, [pc, #308]	; (80040b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d044      	beq.n	800401c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d107      	bne.n	8003faa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f9a:	4b47      	ldr	r3, [pc, #284]	; (80040b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d119      	bne.n	8003fda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e07f      	b.n	80040aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d003      	beq.n	8003fba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fb6:	2b03      	cmp	r3, #3
 8003fb8:	d107      	bne.n	8003fca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fba:	4b3f      	ldr	r3, [pc, #252]	; (80040b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d109      	bne.n	8003fda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e06f      	b.n	80040aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fca:	4b3b      	ldr	r3, [pc, #236]	; (80040b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0302 	and.w	r3, r3, #2
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d101      	bne.n	8003fda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e067      	b.n	80040aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fda:	4b37      	ldr	r3, [pc, #220]	; (80040b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	f023 0203 	bic.w	r2, r3, #3
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	4934      	ldr	r1, [pc, #208]	; (80040b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fec:	f7fe f9a8 	bl	8002340 <HAL_GetTick>
 8003ff0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ff2:	e00a      	b.n	800400a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ff4:	f7fe f9a4 	bl	8002340 <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004002:	4293      	cmp	r3, r2
 8004004:	d901      	bls.n	800400a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e04f      	b.n	80040aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800400a:	4b2b      	ldr	r3, [pc, #172]	; (80040b8 <HAL_RCC_ClockConfig+0x1bc>)
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f003 020c 	and.w	r2, r3, #12
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	429a      	cmp	r2, r3
 800401a:	d1eb      	bne.n	8003ff4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800401c:	4b25      	ldr	r3, [pc, #148]	; (80040b4 <HAL_RCC_ClockConfig+0x1b8>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 030f 	and.w	r3, r3, #15
 8004024:	683a      	ldr	r2, [r7, #0]
 8004026:	429a      	cmp	r2, r3
 8004028:	d20c      	bcs.n	8004044 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800402a:	4b22      	ldr	r3, [pc, #136]	; (80040b4 <HAL_RCC_ClockConfig+0x1b8>)
 800402c:	683a      	ldr	r2, [r7, #0]
 800402e:	b2d2      	uxtb	r2, r2
 8004030:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004032:	4b20      	ldr	r3, [pc, #128]	; (80040b4 <HAL_RCC_ClockConfig+0x1b8>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 030f 	and.w	r3, r3, #15
 800403a:	683a      	ldr	r2, [r7, #0]
 800403c:	429a      	cmp	r2, r3
 800403e:	d001      	beq.n	8004044 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e032      	b.n	80040aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0304 	and.w	r3, r3, #4
 800404c:	2b00      	cmp	r3, #0
 800404e:	d008      	beq.n	8004062 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004050:	4b19      	ldr	r3, [pc, #100]	; (80040b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	4916      	ldr	r1, [pc, #88]	; (80040b8 <HAL_RCC_ClockConfig+0x1bc>)
 800405e:	4313      	orrs	r3, r2
 8004060:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0308 	and.w	r3, r3, #8
 800406a:	2b00      	cmp	r3, #0
 800406c:	d009      	beq.n	8004082 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800406e:	4b12      	ldr	r3, [pc, #72]	; (80040b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	00db      	lsls	r3, r3, #3
 800407c:	490e      	ldr	r1, [pc, #56]	; (80040b8 <HAL_RCC_ClockConfig+0x1bc>)
 800407e:	4313      	orrs	r3, r2
 8004080:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004082:	f000 f821 	bl	80040c8 <HAL_RCC_GetSysClockFreq>
 8004086:	4602      	mov	r2, r0
 8004088:	4b0b      	ldr	r3, [pc, #44]	; (80040b8 <HAL_RCC_ClockConfig+0x1bc>)
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	091b      	lsrs	r3, r3, #4
 800408e:	f003 030f 	and.w	r3, r3, #15
 8004092:	490a      	ldr	r1, [pc, #40]	; (80040bc <HAL_RCC_ClockConfig+0x1c0>)
 8004094:	5ccb      	ldrb	r3, [r1, r3]
 8004096:	fa22 f303 	lsr.w	r3, r2, r3
 800409a:	4a09      	ldr	r2, [pc, #36]	; (80040c0 <HAL_RCC_ClockConfig+0x1c4>)
 800409c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800409e:	4b09      	ldr	r3, [pc, #36]	; (80040c4 <HAL_RCC_ClockConfig+0x1c8>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4618      	mov	r0, r3
 80040a4:	f7fe f908 	bl	80022b8 <HAL_InitTick>

  return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3710      	adds	r7, #16
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	40023c00 	.word	0x40023c00
 80040b8:	40023800 	.word	0x40023800
 80040bc:	0800bc18 	.word	0x0800bc18
 80040c0:	2000000c 	.word	0x2000000c
 80040c4:	20000010 	.word	0x20000010

080040c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040cc:	b094      	sub	sp, #80	; 0x50
 80040ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80040d0:	2300      	movs	r3, #0
 80040d2:	647b      	str	r3, [r7, #68]	; 0x44
 80040d4:	2300      	movs	r3, #0
 80040d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040d8:	2300      	movs	r3, #0
 80040da:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80040dc:	2300      	movs	r3, #0
 80040de:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040e0:	4b79      	ldr	r3, [pc, #484]	; (80042c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	f003 030c 	and.w	r3, r3, #12
 80040e8:	2b08      	cmp	r3, #8
 80040ea:	d00d      	beq.n	8004108 <HAL_RCC_GetSysClockFreq+0x40>
 80040ec:	2b08      	cmp	r3, #8
 80040ee:	f200 80e1 	bhi.w	80042b4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d002      	beq.n	80040fc <HAL_RCC_GetSysClockFreq+0x34>
 80040f6:	2b04      	cmp	r3, #4
 80040f8:	d003      	beq.n	8004102 <HAL_RCC_GetSysClockFreq+0x3a>
 80040fa:	e0db      	b.n	80042b4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040fc:	4b73      	ldr	r3, [pc, #460]	; (80042cc <HAL_RCC_GetSysClockFreq+0x204>)
 80040fe:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004100:	e0db      	b.n	80042ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004102:	4b73      	ldr	r3, [pc, #460]	; (80042d0 <HAL_RCC_GetSysClockFreq+0x208>)
 8004104:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004106:	e0d8      	b.n	80042ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004108:	4b6f      	ldr	r3, [pc, #444]	; (80042c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004110:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004112:	4b6d      	ldr	r3, [pc, #436]	; (80042c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800411a:	2b00      	cmp	r3, #0
 800411c:	d063      	beq.n	80041e6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800411e:	4b6a      	ldr	r3, [pc, #424]	; (80042c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	099b      	lsrs	r3, r3, #6
 8004124:	2200      	movs	r2, #0
 8004126:	63bb      	str	r3, [r7, #56]	; 0x38
 8004128:	63fa      	str	r2, [r7, #60]	; 0x3c
 800412a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800412c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004130:	633b      	str	r3, [r7, #48]	; 0x30
 8004132:	2300      	movs	r3, #0
 8004134:	637b      	str	r3, [r7, #52]	; 0x34
 8004136:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800413a:	4622      	mov	r2, r4
 800413c:	462b      	mov	r3, r5
 800413e:	f04f 0000 	mov.w	r0, #0
 8004142:	f04f 0100 	mov.w	r1, #0
 8004146:	0159      	lsls	r1, r3, #5
 8004148:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800414c:	0150      	lsls	r0, r2, #5
 800414e:	4602      	mov	r2, r0
 8004150:	460b      	mov	r3, r1
 8004152:	4621      	mov	r1, r4
 8004154:	1a51      	subs	r1, r2, r1
 8004156:	6139      	str	r1, [r7, #16]
 8004158:	4629      	mov	r1, r5
 800415a:	eb63 0301 	sbc.w	r3, r3, r1
 800415e:	617b      	str	r3, [r7, #20]
 8004160:	f04f 0200 	mov.w	r2, #0
 8004164:	f04f 0300 	mov.w	r3, #0
 8004168:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800416c:	4659      	mov	r1, fp
 800416e:	018b      	lsls	r3, r1, #6
 8004170:	4651      	mov	r1, sl
 8004172:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004176:	4651      	mov	r1, sl
 8004178:	018a      	lsls	r2, r1, #6
 800417a:	4651      	mov	r1, sl
 800417c:	ebb2 0801 	subs.w	r8, r2, r1
 8004180:	4659      	mov	r1, fp
 8004182:	eb63 0901 	sbc.w	r9, r3, r1
 8004186:	f04f 0200 	mov.w	r2, #0
 800418a:	f04f 0300 	mov.w	r3, #0
 800418e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004192:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004196:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800419a:	4690      	mov	r8, r2
 800419c:	4699      	mov	r9, r3
 800419e:	4623      	mov	r3, r4
 80041a0:	eb18 0303 	adds.w	r3, r8, r3
 80041a4:	60bb      	str	r3, [r7, #8]
 80041a6:	462b      	mov	r3, r5
 80041a8:	eb49 0303 	adc.w	r3, r9, r3
 80041ac:	60fb      	str	r3, [r7, #12]
 80041ae:	f04f 0200 	mov.w	r2, #0
 80041b2:	f04f 0300 	mov.w	r3, #0
 80041b6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80041ba:	4629      	mov	r1, r5
 80041bc:	024b      	lsls	r3, r1, #9
 80041be:	4621      	mov	r1, r4
 80041c0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80041c4:	4621      	mov	r1, r4
 80041c6:	024a      	lsls	r2, r1, #9
 80041c8:	4610      	mov	r0, r2
 80041ca:	4619      	mov	r1, r3
 80041cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041ce:	2200      	movs	r2, #0
 80041d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80041d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80041d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80041d8:	f7fc fd66 	bl	8000ca8 <__aeabi_uldivmod>
 80041dc:	4602      	mov	r2, r0
 80041de:	460b      	mov	r3, r1
 80041e0:	4613      	mov	r3, r2
 80041e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041e4:	e058      	b.n	8004298 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041e6:	4b38      	ldr	r3, [pc, #224]	; (80042c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	099b      	lsrs	r3, r3, #6
 80041ec:	2200      	movs	r2, #0
 80041ee:	4618      	mov	r0, r3
 80041f0:	4611      	mov	r1, r2
 80041f2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80041f6:	623b      	str	r3, [r7, #32]
 80041f8:	2300      	movs	r3, #0
 80041fa:	627b      	str	r3, [r7, #36]	; 0x24
 80041fc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004200:	4642      	mov	r2, r8
 8004202:	464b      	mov	r3, r9
 8004204:	f04f 0000 	mov.w	r0, #0
 8004208:	f04f 0100 	mov.w	r1, #0
 800420c:	0159      	lsls	r1, r3, #5
 800420e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004212:	0150      	lsls	r0, r2, #5
 8004214:	4602      	mov	r2, r0
 8004216:	460b      	mov	r3, r1
 8004218:	4641      	mov	r1, r8
 800421a:	ebb2 0a01 	subs.w	sl, r2, r1
 800421e:	4649      	mov	r1, r9
 8004220:	eb63 0b01 	sbc.w	fp, r3, r1
 8004224:	f04f 0200 	mov.w	r2, #0
 8004228:	f04f 0300 	mov.w	r3, #0
 800422c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004230:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004234:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004238:	ebb2 040a 	subs.w	r4, r2, sl
 800423c:	eb63 050b 	sbc.w	r5, r3, fp
 8004240:	f04f 0200 	mov.w	r2, #0
 8004244:	f04f 0300 	mov.w	r3, #0
 8004248:	00eb      	lsls	r3, r5, #3
 800424a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800424e:	00e2      	lsls	r2, r4, #3
 8004250:	4614      	mov	r4, r2
 8004252:	461d      	mov	r5, r3
 8004254:	4643      	mov	r3, r8
 8004256:	18e3      	adds	r3, r4, r3
 8004258:	603b      	str	r3, [r7, #0]
 800425a:	464b      	mov	r3, r9
 800425c:	eb45 0303 	adc.w	r3, r5, r3
 8004260:	607b      	str	r3, [r7, #4]
 8004262:	f04f 0200 	mov.w	r2, #0
 8004266:	f04f 0300 	mov.w	r3, #0
 800426a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800426e:	4629      	mov	r1, r5
 8004270:	028b      	lsls	r3, r1, #10
 8004272:	4621      	mov	r1, r4
 8004274:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004278:	4621      	mov	r1, r4
 800427a:	028a      	lsls	r2, r1, #10
 800427c:	4610      	mov	r0, r2
 800427e:	4619      	mov	r1, r3
 8004280:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004282:	2200      	movs	r2, #0
 8004284:	61bb      	str	r3, [r7, #24]
 8004286:	61fa      	str	r2, [r7, #28]
 8004288:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800428c:	f7fc fd0c 	bl	8000ca8 <__aeabi_uldivmod>
 8004290:	4602      	mov	r2, r0
 8004292:	460b      	mov	r3, r1
 8004294:	4613      	mov	r3, r2
 8004296:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004298:	4b0b      	ldr	r3, [pc, #44]	; (80042c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	0c1b      	lsrs	r3, r3, #16
 800429e:	f003 0303 	and.w	r3, r3, #3
 80042a2:	3301      	adds	r3, #1
 80042a4:	005b      	lsls	r3, r3, #1
 80042a6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80042a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80042aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80042b0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80042b2:	e002      	b.n	80042ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042b4:	4b05      	ldr	r3, [pc, #20]	; (80042cc <HAL_RCC_GetSysClockFreq+0x204>)
 80042b6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80042b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3750      	adds	r7, #80	; 0x50
 80042c0:	46bd      	mov	sp, r7
 80042c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042c6:	bf00      	nop
 80042c8:	40023800 	.word	0x40023800
 80042cc:	00f42400 	.word	0x00f42400
 80042d0:	007a1200 	.word	0x007a1200

080042d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042d4:	b480      	push	{r7}
 80042d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042d8:	4b03      	ldr	r3, [pc, #12]	; (80042e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80042da:	681b      	ldr	r3, [r3, #0]
}
 80042dc:	4618      	mov	r0, r3
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	2000000c 	.word	0x2000000c

080042ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80042f0:	f7ff fff0 	bl	80042d4 <HAL_RCC_GetHCLKFreq>
 80042f4:	4602      	mov	r2, r0
 80042f6:	4b05      	ldr	r3, [pc, #20]	; (800430c <HAL_RCC_GetPCLK1Freq+0x20>)
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	0a9b      	lsrs	r3, r3, #10
 80042fc:	f003 0307 	and.w	r3, r3, #7
 8004300:	4903      	ldr	r1, [pc, #12]	; (8004310 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004302:	5ccb      	ldrb	r3, [r1, r3]
 8004304:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004308:	4618      	mov	r0, r3
 800430a:	bd80      	pop	{r7, pc}
 800430c:	40023800 	.word	0x40023800
 8004310:	0800bc28 	.word	0x0800bc28

08004314 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004318:	f7ff ffdc 	bl	80042d4 <HAL_RCC_GetHCLKFreq>
 800431c:	4602      	mov	r2, r0
 800431e:	4b05      	ldr	r3, [pc, #20]	; (8004334 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	0b5b      	lsrs	r3, r3, #13
 8004324:	f003 0307 	and.w	r3, r3, #7
 8004328:	4903      	ldr	r1, [pc, #12]	; (8004338 <HAL_RCC_GetPCLK2Freq+0x24>)
 800432a:	5ccb      	ldrb	r3, [r1, r3]
 800432c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004330:	4618      	mov	r0, r3
 8004332:	bd80      	pop	{r7, pc}
 8004334:	40023800 	.word	0x40023800
 8004338:	0800bc28 	.word	0x0800bc28

0800433c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d101      	bne.n	800434e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e041      	b.n	80043d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004354:	b2db      	uxtb	r3, r3
 8004356:	2b00      	cmp	r3, #0
 8004358:	d106      	bne.n	8004368 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f7fd fda0 	bl	8001ea8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2202      	movs	r2, #2
 800436c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	3304      	adds	r3, #4
 8004378:	4619      	mov	r1, r3
 800437a:	4610      	mov	r0, r2
 800437c:	f000 fad8 	bl	8004930 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043d0:	2300      	movs	r3, #0
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3708      	adds	r7, #8
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}

080043da <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80043da:	b580      	push	{r7, lr}
 80043dc:	b082      	sub	sp, #8
 80043de:	af00      	add	r7, sp, #0
 80043e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d101      	bne.n	80043ec <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	e041      	b.n	8004470 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d106      	bne.n	8004406 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f000 f839 	bl	8004478 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2202      	movs	r2, #2
 800440a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	3304      	adds	r3, #4
 8004416:	4619      	mov	r1, r3
 8004418:	4610      	mov	r0, r2
 800441a:	f000 fa89 	bl	8004930 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2201      	movs	r2, #1
 8004422:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2201      	movs	r2, #1
 800442a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2201      	movs	r2, #1
 8004432:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2201      	movs	r2, #1
 800443a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2201      	movs	r2, #1
 8004442:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2201      	movs	r2, #1
 800444a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2201      	movs	r2, #1
 8004452:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2201      	movs	r2, #1
 800445a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2201      	movs	r2, #1
 8004462:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2201      	movs	r2, #1
 800446a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3708      	adds	r7, #8
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004478:	b480      	push	{r7}
 800447a:	b083      	sub	sp, #12
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004480:	bf00      	nop
 8004482:	370c      	adds	r7, #12
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b084      	sub	sp, #16
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d109      	bne.n	80044b0 <HAL_TIM_PWM_Start+0x24>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	bf14      	ite	ne
 80044a8:	2301      	movne	r3, #1
 80044aa:	2300      	moveq	r3, #0
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	e022      	b.n	80044f6 <HAL_TIM_PWM_Start+0x6a>
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	2b04      	cmp	r3, #4
 80044b4:	d109      	bne.n	80044ca <HAL_TIM_PWM_Start+0x3e>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2b01      	cmp	r3, #1
 80044c0:	bf14      	ite	ne
 80044c2:	2301      	movne	r3, #1
 80044c4:	2300      	moveq	r3, #0
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	e015      	b.n	80044f6 <HAL_TIM_PWM_Start+0x6a>
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	2b08      	cmp	r3, #8
 80044ce:	d109      	bne.n	80044e4 <HAL_TIM_PWM_Start+0x58>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2b01      	cmp	r3, #1
 80044da:	bf14      	ite	ne
 80044dc:	2301      	movne	r3, #1
 80044de:	2300      	moveq	r3, #0
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	e008      	b.n	80044f6 <HAL_TIM_PWM_Start+0x6a>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	bf14      	ite	ne
 80044f0:	2301      	movne	r3, #1
 80044f2:	2300      	moveq	r3, #0
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d001      	beq.n	80044fe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e07c      	b.n	80045f8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d104      	bne.n	800450e <HAL_TIM_PWM_Start+0x82>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2202      	movs	r2, #2
 8004508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800450c:	e013      	b.n	8004536 <HAL_TIM_PWM_Start+0xaa>
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	2b04      	cmp	r3, #4
 8004512:	d104      	bne.n	800451e <HAL_TIM_PWM_Start+0x92>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2202      	movs	r2, #2
 8004518:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800451c:	e00b      	b.n	8004536 <HAL_TIM_PWM_Start+0xaa>
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	2b08      	cmp	r3, #8
 8004522:	d104      	bne.n	800452e <HAL_TIM_PWM_Start+0xa2>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2202      	movs	r2, #2
 8004528:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800452c:	e003      	b.n	8004536 <HAL_TIM_PWM_Start+0xaa>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2202      	movs	r2, #2
 8004532:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2201      	movs	r2, #1
 800453c:	6839      	ldr	r1, [r7, #0]
 800453e:	4618      	mov	r0, r3
 8004540:	f000 fce0 	bl	8004f04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a2d      	ldr	r2, [pc, #180]	; (8004600 <HAL_TIM_PWM_Start+0x174>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d004      	beq.n	8004558 <HAL_TIM_PWM_Start+0xcc>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a2c      	ldr	r2, [pc, #176]	; (8004604 <HAL_TIM_PWM_Start+0x178>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d101      	bne.n	800455c <HAL_TIM_PWM_Start+0xd0>
 8004558:	2301      	movs	r3, #1
 800455a:	e000      	b.n	800455e <HAL_TIM_PWM_Start+0xd2>
 800455c:	2300      	movs	r3, #0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d007      	beq.n	8004572 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004570:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a22      	ldr	r2, [pc, #136]	; (8004600 <HAL_TIM_PWM_Start+0x174>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d022      	beq.n	80045c2 <HAL_TIM_PWM_Start+0x136>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004584:	d01d      	beq.n	80045c2 <HAL_TIM_PWM_Start+0x136>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a1f      	ldr	r2, [pc, #124]	; (8004608 <HAL_TIM_PWM_Start+0x17c>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d018      	beq.n	80045c2 <HAL_TIM_PWM_Start+0x136>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a1d      	ldr	r2, [pc, #116]	; (800460c <HAL_TIM_PWM_Start+0x180>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d013      	beq.n	80045c2 <HAL_TIM_PWM_Start+0x136>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a1c      	ldr	r2, [pc, #112]	; (8004610 <HAL_TIM_PWM_Start+0x184>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d00e      	beq.n	80045c2 <HAL_TIM_PWM_Start+0x136>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a16      	ldr	r2, [pc, #88]	; (8004604 <HAL_TIM_PWM_Start+0x178>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d009      	beq.n	80045c2 <HAL_TIM_PWM_Start+0x136>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a18      	ldr	r2, [pc, #96]	; (8004614 <HAL_TIM_PWM_Start+0x188>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d004      	beq.n	80045c2 <HAL_TIM_PWM_Start+0x136>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a16      	ldr	r2, [pc, #88]	; (8004618 <HAL_TIM_PWM_Start+0x18c>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d111      	bne.n	80045e6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	f003 0307 	and.w	r3, r3, #7
 80045cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2b06      	cmp	r3, #6
 80045d2:	d010      	beq.n	80045f6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f042 0201 	orr.w	r2, r2, #1
 80045e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045e4:	e007      	b.n	80045f6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f042 0201 	orr.w	r2, r2, #1
 80045f4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80045f6:	2300      	movs	r3, #0
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3710      	adds	r7, #16
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	40010000 	.word	0x40010000
 8004604:	40010400 	.word	0x40010400
 8004608:	40000400 	.word	0x40000400
 800460c:	40000800 	.word	0x40000800
 8004610:	40000c00 	.word	0x40000c00
 8004614:	40014000 	.word	0x40014000
 8004618:	40001800 	.word	0x40001800

0800461c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b086      	sub	sp, #24
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004628:	2300      	movs	r3, #0
 800462a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004632:	2b01      	cmp	r3, #1
 8004634:	d101      	bne.n	800463a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004636:	2302      	movs	r3, #2
 8004638:	e0ae      	b.n	8004798 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2201      	movs	r2, #1
 800463e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2b0c      	cmp	r3, #12
 8004646:	f200 809f 	bhi.w	8004788 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800464a:	a201      	add	r2, pc, #4	; (adr r2, 8004650 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800464c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004650:	08004685 	.word	0x08004685
 8004654:	08004789 	.word	0x08004789
 8004658:	08004789 	.word	0x08004789
 800465c:	08004789 	.word	0x08004789
 8004660:	080046c5 	.word	0x080046c5
 8004664:	08004789 	.word	0x08004789
 8004668:	08004789 	.word	0x08004789
 800466c:	08004789 	.word	0x08004789
 8004670:	08004707 	.word	0x08004707
 8004674:	08004789 	.word	0x08004789
 8004678:	08004789 	.word	0x08004789
 800467c:	08004789 	.word	0x08004789
 8004680:	08004747 	.word	0x08004747
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	68b9      	ldr	r1, [r7, #8]
 800468a:	4618      	mov	r0, r3
 800468c:	f000 f9f0 	bl	8004a70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	699a      	ldr	r2, [r3, #24]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f042 0208 	orr.w	r2, r2, #8
 800469e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	699a      	ldr	r2, [r3, #24]
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f022 0204 	bic.w	r2, r2, #4
 80046ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	6999      	ldr	r1, [r3, #24]
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	691a      	ldr	r2, [r3, #16]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	430a      	orrs	r2, r1
 80046c0:	619a      	str	r2, [r3, #24]
      break;
 80046c2:	e064      	b.n	800478e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68b9      	ldr	r1, [r7, #8]
 80046ca:	4618      	mov	r0, r3
 80046cc:	f000 fa40 	bl	8004b50 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	699a      	ldr	r2, [r3, #24]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	699a      	ldr	r2, [r3, #24]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	6999      	ldr	r1, [r3, #24]
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	021a      	lsls	r2, r3, #8
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	430a      	orrs	r2, r1
 8004702:	619a      	str	r2, [r3, #24]
      break;
 8004704:	e043      	b.n	800478e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	68b9      	ldr	r1, [r7, #8]
 800470c:	4618      	mov	r0, r3
 800470e:	f000 fa95 	bl	8004c3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	69da      	ldr	r2, [r3, #28]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f042 0208 	orr.w	r2, r2, #8
 8004720:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	69da      	ldr	r2, [r3, #28]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f022 0204 	bic.w	r2, r2, #4
 8004730:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	69d9      	ldr	r1, [r3, #28]
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	691a      	ldr	r2, [r3, #16]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	430a      	orrs	r2, r1
 8004742:	61da      	str	r2, [r3, #28]
      break;
 8004744:	e023      	b.n	800478e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68b9      	ldr	r1, [r7, #8]
 800474c:	4618      	mov	r0, r3
 800474e:	f000 fae9 	bl	8004d24 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	69da      	ldr	r2, [r3, #28]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004760:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	69da      	ldr	r2, [r3, #28]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004770:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	69d9      	ldr	r1, [r3, #28]
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	691b      	ldr	r3, [r3, #16]
 800477c:	021a      	lsls	r2, r3, #8
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	430a      	orrs	r2, r1
 8004784:	61da      	str	r2, [r3, #28]
      break;
 8004786:	e002      	b.n	800478e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	75fb      	strb	r3, [r7, #23]
      break;
 800478c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2200      	movs	r2, #0
 8004792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004796:	7dfb      	ldrb	r3, [r7, #23]
}
 8004798:	4618      	mov	r0, r3
 800479a:	3718      	adds	r7, #24
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047aa:	2300      	movs	r3, #0
 80047ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d101      	bne.n	80047bc <HAL_TIM_ConfigClockSource+0x1c>
 80047b8:	2302      	movs	r3, #2
 80047ba:	e0b4      	b.n	8004926 <HAL_TIM_ConfigClockSource+0x186>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2202      	movs	r2, #2
 80047c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80047da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	68ba      	ldr	r2, [r7, #8]
 80047ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047f4:	d03e      	beq.n	8004874 <HAL_TIM_ConfigClockSource+0xd4>
 80047f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047fa:	f200 8087 	bhi.w	800490c <HAL_TIM_ConfigClockSource+0x16c>
 80047fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004802:	f000 8086 	beq.w	8004912 <HAL_TIM_ConfigClockSource+0x172>
 8004806:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800480a:	d87f      	bhi.n	800490c <HAL_TIM_ConfigClockSource+0x16c>
 800480c:	2b70      	cmp	r3, #112	; 0x70
 800480e:	d01a      	beq.n	8004846 <HAL_TIM_ConfigClockSource+0xa6>
 8004810:	2b70      	cmp	r3, #112	; 0x70
 8004812:	d87b      	bhi.n	800490c <HAL_TIM_ConfigClockSource+0x16c>
 8004814:	2b60      	cmp	r3, #96	; 0x60
 8004816:	d050      	beq.n	80048ba <HAL_TIM_ConfigClockSource+0x11a>
 8004818:	2b60      	cmp	r3, #96	; 0x60
 800481a:	d877      	bhi.n	800490c <HAL_TIM_ConfigClockSource+0x16c>
 800481c:	2b50      	cmp	r3, #80	; 0x50
 800481e:	d03c      	beq.n	800489a <HAL_TIM_ConfigClockSource+0xfa>
 8004820:	2b50      	cmp	r3, #80	; 0x50
 8004822:	d873      	bhi.n	800490c <HAL_TIM_ConfigClockSource+0x16c>
 8004824:	2b40      	cmp	r3, #64	; 0x40
 8004826:	d058      	beq.n	80048da <HAL_TIM_ConfigClockSource+0x13a>
 8004828:	2b40      	cmp	r3, #64	; 0x40
 800482a:	d86f      	bhi.n	800490c <HAL_TIM_ConfigClockSource+0x16c>
 800482c:	2b30      	cmp	r3, #48	; 0x30
 800482e:	d064      	beq.n	80048fa <HAL_TIM_ConfigClockSource+0x15a>
 8004830:	2b30      	cmp	r3, #48	; 0x30
 8004832:	d86b      	bhi.n	800490c <HAL_TIM_ConfigClockSource+0x16c>
 8004834:	2b20      	cmp	r3, #32
 8004836:	d060      	beq.n	80048fa <HAL_TIM_ConfigClockSource+0x15a>
 8004838:	2b20      	cmp	r3, #32
 800483a:	d867      	bhi.n	800490c <HAL_TIM_ConfigClockSource+0x16c>
 800483c:	2b00      	cmp	r3, #0
 800483e:	d05c      	beq.n	80048fa <HAL_TIM_ConfigClockSource+0x15a>
 8004840:	2b10      	cmp	r3, #16
 8004842:	d05a      	beq.n	80048fa <HAL_TIM_ConfigClockSource+0x15a>
 8004844:	e062      	b.n	800490c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6818      	ldr	r0, [r3, #0]
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	6899      	ldr	r1, [r3, #8]
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	685a      	ldr	r2, [r3, #4]
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	68db      	ldr	r3, [r3, #12]
 8004856:	f000 fb35 	bl	8004ec4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004868:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68ba      	ldr	r2, [r7, #8]
 8004870:	609a      	str	r2, [r3, #8]
      break;
 8004872:	e04f      	b.n	8004914 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6818      	ldr	r0, [r3, #0]
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	6899      	ldr	r1, [r3, #8]
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	685a      	ldr	r2, [r3, #4]
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	f000 fb1e 	bl	8004ec4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	689a      	ldr	r2, [r3, #8]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004896:	609a      	str	r2, [r3, #8]
      break;
 8004898:	e03c      	b.n	8004914 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6818      	ldr	r0, [r3, #0]
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	6859      	ldr	r1, [r3, #4]
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	68db      	ldr	r3, [r3, #12]
 80048a6:	461a      	mov	r2, r3
 80048a8:	f000 fa92 	bl	8004dd0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	2150      	movs	r1, #80	; 0x50
 80048b2:	4618      	mov	r0, r3
 80048b4:	f000 faeb 	bl	8004e8e <TIM_ITRx_SetConfig>
      break;
 80048b8:	e02c      	b.n	8004914 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6818      	ldr	r0, [r3, #0]
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	6859      	ldr	r1, [r3, #4]
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	68db      	ldr	r3, [r3, #12]
 80048c6:	461a      	mov	r2, r3
 80048c8:	f000 fab1 	bl	8004e2e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2160      	movs	r1, #96	; 0x60
 80048d2:	4618      	mov	r0, r3
 80048d4:	f000 fadb 	bl	8004e8e <TIM_ITRx_SetConfig>
      break;
 80048d8:	e01c      	b.n	8004914 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6818      	ldr	r0, [r3, #0]
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	6859      	ldr	r1, [r3, #4]
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	461a      	mov	r2, r3
 80048e8:	f000 fa72 	bl	8004dd0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2140      	movs	r1, #64	; 0x40
 80048f2:	4618      	mov	r0, r3
 80048f4:	f000 facb 	bl	8004e8e <TIM_ITRx_SetConfig>
      break;
 80048f8:	e00c      	b.n	8004914 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4619      	mov	r1, r3
 8004904:	4610      	mov	r0, r2
 8004906:	f000 fac2 	bl	8004e8e <TIM_ITRx_SetConfig>
      break;
 800490a:	e003      	b.n	8004914 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	73fb      	strb	r3, [r7, #15]
      break;
 8004910:	e000      	b.n	8004914 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004912:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004924:	7bfb      	ldrb	r3, [r7, #15]
}
 8004926:	4618      	mov	r0, r3
 8004928:	3710      	adds	r7, #16
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
	...

08004930 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004930:	b480      	push	{r7}
 8004932:	b085      	sub	sp, #20
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a40      	ldr	r2, [pc, #256]	; (8004a44 <TIM_Base_SetConfig+0x114>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d013      	beq.n	8004970 <TIM_Base_SetConfig+0x40>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800494e:	d00f      	beq.n	8004970 <TIM_Base_SetConfig+0x40>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	4a3d      	ldr	r2, [pc, #244]	; (8004a48 <TIM_Base_SetConfig+0x118>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d00b      	beq.n	8004970 <TIM_Base_SetConfig+0x40>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	4a3c      	ldr	r2, [pc, #240]	; (8004a4c <TIM_Base_SetConfig+0x11c>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d007      	beq.n	8004970 <TIM_Base_SetConfig+0x40>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	4a3b      	ldr	r2, [pc, #236]	; (8004a50 <TIM_Base_SetConfig+0x120>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d003      	beq.n	8004970 <TIM_Base_SetConfig+0x40>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	4a3a      	ldr	r2, [pc, #232]	; (8004a54 <TIM_Base_SetConfig+0x124>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d108      	bne.n	8004982 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004976:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	4313      	orrs	r3, r2
 8004980:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4a2f      	ldr	r2, [pc, #188]	; (8004a44 <TIM_Base_SetConfig+0x114>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d02b      	beq.n	80049e2 <TIM_Base_SetConfig+0xb2>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004990:	d027      	beq.n	80049e2 <TIM_Base_SetConfig+0xb2>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4a2c      	ldr	r2, [pc, #176]	; (8004a48 <TIM_Base_SetConfig+0x118>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d023      	beq.n	80049e2 <TIM_Base_SetConfig+0xb2>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	4a2b      	ldr	r2, [pc, #172]	; (8004a4c <TIM_Base_SetConfig+0x11c>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d01f      	beq.n	80049e2 <TIM_Base_SetConfig+0xb2>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4a2a      	ldr	r2, [pc, #168]	; (8004a50 <TIM_Base_SetConfig+0x120>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d01b      	beq.n	80049e2 <TIM_Base_SetConfig+0xb2>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4a29      	ldr	r2, [pc, #164]	; (8004a54 <TIM_Base_SetConfig+0x124>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d017      	beq.n	80049e2 <TIM_Base_SetConfig+0xb2>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a28      	ldr	r2, [pc, #160]	; (8004a58 <TIM_Base_SetConfig+0x128>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d013      	beq.n	80049e2 <TIM_Base_SetConfig+0xb2>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	4a27      	ldr	r2, [pc, #156]	; (8004a5c <TIM_Base_SetConfig+0x12c>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d00f      	beq.n	80049e2 <TIM_Base_SetConfig+0xb2>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a26      	ldr	r2, [pc, #152]	; (8004a60 <TIM_Base_SetConfig+0x130>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d00b      	beq.n	80049e2 <TIM_Base_SetConfig+0xb2>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a25      	ldr	r2, [pc, #148]	; (8004a64 <TIM_Base_SetConfig+0x134>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d007      	beq.n	80049e2 <TIM_Base_SetConfig+0xb2>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a24      	ldr	r2, [pc, #144]	; (8004a68 <TIM_Base_SetConfig+0x138>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d003      	beq.n	80049e2 <TIM_Base_SetConfig+0xb2>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a23      	ldr	r2, [pc, #140]	; (8004a6c <TIM_Base_SetConfig+0x13c>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d108      	bne.n	80049f4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	695b      	ldr	r3, [r3, #20]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	68fa      	ldr	r2, [r7, #12]
 8004a06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	689a      	ldr	r2, [r3, #8]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a0a      	ldr	r2, [pc, #40]	; (8004a44 <TIM_Base_SetConfig+0x114>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d003      	beq.n	8004a28 <TIM_Base_SetConfig+0xf8>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a0c      	ldr	r2, [pc, #48]	; (8004a54 <TIM_Base_SetConfig+0x124>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d103      	bne.n	8004a30 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	691a      	ldr	r2, [r3, #16]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	615a      	str	r2, [r3, #20]
}
 8004a36:	bf00      	nop
 8004a38:	3714      	adds	r7, #20
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop
 8004a44:	40010000 	.word	0x40010000
 8004a48:	40000400 	.word	0x40000400
 8004a4c:	40000800 	.word	0x40000800
 8004a50:	40000c00 	.word	0x40000c00
 8004a54:	40010400 	.word	0x40010400
 8004a58:	40014000 	.word	0x40014000
 8004a5c:	40014400 	.word	0x40014400
 8004a60:	40014800 	.word	0x40014800
 8004a64:	40001800 	.word	0x40001800
 8004a68:	40001c00 	.word	0x40001c00
 8004a6c:	40002000 	.word	0x40002000

08004a70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b087      	sub	sp, #28
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a1b      	ldr	r3, [r3, #32]
 8004a7e:	f023 0201 	bic.w	r2, r3, #1
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6a1b      	ldr	r3, [r3, #32]
 8004a8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	699b      	ldr	r3, [r3, #24]
 8004a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f023 0303 	bic.w	r3, r3, #3
 8004aa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68fa      	ldr	r2, [r7, #12]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	f023 0302 	bic.w	r3, r3, #2
 8004ab8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	697a      	ldr	r2, [r7, #20]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4a20      	ldr	r2, [pc, #128]	; (8004b48 <TIM_OC1_SetConfig+0xd8>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d003      	beq.n	8004ad4 <TIM_OC1_SetConfig+0x64>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a1f      	ldr	r2, [pc, #124]	; (8004b4c <TIM_OC1_SetConfig+0xdc>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d10c      	bne.n	8004aee <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	f023 0308 	bic.w	r3, r3, #8
 8004ada:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	697a      	ldr	r2, [r7, #20]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	f023 0304 	bic.w	r3, r3, #4
 8004aec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	4a15      	ldr	r2, [pc, #84]	; (8004b48 <TIM_OC1_SetConfig+0xd8>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d003      	beq.n	8004afe <TIM_OC1_SetConfig+0x8e>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a14      	ldr	r2, [pc, #80]	; (8004b4c <TIM_OC1_SetConfig+0xdc>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d111      	bne.n	8004b22 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	695b      	ldr	r3, [r3, #20]
 8004b12:	693a      	ldr	r2, [r7, #16]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	699b      	ldr	r3, [r3, #24]
 8004b1c:	693a      	ldr	r2, [r7, #16]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	693a      	ldr	r2, [r7, #16]
 8004b26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	68fa      	ldr	r2, [r7, #12]
 8004b2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	685a      	ldr	r2, [r3, #4]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	697a      	ldr	r2, [r7, #20]
 8004b3a:	621a      	str	r2, [r3, #32]
}
 8004b3c:	bf00      	nop
 8004b3e:	371c      	adds	r7, #28
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr
 8004b48:	40010000 	.word	0x40010000
 8004b4c:	40010400 	.word	0x40010400

08004b50 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b087      	sub	sp, #28
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	f023 0210 	bic.w	r2, r3, #16
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	699b      	ldr	r3, [r3, #24]
 8004b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	021b      	lsls	r3, r3, #8
 8004b8e:	68fa      	ldr	r2, [r7, #12]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	f023 0320 	bic.w	r3, r3, #32
 8004b9a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	011b      	lsls	r3, r3, #4
 8004ba2:	697a      	ldr	r2, [r7, #20]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a22      	ldr	r2, [pc, #136]	; (8004c34 <TIM_OC2_SetConfig+0xe4>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d003      	beq.n	8004bb8 <TIM_OC2_SetConfig+0x68>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a21      	ldr	r2, [pc, #132]	; (8004c38 <TIM_OC2_SetConfig+0xe8>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d10d      	bne.n	8004bd4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	011b      	lsls	r3, r3, #4
 8004bc6:	697a      	ldr	r2, [r7, #20]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bd2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	4a17      	ldr	r2, [pc, #92]	; (8004c34 <TIM_OC2_SetConfig+0xe4>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d003      	beq.n	8004be4 <TIM_OC2_SetConfig+0x94>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4a16      	ldr	r2, [pc, #88]	; (8004c38 <TIM_OC2_SetConfig+0xe8>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d113      	bne.n	8004c0c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004bea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004bf2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	695b      	ldr	r3, [r3, #20]
 8004bf8:	009b      	lsls	r3, r3, #2
 8004bfa:	693a      	ldr	r2, [r7, #16]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	699b      	ldr	r3, [r3, #24]
 8004c04:	009b      	lsls	r3, r3, #2
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	693a      	ldr	r2, [r7, #16]
 8004c10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	68fa      	ldr	r2, [r7, #12]
 8004c16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	685a      	ldr	r2, [r3, #4]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	697a      	ldr	r2, [r7, #20]
 8004c24:	621a      	str	r2, [r3, #32]
}
 8004c26:	bf00      	nop
 8004c28:	371c      	adds	r7, #28
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr
 8004c32:	bf00      	nop
 8004c34:	40010000 	.word	0x40010000
 8004c38:	40010400 	.word	0x40010400

08004c3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b087      	sub	sp, #28
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6a1b      	ldr	r3, [r3, #32]
 8004c4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6a1b      	ldr	r3, [r3, #32]
 8004c56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	69db      	ldr	r3, [r3, #28]
 8004c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f023 0303 	bic.w	r3, r3, #3
 8004c72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	68fa      	ldr	r2, [r7, #12]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	021b      	lsls	r3, r3, #8
 8004c8c:	697a      	ldr	r2, [r7, #20]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a21      	ldr	r2, [pc, #132]	; (8004d1c <TIM_OC3_SetConfig+0xe0>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d003      	beq.n	8004ca2 <TIM_OC3_SetConfig+0x66>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4a20      	ldr	r2, [pc, #128]	; (8004d20 <TIM_OC3_SetConfig+0xe4>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d10d      	bne.n	8004cbe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ca8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	021b      	lsls	r3, r3, #8
 8004cb0:	697a      	ldr	r2, [r7, #20]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004cbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4a16      	ldr	r2, [pc, #88]	; (8004d1c <TIM_OC3_SetConfig+0xe0>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d003      	beq.n	8004cce <TIM_OC3_SetConfig+0x92>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a15      	ldr	r2, [pc, #84]	; (8004d20 <TIM_OC3_SetConfig+0xe4>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d113      	bne.n	8004cf6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004cd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004cdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	695b      	ldr	r3, [r3, #20]
 8004ce2:	011b      	lsls	r3, r3, #4
 8004ce4:	693a      	ldr	r2, [r7, #16]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	011b      	lsls	r3, r3, #4
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	693a      	ldr	r2, [r7, #16]
 8004cfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	68fa      	ldr	r2, [r7, #12]
 8004d00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	685a      	ldr	r2, [r3, #4]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	697a      	ldr	r2, [r7, #20]
 8004d0e:	621a      	str	r2, [r3, #32]
}
 8004d10:	bf00      	nop
 8004d12:	371c      	adds	r7, #28
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr
 8004d1c:	40010000 	.word	0x40010000
 8004d20:	40010400 	.word	0x40010400

08004d24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b087      	sub	sp, #28
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a1b      	ldr	r3, [r3, #32]
 8004d32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6a1b      	ldr	r3, [r3, #32]
 8004d3e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	69db      	ldr	r3, [r3, #28]
 8004d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	021b      	lsls	r3, r3, #8
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	031b      	lsls	r3, r3, #12
 8004d76:	693a      	ldr	r2, [r7, #16]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	4a12      	ldr	r2, [pc, #72]	; (8004dc8 <TIM_OC4_SetConfig+0xa4>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d003      	beq.n	8004d8c <TIM_OC4_SetConfig+0x68>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a11      	ldr	r2, [pc, #68]	; (8004dcc <TIM_OC4_SetConfig+0xa8>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d109      	bne.n	8004da0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	695b      	ldr	r3, [r3, #20]
 8004d98:	019b      	lsls	r3, r3, #6
 8004d9a:	697a      	ldr	r2, [r7, #20]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	68fa      	ldr	r2, [r7, #12]
 8004daa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	685a      	ldr	r2, [r3, #4]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	693a      	ldr	r2, [r7, #16]
 8004db8:	621a      	str	r2, [r3, #32]
}
 8004dba:	bf00      	nop
 8004dbc:	371c      	adds	r7, #28
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr
 8004dc6:	bf00      	nop
 8004dc8:	40010000 	.word	0x40010000
 8004dcc:	40010400 	.word	0x40010400

08004dd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b087      	sub	sp, #28
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	60f8      	str	r0, [r7, #12]
 8004dd8:	60b9      	str	r1, [r7, #8]
 8004dda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	6a1b      	ldr	r3, [r3, #32]
 8004de0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6a1b      	ldr	r3, [r3, #32]
 8004de6:	f023 0201 	bic.w	r2, r3, #1
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	699b      	ldr	r3, [r3, #24]
 8004df2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004dfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	011b      	lsls	r3, r3, #4
 8004e00:	693a      	ldr	r2, [r7, #16]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	f023 030a 	bic.w	r3, r3, #10
 8004e0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e0e:	697a      	ldr	r2, [r7, #20]
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	693a      	ldr	r2, [r7, #16]
 8004e1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	621a      	str	r2, [r3, #32]
}
 8004e22:	bf00      	nop
 8004e24:	371c      	adds	r7, #28
 8004e26:	46bd      	mov	sp, r7
 8004e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2c:	4770      	bx	lr

08004e2e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e2e:	b480      	push	{r7}
 8004e30:	b087      	sub	sp, #28
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	60f8      	str	r0, [r7, #12]
 8004e36:	60b9      	str	r1, [r7, #8]
 8004e38:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	6a1b      	ldr	r3, [r3, #32]
 8004e3e:	f023 0210 	bic.w	r2, r3, #16
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6a1b      	ldr	r3, [r3, #32]
 8004e50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	031b      	lsls	r3, r3, #12
 8004e5e:	697a      	ldr	r2, [r7, #20]
 8004e60:	4313      	orrs	r3, r2
 8004e62:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e6a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	011b      	lsls	r3, r3, #4
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	697a      	ldr	r2, [r7, #20]
 8004e7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	693a      	ldr	r2, [r7, #16]
 8004e80:	621a      	str	r2, [r3, #32]
}
 8004e82:	bf00      	nop
 8004e84:	371c      	adds	r7, #28
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr

08004e8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e8e:	b480      	push	{r7}
 8004e90:	b085      	sub	sp, #20
 8004e92:	af00      	add	r7, sp, #0
 8004e94:	6078      	str	r0, [r7, #4]
 8004e96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ea4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ea6:	683a      	ldr	r2, [r7, #0]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	f043 0307 	orr.w	r3, r3, #7
 8004eb0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	68fa      	ldr	r2, [r7, #12]
 8004eb6:	609a      	str	r2, [r3, #8]
}
 8004eb8:	bf00      	nop
 8004eba:	3714      	adds	r7, #20
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr

08004ec4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b087      	sub	sp, #28
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	60f8      	str	r0, [r7, #12]
 8004ecc:	60b9      	str	r1, [r7, #8]
 8004ece:	607a      	str	r2, [r7, #4]
 8004ed0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ede:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	021a      	lsls	r2, r3, #8
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	431a      	orrs	r2, r3
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	4313      	orrs	r3, r2
 8004eec:	697a      	ldr	r2, [r7, #20]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	697a      	ldr	r2, [r7, #20]
 8004ef6:	609a      	str	r2, [r3, #8]
}
 8004ef8:	bf00      	nop
 8004efa:	371c      	adds	r7, #28
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr

08004f04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b087      	sub	sp, #28
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	60f8      	str	r0, [r7, #12]
 8004f0c:	60b9      	str	r1, [r7, #8]
 8004f0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	f003 031f 	and.w	r3, r3, #31
 8004f16:	2201      	movs	r2, #1
 8004f18:	fa02 f303 	lsl.w	r3, r2, r3
 8004f1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6a1a      	ldr	r2, [r3, #32]
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	43db      	mvns	r3, r3
 8004f26:	401a      	ands	r2, r3
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6a1a      	ldr	r2, [r3, #32]
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	f003 031f 	and.w	r3, r3, #31
 8004f36:	6879      	ldr	r1, [r7, #4]
 8004f38:	fa01 f303 	lsl.w	r3, r1, r3
 8004f3c:	431a      	orrs	r2, r3
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	621a      	str	r2, [r3, #32]
}
 8004f42:	bf00      	nop
 8004f44:	371c      	adds	r7, #28
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
	...

08004f50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b085      	sub	sp, #20
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d101      	bne.n	8004f68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f64:	2302      	movs	r3, #2
 8004f66:	e05a      	b.n	800501e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2202      	movs	r2, #2
 8004f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	68fa      	ldr	r2, [r7, #12]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	68fa      	ldr	r2, [r7, #12]
 8004fa0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a21      	ldr	r2, [pc, #132]	; (800502c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d022      	beq.n	8004ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fb4:	d01d      	beq.n	8004ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a1d      	ldr	r2, [pc, #116]	; (8005030 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d018      	beq.n	8004ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a1b      	ldr	r2, [pc, #108]	; (8005034 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d013      	beq.n	8004ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a1a      	ldr	r2, [pc, #104]	; (8005038 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d00e      	beq.n	8004ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a18      	ldr	r2, [pc, #96]	; (800503c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d009      	beq.n	8004ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a17      	ldr	r2, [pc, #92]	; (8005040 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d004      	beq.n	8004ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a15      	ldr	r2, [pc, #84]	; (8005044 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d10c      	bne.n	800500c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ff8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	68ba      	ldr	r2, [r7, #8]
 8005000:	4313      	orrs	r3, r2
 8005002:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	68ba      	ldr	r2, [r7, #8]
 800500a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2201      	movs	r2, #1
 8005010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800501c:	2300      	movs	r3, #0
}
 800501e:	4618      	mov	r0, r3
 8005020:	3714      	adds	r7, #20
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr
 800502a:	bf00      	nop
 800502c:	40010000 	.word	0x40010000
 8005030:	40000400 	.word	0x40000400
 8005034:	40000800 	.word	0x40000800
 8005038:	40000c00 	.word	0x40000c00
 800503c:	40010400 	.word	0x40010400
 8005040:	40014000 	.word	0x40014000
 8005044:	40001800 	.word	0x40001800

08005048 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005048:	b480      	push	{r7}
 800504a:	b085      	sub	sp, #20
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005052:	2300      	movs	r3, #0
 8005054:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800505c:	2b01      	cmp	r3, #1
 800505e:	d101      	bne.n	8005064 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005060:	2302      	movs	r3, #2
 8005062:	e03d      	b.n	80050e0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	4313      	orrs	r3, r2
 8005078:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	4313      	orrs	r3, r2
 8005086:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	4313      	orrs	r3, r2
 8005094:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	691b      	ldr	r3, [r3, #16]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	695b      	ldr	r3, [r3, #20]
 80050bc:	4313      	orrs	r3, r2
 80050be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	69db      	ldr	r3, [r3, #28]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68fa      	ldr	r2, [r7, #12]
 80050d4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050de:	2300      	movs	r3, #0
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3714      	adds	r7, #20
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr

080050ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b082      	sub	sp, #8
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d101      	bne.n	80050fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e03f      	b.n	800517e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005104:	b2db      	uxtb	r3, r3
 8005106:	2b00      	cmp	r3, #0
 8005108:	d106      	bne.n	8005118 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f7fc ff24 	bl	8001f60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2224      	movs	r2, #36	; 0x24
 800511c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	68da      	ldr	r2, [r3, #12]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800512e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f000 fddf 	bl	8005cf4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	691a      	ldr	r2, [r3, #16]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005144:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	695a      	ldr	r2, [r3, #20]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005154:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	68da      	ldr	r2, [r3, #12]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005164:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2220      	movs	r2, #32
 8005170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2220      	movs	r2, #32
 8005178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800517c:	2300      	movs	r3, #0
}
 800517e:	4618      	mov	r0, r3
 8005180:	3708      	adds	r7, #8
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}

08005186 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005186:	b580      	push	{r7, lr}
 8005188:	b08a      	sub	sp, #40	; 0x28
 800518a:	af02      	add	r7, sp, #8
 800518c:	60f8      	str	r0, [r7, #12]
 800518e:	60b9      	str	r1, [r7, #8]
 8005190:	603b      	str	r3, [r7, #0]
 8005192:	4613      	mov	r3, r2
 8005194:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005196:	2300      	movs	r3, #0
 8005198:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	2b20      	cmp	r3, #32
 80051a4:	d17c      	bne.n	80052a0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d002      	beq.n	80051b2 <HAL_UART_Transmit+0x2c>
 80051ac:	88fb      	ldrh	r3, [r7, #6]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d101      	bne.n	80051b6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e075      	b.n	80052a2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d101      	bne.n	80051c4 <HAL_UART_Transmit+0x3e>
 80051c0:	2302      	movs	r3, #2
 80051c2:	e06e      	b.n	80052a2 <HAL_UART_Transmit+0x11c>
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2200      	movs	r2, #0
 80051d0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2221      	movs	r2, #33	; 0x21
 80051d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051da:	f7fd f8b1 	bl	8002340 <HAL_GetTick>
 80051de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	88fa      	ldrh	r2, [r7, #6]
 80051e4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	88fa      	ldrh	r2, [r7, #6]
 80051ea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051f4:	d108      	bne.n	8005208 <HAL_UART_Transmit+0x82>
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	691b      	ldr	r3, [r3, #16]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d104      	bne.n	8005208 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80051fe:	2300      	movs	r3, #0
 8005200:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	61bb      	str	r3, [r7, #24]
 8005206:	e003      	b.n	8005210 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800520c:	2300      	movs	r3, #0
 800520e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2200      	movs	r2, #0
 8005214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005218:	e02a      	b.n	8005270 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	9300      	str	r3, [sp, #0]
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	2200      	movs	r2, #0
 8005222:	2180      	movs	r1, #128	; 0x80
 8005224:	68f8      	ldr	r0, [r7, #12]
 8005226:	f000 fb1f 	bl	8005868 <UART_WaitOnFlagUntilTimeout>
 800522a:	4603      	mov	r3, r0
 800522c:	2b00      	cmp	r3, #0
 800522e:	d001      	beq.n	8005234 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005230:	2303      	movs	r3, #3
 8005232:	e036      	b.n	80052a2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d10b      	bne.n	8005252 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800523a:	69bb      	ldr	r3, [r7, #24]
 800523c:	881b      	ldrh	r3, [r3, #0]
 800523e:	461a      	mov	r2, r3
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005248:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800524a:	69bb      	ldr	r3, [r7, #24]
 800524c:	3302      	adds	r3, #2
 800524e:	61bb      	str	r3, [r7, #24]
 8005250:	e007      	b.n	8005262 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	781a      	ldrb	r2, [r3, #0]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800525c:	69fb      	ldr	r3, [r7, #28]
 800525e:	3301      	adds	r3, #1
 8005260:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005266:	b29b      	uxth	r3, r3
 8005268:	3b01      	subs	r3, #1
 800526a:	b29a      	uxth	r2, r3
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005274:	b29b      	uxth	r3, r3
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1cf      	bne.n	800521a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	9300      	str	r3, [sp, #0]
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	2200      	movs	r2, #0
 8005282:	2140      	movs	r1, #64	; 0x40
 8005284:	68f8      	ldr	r0, [r7, #12]
 8005286:	f000 faef 	bl	8005868 <UART_WaitOnFlagUntilTimeout>
 800528a:	4603      	mov	r3, r0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d001      	beq.n	8005294 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	e006      	b.n	80052a2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2220      	movs	r2, #32
 8005298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800529c:	2300      	movs	r3, #0
 800529e:	e000      	b.n	80052a2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80052a0:	2302      	movs	r3, #2
  }
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3720      	adds	r7, #32
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}

080052aa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b084      	sub	sp, #16
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	60f8      	str	r0, [r7, #12]
 80052b2:	60b9      	str	r1, [r7, #8]
 80052b4:	4613      	mov	r3, r2
 80052b6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	2b20      	cmp	r3, #32
 80052c2:	d11d      	bne.n	8005300 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d002      	beq.n	80052d0 <HAL_UART_Receive_IT+0x26>
 80052ca:	88fb      	ldrh	r3, [r7, #6]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d101      	bne.n	80052d4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e016      	b.n	8005302 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d101      	bne.n	80052e2 <HAL_UART_Receive_IT+0x38>
 80052de:	2302      	movs	r3, #2
 80052e0:	e00f      	b.n	8005302 <HAL_UART_Receive_IT+0x58>
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2201      	movs	r2, #1
 80052e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2200      	movs	r2, #0
 80052ee:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80052f0:	88fb      	ldrh	r3, [r7, #6]
 80052f2:	461a      	mov	r2, r3
 80052f4:	68b9      	ldr	r1, [r7, #8]
 80052f6:	68f8      	ldr	r0, [r7, #12]
 80052f8:	f000 fb24 	bl	8005944 <UART_Start_Receive_IT>
 80052fc:	4603      	mov	r3, r0
 80052fe:	e000      	b.n	8005302 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005300:	2302      	movs	r3, #2
  }
}
 8005302:	4618      	mov	r0, r3
 8005304:	3710      	adds	r7, #16
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}
	...

0800530c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b0ba      	sub	sp, #232	; 0xe8
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	695b      	ldr	r3, [r3, #20]
 800532e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005332:	2300      	movs	r3, #0
 8005334:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005338:	2300      	movs	r3, #0
 800533a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800533e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005342:	f003 030f 	and.w	r3, r3, #15
 8005346:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800534a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800534e:	2b00      	cmp	r3, #0
 8005350:	d10f      	bne.n	8005372 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005356:	f003 0320 	and.w	r3, r3, #32
 800535a:	2b00      	cmp	r3, #0
 800535c:	d009      	beq.n	8005372 <HAL_UART_IRQHandler+0x66>
 800535e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005362:	f003 0320 	and.w	r3, r3, #32
 8005366:	2b00      	cmp	r3, #0
 8005368:	d003      	beq.n	8005372 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f000 fc07 	bl	8005b7e <UART_Receive_IT>
      return;
 8005370:	e256      	b.n	8005820 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005372:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005376:	2b00      	cmp	r3, #0
 8005378:	f000 80de 	beq.w	8005538 <HAL_UART_IRQHandler+0x22c>
 800537c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005380:	f003 0301 	and.w	r3, r3, #1
 8005384:	2b00      	cmp	r3, #0
 8005386:	d106      	bne.n	8005396 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800538c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005390:	2b00      	cmp	r3, #0
 8005392:	f000 80d1 	beq.w	8005538 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005396:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800539a:	f003 0301 	and.w	r3, r3, #1
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d00b      	beq.n	80053ba <HAL_UART_IRQHandler+0xae>
 80053a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d005      	beq.n	80053ba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b2:	f043 0201 	orr.w	r2, r3, #1
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053be:	f003 0304 	and.w	r3, r3, #4
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d00b      	beq.n	80053de <HAL_UART_IRQHandler+0xd2>
 80053c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053ca:	f003 0301 	and.w	r3, r3, #1
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d005      	beq.n	80053de <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d6:	f043 0202 	orr.w	r2, r3, #2
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053e2:	f003 0302 	and.w	r3, r3, #2
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d00b      	beq.n	8005402 <HAL_UART_IRQHandler+0xf6>
 80053ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053ee:	f003 0301 	and.w	r3, r3, #1
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d005      	beq.n	8005402 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053fa:	f043 0204 	orr.w	r2, r3, #4
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005406:	f003 0308 	and.w	r3, r3, #8
 800540a:	2b00      	cmp	r3, #0
 800540c:	d011      	beq.n	8005432 <HAL_UART_IRQHandler+0x126>
 800540e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005412:	f003 0320 	and.w	r3, r3, #32
 8005416:	2b00      	cmp	r3, #0
 8005418:	d105      	bne.n	8005426 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800541a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800541e:	f003 0301 	and.w	r3, r3, #1
 8005422:	2b00      	cmp	r3, #0
 8005424:	d005      	beq.n	8005432 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542a:	f043 0208 	orr.w	r2, r3, #8
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005436:	2b00      	cmp	r3, #0
 8005438:	f000 81ed 	beq.w	8005816 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800543c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005440:	f003 0320 	and.w	r3, r3, #32
 8005444:	2b00      	cmp	r3, #0
 8005446:	d008      	beq.n	800545a <HAL_UART_IRQHandler+0x14e>
 8005448:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800544c:	f003 0320 	and.w	r3, r3, #32
 8005450:	2b00      	cmp	r3, #0
 8005452:	d002      	beq.n	800545a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f000 fb92 	bl	8005b7e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	695b      	ldr	r3, [r3, #20]
 8005460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005464:	2b40      	cmp	r3, #64	; 0x40
 8005466:	bf0c      	ite	eq
 8005468:	2301      	moveq	r3, #1
 800546a:	2300      	movne	r3, #0
 800546c:	b2db      	uxtb	r3, r3
 800546e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005476:	f003 0308 	and.w	r3, r3, #8
 800547a:	2b00      	cmp	r3, #0
 800547c:	d103      	bne.n	8005486 <HAL_UART_IRQHandler+0x17a>
 800547e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005482:	2b00      	cmp	r3, #0
 8005484:	d04f      	beq.n	8005526 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f000 fa9a 	bl	80059c0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	695b      	ldr	r3, [r3, #20]
 8005492:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005496:	2b40      	cmp	r3, #64	; 0x40
 8005498:	d141      	bne.n	800551e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	3314      	adds	r3, #20
 80054a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80054a8:	e853 3f00 	ldrex	r3, [r3]
 80054ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80054b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80054b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	3314      	adds	r3, #20
 80054c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80054c6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80054ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80054d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80054d6:	e841 2300 	strex	r3, r2, [r1]
 80054da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80054de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d1d9      	bne.n	800549a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d013      	beq.n	8005516 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054f2:	4a7d      	ldr	r2, [pc, #500]	; (80056e8 <HAL_UART_IRQHandler+0x3dc>)
 80054f4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054fa:	4618      	mov	r0, r3
 80054fc:	f7fd fdcc 	bl	8003098 <HAL_DMA_Abort_IT>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	d016      	beq.n	8005534 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800550a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800550c:	687a      	ldr	r2, [r7, #4]
 800550e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005510:	4610      	mov	r0, r2
 8005512:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005514:	e00e      	b.n	8005534 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f000 f990 	bl	800583c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800551c:	e00a      	b.n	8005534 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 f98c 	bl	800583c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005524:	e006      	b.n	8005534 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f000 f988 	bl	800583c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2200      	movs	r2, #0
 8005530:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005532:	e170      	b.n	8005816 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005534:	bf00      	nop
    return;
 8005536:	e16e      	b.n	8005816 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800553c:	2b01      	cmp	r3, #1
 800553e:	f040 814a 	bne.w	80057d6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005542:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005546:	f003 0310 	and.w	r3, r3, #16
 800554a:	2b00      	cmp	r3, #0
 800554c:	f000 8143 	beq.w	80057d6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005550:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005554:	f003 0310 	and.w	r3, r3, #16
 8005558:	2b00      	cmp	r3, #0
 800555a:	f000 813c 	beq.w	80057d6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800555e:	2300      	movs	r3, #0
 8005560:	60bb      	str	r3, [r7, #8]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	60bb      	str	r3, [r7, #8]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	60bb      	str	r3, [r7, #8]
 8005572:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	695b      	ldr	r3, [r3, #20]
 800557a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800557e:	2b40      	cmp	r3, #64	; 0x40
 8005580:	f040 80b4 	bne.w	80056ec <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005590:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005594:	2b00      	cmp	r3, #0
 8005596:	f000 8140 	beq.w	800581a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800559e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80055a2:	429a      	cmp	r2, r3
 80055a4:	f080 8139 	bcs.w	800581a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80055ae:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055b4:	69db      	ldr	r3, [r3, #28]
 80055b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055ba:	f000 8088 	beq.w	80056ce <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	330c      	adds	r3, #12
 80055c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80055cc:	e853 3f00 	ldrex	r3, [r3]
 80055d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80055d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80055d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	330c      	adds	r3, #12
 80055e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80055ea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80055ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80055f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80055fa:	e841 2300 	strex	r3, r2, [r1]
 80055fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005602:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005606:	2b00      	cmp	r3, #0
 8005608:	d1d9      	bne.n	80055be <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	3314      	adds	r3, #20
 8005610:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005612:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005614:	e853 3f00 	ldrex	r3, [r3]
 8005618:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800561a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800561c:	f023 0301 	bic.w	r3, r3, #1
 8005620:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	3314      	adds	r3, #20
 800562a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800562e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005632:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005634:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005636:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800563a:	e841 2300 	strex	r3, r2, [r1]
 800563e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005640:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005642:	2b00      	cmp	r3, #0
 8005644:	d1e1      	bne.n	800560a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	3314      	adds	r3, #20
 800564c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005650:	e853 3f00 	ldrex	r3, [r3]
 8005654:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005656:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005658:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800565c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	3314      	adds	r3, #20
 8005666:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800566a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800566c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800566e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005670:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005672:	e841 2300 	strex	r3, r2, [r1]
 8005676:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005678:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1e3      	bne.n	8005646 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2220      	movs	r2, #32
 8005682:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	330c      	adds	r3, #12
 8005692:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005694:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005696:	e853 3f00 	ldrex	r3, [r3]
 800569a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800569c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800569e:	f023 0310 	bic.w	r3, r3, #16
 80056a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	330c      	adds	r3, #12
 80056ac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80056b0:	65ba      	str	r2, [r7, #88]	; 0x58
 80056b2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80056b6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80056b8:	e841 2300 	strex	r3, r2, [r1]
 80056bc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80056be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d1e3      	bne.n	800568c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c8:	4618      	mov	r0, r3
 80056ca:	f7fd fc75 	bl	8002fb8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056d6:	b29b      	uxth	r3, r3
 80056d8:	1ad3      	subs	r3, r2, r3
 80056da:	b29b      	uxth	r3, r3
 80056dc:	4619      	mov	r1, r3
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 f8b6 	bl	8005850 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80056e4:	e099      	b.n	800581a <HAL_UART_IRQHandler+0x50e>
 80056e6:	bf00      	nop
 80056e8:	08005a87 	.word	0x08005a87
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	1ad3      	subs	r3, r2, r3
 80056f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005700:	b29b      	uxth	r3, r3
 8005702:	2b00      	cmp	r3, #0
 8005704:	f000 808b 	beq.w	800581e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005708:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800570c:	2b00      	cmp	r3, #0
 800570e:	f000 8086 	beq.w	800581e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	330c      	adds	r3, #12
 8005718:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800571c:	e853 3f00 	ldrex	r3, [r3]
 8005720:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005722:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005724:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005728:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	330c      	adds	r3, #12
 8005732:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005736:	647a      	str	r2, [r7, #68]	; 0x44
 8005738:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800573a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800573c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800573e:	e841 2300 	strex	r3, r2, [r1]
 8005742:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005744:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005746:	2b00      	cmp	r3, #0
 8005748:	d1e3      	bne.n	8005712 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	3314      	adds	r3, #20
 8005750:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005754:	e853 3f00 	ldrex	r3, [r3]
 8005758:	623b      	str	r3, [r7, #32]
   return(result);
 800575a:	6a3b      	ldr	r3, [r7, #32]
 800575c:	f023 0301 	bic.w	r3, r3, #1
 8005760:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	3314      	adds	r3, #20
 800576a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800576e:	633a      	str	r2, [r7, #48]	; 0x30
 8005770:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005772:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005774:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005776:	e841 2300 	strex	r3, r2, [r1]
 800577a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800577c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800577e:	2b00      	cmp	r3, #0
 8005780:	d1e3      	bne.n	800574a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2220      	movs	r2, #32
 8005786:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	330c      	adds	r3, #12
 8005796:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	e853 3f00 	ldrex	r3, [r3]
 800579e:	60fb      	str	r3, [r7, #12]
   return(result);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f023 0310 	bic.w	r3, r3, #16
 80057a6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	330c      	adds	r3, #12
 80057b0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80057b4:	61fa      	str	r2, [r7, #28]
 80057b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b8:	69b9      	ldr	r1, [r7, #24]
 80057ba:	69fa      	ldr	r2, [r7, #28]
 80057bc:	e841 2300 	strex	r3, r2, [r1]
 80057c0:	617b      	str	r3, [r7, #20]
   return(result);
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d1e3      	bne.n	8005790 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80057c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80057cc:	4619      	mov	r1, r3
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f000 f83e 	bl	8005850 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80057d4:	e023      	b.n	800581e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80057d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d009      	beq.n	80057f6 <HAL_UART_IRQHandler+0x4ea>
 80057e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d003      	beq.n	80057f6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 f95d 	bl	8005aae <UART_Transmit_IT>
    return;
 80057f4:	e014      	b.n	8005820 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80057f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d00e      	beq.n	8005820 <HAL_UART_IRQHandler+0x514>
 8005802:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005806:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800580a:	2b00      	cmp	r3, #0
 800580c:	d008      	beq.n	8005820 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f000 f99d 	bl	8005b4e <UART_EndTransmit_IT>
    return;
 8005814:	e004      	b.n	8005820 <HAL_UART_IRQHandler+0x514>
    return;
 8005816:	bf00      	nop
 8005818:	e002      	b.n	8005820 <HAL_UART_IRQHandler+0x514>
      return;
 800581a:	bf00      	nop
 800581c:	e000      	b.n	8005820 <HAL_UART_IRQHandler+0x514>
      return;
 800581e:	bf00      	nop
  }
}
 8005820:	37e8      	adds	r7, #232	; 0xe8
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}
 8005826:	bf00      	nop

08005828 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005828:	b480      	push	{r7}
 800582a:	b083      	sub	sp, #12
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005830:	bf00      	nop
 8005832:	370c      	adds	r7, #12
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005844:	bf00      	nop
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005850:	b480      	push	{r7}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	460b      	mov	r3, r1
 800585a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800585c:	bf00      	nop
 800585e:	370c      	adds	r7, #12
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr

08005868 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b090      	sub	sp, #64	; 0x40
 800586c:	af00      	add	r7, sp, #0
 800586e:	60f8      	str	r0, [r7, #12]
 8005870:	60b9      	str	r1, [r7, #8]
 8005872:	603b      	str	r3, [r7, #0]
 8005874:	4613      	mov	r3, r2
 8005876:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005878:	e050      	b.n	800591c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800587a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800587c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005880:	d04c      	beq.n	800591c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005882:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005884:	2b00      	cmp	r3, #0
 8005886:	d007      	beq.n	8005898 <UART_WaitOnFlagUntilTimeout+0x30>
 8005888:	f7fc fd5a 	bl	8002340 <HAL_GetTick>
 800588c:	4602      	mov	r2, r0
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	1ad3      	subs	r3, r2, r3
 8005892:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005894:	429a      	cmp	r2, r3
 8005896:	d241      	bcs.n	800591c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	330c      	adds	r3, #12
 800589e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058a2:	e853 3f00 	ldrex	r3, [r3]
 80058a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80058a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058aa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80058ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	330c      	adds	r3, #12
 80058b6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80058b8:	637a      	str	r2, [r7, #52]	; 0x34
 80058ba:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80058be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80058c0:	e841 2300 	strex	r3, r2, [r1]
 80058c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80058c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d1e5      	bne.n	8005898 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	3314      	adds	r3, #20
 80058d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	e853 3f00 	ldrex	r3, [r3]
 80058da:	613b      	str	r3, [r7, #16]
   return(result);
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	f023 0301 	bic.w	r3, r3, #1
 80058e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	3314      	adds	r3, #20
 80058ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80058ec:	623a      	str	r2, [r7, #32]
 80058ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f0:	69f9      	ldr	r1, [r7, #28]
 80058f2:	6a3a      	ldr	r2, [r7, #32]
 80058f4:	e841 2300 	strex	r3, r2, [r1]
 80058f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80058fa:	69bb      	ldr	r3, [r7, #24]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d1e5      	bne.n	80058cc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2220      	movs	r2, #32
 8005904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2220      	movs	r2, #32
 800590c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005918:	2303      	movs	r3, #3
 800591a:	e00f      	b.n	800593c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	4013      	ands	r3, r2
 8005926:	68ba      	ldr	r2, [r7, #8]
 8005928:	429a      	cmp	r2, r3
 800592a:	bf0c      	ite	eq
 800592c:	2301      	moveq	r3, #1
 800592e:	2300      	movne	r3, #0
 8005930:	b2db      	uxtb	r3, r3
 8005932:	461a      	mov	r2, r3
 8005934:	79fb      	ldrb	r3, [r7, #7]
 8005936:	429a      	cmp	r2, r3
 8005938:	d09f      	beq.n	800587a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800593a:	2300      	movs	r3, #0
}
 800593c:	4618      	mov	r0, r3
 800593e:	3740      	adds	r7, #64	; 0x40
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}

08005944 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005944:	b480      	push	{r7}
 8005946:	b085      	sub	sp, #20
 8005948:	af00      	add	r7, sp, #0
 800594a:	60f8      	str	r0, [r7, #12]
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	4613      	mov	r3, r2
 8005950:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	68ba      	ldr	r2, [r7, #8]
 8005956:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	88fa      	ldrh	r2, [r7, #6]
 800595c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	88fa      	ldrh	r2, [r7, #6]
 8005962:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2200      	movs	r2, #0
 8005968:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2222      	movs	r2, #34	; 0x22
 800596e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2200      	movs	r2, #0
 8005976:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d007      	beq.n	8005992 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68da      	ldr	r2, [r3, #12]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005990:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	695a      	ldr	r2, [r3, #20]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f042 0201 	orr.w	r2, r2, #1
 80059a0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	68da      	ldr	r2, [r3, #12]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f042 0220 	orr.w	r2, r2, #32
 80059b0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80059b2:	2300      	movs	r3, #0
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3714      	adds	r7, #20
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr

080059c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b095      	sub	sp, #84	; 0x54
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	330c      	adds	r3, #12
 80059ce:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059d2:	e853 3f00 	ldrex	r3, [r3]
 80059d6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80059d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059da:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80059de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	330c      	adds	r3, #12
 80059e6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80059e8:	643a      	str	r2, [r7, #64]	; 0x40
 80059ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80059ee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80059f0:	e841 2300 	strex	r3, r2, [r1]
 80059f4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80059f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d1e5      	bne.n	80059c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	3314      	adds	r3, #20
 8005a02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a04:	6a3b      	ldr	r3, [r7, #32]
 8005a06:	e853 3f00 	ldrex	r3, [r3]
 8005a0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	f023 0301 	bic.w	r3, r3, #1
 8005a12:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	3314      	adds	r3, #20
 8005a1a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a1c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a24:	e841 2300 	strex	r3, r2, [r1]
 8005a28:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d1e5      	bne.n	80059fc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d119      	bne.n	8005a6c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	330c      	adds	r3, #12
 8005a3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	e853 3f00 	ldrex	r3, [r3]
 8005a46:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	f023 0310 	bic.w	r3, r3, #16
 8005a4e:	647b      	str	r3, [r7, #68]	; 0x44
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	330c      	adds	r3, #12
 8005a56:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005a58:	61ba      	str	r2, [r7, #24]
 8005a5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a5c:	6979      	ldr	r1, [r7, #20]
 8005a5e:	69ba      	ldr	r2, [r7, #24]
 8005a60:	e841 2300 	strex	r3, r2, [r1]
 8005a64:	613b      	str	r3, [r7, #16]
   return(result);
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d1e5      	bne.n	8005a38 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2220      	movs	r2, #32
 8005a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2200      	movs	r2, #0
 8005a78:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005a7a:	bf00      	nop
 8005a7c:	3754      	adds	r7, #84	; 0x54
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr

08005a86 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a86:	b580      	push	{r7, lr}
 8005a88:	b084      	sub	sp, #16
 8005a8a:	af00      	add	r7, sp, #0
 8005a8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a92:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005aa0:	68f8      	ldr	r0, [r7, #12]
 8005aa2:	f7ff fecb 	bl	800583c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005aa6:	bf00      	nop
 8005aa8:	3710      	adds	r7, #16
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005aae:	b480      	push	{r7}
 8005ab0:	b085      	sub	sp, #20
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	2b21      	cmp	r3, #33	; 0x21
 8005ac0:	d13e      	bne.n	8005b40 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005aca:	d114      	bne.n	8005af6 <UART_Transmit_IT+0x48>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	691b      	ldr	r3, [r3, #16]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d110      	bne.n	8005af6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6a1b      	ldr	r3, [r3, #32]
 8005ad8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	881b      	ldrh	r3, [r3, #0]
 8005ade:	461a      	mov	r2, r3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ae8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a1b      	ldr	r3, [r3, #32]
 8005aee:	1c9a      	adds	r2, r3, #2
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	621a      	str	r2, [r3, #32]
 8005af4:	e008      	b.n	8005b08 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a1b      	ldr	r3, [r3, #32]
 8005afa:	1c59      	adds	r1, r3, #1
 8005afc:	687a      	ldr	r2, [r7, #4]
 8005afe:	6211      	str	r1, [r2, #32]
 8005b00:	781a      	ldrb	r2, [r3, #0]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	3b01      	subs	r3, #1
 8005b10:	b29b      	uxth	r3, r3
 8005b12:	687a      	ldr	r2, [r7, #4]
 8005b14:	4619      	mov	r1, r3
 8005b16:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d10f      	bne.n	8005b3c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68da      	ldr	r2, [r3, #12]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b2a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	68da      	ldr	r2, [r3, #12]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b3a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	e000      	b.n	8005b42 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005b40:	2302      	movs	r3, #2
  }
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3714      	adds	r7, #20
 8005b46:	46bd      	mov	sp, r7
 8005b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4c:	4770      	bx	lr

08005b4e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005b4e:	b580      	push	{r7, lr}
 8005b50:	b082      	sub	sp, #8
 8005b52:	af00      	add	r7, sp, #0
 8005b54:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	68da      	ldr	r2, [r3, #12]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b64:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2220      	movs	r2, #32
 8005b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f7ff fe5a 	bl	8005828 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005b74:	2300      	movs	r3, #0
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3708      	adds	r7, #8
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}

08005b7e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005b7e:	b580      	push	{r7, lr}
 8005b80:	b08c      	sub	sp, #48	; 0x30
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	2b22      	cmp	r3, #34	; 0x22
 8005b90:	f040 80ab 	bne.w	8005cea <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b9c:	d117      	bne.n	8005bce <UART_Receive_IT+0x50>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d113      	bne.n	8005bce <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bae:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	b29b      	uxth	r3, r3
 8005bb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bbc:	b29a      	uxth	r2, r3
 8005bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bc0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bc6:	1c9a      	adds	r2, r3, #2
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	629a      	str	r2, [r3, #40]	; 0x28
 8005bcc:	e026      	b.n	8005c1c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005be0:	d007      	beq.n	8005bf2 <UART_Receive_IT+0x74>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d10a      	bne.n	8005c00 <UART_Receive_IT+0x82>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d106      	bne.n	8005c00 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	b2da      	uxtb	r2, r3
 8005bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bfc:	701a      	strb	r2, [r3, #0]
 8005bfe:	e008      	b.n	8005c12 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c0c:	b2da      	uxtb	r2, r3
 8005c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c10:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c16:	1c5a      	adds	r2, r3, #1
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	3b01      	subs	r3, #1
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	687a      	ldr	r2, [r7, #4]
 8005c28:	4619      	mov	r1, r3
 8005c2a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d15a      	bne.n	8005ce6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68da      	ldr	r2, [r3, #12]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f022 0220 	bic.w	r2, r2, #32
 8005c3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	68da      	ldr	r2, [r3, #12]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005c4e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	695a      	ldr	r2, [r3, #20]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f022 0201 	bic.w	r2, r2, #1
 8005c5e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2220      	movs	r2, #32
 8005c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d135      	bne.n	8005cdc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2200      	movs	r2, #0
 8005c74:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	330c      	adds	r3, #12
 8005c7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	e853 3f00 	ldrex	r3, [r3]
 8005c84:	613b      	str	r3, [r7, #16]
   return(result);
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	f023 0310 	bic.w	r3, r3, #16
 8005c8c:	627b      	str	r3, [r7, #36]	; 0x24
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	330c      	adds	r3, #12
 8005c94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c96:	623a      	str	r2, [r7, #32]
 8005c98:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c9a:	69f9      	ldr	r1, [r7, #28]
 8005c9c:	6a3a      	ldr	r2, [r7, #32]
 8005c9e:	e841 2300 	strex	r3, r2, [r1]
 8005ca2:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d1e5      	bne.n	8005c76 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f003 0310 	and.w	r3, r3, #16
 8005cb4:	2b10      	cmp	r3, #16
 8005cb6:	d10a      	bne.n	8005cce <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005cb8:	2300      	movs	r3, #0
 8005cba:	60fb      	str	r3, [r7, #12]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	60fb      	str	r3, [r7, #12]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	60fb      	str	r3, [r7, #12]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005cd2:	4619      	mov	r1, r3
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	f7ff fdbb 	bl	8005850 <HAL_UARTEx_RxEventCallback>
 8005cda:	e002      	b.n	8005ce2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f7fb fa9b 	bl	8001218 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	e002      	b.n	8005cec <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	e000      	b.n	8005cec <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005cea:	2302      	movs	r3, #2
  }
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3730      	adds	r7, #48	; 0x30
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005cf4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005cf8:	b0c0      	sub	sp, #256	; 0x100
 8005cfa:	af00      	add	r7, sp, #0
 8005cfc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	691b      	ldr	r3, [r3, #16]
 8005d08:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d10:	68d9      	ldr	r1, [r3, #12]
 8005d12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	ea40 0301 	orr.w	r3, r0, r1
 8005d1c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d22:	689a      	ldr	r2, [r3, #8]
 8005d24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d28:	691b      	ldr	r3, [r3, #16]
 8005d2a:	431a      	orrs	r2, r3
 8005d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d30:	695b      	ldr	r3, [r3, #20]
 8005d32:	431a      	orrs	r2, r3
 8005d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d38:	69db      	ldr	r3, [r3, #28]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005d40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	68db      	ldr	r3, [r3, #12]
 8005d48:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005d4c:	f021 010c 	bic.w	r1, r1, #12
 8005d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d54:	681a      	ldr	r2, [r3, #0]
 8005d56:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005d5a:	430b      	orrs	r3, r1
 8005d5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	695b      	ldr	r3, [r3, #20]
 8005d66:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005d6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d6e:	6999      	ldr	r1, [r3, #24]
 8005d70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	ea40 0301 	orr.w	r3, r0, r1
 8005d7a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	4b8f      	ldr	r3, [pc, #572]	; (8005fc0 <UART_SetConfig+0x2cc>)
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d005      	beq.n	8005d94 <UART_SetConfig+0xa0>
 8005d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	4b8d      	ldr	r3, [pc, #564]	; (8005fc4 <UART_SetConfig+0x2d0>)
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d104      	bne.n	8005d9e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005d94:	f7fe fabe 	bl	8004314 <HAL_RCC_GetPCLK2Freq>
 8005d98:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005d9c:	e003      	b.n	8005da6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005d9e:	f7fe faa5 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 8005da2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005daa:	69db      	ldr	r3, [r3, #28]
 8005dac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005db0:	f040 810c 	bne.w	8005fcc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005db4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005db8:	2200      	movs	r2, #0
 8005dba:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005dbe:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005dc2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005dc6:	4622      	mov	r2, r4
 8005dc8:	462b      	mov	r3, r5
 8005dca:	1891      	adds	r1, r2, r2
 8005dcc:	65b9      	str	r1, [r7, #88]	; 0x58
 8005dce:	415b      	adcs	r3, r3
 8005dd0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005dd2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005dd6:	4621      	mov	r1, r4
 8005dd8:	eb12 0801 	adds.w	r8, r2, r1
 8005ddc:	4629      	mov	r1, r5
 8005dde:	eb43 0901 	adc.w	r9, r3, r1
 8005de2:	f04f 0200 	mov.w	r2, #0
 8005de6:	f04f 0300 	mov.w	r3, #0
 8005dea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005dee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005df2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005df6:	4690      	mov	r8, r2
 8005df8:	4699      	mov	r9, r3
 8005dfa:	4623      	mov	r3, r4
 8005dfc:	eb18 0303 	adds.w	r3, r8, r3
 8005e00:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005e04:	462b      	mov	r3, r5
 8005e06:	eb49 0303 	adc.w	r3, r9, r3
 8005e0a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005e1a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005e1e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005e22:	460b      	mov	r3, r1
 8005e24:	18db      	adds	r3, r3, r3
 8005e26:	653b      	str	r3, [r7, #80]	; 0x50
 8005e28:	4613      	mov	r3, r2
 8005e2a:	eb42 0303 	adc.w	r3, r2, r3
 8005e2e:	657b      	str	r3, [r7, #84]	; 0x54
 8005e30:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005e34:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005e38:	f7fa ff36 	bl	8000ca8 <__aeabi_uldivmod>
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	460b      	mov	r3, r1
 8005e40:	4b61      	ldr	r3, [pc, #388]	; (8005fc8 <UART_SetConfig+0x2d4>)
 8005e42:	fba3 2302 	umull	r2, r3, r3, r2
 8005e46:	095b      	lsrs	r3, r3, #5
 8005e48:	011c      	lsls	r4, r3, #4
 8005e4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005e54:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005e58:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005e5c:	4642      	mov	r2, r8
 8005e5e:	464b      	mov	r3, r9
 8005e60:	1891      	adds	r1, r2, r2
 8005e62:	64b9      	str	r1, [r7, #72]	; 0x48
 8005e64:	415b      	adcs	r3, r3
 8005e66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e68:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005e6c:	4641      	mov	r1, r8
 8005e6e:	eb12 0a01 	adds.w	sl, r2, r1
 8005e72:	4649      	mov	r1, r9
 8005e74:	eb43 0b01 	adc.w	fp, r3, r1
 8005e78:	f04f 0200 	mov.w	r2, #0
 8005e7c:	f04f 0300 	mov.w	r3, #0
 8005e80:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005e84:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005e88:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e8c:	4692      	mov	sl, r2
 8005e8e:	469b      	mov	fp, r3
 8005e90:	4643      	mov	r3, r8
 8005e92:	eb1a 0303 	adds.w	r3, sl, r3
 8005e96:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005e9a:	464b      	mov	r3, r9
 8005e9c:	eb4b 0303 	adc.w	r3, fp, r3
 8005ea0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005eb0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005eb4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005eb8:	460b      	mov	r3, r1
 8005eba:	18db      	adds	r3, r3, r3
 8005ebc:	643b      	str	r3, [r7, #64]	; 0x40
 8005ebe:	4613      	mov	r3, r2
 8005ec0:	eb42 0303 	adc.w	r3, r2, r3
 8005ec4:	647b      	str	r3, [r7, #68]	; 0x44
 8005ec6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005eca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005ece:	f7fa feeb 	bl	8000ca8 <__aeabi_uldivmod>
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	460b      	mov	r3, r1
 8005ed6:	4611      	mov	r1, r2
 8005ed8:	4b3b      	ldr	r3, [pc, #236]	; (8005fc8 <UART_SetConfig+0x2d4>)
 8005eda:	fba3 2301 	umull	r2, r3, r3, r1
 8005ede:	095b      	lsrs	r3, r3, #5
 8005ee0:	2264      	movs	r2, #100	; 0x64
 8005ee2:	fb02 f303 	mul.w	r3, r2, r3
 8005ee6:	1acb      	subs	r3, r1, r3
 8005ee8:	00db      	lsls	r3, r3, #3
 8005eea:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005eee:	4b36      	ldr	r3, [pc, #216]	; (8005fc8 <UART_SetConfig+0x2d4>)
 8005ef0:	fba3 2302 	umull	r2, r3, r3, r2
 8005ef4:	095b      	lsrs	r3, r3, #5
 8005ef6:	005b      	lsls	r3, r3, #1
 8005ef8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005efc:	441c      	add	r4, r3
 8005efe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f02:	2200      	movs	r2, #0
 8005f04:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005f08:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005f0c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005f10:	4642      	mov	r2, r8
 8005f12:	464b      	mov	r3, r9
 8005f14:	1891      	adds	r1, r2, r2
 8005f16:	63b9      	str	r1, [r7, #56]	; 0x38
 8005f18:	415b      	adcs	r3, r3
 8005f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f1c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005f20:	4641      	mov	r1, r8
 8005f22:	1851      	adds	r1, r2, r1
 8005f24:	6339      	str	r1, [r7, #48]	; 0x30
 8005f26:	4649      	mov	r1, r9
 8005f28:	414b      	adcs	r3, r1
 8005f2a:	637b      	str	r3, [r7, #52]	; 0x34
 8005f2c:	f04f 0200 	mov.w	r2, #0
 8005f30:	f04f 0300 	mov.w	r3, #0
 8005f34:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005f38:	4659      	mov	r1, fp
 8005f3a:	00cb      	lsls	r3, r1, #3
 8005f3c:	4651      	mov	r1, sl
 8005f3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f42:	4651      	mov	r1, sl
 8005f44:	00ca      	lsls	r2, r1, #3
 8005f46:	4610      	mov	r0, r2
 8005f48:	4619      	mov	r1, r3
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	4642      	mov	r2, r8
 8005f4e:	189b      	adds	r3, r3, r2
 8005f50:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005f54:	464b      	mov	r3, r9
 8005f56:	460a      	mov	r2, r1
 8005f58:	eb42 0303 	adc.w	r3, r2, r3
 8005f5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	2200      	movs	r2, #0
 8005f68:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005f6c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005f70:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005f74:	460b      	mov	r3, r1
 8005f76:	18db      	adds	r3, r3, r3
 8005f78:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f7a:	4613      	mov	r3, r2
 8005f7c:	eb42 0303 	adc.w	r3, r2, r3
 8005f80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f82:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005f86:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005f8a:	f7fa fe8d 	bl	8000ca8 <__aeabi_uldivmod>
 8005f8e:	4602      	mov	r2, r0
 8005f90:	460b      	mov	r3, r1
 8005f92:	4b0d      	ldr	r3, [pc, #52]	; (8005fc8 <UART_SetConfig+0x2d4>)
 8005f94:	fba3 1302 	umull	r1, r3, r3, r2
 8005f98:	095b      	lsrs	r3, r3, #5
 8005f9a:	2164      	movs	r1, #100	; 0x64
 8005f9c:	fb01 f303 	mul.w	r3, r1, r3
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	00db      	lsls	r3, r3, #3
 8005fa4:	3332      	adds	r3, #50	; 0x32
 8005fa6:	4a08      	ldr	r2, [pc, #32]	; (8005fc8 <UART_SetConfig+0x2d4>)
 8005fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8005fac:	095b      	lsrs	r3, r3, #5
 8005fae:	f003 0207 	and.w	r2, r3, #7
 8005fb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4422      	add	r2, r4
 8005fba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005fbc:	e106      	b.n	80061cc <UART_SetConfig+0x4d8>
 8005fbe:	bf00      	nop
 8005fc0:	40011000 	.word	0x40011000
 8005fc4:	40011400 	.word	0x40011400
 8005fc8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005fcc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005fd6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005fda:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005fde:	4642      	mov	r2, r8
 8005fe0:	464b      	mov	r3, r9
 8005fe2:	1891      	adds	r1, r2, r2
 8005fe4:	6239      	str	r1, [r7, #32]
 8005fe6:	415b      	adcs	r3, r3
 8005fe8:	627b      	str	r3, [r7, #36]	; 0x24
 8005fea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005fee:	4641      	mov	r1, r8
 8005ff0:	1854      	adds	r4, r2, r1
 8005ff2:	4649      	mov	r1, r9
 8005ff4:	eb43 0501 	adc.w	r5, r3, r1
 8005ff8:	f04f 0200 	mov.w	r2, #0
 8005ffc:	f04f 0300 	mov.w	r3, #0
 8006000:	00eb      	lsls	r3, r5, #3
 8006002:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006006:	00e2      	lsls	r2, r4, #3
 8006008:	4614      	mov	r4, r2
 800600a:	461d      	mov	r5, r3
 800600c:	4643      	mov	r3, r8
 800600e:	18e3      	adds	r3, r4, r3
 8006010:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006014:	464b      	mov	r3, r9
 8006016:	eb45 0303 	adc.w	r3, r5, r3
 800601a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800601e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800602a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800602e:	f04f 0200 	mov.w	r2, #0
 8006032:	f04f 0300 	mov.w	r3, #0
 8006036:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800603a:	4629      	mov	r1, r5
 800603c:	008b      	lsls	r3, r1, #2
 800603e:	4621      	mov	r1, r4
 8006040:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006044:	4621      	mov	r1, r4
 8006046:	008a      	lsls	r2, r1, #2
 8006048:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800604c:	f7fa fe2c 	bl	8000ca8 <__aeabi_uldivmod>
 8006050:	4602      	mov	r2, r0
 8006052:	460b      	mov	r3, r1
 8006054:	4b60      	ldr	r3, [pc, #384]	; (80061d8 <UART_SetConfig+0x4e4>)
 8006056:	fba3 2302 	umull	r2, r3, r3, r2
 800605a:	095b      	lsrs	r3, r3, #5
 800605c:	011c      	lsls	r4, r3, #4
 800605e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006062:	2200      	movs	r2, #0
 8006064:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006068:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800606c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006070:	4642      	mov	r2, r8
 8006072:	464b      	mov	r3, r9
 8006074:	1891      	adds	r1, r2, r2
 8006076:	61b9      	str	r1, [r7, #24]
 8006078:	415b      	adcs	r3, r3
 800607a:	61fb      	str	r3, [r7, #28]
 800607c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006080:	4641      	mov	r1, r8
 8006082:	1851      	adds	r1, r2, r1
 8006084:	6139      	str	r1, [r7, #16]
 8006086:	4649      	mov	r1, r9
 8006088:	414b      	adcs	r3, r1
 800608a:	617b      	str	r3, [r7, #20]
 800608c:	f04f 0200 	mov.w	r2, #0
 8006090:	f04f 0300 	mov.w	r3, #0
 8006094:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006098:	4659      	mov	r1, fp
 800609a:	00cb      	lsls	r3, r1, #3
 800609c:	4651      	mov	r1, sl
 800609e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80060a2:	4651      	mov	r1, sl
 80060a4:	00ca      	lsls	r2, r1, #3
 80060a6:	4610      	mov	r0, r2
 80060a8:	4619      	mov	r1, r3
 80060aa:	4603      	mov	r3, r0
 80060ac:	4642      	mov	r2, r8
 80060ae:	189b      	adds	r3, r3, r2
 80060b0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80060b4:	464b      	mov	r3, r9
 80060b6:	460a      	mov	r2, r1
 80060b8:	eb42 0303 	adc.w	r3, r2, r3
 80060bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80060c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	2200      	movs	r2, #0
 80060c8:	67bb      	str	r3, [r7, #120]	; 0x78
 80060ca:	67fa      	str	r2, [r7, #124]	; 0x7c
 80060cc:	f04f 0200 	mov.w	r2, #0
 80060d0:	f04f 0300 	mov.w	r3, #0
 80060d4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80060d8:	4649      	mov	r1, r9
 80060da:	008b      	lsls	r3, r1, #2
 80060dc:	4641      	mov	r1, r8
 80060de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060e2:	4641      	mov	r1, r8
 80060e4:	008a      	lsls	r2, r1, #2
 80060e6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80060ea:	f7fa fddd 	bl	8000ca8 <__aeabi_uldivmod>
 80060ee:	4602      	mov	r2, r0
 80060f0:	460b      	mov	r3, r1
 80060f2:	4611      	mov	r1, r2
 80060f4:	4b38      	ldr	r3, [pc, #224]	; (80061d8 <UART_SetConfig+0x4e4>)
 80060f6:	fba3 2301 	umull	r2, r3, r3, r1
 80060fa:	095b      	lsrs	r3, r3, #5
 80060fc:	2264      	movs	r2, #100	; 0x64
 80060fe:	fb02 f303 	mul.w	r3, r2, r3
 8006102:	1acb      	subs	r3, r1, r3
 8006104:	011b      	lsls	r3, r3, #4
 8006106:	3332      	adds	r3, #50	; 0x32
 8006108:	4a33      	ldr	r2, [pc, #204]	; (80061d8 <UART_SetConfig+0x4e4>)
 800610a:	fba2 2303 	umull	r2, r3, r2, r3
 800610e:	095b      	lsrs	r3, r3, #5
 8006110:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006114:	441c      	add	r4, r3
 8006116:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800611a:	2200      	movs	r2, #0
 800611c:	673b      	str	r3, [r7, #112]	; 0x70
 800611e:	677a      	str	r2, [r7, #116]	; 0x74
 8006120:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006124:	4642      	mov	r2, r8
 8006126:	464b      	mov	r3, r9
 8006128:	1891      	adds	r1, r2, r2
 800612a:	60b9      	str	r1, [r7, #8]
 800612c:	415b      	adcs	r3, r3
 800612e:	60fb      	str	r3, [r7, #12]
 8006130:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006134:	4641      	mov	r1, r8
 8006136:	1851      	adds	r1, r2, r1
 8006138:	6039      	str	r1, [r7, #0]
 800613a:	4649      	mov	r1, r9
 800613c:	414b      	adcs	r3, r1
 800613e:	607b      	str	r3, [r7, #4]
 8006140:	f04f 0200 	mov.w	r2, #0
 8006144:	f04f 0300 	mov.w	r3, #0
 8006148:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800614c:	4659      	mov	r1, fp
 800614e:	00cb      	lsls	r3, r1, #3
 8006150:	4651      	mov	r1, sl
 8006152:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006156:	4651      	mov	r1, sl
 8006158:	00ca      	lsls	r2, r1, #3
 800615a:	4610      	mov	r0, r2
 800615c:	4619      	mov	r1, r3
 800615e:	4603      	mov	r3, r0
 8006160:	4642      	mov	r2, r8
 8006162:	189b      	adds	r3, r3, r2
 8006164:	66bb      	str	r3, [r7, #104]	; 0x68
 8006166:	464b      	mov	r3, r9
 8006168:	460a      	mov	r2, r1
 800616a:	eb42 0303 	adc.w	r3, r2, r3
 800616e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	663b      	str	r3, [r7, #96]	; 0x60
 800617a:	667a      	str	r2, [r7, #100]	; 0x64
 800617c:	f04f 0200 	mov.w	r2, #0
 8006180:	f04f 0300 	mov.w	r3, #0
 8006184:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006188:	4649      	mov	r1, r9
 800618a:	008b      	lsls	r3, r1, #2
 800618c:	4641      	mov	r1, r8
 800618e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006192:	4641      	mov	r1, r8
 8006194:	008a      	lsls	r2, r1, #2
 8006196:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800619a:	f7fa fd85 	bl	8000ca8 <__aeabi_uldivmod>
 800619e:	4602      	mov	r2, r0
 80061a0:	460b      	mov	r3, r1
 80061a2:	4b0d      	ldr	r3, [pc, #52]	; (80061d8 <UART_SetConfig+0x4e4>)
 80061a4:	fba3 1302 	umull	r1, r3, r3, r2
 80061a8:	095b      	lsrs	r3, r3, #5
 80061aa:	2164      	movs	r1, #100	; 0x64
 80061ac:	fb01 f303 	mul.w	r3, r1, r3
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	011b      	lsls	r3, r3, #4
 80061b4:	3332      	adds	r3, #50	; 0x32
 80061b6:	4a08      	ldr	r2, [pc, #32]	; (80061d8 <UART_SetConfig+0x4e4>)
 80061b8:	fba2 2303 	umull	r2, r3, r2, r3
 80061bc:	095b      	lsrs	r3, r3, #5
 80061be:	f003 020f 	and.w	r2, r3, #15
 80061c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4422      	add	r2, r4
 80061ca:	609a      	str	r2, [r3, #8]
}
 80061cc:	bf00      	nop
 80061ce:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80061d2:	46bd      	mov	sp, r7
 80061d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061d8:	51eb851f 	.word	0x51eb851f

080061dc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80061dc:	b480      	push	{r7}
 80061de:	b085      	sub	sp, #20
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	4603      	mov	r3, r0
 80061e4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80061e6:	2300      	movs	r3, #0
 80061e8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80061ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80061ee:	2b84      	cmp	r3, #132	; 0x84
 80061f0:	d005      	beq.n	80061fe <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80061f2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	4413      	add	r3, r2
 80061fa:	3303      	adds	r3, #3
 80061fc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80061fe:	68fb      	ldr	r3, [r7, #12]
}
 8006200:	4618      	mov	r0, r3
 8006202:	3714      	adds	r7, #20
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006210:	f000 faf6 	bl	8006800 <vTaskStartScheduler>
  
  return osOK;
 8006214:	2300      	movs	r3, #0
}
 8006216:	4618      	mov	r0, r3
 8006218:	bd80      	pop	{r7, pc}

0800621a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800621a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800621c:	b089      	sub	sp, #36	; 0x24
 800621e:	af04      	add	r7, sp, #16
 8006220:	6078      	str	r0, [r7, #4]
 8006222:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	695b      	ldr	r3, [r3, #20]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d020      	beq.n	800626e <osThreadCreate+0x54>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	699b      	ldr	r3, [r3, #24]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d01c      	beq.n	800626e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	685c      	ldr	r4, [r3, #4]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	691e      	ldr	r6, [r3, #16]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006246:	4618      	mov	r0, r3
 8006248:	f7ff ffc8 	bl	80061dc <makeFreeRtosPriority>
 800624c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	695b      	ldr	r3, [r3, #20]
 8006252:	687a      	ldr	r2, [r7, #4]
 8006254:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006256:	9202      	str	r2, [sp, #8]
 8006258:	9301      	str	r3, [sp, #4]
 800625a:	9100      	str	r1, [sp, #0]
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	4632      	mov	r2, r6
 8006260:	4629      	mov	r1, r5
 8006262:	4620      	mov	r0, r4
 8006264:	f000 f8ed 	bl	8006442 <xTaskCreateStatic>
 8006268:	4603      	mov	r3, r0
 800626a:	60fb      	str	r3, [r7, #12]
 800626c:	e01c      	b.n	80062a8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	685c      	ldr	r4, [r3, #4]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800627a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006282:	4618      	mov	r0, r3
 8006284:	f7ff ffaa 	bl	80061dc <makeFreeRtosPriority>
 8006288:	4602      	mov	r2, r0
 800628a:	f107 030c 	add.w	r3, r7, #12
 800628e:	9301      	str	r3, [sp, #4]
 8006290:	9200      	str	r2, [sp, #0]
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	4632      	mov	r2, r6
 8006296:	4629      	mov	r1, r5
 8006298:	4620      	mov	r0, r4
 800629a:	f000 f92f 	bl	80064fc <xTaskCreate>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	d001      	beq.n	80062a8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80062a4:	2300      	movs	r3, #0
 80062a6:	e000      	b.n	80062aa <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80062a8:	68fb      	ldr	r3, [r7, #12]
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3714      	adds	r7, #20
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080062b2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80062b2:	b580      	push	{r7, lr}
 80062b4:	b084      	sub	sp, #16
 80062b6:	af00      	add	r7, sp, #0
 80062b8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d001      	beq.n	80062c8 <osDelay+0x16>
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	e000      	b.n	80062ca <osDelay+0x18>
 80062c8:	2301      	movs	r3, #1
 80062ca:	4618      	mov	r0, r3
 80062cc:	f000 fa64 	bl	8006798 <vTaskDelay>
  
  return osOK;
 80062d0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3710      	adds	r7, #16
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}

080062da <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80062da:	b480      	push	{r7}
 80062dc:	b083      	sub	sp, #12
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	f103 0208 	add.w	r2, r3, #8
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f04f 32ff 	mov.w	r2, #4294967295
 80062f2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f103 0208 	add.w	r2, r3, #8
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f103 0208 	add.w	r2, r3, #8
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800630e:	bf00      	nop
 8006310:	370c      	adds	r7, #12
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr

0800631a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800631a:	b480      	push	{r7}
 800631c:	b083      	sub	sp, #12
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006328:	bf00      	nop
 800632a:	370c      	adds	r7, #12
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006334:	b480      	push	{r7}
 8006336:	b085      	sub	sp, #20
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	689a      	ldr	r2, [r3, #8]
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	683a      	ldr	r2, [r7, #0]
 8006358:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	683a      	ldr	r2, [r7, #0]
 800635e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	1c5a      	adds	r2, r3, #1
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	601a      	str	r2, [r3, #0]
}
 8006370:	bf00      	nop
 8006372:	3714      	adds	r7, #20
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr

0800637c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800637c:	b480      	push	{r7}
 800637e:	b085      	sub	sp, #20
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
 8006384:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006392:	d103      	bne.n	800639c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	691b      	ldr	r3, [r3, #16]
 8006398:	60fb      	str	r3, [r7, #12]
 800639a:	e00c      	b.n	80063b6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	3308      	adds	r3, #8
 80063a0:	60fb      	str	r3, [r7, #12]
 80063a2:	e002      	b.n	80063aa <vListInsert+0x2e>
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	60fb      	str	r3, [r7, #12]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	68ba      	ldr	r2, [r7, #8]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d2f6      	bcs.n	80063a4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	685a      	ldr	r2, [r3, #4]
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	683a      	ldr	r2, [r7, #0]
 80063c4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	683a      	ldr	r2, [r7, #0]
 80063d0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	1c5a      	adds	r2, r3, #1
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	601a      	str	r2, [r3, #0]
}
 80063e2:	bf00      	nop
 80063e4:	3714      	adds	r7, #20
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr

080063ee <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80063ee:	b480      	push	{r7}
 80063f0:	b085      	sub	sp, #20
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	691b      	ldr	r3, [r3, #16]
 80063fa:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	687a      	ldr	r2, [r7, #4]
 8006402:	6892      	ldr	r2, [r2, #8]
 8006404:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	689b      	ldr	r3, [r3, #8]
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	6852      	ldr	r2, [r2, #4]
 800640e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	429a      	cmp	r2, r3
 8006418:	d103      	bne.n	8006422 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	689a      	ldr	r2, [r3, #8]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	1e5a      	subs	r2, r3, #1
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
}
 8006436:	4618      	mov	r0, r3
 8006438:	3714      	adds	r7, #20
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr

08006442 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006442:	b580      	push	{r7, lr}
 8006444:	b08e      	sub	sp, #56	; 0x38
 8006446:	af04      	add	r7, sp, #16
 8006448:	60f8      	str	r0, [r7, #12]
 800644a:	60b9      	str	r1, [r7, #8]
 800644c:	607a      	str	r2, [r7, #4]
 800644e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006450:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006452:	2b00      	cmp	r3, #0
 8006454:	d10a      	bne.n	800646c <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800645a:	f383 8811 	msr	BASEPRI, r3
 800645e:	f3bf 8f6f 	isb	sy
 8006462:	f3bf 8f4f 	dsb	sy
 8006466:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006468:	bf00      	nop
 800646a:	e7fe      	b.n	800646a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800646c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800646e:	2b00      	cmp	r3, #0
 8006470:	d10a      	bne.n	8006488 <xTaskCreateStatic+0x46>
	__asm volatile
 8006472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006476:	f383 8811 	msr	BASEPRI, r3
 800647a:	f3bf 8f6f 	isb	sy
 800647e:	f3bf 8f4f 	dsb	sy
 8006482:	61fb      	str	r3, [r7, #28]
}
 8006484:	bf00      	nop
 8006486:	e7fe      	b.n	8006486 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006488:	23a0      	movs	r3, #160	; 0xa0
 800648a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	2ba0      	cmp	r3, #160	; 0xa0
 8006490:	d00a      	beq.n	80064a8 <xTaskCreateStatic+0x66>
	__asm volatile
 8006492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006496:	f383 8811 	msr	BASEPRI, r3
 800649a:	f3bf 8f6f 	isb	sy
 800649e:	f3bf 8f4f 	dsb	sy
 80064a2:	61bb      	str	r3, [r7, #24]
}
 80064a4:	bf00      	nop
 80064a6:	e7fe      	b.n	80064a6 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80064a8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80064aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d01e      	beq.n	80064ee <xTaskCreateStatic+0xac>
 80064b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d01b      	beq.n	80064ee <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80064b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064b8:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80064ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80064be:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80064c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c2:	2202      	movs	r2, #2
 80064c4:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80064c8:	2300      	movs	r3, #0
 80064ca:	9303      	str	r3, [sp, #12]
 80064cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ce:	9302      	str	r3, [sp, #8]
 80064d0:	f107 0314 	add.w	r3, r7, #20
 80064d4:	9301      	str	r3, [sp, #4]
 80064d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d8:	9300      	str	r3, [sp, #0]
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	687a      	ldr	r2, [r7, #4]
 80064de:	68b9      	ldr	r1, [r7, #8]
 80064e0:	68f8      	ldr	r0, [r7, #12]
 80064e2:	f000 f851 	bl	8006588 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80064e6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80064e8:	f000 f8ec 	bl	80066c4 <prvAddNewTaskToReadyList>
 80064ec:	e001      	b.n	80064f2 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80064ee:	2300      	movs	r3, #0
 80064f0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80064f2:	697b      	ldr	r3, [r7, #20]
	}
 80064f4:	4618      	mov	r0, r3
 80064f6:	3728      	adds	r7, #40	; 0x28
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}

080064fc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b08c      	sub	sp, #48	; 0x30
 8006500:	af04      	add	r7, sp, #16
 8006502:	60f8      	str	r0, [r7, #12]
 8006504:	60b9      	str	r1, [r7, #8]
 8006506:	603b      	str	r3, [r7, #0]
 8006508:	4613      	mov	r3, r2
 800650a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800650c:	88fb      	ldrh	r3, [r7, #6]
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	4618      	mov	r0, r3
 8006512:	f000 ff11 	bl	8007338 <pvPortMalloc>
 8006516:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d00e      	beq.n	800653c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800651e:	20a0      	movs	r0, #160	; 0xa0
 8006520:	f000 ff0a 	bl	8007338 <pvPortMalloc>
 8006524:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006526:	69fb      	ldr	r3, [r7, #28]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d003      	beq.n	8006534 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800652c:	69fb      	ldr	r3, [r7, #28]
 800652e:	697a      	ldr	r2, [r7, #20]
 8006530:	631a      	str	r2, [r3, #48]	; 0x30
 8006532:	e005      	b.n	8006540 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006534:	6978      	ldr	r0, [r7, #20]
 8006536:	f000 ffcb 	bl	80074d0 <vPortFree>
 800653a:	e001      	b.n	8006540 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800653c:	2300      	movs	r3, #0
 800653e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006540:	69fb      	ldr	r3, [r7, #28]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d017      	beq.n	8006576 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006546:	69fb      	ldr	r3, [r7, #28]
 8006548:	2200      	movs	r2, #0
 800654a:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800654e:	88fa      	ldrh	r2, [r7, #6]
 8006550:	2300      	movs	r3, #0
 8006552:	9303      	str	r3, [sp, #12]
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	9302      	str	r3, [sp, #8]
 8006558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800655a:	9301      	str	r3, [sp, #4]
 800655c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800655e:	9300      	str	r3, [sp, #0]
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	68b9      	ldr	r1, [r7, #8]
 8006564:	68f8      	ldr	r0, [r7, #12]
 8006566:	f000 f80f 	bl	8006588 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800656a:	69f8      	ldr	r0, [r7, #28]
 800656c:	f000 f8aa 	bl	80066c4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006570:	2301      	movs	r3, #1
 8006572:	61bb      	str	r3, [r7, #24]
 8006574:	e002      	b.n	800657c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006576:	f04f 33ff 	mov.w	r3, #4294967295
 800657a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800657c:	69bb      	ldr	r3, [r7, #24]
	}
 800657e:	4618      	mov	r0, r3
 8006580:	3720      	adds	r7, #32
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}
	...

08006588 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b088      	sub	sp, #32
 800658c:	af00      	add	r7, sp, #0
 800658e:	60f8      	str	r0, [r7, #12]
 8006590:	60b9      	str	r1, [r7, #8]
 8006592:	607a      	str	r2, [r7, #4]
 8006594:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006598:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80065a0:	3b01      	subs	r3, #1
 80065a2:	009b      	lsls	r3, r3, #2
 80065a4:	4413      	add	r3, r2
 80065a6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80065a8:	69bb      	ldr	r3, [r7, #24]
 80065aa:	f023 0307 	bic.w	r3, r3, #7
 80065ae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80065b0:	69bb      	ldr	r3, [r7, #24]
 80065b2:	f003 0307 	and.w	r3, r3, #7
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d00a      	beq.n	80065d0 <prvInitialiseNewTask+0x48>
	__asm volatile
 80065ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065be:	f383 8811 	msr	BASEPRI, r3
 80065c2:	f3bf 8f6f 	isb	sy
 80065c6:	f3bf 8f4f 	dsb	sy
 80065ca:	617b      	str	r3, [r7, #20]
}
 80065cc:	bf00      	nop
 80065ce:	e7fe      	b.n	80065ce <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d01f      	beq.n	8006616 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80065d6:	2300      	movs	r3, #0
 80065d8:	61fb      	str	r3, [r7, #28]
 80065da:	e012      	b.n	8006602 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80065dc:	68ba      	ldr	r2, [r7, #8]
 80065de:	69fb      	ldr	r3, [r7, #28]
 80065e0:	4413      	add	r3, r2
 80065e2:	7819      	ldrb	r1, [r3, #0]
 80065e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065e6:	69fb      	ldr	r3, [r7, #28]
 80065e8:	4413      	add	r3, r2
 80065ea:	3334      	adds	r3, #52	; 0x34
 80065ec:	460a      	mov	r2, r1
 80065ee:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80065f0:	68ba      	ldr	r2, [r7, #8]
 80065f2:	69fb      	ldr	r3, [r7, #28]
 80065f4:	4413      	add	r3, r2
 80065f6:	781b      	ldrb	r3, [r3, #0]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d006      	beq.n	800660a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	3301      	adds	r3, #1
 8006600:	61fb      	str	r3, [r7, #28]
 8006602:	69fb      	ldr	r3, [r7, #28]
 8006604:	2b0f      	cmp	r3, #15
 8006606:	d9e9      	bls.n	80065dc <prvInitialiseNewTask+0x54>
 8006608:	e000      	b.n	800660c <prvInitialiseNewTask+0x84>
			{
				break;
 800660a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800660c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800660e:	2200      	movs	r2, #0
 8006610:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006614:	e003      	b.n	800661e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006618:	2200      	movs	r2, #0
 800661a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800661e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006620:	2b06      	cmp	r3, #6
 8006622:	d901      	bls.n	8006628 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006624:	2306      	movs	r3, #6
 8006626:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800662a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800662c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800662e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006630:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006632:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006636:	2200      	movs	r2, #0
 8006638:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800663a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800663c:	3304      	adds	r3, #4
 800663e:	4618      	mov	r0, r3
 8006640:	f7ff fe6b 	bl	800631a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006646:	3318      	adds	r3, #24
 8006648:	4618      	mov	r0, r3
 800664a:	f7ff fe66 	bl	800631a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800664e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006650:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006652:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006656:	f1c3 0207 	rsb	r2, r3, #7
 800665a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800665c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800665e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006660:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006662:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006666:	2200      	movs	r2, #0
 8006668:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800666c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800666e:	2200      	movs	r2, #0
 8006670:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006676:	334c      	adds	r3, #76	; 0x4c
 8006678:	224c      	movs	r2, #76	; 0x4c
 800667a:	2100      	movs	r1, #0
 800667c:	4618      	mov	r0, r3
 800667e:	f002 fc6c 	bl	8008f5a <memset>
 8006682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006684:	4a0c      	ldr	r2, [pc, #48]	; (80066b8 <prvInitialiseNewTask+0x130>)
 8006686:	651a      	str	r2, [r3, #80]	; 0x50
 8006688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800668a:	4a0c      	ldr	r2, [pc, #48]	; (80066bc <prvInitialiseNewTask+0x134>)
 800668c:	655a      	str	r2, [r3, #84]	; 0x54
 800668e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006690:	4a0b      	ldr	r2, [pc, #44]	; (80066c0 <prvInitialiseNewTask+0x138>)
 8006692:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006694:	683a      	ldr	r2, [r7, #0]
 8006696:	68f9      	ldr	r1, [r7, #12]
 8006698:	69b8      	ldr	r0, [r7, #24]
 800669a:	f000 fc3d 	bl	8006f18 <pxPortInitialiseStack>
 800669e:	4602      	mov	r2, r0
 80066a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80066a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d002      	beq.n	80066b0 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80066aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066ae:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80066b0:	bf00      	nop
 80066b2:	3720      	adds	r7, #32
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}
 80066b8:	200043c8 	.word	0x200043c8
 80066bc:	20004430 	.word	0x20004430
 80066c0:	20004498 	.word	0x20004498

080066c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b082      	sub	sp, #8
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80066cc:	f000 fd52 	bl	8007174 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80066d0:	4b2a      	ldr	r3, [pc, #168]	; (800677c <prvAddNewTaskToReadyList+0xb8>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	3301      	adds	r3, #1
 80066d6:	4a29      	ldr	r2, [pc, #164]	; (800677c <prvAddNewTaskToReadyList+0xb8>)
 80066d8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80066da:	4b29      	ldr	r3, [pc, #164]	; (8006780 <prvAddNewTaskToReadyList+0xbc>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d109      	bne.n	80066f6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80066e2:	4a27      	ldr	r2, [pc, #156]	; (8006780 <prvAddNewTaskToReadyList+0xbc>)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80066e8:	4b24      	ldr	r3, [pc, #144]	; (800677c <prvAddNewTaskToReadyList+0xb8>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d110      	bne.n	8006712 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80066f0:	f000 facc 	bl	8006c8c <prvInitialiseTaskLists>
 80066f4:	e00d      	b.n	8006712 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80066f6:	4b23      	ldr	r3, [pc, #140]	; (8006784 <prvAddNewTaskToReadyList+0xc0>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d109      	bne.n	8006712 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80066fe:	4b20      	ldr	r3, [pc, #128]	; (8006780 <prvAddNewTaskToReadyList+0xbc>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006708:	429a      	cmp	r2, r3
 800670a:	d802      	bhi.n	8006712 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800670c:	4a1c      	ldr	r2, [pc, #112]	; (8006780 <prvAddNewTaskToReadyList+0xbc>)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006712:	4b1d      	ldr	r3, [pc, #116]	; (8006788 <prvAddNewTaskToReadyList+0xc4>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	3301      	adds	r3, #1
 8006718:	4a1b      	ldr	r2, [pc, #108]	; (8006788 <prvAddNewTaskToReadyList+0xc4>)
 800671a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006720:	2201      	movs	r2, #1
 8006722:	409a      	lsls	r2, r3
 8006724:	4b19      	ldr	r3, [pc, #100]	; (800678c <prvAddNewTaskToReadyList+0xc8>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4313      	orrs	r3, r2
 800672a:	4a18      	ldr	r2, [pc, #96]	; (800678c <prvAddNewTaskToReadyList+0xc8>)
 800672c:	6013      	str	r3, [r2, #0]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006732:	4613      	mov	r3, r2
 8006734:	009b      	lsls	r3, r3, #2
 8006736:	4413      	add	r3, r2
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	4a15      	ldr	r2, [pc, #84]	; (8006790 <prvAddNewTaskToReadyList+0xcc>)
 800673c:	441a      	add	r2, r3
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	3304      	adds	r3, #4
 8006742:	4619      	mov	r1, r3
 8006744:	4610      	mov	r0, r2
 8006746:	f7ff fdf5 	bl	8006334 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800674a:	f000 fd43 	bl	80071d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800674e:	4b0d      	ldr	r3, [pc, #52]	; (8006784 <prvAddNewTaskToReadyList+0xc0>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d00e      	beq.n	8006774 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006756:	4b0a      	ldr	r3, [pc, #40]	; (8006780 <prvAddNewTaskToReadyList+0xbc>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006760:	429a      	cmp	r2, r3
 8006762:	d207      	bcs.n	8006774 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006764:	4b0b      	ldr	r3, [pc, #44]	; (8006794 <prvAddNewTaskToReadyList+0xd0>)
 8006766:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800676a:	601a      	str	r2, [r3, #0]
 800676c:	f3bf 8f4f 	dsb	sy
 8006770:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006774:	bf00      	nop
 8006776:	3708      	adds	r7, #8
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}
 800677c:	20000774 	.word	0x20000774
 8006780:	20000674 	.word	0x20000674
 8006784:	20000780 	.word	0x20000780
 8006788:	20000790 	.word	0x20000790
 800678c:	2000077c 	.word	0x2000077c
 8006790:	20000678 	.word	0x20000678
 8006794:	e000ed04 	.word	0xe000ed04

08006798 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006798:	b580      	push	{r7, lr}
 800679a:	b084      	sub	sp, #16
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80067a0:	2300      	movs	r3, #0
 80067a2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d017      	beq.n	80067da <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80067aa:	4b13      	ldr	r3, [pc, #76]	; (80067f8 <vTaskDelay+0x60>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d00a      	beq.n	80067c8 <vTaskDelay+0x30>
	__asm volatile
 80067b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067b6:	f383 8811 	msr	BASEPRI, r3
 80067ba:	f3bf 8f6f 	isb	sy
 80067be:	f3bf 8f4f 	dsb	sy
 80067c2:	60bb      	str	r3, [r7, #8]
}
 80067c4:	bf00      	nop
 80067c6:	e7fe      	b.n	80067c6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80067c8:	f000 f884 	bl	80068d4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80067cc:	2100      	movs	r1, #0
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f000 fb3c 	bl	8006e4c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80067d4:	f000 f88c 	bl	80068f0 <xTaskResumeAll>
 80067d8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d107      	bne.n	80067f0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80067e0:	4b06      	ldr	r3, [pc, #24]	; (80067fc <vTaskDelay+0x64>)
 80067e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067e6:	601a      	str	r2, [r3, #0]
 80067e8:	f3bf 8f4f 	dsb	sy
 80067ec:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80067f0:	bf00      	nop
 80067f2:	3710      	adds	r7, #16
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}
 80067f8:	2000079c 	.word	0x2000079c
 80067fc:	e000ed04 	.word	0xe000ed04

08006800 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b08a      	sub	sp, #40	; 0x28
 8006804:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006806:	2300      	movs	r3, #0
 8006808:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800680a:	2300      	movs	r3, #0
 800680c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800680e:	463a      	mov	r2, r7
 8006810:	1d39      	adds	r1, r7, #4
 8006812:	f107 0308 	add.w	r3, r7, #8
 8006816:	4618      	mov	r0, r3
 8006818:	f7fa fca2 	bl	8001160 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800681c:	6839      	ldr	r1, [r7, #0]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	68ba      	ldr	r2, [r7, #8]
 8006822:	9202      	str	r2, [sp, #8]
 8006824:	9301      	str	r3, [sp, #4]
 8006826:	2300      	movs	r3, #0
 8006828:	9300      	str	r3, [sp, #0]
 800682a:	2300      	movs	r3, #0
 800682c:	460a      	mov	r2, r1
 800682e:	4921      	ldr	r1, [pc, #132]	; (80068b4 <vTaskStartScheduler+0xb4>)
 8006830:	4821      	ldr	r0, [pc, #132]	; (80068b8 <vTaskStartScheduler+0xb8>)
 8006832:	f7ff fe06 	bl	8006442 <xTaskCreateStatic>
 8006836:	4603      	mov	r3, r0
 8006838:	4a20      	ldr	r2, [pc, #128]	; (80068bc <vTaskStartScheduler+0xbc>)
 800683a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800683c:	4b1f      	ldr	r3, [pc, #124]	; (80068bc <vTaskStartScheduler+0xbc>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d002      	beq.n	800684a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006844:	2301      	movs	r3, #1
 8006846:	617b      	str	r3, [r7, #20]
 8006848:	e001      	b.n	800684e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800684a:	2300      	movs	r3, #0
 800684c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	2b01      	cmp	r3, #1
 8006852:	d11b      	bne.n	800688c <vTaskStartScheduler+0x8c>
	__asm volatile
 8006854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006858:	f383 8811 	msr	BASEPRI, r3
 800685c:	f3bf 8f6f 	isb	sy
 8006860:	f3bf 8f4f 	dsb	sy
 8006864:	613b      	str	r3, [r7, #16]
}
 8006866:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006868:	4b15      	ldr	r3, [pc, #84]	; (80068c0 <vTaskStartScheduler+0xc0>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	334c      	adds	r3, #76	; 0x4c
 800686e:	4a15      	ldr	r2, [pc, #84]	; (80068c4 <vTaskStartScheduler+0xc4>)
 8006870:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006872:	4b15      	ldr	r3, [pc, #84]	; (80068c8 <vTaskStartScheduler+0xc8>)
 8006874:	f04f 32ff 	mov.w	r2, #4294967295
 8006878:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800687a:	4b14      	ldr	r3, [pc, #80]	; (80068cc <vTaskStartScheduler+0xcc>)
 800687c:	2201      	movs	r2, #1
 800687e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006880:	4b13      	ldr	r3, [pc, #76]	; (80068d0 <vTaskStartScheduler+0xd0>)
 8006882:	2200      	movs	r2, #0
 8006884:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006886:	f000 fbd3 	bl	8007030 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800688a:	e00e      	b.n	80068aa <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006892:	d10a      	bne.n	80068aa <vTaskStartScheduler+0xaa>
	__asm volatile
 8006894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006898:	f383 8811 	msr	BASEPRI, r3
 800689c:	f3bf 8f6f 	isb	sy
 80068a0:	f3bf 8f4f 	dsb	sy
 80068a4:	60fb      	str	r3, [r7, #12]
}
 80068a6:	bf00      	nop
 80068a8:	e7fe      	b.n	80068a8 <vTaskStartScheduler+0xa8>
}
 80068aa:	bf00      	nop
 80068ac:	3718      	adds	r7, #24
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	0800bc10 	.word	0x0800bc10
 80068b8:	08006c5d 	.word	0x08006c5d
 80068bc:	20000798 	.word	0x20000798
 80068c0:	20000674 	.word	0x20000674
 80068c4:	200001e0 	.word	0x200001e0
 80068c8:	20000794 	.word	0x20000794
 80068cc:	20000780 	.word	0x20000780
 80068d0:	20000778 	.word	0x20000778

080068d4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80068d4:	b480      	push	{r7}
 80068d6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80068d8:	4b04      	ldr	r3, [pc, #16]	; (80068ec <vTaskSuspendAll+0x18>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	3301      	adds	r3, #1
 80068de:	4a03      	ldr	r2, [pc, #12]	; (80068ec <vTaskSuspendAll+0x18>)
 80068e0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80068e2:	bf00      	nop
 80068e4:	46bd      	mov	sp, r7
 80068e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ea:	4770      	bx	lr
 80068ec:	2000079c 	.word	0x2000079c

080068f0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b084      	sub	sp, #16
 80068f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80068f6:	2300      	movs	r3, #0
 80068f8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80068fa:	2300      	movs	r3, #0
 80068fc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80068fe:	4b41      	ldr	r3, [pc, #260]	; (8006a04 <xTaskResumeAll+0x114>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d10a      	bne.n	800691c <xTaskResumeAll+0x2c>
	__asm volatile
 8006906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800690a:	f383 8811 	msr	BASEPRI, r3
 800690e:	f3bf 8f6f 	isb	sy
 8006912:	f3bf 8f4f 	dsb	sy
 8006916:	603b      	str	r3, [r7, #0]
}
 8006918:	bf00      	nop
 800691a:	e7fe      	b.n	800691a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800691c:	f000 fc2a 	bl	8007174 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006920:	4b38      	ldr	r3, [pc, #224]	; (8006a04 <xTaskResumeAll+0x114>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	3b01      	subs	r3, #1
 8006926:	4a37      	ldr	r2, [pc, #220]	; (8006a04 <xTaskResumeAll+0x114>)
 8006928:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800692a:	4b36      	ldr	r3, [pc, #216]	; (8006a04 <xTaskResumeAll+0x114>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d161      	bne.n	80069f6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006932:	4b35      	ldr	r3, [pc, #212]	; (8006a08 <xTaskResumeAll+0x118>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d05d      	beq.n	80069f6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800693a:	e02e      	b.n	800699a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800693c:	4b33      	ldr	r3, [pc, #204]	; (8006a0c <xTaskResumeAll+0x11c>)
 800693e:	68db      	ldr	r3, [r3, #12]
 8006940:	68db      	ldr	r3, [r3, #12]
 8006942:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	3318      	adds	r3, #24
 8006948:	4618      	mov	r0, r3
 800694a:	f7ff fd50 	bl	80063ee <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	3304      	adds	r3, #4
 8006952:	4618      	mov	r0, r3
 8006954:	f7ff fd4b 	bl	80063ee <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800695c:	2201      	movs	r2, #1
 800695e:	409a      	lsls	r2, r3
 8006960:	4b2b      	ldr	r3, [pc, #172]	; (8006a10 <xTaskResumeAll+0x120>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4313      	orrs	r3, r2
 8006966:	4a2a      	ldr	r2, [pc, #168]	; (8006a10 <xTaskResumeAll+0x120>)
 8006968:	6013      	str	r3, [r2, #0]
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800696e:	4613      	mov	r3, r2
 8006970:	009b      	lsls	r3, r3, #2
 8006972:	4413      	add	r3, r2
 8006974:	009b      	lsls	r3, r3, #2
 8006976:	4a27      	ldr	r2, [pc, #156]	; (8006a14 <xTaskResumeAll+0x124>)
 8006978:	441a      	add	r2, r3
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	3304      	adds	r3, #4
 800697e:	4619      	mov	r1, r3
 8006980:	4610      	mov	r0, r2
 8006982:	f7ff fcd7 	bl	8006334 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800698a:	4b23      	ldr	r3, [pc, #140]	; (8006a18 <xTaskResumeAll+0x128>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006990:	429a      	cmp	r2, r3
 8006992:	d302      	bcc.n	800699a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006994:	4b21      	ldr	r3, [pc, #132]	; (8006a1c <xTaskResumeAll+0x12c>)
 8006996:	2201      	movs	r2, #1
 8006998:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800699a:	4b1c      	ldr	r3, [pc, #112]	; (8006a0c <xTaskResumeAll+0x11c>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d1cc      	bne.n	800693c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d001      	beq.n	80069ac <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80069a8:	f000 fa12 	bl	8006dd0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80069ac:	4b1c      	ldr	r3, [pc, #112]	; (8006a20 <xTaskResumeAll+0x130>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d010      	beq.n	80069da <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80069b8:	f000 f836 	bl	8006a28 <xTaskIncrementTick>
 80069bc:	4603      	mov	r3, r0
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d002      	beq.n	80069c8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80069c2:	4b16      	ldr	r3, [pc, #88]	; (8006a1c <xTaskResumeAll+0x12c>)
 80069c4:	2201      	movs	r2, #1
 80069c6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	3b01      	subs	r3, #1
 80069cc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d1f1      	bne.n	80069b8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80069d4:	4b12      	ldr	r3, [pc, #72]	; (8006a20 <xTaskResumeAll+0x130>)
 80069d6:	2200      	movs	r2, #0
 80069d8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80069da:	4b10      	ldr	r3, [pc, #64]	; (8006a1c <xTaskResumeAll+0x12c>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d009      	beq.n	80069f6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80069e2:	2301      	movs	r3, #1
 80069e4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80069e6:	4b0f      	ldr	r3, [pc, #60]	; (8006a24 <xTaskResumeAll+0x134>)
 80069e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069ec:	601a      	str	r2, [r3, #0]
 80069ee:	f3bf 8f4f 	dsb	sy
 80069f2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80069f6:	f000 fbed 	bl	80071d4 <vPortExitCritical>

	return xAlreadyYielded;
 80069fa:	68bb      	ldr	r3, [r7, #8]
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3710      	adds	r7, #16
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}
 8006a04:	2000079c 	.word	0x2000079c
 8006a08:	20000774 	.word	0x20000774
 8006a0c:	20000734 	.word	0x20000734
 8006a10:	2000077c 	.word	0x2000077c
 8006a14:	20000678 	.word	0x20000678
 8006a18:	20000674 	.word	0x20000674
 8006a1c:	20000788 	.word	0x20000788
 8006a20:	20000784 	.word	0x20000784
 8006a24:	e000ed04 	.word	0xe000ed04

08006a28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b086      	sub	sp, #24
 8006a2c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a32:	4b4e      	ldr	r3, [pc, #312]	; (8006b6c <xTaskIncrementTick+0x144>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	f040 808e 	bne.w	8006b58 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006a3c:	4b4c      	ldr	r3, [pc, #304]	; (8006b70 <xTaskIncrementTick+0x148>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	3301      	adds	r3, #1
 8006a42:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006a44:	4a4a      	ldr	r2, [pc, #296]	; (8006b70 <xTaskIncrementTick+0x148>)
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d120      	bne.n	8006a92 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006a50:	4b48      	ldr	r3, [pc, #288]	; (8006b74 <xTaskIncrementTick+0x14c>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d00a      	beq.n	8006a70 <xTaskIncrementTick+0x48>
	__asm volatile
 8006a5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a5e:	f383 8811 	msr	BASEPRI, r3
 8006a62:	f3bf 8f6f 	isb	sy
 8006a66:	f3bf 8f4f 	dsb	sy
 8006a6a:	603b      	str	r3, [r7, #0]
}
 8006a6c:	bf00      	nop
 8006a6e:	e7fe      	b.n	8006a6e <xTaskIncrementTick+0x46>
 8006a70:	4b40      	ldr	r3, [pc, #256]	; (8006b74 <xTaskIncrementTick+0x14c>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	60fb      	str	r3, [r7, #12]
 8006a76:	4b40      	ldr	r3, [pc, #256]	; (8006b78 <xTaskIncrementTick+0x150>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a3e      	ldr	r2, [pc, #248]	; (8006b74 <xTaskIncrementTick+0x14c>)
 8006a7c:	6013      	str	r3, [r2, #0]
 8006a7e:	4a3e      	ldr	r2, [pc, #248]	; (8006b78 <xTaskIncrementTick+0x150>)
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	6013      	str	r3, [r2, #0]
 8006a84:	4b3d      	ldr	r3, [pc, #244]	; (8006b7c <xTaskIncrementTick+0x154>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	3301      	adds	r3, #1
 8006a8a:	4a3c      	ldr	r2, [pc, #240]	; (8006b7c <xTaskIncrementTick+0x154>)
 8006a8c:	6013      	str	r3, [r2, #0]
 8006a8e:	f000 f99f 	bl	8006dd0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006a92:	4b3b      	ldr	r3, [pc, #236]	; (8006b80 <xTaskIncrementTick+0x158>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	693a      	ldr	r2, [r7, #16]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d348      	bcc.n	8006b2e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a9c:	4b35      	ldr	r3, [pc, #212]	; (8006b74 <xTaskIncrementTick+0x14c>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d104      	bne.n	8006ab0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006aa6:	4b36      	ldr	r3, [pc, #216]	; (8006b80 <xTaskIncrementTick+0x158>)
 8006aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8006aac:	601a      	str	r2, [r3, #0]
					break;
 8006aae:	e03e      	b.n	8006b2e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ab0:	4b30      	ldr	r3, [pc, #192]	; (8006b74 <xTaskIncrementTick+0x14c>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	68db      	ldr	r3, [r3, #12]
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006ac0:	693a      	ldr	r2, [r7, #16]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	d203      	bcs.n	8006ad0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006ac8:	4a2d      	ldr	r2, [pc, #180]	; (8006b80 <xTaskIncrementTick+0x158>)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006ace:	e02e      	b.n	8006b2e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	3304      	adds	r3, #4
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	f7ff fc8a 	bl	80063ee <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d004      	beq.n	8006aec <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	3318      	adds	r3, #24
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f7ff fc81 	bl	80063ee <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006af0:	2201      	movs	r2, #1
 8006af2:	409a      	lsls	r2, r3
 8006af4:	4b23      	ldr	r3, [pc, #140]	; (8006b84 <xTaskIncrementTick+0x15c>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4313      	orrs	r3, r2
 8006afa:	4a22      	ldr	r2, [pc, #136]	; (8006b84 <xTaskIncrementTick+0x15c>)
 8006afc:	6013      	str	r3, [r2, #0]
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b02:	4613      	mov	r3, r2
 8006b04:	009b      	lsls	r3, r3, #2
 8006b06:	4413      	add	r3, r2
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	4a1f      	ldr	r2, [pc, #124]	; (8006b88 <xTaskIncrementTick+0x160>)
 8006b0c:	441a      	add	r2, r3
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	3304      	adds	r3, #4
 8006b12:	4619      	mov	r1, r3
 8006b14:	4610      	mov	r0, r2
 8006b16:	f7ff fc0d 	bl	8006334 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b1e:	4b1b      	ldr	r3, [pc, #108]	; (8006b8c <xTaskIncrementTick+0x164>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b24:	429a      	cmp	r2, r3
 8006b26:	d3b9      	bcc.n	8006a9c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006b28:	2301      	movs	r3, #1
 8006b2a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b2c:	e7b6      	b.n	8006a9c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006b2e:	4b17      	ldr	r3, [pc, #92]	; (8006b8c <xTaskIncrementTick+0x164>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b34:	4914      	ldr	r1, [pc, #80]	; (8006b88 <xTaskIncrementTick+0x160>)
 8006b36:	4613      	mov	r3, r2
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	4413      	add	r3, r2
 8006b3c:	009b      	lsls	r3, r3, #2
 8006b3e:	440b      	add	r3, r1
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	d901      	bls.n	8006b4a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8006b46:	2301      	movs	r3, #1
 8006b48:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006b4a:	4b11      	ldr	r3, [pc, #68]	; (8006b90 <xTaskIncrementTick+0x168>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d007      	beq.n	8006b62 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8006b52:	2301      	movs	r3, #1
 8006b54:	617b      	str	r3, [r7, #20]
 8006b56:	e004      	b.n	8006b62 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006b58:	4b0e      	ldr	r3, [pc, #56]	; (8006b94 <xTaskIncrementTick+0x16c>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	3301      	adds	r3, #1
 8006b5e:	4a0d      	ldr	r2, [pc, #52]	; (8006b94 <xTaskIncrementTick+0x16c>)
 8006b60:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006b62:	697b      	ldr	r3, [r7, #20]
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3718      	adds	r7, #24
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd80      	pop	{r7, pc}
 8006b6c:	2000079c 	.word	0x2000079c
 8006b70:	20000778 	.word	0x20000778
 8006b74:	2000072c 	.word	0x2000072c
 8006b78:	20000730 	.word	0x20000730
 8006b7c:	2000078c 	.word	0x2000078c
 8006b80:	20000794 	.word	0x20000794
 8006b84:	2000077c 	.word	0x2000077c
 8006b88:	20000678 	.word	0x20000678
 8006b8c:	20000674 	.word	0x20000674
 8006b90:	20000788 	.word	0x20000788
 8006b94:	20000784 	.word	0x20000784

08006b98 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b087      	sub	sp, #28
 8006b9c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006b9e:	4b29      	ldr	r3, [pc, #164]	; (8006c44 <vTaskSwitchContext+0xac>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d003      	beq.n	8006bae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006ba6:	4b28      	ldr	r3, [pc, #160]	; (8006c48 <vTaskSwitchContext+0xb0>)
 8006ba8:	2201      	movs	r2, #1
 8006baa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006bac:	e044      	b.n	8006c38 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8006bae:	4b26      	ldr	r3, [pc, #152]	; (8006c48 <vTaskSwitchContext+0xb0>)
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bb4:	4b25      	ldr	r3, [pc, #148]	; (8006c4c <vTaskSwitchContext+0xb4>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	fab3 f383 	clz	r3, r3
 8006bc0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006bc2:	7afb      	ldrb	r3, [r7, #11]
 8006bc4:	f1c3 031f 	rsb	r3, r3, #31
 8006bc8:	617b      	str	r3, [r7, #20]
 8006bca:	4921      	ldr	r1, [pc, #132]	; (8006c50 <vTaskSwitchContext+0xb8>)
 8006bcc:	697a      	ldr	r2, [r7, #20]
 8006bce:	4613      	mov	r3, r2
 8006bd0:	009b      	lsls	r3, r3, #2
 8006bd2:	4413      	add	r3, r2
 8006bd4:	009b      	lsls	r3, r3, #2
 8006bd6:	440b      	add	r3, r1
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d10a      	bne.n	8006bf4 <vTaskSwitchContext+0x5c>
	__asm volatile
 8006bde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006be2:	f383 8811 	msr	BASEPRI, r3
 8006be6:	f3bf 8f6f 	isb	sy
 8006bea:	f3bf 8f4f 	dsb	sy
 8006bee:	607b      	str	r3, [r7, #4]
}
 8006bf0:	bf00      	nop
 8006bf2:	e7fe      	b.n	8006bf2 <vTaskSwitchContext+0x5a>
 8006bf4:	697a      	ldr	r2, [r7, #20]
 8006bf6:	4613      	mov	r3, r2
 8006bf8:	009b      	lsls	r3, r3, #2
 8006bfa:	4413      	add	r3, r2
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	4a14      	ldr	r2, [pc, #80]	; (8006c50 <vTaskSwitchContext+0xb8>)
 8006c00:	4413      	add	r3, r2
 8006c02:	613b      	str	r3, [r7, #16]
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	685a      	ldr	r2, [r3, #4]
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	605a      	str	r2, [r3, #4]
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	685a      	ldr	r2, [r3, #4]
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	3308      	adds	r3, #8
 8006c16:	429a      	cmp	r2, r3
 8006c18:	d104      	bne.n	8006c24 <vTaskSwitchContext+0x8c>
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	685a      	ldr	r2, [r3, #4]
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	605a      	str	r2, [r3, #4]
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	68db      	ldr	r3, [r3, #12]
 8006c2a:	4a0a      	ldr	r2, [pc, #40]	; (8006c54 <vTaskSwitchContext+0xbc>)
 8006c2c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006c2e:	4b09      	ldr	r3, [pc, #36]	; (8006c54 <vTaskSwitchContext+0xbc>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	334c      	adds	r3, #76	; 0x4c
 8006c34:	4a08      	ldr	r2, [pc, #32]	; (8006c58 <vTaskSwitchContext+0xc0>)
 8006c36:	6013      	str	r3, [r2, #0]
}
 8006c38:	bf00      	nop
 8006c3a:	371c      	adds	r7, #28
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr
 8006c44:	2000079c 	.word	0x2000079c
 8006c48:	20000788 	.word	0x20000788
 8006c4c:	2000077c 	.word	0x2000077c
 8006c50:	20000678 	.word	0x20000678
 8006c54:	20000674 	.word	0x20000674
 8006c58:	200001e0 	.word	0x200001e0

08006c5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b082      	sub	sp, #8
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006c64:	f000 f852 	bl	8006d0c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006c68:	4b06      	ldr	r3, [pc, #24]	; (8006c84 <prvIdleTask+0x28>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	d9f9      	bls.n	8006c64 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006c70:	4b05      	ldr	r3, [pc, #20]	; (8006c88 <prvIdleTask+0x2c>)
 8006c72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c76:	601a      	str	r2, [r3, #0]
 8006c78:	f3bf 8f4f 	dsb	sy
 8006c7c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006c80:	e7f0      	b.n	8006c64 <prvIdleTask+0x8>
 8006c82:	bf00      	nop
 8006c84:	20000678 	.word	0x20000678
 8006c88:	e000ed04 	.word	0xe000ed04

08006c8c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b082      	sub	sp, #8
 8006c90:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c92:	2300      	movs	r3, #0
 8006c94:	607b      	str	r3, [r7, #4]
 8006c96:	e00c      	b.n	8006cb2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	4613      	mov	r3, r2
 8006c9c:	009b      	lsls	r3, r3, #2
 8006c9e:	4413      	add	r3, r2
 8006ca0:	009b      	lsls	r3, r3, #2
 8006ca2:	4a12      	ldr	r2, [pc, #72]	; (8006cec <prvInitialiseTaskLists+0x60>)
 8006ca4:	4413      	add	r3, r2
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	f7ff fb17 	bl	80062da <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	3301      	adds	r3, #1
 8006cb0:	607b      	str	r3, [r7, #4]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2b06      	cmp	r3, #6
 8006cb6:	d9ef      	bls.n	8006c98 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006cb8:	480d      	ldr	r0, [pc, #52]	; (8006cf0 <prvInitialiseTaskLists+0x64>)
 8006cba:	f7ff fb0e 	bl	80062da <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006cbe:	480d      	ldr	r0, [pc, #52]	; (8006cf4 <prvInitialiseTaskLists+0x68>)
 8006cc0:	f7ff fb0b 	bl	80062da <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006cc4:	480c      	ldr	r0, [pc, #48]	; (8006cf8 <prvInitialiseTaskLists+0x6c>)
 8006cc6:	f7ff fb08 	bl	80062da <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006cca:	480c      	ldr	r0, [pc, #48]	; (8006cfc <prvInitialiseTaskLists+0x70>)
 8006ccc:	f7ff fb05 	bl	80062da <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006cd0:	480b      	ldr	r0, [pc, #44]	; (8006d00 <prvInitialiseTaskLists+0x74>)
 8006cd2:	f7ff fb02 	bl	80062da <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006cd6:	4b0b      	ldr	r3, [pc, #44]	; (8006d04 <prvInitialiseTaskLists+0x78>)
 8006cd8:	4a05      	ldr	r2, [pc, #20]	; (8006cf0 <prvInitialiseTaskLists+0x64>)
 8006cda:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006cdc:	4b0a      	ldr	r3, [pc, #40]	; (8006d08 <prvInitialiseTaskLists+0x7c>)
 8006cde:	4a05      	ldr	r2, [pc, #20]	; (8006cf4 <prvInitialiseTaskLists+0x68>)
 8006ce0:	601a      	str	r2, [r3, #0]
}
 8006ce2:	bf00      	nop
 8006ce4:	3708      	adds	r7, #8
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}
 8006cea:	bf00      	nop
 8006cec:	20000678 	.word	0x20000678
 8006cf0:	20000704 	.word	0x20000704
 8006cf4:	20000718 	.word	0x20000718
 8006cf8:	20000734 	.word	0x20000734
 8006cfc:	20000748 	.word	0x20000748
 8006d00:	20000760 	.word	0x20000760
 8006d04:	2000072c 	.word	0x2000072c
 8006d08:	20000730 	.word	0x20000730

08006d0c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b082      	sub	sp, #8
 8006d10:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d12:	e019      	b.n	8006d48 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006d14:	f000 fa2e 	bl	8007174 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d18:	4b10      	ldr	r3, [pc, #64]	; (8006d5c <prvCheckTasksWaitingTermination+0x50>)
 8006d1a:	68db      	ldr	r3, [r3, #12]
 8006d1c:	68db      	ldr	r3, [r3, #12]
 8006d1e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	3304      	adds	r3, #4
 8006d24:	4618      	mov	r0, r3
 8006d26:	f7ff fb62 	bl	80063ee <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006d2a:	4b0d      	ldr	r3, [pc, #52]	; (8006d60 <prvCheckTasksWaitingTermination+0x54>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	3b01      	subs	r3, #1
 8006d30:	4a0b      	ldr	r2, [pc, #44]	; (8006d60 <prvCheckTasksWaitingTermination+0x54>)
 8006d32:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006d34:	4b0b      	ldr	r3, [pc, #44]	; (8006d64 <prvCheckTasksWaitingTermination+0x58>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	3b01      	subs	r3, #1
 8006d3a:	4a0a      	ldr	r2, [pc, #40]	; (8006d64 <prvCheckTasksWaitingTermination+0x58>)
 8006d3c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006d3e:	f000 fa49 	bl	80071d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f000 f810 	bl	8006d68 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d48:	4b06      	ldr	r3, [pc, #24]	; (8006d64 <prvCheckTasksWaitingTermination+0x58>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d1e1      	bne.n	8006d14 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006d50:	bf00      	nop
 8006d52:	bf00      	nop
 8006d54:	3708      	adds	r7, #8
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}
 8006d5a:	bf00      	nop
 8006d5c:	20000748 	.word	0x20000748
 8006d60:	20000774 	.word	0x20000774
 8006d64:	2000075c 	.word	0x2000075c

08006d68 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b084      	sub	sp, #16
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	334c      	adds	r3, #76	; 0x4c
 8006d74:	4618      	mov	r0, r3
 8006d76:	f002 f91f 	bl	8008fb8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d108      	bne.n	8006d96 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f000 fba1 	bl	80074d0 <vPortFree>
				vPortFree( pxTCB );
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f000 fb9e 	bl	80074d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006d94:	e018      	b.n	8006dc8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d103      	bne.n	8006da8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f000 fb95 	bl	80074d0 <vPortFree>
	}
 8006da6:	e00f      	b.n	8006dc8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8006dae:	2b02      	cmp	r3, #2
 8006db0:	d00a      	beq.n	8006dc8 <prvDeleteTCB+0x60>
	__asm volatile
 8006db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006db6:	f383 8811 	msr	BASEPRI, r3
 8006dba:	f3bf 8f6f 	isb	sy
 8006dbe:	f3bf 8f4f 	dsb	sy
 8006dc2:	60fb      	str	r3, [r7, #12]
}
 8006dc4:	bf00      	nop
 8006dc6:	e7fe      	b.n	8006dc6 <prvDeleteTCB+0x5e>
	}
 8006dc8:	bf00      	nop
 8006dca:	3710      	adds	r7, #16
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}

08006dd0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b083      	sub	sp, #12
 8006dd4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006dd6:	4b0c      	ldr	r3, [pc, #48]	; (8006e08 <prvResetNextTaskUnblockTime+0x38>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d104      	bne.n	8006dea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006de0:	4b0a      	ldr	r3, [pc, #40]	; (8006e0c <prvResetNextTaskUnblockTime+0x3c>)
 8006de2:	f04f 32ff 	mov.w	r2, #4294967295
 8006de6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006de8:	e008      	b.n	8006dfc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dea:	4b07      	ldr	r3, [pc, #28]	; (8006e08 <prvResetNextTaskUnblockTime+0x38>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	68db      	ldr	r3, [r3, #12]
 8006df2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	4a04      	ldr	r2, [pc, #16]	; (8006e0c <prvResetNextTaskUnblockTime+0x3c>)
 8006dfa:	6013      	str	r3, [r2, #0]
}
 8006dfc:	bf00      	nop
 8006dfe:	370c      	adds	r7, #12
 8006e00:	46bd      	mov	sp, r7
 8006e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e06:	4770      	bx	lr
 8006e08:	2000072c 	.word	0x2000072c
 8006e0c:	20000794 	.word	0x20000794

08006e10 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006e10:	b480      	push	{r7}
 8006e12:	b083      	sub	sp, #12
 8006e14:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006e16:	4b0b      	ldr	r3, [pc, #44]	; (8006e44 <xTaskGetSchedulerState+0x34>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d102      	bne.n	8006e24 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006e1e:	2301      	movs	r3, #1
 8006e20:	607b      	str	r3, [r7, #4]
 8006e22:	e008      	b.n	8006e36 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e24:	4b08      	ldr	r3, [pc, #32]	; (8006e48 <xTaskGetSchedulerState+0x38>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d102      	bne.n	8006e32 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006e2c:	2302      	movs	r3, #2
 8006e2e:	607b      	str	r3, [r7, #4]
 8006e30:	e001      	b.n	8006e36 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006e32:	2300      	movs	r3, #0
 8006e34:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006e36:	687b      	ldr	r3, [r7, #4]
	}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	370c      	adds	r7, #12
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e42:	4770      	bx	lr
 8006e44:	20000780 	.word	0x20000780
 8006e48:	2000079c 	.word	0x2000079c

08006e4c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b084      	sub	sp, #16
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006e56:	4b29      	ldr	r3, [pc, #164]	; (8006efc <prvAddCurrentTaskToDelayedList+0xb0>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e5c:	4b28      	ldr	r3, [pc, #160]	; (8006f00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	3304      	adds	r3, #4
 8006e62:	4618      	mov	r0, r3
 8006e64:	f7ff fac3 	bl	80063ee <uxListRemove>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d10b      	bne.n	8006e86 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006e6e:	4b24      	ldr	r3, [pc, #144]	; (8006f00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e74:	2201      	movs	r2, #1
 8006e76:	fa02 f303 	lsl.w	r3, r2, r3
 8006e7a:	43da      	mvns	r2, r3
 8006e7c:	4b21      	ldr	r3, [pc, #132]	; (8006f04 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4013      	ands	r3, r2
 8006e82:	4a20      	ldr	r2, [pc, #128]	; (8006f04 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006e84:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e8c:	d10a      	bne.n	8006ea4 <prvAddCurrentTaskToDelayedList+0x58>
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d007      	beq.n	8006ea4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e94:	4b1a      	ldr	r3, [pc, #104]	; (8006f00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	3304      	adds	r3, #4
 8006e9a:	4619      	mov	r1, r3
 8006e9c:	481a      	ldr	r0, [pc, #104]	; (8006f08 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006e9e:	f7ff fa49 	bl	8006334 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006ea2:	e026      	b.n	8006ef2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006ea4:	68fa      	ldr	r2, [r7, #12]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	4413      	add	r3, r2
 8006eaa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006eac:	4b14      	ldr	r3, [pc, #80]	; (8006f00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	68ba      	ldr	r2, [r7, #8]
 8006eb2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006eb4:	68ba      	ldr	r2, [r7, #8]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d209      	bcs.n	8006ed0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ebc:	4b13      	ldr	r3, [pc, #76]	; (8006f0c <prvAddCurrentTaskToDelayedList+0xc0>)
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	4b0f      	ldr	r3, [pc, #60]	; (8006f00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	3304      	adds	r3, #4
 8006ec6:	4619      	mov	r1, r3
 8006ec8:	4610      	mov	r0, r2
 8006eca:	f7ff fa57 	bl	800637c <vListInsert>
}
 8006ece:	e010      	b.n	8006ef2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ed0:	4b0f      	ldr	r3, [pc, #60]	; (8006f10 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006ed2:	681a      	ldr	r2, [r3, #0]
 8006ed4:	4b0a      	ldr	r3, [pc, #40]	; (8006f00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	3304      	adds	r3, #4
 8006eda:	4619      	mov	r1, r3
 8006edc:	4610      	mov	r0, r2
 8006ede:	f7ff fa4d 	bl	800637c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006ee2:	4b0c      	ldr	r3, [pc, #48]	; (8006f14 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	68ba      	ldr	r2, [r7, #8]
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d202      	bcs.n	8006ef2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006eec:	4a09      	ldr	r2, [pc, #36]	; (8006f14 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	6013      	str	r3, [r2, #0]
}
 8006ef2:	bf00      	nop
 8006ef4:	3710      	adds	r7, #16
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}
 8006efa:	bf00      	nop
 8006efc:	20000778 	.word	0x20000778
 8006f00:	20000674 	.word	0x20000674
 8006f04:	2000077c 	.word	0x2000077c
 8006f08:	20000760 	.word	0x20000760
 8006f0c:	20000730 	.word	0x20000730
 8006f10:	2000072c 	.word	0x2000072c
 8006f14:	20000794 	.word	0x20000794

08006f18 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b085      	sub	sp, #20
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	60f8      	str	r0, [r7, #12]
 8006f20:	60b9      	str	r1, [r7, #8]
 8006f22:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	3b04      	subs	r3, #4
 8006f28:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006f30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	3b04      	subs	r3, #4
 8006f36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	f023 0201 	bic.w	r2, r3, #1
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	3b04      	subs	r3, #4
 8006f46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006f48:	4a0c      	ldr	r2, [pc, #48]	; (8006f7c <pxPortInitialiseStack+0x64>)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	3b14      	subs	r3, #20
 8006f52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006f54:	687a      	ldr	r2, [r7, #4]
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	3b04      	subs	r3, #4
 8006f5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f06f 0202 	mvn.w	r2, #2
 8006f66:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	3b20      	subs	r3, #32
 8006f6c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3714      	adds	r7, #20
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr
 8006f7c:	08006f81 	.word	0x08006f81

08006f80 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006f80:	b480      	push	{r7}
 8006f82:	b085      	sub	sp, #20
 8006f84:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006f86:	2300      	movs	r3, #0
 8006f88:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006f8a:	4b12      	ldr	r3, [pc, #72]	; (8006fd4 <prvTaskExitError+0x54>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f92:	d00a      	beq.n	8006faa <prvTaskExitError+0x2a>
	__asm volatile
 8006f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f98:	f383 8811 	msr	BASEPRI, r3
 8006f9c:	f3bf 8f6f 	isb	sy
 8006fa0:	f3bf 8f4f 	dsb	sy
 8006fa4:	60fb      	str	r3, [r7, #12]
}
 8006fa6:	bf00      	nop
 8006fa8:	e7fe      	b.n	8006fa8 <prvTaskExitError+0x28>
	__asm volatile
 8006faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fae:	f383 8811 	msr	BASEPRI, r3
 8006fb2:	f3bf 8f6f 	isb	sy
 8006fb6:	f3bf 8f4f 	dsb	sy
 8006fba:	60bb      	str	r3, [r7, #8]
}
 8006fbc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006fbe:	bf00      	nop
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d0fc      	beq.n	8006fc0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006fc6:	bf00      	nop
 8006fc8:	bf00      	nop
 8006fca:	3714      	adds	r7, #20
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr
 8006fd4:	20000018 	.word	0x20000018
	...

08006fe0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006fe0:	4b07      	ldr	r3, [pc, #28]	; (8007000 <pxCurrentTCBConst2>)
 8006fe2:	6819      	ldr	r1, [r3, #0]
 8006fe4:	6808      	ldr	r0, [r1, #0]
 8006fe6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fea:	f380 8809 	msr	PSP, r0
 8006fee:	f3bf 8f6f 	isb	sy
 8006ff2:	f04f 0000 	mov.w	r0, #0
 8006ff6:	f380 8811 	msr	BASEPRI, r0
 8006ffa:	4770      	bx	lr
 8006ffc:	f3af 8000 	nop.w

08007000 <pxCurrentTCBConst2>:
 8007000:	20000674 	.word	0x20000674
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007004:	bf00      	nop
 8007006:	bf00      	nop

08007008 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007008:	4808      	ldr	r0, [pc, #32]	; (800702c <prvPortStartFirstTask+0x24>)
 800700a:	6800      	ldr	r0, [r0, #0]
 800700c:	6800      	ldr	r0, [r0, #0]
 800700e:	f380 8808 	msr	MSP, r0
 8007012:	f04f 0000 	mov.w	r0, #0
 8007016:	f380 8814 	msr	CONTROL, r0
 800701a:	b662      	cpsie	i
 800701c:	b661      	cpsie	f
 800701e:	f3bf 8f4f 	dsb	sy
 8007022:	f3bf 8f6f 	isb	sy
 8007026:	df00      	svc	0
 8007028:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800702a:	bf00      	nop
 800702c:	e000ed08 	.word	0xe000ed08

08007030 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b086      	sub	sp, #24
 8007034:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007036:	4b46      	ldr	r3, [pc, #280]	; (8007150 <xPortStartScheduler+0x120>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a46      	ldr	r2, [pc, #280]	; (8007154 <xPortStartScheduler+0x124>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d10a      	bne.n	8007056 <xPortStartScheduler+0x26>
	__asm volatile
 8007040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007044:	f383 8811 	msr	BASEPRI, r3
 8007048:	f3bf 8f6f 	isb	sy
 800704c:	f3bf 8f4f 	dsb	sy
 8007050:	613b      	str	r3, [r7, #16]
}
 8007052:	bf00      	nop
 8007054:	e7fe      	b.n	8007054 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007056:	4b3e      	ldr	r3, [pc, #248]	; (8007150 <xPortStartScheduler+0x120>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4a3f      	ldr	r2, [pc, #252]	; (8007158 <xPortStartScheduler+0x128>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d10a      	bne.n	8007076 <xPortStartScheduler+0x46>
	__asm volatile
 8007060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007064:	f383 8811 	msr	BASEPRI, r3
 8007068:	f3bf 8f6f 	isb	sy
 800706c:	f3bf 8f4f 	dsb	sy
 8007070:	60fb      	str	r3, [r7, #12]
}
 8007072:	bf00      	nop
 8007074:	e7fe      	b.n	8007074 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007076:	4b39      	ldr	r3, [pc, #228]	; (800715c <xPortStartScheduler+0x12c>)
 8007078:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	781b      	ldrb	r3, [r3, #0]
 800707e:	b2db      	uxtb	r3, r3
 8007080:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	22ff      	movs	r2, #255	; 0xff
 8007086:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	781b      	ldrb	r3, [r3, #0]
 800708c:	b2db      	uxtb	r3, r3
 800708e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007090:	78fb      	ldrb	r3, [r7, #3]
 8007092:	b2db      	uxtb	r3, r3
 8007094:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007098:	b2da      	uxtb	r2, r3
 800709a:	4b31      	ldr	r3, [pc, #196]	; (8007160 <xPortStartScheduler+0x130>)
 800709c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800709e:	4b31      	ldr	r3, [pc, #196]	; (8007164 <xPortStartScheduler+0x134>)
 80070a0:	2207      	movs	r2, #7
 80070a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80070a4:	e009      	b.n	80070ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80070a6:	4b2f      	ldr	r3, [pc, #188]	; (8007164 <xPortStartScheduler+0x134>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	3b01      	subs	r3, #1
 80070ac:	4a2d      	ldr	r2, [pc, #180]	; (8007164 <xPortStartScheduler+0x134>)
 80070ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80070b0:	78fb      	ldrb	r3, [r7, #3]
 80070b2:	b2db      	uxtb	r3, r3
 80070b4:	005b      	lsls	r3, r3, #1
 80070b6:	b2db      	uxtb	r3, r3
 80070b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80070ba:	78fb      	ldrb	r3, [r7, #3]
 80070bc:	b2db      	uxtb	r3, r3
 80070be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070c2:	2b80      	cmp	r3, #128	; 0x80
 80070c4:	d0ef      	beq.n	80070a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80070c6:	4b27      	ldr	r3, [pc, #156]	; (8007164 <xPortStartScheduler+0x134>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f1c3 0307 	rsb	r3, r3, #7
 80070ce:	2b04      	cmp	r3, #4
 80070d0:	d00a      	beq.n	80070e8 <xPortStartScheduler+0xb8>
	__asm volatile
 80070d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070d6:	f383 8811 	msr	BASEPRI, r3
 80070da:	f3bf 8f6f 	isb	sy
 80070de:	f3bf 8f4f 	dsb	sy
 80070e2:	60bb      	str	r3, [r7, #8]
}
 80070e4:	bf00      	nop
 80070e6:	e7fe      	b.n	80070e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80070e8:	4b1e      	ldr	r3, [pc, #120]	; (8007164 <xPortStartScheduler+0x134>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	021b      	lsls	r3, r3, #8
 80070ee:	4a1d      	ldr	r2, [pc, #116]	; (8007164 <xPortStartScheduler+0x134>)
 80070f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80070f2:	4b1c      	ldr	r3, [pc, #112]	; (8007164 <xPortStartScheduler+0x134>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80070fa:	4a1a      	ldr	r2, [pc, #104]	; (8007164 <xPortStartScheduler+0x134>)
 80070fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	b2da      	uxtb	r2, r3
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007106:	4b18      	ldr	r3, [pc, #96]	; (8007168 <xPortStartScheduler+0x138>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4a17      	ldr	r2, [pc, #92]	; (8007168 <xPortStartScheduler+0x138>)
 800710c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007110:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007112:	4b15      	ldr	r3, [pc, #84]	; (8007168 <xPortStartScheduler+0x138>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a14      	ldr	r2, [pc, #80]	; (8007168 <xPortStartScheduler+0x138>)
 8007118:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800711c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800711e:	f000 f8dd 	bl	80072dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007122:	4b12      	ldr	r3, [pc, #72]	; (800716c <xPortStartScheduler+0x13c>)
 8007124:	2200      	movs	r2, #0
 8007126:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007128:	f000 f8fc 	bl	8007324 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800712c:	4b10      	ldr	r3, [pc, #64]	; (8007170 <xPortStartScheduler+0x140>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a0f      	ldr	r2, [pc, #60]	; (8007170 <xPortStartScheduler+0x140>)
 8007132:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007136:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007138:	f7ff ff66 	bl	8007008 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800713c:	f7ff fd2c 	bl	8006b98 <vTaskSwitchContext>
	prvTaskExitError();
 8007140:	f7ff ff1e 	bl	8006f80 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007144:	2300      	movs	r3, #0
}
 8007146:	4618      	mov	r0, r3
 8007148:	3718      	adds	r7, #24
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}
 800714e:	bf00      	nop
 8007150:	e000ed00 	.word	0xe000ed00
 8007154:	410fc271 	.word	0x410fc271
 8007158:	410fc270 	.word	0x410fc270
 800715c:	e000e400 	.word	0xe000e400
 8007160:	200007a0 	.word	0x200007a0
 8007164:	200007a4 	.word	0x200007a4
 8007168:	e000ed20 	.word	0xe000ed20
 800716c:	20000018 	.word	0x20000018
 8007170:	e000ef34 	.word	0xe000ef34

08007174 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007174:	b480      	push	{r7}
 8007176:	b083      	sub	sp, #12
 8007178:	af00      	add	r7, sp, #0
	__asm volatile
 800717a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800717e:	f383 8811 	msr	BASEPRI, r3
 8007182:	f3bf 8f6f 	isb	sy
 8007186:	f3bf 8f4f 	dsb	sy
 800718a:	607b      	str	r3, [r7, #4]
}
 800718c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800718e:	4b0f      	ldr	r3, [pc, #60]	; (80071cc <vPortEnterCritical+0x58>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	3301      	adds	r3, #1
 8007194:	4a0d      	ldr	r2, [pc, #52]	; (80071cc <vPortEnterCritical+0x58>)
 8007196:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007198:	4b0c      	ldr	r3, [pc, #48]	; (80071cc <vPortEnterCritical+0x58>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	2b01      	cmp	r3, #1
 800719e:	d10f      	bne.n	80071c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80071a0:	4b0b      	ldr	r3, [pc, #44]	; (80071d0 <vPortEnterCritical+0x5c>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	b2db      	uxtb	r3, r3
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d00a      	beq.n	80071c0 <vPortEnterCritical+0x4c>
	__asm volatile
 80071aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ae:	f383 8811 	msr	BASEPRI, r3
 80071b2:	f3bf 8f6f 	isb	sy
 80071b6:	f3bf 8f4f 	dsb	sy
 80071ba:	603b      	str	r3, [r7, #0]
}
 80071bc:	bf00      	nop
 80071be:	e7fe      	b.n	80071be <vPortEnterCritical+0x4a>
	}
}
 80071c0:	bf00      	nop
 80071c2:	370c      	adds	r7, #12
 80071c4:	46bd      	mov	sp, r7
 80071c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ca:	4770      	bx	lr
 80071cc:	20000018 	.word	0x20000018
 80071d0:	e000ed04 	.word	0xe000ed04

080071d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80071d4:	b480      	push	{r7}
 80071d6:	b083      	sub	sp, #12
 80071d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80071da:	4b12      	ldr	r3, [pc, #72]	; (8007224 <vPortExitCritical+0x50>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d10a      	bne.n	80071f8 <vPortExitCritical+0x24>
	__asm volatile
 80071e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071e6:	f383 8811 	msr	BASEPRI, r3
 80071ea:	f3bf 8f6f 	isb	sy
 80071ee:	f3bf 8f4f 	dsb	sy
 80071f2:	607b      	str	r3, [r7, #4]
}
 80071f4:	bf00      	nop
 80071f6:	e7fe      	b.n	80071f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80071f8:	4b0a      	ldr	r3, [pc, #40]	; (8007224 <vPortExitCritical+0x50>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	3b01      	subs	r3, #1
 80071fe:	4a09      	ldr	r2, [pc, #36]	; (8007224 <vPortExitCritical+0x50>)
 8007200:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007202:	4b08      	ldr	r3, [pc, #32]	; (8007224 <vPortExitCritical+0x50>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d105      	bne.n	8007216 <vPortExitCritical+0x42>
 800720a:	2300      	movs	r3, #0
 800720c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007214:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007216:	bf00      	nop
 8007218:	370c      	adds	r7, #12
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr
 8007222:	bf00      	nop
 8007224:	20000018 	.word	0x20000018
	...

08007230 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007230:	f3ef 8009 	mrs	r0, PSP
 8007234:	f3bf 8f6f 	isb	sy
 8007238:	4b15      	ldr	r3, [pc, #84]	; (8007290 <pxCurrentTCBConst>)
 800723a:	681a      	ldr	r2, [r3, #0]
 800723c:	f01e 0f10 	tst.w	lr, #16
 8007240:	bf08      	it	eq
 8007242:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007246:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800724a:	6010      	str	r0, [r2, #0]
 800724c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007250:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007254:	f380 8811 	msr	BASEPRI, r0
 8007258:	f3bf 8f4f 	dsb	sy
 800725c:	f3bf 8f6f 	isb	sy
 8007260:	f7ff fc9a 	bl	8006b98 <vTaskSwitchContext>
 8007264:	f04f 0000 	mov.w	r0, #0
 8007268:	f380 8811 	msr	BASEPRI, r0
 800726c:	bc09      	pop	{r0, r3}
 800726e:	6819      	ldr	r1, [r3, #0]
 8007270:	6808      	ldr	r0, [r1, #0]
 8007272:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007276:	f01e 0f10 	tst.w	lr, #16
 800727a:	bf08      	it	eq
 800727c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007280:	f380 8809 	msr	PSP, r0
 8007284:	f3bf 8f6f 	isb	sy
 8007288:	4770      	bx	lr
 800728a:	bf00      	nop
 800728c:	f3af 8000 	nop.w

08007290 <pxCurrentTCBConst>:
 8007290:	20000674 	.word	0x20000674
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007294:	bf00      	nop
 8007296:	bf00      	nop

08007298 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b082      	sub	sp, #8
 800729c:	af00      	add	r7, sp, #0
	__asm volatile
 800729e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072a2:	f383 8811 	msr	BASEPRI, r3
 80072a6:	f3bf 8f6f 	isb	sy
 80072aa:	f3bf 8f4f 	dsb	sy
 80072ae:	607b      	str	r3, [r7, #4]
}
 80072b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80072b2:	f7ff fbb9 	bl	8006a28 <xTaskIncrementTick>
 80072b6:	4603      	mov	r3, r0
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d003      	beq.n	80072c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80072bc:	4b06      	ldr	r3, [pc, #24]	; (80072d8 <xPortSysTickHandler+0x40>)
 80072be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072c2:	601a      	str	r2, [r3, #0]
 80072c4:	2300      	movs	r3, #0
 80072c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	f383 8811 	msr	BASEPRI, r3
}
 80072ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80072d0:	bf00      	nop
 80072d2:	3708      	adds	r7, #8
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}
 80072d8:	e000ed04 	.word	0xe000ed04

080072dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80072dc:	b480      	push	{r7}
 80072de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80072e0:	4b0b      	ldr	r3, [pc, #44]	; (8007310 <vPortSetupTimerInterrupt+0x34>)
 80072e2:	2200      	movs	r2, #0
 80072e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80072e6:	4b0b      	ldr	r3, [pc, #44]	; (8007314 <vPortSetupTimerInterrupt+0x38>)
 80072e8:	2200      	movs	r2, #0
 80072ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80072ec:	4b0a      	ldr	r3, [pc, #40]	; (8007318 <vPortSetupTimerInterrupt+0x3c>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a0a      	ldr	r2, [pc, #40]	; (800731c <vPortSetupTimerInterrupt+0x40>)
 80072f2:	fba2 2303 	umull	r2, r3, r2, r3
 80072f6:	099b      	lsrs	r3, r3, #6
 80072f8:	4a09      	ldr	r2, [pc, #36]	; (8007320 <vPortSetupTimerInterrupt+0x44>)
 80072fa:	3b01      	subs	r3, #1
 80072fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80072fe:	4b04      	ldr	r3, [pc, #16]	; (8007310 <vPortSetupTimerInterrupt+0x34>)
 8007300:	2207      	movs	r2, #7
 8007302:	601a      	str	r2, [r3, #0]
}
 8007304:	bf00      	nop
 8007306:	46bd      	mov	sp, r7
 8007308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730c:	4770      	bx	lr
 800730e:	bf00      	nop
 8007310:	e000e010 	.word	0xe000e010
 8007314:	e000e018 	.word	0xe000e018
 8007318:	2000000c 	.word	0x2000000c
 800731c:	10624dd3 	.word	0x10624dd3
 8007320:	e000e014 	.word	0xe000e014

08007324 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007324:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007334 <vPortEnableVFP+0x10>
 8007328:	6801      	ldr	r1, [r0, #0]
 800732a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800732e:	6001      	str	r1, [r0, #0]
 8007330:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007332:	bf00      	nop
 8007334:	e000ed88 	.word	0xe000ed88

08007338 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b08a      	sub	sp, #40	; 0x28
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007340:	2300      	movs	r3, #0
 8007342:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007344:	f7ff fac6 	bl	80068d4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007348:	4b5b      	ldr	r3, [pc, #364]	; (80074b8 <pvPortMalloc+0x180>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d101      	bne.n	8007354 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007350:	f000 f920 	bl	8007594 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007354:	4b59      	ldr	r3, [pc, #356]	; (80074bc <pvPortMalloc+0x184>)
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	4013      	ands	r3, r2
 800735c:	2b00      	cmp	r3, #0
 800735e:	f040 8093 	bne.w	8007488 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d01d      	beq.n	80073a4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007368:	2208      	movs	r2, #8
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	4413      	add	r3, r2
 800736e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f003 0307 	and.w	r3, r3, #7
 8007376:	2b00      	cmp	r3, #0
 8007378:	d014      	beq.n	80073a4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f023 0307 	bic.w	r3, r3, #7
 8007380:	3308      	adds	r3, #8
 8007382:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f003 0307 	and.w	r3, r3, #7
 800738a:	2b00      	cmp	r3, #0
 800738c:	d00a      	beq.n	80073a4 <pvPortMalloc+0x6c>
	__asm volatile
 800738e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007392:	f383 8811 	msr	BASEPRI, r3
 8007396:	f3bf 8f6f 	isb	sy
 800739a:	f3bf 8f4f 	dsb	sy
 800739e:	617b      	str	r3, [r7, #20]
}
 80073a0:	bf00      	nop
 80073a2:	e7fe      	b.n	80073a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d06e      	beq.n	8007488 <pvPortMalloc+0x150>
 80073aa:	4b45      	ldr	r3, [pc, #276]	; (80074c0 <pvPortMalloc+0x188>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	429a      	cmp	r2, r3
 80073b2:	d869      	bhi.n	8007488 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80073b4:	4b43      	ldr	r3, [pc, #268]	; (80074c4 <pvPortMalloc+0x18c>)
 80073b6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80073b8:	4b42      	ldr	r3, [pc, #264]	; (80074c4 <pvPortMalloc+0x18c>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80073be:	e004      	b.n	80073ca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80073c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80073c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80073ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	687a      	ldr	r2, [r7, #4]
 80073d0:	429a      	cmp	r2, r3
 80073d2:	d903      	bls.n	80073dc <pvPortMalloc+0xa4>
 80073d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d1f1      	bne.n	80073c0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80073dc:	4b36      	ldr	r3, [pc, #216]	; (80074b8 <pvPortMalloc+0x180>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d050      	beq.n	8007488 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80073e6:	6a3b      	ldr	r3, [r7, #32]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	2208      	movs	r2, #8
 80073ec:	4413      	add	r3, r2
 80073ee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80073f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f2:	681a      	ldr	r2, [r3, #0]
 80073f4:	6a3b      	ldr	r3, [r7, #32]
 80073f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80073f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073fa:	685a      	ldr	r2, [r3, #4]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	1ad2      	subs	r2, r2, r3
 8007400:	2308      	movs	r3, #8
 8007402:	005b      	lsls	r3, r3, #1
 8007404:	429a      	cmp	r2, r3
 8007406:	d91f      	bls.n	8007448 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007408:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	4413      	add	r3, r2
 800740e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007410:	69bb      	ldr	r3, [r7, #24]
 8007412:	f003 0307 	and.w	r3, r3, #7
 8007416:	2b00      	cmp	r3, #0
 8007418:	d00a      	beq.n	8007430 <pvPortMalloc+0xf8>
	__asm volatile
 800741a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800741e:	f383 8811 	msr	BASEPRI, r3
 8007422:	f3bf 8f6f 	isb	sy
 8007426:	f3bf 8f4f 	dsb	sy
 800742a:	613b      	str	r3, [r7, #16]
}
 800742c:	bf00      	nop
 800742e:	e7fe      	b.n	800742e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007432:	685a      	ldr	r2, [r3, #4]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	1ad2      	subs	r2, r2, r3
 8007438:	69bb      	ldr	r3, [r7, #24]
 800743a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800743c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800743e:	687a      	ldr	r2, [r7, #4]
 8007440:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007442:	69b8      	ldr	r0, [r7, #24]
 8007444:	f000 f908 	bl	8007658 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007448:	4b1d      	ldr	r3, [pc, #116]	; (80074c0 <pvPortMalloc+0x188>)
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	1ad3      	subs	r3, r2, r3
 8007452:	4a1b      	ldr	r2, [pc, #108]	; (80074c0 <pvPortMalloc+0x188>)
 8007454:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007456:	4b1a      	ldr	r3, [pc, #104]	; (80074c0 <pvPortMalloc+0x188>)
 8007458:	681a      	ldr	r2, [r3, #0]
 800745a:	4b1b      	ldr	r3, [pc, #108]	; (80074c8 <pvPortMalloc+0x190>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	429a      	cmp	r2, r3
 8007460:	d203      	bcs.n	800746a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007462:	4b17      	ldr	r3, [pc, #92]	; (80074c0 <pvPortMalloc+0x188>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a18      	ldr	r2, [pc, #96]	; (80074c8 <pvPortMalloc+0x190>)
 8007468:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800746a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800746c:	685a      	ldr	r2, [r3, #4]
 800746e:	4b13      	ldr	r3, [pc, #76]	; (80074bc <pvPortMalloc+0x184>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	431a      	orrs	r2, r3
 8007474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007476:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800747a:	2200      	movs	r2, #0
 800747c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800747e:	4b13      	ldr	r3, [pc, #76]	; (80074cc <pvPortMalloc+0x194>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	3301      	adds	r3, #1
 8007484:	4a11      	ldr	r2, [pc, #68]	; (80074cc <pvPortMalloc+0x194>)
 8007486:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007488:	f7ff fa32 	bl	80068f0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800748c:	69fb      	ldr	r3, [r7, #28]
 800748e:	f003 0307 	and.w	r3, r3, #7
 8007492:	2b00      	cmp	r3, #0
 8007494:	d00a      	beq.n	80074ac <pvPortMalloc+0x174>
	__asm volatile
 8007496:	f04f 0350 	mov.w	r3, #80	; 0x50
 800749a:	f383 8811 	msr	BASEPRI, r3
 800749e:	f3bf 8f6f 	isb	sy
 80074a2:	f3bf 8f4f 	dsb	sy
 80074a6:	60fb      	str	r3, [r7, #12]
}
 80074a8:	bf00      	nop
 80074aa:	e7fe      	b.n	80074aa <pvPortMalloc+0x172>
	return pvReturn;
 80074ac:	69fb      	ldr	r3, [r7, #28]
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	3728      	adds	r7, #40	; 0x28
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}
 80074b6:	bf00      	nop
 80074b8:	200043b0 	.word	0x200043b0
 80074bc:	200043c4 	.word	0x200043c4
 80074c0:	200043b4 	.word	0x200043b4
 80074c4:	200043a8 	.word	0x200043a8
 80074c8:	200043b8 	.word	0x200043b8
 80074cc:	200043bc 	.word	0x200043bc

080074d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b086      	sub	sp, #24
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d04d      	beq.n	800757e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80074e2:	2308      	movs	r3, #8
 80074e4:	425b      	negs	r3, r3
 80074e6:	697a      	ldr	r2, [r7, #20]
 80074e8:	4413      	add	r3, r2
 80074ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	685a      	ldr	r2, [r3, #4]
 80074f4:	4b24      	ldr	r3, [pc, #144]	; (8007588 <vPortFree+0xb8>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4013      	ands	r3, r2
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d10a      	bne.n	8007514 <vPortFree+0x44>
	__asm volatile
 80074fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007502:	f383 8811 	msr	BASEPRI, r3
 8007506:	f3bf 8f6f 	isb	sy
 800750a:	f3bf 8f4f 	dsb	sy
 800750e:	60fb      	str	r3, [r7, #12]
}
 8007510:	bf00      	nop
 8007512:	e7fe      	b.n	8007512 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007514:	693b      	ldr	r3, [r7, #16]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d00a      	beq.n	8007532 <vPortFree+0x62>
	__asm volatile
 800751c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007520:	f383 8811 	msr	BASEPRI, r3
 8007524:	f3bf 8f6f 	isb	sy
 8007528:	f3bf 8f4f 	dsb	sy
 800752c:	60bb      	str	r3, [r7, #8]
}
 800752e:	bf00      	nop
 8007530:	e7fe      	b.n	8007530 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	685a      	ldr	r2, [r3, #4]
 8007536:	4b14      	ldr	r3, [pc, #80]	; (8007588 <vPortFree+0xb8>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4013      	ands	r3, r2
 800753c:	2b00      	cmp	r3, #0
 800753e:	d01e      	beq.n	800757e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d11a      	bne.n	800757e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	685a      	ldr	r2, [r3, #4]
 800754c:	4b0e      	ldr	r3, [pc, #56]	; (8007588 <vPortFree+0xb8>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	43db      	mvns	r3, r3
 8007552:	401a      	ands	r2, r3
 8007554:	693b      	ldr	r3, [r7, #16]
 8007556:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007558:	f7ff f9bc 	bl	80068d4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800755c:	693b      	ldr	r3, [r7, #16]
 800755e:	685a      	ldr	r2, [r3, #4]
 8007560:	4b0a      	ldr	r3, [pc, #40]	; (800758c <vPortFree+0xbc>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4413      	add	r3, r2
 8007566:	4a09      	ldr	r2, [pc, #36]	; (800758c <vPortFree+0xbc>)
 8007568:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800756a:	6938      	ldr	r0, [r7, #16]
 800756c:	f000 f874 	bl	8007658 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007570:	4b07      	ldr	r3, [pc, #28]	; (8007590 <vPortFree+0xc0>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	3301      	adds	r3, #1
 8007576:	4a06      	ldr	r2, [pc, #24]	; (8007590 <vPortFree+0xc0>)
 8007578:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800757a:	f7ff f9b9 	bl	80068f0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800757e:	bf00      	nop
 8007580:	3718      	adds	r7, #24
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop
 8007588:	200043c4 	.word	0x200043c4
 800758c:	200043b4 	.word	0x200043b4
 8007590:	200043c0 	.word	0x200043c0

08007594 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007594:	b480      	push	{r7}
 8007596:	b085      	sub	sp, #20
 8007598:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800759a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800759e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80075a0:	4b27      	ldr	r3, [pc, #156]	; (8007640 <prvHeapInit+0xac>)
 80075a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	f003 0307 	and.w	r3, r3, #7
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d00c      	beq.n	80075c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	3307      	adds	r3, #7
 80075b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f023 0307 	bic.w	r3, r3, #7
 80075ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80075bc:	68ba      	ldr	r2, [r7, #8]
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	1ad3      	subs	r3, r2, r3
 80075c2:	4a1f      	ldr	r2, [pc, #124]	; (8007640 <prvHeapInit+0xac>)
 80075c4:	4413      	add	r3, r2
 80075c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80075cc:	4a1d      	ldr	r2, [pc, #116]	; (8007644 <prvHeapInit+0xb0>)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80075d2:	4b1c      	ldr	r3, [pc, #112]	; (8007644 <prvHeapInit+0xb0>)
 80075d4:	2200      	movs	r2, #0
 80075d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	68ba      	ldr	r2, [r7, #8]
 80075dc:	4413      	add	r3, r2
 80075de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80075e0:	2208      	movs	r2, #8
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	1a9b      	subs	r3, r3, r2
 80075e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f023 0307 	bic.w	r3, r3, #7
 80075ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	4a15      	ldr	r2, [pc, #84]	; (8007648 <prvHeapInit+0xb4>)
 80075f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80075f6:	4b14      	ldr	r3, [pc, #80]	; (8007648 <prvHeapInit+0xb4>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	2200      	movs	r2, #0
 80075fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80075fe:	4b12      	ldr	r3, [pc, #72]	; (8007648 <prvHeapInit+0xb4>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	2200      	movs	r2, #0
 8007604:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	68fa      	ldr	r2, [r7, #12]
 800760e:	1ad2      	subs	r2, r2, r3
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007614:	4b0c      	ldr	r3, [pc, #48]	; (8007648 <prvHeapInit+0xb4>)
 8007616:	681a      	ldr	r2, [r3, #0]
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	4a0a      	ldr	r2, [pc, #40]	; (800764c <prvHeapInit+0xb8>)
 8007622:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	4a09      	ldr	r2, [pc, #36]	; (8007650 <prvHeapInit+0xbc>)
 800762a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800762c:	4b09      	ldr	r3, [pc, #36]	; (8007654 <prvHeapInit+0xc0>)
 800762e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007632:	601a      	str	r2, [r3, #0]
}
 8007634:	bf00      	nop
 8007636:	3714      	adds	r7, #20
 8007638:	46bd      	mov	sp, r7
 800763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763e:	4770      	bx	lr
 8007640:	200007a8 	.word	0x200007a8
 8007644:	200043a8 	.word	0x200043a8
 8007648:	200043b0 	.word	0x200043b0
 800764c:	200043b8 	.word	0x200043b8
 8007650:	200043b4 	.word	0x200043b4
 8007654:	200043c4 	.word	0x200043c4

08007658 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007658:	b480      	push	{r7}
 800765a:	b085      	sub	sp, #20
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007660:	4b28      	ldr	r3, [pc, #160]	; (8007704 <prvInsertBlockIntoFreeList+0xac>)
 8007662:	60fb      	str	r3, [r7, #12]
 8007664:	e002      	b.n	800766c <prvInsertBlockIntoFreeList+0x14>
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	60fb      	str	r3, [r7, #12]
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	429a      	cmp	r2, r3
 8007674:	d8f7      	bhi.n	8007666 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	685b      	ldr	r3, [r3, #4]
 800767e:	68ba      	ldr	r2, [r7, #8]
 8007680:	4413      	add	r3, r2
 8007682:	687a      	ldr	r2, [r7, #4]
 8007684:	429a      	cmp	r2, r3
 8007686:	d108      	bne.n	800769a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	685a      	ldr	r2, [r3, #4]
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	685b      	ldr	r3, [r3, #4]
 8007690:	441a      	add	r2, r3
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	685b      	ldr	r3, [r3, #4]
 80076a2:	68ba      	ldr	r2, [r7, #8]
 80076a4:	441a      	add	r2, r3
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	429a      	cmp	r2, r3
 80076ac:	d118      	bne.n	80076e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681a      	ldr	r2, [r3, #0]
 80076b2:	4b15      	ldr	r3, [pc, #84]	; (8007708 <prvInsertBlockIntoFreeList+0xb0>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	429a      	cmp	r2, r3
 80076b8:	d00d      	beq.n	80076d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	685a      	ldr	r2, [r3, #4]
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	441a      	add	r2, r3
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	681a      	ldr	r2, [r3, #0]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	601a      	str	r2, [r3, #0]
 80076d4:	e008      	b.n	80076e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80076d6:	4b0c      	ldr	r3, [pc, #48]	; (8007708 <prvInsertBlockIntoFreeList+0xb0>)
 80076d8:	681a      	ldr	r2, [r3, #0]
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	601a      	str	r2, [r3, #0]
 80076de:	e003      	b.n	80076e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681a      	ldr	r2, [r3, #0]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80076e8:	68fa      	ldr	r2, [r7, #12]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	429a      	cmp	r2, r3
 80076ee:	d002      	beq.n	80076f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	687a      	ldr	r2, [r7, #4]
 80076f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80076f6:	bf00      	nop
 80076f8:	3714      	adds	r7, #20
 80076fa:	46bd      	mov	sp, r7
 80076fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007700:	4770      	bx	lr
 8007702:	bf00      	nop
 8007704:	200043a8 	.word	0x200043a8
 8007708:	200043b0 	.word	0x200043b0

0800770c <atof>:
 800770c:	2100      	movs	r1, #0
 800770e:	f000 be13 	b.w	8008338 <strtod>

08007712 <atoi>:
 8007712:	220a      	movs	r2, #10
 8007714:	2100      	movs	r1, #0
 8007716:	f000 be9d 	b.w	8008454 <strtol>

0800771a <sulp>:
 800771a:	b570      	push	{r4, r5, r6, lr}
 800771c:	4604      	mov	r4, r0
 800771e:	460d      	mov	r5, r1
 8007720:	ec45 4b10 	vmov	d0, r4, r5
 8007724:	4616      	mov	r6, r2
 8007726:	f003 fb67 	bl	800adf8 <__ulp>
 800772a:	ec51 0b10 	vmov	r0, r1, d0
 800772e:	b17e      	cbz	r6, 8007750 <sulp+0x36>
 8007730:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007734:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007738:	2b00      	cmp	r3, #0
 800773a:	dd09      	ble.n	8007750 <sulp+0x36>
 800773c:	051b      	lsls	r3, r3, #20
 800773e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007742:	2400      	movs	r4, #0
 8007744:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007748:	4622      	mov	r2, r4
 800774a:	462b      	mov	r3, r5
 800774c:	f7f8 ff64 	bl	8000618 <__aeabi_dmul>
 8007750:	bd70      	pop	{r4, r5, r6, pc}
 8007752:	0000      	movs	r0, r0
 8007754:	0000      	movs	r0, r0
	...

08007758 <_strtod_l>:
 8007758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800775c:	ed2d 8b02 	vpush	{d8}
 8007760:	b09b      	sub	sp, #108	; 0x6c
 8007762:	4604      	mov	r4, r0
 8007764:	9213      	str	r2, [sp, #76]	; 0x4c
 8007766:	2200      	movs	r2, #0
 8007768:	9216      	str	r2, [sp, #88]	; 0x58
 800776a:	460d      	mov	r5, r1
 800776c:	f04f 0800 	mov.w	r8, #0
 8007770:	f04f 0900 	mov.w	r9, #0
 8007774:	460a      	mov	r2, r1
 8007776:	9215      	str	r2, [sp, #84]	; 0x54
 8007778:	7811      	ldrb	r1, [r2, #0]
 800777a:	292b      	cmp	r1, #43	; 0x2b
 800777c:	d04c      	beq.n	8007818 <_strtod_l+0xc0>
 800777e:	d83a      	bhi.n	80077f6 <_strtod_l+0x9e>
 8007780:	290d      	cmp	r1, #13
 8007782:	d834      	bhi.n	80077ee <_strtod_l+0x96>
 8007784:	2908      	cmp	r1, #8
 8007786:	d834      	bhi.n	80077f2 <_strtod_l+0x9a>
 8007788:	2900      	cmp	r1, #0
 800778a:	d03d      	beq.n	8007808 <_strtod_l+0xb0>
 800778c:	2200      	movs	r2, #0
 800778e:	920a      	str	r2, [sp, #40]	; 0x28
 8007790:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8007792:	7832      	ldrb	r2, [r6, #0]
 8007794:	2a30      	cmp	r2, #48	; 0x30
 8007796:	f040 80b4 	bne.w	8007902 <_strtod_l+0x1aa>
 800779a:	7872      	ldrb	r2, [r6, #1]
 800779c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80077a0:	2a58      	cmp	r2, #88	; 0x58
 80077a2:	d170      	bne.n	8007886 <_strtod_l+0x12e>
 80077a4:	9302      	str	r3, [sp, #8]
 80077a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077a8:	9301      	str	r3, [sp, #4]
 80077aa:	ab16      	add	r3, sp, #88	; 0x58
 80077ac:	9300      	str	r3, [sp, #0]
 80077ae:	4a8e      	ldr	r2, [pc, #568]	; (80079e8 <_strtod_l+0x290>)
 80077b0:	ab17      	add	r3, sp, #92	; 0x5c
 80077b2:	a915      	add	r1, sp, #84	; 0x54
 80077b4:	4620      	mov	r0, r4
 80077b6:	f002 fbfd 	bl	8009fb4 <__gethex>
 80077ba:	f010 070f 	ands.w	r7, r0, #15
 80077be:	4605      	mov	r5, r0
 80077c0:	d005      	beq.n	80077ce <_strtod_l+0x76>
 80077c2:	2f06      	cmp	r7, #6
 80077c4:	d12a      	bne.n	800781c <_strtod_l+0xc4>
 80077c6:	3601      	adds	r6, #1
 80077c8:	2300      	movs	r3, #0
 80077ca:	9615      	str	r6, [sp, #84]	; 0x54
 80077cc:	930a      	str	r3, [sp, #40]	; 0x28
 80077ce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	f040 857f 	bne.w	80082d4 <_strtod_l+0xb7c>
 80077d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077d8:	b1db      	cbz	r3, 8007812 <_strtod_l+0xba>
 80077da:	4642      	mov	r2, r8
 80077dc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80077e0:	ec43 2b10 	vmov	d0, r2, r3
 80077e4:	b01b      	add	sp, #108	; 0x6c
 80077e6:	ecbd 8b02 	vpop	{d8}
 80077ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077ee:	2920      	cmp	r1, #32
 80077f0:	d1cc      	bne.n	800778c <_strtod_l+0x34>
 80077f2:	3201      	adds	r2, #1
 80077f4:	e7bf      	b.n	8007776 <_strtod_l+0x1e>
 80077f6:	292d      	cmp	r1, #45	; 0x2d
 80077f8:	d1c8      	bne.n	800778c <_strtod_l+0x34>
 80077fa:	2101      	movs	r1, #1
 80077fc:	910a      	str	r1, [sp, #40]	; 0x28
 80077fe:	1c51      	adds	r1, r2, #1
 8007800:	9115      	str	r1, [sp, #84]	; 0x54
 8007802:	7852      	ldrb	r2, [r2, #1]
 8007804:	2a00      	cmp	r2, #0
 8007806:	d1c3      	bne.n	8007790 <_strtod_l+0x38>
 8007808:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800780a:	9515      	str	r5, [sp, #84]	; 0x54
 800780c:	2b00      	cmp	r3, #0
 800780e:	f040 855f 	bne.w	80082d0 <_strtod_l+0xb78>
 8007812:	4642      	mov	r2, r8
 8007814:	464b      	mov	r3, r9
 8007816:	e7e3      	b.n	80077e0 <_strtod_l+0x88>
 8007818:	2100      	movs	r1, #0
 800781a:	e7ef      	b.n	80077fc <_strtod_l+0xa4>
 800781c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800781e:	b13a      	cbz	r2, 8007830 <_strtod_l+0xd8>
 8007820:	2135      	movs	r1, #53	; 0x35
 8007822:	a818      	add	r0, sp, #96	; 0x60
 8007824:	f003 fbe5 	bl	800aff2 <__copybits>
 8007828:	9916      	ldr	r1, [sp, #88]	; 0x58
 800782a:	4620      	mov	r0, r4
 800782c:	f002 ffb8 	bl	800a7a0 <_Bfree>
 8007830:	3f01      	subs	r7, #1
 8007832:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007834:	2f04      	cmp	r7, #4
 8007836:	d806      	bhi.n	8007846 <_strtod_l+0xee>
 8007838:	e8df f007 	tbb	[pc, r7]
 800783c:	201d0314 	.word	0x201d0314
 8007840:	14          	.byte	0x14
 8007841:	00          	.byte	0x00
 8007842:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8007846:	05e9      	lsls	r1, r5, #23
 8007848:	bf48      	it	mi
 800784a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800784e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007852:	0d1b      	lsrs	r3, r3, #20
 8007854:	051b      	lsls	r3, r3, #20
 8007856:	2b00      	cmp	r3, #0
 8007858:	d1b9      	bne.n	80077ce <_strtod_l+0x76>
 800785a:	f001 fc39 	bl	80090d0 <__errno>
 800785e:	2322      	movs	r3, #34	; 0x22
 8007860:	6003      	str	r3, [r0, #0]
 8007862:	e7b4      	b.n	80077ce <_strtod_l+0x76>
 8007864:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8007868:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800786c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007870:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007874:	e7e7      	b.n	8007846 <_strtod_l+0xee>
 8007876:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80079f0 <_strtod_l+0x298>
 800787a:	e7e4      	b.n	8007846 <_strtod_l+0xee>
 800787c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007880:	f04f 38ff 	mov.w	r8, #4294967295
 8007884:	e7df      	b.n	8007846 <_strtod_l+0xee>
 8007886:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007888:	1c5a      	adds	r2, r3, #1
 800788a:	9215      	str	r2, [sp, #84]	; 0x54
 800788c:	785b      	ldrb	r3, [r3, #1]
 800788e:	2b30      	cmp	r3, #48	; 0x30
 8007890:	d0f9      	beq.n	8007886 <_strtod_l+0x12e>
 8007892:	2b00      	cmp	r3, #0
 8007894:	d09b      	beq.n	80077ce <_strtod_l+0x76>
 8007896:	2301      	movs	r3, #1
 8007898:	f04f 0a00 	mov.w	sl, #0
 800789c:	9304      	str	r3, [sp, #16]
 800789e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80078a0:	930b      	str	r3, [sp, #44]	; 0x2c
 80078a2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80078a6:	46d3      	mov	fp, sl
 80078a8:	220a      	movs	r2, #10
 80078aa:	9815      	ldr	r0, [sp, #84]	; 0x54
 80078ac:	7806      	ldrb	r6, [r0, #0]
 80078ae:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80078b2:	b2d9      	uxtb	r1, r3
 80078b4:	2909      	cmp	r1, #9
 80078b6:	d926      	bls.n	8007906 <_strtod_l+0x1ae>
 80078b8:	494c      	ldr	r1, [pc, #304]	; (80079ec <_strtod_l+0x294>)
 80078ba:	2201      	movs	r2, #1
 80078bc:	f001 fb55 	bl	8008f6a <strncmp>
 80078c0:	2800      	cmp	r0, #0
 80078c2:	d030      	beq.n	8007926 <_strtod_l+0x1ce>
 80078c4:	2000      	movs	r0, #0
 80078c6:	4632      	mov	r2, r6
 80078c8:	9005      	str	r0, [sp, #20]
 80078ca:	465e      	mov	r6, fp
 80078cc:	4603      	mov	r3, r0
 80078ce:	2a65      	cmp	r2, #101	; 0x65
 80078d0:	d001      	beq.n	80078d6 <_strtod_l+0x17e>
 80078d2:	2a45      	cmp	r2, #69	; 0x45
 80078d4:	d113      	bne.n	80078fe <_strtod_l+0x1a6>
 80078d6:	b91e      	cbnz	r6, 80078e0 <_strtod_l+0x188>
 80078d8:	9a04      	ldr	r2, [sp, #16]
 80078da:	4302      	orrs	r2, r0
 80078dc:	d094      	beq.n	8007808 <_strtod_l+0xb0>
 80078de:	2600      	movs	r6, #0
 80078e0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80078e2:	1c6a      	adds	r2, r5, #1
 80078e4:	9215      	str	r2, [sp, #84]	; 0x54
 80078e6:	786a      	ldrb	r2, [r5, #1]
 80078e8:	2a2b      	cmp	r2, #43	; 0x2b
 80078ea:	d074      	beq.n	80079d6 <_strtod_l+0x27e>
 80078ec:	2a2d      	cmp	r2, #45	; 0x2d
 80078ee:	d078      	beq.n	80079e2 <_strtod_l+0x28a>
 80078f0:	f04f 0c00 	mov.w	ip, #0
 80078f4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80078f8:	2909      	cmp	r1, #9
 80078fa:	d97f      	bls.n	80079fc <_strtod_l+0x2a4>
 80078fc:	9515      	str	r5, [sp, #84]	; 0x54
 80078fe:	2700      	movs	r7, #0
 8007900:	e09e      	b.n	8007a40 <_strtod_l+0x2e8>
 8007902:	2300      	movs	r3, #0
 8007904:	e7c8      	b.n	8007898 <_strtod_l+0x140>
 8007906:	f1bb 0f08 	cmp.w	fp, #8
 800790a:	bfd8      	it	le
 800790c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800790e:	f100 0001 	add.w	r0, r0, #1
 8007912:	bfda      	itte	le
 8007914:	fb02 3301 	mlale	r3, r2, r1, r3
 8007918:	9309      	strle	r3, [sp, #36]	; 0x24
 800791a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800791e:	f10b 0b01 	add.w	fp, fp, #1
 8007922:	9015      	str	r0, [sp, #84]	; 0x54
 8007924:	e7c1      	b.n	80078aa <_strtod_l+0x152>
 8007926:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007928:	1c5a      	adds	r2, r3, #1
 800792a:	9215      	str	r2, [sp, #84]	; 0x54
 800792c:	785a      	ldrb	r2, [r3, #1]
 800792e:	f1bb 0f00 	cmp.w	fp, #0
 8007932:	d037      	beq.n	80079a4 <_strtod_l+0x24c>
 8007934:	9005      	str	r0, [sp, #20]
 8007936:	465e      	mov	r6, fp
 8007938:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800793c:	2b09      	cmp	r3, #9
 800793e:	d912      	bls.n	8007966 <_strtod_l+0x20e>
 8007940:	2301      	movs	r3, #1
 8007942:	e7c4      	b.n	80078ce <_strtod_l+0x176>
 8007944:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007946:	1c5a      	adds	r2, r3, #1
 8007948:	9215      	str	r2, [sp, #84]	; 0x54
 800794a:	785a      	ldrb	r2, [r3, #1]
 800794c:	3001      	adds	r0, #1
 800794e:	2a30      	cmp	r2, #48	; 0x30
 8007950:	d0f8      	beq.n	8007944 <_strtod_l+0x1ec>
 8007952:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007956:	2b08      	cmp	r3, #8
 8007958:	f200 84c1 	bhi.w	80082de <_strtod_l+0xb86>
 800795c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800795e:	9005      	str	r0, [sp, #20]
 8007960:	2000      	movs	r0, #0
 8007962:	930b      	str	r3, [sp, #44]	; 0x2c
 8007964:	4606      	mov	r6, r0
 8007966:	3a30      	subs	r2, #48	; 0x30
 8007968:	f100 0301 	add.w	r3, r0, #1
 800796c:	d014      	beq.n	8007998 <_strtod_l+0x240>
 800796e:	9905      	ldr	r1, [sp, #20]
 8007970:	4419      	add	r1, r3
 8007972:	9105      	str	r1, [sp, #20]
 8007974:	4633      	mov	r3, r6
 8007976:	eb00 0c06 	add.w	ip, r0, r6
 800797a:	210a      	movs	r1, #10
 800797c:	4563      	cmp	r3, ip
 800797e:	d113      	bne.n	80079a8 <_strtod_l+0x250>
 8007980:	1833      	adds	r3, r6, r0
 8007982:	2b08      	cmp	r3, #8
 8007984:	f106 0601 	add.w	r6, r6, #1
 8007988:	4406      	add	r6, r0
 800798a:	dc1a      	bgt.n	80079c2 <_strtod_l+0x26a>
 800798c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800798e:	230a      	movs	r3, #10
 8007990:	fb03 2301 	mla	r3, r3, r1, r2
 8007994:	9309      	str	r3, [sp, #36]	; 0x24
 8007996:	2300      	movs	r3, #0
 8007998:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800799a:	1c51      	adds	r1, r2, #1
 800799c:	9115      	str	r1, [sp, #84]	; 0x54
 800799e:	7852      	ldrb	r2, [r2, #1]
 80079a0:	4618      	mov	r0, r3
 80079a2:	e7c9      	b.n	8007938 <_strtod_l+0x1e0>
 80079a4:	4658      	mov	r0, fp
 80079a6:	e7d2      	b.n	800794e <_strtod_l+0x1f6>
 80079a8:	2b08      	cmp	r3, #8
 80079aa:	f103 0301 	add.w	r3, r3, #1
 80079ae:	dc03      	bgt.n	80079b8 <_strtod_l+0x260>
 80079b0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80079b2:	434f      	muls	r7, r1
 80079b4:	9709      	str	r7, [sp, #36]	; 0x24
 80079b6:	e7e1      	b.n	800797c <_strtod_l+0x224>
 80079b8:	2b10      	cmp	r3, #16
 80079ba:	bfd8      	it	le
 80079bc:	fb01 fa0a 	mulle.w	sl, r1, sl
 80079c0:	e7dc      	b.n	800797c <_strtod_l+0x224>
 80079c2:	2e10      	cmp	r6, #16
 80079c4:	bfdc      	itt	le
 80079c6:	230a      	movle	r3, #10
 80079c8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80079cc:	e7e3      	b.n	8007996 <_strtod_l+0x23e>
 80079ce:	2300      	movs	r3, #0
 80079d0:	9305      	str	r3, [sp, #20]
 80079d2:	2301      	movs	r3, #1
 80079d4:	e780      	b.n	80078d8 <_strtod_l+0x180>
 80079d6:	f04f 0c00 	mov.w	ip, #0
 80079da:	1caa      	adds	r2, r5, #2
 80079dc:	9215      	str	r2, [sp, #84]	; 0x54
 80079de:	78aa      	ldrb	r2, [r5, #2]
 80079e0:	e788      	b.n	80078f4 <_strtod_l+0x19c>
 80079e2:	f04f 0c01 	mov.w	ip, #1
 80079e6:	e7f8      	b.n	80079da <_strtod_l+0x282>
 80079e8:	0800bc3c 	.word	0x0800bc3c
 80079ec:	0800bc38 	.word	0x0800bc38
 80079f0:	7ff00000 	.word	0x7ff00000
 80079f4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80079f6:	1c51      	adds	r1, r2, #1
 80079f8:	9115      	str	r1, [sp, #84]	; 0x54
 80079fa:	7852      	ldrb	r2, [r2, #1]
 80079fc:	2a30      	cmp	r2, #48	; 0x30
 80079fe:	d0f9      	beq.n	80079f4 <_strtod_l+0x29c>
 8007a00:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007a04:	2908      	cmp	r1, #8
 8007a06:	f63f af7a 	bhi.w	80078fe <_strtod_l+0x1a6>
 8007a0a:	3a30      	subs	r2, #48	; 0x30
 8007a0c:	9208      	str	r2, [sp, #32]
 8007a0e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007a10:	920c      	str	r2, [sp, #48]	; 0x30
 8007a12:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007a14:	1c57      	adds	r7, r2, #1
 8007a16:	9715      	str	r7, [sp, #84]	; 0x54
 8007a18:	7852      	ldrb	r2, [r2, #1]
 8007a1a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007a1e:	f1be 0f09 	cmp.w	lr, #9
 8007a22:	d938      	bls.n	8007a96 <_strtod_l+0x33e>
 8007a24:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007a26:	1a7f      	subs	r7, r7, r1
 8007a28:	2f08      	cmp	r7, #8
 8007a2a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8007a2e:	dc03      	bgt.n	8007a38 <_strtod_l+0x2e0>
 8007a30:	9908      	ldr	r1, [sp, #32]
 8007a32:	428f      	cmp	r7, r1
 8007a34:	bfa8      	it	ge
 8007a36:	460f      	movge	r7, r1
 8007a38:	f1bc 0f00 	cmp.w	ip, #0
 8007a3c:	d000      	beq.n	8007a40 <_strtod_l+0x2e8>
 8007a3e:	427f      	negs	r7, r7
 8007a40:	2e00      	cmp	r6, #0
 8007a42:	d14f      	bne.n	8007ae4 <_strtod_l+0x38c>
 8007a44:	9904      	ldr	r1, [sp, #16]
 8007a46:	4301      	orrs	r1, r0
 8007a48:	f47f aec1 	bne.w	80077ce <_strtod_l+0x76>
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	f47f aedb 	bne.w	8007808 <_strtod_l+0xb0>
 8007a52:	2a69      	cmp	r2, #105	; 0x69
 8007a54:	d029      	beq.n	8007aaa <_strtod_l+0x352>
 8007a56:	dc26      	bgt.n	8007aa6 <_strtod_l+0x34e>
 8007a58:	2a49      	cmp	r2, #73	; 0x49
 8007a5a:	d026      	beq.n	8007aaa <_strtod_l+0x352>
 8007a5c:	2a4e      	cmp	r2, #78	; 0x4e
 8007a5e:	f47f aed3 	bne.w	8007808 <_strtod_l+0xb0>
 8007a62:	499b      	ldr	r1, [pc, #620]	; (8007cd0 <_strtod_l+0x578>)
 8007a64:	a815      	add	r0, sp, #84	; 0x54
 8007a66:	f002 fce5 	bl	800a434 <__match>
 8007a6a:	2800      	cmp	r0, #0
 8007a6c:	f43f aecc 	beq.w	8007808 <_strtod_l+0xb0>
 8007a70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a72:	781b      	ldrb	r3, [r3, #0]
 8007a74:	2b28      	cmp	r3, #40	; 0x28
 8007a76:	d12f      	bne.n	8007ad8 <_strtod_l+0x380>
 8007a78:	4996      	ldr	r1, [pc, #600]	; (8007cd4 <_strtod_l+0x57c>)
 8007a7a:	aa18      	add	r2, sp, #96	; 0x60
 8007a7c:	a815      	add	r0, sp, #84	; 0x54
 8007a7e:	f002 fced 	bl	800a45c <__hexnan>
 8007a82:	2805      	cmp	r0, #5
 8007a84:	d128      	bne.n	8007ad8 <_strtod_l+0x380>
 8007a86:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007a88:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007a8c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007a90:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007a94:	e69b      	b.n	80077ce <_strtod_l+0x76>
 8007a96:	9f08      	ldr	r7, [sp, #32]
 8007a98:	210a      	movs	r1, #10
 8007a9a:	fb01 2107 	mla	r1, r1, r7, r2
 8007a9e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8007aa2:	9208      	str	r2, [sp, #32]
 8007aa4:	e7b5      	b.n	8007a12 <_strtod_l+0x2ba>
 8007aa6:	2a6e      	cmp	r2, #110	; 0x6e
 8007aa8:	e7d9      	b.n	8007a5e <_strtod_l+0x306>
 8007aaa:	498b      	ldr	r1, [pc, #556]	; (8007cd8 <_strtod_l+0x580>)
 8007aac:	a815      	add	r0, sp, #84	; 0x54
 8007aae:	f002 fcc1 	bl	800a434 <__match>
 8007ab2:	2800      	cmp	r0, #0
 8007ab4:	f43f aea8 	beq.w	8007808 <_strtod_l+0xb0>
 8007ab8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007aba:	4988      	ldr	r1, [pc, #544]	; (8007cdc <_strtod_l+0x584>)
 8007abc:	3b01      	subs	r3, #1
 8007abe:	a815      	add	r0, sp, #84	; 0x54
 8007ac0:	9315      	str	r3, [sp, #84]	; 0x54
 8007ac2:	f002 fcb7 	bl	800a434 <__match>
 8007ac6:	b910      	cbnz	r0, 8007ace <_strtod_l+0x376>
 8007ac8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007aca:	3301      	adds	r3, #1
 8007acc:	9315      	str	r3, [sp, #84]	; 0x54
 8007ace:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8007cec <_strtod_l+0x594>
 8007ad2:	f04f 0800 	mov.w	r8, #0
 8007ad6:	e67a      	b.n	80077ce <_strtod_l+0x76>
 8007ad8:	4881      	ldr	r0, [pc, #516]	; (8007ce0 <_strtod_l+0x588>)
 8007ada:	f001 fb35 	bl	8009148 <nan>
 8007ade:	ec59 8b10 	vmov	r8, r9, d0
 8007ae2:	e674      	b.n	80077ce <_strtod_l+0x76>
 8007ae4:	9b05      	ldr	r3, [sp, #20]
 8007ae6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ae8:	1afb      	subs	r3, r7, r3
 8007aea:	f1bb 0f00 	cmp.w	fp, #0
 8007aee:	bf08      	it	eq
 8007af0:	46b3      	moveq	fp, r6
 8007af2:	2e10      	cmp	r6, #16
 8007af4:	9308      	str	r3, [sp, #32]
 8007af6:	4635      	mov	r5, r6
 8007af8:	bfa8      	it	ge
 8007afa:	2510      	movge	r5, #16
 8007afc:	f7f8 fd12 	bl	8000524 <__aeabi_ui2d>
 8007b00:	2e09      	cmp	r6, #9
 8007b02:	4680      	mov	r8, r0
 8007b04:	4689      	mov	r9, r1
 8007b06:	dd13      	ble.n	8007b30 <_strtod_l+0x3d8>
 8007b08:	4b76      	ldr	r3, [pc, #472]	; (8007ce4 <_strtod_l+0x58c>)
 8007b0a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007b0e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007b12:	f7f8 fd81 	bl	8000618 <__aeabi_dmul>
 8007b16:	4680      	mov	r8, r0
 8007b18:	4650      	mov	r0, sl
 8007b1a:	4689      	mov	r9, r1
 8007b1c:	f7f8 fd02 	bl	8000524 <__aeabi_ui2d>
 8007b20:	4602      	mov	r2, r0
 8007b22:	460b      	mov	r3, r1
 8007b24:	4640      	mov	r0, r8
 8007b26:	4649      	mov	r1, r9
 8007b28:	f7f8 fbc0 	bl	80002ac <__adddf3>
 8007b2c:	4680      	mov	r8, r0
 8007b2e:	4689      	mov	r9, r1
 8007b30:	2e0f      	cmp	r6, #15
 8007b32:	dc38      	bgt.n	8007ba6 <_strtod_l+0x44e>
 8007b34:	9b08      	ldr	r3, [sp, #32]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	f43f ae49 	beq.w	80077ce <_strtod_l+0x76>
 8007b3c:	dd24      	ble.n	8007b88 <_strtod_l+0x430>
 8007b3e:	2b16      	cmp	r3, #22
 8007b40:	dc0b      	bgt.n	8007b5a <_strtod_l+0x402>
 8007b42:	4968      	ldr	r1, [pc, #416]	; (8007ce4 <_strtod_l+0x58c>)
 8007b44:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007b48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b4c:	4642      	mov	r2, r8
 8007b4e:	464b      	mov	r3, r9
 8007b50:	f7f8 fd62 	bl	8000618 <__aeabi_dmul>
 8007b54:	4680      	mov	r8, r0
 8007b56:	4689      	mov	r9, r1
 8007b58:	e639      	b.n	80077ce <_strtod_l+0x76>
 8007b5a:	9a08      	ldr	r2, [sp, #32]
 8007b5c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8007b60:	4293      	cmp	r3, r2
 8007b62:	db20      	blt.n	8007ba6 <_strtod_l+0x44e>
 8007b64:	4c5f      	ldr	r4, [pc, #380]	; (8007ce4 <_strtod_l+0x58c>)
 8007b66:	f1c6 060f 	rsb	r6, r6, #15
 8007b6a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8007b6e:	4642      	mov	r2, r8
 8007b70:	464b      	mov	r3, r9
 8007b72:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b76:	f7f8 fd4f 	bl	8000618 <__aeabi_dmul>
 8007b7a:	9b08      	ldr	r3, [sp, #32]
 8007b7c:	1b9e      	subs	r6, r3, r6
 8007b7e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8007b82:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007b86:	e7e3      	b.n	8007b50 <_strtod_l+0x3f8>
 8007b88:	9b08      	ldr	r3, [sp, #32]
 8007b8a:	3316      	adds	r3, #22
 8007b8c:	db0b      	blt.n	8007ba6 <_strtod_l+0x44e>
 8007b8e:	9b05      	ldr	r3, [sp, #20]
 8007b90:	1bdf      	subs	r7, r3, r7
 8007b92:	4b54      	ldr	r3, [pc, #336]	; (8007ce4 <_strtod_l+0x58c>)
 8007b94:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007b98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b9c:	4640      	mov	r0, r8
 8007b9e:	4649      	mov	r1, r9
 8007ba0:	f7f8 fe64 	bl	800086c <__aeabi_ddiv>
 8007ba4:	e7d6      	b.n	8007b54 <_strtod_l+0x3fc>
 8007ba6:	9b08      	ldr	r3, [sp, #32]
 8007ba8:	1b75      	subs	r5, r6, r5
 8007baa:	441d      	add	r5, r3
 8007bac:	2d00      	cmp	r5, #0
 8007bae:	dd70      	ble.n	8007c92 <_strtod_l+0x53a>
 8007bb0:	f015 030f 	ands.w	r3, r5, #15
 8007bb4:	d00a      	beq.n	8007bcc <_strtod_l+0x474>
 8007bb6:	494b      	ldr	r1, [pc, #300]	; (8007ce4 <_strtod_l+0x58c>)
 8007bb8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007bbc:	4642      	mov	r2, r8
 8007bbe:	464b      	mov	r3, r9
 8007bc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007bc4:	f7f8 fd28 	bl	8000618 <__aeabi_dmul>
 8007bc8:	4680      	mov	r8, r0
 8007bca:	4689      	mov	r9, r1
 8007bcc:	f035 050f 	bics.w	r5, r5, #15
 8007bd0:	d04d      	beq.n	8007c6e <_strtod_l+0x516>
 8007bd2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8007bd6:	dd22      	ble.n	8007c1e <_strtod_l+0x4c6>
 8007bd8:	2500      	movs	r5, #0
 8007bda:	46ab      	mov	fp, r5
 8007bdc:	9509      	str	r5, [sp, #36]	; 0x24
 8007bde:	9505      	str	r5, [sp, #20]
 8007be0:	2322      	movs	r3, #34	; 0x22
 8007be2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8007cec <_strtod_l+0x594>
 8007be6:	6023      	str	r3, [r4, #0]
 8007be8:	f04f 0800 	mov.w	r8, #0
 8007bec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	f43f aded 	beq.w	80077ce <_strtod_l+0x76>
 8007bf4:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007bf6:	4620      	mov	r0, r4
 8007bf8:	f002 fdd2 	bl	800a7a0 <_Bfree>
 8007bfc:	9905      	ldr	r1, [sp, #20]
 8007bfe:	4620      	mov	r0, r4
 8007c00:	f002 fdce 	bl	800a7a0 <_Bfree>
 8007c04:	4659      	mov	r1, fp
 8007c06:	4620      	mov	r0, r4
 8007c08:	f002 fdca 	bl	800a7a0 <_Bfree>
 8007c0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c0e:	4620      	mov	r0, r4
 8007c10:	f002 fdc6 	bl	800a7a0 <_Bfree>
 8007c14:	4629      	mov	r1, r5
 8007c16:	4620      	mov	r0, r4
 8007c18:	f002 fdc2 	bl	800a7a0 <_Bfree>
 8007c1c:	e5d7      	b.n	80077ce <_strtod_l+0x76>
 8007c1e:	4b32      	ldr	r3, [pc, #200]	; (8007ce8 <_strtod_l+0x590>)
 8007c20:	9304      	str	r3, [sp, #16]
 8007c22:	2300      	movs	r3, #0
 8007c24:	112d      	asrs	r5, r5, #4
 8007c26:	4640      	mov	r0, r8
 8007c28:	4649      	mov	r1, r9
 8007c2a:	469a      	mov	sl, r3
 8007c2c:	2d01      	cmp	r5, #1
 8007c2e:	dc21      	bgt.n	8007c74 <_strtod_l+0x51c>
 8007c30:	b10b      	cbz	r3, 8007c36 <_strtod_l+0x4de>
 8007c32:	4680      	mov	r8, r0
 8007c34:	4689      	mov	r9, r1
 8007c36:	492c      	ldr	r1, [pc, #176]	; (8007ce8 <_strtod_l+0x590>)
 8007c38:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007c3c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007c40:	4642      	mov	r2, r8
 8007c42:	464b      	mov	r3, r9
 8007c44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c48:	f7f8 fce6 	bl	8000618 <__aeabi_dmul>
 8007c4c:	4b27      	ldr	r3, [pc, #156]	; (8007cec <_strtod_l+0x594>)
 8007c4e:	460a      	mov	r2, r1
 8007c50:	400b      	ands	r3, r1
 8007c52:	4927      	ldr	r1, [pc, #156]	; (8007cf0 <_strtod_l+0x598>)
 8007c54:	428b      	cmp	r3, r1
 8007c56:	4680      	mov	r8, r0
 8007c58:	d8be      	bhi.n	8007bd8 <_strtod_l+0x480>
 8007c5a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007c5e:	428b      	cmp	r3, r1
 8007c60:	bf86      	itte	hi
 8007c62:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8007cf4 <_strtod_l+0x59c>
 8007c66:	f04f 38ff 	movhi.w	r8, #4294967295
 8007c6a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007c6e:	2300      	movs	r3, #0
 8007c70:	9304      	str	r3, [sp, #16]
 8007c72:	e07b      	b.n	8007d6c <_strtod_l+0x614>
 8007c74:	07ea      	lsls	r2, r5, #31
 8007c76:	d505      	bpl.n	8007c84 <_strtod_l+0x52c>
 8007c78:	9b04      	ldr	r3, [sp, #16]
 8007c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c7e:	f7f8 fccb 	bl	8000618 <__aeabi_dmul>
 8007c82:	2301      	movs	r3, #1
 8007c84:	9a04      	ldr	r2, [sp, #16]
 8007c86:	3208      	adds	r2, #8
 8007c88:	f10a 0a01 	add.w	sl, sl, #1
 8007c8c:	106d      	asrs	r5, r5, #1
 8007c8e:	9204      	str	r2, [sp, #16]
 8007c90:	e7cc      	b.n	8007c2c <_strtod_l+0x4d4>
 8007c92:	d0ec      	beq.n	8007c6e <_strtod_l+0x516>
 8007c94:	426d      	negs	r5, r5
 8007c96:	f015 020f 	ands.w	r2, r5, #15
 8007c9a:	d00a      	beq.n	8007cb2 <_strtod_l+0x55a>
 8007c9c:	4b11      	ldr	r3, [pc, #68]	; (8007ce4 <_strtod_l+0x58c>)
 8007c9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ca2:	4640      	mov	r0, r8
 8007ca4:	4649      	mov	r1, r9
 8007ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007caa:	f7f8 fddf 	bl	800086c <__aeabi_ddiv>
 8007cae:	4680      	mov	r8, r0
 8007cb0:	4689      	mov	r9, r1
 8007cb2:	112d      	asrs	r5, r5, #4
 8007cb4:	d0db      	beq.n	8007c6e <_strtod_l+0x516>
 8007cb6:	2d1f      	cmp	r5, #31
 8007cb8:	dd1e      	ble.n	8007cf8 <_strtod_l+0x5a0>
 8007cba:	2500      	movs	r5, #0
 8007cbc:	46ab      	mov	fp, r5
 8007cbe:	9509      	str	r5, [sp, #36]	; 0x24
 8007cc0:	9505      	str	r5, [sp, #20]
 8007cc2:	2322      	movs	r3, #34	; 0x22
 8007cc4:	f04f 0800 	mov.w	r8, #0
 8007cc8:	f04f 0900 	mov.w	r9, #0
 8007ccc:	6023      	str	r3, [r4, #0]
 8007cce:	e78d      	b.n	8007bec <_strtod_l+0x494>
 8007cd0:	0800bd9e 	.word	0x0800bd9e
 8007cd4:	0800bc50 	.word	0x0800bc50
 8007cd8:	0800bd96 	.word	0x0800bd96
 8007cdc:	0800bdd0 	.word	0x0800bdd0
 8007ce0:	0800c060 	.word	0x0800c060
 8007ce4:	0800bf40 	.word	0x0800bf40
 8007ce8:	0800bf18 	.word	0x0800bf18
 8007cec:	7ff00000 	.word	0x7ff00000
 8007cf0:	7ca00000 	.word	0x7ca00000
 8007cf4:	7fefffff 	.word	0x7fefffff
 8007cf8:	f015 0310 	ands.w	r3, r5, #16
 8007cfc:	bf18      	it	ne
 8007cfe:	236a      	movne	r3, #106	; 0x6a
 8007d00:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 80080a4 <_strtod_l+0x94c>
 8007d04:	9304      	str	r3, [sp, #16]
 8007d06:	4640      	mov	r0, r8
 8007d08:	4649      	mov	r1, r9
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	07ea      	lsls	r2, r5, #31
 8007d0e:	d504      	bpl.n	8007d1a <_strtod_l+0x5c2>
 8007d10:	e9da 2300 	ldrd	r2, r3, [sl]
 8007d14:	f7f8 fc80 	bl	8000618 <__aeabi_dmul>
 8007d18:	2301      	movs	r3, #1
 8007d1a:	106d      	asrs	r5, r5, #1
 8007d1c:	f10a 0a08 	add.w	sl, sl, #8
 8007d20:	d1f4      	bne.n	8007d0c <_strtod_l+0x5b4>
 8007d22:	b10b      	cbz	r3, 8007d28 <_strtod_l+0x5d0>
 8007d24:	4680      	mov	r8, r0
 8007d26:	4689      	mov	r9, r1
 8007d28:	9b04      	ldr	r3, [sp, #16]
 8007d2a:	b1bb      	cbz	r3, 8007d5c <_strtod_l+0x604>
 8007d2c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007d30:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	4649      	mov	r1, r9
 8007d38:	dd10      	ble.n	8007d5c <_strtod_l+0x604>
 8007d3a:	2b1f      	cmp	r3, #31
 8007d3c:	f340 811e 	ble.w	8007f7c <_strtod_l+0x824>
 8007d40:	2b34      	cmp	r3, #52	; 0x34
 8007d42:	bfde      	ittt	le
 8007d44:	f04f 33ff 	movle.w	r3, #4294967295
 8007d48:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007d4c:	4093      	lslle	r3, r2
 8007d4e:	f04f 0800 	mov.w	r8, #0
 8007d52:	bfcc      	ite	gt
 8007d54:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007d58:	ea03 0901 	andle.w	r9, r3, r1
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	2300      	movs	r3, #0
 8007d60:	4640      	mov	r0, r8
 8007d62:	4649      	mov	r1, r9
 8007d64:	f7f8 fec0 	bl	8000ae8 <__aeabi_dcmpeq>
 8007d68:	2800      	cmp	r0, #0
 8007d6a:	d1a6      	bne.n	8007cba <_strtod_l+0x562>
 8007d6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d6e:	9300      	str	r3, [sp, #0]
 8007d70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d72:	4633      	mov	r3, r6
 8007d74:	465a      	mov	r2, fp
 8007d76:	4620      	mov	r0, r4
 8007d78:	f002 fd7a 	bl	800a870 <__s2b>
 8007d7c:	9009      	str	r0, [sp, #36]	; 0x24
 8007d7e:	2800      	cmp	r0, #0
 8007d80:	f43f af2a 	beq.w	8007bd8 <_strtod_l+0x480>
 8007d84:	9a08      	ldr	r2, [sp, #32]
 8007d86:	9b05      	ldr	r3, [sp, #20]
 8007d88:	2a00      	cmp	r2, #0
 8007d8a:	eba3 0307 	sub.w	r3, r3, r7
 8007d8e:	bfa8      	it	ge
 8007d90:	2300      	movge	r3, #0
 8007d92:	930c      	str	r3, [sp, #48]	; 0x30
 8007d94:	2500      	movs	r5, #0
 8007d96:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007d9a:	9312      	str	r3, [sp, #72]	; 0x48
 8007d9c:	46ab      	mov	fp, r5
 8007d9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007da0:	4620      	mov	r0, r4
 8007da2:	6859      	ldr	r1, [r3, #4]
 8007da4:	f002 fcbc 	bl	800a720 <_Balloc>
 8007da8:	9005      	str	r0, [sp, #20]
 8007daa:	2800      	cmp	r0, #0
 8007dac:	f43f af18 	beq.w	8007be0 <_strtod_l+0x488>
 8007db0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007db2:	691a      	ldr	r2, [r3, #16]
 8007db4:	3202      	adds	r2, #2
 8007db6:	f103 010c 	add.w	r1, r3, #12
 8007dba:	0092      	lsls	r2, r2, #2
 8007dbc:	300c      	adds	r0, #12
 8007dbe:	f001 f9b3 	bl	8009128 <memcpy>
 8007dc2:	ec49 8b10 	vmov	d0, r8, r9
 8007dc6:	aa18      	add	r2, sp, #96	; 0x60
 8007dc8:	a917      	add	r1, sp, #92	; 0x5c
 8007dca:	4620      	mov	r0, r4
 8007dcc:	f003 f884 	bl	800aed8 <__d2b>
 8007dd0:	ec49 8b18 	vmov	d8, r8, r9
 8007dd4:	9016      	str	r0, [sp, #88]	; 0x58
 8007dd6:	2800      	cmp	r0, #0
 8007dd8:	f43f af02 	beq.w	8007be0 <_strtod_l+0x488>
 8007ddc:	2101      	movs	r1, #1
 8007dde:	4620      	mov	r0, r4
 8007de0:	f002 fdde 	bl	800a9a0 <__i2b>
 8007de4:	4683      	mov	fp, r0
 8007de6:	2800      	cmp	r0, #0
 8007de8:	f43f aefa 	beq.w	8007be0 <_strtod_l+0x488>
 8007dec:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007dee:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007df0:	2e00      	cmp	r6, #0
 8007df2:	bfab      	itete	ge
 8007df4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8007df6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8007df8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007dfa:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8007dfe:	bfac      	ite	ge
 8007e00:	eb06 0a03 	addge.w	sl, r6, r3
 8007e04:	1b9f      	sublt	r7, r3, r6
 8007e06:	9b04      	ldr	r3, [sp, #16]
 8007e08:	1af6      	subs	r6, r6, r3
 8007e0a:	4416      	add	r6, r2
 8007e0c:	4ba0      	ldr	r3, [pc, #640]	; (8008090 <_strtod_l+0x938>)
 8007e0e:	3e01      	subs	r6, #1
 8007e10:	429e      	cmp	r6, r3
 8007e12:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007e16:	f280 80c4 	bge.w	8007fa2 <_strtod_l+0x84a>
 8007e1a:	1b9b      	subs	r3, r3, r6
 8007e1c:	2b1f      	cmp	r3, #31
 8007e1e:	eba2 0203 	sub.w	r2, r2, r3
 8007e22:	f04f 0101 	mov.w	r1, #1
 8007e26:	f300 80b0 	bgt.w	8007f8a <_strtod_l+0x832>
 8007e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8007e2e:	930e      	str	r3, [sp, #56]	; 0x38
 8007e30:	2300      	movs	r3, #0
 8007e32:	930d      	str	r3, [sp, #52]	; 0x34
 8007e34:	eb0a 0602 	add.w	r6, sl, r2
 8007e38:	9b04      	ldr	r3, [sp, #16]
 8007e3a:	45b2      	cmp	sl, r6
 8007e3c:	4417      	add	r7, r2
 8007e3e:	441f      	add	r7, r3
 8007e40:	4653      	mov	r3, sl
 8007e42:	bfa8      	it	ge
 8007e44:	4633      	movge	r3, r6
 8007e46:	42bb      	cmp	r3, r7
 8007e48:	bfa8      	it	ge
 8007e4a:	463b      	movge	r3, r7
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	bfc2      	ittt	gt
 8007e50:	1af6      	subgt	r6, r6, r3
 8007e52:	1aff      	subgt	r7, r7, r3
 8007e54:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007e58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	dd17      	ble.n	8007e8e <_strtod_l+0x736>
 8007e5e:	4659      	mov	r1, fp
 8007e60:	461a      	mov	r2, r3
 8007e62:	4620      	mov	r0, r4
 8007e64:	f002 fe5c 	bl	800ab20 <__pow5mult>
 8007e68:	4683      	mov	fp, r0
 8007e6a:	2800      	cmp	r0, #0
 8007e6c:	f43f aeb8 	beq.w	8007be0 <_strtod_l+0x488>
 8007e70:	4601      	mov	r1, r0
 8007e72:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007e74:	4620      	mov	r0, r4
 8007e76:	f002 fda9 	bl	800a9cc <__multiply>
 8007e7a:	900b      	str	r0, [sp, #44]	; 0x2c
 8007e7c:	2800      	cmp	r0, #0
 8007e7e:	f43f aeaf 	beq.w	8007be0 <_strtod_l+0x488>
 8007e82:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007e84:	4620      	mov	r0, r4
 8007e86:	f002 fc8b 	bl	800a7a0 <_Bfree>
 8007e8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e8c:	9316      	str	r3, [sp, #88]	; 0x58
 8007e8e:	2e00      	cmp	r6, #0
 8007e90:	f300 808c 	bgt.w	8007fac <_strtod_l+0x854>
 8007e94:	9b08      	ldr	r3, [sp, #32]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	dd08      	ble.n	8007eac <_strtod_l+0x754>
 8007e9a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007e9c:	9905      	ldr	r1, [sp, #20]
 8007e9e:	4620      	mov	r0, r4
 8007ea0:	f002 fe3e 	bl	800ab20 <__pow5mult>
 8007ea4:	9005      	str	r0, [sp, #20]
 8007ea6:	2800      	cmp	r0, #0
 8007ea8:	f43f ae9a 	beq.w	8007be0 <_strtod_l+0x488>
 8007eac:	2f00      	cmp	r7, #0
 8007eae:	dd08      	ble.n	8007ec2 <_strtod_l+0x76a>
 8007eb0:	9905      	ldr	r1, [sp, #20]
 8007eb2:	463a      	mov	r2, r7
 8007eb4:	4620      	mov	r0, r4
 8007eb6:	f002 fe8d 	bl	800abd4 <__lshift>
 8007eba:	9005      	str	r0, [sp, #20]
 8007ebc:	2800      	cmp	r0, #0
 8007ebe:	f43f ae8f 	beq.w	8007be0 <_strtod_l+0x488>
 8007ec2:	f1ba 0f00 	cmp.w	sl, #0
 8007ec6:	dd08      	ble.n	8007eda <_strtod_l+0x782>
 8007ec8:	4659      	mov	r1, fp
 8007eca:	4652      	mov	r2, sl
 8007ecc:	4620      	mov	r0, r4
 8007ece:	f002 fe81 	bl	800abd4 <__lshift>
 8007ed2:	4683      	mov	fp, r0
 8007ed4:	2800      	cmp	r0, #0
 8007ed6:	f43f ae83 	beq.w	8007be0 <_strtod_l+0x488>
 8007eda:	9a05      	ldr	r2, [sp, #20]
 8007edc:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007ede:	4620      	mov	r0, r4
 8007ee0:	f002 ff00 	bl	800ace4 <__mdiff>
 8007ee4:	4605      	mov	r5, r0
 8007ee6:	2800      	cmp	r0, #0
 8007ee8:	f43f ae7a 	beq.w	8007be0 <_strtod_l+0x488>
 8007eec:	68c3      	ldr	r3, [r0, #12]
 8007eee:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	60c3      	str	r3, [r0, #12]
 8007ef4:	4659      	mov	r1, fp
 8007ef6:	f002 fed9 	bl	800acac <__mcmp>
 8007efa:	2800      	cmp	r0, #0
 8007efc:	da60      	bge.n	8007fc0 <_strtod_l+0x868>
 8007efe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f00:	ea53 0308 	orrs.w	r3, r3, r8
 8007f04:	f040 8084 	bne.w	8008010 <_strtod_l+0x8b8>
 8007f08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d17f      	bne.n	8008010 <_strtod_l+0x8b8>
 8007f10:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007f14:	0d1b      	lsrs	r3, r3, #20
 8007f16:	051b      	lsls	r3, r3, #20
 8007f18:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007f1c:	d978      	bls.n	8008010 <_strtod_l+0x8b8>
 8007f1e:	696b      	ldr	r3, [r5, #20]
 8007f20:	b913      	cbnz	r3, 8007f28 <_strtod_l+0x7d0>
 8007f22:	692b      	ldr	r3, [r5, #16]
 8007f24:	2b01      	cmp	r3, #1
 8007f26:	dd73      	ble.n	8008010 <_strtod_l+0x8b8>
 8007f28:	4629      	mov	r1, r5
 8007f2a:	2201      	movs	r2, #1
 8007f2c:	4620      	mov	r0, r4
 8007f2e:	f002 fe51 	bl	800abd4 <__lshift>
 8007f32:	4659      	mov	r1, fp
 8007f34:	4605      	mov	r5, r0
 8007f36:	f002 feb9 	bl	800acac <__mcmp>
 8007f3a:	2800      	cmp	r0, #0
 8007f3c:	dd68      	ble.n	8008010 <_strtod_l+0x8b8>
 8007f3e:	9904      	ldr	r1, [sp, #16]
 8007f40:	4a54      	ldr	r2, [pc, #336]	; (8008094 <_strtod_l+0x93c>)
 8007f42:	464b      	mov	r3, r9
 8007f44:	2900      	cmp	r1, #0
 8007f46:	f000 8084 	beq.w	8008052 <_strtod_l+0x8fa>
 8007f4a:	ea02 0109 	and.w	r1, r2, r9
 8007f4e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007f52:	dc7e      	bgt.n	8008052 <_strtod_l+0x8fa>
 8007f54:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007f58:	f77f aeb3 	ble.w	8007cc2 <_strtod_l+0x56a>
 8007f5c:	4b4e      	ldr	r3, [pc, #312]	; (8008098 <_strtod_l+0x940>)
 8007f5e:	4640      	mov	r0, r8
 8007f60:	4649      	mov	r1, r9
 8007f62:	2200      	movs	r2, #0
 8007f64:	f7f8 fb58 	bl	8000618 <__aeabi_dmul>
 8007f68:	4b4a      	ldr	r3, [pc, #296]	; (8008094 <_strtod_l+0x93c>)
 8007f6a:	400b      	ands	r3, r1
 8007f6c:	4680      	mov	r8, r0
 8007f6e:	4689      	mov	r9, r1
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	f47f ae3f 	bne.w	8007bf4 <_strtod_l+0x49c>
 8007f76:	2322      	movs	r3, #34	; 0x22
 8007f78:	6023      	str	r3, [r4, #0]
 8007f7a:	e63b      	b.n	8007bf4 <_strtod_l+0x49c>
 8007f7c:	f04f 32ff 	mov.w	r2, #4294967295
 8007f80:	fa02 f303 	lsl.w	r3, r2, r3
 8007f84:	ea03 0808 	and.w	r8, r3, r8
 8007f88:	e6e8      	b.n	8007d5c <_strtod_l+0x604>
 8007f8a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007f8e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8007f92:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007f96:	36e2      	adds	r6, #226	; 0xe2
 8007f98:	fa01 f306 	lsl.w	r3, r1, r6
 8007f9c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8007fa0:	e748      	b.n	8007e34 <_strtod_l+0x6dc>
 8007fa2:	2100      	movs	r1, #0
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8007faa:	e743      	b.n	8007e34 <_strtod_l+0x6dc>
 8007fac:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007fae:	4632      	mov	r2, r6
 8007fb0:	4620      	mov	r0, r4
 8007fb2:	f002 fe0f 	bl	800abd4 <__lshift>
 8007fb6:	9016      	str	r0, [sp, #88]	; 0x58
 8007fb8:	2800      	cmp	r0, #0
 8007fba:	f47f af6b 	bne.w	8007e94 <_strtod_l+0x73c>
 8007fbe:	e60f      	b.n	8007be0 <_strtod_l+0x488>
 8007fc0:	46ca      	mov	sl, r9
 8007fc2:	d171      	bne.n	80080a8 <_strtod_l+0x950>
 8007fc4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007fc6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007fca:	b352      	cbz	r2, 8008022 <_strtod_l+0x8ca>
 8007fcc:	4a33      	ldr	r2, [pc, #204]	; (800809c <_strtod_l+0x944>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d12a      	bne.n	8008028 <_strtod_l+0x8d0>
 8007fd2:	9b04      	ldr	r3, [sp, #16]
 8007fd4:	4641      	mov	r1, r8
 8007fd6:	b1fb      	cbz	r3, 8008018 <_strtod_l+0x8c0>
 8007fd8:	4b2e      	ldr	r3, [pc, #184]	; (8008094 <_strtod_l+0x93c>)
 8007fda:	ea09 0303 	and.w	r3, r9, r3
 8007fde:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007fe2:	f04f 32ff 	mov.w	r2, #4294967295
 8007fe6:	d81a      	bhi.n	800801e <_strtod_l+0x8c6>
 8007fe8:	0d1b      	lsrs	r3, r3, #20
 8007fea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007fee:	fa02 f303 	lsl.w	r3, r2, r3
 8007ff2:	4299      	cmp	r1, r3
 8007ff4:	d118      	bne.n	8008028 <_strtod_l+0x8d0>
 8007ff6:	4b2a      	ldr	r3, [pc, #168]	; (80080a0 <_strtod_l+0x948>)
 8007ff8:	459a      	cmp	sl, r3
 8007ffa:	d102      	bne.n	8008002 <_strtod_l+0x8aa>
 8007ffc:	3101      	adds	r1, #1
 8007ffe:	f43f adef 	beq.w	8007be0 <_strtod_l+0x488>
 8008002:	4b24      	ldr	r3, [pc, #144]	; (8008094 <_strtod_l+0x93c>)
 8008004:	ea0a 0303 	and.w	r3, sl, r3
 8008008:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800800c:	f04f 0800 	mov.w	r8, #0
 8008010:	9b04      	ldr	r3, [sp, #16]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d1a2      	bne.n	8007f5c <_strtod_l+0x804>
 8008016:	e5ed      	b.n	8007bf4 <_strtod_l+0x49c>
 8008018:	f04f 33ff 	mov.w	r3, #4294967295
 800801c:	e7e9      	b.n	8007ff2 <_strtod_l+0x89a>
 800801e:	4613      	mov	r3, r2
 8008020:	e7e7      	b.n	8007ff2 <_strtod_l+0x89a>
 8008022:	ea53 0308 	orrs.w	r3, r3, r8
 8008026:	d08a      	beq.n	8007f3e <_strtod_l+0x7e6>
 8008028:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800802a:	b1e3      	cbz	r3, 8008066 <_strtod_l+0x90e>
 800802c:	ea13 0f0a 	tst.w	r3, sl
 8008030:	d0ee      	beq.n	8008010 <_strtod_l+0x8b8>
 8008032:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008034:	9a04      	ldr	r2, [sp, #16]
 8008036:	4640      	mov	r0, r8
 8008038:	4649      	mov	r1, r9
 800803a:	b1c3      	cbz	r3, 800806e <_strtod_l+0x916>
 800803c:	f7ff fb6d 	bl	800771a <sulp>
 8008040:	4602      	mov	r2, r0
 8008042:	460b      	mov	r3, r1
 8008044:	ec51 0b18 	vmov	r0, r1, d8
 8008048:	f7f8 f930 	bl	80002ac <__adddf3>
 800804c:	4680      	mov	r8, r0
 800804e:	4689      	mov	r9, r1
 8008050:	e7de      	b.n	8008010 <_strtod_l+0x8b8>
 8008052:	4013      	ands	r3, r2
 8008054:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008058:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800805c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008060:	f04f 38ff 	mov.w	r8, #4294967295
 8008064:	e7d4      	b.n	8008010 <_strtod_l+0x8b8>
 8008066:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008068:	ea13 0f08 	tst.w	r3, r8
 800806c:	e7e0      	b.n	8008030 <_strtod_l+0x8d8>
 800806e:	f7ff fb54 	bl	800771a <sulp>
 8008072:	4602      	mov	r2, r0
 8008074:	460b      	mov	r3, r1
 8008076:	ec51 0b18 	vmov	r0, r1, d8
 800807a:	f7f8 f915 	bl	80002a8 <__aeabi_dsub>
 800807e:	2200      	movs	r2, #0
 8008080:	2300      	movs	r3, #0
 8008082:	4680      	mov	r8, r0
 8008084:	4689      	mov	r9, r1
 8008086:	f7f8 fd2f 	bl	8000ae8 <__aeabi_dcmpeq>
 800808a:	2800      	cmp	r0, #0
 800808c:	d0c0      	beq.n	8008010 <_strtod_l+0x8b8>
 800808e:	e618      	b.n	8007cc2 <_strtod_l+0x56a>
 8008090:	fffffc02 	.word	0xfffffc02
 8008094:	7ff00000 	.word	0x7ff00000
 8008098:	39500000 	.word	0x39500000
 800809c:	000fffff 	.word	0x000fffff
 80080a0:	7fefffff 	.word	0x7fefffff
 80080a4:	0800bc68 	.word	0x0800bc68
 80080a8:	4659      	mov	r1, fp
 80080aa:	4628      	mov	r0, r5
 80080ac:	f002 ff6e 	bl	800af8c <__ratio>
 80080b0:	ec57 6b10 	vmov	r6, r7, d0
 80080b4:	ee10 0a10 	vmov	r0, s0
 80080b8:	2200      	movs	r2, #0
 80080ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80080be:	4639      	mov	r1, r7
 80080c0:	f7f8 fd26 	bl	8000b10 <__aeabi_dcmple>
 80080c4:	2800      	cmp	r0, #0
 80080c6:	d071      	beq.n	80081ac <_strtod_l+0xa54>
 80080c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d17c      	bne.n	80081c8 <_strtod_l+0xa70>
 80080ce:	f1b8 0f00 	cmp.w	r8, #0
 80080d2:	d15a      	bne.n	800818a <_strtod_l+0xa32>
 80080d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d15d      	bne.n	8008198 <_strtod_l+0xa40>
 80080dc:	4b90      	ldr	r3, [pc, #576]	; (8008320 <_strtod_l+0xbc8>)
 80080de:	2200      	movs	r2, #0
 80080e0:	4630      	mov	r0, r6
 80080e2:	4639      	mov	r1, r7
 80080e4:	f7f8 fd0a 	bl	8000afc <__aeabi_dcmplt>
 80080e8:	2800      	cmp	r0, #0
 80080ea:	d15c      	bne.n	80081a6 <_strtod_l+0xa4e>
 80080ec:	4630      	mov	r0, r6
 80080ee:	4639      	mov	r1, r7
 80080f0:	4b8c      	ldr	r3, [pc, #560]	; (8008324 <_strtod_l+0xbcc>)
 80080f2:	2200      	movs	r2, #0
 80080f4:	f7f8 fa90 	bl	8000618 <__aeabi_dmul>
 80080f8:	4606      	mov	r6, r0
 80080fa:	460f      	mov	r7, r1
 80080fc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008100:	9606      	str	r6, [sp, #24]
 8008102:	9307      	str	r3, [sp, #28]
 8008104:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008108:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800810c:	4b86      	ldr	r3, [pc, #536]	; (8008328 <_strtod_l+0xbd0>)
 800810e:	ea0a 0303 	and.w	r3, sl, r3
 8008112:	930d      	str	r3, [sp, #52]	; 0x34
 8008114:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008116:	4b85      	ldr	r3, [pc, #532]	; (800832c <_strtod_l+0xbd4>)
 8008118:	429a      	cmp	r2, r3
 800811a:	f040 8090 	bne.w	800823e <_strtod_l+0xae6>
 800811e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8008122:	ec49 8b10 	vmov	d0, r8, r9
 8008126:	f002 fe67 	bl	800adf8 <__ulp>
 800812a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800812e:	ec51 0b10 	vmov	r0, r1, d0
 8008132:	f7f8 fa71 	bl	8000618 <__aeabi_dmul>
 8008136:	4642      	mov	r2, r8
 8008138:	464b      	mov	r3, r9
 800813a:	f7f8 f8b7 	bl	80002ac <__adddf3>
 800813e:	460b      	mov	r3, r1
 8008140:	4979      	ldr	r1, [pc, #484]	; (8008328 <_strtod_l+0xbd0>)
 8008142:	4a7b      	ldr	r2, [pc, #492]	; (8008330 <_strtod_l+0xbd8>)
 8008144:	4019      	ands	r1, r3
 8008146:	4291      	cmp	r1, r2
 8008148:	4680      	mov	r8, r0
 800814a:	d944      	bls.n	80081d6 <_strtod_l+0xa7e>
 800814c:	ee18 2a90 	vmov	r2, s17
 8008150:	4b78      	ldr	r3, [pc, #480]	; (8008334 <_strtod_l+0xbdc>)
 8008152:	429a      	cmp	r2, r3
 8008154:	d104      	bne.n	8008160 <_strtod_l+0xa08>
 8008156:	ee18 3a10 	vmov	r3, s16
 800815a:	3301      	adds	r3, #1
 800815c:	f43f ad40 	beq.w	8007be0 <_strtod_l+0x488>
 8008160:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8008334 <_strtod_l+0xbdc>
 8008164:	f04f 38ff 	mov.w	r8, #4294967295
 8008168:	9916      	ldr	r1, [sp, #88]	; 0x58
 800816a:	4620      	mov	r0, r4
 800816c:	f002 fb18 	bl	800a7a0 <_Bfree>
 8008170:	9905      	ldr	r1, [sp, #20]
 8008172:	4620      	mov	r0, r4
 8008174:	f002 fb14 	bl	800a7a0 <_Bfree>
 8008178:	4659      	mov	r1, fp
 800817a:	4620      	mov	r0, r4
 800817c:	f002 fb10 	bl	800a7a0 <_Bfree>
 8008180:	4629      	mov	r1, r5
 8008182:	4620      	mov	r0, r4
 8008184:	f002 fb0c 	bl	800a7a0 <_Bfree>
 8008188:	e609      	b.n	8007d9e <_strtod_l+0x646>
 800818a:	f1b8 0f01 	cmp.w	r8, #1
 800818e:	d103      	bne.n	8008198 <_strtod_l+0xa40>
 8008190:	f1b9 0f00 	cmp.w	r9, #0
 8008194:	f43f ad95 	beq.w	8007cc2 <_strtod_l+0x56a>
 8008198:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80082f0 <_strtod_l+0xb98>
 800819c:	4f60      	ldr	r7, [pc, #384]	; (8008320 <_strtod_l+0xbc8>)
 800819e:	ed8d 7b06 	vstr	d7, [sp, #24]
 80081a2:	2600      	movs	r6, #0
 80081a4:	e7ae      	b.n	8008104 <_strtod_l+0x9ac>
 80081a6:	4f5f      	ldr	r7, [pc, #380]	; (8008324 <_strtod_l+0xbcc>)
 80081a8:	2600      	movs	r6, #0
 80081aa:	e7a7      	b.n	80080fc <_strtod_l+0x9a4>
 80081ac:	4b5d      	ldr	r3, [pc, #372]	; (8008324 <_strtod_l+0xbcc>)
 80081ae:	4630      	mov	r0, r6
 80081b0:	4639      	mov	r1, r7
 80081b2:	2200      	movs	r2, #0
 80081b4:	f7f8 fa30 	bl	8000618 <__aeabi_dmul>
 80081b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081ba:	4606      	mov	r6, r0
 80081bc:	460f      	mov	r7, r1
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d09c      	beq.n	80080fc <_strtod_l+0x9a4>
 80081c2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80081c6:	e79d      	b.n	8008104 <_strtod_l+0x9ac>
 80081c8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80082f8 <_strtod_l+0xba0>
 80081cc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80081d0:	ec57 6b17 	vmov	r6, r7, d7
 80081d4:	e796      	b.n	8008104 <_strtod_l+0x9ac>
 80081d6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80081da:	9b04      	ldr	r3, [sp, #16]
 80081dc:	46ca      	mov	sl, r9
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d1c2      	bne.n	8008168 <_strtod_l+0xa10>
 80081e2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80081e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80081e8:	0d1b      	lsrs	r3, r3, #20
 80081ea:	051b      	lsls	r3, r3, #20
 80081ec:	429a      	cmp	r2, r3
 80081ee:	d1bb      	bne.n	8008168 <_strtod_l+0xa10>
 80081f0:	4630      	mov	r0, r6
 80081f2:	4639      	mov	r1, r7
 80081f4:	f7f8 fd70 	bl	8000cd8 <__aeabi_d2lz>
 80081f8:	f7f8 f9e0 	bl	80005bc <__aeabi_l2d>
 80081fc:	4602      	mov	r2, r0
 80081fe:	460b      	mov	r3, r1
 8008200:	4630      	mov	r0, r6
 8008202:	4639      	mov	r1, r7
 8008204:	f7f8 f850 	bl	80002a8 <__aeabi_dsub>
 8008208:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800820a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800820e:	ea43 0308 	orr.w	r3, r3, r8
 8008212:	4313      	orrs	r3, r2
 8008214:	4606      	mov	r6, r0
 8008216:	460f      	mov	r7, r1
 8008218:	d054      	beq.n	80082c4 <_strtod_l+0xb6c>
 800821a:	a339      	add	r3, pc, #228	; (adr r3, 8008300 <_strtod_l+0xba8>)
 800821c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008220:	f7f8 fc6c 	bl	8000afc <__aeabi_dcmplt>
 8008224:	2800      	cmp	r0, #0
 8008226:	f47f ace5 	bne.w	8007bf4 <_strtod_l+0x49c>
 800822a:	a337      	add	r3, pc, #220	; (adr r3, 8008308 <_strtod_l+0xbb0>)
 800822c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008230:	4630      	mov	r0, r6
 8008232:	4639      	mov	r1, r7
 8008234:	f7f8 fc80 	bl	8000b38 <__aeabi_dcmpgt>
 8008238:	2800      	cmp	r0, #0
 800823a:	d095      	beq.n	8008168 <_strtod_l+0xa10>
 800823c:	e4da      	b.n	8007bf4 <_strtod_l+0x49c>
 800823e:	9b04      	ldr	r3, [sp, #16]
 8008240:	b333      	cbz	r3, 8008290 <_strtod_l+0xb38>
 8008242:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008244:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008248:	d822      	bhi.n	8008290 <_strtod_l+0xb38>
 800824a:	a331      	add	r3, pc, #196	; (adr r3, 8008310 <_strtod_l+0xbb8>)
 800824c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008250:	4630      	mov	r0, r6
 8008252:	4639      	mov	r1, r7
 8008254:	f7f8 fc5c 	bl	8000b10 <__aeabi_dcmple>
 8008258:	b1a0      	cbz	r0, 8008284 <_strtod_l+0xb2c>
 800825a:	4639      	mov	r1, r7
 800825c:	4630      	mov	r0, r6
 800825e:	f7f8 fcb3 	bl	8000bc8 <__aeabi_d2uiz>
 8008262:	2801      	cmp	r0, #1
 8008264:	bf38      	it	cc
 8008266:	2001      	movcc	r0, #1
 8008268:	f7f8 f95c 	bl	8000524 <__aeabi_ui2d>
 800826c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800826e:	4606      	mov	r6, r0
 8008270:	460f      	mov	r7, r1
 8008272:	bb23      	cbnz	r3, 80082be <_strtod_l+0xb66>
 8008274:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008278:	9010      	str	r0, [sp, #64]	; 0x40
 800827a:	9311      	str	r3, [sp, #68]	; 0x44
 800827c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008280:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8008284:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008286:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008288:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800828c:	1a9b      	subs	r3, r3, r2
 800828e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008290:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008294:	eeb0 0a48 	vmov.f32	s0, s16
 8008298:	eef0 0a68 	vmov.f32	s1, s17
 800829c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80082a0:	f002 fdaa 	bl	800adf8 <__ulp>
 80082a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80082a8:	ec53 2b10 	vmov	r2, r3, d0
 80082ac:	f7f8 f9b4 	bl	8000618 <__aeabi_dmul>
 80082b0:	ec53 2b18 	vmov	r2, r3, d8
 80082b4:	f7f7 fffa 	bl	80002ac <__adddf3>
 80082b8:	4680      	mov	r8, r0
 80082ba:	4689      	mov	r9, r1
 80082bc:	e78d      	b.n	80081da <_strtod_l+0xa82>
 80082be:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80082c2:	e7db      	b.n	800827c <_strtod_l+0xb24>
 80082c4:	a314      	add	r3, pc, #80	; (adr r3, 8008318 <_strtod_l+0xbc0>)
 80082c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ca:	f7f8 fc17 	bl	8000afc <__aeabi_dcmplt>
 80082ce:	e7b3      	b.n	8008238 <_strtod_l+0xae0>
 80082d0:	2300      	movs	r3, #0
 80082d2:	930a      	str	r3, [sp, #40]	; 0x28
 80082d4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80082d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80082d8:	6013      	str	r3, [r2, #0]
 80082da:	f7ff ba7c 	b.w	80077d6 <_strtod_l+0x7e>
 80082de:	2a65      	cmp	r2, #101	; 0x65
 80082e0:	f43f ab75 	beq.w	80079ce <_strtod_l+0x276>
 80082e4:	2a45      	cmp	r2, #69	; 0x45
 80082e6:	f43f ab72 	beq.w	80079ce <_strtod_l+0x276>
 80082ea:	2301      	movs	r3, #1
 80082ec:	f7ff bbaa 	b.w	8007a44 <_strtod_l+0x2ec>
 80082f0:	00000000 	.word	0x00000000
 80082f4:	bff00000 	.word	0xbff00000
 80082f8:	00000000 	.word	0x00000000
 80082fc:	3ff00000 	.word	0x3ff00000
 8008300:	94a03595 	.word	0x94a03595
 8008304:	3fdfffff 	.word	0x3fdfffff
 8008308:	35afe535 	.word	0x35afe535
 800830c:	3fe00000 	.word	0x3fe00000
 8008310:	ffc00000 	.word	0xffc00000
 8008314:	41dfffff 	.word	0x41dfffff
 8008318:	94a03595 	.word	0x94a03595
 800831c:	3fcfffff 	.word	0x3fcfffff
 8008320:	3ff00000 	.word	0x3ff00000
 8008324:	3fe00000 	.word	0x3fe00000
 8008328:	7ff00000 	.word	0x7ff00000
 800832c:	7fe00000 	.word	0x7fe00000
 8008330:	7c9fffff 	.word	0x7c9fffff
 8008334:	7fefffff 	.word	0x7fefffff

08008338 <strtod>:
 8008338:	460a      	mov	r2, r1
 800833a:	4601      	mov	r1, r0
 800833c:	4802      	ldr	r0, [pc, #8]	; (8008348 <strtod+0x10>)
 800833e:	4b03      	ldr	r3, [pc, #12]	; (800834c <strtod+0x14>)
 8008340:	6800      	ldr	r0, [r0, #0]
 8008342:	f7ff ba09 	b.w	8007758 <_strtod_l>
 8008346:	bf00      	nop
 8008348:	200001e0 	.word	0x200001e0
 800834c:	20000028 	.word	0x20000028

08008350 <_strtol_l.constprop.0>:
 8008350:	2b01      	cmp	r3, #1
 8008352:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008356:	d001      	beq.n	800835c <_strtol_l.constprop.0+0xc>
 8008358:	2b24      	cmp	r3, #36	; 0x24
 800835a:	d906      	bls.n	800836a <_strtol_l.constprop.0+0x1a>
 800835c:	f000 feb8 	bl	80090d0 <__errno>
 8008360:	2316      	movs	r3, #22
 8008362:	6003      	str	r3, [r0, #0]
 8008364:	2000      	movs	r0, #0
 8008366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800836a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008450 <_strtol_l.constprop.0+0x100>
 800836e:	460d      	mov	r5, r1
 8008370:	462e      	mov	r6, r5
 8008372:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008376:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800837a:	f017 0708 	ands.w	r7, r7, #8
 800837e:	d1f7      	bne.n	8008370 <_strtol_l.constprop.0+0x20>
 8008380:	2c2d      	cmp	r4, #45	; 0x2d
 8008382:	d132      	bne.n	80083ea <_strtol_l.constprop.0+0x9a>
 8008384:	782c      	ldrb	r4, [r5, #0]
 8008386:	2701      	movs	r7, #1
 8008388:	1cb5      	adds	r5, r6, #2
 800838a:	2b00      	cmp	r3, #0
 800838c:	d05b      	beq.n	8008446 <_strtol_l.constprop.0+0xf6>
 800838e:	2b10      	cmp	r3, #16
 8008390:	d109      	bne.n	80083a6 <_strtol_l.constprop.0+0x56>
 8008392:	2c30      	cmp	r4, #48	; 0x30
 8008394:	d107      	bne.n	80083a6 <_strtol_l.constprop.0+0x56>
 8008396:	782c      	ldrb	r4, [r5, #0]
 8008398:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800839c:	2c58      	cmp	r4, #88	; 0x58
 800839e:	d14d      	bne.n	800843c <_strtol_l.constprop.0+0xec>
 80083a0:	786c      	ldrb	r4, [r5, #1]
 80083a2:	2310      	movs	r3, #16
 80083a4:	3502      	adds	r5, #2
 80083a6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80083aa:	f108 38ff 	add.w	r8, r8, #4294967295
 80083ae:	f04f 0e00 	mov.w	lr, #0
 80083b2:	fbb8 f9f3 	udiv	r9, r8, r3
 80083b6:	4676      	mov	r6, lr
 80083b8:	fb03 8a19 	mls	sl, r3, r9, r8
 80083bc:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80083c0:	f1bc 0f09 	cmp.w	ip, #9
 80083c4:	d816      	bhi.n	80083f4 <_strtol_l.constprop.0+0xa4>
 80083c6:	4664      	mov	r4, ip
 80083c8:	42a3      	cmp	r3, r4
 80083ca:	dd24      	ble.n	8008416 <_strtol_l.constprop.0+0xc6>
 80083cc:	f1be 3fff 	cmp.w	lr, #4294967295
 80083d0:	d008      	beq.n	80083e4 <_strtol_l.constprop.0+0x94>
 80083d2:	45b1      	cmp	r9, r6
 80083d4:	d31c      	bcc.n	8008410 <_strtol_l.constprop.0+0xc0>
 80083d6:	d101      	bne.n	80083dc <_strtol_l.constprop.0+0x8c>
 80083d8:	45a2      	cmp	sl, r4
 80083da:	db19      	blt.n	8008410 <_strtol_l.constprop.0+0xc0>
 80083dc:	fb06 4603 	mla	r6, r6, r3, r4
 80083e0:	f04f 0e01 	mov.w	lr, #1
 80083e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80083e8:	e7e8      	b.n	80083bc <_strtol_l.constprop.0+0x6c>
 80083ea:	2c2b      	cmp	r4, #43	; 0x2b
 80083ec:	bf04      	itt	eq
 80083ee:	782c      	ldrbeq	r4, [r5, #0]
 80083f0:	1cb5      	addeq	r5, r6, #2
 80083f2:	e7ca      	b.n	800838a <_strtol_l.constprop.0+0x3a>
 80083f4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80083f8:	f1bc 0f19 	cmp.w	ip, #25
 80083fc:	d801      	bhi.n	8008402 <_strtol_l.constprop.0+0xb2>
 80083fe:	3c37      	subs	r4, #55	; 0x37
 8008400:	e7e2      	b.n	80083c8 <_strtol_l.constprop.0+0x78>
 8008402:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8008406:	f1bc 0f19 	cmp.w	ip, #25
 800840a:	d804      	bhi.n	8008416 <_strtol_l.constprop.0+0xc6>
 800840c:	3c57      	subs	r4, #87	; 0x57
 800840e:	e7db      	b.n	80083c8 <_strtol_l.constprop.0+0x78>
 8008410:	f04f 3eff 	mov.w	lr, #4294967295
 8008414:	e7e6      	b.n	80083e4 <_strtol_l.constprop.0+0x94>
 8008416:	f1be 3fff 	cmp.w	lr, #4294967295
 800841a:	d105      	bne.n	8008428 <_strtol_l.constprop.0+0xd8>
 800841c:	2322      	movs	r3, #34	; 0x22
 800841e:	6003      	str	r3, [r0, #0]
 8008420:	4646      	mov	r6, r8
 8008422:	b942      	cbnz	r2, 8008436 <_strtol_l.constprop.0+0xe6>
 8008424:	4630      	mov	r0, r6
 8008426:	e79e      	b.n	8008366 <_strtol_l.constprop.0+0x16>
 8008428:	b107      	cbz	r7, 800842c <_strtol_l.constprop.0+0xdc>
 800842a:	4276      	negs	r6, r6
 800842c:	2a00      	cmp	r2, #0
 800842e:	d0f9      	beq.n	8008424 <_strtol_l.constprop.0+0xd4>
 8008430:	f1be 0f00 	cmp.w	lr, #0
 8008434:	d000      	beq.n	8008438 <_strtol_l.constprop.0+0xe8>
 8008436:	1e69      	subs	r1, r5, #1
 8008438:	6011      	str	r1, [r2, #0]
 800843a:	e7f3      	b.n	8008424 <_strtol_l.constprop.0+0xd4>
 800843c:	2430      	movs	r4, #48	; 0x30
 800843e:	2b00      	cmp	r3, #0
 8008440:	d1b1      	bne.n	80083a6 <_strtol_l.constprop.0+0x56>
 8008442:	2308      	movs	r3, #8
 8008444:	e7af      	b.n	80083a6 <_strtol_l.constprop.0+0x56>
 8008446:	2c30      	cmp	r4, #48	; 0x30
 8008448:	d0a5      	beq.n	8008396 <_strtol_l.constprop.0+0x46>
 800844a:	230a      	movs	r3, #10
 800844c:	e7ab      	b.n	80083a6 <_strtol_l.constprop.0+0x56>
 800844e:	bf00      	nop
 8008450:	0800bc91 	.word	0x0800bc91

08008454 <strtol>:
 8008454:	4613      	mov	r3, r2
 8008456:	460a      	mov	r2, r1
 8008458:	4601      	mov	r1, r0
 800845a:	4802      	ldr	r0, [pc, #8]	; (8008464 <strtol+0x10>)
 800845c:	6800      	ldr	r0, [r0, #0]
 800845e:	f7ff bf77 	b.w	8008350 <_strtol_l.constprop.0>
 8008462:	bf00      	nop
 8008464:	200001e0 	.word	0x200001e0

08008468 <__cvt>:
 8008468:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800846c:	ec55 4b10 	vmov	r4, r5, d0
 8008470:	2d00      	cmp	r5, #0
 8008472:	460e      	mov	r6, r1
 8008474:	4619      	mov	r1, r3
 8008476:	462b      	mov	r3, r5
 8008478:	bfbb      	ittet	lt
 800847a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800847e:	461d      	movlt	r5, r3
 8008480:	2300      	movge	r3, #0
 8008482:	232d      	movlt	r3, #45	; 0x2d
 8008484:	700b      	strb	r3, [r1, #0]
 8008486:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008488:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800848c:	4691      	mov	r9, r2
 800848e:	f023 0820 	bic.w	r8, r3, #32
 8008492:	bfbc      	itt	lt
 8008494:	4622      	movlt	r2, r4
 8008496:	4614      	movlt	r4, r2
 8008498:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800849c:	d005      	beq.n	80084aa <__cvt+0x42>
 800849e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80084a2:	d100      	bne.n	80084a6 <__cvt+0x3e>
 80084a4:	3601      	adds	r6, #1
 80084a6:	2102      	movs	r1, #2
 80084a8:	e000      	b.n	80084ac <__cvt+0x44>
 80084aa:	2103      	movs	r1, #3
 80084ac:	ab03      	add	r3, sp, #12
 80084ae:	9301      	str	r3, [sp, #4]
 80084b0:	ab02      	add	r3, sp, #8
 80084b2:	9300      	str	r3, [sp, #0]
 80084b4:	ec45 4b10 	vmov	d0, r4, r5
 80084b8:	4653      	mov	r3, sl
 80084ba:	4632      	mov	r2, r6
 80084bc:	f000 fed4 	bl	8009268 <_dtoa_r>
 80084c0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80084c4:	4607      	mov	r7, r0
 80084c6:	d102      	bne.n	80084ce <__cvt+0x66>
 80084c8:	f019 0f01 	tst.w	r9, #1
 80084cc:	d022      	beq.n	8008514 <__cvt+0xac>
 80084ce:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80084d2:	eb07 0906 	add.w	r9, r7, r6
 80084d6:	d110      	bne.n	80084fa <__cvt+0x92>
 80084d8:	783b      	ldrb	r3, [r7, #0]
 80084da:	2b30      	cmp	r3, #48	; 0x30
 80084dc:	d10a      	bne.n	80084f4 <__cvt+0x8c>
 80084de:	2200      	movs	r2, #0
 80084e0:	2300      	movs	r3, #0
 80084e2:	4620      	mov	r0, r4
 80084e4:	4629      	mov	r1, r5
 80084e6:	f7f8 faff 	bl	8000ae8 <__aeabi_dcmpeq>
 80084ea:	b918      	cbnz	r0, 80084f4 <__cvt+0x8c>
 80084ec:	f1c6 0601 	rsb	r6, r6, #1
 80084f0:	f8ca 6000 	str.w	r6, [sl]
 80084f4:	f8da 3000 	ldr.w	r3, [sl]
 80084f8:	4499      	add	r9, r3
 80084fa:	2200      	movs	r2, #0
 80084fc:	2300      	movs	r3, #0
 80084fe:	4620      	mov	r0, r4
 8008500:	4629      	mov	r1, r5
 8008502:	f7f8 faf1 	bl	8000ae8 <__aeabi_dcmpeq>
 8008506:	b108      	cbz	r0, 800850c <__cvt+0xa4>
 8008508:	f8cd 900c 	str.w	r9, [sp, #12]
 800850c:	2230      	movs	r2, #48	; 0x30
 800850e:	9b03      	ldr	r3, [sp, #12]
 8008510:	454b      	cmp	r3, r9
 8008512:	d307      	bcc.n	8008524 <__cvt+0xbc>
 8008514:	9b03      	ldr	r3, [sp, #12]
 8008516:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008518:	1bdb      	subs	r3, r3, r7
 800851a:	4638      	mov	r0, r7
 800851c:	6013      	str	r3, [r2, #0]
 800851e:	b004      	add	sp, #16
 8008520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008524:	1c59      	adds	r1, r3, #1
 8008526:	9103      	str	r1, [sp, #12]
 8008528:	701a      	strb	r2, [r3, #0]
 800852a:	e7f0      	b.n	800850e <__cvt+0xa6>

0800852c <__exponent>:
 800852c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800852e:	4603      	mov	r3, r0
 8008530:	2900      	cmp	r1, #0
 8008532:	bfb8      	it	lt
 8008534:	4249      	neglt	r1, r1
 8008536:	f803 2b02 	strb.w	r2, [r3], #2
 800853a:	bfb4      	ite	lt
 800853c:	222d      	movlt	r2, #45	; 0x2d
 800853e:	222b      	movge	r2, #43	; 0x2b
 8008540:	2909      	cmp	r1, #9
 8008542:	7042      	strb	r2, [r0, #1]
 8008544:	dd2a      	ble.n	800859c <__exponent+0x70>
 8008546:	f10d 0207 	add.w	r2, sp, #7
 800854a:	4617      	mov	r7, r2
 800854c:	260a      	movs	r6, #10
 800854e:	4694      	mov	ip, r2
 8008550:	fb91 f5f6 	sdiv	r5, r1, r6
 8008554:	fb06 1415 	mls	r4, r6, r5, r1
 8008558:	3430      	adds	r4, #48	; 0x30
 800855a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800855e:	460c      	mov	r4, r1
 8008560:	2c63      	cmp	r4, #99	; 0x63
 8008562:	f102 32ff 	add.w	r2, r2, #4294967295
 8008566:	4629      	mov	r1, r5
 8008568:	dcf1      	bgt.n	800854e <__exponent+0x22>
 800856a:	3130      	adds	r1, #48	; 0x30
 800856c:	f1ac 0402 	sub.w	r4, ip, #2
 8008570:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008574:	1c41      	adds	r1, r0, #1
 8008576:	4622      	mov	r2, r4
 8008578:	42ba      	cmp	r2, r7
 800857a:	d30a      	bcc.n	8008592 <__exponent+0x66>
 800857c:	f10d 0209 	add.w	r2, sp, #9
 8008580:	eba2 020c 	sub.w	r2, r2, ip
 8008584:	42bc      	cmp	r4, r7
 8008586:	bf88      	it	hi
 8008588:	2200      	movhi	r2, #0
 800858a:	4413      	add	r3, r2
 800858c:	1a18      	subs	r0, r3, r0
 800858e:	b003      	add	sp, #12
 8008590:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008592:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008596:	f801 5f01 	strb.w	r5, [r1, #1]!
 800859a:	e7ed      	b.n	8008578 <__exponent+0x4c>
 800859c:	2330      	movs	r3, #48	; 0x30
 800859e:	3130      	adds	r1, #48	; 0x30
 80085a0:	7083      	strb	r3, [r0, #2]
 80085a2:	70c1      	strb	r1, [r0, #3]
 80085a4:	1d03      	adds	r3, r0, #4
 80085a6:	e7f1      	b.n	800858c <__exponent+0x60>

080085a8 <_printf_float>:
 80085a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085ac:	ed2d 8b02 	vpush	{d8}
 80085b0:	b08d      	sub	sp, #52	; 0x34
 80085b2:	460c      	mov	r4, r1
 80085b4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80085b8:	4616      	mov	r6, r2
 80085ba:	461f      	mov	r7, r3
 80085bc:	4605      	mov	r5, r0
 80085be:	f000 fce7 	bl	8008f90 <_localeconv_r>
 80085c2:	f8d0 a000 	ldr.w	sl, [r0]
 80085c6:	4650      	mov	r0, sl
 80085c8:	f7f7 fe62 	bl	8000290 <strlen>
 80085cc:	2300      	movs	r3, #0
 80085ce:	930a      	str	r3, [sp, #40]	; 0x28
 80085d0:	6823      	ldr	r3, [r4, #0]
 80085d2:	9305      	str	r3, [sp, #20]
 80085d4:	f8d8 3000 	ldr.w	r3, [r8]
 80085d8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80085dc:	3307      	adds	r3, #7
 80085de:	f023 0307 	bic.w	r3, r3, #7
 80085e2:	f103 0208 	add.w	r2, r3, #8
 80085e6:	f8c8 2000 	str.w	r2, [r8]
 80085ea:	e9d3 8900 	ldrd	r8, r9, [r3]
 80085ee:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80085f2:	9307      	str	r3, [sp, #28]
 80085f4:	f8cd 8018 	str.w	r8, [sp, #24]
 80085f8:	ee08 0a10 	vmov	s16, r0
 80085fc:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8008600:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008604:	4b9e      	ldr	r3, [pc, #632]	; (8008880 <_printf_float+0x2d8>)
 8008606:	f04f 32ff 	mov.w	r2, #4294967295
 800860a:	f7f8 fa9f 	bl	8000b4c <__aeabi_dcmpun>
 800860e:	bb88      	cbnz	r0, 8008674 <_printf_float+0xcc>
 8008610:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008614:	4b9a      	ldr	r3, [pc, #616]	; (8008880 <_printf_float+0x2d8>)
 8008616:	f04f 32ff 	mov.w	r2, #4294967295
 800861a:	f7f8 fa79 	bl	8000b10 <__aeabi_dcmple>
 800861e:	bb48      	cbnz	r0, 8008674 <_printf_float+0xcc>
 8008620:	2200      	movs	r2, #0
 8008622:	2300      	movs	r3, #0
 8008624:	4640      	mov	r0, r8
 8008626:	4649      	mov	r1, r9
 8008628:	f7f8 fa68 	bl	8000afc <__aeabi_dcmplt>
 800862c:	b110      	cbz	r0, 8008634 <_printf_float+0x8c>
 800862e:	232d      	movs	r3, #45	; 0x2d
 8008630:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008634:	4a93      	ldr	r2, [pc, #588]	; (8008884 <_printf_float+0x2dc>)
 8008636:	4b94      	ldr	r3, [pc, #592]	; (8008888 <_printf_float+0x2e0>)
 8008638:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800863c:	bf94      	ite	ls
 800863e:	4690      	movls	r8, r2
 8008640:	4698      	movhi	r8, r3
 8008642:	2303      	movs	r3, #3
 8008644:	6123      	str	r3, [r4, #16]
 8008646:	9b05      	ldr	r3, [sp, #20]
 8008648:	f023 0304 	bic.w	r3, r3, #4
 800864c:	6023      	str	r3, [r4, #0]
 800864e:	f04f 0900 	mov.w	r9, #0
 8008652:	9700      	str	r7, [sp, #0]
 8008654:	4633      	mov	r3, r6
 8008656:	aa0b      	add	r2, sp, #44	; 0x2c
 8008658:	4621      	mov	r1, r4
 800865a:	4628      	mov	r0, r5
 800865c:	f000 f9da 	bl	8008a14 <_printf_common>
 8008660:	3001      	adds	r0, #1
 8008662:	f040 8090 	bne.w	8008786 <_printf_float+0x1de>
 8008666:	f04f 30ff 	mov.w	r0, #4294967295
 800866a:	b00d      	add	sp, #52	; 0x34
 800866c:	ecbd 8b02 	vpop	{d8}
 8008670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008674:	4642      	mov	r2, r8
 8008676:	464b      	mov	r3, r9
 8008678:	4640      	mov	r0, r8
 800867a:	4649      	mov	r1, r9
 800867c:	f7f8 fa66 	bl	8000b4c <__aeabi_dcmpun>
 8008680:	b140      	cbz	r0, 8008694 <_printf_float+0xec>
 8008682:	464b      	mov	r3, r9
 8008684:	2b00      	cmp	r3, #0
 8008686:	bfbc      	itt	lt
 8008688:	232d      	movlt	r3, #45	; 0x2d
 800868a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800868e:	4a7f      	ldr	r2, [pc, #508]	; (800888c <_printf_float+0x2e4>)
 8008690:	4b7f      	ldr	r3, [pc, #508]	; (8008890 <_printf_float+0x2e8>)
 8008692:	e7d1      	b.n	8008638 <_printf_float+0x90>
 8008694:	6863      	ldr	r3, [r4, #4]
 8008696:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800869a:	9206      	str	r2, [sp, #24]
 800869c:	1c5a      	adds	r2, r3, #1
 800869e:	d13f      	bne.n	8008720 <_printf_float+0x178>
 80086a0:	2306      	movs	r3, #6
 80086a2:	6063      	str	r3, [r4, #4]
 80086a4:	9b05      	ldr	r3, [sp, #20]
 80086a6:	6861      	ldr	r1, [r4, #4]
 80086a8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80086ac:	2300      	movs	r3, #0
 80086ae:	9303      	str	r3, [sp, #12]
 80086b0:	ab0a      	add	r3, sp, #40	; 0x28
 80086b2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80086b6:	ab09      	add	r3, sp, #36	; 0x24
 80086b8:	ec49 8b10 	vmov	d0, r8, r9
 80086bc:	9300      	str	r3, [sp, #0]
 80086be:	6022      	str	r2, [r4, #0]
 80086c0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80086c4:	4628      	mov	r0, r5
 80086c6:	f7ff fecf 	bl	8008468 <__cvt>
 80086ca:	9b06      	ldr	r3, [sp, #24]
 80086cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80086ce:	2b47      	cmp	r3, #71	; 0x47
 80086d0:	4680      	mov	r8, r0
 80086d2:	d108      	bne.n	80086e6 <_printf_float+0x13e>
 80086d4:	1cc8      	adds	r0, r1, #3
 80086d6:	db02      	blt.n	80086de <_printf_float+0x136>
 80086d8:	6863      	ldr	r3, [r4, #4]
 80086da:	4299      	cmp	r1, r3
 80086dc:	dd41      	ble.n	8008762 <_printf_float+0x1ba>
 80086de:	f1ab 0302 	sub.w	r3, fp, #2
 80086e2:	fa5f fb83 	uxtb.w	fp, r3
 80086e6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80086ea:	d820      	bhi.n	800872e <_printf_float+0x186>
 80086ec:	3901      	subs	r1, #1
 80086ee:	465a      	mov	r2, fp
 80086f0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80086f4:	9109      	str	r1, [sp, #36]	; 0x24
 80086f6:	f7ff ff19 	bl	800852c <__exponent>
 80086fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80086fc:	1813      	adds	r3, r2, r0
 80086fe:	2a01      	cmp	r2, #1
 8008700:	4681      	mov	r9, r0
 8008702:	6123      	str	r3, [r4, #16]
 8008704:	dc02      	bgt.n	800870c <_printf_float+0x164>
 8008706:	6822      	ldr	r2, [r4, #0]
 8008708:	07d2      	lsls	r2, r2, #31
 800870a:	d501      	bpl.n	8008710 <_printf_float+0x168>
 800870c:	3301      	adds	r3, #1
 800870e:	6123      	str	r3, [r4, #16]
 8008710:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008714:	2b00      	cmp	r3, #0
 8008716:	d09c      	beq.n	8008652 <_printf_float+0xaa>
 8008718:	232d      	movs	r3, #45	; 0x2d
 800871a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800871e:	e798      	b.n	8008652 <_printf_float+0xaa>
 8008720:	9a06      	ldr	r2, [sp, #24]
 8008722:	2a47      	cmp	r2, #71	; 0x47
 8008724:	d1be      	bne.n	80086a4 <_printf_float+0xfc>
 8008726:	2b00      	cmp	r3, #0
 8008728:	d1bc      	bne.n	80086a4 <_printf_float+0xfc>
 800872a:	2301      	movs	r3, #1
 800872c:	e7b9      	b.n	80086a2 <_printf_float+0xfa>
 800872e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008732:	d118      	bne.n	8008766 <_printf_float+0x1be>
 8008734:	2900      	cmp	r1, #0
 8008736:	6863      	ldr	r3, [r4, #4]
 8008738:	dd0b      	ble.n	8008752 <_printf_float+0x1aa>
 800873a:	6121      	str	r1, [r4, #16]
 800873c:	b913      	cbnz	r3, 8008744 <_printf_float+0x19c>
 800873e:	6822      	ldr	r2, [r4, #0]
 8008740:	07d0      	lsls	r0, r2, #31
 8008742:	d502      	bpl.n	800874a <_printf_float+0x1a2>
 8008744:	3301      	adds	r3, #1
 8008746:	440b      	add	r3, r1
 8008748:	6123      	str	r3, [r4, #16]
 800874a:	65a1      	str	r1, [r4, #88]	; 0x58
 800874c:	f04f 0900 	mov.w	r9, #0
 8008750:	e7de      	b.n	8008710 <_printf_float+0x168>
 8008752:	b913      	cbnz	r3, 800875a <_printf_float+0x1b2>
 8008754:	6822      	ldr	r2, [r4, #0]
 8008756:	07d2      	lsls	r2, r2, #31
 8008758:	d501      	bpl.n	800875e <_printf_float+0x1b6>
 800875a:	3302      	adds	r3, #2
 800875c:	e7f4      	b.n	8008748 <_printf_float+0x1a0>
 800875e:	2301      	movs	r3, #1
 8008760:	e7f2      	b.n	8008748 <_printf_float+0x1a0>
 8008762:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008766:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008768:	4299      	cmp	r1, r3
 800876a:	db05      	blt.n	8008778 <_printf_float+0x1d0>
 800876c:	6823      	ldr	r3, [r4, #0]
 800876e:	6121      	str	r1, [r4, #16]
 8008770:	07d8      	lsls	r0, r3, #31
 8008772:	d5ea      	bpl.n	800874a <_printf_float+0x1a2>
 8008774:	1c4b      	adds	r3, r1, #1
 8008776:	e7e7      	b.n	8008748 <_printf_float+0x1a0>
 8008778:	2900      	cmp	r1, #0
 800877a:	bfd4      	ite	le
 800877c:	f1c1 0202 	rsble	r2, r1, #2
 8008780:	2201      	movgt	r2, #1
 8008782:	4413      	add	r3, r2
 8008784:	e7e0      	b.n	8008748 <_printf_float+0x1a0>
 8008786:	6823      	ldr	r3, [r4, #0]
 8008788:	055a      	lsls	r2, r3, #21
 800878a:	d407      	bmi.n	800879c <_printf_float+0x1f4>
 800878c:	6923      	ldr	r3, [r4, #16]
 800878e:	4642      	mov	r2, r8
 8008790:	4631      	mov	r1, r6
 8008792:	4628      	mov	r0, r5
 8008794:	47b8      	blx	r7
 8008796:	3001      	adds	r0, #1
 8008798:	d12c      	bne.n	80087f4 <_printf_float+0x24c>
 800879a:	e764      	b.n	8008666 <_printf_float+0xbe>
 800879c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80087a0:	f240 80e0 	bls.w	8008964 <_printf_float+0x3bc>
 80087a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80087a8:	2200      	movs	r2, #0
 80087aa:	2300      	movs	r3, #0
 80087ac:	f7f8 f99c 	bl	8000ae8 <__aeabi_dcmpeq>
 80087b0:	2800      	cmp	r0, #0
 80087b2:	d034      	beq.n	800881e <_printf_float+0x276>
 80087b4:	4a37      	ldr	r2, [pc, #220]	; (8008894 <_printf_float+0x2ec>)
 80087b6:	2301      	movs	r3, #1
 80087b8:	4631      	mov	r1, r6
 80087ba:	4628      	mov	r0, r5
 80087bc:	47b8      	blx	r7
 80087be:	3001      	adds	r0, #1
 80087c0:	f43f af51 	beq.w	8008666 <_printf_float+0xbe>
 80087c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80087c8:	429a      	cmp	r2, r3
 80087ca:	db02      	blt.n	80087d2 <_printf_float+0x22a>
 80087cc:	6823      	ldr	r3, [r4, #0]
 80087ce:	07d8      	lsls	r0, r3, #31
 80087d0:	d510      	bpl.n	80087f4 <_printf_float+0x24c>
 80087d2:	ee18 3a10 	vmov	r3, s16
 80087d6:	4652      	mov	r2, sl
 80087d8:	4631      	mov	r1, r6
 80087da:	4628      	mov	r0, r5
 80087dc:	47b8      	blx	r7
 80087de:	3001      	adds	r0, #1
 80087e0:	f43f af41 	beq.w	8008666 <_printf_float+0xbe>
 80087e4:	f04f 0800 	mov.w	r8, #0
 80087e8:	f104 091a 	add.w	r9, r4, #26
 80087ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087ee:	3b01      	subs	r3, #1
 80087f0:	4543      	cmp	r3, r8
 80087f2:	dc09      	bgt.n	8008808 <_printf_float+0x260>
 80087f4:	6823      	ldr	r3, [r4, #0]
 80087f6:	079b      	lsls	r3, r3, #30
 80087f8:	f100 8107 	bmi.w	8008a0a <_printf_float+0x462>
 80087fc:	68e0      	ldr	r0, [r4, #12]
 80087fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008800:	4298      	cmp	r0, r3
 8008802:	bfb8      	it	lt
 8008804:	4618      	movlt	r0, r3
 8008806:	e730      	b.n	800866a <_printf_float+0xc2>
 8008808:	2301      	movs	r3, #1
 800880a:	464a      	mov	r2, r9
 800880c:	4631      	mov	r1, r6
 800880e:	4628      	mov	r0, r5
 8008810:	47b8      	blx	r7
 8008812:	3001      	adds	r0, #1
 8008814:	f43f af27 	beq.w	8008666 <_printf_float+0xbe>
 8008818:	f108 0801 	add.w	r8, r8, #1
 800881c:	e7e6      	b.n	80087ec <_printf_float+0x244>
 800881e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008820:	2b00      	cmp	r3, #0
 8008822:	dc39      	bgt.n	8008898 <_printf_float+0x2f0>
 8008824:	4a1b      	ldr	r2, [pc, #108]	; (8008894 <_printf_float+0x2ec>)
 8008826:	2301      	movs	r3, #1
 8008828:	4631      	mov	r1, r6
 800882a:	4628      	mov	r0, r5
 800882c:	47b8      	blx	r7
 800882e:	3001      	adds	r0, #1
 8008830:	f43f af19 	beq.w	8008666 <_printf_float+0xbe>
 8008834:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008838:	4313      	orrs	r3, r2
 800883a:	d102      	bne.n	8008842 <_printf_float+0x29a>
 800883c:	6823      	ldr	r3, [r4, #0]
 800883e:	07d9      	lsls	r1, r3, #31
 8008840:	d5d8      	bpl.n	80087f4 <_printf_float+0x24c>
 8008842:	ee18 3a10 	vmov	r3, s16
 8008846:	4652      	mov	r2, sl
 8008848:	4631      	mov	r1, r6
 800884a:	4628      	mov	r0, r5
 800884c:	47b8      	blx	r7
 800884e:	3001      	adds	r0, #1
 8008850:	f43f af09 	beq.w	8008666 <_printf_float+0xbe>
 8008854:	f04f 0900 	mov.w	r9, #0
 8008858:	f104 0a1a 	add.w	sl, r4, #26
 800885c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800885e:	425b      	negs	r3, r3
 8008860:	454b      	cmp	r3, r9
 8008862:	dc01      	bgt.n	8008868 <_printf_float+0x2c0>
 8008864:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008866:	e792      	b.n	800878e <_printf_float+0x1e6>
 8008868:	2301      	movs	r3, #1
 800886a:	4652      	mov	r2, sl
 800886c:	4631      	mov	r1, r6
 800886e:	4628      	mov	r0, r5
 8008870:	47b8      	blx	r7
 8008872:	3001      	adds	r0, #1
 8008874:	f43f aef7 	beq.w	8008666 <_printf_float+0xbe>
 8008878:	f109 0901 	add.w	r9, r9, #1
 800887c:	e7ee      	b.n	800885c <_printf_float+0x2b4>
 800887e:	bf00      	nop
 8008880:	7fefffff 	.word	0x7fefffff
 8008884:	0800bd91 	.word	0x0800bd91
 8008888:	0800bd95 	.word	0x0800bd95
 800888c:	0800bd99 	.word	0x0800bd99
 8008890:	0800bd9d 	.word	0x0800bd9d
 8008894:	0800bda1 	.word	0x0800bda1
 8008898:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800889a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800889c:	429a      	cmp	r2, r3
 800889e:	bfa8      	it	ge
 80088a0:	461a      	movge	r2, r3
 80088a2:	2a00      	cmp	r2, #0
 80088a4:	4691      	mov	r9, r2
 80088a6:	dc37      	bgt.n	8008918 <_printf_float+0x370>
 80088a8:	f04f 0b00 	mov.w	fp, #0
 80088ac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80088b0:	f104 021a 	add.w	r2, r4, #26
 80088b4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80088b6:	9305      	str	r3, [sp, #20]
 80088b8:	eba3 0309 	sub.w	r3, r3, r9
 80088bc:	455b      	cmp	r3, fp
 80088be:	dc33      	bgt.n	8008928 <_printf_float+0x380>
 80088c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80088c4:	429a      	cmp	r2, r3
 80088c6:	db3b      	blt.n	8008940 <_printf_float+0x398>
 80088c8:	6823      	ldr	r3, [r4, #0]
 80088ca:	07da      	lsls	r2, r3, #31
 80088cc:	d438      	bmi.n	8008940 <_printf_float+0x398>
 80088ce:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80088d2:	eba2 0903 	sub.w	r9, r2, r3
 80088d6:	9b05      	ldr	r3, [sp, #20]
 80088d8:	1ad2      	subs	r2, r2, r3
 80088da:	4591      	cmp	r9, r2
 80088dc:	bfa8      	it	ge
 80088de:	4691      	movge	r9, r2
 80088e0:	f1b9 0f00 	cmp.w	r9, #0
 80088e4:	dc35      	bgt.n	8008952 <_printf_float+0x3aa>
 80088e6:	f04f 0800 	mov.w	r8, #0
 80088ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80088ee:	f104 0a1a 	add.w	sl, r4, #26
 80088f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80088f6:	1a9b      	subs	r3, r3, r2
 80088f8:	eba3 0309 	sub.w	r3, r3, r9
 80088fc:	4543      	cmp	r3, r8
 80088fe:	f77f af79 	ble.w	80087f4 <_printf_float+0x24c>
 8008902:	2301      	movs	r3, #1
 8008904:	4652      	mov	r2, sl
 8008906:	4631      	mov	r1, r6
 8008908:	4628      	mov	r0, r5
 800890a:	47b8      	blx	r7
 800890c:	3001      	adds	r0, #1
 800890e:	f43f aeaa 	beq.w	8008666 <_printf_float+0xbe>
 8008912:	f108 0801 	add.w	r8, r8, #1
 8008916:	e7ec      	b.n	80088f2 <_printf_float+0x34a>
 8008918:	4613      	mov	r3, r2
 800891a:	4631      	mov	r1, r6
 800891c:	4642      	mov	r2, r8
 800891e:	4628      	mov	r0, r5
 8008920:	47b8      	blx	r7
 8008922:	3001      	adds	r0, #1
 8008924:	d1c0      	bne.n	80088a8 <_printf_float+0x300>
 8008926:	e69e      	b.n	8008666 <_printf_float+0xbe>
 8008928:	2301      	movs	r3, #1
 800892a:	4631      	mov	r1, r6
 800892c:	4628      	mov	r0, r5
 800892e:	9205      	str	r2, [sp, #20]
 8008930:	47b8      	blx	r7
 8008932:	3001      	adds	r0, #1
 8008934:	f43f ae97 	beq.w	8008666 <_printf_float+0xbe>
 8008938:	9a05      	ldr	r2, [sp, #20]
 800893a:	f10b 0b01 	add.w	fp, fp, #1
 800893e:	e7b9      	b.n	80088b4 <_printf_float+0x30c>
 8008940:	ee18 3a10 	vmov	r3, s16
 8008944:	4652      	mov	r2, sl
 8008946:	4631      	mov	r1, r6
 8008948:	4628      	mov	r0, r5
 800894a:	47b8      	blx	r7
 800894c:	3001      	adds	r0, #1
 800894e:	d1be      	bne.n	80088ce <_printf_float+0x326>
 8008950:	e689      	b.n	8008666 <_printf_float+0xbe>
 8008952:	9a05      	ldr	r2, [sp, #20]
 8008954:	464b      	mov	r3, r9
 8008956:	4442      	add	r2, r8
 8008958:	4631      	mov	r1, r6
 800895a:	4628      	mov	r0, r5
 800895c:	47b8      	blx	r7
 800895e:	3001      	adds	r0, #1
 8008960:	d1c1      	bne.n	80088e6 <_printf_float+0x33e>
 8008962:	e680      	b.n	8008666 <_printf_float+0xbe>
 8008964:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008966:	2a01      	cmp	r2, #1
 8008968:	dc01      	bgt.n	800896e <_printf_float+0x3c6>
 800896a:	07db      	lsls	r3, r3, #31
 800896c:	d53a      	bpl.n	80089e4 <_printf_float+0x43c>
 800896e:	2301      	movs	r3, #1
 8008970:	4642      	mov	r2, r8
 8008972:	4631      	mov	r1, r6
 8008974:	4628      	mov	r0, r5
 8008976:	47b8      	blx	r7
 8008978:	3001      	adds	r0, #1
 800897a:	f43f ae74 	beq.w	8008666 <_printf_float+0xbe>
 800897e:	ee18 3a10 	vmov	r3, s16
 8008982:	4652      	mov	r2, sl
 8008984:	4631      	mov	r1, r6
 8008986:	4628      	mov	r0, r5
 8008988:	47b8      	blx	r7
 800898a:	3001      	adds	r0, #1
 800898c:	f43f ae6b 	beq.w	8008666 <_printf_float+0xbe>
 8008990:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008994:	2200      	movs	r2, #0
 8008996:	2300      	movs	r3, #0
 8008998:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800899c:	f7f8 f8a4 	bl	8000ae8 <__aeabi_dcmpeq>
 80089a0:	b9d8      	cbnz	r0, 80089da <_printf_float+0x432>
 80089a2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80089a6:	f108 0201 	add.w	r2, r8, #1
 80089aa:	4631      	mov	r1, r6
 80089ac:	4628      	mov	r0, r5
 80089ae:	47b8      	blx	r7
 80089b0:	3001      	adds	r0, #1
 80089b2:	d10e      	bne.n	80089d2 <_printf_float+0x42a>
 80089b4:	e657      	b.n	8008666 <_printf_float+0xbe>
 80089b6:	2301      	movs	r3, #1
 80089b8:	4652      	mov	r2, sl
 80089ba:	4631      	mov	r1, r6
 80089bc:	4628      	mov	r0, r5
 80089be:	47b8      	blx	r7
 80089c0:	3001      	adds	r0, #1
 80089c2:	f43f ae50 	beq.w	8008666 <_printf_float+0xbe>
 80089c6:	f108 0801 	add.w	r8, r8, #1
 80089ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089cc:	3b01      	subs	r3, #1
 80089ce:	4543      	cmp	r3, r8
 80089d0:	dcf1      	bgt.n	80089b6 <_printf_float+0x40e>
 80089d2:	464b      	mov	r3, r9
 80089d4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80089d8:	e6da      	b.n	8008790 <_printf_float+0x1e8>
 80089da:	f04f 0800 	mov.w	r8, #0
 80089de:	f104 0a1a 	add.w	sl, r4, #26
 80089e2:	e7f2      	b.n	80089ca <_printf_float+0x422>
 80089e4:	2301      	movs	r3, #1
 80089e6:	4642      	mov	r2, r8
 80089e8:	e7df      	b.n	80089aa <_printf_float+0x402>
 80089ea:	2301      	movs	r3, #1
 80089ec:	464a      	mov	r2, r9
 80089ee:	4631      	mov	r1, r6
 80089f0:	4628      	mov	r0, r5
 80089f2:	47b8      	blx	r7
 80089f4:	3001      	adds	r0, #1
 80089f6:	f43f ae36 	beq.w	8008666 <_printf_float+0xbe>
 80089fa:	f108 0801 	add.w	r8, r8, #1
 80089fe:	68e3      	ldr	r3, [r4, #12]
 8008a00:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008a02:	1a5b      	subs	r3, r3, r1
 8008a04:	4543      	cmp	r3, r8
 8008a06:	dcf0      	bgt.n	80089ea <_printf_float+0x442>
 8008a08:	e6f8      	b.n	80087fc <_printf_float+0x254>
 8008a0a:	f04f 0800 	mov.w	r8, #0
 8008a0e:	f104 0919 	add.w	r9, r4, #25
 8008a12:	e7f4      	b.n	80089fe <_printf_float+0x456>

08008a14 <_printf_common>:
 8008a14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a18:	4616      	mov	r6, r2
 8008a1a:	4699      	mov	r9, r3
 8008a1c:	688a      	ldr	r2, [r1, #8]
 8008a1e:	690b      	ldr	r3, [r1, #16]
 8008a20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008a24:	4293      	cmp	r3, r2
 8008a26:	bfb8      	it	lt
 8008a28:	4613      	movlt	r3, r2
 8008a2a:	6033      	str	r3, [r6, #0]
 8008a2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008a30:	4607      	mov	r7, r0
 8008a32:	460c      	mov	r4, r1
 8008a34:	b10a      	cbz	r2, 8008a3a <_printf_common+0x26>
 8008a36:	3301      	adds	r3, #1
 8008a38:	6033      	str	r3, [r6, #0]
 8008a3a:	6823      	ldr	r3, [r4, #0]
 8008a3c:	0699      	lsls	r1, r3, #26
 8008a3e:	bf42      	ittt	mi
 8008a40:	6833      	ldrmi	r3, [r6, #0]
 8008a42:	3302      	addmi	r3, #2
 8008a44:	6033      	strmi	r3, [r6, #0]
 8008a46:	6825      	ldr	r5, [r4, #0]
 8008a48:	f015 0506 	ands.w	r5, r5, #6
 8008a4c:	d106      	bne.n	8008a5c <_printf_common+0x48>
 8008a4e:	f104 0a19 	add.w	sl, r4, #25
 8008a52:	68e3      	ldr	r3, [r4, #12]
 8008a54:	6832      	ldr	r2, [r6, #0]
 8008a56:	1a9b      	subs	r3, r3, r2
 8008a58:	42ab      	cmp	r3, r5
 8008a5a:	dc26      	bgt.n	8008aaa <_printf_common+0x96>
 8008a5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008a60:	1e13      	subs	r3, r2, #0
 8008a62:	6822      	ldr	r2, [r4, #0]
 8008a64:	bf18      	it	ne
 8008a66:	2301      	movne	r3, #1
 8008a68:	0692      	lsls	r2, r2, #26
 8008a6a:	d42b      	bmi.n	8008ac4 <_printf_common+0xb0>
 8008a6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008a70:	4649      	mov	r1, r9
 8008a72:	4638      	mov	r0, r7
 8008a74:	47c0      	blx	r8
 8008a76:	3001      	adds	r0, #1
 8008a78:	d01e      	beq.n	8008ab8 <_printf_common+0xa4>
 8008a7a:	6823      	ldr	r3, [r4, #0]
 8008a7c:	6922      	ldr	r2, [r4, #16]
 8008a7e:	f003 0306 	and.w	r3, r3, #6
 8008a82:	2b04      	cmp	r3, #4
 8008a84:	bf02      	ittt	eq
 8008a86:	68e5      	ldreq	r5, [r4, #12]
 8008a88:	6833      	ldreq	r3, [r6, #0]
 8008a8a:	1aed      	subeq	r5, r5, r3
 8008a8c:	68a3      	ldr	r3, [r4, #8]
 8008a8e:	bf0c      	ite	eq
 8008a90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a94:	2500      	movne	r5, #0
 8008a96:	4293      	cmp	r3, r2
 8008a98:	bfc4      	itt	gt
 8008a9a:	1a9b      	subgt	r3, r3, r2
 8008a9c:	18ed      	addgt	r5, r5, r3
 8008a9e:	2600      	movs	r6, #0
 8008aa0:	341a      	adds	r4, #26
 8008aa2:	42b5      	cmp	r5, r6
 8008aa4:	d11a      	bne.n	8008adc <_printf_common+0xc8>
 8008aa6:	2000      	movs	r0, #0
 8008aa8:	e008      	b.n	8008abc <_printf_common+0xa8>
 8008aaa:	2301      	movs	r3, #1
 8008aac:	4652      	mov	r2, sl
 8008aae:	4649      	mov	r1, r9
 8008ab0:	4638      	mov	r0, r7
 8008ab2:	47c0      	blx	r8
 8008ab4:	3001      	adds	r0, #1
 8008ab6:	d103      	bne.n	8008ac0 <_printf_common+0xac>
 8008ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8008abc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ac0:	3501      	adds	r5, #1
 8008ac2:	e7c6      	b.n	8008a52 <_printf_common+0x3e>
 8008ac4:	18e1      	adds	r1, r4, r3
 8008ac6:	1c5a      	adds	r2, r3, #1
 8008ac8:	2030      	movs	r0, #48	; 0x30
 8008aca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008ace:	4422      	add	r2, r4
 8008ad0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008ad4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008ad8:	3302      	adds	r3, #2
 8008ada:	e7c7      	b.n	8008a6c <_printf_common+0x58>
 8008adc:	2301      	movs	r3, #1
 8008ade:	4622      	mov	r2, r4
 8008ae0:	4649      	mov	r1, r9
 8008ae2:	4638      	mov	r0, r7
 8008ae4:	47c0      	blx	r8
 8008ae6:	3001      	adds	r0, #1
 8008ae8:	d0e6      	beq.n	8008ab8 <_printf_common+0xa4>
 8008aea:	3601      	adds	r6, #1
 8008aec:	e7d9      	b.n	8008aa2 <_printf_common+0x8e>
	...

08008af0 <_printf_i>:
 8008af0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008af4:	7e0f      	ldrb	r7, [r1, #24]
 8008af6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008af8:	2f78      	cmp	r7, #120	; 0x78
 8008afa:	4691      	mov	r9, r2
 8008afc:	4680      	mov	r8, r0
 8008afe:	460c      	mov	r4, r1
 8008b00:	469a      	mov	sl, r3
 8008b02:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008b06:	d807      	bhi.n	8008b18 <_printf_i+0x28>
 8008b08:	2f62      	cmp	r7, #98	; 0x62
 8008b0a:	d80a      	bhi.n	8008b22 <_printf_i+0x32>
 8008b0c:	2f00      	cmp	r7, #0
 8008b0e:	f000 80d4 	beq.w	8008cba <_printf_i+0x1ca>
 8008b12:	2f58      	cmp	r7, #88	; 0x58
 8008b14:	f000 80c0 	beq.w	8008c98 <_printf_i+0x1a8>
 8008b18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008b20:	e03a      	b.n	8008b98 <_printf_i+0xa8>
 8008b22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008b26:	2b15      	cmp	r3, #21
 8008b28:	d8f6      	bhi.n	8008b18 <_printf_i+0x28>
 8008b2a:	a101      	add	r1, pc, #4	; (adr r1, 8008b30 <_printf_i+0x40>)
 8008b2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b30:	08008b89 	.word	0x08008b89
 8008b34:	08008b9d 	.word	0x08008b9d
 8008b38:	08008b19 	.word	0x08008b19
 8008b3c:	08008b19 	.word	0x08008b19
 8008b40:	08008b19 	.word	0x08008b19
 8008b44:	08008b19 	.word	0x08008b19
 8008b48:	08008b9d 	.word	0x08008b9d
 8008b4c:	08008b19 	.word	0x08008b19
 8008b50:	08008b19 	.word	0x08008b19
 8008b54:	08008b19 	.word	0x08008b19
 8008b58:	08008b19 	.word	0x08008b19
 8008b5c:	08008ca1 	.word	0x08008ca1
 8008b60:	08008bc9 	.word	0x08008bc9
 8008b64:	08008c5b 	.word	0x08008c5b
 8008b68:	08008b19 	.word	0x08008b19
 8008b6c:	08008b19 	.word	0x08008b19
 8008b70:	08008cc3 	.word	0x08008cc3
 8008b74:	08008b19 	.word	0x08008b19
 8008b78:	08008bc9 	.word	0x08008bc9
 8008b7c:	08008b19 	.word	0x08008b19
 8008b80:	08008b19 	.word	0x08008b19
 8008b84:	08008c63 	.word	0x08008c63
 8008b88:	682b      	ldr	r3, [r5, #0]
 8008b8a:	1d1a      	adds	r2, r3, #4
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	602a      	str	r2, [r5, #0]
 8008b90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008b98:	2301      	movs	r3, #1
 8008b9a:	e09f      	b.n	8008cdc <_printf_i+0x1ec>
 8008b9c:	6820      	ldr	r0, [r4, #0]
 8008b9e:	682b      	ldr	r3, [r5, #0]
 8008ba0:	0607      	lsls	r7, r0, #24
 8008ba2:	f103 0104 	add.w	r1, r3, #4
 8008ba6:	6029      	str	r1, [r5, #0]
 8008ba8:	d501      	bpl.n	8008bae <_printf_i+0xbe>
 8008baa:	681e      	ldr	r6, [r3, #0]
 8008bac:	e003      	b.n	8008bb6 <_printf_i+0xc6>
 8008bae:	0646      	lsls	r6, r0, #25
 8008bb0:	d5fb      	bpl.n	8008baa <_printf_i+0xba>
 8008bb2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008bb6:	2e00      	cmp	r6, #0
 8008bb8:	da03      	bge.n	8008bc2 <_printf_i+0xd2>
 8008bba:	232d      	movs	r3, #45	; 0x2d
 8008bbc:	4276      	negs	r6, r6
 8008bbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bc2:	485a      	ldr	r0, [pc, #360]	; (8008d2c <_printf_i+0x23c>)
 8008bc4:	230a      	movs	r3, #10
 8008bc6:	e012      	b.n	8008bee <_printf_i+0xfe>
 8008bc8:	682b      	ldr	r3, [r5, #0]
 8008bca:	6820      	ldr	r0, [r4, #0]
 8008bcc:	1d19      	adds	r1, r3, #4
 8008bce:	6029      	str	r1, [r5, #0]
 8008bd0:	0605      	lsls	r5, r0, #24
 8008bd2:	d501      	bpl.n	8008bd8 <_printf_i+0xe8>
 8008bd4:	681e      	ldr	r6, [r3, #0]
 8008bd6:	e002      	b.n	8008bde <_printf_i+0xee>
 8008bd8:	0641      	lsls	r1, r0, #25
 8008bda:	d5fb      	bpl.n	8008bd4 <_printf_i+0xe4>
 8008bdc:	881e      	ldrh	r6, [r3, #0]
 8008bde:	4853      	ldr	r0, [pc, #332]	; (8008d2c <_printf_i+0x23c>)
 8008be0:	2f6f      	cmp	r7, #111	; 0x6f
 8008be2:	bf0c      	ite	eq
 8008be4:	2308      	moveq	r3, #8
 8008be6:	230a      	movne	r3, #10
 8008be8:	2100      	movs	r1, #0
 8008bea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008bee:	6865      	ldr	r5, [r4, #4]
 8008bf0:	60a5      	str	r5, [r4, #8]
 8008bf2:	2d00      	cmp	r5, #0
 8008bf4:	bfa2      	ittt	ge
 8008bf6:	6821      	ldrge	r1, [r4, #0]
 8008bf8:	f021 0104 	bicge.w	r1, r1, #4
 8008bfc:	6021      	strge	r1, [r4, #0]
 8008bfe:	b90e      	cbnz	r6, 8008c04 <_printf_i+0x114>
 8008c00:	2d00      	cmp	r5, #0
 8008c02:	d04b      	beq.n	8008c9c <_printf_i+0x1ac>
 8008c04:	4615      	mov	r5, r2
 8008c06:	fbb6 f1f3 	udiv	r1, r6, r3
 8008c0a:	fb03 6711 	mls	r7, r3, r1, r6
 8008c0e:	5dc7      	ldrb	r7, [r0, r7]
 8008c10:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008c14:	4637      	mov	r7, r6
 8008c16:	42bb      	cmp	r3, r7
 8008c18:	460e      	mov	r6, r1
 8008c1a:	d9f4      	bls.n	8008c06 <_printf_i+0x116>
 8008c1c:	2b08      	cmp	r3, #8
 8008c1e:	d10b      	bne.n	8008c38 <_printf_i+0x148>
 8008c20:	6823      	ldr	r3, [r4, #0]
 8008c22:	07de      	lsls	r6, r3, #31
 8008c24:	d508      	bpl.n	8008c38 <_printf_i+0x148>
 8008c26:	6923      	ldr	r3, [r4, #16]
 8008c28:	6861      	ldr	r1, [r4, #4]
 8008c2a:	4299      	cmp	r1, r3
 8008c2c:	bfde      	ittt	le
 8008c2e:	2330      	movle	r3, #48	; 0x30
 8008c30:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008c34:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008c38:	1b52      	subs	r2, r2, r5
 8008c3a:	6122      	str	r2, [r4, #16]
 8008c3c:	f8cd a000 	str.w	sl, [sp]
 8008c40:	464b      	mov	r3, r9
 8008c42:	aa03      	add	r2, sp, #12
 8008c44:	4621      	mov	r1, r4
 8008c46:	4640      	mov	r0, r8
 8008c48:	f7ff fee4 	bl	8008a14 <_printf_common>
 8008c4c:	3001      	adds	r0, #1
 8008c4e:	d14a      	bne.n	8008ce6 <_printf_i+0x1f6>
 8008c50:	f04f 30ff 	mov.w	r0, #4294967295
 8008c54:	b004      	add	sp, #16
 8008c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c5a:	6823      	ldr	r3, [r4, #0]
 8008c5c:	f043 0320 	orr.w	r3, r3, #32
 8008c60:	6023      	str	r3, [r4, #0]
 8008c62:	4833      	ldr	r0, [pc, #204]	; (8008d30 <_printf_i+0x240>)
 8008c64:	2778      	movs	r7, #120	; 0x78
 8008c66:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008c6a:	6823      	ldr	r3, [r4, #0]
 8008c6c:	6829      	ldr	r1, [r5, #0]
 8008c6e:	061f      	lsls	r7, r3, #24
 8008c70:	f851 6b04 	ldr.w	r6, [r1], #4
 8008c74:	d402      	bmi.n	8008c7c <_printf_i+0x18c>
 8008c76:	065f      	lsls	r7, r3, #25
 8008c78:	bf48      	it	mi
 8008c7a:	b2b6      	uxthmi	r6, r6
 8008c7c:	07df      	lsls	r7, r3, #31
 8008c7e:	bf48      	it	mi
 8008c80:	f043 0320 	orrmi.w	r3, r3, #32
 8008c84:	6029      	str	r1, [r5, #0]
 8008c86:	bf48      	it	mi
 8008c88:	6023      	strmi	r3, [r4, #0]
 8008c8a:	b91e      	cbnz	r6, 8008c94 <_printf_i+0x1a4>
 8008c8c:	6823      	ldr	r3, [r4, #0]
 8008c8e:	f023 0320 	bic.w	r3, r3, #32
 8008c92:	6023      	str	r3, [r4, #0]
 8008c94:	2310      	movs	r3, #16
 8008c96:	e7a7      	b.n	8008be8 <_printf_i+0xf8>
 8008c98:	4824      	ldr	r0, [pc, #144]	; (8008d2c <_printf_i+0x23c>)
 8008c9a:	e7e4      	b.n	8008c66 <_printf_i+0x176>
 8008c9c:	4615      	mov	r5, r2
 8008c9e:	e7bd      	b.n	8008c1c <_printf_i+0x12c>
 8008ca0:	682b      	ldr	r3, [r5, #0]
 8008ca2:	6826      	ldr	r6, [r4, #0]
 8008ca4:	6961      	ldr	r1, [r4, #20]
 8008ca6:	1d18      	adds	r0, r3, #4
 8008ca8:	6028      	str	r0, [r5, #0]
 8008caa:	0635      	lsls	r5, r6, #24
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	d501      	bpl.n	8008cb4 <_printf_i+0x1c4>
 8008cb0:	6019      	str	r1, [r3, #0]
 8008cb2:	e002      	b.n	8008cba <_printf_i+0x1ca>
 8008cb4:	0670      	lsls	r0, r6, #25
 8008cb6:	d5fb      	bpl.n	8008cb0 <_printf_i+0x1c0>
 8008cb8:	8019      	strh	r1, [r3, #0]
 8008cba:	2300      	movs	r3, #0
 8008cbc:	6123      	str	r3, [r4, #16]
 8008cbe:	4615      	mov	r5, r2
 8008cc0:	e7bc      	b.n	8008c3c <_printf_i+0x14c>
 8008cc2:	682b      	ldr	r3, [r5, #0]
 8008cc4:	1d1a      	adds	r2, r3, #4
 8008cc6:	602a      	str	r2, [r5, #0]
 8008cc8:	681d      	ldr	r5, [r3, #0]
 8008cca:	6862      	ldr	r2, [r4, #4]
 8008ccc:	2100      	movs	r1, #0
 8008cce:	4628      	mov	r0, r5
 8008cd0:	f7f7 fa8e 	bl	80001f0 <memchr>
 8008cd4:	b108      	cbz	r0, 8008cda <_printf_i+0x1ea>
 8008cd6:	1b40      	subs	r0, r0, r5
 8008cd8:	6060      	str	r0, [r4, #4]
 8008cda:	6863      	ldr	r3, [r4, #4]
 8008cdc:	6123      	str	r3, [r4, #16]
 8008cde:	2300      	movs	r3, #0
 8008ce0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ce4:	e7aa      	b.n	8008c3c <_printf_i+0x14c>
 8008ce6:	6923      	ldr	r3, [r4, #16]
 8008ce8:	462a      	mov	r2, r5
 8008cea:	4649      	mov	r1, r9
 8008cec:	4640      	mov	r0, r8
 8008cee:	47d0      	blx	sl
 8008cf0:	3001      	adds	r0, #1
 8008cf2:	d0ad      	beq.n	8008c50 <_printf_i+0x160>
 8008cf4:	6823      	ldr	r3, [r4, #0]
 8008cf6:	079b      	lsls	r3, r3, #30
 8008cf8:	d413      	bmi.n	8008d22 <_printf_i+0x232>
 8008cfa:	68e0      	ldr	r0, [r4, #12]
 8008cfc:	9b03      	ldr	r3, [sp, #12]
 8008cfe:	4298      	cmp	r0, r3
 8008d00:	bfb8      	it	lt
 8008d02:	4618      	movlt	r0, r3
 8008d04:	e7a6      	b.n	8008c54 <_printf_i+0x164>
 8008d06:	2301      	movs	r3, #1
 8008d08:	4632      	mov	r2, r6
 8008d0a:	4649      	mov	r1, r9
 8008d0c:	4640      	mov	r0, r8
 8008d0e:	47d0      	blx	sl
 8008d10:	3001      	adds	r0, #1
 8008d12:	d09d      	beq.n	8008c50 <_printf_i+0x160>
 8008d14:	3501      	adds	r5, #1
 8008d16:	68e3      	ldr	r3, [r4, #12]
 8008d18:	9903      	ldr	r1, [sp, #12]
 8008d1a:	1a5b      	subs	r3, r3, r1
 8008d1c:	42ab      	cmp	r3, r5
 8008d1e:	dcf2      	bgt.n	8008d06 <_printf_i+0x216>
 8008d20:	e7eb      	b.n	8008cfa <_printf_i+0x20a>
 8008d22:	2500      	movs	r5, #0
 8008d24:	f104 0619 	add.w	r6, r4, #25
 8008d28:	e7f5      	b.n	8008d16 <_printf_i+0x226>
 8008d2a:	bf00      	nop
 8008d2c:	0800bda3 	.word	0x0800bda3
 8008d30:	0800bdb4 	.word	0x0800bdb4

08008d34 <std>:
 8008d34:	2300      	movs	r3, #0
 8008d36:	b510      	push	{r4, lr}
 8008d38:	4604      	mov	r4, r0
 8008d3a:	e9c0 3300 	strd	r3, r3, [r0]
 8008d3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d42:	6083      	str	r3, [r0, #8]
 8008d44:	8181      	strh	r1, [r0, #12]
 8008d46:	6643      	str	r3, [r0, #100]	; 0x64
 8008d48:	81c2      	strh	r2, [r0, #14]
 8008d4a:	6183      	str	r3, [r0, #24]
 8008d4c:	4619      	mov	r1, r3
 8008d4e:	2208      	movs	r2, #8
 8008d50:	305c      	adds	r0, #92	; 0x5c
 8008d52:	f000 f902 	bl	8008f5a <memset>
 8008d56:	4b05      	ldr	r3, [pc, #20]	; (8008d6c <std+0x38>)
 8008d58:	6263      	str	r3, [r4, #36]	; 0x24
 8008d5a:	4b05      	ldr	r3, [pc, #20]	; (8008d70 <std+0x3c>)
 8008d5c:	62a3      	str	r3, [r4, #40]	; 0x28
 8008d5e:	4b05      	ldr	r3, [pc, #20]	; (8008d74 <std+0x40>)
 8008d60:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008d62:	4b05      	ldr	r3, [pc, #20]	; (8008d78 <std+0x44>)
 8008d64:	6224      	str	r4, [r4, #32]
 8008d66:	6323      	str	r3, [r4, #48]	; 0x30
 8008d68:	bd10      	pop	{r4, pc}
 8008d6a:	bf00      	nop
 8008d6c:	08008ed5 	.word	0x08008ed5
 8008d70:	08008ef7 	.word	0x08008ef7
 8008d74:	08008f2f 	.word	0x08008f2f
 8008d78:	08008f53 	.word	0x08008f53

08008d7c <stdio_exit_handler>:
 8008d7c:	4a02      	ldr	r2, [pc, #8]	; (8008d88 <stdio_exit_handler+0xc>)
 8008d7e:	4903      	ldr	r1, [pc, #12]	; (8008d8c <stdio_exit_handler+0x10>)
 8008d80:	4803      	ldr	r0, [pc, #12]	; (8008d90 <stdio_exit_handler+0x14>)
 8008d82:	f000 b869 	b.w	8008e58 <_fwalk_sglue>
 8008d86:	bf00      	nop
 8008d88:	2000001c 	.word	0x2000001c
 8008d8c:	0800b451 	.word	0x0800b451
 8008d90:	20000194 	.word	0x20000194

08008d94 <cleanup_stdio>:
 8008d94:	6841      	ldr	r1, [r0, #4]
 8008d96:	4b0c      	ldr	r3, [pc, #48]	; (8008dc8 <cleanup_stdio+0x34>)
 8008d98:	4299      	cmp	r1, r3
 8008d9a:	b510      	push	{r4, lr}
 8008d9c:	4604      	mov	r4, r0
 8008d9e:	d001      	beq.n	8008da4 <cleanup_stdio+0x10>
 8008da0:	f002 fb56 	bl	800b450 <_fflush_r>
 8008da4:	68a1      	ldr	r1, [r4, #8]
 8008da6:	4b09      	ldr	r3, [pc, #36]	; (8008dcc <cleanup_stdio+0x38>)
 8008da8:	4299      	cmp	r1, r3
 8008daa:	d002      	beq.n	8008db2 <cleanup_stdio+0x1e>
 8008dac:	4620      	mov	r0, r4
 8008dae:	f002 fb4f 	bl	800b450 <_fflush_r>
 8008db2:	68e1      	ldr	r1, [r4, #12]
 8008db4:	4b06      	ldr	r3, [pc, #24]	; (8008dd0 <cleanup_stdio+0x3c>)
 8008db6:	4299      	cmp	r1, r3
 8008db8:	d004      	beq.n	8008dc4 <cleanup_stdio+0x30>
 8008dba:	4620      	mov	r0, r4
 8008dbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008dc0:	f002 bb46 	b.w	800b450 <_fflush_r>
 8008dc4:	bd10      	pop	{r4, pc}
 8008dc6:	bf00      	nop
 8008dc8:	200043c8 	.word	0x200043c8
 8008dcc:	20004430 	.word	0x20004430
 8008dd0:	20004498 	.word	0x20004498

08008dd4 <global_stdio_init.part.0>:
 8008dd4:	b510      	push	{r4, lr}
 8008dd6:	4b0b      	ldr	r3, [pc, #44]	; (8008e04 <global_stdio_init.part.0+0x30>)
 8008dd8:	4c0b      	ldr	r4, [pc, #44]	; (8008e08 <global_stdio_init.part.0+0x34>)
 8008dda:	4a0c      	ldr	r2, [pc, #48]	; (8008e0c <global_stdio_init.part.0+0x38>)
 8008ddc:	601a      	str	r2, [r3, #0]
 8008dde:	4620      	mov	r0, r4
 8008de0:	2200      	movs	r2, #0
 8008de2:	2104      	movs	r1, #4
 8008de4:	f7ff ffa6 	bl	8008d34 <std>
 8008de8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008dec:	2201      	movs	r2, #1
 8008dee:	2109      	movs	r1, #9
 8008df0:	f7ff ffa0 	bl	8008d34 <std>
 8008df4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008df8:	2202      	movs	r2, #2
 8008dfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008dfe:	2112      	movs	r1, #18
 8008e00:	f7ff bf98 	b.w	8008d34 <std>
 8008e04:	20004500 	.word	0x20004500
 8008e08:	200043c8 	.word	0x200043c8
 8008e0c:	08008d7d 	.word	0x08008d7d

08008e10 <__sfp_lock_acquire>:
 8008e10:	4801      	ldr	r0, [pc, #4]	; (8008e18 <__sfp_lock_acquire+0x8>)
 8008e12:	f000 b987 	b.w	8009124 <__retarget_lock_acquire_recursive>
 8008e16:	bf00      	nop
 8008e18:	20004509 	.word	0x20004509

08008e1c <__sfp_lock_release>:
 8008e1c:	4801      	ldr	r0, [pc, #4]	; (8008e24 <__sfp_lock_release+0x8>)
 8008e1e:	f000 b982 	b.w	8009126 <__retarget_lock_release_recursive>
 8008e22:	bf00      	nop
 8008e24:	20004509 	.word	0x20004509

08008e28 <__sinit>:
 8008e28:	b510      	push	{r4, lr}
 8008e2a:	4604      	mov	r4, r0
 8008e2c:	f7ff fff0 	bl	8008e10 <__sfp_lock_acquire>
 8008e30:	6a23      	ldr	r3, [r4, #32]
 8008e32:	b11b      	cbz	r3, 8008e3c <__sinit+0x14>
 8008e34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e38:	f7ff bff0 	b.w	8008e1c <__sfp_lock_release>
 8008e3c:	4b04      	ldr	r3, [pc, #16]	; (8008e50 <__sinit+0x28>)
 8008e3e:	6223      	str	r3, [r4, #32]
 8008e40:	4b04      	ldr	r3, [pc, #16]	; (8008e54 <__sinit+0x2c>)
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d1f5      	bne.n	8008e34 <__sinit+0xc>
 8008e48:	f7ff ffc4 	bl	8008dd4 <global_stdio_init.part.0>
 8008e4c:	e7f2      	b.n	8008e34 <__sinit+0xc>
 8008e4e:	bf00      	nop
 8008e50:	08008d95 	.word	0x08008d95
 8008e54:	20004500 	.word	0x20004500

08008e58 <_fwalk_sglue>:
 8008e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e5c:	4607      	mov	r7, r0
 8008e5e:	4688      	mov	r8, r1
 8008e60:	4614      	mov	r4, r2
 8008e62:	2600      	movs	r6, #0
 8008e64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e68:	f1b9 0901 	subs.w	r9, r9, #1
 8008e6c:	d505      	bpl.n	8008e7a <_fwalk_sglue+0x22>
 8008e6e:	6824      	ldr	r4, [r4, #0]
 8008e70:	2c00      	cmp	r4, #0
 8008e72:	d1f7      	bne.n	8008e64 <_fwalk_sglue+0xc>
 8008e74:	4630      	mov	r0, r6
 8008e76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e7a:	89ab      	ldrh	r3, [r5, #12]
 8008e7c:	2b01      	cmp	r3, #1
 8008e7e:	d907      	bls.n	8008e90 <_fwalk_sglue+0x38>
 8008e80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e84:	3301      	adds	r3, #1
 8008e86:	d003      	beq.n	8008e90 <_fwalk_sglue+0x38>
 8008e88:	4629      	mov	r1, r5
 8008e8a:	4638      	mov	r0, r7
 8008e8c:	47c0      	blx	r8
 8008e8e:	4306      	orrs	r6, r0
 8008e90:	3568      	adds	r5, #104	; 0x68
 8008e92:	e7e9      	b.n	8008e68 <_fwalk_sglue+0x10>

08008e94 <siprintf>:
 8008e94:	b40e      	push	{r1, r2, r3}
 8008e96:	b500      	push	{lr}
 8008e98:	b09c      	sub	sp, #112	; 0x70
 8008e9a:	ab1d      	add	r3, sp, #116	; 0x74
 8008e9c:	9002      	str	r0, [sp, #8]
 8008e9e:	9006      	str	r0, [sp, #24]
 8008ea0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008ea4:	4809      	ldr	r0, [pc, #36]	; (8008ecc <siprintf+0x38>)
 8008ea6:	9107      	str	r1, [sp, #28]
 8008ea8:	9104      	str	r1, [sp, #16]
 8008eaa:	4909      	ldr	r1, [pc, #36]	; (8008ed0 <siprintf+0x3c>)
 8008eac:	f853 2b04 	ldr.w	r2, [r3], #4
 8008eb0:	9105      	str	r1, [sp, #20]
 8008eb2:	6800      	ldr	r0, [r0, #0]
 8008eb4:	9301      	str	r3, [sp, #4]
 8008eb6:	a902      	add	r1, sp, #8
 8008eb8:	f002 f946 	bl	800b148 <_svfiprintf_r>
 8008ebc:	9b02      	ldr	r3, [sp, #8]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	701a      	strb	r2, [r3, #0]
 8008ec2:	b01c      	add	sp, #112	; 0x70
 8008ec4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ec8:	b003      	add	sp, #12
 8008eca:	4770      	bx	lr
 8008ecc:	200001e0 	.word	0x200001e0
 8008ed0:	ffff0208 	.word	0xffff0208

08008ed4 <__sread>:
 8008ed4:	b510      	push	{r4, lr}
 8008ed6:	460c      	mov	r4, r1
 8008ed8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008edc:	f000 f8d4 	bl	8009088 <_read_r>
 8008ee0:	2800      	cmp	r0, #0
 8008ee2:	bfab      	itete	ge
 8008ee4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008ee6:	89a3      	ldrhlt	r3, [r4, #12]
 8008ee8:	181b      	addge	r3, r3, r0
 8008eea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008eee:	bfac      	ite	ge
 8008ef0:	6563      	strge	r3, [r4, #84]	; 0x54
 8008ef2:	81a3      	strhlt	r3, [r4, #12]
 8008ef4:	bd10      	pop	{r4, pc}

08008ef6 <__swrite>:
 8008ef6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008efa:	461f      	mov	r7, r3
 8008efc:	898b      	ldrh	r3, [r1, #12]
 8008efe:	05db      	lsls	r3, r3, #23
 8008f00:	4605      	mov	r5, r0
 8008f02:	460c      	mov	r4, r1
 8008f04:	4616      	mov	r6, r2
 8008f06:	d505      	bpl.n	8008f14 <__swrite+0x1e>
 8008f08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f0c:	2302      	movs	r3, #2
 8008f0e:	2200      	movs	r2, #0
 8008f10:	f000 f8a8 	bl	8009064 <_lseek_r>
 8008f14:	89a3      	ldrh	r3, [r4, #12]
 8008f16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f1e:	81a3      	strh	r3, [r4, #12]
 8008f20:	4632      	mov	r2, r6
 8008f22:	463b      	mov	r3, r7
 8008f24:	4628      	mov	r0, r5
 8008f26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f2a:	f000 b8bf 	b.w	80090ac <_write_r>

08008f2e <__sseek>:
 8008f2e:	b510      	push	{r4, lr}
 8008f30:	460c      	mov	r4, r1
 8008f32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f36:	f000 f895 	bl	8009064 <_lseek_r>
 8008f3a:	1c43      	adds	r3, r0, #1
 8008f3c:	89a3      	ldrh	r3, [r4, #12]
 8008f3e:	bf15      	itete	ne
 8008f40:	6560      	strne	r0, [r4, #84]	; 0x54
 8008f42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008f46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008f4a:	81a3      	strheq	r3, [r4, #12]
 8008f4c:	bf18      	it	ne
 8008f4e:	81a3      	strhne	r3, [r4, #12]
 8008f50:	bd10      	pop	{r4, pc}

08008f52 <__sclose>:
 8008f52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f56:	f000 b81f 	b.w	8008f98 <_close_r>

08008f5a <memset>:
 8008f5a:	4402      	add	r2, r0
 8008f5c:	4603      	mov	r3, r0
 8008f5e:	4293      	cmp	r3, r2
 8008f60:	d100      	bne.n	8008f64 <memset+0xa>
 8008f62:	4770      	bx	lr
 8008f64:	f803 1b01 	strb.w	r1, [r3], #1
 8008f68:	e7f9      	b.n	8008f5e <memset+0x4>

08008f6a <strncmp>:
 8008f6a:	b510      	push	{r4, lr}
 8008f6c:	b16a      	cbz	r2, 8008f8a <strncmp+0x20>
 8008f6e:	3901      	subs	r1, #1
 8008f70:	1884      	adds	r4, r0, r2
 8008f72:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f76:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008f7a:	429a      	cmp	r2, r3
 8008f7c:	d103      	bne.n	8008f86 <strncmp+0x1c>
 8008f7e:	42a0      	cmp	r0, r4
 8008f80:	d001      	beq.n	8008f86 <strncmp+0x1c>
 8008f82:	2a00      	cmp	r2, #0
 8008f84:	d1f5      	bne.n	8008f72 <strncmp+0x8>
 8008f86:	1ad0      	subs	r0, r2, r3
 8008f88:	bd10      	pop	{r4, pc}
 8008f8a:	4610      	mov	r0, r2
 8008f8c:	e7fc      	b.n	8008f88 <strncmp+0x1e>
	...

08008f90 <_localeconv_r>:
 8008f90:	4800      	ldr	r0, [pc, #0]	; (8008f94 <_localeconv_r+0x4>)
 8008f92:	4770      	bx	lr
 8008f94:	20000118 	.word	0x20000118

08008f98 <_close_r>:
 8008f98:	b538      	push	{r3, r4, r5, lr}
 8008f9a:	4d06      	ldr	r5, [pc, #24]	; (8008fb4 <_close_r+0x1c>)
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	4604      	mov	r4, r0
 8008fa0:	4608      	mov	r0, r1
 8008fa2:	602b      	str	r3, [r5, #0]
 8008fa4:	f7f9 f8bf 	bl	8002126 <_close>
 8008fa8:	1c43      	adds	r3, r0, #1
 8008faa:	d102      	bne.n	8008fb2 <_close_r+0x1a>
 8008fac:	682b      	ldr	r3, [r5, #0]
 8008fae:	b103      	cbz	r3, 8008fb2 <_close_r+0x1a>
 8008fb0:	6023      	str	r3, [r4, #0]
 8008fb2:	bd38      	pop	{r3, r4, r5, pc}
 8008fb4:	20004504 	.word	0x20004504

08008fb8 <_reclaim_reent>:
 8008fb8:	4b29      	ldr	r3, [pc, #164]	; (8009060 <_reclaim_reent+0xa8>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	4283      	cmp	r3, r0
 8008fbe:	b570      	push	{r4, r5, r6, lr}
 8008fc0:	4604      	mov	r4, r0
 8008fc2:	d04b      	beq.n	800905c <_reclaim_reent+0xa4>
 8008fc4:	69c3      	ldr	r3, [r0, #28]
 8008fc6:	b143      	cbz	r3, 8008fda <_reclaim_reent+0x22>
 8008fc8:	68db      	ldr	r3, [r3, #12]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d144      	bne.n	8009058 <_reclaim_reent+0xa0>
 8008fce:	69e3      	ldr	r3, [r4, #28]
 8008fd0:	6819      	ldr	r1, [r3, #0]
 8008fd2:	b111      	cbz	r1, 8008fda <_reclaim_reent+0x22>
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	f000 ff39 	bl	8009e4c <_free_r>
 8008fda:	6961      	ldr	r1, [r4, #20]
 8008fdc:	b111      	cbz	r1, 8008fe4 <_reclaim_reent+0x2c>
 8008fde:	4620      	mov	r0, r4
 8008fe0:	f000 ff34 	bl	8009e4c <_free_r>
 8008fe4:	69e1      	ldr	r1, [r4, #28]
 8008fe6:	b111      	cbz	r1, 8008fee <_reclaim_reent+0x36>
 8008fe8:	4620      	mov	r0, r4
 8008fea:	f000 ff2f 	bl	8009e4c <_free_r>
 8008fee:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008ff0:	b111      	cbz	r1, 8008ff8 <_reclaim_reent+0x40>
 8008ff2:	4620      	mov	r0, r4
 8008ff4:	f000 ff2a 	bl	8009e4c <_free_r>
 8008ff8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ffa:	b111      	cbz	r1, 8009002 <_reclaim_reent+0x4a>
 8008ffc:	4620      	mov	r0, r4
 8008ffe:	f000 ff25 	bl	8009e4c <_free_r>
 8009002:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009004:	b111      	cbz	r1, 800900c <_reclaim_reent+0x54>
 8009006:	4620      	mov	r0, r4
 8009008:	f000 ff20 	bl	8009e4c <_free_r>
 800900c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800900e:	b111      	cbz	r1, 8009016 <_reclaim_reent+0x5e>
 8009010:	4620      	mov	r0, r4
 8009012:	f000 ff1b 	bl	8009e4c <_free_r>
 8009016:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009018:	b111      	cbz	r1, 8009020 <_reclaim_reent+0x68>
 800901a:	4620      	mov	r0, r4
 800901c:	f000 ff16 	bl	8009e4c <_free_r>
 8009020:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8009022:	b111      	cbz	r1, 800902a <_reclaim_reent+0x72>
 8009024:	4620      	mov	r0, r4
 8009026:	f000 ff11 	bl	8009e4c <_free_r>
 800902a:	6a23      	ldr	r3, [r4, #32]
 800902c:	b1b3      	cbz	r3, 800905c <_reclaim_reent+0xa4>
 800902e:	4620      	mov	r0, r4
 8009030:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009034:	4718      	bx	r3
 8009036:	5949      	ldr	r1, [r1, r5]
 8009038:	b941      	cbnz	r1, 800904c <_reclaim_reent+0x94>
 800903a:	3504      	adds	r5, #4
 800903c:	69e3      	ldr	r3, [r4, #28]
 800903e:	2d80      	cmp	r5, #128	; 0x80
 8009040:	68d9      	ldr	r1, [r3, #12]
 8009042:	d1f8      	bne.n	8009036 <_reclaim_reent+0x7e>
 8009044:	4620      	mov	r0, r4
 8009046:	f000 ff01 	bl	8009e4c <_free_r>
 800904a:	e7c0      	b.n	8008fce <_reclaim_reent+0x16>
 800904c:	680e      	ldr	r6, [r1, #0]
 800904e:	4620      	mov	r0, r4
 8009050:	f000 fefc 	bl	8009e4c <_free_r>
 8009054:	4631      	mov	r1, r6
 8009056:	e7ef      	b.n	8009038 <_reclaim_reent+0x80>
 8009058:	2500      	movs	r5, #0
 800905a:	e7ef      	b.n	800903c <_reclaim_reent+0x84>
 800905c:	bd70      	pop	{r4, r5, r6, pc}
 800905e:	bf00      	nop
 8009060:	200001e0 	.word	0x200001e0

08009064 <_lseek_r>:
 8009064:	b538      	push	{r3, r4, r5, lr}
 8009066:	4d07      	ldr	r5, [pc, #28]	; (8009084 <_lseek_r+0x20>)
 8009068:	4604      	mov	r4, r0
 800906a:	4608      	mov	r0, r1
 800906c:	4611      	mov	r1, r2
 800906e:	2200      	movs	r2, #0
 8009070:	602a      	str	r2, [r5, #0]
 8009072:	461a      	mov	r2, r3
 8009074:	f7f9 f87e 	bl	8002174 <_lseek>
 8009078:	1c43      	adds	r3, r0, #1
 800907a:	d102      	bne.n	8009082 <_lseek_r+0x1e>
 800907c:	682b      	ldr	r3, [r5, #0]
 800907e:	b103      	cbz	r3, 8009082 <_lseek_r+0x1e>
 8009080:	6023      	str	r3, [r4, #0]
 8009082:	bd38      	pop	{r3, r4, r5, pc}
 8009084:	20004504 	.word	0x20004504

08009088 <_read_r>:
 8009088:	b538      	push	{r3, r4, r5, lr}
 800908a:	4d07      	ldr	r5, [pc, #28]	; (80090a8 <_read_r+0x20>)
 800908c:	4604      	mov	r4, r0
 800908e:	4608      	mov	r0, r1
 8009090:	4611      	mov	r1, r2
 8009092:	2200      	movs	r2, #0
 8009094:	602a      	str	r2, [r5, #0]
 8009096:	461a      	mov	r2, r3
 8009098:	f7f9 f80c 	bl	80020b4 <_read>
 800909c:	1c43      	adds	r3, r0, #1
 800909e:	d102      	bne.n	80090a6 <_read_r+0x1e>
 80090a0:	682b      	ldr	r3, [r5, #0]
 80090a2:	b103      	cbz	r3, 80090a6 <_read_r+0x1e>
 80090a4:	6023      	str	r3, [r4, #0]
 80090a6:	bd38      	pop	{r3, r4, r5, pc}
 80090a8:	20004504 	.word	0x20004504

080090ac <_write_r>:
 80090ac:	b538      	push	{r3, r4, r5, lr}
 80090ae:	4d07      	ldr	r5, [pc, #28]	; (80090cc <_write_r+0x20>)
 80090b0:	4604      	mov	r4, r0
 80090b2:	4608      	mov	r0, r1
 80090b4:	4611      	mov	r1, r2
 80090b6:	2200      	movs	r2, #0
 80090b8:	602a      	str	r2, [r5, #0]
 80090ba:	461a      	mov	r2, r3
 80090bc:	f7f9 f817 	bl	80020ee <_write>
 80090c0:	1c43      	adds	r3, r0, #1
 80090c2:	d102      	bne.n	80090ca <_write_r+0x1e>
 80090c4:	682b      	ldr	r3, [r5, #0]
 80090c6:	b103      	cbz	r3, 80090ca <_write_r+0x1e>
 80090c8:	6023      	str	r3, [r4, #0]
 80090ca:	bd38      	pop	{r3, r4, r5, pc}
 80090cc:	20004504 	.word	0x20004504

080090d0 <__errno>:
 80090d0:	4b01      	ldr	r3, [pc, #4]	; (80090d8 <__errno+0x8>)
 80090d2:	6818      	ldr	r0, [r3, #0]
 80090d4:	4770      	bx	lr
 80090d6:	bf00      	nop
 80090d8:	200001e0 	.word	0x200001e0

080090dc <__libc_init_array>:
 80090dc:	b570      	push	{r4, r5, r6, lr}
 80090de:	4d0d      	ldr	r5, [pc, #52]	; (8009114 <__libc_init_array+0x38>)
 80090e0:	4c0d      	ldr	r4, [pc, #52]	; (8009118 <__libc_init_array+0x3c>)
 80090e2:	1b64      	subs	r4, r4, r5
 80090e4:	10a4      	asrs	r4, r4, #2
 80090e6:	2600      	movs	r6, #0
 80090e8:	42a6      	cmp	r6, r4
 80090ea:	d109      	bne.n	8009100 <__libc_init_array+0x24>
 80090ec:	4d0b      	ldr	r5, [pc, #44]	; (800911c <__libc_init_array+0x40>)
 80090ee:	4c0c      	ldr	r4, [pc, #48]	; (8009120 <__libc_init_array+0x44>)
 80090f0:	f002 fd26 	bl	800bb40 <_init>
 80090f4:	1b64      	subs	r4, r4, r5
 80090f6:	10a4      	asrs	r4, r4, #2
 80090f8:	2600      	movs	r6, #0
 80090fa:	42a6      	cmp	r6, r4
 80090fc:	d105      	bne.n	800910a <__libc_init_array+0x2e>
 80090fe:	bd70      	pop	{r4, r5, r6, pc}
 8009100:	f855 3b04 	ldr.w	r3, [r5], #4
 8009104:	4798      	blx	r3
 8009106:	3601      	adds	r6, #1
 8009108:	e7ee      	b.n	80090e8 <__libc_init_array+0xc>
 800910a:	f855 3b04 	ldr.w	r3, [r5], #4
 800910e:	4798      	blx	r3
 8009110:	3601      	adds	r6, #1
 8009112:	e7f2      	b.n	80090fa <__libc_init_array+0x1e>
 8009114:	0800c06c 	.word	0x0800c06c
 8009118:	0800c06c 	.word	0x0800c06c
 800911c:	0800c06c 	.word	0x0800c06c
 8009120:	0800c070 	.word	0x0800c070

08009124 <__retarget_lock_acquire_recursive>:
 8009124:	4770      	bx	lr

08009126 <__retarget_lock_release_recursive>:
 8009126:	4770      	bx	lr

08009128 <memcpy>:
 8009128:	440a      	add	r2, r1
 800912a:	4291      	cmp	r1, r2
 800912c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009130:	d100      	bne.n	8009134 <memcpy+0xc>
 8009132:	4770      	bx	lr
 8009134:	b510      	push	{r4, lr}
 8009136:	f811 4b01 	ldrb.w	r4, [r1], #1
 800913a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800913e:	4291      	cmp	r1, r2
 8009140:	d1f9      	bne.n	8009136 <memcpy+0xe>
 8009142:	bd10      	pop	{r4, pc}
 8009144:	0000      	movs	r0, r0
	...

08009148 <nan>:
 8009148:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009150 <nan+0x8>
 800914c:	4770      	bx	lr
 800914e:	bf00      	nop
 8009150:	00000000 	.word	0x00000000
 8009154:	7ff80000 	.word	0x7ff80000

08009158 <quorem>:
 8009158:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800915c:	6903      	ldr	r3, [r0, #16]
 800915e:	690c      	ldr	r4, [r1, #16]
 8009160:	42a3      	cmp	r3, r4
 8009162:	4607      	mov	r7, r0
 8009164:	db7e      	blt.n	8009264 <quorem+0x10c>
 8009166:	3c01      	subs	r4, #1
 8009168:	f101 0814 	add.w	r8, r1, #20
 800916c:	f100 0514 	add.w	r5, r0, #20
 8009170:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009174:	9301      	str	r3, [sp, #4]
 8009176:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800917a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800917e:	3301      	adds	r3, #1
 8009180:	429a      	cmp	r2, r3
 8009182:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009186:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800918a:	fbb2 f6f3 	udiv	r6, r2, r3
 800918e:	d331      	bcc.n	80091f4 <quorem+0x9c>
 8009190:	f04f 0e00 	mov.w	lr, #0
 8009194:	4640      	mov	r0, r8
 8009196:	46ac      	mov	ip, r5
 8009198:	46f2      	mov	sl, lr
 800919a:	f850 2b04 	ldr.w	r2, [r0], #4
 800919e:	b293      	uxth	r3, r2
 80091a0:	fb06 e303 	mla	r3, r6, r3, lr
 80091a4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80091a8:	0c1a      	lsrs	r2, r3, #16
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	ebaa 0303 	sub.w	r3, sl, r3
 80091b0:	f8dc a000 	ldr.w	sl, [ip]
 80091b4:	fa13 f38a 	uxtah	r3, r3, sl
 80091b8:	fb06 220e 	mla	r2, r6, lr, r2
 80091bc:	9300      	str	r3, [sp, #0]
 80091be:	9b00      	ldr	r3, [sp, #0]
 80091c0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80091c4:	b292      	uxth	r2, r2
 80091c6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80091ca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80091ce:	f8bd 3000 	ldrh.w	r3, [sp]
 80091d2:	4581      	cmp	r9, r0
 80091d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091d8:	f84c 3b04 	str.w	r3, [ip], #4
 80091dc:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80091e0:	d2db      	bcs.n	800919a <quorem+0x42>
 80091e2:	f855 300b 	ldr.w	r3, [r5, fp]
 80091e6:	b92b      	cbnz	r3, 80091f4 <quorem+0x9c>
 80091e8:	9b01      	ldr	r3, [sp, #4]
 80091ea:	3b04      	subs	r3, #4
 80091ec:	429d      	cmp	r5, r3
 80091ee:	461a      	mov	r2, r3
 80091f0:	d32c      	bcc.n	800924c <quorem+0xf4>
 80091f2:	613c      	str	r4, [r7, #16]
 80091f4:	4638      	mov	r0, r7
 80091f6:	f001 fd59 	bl	800acac <__mcmp>
 80091fa:	2800      	cmp	r0, #0
 80091fc:	db22      	blt.n	8009244 <quorem+0xec>
 80091fe:	3601      	adds	r6, #1
 8009200:	4629      	mov	r1, r5
 8009202:	2000      	movs	r0, #0
 8009204:	f858 2b04 	ldr.w	r2, [r8], #4
 8009208:	f8d1 c000 	ldr.w	ip, [r1]
 800920c:	b293      	uxth	r3, r2
 800920e:	1ac3      	subs	r3, r0, r3
 8009210:	0c12      	lsrs	r2, r2, #16
 8009212:	fa13 f38c 	uxtah	r3, r3, ip
 8009216:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800921a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800921e:	b29b      	uxth	r3, r3
 8009220:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009224:	45c1      	cmp	r9, r8
 8009226:	f841 3b04 	str.w	r3, [r1], #4
 800922a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800922e:	d2e9      	bcs.n	8009204 <quorem+0xac>
 8009230:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009234:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009238:	b922      	cbnz	r2, 8009244 <quorem+0xec>
 800923a:	3b04      	subs	r3, #4
 800923c:	429d      	cmp	r5, r3
 800923e:	461a      	mov	r2, r3
 8009240:	d30a      	bcc.n	8009258 <quorem+0x100>
 8009242:	613c      	str	r4, [r7, #16]
 8009244:	4630      	mov	r0, r6
 8009246:	b003      	add	sp, #12
 8009248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800924c:	6812      	ldr	r2, [r2, #0]
 800924e:	3b04      	subs	r3, #4
 8009250:	2a00      	cmp	r2, #0
 8009252:	d1ce      	bne.n	80091f2 <quorem+0x9a>
 8009254:	3c01      	subs	r4, #1
 8009256:	e7c9      	b.n	80091ec <quorem+0x94>
 8009258:	6812      	ldr	r2, [r2, #0]
 800925a:	3b04      	subs	r3, #4
 800925c:	2a00      	cmp	r2, #0
 800925e:	d1f0      	bne.n	8009242 <quorem+0xea>
 8009260:	3c01      	subs	r4, #1
 8009262:	e7eb      	b.n	800923c <quorem+0xe4>
 8009264:	2000      	movs	r0, #0
 8009266:	e7ee      	b.n	8009246 <quorem+0xee>

08009268 <_dtoa_r>:
 8009268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800926c:	ed2d 8b04 	vpush	{d8-d9}
 8009270:	69c5      	ldr	r5, [r0, #28]
 8009272:	b093      	sub	sp, #76	; 0x4c
 8009274:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009278:	ec57 6b10 	vmov	r6, r7, d0
 800927c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009280:	9107      	str	r1, [sp, #28]
 8009282:	4604      	mov	r4, r0
 8009284:	920a      	str	r2, [sp, #40]	; 0x28
 8009286:	930d      	str	r3, [sp, #52]	; 0x34
 8009288:	b975      	cbnz	r5, 80092a8 <_dtoa_r+0x40>
 800928a:	2010      	movs	r0, #16
 800928c:	f001 f982 	bl	800a594 <malloc>
 8009290:	4602      	mov	r2, r0
 8009292:	61e0      	str	r0, [r4, #28]
 8009294:	b920      	cbnz	r0, 80092a0 <_dtoa_r+0x38>
 8009296:	4bae      	ldr	r3, [pc, #696]	; (8009550 <_dtoa_r+0x2e8>)
 8009298:	21ef      	movs	r1, #239	; 0xef
 800929a:	48ae      	ldr	r0, [pc, #696]	; (8009554 <_dtoa_r+0x2ec>)
 800929c:	f002 f92a 	bl	800b4f4 <__assert_func>
 80092a0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80092a4:	6005      	str	r5, [r0, #0]
 80092a6:	60c5      	str	r5, [r0, #12]
 80092a8:	69e3      	ldr	r3, [r4, #28]
 80092aa:	6819      	ldr	r1, [r3, #0]
 80092ac:	b151      	cbz	r1, 80092c4 <_dtoa_r+0x5c>
 80092ae:	685a      	ldr	r2, [r3, #4]
 80092b0:	604a      	str	r2, [r1, #4]
 80092b2:	2301      	movs	r3, #1
 80092b4:	4093      	lsls	r3, r2
 80092b6:	608b      	str	r3, [r1, #8]
 80092b8:	4620      	mov	r0, r4
 80092ba:	f001 fa71 	bl	800a7a0 <_Bfree>
 80092be:	69e3      	ldr	r3, [r4, #28]
 80092c0:	2200      	movs	r2, #0
 80092c2:	601a      	str	r2, [r3, #0]
 80092c4:	1e3b      	subs	r3, r7, #0
 80092c6:	bfbb      	ittet	lt
 80092c8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80092cc:	9303      	strlt	r3, [sp, #12]
 80092ce:	2300      	movge	r3, #0
 80092d0:	2201      	movlt	r2, #1
 80092d2:	bfac      	ite	ge
 80092d4:	f8c8 3000 	strge.w	r3, [r8]
 80092d8:	f8c8 2000 	strlt.w	r2, [r8]
 80092dc:	4b9e      	ldr	r3, [pc, #632]	; (8009558 <_dtoa_r+0x2f0>)
 80092de:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80092e2:	ea33 0308 	bics.w	r3, r3, r8
 80092e6:	d11b      	bne.n	8009320 <_dtoa_r+0xb8>
 80092e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80092ea:	f242 730f 	movw	r3, #9999	; 0x270f
 80092ee:	6013      	str	r3, [r2, #0]
 80092f0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80092f4:	4333      	orrs	r3, r6
 80092f6:	f000 8593 	beq.w	8009e20 <_dtoa_r+0xbb8>
 80092fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092fc:	b963      	cbnz	r3, 8009318 <_dtoa_r+0xb0>
 80092fe:	4b97      	ldr	r3, [pc, #604]	; (800955c <_dtoa_r+0x2f4>)
 8009300:	e027      	b.n	8009352 <_dtoa_r+0xea>
 8009302:	4b97      	ldr	r3, [pc, #604]	; (8009560 <_dtoa_r+0x2f8>)
 8009304:	9300      	str	r3, [sp, #0]
 8009306:	3308      	adds	r3, #8
 8009308:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800930a:	6013      	str	r3, [r2, #0]
 800930c:	9800      	ldr	r0, [sp, #0]
 800930e:	b013      	add	sp, #76	; 0x4c
 8009310:	ecbd 8b04 	vpop	{d8-d9}
 8009314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009318:	4b90      	ldr	r3, [pc, #576]	; (800955c <_dtoa_r+0x2f4>)
 800931a:	9300      	str	r3, [sp, #0]
 800931c:	3303      	adds	r3, #3
 800931e:	e7f3      	b.n	8009308 <_dtoa_r+0xa0>
 8009320:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009324:	2200      	movs	r2, #0
 8009326:	ec51 0b17 	vmov	r0, r1, d7
 800932a:	eeb0 8a47 	vmov.f32	s16, s14
 800932e:	eef0 8a67 	vmov.f32	s17, s15
 8009332:	2300      	movs	r3, #0
 8009334:	f7f7 fbd8 	bl	8000ae8 <__aeabi_dcmpeq>
 8009338:	4681      	mov	r9, r0
 800933a:	b160      	cbz	r0, 8009356 <_dtoa_r+0xee>
 800933c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800933e:	2301      	movs	r3, #1
 8009340:	6013      	str	r3, [r2, #0]
 8009342:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009344:	2b00      	cmp	r3, #0
 8009346:	f000 8568 	beq.w	8009e1a <_dtoa_r+0xbb2>
 800934a:	4b86      	ldr	r3, [pc, #536]	; (8009564 <_dtoa_r+0x2fc>)
 800934c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800934e:	6013      	str	r3, [r2, #0]
 8009350:	3b01      	subs	r3, #1
 8009352:	9300      	str	r3, [sp, #0]
 8009354:	e7da      	b.n	800930c <_dtoa_r+0xa4>
 8009356:	aa10      	add	r2, sp, #64	; 0x40
 8009358:	a911      	add	r1, sp, #68	; 0x44
 800935a:	4620      	mov	r0, r4
 800935c:	eeb0 0a48 	vmov.f32	s0, s16
 8009360:	eef0 0a68 	vmov.f32	s1, s17
 8009364:	f001 fdb8 	bl	800aed8 <__d2b>
 8009368:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800936c:	4682      	mov	sl, r0
 800936e:	2d00      	cmp	r5, #0
 8009370:	d07f      	beq.n	8009472 <_dtoa_r+0x20a>
 8009372:	ee18 3a90 	vmov	r3, s17
 8009376:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800937a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800937e:	ec51 0b18 	vmov	r0, r1, d8
 8009382:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009386:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800938a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800938e:	4619      	mov	r1, r3
 8009390:	2200      	movs	r2, #0
 8009392:	4b75      	ldr	r3, [pc, #468]	; (8009568 <_dtoa_r+0x300>)
 8009394:	f7f6 ff88 	bl	80002a8 <__aeabi_dsub>
 8009398:	a367      	add	r3, pc, #412	; (adr r3, 8009538 <_dtoa_r+0x2d0>)
 800939a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800939e:	f7f7 f93b 	bl	8000618 <__aeabi_dmul>
 80093a2:	a367      	add	r3, pc, #412	; (adr r3, 8009540 <_dtoa_r+0x2d8>)
 80093a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093a8:	f7f6 ff80 	bl	80002ac <__adddf3>
 80093ac:	4606      	mov	r6, r0
 80093ae:	4628      	mov	r0, r5
 80093b0:	460f      	mov	r7, r1
 80093b2:	f7f7 f8c7 	bl	8000544 <__aeabi_i2d>
 80093b6:	a364      	add	r3, pc, #400	; (adr r3, 8009548 <_dtoa_r+0x2e0>)
 80093b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093bc:	f7f7 f92c 	bl	8000618 <__aeabi_dmul>
 80093c0:	4602      	mov	r2, r0
 80093c2:	460b      	mov	r3, r1
 80093c4:	4630      	mov	r0, r6
 80093c6:	4639      	mov	r1, r7
 80093c8:	f7f6 ff70 	bl	80002ac <__adddf3>
 80093cc:	4606      	mov	r6, r0
 80093ce:	460f      	mov	r7, r1
 80093d0:	f7f7 fbd2 	bl	8000b78 <__aeabi_d2iz>
 80093d4:	2200      	movs	r2, #0
 80093d6:	4683      	mov	fp, r0
 80093d8:	2300      	movs	r3, #0
 80093da:	4630      	mov	r0, r6
 80093dc:	4639      	mov	r1, r7
 80093de:	f7f7 fb8d 	bl	8000afc <__aeabi_dcmplt>
 80093e2:	b148      	cbz	r0, 80093f8 <_dtoa_r+0x190>
 80093e4:	4658      	mov	r0, fp
 80093e6:	f7f7 f8ad 	bl	8000544 <__aeabi_i2d>
 80093ea:	4632      	mov	r2, r6
 80093ec:	463b      	mov	r3, r7
 80093ee:	f7f7 fb7b 	bl	8000ae8 <__aeabi_dcmpeq>
 80093f2:	b908      	cbnz	r0, 80093f8 <_dtoa_r+0x190>
 80093f4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80093f8:	f1bb 0f16 	cmp.w	fp, #22
 80093fc:	d857      	bhi.n	80094ae <_dtoa_r+0x246>
 80093fe:	4b5b      	ldr	r3, [pc, #364]	; (800956c <_dtoa_r+0x304>)
 8009400:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009408:	ec51 0b18 	vmov	r0, r1, d8
 800940c:	f7f7 fb76 	bl	8000afc <__aeabi_dcmplt>
 8009410:	2800      	cmp	r0, #0
 8009412:	d04e      	beq.n	80094b2 <_dtoa_r+0x24a>
 8009414:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009418:	2300      	movs	r3, #0
 800941a:	930c      	str	r3, [sp, #48]	; 0x30
 800941c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800941e:	1b5b      	subs	r3, r3, r5
 8009420:	1e5a      	subs	r2, r3, #1
 8009422:	bf45      	ittet	mi
 8009424:	f1c3 0301 	rsbmi	r3, r3, #1
 8009428:	9305      	strmi	r3, [sp, #20]
 800942a:	2300      	movpl	r3, #0
 800942c:	2300      	movmi	r3, #0
 800942e:	9206      	str	r2, [sp, #24]
 8009430:	bf54      	ite	pl
 8009432:	9305      	strpl	r3, [sp, #20]
 8009434:	9306      	strmi	r3, [sp, #24]
 8009436:	f1bb 0f00 	cmp.w	fp, #0
 800943a:	db3c      	blt.n	80094b6 <_dtoa_r+0x24e>
 800943c:	9b06      	ldr	r3, [sp, #24]
 800943e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8009442:	445b      	add	r3, fp
 8009444:	9306      	str	r3, [sp, #24]
 8009446:	2300      	movs	r3, #0
 8009448:	9308      	str	r3, [sp, #32]
 800944a:	9b07      	ldr	r3, [sp, #28]
 800944c:	2b09      	cmp	r3, #9
 800944e:	d868      	bhi.n	8009522 <_dtoa_r+0x2ba>
 8009450:	2b05      	cmp	r3, #5
 8009452:	bfc4      	itt	gt
 8009454:	3b04      	subgt	r3, #4
 8009456:	9307      	strgt	r3, [sp, #28]
 8009458:	9b07      	ldr	r3, [sp, #28]
 800945a:	f1a3 0302 	sub.w	r3, r3, #2
 800945e:	bfcc      	ite	gt
 8009460:	2500      	movgt	r5, #0
 8009462:	2501      	movle	r5, #1
 8009464:	2b03      	cmp	r3, #3
 8009466:	f200 8085 	bhi.w	8009574 <_dtoa_r+0x30c>
 800946a:	e8df f003 	tbb	[pc, r3]
 800946e:	3b2e      	.short	0x3b2e
 8009470:	5839      	.short	0x5839
 8009472:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009476:	441d      	add	r5, r3
 8009478:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800947c:	2b20      	cmp	r3, #32
 800947e:	bfc1      	itttt	gt
 8009480:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009484:	fa08 f803 	lslgt.w	r8, r8, r3
 8009488:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800948c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8009490:	bfd6      	itet	le
 8009492:	f1c3 0320 	rsble	r3, r3, #32
 8009496:	ea48 0003 	orrgt.w	r0, r8, r3
 800949a:	fa06 f003 	lslle.w	r0, r6, r3
 800949e:	f7f7 f841 	bl	8000524 <__aeabi_ui2d>
 80094a2:	2201      	movs	r2, #1
 80094a4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80094a8:	3d01      	subs	r5, #1
 80094aa:	920e      	str	r2, [sp, #56]	; 0x38
 80094ac:	e76f      	b.n	800938e <_dtoa_r+0x126>
 80094ae:	2301      	movs	r3, #1
 80094b0:	e7b3      	b.n	800941a <_dtoa_r+0x1b2>
 80094b2:	900c      	str	r0, [sp, #48]	; 0x30
 80094b4:	e7b2      	b.n	800941c <_dtoa_r+0x1b4>
 80094b6:	9b05      	ldr	r3, [sp, #20]
 80094b8:	eba3 030b 	sub.w	r3, r3, fp
 80094bc:	9305      	str	r3, [sp, #20]
 80094be:	f1cb 0300 	rsb	r3, fp, #0
 80094c2:	9308      	str	r3, [sp, #32]
 80094c4:	2300      	movs	r3, #0
 80094c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80094c8:	e7bf      	b.n	800944a <_dtoa_r+0x1e2>
 80094ca:	2300      	movs	r3, #0
 80094cc:	9309      	str	r3, [sp, #36]	; 0x24
 80094ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	dc52      	bgt.n	800957a <_dtoa_r+0x312>
 80094d4:	2301      	movs	r3, #1
 80094d6:	9301      	str	r3, [sp, #4]
 80094d8:	9304      	str	r3, [sp, #16]
 80094da:	461a      	mov	r2, r3
 80094dc:	920a      	str	r2, [sp, #40]	; 0x28
 80094de:	e00b      	b.n	80094f8 <_dtoa_r+0x290>
 80094e0:	2301      	movs	r3, #1
 80094e2:	e7f3      	b.n	80094cc <_dtoa_r+0x264>
 80094e4:	2300      	movs	r3, #0
 80094e6:	9309      	str	r3, [sp, #36]	; 0x24
 80094e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094ea:	445b      	add	r3, fp
 80094ec:	9301      	str	r3, [sp, #4]
 80094ee:	3301      	adds	r3, #1
 80094f0:	2b01      	cmp	r3, #1
 80094f2:	9304      	str	r3, [sp, #16]
 80094f4:	bfb8      	it	lt
 80094f6:	2301      	movlt	r3, #1
 80094f8:	69e0      	ldr	r0, [r4, #28]
 80094fa:	2100      	movs	r1, #0
 80094fc:	2204      	movs	r2, #4
 80094fe:	f102 0614 	add.w	r6, r2, #20
 8009502:	429e      	cmp	r6, r3
 8009504:	d93d      	bls.n	8009582 <_dtoa_r+0x31a>
 8009506:	6041      	str	r1, [r0, #4]
 8009508:	4620      	mov	r0, r4
 800950a:	f001 f909 	bl	800a720 <_Balloc>
 800950e:	9000      	str	r0, [sp, #0]
 8009510:	2800      	cmp	r0, #0
 8009512:	d139      	bne.n	8009588 <_dtoa_r+0x320>
 8009514:	4b16      	ldr	r3, [pc, #88]	; (8009570 <_dtoa_r+0x308>)
 8009516:	4602      	mov	r2, r0
 8009518:	f240 11af 	movw	r1, #431	; 0x1af
 800951c:	e6bd      	b.n	800929a <_dtoa_r+0x32>
 800951e:	2301      	movs	r3, #1
 8009520:	e7e1      	b.n	80094e6 <_dtoa_r+0x27e>
 8009522:	2501      	movs	r5, #1
 8009524:	2300      	movs	r3, #0
 8009526:	9307      	str	r3, [sp, #28]
 8009528:	9509      	str	r5, [sp, #36]	; 0x24
 800952a:	f04f 33ff 	mov.w	r3, #4294967295
 800952e:	9301      	str	r3, [sp, #4]
 8009530:	9304      	str	r3, [sp, #16]
 8009532:	2200      	movs	r2, #0
 8009534:	2312      	movs	r3, #18
 8009536:	e7d1      	b.n	80094dc <_dtoa_r+0x274>
 8009538:	636f4361 	.word	0x636f4361
 800953c:	3fd287a7 	.word	0x3fd287a7
 8009540:	8b60c8b3 	.word	0x8b60c8b3
 8009544:	3fc68a28 	.word	0x3fc68a28
 8009548:	509f79fb 	.word	0x509f79fb
 800954c:	3fd34413 	.word	0x3fd34413
 8009550:	0800bdda 	.word	0x0800bdda
 8009554:	0800bdf1 	.word	0x0800bdf1
 8009558:	7ff00000 	.word	0x7ff00000
 800955c:	0800bdd6 	.word	0x0800bdd6
 8009560:	0800bdcd 	.word	0x0800bdcd
 8009564:	0800bda2 	.word	0x0800bda2
 8009568:	3ff80000 	.word	0x3ff80000
 800956c:	0800bf40 	.word	0x0800bf40
 8009570:	0800be49 	.word	0x0800be49
 8009574:	2301      	movs	r3, #1
 8009576:	9309      	str	r3, [sp, #36]	; 0x24
 8009578:	e7d7      	b.n	800952a <_dtoa_r+0x2c2>
 800957a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800957c:	9301      	str	r3, [sp, #4]
 800957e:	9304      	str	r3, [sp, #16]
 8009580:	e7ba      	b.n	80094f8 <_dtoa_r+0x290>
 8009582:	3101      	adds	r1, #1
 8009584:	0052      	lsls	r2, r2, #1
 8009586:	e7ba      	b.n	80094fe <_dtoa_r+0x296>
 8009588:	69e3      	ldr	r3, [r4, #28]
 800958a:	9a00      	ldr	r2, [sp, #0]
 800958c:	601a      	str	r2, [r3, #0]
 800958e:	9b04      	ldr	r3, [sp, #16]
 8009590:	2b0e      	cmp	r3, #14
 8009592:	f200 80a8 	bhi.w	80096e6 <_dtoa_r+0x47e>
 8009596:	2d00      	cmp	r5, #0
 8009598:	f000 80a5 	beq.w	80096e6 <_dtoa_r+0x47e>
 800959c:	f1bb 0f00 	cmp.w	fp, #0
 80095a0:	dd38      	ble.n	8009614 <_dtoa_r+0x3ac>
 80095a2:	4bc0      	ldr	r3, [pc, #768]	; (80098a4 <_dtoa_r+0x63c>)
 80095a4:	f00b 020f 	and.w	r2, fp, #15
 80095a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80095ac:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80095b0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80095b4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80095b8:	d019      	beq.n	80095ee <_dtoa_r+0x386>
 80095ba:	4bbb      	ldr	r3, [pc, #748]	; (80098a8 <_dtoa_r+0x640>)
 80095bc:	ec51 0b18 	vmov	r0, r1, d8
 80095c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80095c4:	f7f7 f952 	bl	800086c <__aeabi_ddiv>
 80095c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80095cc:	f008 080f 	and.w	r8, r8, #15
 80095d0:	2503      	movs	r5, #3
 80095d2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80098a8 <_dtoa_r+0x640>
 80095d6:	f1b8 0f00 	cmp.w	r8, #0
 80095da:	d10a      	bne.n	80095f2 <_dtoa_r+0x38a>
 80095dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80095e0:	4632      	mov	r2, r6
 80095e2:	463b      	mov	r3, r7
 80095e4:	f7f7 f942 	bl	800086c <__aeabi_ddiv>
 80095e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80095ec:	e02b      	b.n	8009646 <_dtoa_r+0x3de>
 80095ee:	2502      	movs	r5, #2
 80095f0:	e7ef      	b.n	80095d2 <_dtoa_r+0x36a>
 80095f2:	f018 0f01 	tst.w	r8, #1
 80095f6:	d008      	beq.n	800960a <_dtoa_r+0x3a2>
 80095f8:	4630      	mov	r0, r6
 80095fa:	4639      	mov	r1, r7
 80095fc:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009600:	f7f7 f80a 	bl	8000618 <__aeabi_dmul>
 8009604:	3501      	adds	r5, #1
 8009606:	4606      	mov	r6, r0
 8009608:	460f      	mov	r7, r1
 800960a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800960e:	f109 0908 	add.w	r9, r9, #8
 8009612:	e7e0      	b.n	80095d6 <_dtoa_r+0x36e>
 8009614:	f000 809f 	beq.w	8009756 <_dtoa_r+0x4ee>
 8009618:	f1cb 0600 	rsb	r6, fp, #0
 800961c:	4ba1      	ldr	r3, [pc, #644]	; (80098a4 <_dtoa_r+0x63c>)
 800961e:	4fa2      	ldr	r7, [pc, #648]	; (80098a8 <_dtoa_r+0x640>)
 8009620:	f006 020f 	and.w	r2, r6, #15
 8009624:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800962c:	ec51 0b18 	vmov	r0, r1, d8
 8009630:	f7f6 fff2 	bl	8000618 <__aeabi_dmul>
 8009634:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009638:	1136      	asrs	r6, r6, #4
 800963a:	2300      	movs	r3, #0
 800963c:	2502      	movs	r5, #2
 800963e:	2e00      	cmp	r6, #0
 8009640:	d17e      	bne.n	8009740 <_dtoa_r+0x4d8>
 8009642:	2b00      	cmp	r3, #0
 8009644:	d1d0      	bne.n	80095e8 <_dtoa_r+0x380>
 8009646:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009648:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800964c:	2b00      	cmp	r3, #0
 800964e:	f000 8084 	beq.w	800975a <_dtoa_r+0x4f2>
 8009652:	4b96      	ldr	r3, [pc, #600]	; (80098ac <_dtoa_r+0x644>)
 8009654:	2200      	movs	r2, #0
 8009656:	4640      	mov	r0, r8
 8009658:	4649      	mov	r1, r9
 800965a:	f7f7 fa4f 	bl	8000afc <__aeabi_dcmplt>
 800965e:	2800      	cmp	r0, #0
 8009660:	d07b      	beq.n	800975a <_dtoa_r+0x4f2>
 8009662:	9b04      	ldr	r3, [sp, #16]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d078      	beq.n	800975a <_dtoa_r+0x4f2>
 8009668:	9b01      	ldr	r3, [sp, #4]
 800966a:	2b00      	cmp	r3, #0
 800966c:	dd39      	ble.n	80096e2 <_dtoa_r+0x47a>
 800966e:	4b90      	ldr	r3, [pc, #576]	; (80098b0 <_dtoa_r+0x648>)
 8009670:	2200      	movs	r2, #0
 8009672:	4640      	mov	r0, r8
 8009674:	4649      	mov	r1, r9
 8009676:	f7f6 ffcf 	bl	8000618 <__aeabi_dmul>
 800967a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800967e:	9e01      	ldr	r6, [sp, #4]
 8009680:	f10b 37ff 	add.w	r7, fp, #4294967295
 8009684:	3501      	adds	r5, #1
 8009686:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800968a:	4628      	mov	r0, r5
 800968c:	f7f6 ff5a 	bl	8000544 <__aeabi_i2d>
 8009690:	4642      	mov	r2, r8
 8009692:	464b      	mov	r3, r9
 8009694:	f7f6 ffc0 	bl	8000618 <__aeabi_dmul>
 8009698:	4b86      	ldr	r3, [pc, #536]	; (80098b4 <_dtoa_r+0x64c>)
 800969a:	2200      	movs	r2, #0
 800969c:	f7f6 fe06 	bl	80002ac <__adddf3>
 80096a0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80096a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80096a8:	9303      	str	r3, [sp, #12]
 80096aa:	2e00      	cmp	r6, #0
 80096ac:	d158      	bne.n	8009760 <_dtoa_r+0x4f8>
 80096ae:	4b82      	ldr	r3, [pc, #520]	; (80098b8 <_dtoa_r+0x650>)
 80096b0:	2200      	movs	r2, #0
 80096b2:	4640      	mov	r0, r8
 80096b4:	4649      	mov	r1, r9
 80096b6:	f7f6 fdf7 	bl	80002a8 <__aeabi_dsub>
 80096ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80096be:	4680      	mov	r8, r0
 80096c0:	4689      	mov	r9, r1
 80096c2:	f7f7 fa39 	bl	8000b38 <__aeabi_dcmpgt>
 80096c6:	2800      	cmp	r0, #0
 80096c8:	f040 8296 	bne.w	8009bf8 <_dtoa_r+0x990>
 80096cc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80096d0:	4640      	mov	r0, r8
 80096d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80096d6:	4649      	mov	r1, r9
 80096d8:	f7f7 fa10 	bl	8000afc <__aeabi_dcmplt>
 80096dc:	2800      	cmp	r0, #0
 80096de:	f040 8289 	bne.w	8009bf4 <_dtoa_r+0x98c>
 80096e2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80096e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	f2c0 814e 	blt.w	800998a <_dtoa_r+0x722>
 80096ee:	f1bb 0f0e 	cmp.w	fp, #14
 80096f2:	f300 814a 	bgt.w	800998a <_dtoa_r+0x722>
 80096f6:	4b6b      	ldr	r3, [pc, #428]	; (80098a4 <_dtoa_r+0x63c>)
 80096f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80096fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009700:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009702:	2b00      	cmp	r3, #0
 8009704:	f280 80dc 	bge.w	80098c0 <_dtoa_r+0x658>
 8009708:	9b04      	ldr	r3, [sp, #16]
 800970a:	2b00      	cmp	r3, #0
 800970c:	f300 80d8 	bgt.w	80098c0 <_dtoa_r+0x658>
 8009710:	f040 826f 	bne.w	8009bf2 <_dtoa_r+0x98a>
 8009714:	4b68      	ldr	r3, [pc, #416]	; (80098b8 <_dtoa_r+0x650>)
 8009716:	2200      	movs	r2, #0
 8009718:	4640      	mov	r0, r8
 800971a:	4649      	mov	r1, r9
 800971c:	f7f6 ff7c 	bl	8000618 <__aeabi_dmul>
 8009720:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009724:	f7f7 f9fe 	bl	8000b24 <__aeabi_dcmpge>
 8009728:	9e04      	ldr	r6, [sp, #16]
 800972a:	4637      	mov	r7, r6
 800972c:	2800      	cmp	r0, #0
 800972e:	f040 8245 	bne.w	8009bbc <_dtoa_r+0x954>
 8009732:	9d00      	ldr	r5, [sp, #0]
 8009734:	2331      	movs	r3, #49	; 0x31
 8009736:	f805 3b01 	strb.w	r3, [r5], #1
 800973a:	f10b 0b01 	add.w	fp, fp, #1
 800973e:	e241      	b.n	8009bc4 <_dtoa_r+0x95c>
 8009740:	07f2      	lsls	r2, r6, #31
 8009742:	d505      	bpl.n	8009750 <_dtoa_r+0x4e8>
 8009744:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009748:	f7f6 ff66 	bl	8000618 <__aeabi_dmul>
 800974c:	3501      	adds	r5, #1
 800974e:	2301      	movs	r3, #1
 8009750:	1076      	asrs	r6, r6, #1
 8009752:	3708      	adds	r7, #8
 8009754:	e773      	b.n	800963e <_dtoa_r+0x3d6>
 8009756:	2502      	movs	r5, #2
 8009758:	e775      	b.n	8009646 <_dtoa_r+0x3de>
 800975a:	9e04      	ldr	r6, [sp, #16]
 800975c:	465f      	mov	r7, fp
 800975e:	e792      	b.n	8009686 <_dtoa_r+0x41e>
 8009760:	9900      	ldr	r1, [sp, #0]
 8009762:	4b50      	ldr	r3, [pc, #320]	; (80098a4 <_dtoa_r+0x63c>)
 8009764:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009768:	4431      	add	r1, r6
 800976a:	9102      	str	r1, [sp, #8]
 800976c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800976e:	eeb0 9a47 	vmov.f32	s18, s14
 8009772:	eef0 9a67 	vmov.f32	s19, s15
 8009776:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800977a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800977e:	2900      	cmp	r1, #0
 8009780:	d044      	beq.n	800980c <_dtoa_r+0x5a4>
 8009782:	494e      	ldr	r1, [pc, #312]	; (80098bc <_dtoa_r+0x654>)
 8009784:	2000      	movs	r0, #0
 8009786:	f7f7 f871 	bl	800086c <__aeabi_ddiv>
 800978a:	ec53 2b19 	vmov	r2, r3, d9
 800978e:	f7f6 fd8b 	bl	80002a8 <__aeabi_dsub>
 8009792:	9d00      	ldr	r5, [sp, #0]
 8009794:	ec41 0b19 	vmov	d9, r0, r1
 8009798:	4649      	mov	r1, r9
 800979a:	4640      	mov	r0, r8
 800979c:	f7f7 f9ec 	bl	8000b78 <__aeabi_d2iz>
 80097a0:	4606      	mov	r6, r0
 80097a2:	f7f6 fecf 	bl	8000544 <__aeabi_i2d>
 80097a6:	4602      	mov	r2, r0
 80097a8:	460b      	mov	r3, r1
 80097aa:	4640      	mov	r0, r8
 80097ac:	4649      	mov	r1, r9
 80097ae:	f7f6 fd7b 	bl	80002a8 <__aeabi_dsub>
 80097b2:	3630      	adds	r6, #48	; 0x30
 80097b4:	f805 6b01 	strb.w	r6, [r5], #1
 80097b8:	ec53 2b19 	vmov	r2, r3, d9
 80097bc:	4680      	mov	r8, r0
 80097be:	4689      	mov	r9, r1
 80097c0:	f7f7 f99c 	bl	8000afc <__aeabi_dcmplt>
 80097c4:	2800      	cmp	r0, #0
 80097c6:	d164      	bne.n	8009892 <_dtoa_r+0x62a>
 80097c8:	4642      	mov	r2, r8
 80097ca:	464b      	mov	r3, r9
 80097cc:	4937      	ldr	r1, [pc, #220]	; (80098ac <_dtoa_r+0x644>)
 80097ce:	2000      	movs	r0, #0
 80097d0:	f7f6 fd6a 	bl	80002a8 <__aeabi_dsub>
 80097d4:	ec53 2b19 	vmov	r2, r3, d9
 80097d8:	f7f7 f990 	bl	8000afc <__aeabi_dcmplt>
 80097dc:	2800      	cmp	r0, #0
 80097de:	f040 80b6 	bne.w	800994e <_dtoa_r+0x6e6>
 80097e2:	9b02      	ldr	r3, [sp, #8]
 80097e4:	429d      	cmp	r5, r3
 80097e6:	f43f af7c 	beq.w	80096e2 <_dtoa_r+0x47a>
 80097ea:	4b31      	ldr	r3, [pc, #196]	; (80098b0 <_dtoa_r+0x648>)
 80097ec:	ec51 0b19 	vmov	r0, r1, d9
 80097f0:	2200      	movs	r2, #0
 80097f2:	f7f6 ff11 	bl	8000618 <__aeabi_dmul>
 80097f6:	4b2e      	ldr	r3, [pc, #184]	; (80098b0 <_dtoa_r+0x648>)
 80097f8:	ec41 0b19 	vmov	d9, r0, r1
 80097fc:	2200      	movs	r2, #0
 80097fe:	4640      	mov	r0, r8
 8009800:	4649      	mov	r1, r9
 8009802:	f7f6 ff09 	bl	8000618 <__aeabi_dmul>
 8009806:	4680      	mov	r8, r0
 8009808:	4689      	mov	r9, r1
 800980a:	e7c5      	b.n	8009798 <_dtoa_r+0x530>
 800980c:	ec51 0b17 	vmov	r0, r1, d7
 8009810:	f7f6 ff02 	bl	8000618 <__aeabi_dmul>
 8009814:	9b02      	ldr	r3, [sp, #8]
 8009816:	9d00      	ldr	r5, [sp, #0]
 8009818:	930f      	str	r3, [sp, #60]	; 0x3c
 800981a:	ec41 0b19 	vmov	d9, r0, r1
 800981e:	4649      	mov	r1, r9
 8009820:	4640      	mov	r0, r8
 8009822:	f7f7 f9a9 	bl	8000b78 <__aeabi_d2iz>
 8009826:	4606      	mov	r6, r0
 8009828:	f7f6 fe8c 	bl	8000544 <__aeabi_i2d>
 800982c:	3630      	adds	r6, #48	; 0x30
 800982e:	4602      	mov	r2, r0
 8009830:	460b      	mov	r3, r1
 8009832:	4640      	mov	r0, r8
 8009834:	4649      	mov	r1, r9
 8009836:	f7f6 fd37 	bl	80002a8 <__aeabi_dsub>
 800983a:	f805 6b01 	strb.w	r6, [r5], #1
 800983e:	9b02      	ldr	r3, [sp, #8]
 8009840:	429d      	cmp	r5, r3
 8009842:	4680      	mov	r8, r0
 8009844:	4689      	mov	r9, r1
 8009846:	f04f 0200 	mov.w	r2, #0
 800984a:	d124      	bne.n	8009896 <_dtoa_r+0x62e>
 800984c:	4b1b      	ldr	r3, [pc, #108]	; (80098bc <_dtoa_r+0x654>)
 800984e:	ec51 0b19 	vmov	r0, r1, d9
 8009852:	f7f6 fd2b 	bl	80002ac <__adddf3>
 8009856:	4602      	mov	r2, r0
 8009858:	460b      	mov	r3, r1
 800985a:	4640      	mov	r0, r8
 800985c:	4649      	mov	r1, r9
 800985e:	f7f7 f96b 	bl	8000b38 <__aeabi_dcmpgt>
 8009862:	2800      	cmp	r0, #0
 8009864:	d173      	bne.n	800994e <_dtoa_r+0x6e6>
 8009866:	ec53 2b19 	vmov	r2, r3, d9
 800986a:	4914      	ldr	r1, [pc, #80]	; (80098bc <_dtoa_r+0x654>)
 800986c:	2000      	movs	r0, #0
 800986e:	f7f6 fd1b 	bl	80002a8 <__aeabi_dsub>
 8009872:	4602      	mov	r2, r0
 8009874:	460b      	mov	r3, r1
 8009876:	4640      	mov	r0, r8
 8009878:	4649      	mov	r1, r9
 800987a:	f7f7 f93f 	bl	8000afc <__aeabi_dcmplt>
 800987e:	2800      	cmp	r0, #0
 8009880:	f43f af2f 	beq.w	80096e2 <_dtoa_r+0x47a>
 8009884:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009886:	1e6b      	subs	r3, r5, #1
 8009888:	930f      	str	r3, [sp, #60]	; 0x3c
 800988a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800988e:	2b30      	cmp	r3, #48	; 0x30
 8009890:	d0f8      	beq.n	8009884 <_dtoa_r+0x61c>
 8009892:	46bb      	mov	fp, r7
 8009894:	e04a      	b.n	800992c <_dtoa_r+0x6c4>
 8009896:	4b06      	ldr	r3, [pc, #24]	; (80098b0 <_dtoa_r+0x648>)
 8009898:	f7f6 febe 	bl	8000618 <__aeabi_dmul>
 800989c:	4680      	mov	r8, r0
 800989e:	4689      	mov	r9, r1
 80098a0:	e7bd      	b.n	800981e <_dtoa_r+0x5b6>
 80098a2:	bf00      	nop
 80098a4:	0800bf40 	.word	0x0800bf40
 80098a8:	0800bf18 	.word	0x0800bf18
 80098ac:	3ff00000 	.word	0x3ff00000
 80098b0:	40240000 	.word	0x40240000
 80098b4:	401c0000 	.word	0x401c0000
 80098b8:	40140000 	.word	0x40140000
 80098bc:	3fe00000 	.word	0x3fe00000
 80098c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80098c4:	9d00      	ldr	r5, [sp, #0]
 80098c6:	4642      	mov	r2, r8
 80098c8:	464b      	mov	r3, r9
 80098ca:	4630      	mov	r0, r6
 80098cc:	4639      	mov	r1, r7
 80098ce:	f7f6 ffcd 	bl	800086c <__aeabi_ddiv>
 80098d2:	f7f7 f951 	bl	8000b78 <__aeabi_d2iz>
 80098d6:	9001      	str	r0, [sp, #4]
 80098d8:	f7f6 fe34 	bl	8000544 <__aeabi_i2d>
 80098dc:	4642      	mov	r2, r8
 80098de:	464b      	mov	r3, r9
 80098e0:	f7f6 fe9a 	bl	8000618 <__aeabi_dmul>
 80098e4:	4602      	mov	r2, r0
 80098e6:	460b      	mov	r3, r1
 80098e8:	4630      	mov	r0, r6
 80098ea:	4639      	mov	r1, r7
 80098ec:	f7f6 fcdc 	bl	80002a8 <__aeabi_dsub>
 80098f0:	9e01      	ldr	r6, [sp, #4]
 80098f2:	9f04      	ldr	r7, [sp, #16]
 80098f4:	3630      	adds	r6, #48	; 0x30
 80098f6:	f805 6b01 	strb.w	r6, [r5], #1
 80098fa:	9e00      	ldr	r6, [sp, #0]
 80098fc:	1bae      	subs	r6, r5, r6
 80098fe:	42b7      	cmp	r7, r6
 8009900:	4602      	mov	r2, r0
 8009902:	460b      	mov	r3, r1
 8009904:	d134      	bne.n	8009970 <_dtoa_r+0x708>
 8009906:	f7f6 fcd1 	bl	80002ac <__adddf3>
 800990a:	4642      	mov	r2, r8
 800990c:	464b      	mov	r3, r9
 800990e:	4606      	mov	r6, r0
 8009910:	460f      	mov	r7, r1
 8009912:	f7f7 f911 	bl	8000b38 <__aeabi_dcmpgt>
 8009916:	b9c8      	cbnz	r0, 800994c <_dtoa_r+0x6e4>
 8009918:	4642      	mov	r2, r8
 800991a:	464b      	mov	r3, r9
 800991c:	4630      	mov	r0, r6
 800991e:	4639      	mov	r1, r7
 8009920:	f7f7 f8e2 	bl	8000ae8 <__aeabi_dcmpeq>
 8009924:	b110      	cbz	r0, 800992c <_dtoa_r+0x6c4>
 8009926:	9b01      	ldr	r3, [sp, #4]
 8009928:	07db      	lsls	r3, r3, #31
 800992a:	d40f      	bmi.n	800994c <_dtoa_r+0x6e4>
 800992c:	4651      	mov	r1, sl
 800992e:	4620      	mov	r0, r4
 8009930:	f000 ff36 	bl	800a7a0 <_Bfree>
 8009934:	2300      	movs	r3, #0
 8009936:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009938:	702b      	strb	r3, [r5, #0]
 800993a:	f10b 0301 	add.w	r3, fp, #1
 800993e:	6013      	str	r3, [r2, #0]
 8009940:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009942:	2b00      	cmp	r3, #0
 8009944:	f43f ace2 	beq.w	800930c <_dtoa_r+0xa4>
 8009948:	601d      	str	r5, [r3, #0]
 800994a:	e4df      	b.n	800930c <_dtoa_r+0xa4>
 800994c:	465f      	mov	r7, fp
 800994e:	462b      	mov	r3, r5
 8009950:	461d      	mov	r5, r3
 8009952:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009956:	2a39      	cmp	r2, #57	; 0x39
 8009958:	d106      	bne.n	8009968 <_dtoa_r+0x700>
 800995a:	9a00      	ldr	r2, [sp, #0]
 800995c:	429a      	cmp	r2, r3
 800995e:	d1f7      	bne.n	8009950 <_dtoa_r+0x6e8>
 8009960:	9900      	ldr	r1, [sp, #0]
 8009962:	2230      	movs	r2, #48	; 0x30
 8009964:	3701      	adds	r7, #1
 8009966:	700a      	strb	r2, [r1, #0]
 8009968:	781a      	ldrb	r2, [r3, #0]
 800996a:	3201      	adds	r2, #1
 800996c:	701a      	strb	r2, [r3, #0]
 800996e:	e790      	b.n	8009892 <_dtoa_r+0x62a>
 8009970:	4ba3      	ldr	r3, [pc, #652]	; (8009c00 <_dtoa_r+0x998>)
 8009972:	2200      	movs	r2, #0
 8009974:	f7f6 fe50 	bl	8000618 <__aeabi_dmul>
 8009978:	2200      	movs	r2, #0
 800997a:	2300      	movs	r3, #0
 800997c:	4606      	mov	r6, r0
 800997e:	460f      	mov	r7, r1
 8009980:	f7f7 f8b2 	bl	8000ae8 <__aeabi_dcmpeq>
 8009984:	2800      	cmp	r0, #0
 8009986:	d09e      	beq.n	80098c6 <_dtoa_r+0x65e>
 8009988:	e7d0      	b.n	800992c <_dtoa_r+0x6c4>
 800998a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800998c:	2a00      	cmp	r2, #0
 800998e:	f000 80ca 	beq.w	8009b26 <_dtoa_r+0x8be>
 8009992:	9a07      	ldr	r2, [sp, #28]
 8009994:	2a01      	cmp	r2, #1
 8009996:	f300 80ad 	bgt.w	8009af4 <_dtoa_r+0x88c>
 800999a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800999c:	2a00      	cmp	r2, #0
 800999e:	f000 80a5 	beq.w	8009aec <_dtoa_r+0x884>
 80099a2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80099a6:	9e08      	ldr	r6, [sp, #32]
 80099a8:	9d05      	ldr	r5, [sp, #20]
 80099aa:	9a05      	ldr	r2, [sp, #20]
 80099ac:	441a      	add	r2, r3
 80099ae:	9205      	str	r2, [sp, #20]
 80099b0:	9a06      	ldr	r2, [sp, #24]
 80099b2:	2101      	movs	r1, #1
 80099b4:	441a      	add	r2, r3
 80099b6:	4620      	mov	r0, r4
 80099b8:	9206      	str	r2, [sp, #24]
 80099ba:	f000 fff1 	bl	800a9a0 <__i2b>
 80099be:	4607      	mov	r7, r0
 80099c0:	b165      	cbz	r5, 80099dc <_dtoa_r+0x774>
 80099c2:	9b06      	ldr	r3, [sp, #24]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	dd09      	ble.n	80099dc <_dtoa_r+0x774>
 80099c8:	42ab      	cmp	r3, r5
 80099ca:	9a05      	ldr	r2, [sp, #20]
 80099cc:	bfa8      	it	ge
 80099ce:	462b      	movge	r3, r5
 80099d0:	1ad2      	subs	r2, r2, r3
 80099d2:	9205      	str	r2, [sp, #20]
 80099d4:	9a06      	ldr	r2, [sp, #24]
 80099d6:	1aed      	subs	r5, r5, r3
 80099d8:	1ad3      	subs	r3, r2, r3
 80099da:	9306      	str	r3, [sp, #24]
 80099dc:	9b08      	ldr	r3, [sp, #32]
 80099de:	b1f3      	cbz	r3, 8009a1e <_dtoa_r+0x7b6>
 80099e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	f000 80a3 	beq.w	8009b2e <_dtoa_r+0x8c6>
 80099e8:	2e00      	cmp	r6, #0
 80099ea:	dd10      	ble.n	8009a0e <_dtoa_r+0x7a6>
 80099ec:	4639      	mov	r1, r7
 80099ee:	4632      	mov	r2, r6
 80099f0:	4620      	mov	r0, r4
 80099f2:	f001 f895 	bl	800ab20 <__pow5mult>
 80099f6:	4652      	mov	r2, sl
 80099f8:	4601      	mov	r1, r0
 80099fa:	4607      	mov	r7, r0
 80099fc:	4620      	mov	r0, r4
 80099fe:	f000 ffe5 	bl	800a9cc <__multiply>
 8009a02:	4651      	mov	r1, sl
 8009a04:	4680      	mov	r8, r0
 8009a06:	4620      	mov	r0, r4
 8009a08:	f000 feca 	bl	800a7a0 <_Bfree>
 8009a0c:	46c2      	mov	sl, r8
 8009a0e:	9b08      	ldr	r3, [sp, #32]
 8009a10:	1b9a      	subs	r2, r3, r6
 8009a12:	d004      	beq.n	8009a1e <_dtoa_r+0x7b6>
 8009a14:	4651      	mov	r1, sl
 8009a16:	4620      	mov	r0, r4
 8009a18:	f001 f882 	bl	800ab20 <__pow5mult>
 8009a1c:	4682      	mov	sl, r0
 8009a1e:	2101      	movs	r1, #1
 8009a20:	4620      	mov	r0, r4
 8009a22:	f000 ffbd 	bl	800a9a0 <__i2b>
 8009a26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	4606      	mov	r6, r0
 8009a2c:	f340 8081 	ble.w	8009b32 <_dtoa_r+0x8ca>
 8009a30:	461a      	mov	r2, r3
 8009a32:	4601      	mov	r1, r0
 8009a34:	4620      	mov	r0, r4
 8009a36:	f001 f873 	bl	800ab20 <__pow5mult>
 8009a3a:	9b07      	ldr	r3, [sp, #28]
 8009a3c:	2b01      	cmp	r3, #1
 8009a3e:	4606      	mov	r6, r0
 8009a40:	dd7a      	ble.n	8009b38 <_dtoa_r+0x8d0>
 8009a42:	f04f 0800 	mov.w	r8, #0
 8009a46:	6933      	ldr	r3, [r6, #16]
 8009a48:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009a4c:	6918      	ldr	r0, [r3, #16]
 8009a4e:	f000 ff59 	bl	800a904 <__hi0bits>
 8009a52:	f1c0 0020 	rsb	r0, r0, #32
 8009a56:	9b06      	ldr	r3, [sp, #24]
 8009a58:	4418      	add	r0, r3
 8009a5a:	f010 001f 	ands.w	r0, r0, #31
 8009a5e:	f000 8094 	beq.w	8009b8a <_dtoa_r+0x922>
 8009a62:	f1c0 0320 	rsb	r3, r0, #32
 8009a66:	2b04      	cmp	r3, #4
 8009a68:	f340 8085 	ble.w	8009b76 <_dtoa_r+0x90e>
 8009a6c:	9b05      	ldr	r3, [sp, #20]
 8009a6e:	f1c0 001c 	rsb	r0, r0, #28
 8009a72:	4403      	add	r3, r0
 8009a74:	9305      	str	r3, [sp, #20]
 8009a76:	9b06      	ldr	r3, [sp, #24]
 8009a78:	4403      	add	r3, r0
 8009a7a:	4405      	add	r5, r0
 8009a7c:	9306      	str	r3, [sp, #24]
 8009a7e:	9b05      	ldr	r3, [sp, #20]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	dd05      	ble.n	8009a90 <_dtoa_r+0x828>
 8009a84:	4651      	mov	r1, sl
 8009a86:	461a      	mov	r2, r3
 8009a88:	4620      	mov	r0, r4
 8009a8a:	f001 f8a3 	bl	800abd4 <__lshift>
 8009a8e:	4682      	mov	sl, r0
 8009a90:	9b06      	ldr	r3, [sp, #24]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	dd05      	ble.n	8009aa2 <_dtoa_r+0x83a>
 8009a96:	4631      	mov	r1, r6
 8009a98:	461a      	mov	r2, r3
 8009a9a:	4620      	mov	r0, r4
 8009a9c:	f001 f89a 	bl	800abd4 <__lshift>
 8009aa0:	4606      	mov	r6, r0
 8009aa2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d072      	beq.n	8009b8e <_dtoa_r+0x926>
 8009aa8:	4631      	mov	r1, r6
 8009aaa:	4650      	mov	r0, sl
 8009aac:	f001 f8fe 	bl	800acac <__mcmp>
 8009ab0:	2800      	cmp	r0, #0
 8009ab2:	da6c      	bge.n	8009b8e <_dtoa_r+0x926>
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	4651      	mov	r1, sl
 8009ab8:	220a      	movs	r2, #10
 8009aba:	4620      	mov	r0, r4
 8009abc:	f000 fe92 	bl	800a7e4 <__multadd>
 8009ac0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ac2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009ac6:	4682      	mov	sl, r0
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	f000 81b0 	beq.w	8009e2e <_dtoa_r+0xbc6>
 8009ace:	2300      	movs	r3, #0
 8009ad0:	4639      	mov	r1, r7
 8009ad2:	220a      	movs	r2, #10
 8009ad4:	4620      	mov	r0, r4
 8009ad6:	f000 fe85 	bl	800a7e4 <__multadd>
 8009ada:	9b01      	ldr	r3, [sp, #4]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	4607      	mov	r7, r0
 8009ae0:	f300 8096 	bgt.w	8009c10 <_dtoa_r+0x9a8>
 8009ae4:	9b07      	ldr	r3, [sp, #28]
 8009ae6:	2b02      	cmp	r3, #2
 8009ae8:	dc59      	bgt.n	8009b9e <_dtoa_r+0x936>
 8009aea:	e091      	b.n	8009c10 <_dtoa_r+0x9a8>
 8009aec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009aee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009af2:	e758      	b.n	80099a6 <_dtoa_r+0x73e>
 8009af4:	9b04      	ldr	r3, [sp, #16]
 8009af6:	1e5e      	subs	r6, r3, #1
 8009af8:	9b08      	ldr	r3, [sp, #32]
 8009afa:	42b3      	cmp	r3, r6
 8009afc:	bfbf      	itttt	lt
 8009afe:	9b08      	ldrlt	r3, [sp, #32]
 8009b00:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009b02:	9608      	strlt	r6, [sp, #32]
 8009b04:	1af3      	sublt	r3, r6, r3
 8009b06:	bfb4      	ite	lt
 8009b08:	18d2      	addlt	r2, r2, r3
 8009b0a:	1b9e      	subge	r6, r3, r6
 8009b0c:	9b04      	ldr	r3, [sp, #16]
 8009b0e:	bfbc      	itt	lt
 8009b10:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009b12:	2600      	movlt	r6, #0
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	bfb7      	itett	lt
 8009b18:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8009b1c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009b20:	1a9d      	sublt	r5, r3, r2
 8009b22:	2300      	movlt	r3, #0
 8009b24:	e741      	b.n	80099aa <_dtoa_r+0x742>
 8009b26:	9e08      	ldr	r6, [sp, #32]
 8009b28:	9d05      	ldr	r5, [sp, #20]
 8009b2a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009b2c:	e748      	b.n	80099c0 <_dtoa_r+0x758>
 8009b2e:	9a08      	ldr	r2, [sp, #32]
 8009b30:	e770      	b.n	8009a14 <_dtoa_r+0x7ac>
 8009b32:	9b07      	ldr	r3, [sp, #28]
 8009b34:	2b01      	cmp	r3, #1
 8009b36:	dc19      	bgt.n	8009b6c <_dtoa_r+0x904>
 8009b38:	9b02      	ldr	r3, [sp, #8]
 8009b3a:	b9bb      	cbnz	r3, 8009b6c <_dtoa_r+0x904>
 8009b3c:	9b03      	ldr	r3, [sp, #12]
 8009b3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009b42:	b99b      	cbnz	r3, 8009b6c <_dtoa_r+0x904>
 8009b44:	9b03      	ldr	r3, [sp, #12]
 8009b46:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009b4a:	0d1b      	lsrs	r3, r3, #20
 8009b4c:	051b      	lsls	r3, r3, #20
 8009b4e:	b183      	cbz	r3, 8009b72 <_dtoa_r+0x90a>
 8009b50:	9b05      	ldr	r3, [sp, #20]
 8009b52:	3301      	adds	r3, #1
 8009b54:	9305      	str	r3, [sp, #20]
 8009b56:	9b06      	ldr	r3, [sp, #24]
 8009b58:	3301      	adds	r3, #1
 8009b5a:	9306      	str	r3, [sp, #24]
 8009b5c:	f04f 0801 	mov.w	r8, #1
 8009b60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	f47f af6f 	bne.w	8009a46 <_dtoa_r+0x7de>
 8009b68:	2001      	movs	r0, #1
 8009b6a:	e774      	b.n	8009a56 <_dtoa_r+0x7ee>
 8009b6c:	f04f 0800 	mov.w	r8, #0
 8009b70:	e7f6      	b.n	8009b60 <_dtoa_r+0x8f8>
 8009b72:	4698      	mov	r8, r3
 8009b74:	e7f4      	b.n	8009b60 <_dtoa_r+0x8f8>
 8009b76:	d082      	beq.n	8009a7e <_dtoa_r+0x816>
 8009b78:	9a05      	ldr	r2, [sp, #20]
 8009b7a:	331c      	adds	r3, #28
 8009b7c:	441a      	add	r2, r3
 8009b7e:	9205      	str	r2, [sp, #20]
 8009b80:	9a06      	ldr	r2, [sp, #24]
 8009b82:	441a      	add	r2, r3
 8009b84:	441d      	add	r5, r3
 8009b86:	9206      	str	r2, [sp, #24]
 8009b88:	e779      	b.n	8009a7e <_dtoa_r+0x816>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	e7f4      	b.n	8009b78 <_dtoa_r+0x910>
 8009b8e:	9b04      	ldr	r3, [sp, #16]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	dc37      	bgt.n	8009c04 <_dtoa_r+0x99c>
 8009b94:	9b07      	ldr	r3, [sp, #28]
 8009b96:	2b02      	cmp	r3, #2
 8009b98:	dd34      	ble.n	8009c04 <_dtoa_r+0x99c>
 8009b9a:	9b04      	ldr	r3, [sp, #16]
 8009b9c:	9301      	str	r3, [sp, #4]
 8009b9e:	9b01      	ldr	r3, [sp, #4]
 8009ba0:	b963      	cbnz	r3, 8009bbc <_dtoa_r+0x954>
 8009ba2:	4631      	mov	r1, r6
 8009ba4:	2205      	movs	r2, #5
 8009ba6:	4620      	mov	r0, r4
 8009ba8:	f000 fe1c 	bl	800a7e4 <__multadd>
 8009bac:	4601      	mov	r1, r0
 8009bae:	4606      	mov	r6, r0
 8009bb0:	4650      	mov	r0, sl
 8009bb2:	f001 f87b 	bl	800acac <__mcmp>
 8009bb6:	2800      	cmp	r0, #0
 8009bb8:	f73f adbb 	bgt.w	8009732 <_dtoa_r+0x4ca>
 8009bbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bbe:	9d00      	ldr	r5, [sp, #0]
 8009bc0:	ea6f 0b03 	mvn.w	fp, r3
 8009bc4:	f04f 0800 	mov.w	r8, #0
 8009bc8:	4631      	mov	r1, r6
 8009bca:	4620      	mov	r0, r4
 8009bcc:	f000 fde8 	bl	800a7a0 <_Bfree>
 8009bd0:	2f00      	cmp	r7, #0
 8009bd2:	f43f aeab 	beq.w	800992c <_dtoa_r+0x6c4>
 8009bd6:	f1b8 0f00 	cmp.w	r8, #0
 8009bda:	d005      	beq.n	8009be8 <_dtoa_r+0x980>
 8009bdc:	45b8      	cmp	r8, r7
 8009bde:	d003      	beq.n	8009be8 <_dtoa_r+0x980>
 8009be0:	4641      	mov	r1, r8
 8009be2:	4620      	mov	r0, r4
 8009be4:	f000 fddc 	bl	800a7a0 <_Bfree>
 8009be8:	4639      	mov	r1, r7
 8009bea:	4620      	mov	r0, r4
 8009bec:	f000 fdd8 	bl	800a7a0 <_Bfree>
 8009bf0:	e69c      	b.n	800992c <_dtoa_r+0x6c4>
 8009bf2:	2600      	movs	r6, #0
 8009bf4:	4637      	mov	r7, r6
 8009bf6:	e7e1      	b.n	8009bbc <_dtoa_r+0x954>
 8009bf8:	46bb      	mov	fp, r7
 8009bfa:	4637      	mov	r7, r6
 8009bfc:	e599      	b.n	8009732 <_dtoa_r+0x4ca>
 8009bfe:	bf00      	nop
 8009c00:	40240000 	.word	0x40240000
 8009c04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	f000 80c8 	beq.w	8009d9c <_dtoa_r+0xb34>
 8009c0c:	9b04      	ldr	r3, [sp, #16]
 8009c0e:	9301      	str	r3, [sp, #4]
 8009c10:	2d00      	cmp	r5, #0
 8009c12:	dd05      	ble.n	8009c20 <_dtoa_r+0x9b8>
 8009c14:	4639      	mov	r1, r7
 8009c16:	462a      	mov	r2, r5
 8009c18:	4620      	mov	r0, r4
 8009c1a:	f000 ffdb 	bl	800abd4 <__lshift>
 8009c1e:	4607      	mov	r7, r0
 8009c20:	f1b8 0f00 	cmp.w	r8, #0
 8009c24:	d05b      	beq.n	8009cde <_dtoa_r+0xa76>
 8009c26:	6879      	ldr	r1, [r7, #4]
 8009c28:	4620      	mov	r0, r4
 8009c2a:	f000 fd79 	bl	800a720 <_Balloc>
 8009c2e:	4605      	mov	r5, r0
 8009c30:	b928      	cbnz	r0, 8009c3e <_dtoa_r+0x9d6>
 8009c32:	4b83      	ldr	r3, [pc, #524]	; (8009e40 <_dtoa_r+0xbd8>)
 8009c34:	4602      	mov	r2, r0
 8009c36:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009c3a:	f7ff bb2e 	b.w	800929a <_dtoa_r+0x32>
 8009c3e:	693a      	ldr	r2, [r7, #16]
 8009c40:	3202      	adds	r2, #2
 8009c42:	0092      	lsls	r2, r2, #2
 8009c44:	f107 010c 	add.w	r1, r7, #12
 8009c48:	300c      	adds	r0, #12
 8009c4a:	f7ff fa6d 	bl	8009128 <memcpy>
 8009c4e:	2201      	movs	r2, #1
 8009c50:	4629      	mov	r1, r5
 8009c52:	4620      	mov	r0, r4
 8009c54:	f000 ffbe 	bl	800abd4 <__lshift>
 8009c58:	9b00      	ldr	r3, [sp, #0]
 8009c5a:	3301      	adds	r3, #1
 8009c5c:	9304      	str	r3, [sp, #16]
 8009c5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c62:	4413      	add	r3, r2
 8009c64:	9308      	str	r3, [sp, #32]
 8009c66:	9b02      	ldr	r3, [sp, #8]
 8009c68:	f003 0301 	and.w	r3, r3, #1
 8009c6c:	46b8      	mov	r8, r7
 8009c6e:	9306      	str	r3, [sp, #24]
 8009c70:	4607      	mov	r7, r0
 8009c72:	9b04      	ldr	r3, [sp, #16]
 8009c74:	4631      	mov	r1, r6
 8009c76:	3b01      	subs	r3, #1
 8009c78:	4650      	mov	r0, sl
 8009c7a:	9301      	str	r3, [sp, #4]
 8009c7c:	f7ff fa6c 	bl	8009158 <quorem>
 8009c80:	4641      	mov	r1, r8
 8009c82:	9002      	str	r0, [sp, #8]
 8009c84:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009c88:	4650      	mov	r0, sl
 8009c8a:	f001 f80f 	bl	800acac <__mcmp>
 8009c8e:	463a      	mov	r2, r7
 8009c90:	9005      	str	r0, [sp, #20]
 8009c92:	4631      	mov	r1, r6
 8009c94:	4620      	mov	r0, r4
 8009c96:	f001 f825 	bl	800ace4 <__mdiff>
 8009c9a:	68c2      	ldr	r2, [r0, #12]
 8009c9c:	4605      	mov	r5, r0
 8009c9e:	bb02      	cbnz	r2, 8009ce2 <_dtoa_r+0xa7a>
 8009ca0:	4601      	mov	r1, r0
 8009ca2:	4650      	mov	r0, sl
 8009ca4:	f001 f802 	bl	800acac <__mcmp>
 8009ca8:	4602      	mov	r2, r0
 8009caa:	4629      	mov	r1, r5
 8009cac:	4620      	mov	r0, r4
 8009cae:	9209      	str	r2, [sp, #36]	; 0x24
 8009cb0:	f000 fd76 	bl	800a7a0 <_Bfree>
 8009cb4:	9b07      	ldr	r3, [sp, #28]
 8009cb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009cb8:	9d04      	ldr	r5, [sp, #16]
 8009cba:	ea43 0102 	orr.w	r1, r3, r2
 8009cbe:	9b06      	ldr	r3, [sp, #24]
 8009cc0:	4319      	orrs	r1, r3
 8009cc2:	d110      	bne.n	8009ce6 <_dtoa_r+0xa7e>
 8009cc4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009cc8:	d029      	beq.n	8009d1e <_dtoa_r+0xab6>
 8009cca:	9b05      	ldr	r3, [sp, #20]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	dd02      	ble.n	8009cd6 <_dtoa_r+0xa6e>
 8009cd0:	9b02      	ldr	r3, [sp, #8]
 8009cd2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009cd6:	9b01      	ldr	r3, [sp, #4]
 8009cd8:	f883 9000 	strb.w	r9, [r3]
 8009cdc:	e774      	b.n	8009bc8 <_dtoa_r+0x960>
 8009cde:	4638      	mov	r0, r7
 8009ce0:	e7ba      	b.n	8009c58 <_dtoa_r+0x9f0>
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	e7e1      	b.n	8009caa <_dtoa_r+0xa42>
 8009ce6:	9b05      	ldr	r3, [sp, #20]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	db04      	blt.n	8009cf6 <_dtoa_r+0xa8e>
 8009cec:	9907      	ldr	r1, [sp, #28]
 8009cee:	430b      	orrs	r3, r1
 8009cf0:	9906      	ldr	r1, [sp, #24]
 8009cf2:	430b      	orrs	r3, r1
 8009cf4:	d120      	bne.n	8009d38 <_dtoa_r+0xad0>
 8009cf6:	2a00      	cmp	r2, #0
 8009cf8:	dded      	ble.n	8009cd6 <_dtoa_r+0xa6e>
 8009cfa:	4651      	mov	r1, sl
 8009cfc:	2201      	movs	r2, #1
 8009cfe:	4620      	mov	r0, r4
 8009d00:	f000 ff68 	bl	800abd4 <__lshift>
 8009d04:	4631      	mov	r1, r6
 8009d06:	4682      	mov	sl, r0
 8009d08:	f000 ffd0 	bl	800acac <__mcmp>
 8009d0c:	2800      	cmp	r0, #0
 8009d0e:	dc03      	bgt.n	8009d18 <_dtoa_r+0xab0>
 8009d10:	d1e1      	bne.n	8009cd6 <_dtoa_r+0xa6e>
 8009d12:	f019 0f01 	tst.w	r9, #1
 8009d16:	d0de      	beq.n	8009cd6 <_dtoa_r+0xa6e>
 8009d18:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009d1c:	d1d8      	bne.n	8009cd0 <_dtoa_r+0xa68>
 8009d1e:	9a01      	ldr	r2, [sp, #4]
 8009d20:	2339      	movs	r3, #57	; 0x39
 8009d22:	7013      	strb	r3, [r2, #0]
 8009d24:	462b      	mov	r3, r5
 8009d26:	461d      	mov	r5, r3
 8009d28:	3b01      	subs	r3, #1
 8009d2a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009d2e:	2a39      	cmp	r2, #57	; 0x39
 8009d30:	d06c      	beq.n	8009e0c <_dtoa_r+0xba4>
 8009d32:	3201      	adds	r2, #1
 8009d34:	701a      	strb	r2, [r3, #0]
 8009d36:	e747      	b.n	8009bc8 <_dtoa_r+0x960>
 8009d38:	2a00      	cmp	r2, #0
 8009d3a:	dd07      	ble.n	8009d4c <_dtoa_r+0xae4>
 8009d3c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009d40:	d0ed      	beq.n	8009d1e <_dtoa_r+0xab6>
 8009d42:	9a01      	ldr	r2, [sp, #4]
 8009d44:	f109 0301 	add.w	r3, r9, #1
 8009d48:	7013      	strb	r3, [r2, #0]
 8009d4a:	e73d      	b.n	8009bc8 <_dtoa_r+0x960>
 8009d4c:	9b04      	ldr	r3, [sp, #16]
 8009d4e:	9a08      	ldr	r2, [sp, #32]
 8009d50:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009d54:	4293      	cmp	r3, r2
 8009d56:	d043      	beq.n	8009de0 <_dtoa_r+0xb78>
 8009d58:	4651      	mov	r1, sl
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	220a      	movs	r2, #10
 8009d5e:	4620      	mov	r0, r4
 8009d60:	f000 fd40 	bl	800a7e4 <__multadd>
 8009d64:	45b8      	cmp	r8, r7
 8009d66:	4682      	mov	sl, r0
 8009d68:	f04f 0300 	mov.w	r3, #0
 8009d6c:	f04f 020a 	mov.w	r2, #10
 8009d70:	4641      	mov	r1, r8
 8009d72:	4620      	mov	r0, r4
 8009d74:	d107      	bne.n	8009d86 <_dtoa_r+0xb1e>
 8009d76:	f000 fd35 	bl	800a7e4 <__multadd>
 8009d7a:	4680      	mov	r8, r0
 8009d7c:	4607      	mov	r7, r0
 8009d7e:	9b04      	ldr	r3, [sp, #16]
 8009d80:	3301      	adds	r3, #1
 8009d82:	9304      	str	r3, [sp, #16]
 8009d84:	e775      	b.n	8009c72 <_dtoa_r+0xa0a>
 8009d86:	f000 fd2d 	bl	800a7e4 <__multadd>
 8009d8a:	4639      	mov	r1, r7
 8009d8c:	4680      	mov	r8, r0
 8009d8e:	2300      	movs	r3, #0
 8009d90:	220a      	movs	r2, #10
 8009d92:	4620      	mov	r0, r4
 8009d94:	f000 fd26 	bl	800a7e4 <__multadd>
 8009d98:	4607      	mov	r7, r0
 8009d9a:	e7f0      	b.n	8009d7e <_dtoa_r+0xb16>
 8009d9c:	9b04      	ldr	r3, [sp, #16]
 8009d9e:	9301      	str	r3, [sp, #4]
 8009da0:	9d00      	ldr	r5, [sp, #0]
 8009da2:	4631      	mov	r1, r6
 8009da4:	4650      	mov	r0, sl
 8009da6:	f7ff f9d7 	bl	8009158 <quorem>
 8009daa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009dae:	9b00      	ldr	r3, [sp, #0]
 8009db0:	f805 9b01 	strb.w	r9, [r5], #1
 8009db4:	1aea      	subs	r2, r5, r3
 8009db6:	9b01      	ldr	r3, [sp, #4]
 8009db8:	4293      	cmp	r3, r2
 8009dba:	dd07      	ble.n	8009dcc <_dtoa_r+0xb64>
 8009dbc:	4651      	mov	r1, sl
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	220a      	movs	r2, #10
 8009dc2:	4620      	mov	r0, r4
 8009dc4:	f000 fd0e 	bl	800a7e4 <__multadd>
 8009dc8:	4682      	mov	sl, r0
 8009dca:	e7ea      	b.n	8009da2 <_dtoa_r+0xb3a>
 8009dcc:	9b01      	ldr	r3, [sp, #4]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	bfc8      	it	gt
 8009dd2:	461d      	movgt	r5, r3
 8009dd4:	9b00      	ldr	r3, [sp, #0]
 8009dd6:	bfd8      	it	le
 8009dd8:	2501      	movle	r5, #1
 8009dda:	441d      	add	r5, r3
 8009ddc:	f04f 0800 	mov.w	r8, #0
 8009de0:	4651      	mov	r1, sl
 8009de2:	2201      	movs	r2, #1
 8009de4:	4620      	mov	r0, r4
 8009de6:	f000 fef5 	bl	800abd4 <__lshift>
 8009dea:	4631      	mov	r1, r6
 8009dec:	4682      	mov	sl, r0
 8009dee:	f000 ff5d 	bl	800acac <__mcmp>
 8009df2:	2800      	cmp	r0, #0
 8009df4:	dc96      	bgt.n	8009d24 <_dtoa_r+0xabc>
 8009df6:	d102      	bne.n	8009dfe <_dtoa_r+0xb96>
 8009df8:	f019 0f01 	tst.w	r9, #1
 8009dfc:	d192      	bne.n	8009d24 <_dtoa_r+0xabc>
 8009dfe:	462b      	mov	r3, r5
 8009e00:	461d      	mov	r5, r3
 8009e02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009e06:	2a30      	cmp	r2, #48	; 0x30
 8009e08:	d0fa      	beq.n	8009e00 <_dtoa_r+0xb98>
 8009e0a:	e6dd      	b.n	8009bc8 <_dtoa_r+0x960>
 8009e0c:	9a00      	ldr	r2, [sp, #0]
 8009e0e:	429a      	cmp	r2, r3
 8009e10:	d189      	bne.n	8009d26 <_dtoa_r+0xabe>
 8009e12:	f10b 0b01 	add.w	fp, fp, #1
 8009e16:	2331      	movs	r3, #49	; 0x31
 8009e18:	e796      	b.n	8009d48 <_dtoa_r+0xae0>
 8009e1a:	4b0a      	ldr	r3, [pc, #40]	; (8009e44 <_dtoa_r+0xbdc>)
 8009e1c:	f7ff ba99 	b.w	8009352 <_dtoa_r+0xea>
 8009e20:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	f47f aa6d 	bne.w	8009302 <_dtoa_r+0x9a>
 8009e28:	4b07      	ldr	r3, [pc, #28]	; (8009e48 <_dtoa_r+0xbe0>)
 8009e2a:	f7ff ba92 	b.w	8009352 <_dtoa_r+0xea>
 8009e2e:	9b01      	ldr	r3, [sp, #4]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	dcb5      	bgt.n	8009da0 <_dtoa_r+0xb38>
 8009e34:	9b07      	ldr	r3, [sp, #28]
 8009e36:	2b02      	cmp	r3, #2
 8009e38:	f73f aeb1 	bgt.w	8009b9e <_dtoa_r+0x936>
 8009e3c:	e7b0      	b.n	8009da0 <_dtoa_r+0xb38>
 8009e3e:	bf00      	nop
 8009e40:	0800be49 	.word	0x0800be49
 8009e44:	0800bda1 	.word	0x0800bda1
 8009e48:	0800bdcd 	.word	0x0800bdcd

08009e4c <_free_r>:
 8009e4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009e4e:	2900      	cmp	r1, #0
 8009e50:	d044      	beq.n	8009edc <_free_r+0x90>
 8009e52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e56:	9001      	str	r0, [sp, #4]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	f1a1 0404 	sub.w	r4, r1, #4
 8009e5e:	bfb8      	it	lt
 8009e60:	18e4      	addlt	r4, r4, r3
 8009e62:	f000 fc51 	bl	800a708 <__malloc_lock>
 8009e66:	4a1e      	ldr	r2, [pc, #120]	; (8009ee0 <_free_r+0x94>)
 8009e68:	9801      	ldr	r0, [sp, #4]
 8009e6a:	6813      	ldr	r3, [r2, #0]
 8009e6c:	b933      	cbnz	r3, 8009e7c <_free_r+0x30>
 8009e6e:	6063      	str	r3, [r4, #4]
 8009e70:	6014      	str	r4, [r2, #0]
 8009e72:	b003      	add	sp, #12
 8009e74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e78:	f000 bc4c 	b.w	800a714 <__malloc_unlock>
 8009e7c:	42a3      	cmp	r3, r4
 8009e7e:	d908      	bls.n	8009e92 <_free_r+0x46>
 8009e80:	6825      	ldr	r5, [r4, #0]
 8009e82:	1961      	adds	r1, r4, r5
 8009e84:	428b      	cmp	r3, r1
 8009e86:	bf01      	itttt	eq
 8009e88:	6819      	ldreq	r1, [r3, #0]
 8009e8a:	685b      	ldreq	r3, [r3, #4]
 8009e8c:	1949      	addeq	r1, r1, r5
 8009e8e:	6021      	streq	r1, [r4, #0]
 8009e90:	e7ed      	b.n	8009e6e <_free_r+0x22>
 8009e92:	461a      	mov	r2, r3
 8009e94:	685b      	ldr	r3, [r3, #4]
 8009e96:	b10b      	cbz	r3, 8009e9c <_free_r+0x50>
 8009e98:	42a3      	cmp	r3, r4
 8009e9a:	d9fa      	bls.n	8009e92 <_free_r+0x46>
 8009e9c:	6811      	ldr	r1, [r2, #0]
 8009e9e:	1855      	adds	r5, r2, r1
 8009ea0:	42a5      	cmp	r5, r4
 8009ea2:	d10b      	bne.n	8009ebc <_free_r+0x70>
 8009ea4:	6824      	ldr	r4, [r4, #0]
 8009ea6:	4421      	add	r1, r4
 8009ea8:	1854      	adds	r4, r2, r1
 8009eaa:	42a3      	cmp	r3, r4
 8009eac:	6011      	str	r1, [r2, #0]
 8009eae:	d1e0      	bne.n	8009e72 <_free_r+0x26>
 8009eb0:	681c      	ldr	r4, [r3, #0]
 8009eb2:	685b      	ldr	r3, [r3, #4]
 8009eb4:	6053      	str	r3, [r2, #4]
 8009eb6:	440c      	add	r4, r1
 8009eb8:	6014      	str	r4, [r2, #0]
 8009eba:	e7da      	b.n	8009e72 <_free_r+0x26>
 8009ebc:	d902      	bls.n	8009ec4 <_free_r+0x78>
 8009ebe:	230c      	movs	r3, #12
 8009ec0:	6003      	str	r3, [r0, #0]
 8009ec2:	e7d6      	b.n	8009e72 <_free_r+0x26>
 8009ec4:	6825      	ldr	r5, [r4, #0]
 8009ec6:	1961      	adds	r1, r4, r5
 8009ec8:	428b      	cmp	r3, r1
 8009eca:	bf04      	itt	eq
 8009ecc:	6819      	ldreq	r1, [r3, #0]
 8009ece:	685b      	ldreq	r3, [r3, #4]
 8009ed0:	6063      	str	r3, [r4, #4]
 8009ed2:	bf04      	itt	eq
 8009ed4:	1949      	addeq	r1, r1, r5
 8009ed6:	6021      	streq	r1, [r4, #0]
 8009ed8:	6054      	str	r4, [r2, #4]
 8009eda:	e7ca      	b.n	8009e72 <_free_r+0x26>
 8009edc:	b003      	add	sp, #12
 8009ede:	bd30      	pop	{r4, r5, pc}
 8009ee0:	2000450c 	.word	0x2000450c

08009ee4 <rshift>:
 8009ee4:	6903      	ldr	r3, [r0, #16]
 8009ee6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009eea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009eee:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009ef2:	f100 0414 	add.w	r4, r0, #20
 8009ef6:	dd45      	ble.n	8009f84 <rshift+0xa0>
 8009ef8:	f011 011f 	ands.w	r1, r1, #31
 8009efc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009f00:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009f04:	d10c      	bne.n	8009f20 <rshift+0x3c>
 8009f06:	f100 0710 	add.w	r7, r0, #16
 8009f0a:	4629      	mov	r1, r5
 8009f0c:	42b1      	cmp	r1, r6
 8009f0e:	d334      	bcc.n	8009f7a <rshift+0x96>
 8009f10:	1a9b      	subs	r3, r3, r2
 8009f12:	009b      	lsls	r3, r3, #2
 8009f14:	1eea      	subs	r2, r5, #3
 8009f16:	4296      	cmp	r6, r2
 8009f18:	bf38      	it	cc
 8009f1a:	2300      	movcc	r3, #0
 8009f1c:	4423      	add	r3, r4
 8009f1e:	e015      	b.n	8009f4c <rshift+0x68>
 8009f20:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009f24:	f1c1 0820 	rsb	r8, r1, #32
 8009f28:	40cf      	lsrs	r7, r1
 8009f2a:	f105 0e04 	add.w	lr, r5, #4
 8009f2e:	46a1      	mov	r9, r4
 8009f30:	4576      	cmp	r6, lr
 8009f32:	46f4      	mov	ip, lr
 8009f34:	d815      	bhi.n	8009f62 <rshift+0x7e>
 8009f36:	1a9a      	subs	r2, r3, r2
 8009f38:	0092      	lsls	r2, r2, #2
 8009f3a:	3a04      	subs	r2, #4
 8009f3c:	3501      	adds	r5, #1
 8009f3e:	42ae      	cmp	r6, r5
 8009f40:	bf38      	it	cc
 8009f42:	2200      	movcc	r2, #0
 8009f44:	18a3      	adds	r3, r4, r2
 8009f46:	50a7      	str	r7, [r4, r2]
 8009f48:	b107      	cbz	r7, 8009f4c <rshift+0x68>
 8009f4a:	3304      	adds	r3, #4
 8009f4c:	1b1a      	subs	r2, r3, r4
 8009f4e:	42a3      	cmp	r3, r4
 8009f50:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009f54:	bf08      	it	eq
 8009f56:	2300      	moveq	r3, #0
 8009f58:	6102      	str	r2, [r0, #16]
 8009f5a:	bf08      	it	eq
 8009f5c:	6143      	streq	r3, [r0, #20]
 8009f5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f62:	f8dc c000 	ldr.w	ip, [ip]
 8009f66:	fa0c fc08 	lsl.w	ip, ip, r8
 8009f6a:	ea4c 0707 	orr.w	r7, ip, r7
 8009f6e:	f849 7b04 	str.w	r7, [r9], #4
 8009f72:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009f76:	40cf      	lsrs	r7, r1
 8009f78:	e7da      	b.n	8009f30 <rshift+0x4c>
 8009f7a:	f851 cb04 	ldr.w	ip, [r1], #4
 8009f7e:	f847 cf04 	str.w	ip, [r7, #4]!
 8009f82:	e7c3      	b.n	8009f0c <rshift+0x28>
 8009f84:	4623      	mov	r3, r4
 8009f86:	e7e1      	b.n	8009f4c <rshift+0x68>

08009f88 <__hexdig_fun>:
 8009f88:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009f8c:	2b09      	cmp	r3, #9
 8009f8e:	d802      	bhi.n	8009f96 <__hexdig_fun+0xe>
 8009f90:	3820      	subs	r0, #32
 8009f92:	b2c0      	uxtb	r0, r0
 8009f94:	4770      	bx	lr
 8009f96:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009f9a:	2b05      	cmp	r3, #5
 8009f9c:	d801      	bhi.n	8009fa2 <__hexdig_fun+0x1a>
 8009f9e:	3847      	subs	r0, #71	; 0x47
 8009fa0:	e7f7      	b.n	8009f92 <__hexdig_fun+0xa>
 8009fa2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009fa6:	2b05      	cmp	r3, #5
 8009fa8:	d801      	bhi.n	8009fae <__hexdig_fun+0x26>
 8009faa:	3827      	subs	r0, #39	; 0x27
 8009fac:	e7f1      	b.n	8009f92 <__hexdig_fun+0xa>
 8009fae:	2000      	movs	r0, #0
 8009fb0:	4770      	bx	lr
	...

08009fb4 <__gethex>:
 8009fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fb8:	4617      	mov	r7, r2
 8009fba:	680a      	ldr	r2, [r1, #0]
 8009fbc:	b085      	sub	sp, #20
 8009fbe:	f102 0b02 	add.w	fp, r2, #2
 8009fc2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009fc6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009fca:	4681      	mov	r9, r0
 8009fcc:	468a      	mov	sl, r1
 8009fce:	9302      	str	r3, [sp, #8]
 8009fd0:	32fe      	adds	r2, #254	; 0xfe
 8009fd2:	eb02 030b 	add.w	r3, r2, fp
 8009fd6:	46d8      	mov	r8, fp
 8009fd8:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009fdc:	9301      	str	r3, [sp, #4]
 8009fde:	2830      	cmp	r0, #48	; 0x30
 8009fe0:	d0f7      	beq.n	8009fd2 <__gethex+0x1e>
 8009fe2:	f7ff ffd1 	bl	8009f88 <__hexdig_fun>
 8009fe6:	4604      	mov	r4, r0
 8009fe8:	2800      	cmp	r0, #0
 8009fea:	d138      	bne.n	800a05e <__gethex+0xaa>
 8009fec:	49a7      	ldr	r1, [pc, #668]	; (800a28c <__gethex+0x2d8>)
 8009fee:	2201      	movs	r2, #1
 8009ff0:	4640      	mov	r0, r8
 8009ff2:	f7fe ffba 	bl	8008f6a <strncmp>
 8009ff6:	4606      	mov	r6, r0
 8009ff8:	2800      	cmp	r0, #0
 8009ffa:	d169      	bne.n	800a0d0 <__gethex+0x11c>
 8009ffc:	f898 0001 	ldrb.w	r0, [r8, #1]
 800a000:	465d      	mov	r5, fp
 800a002:	f7ff ffc1 	bl	8009f88 <__hexdig_fun>
 800a006:	2800      	cmp	r0, #0
 800a008:	d064      	beq.n	800a0d4 <__gethex+0x120>
 800a00a:	465a      	mov	r2, fp
 800a00c:	7810      	ldrb	r0, [r2, #0]
 800a00e:	2830      	cmp	r0, #48	; 0x30
 800a010:	4690      	mov	r8, r2
 800a012:	f102 0201 	add.w	r2, r2, #1
 800a016:	d0f9      	beq.n	800a00c <__gethex+0x58>
 800a018:	f7ff ffb6 	bl	8009f88 <__hexdig_fun>
 800a01c:	2301      	movs	r3, #1
 800a01e:	fab0 f480 	clz	r4, r0
 800a022:	0964      	lsrs	r4, r4, #5
 800a024:	465e      	mov	r6, fp
 800a026:	9301      	str	r3, [sp, #4]
 800a028:	4642      	mov	r2, r8
 800a02a:	4615      	mov	r5, r2
 800a02c:	3201      	adds	r2, #1
 800a02e:	7828      	ldrb	r0, [r5, #0]
 800a030:	f7ff ffaa 	bl	8009f88 <__hexdig_fun>
 800a034:	2800      	cmp	r0, #0
 800a036:	d1f8      	bne.n	800a02a <__gethex+0x76>
 800a038:	4994      	ldr	r1, [pc, #592]	; (800a28c <__gethex+0x2d8>)
 800a03a:	2201      	movs	r2, #1
 800a03c:	4628      	mov	r0, r5
 800a03e:	f7fe ff94 	bl	8008f6a <strncmp>
 800a042:	b978      	cbnz	r0, 800a064 <__gethex+0xb0>
 800a044:	b946      	cbnz	r6, 800a058 <__gethex+0xa4>
 800a046:	1c6e      	adds	r6, r5, #1
 800a048:	4632      	mov	r2, r6
 800a04a:	4615      	mov	r5, r2
 800a04c:	3201      	adds	r2, #1
 800a04e:	7828      	ldrb	r0, [r5, #0]
 800a050:	f7ff ff9a 	bl	8009f88 <__hexdig_fun>
 800a054:	2800      	cmp	r0, #0
 800a056:	d1f8      	bne.n	800a04a <__gethex+0x96>
 800a058:	1b73      	subs	r3, r6, r5
 800a05a:	009e      	lsls	r6, r3, #2
 800a05c:	e004      	b.n	800a068 <__gethex+0xb4>
 800a05e:	2400      	movs	r4, #0
 800a060:	4626      	mov	r6, r4
 800a062:	e7e1      	b.n	800a028 <__gethex+0x74>
 800a064:	2e00      	cmp	r6, #0
 800a066:	d1f7      	bne.n	800a058 <__gethex+0xa4>
 800a068:	782b      	ldrb	r3, [r5, #0]
 800a06a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a06e:	2b50      	cmp	r3, #80	; 0x50
 800a070:	d13d      	bne.n	800a0ee <__gethex+0x13a>
 800a072:	786b      	ldrb	r3, [r5, #1]
 800a074:	2b2b      	cmp	r3, #43	; 0x2b
 800a076:	d02f      	beq.n	800a0d8 <__gethex+0x124>
 800a078:	2b2d      	cmp	r3, #45	; 0x2d
 800a07a:	d031      	beq.n	800a0e0 <__gethex+0x12c>
 800a07c:	1c69      	adds	r1, r5, #1
 800a07e:	f04f 0b00 	mov.w	fp, #0
 800a082:	7808      	ldrb	r0, [r1, #0]
 800a084:	f7ff ff80 	bl	8009f88 <__hexdig_fun>
 800a088:	1e42      	subs	r2, r0, #1
 800a08a:	b2d2      	uxtb	r2, r2
 800a08c:	2a18      	cmp	r2, #24
 800a08e:	d82e      	bhi.n	800a0ee <__gethex+0x13a>
 800a090:	f1a0 0210 	sub.w	r2, r0, #16
 800a094:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a098:	f7ff ff76 	bl	8009f88 <__hexdig_fun>
 800a09c:	f100 3cff 	add.w	ip, r0, #4294967295
 800a0a0:	fa5f fc8c 	uxtb.w	ip, ip
 800a0a4:	f1bc 0f18 	cmp.w	ip, #24
 800a0a8:	d91d      	bls.n	800a0e6 <__gethex+0x132>
 800a0aa:	f1bb 0f00 	cmp.w	fp, #0
 800a0ae:	d000      	beq.n	800a0b2 <__gethex+0xfe>
 800a0b0:	4252      	negs	r2, r2
 800a0b2:	4416      	add	r6, r2
 800a0b4:	f8ca 1000 	str.w	r1, [sl]
 800a0b8:	b1dc      	cbz	r4, 800a0f2 <__gethex+0x13e>
 800a0ba:	9b01      	ldr	r3, [sp, #4]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	bf14      	ite	ne
 800a0c0:	f04f 0800 	movne.w	r8, #0
 800a0c4:	f04f 0806 	moveq.w	r8, #6
 800a0c8:	4640      	mov	r0, r8
 800a0ca:	b005      	add	sp, #20
 800a0cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0d0:	4645      	mov	r5, r8
 800a0d2:	4626      	mov	r6, r4
 800a0d4:	2401      	movs	r4, #1
 800a0d6:	e7c7      	b.n	800a068 <__gethex+0xb4>
 800a0d8:	f04f 0b00 	mov.w	fp, #0
 800a0dc:	1ca9      	adds	r1, r5, #2
 800a0de:	e7d0      	b.n	800a082 <__gethex+0xce>
 800a0e0:	f04f 0b01 	mov.w	fp, #1
 800a0e4:	e7fa      	b.n	800a0dc <__gethex+0x128>
 800a0e6:	230a      	movs	r3, #10
 800a0e8:	fb03 0002 	mla	r0, r3, r2, r0
 800a0ec:	e7d0      	b.n	800a090 <__gethex+0xdc>
 800a0ee:	4629      	mov	r1, r5
 800a0f0:	e7e0      	b.n	800a0b4 <__gethex+0x100>
 800a0f2:	eba5 0308 	sub.w	r3, r5, r8
 800a0f6:	3b01      	subs	r3, #1
 800a0f8:	4621      	mov	r1, r4
 800a0fa:	2b07      	cmp	r3, #7
 800a0fc:	dc0a      	bgt.n	800a114 <__gethex+0x160>
 800a0fe:	4648      	mov	r0, r9
 800a100:	f000 fb0e 	bl	800a720 <_Balloc>
 800a104:	4604      	mov	r4, r0
 800a106:	b940      	cbnz	r0, 800a11a <__gethex+0x166>
 800a108:	4b61      	ldr	r3, [pc, #388]	; (800a290 <__gethex+0x2dc>)
 800a10a:	4602      	mov	r2, r0
 800a10c:	21e4      	movs	r1, #228	; 0xe4
 800a10e:	4861      	ldr	r0, [pc, #388]	; (800a294 <__gethex+0x2e0>)
 800a110:	f001 f9f0 	bl	800b4f4 <__assert_func>
 800a114:	3101      	adds	r1, #1
 800a116:	105b      	asrs	r3, r3, #1
 800a118:	e7ef      	b.n	800a0fa <__gethex+0x146>
 800a11a:	f100 0a14 	add.w	sl, r0, #20
 800a11e:	2300      	movs	r3, #0
 800a120:	495a      	ldr	r1, [pc, #360]	; (800a28c <__gethex+0x2d8>)
 800a122:	f8cd a004 	str.w	sl, [sp, #4]
 800a126:	469b      	mov	fp, r3
 800a128:	45a8      	cmp	r8, r5
 800a12a:	d342      	bcc.n	800a1b2 <__gethex+0x1fe>
 800a12c:	9801      	ldr	r0, [sp, #4]
 800a12e:	f840 bb04 	str.w	fp, [r0], #4
 800a132:	eba0 000a 	sub.w	r0, r0, sl
 800a136:	1080      	asrs	r0, r0, #2
 800a138:	6120      	str	r0, [r4, #16]
 800a13a:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800a13e:	4658      	mov	r0, fp
 800a140:	f000 fbe0 	bl	800a904 <__hi0bits>
 800a144:	683d      	ldr	r5, [r7, #0]
 800a146:	eba8 0000 	sub.w	r0, r8, r0
 800a14a:	42a8      	cmp	r0, r5
 800a14c:	dd59      	ble.n	800a202 <__gethex+0x24e>
 800a14e:	eba0 0805 	sub.w	r8, r0, r5
 800a152:	4641      	mov	r1, r8
 800a154:	4620      	mov	r0, r4
 800a156:	f000 ff6f 	bl	800b038 <__any_on>
 800a15a:	4683      	mov	fp, r0
 800a15c:	b1b8      	cbz	r0, 800a18e <__gethex+0x1da>
 800a15e:	f108 33ff 	add.w	r3, r8, #4294967295
 800a162:	1159      	asrs	r1, r3, #5
 800a164:	f003 021f 	and.w	r2, r3, #31
 800a168:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a16c:	f04f 0b01 	mov.w	fp, #1
 800a170:	fa0b f202 	lsl.w	r2, fp, r2
 800a174:	420a      	tst	r2, r1
 800a176:	d00a      	beq.n	800a18e <__gethex+0x1da>
 800a178:	455b      	cmp	r3, fp
 800a17a:	dd06      	ble.n	800a18a <__gethex+0x1d6>
 800a17c:	f1a8 0102 	sub.w	r1, r8, #2
 800a180:	4620      	mov	r0, r4
 800a182:	f000 ff59 	bl	800b038 <__any_on>
 800a186:	2800      	cmp	r0, #0
 800a188:	d138      	bne.n	800a1fc <__gethex+0x248>
 800a18a:	f04f 0b02 	mov.w	fp, #2
 800a18e:	4641      	mov	r1, r8
 800a190:	4620      	mov	r0, r4
 800a192:	f7ff fea7 	bl	8009ee4 <rshift>
 800a196:	4446      	add	r6, r8
 800a198:	68bb      	ldr	r3, [r7, #8]
 800a19a:	42b3      	cmp	r3, r6
 800a19c:	da41      	bge.n	800a222 <__gethex+0x26e>
 800a19e:	4621      	mov	r1, r4
 800a1a0:	4648      	mov	r0, r9
 800a1a2:	f000 fafd 	bl	800a7a0 <_Bfree>
 800a1a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	6013      	str	r3, [r2, #0]
 800a1ac:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800a1b0:	e78a      	b.n	800a0c8 <__gethex+0x114>
 800a1b2:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800a1b6:	2a2e      	cmp	r2, #46	; 0x2e
 800a1b8:	d014      	beq.n	800a1e4 <__gethex+0x230>
 800a1ba:	2b20      	cmp	r3, #32
 800a1bc:	d106      	bne.n	800a1cc <__gethex+0x218>
 800a1be:	9b01      	ldr	r3, [sp, #4]
 800a1c0:	f843 bb04 	str.w	fp, [r3], #4
 800a1c4:	f04f 0b00 	mov.w	fp, #0
 800a1c8:	9301      	str	r3, [sp, #4]
 800a1ca:	465b      	mov	r3, fp
 800a1cc:	7828      	ldrb	r0, [r5, #0]
 800a1ce:	9303      	str	r3, [sp, #12]
 800a1d0:	f7ff feda 	bl	8009f88 <__hexdig_fun>
 800a1d4:	9b03      	ldr	r3, [sp, #12]
 800a1d6:	f000 000f 	and.w	r0, r0, #15
 800a1da:	4098      	lsls	r0, r3
 800a1dc:	ea4b 0b00 	orr.w	fp, fp, r0
 800a1e0:	3304      	adds	r3, #4
 800a1e2:	e7a1      	b.n	800a128 <__gethex+0x174>
 800a1e4:	45a8      	cmp	r8, r5
 800a1e6:	d8e8      	bhi.n	800a1ba <__gethex+0x206>
 800a1e8:	2201      	movs	r2, #1
 800a1ea:	4628      	mov	r0, r5
 800a1ec:	9303      	str	r3, [sp, #12]
 800a1ee:	f7fe febc 	bl	8008f6a <strncmp>
 800a1f2:	4926      	ldr	r1, [pc, #152]	; (800a28c <__gethex+0x2d8>)
 800a1f4:	9b03      	ldr	r3, [sp, #12]
 800a1f6:	2800      	cmp	r0, #0
 800a1f8:	d1df      	bne.n	800a1ba <__gethex+0x206>
 800a1fa:	e795      	b.n	800a128 <__gethex+0x174>
 800a1fc:	f04f 0b03 	mov.w	fp, #3
 800a200:	e7c5      	b.n	800a18e <__gethex+0x1da>
 800a202:	da0b      	bge.n	800a21c <__gethex+0x268>
 800a204:	eba5 0800 	sub.w	r8, r5, r0
 800a208:	4621      	mov	r1, r4
 800a20a:	4642      	mov	r2, r8
 800a20c:	4648      	mov	r0, r9
 800a20e:	f000 fce1 	bl	800abd4 <__lshift>
 800a212:	eba6 0608 	sub.w	r6, r6, r8
 800a216:	4604      	mov	r4, r0
 800a218:	f100 0a14 	add.w	sl, r0, #20
 800a21c:	f04f 0b00 	mov.w	fp, #0
 800a220:	e7ba      	b.n	800a198 <__gethex+0x1e4>
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	42b3      	cmp	r3, r6
 800a226:	dd73      	ble.n	800a310 <__gethex+0x35c>
 800a228:	1b9e      	subs	r6, r3, r6
 800a22a:	42b5      	cmp	r5, r6
 800a22c:	dc34      	bgt.n	800a298 <__gethex+0x2e4>
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	2b02      	cmp	r3, #2
 800a232:	d023      	beq.n	800a27c <__gethex+0x2c8>
 800a234:	2b03      	cmp	r3, #3
 800a236:	d025      	beq.n	800a284 <__gethex+0x2d0>
 800a238:	2b01      	cmp	r3, #1
 800a23a:	d115      	bne.n	800a268 <__gethex+0x2b4>
 800a23c:	42b5      	cmp	r5, r6
 800a23e:	d113      	bne.n	800a268 <__gethex+0x2b4>
 800a240:	2d01      	cmp	r5, #1
 800a242:	d10b      	bne.n	800a25c <__gethex+0x2a8>
 800a244:	9a02      	ldr	r2, [sp, #8]
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6013      	str	r3, [r2, #0]
 800a24a:	2301      	movs	r3, #1
 800a24c:	6123      	str	r3, [r4, #16]
 800a24e:	f8ca 3000 	str.w	r3, [sl]
 800a252:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a254:	f04f 0862 	mov.w	r8, #98	; 0x62
 800a258:	601c      	str	r4, [r3, #0]
 800a25a:	e735      	b.n	800a0c8 <__gethex+0x114>
 800a25c:	1e69      	subs	r1, r5, #1
 800a25e:	4620      	mov	r0, r4
 800a260:	f000 feea 	bl	800b038 <__any_on>
 800a264:	2800      	cmp	r0, #0
 800a266:	d1ed      	bne.n	800a244 <__gethex+0x290>
 800a268:	4621      	mov	r1, r4
 800a26a:	4648      	mov	r0, r9
 800a26c:	f000 fa98 	bl	800a7a0 <_Bfree>
 800a270:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a272:	2300      	movs	r3, #0
 800a274:	6013      	str	r3, [r2, #0]
 800a276:	f04f 0850 	mov.w	r8, #80	; 0x50
 800a27a:	e725      	b.n	800a0c8 <__gethex+0x114>
 800a27c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d1f2      	bne.n	800a268 <__gethex+0x2b4>
 800a282:	e7df      	b.n	800a244 <__gethex+0x290>
 800a284:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a286:	2b00      	cmp	r3, #0
 800a288:	d1dc      	bne.n	800a244 <__gethex+0x290>
 800a28a:	e7ed      	b.n	800a268 <__gethex+0x2b4>
 800a28c:	0800bc38 	.word	0x0800bc38
 800a290:	0800be49 	.word	0x0800be49
 800a294:	0800be5a 	.word	0x0800be5a
 800a298:	f106 38ff 	add.w	r8, r6, #4294967295
 800a29c:	f1bb 0f00 	cmp.w	fp, #0
 800a2a0:	d133      	bne.n	800a30a <__gethex+0x356>
 800a2a2:	f1b8 0f00 	cmp.w	r8, #0
 800a2a6:	d004      	beq.n	800a2b2 <__gethex+0x2fe>
 800a2a8:	4641      	mov	r1, r8
 800a2aa:	4620      	mov	r0, r4
 800a2ac:	f000 fec4 	bl	800b038 <__any_on>
 800a2b0:	4683      	mov	fp, r0
 800a2b2:	ea4f 1268 	mov.w	r2, r8, asr #5
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a2bc:	f008 081f 	and.w	r8, r8, #31
 800a2c0:	fa03 f308 	lsl.w	r3, r3, r8
 800a2c4:	4213      	tst	r3, r2
 800a2c6:	4631      	mov	r1, r6
 800a2c8:	4620      	mov	r0, r4
 800a2ca:	bf18      	it	ne
 800a2cc:	f04b 0b02 	orrne.w	fp, fp, #2
 800a2d0:	1bad      	subs	r5, r5, r6
 800a2d2:	f7ff fe07 	bl	8009ee4 <rshift>
 800a2d6:	687e      	ldr	r6, [r7, #4]
 800a2d8:	f04f 0802 	mov.w	r8, #2
 800a2dc:	f1bb 0f00 	cmp.w	fp, #0
 800a2e0:	d04a      	beq.n	800a378 <__gethex+0x3c4>
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	2b02      	cmp	r3, #2
 800a2e6:	d016      	beq.n	800a316 <__gethex+0x362>
 800a2e8:	2b03      	cmp	r3, #3
 800a2ea:	d018      	beq.n	800a31e <__gethex+0x36a>
 800a2ec:	2b01      	cmp	r3, #1
 800a2ee:	d109      	bne.n	800a304 <__gethex+0x350>
 800a2f0:	f01b 0f02 	tst.w	fp, #2
 800a2f4:	d006      	beq.n	800a304 <__gethex+0x350>
 800a2f6:	f8da 3000 	ldr.w	r3, [sl]
 800a2fa:	ea4b 0b03 	orr.w	fp, fp, r3
 800a2fe:	f01b 0f01 	tst.w	fp, #1
 800a302:	d10f      	bne.n	800a324 <__gethex+0x370>
 800a304:	f048 0810 	orr.w	r8, r8, #16
 800a308:	e036      	b.n	800a378 <__gethex+0x3c4>
 800a30a:	f04f 0b01 	mov.w	fp, #1
 800a30e:	e7d0      	b.n	800a2b2 <__gethex+0x2fe>
 800a310:	f04f 0801 	mov.w	r8, #1
 800a314:	e7e2      	b.n	800a2dc <__gethex+0x328>
 800a316:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a318:	f1c3 0301 	rsb	r3, r3, #1
 800a31c:	930f      	str	r3, [sp, #60]	; 0x3c
 800a31e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a320:	2b00      	cmp	r3, #0
 800a322:	d0ef      	beq.n	800a304 <__gethex+0x350>
 800a324:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a328:	f104 0214 	add.w	r2, r4, #20
 800a32c:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800a330:	9301      	str	r3, [sp, #4]
 800a332:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800a336:	2300      	movs	r3, #0
 800a338:	4694      	mov	ip, r2
 800a33a:	f852 1b04 	ldr.w	r1, [r2], #4
 800a33e:	f1b1 3fff 	cmp.w	r1, #4294967295
 800a342:	d01e      	beq.n	800a382 <__gethex+0x3ce>
 800a344:	3101      	adds	r1, #1
 800a346:	f8cc 1000 	str.w	r1, [ip]
 800a34a:	f1b8 0f02 	cmp.w	r8, #2
 800a34e:	f104 0214 	add.w	r2, r4, #20
 800a352:	d13d      	bne.n	800a3d0 <__gethex+0x41c>
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	3b01      	subs	r3, #1
 800a358:	42ab      	cmp	r3, r5
 800a35a:	d10b      	bne.n	800a374 <__gethex+0x3c0>
 800a35c:	1169      	asrs	r1, r5, #5
 800a35e:	2301      	movs	r3, #1
 800a360:	f005 051f 	and.w	r5, r5, #31
 800a364:	fa03 f505 	lsl.w	r5, r3, r5
 800a368:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a36c:	421d      	tst	r5, r3
 800a36e:	bf18      	it	ne
 800a370:	f04f 0801 	movne.w	r8, #1
 800a374:	f048 0820 	orr.w	r8, r8, #32
 800a378:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a37a:	601c      	str	r4, [r3, #0]
 800a37c:	9b02      	ldr	r3, [sp, #8]
 800a37e:	601e      	str	r6, [r3, #0]
 800a380:	e6a2      	b.n	800a0c8 <__gethex+0x114>
 800a382:	4290      	cmp	r0, r2
 800a384:	f842 3c04 	str.w	r3, [r2, #-4]
 800a388:	d8d6      	bhi.n	800a338 <__gethex+0x384>
 800a38a:	68a2      	ldr	r2, [r4, #8]
 800a38c:	4593      	cmp	fp, r2
 800a38e:	db17      	blt.n	800a3c0 <__gethex+0x40c>
 800a390:	6861      	ldr	r1, [r4, #4]
 800a392:	4648      	mov	r0, r9
 800a394:	3101      	adds	r1, #1
 800a396:	f000 f9c3 	bl	800a720 <_Balloc>
 800a39a:	4682      	mov	sl, r0
 800a39c:	b918      	cbnz	r0, 800a3a6 <__gethex+0x3f2>
 800a39e:	4b1b      	ldr	r3, [pc, #108]	; (800a40c <__gethex+0x458>)
 800a3a0:	4602      	mov	r2, r0
 800a3a2:	2184      	movs	r1, #132	; 0x84
 800a3a4:	e6b3      	b.n	800a10e <__gethex+0x15a>
 800a3a6:	6922      	ldr	r2, [r4, #16]
 800a3a8:	3202      	adds	r2, #2
 800a3aa:	f104 010c 	add.w	r1, r4, #12
 800a3ae:	0092      	lsls	r2, r2, #2
 800a3b0:	300c      	adds	r0, #12
 800a3b2:	f7fe feb9 	bl	8009128 <memcpy>
 800a3b6:	4621      	mov	r1, r4
 800a3b8:	4648      	mov	r0, r9
 800a3ba:	f000 f9f1 	bl	800a7a0 <_Bfree>
 800a3be:	4654      	mov	r4, sl
 800a3c0:	6922      	ldr	r2, [r4, #16]
 800a3c2:	1c51      	adds	r1, r2, #1
 800a3c4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a3c8:	6121      	str	r1, [r4, #16]
 800a3ca:	2101      	movs	r1, #1
 800a3cc:	6151      	str	r1, [r2, #20]
 800a3ce:	e7bc      	b.n	800a34a <__gethex+0x396>
 800a3d0:	6921      	ldr	r1, [r4, #16]
 800a3d2:	4559      	cmp	r1, fp
 800a3d4:	dd0b      	ble.n	800a3ee <__gethex+0x43a>
 800a3d6:	2101      	movs	r1, #1
 800a3d8:	4620      	mov	r0, r4
 800a3da:	f7ff fd83 	bl	8009ee4 <rshift>
 800a3de:	68bb      	ldr	r3, [r7, #8]
 800a3e0:	3601      	adds	r6, #1
 800a3e2:	42b3      	cmp	r3, r6
 800a3e4:	f6ff aedb 	blt.w	800a19e <__gethex+0x1ea>
 800a3e8:	f04f 0801 	mov.w	r8, #1
 800a3ec:	e7c2      	b.n	800a374 <__gethex+0x3c0>
 800a3ee:	f015 051f 	ands.w	r5, r5, #31
 800a3f2:	d0f9      	beq.n	800a3e8 <__gethex+0x434>
 800a3f4:	9b01      	ldr	r3, [sp, #4]
 800a3f6:	441a      	add	r2, r3
 800a3f8:	f1c5 0520 	rsb	r5, r5, #32
 800a3fc:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800a400:	f000 fa80 	bl	800a904 <__hi0bits>
 800a404:	42a8      	cmp	r0, r5
 800a406:	dbe6      	blt.n	800a3d6 <__gethex+0x422>
 800a408:	e7ee      	b.n	800a3e8 <__gethex+0x434>
 800a40a:	bf00      	nop
 800a40c:	0800be49 	.word	0x0800be49

0800a410 <L_shift>:
 800a410:	f1c2 0208 	rsb	r2, r2, #8
 800a414:	0092      	lsls	r2, r2, #2
 800a416:	b570      	push	{r4, r5, r6, lr}
 800a418:	f1c2 0620 	rsb	r6, r2, #32
 800a41c:	6843      	ldr	r3, [r0, #4]
 800a41e:	6804      	ldr	r4, [r0, #0]
 800a420:	fa03 f506 	lsl.w	r5, r3, r6
 800a424:	432c      	orrs	r4, r5
 800a426:	40d3      	lsrs	r3, r2
 800a428:	6004      	str	r4, [r0, #0]
 800a42a:	f840 3f04 	str.w	r3, [r0, #4]!
 800a42e:	4288      	cmp	r0, r1
 800a430:	d3f4      	bcc.n	800a41c <L_shift+0xc>
 800a432:	bd70      	pop	{r4, r5, r6, pc}

0800a434 <__match>:
 800a434:	b530      	push	{r4, r5, lr}
 800a436:	6803      	ldr	r3, [r0, #0]
 800a438:	3301      	adds	r3, #1
 800a43a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a43e:	b914      	cbnz	r4, 800a446 <__match+0x12>
 800a440:	6003      	str	r3, [r0, #0]
 800a442:	2001      	movs	r0, #1
 800a444:	bd30      	pop	{r4, r5, pc}
 800a446:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a44a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a44e:	2d19      	cmp	r5, #25
 800a450:	bf98      	it	ls
 800a452:	3220      	addls	r2, #32
 800a454:	42a2      	cmp	r2, r4
 800a456:	d0f0      	beq.n	800a43a <__match+0x6>
 800a458:	2000      	movs	r0, #0
 800a45a:	e7f3      	b.n	800a444 <__match+0x10>

0800a45c <__hexnan>:
 800a45c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a460:	680b      	ldr	r3, [r1, #0]
 800a462:	6801      	ldr	r1, [r0, #0]
 800a464:	115e      	asrs	r6, r3, #5
 800a466:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a46a:	f013 031f 	ands.w	r3, r3, #31
 800a46e:	b087      	sub	sp, #28
 800a470:	bf18      	it	ne
 800a472:	3604      	addne	r6, #4
 800a474:	2500      	movs	r5, #0
 800a476:	1f37      	subs	r7, r6, #4
 800a478:	4682      	mov	sl, r0
 800a47a:	4690      	mov	r8, r2
 800a47c:	9301      	str	r3, [sp, #4]
 800a47e:	f846 5c04 	str.w	r5, [r6, #-4]
 800a482:	46b9      	mov	r9, r7
 800a484:	463c      	mov	r4, r7
 800a486:	9502      	str	r5, [sp, #8]
 800a488:	46ab      	mov	fp, r5
 800a48a:	784a      	ldrb	r2, [r1, #1]
 800a48c:	1c4b      	adds	r3, r1, #1
 800a48e:	9303      	str	r3, [sp, #12]
 800a490:	b342      	cbz	r2, 800a4e4 <__hexnan+0x88>
 800a492:	4610      	mov	r0, r2
 800a494:	9105      	str	r1, [sp, #20]
 800a496:	9204      	str	r2, [sp, #16]
 800a498:	f7ff fd76 	bl	8009f88 <__hexdig_fun>
 800a49c:	2800      	cmp	r0, #0
 800a49e:	d14f      	bne.n	800a540 <__hexnan+0xe4>
 800a4a0:	9a04      	ldr	r2, [sp, #16]
 800a4a2:	9905      	ldr	r1, [sp, #20]
 800a4a4:	2a20      	cmp	r2, #32
 800a4a6:	d818      	bhi.n	800a4da <__hexnan+0x7e>
 800a4a8:	9b02      	ldr	r3, [sp, #8]
 800a4aa:	459b      	cmp	fp, r3
 800a4ac:	dd13      	ble.n	800a4d6 <__hexnan+0x7a>
 800a4ae:	454c      	cmp	r4, r9
 800a4b0:	d206      	bcs.n	800a4c0 <__hexnan+0x64>
 800a4b2:	2d07      	cmp	r5, #7
 800a4b4:	dc04      	bgt.n	800a4c0 <__hexnan+0x64>
 800a4b6:	462a      	mov	r2, r5
 800a4b8:	4649      	mov	r1, r9
 800a4ba:	4620      	mov	r0, r4
 800a4bc:	f7ff ffa8 	bl	800a410 <L_shift>
 800a4c0:	4544      	cmp	r4, r8
 800a4c2:	d950      	bls.n	800a566 <__hexnan+0x10a>
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	f1a4 0904 	sub.w	r9, r4, #4
 800a4ca:	f844 3c04 	str.w	r3, [r4, #-4]
 800a4ce:	f8cd b008 	str.w	fp, [sp, #8]
 800a4d2:	464c      	mov	r4, r9
 800a4d4:	461d      	mov	r5, r3
 800a4d6:	9903      	ldr	r1, [sp, #12]
 800a4d8:	e7d7      	b.n	800a48a <__hexnan+0x2e>
 800a4da:	2a29      	cmp	r2, #41	; 0x29
 800a4dc:	d155      	bne.n	800a58a <__hexnan+0x12e>
 800a4de:	3102      	adds	r1, #2
 800a4e0:	f8ca 1000 	str.w	r1, [sl]
 800a4e4:	f1bb 0f00 	cmp.w	fp, #0
 800a4e8:	d04f      	beq.n	800a58a <__hexnan+0x12e>
 800a4ea:	454c      	cmp	r4, r9
 800a4ec:	d206      	bcs.n	800a4fc <__hexnan+0xa0>
 800a4ee:	2d07      	cmp	r5, #7
 800a4f0:	dc04      	bgt.n	800a4fc <__hexnan+0xa0>
 800a4f2:	462a      	mov	r2, r5
 800a4f4:	4649      	mov	r1, r9
 800a4f6:	4620      	mov	r0, r4
 800a4f8:	f7ff ff8a 	bl	800a410 <L_shift>
 800a4fc:	4544      	cmp	r4, r8
 800a4fe:	d934      	bls.n	800a56a <__hexnan+0x10e>
 800a500:	f1a8 0204 	sub.w	r2, r8, #4
 800a504:	4623      	mov	r3, r4
 800a506:	f853 1b04 	ldr.w	r1, [r3], #4
 800a50a:	f842 1f04 	str.w	r1, [r2, #4]!
 800a50e:	429f      	cmp	r7, r3
 800a510:	d2f9      	bcs.n	800a506 <__hexnan+0xaa>
 800a512:	1b3b      	subs	r3, r7, r4
 800a514:	f023 0303 	bic.w	r3, r3, #3
 800a518:	3304      	adds	r3, #4
 800a51a:	3e03      	subs	r6, #3
 800a51c:	3401      	adds	r4, #1
 800a51e:	42a6      	cmp	r6, r4
 800a520:	bf38      	it	cc
 800a522:	2304      	movcc	r3, #4
 800a524:	4443      	add	r3, r8
 800a526:	2200      	movs	r2, #0
 800a528:	f843 2b04 	str.w	r2, [r3], #4
 800a52c:	429f      	cmp	r7, r3
 800a52e:	d2fb      	bcs.n	800a528 <__hexnan+0xcc>
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	b91b      	cbnz	r3, 800a53c <__hexnan+0xe0>
 800a534:	4547      	cmp	r7, r8
 800a536:	d126      	bne.n	800a586 <__hexnan+0x12a>
 800a538:	2301      	movs	r3, #1
 800a53a:	603b      	str	r3, [r7, #0]
 800a53c:	2005      	movs	r0, #5
 800a53e:	e025      	b.n	800a58c <__hexnan+0x130>
 800a540:	3501      	adds	r5, #1
 800a542:	2d08      	cmp	r5, #8
 800a544:	f10b 0b01 	add.w	fp, fp, #1
 800a548:	dd06      	ble.n	800a558 <__hexnan+0xfc>
 800a54a:	4544      	cmp	r4, r8
 800a54c:	d9c3      	bls.n	800a4d6 <__hexnan+0x7a>
 800a54e:	2300      	movs	r3, #0
 800a550:	f844 3c04 	str.w	r3, [r4, #-4]
 800a554:	2501      	movs	r5, #1
 800a556:	3c04      	subs	r4, #4
 800a558:	6822      	ldr	r2, [r4, #0]
 800a55a:	f000 000f 	and.w	r0, r0, #15
 800a55e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a562:	6020      	str	r0, [r4, #0]
 800a564:	e7b7      	b.n	800a4d6 <__hexnan+0x7a>
 800a566:	2508      	movs	r5, #8
 800a568:	e7b5      	b.n	800a4d6 <__hexnan+0x7a>
 800a56a:	9b01      	ldr	r3, [sp, #4]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d0df      	beq.n	800a530 <__hexnan+0xd4>
 800a570:	f1c3 0320 	rsb	r3, r3, #32
 800a574:	f04f 32ff 	mov.w	r2, #4294967295
 800a578:	40da      	lsrs	r2, r3
 800a57a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a57e:	4013      	ands	r3, r2
 800a580:	f846 3c04 	str.w	r3, [r6, #-4]
 800a584:	e7d4      	b.n	800a530 <__hexnan+0xd4>
 800a586:	3f04      	subs	r7, #4
 800a588:	e7d2      	b.n	800a530 <__hexnan+0xd4>
 800a58a:	2004      	movs	r0, #4
 800a58c:	b007      	add	sp, #28
 800a58e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800a594 <malloc>:
 800a594:	4b02      	ldr	r3, [pc, #8]	; (800a5a0 <malloc+0xc>)
 800a596:	4601      	mov	r1, r0
 800a598:	6818      	ldr	r0, [r3, #0]
 800a59a:	f000 b823 	b.w	800a5e4 <_malloc_r>
 800a59e:	bf00      	nop
 800a5a0:	200001e0 	.word	0x200001e0

0800a5a4 <sbrk_aligned>:
 800a5a4:	b570      	push	{r4, r5, r6, lr}
 800a5a6:	4e0e      	ldr	r6, [pc, #56]	; (800a5e0 <sbrk_aligned+0x3c>)
 800a5a8:	460c      	mov	r4, r1
 800a5aa:	6831      	ldr	r1, [r6, #0]
 800a5ac:	4605      	mov	r5, r0
 800a5ae:	b911      	cbnz	r1, 800a5b6 <sbrk_aligned+0x12>
 800a5b0:	f000 ff90 	bl	800b4d4 <_sbrk_r>
 800a5b4:	6030      	str	r0, [r6, #0]
 800a5b6:	4621      	mov	r1, r4
 800a5b8:	4628      	mov	r0, r5
 800a5ba:	f000 ff8b 	bl	800b4d4 <_sbrk_r>
 800a5be:	1c43      	adds	r3, r0, #1
 800a5c0:	d00a      	beq.n	800a5d8 <sbrk_aligned+0x34>
 800a5c2:	1cc4      	adds	r4, r0, #3
 800a5c4:	f024 0403 	bic.w	r4, r4, #3
 800a5c8:	42a0      	cmp	r0, r4
 800a5ca:	d007      	beq.n	800a5dc <sbrk_aligned+0x38>
 800a5cc:	1a21      	subs	r1, r4, r0
 800a5ce:	4628      	mov	r0, r5
 800a5d0:	f000 ff80 	bl	800b4d4 <_sbrk_r>
 800a5d4:	3001      	adds	r0, #1
 800a5d6:	d101      	bne.n	800a5dc <sbrk_aligned+0x38>
 800a5d8:	f04f 34ff 	mov.w	r4, #4294967295
 800a5dc:	4620      	mov	r0, r4
 800a5de:	bd70      	pop	{r4, r5, r6, pc}
 800a5e0:	20004510 	.word	0x20004510

0800a5e4 <_malloc_r>:
 800a5e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5e8:	1ccd      	adds	r5, r1, #3
 800a5ea:	f025 0503 	bic.w	r5, r5, #3
 800a5ee:	3508      	adds	r5, #8
 800a5f0:	2d0c      	cmp	r5, #12
 800a5f2:	bf38      	it	cc
 800a5f4:	250c      	movcc	r5, #12
 800a5f6:	2d00      	cmp	r5, #0
 800a5f8:	4607      	mov	r7, r0
 800a5fa:	db01      	blt.n	800a600 <_malloc_r+0x1c>
 800a5fc:	42a9      	cmp	r1, r5
 800a5fe:	d905      	bls.n	800a60c <_malloc_r+0x28>
 800a600:	230c      	movs	r3, #12
 800a602:	603b      	str	r3, [r7, #0]
 800a604:	2600      	movs	r6, #0
 800a606:	4630      	mov	r0, r6
 800a608:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a60c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a6e0 <_malloc_r+0xfc>
 800a610:	f000 f87a 	bl	800a708 <__malloc_lock>
 800a614:	f8d8 3000 	ldr.w	r3, [r8]
 800a618:	461c      	mov	r4, r3
 800a61a:	bb5c      	cbnz	r4, 800a674 <_malloc_r+0x90>
 800a61c:	4629      	mov	r1, r5
 800a61e:	4638      	mov	r0, r7
 800a620:	f7ff ffc0 	bl	800a5a4 <sbrk_aligned>
 800a624:	1c43      	adds	r3, r0, #1
 800a626:	4604      	mov	r4, r0
 800a628:	d155      	bne.n	800a6d6 <_malloc_r+0xf2>
 800a62a:	f8d8 4000 	ldr.w	r4, [r8]
 800a62e:	4626      	mov	r6, r4
 800a630:	2e00      	cmp	r6, #0
 800a632:	d145      	bne.n	800a6c0 <_malloc_r+0xdc>
 800a634:	2c00      	cmp	r4, #0
 800a636:	d048      	beq.n	800a6ca <_malloc_r+0xe6>
 800a638:	6823      	ldr	r3, [r4, #0]
 800a63a:	4631      	mov	r1, r6
 800a63c:	4638      	mov	r0, r7
 800a63e:	eb04 0903 	add.w	r9, r4, r3
 800a642:	f000 ff47 	bl	800b4d4 <_sbrk_r>
 800a646:	4581      	cmp	r9, r0
 800a648:	d13f      	bne.n	800a6ca <_malloc_r+0xe6>
 800a64a:	6821      	ldr	r1, [r4, #0]
 800a64c:	1a6d      	subs	r5, r5, r1
 800a64e:	4629      	mov	r1, r5
 800a650:	4638      	mov	r0, r7
 800a652:	f7ff ffa7 	bl	800a5a4 <sbrk_aligned>
 800a656:	3001      	adds	r0, #1
 800a658:	d037      	beq.n	800a6ca <_malloc_r+0xe6>
 800a65a:	6823      	ldr	r3, [r4, #0]
 800a65c:	442b      	add	r3, r5
 800a65e:	6023      	str	r3, [r4, #0]
 800a660:	f8d8 3000 	ldr.w	r3, [r8]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d038      	beq.n	800a6da <_malloc_r+0xf6>
 800a668:	685a      	ldr	r2, [r3, #4]
 800a66a:	42a2      	cmp	r2, r4
 800a66c:	d12b      	bne.n	800a6c6 <_malloc_r+0xe2>
 800a66e:	2200      	movs	r2, #0
 800a670:	605a      	str	r2, [r3, #4]
 800a672:	e00f      	b.n	800a694 <_malloc_r+0xb0>
 800a674:	6822      	ldr	r2, [r4, #0]
 800a676:	1b52      	subs	r2, r2, r5
 800a678:	d41f      	bmi.n	800a6ba <_malloc_r+0xd6>
 800a67a:	2a0b      	cmp	r2, #11
 800a67c:	d917      	bls.n	800a6ae <_malloc_r+0xca>
 800a67e:	1961      	adds	r1, r4, r5
 800a680:	42a3      	cmp	r3, r4
 800a682:	6025      	str	r5, [r4, #0]
 800a684:	bf18      	it	ne
 800a686:	6059      	strne	r1, [r3, #4]
 800a688:	6863      	ldr	r3, [r4, #4]
 800a68a:	bf08      	it	eq
 800a68c:	f8c8 1000 	streq.w	r1, [r8]
 800a690:	5162      	str	r2, [r4, r5]
 800a692:	604b      	str	r3, [r1, #4]
 800a694:	4638      	mov	r0, r7
 800a696:	f104 060b 	add.w	r6, r4, #11
 800a69a:	f000 f83b 	bl	800a714 <__malloc_unlock>
 800a69e:	f026 0607 	bic.w	r6, r6, #7
 800a6a2:	1d23      	adds	r3, r4, #4
 800a6a4:	1af2      	subs	r2, r6, r3
 800a6a6:	d0ae      	beq.n	800a606 <_malloc_r+0x22>
 800a6a8:	1b9b      	subs	r3, r3, r6
 800a6aa:	50a3      	str	r3, [r4, r2]
 800a6ac:	e7ab      	b.n	800a606 <_malloc_r+0x22>
 800a6ae:	42a3      	cmp	r3, r4
 800a6b0:	6862      	ldr	r2, [r4, #4]
 800a6b2:	d1dd      	bne.n	800a670 <_malloc_r+0x8c>
 800a6b4:	f8c8 2000 	str.w	r2, [r8]
 800a6b8:	e7ec      	b.n	800a694 <_malloc_r+0xb0>
 800a6ba:	4623      	mov	r3, r4
 800a6bc:	6864      	ldr	r4, [r4, #4]
 800a6be:	e7ac      	b.n	800a61a <_malloc_r+0x36>
 800a6c0:	4634      	mov	r4, r6
 800a6c2:	6876      	ldr	r6, [r6, #4]
 800a6c4:	e7b4      	b.n	800a630 <_malloc_r+0x4c>
 800a6c6:	4613      	mov	r3, r2
 800a6c8:	e7cc      	b.n	800a664 <_malloc_r+0x80>
 800a6ca:	230c      	movs	r3, #12
 800a6cc:	603b      	str	r3, [r7, #0]
 800a6ce:	4638      	mov	r0, r7
 800a6d0:	f000 f820 	bl	800a714 <__malloc_unlock>
 800a6d4:	e797      	b.n	800a606 <_malloc_r+0x22>
 800a6d6:	6025      	str	r5, [r4, #0]
 800a6d8:	e7dc      	b.n	800a694 <_malloc_r+0xb0>
 800a6da:	605b      	str	r3, [r3, #4]
 800a6dc:	deff      	udf	#255	; 0xff
 800a6de:	bf00      	nop
 800a6e0:	2000450c 	.word	0x2000450c

0800a6e4 <__ascii_mbtowc>:
 800a6e4:	b082      	sub	sp, #8
 800a6e6:	b901      	cbnz	r1, 800a6ea <__ascii_mbtowc+0x6>
 800a6e8:	a901      	add	r1, sp, #4
 800a6ea:	b142      	cbz	r2, 800a6fe <__ascii_mbtowc+0x1a>
 800a6ec:	b14b      	cbz	r3, 800a702 <__ascii_mbtowc+0x1e>
 800a6ee:	7813      	ldrb	r3, [r2, #0]
 800a6f0:	600b      	str	r3, [r1, #0]
 800a6f2:	7812      	ldrb	r2, [r2, #0]
 800a6f4:	1e10      	subs	r0, r2, #0
 800a6f6:	bf18      	it	ne
 800a6f8:	2001      	movne	r0, #1
 800a6fa:	b002      	add	sp, #8
 800a6fc:	4770      	bx	lr
 800a6fe:	4610      	mov	r0, r2
 800a700:	e7fb      	b.n	800a6fa <__ascii_mbtowc+0x16>
 800a702:	f06f 0001 	mvn.w	r0, #1
 800a706:	e7f8      	b.n	800a6fa <__ascii_mbtowc+0x16>

0800a708 <__malloc_lock>:
 800a708:	4801      	ldr	r0, [pc, #4]	; (800a710 <__malloc_lock+0x8>)
 800a70a:	f7fe bd0b 	b.w	8009124 <__retarget_lock_acquire_recursive>
 800a70e:	bf00      	nop
 800a710:	20004508 	.word	0x20004508

0800a714 <__malloc_unlock>:
 800a714:	4801      	ldr	r0, [pc, #4]	; (800a71c <__malloc_unlock+0x8>)
 800a716:	f7fe bd06 	b.w	8009126 <__retarget_lock_release_recursive>
 800a71a:	bf00      	nop
 800a71c:	20004508 	.word	0x20004508

0800a720 <_Balloc>:
 800a720:	b570      	push	{r4, r5, r6, lr}
 800a722:	69c6      	ldr	r6, [r0, #28]
 800a724:	4604      	mov	r4, r0
 800a726:	460d      	mov	r5, r1
 800a728:	b976      	cbnz	r6, 800a748 <_Balloc+0x28>
 800a72a:	2010      	movs	r0, #16
 800a72c:	f7ff ff32 	bl	800a594 <malloc>
 800a730:	4602      	mov	r2, r0
 800a732:	61e0      	str	r0, [r4, #28]
 800a734:	b920      	cbnz	r0, 800a740 <_Balloc+0x20>
 800a736:	4b18      	ldr	r3, [pc, #96]	; (800a798 <_Balloc+0x78>)
 800a738:	4818      	ldr	r0, [pc, #96]	; (800a79c <_Balloc+0x7c>)
 800a73a:	216b      	movs	r1, #107	; 0x6b
 800a73c:	f000 feda 	bl	800b4f4 <__assert_func>
 800a740:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a744:	6006      	str	r6, [r0, #0]
 800a746:	60c6      	str	r6, [r0, #12]
 800a748:	69e6      	ldr	r6, [r4, #28]
 800a74a:	68f3      	ldr	r3, [r6, #12]
 800a74c:	b183      	cbz	r3, 800a770 <_Balloc+0x50>
 800a74e:	69e3      	ldr	r3, [r4, #28]
 800a750:	68db      	ldr	r3, [r3, #12]
 800a752:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a756:	b9b8      	cbnz	r0, 800a788 <_Balloc+0x68>
 800a758:	2101      	movs	r1, #1
 800a75a:	fa01 f605 	lsl.w	r6, r1, r5
 800a75e:	1d72      	adds	r2, r6, #5
 800a760:	0092      	lsls	r2, r2, #2
 800a762:	4620      	mov	r0, r4
 800a764:	f000 fee4 	bl	800b530 <_calloc_r>
 800a768:	b160      	cbz	r0, 800a784 <_Balloc+0x64>
 800a76a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a76e:	e00e      	b.n	800a78e <_Balloc+0x6e>
 800a770:	2221      	movs	r2, #33	; 0x21
 800a772:	2104      	movs	r1, #4
 800a774:	4620      	mov	r0, r4
 800a776:	f000 fedb 	bl	800b530 <_calloc_r>
 800a77a:	69e3      	ldr	r3, [r4, #28]
 800a77c:	60f0      	str	r0, [r6, #12]
 800a77e:	68db      	ldr	r3, [r3, #12]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d1e4      	bne.n	800a74e <_Balloc+0x2e>
 800a784:	2000      	movs	r0, #0
 800a786:	bd70      	pop	{r4, r5, r6, pc}
 800a788:	6802      	ldr	r2, [r0, #0]
 800a78a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a78e:	2300      	movs	r3, #0
 800a790:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a794:	e7f7      	b.n	800a786 <_Balloc+0x66>
 800a796:	bf00      	nop
 800a798:	0800bdda 	.word	0x0800bdda
 800a79c:	0800beba 	.word	0x0800beba

0800a7a0 <_Bfree>:
 800a7a0:	b570      	push	{r4, r5, r6, lr}
 800a7a2:	69c6      	ldr	r6, [r0, #28]
 800a7a4:	4605      	mov	r5, r0
 800a7a6:	460c      	mov	r4, r1
 800a7a8:	b976      	cbnz	r6, 800a7c8 <_Bfree+0x28>
 800a7aa:	2010      	movs	r0, #16
 800a7ac:	f7ff fef2 	bl	800a594 <malloc>
 800a7b0:	4602      	mov	r2, r0
 800a7b2:	61e8      	str	r0, [r5, #28]
 800a7b4:	b920      	cbnz	r0, 800a7c0 <_Bfree+0x20>
 800a7b6:	4b09      	ldr	r3, [pc, #36]	; (800a7dc <_Bfree+0x3c>)
 800a7b8:	4809      	ldr	r0, [pc, #36]	; (800a7e0 <_Bfree+0x40>)
 800a7ba:	218f      	movs	r1, #143	; 0x8f
 800a7bc:	f000 fe9a 	bl	800b4f4 <__assert_func>
 800a7c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a7c4:	6006      	str	r6, [r0, #0]
 800a7c6:	60c6      	str	r6, [r0, #12]
 800a7c8:	b13c      	cbz	r4, 800a7da <_Bfree+0x3a>
 800a7ca:	69eb      	ldr	r3, [r5, #28]
 800a7cc:	6862      	ldr	r2, [r4, #4]
 800a7ce:	68db      	ldr	r3, [r3, #12]
 800a7d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a7d4:	6021      	str	r1, [r4, #0]
 800a7d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a7da:	bd70      	pop	{r4, r5, r6, pc}
 800a7dc:	0800bdda 	.word	0x0800bdda
 800a7e0:	0800beba 	.word	0x0800beba

0800a7e4 <__multadd>:
 800a7e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7e8:	690d      	ldr	r5, [r1, #16]
 800a7ea:	4607      	mov	r7, r0
 800a7ec:	460c      	mov	r4, r1
 800a7ee:	461e      	mov	r6, r3
 800a7f0:	f101 0c14 	add.w	ip, r1, #20
 800a7f4:	2000      	movs	r0, #0
 800a7f6:	f8dc 3000 	ldr.w	r3, [ip]
 800a7fa:	b299      	uxth	r1, r3
 800a7fc:	fb02 6101 	mla	r1, r2, r1, r6
 800a800:	0c1e      	lsrs	r6, r3, #16
 800a802:	0c0b      	lsrs	r3, r1, #16
 800a804:	fb02 3306 	mla	r3, r2, r6, r3
 800a808:	b289      	uxth	r1, r1
 800a80a:	3001      	adds	r0, #1
 800a80c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a810:	4285      	cmp	r5, r0
 800a812:	f84c 1b04 	str.w	r1, [ip], #4
 800a816:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a81a:	dcec      	bgt.n	800a7f6 <__multadd+0x12>
 800a81c:	b30e      	cbz	r6, 800a862 <__multadd+0x7e>
 800a81e:	68a3      	ldr	r3, [r4, #8]
 800a820:	42ab      	cmp	r3, r5
 800a822:	dc19      	bgt.n	800a858 <__multadd+0x74>
 800a824:	6861      	ldr	r1, [r4, #4]
 800a826:	4638      	mov	r0, r7
 800a828:	3101      	adds	r1, #1
 800a82a:	f7ff ff79 	bl	800a720 <_Balloc>
 800a82e:	4680      	mov	r8, r0
 800a830:	b928      	cbnz	r0, 800a83e <__multadd+0x5a>
 800a832:	4602      	mov	r2, r0
 800a834:	4b0c      	ldr	r3, [pc, #48]	; (800a868 <__multadd+0x84>)
 800a836:	480d      	ldr	r0, [pc, #52]	; (800a86c <__multadd+0x88>)
 800a838:	21ba      	movs	r1, #186	; 0xba
 800a83a:	f000 fe5b 	bl	800b4f4 <__assert_func>
 800a83e:	6922      	ldr	r2, [r4, #16]
 800a840:	3202      	adds	r2, #2
 800a842:	f104 010c 	add.w	r1, r4, #12
 800a846:	0092      	lsls	r2, r2, #2
 800a848:	300c      	adds	r0, #12
 800a84a:	f7fe fc6d 	bl	8009128 <memcpy>
 800a84e:	4621      	mov	r1, r4
 800a850:	4638      	mov	r0, r7
 800a852:	f7ff ffa5 	bl	800a7a0 <_Bfree>
 800a856:	4644      	mov	r4, r8
 800a858:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a85c:	3501      	adds	r5, #1
 800a85e:	615e      	str	r6, [r3, #20]
 800a860:	6125      	str	r5, [r4, #16]
 800a862:	4620      	mov	r0, r4
 800a864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a868:	0800be49 	.word	0x0800be49
 800a86c:	0800beba 	.word	0x0800beba

0800a870 <__s2b>:
 800a870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a874:	460c      	mov	r4, r1
 800a876:	4615      	mov	r5, r2
 800a878:	461f      	mov	r7, r3
 800a87a:	2209      	movs	r2, #9
 800a87c:	3308      	adds	r3, #8
 800a87e:	4606      	mov	r6, r0
 800a880:	fb93 f3f2 	sdiv	r3, r3, r2
 800a884:	2100      	movs	r1, #0
 800a886:	2201      	movs	r2, #1
 800a888:	429a      	cmp	r2, r3
 800a88a:	db09      	blt.n	800a8a0 <__s2b+0x30>
 800a88c:	4630      	mov	r0, r6
 800a88e:	f7ff ff47 	bl	800a720 <_Balloc>
 800a892:	b940      	cbnz	r0, 800a8a6 <__s2b+0x36>
 800a894:	4602      	mov	r2, r0
 800a896:	4b19      	ldr	r3, [pc, #100]	; (800a8fc <__s2b+0x8c>)
 800a898:	4819      	ldr	r0, [pc, #100]	; (800a900 <__s2b+0x90>)
 800a89a:	21d3      	movs	r1, #211	; 0xd3
 800a89c:	f000 fe2a 	bl	800b4f4 <__assert_func>
 800a8a0:	0052      	lsls	r2, r2, #1
 800a8a2:	3101      	adds	r1, #1
 800a8a4:	e7f0      	b.n	800a888 <__s2b+0x18>
 800a8a6:	9b08      	ldr	r3, [sp, #32]
 800a8a8:	6143      	str	r3, [r0, #20]
 800a8aa:	2d09      	cmp	r5, #9
 800a8ac:	f04f 0301 	mov.w	r3, #1
 800a8b0:	6103      	str	r3, [r0, #16]
 800a8b2:	dd16      	ble.n	800a8e2 <__s2b+0x72>
 800a8b4:	f104 0909 	add.w	r9, r4, #9
 800a8b8:	46c8      	mov	r8, r9
 800a8ba:	442c      	add	r4, r5
 800a8bc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a8c0:	4601      	mov	r1, r0
 800a8c2:	3b30      	subs	r3, #48	; 0x30
 800a8c4:	220a      	movs	r2, #10
 800a8c6:	4630      	mov	r0, r6
 800a8c8:	f7ff ff8c 	bl	800a7e4 <__multadd>
 800a8cc:	45a0      	cmp	r8, r4
 800a8ce:	d1f5      	bne.n	800a8bc <__s2b+0x4c>
 800a8d0:	f1a5 0408 	sub.w	r4, r5, #8
 800a8d4:	444c      	add	r4, r9
 800a8d6:	1b2d      	subs	r5, r5, r4
 800a8d8:	1963      	adds	r3, r4, r5
 800a8da:	42bb      	cmp	r3, r7
 800a8dc:	db04      	blt.n	800a8e8 <__s2b+0x78>
 800a8de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8e2:	340a      	adds	r4, #10
 800a8e4:	2509      	movs	r5, #9
 800a8e6:	e7f6      	b.n	800a8d6 <__s2b+0x66>
 800a8e8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a8ec:	4601      	mov	r1, r0
 800a8ee:	3b30      	subs	r3, #48	; 0x30
 800a8f0:	220a      	movs	r2, #10
 800a8f2:	4630      	mov	r0, r6
 800a8f4:	f7ff ff76 	bl	800a7e4 <__multadd>
 800a8f8:	e7ee      	b.n	800a8d8 <__s2b+0x68>
 800a8fa:	bf00      	nop
 800a8fc:	0800be49 	.word	0x0800be49
 800a900:	0800beba 	.word	0x0800beba

0800a904 <__hi0bits>:
 800a904:	0c03      	lsrs	r3, r0, #16
 800a906:	041b      	lsls	r3, r3, #16
 800a908:	b9d3      	cbnz	r3, 800a940 <__hi0bits+0x3c>
 800a90a:	0400      	lsls	r0, r0, #16
 800a90c:	2310      	movs	r3, #16
 800a90e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a912:	bf04      	itt	eq
 800a914:	0200      	lsleq	r0, r0, #8
 800a916:	3308      	addeq	r3, #8
 800a918:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a91c:	bf04      	itt	eq
 800a91e:	0100      	lsleq	r0, r0, #4
 800a920:	3304      	addeq	r3, #4
 800a922:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a926:	bf04      	itt	eq
 800a928:	0080      	lsleq	r0, r0, #2
 800a92a:	3302      	addeq	r3, #2
 800a92c:	2800      	cmp	r0, #0
 800a92e:	db05      	blt.n	800a93c <__hi0bits+0x38>
 800a930:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a934:	f103 0301 	add.w	r3, r3, #1
 800a938:	bf08      	it	eq
 800a93a:	2320      	moveq	r3, #32
 800a93c:	4618      	mov	r0, r3
 800a93e:	4770      	bx	lr
 800a940:	2300      	movs	r3, #0
 800a942:	e7e4      	b.n	800a90e <__hi0bits+0xa>

0800a944 <__lo0bits>:
 800a944:	6803      	ldr	r3, [r0, #0]
 800a946:	f013 0207 	ands.w	r2, r3, #7
 800a94a:	d00c      	beq.n	800a966 <__lo0bits+0x22>
 800a94c:	07d9      	lsls	r1, r3, #31
 800a94e:	d422      	bmi.n	800a996 <__lo0bits+0x52>
 800a950:	079a      	lsls	r2, r3, #30
 800a952:	bf49      	itett	mi
 800a954:	085b      	lsrmi	r3, r3, #1
 800a956:	089b      	lsrpl	r3, r3, #2
 800a958:	6003      	strmi	r3, [r0, #0]
 800a95a:	2201      	movmi	r2, #1
 800a95c:	bf5c      	itt	pl
 800a95e:	6003      	strpl	r3, [r0, #0]
 800a960:	2202      	movpl	r2, #2
 800a962:	4610      	mov	r0, r2
 800a964:	4770      	bx	lr
 800a966:	b299      	uxth	r1, r3
 800a968:	b909      	cbnz	r1, 800a96e <__lo0bits+0x2a>
 800a96a:	0c1b      	lsrs	r3, r3, #16
 800a96c:	2210      	movs	r2, #16
 800a96e:	b2d9      	uxtb	r1, r3
 800a970:	b909      	cbnz	r1, 800a976 <__lo0bits+0x32>
 800a972:	3208      	adds	r2, #8
 800a974:	0a1b      	lsrs	r3, r3, #8
 800a976:	0719      	lsls	r1, r3, #28
 800a978:	bf04      	itt	eq
 800a97a:	091b      	lsreq	r3, r3, #4
 800a97c:	3204      	addeq	r2, #4
 800a97e:	0799      	lsls	r1, r3, #30
 800a980:	bf04      	itt	eq
 800a982:	089b      	lsreq	r3, r3, #2
 800a984:	3202      	addeq	r2, #2
 800a986:	07d9      	lsls	r1, r3, #31
 800a988:	d403      	bmi.n	800a992 <__lo0bits+0x4e>
 800a98a:	085b      	lsrs	r3, r3, #1
 800a98c:	f102 0201 	add.w	r2, r2, #1
 800a990:	d003      	beq.n	800a99a <__lo0bits+0x56>
 800a992:	6003      	str	r3, [r0, #0]
 800a994:	e7e5      	b.n	800a962 <__lo0bits+0x1e>
 800a996:	2200      	movs	r2, #0
 800a998:	e7e3      	b.n	800a962 <__lo0bits+0x1e>
 800a99a:	2220      	movs	r2, #32
 800a99c:	e7e1      	b.n	800a962 <__lo0bits+0x1e>
	...

0800a9a0 <__i2b>:
 800a9a0:	b510      	push	{r4, lr}
 800a9a2:	460c      	mov	r4, r1
 800a9a4:	2101      	movs	r1, #1
 800a9a6:	f7ff febb 	bl	800a720 <_Balloc>
 800a9aa:	4602      	mov	r2, r0
 800a9ac:	b928      	cbnz	r0, 800a9ba <__i2b+0x1a>
 800a9ae:	4b05      	ldr	r3, [pc, #20]	; (800a9c4 <__i2b+0x24>)
 800a9b0:	4805      	ldr	r0, [pc, #20]	; (800a9c8 <__i2b+0x28>)
 800a9b2:	f240 1145 	movw	r1, #325	; 0x145
 800a9b6:	f000 fd9d 	bl	800b4f4 <__assert_func>
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	6144      	str	r4, [r0, #20]
 800a9be:	6103      	str	r3, [r0, #16]
 800a9c0:	bd10      	pop	{r4, pc}
 800a9c2:	bf00      	nop
 800a9c4:	0800be49 	.word	0x0800be49
 800a9c8:	0800beba 	.word	0x0800beba

0800a9cc <__multiply>:
 800a9cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9d0:	4691      	mov	r9, r2
 800a9d2:	690a      	ldr	r2, [r1, #16]
 800a9d4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a9d8:	429a      	cmp	r2, r3
 800a9da:	bfb8      	it	lt
 800a9dc:	460b      	movlt	r3, r1
 800a9de:	460c      	mov	r4, r1
 800a9e0:	bfbc      	itt	lt
 800a9e2:	464c      	movlt	r4, r9
 800a9e4:	4699      	movlt	r9, r3
 800a9e6:	6927      	ldr	r7, [r4, #16]
 800a9e8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a9ec:	68a3      	ldr	r3, [r4, #8]
 800a9ee:	6861      	ldr	r1, [r4, #4]
 800a9f0:	eb07 060a 	add.w	r6, r7, sl
 800a9f4:	42b3      	cmp	r3, r6
 800a9f6:	b085      	sub	sp, #20
 800a9f8:	bfb8      	it	lt
 800a9fa:	3101      	addlt	r1, #1
 800a9fc:	f7ff fe90 	bl	800a720 <_Balloc>
 800aa00:	b930      	cbnz	r0, 800aa10 <__multiply+0x44>
 800aa02:	4602      	mov	r2, r0
 800aa04:	4b44      	ldr	r3, [pc, #272]	; (800ab18 <__multiply+0x14c>)
 800aa06:	4845      	ldr	r0, [pc, #276]	; (800ab1c <__multiply+0x150>)
 800aa08:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800aa0c:	f000 fd72 	bl	800b4f4 <__assert_func>
 800aa10:	f100 0514 	add.w	r5, r0, #20
 800aa14:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800aa18:	462b      	mov	r3, r5
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	4543      	cmp	r3, r8
 800aa1e:	d321      	bcc.n	800aa64 <__multiply+0x98>
 800aa20:	f104 0314 	add.w	r3, r4, #20
 800aa24:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800aa28:	f109 0314 	add.w	r3, r9, #20
 800aa2c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800aa30:	9202      	str	r2, [sp, #8]
 800aa32:	1b3a      	subs	r2, r7, r4
 800aa34:	3a15      	subs	r2, #21
 800aa36:	f022 0203 	bic.w	r2, r2, #3
 800aa3a:	3204      	adds	r2, #4
 800aa3c:	f104 0115 	add.w	r1, r4, #21
 800aa40:	428f      	cmp	r7, r1
 800aa42:	bf38      	it	cc
 800aa44:	2204      	movcc	r2, #4
 800aa46:	9201      	str	r2, [sp, #4]
 800aa48:	9a02      	ldr	r2, [sp, #8]
 800aa4a:	9303      	str	r3, [sp, #12]
 800aa4c:	429a      	cmp	r2, r3
 800aa4e:	d80c      	bhi.n	800aa6a <__multiply+0x9e>
 800aa50:	2e00      	cmp	r6, #0
 800aa52:	dd03      	ble.n	800aa5c <__multiply+0x90>
 800aa54:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d05b      	beq.n	800ab14 <__multiply+0x148>
 800aa5c:	6106      	str	r6, [r0, #16]
 800aa5e:	b005      	add	sp, #20
 800aa60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa64:	f843 2b04 	str.w	r2, [r3], #4
 800aa68:	e7d8      	b.n	800aa1c <__multiply+0x50>
 800aa6a:	f8b3 a000 	ldrh.w	sl, [r3]
 800aa6e:	f1ba 0f00 	cmp.w	sl, #0
 800aa72:	d024      	beq.n	800aabe <__multiply+0xf2>
 800aa74:	f104 0e14 	add.w	lr, r4, #20
 800aa78:	46a9      	mov	r9, r5
 800aa7a:	f04f 0c00 	mov.w	ip, #0
 800aa7e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800aa82:	f8d9 1000 	ldr.w	r1, [r9]
 800aa86:	fa1f fb82 	uxth.w	fp, r2
 800aa8a:	b289      	uxth	r1, r1
 800aa8c:	fb0a 110b 	mla	r1, sl, fp, r1
 800aa90:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800aa94:	f8d9 2000 	ldr.w	r2, [r9]
 800aa98:	4461      	add	r1, ip
 800aa9a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aa9e:	fb0a c20b 	mla	r2, sl, fp, ip
 800aaa2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800aaa6:	b289      	uxth	r1, r1
 800aaa8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800aaac:	4577      	cmp	r7, lr
 800aaae:	f849 1b04 	str.w	r1, [r9], #4
 800aab2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aab6:	d8e2      	bhi.n	800aa7e <__multiply+0xb2>
 800aab8:	9a01      	ldr	r2, [sp, #4]
 800aaba:	f845 c002 	str.w	ip, [r5, r2]
 800aabe:	9a03      	ldr	r2, [sp, #12]
 800aac0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800aac4:	3304      	adds	r3, #4
 800aac6:	f1b9 0f00 	cmp.w	r9, #0
 800aaca:	d021      	beq.n	800ab10 <__multiply+0x144>
 800aacc:	6829      	ldr	r1, [r5, #0]
 800aace:	f104 0c14 	add.w	ip, r4, #20
 800aad2:	46ae      	mov	lr, r5
 800aad4:	f04f 0a00 	mov.w	sl, #0
 800aad8:	f8bc b000 	ldrh.w	fp, [ip]
 800aadc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800aae0:	fb09 220b 	mla	r2, r9, fp, r2
 800aae4:	4452      	add	r2, sl
 800aae6:	b289      	uxth	r1, r1
 800aae8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800aaec:	f84e 1b04 	str.w	r1, [lr], #4
 800aaf0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800aaf4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800aaf8:	f8be 1000 	ldrh.w	r1, [lr]
 800aafc:	fb09 110a 	mla	r1, r9, sl, r1
 800ab00:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800ab04:	4567      	cmp	r7, ip
 800ab06:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ab0a:	d8e5      	bhi.n	800aad8 <__multiply+0x10c>
 800ab0c:	9a01      	ldr	r2, [sp, #4]
 800ab0e:	50a9      	str	r1, [r5, r2]
 800ab10:	3504      	adds	r5, #4
 800ab12:	e799      	b.n	800aa48 <__multiply+0x7c>
 800ab14:	3e01      	subs	r6, #1
 800ab16:	e79b      	b.n	800aa50 <__multiply+0x84>
 800ab18:	0800be49 	.word	0x0800be49
 800ab1c:	0800beba 	.word	0x0800beba

0800ab20 <__pow5mult>:
 800ab20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab24:	4615      	mov	r5, r2
 800ab26:	f012 0203 	ands.w	r2, r2, #3
 800ab2a:	4606      	mov	r6, r0
 800ab2c:	460f      	mov	r7, r1
 800ab2e:	d007      	beq.n	800ab40 <__pow5mult+0x20>
 800ab30:	4c25      	ldr	r4, [pc, #148]	; (800abc8 <__pow5mult+0xa8>)
 800ab32:	3a01      	subs	r2, #1
 800ab34:	2300      	movs	r3, #0
 800ab36:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ab3a:	f7ff fe53 	bl	800a7e4 <__multadd>
 800ab3e:	4607      	mov	r7, r0
 800ab40:	10ad      	asrs	r5, r5, #2
 800ab42:	d03d      	beq.n	800abc0 <__pow5mult+0xa0>
 800ab44:	69f4      	ldr	r4, [r6, #28]
 800ab46:	b97c      	cbnz	r4, 800ab68 <__pow5mult+0x48>
 800ab48:	2010      	movs	r0, #16
 800ab4a:	f7ff fd23 	bl	800a594 <malloc>
 800ab4e:	4602      	mov	r2, r0
 800ab50:	61f0      	str	r0, [r6, #28]
 800ab52:	b928      	cbnz	r0, 800ab60 <__pow5mult+0x40>
 800ab54:	4b1d      	ldr	r3, [pc, #116]	; (800abcc <__pow5mult+0xac>)
 800ab56:	481e      	ldr	r0, [pc, #120]	; (800abd0 <__pow5mult+0xb0>)
 800ab58:	f240 11b3 	movw	r1, #435	; 0x1b3
 800ab5c:	f000 fcca 	bl	800b4f4 <__assert_func>
 800ab60:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ab64:	6004      	str	r4, [r0, #0]
 800ab66:	60c4      	str	r4, [r0, #12]
 800ab68:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800ab6c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ab70:	b94c      	cbnz	r4, 800ab86 <__pow5mult+0x66>
 800ab72:	f240 2171 	movw	r1, #625	; 0x271
 800ab76:	4630      	mov	r0, r6
 800ab78:	f7ff ff12 	bl	800a9a0 <__i2b>
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	f8c8 0008 	str.w	r0, [r8, #8]
 800ab82:	4604      	mov	r4, r0
 800ab84:	6003      	str	r3, [r0, #0]
 800ab86:	f04f 0900 	mov.w	r9, #0
 800ab8a:	07eb      	lsls	r3, r5, #31
 800ab8c:	d50a      	bpl.n	800aba4 <__pow5mult+0x84>
 800ab8e:	4639      	mov	r1, r7
 800ab90:	4622      	mov	r2, r4
 800ab92:	4630      	mov	r0, r6
 800ab94:	f7ff ff1a 	bl	800a9cc <__multiply>
 800ab98:	4639      	mov	r1, r7
 800ab9a:	4680      	mov	r8, r0
 800ab9c:	4630      	mov	r0, r6
 800ab9e:	f7ff fdff 	bl	800a7a0 <_Bfree>
 800aba2:	4647      	mov	r7, r8
 800aba4:	106d      	asrs	r5, r5, #1
 800aba6:	d00b      	beq.n	800abc0 <__pow5mult+0xa0>
 800aba8:	6820      	ldr	r0, [r4, #0]
 800abaa:	b938      	cbnz	r0, 800abbc <__pow5mult+0x9c>
 800abac:	4622      	mov	r2, r4
 800abae:	4621      	mov	r1, r4
 800abb0:	4630      	mov	r0, r6
 800abb2:	f7ff ff0b 	bl	800a9cc <__multiply>
 800abb6:	6020      	str	r0, [r4, #0]
 800abb8:	f8c0 9000 	str.w	r9, [r0]
 800abbc:	4604      	mov	r4, r0
 800abbe:	e7e4      	b.n	800ab8a <__pow5mult+0x6a>
 800abc0:	4638      	mov	r0, r7
 800abc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800abc6:	bf00      	nop
 800abc8:	0800c008 	.word	0x0800c008
 800abcc:	0800bdda 	.word	0x0800bdda
 800abd0:	0800beba 	.word	0x0800beba

0800abd4 <__lshift>:
 800abd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abd8:	460c      	mov	r4, r1
 800abda:	6849      	ldr	r1, [r1, #4]
 800abdc:	6923      	ldr	r3, [r4, #16]
 800abde:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800abe2:	68a3      	ldr	r3, [r4, #8]
 800abe4:	4607      	mov	r7, r0
 800abe6:	4691      	mov	r9, r2
 800abe8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800abec:	f108 0601 	add.w	r6, r8, #1
 800abf0:	42b3      	cmp	r3, r6
 800abf2:	db0b      	blt.n	800ac0c <__lshift+0x38>
 800abf4:	4638      	mov	r0, r7
 800abf6:	f7ff fd93 	bl	800a720 <_Balloc>
 800abfa:	4605      	mov	r5, r0
 800abfc:	b948      	cbnz	r0, 800ac12 <__lshift+0x3e>
 800abfe:	4602      	mov	r2, r0
 800ac00:	4b28      	ldr	r3, [pc, #160]	; (800aca4 <__lshift+0xd0>)
 800ac02:	4829      	ldr	r0, [pc, #164]	; (800aca8 <__lshift+0xd4>)
 800ac04:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800ac08:	f000 fc74 	bl	800b4f4 <__assert_func>
 800ac0c:	3101      	adds	r1, #1
 800ac0e:	005b      	lsls	r3, r3, #1
 800ac10:	e7ee      	b.n	800abf0 <__lshift+0x1c>
 800ac12:	2300      	movs	r3, #0
 800ac14:	f100 0114 	add.w	r1, r0, #20
 800ac18:	f100 0210 	add.w	r2, r0, #16
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	4553      	cmp	r3, sl
 800ac20:	db33      	blt.n	800ac8a <__lshift+0xb6>
 800ac22:	6920      	ldr	r0, [r4, #16]
 800ac24:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ac28:	f104 0314 	add.w	r3, r4, #20
 800ac2c:	f019 091f 	ands.w	r9, r9, #31
 800ac30:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ac34:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ac38:	d02b      	beq.n	800ac92 <__lshift+0xbe>
 800ac3a:	f1c9 0e20 	rsb	lr, r9, #32
 800ac3e:	468a      	mov	sl, r1
 800ac40:	2200      	movs	r2, #0
 800ac42:	6818      	ldr	r0, [r3, #0]
 800ac44:	fa00 f009 	lsl.w	r0, r0, r9
 800ac48:	4310      	orrs	r0, r2
 800ac4a:	f84a 0b04 	str.w	r0, [sl], #4
 800ac4e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac52:	459c      	cmp	ip, r3
 800ac54:	fa22 f20e 	lsr.w	r2, r2, lr
 800ac58:	d8f3      	bhi.n	800ac42 <__lshift+0x6e>
 800ac5a:	ebac 0304 	sub.w	r3, ip, r4
 800ac5e:	3b15      	subs	r3, #21
 800ac60:	f023 0303 	bic.w	r3, r3, #3
 800ac64:	3304      	adds	r3, #4
 800ac66:	f104 0015 	add.w	r0, r4, #21
 800ac6a:	4584      	cmp	ip, r0
 800ac6c:	bf38      	it	cc
 800ac6e:	2304      	movcc	r3, #4
 800ac70:	50ca      	str	r2, [r1, r3]
 800ac72:	b10a      	cbz	r2, 800ac78 <__lshift+0xa4>
 800ac74:	f108 0602 	add.w	r6, r8, #2
 800ac78:	3e01      	subs	r6, #1
 800ac7a:	4638      	mov	r0, r7
 800ac7c:	612e      	str	r6, [r5, #16]
 800ac7e:	4621      	mov	r1, r4
 800ac80:	f7ff fd8e 	bl	800a7a0 <_Bfree>
 800ac84:	4628      	mov	r0, r5
 800ac86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac8a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ac8e:	3301      	adds	r3, #1
 800ac90:	e7c5      	b.n	800ac1e <__lshift+0x4a>
 800ac92:	3904      	subs	r1, #4
 800ac94:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac98:	f841 2f04 	str.w	r2, [r1, #4]!
 800ac9c:	459c      	cmp	ip, r3
 800ac9e:	d8f9      	bhi.n	800ac94 <__lshift+0xc0>
 800aca0:	e7ea      	b.n	800ac78 <__lshift+0xa4>
 800aca2:	bf00      	nop
 800aca4:	0800be49 	.word	0x0800be49
 800aca8:	0800beba 	.word	0x0800beba

0800acac <__mcmp>:
 800acac:	b530      	push	{r4, r5, lr}
 800acae:	6902      	ldr	r2, [r0, #16]
 800acb0:	690c      	ldr	r4, [r1, #16]
 800acb2:	1b12      	subs	r2, r2, r4
 800acb4:	d10e      	bne.n	800acd4 <__mcmp+0x28>
 800acb6:	f100 0314 	add.w	r3, r0, #20
 800acba:	3114      	adds	r1, #20
 800acbc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800acc0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800acc4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800acc8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800accc:	42a5      	cmp	r5, r4
 800acce:	d003      	beq.n	800acd8 <__mcmp+0x2c>
 800acd0:	d305      	bcc.n	800acde <__mcmp+0x32>
 800acd2:	2201      	movs	r2, #1
 800acd4:	4610      	mov	r0, r2
 800acd6:	bd30      	pop	{r4, r5, pc}
 800acd8:	4283      	cmp	r3, r0
 800acda:	d3f3      	bcc.n	800acc4 <__mcmp+0x18>
 800acdc:	e7fa      	b.n	800acd4 <__mcmp+0x28>
 800acde:	f04f 32ff 	mov.w	r2, #4294967295
 800ace2:	e7f7      	b.n	800acd4 <__mcmp+0x28>

0800ace4 <__mdiff>:
 800ace4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ace8:	460c      	mov	r4, r1
 800acea:	4606      	mov	r6, r0
 800acec:	4611      	mov	r1, r2
 800acee:	4620      	mov	r0, r4
 800acf0:	4690      	mov	r8, r2
 800acf2:	f7ff ffdb 	bl	800acac <__mcmp>
 800acf6:	1e05      	subs	r5, r0, #0
 800acf8:	d110      	bne.n	800ad1c <__mdiff+0x38>
 800acfa:	4629      	mov	r1, r5
 800acfc:	4630      	mov	r0, r6
 800acfe:	f7ff fd0f 	bl	800a720 <_Balloc>
 800ad02:	b930      	cbnz	r0, 800ad12 <__mdiff+0x2e>
 800ad04:	4b3a      	ldr	r3, [pc, #232]	; (800adf0 <__mdiff+0x10c>)
 800ad06:	4602      	mov	r2, r0
 800ad08:	f240 2137 	movw	r1, #567	; 0x237
 800ad0c:	4839      	ldr	r0, [pc, #228]	; (800adf4 <__mdiff+0x110>)
 800ad0e:	f000 fbf1 	bl	800b4f4 <__assert_func>
 800ad12:	2301      	movs	r3, #1
 800ad14:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ad18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad1c:	bfa4      	itt	ge
 800ad1e:	4643      	movge	r3, r8
 800ad20:	46a0      	movge	r8, r4
 800ad22:	4630      	mov	r0, r6
 800ad24:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ad28:	bfa6      	itte	ge
 800ad2a:	461c      	movge	r4, r3
 800ad2c:	2500      	movge	r5, #0
 800ad2e:	2501      	movlt	r5, #1
 800ad30:	f7ff fcf6 	bl	800a720 <_Balloc>
 800ad34:	b920      	cbnz	r0, 800ad40 <__mdiff+0x5c>
 800ad36:	4b2e      	ldr	r3, [pc, #184]	; (800adf0 <__mdiff+0x10c>)
 800ad38:	4602      	mov	r2, r0
 800ad3a:	f240 2145 	movw	r1, #581	; 0x245
 800ad3e:	e7e5      	b.n	800ad0c <__mdiff+0x28>
 800ad40:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ad44:	6926      	ldr	r6, [r4, #16]
 800ad46:	60c5      	str	r5, [r0, #12]
 800ad48:	f104 0914 	add.w	r9, r4, #20
 800ad4c:	f108 0514 	add.w	r5, r8, #20
 800ad50:	f100 0e14 	add.w	lr, r0, #20
 800ad54:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ad58:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ad5c:	f108 0210 	add.w	r2, r8, #16
 800ad60:	46f2      	mov	sl, lr
 800ad62:	2100      	movs	r1, #0
 800ad64:	f859 3b04 	ldr.w	r3, [r9], #4
 800ad68:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ad6c:	fa11 f88b 	uxtah	r8, r1, fp
 800ad70:	b299      	uxth	r1, r3
 800ad72:	0c1b      	lsrs	r3, r3, #16
 800ad74:	eba8 0801 	sub.w	r8, r8, r1
 800ad78:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ad7c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ad80:	fa1f f888 	uxth.w	r8, r8
 800ad84:	1419      	asrs	r1, r3, #16
 800ad86:	454e      	cmp	r6, r9
 800ad88:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ad8c:	f84a 3b04 	str.w	r3, [sl], #4
 800ad90:	d8e8      	bhi.n	800ad64 <__mdiff+0x80>
 800ad92:	1b33      	subs	r3, r6, r4
 800ad94:	3b15      	subs	r3, #21
 800ad96:	f023 0303 	bic.w	r3, r3, #3
 800ad9a:	3304      	adds	r3, #4
 800ad9c:	3415      	adds	r4, #21
 800ad9e:	42a6      	cmp	r6, r4
 800ada0:	bf38      	it	cc
 800ada2:	2304      	movcc	r3, #4
 800ada4:	441d      	add	r5, r3
 800ada6:	4473      	add	r3, lr
 800ada8:	469e      	mov	lr, r3
 800adaa:	462e      	mov	r6, r5
 800adac:	4566      	cmp	r6, ip
 800adae:	d30e      	bcc.n	800adce <__mdiff+0xea>
 800adb0:	f10c 0203 	add.w	r2, ip, #3
 800adb4:	1b52      	subs	r2, r2, r5
 800adb6:	f022 0203 	bic.w	r2, r2, #3
 800adba:	3d03      	subs	r5, #3
 800adbc:	45ac      	cmp	ip, r5
 800adbe:	bf38      	it	cc
 800adc0:	2200      	movcc	r2, #0
 800adc2:	4413      	add	r3, r2
 800adc4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800adc8:	b17a      	cbz	r2, 800adea <__mdiff+0x106>
 800adca:	6107      	str	r7, [r0, #16]
 800adcc:	e7a4      	b.n	800ad18 <__mdiff+0x34>
 800adce:	f856 8b04 	ldr.w	r8, [r6], #4
 800add2:	fa11 f288 	uxtah	r2, r1, r8
 800add6:	1414      	asrs	r4, r2, #16
 800add8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800addc:	b292      	uxth	r2, r2
 800adde:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ade2:	f84e 2b04 	str.w	r2, [lr], #4
 800ade6:	1421      	asrs	r1, r4, #16
 800ade8:	e7e0      	b.n	800adac <__mdiff+0xc8>
 800adea:	3f01      	subs	r7, #1
 800adec:	e7ea      	b.n	800adc4 <__mdiff+0xe0>
 800adee:	bf00      	nop
 800adf0:	0800be49 	.word	0x0800be49
 800adf4:	0800beba 	.word	0x0800beba

0800adf8 <__ulp>:
 800adf8:	b082      	sub	sp, #8
 800adfa:	ed8d 0b00 	vstr	d0, [sp]
 800adfe:	9a01      	ldr	r2, [sp, #4]
 800ae00:	4b0f      	ldr	r3, [pc, #60]	; (800ae40 <__ulp+0x48>)
 800ae02:	4013      	ands	r3, r2
 800ae04:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	dc08      	bgt.n	800ae1e <__ulp+0x26>
 800ae0c:	425b      	negs	r3, r3
 800ae0e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800ae12:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ae16:	da04      	bge.n	800ae22 <__ulp+0x2a>
 800ae18:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ae1c:	4113      	asrs	r3, r2
 800ae1e:	2200      	movs	r2, #0
 800ae20:	e008      	b.n	800ae34 <__ulp+0x3c>
 800ae22:	f1a2 0314 	sub.w	r3, r2, #20
 800ae26:	2b1e      	cmp	r3, #30
 800ae28:	bfda      	itte	le
 800ae2a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800ae2e:	40da      	lsrle	r2, r3
 800ae30:	2201      	movgt	r2, #1
 800ae32:	2300      	movs	r3, #0
 800ae34:	4619      	mov	r1, r3
 800ae36:	4610      	mov	r0, r2
 800ae38:	ec41 0b10 	vmov	d0, r0, r1
 800ae3c:	b002      	add	sp, #8
 800ae3e:	4770      	bx	lr
 800ae40:	7ff00000 	.word	0x7ff00000

0800ae44 <__b2d>:
 800ae44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae48:	6906      	ldr	r6, [r0, #16]
 800ae4a:	f100 0814 	add.w	r8, r0, #20
 800ae4e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ae52:	1f37      	subs	r7, r6, #4
 800ae54:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ae58:	4610      	mov	r0, r2
 800ae5a:	f7ff fd53 	bl	800a904 <__hi0bits>
 800ae5e:	f1c0 0320 	rsb	r3, r0, #32
 800ae62:	280a      	cmp	r0, #10
 800ae64:	600b      	str	r3, [r1, #0]
 800ae66:	491b      	ldr	r1, [pc, #108]	; (800aed4 <__b2d+0x90>)
 800ae68:	dc15      	bgt.n	800ae96 <__b2d+0x52>
 800ae6a:	f1c0 0c0b 	rsb	ip, r0, #11
 800ae6e:	fa22 f30c 	lsr.w	r3, r2, ip
 800ae72:	45b8      	cmp	r8, r7
 800ae74:	ea43 0501 	orr.w	r5, r3, r1
 800ae78:	bf34      	ite	cc
 800ae7a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ae7e:	2300      	movcs	r3, #0
 800ae80:	3015      	adds	r0, #21
 800ae82:	fa02 f000 	lsl.w	r0, r2, r0
 800ae86:	fa23 f30c 	lsr.w	r3, r3, ip
 800ae8a:	4303      	orrs	r3, r0
 800ae8c:	461c      	mov	r4, r3
 800ae8e:	ec45 4b10 	vmov	d0, r4, r5
 800ae92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae96:	45b8      	cmp	r8, r7
 800ae98:	bf3a      	itte	cc
 800ae9a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ae9e:	f1a6 0708 	subcc.w	r7, r6, #8
 800aea2:	2300      	movcs	r3, #0
 800aea4:	380b      	subs	r0, #11
 800aea6:	d012      	beq.n	800aece <__b2d+0x8a>
 800aea8:	f1c0 0120 	rsb	r1, r0, #32
 800aeac:	fa23 f401 	lsr.w	r4, r3, r1
 800aeb0:	4082      	lsls	r2, r0
 800aeb2:	4322      	orrs	r2, r4
 800aeb4:	4547      	cmp	r7, r8
 800aeb6:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800aeba:	bf8c      	ite	hi
 800aebc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800aec0:	2200      	movls	r2, #0
 800aec2:	4083      	lsls	r3, r0
 800aec4:	40ca      	lsrs	r2, r1
 800aec6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800aeca:	4313      	orrs	r3, r2
 800aecc:	e7de      	b.n	800ae8c <__b2d+0x48>
 800aece:	ea42 0501 	orr.w	r5, r2, r1
 800aed2:	e7db      	b.n	800ae8c <__b2d+0x48>
 800aed4:	3ff00000 	.word	0x3ff00000

0800aed8 <__d2b>:
 800aed8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aedc:	460f      	mov	r7, r1
 800aede:	2101      	movs	r1, #1
 800aee0:	ec59 8b10 	vmov	r8, r9, d0
 800aee4:	4616      	mov	r6, r2
 800aee6:	f7ff fc1b 	bl	800a720 <_Balloc>
 800aeea:	4604      	mov	r4, r0
 800aeec:	b930      	cbnz	r0, 800aefc <__d2b+0x24>
 800aeee:	4602      	mov	r2, r0
 800aef0:	4b24      	ldr	r3, [pc, #144]	; (800af84 <__d2b+0xac>)
 800aef2:	4825      	ldr	r0, [pc, #148]	; (800af88 <__d2b+0xb0>)
 800aef4:	f240 310f 	movw	r1, #783	; 0x30f
 800aef8:	f000 fafc 	bl	800b4f4 <__assert_func>
 800aefc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800af00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800af04:	bb2d      	cbnz	r5, 800af52 <__d2b+0x7a>
 800af06:	9301      	str	r3, [sp, #4]
 800af08:	f1b8 0300 	subs.w	r3, r8, #0
 800af0c:	d026      	beq.n	800af5c <__d2b+0x84>
 800af0e:	4668      	mov	r0, sp
 800af10:	9300      	str	r3, [sp, #0]
 800af12:	f7ff fd17 	bl	800a944 <__lo0bits>
 800af16:	e9dd 1200 	ldrd	r1, r2, [sp]
 800af1a:	b1e8      	cbz	r0, 800af58 <__d2b+0x80>
 800af1c:	f1c0 0320 	rsb	r3, r0, #32
 800af20:	fa02 f303 	lsl.w	r3, r2, r3
 800af24:	430b      	orrs	r3, r1
 800af26:	40c2      	lsrs	r2, r0
 800af28:	6163      	str	r3, [r4, #20]
 800af2a:	9201      	str	r2, [sp, #4]
 800af2c:	9b01      	ldr	r3, [sp, #4]
 800af2e:	61a3      	str	r3, [r4, #24]
 800af30:	2b00      	cmp	r3, #0
 800af32:	bf14      	ite	ne
 800af34:	2202      	movne	r2, #2
 800af36:	2201      	moveq	r2, #1
 800af38:	6122      	str	r2, [r4, #16]
 800af3a:	b1bd      	cbz	r5, 800af6c <__d2b+0x94>
 800af3c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800af40:	4405      	add	r5, r0
 800af42:	603d      	str	r5, [r7, #0]
 800af44:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800af48:	6030      	str	r0, [r6, #0]
 800af4a:	4620      	mov	r0, r4
 800af4c:	b003      	add	sp, #12
 800af4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800af56:	e7d6      	b.n	800af06 <__d2b+0x2e>
 800af58:	6161      	str	r1, [r4, #20]
 800af5a:	e7e7      	b.n	800af2c <__d2b+0x54>
 800af5c:	a801      	add	r0, sp, #4
 800af5e:	f7ff fcf1 	bl	800a944 <__lo0bits>
 800af62:	9b01      	ldr	r3, [sp, #4]
 800af64:	6163      	str	r3, [r4, #20]
 800af66:	3020      	adds	r0, #32
 800af68:	2201      	movs	r2, #1
 800af6a:	e7e5      	b.n	800af38 <__d2b+0x60>
 800af6c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800af70:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800af74:	6038      	str	r0, [r7, #0]
 800af76:	6918      	ldr	r0, [r3, #16]
 800af78:	f7ff fcc4 	bl	800a904 <__hi0bits>
 800af7c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800af80:	e7e2      	b.n	800af48 <__d2b+0x70>
 800af82:	bf00      	nop
 800af84:	0800be49 	.word	0x0800be49
 800af88:	0800beba 	.word	0x0800beba

0800af8c <__ratio>:
 800af8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af90:	4688      	mov	r8, r1
 800af92:	4669      	mov	r1, sp
 800af94:	4681      	mov	r9, r0
 800af96:	f7ff ff55 	bl	800ae44 <__b2d>
 800af9a:	a901      	add	r1, sp, #4
 800af9c:	4640      	mov	r0, r8
 800af9e:	ec55 4b10 	vmov	r4, r5, d0
 800afa2:	f7ff ff4f 	bl	800ae44 <__b2d>
 800afa6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800afaa:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800afae:	eba3 0c02 	sub.w	ip, r3, r2
 800afb2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800afb6:	1a9b      	subs	r3, r3, r2
 800afb8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800afbc:	ec51 0b10 	vmov	r0, r1, d0
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	bfd6      	itet	le
 800afc4:	460a      	movle	r2, r1
 800afc6:	462a      	movgt	r2, r5
 800afc8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800afcc:	468b      	mov	fp, r1
 800afce:	462f      	mov	r7, r5
 800afd0:	bfd4      	ite	le
 800afd2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800afd6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800afda:	4620      	mov	r0, r4
 800afdc:	ee10 2a10 	vmov	r2, s0
 800afe0:	465b      	mov	r3, fp
 800afe2:	4639      	mov	r1, r7
 800afe4:	f7f5 fc42 	bl	800086c <__aeabi_ddiv>
 800afe8:	ec41 0b10 	vmov	d0, r0, r1
 800afec:	b003      	add	sp, #12
 800afee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800aff2 <__copybits>:
 800aff2:	3901      	subs	r1, #1
 800aff4:	b570      	push	{r4, r5, r6, lr}
 800aff6:	1149      	asrs	r1, r1, #5
 800aff8:	6914      	ldr	r4, [r2, #16]
 800affa:	3101      	adds	r1, #1
 800affc:	f102 0314 	add.w	r3, r2, #20
 800b000:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b004:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b008:	1f05      	subs	r5, r0, #4
 800b00a:	42a3      	cmp	r3, r4
 800b00c:	d30c      	bcc.n	800b028 <__copybits+0x36>
 800b00e:	1aa3      	subs	r3, r4, r2
 800b010:	3b11      	subs	r3, #17
 800b012:	f023 0303 	bic.w	r3, r3, #3
 800b016:	3211      	adds	r2, #17
 800b018:	42a2      	cmp	r2, r4
 800b01a:	bf88      	it	hi
 800b01c:	2300      	movhi	r3, #0
 800b01e:	4418      	add	r0, r3
 800b020:	2300      	movs	r3, #0
 800b022:	4288      	cmp	r0, r1
 800b024:	d305      	bcc.n	800b032 <__copybits+0x40>
 800b026:	bd70      	pop	{r4, r5, r6, pc}
 800b028:	f853 6b04 	ldr.w	r6, [r3], #4
 800b02c:	f845 6f04 	str.w	r6, [r5, #4]!
 800b030:	e7eb      	b.n	800b00a <__copybits+0x18>
 800b032:	f840 3b04 	str.w	r3, [r0], #4
 800b036:	e7f4      	b.n	800b022 <__copybits+0x30>

0800b038 <__any_on>:
 800b038:	f100 0214 	add.w	r2, r0, #20
 800b03c:	6900      	ldr	r0, [r0, #16]
 800b03e:	114b      	asrs	r3, r1, #5
 800b040:	4298      	cmp	r0, r3
 800b042:	b510      	push	{r4, lr}
 800b044:	db11      	blt.n	800b06a <__any_on+0x32>
 800b046:	dd0a      	ble.n	800b05e <__any_on+0x26>
 800b048:	f011 011f 	ands.w	r1, r1, #31
 800b04c:	d007      	beq.n	800b05e <__any_on+0x26>
 800b04e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b052:	fa24 f001 	lsr.w	r0, r4, r1
 800b056:	fa00 f101 	lsl.w	r1, r0, r1
 800b05a:	428c      	cmp	r4, r1
 800b05c:	d10b      	bne.n	800b076 <__any_on+0x3e>
 800b05e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b062:	4293      	cmp	r3, r2
 800b064:	d803      	bhi.n	800b06e <__any_on+0x36>
 800b066:	2000      	movs	r0, #0
 800b068:	bd10      	pop	{r4, pc}
 800b06a:	4603      	mov	r3, r0
 800b06c:	e7f7      	b.n	800b05e <__any_on+0x26>
 800b06e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b072:	2900      	cmp	r1, #0
 800b074:	d0f5      	beq.n	800b062 <__any_on+0x2a>
 800b076:	2001      	movs	r0, #1
 800b078:	e7f6      	b.n	800b068 <__any_on+0x30>

0800b07a <__ascii_wctomb>:
 800b07a:	b149      	cbz	r1, 800b090 <__ascii_wctomb+0x16>
 800b07c:	2aff      	cmp	r2, #255	; 0xff
 800b07e:	bf85      	ittet	hi
 800b080:	238a      	movhi	r3, #138	; 0x8a
 800b082:	6003      	strhi	r3, [r0, #0]
 800b084:	700a      	strbls	r2, [r1, #0]
 800b086:	f04f 30ff 	movhi.w	r0, #4294967295
 800b08a:	bf98      	it	ls
 800b08c:	2001      	movls	r0, #1
 800b08e:	4770      	bx	lr
 800b090:	4608      	mov	r0, r1
 800b092:	4770      	bx	lr

0800b094 <__ssputs_r>:
 800b094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b098:	688e      	ldr	r6, [r1, #8]
 800b09a:	461f      	mov	r7, r3
 800b09c:	42be      	cmp	r6, r7
 800b09e:	680b      	ldr	r3, [r1, #0]
 800b0a0:	4682      	mov	sl, r0
 800b0a2:	460c      	mov	r4, r1
 800b0a4:	4690      	mov	r8, r2
 800b0a6:	d82c      	bhi.n	800b102 <__ssputs_r+0x6e>
 800b0a8:	898a      	ldrh	r2, [r1, #12]
 800b0aa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b0ae:	d026      	beq.n	800b0fe <__ssputs_r+0x6a>
 800b0b0:	6965      	ldr	r5, [r4, #20]
 800b0b2:	6909      	ldr	r1, [r1, #16]
 800b0b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b0b8:	eba3 0901 	sub.w	r9, r3, r1
 800b0bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b0c0:	1c7b      	adds	r3, r7, #1
 800b0c2:	444b      	add	r3, r9
 800b0c4:	106d      	asrs	r5, r5, #1
 800b0c6:	429d      	cmp	r5, r3
 800b0c8:	bf38      	it	cc
 800b0ca:	461d      	movcc	r5, r3
 800b0cc:	0553      	lsls	r3, r2, #21
 800b0ce:	d527      	bpl.n	800b120 <__ssputs_r+0x8c>
 800b0d0:	4629      	mov	r1, r5
 800b0d2:	f7ff fa87 	bl	800a5e4 <_malloc_r>
 800b0d6:	4606      	mov	r6, r0
 800b0d8:	b360      	cbz	r0, 800b134 <__ssputs_r+0xa0>
 800b0da:	6921      	ldr	r1, [r4, #16]
 800b0dc:	464a      	mov	r2, r9
 800b0de:	f7fe f823 	bl	8009128 <memcpy>
 800b0e2:	89a3      	ldrh	r3, [r4, #12]
 800b0e4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b0e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0ec:	81a3      	strh	r3, [r4, #12]
 800b0ee:	6126      	str	r6, [r4, #16]
 800b0f0:	6165      	str	r5, [r4, #20]
 800b0f2:	444e      	add	r6, r9
 800b0f4:	eba5 0509 	sub.w	r5, r5, r9
 800b0f8:	6026      	str	r6, [r4, #0]
 800b0fa:	60a5      	str	r5, [r4, #8]
 800b0fc:	463e      	mov	r6, r7
 800b0fe:	42be      	cmp	r6, r7
 800b100:	d900      	bls.n	800b104 <__ssputs_r+0x70>
 800b102:	463e      	mov	r6, r7
 800b104:	6820      	ldr	r0, [r4, #0]
 800b106:	4632      	mov	r2, r6
 800b108:	4641      	mov	r1, r8
 800b10a:	f000 f9c9 	bl	800b4a0 <memmove>
 800b10e:	68a3      	ldr	r3, [r4, #8]
 800b110:	1b9b      	subs	r3, r3, r6
 800b112:	60a3      	str	r3, [r4, #8]
 800b114:	6823      	ldr	r3, [r4, #0]
 800b116:	4433      	add	r3, r6
 800b118:	6023      	str	r3, [r4, #0]
 800b11a:	2000      	movs	r0, #0
 800b11c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b120:	462a      	mov	r2, r5
 800b122:	f000 fa1b 	bl	800b55c <_realloc_r>
 800b126:	4606      	mov	r6, r0
 800b128:	2800      	cmp	r0, #0
 800b12a:	d1e0      	bne.n	800b0ee <__ssputs_r+0x5a>
 800b12c:	6921      	ldr	r1, [r4, #16]
 800b12e:	4650      	mov	r0, sl
 800b130:	f7fe fe8c 	bl	8009e4c <_free_r>
 800b134:	230c      	movs	r3, #12
 800b136:	f8ca 3000 	str.w	r3, [sl]
 800b13a:	89a3      	ldrh	r3, [r4, #12]
 800b13c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b140:	81a3      	strh	r3, [r4, #12]
 800b142:	f04f 30ff 	mov.w	r0, #4294967295
 800b146:	e7e9      	b.n	800b11c <__ssputs_r+0x88>

0800b148 <_svfiprintf_r>:
 800b148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b14c:	4698      	mov	r8, r3
 800b14e:	898b      	ldrh	r3, [r1, #12]
 800b150:	061b      	lsls	r3, r3, #24
 800b152:	b09d      	sub	sp, #116	; 0x74
 800b154:	4607      	mov	r7, r0
 800b156:	460d      	mov	r5, r1
 800b158:	4614      	mov	r4, r2
 800b15a:	d50e      	bpl.n	800b17a <_svfiprintf_r+0x32>
 800b15c:	690b      	ldr	r3, [r1, #16]
 800b15e:	b963      	cbnz	r3, 800b17a <_svfiprintf_r+0x32>
 800b160:	2140      	movs	r1, #64	; 0x40
 800b162:	f7ff fa3f 	bl	800a5e4 <_malloc_r>
 800b166:	6028      	str	r0, [r5, #0]
 800b168:	6128      	str	r0, [r5, #16]
 800b16a:	b920      	cbnz	r0, 800b176 <_svfiprintf_r+0x2e>
 800b16c:	230c      	movs	r3, #12
 800b16e:	603b      	str	r3, [r7, #0]
 800b170:	f04f 30ff 	mov.w	r0, #4294967295
 800b174:	e0d0      	b.n	800b318 <_svfiprintf_r+0x1d0>
 800b176:	2340      	movs	r3, #64	; 0x40
 800b178:	616b      	str	r3, [r5, #20]
 800b17a:	2300      	movs	r3, #0
 800b17c:	9309      	str	r3, [sp, #36]	; 0x24
 800b17e:	2320      	movs	r3, #32
 800b180:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b184:	f8cd 800c 	str.w	r8, [sp, #12]
 800b188:	2330      	movs	r3, #48	; 0x30
 800b18a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b330 <_svfiprintf_r+0x1e8>
 800b18e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b192:	f04f 0901 	mov.w	r9, #1
 800b196:	4623      	mov	r3, r4
 800b198:	469a      	mov	sl, r3
 800b19a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b19e:	b10a      	cbz	r2, 800b1a4 <_svfiprintf_r+0x5c>
 800b1a0:	2a25      	cmp	r2, #37	; 0x25
 800b1a2:	d1f9      	bne.n	800b198 <_svfiprintf_r+0x50>
 800b1a4:	ebba 0b04 	subs.w	fp, sl, r4
 800b1a8:	d00b      	beq.n	800b1c2 <_svfiprintf_r+0x7a>
 800b1aa:	465b      	mov	r3, fp
 800b1ac:	4622      	mov	r2, r4
 800b1ae:	4629      	mov	r1, r5
 800b1b0:	4638      	mov	r0, r7
 800b1b2:	f7ff ff6f 	bl	800b094 <__ssputs_r>
 800b1b6:	3001      	adds	r0, #1
 800b1b8:	f000 80a9 	beq.w	800b30e <_svfiprintf_r+0x1c6>
 800b1bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b1be:	445a      	add	r2, fp
 800b1c0:	9209      	str	r2, [sp, #36]	; 0x24
 800b1c2:	f89a 3000 	ldrb.w	r3, [sl]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	f000 80a1 	beq.w	800b30e <_svfiprintf_r+0x1c6>
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	f04f 32ff 	mov.w	r2, #4294967295
 800b1d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1d6:	f10a 0a01 	add.w	sl, sl, #1
 800b1da:	9304      	str	r3, [sp, #16]
 800b1dc:	9307      	str	r3, [sp, #28]
 800b1de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b1e2:	931a      	str	r3, [sp, #104]	; 0x68
 800b1e4:	4654      	mov	r4, sl
 800b1e6:	2205      	movs	r2, #5
 800b1e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1ec:	4850      	ldr	r0, [pc, #320]	; (800b330 <_svfiprintf_r+0x1e8>)
 800b1ee:	f7f4 ffff 	bl	80001f0 <memchr>
 800b1f2:	9a04      	ldr	r2, [sp, #16]
 800b1f4:	b9d8      	cbnz	r0, 800b22e <_svfiprintf_r+0xe6>
 800b1f6:	06d0      	lsls	r0, r2, #27
 800b1f8:	bf44      	itt	mi
 800b1fa:	2320      	movmi	r3, #32
 800b1fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b200:	0711      	lsls	r1, r2, #28
 800b202:	bf44      	itt	mi
 800b204:	232b      	movmi	r3, #43	; 0x2b
 800b206:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b20a:	f89a 3000 	ldrb.w	r3, [sl]
 800b20e:	2b2a      	cmp	r3, #42	; 0x2a
 800b210:	d015      	beq.n	800b23e <_svfiprintf_r+0xf6>
 800b212:	9a07      	ldr	r2, [sp, #28]
 800b214:	4654      	mov	r4, sl
 800b216:	2000      	movs	r0, #0
 800b218:	f04f 0c0a 	mov.w	ip, #10
 800b21c:	4621      	mov	r1, r4
 800b21e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b222:	3b30      	subs	r3, #48	; 0x30
 800b224:	2b09      	cmp	r3, #9
 800b226:	d94d      	bls.n	800b2c4 <_svfiprintf_r+0x17c>
 800b228:	b1b0      	cbz	r0, 800b258 <_svfiprintf_r+0x110>
 800b22a:	9207      	str	r2, [sp, #28]
 800b22c:	e014      	b.n	800b258 <_svfiprintf_r+0x110>
 800b22e:	eba0 0308 	sub.w	r3, r0, r8
 800b232:	fa09 f303 	lsl.w	r3, r9, r3
 800b236:	4313      	orrs	r3, r2
 800b238:	9304      	str	r3, [sp, #16]
 800b23a:	46a2      	mov	sl, r4
 800b23c:	e7d2      	b.n	800b1e4 <_svfiprintf_r+0x9c>
 800b23e:	9b03      	ldr	r3, [sp, #12]
 800b240:	1d19      	adds	r1, r3, #4
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	9103      	str	r1, [sp, #12]
 800b246:	2b00      	cmp	r3, #0
 800b248:	bfbb      	ittet	lt
 800b24a:	425b      	neglt	r3, r3
 800b24c:	f042 0202 	orrlt.w	r2, r2, #2
 800b250:	9307      	strge	r3, [sp, #28]
 800b252:	9307      	strlt	r3, [sp, #28]
 800b254:	bfb8      	it	lt
 800b256:	9204      	strlt	r2, [sp, #16]
 800b258:	7823      	ldrb	r3, [r4, #0]
 800b25a:	2b2e      	cmp	r3, #46	; 0x2e
 800b25c:	d10c      	bne.n	800b278 <_svfiprintf_r+0x130>
 800b25e:	7863      	ldrb	r3, [r4, #1]
 800b260:	2b2a      	cmp	r3, #42	; 0x2a
 800b262:	d134      	bne.n	800b2ce <_svfiprintf_r+0x186>
 800b264:	9b03      	ldr	r3, [sp, #12]
 800b266:	1d1a      	adds	r2, r3, #4
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	9203      	str	r2, [sp, #12]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	bfb8      	it	lt
 800b270:	f04f 33ff 	movlt.w	r3, #4294967295
 800b274:	3402      	adds	r4, #2
 800b276:	9305      	str	r3, [sp, #20]
 800b278:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b340 <_svfiprintf_r+0x1f8>
 800b27c:	7821      	ldrb	r1, [r4, #0]
 800b27e:	2203      	movs	r2, #3
 800b280:	4650      	mov	r0, sl
 800b282:	f7f4 ffb5 	bl	80001f0 <memchr>
 800b286:	b138      	cbz	r0, 800b298 <_svfiprintf_r+0x150>
 800b288:	9b04      	ldr	r3, [sp, #16]
 800b28a:	eba0 000a 	sub.w	r0, r0, sl
 800b28e:	2240      	movs	r2, #64	; 0x40
 800b290:	4082      	lsls	r2, r0
 800b292:	4313      	orrs	r3, r2
 800b294:	3401      	adds	r4, #1
 800b296:	9304      	str	r3, [sp, #16]
 800b298:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b29c:	4825      	ldr	r0, [pc, #148]	; (800b334 <_svfiprintf_r+0x1ec>)
 800b29e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b2a2:	2206      	movs	r2, #6
 800b2a4:	f7f4 ffa4 	bl	80001f0 <memchr>
 800b2a8:	2800      	cmp	r0, #0
 800b2aa:	d038      	beq.n	800b31e <_svfiprintf_r+0x1d6>
 800b2ac:	4b22      	ldr	r3, [pc, #136]	; (800b338 <_svfiprintf_r+0x1f0>)
 800b2ae:	bb1b      	cbnz	r3, 800b2f8 <_svfiprintf_r+0x1b0>
 800b2b0:	9b03      	ldr	r3, [sp, #12]
 800b2b2:	3307      	adds	r3, #7
 800b2b4:	f023 0307 	bic.w	r3, r3, #7
 800b2b8:	3308      	adds	r3, #8
 800b2ba:	9303      	str	r3, [sp, #12]
 800b2bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2be:	4433      	add	r3, r6
 800b2c0:	9309      	str	r3, [sp, #36]	; 0x24
 800b2c2:	e768      	b.n	800b196 <_svfiprintf_r+0x4e>
 800b2c4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2c8:	460c      	mov	r4, r1
 800b2ca:	2001      	movs	r0, #1
 800b2cc:	e7a6      	b.n	800b21c <_svfiprintf_r+0xd4>
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	3401      	adds	r4, #1
 800b2d2:	9305      	str	r3, [sp, #20]
 800b2d4:	4619      	mov	r1, r3
 800b2d6:	f04f 0c0a 	mov.w	ip, #10
 800b2da:	4620      	mov	r0, r4
 800b2dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2e0:	3a30      	subs	r2, #48	; 0x30
 800b2e2:	2a09      	cmp	r2, #9
 800b2e4:	d903      	bls.n	800b2ee <_svfiprintf_r+0x1a6>
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d0c6      	beq.n	800b278 <_svfiprintf_r+0x130>
 800b2ea:	9105      	str	r1, [sp, #20]
 800b2ec:	e7c4      	b.n	800b278 <_svfiprintf_r+0x130>
 800b2ee:	fb0c 2101 	mla	r1, ip, r1, r2
 800b2f2:	4604      	mov	r4, r0
 800b2f4:	2301      	movs	r3, #1
 800b2f6:	e7f0      	b.n	800b2da <_svfiprintf_r+0x192>
 800b2f8:	ab03      	add	r3, sp, #12
 800b2fa:	9300      	str	r3, [sp, #0]
 800b2fc:	462a      	mov	r2, r5
 800b2fe:	4b0f      	ldr	r3, [pc, #60]	; (800b33c <_svfiprintf_r+0x1f4>)
 800b300:	a904      	add	r1, sp, #16
 800b302:	4638      	mov	r0, r7
 800b304:	f7fd f950 	bl	80085a8 <_printf_float>
 800b308:	1c42      	adds	r2, r0, #1
 800b30a:	4606      	mov	r6, r0
 800b30c:	d1d6      	bne.n	800b2bc <_svfiprintf_r+0x174>
 800b30e:	89ab      	ldrh	r3, [r5, #12]
 800b310:	065b      	lsls	r3, r3, #25
 800b312:	f53f af2d 	bmi.w	800b170 <_svfiprintf_r+0x28>
 800b316:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b318:	b01d      	add	sp, #116	; 0x74
 800b31a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b31e:	ab03      	add	r3, sp, #12
 800b320:	9300      	str	r3, [sp, #0]
 800b322:	462a      	mov	r2, r5
 800b324:	4b05      	ldr	r3, [pc, #20]	; (800b33c <_svfiprintf_r+0x1f4>)
 800b326:	a904      	add	r1, sp, #16
 800b328:	4638      	mov	r0, r7
 800b32a:	f7fd fbe1 	bl	8008af0 <_printf_i>
 800b32e:	e7eb      	b.n	800b308 <_svfiprintf_r+0x1c0>
 800b330:	0800c014 	.word	0x0800c014
 800b334:	0800c01e 	.word	0x0800c01e
 800b338:	080085a9 	.word	0x080085a9
 800b33c:	0800b095 	.word	0x0800b095
 800b340:	0800c01a 	.word	0x0800c01a

0800b344 <__sflush_r>:
 800b344:	898a      	ldrh	r2, [r1, #12]
 800b346:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b34a:	4605      	mov	r5, r0
 800b34c:	0710      	lsls	r0, r2, #28
 800b34e:	460c      	mov	r4, r1
 800b350:	d458      	bmi.n	800b404 <__sflush_r+0xc0>
 800b352:	684b      	ldr	r3, [r1, #4]
 800b354:	2b00      	cmp	r3, #0
 800b356:	dc05      	bgt.n	800b364 <__sflush_r+0x20>
 800b358:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	dc02      	bgt.n	800b364 <__sflush_r+0x20>
 800b35e:	2000      	movs	r0, #0
 800b360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b364:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b366:	2e00      	cmp	r6, #0
 800b368:	d0f9      	beq.n	800b35e <__sflush_r+0x1a>
 800b36a:	2300      	movs	r3, #0
 800b36c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b370:	682f      	ldr	r7, [r5, #0]
 800b372:	6a21      	ldr	r1, [r4, #32]
 800b374:	602b      	str	r3, [r5, #0]
 800b376:	d032      	beq.n	800b3de <__sflush_r+0x9a>
 800b378:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b37a:	89a3      	ldrh	r3, [r4, #12]
 800b37c:	075a      	lsls	r2, r3, #29
 800b37e:	d505      	bpl.n	800b38c <__sflush_r+0x48>
 800b380:	6863      	ldr	r3, [r4, #4]
 800b382:	1ac0      	subs	r0, r0, r3
 800b384:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b386:	b10b      	cbz	r3, 800b38c <__sflush_r+0x48>
 800b388:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b38a:	1ac0      	subs	r0, r0, r3
 800b38c:	2300      	movs	r3, #0
 800b38e:	4602      	mov	r2, r0
 800b390:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b392:	6a21      	ldr	r1, [r4, #32]
 800b394:	4628      	mov	r0, r5
 800b396:	47b0      	blx	r6
 800b398:	1c43      	adds	r3, r0, #1
 800b39a:	89a3      	ldrh	r3, [r4, #12]
 800b39c:	d106      	bne.n	800b3ac <__sflush_r+0x68>
 800b39e:	6829      	ldr	r1, [r5, #0]
 800b3a0:	291d      	cmp	r1, #29
 800b3a2:	d82b      	bhi.n	800b3fc <__sflush_r+0xb8>
 800b3a4:	4a29      	ldr	r2, [pc, #164]	; (800b44c <__sflush_r+0x108>)
 800b3a6:	410a      	asrs	r2, r1
 800b3a8:	07d6      	lsls	r6, r2, #31
 800b3aa:	d427      	bmi.n	800b3fc <__sflush_r+0xb8>
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	6062      	str	r2, [r4, #4]
 800b3b0:	04d9      	lsls	r1, r3, #19
 800b3b2:	6922      	ldr	r2, [r4, #16]
 800b3b4:	6022      	str	r2, [r4, #0]
 800b3b6:	d504      	bpl.n	800b3c2 <__sflush_r+0x7e>
 800b3b8:	1c42      	adds	r2, r0, #1
 800b3ba:	d101      	bne.n	800b3c0 <__sflush_r+0x7c>
 800b3bc:	682b      	ldr	r3, [r5, #0]
 800b3be:	b903      	cbnz	r3, 800b3c2 <__sflush_r+0x7e>
 800b3c0:	6560      	str	r0, [r4, #84]	; 0x54
 800b3c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b3c4:	602f      	str	r7, [r5, #0]
 800b3c6:	2900      	cmp	r1, #0
 800b3c8:	d0c9      	beq.n	800b35e <__sflush_r+0x1a>
 800b3ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b3ce:	4299      	cmp	r1, r3
 800b3d0:	d002      	beq.n	800b3d8 <__sflush_r+0x94>
 800b3d2:	4628      	mov	r0, r5
 800b3d4:	f7fe fd3a 	bl	8009e4c <_free_r>
 800b3d8:	2000      	movs	r0, #0
 800b3da:	6360      	str	r0, [r4, #52]	; 0x34
 800b3dc:	e7c0      	b.n	800b360 <__sflush_r+0x1c>
 800b3de:	2301      	movs	r3, #1
 800b3e0:	4628      	mov	r0, r5
 800b3e2:	47b0      	blx	r6
 800b3e4:	1c41      	adds	r1, r0, #1
 800b3e6:	d1c8      	bne.n	800b37a <__sflush_r+0x36>
 800b3e8:	682b      	ldr	r3, [r5, #0]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d0c5      	beq.n	800b37a <__sflush_r+0x36>
 800b3ee:	2b1d      	cmp	r3, #29
 800b3f0:	d001      	beq.n	800b3f6 <__sflush_r+0xb2>
 800b3f2:	2b16      	cmp	r3, #22
 800b3f4:	d101      	bne.n	800b3fa <__sflush_r+0xb6>
 800b3f6:	602f      	str	r7, [r5, #0]
 800b3f8:	e7b1      	b.n	800b35e <__sflush_r+0x1a>
 800b3fa:	89a3      	ldrh	r3, [r4, #12]
 800b3fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b400:	81a3      	strh	r3, [r4, #12]
 800b402:	e7ad      	b.n	800b360 <__sflush_r+0x1c>
 800b404:	690f      	ldr	r7, [r1, #16]
 800b406:	2f00      	cmp	r7, #0
 800b408:	d0a9      	beq.n	800b35e <__sflush_r+0x1a>
 800b40a:	0793      	lsls	r3, r2, #30
 800b40c:	680e      	ldr	r6, [r1, #0]
 800b40e:	bf08      	it	eq
 800b410:	694b      	ldreq	r3, [r1, #20]
 800b412:	600f      	str	r7, [r1, #0]
 800b414:	bf18      	it	ne
 800b416:	2300      	movne	r3, #0
 800b418:	eba6 0807 	sub.w	r8, r6, r7
 800b41c:	608b      	str	r3, [r1, #8]
 800b41e:	f1b8 0f00 	cmp.w	r8, #0
 800b422:	dd9c      	ble.n	800b35e <__sflush_r+0x1a>
 800b424:	6a21      	ldr	r1, [r4, #32]
 800b426:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b428:	4643      	mov	r3, r8
 800b42a:	463a      	mov	r2, r7
 800b42c:	4628      	mov	r0, r5
 800b42e:	47b0      	blx	r6
 800b430:	2800      	cmp	r0, #0
 800b432:	dc06      	bgt.n	800b442 <__sflush_r+0xfe>
 800b434:	89a3      	ldrh	r3, [r4, #12]
 800b436:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b43a:	81a3      	strh	r3, [r4, #12]
 800b43c:	f04f 30ff 	mov.w	r0, #4294967295
 800b440:	e78e      	b.n	800b360 <__sflush_r+0x1c>
 800b442:	4407      	add	r7, r0
 800b444:	eba8 0800 	sub.w	r8, r8, r0
 800b448:	e7e9      	b.n	800b41e <__sflush_r+0xda>
 800b44a:	bf00      	nop
 800b44c:	dfbffffe 	.word	0xdfbffffe

0800b450 <_fflush_r>:
 800b450:	b538      	push	{r3, r4, r5, lr}
 800b452:	690b      	ldr	r3, [r1, #16]
 800b454:	4605      	mov	r5, r0
 800b456:	460c      	mov	r4, r1
 800b458:	b913      	cbnz	r3, 800b460 <_fflush_r+0x10>
 800b45a:	2500      	movs	r5, #0
 800b45c:	4628      	mov	r0, r5
 800b45e:	bd38      	pop	{r3, r4, r5, pc}
 800b460:	b118      	cbz	r0, 800b46a <_fflush_r+0x1a>
 800b462:	6a03      	ldr	r3, [r0, #32]
 800b464:	b90b      	cbnz	r3, 800b46a <_fflush_r+0x1a>
 800b466:	f7fd fcdf 	bl	8008e28 <__sinit>
 800b46a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d0f3      	beq.n	800b45a <_fflush_r+0xa>
 800b472:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b474:	07d0      	lsls	r0, r2, #31
 800b476:	d404      	bmi.n	800b482 <_fflush_r+0x32>
 800b478:	0599      	lsls	r1, r3, #22
 800b47a:	d402      	bmi.n	800b482 <_fflush_r+0x32>
 800b47c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b47e:	f7fd fe51 	bl	8009124 <__retarget_lock_acquire_recursive>
 800b482:	4628      	mov	r0, r5
 800b484:	4621      	mov	r1, r4
 800b486:	f7ff ff5d 	bl	800b344 <__sflush_r>
 800b48a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b48c:	07da      	lsls	r2, r3, #31
 800b48e:	4605      	mov	r5, r0
 800b490:	d4e4      	bmi.n	800b45c <_fflush_r+0xc>
 800b492:	89a3      	ldrh	r3, [r4, #12]
 800b494:	059b      	lsls	r3, r3, #22
 800b496:	d4e1      	bmi.n	800b45c <_fflush_r+0xc>
 800b498:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b49a:	f7fd fe44 	bl	8009126 <__retarget_lock_release_recursive>
 800b49e:	e7dd      	b.n	800b45c <_fflush_r+0xc>

0800b4a0 <memmove>:
 800b4a0:	4288      	cmp	r0, r1
 800b4a2:	b510      	push	{r4, lr}
 800b4a4:	eb01 0402 	add.w	r4, r1, r2
 800b4a8:	d902      	bls.n	800b4b0 <memmove+0x10>
 800b4aa:	4284      	cmp	r4, r0
 800b4ac:	4623      	mov	r3, r4
 800b4ae:	d807      	bhi.n	800b4c0 <memmove+0x20>
 800b4b0:	1e43      	subs	r3, r0, #1
 800b4b2:	42a1      	cmp	r1, r4
 800b4b4:	d008      	beq.n	800b4c8 <memmove+0x28>
 800b4b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b4ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b4be:	e7f8      	b.n	800b4b2 <memmove+0x12>
 800b4c0:	4402      	add	r2, r0
 800b4c2:	4601      	mov	r1, r0
 800b4c4:	428a      	cmp	r2, r1
 800b4c6:	d100      	bne.n	800b4ca <memmove+0x2a>
 800b4c8:	bd10      	pop	{r4, pc}
 800b4ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b4ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b4d2:	e7f7      	b.n	800b4c4 <memmove+0x24>

0800b4d4 <_sbrk_r>:
 800b4d4:	b538      	push	{r3, r4, r5, lr}
 800b4d6:	4d06      	ldr	r5, [pc, #24]	; (800b4f0 <_sbrk_r+0x1c>)
 800b4d8:	2300      	movs	r3, #0
 800b4da:	4604      	mov	r4, r0
 800b4dc:	4608      	mov	r0, r1
 800b4de:	602b      	str	r3, [r5, #0]
 800b4e0:	f7f6 fe56 	bl	8002190 <_sbrk>
 800b4e4:	1c43      	adds	r3, r0, #1
 800b4e6:	d102      	bne.n	800b4ee <_sbrk_r+0x1a>
 800b4e8:	682b      	ldr	r3, [r5, #0]
 800b4ea:	b103      	cbz	r3, 800b4ee <_sbrk_r+0x1a>
 800b4ec:	6023      	str	r3, [r4, #0]
 800b4ee:	bd38      	pop	{r3, r4, r5, pc}
 800b4f0:	20004504 	.word	0x20004504

0800b4f4 <__assert_func>:
 800b4f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b4f6:	4614      	mov	r4, r2
 800b4f8:	461a      	mov	r2, r3
 800b4fa:	4b09      	ldr	r3, [pc, #36]	; (800b520 <__assert_func+0x2c>)
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	4605      	mov	r5, r0
 800b500:	68d8      	ldr	r0, [r3, #12]
 800b502:	b14c      	cbz	r4, 800b518 <__assert_func+0x24>
 800b504:	4b07      	ldr	r3, [pc, #28]	; (800b524 <__assert_func+0x30>)
 800b506:	9100      	str	r1, [sp, #0]
 800b508:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b50c:	4906      	ldr	r1, [pc, #24]	; (800b528 <__assert_func+0x34>)
 800b50e:	462b      	mov	r3, r5
 800b510:	f000 f854 	bl	800b5bc <fiprintf>
 800b514:	f000 f864 	bl	800b5e0 <abort>
 800b518:	4b04      	ldr	r3, [pc, #16]	; (800b52c <__assert_func+0x38>)
 800b51a:	461c      	mov	r4, r3
 800b51c:	e7f3      	b.n	800b506 <__assert_func+0x12>
 800b51e:	bf00      	nop
 800b520:	200001e0 	.word	0x200001e0
 800b524:	0800c025 	.word	0x0800c025
 800b528:	0800c032 	.word	0x0800c032
 800b52c:	0800c060 	.word	0x0800c060

0800b530 <_calloc_r>:
 800b530:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b532:	fba1 2402 	umull	r2, r4, r1, r2
 800b536:	b94c      	cbnz	r4, 800b54c <_calloc_r+0x1c>
 800b538:	4611      	mov	r1, r2
 800b53a:	9201      	str	r2, [sp, #4]
 800b53c:	f7ff f852 	bl	800a5e4 <_malloc_r>
 800b540:	9a01      	ldr	r2, [sp, #4]
 800b542:	4605      	mov	r5, r0
 800b544:	b930      	cbnz	r0, 800b554 <_calloc_r+0x24>
 800b546:	4628      	mov	r0, r5
 800b548:	b003      	add	sp, #12
 800b54a:	bd30      	pop	{r4, r5, pc}
 800b54c:	220c      	movs	r2, #12
 800b54e:	6002      	str	r2, [r0, #0]
 800b550:	2500      	movs	r5, #0
 800b552:	e7f8      	b.n	800b546 <_calloc_r+0x16>
 800b554:	4621      	mov	r1, r4
 800b556:	f7fd fd00 	bl	8008f5a <memset>
 800b55a:	e7f4      	b.n	800b546 <_calloc_r+0x16>

0800b55c <_realloc_r>:
 800b55c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b560:	4680      	mov	r8, r0
 800b562:	4614      	mov	r4, r2
 800b564:	460e      	mov	r6, r1
 800b566:	b921      	cbnz	r1, 800b572 <_realloc_r+0x16>
 800b568:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b56c:	4611      	mov	r1, r2
 800b56e:	f7ff b839 	b.w	800a5e4 <_malloc_r>
 800b572:	b92a      	cbnz	r2, 800b580 <_realloc_r+0x24>
 800b574:	f7fe fc6a 	bl	8009e4c <_free_r>
 800b578:	4625      	mov	r5, r4
 800b57a:	4628      	mov	r0, r5
 800b57c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b580:	f000 f835 	bl	800b5ee <_malloc_usable_size_r>
 800b584:	4284      	cmp	r4, r0
 800b586:	4607      	mov	r7, r0
 800b588:	d802      	bhi.n	800b590 <_realloc_r+0x34>
 800b58a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b58e:	d812      	bhi.n	800b5b6 <_realloc_r+0x5a>
 800b590:	4621      	mov	r1, r4
 800b592:	4640      	mov	r0, r8
 800b594:	f7ff f826 	bl	800a5e4 <_malloc_r>
 800b598:	4605      	mov	r5, r0
 800b59a:	2800      	cmp	r0, #0
 800b59c:	d0ed      	beq.n	800b57a <_realloc_r+0x1e>
 800b59e:	42bc      	cmp	r4, r7
 800b5a0:	4622      	mov	r2, r4
 800b5a2:	4631      	mov	r1, r6
 800b5a4:	bf28      	it	cs
 800b5a6:	463a      	movcs	r2, r7
 800b5a8:	f7fd fdbe 	bl	8009128 <memcpy>
 800b5ac:	4631      	mov	r1, r6
 800b5ae:	4640      	mov	r0, r8
 800b5b0:	f7fe fc4c 	bl	8009e4c <_free_r>
 800b5b4:	e7e1      	b.n	800b57a <_realloc_r+0x1e>
 800b5b6:	4635      	mov	r5, r6
 800b5b8:	e7df      	b.n	800b57a <_realloc_r+0x1e>
	...

0800b5bc <fiprintf>:
 800b5bc:	b40e      	push	{r1, r2, r3}
 800b5be:	b503      	push	{r0, r1, lr}
 800b5c0:	4601      	mov	r1, r0
 800b5c2:	ab03      	add	r3, sp, #12
 800b5c4:	4805      	ldr	r0, [pc, #20]	; (800b5dc <fiprintf+0x20>)
 800b5c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b5ca:	6800      	ldr	r0, [r0, #0]
 800b5cc:	9301      	str	r3, [sp, #4]
 800b5ce:	f000 f83f 	bl	800b650 <_vfiprintf_r>
 800b5d2:	b002      	add	sp, #8
 800b5d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b5d8:	b003      	add	sp, #12
 800b5da:	4770      	bx	lr
 800b5dc:	200001e0 	.word	0x200001e0

0800b5e0 <abort>:
 800b5e0:	b508      	push	{r3, lr}
 800b5e2:	2006      	movs	r0, #6
 800b5e4:	f000 fa0c 	bl	800ba00 <raise>
 800b5e8:	2001      	movs	r0, #1
 800b5ea:	f7f6 fd59 	bl	80020a0 <_exit>

0800b5ee <_malloc_usable_size_r>:
 800b5ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5f2:	1f18      	subs	r0, r3, #4
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	bfbc      	itt	lt
 800b5f8:	580b      	ldrlt	r3, [r1, r0]
 800b5fa:	18c0      	addlt	r0, r0, r3
 800b5fc:	4770      	bx	lr

0800b5fe <__sfputc_r>:
 800b5fe:	6893      	ldr	r3, [r2, #8]
 800b600:	3b01      	subs	r3, #1
 800b602:	2b00      	cmp	r3, #0
 800b604:	b410      	push	{r4}
 800b606:	6093      	str	r3, [r2, #8]
 800b608:	da08      	bge.n	800b61c <__sfputc_r+0x1e>
 800b60a:	6994      	ldr	r4, [r2, #24]
 800b60c:	42a3      	cmp	r3, r4
 800b60e:	db01      	blt.n	800b614 <__sfputc_r+0x16>
 800b610:	290a      	cmp	r1, #10
 800b612:	d103      	bne.n	800b61c <__sfputc_r+0x1e>
 800b614:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b618:	f000 b934 	b.w	800b884 <__swbuf_r>
 800b61c:	6813      	ldr	r3, [r2, #0]
 800b61e:	1c58      	adds	r0, r3, #1
 800b620:	6010      	str	r0, [r2, #0]
 800b622:	7019      	strb	r1, [r3, #0]
 800b624:	4608      	mov	r0, r1
 800b626:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b62a:	4770      	bx	lr

0800b62c <__sfputs_r>:
 800b62c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b62e:	4606      	mov	r6, r0
 800b630:	460f      	mov	r7, r1
 800b632:	4614      	mov	r4, r2
 800b634:	18d5      	adds	r5, r2, r3
 800b636:	42ac      	cmp	r4, r5
 800b638:	d101      	bne.n	800b63e <__sfputs_r+0x12>
 800b63a:	2000      	movs	r0, #0
 800b63c:	e007      	b.n	800b64e <__sfputs_r+0x22>
 800b63e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b642:	463a      	mov	r2, r7
 800b644:	4630      	mov	r0, r6
 800b646:	f7ff ffda 	bl	800b5fe <__sfputc_r>
 800b64a:	1c43      	adds	r3, r0, #1
 800b64c:	d1f3      	bne.n	800b636 <__sfputs_r+0xa>
 800b64e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b650 <_vfiprintf_r>:
 800b650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b654:	460d      	mov	r5, r1
 800b656:	b09d      	sub	sp, #116	; 0x74
 800b658:	4614      	mov	r4, r2
 800b65a:	4698      	mov	r8, r3
 800b65c:	4606      	mov	r6, r0
 800b65e:	b118      	cbz	r0, 800b668 <_vfiprintf_r+0x18>
 800b660:	6a03      	ldr	r3, [r0, #32]
 800b662:	b90b      	cbnz	r3, 800b668 <_vfiprintf_r+0x18>
 800b664:	f7fd fbe0 	bl	8008e28 <__sinit>
 800b668:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b66a:	07d9      	lsls	r1, r3, #31
 800b66c:	d405      	bmi.n	800b67a <_vfiprintf_r+0x2a>
 800b66e:	89ab      	ldrh	r3, [r5, #12]
 800b670:	059a      	lsls	r2, r3, #22
 800b672:	d402      	bmi.n	800b67a <_vfiprintf_r+0x2a>
 800b674:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b676:	f7fd fd55 	bl	8009124 <__retarget_lock_acquire_recursive>
 800b67a:	89ab      	ldrh	r3, [r5, #12]
 800b67c:	071b      	lsls	r3, r3, #28
 800b67e:	d501      	bpl.n	800b684 <_vfiprintf_r+0x34>
 800b680:	692b      	ldr	r3, [r5, #16]
 800b682:	b99b      	cbnz	r3, 800b6ac <_vfiprintf_r+0x5c>
 800b684:	4629      	mov	r1, r5
 800b686:	4630      	mov	r0, r6
 800b688:	f000 f93a 	bl	800b900 <__swsetup_r>
 800b68c:	b170      	cbz	r0, 800b6ac <_vfiprintf_r+0x5c>
 800b68e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b690:	07dc      	lsls	r4, r3, #31
 800b692:	d504      	bpl.n	800b69e <_vfiprintf_r+0x4e>
 800b694:	f04f 30ff 	mov.w	r0, #4294967295
 800b698:	b01d      	add	sp, #116	; 0x74
 800b69a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b69e:	89ab      	ldrh	r3, [r5, #12]
 800b6a0:	0598      	lsls	r0, r3, #22
 800b6a2:	d4f7      	bmi.n	800b694 <_vfiprintf_r+0x44>
 800b6a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b6a6:	f7fd fd3e 	bl	8009126 <__retarget_lock_release_recursive>
 800b6aa:	e7f3      	b.n	800b694 <_vfiprintf_r+0x44>
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	9309      	str	r3, [sp, #36]	; 0x24
 800b6b0:	2320      	movs	r3, #32
 800b6b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b6b6:	f8cd 800c 	str.w	r8, [sp, #12]
 800b6ba:	2330      	movs	r3, #48	; 0x30
 800b6bc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b870 <_vfiprintf_r+0x220>
 800b6c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b6c4:	f04f 0901 	mov.w	r9, #1
 800b6c8:	4623      	mov	r3, r4
 800b6ca:	469a      	mov	sl, r3
 800b6cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6d0:	b10a      	cbz	r2, 800b6d6 <_vfiprintf_r+0x86>
 800b6d2:	2a25      	cmp	r2, #37	; 0x25
 800b6d4:	d1f9      	bne.n	800b6ca <_vfiprintf_r+0x7a>
 800b6d6:	ebba 0b04 	subs.w	fp, sl, r4
 800b6da:	d00b      	beq.n	800b6f4 <_vfiprintf_r+0xa4>
 800b6dc:	465b      	mov	r3, fp
 800b6de:	4622      	mov	r2, r4
 800b6e0:	4629      	mov	r1, r5
 800b6e2:	4630      	mov	r0, r6
 800b6e4:	f7ff ffa2 	bl	800b62c <__sfputs_r>
 800b6e8:	3001      	adds	r0, #1
 800b6ea:	f000 80a9 	beq.w	800b840 <_vfiprintf_r+0x1f0>
 800b6ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b6f0:	445a      	add	r2, fp
 800b6f2:	9209      	str	r2, [sp, #36]	; 0x24
 800b6f4:	f89a 3000 	ldrb.w	r3, [sl]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	f000 80a1 	beq.w	800b840 <_vfiprintf_r+0x1f0>
 800b6fe:	2300      	movs	r3, #0
 800b700:	f04f 32ff 	mov.w	r2, #4294967295
 800b704:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b708:	f10a 0a01 	add.w	sl, sl, #1
 800b70c:	9304      	str	r3, [sp, #16]
 800b70e:	9307      	str	r3, [sp, #28]
 800b710:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b714:	931a      	str	r3, [sp, #104]	; 0x68
 800b716:	4654      	mov	r4, sl
 800b718:	2205      	movs	r2, #5
 800b71a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b71e:	4854      	ldr	r0, [pc, #336]	; (800b870 <_vfiprintf_r+0x220>)
 800b720:	f7f4 fd66 	bl	80001f0 <memchr>
 800b724:	9a04      	ldr	r2, [sp, #16]
 800b726:	b9d8      	cbnz	r0, 800b760 <_vfiprintf_r+0x110>
 800b728:	06d1      	lsls	r1, r2, #27
 800b72a:	bf44      	itt	mi
 800b72c:	2320      	movmi	r3, #32
 800b72e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b732:	0713      	lsls	r3, r2, #28
 800b734:	bf44      	itt	mi
 800b736:	232b      	movmi	r3, #43	; 0x2b
 800b738:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b73c:	f89a 3000 	ldrb.w	r3, [sl]
 800b740:	2b2a      	cmp	r3, #42	; 0x2a
 800b742:	d015      	beq.n	800b770 <_vfiprintf_r+0x120>
 800b744:	9a07      	ldr	r2, [sp, #28]
 800b746:	4654      	mov	r4, sl
 800b748:	2000      	movs	r0, #0
 800b74a:	f04f 0c0a 	mov.w	ip, #10
 800b74e:	4621      	mov	r1, r4
 800b750:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b754:	3b30      	subs	r3, #48	; 0x30
 800b756:	2b09      	cmp	r3, #9
 800b758:	d94d      	bls.n	800b7f6 <_vfiprintf_r+0x1a6>
 800b75a:	b1b0      	cbz	r0, 800b78a <_vfiprintf_r+0x13a>
 800b75c:	9207      	str	r2, [sp, #28]
 800b75e:	e014      	b.n	800b78a <_vfiprintf_r+0x13a>
 800b760:	eba0 0308 	sub.w	r3, r0, r8
 800b764:	fa09 f303 	lsl.w	r3, r9, r3
 800b768:	4313      	orrs	r3, r2
 800b76a:	9304      	str	r3, [sp, #16]
 800b76c:	46a2      	mov	sl, r4
 800b76e:	e7d2      	b.n	800b716 <_vfiprintf_r+0xc6>
 800b770:	9b03      	ldr	r3, [sp, #12]
 800b772:	1d19      	adds	r1, r3, #4
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	9103      	str	r1, [sp, #12]
 800b778:	2b00      	cmp	r3, #0
 800b77a:	bfbb      	ittet	lt
 800b77c:	425b      	neglt	r3, r3
 800b77e:	f042 0202 	orrlt.w	r2, r2, #2
 800b782:	9307      	strge	r3, [sp, #28]
 800b784:	9307      	strlt	r3, [sp, #28]
 800b786:	bfb8      	it	lt
 800b788:	9204      	strlt	r2, [sp, #16]
 800b78a:	7823      	ldrb	r3, [r4, #0]
 800b78c:	2b2e      	cmp	r3, #46	; 0x2e
 800b78e:	d10c      	bne.n	800b7aa <_vfiprintf_r+0x15a>
 800b790:	7863      	ldrb	r3, [r4, #1]
 800b792:	2b2a      	cmp	r3, #42	; 0x2a
 800b794:	d134      	bne.n	800b800 <_vfiprintf_r+0x1b0>
 800b796:	9b03      	ldr	r3, [sp, #12]
 800b798:	1d1a      	adds	r2, r3, #4
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	9203      	str	r2, [sp, #12]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	bfb8      	it	lt
 800b7a2:	f04f 33ff 	movlt.w	r3, #4294967295
 800b7a6:	3402      	adds	r4, #2
 800b7a8:	9305      	str	r3, [sp, #20]
 800b7aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b880 <_vfiprintf_r+0x230>
 800b7ae:	7821      	ldrb	r1, [r4, #0]
 800b7b0:	2203      	movs	r2, #3
 800b7b2:	4650      	mov	r0, sl
 800b7b4:	f7f4 fd1c 	bl	80001f0 <memchr>
 800b7b8:	b138      	cbz	r0, 800b7ca <_vfiprintf_r+0x17a>
 800b7ba:	9b04      	ldr	r3, [sp, #16]
 800b7bc:	eba0 000a 	sub.w	r0, r0, sl
 800b7c0:	2240      	movs	r2, #64	; 0x40
 800b7c2:	4082      	lsls	r2, r0
 800b7c4:	4313      	orrs	r3, r2
 800b7c6:	3401      	adds	r4, #1
 800b7c8:	9304      	str	r3, [sp, #16]
 800b7ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7ce:	4829      	ldr	r0, [pc, #164]	; (800b874 <_vfiprintf_r+0x224>)
 800b7d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b7d4:	2206      	movs	r2, #6
 800b7d6:	f7f4 fd0b 	bl	80001f0 <memchr>
 800b7da:	2800      	cmp	r0, #0
 800b7dc:	d03f      	beq.n	800b85e <_vfiprintf_r+0x20e>
 800b7de:	4b26      	ldr	r3, [pc, #152]	; (800b878 <_vfiprintf_r+0x228>)
 800b7e0:	bb1b      	cbnz	r3, 800b82a <_vfiprintf_r+0x1da>
 800b7e2:	9b03      	ldr	r3, [sp, #12]
 800b7e4:	3307      	adds	r3, #7
 800b7e6:	f023 0307 	bic.w	r3, r3, #7
 800b7ea:	3308      	adds	r3, #8
 800b7ec:	9303      	str	r3, [sp, #12]
 800b7ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7f0:	443b      	add	r3, r7
 800b7f2:	9309      	str	r3, [sp, #36]	; 0x24
 800b7f4:	e768      	b.n	800b6c8 <_vfiprintf_r+0x78>
 800b7f6:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7fa:	460c      	mov	r4, r1
 800b7fc:	2001      	movs	r0, #1
 800b7fe:	e7a6      	b.n	800b74e <_vfiprintf_r+0xfe>
 800b800:	2300      	movs	r3, #0
 800b802:	3401      	adds	r4, #1
 800b804:	9305      	str	r3, [sp, #20]
 800b806:	4619      	mov	r1, r3
 800b808:	f04f 0c0a 	mov.w	ip, #10
 800b80c:	4620      	mov	r0, r4
 800b80e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b812:	3a30      	subs	r2, #48	; 0x30
 800b814:	2a09      	cmp	r2, #9
 800b816:	d903      	bls.n	800b820 <_vfiprintf_r+0x1d0>
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d0c6      	beq.n	800b7aa <_vfiprintf_r+0x15a>
 800b81c:	9105      	str	r1, [sp, #20]
 800b81e:	e7c4      	b.n	800b7aa <_vfiprintf_r+0x15a>
 800b820:	fb0c 2101 	mla	r1, ip, r1, r2
 800b824:	4604      	mov	r4, r0
 800b826:	2301      	movs	r3, #1
 800b828:	e7f0      	b.n	800b80c <_vfiprintf_r+0x1bc>
 800b82a:	ab03      	add	r3, sp, #12
 800b82c:	9300      	str	r3, [sp, #0]
 800b82e:	462a      	mov	r2, r5
 800b830:	4b12      	ldr	r3, [pc, #72]	; (800b87c <_vfiprintf_r+0x22c>)
 800b832:	a904      	add	r1, sp, #16
 800b834:	4630      	mov	r0, r6
 800b836:	f7fc feb7 	bl	80085a8 <_printf_float>
 800b83a:	4607      	mov	r7, r0
 800b83c:	1c78      	adds	r0, r7, #1
 800b83e:	d1d6      	bne.n	800b7ee <_vfiprintf_r+0x19e>
 800b840:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b842:	07d9      	lsls	r1, r3, #31
 800b844:	d405      	bmi.n	800b852 <_vfiprintf_r+0x202>
 800b846:	89ab      	ldrh	r3, [r5, #12]
 800b848:	059a      	lsls	r2, r3, #22
 800b84a:	d402      	bmi.n	800b852 <_vfiprintf_r+0x202>
 800b84c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b84e:	f7fd fc6a 	bl	8009126 <__retarget_lock_release_recursive>
 800b852:	89ab      	ldrh	r3, [r5, #12]
 800b854:	065b      	lsls	r3, r3, #25
 800b856:	f53f af1d 	bmi.w	800b694 <_vfiprintf_r+0x44>
 800b85a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b85c:	e71c      	b.n	800b698 <_vfiprintf_r+0x48>
 800b85e:	ab03      	add	r3, sp, #12
 800b860:	9300      	str	r3, [sp, #0]
 800b862:	462a      	mov	r2, r5
 800b864:	4b05      	ldr	r3, [pc, #20]	; (800b87c <_vfiprintf_r+0x22c>)
 800b866:	a904      	add	r1, sp, #16
 800b868:	4630      	mov	r0, r6
 800b86a:	f7fd f941 	bl	8008af0 <_printf_i>
 800b86e:	e7e4      	b.n	800b83a <_vfiprintf_r+0x1ea>
 800b870:	0800c014 	.word	0x0800c014
 800b874:	0800c01e 	.word	0x0800c01e
 800b878:	080085a9 	.word	0x080085a9
 800b87c:	0800b62d 	.word	0x0800b62d
 800b880:	0800c01a 	.word	0x0800c01a

0800b884 <__swbuf_r>:
 800b884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b886:	460e      	mov	r6, r1
 800b888:	4614      	mov	r4, r2
 800b88a:	4605      	mov	r5, r0
 800b88c:	b118      	cbz	r0, 800b896 <__swbuf_r+0x12>
 800b88e:	6a03      	ldr	r3, [r0, #32]
 800b890:	b90b      	cbnz	r3, 800b896 <__swbuf_r+0x12>
 800b892:	f7fd fac9 	bl	8008e28 <__sinit>
 800b896:	69a3      	ldr	r3, [r4, #24]
 800b898:	60a3      	str	r3, [r4, #8]
 800b89a:	89a3      	ldrh	r3, [r4, #12]
 800b89c:	071a      	lsls	r2, r3, #28
 800b89e:	d525      	bpl.n	800b8ec <__swbuf_r+0x68>
 800b8a0:	6923      	ldr	r3, [r4, #16]
 800b8a2:	b31b      	cbz	r3, 800b8ec <__swbuf_r+0x68>
 800b8a4:	6823      	ldr	r3, [r4, #0]
 800b8a6:	6922      	ldr	r2, [r4, #16]
 800b8a8:	1a98      	subs	r0, r3, r2
 800b8aa:	6963      	ldr	r3, [r4, #20]
 800b8ac:	b2f6      	uxtb	r6, r6
 800b8ae:	4283      	cmp	r3, r0
 800b8b0:	4637      	mov	r7, r6
 800b8b2:	dc04      	bgt.n	800b8be <__swbuf_r+0x3a>
 800b8b4:	4621      	mov	r1, r4
 800b8b6:	4628      	mov	r0, r5
 800b8b8:	f7ff fdca 	bl	800b450 <_fflush_r>
 800b8bc:	b9e0      	cbnz	r0, 800b8f8 <__swbuf_r+0x74>
 800b8be:	68a3      	ldr	r3, [r4, #8]
 800b8c0:	3b01      	subs	r3, #1
 800b8c2:	60a3      	str	r3, [r4, #8]
 800b8c4:	6823      	ldr	r3, [r4, #0]
 800b8c6:	1c5a      	adds	r2, r3, #1
 800b8c8:	6022      	str	r2, [r4, #0]
 800b8ca:	701e      	strb	r6, [r3, #0]
 800b8cc:	6962      	ldr	r2, [r4, #20]
 800b8ce:	1c43      	adds	r3, r0, #1
 800b8d0:	429a      	cmp	r2, r3
 800b8d2:	d004      	beq.n	800b8de <__swbuf_r+0x5a>
 800b8d4:	89a3      	ldrh	r3, [r4, #12]
 800b8d6:	07db      	lsls	r3, r3, #31
 800b8d8:	d506      	bpl.n	800b8e8 <__swbuf_r+0x64>
 800b8da:	2e0a      	cmp	r6, #10
 800b8dc:	d104      	bne.n	800b8e8 <__swbuf_r+0x64>
 800b8de:	4621      	mov	r1, r4
 800b8e0:	4628      	mov	r0, r5
 800b8e2:	f7ff fdb5 	bl	800b450 <_fflush_r>
 800b8e6:	b938      	cbnz	r0, 800b8f8 <__swbuf_r+0x74>
 800b8e8:	4638      	mov	r0, r7
 800b8ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8ec:	4621      	mov	r1, r4
 800b8ee:	4628      	mov	r0, r5
 800b8f0:	f000 f806 	bl	800b900 <__swsetup_r>
 800b8f4:	2800      	cmp	r0, #0
 800b8f6:	d0d5      	beq.n	800b8a4 <__swbuf_r+0x20>
 800b8f8:	f04f 37ff 	mov.w	r7, #4294967295
 800b8fc:	e7f4      	b.n	800b8e8 <__swbuf_r+0x64>
	...

0800b900 <__swsetup_r>:
 800b900:	b538      	push	{r3, r4, r5, lr}
 800b902:	4b2a      	ldr	r3, [pc, #168]	; (800b9ac <__swsetup_r+0xac>)
 800b904:	4605      	mov	r5, r0
 800b906:	6818      	ldr	r0, [r3, #0]
 800b908:	460c      	mov	r4, r1
 800b90a:	b118      	cbz	r0, 800b914 <__swsetup_r+0x14>
 800b90c:	6a03      	ldr	r3, [r0, #32]
 800b90e:	b90b      	cbnz	r3, 800b914 <__swsetup_r+0x14>
 800b910:	f7fd fa8a 	bl	8008e28 <__sinit>
 800b914:	89a3      	ldrh	r3, [r4, #12]
 800b916:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b91a:	0718      	lsls	r0, r3, #28
 800b91c:	d422      	bmi.n	800b964 <__swsetup_r+0x64>
 800b91e:	06d9      	lsls	r1, r3, #27
 800b920:	d407      	bmi.n	800b932 <__swsetup_r+0x32>
 800b922:	2309      	movs	r3, #9
 800b924:	602b      	str	r3, [r5, #0]
 800b926:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b92a:	81a3      	strh	r3, [r4, #12]
 800b92c:	f04f 30ff 	mov.w	r0, #4294967295
 800b930:	e034      	b.n	800b99c <__swsetup_r+0x9c>
 800b932:	0758      	lsls	r0, r3, #29
 800b934:	d512      	bpl.n	800b95c <__swsetup_r+0x5c>
 800b936:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b938:	b141      	cbz	r1, 800b94c <__swsetup_r+0x4c>
 800b93a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b93e:	4299      	cmp	r1, r3
 800b940:	d002      	beq.n	800b948 <__swsetup_r+0x48>
 800b942:	4628      	mov	r0, r5
 800b944:	f7fe fa82 	bl	8009e4c <_free_r>
 800b948:	2300      	movs	r3, #0
 800b94a:	6363      	str	r3, [r4, #52]	; 0x34
 800b94c:	89a3      	ldrh	r3, [r4, #12]
 800b94e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b952:	81a3      	strh	r3, [r4, #12]
 800b954:	2300      	movs	r3, #0
 800b956:	6063      	str	r3, [r4, #4]
 800b958:	6923      	ldr	r3, [r4, #16]
 800b95a:	6023      	str	r3, [r4, #0]
 800b95c:	89a3      	ldrh	r3, [r4, #12]
 800b95e:	f043 0308 	orr.w	r3, r3, #8
 800b962:	81a3      	strh	r3, [r4, #12]
 800b964:	6923      	ldr	r3, [r4, #16]
 800b966:	b94b      	cbnz	r3, 800b97c <__swsetup_r+0x7c>
 800b968:	89a3      	ldrh	r3, [r4, #12]
 800b96a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b96e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b972:	d003      	beq.n	800b97c <__swsetup_r+0x7c>
 800b974:	4621      	mov	r1, r4
 800b976:	4628      	mov	r0, r5
 800b978:	f000 f884 	bl	800ba84 <__smakebuf_r>
 800b97c:	89a0      	ldrh	r0, [r4, #12]
 800b97e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b982:	f010 0301 	ands.w	r3, r0, #1
 800b986:	d00a      	beq.n	800b99e <__swsetup_r+0x9e>
 800b988:	2300      	movs	r3, #0
 800b98a:	60a3      	str	r3, [r4, #8]
 800b98c:	6963      	ldr	r3, [r4, #20]
 800b98e:	425b      	negs	r3, r3
 800b990:	61a3      	str	r3, [r4, #24]
 800b992:	6923      	ldr	r3, [r4, #16]
 800b994:	b943      	cbnz	r3, 800b9a8 <__swsetup_r+0xa8>
 800b996:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b99a:	d1c4      	bne.n	800b926 <__swsetup_r+0x26>
 800b99c:	bd38      	pop	{r3, r4, r5, pc}
 800b99e:	0781      	lsls	r1, r0, #30
 800b9a0:	bf58      	it	pl
 800b9a2:	6963      	ldrpl	r3, [r4, #20]
 800b9a4:	60a3      	str	r3, [r4, #8]
 800b9a6:	e7f4      	b.n	800b992 <__swsetup_r+0x92>
 800b9a8:	2000      	movs	r0, #0
 800b9aa:	e7f7      	b.n	800b99c <__swsetup_r+0x9c>
 800b9ac:	200001e0 	.word	0x200001e0

0800b9b0 <_raise_r>:
 800b9b0:	291f      	cmp	r1, #31
 800b9b2:	b538      	push	{r3, r4, r5, lr}
 800b9b4:	4604      	mov	r4, r0
 800b9b6:	460d      	mov	r5, r1
 800b9b8:	d904      	bls.n	800b9c4 <_raise_r+0x14>
 800b9ba:	2316      	movs	r3, #22
 800b9bc:	6003      	str	r3, [r0, #0]
 800b9be:	f04f 30ff 	mov.w	r0, #4294967295
 800b9c2:	bd38      	pop	{r3, r4, r5, pc}
 800b9c4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b9c6:	b112      	cbz	r2, 800b9ce <_raise_r+0x1e>
 800b9c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b9cc:	b94b      	cbnz	r3, 800b9e2 <_raise_r+0x32>
 800b9ce:	4620      	mov	r0, r4
 800b9d0:	f000 f830 	bl	800ba34 <_getpid_r>
 800b9d4:	462a      	mov	r2, r5
 800b9d6:	4601      	mov	r1, r0
 800b9d8:	4620      	mov	r0, r4
 800b9da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b9de:	f000 b817 	b.w	800ba10 <_kill_r>
 800b9e2:	2b01      	cmp	r3, #1
 800b9e4:	d00a      	beq.n	800b9fc <_raise_r+0x4c>
 800b9e6:	1c59      	adds	r1, r3, #1
 800b9e8:	d103      	bne.n	800b9f2 <_raise_r+0x42>
 800b9ea:	2316      	movs	r3, #22
 800b9ec:	6003      	str	r3, [r0, #0]
 800b9ee:	2001      	movs	r0, #1
 800b9f0:	e7e7      	b.n	800b9c2 <_raise_r+0x12>
 800b9f2:	2400      	movs	r4, #0
 800b9f4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b9f8:	4628      	mov	r0, r5
 800b9fa:	4798      	blx	r3
 800b9fc:	2000      	movs	r0, #0
 800b9fe:	e7e0      	b.n	800b9c2 <_raise_r+0x12>

0800ba00 <raise>:
 800ba00:	4b02      	ldr	r3, [pc, #8]	; (800ba0c <raise+0xc>)
 800ba02:	4601      	mov	r1, r0
 800ba04:	6818      	ldr	r0, [r3, #0]
 800ba06:	f7ff bfd3 	b.w	800b9b0 <_raise_r>
 800ba0a:	bf00      	nop
 800ba0c:	200001e0 	.word	0x200001e0

0800ba10 <_kill_r>:
 800ba10:	b538      	push	{r3, r4, r5, lr}
 800ba12:	4d07      	ldr	r5, [pc, #28]	; (800ba30 <_kill_r+0x20>)
 800ba14:	2300      	movs	r3, #0
 800ba16:	4604      	mov	r4, r0
 800ba18:	4608      	mov	r0, r1
 800ba1a:	4611      	mov	r1, r2
 800ba1c:	602b      	str	r3, [r5, #0]
 800ba1e:	f7f6 fb2f 	bl	8002080 <_kill>
 800ba22:	1c43      	adds	r3, r0, #1
 800ba24:	d102      	bne.n	800ba2c <_kill_r+0x1c>
 800ba26:	682b      	ldr	r3, [r5, #0]
 800ba28:	b103      	cbz	r3, 800ba2c <_kill_r+0x1c>
 800ba2a:	6023      	str	r3, [r4, #0]
 800ba2c:	bd38      	pop	{r3, r4, r5, pc}
 800ba2e:	bf00      	nop
 800ba30:	20004504 	.word	0x20004504

0800ba34 <_getpid_r>:
 800ba34:	f7f6 bb1c 	b.w	8002070 <_getpid>

0800ba38 <__swhatbuf_r>:
 800ba38:	b570      	push	{r4, r5, r6, lr}
 800ba3a:	460c      	mov	r4, r1
 800ba3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba40:	2900      	cmp	r1, #0
 800ba42:	b096      	sub	sp, #88	; 0x58
 800ba44:	4615      	mov	r5, r2
 800ba46:	461e      	mov	r6, r3
 800ba48:	da0d      	bge.n	800ba66 <__swhatbuf_r+0x2e>
 800ba4a:	89a3      	ldrh	r3, [r4, #12]
 800ba4c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ba50:	f04f 0100 	mov.w	r1, #0
 800ba54:	bf0c      	ite	eq
 800ba56:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ba5a:	2340      	movne	r3, #64	; 0x40
 800ba5c:	2000      	movs	r0, #0
 800ba5e:	6031      	str	r1, [r6, #0]
 800ba60:	602b      	str	r3, [r5, #0]
 800ba62:	b016      	add	sp, #88	; 0x58
 800ba64:	bd70      	pop	{r4, r5, r6, pc}
 800ba66:	466a      	mov	r2, sp
 800ba68:	f000 f848 	bl	800bafc <_fstat_r>
 800ba6c:	2800      	cmp	r0, #0
 800ba6e:	dbec      	blt.n	800ba4a <__swhatbuf_r+0x12>
 800ba70:	9901      	ldr	r1, [sp, #4]
 800ba72:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ba76:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ba7a:	4259      	negs	r1, r3
 800ba7c:	4159      	adcs	r1, r3
 800ba7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ba82:	e7eb      	b.n	800ba5c <__swhatbuf_r+0x24>

0800ba84 <__smakebuf_r>:
 800ba84:	898b      	ldrh	r3, [r1, #12]
 800ba86:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ba88:	079d      	lsls	r5, r3, #30
 800ba8a:	4606      	mov	r6, r0
 800ba8c:	460c      	mov	r4, r1
 800ba8e:	d507      	bpl.n	800baa0 <__smakebuf_r+0x1c>
 800ba90:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ba94:	6023      	str	r3, [r4, #0]
 800ba96:	6123      	str	r3, [r4, #16]
 800ba98:	2301      	movs	r3, #1
 800ba9a:	6163      	str	r3, [r4, #20]
 800ba9c:	b002      	add	sp, #8
 800ba9e:	bd70      	pop	{r4, r5, r6, pc}
 800baa0:	ab01      	add	r3, sp, #4
 800baa2:	466a      	mov	r2, sp
 800baa4:	f7ff ffc8 	bl	800ba38 <__swhatbuf_r>
 800baa8:	9900      	ldr	r1, [sp, #0]
 800baaa:	4605      	mov	r5, r0
 800baac:	4630      	mov	r0, r6
 800baae:	f7fe fd99 	bl	800a5e4 <_malloc_r>
 800bab2:	b948      	cbnz	r0, 800bac8 <__smakebuf_r+0x44>
 800bab4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bab8:	059a      	lsls	r2, r3, #22
 800baba:	d4ef      	bmi.n	800ba9c <__smakebuf_r+0x18>
 800babc:	f023 0303 	bic.w	r3, r3, #3
 800bac0:	f043 0302 	orr.w	r3, r3, #2
 800bac4:	81a3      	strh	r3, [r4, #12]
 800bac6:	e7e3      	b.n	800ba90 <__smakebuf_r+0xc>
 800bac8:	89a3      	ldrh	r3, [r4, #12]
 800baca:	6020      	str	r0, [r4, #0]
 800bacc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bad0:	81a3      	strh	r3, [r4, #12]
 800bad2:	9b00      	ldr	r3, [sp, #0]
 800bad4:	6163      	str	r3, [r4, #20]
 800bad6:	9b01      	ldr	r3, [sp, #4]
 800bad8:	6120      	str	r0, [r4, #16]
 800bada:	b15b      	cbz	r3, 800baf4 <__smakebuf_r+0x70>
 800badc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bae0:	4630      	mov	r0, r6
 800bae2:	f000 f81d 	bl	800bb20 <_isatty_r>
 800bae6:	b128      	cbz	r0, 800baf4 <__smakebuf_r+0x70>
 800bae8:	89a3      	ldrh	r3, [r4, #12]
 800baea:	f023 0303 	bic.w	r3, r3, #3
 800baee:	f043 0301 	orr.w	r3, r3, #1
 800baf2:	81a3      	strh	r3, [r4, #12]
 800baf4:	89a3      	ldrh	r3, [r4, #12]
 800baf6:	431d      	orrs	r5, r3
 800baf8:	81a5      	strh	r5, [r4, #12]
 800bafa:	e7cf      	b.n	800ba9c <__smakebuf_r+0x18>

0800bafc <_fstat_r>:
 800bafc:	b538      	push	{r3, r4, r5, lr}
 800bafe:	4d07      	ldr	r5, [pc, #28]	; (800bb1c <_fstat_r+0x20>)
 800bb00:	2300      	movs	r3, #0
 800bb02:	4604      	mov	r4, r0
 800bb04:	4608      	mov	r0, r1
 800bb06:	4611      	mov	r1, r2
 800bb08:	602b      	str	r3, [r5, #0]
 800bb0a:	f7f6 fb18 	bl	800213e <_fstat>
 800bb0e:	1c43      	adds	r3, r0, #1
 800bb10:	d102      	bne.n	800bb18 <_fstat_r+0x1c>
 800bb12:	682b      	ldr	r3, [r5, #0]
 800bb14:	b103      	cbz	r3, 800bb18 <_fstat_r+0x1c>
 800bb16:	6023      	str	r3, [r4, #0]
 800bb18:	bd38      	pop	{r3, r4, r5, pc}
 800bb1a:	bf00      	nop
 800bb1c:	20004504 	.word	0x20004504

0800bb20 <_isatty_r>:
 800bb20:	b538      	push	{r3, r4, r5, lr}
 800bb22:	4d06      	ldr	r5, [pc, #24]	; (800bb3c <_isatty_r+0x1c>)
 800bb24:	2300      	movs	r3, #0
 800bb26:	4604      	mov	r4, r0
 800bb28:	4608      	mov	r0, r1
 800bb2a:	602b      	str	r3, [r5, #0]
 800bb2c:	f7f6 fb17 	bl	800215e <_isatty>
 800bb30:	1c43      	adds	r3, r0, #1
 800bb32:	d102      	bne.n	800bb3a <_isatty_r+0x1a>
 800bb34:	682b      	ldr	r3, [r5, #0]
 800bb36:	b103      	cbz	r3, 800bb3a <_isatty_r+0x1a>
 800bb38:	6023      	str	r3, [r4, #0]
 800bb3a:	bd38      	pop	{r3, r4, r5, pc}
 800bb3c:	20004504 	.word	0x20004504

0800bb40 <_init>:
 800bb40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb42:	bf00      	nop
 800bb44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb46:	bc08      	pop	{r3}
 800bb48:	469e      	mov	lr, r3
 800bb4a:	4770      	bx	lr

0800bb4c <_fini>:
 800bb4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb4e:	bf00      	nop
 800bb50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb52:	bc08      	pop	{r3}
 800bb54:	469e      	mov	lr, r3
 800bb56:	4770      	bx	lr
