// Seed: 1429945541
`define pp_7 0
`default_nettype wire
`define pp_8 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  output id_5;
  inout id_4;
  inout id_3;
  output id_2;
  input id_1;
  assign id_5 = id_6[1][1];
endmodule
