{
  "module_name": "clk-mt8135-apmixedsys.c",
  "hash_id": "c75fdfc54f6949ac32f380fb5c1597c0eb873a89609082ae8d9492cda16d9d3a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8135-apmixedsys.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mt8135-clk.h>\n#include <linux/clk.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-pll.h\"\n\n#define MT8135_PLL_FMAX\t\t(2000 * MHZ)\n#define CON0_MT8135_RST_BAR\tBIT(27)\n\n#define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, _pcw_shift) { \\\n\t\t.id = _id,\t\t\t\t\t\t\\\n\t\t.name = _name,\t\t\t\t\t\t\\\n\t\t.reg = _reg,\t\t\t\t\t\t\\\n\t\t.pwr_reg = _pwr_reg,\t\t\t\t\t\\\n\t\t.en_mask = _en_mask,\t\t\t\t\t\\\n\t\t.flags = _flags,\t\t\t\t\t\\\n\t\t.rst_bar_mask = CON0_MT8135_RST_BAR,\t\t\t\\\n\t\t.fmax = MT8135_PLL_FMAX,\t\t\t\t\\\n\t\t.pcwbits = _pcwbits,\t\t\t\t\t\\\n\t\t.pd_reg = _pd_reg,\t\t\t\t\t\\\n\t\t.pd_shift = _pd_shift,\t\t\t\t\t\\\n\t\t.tuner_reg = _tuner_reg,\t\t\t\t\\\n\t\t.pcw_reg = _pcw_reg,\t\t\t\t\t\\\n\t\t.pcw_shift = _pcw_shift,\t\t\t\t\\\n\t}\n\nstatic const struct mtk_pll_data plls[] = {\n\tPLL(CLK_APMIXED_ARMPLL1, \"armpll1\", 0x200, 0x218, 0x80000000, 0, 21, 0x204, 24, 0x0, 0x204, 0),\n\tPLL(CLK_APMIXED_ARMPLL2, \"armpll2\", 0x2cc, 0x2e4, 0x80000000, 0, 21, 0x2d0, 24, 0x0, 0x2d0, 0),\n\tPLL(CLK_APMIXED_MAINPLL, \"mainpll\", 0x21c, 0x234, 0xf0000000, HAVE_RST_BAR, 21, 0x21c, 6, 0x0, 0x220, 0),\n\tPLL(CLK_APMIXED_UNIVPLL, \"univpll\", 0x238, 0x250, 0xf3000000, HAVE_RST_BAR, 7, 0x238, 6, 0x0, 0x238, 9),\n\tPLL(CLK_APMIXED_MMPLL, \"mmpll\", 0x254, 0x26c, 0xf0000000, HAVE_RST_BAR, 21, 0x254, 6, 0x0, 0x258, 0),\n\tPLL(CLK_APMIXED_MSDCPLL, \"msdcpll\", 0x278, 0x290, 0x80000000, 0, 21, 0x278, 6, 0x0, 0x27c, 0),\n\tPLL(CLK_APMIXED_TVDPLL, \"tvdpll\", 0x294, 0x2ac, 0x80000000, 0, 31, 0x294, 6, 0x0, 0x298, 0),\n\tPLL(CLK_APMIXED_LVDSPLL, \"lvdspll\", 0x2b0, 0x2c8, 0x80000000, 0, 21, 0x2b0, 6, 0x0, 0x2b4, 0),\n\tPLL(CLK_APMIXED_AUDPLL, \"audpll\", 0x2e8, 0x300, 0x80000000, 0, 31, 0x2e8, 6, 0x2f8, 0x2ec, 0),\n\tPLL(CLK_APMIXED_VDECPLL, \"vdecpll\", 0x304, 0x31c, 0x80000000, 0, 21, 0x2b0, 6, 0x0, 0x308, 0),\n};\n\nstatic int clk_mt8135_apmixed_probe(struct platform_device *pdev)\n{\n\tstruct clk_hw_onecell_data *clk_data;\n\tstruct device_node *node = pdev->dev.of_node;\n\tint ret;\n\n\tclk_data = mtk_alloc_clk_data(CLK_APMIXED_NR_CLK);\n\tif (!clk_data)\n\t\treturn -ENOMEM;\n\n\tret = mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data);\n\tif (ret)\n\t\treturn ret;\n\n\tret = of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data);\n\tif (ret)\n\t\tgoto unregister_plls;\n\n\treturn 0;\n\nunregister_plls:\n\tmtk_clk_unregister_plls(plls, ARRAY_SIZE(plls), clk_data);\n\n\treturn ret;\n}\n\nstatic void clk_mt8135_apmixed_remove(struct platform_device *pdev)\n{\n\tstruct device_node *node = pdev->dev.of_node;\n\tstruct clk_hw_onecell_data *clk_data = platform_get_drvdata(pdev);\n\n\tof_clk_del_provider(node);\n\tmtk_clk_unregister_plls(plls, ARRAY_SIZE(plls), clk_data);\n\tmtk_free_clk_data(clk_data);\n}\n\nstatic const struct of_device_id of_match_clk_mt8135_apmixed[] = {\n\t{ .compatible = \"mediatek,mt8135-apmixedsys\" },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8135_apmixed);\n\nstatic struct platform_driver clk_mt8135_apmixed_drv = {\n\t.probe = clk_mt8135_apmixed_probe,\n\t.remove_new = clk_mt8135_apmixed_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8135-apmixed\",\n\t\t.of_match_table = of_match_clk_mt8135_apmixed,\n\t},\n};\nmodule_platform_driver(clk_mt8135_apmixed_drv)\n\nMODULE_DESCRIPTION(\"MediaTek MT8135 apmixedsys clocks driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}