

================================================================
== Vitis HLS Report for 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2'
================================================================
* Date:           Mon Mar 31 16:13:36 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        assigment5_2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9615|     9615|  96.150 us|  96.150 us|  9615|  9615|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1_VITIS_LOOP_19_2  |     9613|     9613|        62|         48|          1|   200|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 48, depth = 62


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 62
* Pipeline : 1
  Pipeline-0 : II = 48, D = 62, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.86>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 65 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 66 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 67 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%inB_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inB"   --->   Operation 68 'read' 'inB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%inA_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inA"   --->   Operation 69 'read' 'inA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln18_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln18"   --->   Operation 70 'read' 'sext_ln18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln18_cast = sext i62 %sext_ln18_read"   --->   Operation 71 'sext' 'sext_ln18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 1024, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.84ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 74 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %i_V"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 75 [1/1] (0.84ns)   --->   "%store_ln0 = store i4 0, i4 %j_V"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%i_V_1 = load i5 %i_V"   --->   Operation 77 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten"   --->   Operation 78 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln18_cast" [arr_mult_2d.cpp:18]   --->   Operation 79 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %i_V_1, i7 0" [arr_mult_2d.cpp:19]   --->   Operation 80 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i12 %shl_ln" [arr_mult_2d.cpp:19]   --->   Operation 81 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln19_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_V_1, i5 0" [arr_mult_2d.cpp:19]   --->   Operation 82 'bitconcatenate' 'shl_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i10 %shl_ln19_1" [arr_mult_2d.cpp:19]   --->   Operation 83 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.33ns)   --->   "%sub_ln19 = sub i13 %zext_ln19, i13 %zext_ln19_1" [arr_mult_2d.cpp:19]   --->   Operation 84 'sub' 'sub_ln19' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i13 %sub_ln19" [arr_mult_2d.cpp:19]   --->   Operation 85 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.81ns)   --->   "%add_ln19 = add i64 %sext_ln19, i64 %inA_read" [arr_mult_2d.cpp:19]   --->   Operation 86 'add' 'add_ln19' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19, i32 2, i32 63" [arr_mult_2d.cpp:20]   --->   Operation 87 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.86ns)   --->   "%icmp_ln1057 = icmp_eq  i8 %indvar_flatten_load, i8 200"   --->   Operation 89 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (1.35ns)   --->   "%add_ln1057_23 = add i8 %indvar_flatten_load, i8 1"   --->   Operation 90 'add' 'add_ln1057_23' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %icmp_ln1057, void %.split4, void %.exitStub"   --->   Operation 91 'br' 'br_ln1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%j_V_load = load i4 %j_V"   --->   Operation 92 'load' 'j_V_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.87ns)   --->   "%icmp_ln1057_1 = icmp_eq  i4 %j_V_load, i4 10"   --->   Operation 93 'icmp' 'icmp_ln1057_1' <Predicate = (!icmp_ln1057)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.58ns)   --->   "%select_ln1057 = select i1 %icmp_ln1057_1, i4 0, i4 %j_V_load"   --->   Operation 94 'select' 'select_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (1.09ns)   --->   "%add_ln870 = add i5 %i_V_1, i5 1"   --->   Operation 95 'add' 'add_ln870' <Predicate = (!icmp_ln1057)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln19_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %add_ln870, i7 0" [arr_mult_2d.cpp:19]   --->   Operation 96 'bitconcatenate' 'shl_ln19_mid1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i12 %shl_ln19_mid1" [arr_mult_2d.cpp:19]   --->   Operation 97 'zext' 'zext_ln19_2' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln19_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln870, i5 0" [arr_mult_2d.cpp:19]   --->   Operation 98 'bitconcatenate' 'shl_ln19_1_mid1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i10 %shl_ln19_1_mid1" [arr_mult_2d.cpp:19]   --->   Operation 99 'zext' 'zext_ln19_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.33ns)   --->   "%sub_ln19_1 = sub i13 %zext_ln19_2, i13 %zext_ln19_3" [arr_mult_2d.cpp:19]   --->   Operation 100 'sub' 'sub_ln19_1' <Predicate = (!icmp_ln1057)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i13 %sub_ln19_1" [arr_mult_2d.cpp:19]   --->   Operation 101 'sext' 'sext_ln19_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.81ns)   --->   "%add_ln19_1 = add i64 %sext_ln19_1, i64 %inA_read" [arr_mult_2d.cpp:19]   --->   Operation 102 'add' 'add_ln19_1' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln20_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_1, i32 2, i32 63" [arr_mult_2d.cpp:20]   --->   Operation 103 'partselect' 'trunc_ln20_mid1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.62ns)   --->   "%select_ln1057_1 = select i1 %icmp_ln1057_1, i62 %trunc_ln20_mid1, i62 %trunc_ln1"   --->   Operation 104 'select' 'select_ln1057_1' <Predicate = (!icmp_ln1057)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.62ns)   --->   "%select_ln1057_2 = select i1 %icmp_ln1057_1, i5 %add_ln870, i5 %i_V_1"   --->   Operation 105 'select' 'select_ln1057_2' <Predicate = (!icmp_ln1057)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (1.01ns)   --->   "%add_ln870_1 = add i4 %select_ln1057, i4 1"   --->   Operation 106 'add' 'add_ln870_1' <Predicate = (!icmp_ln1057)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.84ns)   --->   "%store_ln1057 = store i8 %add_ln1057_23, i8 %indvar_flatten"   --->   Operation 107 'store' 'store_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.84>
ST_1 : Operation 108 [1/1] (0.84ns)   --->   "%store_ln1057 = store i5 %select_ln1057_2, i5 %i_V"   --->   Operation 108 'store' 'store_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.84>
ST_1 : Operation 109 [1/1] (0.84ns)   --->   "%store_ln870 = store i4 %add_ln870_1, i4 %j_V"   --->   Operation 109 'store' 'store_ln870' <Predicate = (!icmp_ln1057)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1057 = sext i62 %select_ln1057_1"   --->   Operation 110 'sext' 'sext_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln1057, i2 0"   --->   Operation 111 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i6 %shl_ln1"   --->   Operation 112 'zext' 'zext_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln1057"   --->   Operation 113 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 114 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 114 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 115 [1/1] (1.81ns)   --->   "%add_ln225 = add i64 %zext_ln225, i64 %inB_read"   --->   Operation 115 'add' 'add_ln225' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225, i32 2, i32 63"   --->   Operation 116 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln225 = sext i62 %trunc_ln3"   --->   Operation 117 'sext' 'sext_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln225"   --->   Operation 118 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1057_1 = sext i62 %select_ln1057_1"   --->   Operation 119 'sext' 'sext_ln1057_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.78ns)   --->   "%add_ln1057 = add i63 %sext_ln1057_1, i63 1"   --->   Operation 120 'add' 'add_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1057_2 = sext i63 %add_ln1057"   --->   Operation 121 'sext' 'sext_ln1057_2' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 122 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 122 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 123 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 123 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln1057_2"   --->   Operation 124 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 125 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 125 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 126 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 126 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 127 [7/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 127 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 128 [1/1] (1.81ns)   --->   "%add_ln225_1 = add i64 %add_ln225, i64 40"   --->   Operation 128 'add' 'add_ln225_1' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln225_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_1, i32 2, i32 63"   --->   Operation 129 'partselect' 'trunc_ln225_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln225_1 = sext i62 %trunc_ln225_1"   --->   Operation 130 'sext' 'sext_ln225_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln225_1"   --->   Operation 131 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 132 [1/1] (1.78ns)   --->   "%add_ln1057_1 = add i63 %sext_ln1057_1, i63 2"   --->   Operation 132 'add' 'add_ln1057_1' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1057_3 = sext i63 %add_ln1057_1"   --->   Operation 133 'sext' 'sext_ln1057_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_5 : Operation 134 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 134 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 135 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 135 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 136 [6/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 136 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 137 [7/7] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 137 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln1057_3"   --->   Operation 138 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 139 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 139 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 140 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 140 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 141 [5/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 141 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 142 [6/7] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 142 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 143 [7/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 143 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 144 [1/1] (1.81ns)   --->   "%add_ln225_2 = add i64 %add_ln225, i64 80"   --->   Operation 144 'add' 'add_ln225_2' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln225_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_2, i32 2, i32 63"   --->   Operation 145 'partselect' 'trunc_ln225_2' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln225_2 = sext i62 %trunc_ln225_2"   --->   Operation 146 'sext' 'sext_ln225_2' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln225_2"   --->   Operation 147 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 148 [1/1] (1.78ns)   --->   "%add_ln1057_2 = add i63 %sext_ln1057_1, i63 3"   --->   Operation 148 'add' 'add_ln1057_2' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1057_4 = sext i63 %add_ln1057_2"   --->   Operation 149 'sext' 'sext_ln1057_4' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_7 : Operation 150 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 150 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 151 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 151 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 152 [4/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 152 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 153 [5/7] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 153 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 154 [6/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 154 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 155 [7/7] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 155 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln1057_4"   --->   Operation 156 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 157 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 157 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 158 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 158 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 159 [3/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 159 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 160 [4/7] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 160 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 161 [5/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 161 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 162 [6/7] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 162 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 163 [7/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 163 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 164 [1/1] (1.81ns)   --->   "%add_ln225_3 = add i64 %add_ln225, i64 120"   --->   Operation 164 'add' 'add_ln225_3' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln225_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_3, i32 2, i32 63"   --->   Operation 165 'partselect' 'trunc_ln225_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln225_3 = sext i62 %trunc_ln225_3"   --->   Operation 166 'sext' 'sext_ln225_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln225_3"   --->   Operation 167 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 168 [1/1] (1.78ns)   --->   "%add_ln1057_3 = add i63 %sext_ln1057_1, i63 4"   --->   Operation 168 'add' 'add_ln1057_3' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1057_5 = sext i63 %add_ln1057_3"   --->   Operation 169 'sext' 'sext_ln1057_5' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1"   --->   Operation 170 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln870 = trunc i32 %gmem_addr_1_read"   --->   Operation 171 'trunc' 'trunc_ln870' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_9 : Operation 172 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 172 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 173 [2/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 173 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 174 [3/7] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 174 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 175 [4/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 175 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 176 [5/7] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 176 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 177 [6/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 177 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 178 [7/7] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 178 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln1057_5"   --->   Operation 179 'getelementptr' 'gmem_addr_9' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 180 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2"   --->   Operation 180 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln870_1 = trunc i32 %gmem_addr_2_read"   --->   Operation 181 'trunc' 'trunc_ln870_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_10 : Operation 182 [1/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 182 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 183 [2/7] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 183 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 184 [3/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 184 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 185 [4/7] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 185 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 186 [5/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 186 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 187 [6/7] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 187 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 188 [7/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 188 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 189 [1/1] (1.81ns)   --->   "%add_ln225_4 = add i64 %add_ln225, i64 160"   --->   Operation 189 'add' 'add_ln225_4' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln225_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_4, i32 2, i32 63"   --->   Operation 190 'partselect' 'trunc_ln225_4' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln225_4 = sext i62 %trunc_ln225_4"   --->   Operation 191 'sext' 'sext_ln225_4' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln225_4"   --->   Operation 192 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 193 [1/1] (1.78ns)   --->   "%add_ln1057_4 = add i63 %sext_ln1057_1, i63 5"   --->   Operation 193 'add' 'add_ln1057_4' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1057_6 = sext i63 %add_ln1057_4"   --->   Operation 194 'sext' 'sext_ln1057_6' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (2.91ns)   --->   "%mul_ln870 = mul i10 %trunc_ln870_1, i10 %trunc_ln870"   --->   Operation 195 'mul' 'mul_ln870' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3"   --->   Operation 196 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln870_2 = trunc i32 %gmem_addr_3_read"   --->   Operation 197 'trunc' 'trunc_ln870_2' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_11 : Operation 198 [1/7] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 198 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 199 [2/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 199 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 200 [3/7] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 200 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 201 [4/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 201 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 202 [5/7] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 202 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 203 [6/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 203 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 204 [7/7] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 204 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln1057_6"   --->   Operation 205 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 206 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4"   --->   Operation 206 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln870_3 = trunc i32 %gmem_addr_4_read"   --->   Operation 207 'trunc' 'trunc_ln870_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_12 : Operation 208 [1/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 208 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 209 [2/7] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 209 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 210 [3/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 210 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 211 [4/7] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 211 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 212 [5/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 212 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 213 [6/7] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 213 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 214 [7/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 214 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 215 [1/1] (1.81ns)   --->   "%add_ln225_5 = add i64 %add_ln225, i64 200"   --->   Operation 215 'add' 'add_ln225_5' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln225_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_5, i32 2, i32 63"   --->   Operation 216 'partselect' 'trunc_ln225_5' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln225_5 = sext i62 %trunc_ln225_5"   --->   Operation 217 'sext' 'sext_ln225_5' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln225_5"   --->   Operation 218 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 219 [1/1] (1.78ns)   --->   "%add_ln1057_5 = add i63 %sext_ln1057_1, i63 6"   --->   Operation 219 'add' 'add_ln1057_5' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1057_7 = sext i63 %add_ln1057_5"   --->   Operation 220 'sext' 'sext_ln1057_7' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5"   --->   Operation 221 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln870_4 = trunc i32 %gmem_addr_5_read"   --->   Operation 222 'trunc' 'trunc_ln870_4' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_13 : Operation 223 [1/7] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 223 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 224 [2/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 224 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 225 [3/7] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 225 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 226 [4/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 226 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 227 [5/7] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 227 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 228 [6/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 228 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 229 [7/7] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 229 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln1057_7"   --->   Operation 230 'getelementptr' 'gmem_addr_13' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 231 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6"   --->   Operation 231 'read' 'gmem_addr_6_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln870_5 = trunc i32 %gmem_addr_6_read"   --->   Operation 232 'trunc' 'trunc_ln870_5' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_14 : Operation 233 [1/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 233 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 234 [2/7] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 234 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 235 [3/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 235 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 236 [4/7] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 236 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 237 [5/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 237 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 238 [6/7] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 238 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 239 [7/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 239 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 240 [1/1] (1.81ns)   --->   "%add_ln225_6 = add i64 %add_ln225, i64 240"   --->   Operation 240 'add' 'add_ln225_6' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln225_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_6, i32 2, i32 63"   --->   Operation 241 'partselect' 'trunc_ln225_6' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln225_6 = sext i62 %trunc_ln225_6"   --->   Operation 242 'sext' 'sext_ln225_6' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln225_6"   --->   Operation 243 'getelementptr' 'gmem_addr_14' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_14 : Operation 814 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 814 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 244 [1/1] (1.78ns)   --->   "%add_ln1057_6 = add i63 %sext_ln1057_1, i63 7"   --->   Operation 244 'add' 'add_ln1057_6' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1057_8 = sext i63 %add_ln1057_6"   --->   Operation 245 'sext' 'sext_ln1057_8' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_15 : Operation 246 [3/3] (0.92ns) (grouped into DSP with root node add_ln870_2)   --->   "%mul_ln870_2 = mul i10 %trunc_ln870_5, i10 %trunc_ln870_4"   --->   Operation 246 'mul' 'mul_ln870_2' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 247 [1/1] (7.30ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7"   --->   Operation 247 'read' 'gmem_addr_7_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln870_6 = trunc i32 %gmem_addr_7_read"   --->   Operation 248 'trunc' 'trunc_ln870_6' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_15 : Operation 249 [1/7] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 249 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 250 [2/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 250 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 251 [3/7] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 251 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 252 [4/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 252 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 253 [5/7] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 253 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 254 [6/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 254 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 255 [7/7] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 255 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln1057_8"   --->   Operation 256 'getelementptr' 'gmem_addr_15' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 257 [3/3] (0.92ns) (grouped into DSP with root node add_ln870_3)   --->   "%mul_ln870_1 = mul i10 %trunc_ln870_3, i10 %trunc_ln870_2"   --->   Operation 257 'mul' 'mul_ln870_1' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 258 [2/3] (0.92ns) (grouped into DSP with root node add_ln870_2)   --->   "%mul_ln870_2 = mul i10 %trunc_ln870_5, i10 %trunc_ln870_4"   --->   Operation 258 'mul' 'mul_ln870_2' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 259 [1/1] (7.30ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8"   --->   Operation 259 'read' 'gmem_addr_8_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln870_7 = trunc i32 %gmem_addr_8_read"   --->   Operation 260 'trunc' 'trunc_ln870_7' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_16 : Operation 261 [1/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 261 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 262 [2/7] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 262 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 263 [3/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 263 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 264 [4/7] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 264 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 265 [5/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 265 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 266 [6/7] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 266 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 267 [7/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 267 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 268 [1/1] (1.81ns)   --->   "%add_ln225_7 = add i64 %add_ln225, i64 280"   --->   Operation 268 'add' 'add_ln225_7' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln225_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_7, i32 2, i32 63"   --->   Operation 269 'partselect' 'trunc_ln225_7' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln225_7 = sext i62 %trunc_ln225_7"   --->   Operation 270 'sext' 'sext_ln225_7' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_16 : Operation 271 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln225_7"   --->   Operation 271 'getelementptr' 'gmem_addr_16' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 272 [1/1] (1.78ns)   --->   "%add_ln1057_7 = add i63 %sext_ln1057_1, i63 8"   --->   Operation 272 'add' 'add_ln1057_7' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1057_9 = sext i63 %add_ln1057_7"   --->   Operation 273 'sext' 'sext_ln1057_9' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_17 : Operation 274 [2/3] (0.92ns) (grouped into DSP with root node add_ln870_3)   --->   "%mul_ln870_1 = mul i10 %trunc_ln870_3, i10 %trunc_ln870_2"   --->   Operation 274 'mul' 'mul_ln870_1' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 275 [1/3] (0.00ns) (grouped into DSP with root node add_ln870_2)   --->   "%mul_ln870_2 = mul i10 %trunc_ln870_5, i10 %trunc_ln870_4"   --->   Operation 275 'mul' 'mul_ln870_2' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 276 [1/1] (7.30ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9"   --->   Operation 276 'read' 'gmem_addr_9_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln870_8 = trunc i32 %gmem_addr_9_read"   --->   Operation 277 'trunc' 'trunc_ln870_8' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_17 : Operation 278 [1/7] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 278 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 279 [2/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 279 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 280 [3/7] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 280 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 281 [4/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 281 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 282 [5/7] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 282 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 283 [6/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 283 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 284 [7/7] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 284 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln1057_9"   --->   Operation 285 'getelementptr' 'gmem_addr_17' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_17 : Operation 286 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_2 = add i10 %mul_ln870, i10 %mul_ln870_2"   --->   Operation 286 'add' 'add_ln870_2' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 287 [1/3] (0.00ns) (grouped into DSP with root node add_ln870_3)   --->   "%mul_ln870_1 = mul i10 %trunc_ln870_3, i10 %trunc_ln870_2"   --->   Operation 287 'mul' 'mul_ln870_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 288 [1/1] (7.30ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10"   --->   Operation 288 'read' 'gmem_addr_10_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln870_9 = trunc i32 %gmem_addr_10_read"   --->   Operation 289 'trunc' 'trunc_ln870_9' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_18 : Operation 290 [1/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 290 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 291 [2/7] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 291 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 292 [3/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 292 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 293 [4/7] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 293 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 294 [5/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 294 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 295 [6/7] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 295 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 296 [7/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 296 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 297 [1/1] (1.81ns)   --->   "%add_ln225_8 = add i64 %add_ln225, i64 320"   --->   Operation 297 'add' 'add_ln225_8' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln225_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_8, i32 2, i32 63"   --->   Operation 298 'partselect' 'trunc_ln225_8' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln225_8 = sext i62 %trunc_ln225_8"   --->   Operation 299 'sext' 'sext_ln225_8' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_18 : Operation 300 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln225_8"   --->   Operation 300 'getelementptr' 'gmem_addr_18' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_18 : Operation 301 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_2 = add i10 %mul_ln870, i10 %mul_ln870_2"   --->   Operation 301 'add' 'add_ln870_2' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 302 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_3 = add i10 %add_ln870_2, i10 %mul_ln870_1"   --->   Operation 302 'add' 'add_ln870_3' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 303 [1/1] (1.78ns)   --->   "%add_ln1057_8 = add i63 %sext_ln1057_1, i63 9"   --->   Operation 303 'add' 'add_ln1057_8' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1057_10 = sext i63 %add_ln1057_8"   --->   Operation 304 'sext' 'sext_ln1057_10' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (2.91ns)   --->   "%mul_ln870_4 = mul i10 %trunc_ln870_9, i10 %trunc_ln870_8"   --->   Operation 305 'mul' 'mul_ln870_4' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 306 [1/1] (7.30ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11"   --->   Operation 306 'read' 'gmem_addr_11_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln870_10 = trunc i32 %gmem_addr_11_read"   --->   Operation 307 'trunc' 'trunc_ln870_10' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_19 : Operation 308 [1/7] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 308 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 309 [2/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 309 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 310 [3/7] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 310 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 311 [4/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 311 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 312 [5/7] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 312 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 313 [6/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 313 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 314 [7/7] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1"   --->   Operation 314 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln1057_10"   --->   Operation 315 'getelementptr' 'gmem_addr_19' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_19 : Operation 316 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_3 = add i10 %add_ln870_2, i10 %mul_ln870_1"   --->   Operation 316 'add' 'add_ln870_3' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 317 [1/1] (7.30ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12"   --->   Operation 317 'read' 'gmem_addr_12_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln870_11 = trunc i32 %gmem_addr_12_read"   --->   Operation 318 'trunc' 'trunc_ln870_11' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_20 : Operation 319 [1/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 319 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 320 [2/7] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 320 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 321 [3/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 321 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 322 [4/7] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 322 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 323 [5/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 323 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 324 [6/7] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1"   --->   Operation 324 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 325 [7/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1"   --->   Operation 325 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 326 [1/1] (1.81ns)   --->   "%add_ln225_9 = add i64 %add_ln225, i64 360"   --->   Operation 326 'add' 'add_ln225_9' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln225_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_9, i32 2, i32 63"   --->   Operation 327 'partselect' 'trunc_ln225_9' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_20 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln225_9 = sext i62 %trunc_ln225_9"   --->   Operation 328 'sext' 'sext_ln225_9' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_20 : Operation 329 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i32 %gmem, i64 %sext_ln225_9"   --->   Operation 329 'getelementptr' 'gmem_addr_20' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 330 [1/1] (1.78ns)   --->   "%add_ln1057_9 = add i63 %sext_ln1057_1, i63 10"   --->   Operation 330 'add' 'add_ln1057_9' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1057_11 = sext i63 %add_ln1057_9"   --->   Operation 331 'sext' 'sext_ln1057_11' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_21 : Operation 332 [3/3] (0.92ns) (grouped into DSP with root node add_ln870_4)   --->   "%mul_ln870_5 = mul i10 %trunc_ln870_11, i10 %trunc_ln870_10"   --->   Operation 332 'mul' 'mul_ln870_5' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 333 [1/1] (7.30ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13"   --->   Operation 333 'read' 'gmem_addr_13_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln870_12 = trunc i32 %gmem_addr_13_read"   --->   Operation 334 'trunc' 'trunc_ln870_12' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_21 : Operation 335 [1/7] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 335 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 336 [2/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 336 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 337 [3/7] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 337 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 338 [4/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 338 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 339 [5/7] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1"   --->   Operation 339 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 340 [6/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1"   --->   Operation 340 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 341 [7/7] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1"   --->   Operation 341 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 342 [1/1] (0.00ns)   --->   "%gmem_addr_21 = getelementptr i32 %gmem, i64 %sext_ln1057_11"   --->   Operation 342 'getelementptr' 'gmem_addr_21' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 343 [3/3] (0.92ns) (grouped into DSP with root node add_ln870_5)   --->   "%mul_ln870_3 = mul i10 %trunc_ln870_7, i10 %trunc_ln870_6"   --->   Operation 343 'mul' 'mul_ln870_3' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 344 [2/3] (0.92ns) (grouped into DSP with root node add_ln870_4)   --->   "%mul_ln870_5 = mul i10 %trunc_ln870_11, i10 %trunc_ln870_10"   --->   Operation 344 'mul' 'mul_ln870_5' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 345 [1/1] (7.30ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14"   --->   Operation 345 'read' 'gmem_addr_14_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln870_13 = trunc i32 %gmem_addr_14_read"   --->   Operation 346 'trunc' 'trunc_ln870_13' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_22 : Operation 347 [1/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 347 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 348 [2/7] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 348 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 349 [3/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 349 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 350 [4/7] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1"   --->   Operation 350 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 351 [5/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1"   --->   Operation 351 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 352 [6/7] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1"   --->   Operation 352 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 353 [7/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1"   --->   Operation 353 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 354 [1/1] (1.81ns)   --->   "%add_ln225_10 = add i64 %add_ln225, i64 400"   --->   Operation 354 'add' 'add_ln225_10' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln225_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_10, i32 2, i32 63"   --->   Operation 355 'partselect' 'trunc_ln225_s' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_22 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln225_10 = sext i62 %trunc_ln225_s"   --->   Operation 356 'sext' 'sext_ln225_10' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_22 : Operation 357 [1/1] (0.00ns)   --->   "%gmem_addr_22 = getelementptr i32 %gmem, i64 %sext_ln225_10"   --->   Operation 357 'getelementptr' 'gmem_addr_22' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 358 [1/1] (1.78ns)   --->   "%add_ln1057_10 = add i63 %sext_ln1057_1, i63 11"   --->   Operation 358 'add' 'add_ln1057_10' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1057_12 = sext i63 %add_ln1057_10"   --->   Operation 359 'sext' 'sext_ln1057_12' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_23 : Operation 360 [2/3] (0.92ns) (grouped into DSP with root node add_ln870_5)   --->   "%mul_ln870_3 = mul i10 %trunc_ln870_7, i10 %trunc_ln870_6"   --->   Operation 360 'mul' 'mul_ln870_3' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 361 [1/3] (0.00ns) (grouped into DSP with root node add_ln870_4)   --->   "%mul_ln870_5 = mul i10 %trunc_ln870_11, i10 %trunc_ln870_10"   --->   Operation 361 'mul' 'mul_ln870_5' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 362 [1/1] (7.30ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15"   --->   Operation 362 'read' 'gmem_addr_15_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln870_14 = trunc i32 %gmem_addr_15_read"   --->   Operation 363 'trunc' 'trunc_ln870_14' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_23 : Operation 364 [1/7] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 364 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 365 [2/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 365 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 366 [3/7] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1"   --->   Operation 366 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 367 [4/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1"   --->   Operation 367 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 368 [5/7] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1"   --->   Operation 368 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 369 [6/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1"   --->   Operation 369 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 370 [7/7] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1"   --->   Operation 370 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 371 [1/1] (0.00ns)   --->   "%gmem_addr_23 = getelementptr i32 %gmem, i64 %sext_ln1057_12"   --->   Operation 371 'getelementptr' 'gmem_addr_23' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_23 : Operation 372 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_4 = add i10 %mul_ln870_4, i10 %mul_ln870_5"   --->   Operation 372 'add' 'add_ln870_4' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 373 [1/3] (0.00ns) (grouped into DSP with root node add_ln870_5)   --->   "%mul_ln870_3 = mul i10 %trunc_ln870_7, i10 %trunc_ln870_6"   --->   Operation 373 'mul' 'mul_ln870_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 374 [1/1] (7.30ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16"   --->   Operation 374 'read' 'gmem_addr_16_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln870_15 = trunc i32 %gmem_addr_16_read"   --->   Operation 375 'trunc' 'trunc_ln870_15' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_24 : Operation 376 [1/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 376 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 377 [2/7] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1"   --->   Operation 377 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 378 [3/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1"   --->   Operation 378 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 379 [4/7] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1"   --->   Operation 379 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 380 [5/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1"   --->   Operation 380 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 381 [6/7] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1"   --->   Operation 381 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 382 [7/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1"   --->   Operation 382 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 383 [1/1] (1.81ns)   --->   "%add_ln225_11 = add i64 %add_ln225, i64 440"   --->   Operation 383 'add' 'add_ln225_11' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln225_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_11, i32 2, i32 63"   --->   Operation 384 'partselect' 'trunc_ln225_10' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_24 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln225_11 = sext i62 %trunc_ln225_10"   --->   Operation 385 'sext' 'sext_ln225_11' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_24 : Operation 386 [1/1] (0.00ns)   --->   "%gmem_addr_24 = getelementptr i32 %gmem, i64 %sext_ln225_11"   --->   Operation 386 'getelementptr' 'gmem_addr_24' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_24 : Operation 387 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_4 = add i10 %mul_ln870_4, i10 %mul_ln870_5"   --->   Operation 387 'add' 'add_ln870_4' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 388 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_5 = add i10 %add_ln870_4, i10 %mul_ln870_3"   --->   Operation 388 'add' 'add_ln870_5' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 389 [1/1] (1.78ns)   --->   "%add_ln1057_11 = add i63 %sext_ln1057_1, i63 12"   --->   Operation 389 'add' 'add_ln1057_11' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln1057_13 = sext i63 %add_ln1057_11"   --->   Operation 390 'sext' 'sext_ln1057_13' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_25 : Operation 391 [1/1] (2.91ns)   --->   "%mul_ln870_7 = mul i10 %trunc_ln870_15, i10 %trunc_ln870_14"   --->   Operation 391 'mul' 'mul_ln870_7' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 392 [1/1] (7.30ns)   --->   "%gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17"   --->   Operation 392 'read' 'gmem_addr_17_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln870_16 = trunc i32 %gmem_addr_17_read"   --->   Operation 393 'trunc' 'trunc_ln870_16' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_25 : Operation 394 [1/7] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1"   --->   Operation 394 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 395 [2/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1"   --->   Operation 395 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 396 [3/7] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1"   --->   Operation 396 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 397 [4/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1"   --->   Operation 397 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 398 [5/7] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1"   --->   Operation 398 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 399 [6/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1"   --->   Operation 399 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 400 [7/7] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1"   --->   Operation 400 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 401 [1/1] (0.00ns)   --->   "%gmem_addr_25 = getelementptr i32 %gmem, i64 %sext_ln1057_13"   --->   Operation 401 'getelementptr' 'gmem_addr_25' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_25 : Operation 402 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_5 = add i10 %add_ln870_4, i10 %mul_ln870_3"   --->   Operation 402 'add' 'add_ln870_5' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 403 [1/1] (1.34ns)   --->   "%add_ln870_6 = add i10 %add_ln870_5, i10 %add_ln870_3"   --->   Operation 403 'add' 'add_ln870_6' <Predicate = (!icmp_ln1057)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 404 [1/1] (7.30ns)   --->   "%gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_18"   --->   Operation 404 'read' 'gmem_addr_18_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln870_17 = trunc i32 %gmem_addr_18_read"   --->   Operation 405 'trunc' 'trunc_ln870_17' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_26 : Operation 406 [1/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1"   --->   Operation 406 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 407 [2/7] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1"   --->   Operation 407 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 408 [3/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1"   --->   Operation 408 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 409 [4/7] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1"   --->   Operation 409 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 410 [5/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1"   --->   Operation 410 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 411 [6/7] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1"   --->   Operation 411 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 412 [7/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1"   --->   Operation 412 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 413 [1/1] (1.81ns)   --->   "%add_ln225_12 = add i64 %add_ln225, i64 480"   --->   Operation 413 'add' 'add_ln225_12' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln225_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_12, i32 2, i32 63"   --->   Operation 414 'partselect' 'trunc_ln225_11' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_26 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln225_12 = sext i62 %trunc_ln225_11"   --->   Operation 415 'sext' 'sext_ln225_12' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_26 : Operation 416 [1/1] (0.00ns)   --->   "%gmem_addr_26 = getelementptr i32 %gmem, i64 %sext_ln225_12"   --->   Operation 416 'getelementptr' 'gmem_addr_26' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 417 [1/1] (1.78ns)   --->   "%add_ln1057_12 = add i63 %sext_ln1057_1, i63 13"   --->   Operation 417 'add' 'add_ln1057_12' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln1057_14 = sext i63 %add_ln1057_12"   --->   Operation 418 'sext' 'sext_ln1057_14' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_27 : Operation 419 [3/3] (0.92ns) (grouped into DSP with root node add_ln870_7)   --->   "%mul_ln870_8 = mul i10 %trunc_ln870_17, i10 %trunc_ln870_16"   --->   Operation 419 'mul' 'mul_ln870_8' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 420 [1/1] (7.30ns)   --->   "%gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_19"   --->   Operation 420 'read' 'gmem_addr_19_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln870_18 = trunc i32 %gmem_addr_19_read"   --->   Operation 421 'trunc' 'trunc_ln870_18' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_27 : Operation 422 [1/7] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1"   --->   Operation 422 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 423 [2/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1"   --->   Operation 423 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 424 [3/7] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1"   --->   Operation 424 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 425 [4/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1"   --->   Operation 425 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 426 [5/7] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1"   --->   Operation 426 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 427 [6/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1"   --->   Operation 427 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 428 [7/7] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1"   --->   Operation 428 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 429 [1/1] (0.00ns)   --->   "%gmem_addr_27 = getelementptr i32 %gmem, i64 %sext_ln1057_14"   --->   Operation 429 'getelementptr' 'gmem_addr_27' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 430 [3/3] (0.92ns) (grouped into DSP with root node add_ln870_8)   --->   "%mul_ln870_6 = mul i10 %trunc_ln870_13, i10 %trunc_ln870_12"   --->   Operation 430 'mul' 'mul_ln870_6' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 431 [2/3] (0.92ns) (grouped into DSP with root node add_ln870_7)   --->   "%mul_ln870_8 = mul i10 %trunc_ln870_17, i10 %trunc_ln870_16"   --->   Operation 431 'mul' 'mul_ln870_8' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 432 [1/1] (7.30ns)   --->   "%gmem_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_20"   --->   Operation 432 'read' 'gmem_addr_20_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln870_19 = trunc i32 %gmem_addr_20_read"   --->   Operation 433 'trunc' 'trunc_ln870_19' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_28 : Operation 434 [1/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1"   --->   Operation 434 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 435 [2/7] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1"   --->   Operation 435 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 436 [3/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1"   --->   Operation 436 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 437 [4/7] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1"   --->   Operation 437 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 438 [5/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1"   --->   Operation 438 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 439 [6/7] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1"   --->   Operation 439 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 440 [7/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1"   --->   Operation 440 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 441 [1/1] (1.81ns)   --->   "%add_ln225_13 = add i64 %add_ln225, i64 520"   --->   Operation 441 'add' 'add_ln225_13' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln225_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_13, i32 2, i32 63"   --->   Operation 442 'partselect' 'trunc_ln225_12' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_28 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln225_13 = sext i62 %trunc_ln225_12"   --->   Operation 443 'sext' 'sext_ln225_13' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_28 : Operation 444 [1/1] (0.00ns)   --->   "%gmem_addr_28 = getelementptr i32 %gmem, i64 %sext_ln225_13"   --->   Operation 444 'getelementptr' 'gmem_addr_28' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 445 [1/1] (1.78ns)   --->   "%add_ln1057_13 = add i63 %sext_ln1057_1, i63 14"   --->   Operation 445 'add' 'add_ln1057_13' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln1057_15 = sext i63 %add_ln1057_13"   --->   Operation 446 'sext' 'sext_ln1057_15' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_29 : Operation 447 [2/3] (0.92ns) (grouped into DSP with root node add_ln870_8)   --->   "%mul_ln870_6 = mul i10 %trunc_ln870_13, i10 %trunc_ln870_12"   --->   Operation 447 'mul' 'mul_ln870_6' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 448 [1/3] (0.00ns) (grouped into DSP with root node add_ln870_7)   --->   "%mul_ln870_8 = mul i10 %trunc_ln870_17, i10 %trunc_ln870_16"   --->   Operation 448 'mul' 'mul_ln870_8' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 449 [1/1] (7.30ns)   --->   "%gmem_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_21"   --->   Operation 449 'read' 'gmem_addr_21_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln870_20 = trunc i32 %gmem_addr_21_read"   --->   Operation 450 'trunc' 'trunc_ln870_20' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_29 : Operation 451 [1/7] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1"   --->   Operation 451 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 452 [2/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1"   --->   Operation 452 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 453 [3/7] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1"   --->   Operation 453 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 454 [4/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1"   --->   Operation 454 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 455 [5/7] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1"   --->   Operation 455 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 456 [6/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1"   --->   Operation 456 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 457 [7/7] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1"   --->   Operation 457 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 458 [1/1] (0.00ns)   --->   "%gmem_addr_29 = getelementptr i32 %gmem, i64 %sext_ln1057_15"   --->   Operation 458 'getelementptr' 'gmem_addr_29' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_29 : Operation 459 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_7 = add i10 %mul_ln870_7, i10 %mul_ln870_8"   --->   Operation 459 'add' 'add_ln870_7' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 460 [1/3] (0.00ns) (grouped into DSP with root node add_ln870_8)   --->   "%mul_ln870_6 = mul i10 %trunc_ln870_13, i10 %trunc_ln870_12"   --->   Operation 460 'mul' 'mul_ln870_6' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 461 [1/1] (7.30ns)   --->   "%gmem_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_22"   --->   Operation 461 'read' 'gmem_addr_22_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln870_21 = trunc i32 %gmem_addr_22_read"   --->   Operation 462 'trunc' 'trunc_ln870_21' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_30 : Operation 463 [1/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1"   --->   Operation 463 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 464 [2/7] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1"   --->   Operation 464 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 465 [3/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1"   --->   Operation 465 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 466 [4/7] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1"   --->   Operation 466 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 467 [5/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1"   --->   Operation 467 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 468 [6/7] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1"   --->   Operation 468 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 469 [7/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1"   --->   Operation 469 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 470 [1/1] (1.81ns)   --->   "%add_ln225_14 = add i64 %add_ln225, i64 560"   --->   Operation 470 'add' 'add_ln225_14' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln225_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_14, i32 2, i32 63"   --->   Operation 471 'partselect' 'trunc_ln225_13' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_30 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln225_14 = sext i62 %trunc_ln225_13"   --->   Operation 472 'sext' 'sext_ln225_14' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_30 : Operation 473 [1/1] (0.00ns)   --->   "%gmem_addr_30 = getelementptr i32 %gmem, i64 %sext_ln225_14"   --->   Operation 473 'getelementptr' 'gmem_addr_30' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_30 : Operation 474 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_7 = add i10 %mul_ln870_7, i10 %mul_ln870_8"   --->   Operation 474 'add' 'add_ln870_7' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 475 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_8 = add i10 %add_ln870_7, i10 %mul_ln870_6"   --->   Operation 475 'add' 'add_ln870_8' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 476 [1/1] (1.78ns)   --->   "%add_ln1057_14 = add i63 %sext_ln1057_1, i63 15"   --->   Operation 476 'add' 'add_ln1057_14' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln1057_16 = sext i63 %add_ln1057_14"   --->   Operation 477 'sext' 'sext_ln1057_16' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_31 : Operation 478 [1/1] (2.91ns)   --->   "%mul_ln870_10 = mul i10 %trunc_ln870_21, i10 %trunc_ln870_20"   --->   Operation 478 'mul' 'mul_ln870_10' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 479 [1/1] (7.30ns)   --->   "%gmem_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_23"   --->   Operation 479 'read' 'gmem_addr_23_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln870_22 = trunc i32 %gmem_addr_23_read"   --->   Operation 480 'trunc' 'trunc_ln870_22' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_31 : Operation 481 [1/7] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1"   --->   Operation 481 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 482 [2/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1"   --->   Operation 482 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 483 [3/7] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1"   --->   Operation 483 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 484 [4/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1"   --->   Operation 484 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 485 [5/7] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1"   --->   Operation 485 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 486 [6/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1"   --->   Operation 486 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 487 [7/7] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1"   --->   Operation 487 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 488 [1/1] (0.00ns)   --->   "%gmem_addr_31 = getelementptr i32 %gmem, i64 %sext_ln1057_16"   --->   Operation 488 'getelementptr' 'gmem_addr_31' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_31 : Operation 489 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_8 = add i10 %add_ln870_7, i10 %mul_ln870_6"   --->   Operation 489 'add' 'add_ln870_8' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 490 [1/1] (7.30ns)   --->   "%gmem_addr_24_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_24"   --->   Operation 490 'read' 'gmem_addr_24_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln870_23 = trunc i32 %gmem_addr_24_read"   --->   Operation 491 'trunc' 'trunc_ln870_23' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_32 : Operation 492 [1/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1"   --->   Operation 492 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 493 [2/7] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1"   --->   Operation 493 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 494 [3/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1"   --->   Operation 494 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 495 [4/7] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1"   --->   Operation 495 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 496 [5/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1"   --->   Operation 496 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 497 [6/7] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1"   --->   Operation 497 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 498 [7/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1"   --->   Operation 498 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 499 [1/1] (1.81ns)   --->   "%add_ln225_15 = add i64 %add_ln225, i64 600"   --->   Operation 499 'add' 'add_ln225_15' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln225_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_15, i32 2, i32 63"   --->   Operation 500 'partselect' 'trunc_ln225_14' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_32 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln225_15 = sext i62 %trunc_ln225_14"   --->   Operation 501 'sext' 'sext_ln225_15' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_32 : Operation 502 [1/1] (0.00ns)   --->   "%gmem_addr_32 = getelementptr i32 %gmem, i64 %sext_ln225_15"   --->   Operation 502 'getelementptr' 'gmem_addr_32' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 503 [1/1] (1.78ns)   --->   "%add_ln1057_15 = add i63 %sext_ln1057_1, i63 16"   --->   Operation 503 'add' 'add_ln1057_15' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln1057_17 = sext i63 %add_ln1057_15"   --->   Operation 504 'sext' 'sext_ln1057_17' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_33 : Operation 505 [3/3] (0.92ns) (grouped into DSP with root node add_ln870_9)   --->   "%mul_ln870_11 = mul i10 %trunc_ln870_23, i10 %trunc_ln870_22"   --->   Operation 505 'mul' 'mul_ln870_11' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 506 [1/1] (7.30ns)   --->   "%gmem_addr_25_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_25"   --->   Operation 506 'read' 'gmem_addr_25_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln870_24 = trunc i32 %gmem_addr_25_read"   --->   Operation 507 'trunc' 'trunc_ln870_24' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_33 : Operation 508 [1/7] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1"   --->   Operation 508 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 509 [2/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1"   --->   Operation 509 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 510 [3/7] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1"   --->   Operation 510 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 511 [4/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1"   --->   Operation 511 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 512 [5/7] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1"   --->   Operation 512 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 513 [6/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1"   --->   Operation 513 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 514 [7/7] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1"   --->   Operation 514 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 515 [1/1] (0.00ns)   --->   "%gmem_addr_33 = getelementptr i32 %gmem, i64 %sext_ln1057_17"   --->   Operation 515 'getelementptr' 'gmem_addr_33' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 516 [3/3] (0.92ns) (grouped into DSP with root node add_ln870_10)   --->   "%mul_ln870_9 = mul i10 %trunc_ln870_19, i10 %trunc_ln870_18"   --->   Operation 516 'mul' 'mul_ln870_9' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 517 [2/3] (0.92ns) (grouped into DSP with root node add_ln870_9)   --->   "%mul_ln870_11 = mul i10 %trunc_ln870_23, i10 %trunc_ln870_22"   --->   Operation 517 'mul' 'mul_ln870_11' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 518 [1/1] (7.30ns)   --->   "%gmem_addr_26_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_26"   --->   Operation 518 'read' 'gmem_addr_26_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln870_25 = trunc i32 %gmem_addr_26_read"   --->   Operation 519 'trunc' 'trunc_ln870_25' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_34 : Operation 520 [1/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1"   --->   Operation 520 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 521 [2/7] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1"   --->   Operation 521 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 522 [3/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1"   --->   Operation 522 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 523 [4/7] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1"   --->   Operation 523 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 524 [5/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1"   --->   Operation 524 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 525 [6/7] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1"   --->   Operation 525 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 526 [7/7] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1"   --->   Operation 526 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 527 [1/1] (1.81ns)   --->   "%add_ln225_16 = add i64 %add_ln225, i64 640"   --->   Operation 527 'add' 'add_ln225_16' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln225_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_16, i32 2, i32 63"   --->   Operation 528 'partselect' 'trunc_ln225_15' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_34 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln225_16 = sext i62 %trunc_ln225_15"   --->   Operation 529 'sext' 'sext_ln225_16' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_34 : Operation 530 [1/1] (0.00ns)   --->   "%gmem_addr_34 = getelementptr i32 %gmem, i64 %sext_ln225_16"   --->   Operation 530 'getelementptr' 'gmem_addr_34' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 531 [1/1] (1.78ns)   --->   "%add_ln1057_16 = add i63 %sext_ln1057_1, i63 17"   --->   Operation 531 'add' 'add_ln1057_16' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln1057_18 = sext i63 %add_ln1057_16"   --->   Operation 532 'sext' 'sext_ln1057_18' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_35 : Operation 533 [2/3] (0.92ns) (grouped into DSP with root node add_ln870_10)   --->   "%mul_ln870_9 = mul i10 %trunc_ln870_19, i10 %trunc_ln870_18"   --->   Operation 533 'mul' 'mul_ln870_9' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 534 [1/3] (0.00ns) (grouped into DSP with root node add_ln870_9)   --->   "%mul_ln870_11 = mul i10 %trunc_ln870_23, i10 %trunc_ln870_22"   --->   Operation 534 'mul' 'mul_ln870_11' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 535 [1/1] (7.30ns)   --->   "%gmem_addr_27_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_27"   --->   Operation 535 'read' 'gmem_addr_27_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln870_26 = trunc i32 %gmem_addr_27_read"   --->   Operation 536 'trunc' 'trunc_ln870_26' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_35 : Operation 537 [1/7] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1"   --->   Operation 537 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 538 [2/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1"   --->   Operation 538 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 539 [3/7] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1"   --->   Operation 539 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 540 [4/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1"   --->   Operation 540 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 541 [5/7] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1"   --->   Operation 541 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 542 [6/7] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1"   --->   Operation 542 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 543 [7/7] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1"   --->   Operation 543 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 544 [1/1] (0.00ns)   --->   "%gmem_addr_35 = getelementptr i32 %gmem, i64 %sext_ln1057_18"   --->   Operation 544 'getelementptr' 'gmem_addr_35' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_35 : Operation 545 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_9 = add i10 %mul_ln870_10, i10 %mul_ln870_11"   --->   Operation 545 'add' 'add_ln870_9' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 546 [1/3] (0.00ns) (grouped into DSP with root node add_ln870_10)   --->   "%mul_ln870_9 = mul i10 %trunc_ln870_19, i10 %trunc_ln870_18"   --->   Operation 546 'mul' 'mul_ln870_9' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 547 [1/1] (7.30ns)   --->   "%gmem_addr_28_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_28"   --->   Operation 547 'read' 'gmem_addr_28_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln870_27 = trunc i32 %gmem_addr_28_read"   --->   Operation 548 'trunc' 'trunc_ln870_27' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_36 : Operation 549 [1/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1"   --->   Operation 549 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 550 [2/7] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1"   --->   Operation 550 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 551 [3/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1"   --->   Operation 551 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 552 [4/7] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1"   --->   Operation 552 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 553 [5/7] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1"   --->   Operation 553 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 554 [6/7] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1"   --->   Operation 554 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 555 [7/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1"   --->   Operation 555 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 556 [1/1] (1.81ns)   --->   "%add_ln225_17 = add i64 %add_ln225, i64 680"   --->   Operation 556 'add' 'add_ln225_17' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln225_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_17, i32 2, i32 63"   --->   Operation 557 'partselect' 'trunc_ln225_16' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_36 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln225_17 = sext i62 %trunc_ln225_16"   --->   Operation 558 'sext' 'sext_ln225_17' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_36 : Operation 559 [1/1] (0.00ns)   --->   "%gmem_addr_36 = getelementptr i32 %gmem, i64 %sext_ln225_17"   --->   Operation 559 'getelementptr' 'gmem_addr_36' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_36 : Operation 560 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_9 = add i10 %mul_ln870_10, i10 %mul_ln870_11"   --->   Operation 560 'add' 'add_ln870_9' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 561 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_10 = add i10 %add_ln870_9, i10 %mul_ln870_9"   --->   Operation 561 'add' 'add_ln870_10' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 562 [1/1] (1.78ns)   --->   "%add_ln1057_17 = add i63 %sext_ln1057_1, i63 18"   --->   Operation 562 'add' 'add_ln1057_17' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln1057_19 = sext i63 %add_ln1057_17"   --->   Operation 563 'sext' 'sext_ln1057_19' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_37 : Operation 564 [1/1] (2.91ns)   --->   "%mul_ln870_13 = mul i10 %trunc_ln870_27, i10 %trunc_ln870_26"   --->   Operation 564 'mul' 'mul_ln870_13' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 565 [1/1] (7.30ns)   --->   "%gmem_addr_29_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_29"   --->   Operation 565 'read' 'gmem_addr_29_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln870_28 = trunc i32 %gmem_addr_29_read"   --->   Operation 566 'trunc' 'trunc_ln870_28' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_37 : Operation 567 [1/7] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1"   --->   Operation 567 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 568 [2/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1"   --->   Operation 568 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 569 [3/7] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1"   --->   Operation 569 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 570 [4/7] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1"   --->   Operation 570 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 571 [5/7] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1"   --->   Operation 571 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 572 [6/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1"   --->   Operation 572 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 573 [7/7] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1"   --->   Operation 573 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 574 [1/1] (0.00ns)   --->   "%gmem_addr_37 = getelementptr i32 %gmem, i64 %sext_ln1057_19"   --->   Operation 574 'getelementptr' 'gmem_addr_37' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_37 : Operation 575 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_10 = add i10 %add_ln870_9, i10 %mul_ln870_9"   --->   Operation 575 'add' 'add_ln870_10' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 576 [1/1] (1.34ns)   --->   "%add_ln870_11 = add i10 %add_ln870_10, i10 %add_ln870_8"   --->   Operation 576 'add' 'add_ln870_11' <Predicate = (!icmp_ln1057)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 577 [1/1] (7.30ns)   --->   "%gmem_addr_30_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_30"   --->   Operation 577 'read' 'gmem_addr_30_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln870_29 = trunc i32 %gmem_addr_30_read"   --->   Operation 578 'trunc' 'trunc_ln870_29' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_38 : Operation 579 [1/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1"   --->   Operation 579 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 580 [2/7] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1"   --->   Operation 580 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 581 [3/7] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1"   --->   Operation 581 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 582 [4/7] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1"   --->   Operation 582 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 583 [5/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1"   --->   Operation 583 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 584 [6/7] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1"   --->   Operation 584 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 585 [7/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1"   --->   Operation 585 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 586 [1/1] (1.81ns)   --->   "%add_ln225_18 = add i64 %add_ln225, i64 720"   --->   Operation 586 'add' 'add_ln225_18' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln225_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_18, i32 2, i32 63"   --->   Operation 587 'partselect' 'trunc_ln225_17' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_38 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln225_18 = sext i62 %trunc_ln225_17"   --->   Operation 588 'sext' 'sext_ln225_18' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_38 : Operation 589 [1/1] (0.00ns)   --->   "%gmem_addr_38 = getelementptr i32 %gmem, i64 %sext_ln225_18"   --->   Operation 589 'getelementptr' 'gmem_addr_38' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 590 [1/1] (1.78ns)   --->   "%add_ln1057_18 = add i63 %sext_ln1057_1, i63 19"   --->   Operation 590 'add' 'add_ln1057_18' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln1057_20 = sext i63 %add_ln1057_18"   --->   Operation 591 'sext' 'sext_ln1057_20' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_39 : Operation 592 [3/3] (0.92ns) (grouped into DSP with root node add_ln870_13)   --->   "%mul_ln870_14 = mul i10 %trunc_ln870_29, i10 %trunc_ln870_28"   --->   Operation 592 'mul' 'mul_ln870_14' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 593 [1/1] (7.30ns)   --->   "%gmem_addr_31_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_31"   --->   Operation 593 'read' 'gmem_addr_31_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln870_30 = trunc i32 %gmem_addr_31_read"   --->   Operation 594 'trunc' 'trunc_ln870_30' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_39 : Operation 595 [1/7] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1"   --->   Operation 595 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 596 [2/7] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1"   --->   Operation 596 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 597 [3/7] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1"   --->   Operation 597 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 598 [4/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1"   --->   Operation 598 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 599 [5/7] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1"   --->   Operation 599 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 600 [6/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1"   --->   Operation 600 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 601 [7/7] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1"   --->   Operation 601 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 602 [1/1] (0.00ns)   --->   "%gmem_addr_39 = getelementptr i32 %gmem, i64 %sext_ln1057_20"   --->   Operation 602 'getelementptr' 'gmem_addr_39' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 603 [3/3] (0.92ns) (grouped into DSP with root node add_ln870_14)   --->   "%mul_ln870_12 = mul i10 %trunc_ln870_25, i10 %trunc_ln870_24"   --->   Operation 603 'mul' 'mul_ln870_12' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 604 [2/3] (0.92ns) (grouped into DSP with root node add_ln870_13)   --->   "%mul_ln870_14 = mul i10 %trunc_ln870_29, i10 %trunc_ln870_28"   --->   Operation 604 'mul' 'mul_ln870_14' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 605 [1/1] (7.30ns)   --->   "%gmem_addr_32_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_32"   --->   Operation 605 'read' 'gmem_addr_32_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln870_31 = trunc i32 %gmem_addr_32_read"   --->   Operation 606 'trunc' 'trunc_ln870_31' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_40 : Operation 607 [1/7] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1"   --->   Operation 607 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 608 [2/7] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1"   --->   Operation 608 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 609 [3/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1"   --->   Operation 609 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 610 [4/7] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1"   --->   Operation 610 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 611 [5/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1"   --->   Operation 611 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 612 [6/7] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1"   --->   Operation 612 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 613 [7/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1"   --->   Operation 613 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 614 [1/1] (1.81ns)   --->   "%add_ln225_19 = add i64 %add_ln225, i64 760"   --->   Operation 614 'add' 'add_ln225_19' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln225_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_19, i32 2, i32 63"   --->   Operation 615 'partselect' 'trunc_ln225_18' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_40 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln225_19 = sext i62 %trunc_ln225_18"   --->   Operation 616 'sext' 'sext_ln225_19' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_40 : Operation 617 [1/1] (0.00ns)   --->   "%gmem_addr_40 = getelementptr i32 %gmem, i64 %sext_ln225_19"   --->   Operation 617 'getelementptr' 'gmem_addr_40' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 618 [1/1] (1.78ns)   --->   "%add_ln1057_19 = add i63 %sext_ln1057_1, i63 20"   --->   Operation 618 'add' 'add_ln1057_19' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln1057_21 = sext i63 %add_ln1057_19"   --->   Operation 619 'sext' 'sext_ln1057_21' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_41 : Operation 620 [2/3] (0.92ns) (grouped into DSP with root node add_ln870_14)   --->   "%mul_ln870_12 = mul i10 %trunc_ln870_25, i10 %trunc_ln870_24"   --->   Operation 620 'mul' 'mul_ln870_12' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 621 [1/3] (0.00ns) (grouped into DSP with root node add_ln870_13)   --->   "%mul_ln870_14 = mul i10 %trunc_ln870_29, i10 %trunc_ln870_28"   --->   Operation 621 'mul' 'mul_ln870_14' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 622 [1/1] (7.30ns)   --->   "%gmem_addr_33_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_33"   --->   Operation 622 'read' 'gmem_addr_33_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln870_32 = trunc i32 %gmem_addr_33_read"   --->   Operation 623 'trunc' 'trunc_ln870_32' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_41 : Operation 624 [1/7] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1"   --->   Operation 624 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 625 [2/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1"   --->   Operation 625 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 626 [3/7] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1"   --->   Operation 626 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 627 [4/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1"   --->   Operation 627 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 628 [5/7] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1"   --->   Operation 628 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 629 [6/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1"   --->   Operation 629 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 630 [7/7] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1"   --->   Operation 630 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 631 [1/1] (0.00ns)   --->   "%gmem_addr_41 = getelementptr i32 %gmem, i64 %sext_ln1057_21"   --->   Operation 631 'getelementptr' 'gmem_addr_41' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_41 : Operation 632 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_13 = add i10 %mul_ln870_13, i10 %mul_ln870_14"   --->   Operation 632 'add' 'add_ln870_13' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 633 [1/3] (0.00ns) (grouped into DSP with root node add_ln870_14)   --->   "%mul_ln870_12 = mul i10 %trunc_ln870_25, i10 %trunc_ln870_24"   --->   Operation 633 'mul' 'mul_ln870_12' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 634 [1/1] (7.30ns)   --->   "%gmem_addr_34_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_34"   --->   Operation 634 'read' 'gmem_addr_34_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln870_33 = trunc i32 %gmem_addr_34_read"   --->   Operation 635 'trunc' 'trunc_ln870_33' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_42 : Operation 636 [1/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1"   --->   Operation 636 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 637 [2/7] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1"   --->   Operation 637 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 638 [3/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1"   --->   Operation 638 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 639 [4/7] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1"   --->   Operation 639 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 640 [5/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1"   --->   Operation 640 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 641 [6/7] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1"   --->   Operation 641 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 642 [7/7] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1"   --->   Operation 642 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 643 [1/1] (1.81ns)   --->   "%add_ln225_20 = add i64 %add_ln225, i64 800"   --->   Operation 643 'add' 'add_ln225_20' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln225_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_20, i32 2, i32 63"   --->   Operation 644 'partselect' 'trunc_ln225_19' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_42 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln225_20 = sext i62 %trunc_ln225_19"   --->   Operation 645 'sext' 'sext_ln225_20' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_42 : Operation 646 [1/1] (0.00ns)   --->   "%gmem_addr_42 = getelementptr i32 %gmem, i64 %sext_ln225_20"   --->   Operation 646 'getelementptr' 'gmem_addr_42' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_42 : Operation 647 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_13 = add i10 %mul_ln870_13, i10 %mul_ln870_14"   --->   Operation 647 'add' 'add_ln870_13' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 648 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_14 = add i10 %add_ln870_13, i10 %mul_ln870_12"   --->   Operation 648 'add' 'add_ln870_14' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 649 [1/1] (1.78ns)   --->   "%add_ln1057_20 = add i63 %sext_ln1057_1, i63 21"   --->   Operation 649 'add' 'add_ln1057_20' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln1057_22 = sext i63 %add_ln1057_20"   --->   Operation 650 'sext' 'sext_ln1057_22' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_43 : Operation 651 [1/1] (2.91ns)   --->   "%mul_ln870_16 = mul i10 %trunc_ln870_33, i10 %trunc_ln870_32"   --->   Operation 651 'mul' 'mul_ln870_16' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 652 [1/1] (7.30ns)   --->   "%gmem_addr_35_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_35"   --->   Operation 652 'read' 'gmem_addr_35_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln870_34 = trunc i32 %gmem_addr_35_read"   --->   Operation 653 'trunc' 'trunc_ln870_34' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_43 : Operation 654 [1/7] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1"   --->   Operation 654 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 655 [2/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1"   --->   Operation 655 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 656 [3/7] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1"   --->   Operation 656 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 657 [4/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1"   --->   Operation 657 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 658 [5/7] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1"   --->   Operation 658 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 659 [6/7] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1"   --->   Operation 659 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 660 [7/7] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1"   --->   Operation 660 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 661 [1/1] (0.00ns)   --->   "%gmem_addr_43 = getelementptr i32 %gmem, i64 %sext_ln1057_22"   --->   Operation 661 'getelementptr' 'gmem_addr_43' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_43 : Operation 662 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_14 = add i10 %add_ln870_13, i10 %mul_ln870_12"   --->   Operation 662 'add' 'add_ln870_14' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 663 [1/1] (7.30ns)   --->   "%gmem_addr_36_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_36"   --->   Operation 663 'read' 'gmem_addr_36_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln870_35 = trunc i32 %gmem_addr_36_read"   --->   Operation 664 'trunc' 'trunc_ln870_35' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_44 : Operation 665 [1/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1"   --->   Operation 665 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 666 [2/7] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1"   --->   Operation 666 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 667 [3/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1"   --->   Operation 667 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 668 [4/7] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1"   --->   Operation 668 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 669 [5/7] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1"   --->   Operation 669 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 670 [6/7] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1"   --->   Operation 670 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 671 [7/7] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1"   --->   Operation 671 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 672 [1/1] (1.81ns)   --->   "%add_ln225_21 = add i64 %add_ln225, i64 840"   --->   Operation 672 'add' 'add_ln225_21' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln225_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_21, i32 2, i32 63"   --->   Operation 673 'partselect' 'trunc_ln225_20' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_44 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln225_21 = sext i62 %trunc_ln225_20"   --->   Operation 674 'sext' 'sext_ln225_21' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_44 : Operation 675 [1/1] (0.00ns)   --->   "%gmem_addr_44 = getelementptr i32 %gmem, i64 %sext_ln225_21"   --->   Operation 675 'getelementptr' 'gmem_addr_44' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 676 [1/1] (1.78ns)   --->   "%add_ln1057_21 = add i63 %sext_ln1057_1, i63 22"   --->   Operation 676 'add' 'add_ln1057_21' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln1057_23 = sext i63 %add_ln1057_21"   --->   Operation 677 'sext' 'sext_ln1057_23' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_45 : Operation 678 [1/1] (1.78ns)   --->   "%add_ln1057_22 = add i63 %sext_ln1057_1, i63 23"   --->   Operation 678 'add' 'add_ln1057_22' <Predicate = (!icmp_ln1057)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln1057_24 = sext i63 %add_ln1057_22"   --->   Operation 679 'sext' 'sext_ln1057_24' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_45 : Operation 680 [3/3] (0.92ns) (grouped into DSP with root node add_ln870_15)   --->   "%mul_ln870_17 = mul i10 %trunc_ln870_35, i10 %trunc_ln870_34"   --->   Operation 680 'mul' 'mul_ln870_17' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 681 [1/1] (7.30ns)   --->   "%gmem_addr_37_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_37"   --->   Operation 681 'read' 'gmem_addr_37_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln870_36 = trunc i32 %gmem_addr_37_read"   --->   Operation 682 'trunc' 'trunc_ln870_36' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_45 : Operation 683 [1/7] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1"   --->   Operation 683 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 684 [2/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1"   --->   Operation 684 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 685 [3/7] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1"   --->   Operation 685 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 686 [4/7] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1"   --->   Operation 686 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 687 [5/7] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1"   --->   Operation 687 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 688 [6/7] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1"   --->   Operation 688 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 689 [7/7] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1"   --->   Operation 689 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 690 [1/1] (0.00ns)   --->   "%gmem_addr_45 = getelementptr i32 %gmem, i64 %sext_ln1057_23"   --->   Operation 690 'getelementptr' 'gmem_addr_45' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_45 : Operation 691 [1/1] (0.00ns)   --->   "%gmem_addr_47 = getelementptr i32 %gmem, i64 %sext_ln1057_24"   --->   Operation 691 'getelementptr' 'gmem_addr_47' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 692 [3/3] (0.92ns) (grouped into DSP with root node add_ln870_16)   --->   "%mul_ln870_15 = mul i10 %trunc_ln870_31, i10 %trunc_ln870_30"   --->   Operation 692 'mul' 'mul_ln870_15' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 693 [2/3] (0.92ns) (grouped into DSP with root node add_ln870_15)   --->   "%mul_ln870_17 = mul i10 %trunc_ln870_35, i10 %trunc_ln870_34"   --->   Operation 693 'mul' 'mul_ln870_17' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 694 [1/1] (7.30ns)   --->   "%gmem_addr_38_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_38"   --->   Operation 694 'read' 'gmem_addr_38_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln870_37 = trunc i32 %gmem_addr_38_read"   --->   Operation 695 'trunc' 'trunc_ln870_37' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_46 : Operation 696 [1/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1"   --->   Operation 696 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 697 [2/7] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1"   --->   Operation 697 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 698 [3/7] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1"   --->   Operation 698 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 699 [4/7] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1"   --->   Operation 699 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 700 [5/7] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1"   --->   Operation 700 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 701 [6/7] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1"   --->   Operation 701 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 702 [7/7] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1"   --->   Operation 702 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 703 [1/1] (1.81ns)   --->   "%add_ln225_22 = add i64 %add_ln225, i64 880"   --->   Operation 703 'add' 'add_ln225_22' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln225_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_22, i32 2, i32 63"   --->   Operation 704 'partselect' 'trunc_ln225_21' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_46 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln225_22 = sext i62 %trunc_ln225_21"   --->   Operation 705 'sext' 'sext_ln225_22' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_46 : Operation 706 [1/1] (0.00ns)   --->   "%gmem_addr_46 = getelementptr i32 %gmem, i64 %sext_ln225_22"   --->   Operation 706 'getelementptr' 'gmem_addr_46' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_46 : Operation 707 [1/1] (1.81ns)   --->   "%add_ln225_23 = add i64 %add_ln225, i64 920"   --->   Operation 707 'add' 'add_ln225_23' <Predicate = (!icmp_ln1057)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln225_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_23, i32 2, i32 63"   --->   Operation 708 'partselect' 'trunc_ln225_22' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_46 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln225_23 = sext i62 %trunc_ln225_22"   --->   Operation 709 'sext' 'sext_ln225_23' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_46 : Operation 710 [1/1] (0.00ns)   --->   "%gmem_addr_48 = getelementptr i32 %gmem, i64 %sext_ln225_23"   --->   Operation 710 'getelementptr' 'gmem_addr_48' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 711 [2/3] (0.92ns) (grouped into DSP with root node add_ln870_16)   --->   "%mul_ln870_15 = mul i10 %trunc_ln870_31, i10 %trunc_ln870_30"   --->   Operation 711 'mul' 'mul_ln870_15' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 712 [1/3] (0.00ns) (grouped into DSP with root node add_ln870_15)   --->   "%mul_ln870_17 = mul i10 %trunc_ln870_35, i10 %trunc_ln870_34"   --->   Operation 712 'mul' 'mul_ln870_17' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 713 [1/1] (7.30ns)   --->   "%gmem_addr_39_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_39"   --->   Operation 713 'read' 'gmem_addr_39_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln870_38 = trunc i32 %gmem_addr_39_read"   --->   Operation 714 'trunc' 'trunc_ln870_38' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_47 : Operation 715 [1/7] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1"   --->   Operation 715 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 716 [2/7] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1"   --->   Operation 716 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 717 [3/7] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1"   --->   Operation 717 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 718 [4/7] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1"   --->   Operation 718 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 719 [5/7] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1"   --->   Operation 719 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 720 [6/7] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1"   --->   Operation 720 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 721 [7/7] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1"   --->   Operation 721 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 722 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_15 = add i10 %mul_ln870_16, i10 %mul_ln870_17"   --->   Operation 722 'add' 'add_ln870_15' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 723 [1/3] (0.00ns) (grouped into DSP with root node add_ln870_16)   --->   "%mul_ln870_15 = mul i10 %trunc_ln870_31, i10 %trunc_ln870_30"   --->   Operation 723 'mul' 'mul_ln870_15' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 724 [1/1] (7.30ns)   --->   "%gmem_addr_40_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_40"   --->   Operation 724 'read' 'gmem_addr_40_read' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln870_39 = trunc i32 %gmem_addr_40_read"   --->   Operation 725 'trunc' 'trunc_ln870_39' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_48 : Operation 726 [1/7] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1"   --->   Operation 726 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 727 [2/7] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1"   --->   Operation 727 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 728 [3/7] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1"   --->   Operation 728 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 729 [4/7] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1"   --->   Operation 729 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 730 [5/7] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1"   --->   Operation 730 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 731 [6/7] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1"   --->   Operation 731 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 732 [7/7] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1"   --->   Operation 732 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 733 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_15 = add i10 %mul_ln870_16, i10 %mul_ln870_17"   --->   Operation 733 'add' 'add_ln870_15' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 734 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_16 = add i10 %add_ln870_15, i10 %mul_ln870_15"   --->   Operation 734 'add' 'add_ln870_16' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 735 [1/1] (2.91ns)   --->   "%mul_ln870_19 = mul i10 %trunc_ln870_39, i10 %trunc_ln870_38"   --->   Operation 735 'mul' 'mul_ln870_19' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 736 [1/1] (7.30ns)   --->   "%gmem_addr_41_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_41"   --->   Operation 736 'read' 'gmem_addr_41_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln870_40 = trunc i32 %gmem_addr_41_read"   --->   Operation 737 'trunc' 'trunc_ln870_40' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 738 [1/7] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1"   --->   Operation 738 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 739 [2/7] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1"   --->   Operation 739 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 740 [3/7] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1"   --->   Operation 740 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 741 [4/7] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1"   --->   Operation 741 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 742 [5/7] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1"   --->   Operation 742 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 743 [6/7] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1"   --->   Operation 743 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 744 [7/7] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1"   --->   Operation 744 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 745 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_16 = add i10 %add_ln870_15, i10 %mul_ln870_15"   --->   Operation 745 'add' 'add_ln870_16' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 746 [1/1] (7.30ns)   --->   "%gmem_addr_42_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_42"   --->   Operation 746 'read' 'gmem_addr_42_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln870_41 = trunc i32 %gmem_addr_42_read"   --->   Operation 747 'trunc' 'trunc_ln870_41' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 748 [1/7] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1"   --->   Operation 748 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 749 [2/7] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1"   --->   Operation 749 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 750 [3/7] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1"   --->   Operation 750 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 751 [4/7] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1"   --->   Operation 751 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 752 [5/7] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1"   --->   Operation 752 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 753 [6/7] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1"   --->   Operation 753 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 754 [3/3] (0.92ns) (grouped into DSP with root node add_ln870_18)   --->   "%mul_ln870_20 = mul i10 %trunc_ln870_41, i10 %trunc_ln870_40"   --->   Operation 754 'mul' 'mul_ln870_20' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 755 [1/1] (7.30ns)   --->   "%gmem_addr_43_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_43"   --->   Operation 755 'read' 'gmem_addr_43_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln870_42 = trunc i32 %gmem_addr_43_read"   --->   Operation 756 'trunc' 'trunc_ln870_42' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 757 [1/7] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1"   --->   Operation 757 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 758 [2/7] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1"   --->   Operation 758 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 759 [3/7] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1"   --->   Operation 759 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 760 [4/7] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1"   --->   Operation 760 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 761 [5/7] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1"   --->   Operation 761 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 762 [3/3] (0.92ns) (grouped into DSP with root node add_ln870_19)   --->   "%mul_ln870_18 = mul i10 %trunc_ln870_37, i10 %trunc_ln870_36"   --->   Operation 762 'mul' 'mul_ln870_18' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 763 [2/3] (0.92ns) (grouped into DSP with root node add_ln870_18)   --->   "%mul_ln870_20 = mul i10 %trunc_ln870_41, i10 %trunc_ln870_40"   --->   Operation 763 'mul' 'mul_ln870_20' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 764 [1/1] (7.30ns)   --->   "%gmem_addr_44_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_44"   --->   Operation 764 'read' 'gmem_addr_44_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 765 [1/1] (0.00ns)   --->   "%trunc_ln870_43 = trunc i32 %gmem_addr_44_read"   --->   Operation 765 'trunc' 'trunc_ln870_43' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 766 [1/7] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1"   --->   Operation 766 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 767 [2/7] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1"   --->   Operation 767 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 768 [3/7] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1"   --->   Operation 768 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 769 [4/7] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1"   --->   Operation 769 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 770 [2/3] (0.92ns) (grouped into DSP with root node add_ln870_19)   --->   "%mul_ln870_18 = mul i10 %trunc_ln870_37, i10 %trunc_ln870_36"   --->   Operation 770 'mul' 'mul_ln870_18' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 771 [1/3] (0.00ns) (grouped into DSP with root node add_ln870_18)   --->   "%mul_ln870_20 = mul i10 %trunc_ln870_41, i10 %trunc_ln870_40"   --->   Operation 771 'mul' 'mul_ln870_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 772 [1/1] (7.30ns)   --->   "%gmem_addr_45_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_45"   --->   Operation 772 'read' 'gmem_addr_45_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln870_44 = trunc i32 %gmem_addr_45_read"   --->   Operation 773 'trunc' 'trunc_ln870_44' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 774 [1/7] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1"   --->   Operation 774 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 775 [2/7] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1"   --->   Operation 775 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 776 [3/7] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1"   --->   Operation 776 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 777 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_18 = add i10 %mul_ln870_19, i10 %mul_ln870_20"   --->   Operation 777 'add' 'add_ln870_18' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 778 [1/3] (0.00ns) (grouped into DSP with root node add_ln870_19)   --->   "%mul_ln870_18 = mul i10 %trunc_ln870_37, i10 %trunc_ln870_36"   --->   Operation 778 'mul' 'mul_ln870_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 779 [1/1] (7.30ns)   --->   "%gmem_addr_46_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_46"   --->   Operation 779 'read' 'gmem_addr_46_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 780 [1/1] (0.00ns)   --->   "%trunc_ln870_45 = trunc i32 %gmem_addr_46_read"   --->   Operation 780 'trunc' 'trunc_ln870_45' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 781 [1/7] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1"   --->   Operation 781 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 782 [2/7] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1"   --->   Operation 782 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 783 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_18 = add i10 %mul_ln870_19, i10 %mul_ln870_20"   --->   Operation 783 'add' 'add_ln870_18' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 784 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_19 = add i10 %add_ln870_18, i10 %mul_ln870_18"   --->   Operation 784 'add' 'add_ln870_19' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 785 [1/1] (2.91ns)   --->   "%mul_ln870_22 = mul i10 %trunc_ln870_45, i10 %trunc_ln870_44"   --->   Operation 785 'mul' 'mul_ln870_22' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 786 [1/1] (7.30ns)   --->   "%gmem_addr_47_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_47"   --->   Operation 786 'read' 'gmem_addr_47_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln870_46 = trunc i32 %gmem_addr_47_read"   --->   Operation 787 'trunc' 'trunc_ln870_46' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 788 [1/7] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1"   --->   Operation 788 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 789 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_19 = add i10 %add_ln870_18, i10 %mul_ln870_18"   --->   Operation 789 'add' 'add_ln870_19' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 790 [1/1] (7.30ns)   --->   "%gmem_addr_48_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_48"   --->   Operation 790 'read' 'gmem_addr_48_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln870_47 = trunc i32 %gmem_addr_48_read"   --->   Operation 791 'trunc' 'trunc_ln870_47' <Predicate = true> <Delay = 0.00>

State 57 <SV = 56> <Delay = 0.92>
ST_57 : Operation 792 [3/3] (0.92ns) (grouped into DSP with root node add_ln870_20)   --->   "%mul_ln870_23 = mul i10 %trunc_ln870_47, i10 %trunc_ln870_46"   --->   Operation 792 'mul' 'mul_ln870_23' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 57> <Delay = 0.92>
ST_58 : Operation 793 [3/3] (0.92ns) (grouped into DSP with root node add_ln870_21)   --->   "%mul_ln870_21 = mul i10 %trunc_ln870_43, i10 %trunc_ln870_42"   --->   Operation 793 'mul' 'mul_ln870_21' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 794 [2/3] (0.92ns) (grouped into DSP with root node add_ln870_20)   --->   "%mul_ln870_23 = mul i10 %trunc_ln870_47, i10 %trunc_ln870_46"   --->   Operation 794 'mul' 'mul_ln870_23' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 58> <Delay = 1.49>
ST_59 : Operation 795 [2/3] (0.92ns) (grouped into DSP with root node add_ln870_21)   --->   "%mul_ln870_21 = mul i10 %trunc_ln870_43, i10 %trunc_ln870_42"   --->   Operation 795 'mul' 'mul_ln870_21' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 796 [1/3] (0.00ns) (grouped into DSP with root node add_ln870_20)   --->   "%mul_ln870_23 = mul i10 %trunc_ln870_47, i10 %trunc_ln870_46"   --->   Operation 796 'mul' 'mul_ln870_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 797 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_20 = add i10 %mul_ln870_22, i10 %mul_ln870_23"   --->   Operation 797 'add' 'add_ln870_20' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 60 <SV = 59> <Delay = 2.98>
ST_60 : Operation 798 [1/3] (0.00ns) (grouped into DSP with root node add_ln870_21)   --->   "%mul_ln870_21 = mul i10 %trunc_ln870_43, i10 %trunc_ln870_42"   --->   Operation 798 'mul' 'mul_ln870_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 799 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_20 = add i10 %mul_ln870_22, i10 %mul_ln870_23"   --->   Operation 799 'add' 'add_ln870_20' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 800 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_21 = add i10 %add_ln870_20, i10 %mul_ln870_21"   --->   Operation 800 'add' 'add_ln870_21' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 60> <Delay = 6.75>
ST_61 : Operation 801 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_12 = add i10 %add_ln870_11, i10 %add_ln870_6"   --->   Operation 801 'add' 'add_ln870_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_17 = add i10 %add_ln870_16, i10 %add_ln870_14"   --->   Operation 802 'add' 'add_ln870_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 803 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_21 = add i10 %add_ln870_20, i10 %mul_ln870_21"   --->   Operation 803 'add' 'add_ln870_21' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 804 [1/1] (1.34ns)   --->   "%add_ln870_22 = add i10 %add_ln870_21, i10 %add_ln870_19"   --->   Operation 804 'add' 'add_ln870_22' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 805 [1/1] (1.96ns) (root node of TernaryAdder)   --->   "%add_ln870_23 = add i10 %add_ln870_22, i10 %add_ln870_17"   --->   Operation 805 'add' 'add_ln870_23' <Predicate = true> <Delay = 1.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 806 [1/1] (1.96ns) (root node of TernaryAdder)   --->   "%add_ln870_24 = add i10 %add_ln870_23, i10 %add_ln870_12"   --->   Operation 806 'add' 'add_ln870_24' <Predicate = true> <Delay = 1.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 807 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_1_VITIS_LOOP_19_2_str"   --->   Operation 807 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 808 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 200, i64 200, i64 200"   --->   Operation 808 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 809 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 809 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 810 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [arr_mult_2d.cpp:19]   --->   Operation 810 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i10 %add_ln870_24" [arr_mult_2d.cpp:23]   --->   Operation 811 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 812 [1/1] (7.30ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln23, i4 15" [arr_mult_2d.cpp:23]   --->   Operation 812 'write' 'write_ln23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 813 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 813 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.87ns
The critical path consists of the following:
	'alloca' operation ('i.V') [6]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [18]  (0 ns)
	'add' operation ('add_ln870') [39]  (1.1 ns)
	'sub' operation ('sub_ln19_1', arr_mult_2d.cpp:19) [44]  (1.33 ns)
	'add' operation ('add_ln19_1', arr_mult_2d.cpp:19) [46]  (1.81 ns)
	'select' operation ('select_ln1057_1') [48]  (0.621 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1') [102]  (0 ns)
	bus request operation ('gmem_load_req') on port 'gmem' [103]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [103]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [103]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [103]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [103]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [103]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [103]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read') on port 'gmem' [104]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read') on port 'gmem' [111]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read') on port 'gmem' [116]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read') on port 'gmem' [123]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read') on port 'gmem' [128]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read') on port 'gmem' [135]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read') on port 'gmem' [140]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read') on port 'gmem' [147]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_9_read') on port 'gmem' [152]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read') on port 'gmem' [159]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_11_read') on port 'gmem' [164]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read') on port 'gmem' [171]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read') on port 'gmem' [176]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read') on port 'gmem' [183]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_15_read') on port 'gmem' [188]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_16_read') on port 'gmem' [195]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_17_read') on port 'gmem' [200]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_18_read') on port 'gmem' [207]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_19_read') on port 'gmem' [212]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_20_read') on port 'gmem' [219]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_21_read') on port 'gmem' [224]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_22_read') on port 'gmem' [231]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_23_read') on port 'gmem' [236]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_24_read') on port 'gmem' [243]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_25_read') on port 'gmem' [248]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_26_read') on port 'gmem' [255]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_27_read') on port 'gmem' [260]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_28_read') on port 'gmem' [267]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_29_read') on port 'gmem' [272]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_30_read') on port 'gmem' [279]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_31_read') on port 'gmem' [284]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_32_read') on port 'gmem' [291]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_33_read') on port 'gmem' [296]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_34_read') on port 'gmem' [303]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_35_read') on port 'gmem' [308]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_36_read') on port 'gmem' [315]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_37_read') on port 'gmem' [320]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_38_read') on port 'gmem' [327]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_39_read') on port 'gmem' [332]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_40_read') on port 'gmem' [339]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_41_read') on port 'gmem' [344]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_42_read') on port 'gmem' [351]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_43_read') on port 'gmem' [356]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_44_read') on port 'gmem' [363]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_45_read') on port 'gmem' [368]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_46_read') on port 'gmem' [375]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_47_read') on port 'gmem' [380]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_48_read') on port 'gmem' [387]  (7.3 ns)

 <State 57>: 0.92ns
The critical path consists of the following:
	'mul' operation of DSP[408] ('mul_ln870_23') [389]  (0.92 ns)

 <State 58>: 0.92ns
The critical path consists of the following:
	'mul' operation of DSP[409] ('mul_ln870_21') [365]  (0.92 ns)

 <State 59>: 1.49ns
The critical path consists of the following:
	'mul' operation of DSP[408] ('mul_ln870_23') [389]  (0 ns)
	'add' operation of DSP[408] ('add_ln870_20') [408]  (1.49 ns)

 <State 60>: 2.98ns
The critical path consists of the following:
	'add' operation of DSP[408] ('add_ln870_20') [408]  (1.49 ns)
	'add' operation of DSP[409] ('add_ln870_21') [409]  (1.49 ns)

 <State 61>: 6.76ns
The critical path consists of the following:
	'add' operation of DSP[409] ('add_ln870_21') [409]  (1.49 ns)
	'add' operation ('add_ln870_22') [410]  (1.35 ns)
	'add' operation ('add_ln870_23') [411]  (1.96 ns)
	'add' operation ('add_ln870_24') [412]  (1.96 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln23', arr_mult_2d.cpp:23) on port 'gmem' (arr_mult_2d.cpp:23) [414]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
