`begin_keywords "1800-2017"
`line 1 "../../rtl/ALU_Input_Mux.v" 1
module ALU_Input_Mux(
	input	logic [1:0]	ALU_src_B_execute,
	input	logic [2:0]	forward_one_execute,
	input	logic [2:0]	forward_two_execute,

`line 6 "../../rtl/ALU_Input_Mux.v" 0
	input	logic [31:0] read_data_1_reg,
	input	logic [31:0] result_writeback,
	input	logic [31:0] ALU_output_memory,
	input	logic [31:0] LO_result_writeback,
	input	logic [31:0] ALU_LO_output_memory,
	input	logic [31:0] read_data_2_reg,
	input	logic [31:0] ALU_HI_output_memory,
	input	logic [31:0] HI_result_writeback,
	input	logic [31:0] sign_imm_execute,
	input	logic [31:0] program_counter_plus_eight_execute,

`line 17 "../../rtl/ALU_Input_Mux.v" 0
	output	logic [31:0] src_A_ALU_execute,
	output  logic [31:0] src_B_ALU_execute,
	output	logic [31:0] write_data_execute
);

`line 22 "../../rtl/ALU_Input_Mux.v" 0
	logic [31:0] src_mux_input_0;
	always_comb begin
		case(forward_one_execute) 
			3'b000: src_A_ALU_execute = read_data_1_reg;
			3'b001: src_A_ALU_execute = result_writeback;
			3'b010: src_A_ALU_execute = ALU_output_memory;
			3'b011: src_A_ALU_execute = LO_result_writeback;
			3'b100: src_A_ALU_execute = ALU_LO_output_memory;
			default:src_A_ALU_execute = 0;
		endcase
		case(forward_two_execute)
			3'b000: src_mux_input_0 = read_data_2_reg;
			3'b001: src_mux_input_0 = result_writeback;
			3'b010: src_mux_input_0 = ALU_output_memory;
			3'b011: src_mux_input_0 = HI_result_writeback;
			3'b100: src_mux_input_0 = ALU_HI_output_memory;
			default:src_mux_input_0 = 0;
		endcase
		case(ALU_src_B_execute)
			2'b00: src_B_ALU_execute = src_mux_input_0;
			2'b01: src_B_ALU_execute = sign_imm_execute;
			2'b10: src_B_ALU_execute = program_counter_plus_eight_execute;
			default: src_B_ALU_execute = 0;
		endcase
		write_data_execute = src_mux_input_0;
	end

`line 49 "../../rtl/ALU_Input_Mux.v" 0
endmodule
`line 50 "../../rtl/ALU_Input_Mux.v" 2
