================================================================================ 
Commit: ed553f462cf2a2b5d30720ef65c78c101893f680 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:09:44 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL REV2]JasperLake Bios id upadte to 2114_03

Hsd-es-id: N/A
Original commit date: Fri Mar 20 21:09:55 2020 +0530
Change-Id: I32534aebb0594b05987a5228001d7ada806092eb
Original commit hash: 73cd7d9531e2e6fe5f9e7d1327f543789a274c11

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dc426e0c07ec5e7e6c375703c7ed79edc72dc389 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:09:40 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Integrating new GOP driver to version 1025
Hsd-es-id: 1608110955

Original commit date: Fri Mar 20 21:03:38 2020 +0530
Change-Id: I88d9dd383ece4a6e3ad8d4941c4bb2b47074a186
Original commit hash: 45d8c65cec29e3b817fb1b6ab377df4e9e36b44b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt_Boe_Mipi.bin
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt_tgl_Mipi.bin
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 96e47d522439643d12f47b67b5026537bbc6d953 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:09:36 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL REV2] JSL A0 microcode update

 - Changing the JSL ucode from m1906C0_00000002 to m1906C0_00000003

Hsd-es-id: N/A
Original commit date: Thu Mar 19 00:36:13 2020 +0530
Change-Id: I6a15c96057925000e6f5bc4dc8439703d4807f63
Original commit hash: 18f2c41e07a3edb5140fbe4efb783f2adce46ccc

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/Microcode/m1906C0_00000003.pdb
JasperLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 55426eee87aa7759d2002d609679713d00fa4b5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:09:31 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL REV2]JasperLake Bios id upadte

 - JasperLake bios id minor version update

Hsd-es-id: N/A
Original commit date: Wed Mar 18 23:20:33 2020 +0530
Change-Id: I38c289219250c01ed89c87df42b573616766f646
Original commit hash: 6ef7f77b0e65f06952fa64b1babaf35fe390284d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 070bd4b5dcc89ce4c74f4a28246e1b87f7888207 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:09:27 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL REV2] Revert Missing the Pcd declaration on any inf file can't be caught during build time

 - This change is causing regression for JSL

 - Cnvi Present is showing still Yes even when Cnvi Mode is set to Disable Integrated and restarting the system

Hsd-es-id: 16010890044
Original commit date: Wed Mar 18 20:24:29 2020 +0530
Change-Id: Ie216a0cd0af09a91ae253767e5d7770e81c4c4b1
Original commit hash: 3233816d123aae6e0e632c57e5686cf90ede5751

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/JasperLake/SiPkgBuildOption.dsc
JasperLakeBoardPkg/BiosInfo/BiosInfo.inf
JasperLakeBoardPkg/Library/SiliconInitLib/SiliconInitLib.inf
JasperLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
JasperLakePlatSamplePkg/Features/UiApp/UiApp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf

================================================================================ 
Commit: b30ecb70c79c0e4f8287e1d850f2043c8c44383e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:09:22 2020 +0530 
-------------------------------------------------------------------------------- 
Change interrupt configuration for I2C touch-pad and touch-panel due to YB in windows device manager after Sx cycle(s)

Hsd-es-id: 16010908107
Original commit date: Wed Mar 18 16:12:52 2020 +0530
Change-Id: I3028faeca91af6eac4525bf062de96cf7e2be35d
Original commit hash: 9676d8d71a5bcae7e3c7e5526924fcc0de97c54f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslDdr4PostMem.h

================================================================================ 
Commit: ac9c18fbe18044ac81897acf661eef56652564d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:09:18 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL-\X0/EHL-Z0][Fuse Part]PO : After Wake from S3,S4  & Hybrid Shutdown  I2C HID Device yellow bang observed in device manager

Hsd-es-id: 1607674679
Original commit date: Wed Mar 18 11:45:37 2020 +0530
Change-Id: I136a94d16989b6546ebaaef523b51342d6b21aec
Original commit hash: b6a025bddd3b87500a347bc7affcf67b1fbde7b6

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslDdr4PostMem.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslLp4xPostMem.h
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: de3aaf385050eb013c3991546586cc95e3eae68d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:09:15 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlus Bios id update

 Minor version updated

Hsd-es-id: N/A
Original commit date: Mon Mar 16 16:39:10 2020 +0530
Change-Id: Ia198be84bb669d72f59421005d78016881f4cec9
Original commit hash: 5d7b550f24bcdb21f76c843fc5627088b30bce78

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9357f5bdc60f77b682c3365d067a3a148b12363b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:09:11 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to

Hsd-es-id: no sighting
Original commit date: Mon Mar 16 03:42:20 2020 -0700
Change-Id: Ibeb5d74c6775fefc75a7541037a15d1c72512ac6
Original commit hash: c9de38912a514bb2b049edd0e1018b6bb6f0c966

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a0e2f6000cc82ef7d5b1215cc14f06bb66268300 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:09:08 2020 +0530 
-------------------------------------------------------------------------------- 
Revert TigerLakeBoardPkg/Acpi: Split PCI Host Bus from System Agent

 TigerLakeOpenBoardPkg/Acpi: Update references to System Agent registers

 ClientOneSiliconPkg/IpBlock: Update references to System Agent registers

 TigerLakePlatSamplePkg/Tools: Update Intel ASL compiler to 20200110

 DPTF(Power&Generic)Power Participants are detecting in OS Device Manager after enabling in BIOS - after reverting this change

Hsd-es-id: 16010894911
Original commit date: Mon Mar 16 15:28:29 2020 +0530
Change-Id: I88cc28f144ff4da249e3ba86730391a54027019a
Original commit hash: 2115810eb4cd169d3ccac0b24742cdffc29edb72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxOpRn.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.asl
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl

================================================================================ 
Commit: 64e178833ddfbb292d0a28d088742a45fb1f161b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:09:04 2020 +0530 
-------------------------------------------------------------------------------- 
[JSLP][Rev02][PO]: S3 is not waking through Lid switch

changed the reset configuration to HostDeepReset from PlatformReset

Hsd-es-id: 16010714900
Original commit date: Thu Mar 12 17:40:20 2020 +0530
Change-Id: I9333ab2f58c73193c4ae62f0a654ae9f4fa1fa3d
Original commit hash: ba657d9b59be2dce33a05e6edaa9a373a30e1fd4

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslDdr4PostMem.h

================================================================================ 
Commit: 3437a58f76b189f3b9e7fe06a1f74d9227128433 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:09:01 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2114_00

Hsd-es-id: no sighting
Original commit date: Thu Mar 12 05:04:51 2020 -0700
Change-Id: Ib75ae515e07fd83d6adff111729657022f37cca8
Original commit hash: 7971b733d018ffaa46b6ff7dc829409fc1ddda39

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2d8bb81bf811f76cd35ac311999e6e2296cee05c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:08:57 2020 +0530 
-------------------------------------------------------------------------------- 
Revert "[JSL] Roll-back of GOP driver to version 1018"

This reverts commit 58d962008dfa771fda314db85caefbcdf477c6e6.
BIOS has to stick to latest GOP version 1024 because it has got dynamic CD clock enabling feature, even if MIPI, which is a delta configuration is not working.

Hsd-es-id: 1608110955
Original commit date: Thu Mar 12 02:54:22 2020 -0800
Change-Id: Ie6278b80daa61c316b599dedf3bf5702c0e504a6
Original commit hash: 0f642b2b0e0dd2a3cfc1bc62dd65e59c34573f28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt_Boe_Mipi.bin
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt_tgl_Mipi.bin
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: cfdeabc13162f9f42f7553da5156a7b5137687e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:08:51 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Wake on LAN not working - part2

Locking GPP_C14 pad config to avoid debug assertion.

Hsd-es-id: 1507844785, 1507852564
Original commit date: Thu Mar 12 10:31:05 2020 +0800
Change-Id: I4c4d0a9e56c4d5146239cc0ed9abfa218e072106
Original commit hash: 151d2d68825c6e8e62b4979db5739f3dd01ea397

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslDdr4PostMem.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslLp4xPostMem.h

================================================================================ 
Commit: 36404e4039d6bdbfbc4d6b669ff730d9c5c6e212 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:08:47 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Remove IedSize from partial header list to avoid error with GenPartialHeader tool in fsp build

 -Removed IedSize UPD from Tools\GenPartialHeader\UpdList\FSPM.txt

Hsd-es-id: N/A
Original commit date: Thu Mar 12 15:54:22 2020 +0530
Change-Id: Idc87693aca21b4118df1e3faa207af86b9082ffa
Original commit hash: d8c97f7043bc935058743f4c13c11e248f14e5b5

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt

================================================================================ 
Commit: 1da1d28b5162a284f75ec13fa2920797d3bfc87a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:08:36 2020 +0530 
-------------------------------------------------------------------------------- 
Printing PEG60 PCIe configuration space at the end of CPU PcieRpInit()

Hsd-es-id: 1607848215
Impacted Platforms: ADL,RKL,TGL

Original commit date: Fri Mar 6 13:17:50 2020 +0530
Change-Id: I3cc4a50d523ed53ab809779c4122546ab053bbf1
Original commit hash: 67f3473160b01f32968b1c928c3f0d76f10d5c95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 6a1a83f1ee6f5d8fd4d01a5ae0ec6c9e9af223b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:07:41 2020 +0530 
-------------------------------------------------------------------------------- 
Update DebugFeaturePkg and UserInterfaceFeaturePkg References to edk2-platforms/Features/Intel

All the Client master projects need to be updated to reference the advanced features it currently uses in edk2-platforms/Platform/Intel from edk2-platforms/Features/Intel instead. The boot should be functionally equivalent before and after the change.

Hsd-es-id: 22010005419

Original commit date: Wed Mar 11 18:07:51 2020 +0800
Change-Id: I6ccdcaa4af6708bceec066f29995660888d15f9f
Original commit hash: 73a60354293ccc25b323ff973af6b72162dedfb6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/BaseUsb3DebugPortParameterLibCmos/BaseUsb3DebugPortParameterLibCmos.inf
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakeBoardPkg/BoardPkgPcd.dsc
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
JasperLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.inf
JasperLakePlatSamplePkg/Library/BaseUsb3DebugPortDummyLib/Usb3DebugPortDummyLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
JasperLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
JasperLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
JasperLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 2e5c4c7a945ae57516fa50d4a124ba6b2b70071a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:07:22 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS change for GPIO for TGL-H (incoporating Si PO learning)

Board document error, Swapping GPIOs E4 and E5, changing H14 value.

Hsd-es-id: 1507787372
Original commit date: Tue Jan 28 15:26:49 2020 -0800
Change-Id: Id381fd8cfd105c984a04652fb31b132731934e40
Original commit hash: b465a0b15a904f7b6fec72a847f77bc7ad2a2ee9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 17f78b64675f529b79031eab2f8b3c71993d999e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:07:04 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2113_01

Hsd-es-id: no sighting
Original commit date: Wed Mar 11 18:36:13 2020 -0700
Change-Id: I05d7b500470789a567239f3547eae3b18eb72882
Original commit hash: c7b2cdc15a353bc3865eef3d709c5d0f206244ba

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0edb62919261f3dac853d0c878933960342b85eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:06:27 2020 +0530 
-------------------------------------------------------------------------------- 
TBT BIOS: Disable PCIE tunneling for USB4 host routers for FW CM.

Description: 1)Added new UUID to _OSC method for USB4 capabilities.
2)Added DisablePcieTunnelingOverUsb4 setup option and other related changes
as required.

Hsd-es-id: 2209657631
Original commit date: Fri Feb 28 12:41:16 2020 -0800
Change-Id: Ic3771ce1b3d0da8f4e57b92b7e0845303031db5c
Original commit hash: 51fc25ce70f0598fb5e46403eea57f8dee656b66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c

================================================================================ 
Commit: 7b5dc8db389d637051ed6eb030dceb1a0300033a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:06:13 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver: TxDma - wrong number of PRD entries.

Fixed PRD count programming from 1 to 0.

Hsd-es-id: 14011078238
Original commit date: Mon Mar 9 17:14:15 2020 -0700
Change-Id: I30c5ea26cfa7cf4eb85f95bbb34a14548c57867b
Original commit hash: da702cb221258a325431fd757f141d6337f695e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c

================================================================================ 
Commit: 02563fb15925acbe855c7527cd300479784d715d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:06:03 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Mar 11 09:59:27 2020 -0700
Change-Id: I267c510c699ceb75e18ee769e6bbe13d12ba6b7e
Original commit hash: 060ae0787f38cae27f3331c6e7eba79abbc246b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 21426c2fdde84292e08eafdaf9c766cd2b383a99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:05:32 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Roll-back of GOP driver to version 1018

Roll-back GOP driver to version 18.0.1018 because the latest
version 18.0.1024 and 18.0.1019 are rejected due to regression for MIPI
display.

Hsd-es-id: 1608110955

Original commit date: Tue Mar 10 15:43:57 2020 +0530
Change-Id: Ic6273a52d3c98d482a9a647ea91452940d039f7e
Original commit hash: 58d962008dfa771fda314db85caefbcdf477c6e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt_Boe_Mipi.bin
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: d61dd81f891eea6757e51635f1edb4737a531df6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:05:20 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Wake on LAN not working

1.Changing reset config type of LAN power, perst and wake pins from
  GpioPlatformReset to GpioHostDeepReset.
2.Returning appropriate value in RP03 PPRW when the port is used by LAN.

Hsd-es-id: 1507844785, 1507852564
Original commit date: Mon Mar 9 09:34:31 2020 +0800
Change-Id: If34b102424ff3e96c4167389b52d3f1efbef6573
Original commit hash: 9378511c8a67eedb9e4f81cab72083630ec8ac3f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/JslDdr4Rtd3.asl
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/JslLp4xRtd3.asl
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
JasperLakeBoardPkg/BoardPkg.dec
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslDdr4PostMem.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslLp4xPostMem.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 085fbe7fac5399f27de4616c98d5cd5eaf6171a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:05:16 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL-A0-REV2][PO][Imaging]:Auto Wake Is happening From S5,S4,S3 with G3 and G4 camera Module Cannected.

Update reset configuration of GPIO_A9 pin

Platforms impacted : JSL
Hsd-es-id: 1507852564

Original commit date: Mon Mar 9 17:25:43 2020 +0800
Change-Id: I44a9027cfcf94f63adf42164f3e9d0e2cc04828b
Original commit hash: 7485ba6e0f0556d06f5ec2761116af34e3e3f782

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslDdr4PostMem.h

================================================================================ 
Commit: 4e62582731b2b78a90c8d6bca8469950e0b13350 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:05:09 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2113_00

Hsd-es-id: no sighting
Original commit date: Wed Mar 11 01:50:28 2020 -0700
Change-Id: If7e533dd9d778358108472b567d62cc9e2c67ed2
Original commit hash: c5d87e40185106062ddb1b77fe5efd09c09e34d7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d6b0d282ea5fde27a2daf537f4801a41a49daeaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:04:17 2020 +0530 
-------------------------------------------------------------------------------- 
FspPkg: Improve the quality of the FSP Integration Guide

FSP 2.1 Dispatch Mode is now well described by the Integration Guide.
Added more meaningful documentation for several config block policies and UPDs

Hsd-es-id: 22010398817
Original commit date: Thu Jan 16 10:56:19 2020 -0800
Change-Id: I31d910d1965ca76d243f3830f46db7f261d77889
Original commit hash: 23c7cb9dc4177a2e88d180fd3aaf20ee26cbd14c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver1/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PciePreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/AdrConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/TraceHub/TraceHubConfig.h
ClientOneSiliconPkg/Include/PeiITbtGenericStructure.h
ClientOneSiliconPkg/Include/Ppi/PeiPreMemSiDefaultPolicy.h
ClientOneSiliconPkg/Include/Ppi/PeiSiDefaultPolicy.h
ClientOneSiliconPkg/Include/SerialIoDevices.h
ClientOneSiliconPkg/Include/SiPolicyStruct.h
ClientOneSiliconPkg/Pch/Include/ConfigBlock/FlashProtectionConfig.h
ClientOneSiliconPkg/Pch/Include/ConfigBlock/PchGeneralConfig.h
JasperLakeFspPkg/Upd/FspmUpd.dsc
JasperLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 8140628a7529158722e21d9761222e97c9a15f0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:04:01 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2112_00

Hsd-es-id: no sighting
Original commit date: Tue Mar 10 18:33:48 2020 -0700
Change-Id: I35e7e4c81571a16a9d3e38e44241a1aa26ac390d
Original commit hash: b6b6986c8515776c79d1c9b594cd22b9b6f1c87a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1980c615a40fb696e31d942be90926a292590987 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:03:16 2020 +0530 
-------------------------------------------------------------------------------- 
OemCapabilities2 in SMBIOS130 must be set to 0x02 (Terminal VT100+)

Hsd-es-id: 16010705050
Original commit date: Tue Mar 10 11:38:49 2020 +0100
Change-Id: Ieb11b8c5b3fb0357bc14574a1d6866a73fb43f4f
Original commit hash: 679ca4cb93c5f646ba4d70cddf485cb4722ae7f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MeSmbios.h
JasperLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c

================================================================================ 
Commit: 0f4b480c6dd49acb31f762ce5ef067eea1ee5cb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:03:12 2020 +0530 
-------------------------------------------------------------------------------- 
Revert BIOS W/A: xHCI gets to D3 with pme_en = 0

PMC team claims they had a patch in their source code long time ago.

Hsd-es-id: 1306400880
Original commit date: Mon Feb 24 10:14:57 2020 -0800
Change-Id: I32b6de58eedbd6f3091bd48be00b1a50748d7d8f
Original commit hash: cac8473e580e22dbd3eb592b658f7500af5625a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 720f73f829b982acbc7223d5dac1ef4e3c9cd062 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:03:09 2020 +0530 
-------------------------------------------------------------------------------- 
support postcodes and status codes trace to NPK in release BIOS

Add support for sending post codes and descriptions over Trace Hub.
Implemented four messages,
1. Set up of HECI interfaces.
2. Memory allocation (DID).
3. ME To BIOS Payload (MBP).
4. End Of Post (EOP).

Hsd-es-id: 22010182252

Original commit date: Mon Mar 2 11:11:16 2020 -0800
Change-Id: I450183303d210e211b3ada644a22bbe8bf694f29
Original commit hash: baf1b46b5af209a9c1ced58f94d17f61382b1a98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/PostCode.c

================================================================================ 
Commit: 185508e762a35e39603825757c1064bb370650ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:02:58 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Mar 10 09:59:39 2020 -0700
Change-Id: I57a349a620f778cda6b4550ba3ab7ffd89322a9f
Original commit hash: 8c8cf29f094753610bea7dda27af550d0d19ca16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 67a647a2d9cc6ae81844bddd943bd51a64bf7e49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:02:12 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS needs to provide XTAL clock freqency for OED

Add function 6 to HDA DSM which return supported clock value.

Hsd-es-id: 18010715649
Original commit date: Wed Mar 4 13:08:07 2020 +0100
Change-Id: I62e0f03df17df582f0ad34fea393aa04557b1560
Original commit hash: e6f18ea91d76893c072c5803ddf5a4f9a05e7cdd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl

================================================================================ 
Commit: 701bbb31ff30a691fe5e1a7fa2049a8754186174 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:01:59 2020 +0530 
-------------------------------------------------------------------------------- 
Removing GT Sku Name from BOIS Setup
  -there is no register to read the GT Sku., previous register was depricated
Hsd-es-id: 16010872660
Impacted platform : TGL, ADL, RKL, JSL

Original commit date: Mon Feb 24 16:48:41 2020 +0530
Change-Id: I9f45716d4f442bb14d9ffda3ce207860a3956ca8
Original commit hash: c5e71d1f84523a66df33000394d305790dde8a77

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: a2e5910033abed839b96a37cddd5238b864921f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:01:52 2020 +0530 
-------------------------------------------------------------------------------- 
Provide Lid Status information to Gfx PEIM
  - New PPI protocol to get the Vbt Data and Lid Status

Hsd-es-id: 16010863008
Original commit date: Fri Mar 6 16:02:20 2020 +0530
Change-Id: I6b6a72032c0deca1c14632e17fba2162006fa17d
Original commit hash: e32587c8d8b827da19d875eeff3f9cddd99ca56c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakePlatSamplePkg/Include/Library/PeiGetFvInfoLib.h
JasperLakePlatSamplePkg/Include/Ppi/GraphicsPlatformPolicyPpi.h
JasperLakePlatSamplePkg/Library/PeiGetFvInfoLib/PeiGetFvInfoLib.c
JasperLakePlatSamplePkg/Library/PeiGetFvInfoLib/PeiGetFvInfoLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.h
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf

================================================================================ 
Commit: 9958e62889961fc1416bb53fb9644eb26f21da9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:01:46 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Wrong packages path in PlatformFvAddressLib.inf

Packages path setting have redundant letter.

Hsd-es-id: 1507846670
Original commit date: Mon Mar 9 18:34:27 2020 +0800
Change-Id: I5cbf212839a85c877240373f1d0bab8b2693f2e0
Original commit hash: 57fc3b59438164a8907056245a67fc2e7f1d294d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.inf

================================================================================ 
Commit: ec8bd926be27d4745ada282ca6cafb2fa44f9549 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:01:42 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Moving the code to enable hotplug SMI to the later phase

Enabling the Hot plug SMI for the root port after the registration of the respective handler.

Hsd-es-id: 16010743641
Original commit date: Thu Mar 5 17:05:04 2020 +0530
Change-Id: I30dc873ad0ba8695d0fae0a263f41dfff80ba1cd
Original commit hash: 5e51812cf851a919fe8600dd9c157a88e91599dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c

================================================================================ 
Commit: b4dbeabb7ca1a39ff8f671f428b957e45ad47083 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:01:15 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2111_00

Hsd-es-id: no sighting
Original commit date: Mon Mar 9 18:33:58 2020 -0700
Change-Id: I28250590a0d5841c018f20ad1353865e62899d95
Original commit hash: fb2015872b7027f5b88e002c94412724a4929c5e

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5423211b362a8ff3fb87506663d85f80f53cd7ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:00:46 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Mar 9 10:27:11 2020 -0700
Change-Id: Ia05a0341aad6d6f22816fd3ee381cbb16fa99add
Original commit hash: e4b0a534ea46f60d9a60aa1d43bc77e57d7816ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 2b1144334829b7ffdc18ce1f5fa9058fc9c3c4d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 22:00:06 2020 +0530 
-------------------------------------------------------------------------------- 
[JSLP _Rev2_POE] Regression [FW_Security]:After DTT enabled and Restore Setup Default Disabled Monolithic update is not happening and cat Error is observed.

changed the condition to check any mismatch in NVRAM size

Hsd-es-id: 16010831398
Original commit date: Thu Mar 5 17:07:00 2020 +0530
Change-Id: Ie5b985eea0bb5e9b1f3bcbe496663d1f4563b2a7
Original commit hash: 55d99cbbcc76a7802a92b80031943337ba7526d3

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c

================================================================================ 
Commit: 0337e1051637c261aecb973bce1840cde22033ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:59:55 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] Starting from SIP16 PCIe Coalescing feature need to be set up

Programming registers responsible for PCH PCIe Completion Coalescing feature.
In COCTL set to 0b are:
Posted Write Chaining Enable (PWCE),
Completion Chaining Enable (DDCE),
Chain Timer (CT),
Chain Timer Enable (CTE)
Relaxed Order Attribute Override Policy
Posted Chain Limit Mode (PCLM)
Non Posted Chain Limit Mode (NPCLM)

Hsd-es-id: 14010023732
Original commit date: Thu Feb 13 13:29:45 2020 +0100
Change-Id: I560480ae1e91ef768619eaa90bfb9773e9f17ae7
Original commit hash: 8cbc28103f5041245ee6e56220d1785fd7fd432b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: e1de6d5b2d50ae82a43f3963c3d8dc7e818dcf4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:58:48 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2107_00

Hsd-es-id: no sighting
Original commit date: Sun Mar 8 18:37:29 2020 -0700
Change-Id: Ied6139ba504d9ab1f43c7fbe92dbdb75675a6659
Original commit hash: 17a33237f4bf98b559e94a3e8acfe6a5c8cb250c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 76168dfd742fe52dfb9043a9566b57fc700b1201 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:58:36 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Mar 8 09:59:34 2020 -0700
Change-Id: I6b0e614832b79ca7792830059ac6956fa2fedc4c
Original commit hash: 99114247f46a2c39428b36429e773e930e074f01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 854bfba0a6a0dce280a68c354f086b44f4df3529 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:58:32 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Mar 8 09:51:38 2020 -0700
Change-Id: Ib054c6fb5db5f6598d9b09bc3c79fbadee4dba42
Original commit hash: 7dd90b058251db00b992d55871f46cbef57d4076

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 69a976f1ecd8a0c1c5cc7afe58065ab38ca08670 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:58:23 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Mar 8 08:59:54 2020 -0700
Change-Id: I201c955e797891989d80a6046e4652ed4ed92cc2
Original commit hash: ab73ebfbc823ac8360d7152f3ea97072b8476b2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 4035795a9b1946bbef740a3341b246fe06b505f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:58:08 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2106_00

Hsd-es-id: no sighting
Original commit date: Sat Mar 7 19:01:26 2020 -0800
Change-Id: I217dbe2f406332d6f3f01d4089af82860191ea57
Original commit hash: 8441f25d629305c1cb9ac5021d1ea9300b4b37aa

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9c0635d0a9c882456d2659af4c2a175a5bdd1185 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:58:04 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Mar 7 08:57:38 2020 -0800
Change-Id: I980bd101f2464afe571f31e2b019ff9100bf44b1
Original commit hash: 831a081d2cca411efa903fdc9c244a5e3d3d260a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 6d15dfcb5cd1e89a676076486534dfef300a2754 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:57:49 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2105_00

Hsd-es-id: no sighting
Original commit date: Fri Mar 6 17:32:52 2020 -0800
Change-Id: Ia7f7f02a8f61292ffa67b3ce6f6c5f62514b31a0
Original commit hash: 24fc3844de645317693e5a486395f766e1324663

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ac7711aa40f55f2cde6689db6fd6aece75e984c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:55:24 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Mar 6 09:02:11 2020 -0800
Change-Id: I933cb16c2b99dfd0f3cde0d59a3bd78a6d2b29ef
Original commit hash: c8ba61e2766b6b58898922068320ad3ccaec30f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 58366417fe849de87586e7196d84d71a4b21062b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:55:05 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove ASSERT when SBI msg fails

- Remove ASSERTs after PchSbiRpPciRead32 in PcieRpLib
- refactor BuildPchInfoHobs () in PchHobs.c and PchHobsEbg.c (use GetPcieControllerConfig () instead of using copied code)
Hsd-es-id: 14010736644
Original commit date: Tue Feb 4 18:51:57 2020 +0100
Change-Id: I82eb2f92cfef0ec8168cd2325ff1eed3edcf75bc
Original commit hash: d00f7578ce7b4b002d073af1270d6d67c3e9ba02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c

================================================================================ 
Commit: a7a3c357409acc63c3fa66b0fe684945e2597947 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:54:57 2020 +0530 
-------------------------------------------------------------------------------- 
Fix JSL Regression
  -- check for simics environment
Hsd-es-id: 16010857313

Original commit date: Thu Mar 5 16:19:11 2020 +0530
Change-Id: I64c4c5cf78815dc0cf68174e160b44365002e4b1
Original commit hash: d9283c95ea9f7fdf438265092998cddb452be663

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.inf

================================================================================ 
Commit: 87f2fb78625d7933d5134ed4dd44e8455b073f3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:54:53 2020 +0530 
-------------------------------------------------------------------------------- 
18010666922: [ME] HSIO Lane Assignment (FiaMux) - Add FiaMux update on enter setup

Hsd-es-id: 18010666922
Original commit date: Thu Feb 27 13:30:00 2020 +0100
Change-Id: I81abdef9311f2104041b77bce603b838cb12cd7c
Original commit hash: 1e59234f4c429a6c44082d871fe540becd70d686

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
ClientOneSiliconPkg/Include/Library/MeTypeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf

================================================================================ 
Commit: dce42aec35b48a29cba11d71306ece881298b498 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:54:50 2020 +0530 
-------------------------------------------------------------------------------- 
[EBG] Client include directories should be removed from EBG dec file

Include of IpuPreMemConfig.h in SiPolicy.h has been removed and added to related files.

Include/ConfigBlock/Ipu depencency in SiPkg.dec.template has been removed for Emmitsburg.

Hsd-es-id: 1809943908

Original commit date: Fri Feb 21 16:20:36 2020 +0100
Change-Id: I25d39139e4286b04cd49885d9e85377b2e9b8a8e
Original commit hash: 4105ac317ccb07742d21a3b1fdbf059ea7adcca6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Ipu/IpuPreMemConfig.h
ClientOneSiliconPkg/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/IpBlock/Ipu/IncludePrivate/Library/PeiIpuPolicyPrivateLib.h
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c
ClientOneSiliconPkg/SiPkg.dec.template
JasperLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: b3564615873f2ed4d0aff591bc273b72218bee80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:54:34 2020 +0530 
-------------------------------------------------------------------------------- 
TCSS - GPIO VW Index setting is incorrect for TGL-LP and TGL-H

1.Implementing GPIO VW Index setting for TGL-LP and TGL-H and
2.Rename IomAuxOriSetting() to GpioIomAuxOriSetting() and move it
  to corresponding GpioPrivateLibVerX.c for each platform.
3.Implement AuxoriOverride function for TGL

Hsd-es-id: 1507710805
Original commit date: Fri Mar 6 11:08:43 2020 +0800
Change-Id: I63e168b7616ca9bf714c7eee98554e5951f0ccd4
Original commit hash: 451edd8e3915c27ba0a71ab6a39bd0fb6c1cee41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer4.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 9896cb66080263126ab5506fe17f3d9fbaaf4c91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:54:00 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S]: Remove IED_STRING and SMM_NEHALEM_IEDBASE_OFFSET

https://git-amr-7.devtools.intel.com/gerrit/#/c/74525/
is the patch to remove IED code in CPU.
https://git-amr-7.devtools.intel.com/gerrit/#/c/74955/
is the patch to remove IED code in MRC.
https://git-amr-7.devtools.intel.com/gerrit/#/c/75370/
is the patch to remove IED code in SA and platform.

This is the patch to remove IED_STRING and SMM_HEHALEM_IEDBASE_OFFSET.

Hsd-es-id: 1609620457
Original commit date: Fri Mar 6 11:07:08 2020 +0800
Change-Id: I9f34eb09ab4e4a011e39ac459232035dcd6a74e7
Original commit hash: 01d1813041153b8471d5cc191b0d3392dc0c0832

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h

================================================================================ 
Commit: cd68d0885257b3ba01581ff4086b778e2bc67bce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:53:51 2020 +0530 
-------------------------------------------------------------------------------- 
Move OVERCLOCKING_LOCK earlier and Set OVERCLOCKING_LOCK bit by default for CVE-2019-11157

- 2209233919: Move OVERCLOCKING_LOCK prior to 2nd microcode load
- 2209233920: Set OVERCLOCKING_LOCK bit by default

Hsd-es-id: 2209233919
Original commit date: Wed Mar 4 17:17:18 2020 +0800
Change-Id: Id1890d48ba1a23912b2d72827b8cf32fc0d0b710
Original commit hash: 2b58cafadadfb60a1a8975e1415d341558f4c051

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: 24709d2ef8742d682dba734be139e30bd55d1e95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:53:35 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg/PeiPolicyInitPreMem: Remove redundant SiCreatePreMemConfigBlocks

FSP API mode doesn't expect ConfigBlocks with Si default values
to be created on Policy Init call in platform code PreMem and PostMem.
FSP API mode just expects the buffer with default UPD to be generated.
However, the original PolicyInit for PreMem and PostMem still runs
SiCreatePreMemConfigBlocks () to create ConfigBlock redundantly
in FSP API mode.
This commit removes the redundant SiCreatePreMemConfigBlocks call from
PeiPolicyInit for PreMem and PostMem.

This causes X-compatibility modules failing to locate
Compatible Memory Init PPI, which supports compatible policy load default
functions, as the PPI gets installed in FSP-M. With this commit,
X-compatibility module successfully locates the required PPI.

Hsd-es-id: 1507821151
Original commit date: Wed Mar 4 13:20:52 2020 +0800
Change-Id: Ia8dbeb555fddbf9b87a3d489805e7fcb5b8cd424
Original commit hash: 5aa921785ab2395d6231aa6602f5d5e44fca863f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInit.c
JasperLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitPreMem.c

================================================================================ 
Commit: afaf556e799cc9b8dbcae850d65c077022e781fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:53:29 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/BiosInfo.h: Remove it and use the BiosInfo.h in Edk2Platforms

Remove the ClientCommonPkg/Include/BiosInfo.h.
Use the Edk2Platforms/Platform/Intel/BoardModulePkg/Include/Guid/BiosInfo.h.
Also modify related files in ADL, RKL, JSL, TGL.

Hsd-es-id: 1507840919
Original commit date: Thu Mar 5 17:11:39 2020 +0800
Change-Id: I0cc563aaee1e2b6ccc41a645314a24bfb059d7d1
Original commit hash: 817400b62b01c806d90b8f11c339bbb24470fe62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/BiosInfo.h
JasperLakeBoardPkg/BiosInfo/BiosInfo.c
JasperLakeBoardPkg/BiosInfo/BiosInfo.inf
JasperLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
JasperLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
JasperLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
JasperLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c
JasperLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.inf

================================================================================ 
Commit: 0ae288cb5da8aab56705233c7bebad6c2da12b13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:52:58 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2104_00

Hsd-es-id: no sighting
Original commit date: Thu Mar 5 17:35:36 2020 -0800
Change-Id: I657172c858397eafb8483879eda8be958e1ee557
Original commit hash: ddddf98804df5f20859a3f34c4c77a30f45db379

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2a258ae8563d7ae8ce59970289f09676d732b63e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:52:55 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S]: Remove IED code from SA and platform

https://git-amr-7.devtools.intel.com/gerrit/#/c/74525/
is the patch to remove IED code in CPU.
https://git-amr-7.devtools.intel.com/gerrit/#/c/74955/
is the patch to remove IED code in MRC.

This patch is to remove IED code in SA and platform.

Hsd-es-id: 1609620457
Original commit date: Mon Mar 2 11:01:10 2020 +0800
Change-Id: Ib11cfd7665c25370ab7b7d00f37933f8dd1be6f3
Original commit hash: e2179e6a5ff66dee38a017b14193d12546799c24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/Include/SaDataHob.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
JasperLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
JasperLakeFspPkg/Upd/FspmUpd.dsc
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: e9405b2fed1a88333cfc9563755802fa6c9e8cd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:52:20 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Mar 5 13:19:31 2020 -0800
Change-Id: Idb078fd95af41bae0d42a560be16a778f9c41109
Original commit hash: 2d08b6c2a1324e255f85892cc977a8632c4ca94a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 78f4324c8dacc1bd32d77c95b5ed4d859b1e578c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:51:55 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Important improvements and fixes for RST PMem caching

Adding checks for NULL Pointer to make sure there aren't invalid accesses.
Fixing Query Supported Functions Command to show 2 functions instead of 1

Hsd-es-id: 2207621010
Original commit date: Thu Feb 27 11:03:51 2020 -0800
Change-Id: Ie0e8c3d3fba2c16dae1d124faf661f37d326e6af
Original commit hash: 6ef40f8067e4ede3dcd39e42ddde5692dbbce496

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMailboxInterface.c
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl

================================================================================ 
Commit: c14097d5a917259e8544214ae9bfaefce69ab036 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:51:52 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Itss/PeiItssLib: Update PirxRegister array for version 2 of itss lib
 - Include D30 and D27 in array
   - D30 uses intx -> pirq in both LP and H
   - D27 uses intx -> pirq only in H
 - shift PirIndex of other devices accordingly

Hsd-es-id: 14011035626
Original commit date: Mon Mar 2 14:13:59 2020 -0800
Change-Id: I7c0865e5320b757ae68f1427d6507a1b2f13fd87
Original commit hash: fe11bd6ce164038887e42555d82819b1aff1dae9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer2.c

================================================================================ 
Commit: 892fe3b13d275415ef45569a008c2814e77a2982 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:51:27 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Intel High Definition Audio yellow bang observed in Device manager for SNDW config

When HDA link is disabled SDI0 and SDI1 should be disabled also.

Hsd-es-id: 16010796009
Original commit date: Wed Mar 4 11:42:37 2020 +0100
Change-Id: Iaf3f2aabba827fcd293f7fc65ec36df862caa5b4
Original commit hash: 5a60f0f56afd6cdbc57cf87963109809d087f451

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 810e87634070af94b96dc3a69fd444dc8fec9ebe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:51:19 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL-U/Y42][BIOS] TGL sending Set_Slot_Power_Limit message with incorrect scale field resulting in slot power limit set to 7.5W which by spec would be ignored by all ep devices and result in max allowed power of 25W - should be 75W for PEG ports

Hsd-es-id: 16010853975

Impacted Platforms: TGL, RKL, ADL

Original commit date: Tue Mar 3 23:46:29 2020 +0530
Change-Id: I6b838d7a13a7b5dc2f9366c55b1f73f877113dc7
Original commit hash: 4d047b5ff3fe0133d0fa67e3b74ab805dbe16a2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 855c346f6cab33adc77505e5c75ab57a41b6fe1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:51:08 2020 +0530 
-------------------------------------------------------------------------------- 
ADL&TGL&RKL: Implemented CPU Package V/F curve.

This patch provides two VF point offset mode support: Legacy &
Selection. In Legacy Mode, setting a global offset for the entire
VF curve. In Selection modes, setting a selected VF point.

Hsd-es-id: 1507821853
Original commit date: Wed Feb 26 10:15:26 2020 +0800
Change-Id: Ieb2c01d46c6c75a18ac9d793cb7943328d4cb527
Original commit hash: 4864218248d5d4ab248a0b57ceb332b783265a78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.c

================================================================================ 
Commit: 3b43e43c0cb7f33b745c43c0e986257f1eae5086 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:50:59 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Capsule Update (BIOS Except components) Recovery Path needs sufficient FVs from SPI to continue seamless recovery

Cherry-pick TigerLake solution ID 95a0eef0b9377204760f03b67b3b99498a286751.
Fix only loading advanced FV issues,
The correct behavior is to load Advanced, UefiBoot and OsBoot FVs.

Cherry-pick TigerLake solution ID 8be386694d8d6400ec983f664a61625d5b701a3c.
Fix monolithic or other capsules (other than BIOS components) update interruption.

Hsd-es-id: 1507640246, 1607847757
Original commit date: Tue Mar 3 17:45:23 2020 +0800
Change-Id: Id8d015d14138628c7e8f3eee9a7e6e41a0109085
Original commit hash: a1b72cd2cff2ed240e4a5e7653e23556b6572b2d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
JasperLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf

================================================================================ 
Commit: 5fa0e645038d1a1e64f8f38634d8181d47888fe1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:50:52 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Need a new editable field in BIOS to change the Subsystem ID
in PCI header config space for HD Audio BUS controller

Changes has been ported from POC done in CML - https://git-amr-7.devtools.intel.com/gerrit/#/c/65372/

Hsd-es-id: 1607664400
Original commit date: Thu Feb 27 15:48:46 2020 +0530
Change-Id: Ib351d5133c9f5a265730f4456052f468b9610b78
Original commit hash: 58e68b59ea5b2438f728c0b68ca47e3ac557e681

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
JasperLakePlatSamplePkg/Setup/PchSetup.hfr
JasperLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 25dad4cda7f3cc254f8b0b0b04f4189015a77a80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:50:23 2020 +0530 
-------------------------------------------------------------------------------- 
Update Advanced Feature References to edk2-platforms/Features/Intel

All the Client master projects need to be updated to reference the advanced features it currently uses in edk2-platforms/Platform/Intel from edk2-platforms/Features/Intel instead. The boot should be functionally equivalent before and after the change.

Hsd-es-id: 22010005419
Original commit date: Tue Mar 3 14:45:06 2020 +0800
Change-Id: Ib5e7cec0b8cf8fec10caa0da6111183e9c598bfd
Original commit hash: fe5c58279ae522baa1f55f5c0c8789d2ec042139

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5a4eba821d95792df9e1622ec79d6ea069cd4793 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:50:12 2020 +0530 
-------------------------------------------------------------------------------- 
Fix that Msc of Cpu Trace isn't restored correctly while S3 resume.

Hsd-es-id: 1507577375
Impact Platforms: TGL, JSL, RKL, ADL

Original commit date: Wed Mar 4 11:10:59 2020 +0800
Change-Id: I103ed9a6e86ccb5f9975d159b90c8ab5864d2874
Original commit hash: cab286fbdaf9ed8841318e92af64467c17f52b33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
JasperLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.c

================================================================================ 
Commit: 359cf7c58e8f856a85e0fb377e46635395ab405c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:49:48 2020 +0530 
-------------------------------------------------------------------------------- 
[ClientCommonPkg] Update Advanced Feature References to edk2-platforms/Features/Intel

Hsd-es-id: 22010005505
Original commit date: Tue Mar 3 14:29:33 2020 +0800
Change-Id: Ib83486095645b67937a277dc374fd4ced2398349
Original commit hash: 137a84a407d08aa332bf322ae4583e800fe1da01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/BaseUsb3DebugPortParameterLibCmos/BaseUsb3DebugPortParameterLibCmos.inf

================================================================================ 
Commit: 482c90a7a0427fc64b57a17e323d195a129d81ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:49:17 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] - Null checks added.

Null pointer checks are added to avoid undefined behaviour.

Hsd-es-id: 16010838162
Original commit date: Tue Mar 3 15:12:41 2020 +0530
Change-Id: I270e49b3fc462d632bd7fd31ce54680d512ac208
Original commit hash: 017db18e482f5627b61c89c68b350919dfaa9f07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/BaseGpioCheckConflictLib/BaseGpioCheckConflictLib.c

================================================================================ 
Commit: 408120e6f906a4042dc131fac798a7f5f7dbc7f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:48:57 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2103_01

Hsd-es-id: no sighting
Original commit date: Wed Mar 4 17:36:42 2020 -0800
Change-Id: Ibe8174a43c1c8d246a51185f4d8022eca6d129ad
Original commit hash: 75a0f39386cfe3a7f80095bbd22c86e6b0f6acc5

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3066036d22624c6b192ecec5ed883466cfd628dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:48:37 2020 +0530 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/Acpi:		Split PCI Host Bus from System Agent
TigerLakeOpenBoardPkg/Acpi:	Update references to System Agent registers
ClientOneSiliconPkg/IpBlock: 	Update references to System Agent registers
TigerLakePlatSamplePkg/Tools:	Update Intel ASL compiler to 20200110

This set of changes splits the PCI Host Bus device(s) using a _HID of PNP0A08 from
the System Agent PCI device using an _ADR of 0 (bus 0, device 0, function 0).
This corrects a longstanding violation of the ACPI specification, and removes
a warning emitted from the ASL compiler. Also copyright dates have been updated.

Hsd-es-id: 2206921981
Original commit date: Wed Feb 12 20:18:21 2020 -0800
Change-Id: I76d5a7dc95124c11b68e91d590b619a2e2353276
Original commit hash: 6272be791120ba77bac407e9253438d631e0b829

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxOpRn.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.asl
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl

================================================================================ 
Commit: bfb49a264b5db653ac1aa5851d67fe011b35c320 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:47:56 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][BIOS] Sighting - Assert when NVMe is connected to PEG10
Hsd-es-id: 22010358820
Impacted Platforms: ADL

Original commit date: Wed Mar 4 17:59:54 2020 +0530
Change-Id: Idb3f69e11fd534d1bf2b6b9c7f0abbd7e9349e19
Original commit hash: ecf139757d5b666cdf8184598cb07edf08ee780d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 5283854b42bd62d7625a7de63433c9688a713221 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:47:45 2020 +0530 
-------------------------------------------------------------------------------- 
18010488054: [ME] Remove HeciUniversalSendAndReceive ()

Remove local HeciUniversalSendAndReceive ()
Replace with HeciSendWithAck () from (MeUtilsLib API)

Hsd-es-id: 18010488054
Original commit date: Wed Feb 12 13:38:15 2020 +0100
Change-Id: I7c1a3e7a8568d3aa7fc290d4080c03a57e3a189a
Original commit hash: ced50ed644fe67add9859a4e743c2ae7f55b0e6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLib.c

================================================================================ 
Commit: 72cb79555a10e384ef814c5dd6e71751c1c422a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:47:25 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove Pcucommon.h

Hsd-es-id: 1507608826
Original commit date: Mon Jan 20 10:33:36 2020 +0800
Change-Id: Id562929889a16c8c54cfa2d754ef7e05ca3c82f6
Original commit hash: 2cecfd34ce9c329956bfa5cfcf8c9ce454fc9c3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Include/Register/Pcucommon.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInit.c
JasperLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
JasperLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
JasperLakePlatSamplePkg/Setup/CpuSetup.c
JasperLakePlatSamplePkg/Setup/OverClockSetup.c
JasperLakePlatSamplePkg/Setup/SaSetup.c
JasperLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: e9024273c1a67f9f496fb2bb5346f31f5afa8f24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:47:11 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg/Platform/PciHotPlug: Clean up unneeded TBT function in PciHotPlug driver

[JSL] Clean up unneeded TBT function in PciHotPlug driver.

Hsd-es-id: 1507806761
Original commit date: Tue Mar 3 15:39:48 2020 +0800
Change-Id: Ic9f479d3b6e7e7b96d3aa2c26fa876fae30878f6
Original commit hash: 7bf04bf3e3fd6843098ab5b05c6c22d3eb559348

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
JasperLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.h
JasperLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
JasperLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c
JasperLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.h

================================================================================ 
Commit: 3d67d4cbf68cb2dbfecd3a837be75b628c07caa1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:47:08 2020 +0530 
-------------------------------------------------------------------------------- 
Implement Squelch setting for ASPM and PHY Recal request as per BWG section 6 in SIP17 BWG
Hsd-es-id: 16010799693
Impacted Platforms: ADL

Original commit date: Wed Feb 19 15:19:43 2020 +0530
Change-Id: I2892ac3440ba6fb98d7439041d67ff5bfa8253d2
Original commit hash: d2c5119af579d1b028e3cf2698570da27bb7c98d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: 8930959c5fdaf82bde7fba8ce1992615a5c01395 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:47:02 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2103_00

Hsd-es-id: no sighting
Original commit date: Wed Mar 4 00:32:18 2020 -0800
Change-Id: I57e972b8665674f9cbafa37719ef53a597042535
Original commit hash: 5d87c73b62debf53b4c682d6ef79b8c00b358adf

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9d3fbcb79e4ecf7d7b463970e46fc47021893a66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:46:58 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][VP][GPIO]: Four Unknown Devices Yellow Bang observed in Device Manager

GPIO ACPI ADS-S:
Communities: 0, 1, 3, 4, 5
Gpio Groups: GPP_I, GPP_R,   GPP_J,
             VGPIO, VGPIO_0, GPP_B,
             GPP_G, GPP_H,   GPP_A,
             GPP_C, GPP_S,   GPP_E,
             GPP_K, GPP_F,   GPP_D

Hsd-es-id: 16010057515
Original commit date: Fri Feb 14 15:44:58 2020 +0100
Change-Id: I8c4a6a23a168deb5dd502773ed75c97a0f3f838e
Original commit hash: acf22aa91e019a595da6e3b403d708df16fae46c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesVer4.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLibObjectsVer4.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioVer4.asl

================================================================================ 
Commit: 6d4f0f9b558ddb92fd663af2722f1c94407d48e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:46:54 2020 +0530 
-------------------------------------------------------------------------------- 
Build files clean-up in the Master Branch

below files are deleted
	JasperLakeFspBinPkg/Include/FirmwareVersionInfoHob.h
	JasperLakeFspBinPkg/Include/FspUpd.h
	JasperLakeFspBinPkg/Include/FspmUpd.h
	JasperLakeFspBinPkg/Include/FspsUpd.h
	JasperLakeFspBinPkg/Include/FsptUpd.h
	JasperLakeFspBinPkg/Include/MemInfoHob.h
	JasperLakeFspBinPkg/Include/SmbiosCacheInfoHob.h
	JasperLakeFspBinPkg/Include/SmbiosProcessorInfoHob.h
	JasperLakeFspPkg/Include/FspUpd.h
	JasperLakeFspPkg/Include/FspmUpd.h
	JasperLakeFspPkg/Include/FspsUpd.h
	JasperLakeFspPkg/Include/FsptUpd.h
	JasperLakeFspPkg/Include/MemInfoHob.h
Above files are added to ignore list of GIT.

Hsd-es-id: 16010853060
Original commit date: Wed Feb 26 13:12:12 2020 +0530
Change-Id: I55c6040e4aa48c0e5a2da41953e61d653d3ba5c9
Original commit hash: 8016ec0cadc158776fe1d13a76a8be130043a2a7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspBinPkg/.gitignore
JasperLakeFspBinPkg/Include/FirmwareVersionInfoHob.h
JasperLakeFspBinPkg/Include/FspUpd.h
JasperLakeFspBinPkg/Include/FspmUpd.h
JasperLakeFspBinPkg/Include/FspsUpd.h
JasperLakeFspBinPkg/Include/FsptUpd.h
JasperLakeFspBinPkg/Include/MemInfoHob.h
JasperLakeFspBinPkg/Include/SmbiosCacheInfoHob.h
JasperLakeFspBinPkg/Include/SmbiosProcessorInfoHob.h
JasperLakeFspPkg/.gitignore
JasperLakeFspPkg/Include/FspUpd.h
JasperLakeFspPkg/Include/FspmUpd.h
JasperLakeFspPkg/Include/FspsUpd.h
JasperLakeFspPkg/Include/FsptUpd.h
JasperLakeFspPkg/Include/MemInfoHob.h

================================================================================ 
Commit: 637615e59b84facc3035efb7e89f57c53333a02a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:46:51 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] - Remove unused files and folders from Non-POR IP Blocks (Phase 1 - Non-POR IpBlock Cleanup).

Modified the JasperLake Source files to remove the below Non-POR IpBlock's sub-folders, which does not have any dependency from C1S source.

IPBLOCKS:
ClientOneSiliconPkgIpBlock\Amt
ClientOneSiliconPkg\IpBlock\BiosGuard
ClientOneSiliconPkg\IpBlock\CpuPcieRp
ClientOneSiliconPkg\IpBlock\Ish
ClientOneSiliconPkg\IpBlock\Overclocking
ClientOneSiliconPkg\IpBlock\Rst
ClientOneSiliconPkg\IpBlock\Tbt
ClientOneSiliconPkg\IpBlock\Tcss
ClientOneSiliconPkg\IpBlock\TwoLm
ClientOneSiliconPkg\IpBlock\Vmd

CHANGES:
1. JasperLakeFspPkgConfig.dsc :  Made PcdOverclockEnable = FALSE
2. JasperLakeFspPkg.dsc :
     - Removed unsused 'AsfMsgLib', 'DxeTbtDisBmeLib'.
     - Remapped 'PeiRstPolicyLib' to NULL Library
3.  JasperLake\SiPkgCommonLib.dsc : Removed unused 'DxeTbtDisBmeLib'
4. Fru\JslPch\CommonLib.dsc : Removed unused 'AsfMsgLib'
5. Fru\JslPch\PeiLib.dsc : Remapped 'PeiRstPolicyLib' to NULL Library
6. SiPkg.dec.template
     -  For Jasperlake - Remove 'AcpiTables' folder of Vmd,  Tcss and Tbt.
     -  For jasperlake - Removed the unused  NvdimmCacheInfoLib Library Class

Removed the below folders/files which does not have any dependency on the  C1S Source Codes
(Modify CrTools\..\ipclean_JasperLake.ini for excluding the below folder/files)

Intel/ClientOneSiliconPkg/Include/Library/PeiSpsPreMemPolicyLib.h
Intel/ClientOneSiliconPkg/IpBlock/Amt/IncludePrivate/AmtForcePushPetHob.h
Intel/ClientOneSiliconPkg/IpBlock/Amt/IncludePrivate/Library/AsfMsgLib.h

Intel/ClientOneSiliconPkg/IpBlock/Vmd/IncludePrivate/Library/PeiVmdInitLib.h

Intel/ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/NvdimmCacheInfoLib.h

Intel/ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/ITbtNvsAreaDef.h

Intel/ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibVer1.inf
Intel/ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibVer1.c
Intel/ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/RstCrLibVer2.c
Intel/ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/RstCrLibVer3.c
Intel/ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/PeiDxeSmmRstCrLibVer2.inf
Intel/ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/PeiDxeSmmRstCrLibVer3.inf

Intel/ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.c
Intel/ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.inf
Intel/ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer2.c
Intel/ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer2.inf
Intel/ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer2.c
Intel/ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer2.inf

Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieRpInitLib.h
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h

; List of Directories to EXCLUDE.
Intel/ClientOneSiliconPkg/IpBlock/Amt/AmtInit/
Intel/ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/
Intel/ClientOneSiliconPkg/IpBlock/Amt/Sol/
Intel/ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/
Intel/ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/
Intel/ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiDxeAsfMsgLib/

Intel/ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/
Intel/ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/

Intel/ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/
Intel/ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/
Intel/ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/

Intel/ClientOneSiliconPkg/IpBlock/TwoLm/Bzm/
Intel/ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/DPMem/
Intel/ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/
Intel/ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/
Intel/ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/

Intel/ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeTbtDisBmeLib/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLib/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Protocol/

Intel/ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/
Intel/ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/

Intel/ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/

Intel/ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/

Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmItbtPcieRpLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieDmiLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieVgaInitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiItbtPcieRpInitLib/

Hsd-es-id: 16010839850
Original commit date: Tue Feb 25 06:12:08 2020 +0530
Change-Id: I442550af26cdf35cdbc5d3e54bc9c25fc24896ec
Original commit hash: 517c4f8fc5830c6b7cbaa9d7788cd9a98b15166c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/JslPch/PeiLib.dsc
ClientOneSiliconPkg/Product/JasperLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SiPkg.dec.template
JasperLakeFspPkg/JasperLakeFspPkg.dsc
JasperLakeFspPkg/JasperLakeFspPkgConfig.dsc

================================================================================ 
Commit: 31013c656d905dbdf8d8a79e00fd12bb69d66409 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:46:35 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Update IA_COS_WAYS MSR default values

Updated CLOS MSR values through FRU

Hsd-es-id: 1609016428
Original commit date: Wed Feb 12 14:36:09 2020 +0530
Change-Id: Ic44486a309d77a72532d0d15151cf914d0d8936f
Original commit hash: 2d7fe9c9359d78c69e59a6dec23996032feb8ba4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: dd97fd027b84d346a29f4e80b9632b2b838e89ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:46:28 2020 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Include/MultiPlatform/: Remove _* files

Need not the routing tables in MultiPlatform/_* files now, so remove them.

Impacted Platforms: TGL, ADL, JSL, RKL.

Hsd-es-id: 1507835588
Original commit date: Tue Mar 3 16:01:16 2020 +0800
Change-Id: Ia449d98662daef5b0a5ed69d1a2954bdc60608f8
Original commit hash: 3f421b3f8f7b025e3032e305e7470c1eb4b8e815

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Include/MultiPlatform/_Default_BusNumberTranslator.h
JasperLakePlatSamplePkg/Include/MultiPlatform/_Default_MpTableData.h
JasperLakePlatSamplePkg/Include/MultiPlatform/_Default_PirqTableData.h
JasperLakePlatSamplePkg/Include/MultiPlatform/_RvpDt_BusNumberTranslator.h
JasperLakePlatSamplePkg/Include/MultiPlatform/_RvpDt_MpTableData.h
JasperLakePlatSamplePkg/Include/MultiPlatform/_RvpDt_PirqTableData.h
JasperLakePlatSamplePkg/Include/MultiPlatform/_RvpM_BusNumberTranslator.h
JasperLakePlatSamplePkg/Include/MultiPlatform/_RvpM_MpTableData.h
JasperLakePlatSamplePkg/Include/MultiPlatform/_RvpM_PirqTableData.h
JasperLakePlatSamplePkg/Include/MultiPlatform/_Rvp_BusNumberTranslator.h
JasperLakePlatSamplePkg/Include/MultiPlatform/_Rvp_MpTableData.h
JasperLakePlatSamplePkg/Include/MultiPlatform/_Rvp_PirqTableData.h
JasperLakePlatSamplePkg/Include/MultiPlatform/_Sds_BusNumberTranslator.h
JasperLakePlatSamplePkg/Include/MultiPlatform/_Sds_MpTableData.h
JasperLakePlatSamplePkg/Include/MultiPlatform/_Sds_PirqTableData.h

================================================================================ 
Commit: d22b868c2c6f0be1462bac611272f37f64011770 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:46:22 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/Library/SetupDataCacheLib.h: Remove it.

Now the platforms already have its own SetupDataCacheLib.h.

Hsd-es-id: 1507828328
Original commit date: Mon Mar 2 11:12:54 2020 +0800
Change-Id: I1b40ca9cb14d9b5dfbf4674c90e6c2f79b70a345
Original commit hash: 84b50ef41dfe73d3e573dd4bf87212cd43d3a665

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Library/SetupDataCacheLib.h

================================================================================ 
Commit: 7cdfd60eb964d520c08d0aab48d62f554f575bd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:46:19 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/Protocol/FlashDeviceInfo.h: Remove it

Will not support FLASH_DEVICE_INFO_PROTOCOL any more.
Only use PCH_SPI_PROTOCOL now.
Remove the following:
  ClientCommonPkg/Include/Protocol/FlashDeviceInfo.h
  AlderLakePlatSamplePkg/Library/BaseFlashDeviceLib/*
And modify some related files.

Hsd-es-id: 1507827597
Original commit date: Mon Mar 2 09:22:44 2020 +0800
Change-Id: I0497d683814c80e7990017cb118bb4c7dbff84e7
Original commit hash: ab6907ecc20c4deea90b12bbf4599e01f534536d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Protocol/FlashDeviceInfo.h
JasperLakePlatSamplePkg/Library/DxeSpiFlashCommonLib/DxeSpiFlashCommonLib.inf
JasperLakePlatSamplePkg/Library/DxeSpiFlashCommonLib/SpiFlashCommon.c

================================================================================ 
Commit: b251f90bce848591aca5da8499fff813d3e139a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:46:10 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2102_00

Hsd-es-id: no sighting
Original commit date: Tue Mar 3 17:37:27 2020 -0800
Change-Id: Iea1f953c4030dff1cb84840a89ca21552ce20bad
Original commit hash: 55aac7b22b8957dba83d401c45ea848bde739adb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 45c0276b0dd730dc8626258cc2de110c8ac70490 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:45:58 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Restricted/Tools/ACE: Remove it.

Need not it now.
Remove the following:
  ClientCommonPkg/Restricted/Tools/ACE/*
  PlatSamplePkg/FixAceGcc.py

Hsd-es-id: 1507817484
Original commit date: Wed Feb 26 13:07:34 2020 +0800
Change-Id: I961c70a1d9bf5a774f3c0d8f03780f8a6dfc3b20
Original commit hash: bfc47bc7ed7e824014f317fc2a68af6762b5eeaa

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/PreBuild.sh
JasperLakeBoardPkg/prebuild.bat
JasperLakePlatSamplePkg/FixAceGcc.py

================================================================================ 
Commit: 05a29829fd76d270d24a1c3c7e9d186dc4622001 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:45:42 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Handle ACM TPM_SU_STATE failure during S3

When using BootGuard profiles in which the Tpm2Startup is handled by the BtG ACM
module, BIOS should catch the TPM_SU_STATE startup failure and handle the
condition by issuing a cold reset.

  * The BootGuardLib will handle the cold reset request through the
    SiScheduleResetLib.
  * Added B_CPU_BOOT_GUARD_BOOTSTATUS_S3_TPM_STARTUP_FAILED definition into
    CpuRegs.h
  * Updated BootGuardLib to define and use BootGuardBootStatus as a UINT64 type.

Hsd-es-id: 14010338356
Original commit date: Thu Feb 27 12:57:33 2020 -0800
Change-Id: Icf5bd1b79b3ead44e593902f07a1e3bded5f368f
Original commit hash: 178df68407e857bd1ebd001724181d0e49e13f09

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Library/BootGuardLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmBootGuardLib/BootGuardLibrary.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmBootGuardLib/PeiDxeSmmBootGuardLib.inf

================================================================================ 
Commit: 4d1f01608a907fcc12290ea9c8e209b6e6b7c926 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:44:34 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove usage of PchSbiRpPciXxx functions outside of PCIe lib

Removed the usage of the PchSbiRpPciXxx functions outside
of the PeiPcieRpInitLib in preparation to remove those functions
from helpers lib. Rst library will now use GetPcieControllerConfig
to get controller configuration and HybridStorageLib will use newly
created PcieEnableTrunkClockGate to enable clock gating on hybrid
storage.

Hsd-es-id: 1607351014
Original commit date: Thu Feb 20 18:15:47 2020 +0100
Change-Id: If9e973ce249b6e412fe380fb0959774994690173
Original commit hash: 763b2c32e5e82fa5964d23b89141a7a45b5a1c08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLibNoRemap.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemappingNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c

================================================================================ 
Commit: 5ceb4a081180587e9353a3612c1007d0dbb752fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:44:29 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakeFspPkg: Update partial header file

Add PchSerialIoI2cSclPinMux and PchSerialIoI2cSdaPinMux Upds to
partial header.

Hsd-es-id: 16010832455

Original commit date: Wed Feb 26 20:21:03 2020 +0530
Change-Id: If6ba39d0a6a8ef6157330f6d04ebf011ab908390
Original commit hash: fb1c918a73f72bc8e865c28d1972ae57a9938aeb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt

================================================================================ 
Commit: c6167cf7987c2929344ac72111c27c422e7c414c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:44:26 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakeFspPkg: Update partial header file

Add MemorySpdPtr01 and MemorySpdPtr11 Upds to partial header.

Hsd-es-id: 16010832420

Original commit date: Wed Feb 26 18:35:46 2020 +0530
Change-Id: Ie342910ebd46fb458bf0849c9e384db06c6eac2f
Original commit hash: 0dc0c9028d563e9ddaae49c869d1c218b8ab5aa6

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt

================================================================================ 
Commit: a798e66cd094452e1d6c752874b2bb5104702b4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:44:22 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg/Features/Tbt: Clean up TBT from platform code

1. Sync TGL code change with commit a68cabc03bc1c0fe464143b7160a1248bfd2970c
2. Clean TBT related Setup code in JasperLakePlatSamplePkg/JasperLakeBoardPkg
3. Clean TBT related ASL code in JasperLakePlatSamplePkg/JasperLakeBoardPkg

Hsd-es-id: 1507806761
Original commit date: Mon Feb 24 18:55:42 2020 +0800
Change-Id: I63a1b7f5e716a34695b436b425df2c6c412a92b6
Original commit hash: d36ffab129f89377fabc31c3842dc12597819c06

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
JasperLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
JasperLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
JasperLakeBoardPkg/BoardPkg.dec
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakeBoardPkg/BoardPkgConfig.dsc
JasperLakeBoardPkg/BoardPkgConfigDefault.dsc
JasperLakeBoardPkg/JasperLakeBoards/Include/JasperLakeBoardConfigPatchTable.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
JasperLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
JasperLakeBoardPkg/cln.bat
JasperLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
JasperLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbt.asl
JasperLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
JasperLakePlatSamplePkg/Features/Tbt/Include/DTbtDefinition.h
JasperLakePlatSamplePkg/Features/Tbt/Include/DTbtInfoHob.h
JasperLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
JasperLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
JasperLakePlatSamplePkg/Features/Tbt/Include/Library/DxeDTbtPolicyLib.h
JasperLakePlatSamplePkg/Features/Tbt/Include/Library/PeiDTbtPolicyLib.h
JasperLakePlatSamplePkg/Features/Tbt/Include/PeiDTbtGenericStructure.h
JasperLakePlatSamplePkg/Features/Tbt/Include/Ppi/PeiDTbtPolicy.h
JasperLakePlatSamplePkg/Features/Tbt/Include/Private/Library/PeiDTbtInitLib.h
JasperLakePlatSamplePkg/Features/Tbt/Include/Protocol/DTbtNvsArea.h
JasperLakePlatSamplePkg/Features/Tbt/Include/Protocol/DxeDTbtPolicy.h
JasperLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
JasperLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.inf
JasperLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLib/DxeDTbtPolicyLib.c
JasperLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLib/DxeDTbtPolicyLib.inf
JasperLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLib/DxeDTbtPolicyLibrary.h
JasperLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.c
JasperLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.inf
JasperLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLibrary.h
JasperLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
JasperLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.inf
JasperLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLibNull/PeiDTbtInitLibNull.c
JasperLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLibNull/PeiDTbtInitLibNull.inf
JasperLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
JasperLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.inf
JasperLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/DTbtSmm.c
JasperLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/DTbtSmm.inf
JasperLakePlatSamplePkg/Include/Library/DxeTbtPolicyUpdateLib.h
JasperLakePlatSamplePkg/Include/Library/PeiPolicyBoardConfigLib.h
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
JasperLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.h
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
JasperLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInit.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.h
JasperLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
JasperLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.h
JasperLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.h
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.h
JasperLakePlatSamplePkg/PlatformPkg.dec
JasperLakePlatSamplePkg/Setup/Advanced.vfr
JasperLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
JasperLakePlatSamplePkg/Setup/HiiConfigAccess.c
JasperLakePlatSamplePkg/Setup/IntegratedTbtOptions.hfr
JasperLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
JasperLakePlatSamplePkg/Setup/SaSetup.c
JasperLakePlatSamplePkg/Setup/Setup.c
JasperLakePlatSamplePkg/Setup/Setup.inf
JasperLakePlatSamplePkg/Setup/SetupCallbackExList.h
JasperLakePlatSamplePkg/Setup/SetupId.h
JasperLakePlatSamplePkg/Setup/TbtSetup.c
JasperLakePlatSamplePkg/Setup/TbtSetup.hfr
JasperLakePlatSamplePkg/Setup/TbtSetup.uni
JasperLakePlatSamplePkg/Setup/TbtStringPool.hfr

================================================================================ 
Commit: 150424db6e3b820ae83003a4f1d6df0d1bc14309 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:44:08 2020 +0530 
-------------------------------------------------------------------------------- 
Get SPI Component number routine is incorrect

Added bitmasking and shifting to SpiGetFlashComponentsNumber function
as it was returning not the Components number but the whole descriptor

Hsd-es-id: 1507825401

Original commit date: Mon Mar 2 15:13:55 2020 +0100
Change-Id: I26fd3e7a8a9ae2184e7eef6879443759da755b55
Original commit hash: ca172104d7d007860ee89b09eca6301bab66a557

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/FlashRegs.h
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c
JasperLakePlatSamplePkg/Setup/PchSetup.c

================================================================================ 
Commit: b6108f395d78fb7902e33e4c8bc9cee5ec3c65fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:44:01 2020 +0530 
-------------------------------------------------------------------------------- 
PchSmiDispatcher: BIOS_SPI_BC changes after S3 resume

Upon S3 BIOS Control register in SPI changes and doesn't reflect
configuration from before S3. To fix this adding S3 BootScript restore
for ASE_BWP bit to reenable the functionality on S3 resume.

Hsd-es-id: 2207685247

Original commit date: Wed Feb 26 13:13:31 2020 +0100
Change-Id: I5a640ec0fb1aaf13a0402ab53041e8c6693bcb62
Original commit hash: 7f3de0961b9886936c4c916eb47288a34a5a1bba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c

================================================================================ 
Commit: 150f9774a0844d549bb4a3425f9a44eb542a82d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:43:51 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakeFspPkg: FSP DXE driver should follow FSP 2.1 spec to send debug message by StatusCode service.

Add FSP DXE debug library to support report status code.

Hsd-es-id: 1507814132
Original commit date: Wed Feb 26 13:56:54 2020 +0800
Change-Id: I0f6d8a90e058bf484166b411f0784cdd23baca35
Original commit hash: 0853d8680fe7059f3349296de01211d75462fd52

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/JasperLakeFspPkg.dsc
JasperLakeFspPkg/Library/DebugLibDebugPort/Dxe/DebugLibDebugPort.c
JasperLakeFspPkg/Library/DebugLibDebugPort/Dxe/DebugLibDebugPort.inf
JasperLakeFspPkg/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.c
JasperLakeFspPkg/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.inf
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/RamStatusCodeWorker.c
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/SerialIoUartStatusCodeWorker.c
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/Usb3StatusCodeWorker.c

================================================================================ 
Commit: 1370a98c7819398dbce56c52e436ce9f94cb22e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:43:41 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][PM] PS1,2,3 thresholds for IMPV9 VR (vccin) are programmed incorrectly in BIOS.

Updated values through Setup.
To keep data consistency, set data = 0 for MailboxRead in setup for VR_MSR type.
Updated PS2 value to zero as per WA : https://hsdes.intel.com/appstore/article/#/22010323207

Hsd-es-id: 22010318163
Original commit date: Mon Mar 2 11:33:51 2020 +0530
Change-Id: I58de3ac93a8ad7ec57c3643d1251c0fbc27da44d
Original commit hash: 4600a4371bbb8b42423ab850726fe127f3794c48

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 10e0ef472cad7f7def16f8e640fe08e73ef9d47d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:43:29 2020 +0530 
-------------------------------------------------------------------------------- 
Add API to determine if PMTCS register programming from CPU TraceHub initialization.

Hsd-es-id: 1307269568
Impact Platforms: TGL, RKL, ADL, JSL

Original commit date: Mon Mar 2 11:49:25 2020 +0800
Change-Id: Idf9c7a1c693a6063c083e724ed90e7c308d25084
Original commit hash: d909335f545f4ed460ce71643a1d3acf7f1f5824

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/BaseTraceHubInfoFruLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c

================================================================================ 
Commit: 49326244ded42460d574c4d18e61ae89caab24e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:43:25 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg MemoryInit: Remove IED code

https://git-amr-7.devtools.intel.com/gerrit/#/c/74525/
is the patch to remove IED code in CPU.
This patch is to remove IED code in MRC.
Another patch will remove IED code in SA.

Hsd-es-id: 1609620457
Original commit date: Thu Jan 23 16:55:49 2020 +0800
Change-Id: I9999f390db40ffbfe5e3d3302359c29a95b15308
Original commit hash: 2f2450bd4c61c3fc95cb7f121e24a5c991f27ced

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f9995902dbeea9f4a13601fa86088589ff30cb2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:43:21 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg SmmCpuFeaturesLib: Remove IED code

This patch is to remove IED code in CPU.
Following patches will remove IED code in SA and MRC.

SmmCpuFeaturesLib is consuming HobLib, but not adds it in inf.
This patch adds it explicitly.

Hsd-es-id: 1609620457
Original commit date: Thu Jan 23 16:55:49 2020 +0800
Change-Id: I63b2fd8b00a63a90e92a7a1888281f8d898c14d5
Original commit hash: af7166c8c9818ba55f8b633433e0838d286cb95f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: e1c165c54d593bc167f632e348f8c2d3f1c337bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:43:09 2020 +0530 
-------------------------------------------------------------------------------- 
Program Phy configuration setting for SIP17 controller - BWG Section 5.1

Hsd-es-id: 16010789211
Impact Platforms: ADL

Original commit date: Thu Feb 27 15:04:18 2020 +0800
Change-Id: Ia45face768c0a58f565f7f329c2266f5950a719b
Original commit hash: 84779675c0123f302a1156d6c1de21d6465edf8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: 146468a73c8fd72926bb756d0a6e6b7fcf4e499a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:43:02 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL-H][P0][2LM][PM] PEG60's PGCTRL.PMREQBLKRSPT needs to be changed to enable PKGC6 entry

As per SIP16 Brooks ICL-H 2LM, Programmed PEG60's [offset 0x5F4 Bits 2:0]
PM_REQ Block Response Time value to 101b (25 micro sec) in 2LM mode.

Verified the changes in TGL-H VP farm,
Booted to BIOS setup page and read the R_PCIE_PGCTRL values.
(R_PCIE_PGCTRL) Offset 5F4h value programmed to 0x5 (101b).

Hsd-es-id: 16010838022
Original commit date: Fri Feb 28 15:22:12 2020 +0530
Change-Id: Id61e975dc6e568b44e974e48201dc98640919e02
Original commit hash: 41798ec98a9c6763f262283fee0b86005df64c54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 552e17541b1d94a43b52081fce9d127d2a6231b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:42:56 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][DMI] BIOS required to set EBM (Elastic Buffer mode) prior to train the link to other Gen speed
Hsd-es-id:1507801706
Impacted Platforms: ADL , TGL , RKL

Original commit date: Tue Feb 25 19:02:06 2020 +0530
Change-Id: I014935fd750a8b84e9e9968e5739add71b89dee0
Original commit hash: a69ccd3aecc6c465862b8c54546a5d40b3c5b196

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: ec4a3f4d46bb498c10959c90eb5addbdc9f793f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:42:14 2020 +0530 
-------------------------------------------------------------------------------- 
HstiIhvDxe: Implementation of new requirements for HW Rooted Boot Integrity test for PSCS and HSTI

HW Rooted Boot Integrity tests only need to be run on BSP, not all cores.

Hsd-es-id: 14010919235
Original commit date: Wed Feb 19 15:13:59 2020 -0800
Change-Id: Ieabdc2cc78f5614e4c48b81908d2640b55ab6cfc
Original commit hash: 192789d385771408283c5d71902879c6de93f993

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HardwareRootedBootIntegrity.c

================================================================================ 
Commit: b3a3d15bc5f521cff82bc101e7a3f8b0d1d2e806 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:41:38 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Mar 2 09:03:08 2020 -0800
Change-Id: I49eddfe6b9ef021b8eeb378921fb481ae051c31c
Original commit hash: 757aeb80d61f6e341cf6226ca7ab6593585947a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 2646456cbda8d986c4d163846f61ef42f570a23d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:41:07 2020 +0530 
-------------------------------------------------------------------------------- 
18010648100: [ME] Enable MeFiaMuxLib for Dxe

Communication for FiaMux should be available in Dxe, to allow configuration in setup

Hsd-es-id: 18010648100
Original commit date: Mon Feb 24 16:08:13 2020 +0100
Change-Id: I5af72f2e0c2b89b7cb0b890cabee02b7956ca625
Original commit hash: 9f9b9706de396e60912e94c5b91ee4e0fd89fd32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf

================================================================================ 
Commit: b10159465457b8969c3ef430daa9cda58378b609 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:41:04 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS should set txrxdetpol for all root ports

TXRXDETPOL (BIT16) cleared for all root ports in LTSSMTRNCTL2 register

Hsd-es-id: 14010243125
Original commit date: Mon Nov 25 12:30:32 2019 +0100
Change-Id: I5b7c34e2a529becc66ff9766cbe9434c5f449b5b
Original commit hash: f99f099c5fab2a71eb7de1ab4eff0a143d9519c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieEqualization.c

================================================================================ 
Commit: 2bcc5c02b9cfb7840b938aa47709bbb7f76b4da9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:40:58 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL-H] [GPIO] GPIO G4 (Power Enable) and G3 (Flash Trigger) pin needs to be mapped correctly

GPIO Groups DSW, JTAG, CPU, VGPIO_PCIE have been removed

Hsd-es-id: 22010246453
Original commit date: Fri Feb 7 15:35:04 2020 +0100
Change-Id: I7a009ef37de4829b2f5c7dd17ba95abd55f42c57
Original commit hash: 069d778900b80f07985b03e613c65f2b8dcdf3bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesVer2.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLibObjectsVer2.asl

================================================================================ 
Commit: 008bcbabda73cc7af4e98a7d058da6d54a7fedab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:40:52 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Change FID calculation for ADP root ports

ADP-S root port's FID depends only on the root port index within
the root port(0 - 3) and doesn't need RpDevice number on higher bits.

Hsd-es-id: 1607351014
Original commit date: Fri Feb 28 12:40:26 2020 +0100
Change-Id: If1647f78cc292b9c7d6a46aa98487dac6c5c7dc4
Original commit hash: 6d306307b23ddb739f6cf63f36abd4946983a129

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c

================================================================================ 
Commit: 03c64e8597b647d088d4f3587eea72f274cb42bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:40:48 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]: EMMC HS400 mode support not updated in PCH Hob in C1S

The EMMC HS400 Enabled status is not updated in PCH COnfig HOB
structure, from the Config Block. This causes the HOB data to not
get updated properly with the SETUP option update, hence causing
issue in the ASL EMMC _DSM method.

Hsd-es-id: 16010842900
Original commit date: Mon Mar 2 13:35:17 2020 +0530
Change-Id: I49887bc55ba2370e1515ee6848c187e3e35d20c9
Original commit hash: 8240d503e10c94aa3e4cbd12866d89693563d20e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c

================================================================================ 
Commit: 044006efeb6a5be0c931ccf3af48303fe00afc4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:40:45 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] Starting from SIP16 PCIe Peer Disable feature need to be set up

For platforms that do not support peer memory accesses,
regardless of MCTP support, Peer Disable for upstream writes,
and reads has to be set up

Hsd-es-id: 14010023732
Original commit date: Thu Feb 13 14:53:33 2020 +0100
Change-Id: If6aa612bf85f5be8df9b60c22d789ae03ef46915
Original commit hash: 04f68b76d637b3d27c153cad194dd00579556ca6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 000430b4368544b25a0ed1d41fb1970a6b60bfce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:40:30 2020 +0530 
-------------------------------------------------------------------------------- 
18010460057: [ME] Create single Inf for MeUtilsLib

+ Move IsInSmm () from HecoCommon library to MeUtilsLib

Hsd-es-id: 1809975306
Original commit date: Thu Feb 13 10:10:17 2020 +0100
Change-Id: I06dd2652f085e86774abb9c53adad5d023ea8497
Original commit hash: cf25ddc631a6c766a60e3ad1ac54c954a883c728

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/HeciCommonLib.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxeSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsSmmLib.inf

================================================================================ 
Commit: 19cd2173a18318e7ced21631621e942db91f26da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:40:26 2020 +0530 
-------------------------------------------------------------------------------- 
Add support for FWU for Debug Mode platforms

Added support for FW update for Debug Mode platforms

Hsd-es-id: 1806160905
Original commit date: Thu Feb 13 10:29:51 2020 +0100
Change-Id: I322e82363d98dbe5eb4911ebe111529c9e3ca268
Original commit hash: 9bd611d4b6cedec7e4e9a1261a5c4d42b943fc81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/PeiLib.dsc
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/CoreBiosMsg.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/Library/PeiSiPolicyUpdateLib.h
ClientOneSiliconPkg/Include/MeState.h
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciInitLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/PeiMeEnhancedDebugLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/MeEnhancedDebugHob.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLib/MeEnhancedDebugSupport.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLib/PeiMeEnhancedDebugLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/SiPkg.dec.template
JasperLakeFspPkg/JasperLakeFspPkg.dsc
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: 178d21185686c69e06aae134c539de16bd5d01b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:40:11 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Use structure format MSR definition

It is preparation to remove ClientOneSiliconPkg\Cpu\Include\Register\Pcucommon.h.

Hsd-es-id: 1507608826
Original commit date: Mon Jan 20 10:33:36 2020 +0800
Change-Id: I2d40237ed2b5d278f37bc9b39dce0845fe78a81c
Original commit hash: 46ee42b8979f3ca7f8ace8c2f339a974cd55c229

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/Include/Register/Pcucommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInit.inf

================================================================================ 
Commit: cd5e067b6dcd5a0c3bc4f8a98041b512bf43534b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:40:07 2020 +0530 
-------------------------------------------------------------------------------- 
Supporting JSL GOP driver integrating into BIOS

Merging the New GOP into the BIOS

Unit test Done:

Boot to OS, shell,setup,Sx cycles.shutdown & restart

Hsd-es-id: 1608110955
Original commit date: Fri Feb 28 17:05:48 2020 +0530
Change-Id: I04f3964365492f2d188f74cc5db3ef9e5084e87d
Original commit hash: b18daa153e3d6f9b1d5fb28ae3c4825836685053

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: d6bf46fe76826a519ac278a3f4a62e60143a49e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:40:01 2020 +0530 
-------------------------------------------------------------------------------- 
XXXPlatSamplePkg Hsti and NiftyRock: Use structure format MSR definition

It is preparation to remove ClientOneSiliconPkg\Cpu\Include\Register\Pcucommon.h.

Hsd-es-id: 1507608826
Original commit date: Mon Jan 20 10:33:36 2020 +0800
Change-Id: I6df75fc0a870c8208dfeac5ed4aa996fcd1b461e
Original commit hash: ce7735a319a81c8e040330057ddcdf0f86d9ff55

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
JasperLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: 826e857ec71fbf84f7eb284ed1e31cce6da62e12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:39:50 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg/CapsuleUpdate: Sync EC capsule update change from TGL

Sync below 2 commits:
	98c799b8dbcdee92b155e93ab3ba2dc794f0d75b: [TGL]BiosGuard: Fix Enabling Check for non-BIOS Capsule Update
						  (Keep FlashIbbOffset as 0x440000 in GenBiosUpdateImages.bat for JSL)
	3e0ba537ab1cec6a079d962db6a43b9368bdc93e: TigerLakePlatSamplePkg/CapsuleUpdate: G3 shutdown for EC capsule update

Hsd-es-id: 1507821122
Original commit date: Thu Nov 21 19:23:55 2019 +0800
Change-Id: I6a174c37b5354fca7b44417ef5197017e412f1df
Original commit hash: cf293018682867ac6db12749f2ba2ce29300b6ec

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformEc.dsc
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/CapsuleUpdateResetLib.h
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.c
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.inf
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLib.c
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.inf
JasperLakePlatSamplePkg/Library/BaseEcLib/BaseEcLib.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: c28dac13fc28b09fbe1e1e83818e0aa5192dcc39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:39:37 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][VP_platform_nvme_n]: Incorrect value is observed in Read write tool

Fixed LATCH_EVENTS_C10_EXIT not be cleaned when disable Latch Events C10 Exit  in BIOS.

Hsd-es-id: 1507746413
Original commit date: Mon Feb 17 10:32:42 2020 +0800
Change-Id: I4bcd53546ce4980195ac901f4b2ad6f8e8050e69
Original commit hash: e6a3125ffeff7365f27b4b924d60361e8d729e2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 055932b27cde195bffd3a9a9075dd380af926a2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:39:26 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2097_00

Hsd-es-id: no sighting
Original commit date: Sun Mar 1 17:32:31 2020 -0800
Change-Id: I1607d3e8c05d1a4b8f2d09c3c354fa8d5c66d7ac
Original commit hash: 796769a59fe2fee0fd95eb43eb0037399616000b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a96430c8f4b55d576b1272dfbead87aa2ec0b996 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:39:17 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Mar 1 17:17:54 2020 -0800
Change-Id: I7d6501dae82de0b29b7d92da3a83349fb22da6a2
Original commit hash: 42c46ec8be91e9cf9c6fa8f50a9ae754fea6a3a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 8fa56a9a2028bfcc23dfaea3fca12b0c53142608 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:39:11 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Mar 1 17:00:37 2020 -0800
Change-Id: I5b5f8488b81c5f928de97c7f648e434af049980a
Original commit hash: 32898a2f3e35f64c28ca38a8b31a99c3899ba771

-------------------------------------------------------------------------------- 
[Changed Files]
.script.py
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: bc7dd5ea9bf7abd76172b83c7fe65877e61f253c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:39:05 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Mar 1 16:14:40 2020 -0800
Change-Id: I37d6f878a036ec70563e7205b7837c3cc509d198
Original commit hash: ad593e63e84dc983fc70e66a208a6d19ec21c6be

-------------------------------------------------------------------------------- 
[Changed Files]
.script.py
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: c02bc07e9447bfa981f99c6a22409cb5428cada0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:39:02 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Mar 1 08:56:50 2020 -0800
Change-Id: If87df1d59824a1698609a01ef17b540d14852cf0
Original commit hash: 06194e2b369b162c09755c475745927f578a45fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: b3e476075d80ba95e0580a857291a99169768b84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:38:45 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2096_00

Hsd-es-id: no sighting
Original commit date: Sat Feb 29 17:32:44 2020 -0800
Change-Id: I0ce752287138b91d410ff6b412f07b5781984024
Original commit hash: 39ba2bcad192e4c19ae2da639c6bce08b602431b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 15d6b4dd45f0b317adb677281240d356bd85f3f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:38:38 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Feb 29 08:57:57 2020 -0800
Change-Id: Ia03ea2700164b3b64f1b538eea28139b8791c09e
Original commit hash: 2d6c770548ea3f814304c8f64d083f47986819f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: fd72ec0a8e9414a0a0de1ace8832096cdc657a36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:37:58 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2095_00

Hsd-es-id: no sighting
Original commit date: Fri Feb 28 17:37:55 2020 -0800
Change-Id: I21552aa21c0c5d8fcb4140d5438efe01f910df1a
Original commit hash: 18e0a611dc1966d83438cde170b77865324a721d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0a78ef426fb6d3151c28234b2cec524e5453706c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:36:55 2020 +0530 
-------------------------------------------------------------------------------- 
Configure PCH SBU pins for PCH Type-C ports.

Description:1)Changes to support both TCSs supported and not supported projects.
2)ADL PCH SBU config only for port 1.

Hsd-es-id: 2209589791 & 1507240184
Original commit date: Wed Feb 12 13:44:06 2020 -0800
Change-Id: I82e3682aa23b067f5c60324ab40ba2a79b2e707f
Original commit hash: d50e1249b9fa585f3e7a7b6a18977dd7fd7adea7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/TcssInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLibNull/TcssInitNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: 242b14cb9a5fda74ddab4abb5e477f6b3e100b92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:36:48 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Feb 28 09:25:02 2020 -0800
Change-Id: Id44f195e8c73300c82f74b4630ac9f04c33f146d
Original commit hash: bfdf3a033ee3cb1d511b2403f4c452fb2a1e6245

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 289eae8b0ae04705cd8ae31c0516c896762e743f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:36:23 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC_IanTest CI

Hsd-es-id: no sighting
Original commit date: Fri Feb 28 08:12:19 2020 -0800
Change-Id: I42e305ac12c931777a5cf78eac67aa1200311bf9
Original commit hash: e45fff593474f6fd3a549a57e971fa4f004b4d82

-------------------------------------------------------------------------------- 
[Changed Files]
.script.py
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 4591362aa5fd5198f9f7ff7f2ec18775538732eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:36:05 2020 +0530 
-------------------------------------------------------------------------------- 
Program Rx Master Cycle Decoding as per section 4.38 in SIP17 BWG

1)Program DECCTL, PIDECCTL and MPC[24]

Hsd-es-id: 16010800100
Original commit date: Tue Feb 18 21:05:35 2020 +0530
Change-Id: I64ae7a8e596e716f46136d63e2ef3a3115950a6a
Original commit hash: 240bd5366309da74f5d0eba400bdc632d82b63c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: f22fc4f2acd1ce843d09014d6ca95aa267468108 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:35:53 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Allow PcieSipInitLib to send SBI messages

Sometimes we need to access root ports registers via
the SBI messages. This commit enchances the
PCIE_ROOT_PORT_DEV structure with SBI interface which
will allow the PcieSipLibrary to implemnt PTM programming
or other flows that require SBI access.

Hsd-es-id: 1607351014
Original commit date: Thu Feb 20 17:07:09 2020 +0100
Change-Id: I5ce3e9f24b1eba9a5f11834af0b2e77f34ac7118
Original commit hash: 968a3b0700ef078588d15246bad20f804e72b6c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h

================================================================================ 
Commit: eccf91bc63393621f234ea1ae90772b467d81970 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:35:42 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL][XCOM] Move PCIe Gen3 folder from IpBlock to RklFru

Move PCIe Gen3 folder from IpBlock to RklFru.

Detailed files/directories changes are as follows. The directories are
relative to Intel/ClientOneSiliconPkg.

File:
  SaPcieDmiLib.h
From:
  IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/
To:
  Fru/RklCpu/CpuPcieRp/IncludePrivate/LegacyGen3/Library/

Directory:
  PeiCpuPcieDekelInitLib
From:
  Fru/RklCpu/CpuPcieRp/LibraryPrivate/
To:
  Fru/RklCpu/CpuPcieRp/LibraryPrivate/Gen4/

Directory:
  PeiPcieInitLib
  PeiSaDmiInitLib
  PeiSaPcieDmiLib
  PeiSaPcieInitLib
  PeiSaPciePolicyLib
From:
  IpBlock/CpuPcieRp/LibraryPrivate/Gen3/
To:
  Fru/RklCpu/CpuPcieRp/LibraryPrivate/LegacyGen3/

Hsd-es-id: 16010823360
Impacted Platforms: RKL
Original commit date: Thu Feb 27 11:46:43 2020 +0800
Change-Id: I1b8128a6189c5ace6d424476fc0d497c6ce0e57e
Original commit hash: 10c77314faa3a94d8365c9098595c2531fbfbb54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/SaPcieDmiLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/LowLevel/PcieInitLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/LowLevel/PcieLowLevel.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/LowLevel/PcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/PcieTrainingPhase3.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/PeiPcieInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/PeiPcieInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/PeiSaDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/PeiSaDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieDmiLib/PeiSaPcieDmiLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieInitLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieLowLevel.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingEqSettings.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingMargining.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevelFactory.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPcieTrainingErrorCount.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegDisableSteps.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PciExpressInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieComplex.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieTraining.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieTraining.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieTrainingBdat.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/SaPolicyPcieConfigParsing.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.inf
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 04ea7743636f175864f1019c9f2acf9efdbb94f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:35:38 2020 +0530 
-------------------------------------------------------------------------------- 
PEG 60: Cannot exit from windows sleep and PCIe link stuck @LTSSM 0x48 (L2.exit) for Gen1/Gen2/Gen3 with Samsung970 EVO

Used SCB0 bit of SPR register

Hsd-es-id: 14010900879
Original commit date: Tue Feb 18 13:47:51 2020 +0800
Change-Id: Ibff9ec891b107dcc2d0a76fdb75d7208a773731b
Original commit hash: 2a7b11f5e5673642b7febfc2a6587d78d515b1d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl

================================================================================ 
Commit: 553bacde7a2ebfd442928f80b9650510c6effa3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:35:33 2020 +0530 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/SpsPeiLib: [EGS] ICC_GETSET_CLOCK_SETTINGS must be sent with reqClk = 0

For EGS platform, the BIOS must send ICC_GETSET_CLOCK_SETTINGS HECI messages with
reqClk = 0 (currently the messages are sent with reqClk = 2 which isn't correct
value for EBG).

Hsd-es-id: 18010457490
Original commit date: Thu Feb 27 12:15:10 2020 +0100
Change-Id: Ie8fff48cb60a48613fd5ac69cc3bdc80a458abf5
Original commit hash: 514650721b10259dd0a0dc61e5fb3057c0efd9ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/IccMsgs.h

================================================================================ 
Commit: 37d0366265227bf7f6bada40736636dbe202ca7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:35:29 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][DMI] Latest PM setting for DMI to be configure by BIOS
Hsd-es-id:1507801736
Impacted Platforms: ADL , TGL , RKL

Original commit date: Mon Feb 24 17:36:30 2020 +0530
Change-Id: I0546f839972a84df204d0dd58b453da36d4846e1
Original commit hash: c3d515770b210deb561ced49ee747d15b8873009

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: cfa4182c51bfa8fe2094b4582093b2487e19805a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:35:07 2020 +0530 
-------------------------------------------------------------------------------- 
Program registers for Chapters  4.16, 4.17 and 4.25 in SIP17 BWG

1)Program MPC2, MPC, EQCFG1, SMSCS and COCTL
2)Correcting DCTL2[12]

Hsd-es-id: 16010748098
Original commit date: Tue Feb 4 14:45:19 2020 +0530
Change-Id: Id33a165eb51a4f3cf4f4c77543edc6599efc4ef9
Original commit hash: 40bda52f3dbba96ce25b5e1648559ddf684c1b74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: 463534cb958d5385138e5c28f3790e24fa73ddce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:30:49 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: DDR5 PDA Enumeration

- Added PDA Enumeration training step to the call table. This training should
only be run on DDR5.
= PDA Enumeration will use MPC commands to assign a unique value to each DRAM Device
- Moved functions MrcIssueMrw, MrcIssueMrr, MrcIssueNop, MrcIssueVrefCa, and
MrcIssueMpc to a more central location
- Add PDA to the Memory Config Block

Hsd-es-id: 2208349453
Original commit date: Mon Dec 16 12:19:27 2019 -0800
Change-Id: I7bc654067c40870c881cbbfa832633d9fda03187
Original commit hash: 6a68b483961499a8d0346e2e8314264048efa760

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h

================================================================================ 
Commit: 0da44229d5e0399571d992561b99e9249fd744d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:27:19 2020 +0530 
-------------------------------------------------------------------------------- 
Solve the USB port mapping problem

_SB.PC00.XHCI.RHUB.USR1/USR2 are not present in PCH-N.
ACPI error is observed in USR1/USR2 _UPC/_PLD definition.
This causes \_SB.PC00.XHCI.RHUB.SS0x _UPC/_PLD are not loaded into ACPI namespace.

Hsd-es-id: 1608054526
Original commit date: Thu Feb 27 09:46:28 2020 +0800
Change-Id: I32fef09a9959cf0f2bcda94c7cbc99d005ef1965
Original commit hash: 0ee57348a5d1d3a684e7db06422639c1bf6034da

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: b2160b0740ab31daaee699e431ac19838c779b2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:26:28 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2094_00

Hsd-es-id: no sighting
Original commit date: Thu Feb 27 17:36:01 2020 -0800
Change-Id: I497a5fc81776176205e79f4b21ae3e5712175b4d
Original commit hash: 9f73183269d67e14b72de2f73de794fa8deab141

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7e58347a9ed6f905ecda96e625e0d5473c9b29a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:25:53 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Itss: Reassign IRQ values for certain devices / functions to enable shared TSN/UART interrupts
- removed interrupt table entry for cnvi, which is no longer present on TGL
- updated IRQ values:
    D30F0: IRQ 34 --> 16
    D30F1: IRQ 35 --> 17
    D16F0: IRQ 16 --> 18
    D16F1: IRQ 17 --> 19
    D18F6: IRQ 18 --> 34
    D17F0: IRQ 19 --> 35

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/14010511764
Original commit date: Tue Jan 14 09:43:01 2020 -0800
Change-Id: I74f71d8ea1157a443b0426ed3ab805cbdc159053
Original commit hash: 8b0feccf32e071785a077107cdd02bab92211eca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2H.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2Lp.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c

================================================================================ 
Commit: 81e27fcefa156f6184f12b6509635d87d55905d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:25:34 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Pmc: [EBG A0 PO] BIOS stuck loading SMM driver with CSME and SVFW

BIOS needs to disable only PMC SBendPoint dynamic clock gating

spch0.pmc.mmr.pmc_pwr_ctl.dcg_en_sbep = 0  (set to 0 to disable dynamic clock gating in sb end point)

Hsd-es-id: 18010507365
Original commit date: Thu Feb 27 11:57:14 2020 +0100
Change-Id: I58cfd72efbdd4b74e9041c7027b84792407c654e
Original commit hash: 52dfa6a24dfbbbc2f51cd4d03100d9c745c23bfd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 7fc0ad9f2bb6b2a327654dc8dad7e07452a7e8c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:25:30 2020 +0530 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Fix hybrid drive power blocking

BIOS used to remove entire D3Cold description for
root ports with hybrid drives. This caused the POFF and
PON methods to be removed as well and as a result TG could
not achieve D3Cold when remapped under.

Hsd-es-id: 22010154249
Original commit date: Fri Feb 7 13:35:41 2020 +0100
Change-Id: I074838d5bcc18816c7819a6d5f1b52d5a4b12ad6
Original commit hash: 05fe2326961d02354cb0f5ffc01cef9b9e558364

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl

================================================================================ 
Commit: c8a0e0f2dda8603ae5e44be50471ed24af8dff2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:25:14 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Pmc & Gpio: Changing Values to configure PMC/miscfg gpio register for C and F group

Changing the following values used to access the miscfg and pmc pwrm gpio registers
V_GPIO_VER2_PCH_LP_GPIO_PCR_MISCCFG_GPE0_GPP_C   0xA  -> 0xB
V_GPIO_VER2_PCH_LP_GPIO_PCR_MISCCFG_GPE0_GPP_F   0xB  --> 0xA
V_TGL_PCH_LP_PMC_PWRM_GPIO_CFG_GPP_C     0xA  -> 0xB
V_TGL_PCH_LP_PMC_PWRM_GPIO_CFG_GPP_F     0xB  -> 0xA

Hsd-es-id: 22010298451

Original commit date: Wed Feb 19 16:09:12 2020 -0800
Change-Id: I9b2844b6adfc9cac21751e05fe20d14b1a8563d8
Original commit hash: fe2d0566fc5981af3df53aaf6743ce962d9726e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/GpioRegsVer2.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h

================================================================================ 
Commit: 4f072d729c64b9c3e9fb78691fe052e4243e6027 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:24:58 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Feb 27 09:00:57 2020 -0800
Change-Id: I539536c104d82de5c78565bceeb68f254259eb79
Original commit hash: 2c1658a403a53619f9aad02cad7611062ff63c0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: dd4a0f9c1a9014b1ef415ee4405346ff750df323 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:24:15 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix BIOS_BUFFEN write for Clocks with numbers above 5

PeiPchPcieClocksLib:
BIOS_BUFFEN register should program BIOS_BUFFEN_H_SRC7 register
from 1st bit for ClockNr 7., 2nd for ClkNr 8. and so on
Current code program 7th bit for ClkNr 6., 8th for ClkNr 7. and so on,
which is bug.

Hsd-es-id: 1507738327

Original commit date: Tue Feb 25 19:36:00 2020 +0100
Change-Id: Ida5ead2be9caa25103c5af8477a819699d696538
Original commit hash: fc522bf3e5a7bf39e75415bd4e0e0f89b4ddf36e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c

================================================================================ 
Commit: 61847f1094a43c5d6e0dfa0a158022ed955229b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:24:11 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] Incorrect calculation of PCIe Function ID (FID) in PCIe sideband access functions

Miscalculation of FID. This change updates legacy formula.
FID (ranged 0 to 3) should be calculated per port of Controller.

Hsd-es-id: 14010707171
Original commit date: Fri Feb 21 10:17:03 2020 +0100
Change-Id: Ib836d265759b445a5645cfd858a2f62b74e62cad
Original commit hash: 5496e2b0d11a35fc747d1ba46b8d72a1d51ef3bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.c

================================================================================ 
Commit: 6bd224d8c194a1534688d6b215846c3cac90d848 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:24:06 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL] Remove redefine PCD in BiosInfo.inf

  Remove redefine pcd to fix build error.

Hsd-es-id: N/A
Original commit date: Thu Feb 27 16:14:30 2020 +0800
Change-Id: Id769d2f426014f954f407247297a2fb74a2302f7
Original commit hash: 611f31a03d280a802cab5584526d947316eb8fea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSymbol.c

================================================================================ 
Commit: 5be2b2abcf60409cf87afe88794b41b9b19ef7d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:23:52 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] Enable XCODE EDK build

Enable XCODE EDK build

Hsd-es-id: 1507709840
Original commit date: Sun Feb 16 10:13:32 2020 +0800
Change-Id: I385e63d81972753728d4a3c8b898d9509de92b74
Original commit hash: 079a35aeca12fae0f68c536f67918884d2c0ea1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer4.c

================================================================================ 
Commit: a7ce614e606612675ce0ee53df92acec3df160a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:23:48 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL][PCH][CPU] Remove obsolete PCD for TGL ERB PO specific

1. Remove PcdTglPchEnable dependency on ADL
2. Remove PcdTglCpuEnable dependency on ADL

Hsd-es-id: 1507757773
Original commit date: Tue Feb 18 20:33:37 2020 +0800
Change-Id: I432c469f32a87311361c1542c9072ad966d31008
Original commit hash: baac89c6dbded08dea0320863379b8d338b04156

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 0a55a86acf233f1745d09dd7459b7384d8b4ce88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:23:26 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL]Missing the Pcd declaration on any inf file can't be caught during build time

For current design, we encourage people to use #if FixedPcdGet statement for PcdsFixedAtBuild type pcd on all the source code files, however if the pcd is not declared on any inf file, for now the complier will just assume the pcd value is False or 0 even people set it to True or 1 on dsc file, the behavior is different than what we expect and it has been bring many issues to Client.

Hsd-es-id:1507753088
Original commit date: Wed Feb 19 14:11:49 2020 +0800
Change-Id: Ibf702364881a6b5983a63a5ff6e9dfd528875ea3
Original commit hash: e2f20397761b2f98b9d19d5a94979409c02187f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttAnalyzer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttCpgcFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSymbol.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.inf

================================================================================ 
Commit: 7738a05f9e5dcf491fb7bf577b87573a5810f888 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:23:11 2020 +0530 
-------------------------------------------------------------------------------- 
Program Reset Prep setting SIP17 BWG section 4.36

Hsd-es-id: 16010789074
Impact Platforms: ADL

Original commit date: Tue Feb 25 18:30:10 2020 +0800
Change-Id: I2c9dc464b219baf3d7046856fe34b8966b35f718
Original commit hash: 4ebb16a18962b44f48ba311cd237cc49b3f1bdf6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: b7bf4f053b811948cec5775722032e5b594b960f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 16 21:22:52 2020 +0530 
-------------------------------------------------------------------------------- 
WhitleyPcPkg/PlatformPfrDxe: System will shutdown after enable PFR provision

Due to PFR enable to do PFR Provision, system will shutdown and need press power button to power on becuase of Power Restore Policy(BMC Term) = OFF,
workaround that set power restore policy IPMI standard command to change power restore policy as always ON if knob PFRprovision is Enable, and check system will do PFR Provision.

Hsd-es-id: 1507663566
Original commit date: Wed Feb 26 18:15:15 2020 +0800
Change-Id: I003efdde794007c390b92efa23e286e08194b4e2
Original commit hash: 1209be5720fcc11406783ab0a0eb2b82f5ffafa7

-------------------------------------------------------------------------------- 
[Changed Files]
ToolExecution.log
