Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a37231bebaf649d5907b3a61c9a9eaa7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Speaker_VR_primary_tb_behav xil_defaultlib.Speaker_VR_primary_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port di_in [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_test/Cmod-A7_test.srcs/sources_1/new/Speaker_VR_primary.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dwe_in [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_test/Cmod-A7_test.srcs/sources_1/new/Speaker_VR_primary.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.XADC(INIT_40=16'b010100,INIT_41=...
Compiling module xil_defaultlib.xadc_wiz_0
Compiling module xil_defaultlib.Speaker_VR_primary
Compiling module xil_defaultlib.Speaker_VR_primary_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Speaker_VR_primary_tb_behav
