# System-Verilog-Projects

Here we created multiple SystemVerilog projects like Digital watch, Synchronous FIFO and a 32-bit RISC-y Processor.

This projects were built on muliple platforms like Synopsys VCS and Mentor Graphics QuestaSim.
