{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1580756472405 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PaddleNBricksVasilijeStambolicNJovanIvkovic EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"PaddleNBricksVasilijeStambolicNJovanIvkovic\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1580756472426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580756472472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580756472472 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1580756472665 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1580756472677 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580756472917 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580756472917 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580756472917 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1580756472917 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sv180061/Desktop/PaddleNBricks_current_izmenjen neki blok/" { { 0 { 0 ""} 0 4828 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580756472923 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sv180061/Desktop/PaddleNBricks_current_izmenjen neki blok/" { { 0 { 0 ""} 0 4830 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580756472923 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sv180061/Desktop/PaddleNBricks_current_izmenjen neki blok/" { { 0 { 0 ""} 0 4832 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580756472923 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sv180061/Desktop/PaddleNBricks_current_izmenjen neki blok/" { { 0 { 0 ""} 0 4834 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580756472923 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1580756472923 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1580756472925 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PaddleNBricksVasilijeStambolicNJovanIvkovic.sdc " "Synopsys Design Constraints File file not found: 'PaddleNBricksVasilijeStambolicNJovanIvkovic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1580756474215 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1580756474216 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1580756474237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1580756474237 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1580756474238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK1~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK1~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580756474356 ""}  } { { "main.bdf" "" { Schematic "C:/Users/sv180061/Desktop/PaddleNBricks_current_izmenjen neki blok/main.bdf" { { 32 -1152 -984 48 "CLK1" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK1~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sv180061/Desktop/PaddleNBricks_current_izmenjen neki blok/" { { 0 { 0 ""} 0 4821 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580756474356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KeyboardInterface:inst\|Debouncer:inst40\|inst1  " "Automatically promoted node KeyboardInterface:inst\|Debouncer:inst40\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580756474357 ""}  } { { "Debouncer.bdf" "" { Schematic "C:/Users/sv180061/Desktop/PaddleNBricks_current_izmenjen neki blok/Debouncer.bdf" { { 512 904 968 592 "inst1" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KeyboardInterface:inst|Debouncer:inst40|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sv180061/Desktop/PaddleNBricks_current_izmenjen neki blok/" { { 0 { 0 ""} 0 614 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580756474357 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1580756474750 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580756474752 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580756474752 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580756474755 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580756474758 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1580756474760 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1580756474760 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1580756474762 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1580756474823 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1580756474826 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1580756474826 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D0 " "Node \"HEX2_D0\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D1 " "Node \"HEX2_D1\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D2 " "Node \"HEX2_D2\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D3 " "Node \"HEX2_D3\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D4 " "Node \"HEX2_D4\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D5 " "Node \"HEX2_D5\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D6 " "Node \"HEX2_D6\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D0 " "Node \"HEX3_D0\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D1 " "Node \"HEX3_D1\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D2 " "Node \"HEX3_D2\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D3 " "Node \"HEX3_D3\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D4 " "Node \"HEX3_D4\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D5 " "Node \"HEX3_D5\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D6 " "Node \"HEX3_D6\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led0 " "Node \"led0\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1 " "Node \"led1\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2 " "Node \"led2\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led3 " "Node \"led3\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led4 " "Node \"led4\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580756474953 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1580756474953 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580756474954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1580756476089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580756476932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1580756476948 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1580756480123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580756480123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1580756480573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/sv180061/Desktop/PaddleNBricks_current_izmenjen neki blok/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1580756482206 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1580756482206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580756485695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1580756485696 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1580756485696 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.53 " "Total time spent on timing analysis during the Fitter is 1.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1580756485743 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580756485795 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580756486331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580756486381 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580756486759 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580756487376 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1580756488362 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sv180061/Desktop/PaddleNBricks_current_izmenjen neki blok/output_files/PaddleNBricksVasilijeStambolicNJovanIvkovic.fit.smsg " "Generated suppressed messages file C:/Users/sv180061/Desktop/PaddleNBricks_current_izmenjen neki blok/output_files/PaddleNBricksVasilijeStambolicNJovanIvkovic.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1580756488551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4991 " "Peak virtual memory: 4991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580756489231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 03 20:01:29 2020 " "Processing ended: Mon Feb 03 20:01:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580756489231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580756489231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580756489231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1580756489231 ""}
