
*** Running vivado
    with args -log CNN_design_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CNN_design_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CNN_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'CNN_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
CNN_design_processing_system7_0_0
CNN_design_ps7_0_axi_periph_0
CNN_design_xbar_0
CNN_design_rst_ps7_0_50M_0
CNN_design_auto_pc_0

Command: synth_design -top CNN_design_wrapper -part xc7z030fbg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24832 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 420.457 ; gain = 113.043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CNN_design_wrapper' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/hdl/CNN_design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'CNN_design' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/synth/CNN_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'CNN_design_axi_lite_0_0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_axi_lite_0_0/synth/CNN_design_axi_lite_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_lite' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/sourceGenerator/axi_lite.v:7]
	Parameter C_ADDR_BITS bound to: 8 - type: integer 
	Parameter C_ADDR_REG0 bound to: 8'b00000000 
	Parameter C_ADDR_REG1 bound to: 8'b00000100 
	Parameter C_ADDR_REG2 bound to: 8'b00001000 
	Parameter C_ADDR_REG3 bound to: 8'b00001100 
	Parameter C_ADDR_REG4 bound to: 8'b00010000 
	Parameter S_WRIDLE bound to: 2'b00 
	Parameter S_WRDATA bound to: 2'b01 
	Parameter S_WRRESP bound to: 2'b10 
	Parameter S_RDIDLE bound to: 2'b00 
	Parameter S_RDDATA bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/sourceGenerator/axi_lite.v:168]
INFO: [Synth 8-6157] synthesizing module 'convmult' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:12]
INFO: [Synth 8-6157] synthesizing module 'rearranger' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:441]
INFO: [Synth 8-6157] synthesizing module 'mult2reg' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7492]
WARNING: [Synth 8-5788] Register outq_reg in module mult2reg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7497]
INFO: [Synth 8-6155] done synthesizing module 'mult2reg' (1#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7492]
INFO: [Synth 8-6155] done synthesizing module 'rearranger' (2#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:441]
INFO: [Synth 8-6157] synthesizing module 'repositioner' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:577]
INFO: [Synth 8-6157] synthesizing module 'multiplexer8' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7503]
INFO: [Synth 8-226] default block is never used [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7510]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer8' (3#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7503]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register counter_reg in module repositioner. [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:599]
WARNING: [Synth 8-5788] Register counter_reg in module repositioner is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:599]
INFO: [Synth 8-6155] done synthesizing module 'repositioner' (4#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:577]
INFO: [Synth 8-6157] synthesizing module 'convmultCore' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:680]
INFO: [Synth 8-6157] synthesizing module 'multx' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:6989]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7486]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (5#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7486]
WARNING: [Synth 8-5788] Register w0_0_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7310]
WARNING: [Synth 8-5788] Register w0_1_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7310]
WARNING: [Synth 8-5788] Register w0_2_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7311]
WARNING: [Synth 8-5788] Register w0_3_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7311]
WARNING: [Synth 8-5788] Register w0_4_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7312]
WARNING: [Synth 8-5788] Register w0_5_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7312]
WARNING: [Synth 8-5788] Register w0_6_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7313]
WARNING: [Synth 8-5788] Register w0_7_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7313]
WARNING: [Synth 8-5788] Register w0_8_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7314]
WARNING: [Synth 8-5788] Register w0_9_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7314]
WARNING: [Synth 8-5788] Register w0_10_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7315]
WARNING: [Synth 8-5788] Register w0_11_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7315]
WARNING: [Synth 8-5788] Register w0_12_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7316]
WARNING: [Synth 8-5788] Register w0_13_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7316]
WARNING: [Synth 8-5788] Register w0_14_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7317]
WARNING: [Synth 8-5788] Register w0_15_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7317]
WARNING: [Synth 8-5788] Register w0_16_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7318]
WARNING: [Synth 8-5788] Register w0_17_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7318]
WARNING: [Synth 8-5788] Register w0_18_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7319]
WARNING: [Synth 8-5788] Register w0_19_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7319]
WARNING: [Synth 8-5788] Register w0_20_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7320]
WARNING: [Synth 8-5788] Register w0_21_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7320]
WARNING: [Synth 8-5788] Register w0_22_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7321]
WARNING: [Synth 8-5788] Register w0_23_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7321]
WARNING: [Synth 8-5788] Register w0_24_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7322]
WARNING: [Synth 8-5788] Register w0_25_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7322]
WARNING: [Synth 8-5788] Register w0_26_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7323]
WARNING: [Synth 8-5788] Register w0_27_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7323]
WARNING: [Synth 8-5788] Register w0_28_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7324]
WARNING: [Synth 8-5788] Register w0_29_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7324]
WARNING: [Synth 8-5788] Register w0_30_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7325]
WARNING: [Synth 8-5788] Register w0_31_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7325]
WARNING: [Synth 8-5788] Register w0_32_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7326]
WARNING: [Synth 8-5788] Register w0_33_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7326]
WARNING: [Synth 8-5788] Register w0_34_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7327]
WARNING: [Synth 8-5788] Register w0_35_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7327]
WARNING: [Synth 8-5788] Register w0_36_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7328]
WARNING: [Synth 8-5788] Register w0_37_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7328]
WARNING: [Synth 8-5788] Register w0_38_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7329]
WARNING: [Synth 8-5788] Register w0_39_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7329]
WARNING: [Synth 8-5788] Register w0_40_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7330]
WARNING: [Synth 8-5788] Register w0_41_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7330]
WARNING: [Synth 8-5788] Register w0_42_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7331]
WARNING: [Synth 8-5788] Register w0_43_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7331]
WARNING: [Synth 8-5788] Register w0_44_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7332]
WARNING: [Synth 8-5788] Register w0_45_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7332]
WARNING: [Synth 8-5788] Register w0_46_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7333]
WARNING: [Synth 8-5788] Register w0_47_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7333]
WARNING: [Synth 8-5788] Register w0_48_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7334]
WARNING: [Synth 8-5788] Register w0_49_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7334]
WARNING: [Synth 8-5788] Register w0_50_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7335]
WARNING: [Synth 8-5788] Register w0_51_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7335]
WARNING: [Synth 8-5788] Register w0_52_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7336]
WARNING: [Synth 8-5788] Register w0_53_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7336]
WARNING: [Synth 8-5788] Register w0_54_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7337]
WARNING: [Synth 8-5788] Register w0_55_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7337]
WARNING: [Synth 8-5788] Register w0_56_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7338]
WARNING: [Synth 8-5788] Register w0_57_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7338]
WARNING: [Synth 8-5788] Register w0_58_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7339]
WARNING: [Synth 8-5788] Register w0_59_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7339]
WARNING: [Synth 8-5788] Register w0_60_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7340]
WARNING: [Synth 8-5788] Register w0_61_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7340]
WARNING: [Synth 8-5788] Register w0_62_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7341]
WARNING: [Synth 8-5788] Register w0_63_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7341]
WARNING: [Synth 8-5788] Register w2_0_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7374]
WARNING: [Synth 8-5788] Register w2_1_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7374]
WARNING: [Synth 8-5788] Register w2_2_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7375]
WARNING: [Synth 8-5788] Register w2_3_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7375]
WARNING: [Synth 8-5788] Register w2_4_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7376]
WARNING: [Synth 8-5788] Register w2_5_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7376]
WARNING: [Synth 8-5788] Register w2_6_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7377]
WARNING: [Synth 8-5788] Register w2_7_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7377]
WARNING: [Synth 8-5788] Register w2_8_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7378]
WARNING: [Synth 8-5788] Register w2_9_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7378]
WARNING: [Synth 8-5788] Register w2_10_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7379]
WARNING: [Synth 8-5788] Register w2_11_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7379]
WARNING: [Synth 8-5788] Register w2_12_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7380]
WARNING: [Synth 8-5788] Register w2_13_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7380]
WARNING: [Synth 8-5788] Register w2_14_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7381]
WARNING: [Synth 8-5788] Register w2_15_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7381]
WARNING: [Synth 8-5788] Register w4_0_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7390]
WARNING: [Synth 8-5788] Register w4_1_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7390]
WARNING: [Synth 8-5788] Register w4_2_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7391]
WARNING: [Synth 8-5788] Register w4_3_reg in module multx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7391]
INFO: [Synth 8-6155] done synthesizing module 'multx' (6#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:6989]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register counter_reg in module convmultCore. [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:6136]
WARNING: [Synth 8-5788] Register counter_reg in module convmultCore is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:6136]
INFO: [Synth 8-6155] done synthesizing module 'convmultCore' (7#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:680]
INFO: [Synth 8-6157] synthesizing module 'outputExtractor' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:6141]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register dataOutQ_reg in module outputExtractor. [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:6150]
WARNING: [Synth 8-5788] Register dataOutQ_reg in module outputExtractor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:6150]
INFO: [Synth 8-6155] done synthesizing module 'outputExtractor' (8#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:6141]
INFO: [Synth 8-6155] done synthesizing module 'convmult' (9#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:12]
INFO: [Synth 8-6155] done synthesizing module 'axi_lite' (10#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/sourceGenerator/axi_lite.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CNN_design_axi_lite_0_0' (11#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_axi_lite_0_0/synth/CNN_design_axi_lite_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'CNN_design_processing_system7_0_0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_processing_system7_0_0/synth/CNN_design_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (12#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (13#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (14#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (15#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_processing_system7_0_0/synth/CNN_design_processing_system7_0_0.v:314]
INFO: [Synth 8-6155] done synthesizing module 'CNN_design_processing_system7_0_0' (16#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_processing_system7_0_0/synth/CNN_design_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'CNN_design_ps7_0_axi_periph_0' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/synth/CNN_design.v:301]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1O6S4Q0' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/synth/CNN_design.v:966]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1O6S4Q0' (17#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/synth/CNN_design.v:966]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1GLAJSE' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/synth/CNN_design.v:1098]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1GLAJSE' (18#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/synth/CNN_design.v:1098]
WARNING: [Synth 8-350] instance 'm01_couplers' of module 'm01_couplers_imp_1GLAJSE' requires 74 connections, but only 56 given [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/synth/CNN_design.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1FSHX61' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/synth/CNN_design.v:1356]
INFO: [Synth 8-6157] synthesizing module 'CNN_design_auto_pc_0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_auto_pc_0/synth/CNN_design_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' (19#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' (20#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' (21#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' (22#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' (23#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' (24#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' (24#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' (25#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' (26#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' (27#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' (27#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' (27#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' (28#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (29#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' (29#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' (29#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' (29#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (30#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (31#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' (32#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' (32#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' (32#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' (32#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' (32#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (32#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (32#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' (32#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s' (33#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' (34#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'CNN_design_auto_pc_0' (35#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_auto_pc_0/synth/CNN_design_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1FSHX61' (36#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/synth/CNN_design.v:1356]
INFO: [Synth 8-6157] synthesizing module 'CNN_design_xbar_0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_xbar_0/synth/CNN_design_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b11111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000011001 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_crossbar_sasd' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b11111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b11111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (37#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (38#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' (39#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' (40#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter_sasd' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter_sasd' (41#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter' (42#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter__parameterized0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter__parameterized0' (42#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (43#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (43#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (43#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' (43#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (43#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_crossbar_sasd' (44#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' (45#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'CNN_design_xbar_0' (46#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_xbar_0/synth/CNN_design_xbar_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'CNN_design_ps7_0_axi_periph_0' (47#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/synth/CNN_design.v:301]
WARNING: [Synth 8-350] instance 'ps7_0_axi_periph' of module 'CNN_design_ps7_0_axi_periph_0' requires 80 connections, but only 71 given [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/synth/CNN_design.v:220]
INFO: [Synth 8-638] synthesizing module 'CNN_design_rst_ps7_0_50M_0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_rst_ps7_0_50M_0/synth/CNN_design_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_rst_ps7_0_50M_0/synth/CNN_design_rst_ps7_0_50M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (48#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (49#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (50#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (51#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (52#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (53#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'CNN_design_rst_ps7_0_50M_0' (54#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_rst_ps7_0_50M_0/synth/CNN_design_rst_ps7_0_50M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'CNN_design_rst_ps7_0_50M_0' requires 10 connections, but only 6 given [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/synth/CNN_design.v:292]
INFO: [Synth 8-6155] done synthesizing module 'CNN_design' (55#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/synth/CNN_design.v:13]
INFO: [Synth 8-6155] done synthesizing module 'CNN_design_wrapper' (56#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/hdl/CNN_design_wrapper.v:12]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rlast[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 636.926 ; gain = 329.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 636.926 ; gain = 329.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 636.926 ; gain = 329.512
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z030fbg484-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_processing_system7_0_0/CNN_design_processing_system7_0_0.xdc] for cell 'CNN_design_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_processing_system7_0_0/CNN_design_processing_system7_0_0.xdc] for cell 'CNN_design_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_processing_system7_0_0/CNN_design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CNN_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CNN_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_rst_ps7_0_50M_0/CNN_design_rst_ps7_0_50M_0_board.xdc] for cell 'CNN_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_rst_ps7_0_50M_0/CNN_design_rst_ps7_0_50M_0_board.xdc] for cell 'CNN_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_rst_ps7_0_50M_0/CNN_design_rst_ps7_0_50M_0.xdc] for cell 'CNN_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_rst_ps7_0_50M_0/CNN_design_rst_ps7_0_50M_0.xdc] for cell 'CNN_design_i/rst_ps7_0_50M/U0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1047.484 ; gain = 0.117
Parsing XDC File [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CNN_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CNN_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1048.141 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1048.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1048.141 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1048.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1048.141 ; gain = 740.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1048.141 ; gain = 740.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CNN_design_i/processing_system7_0/inst. (constraint file  D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for CNN_design_i/rst_ps7_0_50M/U0. (constraint file  D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for CNN_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CNN_design_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CNN_design_i/axi_lite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CNN_design_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CNN_design_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CNN_design_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CNN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1048.141 ; gain = 740.727
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_cs_reg' in module 'axi_lite'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_cs_reg' in module 'axi_lite'
INFO: [Synth 8-5546] ROM "rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wstate_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wstate_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wstate_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wstate_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                S_WRIDLE |                              001 |                               00
                S_WRDATA |                              010 |                               01
                S_WRRESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_cs_reg' using encoding 'one-hot' in module 'axi_lite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                S_RDIDLE |                                0 |                               00
                S_RDDATA |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_cs_reg' using encoding 'sequential' in module 'axi_lite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1048.141 ; gain = 740.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |rearranger        |           2|     14690|
|2     |repositioner      |           2|     16485|
|3     |convmultCore__GB0 |           1|     28224|
|4     |convmultCore__GB1 |           1|      8064|
|5     |convmultCore__GB2 |           1|     10080|
|6     |convmultCore__GB3 |           1|     14112|
|7     |convmultCore__GB4 |           1|     16128|
|8     |convmultCore__GB5 |           1|     20160|
|9     |convmultCore__GB6 |           1|     41505|
|10    |convmultCore__GB7 |           1|     32256|
|11    |convmult__GC0     |           1|     28882|
|12    |axi_lite__GC0     |           1|      1130|
|13    |CNN_design__GC0   |           1|      3534|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 21    
	   2 Input     12 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 477   
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 50    
+---Multipliers : 
	                32x32  Multipliers := 64    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1404  
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 18    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 65    
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mult2reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__82 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__84 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__88 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__92 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__94 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__96 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__103 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__104 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__105 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__106 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__107 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__108 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__109 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__110 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__111 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__112 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__113 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__114 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__115 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__116 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__117 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__118 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__119 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__120 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__121 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__122 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__123 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__124 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__125 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__126 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__127 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__128 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__129 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module repositioner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
Module mult2reg__130 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__131 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__132 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__133 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__134 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__135 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__136 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__137 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__138 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__139 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__140 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__141 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__142 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__143 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__144 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__145 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module multiplier__1 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__2 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__3 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__4 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__5 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__6 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__7 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__8 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__9 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__10 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__11 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__12 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__13 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__14 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__15 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__16 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__17 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__18 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__19 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__20 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__21 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__22 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__23 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__24 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__25 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__26 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__27 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__28 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__29 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__30 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__31 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__32 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__33 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__34 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__35 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__36 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__37 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__38 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__39 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__40 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__41 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__42 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__43 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__44 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__45 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__46 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__47 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__48 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__49 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__50 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__51 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__52 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__53 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__54 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__55 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__56 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__57 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__58 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__59 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__60 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__61 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__62 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier__63 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multx 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 21    
+---Registers : 
	               32 Bit    Registers := 84    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 168   
Module mult2reg__146 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__147 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__148 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__149 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__150 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__151 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__152 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__153 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__154 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__155 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__156 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__157 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__158 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__159 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__160 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__161 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__162 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__163 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__164 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__165 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__166 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__167 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__168 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__169 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__170 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__171 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__172 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__173 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__174 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__175 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__176 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__177 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__178 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__179 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__180 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__181 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__182 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__183 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__184 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__185 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__186 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__187 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__188 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__189 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__190 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__191 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__192 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__193 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module convmultCore 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
Module mult2reg__194 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__195 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__196 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__197 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__198 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__199 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__200 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__201 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__202 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__203 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__204 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__205 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__206 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__207 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__208 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__209 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__210 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__211 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__212 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__213 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__214 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__215 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__216 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__217 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__218 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__219 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__220 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__221 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__222 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__223 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__224 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__225 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__226 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__227 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__228 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__229 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__230 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__231 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__232 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__233 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__234 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__235 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__236 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__237 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__238 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__239 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__240 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__241 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__242 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__243 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__244 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__245 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__246 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__247 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__248 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__249 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__250 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__251 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__252 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__253 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__254 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__255 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg__256 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mult2reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module outputExtractor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_lite 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3886] merging instance 'CNN_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'CNN_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNN_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'CNN_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNN_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'CNN_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'CNN_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'CNN_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'CNN_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'CNN_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNN_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'CNN_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CNN_design_i/i_0/ps7_0_axi_periph/xbar/\inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CNN_design_i/i_0/ps7_0_axi_periph/xbar/\inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0] )
INFO: [Synth 8-3886] merging instance 'CNN_design_i/i_0/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[1]' (FD) to 'CNN_design_i/i_0/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'CNN_design_i/i_0/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'CNN_design_i/i_0/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
DSP Report: Generating DSP deciderSquared, operation Mode is: A*B.
DSP Report: operator deciderSquared is absorbed into DSP deciderSquared.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/convmult.v:7488]
DSP Report: Generating DSP mult63/outMem, operation Mode is: A*B.
DSP Report: operator mult63/outMem is absorbed into DSP mult63/outMem.
DSP Report: operator mult63/outMem is absorbed into DSP mult63/outMem.
DSP Report: Generating DSP mult63/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult63/outMem is absorbed into DSP mult63/outMem.
DSP Report: operator mult63/outMem is absorbed into DSP mult63/outMem.
DSP Report: Generating DSP mult63/outMem, operation Mode is: A*B.
DSP Report: operator mult63/outMem is absorbed into DSP mult63/outMem.
DSP Report: operator mult63/outMem is absorbed into DSP mult63/outMem.
DSP Report: Generating DSP mult63/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult63/outMem is absorbed into DSP mult63/outMem.
DSP Report: operator mult63/outMem is absorbed into DSP mult63/outMem.
DSP Report: Generating DSP mult61/outMem, operation Mode is: A*B.
DSP Report: operator mult61/outMem is absorbed into DSP mult61/outMem.
DSP Report: operator mult61/outMem is absorbed into DSP mult61/outMem.
DSP Report: Generating DSP mult61/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult61/outMem is absorbed into DSP mult61/outMem.
DSP Report: operator mult61/outMem is absorbed into DSP mult61/outMem.
DSP Report: Generating DSP mult61/outMem, operation Mode is: A*B.
DSP Report: operator mult61/outMem is absorbed into DSP mult61/outMem.
DSP Report: operator mult61/outMem is absorbed into DSP mult61/outMem.
DSP Report: Generating DSP mult61/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult61/outMem is absorbed into DSP mult61/outMem.
DSP Report: operator mult61/outMem is absorbed into DSP mult61/outMem.
DSP Report: Generating DSP mult62/outMem, operation Mode is: A*B.
DSP Report: operator mult62/outMem is absorbed into DSP mult62/outMem.
DSP Report: operator mult62/outMem is absorbed into DSP mult62/outMem.
DSP Report: Generating DSP mult62/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult62/outMem is absorbed into DSP mult62/outMem.
DSP Report: operator mult62/outMem is absorbed into DSP mult62/outMem.
DSP Report: Generating DSP mult62/outMem, operation Mode is: A*B.
DSP Report: operator mult62/outMem is absorbed into DSP mult62/outMem.
DSP Report: operator mult62/outMem is absorbed into DSP mult62/outMem.
DSP Report: Generating DSP mult62/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult62/outMem is absorbed into DSP mult62/outMem.
DSP Report: operator mult62/outMem is absorbed into DSP mult62/outMem.
DSP Report: Generating DSP mult60/outMem, operation Mode is: A*B.
DSP Report: operator mult60/outMem is absorbed into DSP mult60/outMem.
DSP Report: operator mult60/outMem is absorbed into DSP mult60/outMem.
DSP Report: Generating DSP mult60/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult60/outMem is absorbed into DSP mult60/outMem.
DSP Report: operator mult60/outMem is absorbed into DSP mult60/outMem.
DSP Report: Generating DSP mult60/outMem, operation Mode is: A*B.
DSP Report: operator mult60/outMem is absorbed into DSP mult60/outMem.
DSP Report: operator mult60/outMem is absorbed into DSP mult60/outMem.
DSP Report: Generating DSP mult60/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult60/outMem is absorbed into DSP mult60/outMem.
DSP Report: operator mult60/outMem is absorbed into DSP mult60/outMem.
DSP Report: Generating DSP mult55/outMem, operation Mode is: A*B.
DSP Report: operator mult55/outMem is absorbed into DSP mult55/outMem.
DSP Report: operator mult55/outMem is absorbed into DSP mult55/outMem.
DSP Report: Generating DSP mult55/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult55/outMem is absorbed into DSP mult55/outMem.
DSP Report: operator mult55/outMem is absorbed into DSP mult55/outMem.
DSP Report: Generating DSP mult55/outMem, operation Mode is: A*B.
DSP Report: operator mult55/outMem is absorbed into DSP mult55/outMem.
DSP Report: operator mult55/outMem is absorbed into DSP mult55/outMem.
DSP Report: Generating DSP mult55/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult55/outMem is absorbed into DSP mult55/outMem.
DSP Report: operator mult55/outMem is absorbed into DSP mult55/outMem.
DSP Report: Generating DSP mult53/outMem, operation Mode is: A*B.
DSP Report: operator mult53/outMem is absorbed into DSP mult53/outMem.
DSP Report: operator mult53/outMem is absorbed into DSP mult53/outMem.
DSP Report: Generating DSP mult53/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult53/outMem is absorbed into DSP mult53/outMem.
DSP Report: operator mult53/outMem is absorbed into DSP mult53/outMem.
DSP Report: Generating DSP mult53/outMem, operation Mode is: A*B.
DSP Report: operator mult53/outMem is absorbed into DSP mult53/outMem.
DSP Report: operator mult53/outMem is absorbed into DSP mult53/outMem.
DSP Report: Generating DSP mult53/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult53/outMem is absorbed into DSP mult53/outMem.
DSP Report: operator mult53/outMem is absorbed into DSP mult53/outMem.
DSP Report: Generating DSP mult54/outMem, operation Mode is: A*B.
DSP Report: operator mult54/outMem is absorbed into DSP mult54/outMem.
DSP Report: operator mult54/outMem is absorbed into DSP mult54/outMem.
DSP Report: Generating DSP mult54/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult54/outMem is absorbed into DSP mult54/outMem.
DSP Report: operator mult54/outMem is absorbed into DSP mult54/outMem.
DSP Report: Generating DSP mult54/outMem, operation Mode is: A*B.
DSP Report: operator mult54/outMem is absorbed into DSP mult54/outMem.
DSP Report: operator mult54/outMem is absorbed into DSP mult54/outMem.
DSP Report: Generating DSP mult54/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult54/outMem is absorbed into DSP mult54/outMem.
DSP Report: operator mult54/outMem is absorbed into DSP mult54/outMem.
DSP Report: Generating DSP mult52/outMem, operation Mode is: A*B.
DSP Report: operator mult52/outMem is absorbed into DSP mult52/outMem.
DSP Report: operator mult52/outMem is absorbed into DSP mult52/outMem.
DSP Report: Generating DSP mult52/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult52/outMem is absorbed into DSP mult52/outMem.
DSP Report: operator mult52/outMem is absorbed into DSP mult52/outMem.
DSP Report: Generating DSP mult52/outMem, operation Mode is: A*B.
DSP Report: operator mult52/outMem is absorbed into DSP mult52/outMem.
DSP Report: operator mult52/outMem is absorbed into DSP mult52/outMem.
DSP Report: Generating DSP mult52/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult52/outMem is absorbed into DSP mult52/outMem.
DSP Report: operator mult52/outMem is absorbed into DSP mult52/outMem.
DSP Report: Generating DSP mult59/outMem, operation Mode is: A*B.
DSP Report: operator mult59/outMem is absorbed into DSP mult59/outMem.
DSP Report: operator mult59/outMem is absorbed into DSP mult59/outMem.
DSP Report: Generating DSP mult59/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult59/outMem is absorbed into DSP mult59/outMem.
DSP Report: operator mult59/outMem is absorbed into DSP mult59/outMem.
DSP Report: Generating DSP mult59/outMem, operation Mode is: A*B.
DSP Report: operator mult59/outMem is absorbed into DSP mult59/outMem.
DSP Report: operator mult59/outMem is absorbed into DSP mult59/outMem.
DSP Report: Generating DSP mult59/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult59/outMem is absorbed into DSP mult59/outMem.
DSP Report: operator mult59/outMem is absorbed into DSP mult59/outMem.
DSP Report: Generating DSP mult57/outMem, operation Mode is: A*B.
DSP Report: operator mult57/outMem is absorbed into DSP mult57/outMem.
DSP Report: operator mult57/outMem is absorbed into DSP mult57/outMem.
DSP Report: Generating DSP mult57/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult57/outMem is absorbed into DSP mult57/outMem.
DSP Report: operator mult57/outMem is absorbed into DSP mult57/outMem.
DSP Report: Generating DSP mult57/outMem, operation Mode is: A*B.
DSP Report: operator mult57/outMem is absorbed into DSP mult57/outMem.
DSP Report: operator mult57/outMem is absorbed into DSP mult57/outMem.
DSP Report: Generating DSP mult57/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult57/outMem is absorbed into DSP mult57/outMem.
DSP Report: operator mult57/outMem is absorbed into DSP mult57/outMem.
DSP Report: Generating DSP mult58/outMem, operation Mode is: A*B.
DSP Report: operator mult58/outMem is absorbed into DSP mult58/outMem.
DSP Report: operator mult58/outMem is absorbed into DSP mult58/outMem.
DSP Report: Generating DSP mult58/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult58/outMem is absorbed into DSP mult58/outMem.
DSP Report: operator mult58/outMem is absorbed into DSP mult58/outMem.
DSP Report: Generating DSP mult58/outMem, operation Mode is: A*B.
DSP Report: operator mult58/outMem is absorbed into DSP mult58/outMem.
DSP Report: operator mult58/outMem is absorbed into DSP mult58/outMem.
DSP Report: Generating DSP mult58/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult58/outMem is absorbed into DSP mult58/outMem.
DSP Report: operator mult58/outMem is absorbed into DSP mult58/outMem.
DSP Report: Generating DSP mult56/outMem, operation Mode is: A*B.
DSP Report: operator mult56/outMem is absorbed into DSP mult56/outMem.
DSP Report: operator mult56/outMem is absorbed into DSP mult56/outMem.
DSP Report: Generating DSP mult56/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult56/outMem is absorbed into DSP mult56/outMem.
DSP Report: operator mult56/outMem is absorbed into DSP mult56/outMem.
DSP Report: Generating DSP mult56/outMem, operation Mode is: A*B.
DSP Report: operator mult56/outMem is absorbed into DSP mult56/outMem.
DSP Report: operator mult56/outMem is absorbed into DSP mult56/outMem.
DSP Report: Generating DSP mult56/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult56/outMem is absorbed into DSP mult56/outMem.
DSP Report: operator mult56/outMem is absorbed into DSP mult56/outMem.
DSP Report: Generating DSP mult51/outMem, operation Mode is: A*B.
DSP Report: operator mult51/outMem is absorbed into DSP mult51/outMem.
DSP Report: operator mult51/outMem is absorbed into DSP mult51/outMem.
DSP Report: Generating DSP mult51/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult51/outMem is absorbed into DSP mult51/outMem.
DSP Report: operator mult51/outMem is absorbed into DSP mult51/outMem.
DSP Report: Generating DSP mult51/outMem, operation Mode is: A*B.
DSP Report: operator mult51/outMem is absorbed into DSP mult51/outMem.
DSP Report: operator mult51/outMem is absorbed into DSP mult51/outMem.
DSP Report: Generating DSP mult51/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult51/outMem is absorbed into DSP mult51/outMem.
DSP Report: operator mult51/outMem is absorbed into DSP mult51/outMem.
DSP Report: Generating DSP mult49/outMem, operation Mode is: A*B.
DSP Report: operator mult49/outMem is absorbed into DSP mult49/outMem.
DSP Report: operator mult49/outMem is absorbed into DSP mult49/outMem.
DSP Report: Generating DSP mult49/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult49/outMem is absorbed into DSP mult49/outMem.
DSP Report: operator mult49/outMem is absorbed into DSP mult49/outMem.
DSP Report: Generating DSP mult49/outMem, operation Mode is: A*B.
DSP Report: operator mult49/outMem is absorbed into DSP mult49/outMem.
DSP Report: operator mult49/outMem is absorbed into DSP mult49/outMem.
DSP Report: Generating DSP mult49/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult49/outMem is absorbed into DSP mult49/outMem.
DSP Report: operator mult49/outMem is absorbed into DSP mult49/outMem.
DSP Report: Generating DSP mult50/outMem, operation Mode is: A*B.
DSP Report: operator mult50/outMem is absorbed into DSP mult50/outMem.
DSP Report: operator mult50/outMem is absorbed into DSP mult50/outMem.
DSP Report: Generating DSP mult50/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult50/outMem is absorbed into DSP mult50/outMem.
DSP Report: operator mult50/outMem is absorbed into DSP mult50/outMem.
DSP Report: Generating DSP mult50/outMem, operation Mode is: A*B.
DSP Report: operator mult50/outMem is absorbed into DSP mult50/outMem.
DSP Report: operator mult50/outMem is absorbed into DSP mult50/outMem.
DSP Report: Generating DSP mult50/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult50/outMem is absorbed into DSP mult50/outMem.
DSP Report: operator mult50/outMem is absorbed into DSP mult50/outMem.
DSP Report: Generating DSP mult48/outMem, operation Mode is: A*B.
DSP Report: operator mult48/outMem is absorbed into DSP mult48/outMem.
DSP Report: operator mult48/outMem is absorbed into DSP mult48/outMem.
DSP Report: Generating DSP mult48/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult48/outMem is absorbed into DSP mult48/outMem.
DSP Report: operator mult48/outMem is absorbed into DSP mult48/outMem.
DSP Report: Generating DSP mult48/outMem, operation Mode is: A*B.
DSP Report: operator mult48/outMem is absorbed into DSP mult48/outMem.
DSP Report: operator mult48/outMem is absorbed into DSP mult48/outMem.
DSP Report: Generating DSP mult48/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult48/outMem is absorbed into DSP mult48/outMem.
DSP Report: operator mult48/outMem is absorbed into DSP mult48/outMem.
DSP Report: Generating DSP mult31/outMem, operation Mode is: A*B.
DSP Report: operator mult31/outMem is absorbed into DSP mult31/outMem.
DSP Report: operator mult31/outMem is absorbed into DSP mult31/outMem.
DSP Report: Generating DSP mult31/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult31/outMem is absorbed into DSP mult31/outMem.
DSP Report: operator mult31/outMem is absorbed into DSP mult31/outMem.
DSP Report: Generating DSP mult31/outMem, operation Mode is: A*B.
DSP Report: operator mult31/outMem is absorbed into DSP mult31/outMem.
DSP Report: operator mult31/outMem is absorbed into DSP mult31/outMem.
DSP Report: Generating DSP mult31/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult31/outMem is absorbed into DSP mult31/outMem.
DSP Report: operator mult31/outMem is absorbed into DSP mult31/outMem.
DSP Report: Generating DSP mult29/outMem, operation Mode is: A*B.
DSP Report: operator mult29/outMem is absorbed into DSP mult29/outMem.
DSP Report: operator mult29/outMem is absorbed into DSP mult29/outMem.
DSP Report: Generating DSP mult29/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult29/outMem is absorbed into DSP mult29/outMem.
DSP Report: operator mult29/outMem is absorbed into DSP mult29/outMem.
DSP Report: Generating DSP mult29/outMem, operation Mode is: A*B.
DSP Report: operator mult29/outMem is absorbed into DSP mult29/outMem.
DSP Report: operator mult29/outMem is absorbed into DSP mult29/outMem.
DSP Report: Generating DSP mult29/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult29/outMem is absorbed into DSP mult29/outMem.
DSP Report: operator mult29/outMem is absorbed into DSP mult29/outMem.
DSP Report: Generating DSP mult30/outMem, operation Mode is: A*B.
DSP Report: operator mult30/outMem is absorbed into DSP mult30/outMem.
DSP Report: operator mult30/outMem is absorbed into DSP mult30/outMem.
DSP Report: Generating DSP mult30/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult30/outMem is absorbed into DSP mult30/outMem.
DSP Report: operator mult30/outMem is absorbed into DSP mult30/outMem.
DSP Report: Generating DSP mult30/outMem, operation Mode is: A*B.
DSP Report: operator mult30/outMem is absorbed into DSP mult30/outMem.
DSP Report: operator mult30/outMem is absorbed into DSP mult30/outMem.
DSP Report: Generating DSP mult30/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult30/outMem is absorbed into DSP mult30/outMem.
DSP Report: operator mult30/outMem is absorbed into DSP mult30/outMem.
DSP Report: Generating DSP mult28/outMem, operation Mode is: A*B.
DSP Report: operator mult28/outMem is absorbed into DSP mult28/outMem.
DSP Report: operator mult28/outMem is absorbed into DSP mult28/outMem.
DSP Report: Generating DSP mult28/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult28/outMem is absorbed into DSP mult28/outMem.
DSP Report: operator mult28/outMem is absorbed into DSP mult28/outMem.
DSP Report: Generating DSP mult28/outMem, operation Mode is: A*B.
DSP Report: operator mult28/outMem is absorbed into DSP mult28/outMem.
DSP Report: operator mult28/outMem is absorbed into DSP mult28/outMem.
DSP Report: Generating DSP mult28/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult28/outMem is absorbed into DSP mult28/outMem.
DSP Report: operator mult28/outMem is absorbed into DSP mult28/outMem.
DSP Report: Generating DSP mult23/outMem, operation Mode is: A*B.
DSP Report: operator mult23/outMem is absorbed into DSP mult23/outMem.
DSP Report: operator mult23/outMem is absorbed into DSP mult23/outMem.
DSP Report: Generating DSP mult23/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult23/outMem is absorbed into DSP mult23/outMem.
DSP Report: operator mult23/outMem is absorbed into DSP mult23/outMem.
DSP Report: Generating DSP mult23/outMem, operation Mode is: A*B.
DSP Report: operator mult23/outMem is absorbed into DSP mult23/outMem.
DSP Report: operator mult23/outMem is absorbed into DSP mult23/outMem.
DSP Report: Generating DSP mult23/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult23/outMem is absorbed into DSP mult23/outMem.
DSP Report: operator mult23/outMem is absorbed into DSP mult23/outMem.
DSP Report: Generating DSP mult21/outMem, operation Mode is: A*B.
DSP Report: operator mult21/outMem is absorbed into DSP mult21/outMem.
DSP Report: operator mult21/outMem is absorbed into DSP mult21/outMem.
DSP Report: Generating DSP mult21/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult21/outMem is absorbed into DSP mult21/outMem.
DSP Report: operator mult21/outMem is absorbed into DSP mult21/outMem.
DSP Report: Generating DSP mult21/outMem, operation Mode is: A*B.
DSP Report: operator mult21/outMem is absorbed into DSP mult21/outMem.
DSP Report: operator mult21/outMem is absorbed into DSP mult21/outMem.
DSP Report: Generating DSP mult21/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult21/outMem is absorbed into DSP mult21/outMem.
DSP Report: operator mult21/outMem is absorbed into DSP mult21/outMem.
DSP Report: Generating DSP mult22/outMem, operation Mode is: A*B.
DSP Report: operator mult22/outMem is absorbed into DSP mult22/outMem.
DSP Report: operator mult22/outMem is absorbed into DSP mult22/outMem.
DSP Report: Generating DSP mult22/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult22/outMem is absorbed into DSP mult22/outMem.
DSP Report: operator mult22/outMem is absorbed into DSP mult22/outMem.
DSP Report: Generating DSP mult22/outMem, operation Mode is: A*B.
DSP Report: operator mult22/outMem is absorbed into DSP mult22/outMem.
DSP Report: operator mult22/outMem is absorbed into DSP mult22/outMem.
DSP Report: Generating DSP mult22/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult22/outMem is absorbed into DSP mult22/outMem.
DSP Report: operator mult22/outMem is absorbed into DSP mult22/outMem.
DSP Report: Generating DSP mult20/outMem, operation Mode is: A*B.
DSP Report: operator mult20/outMem is absorbed into DSP mult20/outMem.
DSP Report: operator mult20/outMem is absorbed into DSP mult20/outMem.
DSP Report: Generating DSP mult20/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult20/outMem is absorbed into DSP mult20/outMem.
DSP Report: operator mult20/outMem is absorbed into DSP mult20/outMem.
DSP Report: Generating DSP mult20/outMem, operation Mode is: A*B.
DSP Report: operator mult20/outMem is absorbed into DSP mult20/outMem.
DSP Report: operator mult20/outMem is absorbed into DSP mult20/outMem.
DSP Report: Generating DSP mult20/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult20/outMem is absorbed into DSP mult20/outMem.
DSP Report: operator mult20/outMem is absorbed into DSP mult20/outMem.
DSP Report: Generating DSP mult27/outMem, operation Mode is: A*B.
DSP Report: operator mult27/outMem is absorbed into DSP mult27/outMem.
DSP Report: operator mult27/outMem is absorbed into DSP mult27/outMem.
DSP Report: Generating DSP mult27/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult27/outMem is absorbed into DSP mult27/outMem.
DSP Report: operator mult27/outMem is absorbed into DSP mult27/outMem.
DSP Report: Generating DSP mult27/outMem, operation Mode is: A*B.
DSP Report: operator mult27/outMem is absorbed into DSP mult27/outMem.
DSP Report: operator mult27/outMem is absorbed into DSP mult27/outMem.
DSP Report: Generating DSP mult27/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult27/outMem is absorbed into DSP mult27/outMem.
DSP Report: operator mult27/outMem is absorbed into DSP mult27/outMem.
DSP Report: Generating DSP mult25/outMem, operation Mode is: A*B.
DSP Report: operator mult25/outMem is absorbed into DSP mult25/outMem.
DSP Report: operator mult25/outMem is absorbed into DSP mult25/outMem.
DSP Report: Generating DSP mult25/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult25/outMem is absorbed into DSP mult25/outMem.
DSP Report: operator mult25/outMem is absorbed into DSP mult25/outMem.
DSP Report: Generating DSP mult25/outMem, operation Mode is: A*B.
DSP Report: operator mult25/outMem is absorbed into DSP mult25/outMem.
DSP Report: operator mult25/outMem is absorbed into DSP mult25/outMem.
DSP Report: Generating DSP mult25/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult25/outMem is absorbed into DSP mult25/outMem.
DSP Report: operator mult25/outMem is absorbed into DSP mult25/outMem.
DSP Report: Generating DSP mult26/outMem, operation Mode is: A*B.
DSP Report: operator mult26/outMem is absorbed into DSP mult26/outMem.
DSP Report: operator mult26/outMem is absorbed into DSP mult26/outMem.
DSP Report: Generating DSP mult26/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult26/outMem is absorbed into DSP mult26/outMem.
DSP Report: operator mult26/outMem is absorbed into DSP mult26/outMem.
DSP Report: Generating DSP mult26/outMem, operation Mode is: A*B.
DSP Report: operator mult26/outMem is absorbed into DSP mult26/outMem.
DSP Report: operator mult26/outMem is absorbed into DSP mult26/outMem.
DSP Report: Generating DSP mult26/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult26/outMem is absorbed into DSP mult26/outMem.
DSP Report: operator mult26/outMem is absorbed into DSP mult26/outMem.
DSP Report: Generating DSP mult24/outMem, operation Mode is: A*B.
DSP Report: operator mult24/outMem is absorbed into DSP mult24/outMem.
DSP Report: operator mult24/outMem is absorbed into DSP mult24/outMem.
DSP Report: Generating DSP mult24/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult24/outMem is absorbed into DSP mult24/outMem.
DSP Report: operator mult24/outMem is absorbed into DSP mult24/outMem.
DSP Report: Generating DSP mult24/outMem, operation Mode is: A*B.
DSP Report: operator mult24/outMem is absorbed into DSP mult24/outMem.
DSP Report: operator mult24/outMem is absorbed into DSP mult24/outMem.
DSP Report: Generating DSP mult24/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult24/outMem is absorbed into DSP mult24/outMem.
DSP Report: operator mult24/outMem is absorbed into DSP mult24/outMem.
DSP Report: Generating DSP mult19/outMem, operation Mode is: A*B.
DSP Report: operator mult19/outMem is absorbed into DSP mult19/outMem.
DSP Report: operator mult19/outMem is absorbed into DSP mult19/outMem.
DSP Report: Generating DSP mult19/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult19/outMem is absorbed into DSP mult19/outMem.
DSP Report: operator mult19/outMem is absorbed into DSP mult19/outMem.
DSP Report: Generating DSP mult19/outMem, operation Mode is: A*B.
DSP Report: operator mult19/outMem is absorbed into DSP mult19/outMem.
DSP Report: operator mult19/outMem is absorbed into DSP mult19/outMem.
DSP Report: Generating DSP mult19/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult19/outMem is absorbed into DSP mult19/outMem.
DSP Report: operator mult19/outMem is absorbed into DSP mult19/outMem.
DSP Report: Generating DSP mult17/outMem, operation Mode is: A*B.
DSP Report: operator mult17/outMem is absorbed into DSP mult17/outMem.
DSP Report: operator mult17/outMem is absorbed into DSP mult17/outMem.
DSP Report: Generating DSP mult17/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult17/outMem is absorbed into DSP mult17/outMem.
DSP Report: operator mult17/outMem is absorbed into DSP mult17/outMem.
DSP Report: Generating DSP mult17/outMem, operation Mode is: A*B.
DSP Report: operator mult17/outMem is absorbed into DSP mult17/outMem.
DSP Report: operator mult17/outMem is absorbed into DSP mult17/outMem.
DSP Report: Generating DSP mult17/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult17/outMem is absorbed into DSP mult17/outMem.
DSP Report: operator mult17/outMem is absorbed into DSP mult17/outMem.
DSP Report: Generating DSP mult18/outMem, operation Mode is: A*B.
DSP Report: operator mult18/outMem is absorbed into DSP mult18/outMem.
DSP Report: operator mult18/outMem is absorbed into DSP mult18/outMem.
DSP Report: Generating DSP mult18/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult18/outMem is absorbed into DSP mult18/outMem.
DSP Report: operator mult18/outMem is absorbed into DSP mult18/outMem.
DSP Report: Generating DSP mult18/outMem, operation Mode is: A*B.
DSP Report: operator mult18/outMem is absorbed into DSP mult18/outMem.
DSP Report: operator mult18/outMem is absorbed into DSP mult18/outMem.
DSP Report: Generating DSP mult18/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult18/outMem is absorbed into DSP mult18/outMem.
DSP Report: operator mult18/outMem is absorbed into DSP mult18/outMem.
DSP Report: Generating DSP mult16/outMem, operation Mode is: A*B.
DSP Report: operator mult16/outMem is absorbed into DSP mult16/outMem.
DSP Report: operator mult16/outMem is absorbed into DSP mult16/outMem.
DSP Report: Generating DSP mult16/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult16/outMem is absorbed into DSP mult16/outMem.
DSP Report: operator mult16/outMem is absorbed into DSP mult16/outMem.
DSP Report: Generating DSP mult16/outMem, operation Mode is: A*B.
DSP Report: operator mult16/outMem is absorbed into DSP mult16/outMem.
DSP Report: operator mult16/outMem is absorbed into DSP mult16/outMem.
DSP Report: Generating DSP mult16/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult16/outMem is absorbed into DSP mult16/outMem.
DSP Report: operator mult16/outMem is absorbed into DSP mult16/outMem.
DSP Report: Generating DSP mult47/outMem, operation Mode is: A*B.
DSP Report: operator mult47/outMem is absorbed into DSP mult47/outMem.
DSP Report: operator mult47/outMem is absorbed into DSP mult47/outMem.
DSP Report: Generating DSP mult47/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult47/outMem is absorbed into DSP mult47/outMem.
DSP Report: operator mult47/outMem is absorbed into DSP mult47/outMem.
DSP Report: Generating DSP mult47/outMem, operation Mode is: A*B.
DSP Report: operator mult47/outMem is absorbed into DSP mult47/outMem.
DSP Report: operator mult47/outMem is absorbed into DSP mult47/outMem.
DSP Report: Generating DSP mult47/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult47/outMem is absorbed into DSP mult47/outMem.
DSP Report: operator mult47/outMem is absorbed into DSP mult47/outMem.
DSP Report: Generating DSP mult45/outMem, operation Mode is: A*B.
DSP Report: operator mult45/outMem is absorbed into DSP mult45/outMem.
DSP Report: operator mult45/outMem is absorbed into DSP mult45/outMem.
DSP Report: Generating DSP mult45/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult45/outMem is absorbed into DSP mult45/outMem.
DSP Report: operator mult45/outMem is absorbed into DSP mult45/outMem.
DSP Report: Generating DSP mult45/outMem, operation Mode is: A*B.
DSP Report: operator mult45/outMem is absorbed into DSP mult45/outMem.
DSP Report: operator mult45/outMem is absorbed into DSP mult45/outMem.
DSP Report: Generating DSP mult45/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult45/outMem is absorbed into DSP mult45/outMem.
DSP Report: operator mult45/outMem is absorbed into DSP mult45/outMem.
DSP Report: Generating DSP mult46/outMem, operation Mode is: A*B.
DSP Report: operator mult46/outMem is absorbed into DSP mult46/outMem.
DSP Report: operator mult46/outMem is absorbed into DSP mult46/outMem.
DSP Report: Generating DSP mult46/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult46/outMem is absorbed into DSP mult46/outMem.
DSP Report: operator mult46/outMem is absorbed into DSP mult46/outMem.
DSP Report: Generating DSP mult46/outMem, operation Mode is: A*B.
DSP Report: operator mult46/outMem is absorbed into DSP mult46/outMem.
DSP Report: operator mult46/outMem is absorbed into DSP mult46/outMem.
DSP Report: Generating DSP mult46/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult46/outMem is absorbed into DSP mult46/outMem.
DSP Report: operator mult46/outMem is absorbed into DSP mult46/outMem.
DSP Report: Generating DSP mult44/outMem, operation Mode is: A*B.
DSP Report: operator mult44/outMem is absorbed into DSP mult44/outMem.
DSP Report: operator mult44/outMem is absorbed into DSP mult44/outMem.
DSP Report: Generating DSP mult44/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult44/outMem is absorbed into DSP mult44/outMem.
DSP Report: operator mult44/outMem is absorbed into DSP mult44/outMem.
DSP Report: Generating DSP mult44/outMem, operation Mode is: A*B.
DSP Report: operator mult44/outMem is absorbed into DSP mult44/outMem.
DSP Report: operator mult44/outMem is absorbed into DSP mult44/outMem.
DSP Report: Generating DSP mult44/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult44/outMem is absorbed into DSP mult44/outMem.
DSP Report: operator mult44/outMem is absorbed into DSP mult44/outMem.
DSP Report: Generating DSP mult39/outMem, operation Mode is: A*B.
DSP Report: operator mult39/outMem is absorbed into DSP mult39/outMem.
DSP Report: operator mult39/outMem is absorbed into DSP mult39/outMem.
DSP Report: Generating DSP mult39/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult39/outMem is absorbed into DSP mult39/outMem.
DSP Report: operator mult39/outMem is absorbed into DSP mult39/outMem.
DSP Report: Generating DSP mult39/outMem, operation Mode is: A*B.
DSP Report: operator mult39/outMem is absorbed into DSP mult39/outMem.
DSP Report: operator mult39/outMem is absorbed into DSP mult39/outMem.
DSP Report: Generating DSP mult39/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult39/outMem is absorbed into DSP mult39/outMem.
DSP Report: operator mult39/outMem is absorbed into DSP mult39/outMem.
DSP Report: Generating DSP mult37/outMem, operation Mode is: A*B.
DSP Report: operator mult37/outMem is absorbed into DSP mult37/outMem.
DSP Report: operator mult37/outMem is absorbed into DSP mult37/outMem.
DSP Report: Generating DSP mult37/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult37/outMem is absorbed into DSP mult37/outMem.
DSP Report: operator mult37/outMem is absorbed into DSP mult37/outMem.
DSP Report: Generating DSP mult37/outMem, operation Mode is: A*B.
DSP Report: operator mult37/outMem is absorbed into DSP mult37/outMem.
DSP Report: operator mult37/outMem is absorbed into DSP mult37/outMem.
DSP Report: Generating DSP mult37/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult37/outMem is absorbed into DSP mult37/outMem.
DSP Report: operator mult37/outMem is absorbed into DSP mult37/outMem.
DSP Report: Generating DSP mult38/outMem, operation Mode is: A*B.
DSP Report: operator mult38/outMem is absorbed into DSP mult38/outMem.
DSP Report: operator mult38/outMem is absorbed into DSP mult38/outMem.
DSP Report: Generating DSP mult38/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult38/outMem is absorbed into DSP mult38/outMem.
DSP Report: operator mult38/outMem is absorbed into DSP mult38/outMem.
DSP Report: Generating DSP mult38/outMem, operation Mode is: A*B.
DSP Report: operator mult38/outMem is absorbed into DSP mult38/outMem.
DSP Report: operator mult38/outMem is absorbed into DSP mult38/outMem.
DSP Report: Generating DSP mult38/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult38/outMem is absorbed into DSP mult38/outMem.
DSP Report: operator mult38/outMem is absorbed into DSP mult38/outMem.
DSP Report: Generating DSP mult36/outMem, operation Mode is: A*B.
DSP Report: operator mult36/outMem is absorbed into DSP mult36/outMem.
DSP Report: operator mult36/outMem is absorbed into DSP mult36/outMem.
DSP Report: Generating DSP mult36/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult36/outMem is absorbed into DSP mult36/outMem.
DSP Report: operator mult36/outMem is absorbed into DSP mult36/outMem.
DSP Report: Generating DSP mult36/outMem, operation Mode is: A*B.
DSP Report: operator mult36/outMem is absorbed into DSP mult36/outMem.
DSP Report: operator mult36/outMem is absorbed into DSP mult36/outMem.
DSP Report: Generating DSP mult36/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult36/outMem is absorbed into DSP mult36/outMem.
DSP Report: operator mult36/outMem is absorbed into DSP mult36/outMem.
DSP Report: Generating DSP mult43/outMem, operation Mode is: A*B.
DSP Report: operator mult43/outMem is absorbed into DSP mult43/outMem.
DSP Report: operator mult43/outMem is absorbed into DSP mult43/outMem.
DSP Report: Generating DSP mult43/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult43/outMem is absorbed into DSP mult43/outMem.
DSP Report: operator mult43/outMem is absorbed into DSP mult43/outMem.
DSP Report: Generating DSP mult43/outMem, operation Mode is: A*B.
DSP Report: operator mult43/outMem is absorbed into DSP mult43/outMem.
DSP Report: operator mult43/outMem is absorbed into DSP mult43/outMem.
DSP Report: Generating DSP mult43/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult43/outMem is absorbed into DSP mult43/outMem.
DSP Report: operator mult43/outMem is absorbed into DSP mult43/outMem.
DSP Report: Generating DSP mult41/outMem, operation Mode is: A*B.
DSP Report: operator mult41/outMem is absorbed into DSP mult41/outMem.
DSP Report: operator mult41/outMem is absorbed into DSP mult41/outMem.
DSP Report: Generating DSP mult41/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult41/outMem is absorbed into DSP mult41/outMem.
DSP Report: operator mult41/outMem is absorbed into DSP mult41/outMem.
DSP Report: Generating DSP mult41/outMem, operation Mode is: A*B.
DSP Report: operator mult41/outMem is absorbed into DSP mult41/outMem.
DSP Report: operator mult41/outMem is absorbed into DSP mult41/outMem.
DSP Report: Generating DSP mult41/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult41/outMem is absorbed into DSP mult41/outMem.
DSP Report: operator mult41/outMem is absorbed into DSP mult41/outMem.
DSP Report: Generating DSP mult42/outMem, operation Mode is: A*B.
DSP Report: operator mult42/outMem is absorbed into DSP mult42/outMem.
DSP Report: operator mult42/outMem is absorbed into DSP mult42/outMem.
DSP Report: Generating DSP mult42/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult42/outMem is absorbed into DSP mult42/outMem.
DSP Report: operator mult42/outMem is absorbed into DSP mult42/outMem.
DSP Report: Generating DSP mult42/outMem, operation Mode is: A*B.
DSP Report: operator mult42/outMem is absorbed into DSP mult42/outMem.
DSP Report: operator mult42/outMem is absorbed into DSP mult42/outMem.
DSP Report: Generating DSP mult42/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult42/outMem is absorbed into DSP mult42/outMem.
DSP Report: operator mult42/outMem is absorbed into DSP mult42/outMem.
DSP Report: Generating DSP mult40/outMem, operation Mode is: A*B.
DSP Report: operator mult40/outMem is absorbed into DSP mult40/outMem.
DSP Report: operator mult40/outMem is absorbed into DSP mult40/outMem.
DSP Report: Generating DSP mult40/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult40/outMem is absorbed into DSP mult40/outMem.
DSP Report: operator mult40/outMem is absorbed into DSP mult40/outMem.
DSP Report: Generating DSP mult40/outMem, operation Mode is: A*B.
DSP Report: operator mult40/outMem is absorbed into DSP mult40/outMem.
DSP Report: operator mult40/outMem is absorbed into DSP mult40/outMem.
DSP Report: Generating DSP mult40/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult40/outMem is absorbed into DSP mult40/outMem.
DSP Report: operator mult40/outMem is absorbed into DSP mult40/outMem.
DSP Report: Generating DSP mult35/outMem, operation Mode is: A*B.
DSP Report: operator mult35/outMem is absorbed into DSP mult35/outMem.
DSP Report: operator mult35/outMem is absorbed into DSP mult35/outMem.
DSP Report: Generating DSP mult35/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult35/outMem is absorbed into DSP mult35/outMem.
DSP Report: operator mult35/outMem is absorbed into DSP mult35/outMem.
DSP Report: Generating DSP mult35/outMem, operation Mode is: A*B.
DSP Report: operator mult35/outMem is absorbed into DSP mult35/outMem.
DSP Report: operator mult35/outMem is absorbed into DSP mult35/outMem.
DSP Report: Generating DSP mult35/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult35/outMem is absorbed into DSP mult35/outMem.
DSP Report: operator mult35/outMem is absorbed into DSP mult35/outMem.
DSP Report: Generating DSP mult33/outMem, operation Mode is: A*B.
DSP Report: operator mult33/outMem is absorbed into DSP mult33/outMem.
DSP Report: operator mult33/outMem is absorbed into DSP mult33/outMem.
DSP Report: Generating DSP mult33/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult33/outMem is absorbed into DSP mult33/outMem.
DSP Report: operator mult33/outMem is absorbed into DSP mult33/outMem.
DSP Report: Generating DSP mult33/outMem, operation Mode is: A*B.
DSP Report: operator mult33/outMem is absorbed into DSP mult33/outMem.
DSP Report: operator mult33/outMem is absorbed into DSP mult33/outMem.
DSP Report: Generating DSP mult33/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult33/outMem is absorbed into DSP mult33/outMem.
DSP Report: operator mult33/outMem is absorbed into DSP mult33/outMem.
DSP Report: Generating DSP mult34/outMem, operation Mode is: A*B.
DSP Report: operator mult34/outMem is absorbed into DSP mult34/outMem.
DSP Report: operator mult34/outMem is absorbed into DSP mult34/outMem.
DSP Report: Generating DSP mult34/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult34/outMem is absorbed into DSP mult34/outMem.
DSP Report: operator mult34/outMem is absorbed into DSP mult34/outMem.
DSP Report: Generating DSP mult34/outMem, operation Mode is: A*B.
DSP Report: operator mult34/outMem is absorbed into DSP mult34/outMem.
DSP Report: operator mult34/outMem is absorbed into DSP mult34/outMem.
DSP Report: Generating DSP mult34/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult34/outMem is absorbed into DSP mult34/outMem.
DSP Report: operator mult34/outMem is absorbed into DSP mult34/outMem.
DSP Report: Generating DSP mult32/outMem, operation Mode is: A*B.
DSP Report: operator mult32/outMem is absorbed into DSP mult32/outMem.
DSP Report: operator mult32/outMem is absorbed into DSP mult32/outMem.
DSP Report: Generating DSP mult32/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult32/outMem is absorbed into DSP mult32/outMem.
DSP Report: operator mult32/outMem is absorbed into DSP mult32/outMem.
DSP Report: Generating DSP mult32/outMem, operation Mode is: A*B.
DSP Report: operator mult32/outMem is absorbed into DSP mult32/outMem.
DSP Report: operator mult32/outMem is absorbed into DSP mult32/outMem.
DSP Report: Generating DSP mult32/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult32/outMem is absorbed into DSP mult32/outMem.
DSP Report: operator mult32/outMem is absorbed into DSP mult32/outMem.
DSP Report: Generating DSP mult15/outMem, operation Mode is: A*B.
DSP Report: operator mult15/outMem is absorbed into DSP mult15/outMem.
DSP Report: operator mult15/outMem is absorbed into DSP mult15/outMem.
DSP Report: Generating DSP mult15/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult15/outMem is absorbed into DSP mult15/outMem.
DSP Report: operator mult15/outMem is absorbed into DSP mult15/outMem.
DSP Report: Generating DSP mult15/outMem, operation Mode is: A*B.
DSP Report: operator mult15/outMem is absorbed into DSP mult15/outMem.
DSP Report: operator mult15/outMem is absorbed into DSP mult15/outMem.
DSP Report: Generating DSP mult15/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult15/outMem is absorbed into DSP mult15/outMem.
DSP Report: operator mult15/outMem is absorbed into DSP mult15/outMem.
DSP Report: Generating DSP mult13/outMem, operation Mode is: A*B.
DSP Report: operator mult13/outMem is absorbed into DSP mult13/outMem.
DSP Report: operator mult13/outMem is absorbed into DSP mult13/outMem.
DSP Report: Generating DSP mult13/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult13/outMem is absorbed into DSP mult13/outMem.
DSP Report: operator mult13/outMem is absorbed into DSP mult13/outMem.
DSP Report: Generating DSP mult13/outMem, operation Mode is: A*B.
DSP Report: operator mult13/outMem is absorbed into DSP mult13/outMem.
DSP Report: operator mult13/outMem is absorbed into DSP mult13/outMem.
DSP Report: Generating DSP mult13/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult13/outMem is absorbed into DSP mult13/outMem.
DSP Report: operator mult13/outMem is absorbed into DSP mult13/outMem.
DSP Report: Generating DSP mult14/outMem, operation Mode is: A*B.
DSP Report: operator mult14/outMem is absorbed into DSP mult14/outMem.
DSP Report: operator mult14/outMem is absorbed into DSP mult14/outMem.
DSP Report: Generating DSP mult14/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult14/outMem is absorbed into DSP mult14/outMem.
DSP Report: operator mult14/outMem is absorbed into DSP mult14/outMem.
DSP Report: Generating DSP mult14/outMem, operation Mode is: A*B.
DSP Report: operator mult14/outMem is absorbed into DSP mult14/outMem.
DSP Report: operator mult14/outMem is absorbed into DSP mult14/outMem.
DSP Report: Generating DSP mult14/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult14/outMem is absorbed into DSP mult14/outMem.
DSP Report: operator mult14/outMem is absorbed into DSP mult14/outMem.
DSP Report: Generating DSP mult12/outMem, operation Mode is: A*B.
DSP Report: operator mult12/outMem is absorbed into DSP mult12/outMem.
DSP Report: operator mult12/outMem is absorbed into DSP mult12/outMem.
DSP Report: Generating DSP mult12/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult12/outMem is absorbed into DSP mult12/outMem.
DSP Report: operator mult12/outMem is absorbed into DSP mult12/outMem.
DSP Report: Generating DSP mult12/outMem, operation Mode is: A*B.
DSP Report: operator mult12/outMem is absorbed into DSP mult12/outMem.
DSP Report: operator mult12/outMem is absorbed into DSP mult12/outMem.
DSP Report: Generating DSP mult12/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult12/outMem is absorbed into DSP mult12/outMem.
DSP Report: operator mult12/outMem is absorbed into DSP mult12/outMem.
DSP Report: Generating DSP mult7/outMem, operation Mode is: A*B.
DSP Report: operator mult7/outMem is absorbed into DSP mult7/outMem.
DSP Report: operator mult7/outMem is absorbed into DSP mult7/outMem.
DSP Report: Generating DSP mult7/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult7/outMem is absorbed into DSP mult7/outMem.
DSP Report: operator mult7/outMem is absorbed into DSP mult7/outMem.
DSP Report: Generating DSP mult7/outMem, operation Mode is: A*B.
DSP Report: operator mult7/outMem is absorbed into DSP mult7/outMem.
DSP Report: operator mult7/outMem is absorbed into DSP mult7/outMem.
DSP Report: Generating DSP mult7/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult7/outMem is absorbed into DSP mult7/outMem.
DSP Report: operator mult7/outMem is absorbed into DSP mult7/outMem.
DSP Report: Generating DSP mult5/outMem, operation Mode is: A*B.
DSP Report: operator mult5/outMem is absorbed into DSP mult5/outMem.
DSP Report: operator mult5/outMem is absorbed into DSP mult5/outMem.
DSP Report: Generating DSP mult5/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult5/outMem is absorbed into DSP mult5/outMem.
DSP Report: operator mult5/outMem is absorbed into DSP mult5/outMem.
DSP Report: Generating DSP mult5/outMem, operation Mode is: A*B.
DSP Report: operator mult5/outMem is absorbed into DSP mult5/outMem.
DSP Report: operator mult5/outMem is absorbed into DSP mult5/outMem.
DSP Report: Generating DSP mult5/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult5/outMem is absorbed into DSP mult5/outMem.
DSP Report: operator mult5/outMem is absorbed into DSP mult5/outMem.
DSP Report: Generating DSP mult6/outMem, operation Mode is: A*B.
DSP Report: operator mult6/outMem is absorbed into DSP mult6/outMem.
DSP Report: operator mult6/outMem is absorbed into DSP mult6/outMem.
DSP Report: Generating DSP mult6/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult6/outMem is absorbed into DSP mult6/outMem.
DSP Report: operator mult6/outMem is absorbed into DSP mult6/outMem.
DSP Report: Generating DSP mult6/outMem, operation Mode is: A*B.
DSP Report: operator mult6/outMem is absorbed into DSP mult6/outMem.
DSP Report: operator mult6/outMem is absorbed into DSP mult6/outMem.
DSP Report: Generating DSP mult6/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult6/outMem is absorbed into DSP mult6/outMem.
DSP Report: operator mult6/outMem is absorbed into DSP mult6/outMem.
DSP Report: Generating DSP mult4/outMem, operation Mode is: A*B.
DSP Report: operator mult4/outMem is absorbed into DSP mult4/outMem.
DSP Report: operator mult4/outMem is absorbed into DSP mult4/outMem.
DSP Report: Generating DSP mult4/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult4/outMem is absorbed into DSP mult4/outMem.
DSP Report: operator mult4/outMem is absorbed into DSP mult4/outMem.
DSP Report: Generating DSP mult4/outMem, operation Mode is: A*B.
DSP Report: operator mult4/outMem is absorbed into DSP mult4/outMem.
DSP Report: operator mult4/outMem is absorbed into DSP mult4/outMem.
DSP Report: Generating DSP mult4/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult4/outMem is absorbed into DSP mult4/outMem.
DSP Report: operator mult4/outMem is absorbed into DSP mult4/outMem.
DSP Report: Generating DSP mult11/outMem, operation Mode is: A*B.
DSP Report: operator mult11/outMem is absorbed into DSP mult11/outMem.
DSP Report: operator mult11/outMem is absorbed into DSP mult11/outMem.
DSP Report: Generating DSP mult11/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult11/outMem is absorbed into DSP mult11/outMem.
DSP Report: operator mult11/outMem is absorbed into DSP mult11/outMem.
DSP Report: Generating DSP mult11/outMem, operation Mode is: A*B.
DSP Report: operator mult11/outMem is absorbed into DSP mult11/outMem.
DSP Report: operator mult11/outMem is absorbed into DSP mult11/outMem.
DSP Report: Generating DSP mult11/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult11/outMem is absorbed into DSP mult11/outMem.
DSP Report: operator mult11/outMem is absorbed into DSP mult11/outMem.
DSP Report: Generating DSP mult9/outMem, operation Mode is: A*B.
DSP Report: operator mult9/outMem is absorbed into DSP mult9/outMem.
DSP Report: operator mult9/outMem is absorbed into DSP mult9/outMem.
DSP Report: Generating DSP mult9/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult9/outMem is absorbed into DSP mult9/outMem.
DSP Report: operator mult9/outMem is absorbed into DSP mult9/outMem.
DSP Report: Generating DSP mult9/outMem, operation Mode is: A*B.
DSP Report: operator mult9/outMem is absorbed into DSP mult9/outMem.
DSP Report: operator mult9/outMem is absorbed into DSP mult9/outMem.
DSP Report: Generating DSP mult9/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult9/outMem is absorbed into DSP mult9/outMem.
DSP Report: operator mult9/outMem is absorbed into DSP mult9/outMem.
DSP Report: Generating DSP mult10/outMem, operation Mode is: A*B.
DSP Report: operator mult10/outMem is absorbed into DSP mult10/outMem.
DSP Report: operator mult10/outMem is absorbed into DSP mult10/outMem.
DSP Report: Generating DSP mult10/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult10/outMem is absorbed into DSP mult10/outMem.
DSP Report: operator mult10/outMem is absorbed into DSP mult10/outMem.
DSP Report: Generating DSP mult10/outMem, operation Mode is: A*B.
DSP Report: operator mult10/outMem is absorbed into DSP mult10/outMem.
DSP Report: operator mult10/outMem is absorbed into DSP mult10/outMem.
DSP Report: Generating DSP mult10/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult10/outMem is absorbed into DSP mult10/outMem.
DSP Report: operator mult10/outMem is absorbed into DSP mult10/outMem.
DSP Report: Generating DSP mult8/outMem, operation Mode is: A*B.
DSP Report: operator mult8/outMem is absorbed into DSP mult8/outMem.
DSP Report: operator mult8/outMem is absorbed into DSP mult8/outMem.
DSP Report: Generating DSP mult8/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult8/outMem is absorbed into DSP mult8/outMem.
DSP Report: operator mult8/outMem is absorbed into DSP mult8/outMem.
DSP Report: Generating DSP mult8/outMem, operation Mode is: A*B.
DSP Report: operator mult8/outMem is absorbed into DSP mult8/outMem.
DSP Report: operator mult8/outMem is absorbed into DSP mult8/outMem.
DSP Report: Generating DSP mult8/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult8/outMem is absorbed into DSP mult8/outMem.
DSP Report: operator mult8/outMem is absorbed into DSP mult8/outMem.
DSP Report: Generating DSP mult3/outMem, operation Mode is: A*B.
DSP Report: operator mult3/outMem is absorbed into DSP mult3/outMem.
DSP Report: operator mult3/outMem is absorbed into DSP mult3/outMem.
DSP Report: Generating DSP mult3/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult3/outMem is absorbed into DSP mult3/outMem.
DSP Report: operator mult3/outMem is absorbed into DSP mult3/outMem.
DSP Report: Generating DSP mult3/outMem, operation Mode is: A*B.
DSP Report: operator mult3/outMem is absorbed into DSP mult3/outMem.
DSP Report: operator mult3/outMem is absorbed into DSP mult3/outMem.
DSP Report: Generating DSP mult3/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult3/outMem is absorbed into DSP mult3/outMem.
DSP Report: operator mult3/outMem is absorbed into DSP mult3/outMem.
DSP Report: Generating DSP mult1/outMem, operation Mode is: A*B.
DSP Report: operator mult1/outMem is absorbed into DSP mult1/outMem.
DSP Report: operator mult1/outMem is absorbed into DSP mult1/outMem.
DSP Report: Generating DSP mult1/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult1/outMem is absorbed into DSP mult1/outMem.
DSP Report: operator mult1/outMem is absorbed into DSP mult1/outMem.
DSP Report: Generating DSP mult1/outMem, operation Mode is: A*B.
DSP Report: operator mult1/outMem is absorbed into DSP mult1/outMem.
DSP Report: operator mult1/outMem is absorbed into DSP mult1/outMem.
DSP Report: Generating DSP mult1/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult1/outMem is absorbed into DSP mult1/outMem.
DSP Report: operator mult1/outMem is absorbed into DSP mult1/outMem.
DSP Report: Generating DSP mult2/outMem, operation Mode is: A*B.
DSP Report: operator mult2/outMem is absorbed into DSP mult2/outMem.
DSP Report: operator mult2/outMem is absorbed into DSP mult2/outMem.
DSP Report: Generating DSP mult2/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult2/outMem is absorbed into DSP mult2/outMem.
DSP Report: operator mult2/outMem is absorbed into DSP mult2/outMem.
DSP Report: Generating DSP mult2/outMem, operation Mode is: A*B.
DSP Report: operator mult2/outMem is absorbed into DSP mult2/outMem.
DSP Report: operator mult2/outMem is absorbed into DSP mult2/outMem.
DSP Report: Generating DSP mult2/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult2/outMem is absorbed into DSP mult2/outMem.
DSP Report: operator mult2/outMem is absorbed into DSP mult2/outMem.
DSP Report: Generating DSP mult0/outMem, operation Mode is: A*B.
DSP Report: operator mult0/outMem is absorbed into DSP mult0/outMem.
DSP Report: operator mult0/outMem is absorbed into DSP mult0/outMem.
DSP Report: Generating DSP mult0/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult0/outMem is absorbed into DSP mult0/outMem.
DSP Report: operator mult0/outMem is absorbed into DSP mult0/outMem.
DSP Report: Generating DSP mult0/outMem, operation Mode is: A*B.
DSP Report: operator mult0/outMem is absorbed into DSP mult0/outMem.
DSP Report: operator mult0/outMem is absorbed into DSP mult0/outMem.
DSP Report: Generating DSP mult0/outMem, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult0/outMem is absorbed into DSP mult0/outMem.
DSP Report: operator mult0/outMem is absorbed into DSP mult0/outMem.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[3]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[3]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[3]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[3]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[4]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[4]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[4]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[4]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[5]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[5]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[5]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[5]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[6]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[6]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[6]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[6]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[7]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[7]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[7]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[7]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[9]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[9]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[9]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[9]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[10]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[10]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[10]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[10]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[11]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[11]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[11]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[11]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[12]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[12]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[12]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[12]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[13]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[13]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[13]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[13]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[14]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[14]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[14]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[14]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[15]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[15]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[15]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[15]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[16]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[16]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[16]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[16]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[17]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[17]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[17]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[17]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[18]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[18]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[18]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[18]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[19]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[19]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[19]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[19]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[20]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[20]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[20]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[20]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[21]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[21]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[21]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[21]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[22]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[22]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[22]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[22]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[23]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[23]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_43_reg[23]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_41_reg[23]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_40_reg[24]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multxPrime/\w0_42_reg[24]_C )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (outq_reg[31]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[30]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[29]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[28]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[27]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[26]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[25]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[24]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[23]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[22]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[21]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[20]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[19]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[18]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[17]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[16]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[15]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[14]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[13]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[12]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[11]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[10]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[9]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[8]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[7]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[6]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[5]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[4]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[3]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[2]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[1]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[0]_C) is unused and will be removed from module mult2reg__130.
WARNING: [Synth 8-3332] Sequential element (outq_reg[31]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[30]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[29]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[28]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[27]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[26]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[25]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[24]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[23]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[22]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[21]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[20]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[19]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[18]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[17]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[16]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[15]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[14]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[13]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[12]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[11]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[10]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[9]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[8]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[7]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[6]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[5]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[4]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[3]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[2]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[1]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[0]_C) is unused and will be removed from module mult2reg__131.
WARNING: [Synth 8-3332] Sequential element (outq_reg[31]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[30]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[29]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[28]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[27]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[26]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[25]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[24]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[23]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[22]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[21]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[20]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[19]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[18]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[17]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[16]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[15]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[14]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[13]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[12]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[11]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[10]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[9]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[8]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[7]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[6]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[5]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[4]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[3]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[2]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[1]_C) is unused and will be removed from module mult2reg__132.
WARNING: [Synth 8-3332] Sequential element (outq_reg[0]_C) is unused and will be removed from module mult2reg__132.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:46 . Memory (MB): peak = 1048.141 ; gain = 740.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|repositioner | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multx        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |rearranger        |           2|     22880|
|2     |repositioner      |           2|     20180|
|3     |convmultCore__GB0 |           1|      9152|
|4     |convmultCore__GB1 |           1|      6016|
|5     |convmultCore__GB2 |           1|      6496|
|6     |convmultCore__GB3 |           1|      7456|
|7     |convmultCore__GB4 |           1|      7936|
|8     |convmultCore__GB5 |           1|      8384|
|9     |convmultCore__GB6 |           1|     56204|
|10    |convmultCore__GB7 |           1|      9728|
|11    |convmult__GC0     |           1|     30260|
|12    |axi_lite__GC0     |           1|       734|
|13    |CNN_design__GC0   |           1|      2690|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:01:59 . Memory (MB): peak = 1192.426 ; gain = 885.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:39 ; elapsed = 00:03:56 . Memory (MB): peak = 3281.355 ; gain = 2973.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |rearranger                  |           2|     22752|
|2     |repositioner                |           2|     20180|
|3     |convmultCore__GB0           |           1|      9152|
|4     |convmultCore__GB1           |           1|      6016|
|5     |convmultCore__GB2           |           1|      6496|
|6     |convmultCore__GB3           |           1|      7456|
|7     |convmultCore__GB4           |           1|      7936|
|8     |convmultCore__GB5           |           1|      8384|
|9     |convmultCore__GB7           |           1|      9728|
|10    |axi_lite__GC0               |           1|       734|
|11    |CNN_design__GC0             |           1|      2690|
|12    |CNN_design_axi_lite_0_0_GT0 |           1|     34046|
|13    |outputExtractor             |           1|     30256|
|14    |CNN_design_axi_lite_0_0_GT2 |           1|     22176|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:01 ; elapsed = 00:05:23 . Memory (MB): peak = 3281.355 ; gain = 2973.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |rearranger                  |           2|      8352|
|2     |repositioner                |           2|     11693|
|3     |convmultCore__GB0           |           1|      4928|
|4     |convmultCore__GB1           |           1|      3712|
|5     |convmultCore__GB2           |           1|      3744|
|6     |convmultCore__GB3           |           1|      3808|
|7     |convmultCore__GB4           |           1|      3840|
|8     |convmultCore__GB5           |           1|      4288|
|9     |convmultCore__GB7           |           1|      5632|
|10    |axi_lite__GC0               |           1|       444|
|11    |CNN_design__GC0             |           1|      1672|
|12    |CNN_design_axi_lite_0_0_GT0 |           1|     18711|
|13    |outputExtractor             |           1|     11428|
|14    |CNN_design_axi_lite_0_0_GT2 |           1|     10080|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:13 ; elapsed = 00:05:37 . Memory (MB): peak = 3281.355 ; gain = 2973.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:14 ; elapsed = 00:05:37 . Memory (MB): peak = 3281.355 ; gain = 2973.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:36 ; elapsed = 00:05:59 . Memory (MB): peak = 3281.355 ; gain = 2973.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:37 ; elapsed = 00:06:00 . Memory (MB): peak = 3281.355 ; gain = 2973.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:54 ; elapsed = 00:06:18 . Memory (MB): peak = 3281.355 ; gain = 2973.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:54 ; elapsed = 00:06:18 . Memory (MB): peak = 3281.355 ; gain = 2973.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     5|
|3     |CARRY4    |   864|
|4     |DSP48E1   |   192|
|5     |DSP48E1_1 |    64|
|6     |DSP48E1_2 |     2|
|7     |LUT1      |   224|
|8     |LUT2      | 17161|
|9     |LUT3      |  1601|
|10    |LUT4      |  7483|
|11    |LUT5      |  9433|
|12    |LUT6      | 25272|
|13    |MUXF7     |  6400|
|14    |MUXF8     |  2752|
|15    |PS7       |     1|
|16    |SRL16     |     1|
|17    |SRL16E    |    18|
|18    |SRLC32E   |    47|
|19    |FDPE      | 15040|
|20    |FDR       |     8|
|21    |FDRE      |  1230|
|22    |FDSE      |    39|
|23    |LDC       | 15040|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+---------------------------------------------------------------+-------+
|      |Instance                                           |Module                                                         |Cells  |
+------+---------------------------------------------------+---------------------------------------------------------------+-------+
|1     |top                                                |                                                               | 103007|
|2     |  CNN_design_i                                     |CNN_design                                                     | 103007|
|3     |    axi_lite_0                                     |CNN_design_axi_lite_0_0                                        | 101313|
|4     |      inst                                         |axi_lite                                                       | 101309|
|5     |        convmult_8x8_instance                      |convmult                                                       | 100759|
|6     |          coreModule                               |convmultCore                                                   |  29343|
|7     |            multxPrime                             |multx                                                          |  16915|
|8     |              mult0                                |multiplier                                                     |    117|
|9     |              mult1                                |multiplier_405                                                 |    117|
|10    |              mult10                               |multiplier_406                                                 |    117|
|11    |              mult11                               |multiplier_407                                                 |    117|
|12    |              mult12                               |multiplier_408                                                 |    117|
|13    |              mult13                               |multiplier_409                                                 |    117|
|14    |              mult14                               |multiplier_410                                                 |    117|
|15    |              mult15                               |multiplier_411                                                 |    117|
|16    |              mult16                               |multiplier_412                                                 |    117|
|17    |              mult17                               |multiplier_413                                                 |    117|
|18    |              mult18                               |multiplier_414                                                 |    117|
|19    |              mult19                               |multiplier_415                                                 |    117|
|20    |              mult2                                |multiplier_416                                                 |    117|
|21    |              mult20                               |multiplier_417                                                 |    117|
|22    |              mult21                               |multiplier_418                                                 |    117|
|23    |              mult22                               |multiplier_419                                                 |    117|
|24    |              mult23                               |multiplier_420                                                 |    117|
|25    |              mult24                               |multiplier_421                                                 |    117|
|26    |              mult25                               |multiplier_422                                                 |    117|
|27    |              mult26                               |multiplier_423                                                 |    117|
|28    |              mult27                               |multiplier_424                                                 |    117|
|29    |              mult28                               |multiplier_425                                                 |    117|
|30    |              mult29                               |multiplier_426                                                 |    117|
|31    |              mult3                                |multiplier_427                                                 |    117|
|32    |              mult30                               |multiplier_428                                                 |    117|
|33    |              mult31                               |multiplier_429                                                 |    117|
|34    |              mult32                               |multiplier_430                                                 |    117|
|35    |              mult33                               |multiplier_431                                                 |    117|
|36    |              mult34                               |multiplier_432                                                 |    117|
|37    |              mult35                               |multiplier_433                                                 |    117|
|38    |              mult36                               |multiplier_434                                                 |    117|
|39    |              mult37                               |multiplier_435                                                 |    117|
|40    |              mult38                               |multiplier_436                                                 |    117|
|41    |              mult39                               |multiplier_437                                                 |    117|
|42    |              mult4                                |multiplier_438                                                 |    117|
|43    |              mult40                               |multiplier_439                                                 |    117|
|44    |              mult41                               |multiplier_440                                                 |    117|
|45    |              mult42                               |multiplier_441                                                 |    117|
|46    |              mult43                               |multiplier_442                                                 |    117|
|47    |              mult44                               |multiplier_443                                                 |    117|
|48    |              mult45                               |multiplier_444                                                 |    117|
|49    |              mult46                               |multiplier_445                                                 |    117|
|50    |              mult47                               |multiplier_446                                                 |    117|
|51    |              mult48                               |multiplier_447                                                 |    117|
|52    |              mult49                               |multiplier_448                                                 |    117|
|53    |              mult5                                |multiplier_449                                                 |    117|
|54    |              mult50                               |multiplier_450                                                 |    117|
|55    |              mult51                               |multiplier_451                                                 |    117|
|56    |              mult52                               |multiplier_452                                                 |    117|
|57    |              mult53                               |multiplier_453                                                 |    117|
|58    |              mult54                               |multiplier_454                                                 |    117|
|59    |              mult55                               |multiplier_455                                                 |    117|
|60    |              mult56                               |multiplier_456                                                 |    117|
|61    |              mult57                               |multiplier_457                                                 |    117|
|62    |              mult58                               |multiplier_458                                                 |    117|
|63    |              mult59                               |multiplier_459                                                 |    117|
|64    |              mult6                                |multiplier_460                                                 |    117|
|65    |              mult60                               |multiplier_461                                                 |    117|
|66    |              mult61                               |multiplier_462                                                 |    117|
|67    |              mult62                               |multiplier_463                                                 |    117|
|68    |              mult63                               |multiplier_464                                                 |    117|
|69    |              mult7                                |multiplier_465                                                 |    117|
|70    |              mult8                                |multiplier_466                                                 |    117|
|71    |              mult9                                |multiplier_467                                                 |    117|
|72    |            outMult0                               |mult2reg_341                                                   |    129|
|73    |            outMult1                               |mult2reg_342                                                   |    129|
|74    |            outMult10                              |mult2reg_343                                                   |    193|
|75    |            outMult11                              |mult2reg_344                                                   |    193|
|76    |            outMult12                              |mult2reg_345                                                   |    161|
|77    |            outMult13                              |mult2reg_346                                                   |    161|
|78    |            outMult14                              |mult2reg_347                                                   |    161|
|79    |            outMult15                              |mult2reg_348                                                   |    129|
|80    |            outMult16                              |mult2reg_349                                                   |    193|
|81    |            outMult17                              |mult2reg_350                                                   |    193|
|82    |            outMult18                              |mult2reg_351                                                   |    193|
|83    |            outMult19                              |mult2reg_352                                                   |    193|
|84    |            outMult2                               |mult2reg_353                                                   |    129|
|85    |            outMult20                              |mult2reg_354                                                   |    161|
|86    |            outMult21                              |mult2reg_355                                                   |    161|
|87    |            outMult22                              |mult2reg_356                                                   |    161|
|88    |            outMult23                              |mult2reg_357                                                   |    129|
|89    |            outMult24                              |mult2reg_358                                                   |    193|
|90    |            outMult25                              |mult2reg_359                                                   |    193|
|91    |            outMult26                              |mult2reg_360                                                   |    193|
|92    |            outMult27                              |mult2reg_361                                                   |    193|
|93    |            outMult28                              |mult2reg_362                                                   |    129|
|94    |            outMult29                              |mult2reg_363                                                   |    129|
|95    |            outMult3                               |mult2reg_364                                                   |    129|
|96    |            outMult30                              |mult2reg_365                                                   |    129|
|97    |            outMult31                              |mult2reg_366                                                   |    129|
|98    |            outMult32                              |mult2reg_367                                                   |    129|
|99    |            outMult33                              |mult2reg_368                                                   |    161|
|100   |            outMult34                              |mult2reg_369                                                   |    161|
|101   |            outMult35                              |mult2reg_370                                                   |    161|
|102   |            outMult36                              |mult2reg_371                                                   |    193|
|103   |            outMult37                              |mult2reg_372                                                   |    193|
|104   |            outMult38                              |mult2reg_373                                                   |    161|
|105   |            outMult39                              |mult2reg_374                                                   |    161|
|106   |            outMult4                               |mult2reg_375                                                   |    161|
|107   |            outMult40                              |mult2reg_376                                                   |    193|
|108   |            outMult41                              |mult2reg_377                                                   |    193|
|109   |            outMult42                              |mult2reg_378                                                   |    193|
|110   |            outMult43                              |mult2reg_379                                                   |    193|
|111   |            outMult44                              |mult2reg_380                                                   |    193|
|112   |            outMult45                              |mult2reg_381                                                   |    193|
|113   |            outMult46                              |mult2reg_382                                                   |    161|
|114   |            outMult47                              |mult2reg_383                                                   |    161|
|115   |            outMult48                              |mult2reg_384                                                   |    161|
|116   |            outMult49                              |mult2reg_385                                                   |    129|
|117   |            outMult5                               |mult2reg_386                                                   |    161|
|118   |            outMult50                              |mult2reg_387                                                   |    130|
|119   |            outMult51                              |mult2reg_388                                                   |    129|
|120   |            outMult52                              |mult2reg_389                                                   |    129|
|121   |            outMult53                              |mult2reg_390                                                   |    129|
|122   |            outMult54                              |mult2reg_391                                                   |    129|
|123   |            outMult55                              |mult2reg_392                                                   |    129|
|124   |            outMult56                              |mult2reg_393                                                   |    130|
|125   |            outMult57                              |mult2reg_394                                                   |    130|
|126   |            outMult58                              |mult2reg_395                                                   |    129|
|127   |            outMult59                              |mult2reg_396                                                   |    129|
|128   |            outMult6                               |mult2reg_397                                                   |    161|
|129   |            outMult60                              |mult2reg_398                                                   |    129|
|130   |            outMult61                              |mult2reg_399                                                   |    129|
|131   |            outMult62                              |mult2reg_400                                                   |    129|
|132   |            outMult63                              |mult2reg_401                                                   |    130|
|133   |            outMult7                               |mult2reg_402                                                   |    129|
|134   |            outMult8                               |mult2reg_403                                                   |    225|
|135   |            outMult9                               |mult2reg_404                                                   |    193|
|136   |          extractor                                |outputExtractor                                                |   9659|
|137   |            outputSR49                             |mult2reg_321                                                   |     64|
|138   |            outputSR0                              |mult2reg_277                                                   |     96|
|139   |            outputSR1                              |mult2reg_278                                                   |     66|
|140   |            outputSR10                             |mult2reg_279                                                   |    100|
|141   |            outputSR11                             |mult2reg_280                                                   |     96|
|142   |            outputSR12                             |mult2reg_281                                                   |     98|
|143   |            outputSR13                             |mult2reg_282                                                   |     96|
|144   |            outputSR14                             |mult2reg_283                                                   |     96|
|145   |            outputSR15                             |mult2reg_284                                                   |     96|
|146   |            outputSR16                             |mult2reg_285                                                   |     97|
|147   |            outputSR17                             |mult2reg_286                                                   |     64|
|148   |            outputSR18                             |mult2reg_287                                                   |     64|
|149   |            outputSR19                             |mult2reg_288                                                   |     68|
|150   |            outputSR2                              |mult2reg_289                                                   |    128|
|151   |            outputSR20                             |mult2reg_290                                                   |     64|
|152   |            outputSR21                             |mult2reg_291                                                   |     64|
|153   |            outputSR22                             |mult2reg_292                                                   |     66|
|154   |            outputSR23                             |mult2reg_293                                                   |     64|
|155   |            outputSR24                             |mult2reg_294                                                   |     64|
|156   |            outputSR25                             |mult2reg_295                                                   |     64|
|157   |            outputSR26                             |mult2reg_296                                                   |     64|
|158   |            outputSR27                             |mult2reg_297                                                   |     64|
|159   |            outputSR28                             |mult2reg_298                                                   |     64|
|160   |            outputSR29                             |mult2reg_299                                                   |     64|
|161   |            outputSR3                              |mult2reg_300                                                   |     64|
|162   |            outputSR30                             |mult2reg_301                                                   |     68|
|163   |            outputSR31                             |mult2reg_302                                                   |     64|
|164   |            outputSR32                             |mult2reg_303                                                   |     64|
|165   |            outputSR33                             |mult2reg_304                                                   |     64|
|166   |            outputSR34                             |mult2reg_305                                                   |     64|
|167   |            outputSR35                             |mult2reg_306                                                   |     64|
|168   |            outputSR36                             |mult2reg_307                                                   |     64|
|169   |            outputSR37                             |mult2reg_308                                                   |     64|
|170   |            outputSR38                             |mult2reg_309                                                   |     68|
|171   |            outputSR39                             |mult2reg_310                                                   |     64|
|172   |            outputSR4                              |mult2reg_311                                                   |     64|
|173   |            outputSR40                             |mult2reg_312                                                   |     64|
|174   |            outputSR41                             |mult2reg_313                                                   |     64|
|175   |            outputSR42                             |mult2reg_314                                                   |     64|
|176   |            outputSR43                             |mult2reg_315                                                   |     64|
|177   |            outputSR44                             |mult2reg_316                                                   |     64|
|178   |            outputSR45                             |mult2reg_317                                                   |     64|
|179   |            outputSR46                             |mult2reg_318                                                   |     68|
|180   |            outputSR47                             |mult2reg_319                                                   |     64|
|181   |            outputSR48                             |mult2reg_320                                                   |     64|
|182   |            outputSR5                              |mult2reg_322                                                   |     68|
|183   |            outputSR50                             |mult2reg_323                                                   |    128|
|184   |            outputSR51                             |mult2reg_324                                                   |    128|
|185   |            outputSR52                             |mult2reg_325                                                   |    130|
|186   |            outputSR53                             |mult2reg_326                                                   |    128|
|187   |            outputSR54                             |mult2reg_327                                                   |    128|
|188   |            outputSR55                             |mult2reg_328                                                   |    128|
|189   |            outputSR56                             |mult2reg_329                                                   |    130|
|190   |            outputSR57                             |mult2reg_330                                                   |    128|
|191   |            outputSR58                             |mult2reg_331                                                   |    128|
|192   |            outputSR59                             |mult2reg_332                                                   |    128|
|193   |            outputSR6                              |mult2reg_333                                                   |     96|
|194   |            outputSR60                             |mult2reg_334                                                   |    128|
|195   |            outputSR61                             |mult2reg_335                                                   |    128|
|196   |            outputSR62                             |mult2reg_336                                                   |    128|
|197   |            outputSR63                             |mult2reg_337                                                   |    130|
|198   |            outputSR7                              |mult2reg_338                                                   |     96|
|199   |            outputSR8                              |mult2reg_339                                                   |     98|
|200   |            outputSR9                              |mult2reg_340                                                   |     96|
|201   |          imageRearranger                          |rearranger                                                     |   8320|
|202   |            multi2reg0                             |mult2reg_212                                                   |     64|
|203   |            multi2reg1                             |mult2reg_213                                                   |     64|
|204   |            multi2reg10                            |mult2reg_214                                                   |     64|
|205   |            multi2reg11                            |mult2reg_215                                                   |     64|
|206   |            multi2reg12                            |mult2reg_216                                                   |     64|
|207   |            multi2reg13                            |mult2reg_217                                                   |     64|
|208   |            multi2reg14                            |mult2reg_218                                                   |     64|
|209   |            multi2reg15                            |mult2reg_219                                                   |     64|
|210   |            multi2reg16                            |mult2reg_220                                                   |     64|
|211   |            multi2reg17                            |mult2reg_221                                                   |     64|
|212   |            multi2reg18                            |mult2reg_222                                                   |     64|
|213   |            multi2reg19                            |mult2reg_223                                                   |     64|
|214   |            multi2reg2                             |mult2reg_224                                                   |     64|
|215   |            multi2reg20                            |mult2reg_225                                                   |     64|
|216   |            multi2reg21                            |mult2reg_226                                                   |     64|
|217   |            multi2reg22                            |mult2reg_227                                                   |     64|
|218   |            multi2reg23                            |mult2reg_228                                                   |     64|
|219   |            multi2reg24                            |mult2reg_229                                                   |     64|
|220   |            multi2reg25                            |mult2reg_230                                                   |     64|
|221   |            multi2reg26                            |mult2reg_231                                                   |     64|
|222   |            multi2reg27                            |mult2reg_232                                                   |     64|
|223   |            multi2reg28                            |mult2reg_233                                                   |     64|
|224   |            multi2reg29                            |mult2reg_234                                                   |     64|
|225   |            multi2reg3                             |mult2reg_235                                                   |     64|
|226   |            multi2reg30                            |mult2reg_236                                                   |     64|
|227   |            multi2reg31                            |mult2reg_237                                                   |     64|
|228   |            multi2reg32                            |mult2reg_238                                                   |     64|
|229   |            multi2reg33                            |mult2reg_239                                                   |     64|
|230   |            multi2reg34                            |mult2reg_240                                                   |     64|
|231   |            multi2reg35                            |mult2reg_241                                                   |     64|
|232   |            multi2reg36                            |mult2reg_242                                                   |     64|
|233   |            multi2reg37                            |mult2reg_243                                                   |     64|
|234   |            multi2reg38                            |mult2reg_244                                                   |     64|
|235   |            multi2reg39                            |mult2reg_245                                                   |     64|
|236   |            multi2reg4                             |mult2reg_246                                                   |     64|
|237   |            multi2reg40                            |mult2reg_247                                                   |     64|
|238   |            multi2reg41                            |mult2reg_248                                                   |     64|
|239   |            multi2reg42                            |mult2reg_249                                                   |     64|
|240   |            multi2reg43                            |mult2reg_250                                                   |     64|
|241   |            multi2reg44                            |mult2reg_251                                                   |     64|
|242   |            multi2reg45                            |mult2reg_252                                                   |     64|
|243   |            multi2reg46                            |mult2reg_253                                                   |     64|
|244   |            multi2reg47                            |mult2reg_254                                                   |     64|
|245   |            multi2reg48                            |mult2reg_255                                                   |     64|
|246   |            multi2reg49                            |mult2reg_256                                                   |     64|
|247   |            multi2reg5                             |mult2reg_257                                                   |     64|
|248   |            multi2reg50                            |mult2reg_258                                                   |     64|
|249   |            multi2reg51                            |mult2reg_259                                                   |     64|
|250   |            multi2reg52                            |mult2reg_260                                                   |     64|
|251   |            multi2reg53                            |mult2reg_261                                                   |     64|
|252   |            multi2reg54                            |mult2reg_262                                                   |     64|
|253   |            multi2reg55                            |mult2reg_263                                                   |     64|
|254   |            multi2reg56                            |mult2reg_264                                                   |     64|
|255   |            multi2reg57                            |mult2reg_265                                                   |     64|
|256   |            multi2reg58                            |mult2reg_266                                                   |     64|
|257   |            multi2reg59                            |mult2reg_267                                                   |     64|
|258   |            multi2reg6                             |mult2reg_268                                                   |     64|
|259   |            multi2reg60                            |mult2reg_269                                                   |     64|
|260   |            multi2reg61                            |mult2reg_270                                                   |     64|
|261   |            multi2reg62                            |mult2reg_271                                                   |     64|
|262   |            multi2reg63                            |mult2reg_272                                                   |     64|
|263   |            multi2reg7                             |mult2reg_273                                                   |     64|
|264   |            multi2reg8                             |mult2reg_274                                                   |     64|
|265   |            multi2reg9                             |mult2reg_275                                                   |     64|
|266   |            multi2regToOutput                      |mult2reg_276                                                   |     64|
|267   |          imageRepositioner                        |repositioner                                                   |  33341|
|268   |            multRow0                               |multiplexer8_141                                               |    192|
|269   |            multRow1                               |multiplexer8_142                                               |    192|
|270   |            multRow2                               |multiplexer8_143                                               |    192|
|271   |            multRow3                               |multiplexer8_144                                               |    192|
|272   |            multRow4                               |multiplexer8_145                                               |    192|
|273   |            multRow5                               |multiplexer8_146                                               |    192|
|274   |            multRow6                               |multiplexer8_147                                               |    192|
|275   |            multiplexer2reg0                       |mult2reg_148                                                   |    384|
|276   |            multiplexer2reg1                       |mult2reg_149                                                   |    452|
|277   |            multiplexer2reg10                      |mult2reg_150                                                   |    448|
|278   |            multiplexer2reg11                      |mult2reg_151                                                   |    480|
|279   |            multiplexer2reg12                      |mult2reg_152                                                   |    512|
|280   |            multiplexer2reg13                      |mult2reg_153                                                   |    416|
|281   |            multiplexer2reg14                      |mult2reg_154                                                   |    416|
|282   |            multiplexer2reg15                      |mult2reg_155                                                   |    480|
|283   |            multiplexer2reg16                      |mult2reg_156                                                   |    352|
|284   |            multiplexer2reg17                      |mult2reg_157                                                   |    480|
|285   |            multiplexer2reg18                      |mult2reg_158                                                   |    480|
|286   |            multiplexer2reg19                      |mult2reg_159                                                   |    416|
|287   |            multiplexer2reg2                       |mult2reg_160                                                   |    448|
|288   |            multiplexer2reg20                      |mult2reg_161                                                   |    480|
|289   |            multiplexer2reg21                      |mult2reg_162                                                   |    448|
|290   |            multiplexer2reg22                      |mult2reg_163                                                   |    448|
|291   |            multiplexer2reg23                      |mult2reg_164                                                   |    384|
|292   |            multiplexer2reg24                      |mult2reg_165                                                   |    384|
|293   |            multiplexer2reg25                      |mult2reg_166                                                   |    448|
|294   |            multiplexer2reg26                      |mult2reg_167                                                   |    448|
|295   |            multiplexer2reg27                      |mult2reg_168                                                   |    544|
|296   |            multiplexer2reg28                      |mult2reg_169                                                   |    576|
|297   |            multiplexer2reg29                      |mult2reg_170                                                   |    512|
|298   |            multiplexer2reg3                       |mult2reg_171                                                   |    320|
|299   |            multiplexer2reg30                      |mult2reg_172                                                   |    512|
|300   |            multiplexer2reg31                      |mult2reg_173                                                   |    480|
|301   |            multiplexer2reg32                      |mult2reg_174                                                   |    384|
|302   |            multiplexer2reg33                      |mult2reg_175                                                   |    448|
|303   |            multiplexer2reg34                      |mult2reg_176                                                   |    448|
|304   |            multiplexer2reg35                      |mult2reg_177                                                   |    384|
|305   |            multiplexer2reg36                      |mult2reg_178                                                   |    480|
|306   |            multiplexer2reg37                      |mult2reg_179                                                   |    448|
|307   |            multiplexer2reg38                      |mult2reg_180                                                   |    448|
|308   |            multiplexer2reg39                      |mult2reg_181                                                   |    416|
|309   |            multiplexer2reg4                       |mult2reg_182                                                   |    352|
|310   |            multiplexer2reg40                      |mult2reg_183                                                   |    288|
|311   |            multiplexer2reg41                      |mult2reg_184                                                   |    448|
|312   |            multiplexer2reg42                      |mult2reg_185                                                   |    448|
|313   |            multiplexer2reg43                      |mult2reg_186                                                   |    480|
|314   |            multiplexer2reg44                      |mult2reg_187                                                   |    512|
|315   |            multiplexer2reg45                      |mult2reg_188                                                   |    352|
|316   |            multiplexer2reg46                      |mult2reg_189                                                   |    352|
|317   |            multiplexer2reg47                      |mult2reg_190                                                   |    544|
|318   |            multiplexer2reg48                      |mult2reg_191                                                   |    288|
|319   |            multiplexer2reg49                      |mult2reg_192                                                   |    352|
|320   |            multiplexer2reg5                       |mult2reg_193                                                   |    448|
|321   |            multiplexer2reg50                      |mult2reg_194                                                   |    352|
|322   |            multiplexer2reg51                      |mult2reg_195                                                   |    416|
|323   |            multiplexer2reg52                      |mult2reg_196                                                   |    416|
|324   |            multiplexer2reg53                      |mult2reg_197                                                   |    448|
|325   |            multiplexer2reg54                      |mult2reg_198                                                   |    448|
|326   |            multiplexer2reg55                      |mult2reg_199                                                   |    320|
|327   |            multiplexer2reg56                      |mult2reg_200                                                   |    387|
|328   |            multiplexer2reg57                      |mult2reg_201                                                   |    448|
|329   |            multiplexer2reg58                      |mult2reg_202                                                   |    449|
|330   |            multiplexer2reg59                      |mult2reg_203                                                   |    480|
|331   |            multiplexer2reg6                       |mult2reg_204                                                   |    448|
|332   |            multiplexer2reg60                      |mult2reg_205                                                   |    513|
|333   |            multiplexer2reg61                      |mult2reg_206                                                   |    449|
|334   |            multiplexer2reg62                      |mult2reg_207                                                   |    449|
|335   |            multiplexer2reg63                      |mult2reg_208                                                   |    481|
|336   |            multiplexer2reg7                       |mult2reg_209                                                   |    416|
|337   |            multiplexer2reg8                       |mult2reg_210                                                   |    352|
|338   |            multiplexer2reg9                       |mult2reg_211                                                   |    448|
|339   |          weightRearranger                         |rearranger_5                                                   |   8320|
|340   |            multi2reg0                             |mult2reg_76                                                    |     64|
|341   |            multi2reg1                             |mult2reg_77                                                    |     64|
|342   |            multi2reg10                            |mult2reg_78                                                    |     64|
|343   |            multi2reg11                            |mult2reg_79                                                    |     64|
|344   |            multi2reg12                            |mult2reg_80                                                    |     64|
|345   |            multi2reg13                            |mult2reg_81                                                    |     64|
|346   |            multi2reg14                            |mult2reg_82                                                    |     64|
|347   |            multi2reg15                            |mult2reg_83                                                    |     64|
|348   |            multi2reg16                            |mult2reg_84                                                    |     64|
|349   |            multi2reg17                            |mult2reg_85                                                    |     64|
|350   |            multi2reg18                            |mult2reg_86                                                    |     64|
|351   |            multi2reg19                            |mult2reg_87                                                    |     64|
|352   |            multi2reg2                             |mult2reg_88                                                    |     64|
|353   |            multi2reg20                            |mult2reg_89                                                    |     64|
|354   |            multi2reg21                            |mult2reg_90                                                    |     64|
|355   |            multi2reg22                            |mult2reg_91                                                    |     64|
|356   |            multi2reg23                            |mult2reg_92                                                    |     64|
|357   |            multi2reg24                            |mult2reg_93                                                    |     64|
|358   |            multi2reg25                            |mult2reg_94                                                    |     64|
|359   |            multi2reg26                            |mult2reg_95                                                    |     64|
|360   |            multi2reg27                            |mult2reg_96                                                    |     64|
|361   |            multi2reg28                            |mult2reg_97                                                    |     64|
|362   |            multi2reg29                            |mult2reg_98                                                    |     64|
|363   |            multi2reg3                             |mult2reg_99                                                    |     64|
|364   |            multi2reg30                            |mult2reg_100                                                   |     64|
|365   |            multi2reg31                            |mult2reg_101                                                   |     64|
|366   |            multi2reg32                            |mult2reg_102                                                   |     64|
|367   |            multi2reg33                            |mult2reg_103                                                   |     64|
|368   |            multi2reg34                            |mult2reg_104                                                   |     64|
|369   |            multi2reg35                            |mult2reg_105                                                   |     64|
|370   |            multi2reg36                            |mult2reg_106                                                   |     64|
|371   |            multi2reg37                            |mult2reg_107                                                   |     64|
|372   |            multi2reg38                            |mult2reg_108                                                   |     64|
|373   |            multi2reg39                            |mult2reg_109                                                   |     64|
|374   |            multi2reg4                             |mult2reg_110                                                   |     64|
|375   |            multi2reg40                            |mult2reg_111                                                   |     64|
|376   |            multi2reg41                            |mult2reg_112                                                   |     64|
|377   |            multi2reg42                            |mult2reg_113                                                   |     64|
|378   |            multi2reg43                            |mult2reg_114                                                   |     64|
|379   |            multi2reg44                            |mult2reg_115                                                   |     64|
|380   |            multi2reg45                            |mult2reg_116                                                   |     64|
|381   |            multi2reg46                            |mult2reg_117                                                   |     64|
|382   |            multi2reg47                            |mult2reg_118                                                   |     64|
|383   |            multi2reg48                            |mult2reg_119                                                   |     64|
|384   |            multi2reg49                            |mult2reg_120                                                   |     64|
|385   |            multi2reg5                             |mult2reg_121                                                   |     64|
|386   |            multi2reg50                            |mult2reg_122                                                   |     64|
|387   |            multi2reg51                            |mult2reg_123                                                   |     64|
|388   |            multi2reg52                            |mult2reg_124                                                   |     64|
|389   |            multi2reg53                            |mult2reg_125                                                   |     64|
|390   |            multi2reg54                            |mult2reg_126                                                   |     64|
|391   |            multi2reg55                            |mult2reg_127                                                   |     64|
|392   |            multi2reg56                            |mult2reg_128                                                   |     64|
|393   |            multi2reg57                            |mult2reg_129                                                   |     64|
|394   |            multi2reg58                            |mult2reg_130                                                   |     64|
|395   |            multi2reg59                            |mult2reg_131                                                   |     64|
|396   |            multi2reg6                             |mult2reg_132                                                   |     64|
|397   |            multi2reg60                            |mult2reg_133                                                   |     64|
|398   |            multi2reg61                            |mult2reg_134                                                   |     64|
|399   |            multi2reg62                            |mult2reg_135                                                   |     64|
|400   |            multi2reg63                            |mult2reg_136                                                   |     64|
|401   |            multi2reg7                             |mult2reg_137                                                   |     64|
|402   |            multi2reg8                             |mult2reg_138                                                   |     64|
|403   |            multi2reg9                             |mult2reg_139                                                   |     64|
|404   |            multi2regToOutput                      |mult2reg_140                                                   |     64|
|405   |          weightRepositioner                       |repositioner_6                                                 |  11776|
|406   |            multRow0                               |multiplexer8                                                   |    192|
|407   |            multRow1                               |multiplexer8_7                                                 |    192|
|408   |            multRow2                               |multiplexer8_8                                                 |    192|
|409   |            multRow3                               |multiplexer8_9                                                 |    192|
|410   |            multRow4                               |multiplexer8_10                                                |    192|
|411   |            multRow5                               |multiplexer8_11                                                |    192|
|412   |            multRow6                               |multiplexer8_12                                                |    192|
|413   |            multiplexer2reg0                       |mult2reg                                                       |     96|
|414   |            multiplexer2reg1                       |mult2reg_13                                                    |    100|
|415   |            multiplexer2reg10                      |mult2reg_14                                                    |     96|
|416   |            multiplexer2reg11                      |mult2reg_15                                                    |     96|
|417   |            multiplexer2reg12                      |mult2reg_16                                                    |     96|
|418   |            multiplexer2reg13                      |mult2reg_17                                                    |     96|
|419   |            multiplexer2reg14                      |mult2reg_18                                                    |     96|
|420   |            multiplexer2reg15                      |mult2reg_19                                                    |     97|
|421   |            multiplexer2reg16                      |mult2reg_20                                                    |     96|
|422   |            multiplexer2reg17                      |mult2reg_21                                                    |     97|
|423   |            multiplexer2reg18                      |mult2reg_22                                                    |     97|
|424   |            multiplexer2reg19                      |mult2reg_23                                                    |     97|
|425   |            multiplexer2reg2                       |mult2reg_24                                                    |     97|
|426   |            multiplexer2reg20                      |mult2reg_25                                                    |     97|
|427   |            multiplexer2reg21                      |mult2reg_26                                                    |     97|
|428   |            multiplexer2reg22                      |mult2reg_27                                                    |     97|
|429   |            multiplexer2reg23                      |mult2reg_28                                                    |     96|
|430   |            multiplexer2reg24                      |mult2reg_29                                                    |    100|
|431   |            multiplexer2reg25                      |mult2reg_30                                                    |     96|
|432   |            multiplexer2reg26                      |mult2reg_31                                                    |     96|
|433   |            multiplexer2reg27                      |mult2reg_32                                                    |     96|
|434   |            multiplexer2reg28                      |mult2reg_33                                                    |     96|
|435   |            multiplexer2reg29                      |mult2reg_34                                                    |     96|
|436   |            multiplexer2reg3                       |mult2reg_35                                                    |     97|
|437   |            multiplexer2reg30                      |mult2reg_36                                                    |     96|
|438   |            multiplexer2reg31                      |mult2reg_37                                                    |     97|
|439   |            multiplexer2reg32                      |mult2reg_38                                                    |     96|
|440   |            multiplexer2reg33                      |mult2reg_39                                                    |     97|
|441   |            multiplexer2reg34                      |mult2reg_40                                                    |     97|
|442   |            multiplexer2reg35                      |mult2reg_41                                                    |     97|
|443   |            multiplexer2reg36                      |mult2reg_42                                                    |     97|
|444   |            multiplexer2reg37                      |mult2reg_43                                                    |     97|
|445   |            multiplexer2reg38                      |mult2reg_44                                                    |     97|
|446   |            multiplexer2reg39                      |mult2reg_45                                                    |     96|
|447   |            multiplexer2reg4                       |mult2reg_46                                                    |     97|
|448   |            multiplexer2reg40                      |mult2reg_47                                                    |     96|
|449   |            multiplexer2reg41                      |mult2reg_48                                                    |     96|
|450   |            multiplexer2reg42                      |mult2reg_49                                                    |     96|
|451   |            multiplexer2reg43                      |mult2reg_50                                                    |     96|
|452   |            multiplexer2reg44                      |mult2reg_51                                                    |     96|
|453   |            multiplexer2reg45                      |mult2reg_52                                                    |     96|
|454   |            multiplexer2reg46                      |mult2reg_53                                                    |     96|
|455   |            multiplexer2reg47                      |mult2reg_54                                                    |     97|
|456   |            multiplexer2reg48                      |mult2reg_55                                                    |     96|
|457   |            multiplexer2reg49                      |mult2reg_56                                                    |     97|
|458   |            multiplexer2reg5                       |mult2reg_57                                                    |     97|
|459   |            multiplexer2reg50                      |mult2reg_58                                                    |     96|
|460   |            multiplexer2reg51                      |mult2reg_59                                                    |     97|
|461   |            multiplexer2reg52                      |mult2reg_60                                                    |     96|
|462   |            multiplexer2reg53                      |mult2reg_61                                                    |     96|
|463   |            multiplexer2reg54                      |mult2reg_62                                                    |     96|
|464   |            multiplexer2reg55                      |mult2reg_63                                                    |     97|
|465   |            multiplexer2reg56                      |mult2reg_64                                                    |    101|
|466   |            multiplexer2reg57                      |mult2reg_65                                                    |     96|
|467   |            multiplexer2reg58                      |mult2reg_66                                                    |     97|
|468   |            multiplexer2reg59                      |mult2reg_67                                                    |     97|
|469   |            multiplexer2reg6                       |mult2reg_68                                                    |     97|
|470   |            multiplexer2reg60                      |mult2reg_69                                                    |     97|
|471   |            multiplexer2reg61                      |mult2reg_70                                                    |     97|
|472   |            multiplexer2reg62                      |mult2reg_71                                                    |     97|
|473   |            multiplexer2reg63                      |mult2reg_72                                                    |     96|
|474   |            multiplexer2reg7                       |mult2reg_73                                                    |     96|
|475   |            multiplexer2reg8                       |mult2reg_74                                                    |     96|
|476   |            multiplexer2reg9                       |mult2reg_75                                                    |     96|
|477   |    processing_system7_0                           |CNN_design_processing_system7_0_0                              |    244|
|478   |      inst                                         |processing_system7_v5_5_processing_system7                     |    244|
|479   |    ps7_0_axi_periph                               |CNN_design_ps7_0_axi_periph_0                                  |   1384|
|480   |      xbar                                         |CNN_design_xbar_0                                              |    248|
|481   |        inst                                       |axi_crossbar_v2_1_19_axi_crossbar                              |    248|
|482   |          \gen_sasd.crossbar_sasd_0                |axi_crossbar_v2_1_19_crossbar_sasd                             |    248|
|483   |            addr_arbiter_inst                      |axi_crossbar_v2_1_19_addr_arbiter_sasd                         |    107|
|484   |            \gen_decerr.decerr_slave_inst          |axi_crossbar_v2_1_19_decerr_slave                              |      9|
|485   |            reg_slice_r                            |axi_register_slice_v2_1_18_axic_register_slice__parameterized7 |    115|
|486   |            splitter_ar                            |axi_crossbar_v2_1_19_splitter__parameterized0                  |      4|
|487   |            splitter_aw                            |axi_crossbar_v2_1_19_splitter                                  |      7|
|488   |      s00_couplers                                 |s00_couplers_imp_1FSHX61                                       |   1136|
|489   |        auto_pc                                    |CNN_design_auto_pc_0                                           |   1136|
|490   |          inst                                     |axi_protocol_converter_v2_1_18_axi_protocol_converter          |   1136|
|491   |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_18_b2s                             |   1136|
|492   |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_18_b2s_ar_channel                  |    177|
|493   |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm                  |     32|
|494   |                cmd_translator_0                   |axi_protocol_converter_v2_1_18_b2s_cmd_translator_2            |    133|
|495   |                  incr_cmd_0                       |axi_protocol_converter_v2_1_18_b2s_incr_cmd_3                  |     67|
|496   |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_4                  |     61|
|497   |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_18_b2s_r_channel                   |     92|
|498   |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 |     50|
|499   |                transaction_fifo_0                 |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 |     28|
|500   |              SI_REG                               |axi_register_slice_v2_1_18_axi_register_slice                  |    632|
|501   |                \ar.ar_pipe                        |axi_register_slice_v2_1_18_axic_register_slice                 |    217|
|502   |                \aw.aw_pipe                        |axi_register_slice_v2_1_18_axic_register_slice_1               |    221|
|503   |                \b.b_pipe                          |axi_register_slice_v2_1_18_axic_register_slice__parameterized1 |     48|
|504   |                \r.r_pipe                          |axi_register_slice_v2_1_18_axic_register_slice__parameterized2 |    146|
|505   |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_18_b2s_aw_channel                  |    173|
|506   |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm                  |     16|
|507   |                cmd_translator_0                   |axi_protocol_converter_v2_1_18_b2s_cmd_translator              |    141|
|508   |                  incr_cmd_0                       |axi_protocol_converter_v2_1_18_b2s_incr_cmd                    |     64|
|509   |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_18_b2s_wrap_cmd                    |     73|
|510   |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_18_b2s_b_channel                   |     60|
|511   |                bid_fifo_0                         |axi_protocol_converter_v2_1_18_b2s_simple_fifo                 |     26|
|512   |                bresp_fifo_0                       |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 |     10|
|513   |    rst_ps7_0_50M                                  |CNN_design_rst_ps7_0_50M_0                                     |     66|
|514   |      U0                                           |proc_sys_reset                                                 |     66|
|515   |        EXT_LPF                                    |lpf                                                            |     23|
|516   |          \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                       |      6|
|517   |          \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_0                                                     |      6|
|518   |        SEQ                                        |sequence_psr                                                   |     38|
|519   |          SEQ_COUNTER                              |upcnt_n                                                        |     13|
+------+---------------------------------------------------+---------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:54 ; elapsed = 00:06:18 . Memory (MB): peak = 3281.355 ; gain = 2973.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 278 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:10 ; elapsed = 00:06:05 . Memory (MB): peak = 3281.355 ; gain = 2562.727
Synthesis Optimization Complete : Time (s): cpu = 00:05:54 ; elapsed = 00:06:19 . Memory (MB): peak = 3281.355 ; gain = 2973.941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25323 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3281.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15049 instances were transformed.
  FDR => FDRE: 8 instances
  LDC => LDCE: 15040 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
396 Infos, 301 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:14 ; elapsed = 00:06:39 . Memory (MB): peak = 3281.355 ; gain = 2980.844
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3281.355 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.runs/synth_1/CNN_design_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3281.355 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CNN_design_wrapper_utilization_synth.rpt -pb CNN_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 28 12:58:03 2019...
