<profile>

<section name = "Vivado HLS Report for 'compute_layer_0_0'" level="0">
<item name = "Date">Wed Aug 12 00:45:25 2020
</item>
<item name = "Version">2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)</item>
<item name = "Project">hls4ml_hcal</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku115-flva1517-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00, 3.33, 0.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4, 4, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 203</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 16, 664, 196</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 9</column>
<column name="Register">0, -, 438, 32</column>
<specialColumn name="Available SLR">2160, 2760, 663360, 331680</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0</specialColumn>
<specialColumn name="Available">4320, 5520, 1326720, 663360</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="hls4ml_hcal_mul_3UhA_U350">hls4ml_hcal_mul_3UhA, 0, 4, 166, 49</column>
<column name="hls4ml_hcal_mul_3VhK_U349">hls4ml_hcal_mul_3VhK, 0, 4, 166, 49</column>
<column name="hls4ml_hcal_mul_3Yie_U351">hls4ml_hcal_mul_3Yie, 0, 4, 166, 49</column>
<column name="hls4ml_hcal_mul_3Zio_U348">hls4ml_hcal_mul_3Zio, 0, 4, 166, 49</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="res_V_write_assign_fu_363_p2">+, 0, 0, 29, 29, 29</column>
<column name="tmp1_fu_354_p2">+, 0, 0, 29, 29, 29</column>
<column name="tmp2_fu_326_p2">+, 0, 0, 30, 23, 23</column>
<column name="tmp3_fu_342_p2">+, 0, 0, 29, 22, 22</column>
<column name="tmp4_fu_332_p2">+, 0, 0, 28, 21, 17</column>
<column name="p_Val2_2_fu_253_p2">-, 0, 0, 29, 38, 38</column>
<column name="p_neg_fu_247_p2">-, 0, 0, 29, 1, 38</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_return">9, 2, 29, 58</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_ce_reg">1, 0, 1, 0</column>
<column name="ap_return_int_reg">29, 0, 29, 0</column>
<column name="data_0_V_read_int_reg">32, 0, 32, 0</column>
<column name="data_1_V_read_int_reg">32, 0, 32, 0</column>
<column name="data_2_V_read_int_reg">32, 0, 32, 0</column>
<column name="data_3_V_read_int_reg">32, 0, 32, 0</column>
<column name="data_4_V_read_int_reg">32, 0, 32, 0</column>
<column name="tmp2_reg_414">23, 0, 23, 0</column>
<column name="tmp3_reg_419">22, 0, 22, 0</column>
<column name="tmp_253_reg_394">28, 0, 28, 0</column>
<column name="tmp_253_reg_394_pp0_iter3_reg">28, 0, 28, 0</column>
<column name="tmp_254_reg_399">22, 0, 22, 0</column>
<column name="tmp_255_reg_404">21, 0, 21, 0</column>
<column name="tmp_256_reg_384">20, 0, 20, 0</column>
<column name="tmp_257_reg_409">20, 0, 20, 0</column>
<column name="tmp_256_reg_384">64, 32, 20, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_layer.0.0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_layer.0.0, return value</column>
<column name="ap_return">out, 29, ap_ctrl_hs, compute_layer.0.0, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, compute_layer.0.0, return value</column>
<column name="data_0_V_read">in, 32, ap_none, data_0_V_read, scalar</column>
<column name="data_1_V_read">in, 32, ap_none, data_1_V_read, scalar</column>
<column name="data_2_V_read">in, 32, ap_none, data_2_V_read, scalar</column>
<column name="data_3_V_read">in, 32, ap_none, data_3_V_read, scalar</column>
<column name="data_4_V_read">in, 32, ap_none, data_4_V_read, scalar</column>
</table>
</item>
</section>
</profile>
