-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cornerTracker_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    thresh_48_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    thresh_48_empty_n : IN STD_LOGIC;
    thresh_48_read : OUT STD_LOGIC;
    out_harris_mat_420_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_harris_mat_420_full_n : IN STD_LOGIC;
    out_harris_mat_420_write : OUT STD_LOGIC;
    img_height : IN STD_LOGIC_VECTOR (10 downto 0);
    img_width : IN STD_LOGIC_VECTOR (10 downto 0) );
end;


architecture behav of cornerTracker_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal thresh_48_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln167_reg_891 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_harris_mat_420_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln205_reg_999 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal read_index_reg_213 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_465 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln882_fu_513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal reg_470 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_475 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv3_i_i325_fu_480_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv3_i_i325_reg_886 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln167_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln695_fu_489_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal zext_ln538_fu_495_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_reg_900 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln178_fu_500_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln178_reg_927 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln882_fu_508_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln882_reg_932 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln183_1_fu_556_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln183_1_reg_941 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln183_3_fu_573_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln183_3_reg_947 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln183_5_fu_590_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln183_5_reg_953 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln237_1_fu_617_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln237_1_reg_959 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln237_4_fu_641_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln237_4_reg_964 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln237_7_fu_665_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln237_7_reg_969 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_ready : STD_LOGIC;
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done : STD_LOGIC;
    signal read_index_1_reg_979 : STD_LOGIC_VECTOR (31 downto 0);
    signal l00_buf_V_2_reg_984 : STD_LOGIC_VECTOR (31 downto 0);
    signal l10_buf_V_2_reg_989 : STD_LOGIC_VECTOR (31 downto 0);
    signal l20_buf_V_2_reg_994 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln205_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1353_fu_749_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1353_reg_1003 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln229_fu_798_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln229_reg_1008 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state7 : BOOLEAN;
    signal add_ln695_6_fu_806_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln695_6_reg_1013 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln695_7_fu_817_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal or_ln1353_1_fu_868_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1353_1_reg_1026 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal buf_0_V_ce0 : STD_LOGIC;
    signal buf_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_0_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_0_V_ce1 : STD_LOGIC;
    signal buf_0_V_we1 : STD_LOGIC;
    signal buf_0_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_1_V_ce0 : STD_LOGIC;
    signal buf_1_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_1_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_1_V_ce1 : STD_LOGIC;
    signal buf_1_V_we1 : STD_LOGIC;
    signal buf_1_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_2_V_ce0 : STD_LOGIC;
    signal buf_2_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_2_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_2_V_ce1 : STD_LOGIC;
    signal buf_2_V_we1 : STD_LOGIC;
    signal buf_2_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start : STD_LOGIC;
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_idle : STD_LOGIC;
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_thresh_48_read : STD_LOGIC;
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_out_harris_mat_420_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_out_harris_mat_420_write : STD_LOGIC;
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_ce0 : STD_LOGIC;
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_ce1 : STD_LOGIC;
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_we1 : STD_LOGIC;
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_ce0 : STD_LOGIC;
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_ce1 : STD_LOGIC;
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_we1 : STD_LOGIC;
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_ce0 : STD_LOGIC;
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_ce1 : STD_LOGIC;
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_we1 : STD_LOGIC;
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_p_read10 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_tp : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_mid : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_bottom : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_flag_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_11 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFFindMaxRad1_ap_int_32_s_fu_400_ap_ready : STD_LOGIC;
    signal grp_xFFindMaxRad1_ap_int_32_s_fu_400_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal l20_buf_V_2_0_reg_224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal l10_buf_V_2_0_reg_236 : STD_LOGIC_VECTOR (31 downto 0);
    signal l00_buf_V_2_0_reg_248 : STD_LOGIC_VECTOR (31 downto 0);
    signal P0_V_0_reg_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal read_index_0_reg_272 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_reg_282 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_reg_294 : STD_LOGIC_VECTOR (12 downto 0);
    signal tp_V_reg_306 : STD_LOGIC_VECTOR (1 downto 0);
    signal mid_V_reg_317 : STD_LOGIC_VECTOR (1 downto 0);
    signal bottom_V_reg_328 : STD_LOGIC_VECTOR (1 downto 0);
    signal P0_V_1_reg_339 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_63_reg_352 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln256_fu_812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln538_2_fu_823_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shift_0_fu_110 : STD_LOGIC_VECTOR (15 downto 0);
    signal write_index_2_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal write_index_3_fu_755_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Array_V_0_1_fu_118 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln304_fu_711_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln183_fu_550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln183_fu_542_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln191_fu_518_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln183_2_fu_565_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln191_1_fu_526_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln183_4_fu_582_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln191_2_fu_534_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln237_fu_603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln237_fu_599_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln237_fu_609_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln237_2_fu_625_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln237_3_fu_633_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln237_6_fu_657_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln237_5_fu_649_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln_fu_719_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal select_ln550_fu_727_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln550_fu_735_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln785_fu_739_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln785_fu_745_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln695_5_fu_786_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln874_3_fu_792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1349_1_fu_838_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal select_ln550_1_fu_846_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln550_1_fu_854_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln785_1_fu_858_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln785_1_fu_864_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component cornerTracker_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        thresh_48_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        thresh_48_empty_n : IN STD_LOGIC;
        thresh_48_read : OUT STD_LOGIC;
        out_harris_mat_420_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_harris_mat_420_full_n : IN STD_LOGIC;
        out_harris_mat_420_write : OUT STD_LOGIC;
        buf_r_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_r_ce0 : OUT STD_LOGIC;
        buf_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_r_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_r_ce1 : OUT STD_LOGIC;
        buf_r_we1 : OUT STD_LOGIC;
        buf_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf1_ce0 : OUT STD_LOGIC;
        buf1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf1_ce1 : OUT STD_LOGIC;
        buf1_we1 : OUT STD_LOGIC;
        buf1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf2_ce0 : OUT STD_LOGIC;
        buf2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf2_ce1 : OUT STD_LOGIC;
        buf2_we1 : OUT STD_LOGIC;
        buf2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (7 downto 0);
        img_width : IN STD_LOGIC_VECTOR (10 downto 0);
        row_ind : IN STD_LOGIC_VECTOR (1 downto 0);
        p_read111 : IN STD_LOGIC_VECTOR (15 downto 0);
        tp : IN STD_LOGIC_VECTOR (1 downto 0);
        mid : IN STD_LOGIC_VECTOR (1 downto 0);
        bottom : IN STD_LOGIC_VECTOR (1 downto 0);
        flag_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read210 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read312 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component cornerTracker_xFFindMaxRad1_ap_int_32_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        t1 : IN STD_LOGIC_VECTOR (31 downto 0);
        m0 : IN STD_LOGIC_VECTOR (31 downto 0);
        m1 : IN STD_LOGIC_VECTOR (31 downto 0);
        m2 : IN STD_LOGIC_VECTOR (31 downto 0);
        b1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component cornerTracker_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    buf_0_V_U : component cornerTracker_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_address0,
        ce0 => buf_0_V_ce0,
        q0 => buf_0_V_q0,
        address1 => buf_0_V_address1,
        ce1 => buf_0_V_ce1,
        we1 => buf_0_V_we1,
        d1 => buf_0_V_d1);

    buf_1_V_U : component cornerTracker_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_address0,
        ce0 => buf_1_V_ce0,
        q0 => buf_1_V_q0,
        address1 => buf_1_V_address1,
        ce1 => buf_1_V_ce1,
        we1 => buf_1_V_we1,
        d1 => buf_1_V_d1);

    buf_2_V_U : component cornerTracker_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_address0,
        ce0 => buf_2_V_ce0,
        q0 => buf_2_V_q0,
        address1 => buf_2_V_address1,
        ce1 => buf_2_V_ce1,
        we1 => buf_2_V_we1,
        d1 => buf_2_V_d1);

    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363 : component cornerTracker_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start,
        ap_done => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done,
        ap_idle => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_idle,
        ap_ready => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_ready,
        thresh_48_dout => thresh_48_dout,
        thresh_48_empty_n => thresh_48_empty_n,
        thresh_48_read => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_thresh_48_read,
        out_harris_mat_420_din => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_out_harris_mat_420_din,
        out_harris_mat_420_full_n => out_harris_mat_420_full_n,
        out_harris_mat_420_write => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_out_harris_mat_420_write,
        buf_r_address0 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_address0,
        buf_r_ce0 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_ce0,
        buf_r_q0 => buf_0_V_q0,
        buf_r_address1 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_address1,
        buf_r_ce1 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_ce1,
        buf_r_we1 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_we1,
        buf_r_d1 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_d1,
        buf1_address0 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_address0,
        buf1_ce0 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_ce0,
        buf1_q0 => buf_1_V_q0,
        buf1_address1 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_address1,
        buf1_ce1 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_ce1,
        buf1_we1 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_we1,
        buf1_d1 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_d1,
        buf2_address0 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_address0,
        buf2_ce0 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_ce0,
        buf2_q0 => buf_2_V_q0,
        buf2_address1 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_address1,
        buf2_ce1 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_ce1,
        buf2_we1 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_we1,
        buf2_d1 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_d1,
        p_read2 => l00_buf_V_2_0_reg_248,
        p_read5 => l10_buf_V_2_0_reg_236,
        p_read8 => l20_buf_V_2_0_reg_224,
        p_read9 => reg_475,
        p_read10 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_p_read10,
        img_width => img_width,
        row_ind => trunc_ln882_reg_932,
        p_read111 => reg_465,
        tp => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_tp,
        mid => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_mid,
        bottom => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_bottom,
        flag_offset => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_flag_offset,
        p_read210 => read_index_0_reg_272,
        p_read312 => reg_470,
        ap_return_0 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_0,
        ap_return_1 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_1,
        ap_return_2 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_2,
        ap_return_3 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_3,
        ap_return_4 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_4,
        ap_return_5 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_5,
        ap_return_6 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_6,
        ap_return_7 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_7,
        ap_return_8 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_8,
        ap_return_9 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_9,
        ap_return_10 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_10,
        ap_return_11 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_11);

    grp_xFFindMaxRad1_ap_int_32_s_fu_400 : component cornerTracker_xFFindMaxRad1_ap_int_32_s
    port map (
        ap_ready => grp_xFFindMaxRad1_ap_int_32_s_fu_400_ap_ready,
        t1 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_4,
        m0 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_5,
        m1 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_6,
        m2 => ap_const_lv32_0,
        b1 => grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_7,
        ap_return => grp_xFFindMaxRad1_ap_int_32_s_fu_400_ap_return);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((icmp_ln882_fu_513_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
                    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_ready = ap_const_logic_1)) then 
                    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    Array_V_0_1_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done = ap_const_logic_1))) then
                if ((icmp_ln205_fu_705_p2 = ap_const_lv1_1)) then 
                    Array_V_0_1_fu_118 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_11;
                elsif ((icmp_ln205_fu_705_p2 = ap_const_lv1_0)) then 
                    Array_V_0_1_fu_118 <= select_ln304_fu_711_p3;
                end if;
            end if; 
        end if;
    end process;

    P0_V_1_reg_339_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln205_reg_999 = ap_const_lv1_0) and (out_harris_mat_420_full_n = ap_const_logic_0))) and (icmp_ln205_reg_999 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                P0_V_1_reg_339 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln205_fu_705_p2 = ap_const_lv1_1) and (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done = ap_const_logic_1))) then 
                P0_V_1_reg_339 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_0;
            end if; 
        end if;
    end process;

    empty_63_reg_352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln256_fu_812_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                empty_63_reg_352 <= add_ln695_7_fu_817_p2;
            elsif (((icmp_ln882_fu_513_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                empty_63_reg_352 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    empty_reg_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                empty_reg_282 <= add_ln695_6_reg_1013;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                empty_reg_282 <= ap_const_lv13_1;
            end if; 
        end if;
    end process;

    read_index_0_reg_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                read_index_0_reg_272 <= read_index_1_reg_979;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                read_index_0_reg_272 <= conv3_i_i325_reg_886;
            end if; 
        end if;
    end process;

    read_index_reg_213_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln167_fu_484_p2 = ap_const_lv1_0))) then 
                read_index_reg_213 <= add_ln695_fu_489_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                read_index_reg_213 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    row_ind_V_reg_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                row_ind_V_reg_294 <= select_ln229_reg_1008;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                row_ind_V_reg_294 <= ap_const_lv13_2;
            end if; 
        end if;
    end process;

    shift_0_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln205_fu_705_p2 = ap_const_lv1_1) and (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done = ap_const_logic_1))) then 
                shift_0_fu_110 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((icmp_ln205_reg_999 = ap_const_lv1_0) and (out_harris_mat_420_full_n = ap_const_logic_0))) and (icmp_ln205_reg_999 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
                shift_0_fu_110 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    write_index_2_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln205_fu_705_p2 = ap_const_lv1_1) and (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done = ap_const_logic_1))) then 
                write_index_2_fu_114 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln205_fu_705_p2 = ap_const_lv1_0) and (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done = ap_const_logic_1))) then 
                write_index_2_fu_114 <= write_index_3_fu_755_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                write_index_2_fu_114 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                P0_V_0_reg_260 <= P0_V_1_reg_339;
                bottom_V_reg_328 <= select_ln183_1_reg_941;
                l00_buf_V_2_0_reg_248 <= l00_buf_V_2_reg_984;
                l10_buf_V_2_0_reg_236 <= l10_buf_V_2_reg_989;
                l20_buf_V_2_0_reg_224 <= l20_buf_V_2_reg_994;
                mid_V_reg_317 <= select_ln183_3_reg_947;
                tp_V_reg_306 <= select_ln183_5_reg_953;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln205_reg_999 = ap_const_lv1_0) and (out_harris_mat_420_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                add_ln695_6_reg_1013 <= add_ln695_6_fu_806_p2;
                select_ln229_reg_1008 <= select_ln229_fu_798_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    conv3_i_i325_reg_886(10 downto 0) <= conv3_i_i325_fu_480_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln167_reg_891 <= icmp_ln167_fu_484_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done = ap_const_logic_1))) then
                icmp_ln205_reg_999 <= icmp_ln205_fu_705_p2;
                l00_buf_V_2_reg_984 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_8;
                l10_buf_V_2_reg_989 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_9;
                l20_buf_V_2_reg_994 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_10;
                read_index_1_reg_979 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done = ap_const_logic_1))) then
                or_ln1353_1_reg_1026 <= or_ln1353_1_fu_868_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln205_fu_705_p2 = ap_const_lv1_0) and (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done = ap_const_logic_1))) then
                or_ln1353_reg_1003 <= or_ln1353_fu_749_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((icmp_ln882_fu_513_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then
                reg_465 <= shift_0_fu_110;
                reg_470 <= write_index_2_fu_114;
                reg_475 <= Array_V_0_1_fu_118;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln882_fu_513_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                select_ln183_1_reg_941 <= select_ln183_1_fu_556_p3;
                select_ln183_3_reg_947 <= select_ln183_3_fu_573_p3;
                select_ln183_5_reg_953 <= select_ln183_5_fu_590_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln882_fu_513_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                select_ln237_1_reg_959 <= select_ln237_1_fu_617_p3;
                select_ln237_4_reg_964 <= select_ln237_4_fu_641_p3;
                select_ln237_7_reg_969 <= select_ln237_7_fu_665_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                trunc_ln882_reg_932 <= trunc_ln882_fu_508_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                    zext_ln178_reg_927(10 downto 0) <= zext_ln178_fu_500_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln167_fu_484_p2 = ap_const_lv1_0))) then
                    zext_ln538_reg_900(10 downto 0) <= zext_ln538_fu_495_p1(10 downto 0);
            end if;
        end if;
    end process;
    conv3_i_i325_reg_886(31 downto 11) <= "000000000000000000000";
    zext_ln538_reg_900(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln178_reg_927(12 downto 11) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, out_harris_mat_420_full_n, ap_CS_fsm_state7, icmp_ln205_reg_999, ap_CS_fsm_state12, ap_CS_fsm_state5, icmp_ln882_fu_513_p2, icmp_ln167_fu_484_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_state6, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_block_pp0_stage0_subdone, icmp_ln256_fu_812_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln167_fu_484_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln167_fu_484_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln882_fu_513_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if ((not(((icmp_ln205_reg_999 = ap_const_lv1_0) and (out_harris_mat_420_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state9 => 
                if (((icmp_ln256_fu_812_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((out_harris_mat_420_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    add_ln695_5_fu_786_p2 <= std_logic_vector(unsigned(row_ind_V_reg_294) + unsigned(ap_const_lv13_1));
    add_ln695_6_fu_806_p2 <= std_logic_vector(unsigned(empty_reg_282) + unsigned(ap_const_lv13_1));
    add_ln695_7_fu_817_p2 <= std_logic_vector(unsigned(empty_63_reg_352) + unsigned(ap_const_lv11_1));
    add_ln695_fu_489_p2 <= std_logic_vector(unsigned(read_index_reg_213) + unsigned(ap_const_lv11_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(8);
    ap_CS_fsm_state11 <= ap_CS_fsm(9);
    ap_CS_fsm_state12 <= ap_CS_fsm(10);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(4);
    ap_CS_fsm_state7 <= ap_CS_fsm(5);
    ap_CS_fsm_state8 <= ap_CS_fsm(6);
    ap_CS_fsm_state9 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(thresh_48_empty_n, ap_enable_reg_pp0_iter1, icmp_ln167_reg_891)
    begin
                ap_block_pp0_stage0_11001 <= ((icmp_ln167_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (thresh_48_empty_n = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(thresh_48_empty_n, ap_enable_reg_pp0_iter1, icmp_ln167_reg_891)
    begin
                ap_block_pp0_stage0_subdone <= ((icmp_ln167_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (thresh_48_empty_n = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(thresh_48_empty_n, icmp_ln167_reg_891)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((icmp_ln167_reg_891 = ap_const_lv1_0) and (thresh_48_empty_n = ap_const_logic_0));
    end process;


    ap_block_state7_assign_proc : process(out_harris_mat_420_full_n, icmp_ln205_reg_999)
    begin
                ap_block_state7 <= ((icmp_ln205_reg_999 = ap_const_lv1_0) and (out_harris_mat_420_full_n = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln167_fu_484_p2)
    begin
        if ((icmp_ln167_fu_484_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, out_harris_mat_420_full_n, ap_CS_fsm_state12)
    begin
        if ((((out_harris_mat_420_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(out_harris_mat_420_full_n, ap_CS_fsm_state12)
    begin
        if (((out_harris_mat_420_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_0_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln538_fu_495_p1, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state11, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_address1, zext_ln538_2_fu_823_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_0_V_address1 <= zext_ln538_2_fu_823_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            buf_0_V_address1 <= zext_ln538_fu_495_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_0_V_address1 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_address1;
        else 
            buf_0_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_0_V_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state11, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_0_V_ce0 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_ce0;
        else 
            buf_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_0_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state11, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_ce1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            buf_0_V_ce1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_0_V_ce1 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_ce1;
        else 
            buf_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_0_V_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state11, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_d1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            buf_0_V_d1 <= ap_const_lv32_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_0_V_d1 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_d1;
        else 
            buf_0_V_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_0_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln167_fu_484_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, select_ln237_7_reg_969, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state11, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_we1, icmp_ln256_fu_812_p2)
    begin
        if ((((icmp_ln256_fu_812_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9) and (select_ln237_7_reg_969 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln167_fu_484_p2 = ap_const_lv1_0)))) then 
            buf_0_V_we1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_0_V_we1 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf_r_we1;
        else 
            buf_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, zext_ln538_reg_900, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state11, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_address1, zext_ln538_2_fu_823_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_1_V_address1 <= zext_ln538_2_fu_823_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf_1_V_address1 <= zext_ln538_reg_900(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_1_V_address1 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_address1;
        else 
            buf_1_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_1_V_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state11, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_1_V_ce0 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_ce0;
        else 
            buf_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state11, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_ce1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_1_V_ce1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_1_V_ce1 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_ce1;
        else 
            buf_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_V_d1_assign_proc : process(thresh_48_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state11, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_d1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_1_V_d1 <= ap_const_lv32_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf_1_V_d1 <= thresh_48_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_1_V_d1 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_d1;
        else 
            buf_1_V_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln167_reg_891, ap_block_pp0_stage0_11001, select_ln237_7_reg_969, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state11, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_we1, icmp_ln256_fu_812_p2)
    begin
        if ((((icmp_ln167_reg_891 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln256_fu_812_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9) and (select_ln237_7_reg_969 = ap_const_lv2_1)))) then 
            buf_1_V_we1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_1_V_we1 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf1_we1;
        else 
            buf_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2_V_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state11, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_address1, zext_ln538_2_fu_823_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_2_V_address1 <= zext_ln538_2_fu_823_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_2_V_address1 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_address1;
        else 
            buf_2_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_2_V_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state11, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_2_V_ce0 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_ce0;
        else 
            buf_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2_V_ce1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state11, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_2_V_ce1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_2_V_ce1 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_ce1;
        else 
            buf_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2_V_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state11, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_d1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_2_V_d1 <= ap_const_lv32_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_2_V_d1 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_d1;
        else 
            buf_2_V_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_2_V_we1_assign_proc : process(select_ln237_7_reg_969, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state11, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_we1, icmp_ln256_fu_812_p2)
    begin
        if ((not((select_ln237_7_reg_969 = ap_const_lv2_1)) and not((select_ln237_7_reg_969 = ap_const_lv2_0)) and (icmp_ln256_fu_812_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            buf_2_V_we1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_2_V_we1 <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_buf2_we1;
        else 
            buf_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_i_i325_fu_480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_width),32));
    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_start_reg;

    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_bottom_assign_proc : process(select_ln183_1_reg_941, select_ln237_7_reg_969, ap_CS_fsm_state6, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_bottom <= select_ln237_7_reg_969;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_bottom <= select_ln183_1_reg_941;
        else 
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_bottom <= "XX";
        end if; 
    end process;


    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_flag_offset_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_flag_offset <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_flag_offset <= ap_const_lv1_1;
        else 
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_flag_offset <= "X";
        end if; 
    end process;


    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_mid_assign_proc : process(select_ln183_3_reg_947, select_ln237_1_reg_959, ap_CS_fsm_state6, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_mid <= select_ln237_1_reg_959;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_mid <= select_ln183_3_reg_947;
        else 
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_mid <= "XX";
        end if; 
    end process;


    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_p_read10_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state11, P0_V_0_reg_260)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_p_read10 <= P0_V_0_reg_260;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_p_read10 <= ap_const_lv8_0;
        else 
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_p_read10 <= "XXXXXXXX";
        end if; 
    end process;


    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_tp_assign_proc : process(select_ln183_5_reg_953, select_ln237_4_reg_964, ap_CS_fsm_state6, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_tp <= select_ln237_4_reg_964;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_tp <= select_ln183_5_reg_953;
        else 
            grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_tp <= "XX";
        end if; 
    end process;

    grp_fu_427_p2 <= "1" when (row_ind_V_reg_294 = ap_const_lv13_1) else "0";
    grp_fu_433_p2 <= "1" when (row_ind_V_reg_294 = ap_const_lv13_0) else "0";
    grp_fu_439_p2 <= "1" when (row_ind_V_reg_294 = ap_const_lv13_2) else "0";
    icmp_ln167_fu_484_p2 <= "1" when (read_index_reg_213 = img_width) else "0";
    icmp_ln205_fu_705_p2 <= "1" when (empty_reg_282 = ap_const_lv13_0) else "0";
    icmp_ln256_fu_812_p2 <= "1" when (empty_63_reg_352 = img_width) else "0";
    icmp_ln874_3_fu_792_p2 <= "1" when (add_ln695_5_fu_786_p2 = ap_const_lv13_3) else "0";
    icmp_ln882_fu_513_p2 <= "1" when (unsigned(empty_reg_282) < unsigned(zext_ln178_reg_927)) else "0";
    or_ln1353_1_fu_868_p2 <= (trunc_ln785_1_fu_864_p1 or grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_0);
    or_ln1353_fu_749_p2 <= (trunc_ln785_fu_745_p1 or grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_0);
    or_ln183_fu_550_p2 <= (grp_fu_439_p2 or grp_fu_433_p2);
    or_ln237_fu_603_p2 <= (grp_fu_439_p2 or grp_fu_427_p2);

    out_harris_mat_420_blk_n_assign_proc : process(out_harris_mat_420_full_n, ap_CS_fsm_state7, icmp_ln205_reg_999, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((icmp_ln205_reg_999 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            out_harris_mat_420_blk_n <= out_harris_mat_420_full_n;
        else 
            out_harris_mat_420_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_harris_mat_420_din_assign_proc : process(out_harris_mat_420_full_n, ap_CS_fsm_state7, icmp_ln205_reg_999, ap_CS_fsm_state12, ap_CS_fsm_state6, or_ln1353_reg_1003, or_ln1353_1_reg_1026, ap_CS_fsm_state11, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_out_harris_mat_420_din)
    begin
        if (((out_harris_mat_420_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            out_harris_mat_420_din <= or_ln1353_1_reg_1026;
        elsif ((not(((icmp_ln205_reg_999 = ap_const_lv1_0) and (out_harris_mat_420_full_n = ap_const_logic_0))) and (icmp_ln205_reg_999 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            out_harris_mat_420_din <= or_ln1353_reg_1003;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            out_harris_mat_420_din <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_out_harris_mat_420_din;
        else 
            out_harris_mat_420_din <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_out_harris_mat_420_din;
        end if; 
    end process;


    out_harris_mat_420_write_assign_proc : process(out_harris_mat_420_full_n, ap_CS_fsm_state7, icmp_ln205_reg_999, ap_CS_fsm_state12, ap_CS_fsm_state6, ap_CS_fsm_state11, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_out_harris_mat_420_write)
    begin
        if ((((out_harris_mat_420_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or (not(((icmp_ln205_reg_999 = ap_const_lv1_0) and (out_harris_mat_420_full_n = ap_const_logic_0))) and (icmp_ln205_reg_999 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            out_harris_mat_420_write <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            out_harris_mat_420_write <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_out_harris_mat_420_write;
        else 
            out_harris_mat_420_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln183_1_fu_556_p3 <= 
        select_ln183_fu_542_p3 when (or_ln183_fu_550_p2(0) = '1') else 
        select_ln191_fu_518_p3;
    select_ln183_2_fu_565_p3 <= 
        ap_const_lv2_1 when (grp_fu_439_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln183_3_fu_573_p3 <= 
        select_ln183_2_fu_565_p3 when (or_ln183_fu_550_p2(0) = '1') else 
        select_ln191_1_fu_526_p3;
    select_ln183_4_fu_582_p3 <= 
        ap_const_lv2_0 when (grp_fu_439_p2(0) = '1') else 
        ap_const_lv2_1;
    select_ln183_5_fu_590_p3 <= 
        select_ln183_4_fu_582_p3 when (or_ln183_fu_550_p2(0) = '1') else 
        select_ln191_2_fu_534_p3;
    select_ln183_fu_542_p3 <= 
        ap_const_lv2_2 when (grp_fu_439_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln191_1_fu_526_p3 <= 
        ap_const_lv2_0 when (grp_fu_427_p2(0) = '1') else 
        mid_V_reg_317;
    select_ln191_2_fu_534_p3 <= 
        ap_const_lv2_2 when (grp_fu_427_p2(0) = '1') else 
        tp_V_reg_306;
    select_ln191_fu_518_p3 <= 
        ap_const_lv2_1 when (grp_fu_427_p2(0) = '1') else 
        bottom_V_reg_328;
    select_ln229_fu_798_p3 <= 
        ap_const_lv13_0 when (icmp_ln874_3_fu_792_p2(0) = '1') else 
        add_ln695_5_fu_786_p2;
    select_ln237_1_fu_617_p3 <= 
        zext_ln237_fu_599_p1 when (or_ln237_fu_603_p2(0) = '1') else 
        select_ln237_fu_609_p3;
    select_ln237_2_fu_625_p3 <= 
        ap_const_lv2_0 when (grp_fu_439_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln237_3_fu_633_p3 <= 
        ap_const_lv2_1 when (grp_fu_433_p2(0) = '1') else 
        tp_V_reg_306;
    select_ln237_4_fu_641_p3 <= 
        select_ln237_2_fu_625_p3 when (or_ln237_fu_603_p2(0) = '1') else 
        select_ln237_3_fu_633_p3;
    select_ln237_5_fu_649_p3 <= 
        ap_const_lv2_0 when (grp_fu_433_p2(0) = '1') else 
        bottom_V_reg_328;
    select_ln237_6_fu_657_p3 <= 
        ap_const_lv2_2 when (grp_fu_439_p2(0) = '1') else 
        ap_const_lv2_1;
    select_ln237_7_fu_665_p3 <= 
        select_ln237_6_fu_657_p3 when (or_ln237_fu_603_p2(0) = '1') else 
        select_ln237_5_fu_649_p3;
    select_ln237_fu_609_p3 <= 
        ap_const_lv2_2 when (grp_fu_433_p2(0) = '1') else 
        mid_V_reg_317;
    select_ln304_fu_711_p3 <= 
        ap_const_lv8_FF when (grp_xFFindMaxRad1_ap_int_32_s_fu_400_ap_return(0) = '1') else 
        ap_const_lv8_0;
    select_ln550_1_fu_846_p3 <= 
        ap_const_lv32_FF when (grp_xFFindMaxRad1_ap_int_32_s_fu_400_ap_return(0) = '1') else 
        ap_const_lv32_0;
    select_ln550_fu_727_p3 <= 
        ap_const_lv32_FF when (grp_xFFindMaxRad1_ap_int_32_s_fu_400_ap_return(0) = '1') else 
        ap_const_lv32_0;
    shl_ln1349_1_fu_838_p3 <= (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_1 & ap_const_lv3_0);
    shl_ln785_1_fu_858_p2 <= std_logic_vector(shift_left(unsigned(select_ln550_1_fu_846_p3),to_integer(unsigned('0' & zext_ln550_1_fu_854_p1(31-1 downto 0)))));
    shl_ln785_fu_739_p2 <= std_logic_vector(shift_left(unsigned(select_ln550_fu_727_p3),to_integer(unsigned('0' & zext_ln550_fu_735_p1(31-1 downto 0)))));
    shl_ln_fu_719_p3 <= (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_1 & ap_const_lv3_0);

    thresh_48_blk_n_assign_proc : process(thresh_48_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln167_reg_891)
    begin
        if (((icmp_ln167_reg_891 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            thresh_48_blk_n <= thresh_48_empty_n;
        else 
            thresh_48_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    thresh_48_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln167_reg_891, ap_block_pp0_stage0_11001, ap_CS_fsm_state6, ap_CS_fsm_state11, grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_thresh_48_read)
    begin
        if (((icmp_ln167_reg_891 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            thresh_48_read <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            thresh_48_read <= grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_thresh_48_read;
        else 
            thresh_48_read <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln785_1_fu_864_p1 <= shl_ln785_1_fu_858_p2(8 - 1 downto 0);
    trunc_ln785_fu_745_p1 <= shl_ln785_fu_739_p2(8 - 1 downto 0);
    trunc_ln882_fu_508_p1 <= row_ind_V_reg_294(2 - 1 downto 0);
    write_index_3_fu_755_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_363_ap_return_3));
    zext_ln178_fu_500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_height),13));
    zext_ln237_fu_599_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_439_p2),2));
    zext_ln538_2_fu_823_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_63_reg_352),64));
    zext_ln538_fu_495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_index_reg_213),64));
    zext_ln550_1_fu_854_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1349_1_fu_838_p3),32));
    zext_ln550_fu_735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_719_p3),32));
end behav;
