<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			ICE5LP1KSG48 (Lattice)

Click here to go to specific block report:
<a href="rpt_EC5LP_areasrr.htm#EC5LP"><h5 align="center">EC5LP</h5></a><br><a href="rpt_EC5LP_areasrr.htm#EC5LP.mainCircuit"><h5 align="center">mainCircuit</h5></a><br><a href="rpt_EC5LP_areasrr.htm#mainCircuit.ADC_TO_FPGA"><h5 align="center">ADC_TO_FPGA</h5></a><br><a href="rpt_EC5LP_areasrr.htm#mainCircuit.ADC_Write"><h5 align="center">ADC_Write</h5></a><br><a href="rpt_EC5LP_areasrr.htm#mainCircuit.FRAM_WriteRead"><h5 align="center">FRAM_WriteRead</h5></a><br><a href="rpt_EC5LP_areasrr.htm#mainCircuit.MAIN_MUX"><h5 align="center">MAIN_MUX</h5></a><br><a href="rpt_EC5LP_areasrr.htm#mainCircuit.PRETRIG_VALUE"><h5 align="center">PRETRIG_VALUE</h5></a><br><a href="rpt_EC5LP_areasrr.htm#mainCircuit.cont_done"><h5 align="center">cont_done</h5></a><br><a href="rpt_EC5LP_areasrr.htm#mainCircuit.memory_to_process"><h5 align="center">memory_to_process</h5></a><br><a href="rpt_EC5LP_areasrr.htm#mainCircuit.TFF"><h5 align="center">TFF</h5></a><br><a href="rpt_EC5LP_areasrr.htm#mainCircuit.freqDividerZ1"><h5 align="center">freqDividerZ1</h5></a><br><a href="rpt_EC5LP_areasrr.htm#EC5LP.ice40_sbIoOd"><h5 align="center">ice40_sbIoOd</h5></a><br><a href="rpt_EC5LP_areasrr.htm#EC5LP.ice40_sbIoOd_0"><h5 align="center">ice40_sbIoOd_0</h5></a><br><a href="rpt_EC5LP_areasrr.htm#EC5LP.ice40_sbIoOd_1"><h5 align="center">ice40_sbIoOd_1</h5></a><br><a href="rpt_EC5LP_areasrr.htm#EC5LP.DFF"><h5 align="center">DFF</h5></a><br><a name=EC5LP>
---------------------------------------------------------------------
########   Utilization report for  Top level view:   EC5LP   ########
=====================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     151                100 %                
==================================================
Total SEQUENTIAL ELEMENTS in the block EC5LP:	151 (30.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       212                100 %                
CARRYS     60                 100 %                
===================================================
Total COMBINATIONAL LOGIC in the block EC5LP:	272 (55.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     39                 100 %                
=================================================
Total IO PADS in the block EC5LP:	39 (7.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=EC5LP.DFF>
---------------------------------------------------------
########   Utilization report for  cell:   DFF   ########
Instance path:   EC5LP.DFF                               
=========================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     1                  0.6620 %             
==================================================
Total SEQUENTIAL ELEMENTS in the block EC5LP.DFF:	1 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     2                  0.9430 %             
=================================================
Total COMBINATIONAL LOGIC in the block EC5LP.DFF:	2 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  2.56 %               
=================================================
Total IO PADS in the block EC5LP.DFF:	1 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=EC5LP.ice40_sbIoOd>
------------------------------------------------------------------
########   Utilization report for  cell:   ice40_sbIoOd   ########
Instance path:   EC5LP.ice40_sbIoOd                               
==================================================================

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  2.56 %               
=================================================
Total IO PADS in the block EC5LP.ice40_sbIoOd:	1 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=EC5LP.ice40_sbIoOd_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   ice40_sbIoOd_0   ########
Instance path:   EC5LP.ice40_sbIoOd_0                               
====================================================================

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  2.56 %               
=================================================
Total IO PADS in the block EC5LP.ice40_sbIoOd_0:	1 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=EC5LP.ice40_sbIoOd_1>
--------------------------------------------------------------------
########   Utilization report for  cell:   ice40_sbIoOd_1   ########
Instance path:   EC5LP.ice40_sbIoOd_1                               
====================================================================

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  2.56 %               
=================================================
Total IO PADS in the block EC5LP.ice40_sbIoOd_1:	1 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=EC5LP.mainCircuit>
-----------------------------------------------------------------
########   Utilization report for  cell:   mainCircuit   ########
Instance path:   EC5LP.mainCircuit                               
=================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     137                90.7 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block EC5LP.mainCircuit:	137 (27.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       210                99.1 %               
CARRYS     60                 100 %                
===================================================
Total COMBINATIONAL LOGIC in the block EC5LP.mainCircuit:	270 (54.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     4                  10.3 %               
=================================================
Total IO PADS in the block EC5LP.mainCircuit:	4 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=mainCircuit.ADC_TO_FPGA>
-----------------------------------------------------------------
########   Utilization report for  cell:   ADC_TO_FPGA   ########
Instance path:   mainCircuit.ADC_TO_FPGA                         
=================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     14                 9.27 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block mainCircuit.ADC_TO_FPGA:	14 (2.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       30                 14.2 %               
CARRYS     4                  6.67 %               
===================================================
Total COMBINATIONAL LOGIC in the block mainCircuit.ADC_TO_FPGA:	34 (6.90 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=mainCircuit.ADC_Write>
---------------------------------------------------------------
########   Utilization report for  cell:   ADC_Write   ########
Instance path:   mainCircuit.ADC_Write                         
===============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.4720 %             
=================================================
Total COMBINATIONAL LOGIC in the block mainCircuit.ADC_Write:	1 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=mainCircuit.FRAM_WriteRead>
--------------------------------------------------------------------
########   Utilization report for  cell:   FRAM_WriteRead   ########
Instance path:   mainCircuit.FRAM_WriteRead                         
====================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     10                 6.62 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block mainCircuit.FRAM_WriteRead:	10 (2.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     24                 11.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block mainCircuit.FRAM_WriteRead:	24 (4.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=mainCircuit.MAIN_MUX>
--------------------------------------------------------------
########   Utilization report for  cell:   MAIN_MUX   ########
Instance path:   mainCircuit.MAIN_MUX                         
==============================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     10                 6.62 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block mainCircuit.MAIN_MUX:	10 (2.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       40                 18.9 %               
CARRYS     6                  10 %                 
===================================================
Total COMBINATIONAL LOGIC in the block mainCircuit.MAIN_MUX:	46 (9.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=mainCircuit.PRETRIG_VALUE>
-------------------------------------------------------------------
########   Utilization report for  cell:   PRETRIG_VALUE   ########
Instance path:   mainCircuit.PRETRIG_VALUE                         
===================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     10                 6.62 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block mainCircuit.PRETRIG_VALUE:	10 (2.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     3                  1.42 %               
=================================================
Total COMBINATIONAL LOGIC in the block mainCircuit.PRETRIG_VALUE:	3 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=mainCircuit.TFF>
---------------------------------------------------------
########   Utilization report for  cell:   TFF   ########
Instance path:   mainCircuit.TFF                         
=========================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     1                  0.6620 %             
==================================================
Total SEQUENTIAL ELEMENTS in the block mainCircuit.TFF:	1 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.4720 %             
=================================================
Total COMBINATIONAL LOGIC in the block mainCircuit.TFF:	1 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=mainCircuit.cont_done>
---------------------------------------------------------------
########   Utilization report for  cell:   cont_done   ########
Instance path:   mainCircuit.cont_done                         
===============================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     64                 42.4 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block mainCircuit.cont_done:	64 (12.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       81                 38.2 %               
CARRYS     46                 76.7 %               
===================================================
Total COMBINATIONAL LOGIC in the block mainCircuit.cont_done:	127 (25.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     3                  7.69 %               
=================================================
Total IO PADS in the block mainCircuit.cont_done:	3 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=mainCircuit.freqDividerZ1>
-------------------------------------------------------------------
########   Utilization report for  cell:   freqDividerZ1   ########
Instance path:   mainCircuit.freqDividerZ1                         
===================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     5                  3.31 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block mainCircuit.freqDividerZ1:	5 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       6                  2.83 %               
CARRYS     4                  6.67 %               
===================================================
Total COMBINATIONAL LOGIC in the block mainCircuit.freqDividerZ1:	10 (2.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=mainCircuit.memory_to_process>
-----------------------------------------------------------------------
########   Utilization report for  cell:   memory_to_process   ########
Instance path:   mainCircuit.memory_to_process                         
=======================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     23                 15.2 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block mainCircuit.memory_to_process:	23 (4.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     24                 11.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block mainCircuit.memory_to_process:	24 (4.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  2.56 %               
=================================================
Total IO PADS in the block mainCircuit.memory_to_process:	1 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
