$date
	Fri Oct  1 12:27:31 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 5 ! count [4:0] $end
$var reg 1 " clk $end
$var reg 1 # mode $end
$var reg 1 $ preset $end
$var reg 1 % reset $end
$scope module D1 $end
$var wire 1 " clk $end
$var wire 1 # mode $end
$var wire 1 $ preset $end
$var wire 1 % reset $end
$var reg 5 & count [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
1%
x$
x#
0"
bx !
$end
#1
0%
1"
#2
0"
#3
b11110 !
b11110 &
1"
0#
1$
#4
0"
0$
#5
b11100 !
b11100 &
1"
#6
0"
#7
b11010 !
b11010 &
1"
#8
0"
#9
b11000 !
b11000 &
1"
#10
0"
#11
b10110 !
b10110 &
1"
#12
0"
#13
b10100 !
b10100 &
1"
#14
0"
#15
b10010 !
b10010 &
1"
#16
0"
#17
b10000 !
b10000 &
1"
#18
0"
#19
b10011 !
b10011 &
1"
1#
#20
0"
#21
b10110 !
b10110 &
1"
#22
0"
#23
b11001 !
b11001 &
1"
#24
0"
#25
b11100 !
b11100 &
1"
#26
0"
#27
b11111 !
b11111 &
1"
#28
0"
#29
b10 !
b10 &
1"
#30
0"
#31
b101 !
b101 &
1"
#32
0"
#33
b1000 !
b1000 &
1"
#34
0"
#35
b1011 !
b1011 &
1"
#36
0"
#37
b1110 !
b1110 &
1"
#38
0"
#39
b10001 !
b10001 &
1"
