#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 30 18:02:14 2021
# Process ID: 12092
# Current directory: C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/nqueens/xsim_script.tcl}
# Log file: C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/nqueens/xsim_script.tcl
# xsim {nqueens} -autoloadwcfg -tclbatch {nqueens.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source nqueens.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "6860025000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 6860065 ns : File "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/verilog/nqueens.autotb.v" Line 298
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 240.930 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Mon Aug 30 18:02:25 2021...
