<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>utoronto.ca</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_dataPath_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>dataPath</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Apr 02 01:23:05 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:48a8c165</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_dataPath_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Apr 02 01:23:05 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:48a8c165</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>dataPath</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Apr 02 01:23:05 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:edb95878</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_dataPath_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Apr 02 01:23:05 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:edb95878</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_12</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aclk_48k</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>processingVal</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>signed</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>windowVal</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>windowFreqEn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>audiodataIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.SAMPLEWIDTH&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic signed</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>audiodataOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.SAMPLEWIDTH&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic signed</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fftIn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATAWIDTH&apos;)) - 1)">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic signed</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fftOut</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATAWIDTH&apos;)) - 1)">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic signed</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ifftIn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATAWIDTH&apos;)) - 1)">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic signed</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ifftOut</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATAWIDTH&apos;)) - 1)">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic signed</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>SAMPLEWIDTH</spirit:name>
        <spirit:displayName>Samplewidth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SAMPLEWIDTH">24</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DATAWIDTH</spirit:name>
        <spirit:displayName>Datawidth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATAWIDTH">48</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/84e1/dataPath.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_dataPath_0_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/84e1/dataPath.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_dataPath_0_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>dataPath_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>SAMPLEWIDTH</spirit:name>
      <spirit:displayName>Samplewidth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SAMPLEWIDTH">24</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATAWIDTH</spirit:name>
      <spirit:displayName>Datawidth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATAWIDTH">48</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_dataPath_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>dataPath_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf0616f_ARCHIVE_LOCATION">c:/Users/terefeil/audio_vocoder/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a54536f_ARCHIVE_LOCATION">c:/Users/terefeil/audio_vocoder/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1d548d_ARCHIVE_LOCATION">c:/Users/terefeil/audio_vocoder/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@717e06a6_ARCHIVE_LOCATION">c:/Users/terefeil/audio_vocoder/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a87bd42_ARCHIVE_LOCATION">c:/Users/terefeil/audio_vocoder/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6521521_ARCHIVE_LOCATION">c:/Users/terefeil/audio_vocoder/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca1ea80_ARCHIVE_LOCATION">c:/Users/terefeil/audio_vocoder/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1447b396_ARCHIVE_LOCATION">c:/Users/terefeil/audio_vocoder/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aa69489_ARCHIVE_LOCATION">c:/Users/terefeil/audio_vocoder/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681b2470_ARCHIVE_LOCATION">c:/Users/terefeil/audio_vocoder/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b432d5_ARCHIVE_LOCATION">c:/Users/terefeil/audio_vocoder/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525893d7_ARCHIVE_LOCATION">c:/Users/terefeil/audio_vocoder/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7d6a6e_ARCHIVE_LOCATION">c:/Users/terefeil/audio_vocoder/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740e0f7b_ARCHIVE_LOCATION">c:/Users/terefeil/audio_vocoder/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ca08f6_ARCHIVE_LOCATION">c:/Users/terefeil/audio_vocoder/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32149cad_ARCHIVE_LOCATION">c:/Users/terefeil/audio_vocoder/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b8c8393_ARCHIVE_LOCATION">c:/Users/terefeil/audio_vocoder/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7e0aa1_ARCHIVE_LOCATION">c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318d699f_ARCHIVE_LOCATION">c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f402f3_ARCHIVE_LOCATION">c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46711661_ARCHIVE_LOCATION">c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b97f5e_ARCHIVE_LOCATION">c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f85e76_ARCHIVE_LOCATION">c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@192f3a15_ARCHIVE_LOCATION">c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dec421f_ARCHIVE_LOCATION">c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4686f45_ARCHIVE_LOCATION">c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8cf0111_ARCHIVE_LOCATION">c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a617d4_ARCHIVE_LOCATION">c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ded13c_ARCHIVE_LOCATION">c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c1dd37_ARCHIVE_LOCATION">c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1641b794_ARCHIVE_LOCATION">c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d29a99_ARCHIVE_LOCATION">c:/Users/damounik/March31/OneWereWorkingOn/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a9dacf4_ARCHIVE_LOCATION">c:/Users/damounik/March31/OneWereWorkingOn/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5810d822_ARCHIVE_LOCATION">c:/Users/damounik/March31/OneWereWorkingOn/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8a0c87_ARCHIVE_LOCATION">c:/Users/damounik/March31/OneWereWorkingOn/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d87a439_ARCHIVE_LOCATION">c:/Users/damounik/March31/OneWereWorkingOn/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d69cdb_ARCHIVE_LOCATION">c:/Users/damounik/March31/OneWereWorkingOn/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a0662a3_ARCHIVE_LOCATION">c:/Users/damounik/March31/OneWereWorkingOn/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11685037_ARCHIVE_LOCATION">c:/Users/damounik/March31/OneWereWorkingOn/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a0f1663_ARCHIVE_LOCATION">c:/Users/damounik/March31/OneWereWorkingOn/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9cbdbe_ARCHIVE_LOCATION">c:/Users/damounik/March31/OneWereWorkingOn/audio_vocoder_W1/audio_vocoder_W1/datapath_ip</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1344567c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="dd51f2a6"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f4d86025"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="71856d09"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
