{
    "_type": "Events",
    "timestamp": "Wed Aug 24 21:19:16 2022",
    "implementer": "A",
    "cpuid": "0x41c0e",
    "cpu": "Cortex-A17",
    "architecture": "armv7-a",
    "pmu_architecture": "pmuv2",
    "counters": 6,
    "refs": [
        {
            "ref": "Cortex-A17 TRM",
            "public": true
        },
        {
            "ref": "gator events-Cortex-A17.xml",
            "url": "https://raw.githubusercontent.com/ARM-software/gator/master/daemon/events-Cortex-A17.xml",
            "public": true
        }
    ],
    "events": [
        {
            "code": 1,
            "refs": [
                0,
                1
            ],
            "name": "L1I_CACHE_REFILL",
            "architectural": false,
            "type": "UEVT",
            "subtype": "REFILL",
            "component": "L1I",
            "event_bits": 1,
            "event_lsb": 0,
            "trace_lsb": 0,
            "description": "Instruction fetch that causes a refill at (at least) the lowest level of instruction or unified cache. Includes the speculative linefills in the count"
        },
        {
            "code": 2,
            "refs": [
                0,
                1
            ],
            "name": "L1I_TLB_REFILL",
            "architectural": false,
            "type": "UEVT",
            "component": "L1ITLB",
            "event_bits": 1,
            "event_lsb": 1,
            "trace_lsb": 1,
            "description": "Instruction fetch that causes a TLB refill at (at least) the lowest level of TLB. Includes the speculative requests in the count"
        },
        {
            "code": 3,
            "refs": [
                0,
                1
            ],
            "name": "L1D_CACHE_REFILL",
            "architectural": false,
            "type": "UEVT",
            "subtype": "WRITE",
            "component": "L1D",
            "event_bits": 1,
            "event_lsb": 2,
            "trace_lsb": 2,
            "description": "Data read or write operation that causes a refill at (at least) the lowest level of data or unified cache. Counts the number of allocations performed in the Data Cache because of a read or a write"
        },
        {
            "code": 4,
            "refs": [
                0,
                1
            ],
            "name": "L1D_CACHE",
            "architectural": false,
            "type": "UEVT",
            "subtype": "WRITE",
            "component": "L1D",
            "event_bits": 2,
            "event_lsb": 3,
            "trace_lsb": 3,
            "description": "Data read or write operation that causes a cache access at (at least) the lowest level of data or unified cache. This includes speculative reads"
        },
        {
            "code": 5,
            "refs": [
                0,
                1
            ],
            "name": "L1D_TLB_REFILL",
            "architectural": false,
            "type": "UEVT",
            "subtype": "WRITE",
            "component": "L1DTLB",
            "event_bits": 1,
            "event_lsb": 5,
            "trace_lsb": 5,
            "description": "Data read or write operation that causes a TLB refill at (at least) the lowest level of TLB. This does not include micro TLB misses because of PLD, PLI, CP15 Cache operation by MVA and CP15 VA to PA operations"
        },
        {
            "code": 8,
            "refs": [
                0,
                1
            ],
            "name": "INST_RETIRED",
            "architectural": true,
            "type": "INS",
            "event_bits": 7,
            "event_lsb": 10,
            "trace_lsb": 10,
            "description": "Instruction architecturally executed"
        },
        {
            "code": 9,
            "refs": [
                0,
                1
            ],
            "name": "EXC_TAKEN",
            "type": "EXC",
            "event_bits": 1,
            "event_lsb": 17,
            "trace_lsb": 17,
            "description": "Exception taken. Counts the number of exceptions architecturally taken"
        },
        {
            "code": 10,
            "refs": [
                0,
                1
            ],
            "name": "EXC_RETURN",
            "architectural": true,
            "type": "EXC",
            "event_bits": 1,
            "event_lsb": 18,
            "trace_lsb": 18,
            "description": "Exception return architecturally executed. The following instructions are reported on this event: LDM {..., pc}^ RFE ERET Any data processing instruction with S bit set and PC as destination"
        },
        {
            "code": 11,
            "refs": [
                0,
                1
            ],
            "name": "CID_WRITE_RETIRED",
            "architectural": true,
            "type": "INS",
            "event_bits": 1,
            "event_lsb": 19,
            "trace_lsb": 19,
            "description": "Change to ContextID retired. Counts the number of instructions architecturally executed writing into the ContextID register"
        },
        {
            "code": 16,
            "refs": [
                0,
                1
            ],
            "name": "BR_MIS_PRED",
            "architectural": false,
            "type": "UEVT",
            "subtype": "MISPREDICT",
            "component": "BPU",
            "event_bits": 1,
            "event_lsb": 26,
            "trace_lsb": 26,
            "description": "Branch mispredicted or not predicted. Counts the number of mispredicted or not-predicted branches executed. This includes the branches which are flushed because of a previous load/store which aborts late"
        },
        {
            "code": 17,
            "refs": [
                0
            ],
            "name": "CPU_CYCLES",
            "architectural": false,
            "type": "CYCLE",
            "description": "Cycle counter"
        },
        {
            "code": 18,
            "refs": [
                0,
                1
            ],
            "name": "BR_PRED",
            "type": "UEVT",
            "component": "BPU",
            "event_bits": 1,
            "event_lsb": 27,
            "trace_lsb": 27,
            "description": "Branches or other change in program flow that could have been predicted by the branch prediction resources of the processor. This includes the branches which are flushed because of a previous load/store which aborts late"
        },
        {
            "code": 19,
            "refs": [
                0,
                1
            ],
            "name": "MEM_ACCESS",
            "type": "UEVT",
            "component": "L1D",
            "event_bits": 3,
            "event_lsb": 28,
            "trace_lsb": 28,
            "description": "Level 1 data memory access"
        },
        {
            "code": 20,
            "refs": [
                0,
                1
            ],
            "name": "L1I_CACHE",
            "architectural": false,
            "type": "UEVT",
            "subtype": "ACCESS",
            "component": "L1I",
            "event_bits": 1,
            "event_lsb": 31,
            "trace_lsb": 31,
            "description": "Level 1 instruction cache access"
        },
        {
            "code": 21,
            "refs": [
                0,
                1
            ],
            "name": "L1D_CACHE_WB",
            "architectural": false,
            "type": "UEVT",
            "subtype": "EVICT",
            "component": "L1D",
            "event_bits": 1,
            "event_lsb": 32,
            "trace_lsb": 32,
            "description": "Level 1 data cache eviction"
        },
        {
            "code": 22,
            "refs": [
                0,
                1
            ],
            "name": "L2D_CACHE",
            "architectural": false,
            "type": "UEVT",
            "subtype": "ACCESS",
            "component": "L2",
            "description": "Level 2 data cache access"
        },
        {
            "code": 23,
            "refs": [
                0,
                1
            ],
            "name": "L2D_CACHE_REFILL",
            "architectural": false,
            "type": "UEVT",
            "subtype": "REFILL",
            "component": "L2",
            "description": "Level 2 data cache refill"
        },
        {
            "code": 24,
            "refs": [
                0,
                1
            ],
            "name": "L2D_CACHE_WB",
            "architectural": false,
            "type": "UEVT",
            "subtype": "WRITE",
            "component": "L2",
            "description": "Level 2 data cache write-back. Data transfers made as a result of a coherency request from the Level 2 caches to outside of the Level 1 and Level 2 caches are not counted. Write-backs made as a result of CP15 cache maintenance operations are counted"
        },
        {
            "code": 25,
            "refs": [
                0,
                1
            ],
            "name": "BUS_ACCESS",
            "architectural": false,
            "type": "UEVT",
            "component": "BUS",
            "description": "Bus accesses. Single transfer bus accesses on either of the ACE read or write channels might increment twice in one cycle if both the read and write channels are active simultaneously.Operations that utilise the bus that do not explicitly transfer data, such as barrier or coherency operations are counted as bus accesses"
        },
        {
            "code": 27,
            "refs": [
                0,
                1
            ],
            "name": "INST_SPEC",
            "architectural": false,
            "type": "INS",
            "description": "Instructions speculatively executed"
        },
        {
            "code": 28,
            "refs": [
                0,
                1
            ],
            "name": "TTBR_WRITE_RETIRED",
            "type": "UEVT",
            "event_bits": 1,
            "event_lsb": 20,
            "trace_lsb": 20,
            "description": "Write to translation table register (TTBR0 or TTBR1)"
        },
        {
            "code": 29,
            "refs": [
                0,
                1
            ],
            "name": "BUS_CYCLES",
            "architectural": false,
            "type": "UEVT",
            "component": "BUS",
            "description": "Bus cycle"
        },
        {
            "code": 64,
            "refs": [
                0,
                1
            ],
            "name": "L1D_CACHE_RD",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "subtype": "READ",
            "component": "L1D",
            "description": "Level 1 data cache access - Read"
        },
        {
            "code": 65,
            "refs": [
                0,
                1
            ],
            "name": "L1D_CACHE_WR",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "subtype": "WRITE",
            "component": "L1D",
            "description": "Level 1 data cache access - Write"
        },
        {
            "code": 80,
            "refs": [
                0,
                1
            ],
            "name": "L2D_CACHE_RD",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "subtype": "READ",
            "component": "L2",
            "description": "Level 2 data cache access - Read"
        },
        {
            "code": 81,
            "refs": [
                0,
                1
            ],
            "name": "L2D_CACHE_WR",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "subtype": "WRITE",
            "component": "L2",
            "description": "Level 2 data cache access - Write"
        },
        {
            "code": 86,
            "refs": [
                0,
                1
            ],
            "name": "L2D_CACHE_WB_VICTIM",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "subtype": "WRITE",
            "component": "L2",
            "description": "Level 2 data cache write-back - Victim"
        },
        {
            "code": 87,
            "refs": [
                0,
                1
            ],
            "name": "L2D_CACHE_WB_CLEAN",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "subtype": "WRITE",
            "component": "L2",
            "description": "Level 2 data cache write-back - Cleaning and coherency"
        },
        {
            "code": 88,
            "refs": [
                0,
                1
            ],
            "name": "L2D_CACHE_INVAL",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "component": "L2",
            "description": "Level 2 data cache invalidate"
        },
        {
            "code": 96,
            "refs": [
                0
            ],
            "name": "BUS_ACCESS_RD",
            "recommended": true,
            "impdef": true,
            "type": "UEVT",
            "component": "BUS",
            "description": "Reserved"
        },
        {
            "code": 98,
            "refs": [
                0,
                1
            ],
            "name": "BUS_ACCESS_SHARED",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "subtype": "ACCESS",
            "component": "BUS",
            "description": "Bus access - Normal Cacheable"
        },
        {
            "code": 99,
            "refs": [
                0,
                1
            ],
            "name": "BUS_ACCESS_NOT_SHARED",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "subtype": "ACCESS",
            "component": "BUS",
            "description": "Bus access - Not Cacheable"
        },
        {
            "code": 100,
            "refs": [
                0,
                1
            ],
            "name": "BUS_ACCESS_NORMAL",
            "recommended": true,
            "impdef": true,
            "type": "UEVT",
            "component": "BUS",
            "description": "Bus access - Normal"
        },
        {
            "code": 101,
            "refs": [
                0,
                1
            ],
            "name": "BUS_ACCESS_PERIPH",
            "recommended": true,
            "impdef": true,
            "type": "UEVT",
            "component": "BUS",
            "description": "Bus access - Peripheral"
        },
        {
            "code": 102,
            "refs": [
                0,
                1
            ],
            "name": "MEM_ACCESS_RD",
            "recommended": true,
            "impdef": true,
            "type": "UEVT",
            "description": "Data memory access - Read"
        },
        {
            "code": 103,
            "refs": [
                0,
                1
            ],
            "name": "MEM_ACCESS_WR",
            "recommended": true,
            "impdef": true,
            "type": "UEVT",
            "description": "Data memory access - Write"
        },
        {
            "code": 104,
            "refs": [
                0,
                1
            ],
            "name": "UNALIGNED_LD_SPEC",
            "recommended": true,
            "impdef": true,
            "type": "UEVT",
            "description": "Unaligned access - Read"
        },
        {
            "code": 105,
            "refs": [
                0,
                1
            ],
            "name": "UNALIGNED_ST_SPEC",
            "recommended": true,
            "impdef": true,
            "type": "UEVT",
            "description": "Unaligned access - Write"
        },
        {
            "code": 106,
            "refs": [
                0,
                1
            ],
            "name": "UNALIGNED_LDST_SPEC",
            "recommended": true,
            "impdef": true,
            "type": "UEVT",
            "event_bits": 2,
            "event_lsb": 24,
            "trace_lsb": 24,
            "description": "Unaligned access"
        },
        {
            "code": 108,
            "refs": [
                0,
                1
            ],
            "name": "LDREX_SPEC",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "INS",
            "description": "Exclusive instruction speculatively executed - LDREX"
        },
        {
            "code": 110,
            "refs": [
                0,
                1
            ],
            "name": "STREX_FAIL_SPEC",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "INS",
            "description": "Exclusive instruction speculatively executed - STREX fail"
        },
        {
            "code": 111,
            "refs": [
                0,
                1
            ],
            "name": "STREX_SPEC",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "INS",
            "description": "Exclusive instruction speculatively executed - STREX"
        },
        {
            "code": 112,
            "refs": [
                0,
                1
            ],
            "name": "LD_SPEC",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "INS",
            "event_bits": 2,
            "event_lsb": 6,
            "trace_lsb": 6,
            "description": "Load instruction speculatively executed"
        },
        {
            "code": 113,
            "refs": [
                0,
                1
            ],
            "name": "ST_SPEC",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "INS",
            "event_bits": 2,
            "event_lsb": 8,
            "trace_lsb": 8,
            "description": "Store instruction speculatively executed"
        },
        {
            "code": 114,
            "refs": [
                0,
                1
            ],
            "name": "LDST_SPEC",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "INS",
            "description": "Instruction speculatively executed - Load or store"
        },
        {
            "code": 115,
            "refs": [
                0,
                1
            ],
            "name": "DP_SPEC",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "INS",
            "description": "Instruction speculatively executed - Data processing"
        },
        {
            "code": 116,
            "refs": [
                0,
                1
            ],
            "name": "ASE_SPEC",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "INS",
            "description": "Instruction speculatively executed - Advanced SIMD"
        },
        {
            "code": 117,
            "refs": [
                0,
                1
            ],
            "name": "VFP_SPEC",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "INS",
            "description": "Instruction speculatively executed - VFP"
        },
        {
            "code": 118,
            "refs": [
                0,
                1
            ],
            "name": "PC_WRITE_SPEC",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "INS",
            "event_bits": 1,
            "event_lsb": 21,
            "trace_lsb": 21,
            "description": "Instruction speculatively executed - Software change of the PC"
        },
        {
            "code": 120,
            "refs": [
                0,
                1
            ],
            "name": "BR_IMMED_SPEC",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "event_bits": 1,
            "event_lsb": 22,
            "trace_lsb": 22,
            "description": "Branch speculatively executed - Immediate branch"
        },
        {
            "code": 121,
            "refs": [
                0,
                1
            ],
            "name": "BR_RETURN_SPEC",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "event_bits": 1,
            "event_lsb": 23,
            "trace_lsb": 23,
            "description": "Branch speculatively executed - Procedure return"
        },
        {
            "code": 122,
            "refs": [
                0,
                1
            ],
            "name": "BR_INDIRECT_SPEC",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "description": "Branch speculatively executed - Indirect branch"
        },
        {
            "code": 124,
            "refs": [
                0,
                1
            ],
            "name": "ISB_SPEC",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "description": "Barrier speculatively executed - ISB"
        },
        {
            "code": 125,
            "refs": [
                0,
                1
            ],
            "name": "DSB_SPEC",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "description": "Barrier speculatively executed - DSB"
        },
        {
            "code": 126,
            "refs": [
                0,
                1
            ],
            "name": "DMB_SPEC",
            "recommended": true,
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "description": "Barrier speculatively executed - DMB"
        },
        {
            "code": 129,
            "refs": [
                0,
                1
            ],
            "name": "EXC_UNDEF",
            "recommended": true,
            "impdef": true,
            "type": "EXC",
            "description": "Exception taken - Undefined Instruction"
        },
        {
            "code": 138,
            "refs": [
                0,
                1
            ],
            "name": "EXC_HVC",
            "recommended": true,
            "impdef": true,
            "type": "EXC",
            "description": "Exception taken - Hypervisor Call"
        },
        {
            "code": 192,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "INS",
            "description": "Instruction side stalled due to a linefill"
        },
        {
            "code": 193,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "INS",
            "description": "Instruction side stalled due to a translation table walk"
        },
        {
            "code": 194,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "INS",
            "subtype": "READ",
            "description": "Number of set of 4 ways read in the instruction cache - Tag RAM"
        },
        {
            "code": 195,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "INS",
            "subtype": "READ",
            "description": "Number of ways read in the instruction cache - Data RAM"
        },
        {
            "code": 196,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "type": "INS",
            "description": "Number of ways read in the instruction BTAC RAM"
        },
        {
            "code": 202,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "subtype": "READ",
            "component": "L2",
            "description": "Data snooped from other processor. This event counts memory-read operations that read data from another processor within the local Cortex-A17 cluster, rather than accessing the L2 cache or issuing an external read. It increments on each transaction, rather than on each beat of data"
        },
        {
            "code": 211,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "description": "Duration during which all slots in the Load-Store Unit are busy"
        },
        {
            "code": 216,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "description": "Duration during which all slots in the Load-Store Issue queue are busy"
        },
        {
            "code": 217,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "description": "Duration during which all slots in the Data Processing issue queue are busy"
        },
        {
            "code": 218,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "description": "Duration during which all slots in the Data Engine issue queue are busy"
        },
        {
            "code": 219,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "type": "INS",
            "description": "Number of NEON instruction which fail their condition code and lead to a flush of the DE pipe"
        },
        {
            "code": 220,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "type": "UEVT",
            "description": "Number of Trap to hypervisor"
        },
        {
            "code": 222,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "type": "UEVT",
            "description": "PTM EXTOUT 0"
        },
        {
            "code": 223,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "type": "UEVT",
            "description": "PTM EXTOUT 1"
        },
        {
            "code": 224,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "description": "Duration during which the MMU handle a translation table walk"
        },
        {
            "code": 225,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "description": "Duration during which the MMU handle a Stage1 translation table walk"
        },
        {
            "code": 226,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "description": "Duration during which the MMU handle a Stage2 translation table walk"
        },
        {
            "code": 227,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "description": "Duration during which the MMU handle a translation table walk requested by the Load Store Unit"
        },
        {
            "code": 228,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "INS",
            "description": "Duration during which the MMU handle a translation table walk requested by the Instruction side"
        },
        {
            "code": 229,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "INS",
            "description": "Duration during which the MMU handle a translation table walk requested by a Preload instruction or Prefetch request"
        },
        {
            "code": 230,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "description": "Duration during which the MMU handle a translation table walk requested by a CP15 operation (maintenance by MVA and VA-to-PA operation)"
        },
        {
            "code": 231,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "description": "Level 1 PLD TLB refill"
        },
        {
            "code": 232,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "description": "Level 1 CP15 TLB refill"
        },
        {
            "code": 233,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "description": "Level 1 TLB flush"
        },
        {
            "code": 234,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "component": "L2TLB",
            "description": "Level 2 TLB access"
        },
        {
            "code": 235,
            "refs": [
                0,
                1
            ],
            "impdef": true,
            "architectural": false,
            "type": "UEVT",
            "component": "L2TLB",
            "description": "Level 2 TLB miss"
        }
    ]
}