# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../FT232H.srcs/sources_1/ip/clk_wiz_0" \
"Sync_245_Test_Bench_time_impl.v" \
"../../../../../FT232H.srcs/sources_1/new/Sync_245_Controller.v" \
"../../../../../../Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/async_fifo.v" \
"../../../../../../Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/graycounter.v" \
"../../../../../FT232H.srcs/sim_1/new/Sync_245_Test_Bench.v" \

# Do not sort compile order
nosort
