#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Nov  9 12:09:51 2025
# Process ID         : 35968
# Current directory  : D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/impl/ip
# Command line       : vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file           : D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/impl/ip/vivado.log
# Journal file       : D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/impl/ip\vivado.jou
# Running On         : Navin-PC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) i7-10870H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16955 MB
# Swap memory        : 20194 MB
# Total Virtual      : 37150 MB
# Available Virtual  : 5018 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/sol_data.json outdir=D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/impl/ip srcdir=D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_gamma_lut_0_0_synth_1/prj/sol sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/impl/ip/misc
INFO: Copied 23 verilog file(s) to D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/impl/ip/hdl/verilog
INFO: Copied 17 vhdl file(s) to D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 368.867 ; gain = 63.598
INFO: Import ports from HDL: D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/impl/ip/hdl/vhdl/system_v_gamma_lut_0_0_v_gamma_lut.vhd (system_v_gamma_lut_0_0_v_gamma_lut)
INFO: Add axi4lite interface s_axi_CTRL
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4stream interface s_axis_video
INFO: Add axi4stream interface m_axis_video
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/impl/ip/component.xml
INFO: Created IP archive D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/impl/ip/xilinx_com_ip_v_gamma_lut_1_1.zip
INFO: [Common 17-206] Exiting Vivado at Sun Nov  9 12:10:08 2025...
