============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:01:15 pm
  Module:                 es_ordered_cas_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk_int1)            launch                                    0 R 
TOP
  genblk1[1].genblk1.sng
    ctr
      countval_reg[1]/CLK                               0             0 R 
      countval_reg[1]/Q     DFFSR             1  1.5   10  +115     115 F 
      drc_bufs188/A                                          +0     115   
      drc_bufs188/Y         BUFX2             3  8.1   10   +39     154 F 
    ctr/countval[1] 
    g260/A                                                   +0     154   
    g260/Y                  INVX1             2  4.8    0    +9     163 R 
    g3/B                                                     +0     163   
    g3/Y                    OAI21X1           1  2.3    0   +14     176 F 
    g2/A                                                     +0     176   
    g2/Y                    OR2X1             1  2.7   14   +40     217 F 
    g253/A                                                   +0     217   
    g253/Y                  AOI22X1           1  1.5   43   +46     262 R 
    drc_bufs265/A                                            +0     262   
    drc_bufs265/Y           BUFX2             1  1.6    9   +34     297 R 
    g252/A                                                   +0     297   
    g252/Y                  INVX1             1  1.9   11   +15     312 F 
    g251/C                                                   +0     312   
    g251/Y                  OAI21X1           1  2.0   22   +18     330 R 
    g250/C                                                   +0     330   
    g250/Y                  OAI21X1           1  2.7    4   +18     347 F 
    g249/A                                                   +0     347   
    g249/Y                  AOI22X1           1  1.5   44   +43     391 R 
    drc_bufs264/A                                            +0     391   
    drc_bufs264/Y           BUFX2             1  1.6    9   +35     425 R 
    g248/A                                                   +0     425   
    g248/Y                  INVX1             1  1.9   11   +15     440 F 
    g247/C                                                   +0     440   
    g247/Y                  OAI21X1           2  3.9   31   +24     464 R 
  genblk1[1].genblk1.sng/sn_out[0] 
  g34/B                                                      +0     464   
  g34/Y                     AND2X1           11 44.6  233  +172     636 R 
  stoch2bin/en 
    g3/A                                                     +0     636   
    g3/Y                    AND2X1            1  5.4   47   +38     674 R 
    g308/A                                                   +0     674   
    g308/Y                  XOR2X1            1  2.0   42   +37     711 R 
    countval_reg[10]/D      DFFSR                            +0     711   
    countval_reg[10]/CLK    setup                       0   +84     796 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4154ps 
Start-point  : TOP/genblk1[1].genblk1.sng/ctr/countval_reg[1]/CLK
End-point    : TOP/stoch2bin/countval_reg[10]/D
