m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/simulation/modelsim
vALU
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1756667709
!i10b 1
!s100 iHB4iVD]14;Y;z0USe8<P3
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IPkXE3]0^K;`nkc=>Neeg`2
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1749407802
8C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/ALU.sv
FC:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/ALU.sv
!i122 5
L0 1 171
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1756667709.000000
!s107 C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/ALU.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project|C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/ALU.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project
Z9 tCvgOpt 0
n@a@l@u
vALU_controller
R1
Z10 !s110 1756667710
!i10b 1
!s100 dYcXSYX]7C1I20V]TSo]o3
R3
ImYYKFg5B>aJg_OA:;djO`1
R4
S1
R0
w1753044368
8C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/ALU_controller.sv
FC:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/ALU_controller.sv
!i122 9
L0 1 127
R5
r1
!s85 0
31
Z11 !s108 1756667710.000000
!s107 C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/ALU_controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project|C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/ALU_controller.sv|
!i113 1
R7
R8
R9
n@a@l@u_controller
vController
R1
R10
!i10b 1
!s100 YQz]6]204bE>zCggY[?Y40
R3
IU^HIQ=i^N[^YoFzdTWS8T1
R4
S1
R0
w1753639232
8C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/Controller.sv
FC:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/Controller.sv
!i122 10
L0 1 264
R5
r1
!s85 0
31
R11
!s107 C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/Controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project|C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/Controller.sv|
!i113 1
R7
R8
R9
n@controller
vDatapath
R1
R10
!i10b 1
!s100 ZRY@COfaUSeAZ0TCRlFiC0
R3
IDh?6i<?BdNncVg60?W>;[1
R4
S1
R0
w1753663836
8C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/Datapath.sv
FC:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/Datapath.sv
!i122 8
L0 1 278
R5
r1
!s85 0
31
R11
!s107 C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/Datapath.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project|C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/Datapath.sv|
!i113 1
R7
R8
R9
n@datapath
vMIPS_Memory
R1
R10
!i10b 1
!s100 ilJB[:2]X05BMb?`JdMdh3
R3
IODc<@QzPMbjVV:AR7C?FS3
R4
S1
R0
w1753636358
8C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/MIPS_Memory.sv
FC:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/MIPS_Memory.sv
!i122 6
L0 1 99
R5
r1
!s85 0
31
R11
!s107 C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/MIPS_Memory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project|C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/MIPS_Memory.sv|
!i113 1
R7
R8
R9
n@m@i@p@s_@memory
vmux2x1
R1
R2
!i10b 1
!s100 R_LVVb^]na1GHZe^E?1371
R3
IQAiR>I9]eWG5VN>48``;D1
R4
S1
R0
w1753647546
8C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/mux2x1.sv
FC:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/mux2x1.sv
!i122 0
L0 1 13
R5
r1
!s85 0
31
R6
!s107 C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/mux2x1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project|C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/mux2x1.sv|
!i113 1
R7
R8
R9
vmux4x1
R1
R2
!i10b 1
!s100 ?]W_GLYMmlISibLOKCPh53
R3
I^1>eB``<9FN<eP=TAFCDP1
R4
S1
R0
w1753638642
8C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/mux4x1.sv
FC:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/mux4x1.sv
!i122 1
L0 1 17
R5
r1
!s85 0
31
R6
!s107 C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/mux4x1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project|C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/mux4x1.sv|
!i113 1
R7
R8
R9
Eram
Z12 w1756667519
Z13 DPx9 altera_mf 20 altera_mf_components 0 22 HVLmIbRl@QhXfWVOmhK<j1
Z14 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z15 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 12
R0
Z16 8C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/RAM.vhd
Z17 FC:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/RAM.vhd
l0
L43 1
V[P7GeU8KB9Yc`<RIl8Ulg0
!s100 nU?gh;DOVYMF8Fz_olcz40
Z18 OV;C;2020.1;71
31
R10
!i10b 1
R11
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/RAM.vhd|
Z20 !s107 C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/RAM.vhd|
!i113 1
Z21 o-93 -work work
Z22 tExplicit 1 CvgOpt 0
Asyn
R13
R14
R15
DEx4 work 3 ram 0 22 [P7GeU8KB9Yc`<RIl8Ulg0
!i122 12
l59
L55 36
VfAd5m4B1zZgVchj0jIbg43
!s100 KEj;:e3fT3]3hFZa2h@<l1
R18
31
R10
!i10b 1
R11
R19
R20
!i113 1
R21
R22
vreg_noEN
R1
R2
!i10b 1
!s100 jaFYPmf4JQnSE:oeM5V<61
R3
IY2JO6o=X::0A[=6hDW`i23
R4
S1
R0
w1748392196
8C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/reg_noEN.sv
FC:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/reg_noEN.sv
!i122 2
L0 1 15
R5
r1
!s85 0
31
R6
!s107 C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/reg_noEN.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project|C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/reg_noEN.sv|
!i113 1
R7
R8
R9
nreg_no@e@n
vregister
R1
R2
!i10b 1
!s100 `NC@ZWBBghT8LXecNiTfH1
R3
ICV?Z4oV:73@;a9mRHm]Yl3
R4
S1
R0
w1753631422
8C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/register.sv
FC:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/register.sv
!i122 3
L0 1 16
R5
r1
!s85 0
31
R6
!s107 C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/register.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project|C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/register.sv|
!i113 1
R7
R8
R9
vregisterfile
R1
R10
!i10b 1
!s100 :dXYQCVPT@UocAUZF`?:53
R3
I@HSKobkEkZ@[1a]mJOIIR2
R4
S1
R0
w1753030164
8C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/registerfile.sv
FC:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/registerfile.sv
!i122 7
L0 1 34
R5
r1
!s85 0
31
R11
!s107 C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/registerfile.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project|C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/registerfile.sv|
!i113 1
R7
R8
R9
vSign_Extender
R1
R2
!i10b 1
!s100 TDoh9?dT:89UToBOn99Id3
R3
IFfzb2ePQOV:^DOWD0A2B03
R4
S1
R0
w1748719600
8C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/Sign_Extender.sv
FC:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/Sign_Extender.sv
!i122 4
L0 1 14
R5
r1
!s85 0
31
R6
!s107 C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/Sign_Extender.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project|C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/Sign_Extender.sv|
!i113 1
R7
R8
R9
n@sign_@extender
vtop_level
R1
R10
!i10b 1
!s100 IQCN4?zJ9XRhZ_N;4Z6H]2
R3
IofSQezeJJ>lofEMHW_hA91
R4
S1
R0
w1753649668
8C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/top_level.sv
FC:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/top_level.sv
!i122 11
L0 1 61
R5
r1
!s85 0
31
R11
!s107 C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/top_level.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project|C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/top_level.sv|
!i113 1
R7
R8
R9
vtop_level_tb
R1
!s110 1756667718
!i10b 1
!s100 ]kgEPMIFTXCUzY6Nl7zLR1
R3
IZPU:5m;;X]7ZDVUVU7agI1
R4
S1
R0
w1753630842
8C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/top_level_tb.sv
FC:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/top_level_tb.sv
!i122 13
L0 1 38
R5
r1
!s85 0
31
!s108 1756667718.000000
!s107 C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/top_level_tb.sv|
!s90 -reportprogress|300|-work|work|C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/top_level_tb.sv|
!i113 1
o-work work
R9
