$date
	Mon Nov 23 00:27:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_BCDCounter $end
$scope module tb $end
$var wire 4 ! cnt_out [3:0] $end
$var wire 1 " reset $end
$var wire 1 # stepclk $end
$var wire 1 $ updown $end
$var reg 4 % state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
1"
b0 !
$end
#5000
0"
1#
#10000
0#
#12000
1$
1"
#15000
b1001 !
b1001 %
1#
#20000
0#
#25000
b1000 !
b1000 %
1#
#30000
0#
#35000
b111 !
b111 %
1#
#40000
0#
#45000
b110 !
b110 %
1#
#50000
0#
#55000
b101 !
b101 %
1#
#60000
0#
#65000
b100 !
b100 %
1#
#70000
0#
#75000
b11 !
b11 %
1#
#80000
0#
#85000
b10 !
b10 %
1#
#90000
0#
#95000
b1 !
b1 %
1#
#100000
0#
#105000
b0 !
b0 %
1#
#110000
0#
#112000
0$
#115000
b1 !
b1 %
1#
#120000
0#
#125000
b10 !
b10 %
1#
#130000
0#
#135000
b11 !
b11 %
1#
#140000
0#
#145000
b100 !
b100 %
1#
#150000
0#
#155000
b101 !
b101 %
1#
#160000
0#
#165000
b110 !
b110 %
1#
#170000
0#
#175000
b111 !
b111 %
1#
#180000
0#
#185000
b1000 !
b1000 %
1#
#190000
0#
#195000
b1001 !
b1001 %
1#
#200000
0#
#205000
b0 !
b0 %
1#
#210000
0#
#212000
