Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan 27 15:58:51 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file ST_TEST_wrapper_timing_summary_routed.rpt -pb ST_TEST_wrapper_timing_summary_routed.pb -rpx ST_TEST_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ST_TEST_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.419     -257.473                    317                 4065        0.027        0.000                      0                 4065        0.001        0.000                       0                  2251  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
ST_TEST_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_ST_TEST_clk_wiz_0_0    {0.000 1.667}        3.333           300.000         
  clk_out2_ST_TEST_clk_wiz_0_0    {0.000 6.667}        13.333          75.000          
  clk_out3_ST_TEST_clk_wiz_0_0    {0.417 2.083}        3.333           300.000         
  clk_out4_ST_TEST_clk_wiz_0_0    {0.417 7.083}        13.333          75.000          
  clk_out5_ST_TEST_clk_wiz_0_0    {6.667 13.333}       13.333          75.000          
  clkfbout_ST_TEST_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
ST_TEST_i/clk_wiz_1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_ST_TEST_clk_wiz_1_0_1  {0.000 1.613}        3.226           310.000         
  clkfbout_ST_TEST_clk_wiz_1_0_1  {0.000 25.000}       50.000          20.000          
ST_TEST_i/clk_wiz_2/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_ST_TEST_clk_wiz_2_0    {0.833 2.500}        3.333           300.000         
  clk_out2_ST_TEST_clk_wiz_2_0    {0.833 7.500}        13.333          75.000          
  clk_out3_ST_TEST_clk_wiz_2_0    {1.250 2.917}        3.333           300.000         
  clk_out4_ST_TEST_clk_wiz_2_0    {1.250 7.917}        13.333          75.000          
  clkfbout_ST_TEST_clk_wiz_2_0    {0.000 20.000}       40.000          25.000          
clk_fpga_0                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ST_TEST_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_ST_TEST_clk_wiz_0_0                                                                                                                                                      1.178        0.000                       0                     4  
  clk_out2_ST_TEST_clk_wiz_0_0                                                                                                                                                     10.973        0.000                       0                     4  
  clk_out3_ST_TEST_clk_wiz_0_0                                                                                                                                                      1.178        0.000                       0                     4  
  clk_out4_ST_TEST_clk_wiz_0_0                                                                                                                                                     10.973        0.000                       0                     4  
  clk_out5_ST_TEST_clk_wiz_0_0          2.868        0.000                      0                  539        0.154        0.000                      0                  539        6.167        0.000                       0                   272  
  clkfbout_ST_TEST_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
ST_TEST_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_ST_TEST_clk_wiz_1_0_1                                                                                                                                                    0.001        0.000                       0                     3  
  clkfbout_ST_TEST_clk_wiz_1_0_1                                                                                                                                                   47.845        0.000                       0                     3  
ST_TEST_i/clk_wiz_2/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_ST_TEST_clk_wiz_2_0                                                                                                                                                      1.178        0.000                       0                     4  
  clk_out2_ST_TEST_clk_wiz_2_0                                                                                                                                                     10.973        0.000                       0                     4  
  clk_out3_ST_TEST_clk_wiz_2_0                                                                                                                                                      1.178        0.000                       0                     4  
  clk_out4_ST_TEST_clk_wiz_2_0                                                                                                                                                     10.973        0.000                       0                     4  
  clkfbout_ST_TEST_clk_wiz_2_0                                                                                                                                                     37.845        0.000                       0                     3  
clk_fpga_0                              2.123        0.000                      0                 3371        0.027        0.000                      0                 3371        4.020        0.000                       0                  1932  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                    clk_out2_ST_TEST_clk_wiz_0_0       -0.759       -3.326                     10                   10        0.164        0.000                      0                   10  
clk_fpga_0                    clk_out4_ST_TEST_clk_wiz_0_0       -3.419      -26.991                     10                   10        2.824        0.000                      0                   10  
clk_out2_ST_TEST_clk_wiz_0_0  clk_out5_ST_TEST_clk_wiz_0_0        1.042        0.000                      0                    8        7.687        0.000                      0                    8  
clk_out4_ST_TEST_clk_wiz_0_0  clk_out5_ST_TEST_clk_wiz_0_0        0.635        0.000                      0                    8        8.031        0.000                      0                    8  
clk_out2_ST_TEST_clk_wiz_2_0  clk_out5_ST_TEST_clk_wiz_0_0        0.101        0.000                      0                    8        8.414        0.000                      0                    8  
clk_out4_ST_TEST_clk_wiz_2_0  clk_out5_ST_TEST_clk_wiz_0_0       -0.025       -0.025                      1                    8        8.321        0.000                      0                    8  
clk_fpga_0                    clk_out5_ST_TEST_clk_wiz_0_0       -1.146     -185.368                    276                  276        0.174        0.000                      0                  276  
clk_fpga_0                    clk_out2_ST_TEST_clk_wiz_2_0       -3.107      -22.635                     10                   10        2.378        0.000                      0                   10  
clk_fpga_0                    clk_out4_ST_TEST_clk_wiz_2_0       -2.695      -19.127                     10                   10        1.965        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ST_TEST_i/clk_wiz_0/inst/clk_in1
  To Clock:  ST_TEST_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ST_TEST_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ST_TEST_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out1_ST_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y22   ST_TEST_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.333       1.666      ILOGIC_X1Y149    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.333       1.666      ILOGIC_X1Y149    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.333       2.084      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out2_ST_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.973ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYE2/C          n/a            2.360         13.333      10.973     IDELAY_X1Y149    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/C
Min Period  n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y18   ST_TEST_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.667         13.333      11.666     ILOGIC_X1Y149    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out3_ST_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 0.417 2.083 }
Period(ns):         3.333
Sources:            { ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y23   ST_TEST_i/clk_wiz_0/inst/clkout3_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.333       1.666      ILOGIC_X1Y147    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.333       1.666      ILOGIC_X1Y147    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         3.333       2.084      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out4_ST_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.973ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 0.417 7.083 }
Period(ns):         13.333
Sources:            { ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYE2/C          n/a            2.360         13.333      10.973     IDELAY_X1Y147    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/C
Min Period  n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y19   ST_TEST_i/clk_wiz_0/inst/clkout4_buf/I
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.667         13.333      11.666     ILOGIC_X1Y147    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out5_ST_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        10.060ns  (logic 2.296ns (22.822%)  route 7.764ns (77.178%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 21.651 - 20.000 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 8.510 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     8.647    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.287     4.360 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.206     6.566    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.843     8.510    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDSE (Prop_fdse_C_Q)         0.419     8.929 f  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/Q
                         net (fo=19, routed)          1.210    10.139    ST_TEST_i/SDDR_ST_0/U0/p_0_in52_in
    SLICE_X51Y110        LUT2 (Prop_lut2_I1_O)        0.327    10.466 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69/O
                         net (fo=2, routed)           0.862    11.328    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.326    11.654 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50/O
                         net (fo=10, routed)          0.673    12.326    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23/O
                         net (fo=26, routed)          0.833    13.283    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I1_O)        0.124    13.407 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_37/O
                         net (fo=7, routed)           0.793    14.200    ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_37_n_0
    SLICE_X43Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.324 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_24/O
                         net (fo=9, routed)           0.479    14.803    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_24_n_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.927 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_12/O
                         net (fo=10, routed)          0.659    15.587    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_12_n_0
    SLICE_X46Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.711 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_7/O
                         net (fo=5, routed)           0.463    16.174    ST_TEST_i/SDDR_ST_0/U0/waiting_i_7_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I2_O)        0.124    16.298 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_2/O
                         net (fo=1, routed)           0.579    16.877    ST_TEST_i/SDDR_ST_0/U0/armed_i_2_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I0_O)        0.153    17.030 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_1/O
                         net (fo=4, routed)           0.540    17.570    ST_TEST_i/SDDR_ST_0/U0/armed_i_1_n_0
    SLICE_X48Y106        LUT4 (Prop_lut4_I1_O)        0.327    17.897 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1/O
                         net (fo=6, routed)           0.673    18.570    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1_n_0
    SLICE_X49Y103        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    21.770    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    17.897 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    19.909    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    21.651    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y103        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[0]/C
                         clock pessimism              0.122    21.773    
                         clock uncertainty           -0.130    21.643    
    SLICE_X49Y103        FDRE (Setup_fdre_C_CE)      -0.205    21.438    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[0]
  -------------------------------------------------------------------
                         required time                         21.438    
                         arrival time                         -18.570    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        10.060ns  (logic 2.296ns (22.822%)  route 7.764ns (77.178%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 21.651 - 20.000 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 8.510 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     8.647    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.287     4.360 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.206     6.566    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.843     8.510    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDSE (Prop_fdse_C_Q)         0.419     8.929 f  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/Q
                         net (fo=19, routed)          1.210    10.139    ST_TEST_i/SDDR_ST_0/U0/p_0_in52_in
    SLICE_X51Y110        LUT2 (Prop_lut2_I1_O)        0.327    10.466 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69/O
                         net (fo=2, routed)           0.862    11.328    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.326    11.654 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50/O
                         net (fo=10, routed)          0.673    12.326    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23/O
                         net (fo=26, routed)          0.833    13.283    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I1_O)        0.124    13.407 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_37/O
                         net (fo=7, routed)           0.793    14.200    ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_37_n_0
    SLICE_X43Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.324 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_24/O
                         net (fo=9, routed)           0.479    14.803    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_24_n_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.927 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_12/O
                         net (fo=10, routed)          0.659    15.587    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_12_n_0
    SLICE_X46Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.711 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_7/O
                         net (fo=5, routed)           0.463    16.174    ST_TEST_i/SDDR_ST_0/U0/waiting_i_7_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I2_O)        0.124    16.298 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_2/O
                         net (fo=1, routed)           0.579    16.877    ST_TEST_i/SDDR_ST_0/U0/armed_i_2_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I0_O)        0.153    17.030 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_1/O
                         net (fo=4, routed)           0.540    17.570    ST_TEST_i/SDDR_ST_0/U0/armed_i_1_n_0
    SLICE_X48Y106        LUT4 (Prop_lut4_I1_O)        0.327    17.897 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1/O
                         net (fo=6, routed)           0.673    18.570    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1_n_0
    SLICE_X49Y103        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    21.770    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    17.897 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    19.909    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    21.651    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y103        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[1]/C
                         clock pessimism              0.122    21.773    
                         clock uncertainty           -0.130    21.643    
    SLICE_X49Y103        FDRE (Setup_fdre_C_CE)      -0.205    21.438    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[1]
  -------------------------------------------------------------------
                         required time                         21.438    
                         arrival time                         -18.570    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        10.060ns  (logic 2.296ns (22.822%)  route 7.764ns (77.178%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 21.651 - 20.000 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 8.510 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     8.647    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.287     4.360 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.206     6.566    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.843     8.510    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDSE (Prop_fdse_C_Q)         0.419     8.929 f  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/Q
                         net (fo=19, routed)          1.210    10.139    ST_TEST_i/SDDR_ST_0/U0/p_0_in52_in
    SLICE_X51Y110        LUT2 (Prop_lut2_I1_O)        0.327    10.466 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69/O
                         net (fo=2, routed)           0.862    11.328    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.326    11.654 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50/O
                         net (fo=10, routed)          0.673    12.326    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23/O
                         net (fo=26, routed)          0.833    13.283    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I1_O)        0.124    13.407 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_37/O
                         net (fo=7, routed)           0.793    14.200    ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_37_n_0
    SLICE_X43Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.324 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_24/O
                         net (fo=9, routed)           0.479    14.803    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_24_n_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.927 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_12/O
                         net (fo=10, routed)          0.659    15.587    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_12_n_0
    SLICE_X46Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.711 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_7/O
                         net (fo=5, routed)           0.463    16.174    ST_TEST_i/SDDR_ST_0/U0/waiting_i_7_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I2_O)        0.124    16.298 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_2/O
                         net (fo=1, routed)           0.579    16.877    ST_TEST_i/SDDR_ST_0/U0/armed_i_2_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I0_O)        0.153    17.030 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_1/O
                         net (fo=4, routed)           0.540    17.570    ST_TEST_i/SDDR_ST_0/U0/armed_i_1_n_0
    SLICE_X48Y106        LUT4 (Prop_lut4_I1_O)        0.327    17.897 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1/O
                         net (fo=6, routed)           0.673    18.570    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1_n_0
    SLICE_X49Y103        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    21.770    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    17.897 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    19.909    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    21.651    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y103        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[2]/C
                         clock pessimism              0.122    21.773    
                         clock uncertainty           -0.130    21.643    
    SLICE_X49Y103        FDRE (Setup_fdre_C_CE)      -0.205    21.438    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[2]
  -------------------------------------------------------------------
                         required time                         21.438    
                         arrival time                         -18.570    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        10.060ns  (logic 2.296ns (22.822%)  route 7.764ns (77.178%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 21.651 - 20.000 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 8.510 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     8.647    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.287     4.360 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.206     6.566    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.843     8.510    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDSE (Prop_fdse_C_Q)         0.419     8.929 f  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/Q
                         net (fo=19, routed)          1.210    10.139    ST_TEST_i/SDDR_ST_0/U0/p_0_in52_in
    SLICE_X51Y110        LUT2 (Prop_lut2_I1_O)        0.327    10.466 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69/O
                         net (fo=2, routed)           0.862    11.328    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.326    11.654 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50/O
                         net (fo=10, routed)          0.673    12.326    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23/O
                         net (fo=26, routed)          0.833    13.283    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I1_O)        0.124    13.407 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_37/O
                         net (fo=7, routed)           0.793    14.200    ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_37_n_0
    SLICE_X43Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.324 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_24/O
                         net (fo=9, routed)           0.479    14.803    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_24_n_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.927 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_12/O
                         net (fo=10, routed)          0.659    15.587    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_12_n_0
    SLICE_X46Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.711 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_7/O
                         net (fo=5, routed)           0.463    16.174    ST_TEST_i/SDDR_ST_0/U0/waiting_i_7_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I2_O)        0.124    16.298 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_2/O
                         net (fo=1, routed)           0.579    16.877    ST_TEST_i/SDDR_ST_0/U0/armed_i_2_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I0_O)        0.153    17.030 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_1/O
                         net (fo=4, routed)           0.540    17.570    ST_TEST_i/SDDR_ST_0/U0/armed_i_1_n_0
    SLICE_X48Y106        LUT4 (Prop_lut4_I1_O)        0.327    17.897 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1/O
                         net (fo=6, routed)           0.673    18.570    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1_n_0
    SLICE_X49Y103        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    21.770    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    17.897 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    19.909    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    21.651    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y103        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[3]/C
                         clock pessimism              0.122    21.773    
                         clock uncertainty           -0.130    21.643    
    SLICE_X49Y103        FDRE (Setup_fdre_C_CE)      -0.205    21.438    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[3]
  -------------------------------------------------------------------
                         required time                         21.438    
                         arrival time                         -18.570    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        10.060ns  (logic 2.296ns (22.822%)  route 7.764ns (77.178%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 21.651 - 20.000 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 8.510 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     8.647    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.287     4.360 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.206     6.566    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.843     8.510    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDSE (Prop_fdse_C_Q)         0.419     8.929 f  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/Q
                         net (fo=19, routed)          1.210    10.139    ST_TEST_i/SDDR_ST_0/U0/p_0_in52_in
    SLICE_X51Y110        LUT2 (Prop_lut2_I1_O)        0.327    10.466 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69/O
                         net (fo=2, routed)           0.862    11.328    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.326    11.654 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50/O
                         net (fo=10, routed)          0.673    12.326    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23/O
                         net (fo=26, routed)          0.833    13.283    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I1_O)        0.124    13.407 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_37/O
                         net (fo=7, routed)           0.793    14.200    ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_37_n_0
    SLICE_X43Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.324 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_24/O
                         net (fo=9, routed)           0.479    14.803    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_24_n_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.927 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_12/O
                         net (fo=10, routed)          0.659    15.587    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_12_n_0
    SLICE_X46Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.711 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_7/O
                         net (fo=5, routed)           0.463    16.174    ST_TEST_i/SDDR_ST_0/U0/waiting_i_7_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I2_O)        0.124    16.298 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_2/O
                         net (fo=1, routed)           0.579    16.877    ST_TEST_i/SDDR_ST_0/U0/armed_i_2_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I0_O)        0.153    17.030 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_1/O
                         net (fo=4, routed)           0.540    17.570    ST_TEST_i/SDDR_ST_0/U0/armed_i_1_n_0
    SLICE_X48Y106        LUT4 (Prop_lut4_I1_O)        0.327    17.897 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1/O
                         net (fo=6, routed)           0.673    18.570    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1_n_0
    SLICE_X49Y103        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    21.770    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    17.897 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    19.909    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    21.651    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y103        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[4]/C
                         clock pessimism              0.122    21.773    
                         clock uncertainty           -0.130    21.643    
    SLICE_X49Y103        FDRE (Setup_fdre_C_CE)      -0.205    21.438    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[4]
  -------------------------------------------------------------------
                         required time                         21.438    
                         arrival time                         -18.570    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        10.060ns  (logic 2.296ns (22.822%)  route 7.764ns (77.178%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 21.651 - 20.000 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 8.510 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     8.647    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.287     4.360 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.206     6.566    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.843     8.510    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDSE (Prop_fdse_C_Q)         0.419     8.929 f  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/Q
                         net (fo=19, routed)          1.210    10.139    ST_TEST_i/SDDR_ST_0/U0/p_0_in52_in
    SLICE_X51Y110        LUT2 (Prop_lut2_I1_O)        0.327    10.466 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69/O
                         net (fo=2, routed)           0.862    11.328    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.326    11.654 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50/O
                         net (fo=10, routed)          0.673    12.326    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23/O
                         net (fo=26, routed)          0.833    13.283    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I1_O)        0.124    13.407 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_37/O
                         net (fo=7, routed)           0.793    14.200    ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_37_n_0
    SLICE_X43Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.324 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_24/O
                         net (fo=9, routed)           0.479    14.803    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_24_n_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.927 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_12/O
                         net (fo=10, routed)          0.659    15.587    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_12_n_0
    SLICE_X46Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.711 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_7/O
                         net (fo=5, routed)           0.463    16.174    ST_TEST_i/SDDR_ST_0/U0/waiting_i_7_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I2_O)        0.124    16.298 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_2/O
                         net (fo=1, routed)           0.579    16.877    ST_TEST_i/SDDR_ST_0/U0/armed_i_2_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I0_O)        0.153    17.030 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_1/O
                         net (fo=4, routed)           0.540    17.570    ST_TEST_i/SDDR_ST_0/U0/armed_i_1_n_0
    SLICE_X48Y106        LUT4 (Prop_lut4_I1_O)        0.327    17.897 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1/O
                         net (fo=6, routed)           0.673    18.570    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1_n_0
    SLICE_X49Y103        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    21.770    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    17.897 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    19.909    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    21.651    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y103        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[5]/C
                         clock pessimism              0.122    21.773    
                         clock uncertainty           -0.130    21.643    
    SLICE_X49Y103        FDRE (Setup_fdre_C_CE)      -0.205    21.438    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[5]
  -------------------------------------------------------------------
                         required time                         21.438    
                         arrival time                         -18.570    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        10.290ns  (logic 2.300ns (22.352%)  route 7.990ns (77.648%))
  Logic Levels:           10  (LUT2=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 21.652 - 20.000 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 8.510 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     8.647    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.287     4.360 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.206     6.566    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.843     8.510    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDSE (Prop_fdse_C_Q)         0.419     8.929 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/Q
                         net (fo=19, routed)          1.210    10.139    ST_TEST_i/SDDR_ST_0/U0/p_0_in52_in
    SLICE_X51Y110        LUT2 (Prop_lut2_I1_O)        0.327    10.466 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69/O
                         net (fo=2, routed)           0.862    11.328    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.326    11.654 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50/O
                         net (fo=10, routed)          0.673    12.326    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.124    12.450 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23/O
                         net (fo=26, routed)          0.959    13.409    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23_n_0
    SLICE_X45Y114        LUT6 (Prop_lut6_I2_O)        0.124    13.533 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_48/O
                         net (fo=3, routed)           0.806    14.339    ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_48_n_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.463 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_33/O
                         net (fo=2, routed)           0.589    15.051    ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_33_n_0
    SLICE_X42Y110        LUT6 (Prop_lut6_I4_O)        0.124    15.175 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_43/O
                         net (fo=4, routed)           0.477    15.653    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_43_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I5_O)        0.124    15.777 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_17/O
                         net (fo=3, routed)           0.948    16.725    ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_17_n_0
    SLICE_X44Y109        LUT5 (Prop_lut5_I0_O)        0.152    16.877 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_9/O
                         net (fo=2, routed)           0.732    17.609    ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_9_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I4_O)        0.332    17.941 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_3/O
                         net (fo=1, routed)           0.735    18.676    ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_3_n_0
    SLICE_X46Y106        LUT5 (Prop_lut5_I3_O)        0.124    18.800 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_1/O
                         net (fo=1, routed)           0.000    18.800    ST_TEST_i/SDDR_ST_0/U0/p_1_in[3]
    SLICE_X46Y106        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    21.770    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    17.897 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    19.909    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.652    21.652    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X46Y106        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[3]/C
                         clock pessimism              0.156    21.808    
                         clock uncertainty           -0.130    21.678    
    SLICE_X46Y106        FDRE (Setup_fdre_C_D)        0.079    21.757    ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[3]
  -------------------------------------------------------------------
                         required time                         21.757    
                         arrival time                         -18.800    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        9.974ns  (logic 2.298ns (23.040%)  route 7.676ns (76.960%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 21.651 - 20.000 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 8.510 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     8.647    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.287     4.360 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.206     6.566    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.843     8.510    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDSE (Prop_fdse_C_Q)         0.419     8.929 f  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/Q
                         net (fo=19, routed)          1.210    10.139    ST_TEST_i/SDDR_ST_0/U0/p_0_in52_in
    SLICE_X51Y110        LUT2 (Prop_lut2_I1_O)        0.327    10.466 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69/O
                         net (fo=2, routed)           0.862    11.328    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.326    11.654 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50/O
                         net (fo=10, routed)          0.673    12.326    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23/O
                         net (fo=26, routed)          0.833    13.283    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I1_O)        0.124    13.407 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_37/O
                         net (fo=7, routed)           0.793    14.200    ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_37_n_0
    SLICE_X43Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.324 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_24/O
                         net (fo=9, routed)           0.479    14.803    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_24_n_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.927 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_12/O
                         net (fo=10, routed)          0.610    15.538    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I3_O)        0.150    15.688 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_5/O
                         net (fo=7, routed)           0.490    16.178    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_5_n_0
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.332    16.510 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_11/O
                         net (fo=1, routed)           0.800    17.310    ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I1_O)        0.124    17.434 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_4/O
                         net (fo=1, routed)           0.925    18.359    ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_4_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I4_O)        0.124    18.483 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_1/O
                         net (fo=1, routed)           0.000    18.483    ST_TEST_i/SDDR_ST_0/U0/p_1_in[2]
    SLICE_X48Y106        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    21.770    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    17.897 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    19.909    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    21.651    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y106        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[2]/C
                         clock pessimism              0.122    21.773    
                         clock uncertainty           -0.130    21.643    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)        0.029    21.672    ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[2]
  -------------------------------------------------------------------
                         required time                         21.672    
                         arrival time                         -18.483    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        9.523ns  (logic 1.940ns (20.371%)  route 7.583ns (79.629%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 21.651 - 20.000 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 8.510 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     8.647    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.287     4.360 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.206     6.566    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.843     8.510    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDSE (Prop_fdse_C_Q)         0.419     8.929 f  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/Q
                         net (fo=19, routed)          1.210    10.139    ST_TEST_i/SDDR_ST_0/U0/p_0_in52_in
    SLICE_X51Y110        LUT2 (Prop_lut2_I1_O)        0.327    10.466 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69/O
                         net (fo=2, routed)           0.862    11.328    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.326    11.654 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50/O
                         net (fo=10, routed)          0.673    12.326    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23/O
                         net (fo=26, routed)          0.833    13.283    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I1_O)        0.124    13.407 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_37/O
                         net (fo=7, routed)           0.793    14.200    ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_37_n_0
    SLICE_X43Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.324 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_24/O
                         net (fo=9, routed)           0.479    14.803    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_24_n_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.927 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_12/O
                         net (fo=10, routed)          0.659    15.587    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_12_n_0
    SLICE_X46Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.711 f  ST_TEST_i/SDDR_ST_0/U0/waiting_i_7/O
                         net (fo=5, routed)           0.783    16.494    ST_TEST_i/SDDR_ST_0/U0/waiting_i_7_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I3_O)        0.124    16.618 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_3/O
                         net (fo=12, routed)          0.752    17.369    ST_TEST_i/SDDR_ST_0/U0/waiting_i_3_n_0
    SLICE_X47Y108        LUT4 (Prop_lut4_I0_O)        0.124    17.493 r  ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_1/O
                         net (fo=38, routed)          0.540    18.033    ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_1_n_0
    SLICE_X44Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    21.770    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    17.897 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    19.909    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    21.651    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X44Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[18]/C
                         clock pessimism              0.156    21.807    
                         clock uncertainty           -0.130    21.677    
    SLICE_X44Y107        FDRE (Setup_fdre_C_R)       -0.429    21.248    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[18]
  -------------------------------------------------------------------
                         required time                         21.248    
                         arrival time                         -18.033    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        9.523ns  (logic 1.940ns (20.371%)  route 7.583ns (79.629%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 21.651 - 20.000 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 8.510 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     8.647    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.287     4.360 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.206     6.566    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.843     8.510    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDSE (Prop_fdse_C_Q)         0.419     8.929 f  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/Q
                         net (fo=19, routed)          1.210    10.139    ST_TEST_i/SDDR_ST_0/U0/p_0_in52_in
    SLICE_X51Y110        LUT2 (Prop_lut2_I1_O)        0.327    10.466 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69/O
                         net (fo=2, routed)           0.862    11.328    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_69_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.326    11.654 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50/O
                         net (fo=10, routed)          0.673    12.326    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_50_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23/O
                         net (fo=26, routed)          0.833    13.283    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_23_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I1_O)        0.124    13.407 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_37/O
                         net (fo=7, routed)           0.793    14.200    ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_37_n_0
    SLICE_X43Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.324 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_24/O
                         net (fo=9, routed)           0.479    14.803    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_24_n_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.927 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_12/O
                         net (fo=10, routed)          0.659    15.587    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_12_n_0
    SLICE_X46Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.711 f  ST_TEST_i/SDDR_ST_0/U0/waiting_i_7/O
                         net (fo=5, routed)           0.783    16.494    ST_TEST_i/SDDR_ST_0/U0/waiting_i_7_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I3_O)        0.124    16.618 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_3/O
                         net (fo=12, routed)          0.752    17.369    ST_TEST_i/SDDR_ST_0/U0/waiting_i_3_n_0
    SLICE_X47Y108        LUT4 (Prop_lut4_I0_O)        0.124    17.493 r  ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_1/O
                         net (fo=38, routed)          0.540    18.033    ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_1_n_0
    SLICE_X44Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    21.770    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    17.897 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    19.909    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    21.651    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X44Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[21]/C
                         clock pessimism              0.156    21.807    
                         clock uncertainty           -0.130    21.677    
    SLICE_X44Y107        FDRE (Setup_fdre_C_R)       -0.429    21.248    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[21]
  -------------------------------------------------------------------
                         required time                         21.248    
                         arrival time                         -18.033    
  -------------------------------------------------------------------
                         slack                                  3.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/D1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 7.576 - 6.667 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 7.304 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672     7.339    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.395     5.944 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.696     6.641    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.637     7.304    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X44Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     7.445 r  ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[2]/Q
                         net (fo=1, routed)           0.118     7.563    ST_TEST_i/SDDR_ST_0/U0/b_D1_reg_n_0_[2]
    SLICE_X43Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/D1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.909     7.576    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X43Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/D1_reg[2]/C
                         clock pessimism             -0.238     7.338    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.071     7.409    ST_TEST_i/SDDR_ST_0/U0/D1_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.409    
                         arrival time                           7.563    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 7.576 - 6.667 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 7.304 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672     7.339    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.395     5.944 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.696     6.641    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.637     7.304    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y107        FDRE (Prop_fdre_C_Q)         0.141     7.445 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=2, routed)           0.128     7.573    ST_TEST_i/SDDR_ST_0/U0/ctr_val[21]
    SLICE_X44Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.909     7.576    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X44Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[21]/C
                         clock pessimism             -0.238     7.338    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.071     7.409    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[21]
  -------------------------------------------------------------------
                         required time                         -7.409    
                         arrival time                           7.573    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.248%)  route 0.129ns (47.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 7.576 - 6.667 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 7.304 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672     7.339    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.395     5.944 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.696     6.641    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.637     7.304    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y107        FDRE (Prop_fdre_C_Q)         0.141     7.445 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=2, routed)           0.129     7.574    ST_TEST_i/SDDR_ST_0/U0/ctr_val[22]
    SLICE_X44Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.909     7.576    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X44Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[22]/C
                         clock pessimism             -0.238     7.338    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.046     7.384    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.384    
                         arrival time                           7.574    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 7.576 - 6.667 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 7.304 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672     7.339    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.395     5.944 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.696     6.641    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.637     7.304    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y108        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141     7.445 r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[5]/Q
                         net (fo=1, routed)           0.159     7.603    ST_TEST_i/SDDR_ST_0/U0/b_CTIME[5]
    SLICE_X43Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.909     7.576    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X43Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[5]/C
                         clock pessimism             -0.238     7.338    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.075     7.413    ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.413    
                         arrival time                           7.603    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.322%)  route 0.157ns (52.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 7.304 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672     7.339    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.395     5.944 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.696     6.641    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.637     7.304    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDSE (Prop_fdse_C_Q)         0.141     7.445 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]/Q
                         net (fo=17, routed)          0.157     7.602    ST_TEST_i/SDDR_ST_0/U0/p_0_in51_in
    SLICE_X45Y106        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y106        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[8]/C
                         clock pessimism             -0.238     7.339    
    SLICE_X45Y106        FDRE (Hold_fdre_C_D)         0.071     7.410    ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[8]
  -------------------------------------------------------------------
                         required time                         -7.410    
                         arrival time                           7.602    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/D1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 7.576 - 6.667 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 7.303 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672     7.339    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.395     5.944 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.696     6.641    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.636     7.303    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y110        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.141     7.444 r  ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[1]/Q
                         net (fo=1, routed)           0.143     7.587    ST_TEST_i/SDDR_ST_0/U0/b_D1_reg_n_0_[1]
    SLICE_X45Y108        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/D1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.909     7.576    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y108        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/D1_reg[1]/C
                         clock pessimism             -0.256     7.320    
    SLICE_X45Y108        FDRE (Hold_fdre_C_D)         0.072     7.392    ST_TEST_i/SDDR_ST_0/U0/D1_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.392    
                         arrival time                           7.587    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/lT1_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.616%)  route 0.149ns (51.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 7.304 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672     7.339    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.395     5.944 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.696     6.641    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.637     7.304    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDSE (Prop_fdse_C_Q)         0.141     7.445 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/Q
                         net (fo=25, routed)          0.149     7.594    ST_TEST_i/SDDR_ST_0/U0/p_0_in55_in
    SLICE_X49Y104        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/lT1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y104        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/lT1_reg[4]/C
                         clock pessimism             -0.257     7.320    
    SLICE_X49Y104        FDSE (Hold_fdse_C_D)         0.076     7.396    ST_TEST_i/SDDR_ST_0/U0/lT1_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.396    
                         arrival time                           7.594    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/lT1_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.195%)  route 0.140ns (49.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 7.576 - 6.667 ) 
    Source Clock Delay      (SCD):    0.638ns = ( 7.305 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672     7.339    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.395     5.944 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.696     6.641    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.638     7.305    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDSE (Prop_fdse_C_Q)         0.141     7.446 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]/Q
                         net (fo=19, routed)          0.140     7.586    ST_TEST_i/SDDR_ST_0/U0/p_0_in34_in
    SLICE_X46Y107        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/lT1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.909     7.576    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X46Y107        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/lT1_reg[25]/C
                         clock pessimism             -0.256     7.320    
    SLICE_X46Y107        FDSE (Hold_fdse_C_D)         0.064     7.384    ST_TEST_i/SDDR_ST_0/U0/lT1_reg[25]
  -------------------------------------------------------------------
                         required time                         -7.384    
                         arrival time                           7.586    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/lT1_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.638ns = ( 7.305 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672     7.339    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.395     5.944 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.696     6.641    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.638     7.305    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/lT1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDSE (Prop_fdse_C_Q)         0.141     7.446 r  ST_TEST_i/SDDR_ST_0/U0/lT1_reg[11]/Q
                         net (fo=1, routed)           0.153     7.599    ST_TEST_i/SDDR_ST_0/U0/lT1_reg_n_0_[11]
    SLICE_X45Y105        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y105        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[11]/C
                         clock pessimism             -0.256     7.321    
    SLICE_X45Y105        FDRE (Hold_fdre_C_D)         0.075     7.396    ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.396    
                         arrival time                           7.599    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/lT1_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.905%)  route 0.166ns (54.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 7.304 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672     7.339    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.395     5.944 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.696     6.641    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.637     7.304    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y104        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/lT1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDSE (Prop_fdse_C_Q)         0.141     7.445 r  ST_TEST_i/SDDR_ST_0/U0/lT1_reg[7]/Q
                         net (fo=1, routed)           0.166     7.611    ST_TEST_i/SDDR_ST_0/U0/lT1_reg_n_0_[7]
    SLICE_X46Y104        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X46Y104        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[7]/C
                         clock pessimism             -0.238     7.339    
    SLICE_X46Y104        FDRE (Hold_fdre_C_D)         0.063     7.402    ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[7]
  -------------------------------------------------------------------
                         required time                         -7.402    
                         arrival time                           7.611    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 6.667 13.333 }
Period(ns):         13.333
Sources:            { ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y17   ST_TEST_i/clk_wiz_0/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X44Y106    ST_TEST_i/SDDR_ST_0/U0/SD_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X47Y107    ST_TEST_i/SDDR_ST_0/U0/armed_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X44Y109    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X49Y108    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X44Y109    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X49Y108    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X44Y108    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X44Y108    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X44Y106    ST_TEST_i/SDDR_ST_0/U0/SD_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X46Y106    ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X46Y106    ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X48Y106    ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X46Y106    ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X48Y106    ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X46Y106    ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X43Y104    ST_TEST_i/SDDR_ST_0/U0/ctr_rst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X48Y105    ST_TEST_i/SDDR_ST_0/U0/iarmed_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X48Y105    ST_TEST_i/SDDR_ST_0/U0/iwaiting_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X44Y106    ST_TEST_i/SDDR_ST_0/U0/SD_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X46Y106    ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X46Y106    ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X46Y106    ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X46Y106    ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X43Y104    ST_TEST_i/SDDR_ST_0/U0/ctr_rst_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.667       6.167      SLICE_X46Y105    ST_TEST_i/SDDR_ST_0/U0/lT1_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.667       6.167      SLICE_X47Y105    ST_TEST_i/SDDR_ST_0/U0/lT1_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.667       6.167      SLICE_X46Y105    ST_TEST_i/SDDR_ST_0/U0/lT1_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.667       6.167      SLICE_X47Y105    ST_TEST_i/SDDR_ST_0/U0/lT1_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ST_TEST_clk_wiz_0_0
  To Clock:  clkfbout_ST_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21   ST_TEST_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ST_TEST_i/clk_wiz_1/inst/clk_in1
  To Clock:  ST_TEST_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ST_TEST_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ST_TEST_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ST_TEST_clk_wiz_1_0_1
  To Clock:  clk_out1_ST_TEST_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ST_TEST_clk_wiz_1_0_1
Waveform(ns):       { 0.000 1.613 }
Period(ns):         3.226
Sources:            { ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         3.226       0.001      IDELAYCTRL_X1Y2  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         3.226       1.071      BUFGCTRL_X0Y3    ST_TEST_i/clk_wiz_1/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.226       1.977      MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         3.226       2.038      IDELAYCTRL_X1Y2  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.226       210.134    MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ST_TEST_clk_wiz_1_0_1
  To Clock:  clkfbout_ST_TEST_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ST_TEST_clk_wiz_1_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    ST_TEST_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ST_TEST_i/clk_wiz_2/inst/clk_in1
  To Clock:  ST_TEST_i/clk_wiz_2/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ST_TEST_i/clk_wiz_2/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ST_TEST_i/clk_wiz_2/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ST_TEST_clk_wiz_2_0
  To Clock:  clk_out1_ST_TEST_clk_wiz_2_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ST_TEST_clk_wiz_2_0
Waveform(ns):       { 0.833 2.500 }
Period(ns):         3.333
Sources:            { ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y5    ST_TEST_i/clk_wiz_2/inst/clkout1_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.333       1.666      ILOGIC_X1Y148    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.333       1.666      ILOGIC_X1Y148    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.333       2.084      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ST_TEST_clk_wiz_2_0
  To Clock:  clk_out2_ST_TEST_clk_wiz_2_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.973ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ST_TEST_clk_wiz_2_0
Waveform(ns):       { 0.833 7.500 }
Period(ns):         13.333
Sources:            { ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYE2/C          n/a            2.360         13.333      10.973     IDELAY_X1Y148    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/C
Min Period  n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y0    ST_TEST_i/clk_wiz_2/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.667         13.333      11.666     ILOGIC_X1Y148    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_ST_TEST_clk_wiz_2_0
  To Clock:  clk_out3_ST_TEST_clk_wiz_2_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_ST_TEST_clk_wiz_2_0
Waveform(ns):       { 1.250 2.917 }
Period(ns):         3.333
Sources:            { ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y6    ST_TEST_i/clk_wiz_2/inst/clkout3_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.333       1.666      ILOGIC_X1Y145    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.333       1.666      ILOGIC_X1Y145    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         3.333       2.084      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_ST_TEST_clk_wiz_2_0
  To Clock:  clk_out4_ST_TEST_clk_wiz_2_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.973ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_ST_TEST_clk_wiz_2_0
Waveform(ns):       { 1.250 7.917 }
Period(ns):         13.333
Sources:            { ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYE2/C          n/a            2.360         13.333      10.973     IDELAY_X1Y145    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/C
Min Period  n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y1    ST_TEST_i/clk_wiz_2/inst/clkout4_buf/I
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.667         13.333      11.666     ILOGIC_X1Y145    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ST_TEST_clk_wiz_2_0
  To Clock:  clkfbout_ST_TEST_clk_wiz_2_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ST_TEST_clk_wiz_2_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    ST_TEST_i/clk_wiz_2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.286ns  (logic 1.094ns (15.015%)  route 6.192ns (84.985%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.890     3.184    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X29Y107        FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=91, routed)          3.288     6.891    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X38Y92         LUT4 (Prop_lut4_I1_O)        0.327     7.218 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5/O
                         net (fo=19, routed)          1.709     8.926    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5_n_0
    SLICE_X37Y107        LUT6 (Prop_lut6_I4_O)        0.348     9.274 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=2, routed)           1.196    10.470    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X33Y93         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.479    12.658    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y93         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X33Y93         FDRE (Setup_fdre_C_D)       -0.040    12.593    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 1.094ns (15.672%)  route 5.887ns (84.328%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.890     3.184    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X29Y107        FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=91, routed)          3.288     6.891    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X38Y92         LUT4 (Prop_lut4_I1_O)        0.327     7.218 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5/O
                         net (fo=19, routed)          1.536     8.754    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I4_O)        0.348     9.102 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[5]_i_1/O
                         net (fo=2, routed)           1.063    10.165    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]
    SLICE_X32Y96         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.479    12.658    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y96         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X32Y96         FDRE (Setup_fdre_C_D)       -0.028    12.605    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 1.574ns (21.014%)  route 5.916ns (78.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 13.040 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.737     3.031    ST_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=12, routed)          5.916    10.397    ST_TEST_i/DUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X113Y147       LUT6 (Prop_lut6_I0_O)        0.124    10.521 r  ST_TEST_i/DUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=1, routed)           0.000    10.521    ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_0
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.861    13.040    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism              0.129    13.169    
                         clock uncertainty           -0.154    13.015    
    SLICE_X113Y147       FDRE (Setup_fdre_C_D)        0.031    13.046    ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.842ns  (logic 1.094ns (15.990%)  route 5.748ns (84.010%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.890     3.184    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X29Y107        FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=91, routed)          3.288     6.891    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X38Y92         LUT4 (Prop_lut4_I1_O)        0.327     7.218 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5/O
                         net (fo=19, routed)          1.495     8.712    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I4_O)        0.348     9.060 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_1/O
                         net (fo=2, routed)           0.965    10.026    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]
    SLICE_X35Y90         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.478    12.657    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y90         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)       -0.058    12.574    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 1.068ns (15.765%)  route 5.706ns (84.235%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.890     3.184    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X29Y107        FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=91, routed)          3.296     6.899    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X38Y92         LUT4 (Prop_lut4_I1_O)        0.321     7.220 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_4/O
                         net (fo=15, routed)          1.466     8.686    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_4_n_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I4_O)        0.328     9.014 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_1/O
                         net (fo=2, routed)           0.944     9.958    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]
    SLICE_X34Y91         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.479    12.658    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y91         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)       -0.031    12.602    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 1.068ns (15.838%)  route 5.675ns (84.162%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.890     3.184    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X29Y107        FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=91, routed)          3.296     6.899    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X38Y92         LUT4 (Prop_lut4_I1_O)        0.321     7.220 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_4/O
                         net (fo=15, routed)          1.299     8.518    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_4_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I4_O)        0.328     8.846 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=2, routed)           1.081     9.927    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X36Y93         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.479    12.658    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y93         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)       -0.016    12.617    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 1.450ns (20.135%)  route 5.751ns (79.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.737     3.031    ST_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=12, routed)          5.751    10.232    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_wdata[0]
    SLICE_X113Y145       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.860    13.039    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y145       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                         clock pessimism              0.129    13.168    
                         clock uncertainty           -0.154    13.014    
    SLICE_X113Y145       FDRE (Setup_fdre_C_D)       -0.067    12.947    ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.947    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.286ns  (logic 1.574ns (21.603%)  route 5.712ns (78.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 13.040 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.737     3.031    ST_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=12, routed)          5.712    10.193    ST_TEST_i/DUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X113Y147       LUT6 (Prop_lut6_I0_O)        0.124    10.317 r  ST_TEST_i/DUTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[0]_i_1/O
                         net (fo=1, routed)           0.000    10.317    ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_0
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.861    13.040    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                         clock pessimism              0.129    13.169    
                         clock uncertainty           -0.154    13.015    
    SLICE_X113Y147       FDRE (Setup_fdre_C_D)        0.031    13.046    ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.130ns  (logic 1.450ns (20.337%)  route 5.680ns (79.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 13.040 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.737     3.031    ST_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=8, routed)           5.680    10.161    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_wdata[4]
    SLICE_X113Y148       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.861    13.040    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y148       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism              0.129    13.169    
                         clock uncertainty           -0.154    13.015    
    SLICE_X113Y148       FDRE (Setup_fdre_C_D)       -0.058    12.957    ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.895ns  (required time - arrival time)
  Source:                 ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 1.450ns (20.543%)  route 5.608ns (79.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 13.040 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.737     3.031    ST_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=12, routed)          5.608    10.089    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_wdata[0]
    SLICE_X112Y147       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.861    13.040    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y147       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                         clock pessimism              0.129    13.169    
                         clock uncertainty           -0.154    13.015    
    SLICE_X112Y147       FDRE (Setup_fdre_C_D)       -0.031    12.984    ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.984    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  2.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.139%)  route 0.171ns (54.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.656     0.992    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.171     1.304    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y98         SRL16E                                       r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.844     1.210    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DATA0/U0/ip2bus_data_i_D1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.443%)  route 0.144ns (43.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.641     0.977    ST_TEST_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y100        FDRE                                         r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/Q
                         net (fo=1, routed)           0.144     1.262    ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.307 r  ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.307    ST_TEST_i/DATA0/U0/ip2bus_data[2]
    SLICE_X34Y99         FDRE                                         r  ST_TEST_i/DATA0/U0/ip2bus_data_i_D1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.826     1.192    ST_TEST_i/DATA0/U0/s_axi_aclk
    SLICE_X34Y99         FDRE                                         r  ST_TEST_i/DATA0/U0/ip2bus_data_i_D1_reg[2]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    ST_TEST_i/DATA0/U0/ip2bus_data_i_D1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.185%)  route 0.301ns (61.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.577     0.913    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y98         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/Q
                         net (fo=2, routed)           0.301     1.355    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[19]
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.045     1.400 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[6]_i_1/O
                         net (fo=1, routed)           0.000     1.400    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot0[6]
    SLICE_X28Y102        FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.931     1.297    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y102        FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y102        FDRE (Hold_fdre_C_D)         0.091     1.353    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.gpio2_Data_In_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.402%)  route 0.190ns (50.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.639     0.975    ST_TEST_i/DEBUG/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y100        FDRE                                         r  ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.gpio2_Data_In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.gpio2_Data_In_reg[10]/Q
                         net (fo=1, routed)           0.190     1.306    ST_TEST_i/DEBUG/U0/gpio_core_1/gpio2_Data_In[10]
    SLICE_X42Y97         LUT5 (Prop_lut5_I0_O)        0.045     1.351 r  ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3[10]_i_1/O
                         net (fo=1, routed)           0.000     1.351    ST_TEST_i/DEBUG/U0/gpio_core_1/Read_Reg2_In[10]
    SLICE_X42Y97         FDRE                                         r  ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.825     1.191    ST_TEST_i/DEBUG/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y97         FDRE                                         r  ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.121     1.277    ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[6].reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DATA0/U0/ip2bus_data_i_D1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.483%)  route 0.198ns (51.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.641     0.977    ST_TEST_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y100        FDRE                                         r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[6].reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[6].reg1_reg[6]/Q
                         net (fo=1, routed)           0.198     1.316    ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[6].reg1_reg
    SLICE_X34Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.361 r  ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.361    ST_TEST_i/DATA0/U0/ip2bus_data[6]
    SLICE_X34Y98         FDRE                                         r  ST_TEST_i/DATA0/U0/ip2bus_data_i_D1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.826     1.192    ST_TEST_i/DATA0/U0/s_axi_aclk
    SLICE_X34Y98         FDRE                                         r  ST_TEST_i/DATA0/U0/ip2bus_data_i_D1_reg[6]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         FDRE (Hold_fdre_C_D)         0.121     1.278    ST_TEST_i/DATA0/U0/ip2bus_data_i_D1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.588%)  route 0.120ns (48.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.557     0.893    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y90         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.120     1.141    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X32Y90         SRLC32E                                      r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.824     1.190    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y90         SRLC32E                                      r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.055    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ST_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[17].reg1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.384%)  route 0.207ns (52.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.639     0.975    ST_TEST_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y100        FDRE                                         r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[17]/Q
                         net (fo=1, routed)           0.207     1.323    ST_TEST_i/DATA0/U0/gpio_core_1/gpio_Data_In[17]
    SLICE_X38Y97         LUT5 (Prop_lut5_I0_O)        0.045     1.368 r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[17].reg1[17]_i_1/O
                         net (fo=1, routed)           0.000     1.368    ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[17].reg1[17]_i_1_n_0
    SLICE_X38Y97         FDRE                                         r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[17].reg1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.825     1.191    ST_TEST_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y97         FDRE                                         r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[17].reg1_reg[17]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.121     1.277    ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[17].reg1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.gpio_Data_In_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.860%)  route 0.180ns (49.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.639     0.975    ST_TEST_i/DEBUG/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y100        FDRE                                         r  ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.gpio_Data_In_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.gpio_Data_In_reg[11]/Q
                         net (fo=1, routed)           0.180     1.296    ST_TEST_i/DEBUG/U0/gpio_core_1/gpio_Data_In[11]
    SLICE_X40Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.341 r  ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1[11]_i_1/O
                         net (fo=1, routed)           0.000     1.341    ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1[11]_i_1_n_0
    SLICE_X40Y98         FDRE                                         r  ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.825     1.191    ST_TEST_i/DEBUG/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y98         FDRE                                         r  ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[11]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.091     1.247    ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.326%)  route 0.157ns (52.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.575     0.911    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.157     1.209    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y89         SRLC32E                                      r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.842     1.208    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.787%)  route 0.160ns (53.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.572     0.908    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y85         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.160     1.209    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X30Y88         SRLC32E                                      r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.842     1.208    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y109   ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y108   ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y108   ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y108   ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y107   ST_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y103   ST_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y98    ST_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y99    ST_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y98    ST_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y96    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y96    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_ST_TEST_clk_wiz_0_0

Setup :           10  Failing Endpoints,  Worst Slack       -0.759ns,  Total Violation       -3.326ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.759ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@13.333ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.637ns  (logic 0.580ns (35.420%)  route 1.057ns (64.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 15.195 - 13.333 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 13.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058    13.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456    13.808 f  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.494    14.302    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/io_reset
    SLICE_X113Y149       LUT1 (Prop_lut1_I0_O)        0.124    14.426 r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master_i_2/O
                         net (fo=2, routed)           0.564    14.989    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master_i_2_n_0
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    15.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    11.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    13.242    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.333 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.862    15.195    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000    15.195    
                         clock uncertainty           -0.448    14.747    
    ILOGIC_X1Y149        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517    14.230    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         14.230    
                         arrival time                         -14.989    
  -------------------------------------------------------------------
                         slack                                 -0.759    

Slack (VIOLATED) :        -0.363ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@13.333ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.656ns  (logic 0.518ns (31.290%)  route 1.138ns (68.710%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 15.195 - 13.333 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 13.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058    13.352    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y148       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y148       FDRE (Prop_fdre_C_Q)         0.518    13.870 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           1.138    15.008    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/in_delay_tap_in[2]
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    15.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    11.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    13.242    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.333 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.862    15.195    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    15.195    
                         clock uncertainty           -0.448    14.747    
    IDELAY_X1Y149        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102    14.645    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -15.008    
  -------------------------------------------------------------------
                         slack                                 -0.363    

Slack (VIOLATED) :        -0.332ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@13.333ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.630ns  (logic 0.456ns (27.975%)  route 1.174ns (72.025%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 15.195 - 13.333 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 13.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058    13.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456    13.808 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.174    14.982    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/in_delay_reset
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    15.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    11.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    13.242    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.333 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.862    15.195    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    15.195    
                         clock uncertainty           -0.448    14.747    
    IDELAY_X1Y149        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    14.650    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -14.982    
  -------------------------------------------------------------------
                         slack                                 -0.332    

Slack (VIOLATED) :        -0.323ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CE
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@13.333ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.515ns  (logic 0.456ns (30.092%)  route 1.059ns (69.908%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 15.195 - 13.333 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 13.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058    13.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456    13.808 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          1.059    14.867    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/in_delay_data_ce[0]
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    15.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    11.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    13.242    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.333 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.862    15.195    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    15.195    
                         clock uncertainty           -0.448    14.747    
    IDELAY_X1Y149        IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.203    14.544    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.867    
  -------------------------------------------------------------------
                         slack                                 -0.323    

Slack (VIOLATED) :        -0.317ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@13.333ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.610ns  (logic 0.518ns (32.172%)  route 1.092ns (67.828%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 15.195 - 13.333 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 13.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058    13.352    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y148       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y148       FDRE (Prop_fdre_C_Q)         0.518    13.870 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           1.092    14.962    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/in_delay_tap_in[0]
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    15.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    11.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    13.242    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.333 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.862    15.195    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    15.195    
                         clock uncertainty           -0.448    14.747    
    IDELAY_X1Y149        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102    14.645    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -14.962    
  -------------------------------------------------------------------
                         slack                                 -0.317    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@13.333ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.590ns  (logic 0.518ns (32.569%)  route 1.072ns (67.431%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 15.195 - 13.333 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 13.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058    13.352    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y148       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y148       FDRE (Prop_fdre_C_Q)         0.518    13.870 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           1.072    14.942    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/in_delay_tap_in[1]
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    15.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    11.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    13.242    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.333 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.862    15.195    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    15.195    
                         clock uncertainty           -0.448    14.747    
    IDELAY_X1Y149        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    14.645    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -14.942    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.295ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@13.333ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.588ns  (logic 0.518ns (32.620%)  route 1.070ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 15.195 - 13.333 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 13.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058    13.352    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y148       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y148       FDRE (Prop_fdre_C_Q)         0.518    13.870 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           1.070    14.940    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/in_delay_tap_in[4]
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    15.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    11.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    13.242    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.333 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.862    15.195    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    15.195    
                         clock uncertainty           -0.448    14.747    
    IDELAY_X1Y149        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    14.645    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -14.940    
  -------------------------------------------------------------------
                         slack                                 -0.295    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/INC
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@13.333ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.499ns  (logic 0.456ns (30.411%)  route 1.043ns (69.589%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 15.195 - 13.333 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 13.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058    13.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456    13.808 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          1.043    14.851    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/in_delay_data_inc[0]
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/INC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    15.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    11.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    13.242    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.333 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.862    15.195    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    15.195    
                         clock uncertainty           -0.448    14.747    
    IDELAY_X1Y149        IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152    14.595    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -14.851    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.244ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@13.333ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.538ns  (logic 0.456ns (29.655%)  route 1.082ns (70.345%))
  Logic Levels:           0  
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 15.195 - 13.333 ) 
    Source Clock Delay      (SCD):    3.351ns = ( 13.351 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.057    13.351    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y146       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y146       FDRE (Prop_fdre_C_Q)         0.456    13.807 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           1.082    14.889    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/in_delay_tap_in[3]
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    15.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    11.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    13.242    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.333 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.862    15.195    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    15.195    
                         clock uncertainty           -0.448    14.747    
    IDELAY_X1Y149        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    14.645    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -14.889    
  -------------------------------------------------------------------
                         slack                                 -0.244    

Slack (VIOLATED) :        -0.139ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@13.333ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.515ns  (logic 0.456ns (30.092%)  route 1.059ns (69.908%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 15.195 - 13.333 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 13.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058    13.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456    13.808 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          1.059    14.867    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/bitslip[0]
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    15.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    11.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    13.242    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.333 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.862    15.195    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000    15.195    
                         clock uncertainty           -0.448    14.747    
    ILOGIC_X1Y149        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.019    14.728    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -14.867    
  -------------------------------------------------------------------
                         slack                                 -0.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.876%)  route 0.475ns (77.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719     1.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.475     1.671    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/bitslip[0]
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     0.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.997     0.997    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.448     1.445    
    ILOGIC_X1Y149        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.062     1.507    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.164ns (26.347%)  route 0.458ns (73.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719     1.055    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y148       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y148       FDRE (Prop_fdre_C_Q)         0.164     1.219 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.458     1.677    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/in_delay_tap_in[1]
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     0.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.997     0.997    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.448     1.445    
    IDELAY_X1Y149        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060     1.505    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.536%)  route 0.485ns (77.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.718     1.054    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y146       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y146       FDRE (Prop_fdre_C_Q)         0.141     1.195 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.485     1.680    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/in_delay_tap_in[3]
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     0.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.997     0.997    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.448     1.445    
    IDELAY_X1Y149        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060     1.505    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CE
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.876%)  route 0.475ns (77.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719     1.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.475     1.671    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/in_delay_data_ce[0]
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     0.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.997     0.997    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.448     1.445    
    IDELAY_X1Y149        IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     1.496    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/INC
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (22.984%)  route 0.472ns (77.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719     1.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.472     1.668    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/in_delay_data_inc[0]
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/INC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     0.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.997     0.997    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.448     1.445    
    IDELAY_X1Y149        IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     1.487    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.164ns (25.428%)  route 0.481ns (74.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719     1.055    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y148       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y148       FDRE (Prop_fdre_C_Q)         0.164     1.219 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.481     1.700    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/in_delay_tap_in[4]
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     0.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.997     0.997    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.448     1.445    
    IDELAY_X1Y149        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     1.505    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.164ns (25.383%)  route 0.482ns (74.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719     1.055    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y148       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y148       FDRE (Prop_fdre_C_Q)         0.164     1.219 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.482     1.701    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/in_delay_tap_in[0]
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     0.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.997     0.997    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.448     1.445    
    IDELAY_X1Y149        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.060     1.505    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.164ns (25.057%)  route 0.491ns (74.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719     1.055    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y148       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y148       FDRE (Prop_fdre_C_Q)         0.164     1.219 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.491     1.710    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/in_delay_tap_in[2]
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     0.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.997     0.997    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.448     1.445    
    IDELAY_X1Y149        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060     1.505    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.044%)  route 0.529ns (78.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719     1.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.529     1.725    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/in_delay_reset
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     0.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.997     0.997    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    IDELAY_X1Y149        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.448     1.445    
    IDELAY_X1Y149        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.480    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.204%)  route 0.473ns (71.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719     1.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141     1.196 f  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.223     1.419    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/io_reset
    SLICE_X113Y149       LUT1 (Prop_lut1_I0_O)        0.045     1.464 r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master_i_2/O
                         net (fo=2, routed)           0.251     1.714    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master_i_2_n_0
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     0.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.997     0.997    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.448     1.445    
    ILOGIC_X1Y149        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.339    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.375    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out4_ST_TEST_clk_wiz_0_0

Setup :           10  Failing Endpoints,  Worst Slack       -3.419ns,  Total Violation      -26.991ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.419ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.417ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.580ns (42.008%)  route 0.801ns (57.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 2.279 - 0.417 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456     3.808 f  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.209     4.017    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/io_reset
    SLICE_X112Y147       LUT1 (Prop_lut1_I0_O)        0.124     4.141 r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master_i_2/O
                         net (fo=2, routed)           0.592     4.733    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master_i_2_n_0
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.417     0.417 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.417 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     2.187    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    -1.687 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     0.326    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.417 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           1.862     2.279    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000     2.279    
                         clock uncertainty           -0.448     1.830    
    ILOGIC_X1Y147        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     1.313    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          1.313    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                 -3.419    

Slack (VIOLATED) :        -2.871ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/INC
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.417ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.456ns (38.089%)  route 0.741ns (61.911%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 2.279 - 0.417 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.741     4.549    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/in_delay_data_inc[0]
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/INC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.417     0.417 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.417 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     2.187    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    -1.687 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     0.326    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.417 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           1.862     2.279    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     2.279    
                         clock uncertainty           -0.448     1.830    
    IDELAY_X1Y147        IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152     1.678    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          1.678    
                         arrival time                          -4.549    
  -------------------------------------------------------------------
                         slack                                 -2.871    

Slack (VIOLATED) :        -2.773ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CE
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.417ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.504%)  route 0.592ns (56.496%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 2.279 - 0.417 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.592     4.400    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/in_delay_data_ce[0]
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.417     0.417 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.417 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     2.187    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    -1.687 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     0.326    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.417 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           1.862     2.279    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     2.279    
                         clock uncertainty           -0.448     1.830    
    IDELAY_X1Y147        IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.203     1.627    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          1.627    
                         arrival time                          -4.400    
  -------------------------------------------------------------------
                         slack                                 -2.773    

Slack (VIOLATED) :        -2.647ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.417ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.456ns (44.338%)  route 0.572ns (55.662%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 2.279 - 0.417 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.572     4.380    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/in_delay_reset
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.417     0.417 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.417 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     2.187    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    -1.687 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     0.326    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.417 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           1.862     2.279    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     2.279    
                         clock uncertainty           -0.448     1.830    
    IDELAY_X1Y147        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097     1.733    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          1.733    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                 -2.647    

Slack (VIOLATED) :        -2.600ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.417ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.666%)  route 0.521ns (53.334%))
  Logic Levels:           0  
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 2.279 - 0.417 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.057     3.351    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y146       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y146       FDRE (Prop_fdre_C_Q)         0.456     3.807 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.521     4.328    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/in_delay_tap_in[4]
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.417     0.417 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.417 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     2.187    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    -1.687 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     0.326    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.417 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           1.862     2.279    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     2.279    
                         clock uncertainty           -0.448     1.830    
    IDELAY_X1Y147        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102     1.728    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          1.728    
                         arrival time                          -4.328    
  -------------------------------------------------------------------
                         slack                                 -2.600    

Slack (VIOLATED) :        -2.589ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.417ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.504%)  route 0.592ns (56.496%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 2.279 - 0.417 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.592     4.400    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/bitslip[0]
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.417     0.417 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.417 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     2.187    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    -1.687 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     0.326    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.417 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           1.862     2.279    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000     2.279    
                         clock uncertainty           -0.448     1.830    
    ILOGIC_X1Y147        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.019     1.811    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          1.811    
                         arrival time                          -4.400    
  -------------------------------------------------------------------
                         slack                                 -2.589    

Slack (VIOLATED) :        -2.526ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.417ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.518ns (57.428%)  route 0.384ns (42.572%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 2.279 - 0.417 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y147       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y147       FDRE (Prop_fdre_C_Q)         0.518     3.870 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.384     4.254    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/in_delay_tap_in[0]
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.417     0.417 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.417 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     2.187    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    -1.687 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     0.326    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.417 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           1.862     2.279    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     2.279    
                         clock uncertainty           -0.448     1.830    
    IDELAY_X1Y147        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102     1.728    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          1.728    
                         arrival time                          -4.254    
  -------------------------------------------------------------------
                         slack                                 -2.526    

Slack (VIOLATED) :        -2.526ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.417ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.518ns (57.428%)  route 0.384ns (42.572%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 2.279 - 0.417 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y147       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y147       FDRE (Prop_fdre_C_Q)         0.518     3.870 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.384     4.254    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/in_delay_tap_in[2]
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.417     0.417 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.417 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     2.187    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    -1.687 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     0.326    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.417 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           1.862     2.279    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     2.279    
                         clock uncertainty           -0.448     1.830    
    IDELAY_X1Y147        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102     1.728    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          1.728    
                         arrival time                          -4.254    
  -------------------------------------------------------------------
                         slack                                 -2.526    

Slack (VIOLATED) :        -2.522ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.417ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.518ns (57.688%)  route 0.380ns (42.312%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 2.279 - 0.417 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y147       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y147       FDRE (Prop_fdre_C_Q)         0.518     3.870 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.380     4.250    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/in_delay_tap_in[1]
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.417     0.417 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.417 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     2.187    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    -1.687 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     0.326    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.417 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           1.862     2.279    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     2.279    
                         clock uncertainty           -0.448     1.830    
    IDELAY_X1Y147        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102     1.728    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          1.728    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                 -2.522    

Slack (VIOLATED) :        -2.519ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.417ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.518ns (57.847%)  route 0.377ns (42.153%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 2.279 - 0.417 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y147       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y147       FDRE (Prop_fdre_C_Q)         0.518     3.870 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.377     4.247    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/in_delay_tap_in[3]
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.417     0.417 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.417 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     2.187    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    -1.687 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     0.326    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.417 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           1.862     2.279    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     2.279    
                         clock uncertainty           -0.448     1.830    
    IDELAY_X1Y147        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102     1.728    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          1.728    
                         arrival time                          -4.247    
  -------------------------------------------------------------------
                         slack                                 -2.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.824ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.917ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@27.083ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.879%)  route 0.193ns (54.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 28.080 - 27.083 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y147       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y147       FDRE (Prop_fdre_C_Q)         0.164    31.219 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.193    31.412    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/in_delay_tap_in[3]
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     27.083    27.083 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.083 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    28.028    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726    26.302 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    27.054    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    27.083 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.997    28.080    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.080    
                         clock uncertainty            0.448    28.529    
    IDELAY_X1Y147        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060    28.589    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -28.589    
                         arrival time                          31.412    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.825ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.917ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@27.083ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.683%)  route 0.195ns (54.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 28.080 - 27.083 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y147       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y147       FDRE (Prop_fdre_C_Q)         0.164    31.219 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.195    31.414    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/in_delay_tap_in[0]
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     27.083    27.083 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.083 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    28.028    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726    26.302 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    27.054    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    27.083 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.997    28.080    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.080    
                         clock uncertainty            0.448    28.529    
    IDELAY_X1Y147        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.060    28.589    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -28.589    
                         arrival time                          31.414    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.825ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.917ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@27.083ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.683%)  route 0.195ns (54.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 28.080 - 27.083 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y147       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y147       FDRE (Prop_fdre_C_Q)         0.164    31.219 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.195    31.414    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/in_delay_tap_in[2]
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     27.083    27.083 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.083 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    28.028    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726    26.302 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    27.054    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    27.083 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.997    28.080    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.080    
                         clock uncertainty            0.448    28.529    
    IDELAY_X1Y147        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060    28.589    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -28.589    
                         arrival time                          31.414    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.826ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.917ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@27.083ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.563%)  route 0.196ns (54.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 28.080 - 27.083 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y147       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y147       FDRE (Prop_fdre_C_Q)         0.164    31.219 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.196    31.415    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/in_delay_tap_in[1]
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     27.083    27.083 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.083 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    28.028    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726    26.302 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    27.054    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    27.083 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.997    28.080    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.080    
                         clock uncertainty            0.448    28.529    
    IDELAY_X1Y147        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060    28.589    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -28.589    
                         arrival time                          31.415    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.858ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.917ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@27.083ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.864%)  route 0.252ns (64.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 28.080 - 27.083 ) 
    Source Clock Delay      (SCD):    1.054ns = ( 31.054 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.718    31.054    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y146       FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y146       FDRE (Prop_fdre_C_Q)         0.141    31.195 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.252    31.447    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/in_delay_tap_in[4]
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     27.083    27.083 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.083 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    28.028    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726    26.302 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    27.054    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    27.083 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.997    28.080    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.080    
                         clock uncertainty            0.448    28.529    
    IDELAY_X1Y147        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060    28.589    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -28.589    
                         arrival time                          31.447    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.919ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.917ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@27.083ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.976%)  route 0.314ns (69.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 28.080 - 27.083 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141    31.196 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.314    31.510    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/bitslip[0]
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     27.083    27.083 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.083 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    28.028    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726    26.302 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    27.054    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    27.083 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.997    28.080    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000    28.080    
                         clock uncertainty            0.448    28.529    
    ILOGIC_X1Y147        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.062    28.591    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                        -28.591    
                         arrival time                          31.510    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.930ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CE
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.917ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@27.083ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.976%)  route 0.314ns (69.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 28.080 - 27.083 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141    31.196 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.314    31.510    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/in_delay_data_ce[0]
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     27.083    27.083 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.083 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    28.028    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726    26.302 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    27.054    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    27.083 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.997    28.080    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.080    
                         clock uncertainty            0.448    28.529    
    IDELAY_X1Y147        IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051    28.580    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -28.580    
                         arrival time                          31.510    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.933ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.917ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@27.083ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.939%)  route 0.300ns (68.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 28.080 - 27.083 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141    31.196 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.300    31.496    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/in_delay_reset
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     27.083    27.083 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.083 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    28.028    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726    26.302 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    27.054    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    27.083 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.997    28.080    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.080    
                         clock uncertainty            0.448    28.529    
    IDELAY_X1Y147        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035    28.564    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -28.564    
                         arrival time                          31.496    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             3.000ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/INC
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.917ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@27.083ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.314%)  route 0.375ns (72.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 28.080 - 27.083 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141    31.196 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.375    31.571    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/in_delay_data_inc[0]
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/INC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     27.083    27.083 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.083 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    28.028    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726    26.302 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    27.054    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    27.083 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.997    28.080    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    IDELAY_X1Y147        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.080    
                         clock uncertainty            0.448    28.529    
    IDELAY_X1Y147        IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042    28.571    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -28.571    
                         arrival time                          31.571    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.179ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.917ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@27.083ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.024%)  route 0.361ns (65.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 28.080 - 27.083 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141    31.196 f  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.102    31.298    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/io_reset
    SLICE_X112Y147       LUT1 (Prop_lut1_I0_O)        0.045    31.343 r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master_i_2/O
                         net (fo=2, routed)           0.259    31.602    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master_i_2_n_0
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     27.083    27.083 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.083 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    28.028    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726    26.302 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    27.054    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    27.083 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.997    28.080    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000    28.080    
                         clock uncertainty            0.448    28.529    
    ILOGIC_X1Y147        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106    28.423    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                        -28.423    
                         arrival time                          31.602    
  -------------------------------------------------------------------
                         slack                                  3.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out5_ST_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 0.653ns (13.824%)  route 4.071ns (86.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 8.319 - 6.667 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     1.980    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           2.059     2.059    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     2.712 r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           4.071     6.783    ST_TEST_i/SDDR_ST_0/U0/T1[12]
    SLICE_X47Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.652     8.319    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C
                         clock pessimism             -0.204     8.115    
                         clock uncertainty           -0.250     7.865    
    SLICE_X47Y105        FDSE (Setup_fdse_C_D)       -0.040     7.825    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.825    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.653ns (14.452%)  route 3.865ns (85.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     1.980    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           2.059     2.059    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.712 r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           3.865     6.577    ST_TEST_i/SDDR_ST_0/U0/T1[0]
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/C
                         clock pessimism             -0.204     8.114    
                         clock uncertainty           -0.250     7.864    
    SLICE_X48Y105        FDSE (Setup_fdse_C_D)       -0.092     7.772    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.772    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.653ns (14.409%)  route 3.879ns (85.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     1.980    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           2.059     2.059    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     2.712 r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           3.879     6.591    ST_TEST_i/SDDR_ST_0/U0/T1[16]
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]/C
                         clock pessimism             -0.204     8.114    
                         clock uncertainty           -0.250     7.864    
    SLICE_X48Y105        FDSE (Setup_fdse_C_D)       -0.062     7.802    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.802    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.653ns (14.747%)  route 3.775ns (85.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     1.980    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           2.059     2.059    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     2.712 r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           3.775     6.487    ST_TEST_i/SDDR_ST_0/U0/T1[28]
    SLICE_X48Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[28]/C
                         clock pessimism             -0.204     8.114    
                         clock uncertainty           -0.250     7.864    
    SLICE_X48Y103        FDSE (Setup_fdse_C_D)       -0.043     7.821    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[28]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.653ns (14.919%)  route 3.724ns (85.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     1.980    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           2.059     2.059    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     2.712 r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           3.724     6.436    ST_TEST_i/SDDR_ST_0/U0/T1[24]
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[24]/C
                         clock pessimism             -0.204     8.114    
                         clock uncertainty           -0.250     7.864    
    SLICE_X49Y106        FDSE (Setup_fdse_C_D)       -0.062     7.802    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[24]
  -------------------------------------------------------------------
                         required time                          7.802    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.653ns (15.268%)  route 3.624ns (84.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     1.980    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           2.059     2.059    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     2.712 r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           3.624     6.336    ST_TEST_i/SDDR_ST_0/U0/T1[20]
    SLICE_X49Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[20]/C
                         clock pessimism             -0.204     8.114    
                         clock uncertainty           -0.250     7.864    
    SLICE_X49Y105        FDSE (Setup_fdse_C_D)       -0.062     7.802    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[20]
  -------------------------------------------------------------------
                         required time                          7.802    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.653ns (15.418%)  route 3.582ns (84.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     1.980    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           2.059     2.059    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     2.712 r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           3.582     6.294    ST_TEST_i/SDDR_ST_0/U0/T1[4]
    SLICE_X48Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/C
                         clock pessimism             -0.204     8.114    
                         clock uncertainty           -0.250     7.864    
    SLICE_X48Y103        FDSE (Setup_fdse_C_D)       -0.093     7.771    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.771    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.653ns (17.293%)  route 3.123ns (82.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     1.980    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           2.059     2.059    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     2.712 r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           3.123     5.835    ST_TEST_i/SDDR_ST_0/U0/T1[8]
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]/C
                         clock pessimism             -0.204     8.114    
                         clock uncertainty           -0.250     7.864    
    SLICE_X49Y106        FDSE (Setup_fdse_C_D)       -0.093     7.771    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.771    
                         arrival time                          -5.835    
  -------------------------------------------------------------------
                         slack                                  1.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.687ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.667ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        1.565ns  (logic 0.177ns (11.309%)  route 1.388ns (88.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.721ns = ( 14.054 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672    14.005    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    12.611 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    13.307    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    13.333 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.721    14.054    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177    14.231 r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           1.388    15.620    ST_TEST_i/SDDR_ST_0/U0/T1[8]
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]/C
                         clock pessimism              0.059     7.635    
                         clock uncertainty            0.250     7.885    
    SLICE_X49Y106        FDSE (Hold_fdse_C_D)         0.047     7.932    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]
  -------------------------------------------------------------------
                         required time                         -7.932    
                         arrival time                          15.620    
  -------------------------------------------------------------------
                         slack                                  7.687    

Slack (MET) :             7.892ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.667ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        1.794ns  (logic 0.177ns (9.866%)  route 1.617ns (90.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.721ns = ( 14.054 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672    14.005    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    12.611 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    13.307    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    13.333 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.721    14.054    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.177    14.231 r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           1.617    15.848    ST_TEST_i/SDDR_ST_0/U0/T1[20]
    SLICE_X49Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[20]/C
                         clock pessimism              0.059     7.635    
                         clock uncertainty            0.250     7.885    
    SLICE_X49Y105        FDSE (Hold_fdse_C_D)         0.071     7.956    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[20]
  -------------------------------------------------------------------
                         required time                         -7.956    
                         arrival time                          15.848    
  -------------------------------------------------------------------
                         slack                                  7.892    

Slack (MET) :             7.917ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.667ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        1.795ns  (logic 0.177ns (9.860%)  route 1.618ns (90.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.721ns = ( 14.054 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672    14.005    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    12.611 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    13.307    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    13.333 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.721    14.054    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177    14.231 r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           1.618    15.850    ST_TEST_i/SDDR_ST_0/U0/T1[4]
    SLICE_X48Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/C
                         clock pessimism              0.059     7.635    
                         clock uncertainty            0.250     7.885    
    SLICE_X48Y103        FDSE (Hold_fdse_C_D)         0.047     7.932    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.932    
                         arrival time                          15.850    
  -------------------------------------------------------------------
                         slack                                  7.917    

Slack (MET) :             7.954ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.667ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        1.861ns  (logic 0.177ns (9.512%)  route 1.684ns (90.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.721ns = ( 14.054 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672    14.005    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    12.611 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    13.307    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    13.333 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.721    14.054    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.177    14.231 r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           1.684    15.915    ST_TEST_i/SDDR_ST_0/U0/T1[28]
    SLICE_X48Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[28]/C
                         clock pessimism              0.059     7.635    
                         clock uncertainty            0.250     7.885    
    SLICE_X48Y103        FDSE (Hold_fdse_C_D)         0.076     7.961    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[28]
  -------------------------------------------------------------------
                         required time                         -7.961    
                         arrival time                          15.915    
  -------------------------------------------------------------------
                         slack                                  7.954    

Slack (MET) :             7.995ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.667ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        1.897ns  (logic 0.177ns (9.331%)  route 1.720ns (90.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.721ns = ( 14.054 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672    14.005    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    12.611 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    13.307    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    13.333 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.721    14.054    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    14.231 r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           1.720    15.951    ST_TEST_i/SDDR_ST_0/U0/T1[24]
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[24]/C
                         clock pessimism              0.059     7.635    
                         clock uncertainty            0.250     7.885    
    SLICE_X49Y106        FDSE (Hold_fdse_C_D)         0.071     7.956    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[24]
  -------------------------------------------------------------------
                         required time                         -7.956    
                         arrival time                          15.951    
  -------------------------------------------------------------------
                         slack                                  7.995    

Slack (MET) :             8.052ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.667ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        1.954ns  (logic 0.177ns (9.059%)  route 1.777ns (90.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.721ns = ( 14.054 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672    14.005    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    12.611 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    13.307    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    13.333 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.721    14.054    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177    14.231 r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.777    16.008    ST_TEST_i/SDDR_ST_0/U0/T1[16]
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]/C
                         clock pessimism              0.059     7.635    
                         clock uncertainty            0.250     7.885    
    SLICE_X48Y105        FDSE (Hold_fdse_C_D)         0.071     7.956    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]
  -------------------------------------------------------------------
                         required time                         -7.956    
                         arrival time                          16.008    
  -------------------------------------------------------------------
                         slack                                  8.052    

Slack (MET) :             8.100ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.667ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        1.977ns  (logic 0.177ns (8.951%)  route 1.800ns (91.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.721ns = ( 14.054 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672    14.005    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    12.611 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    13.307    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    13.333 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.721    14.054    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    14.231 r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.800    16.032    ST_TEST_i/SDDR_ST_0/U0/T1[0]
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/C
                         clock pessimism              0.059     7.635    
                         clock uncertainty            0.250     7.885    
    SLICE_X48Y105        FDSE (Hold_fdse_C_D)         0.047     7.932    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.932    
                         arrival time                          16.032    
  -------------------------------------------------------------------
                         slack                                  8.100    

Slack (MET) :             8.132ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.667ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        2.041ns  (logic 0.177ns (8.674%)  route 1.864ns (91.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.721ns = ( 14.054 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672    14.005    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    12.611 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    13.307    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    13.333 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.721    14.054    ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/clk_div_in
    ILOGIC_X1Y149        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.177    14.231 r  ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           1.864    16.095    ST_TEST_i/SDDR_ST_0/U0/T1[12]
    SLICE_X47Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C
                         clock pessimism              0.059     7.635    
                         clock uncertainty            0.250     7.885    
    SLICE_X47Y105        FDSE (Hold_fdse_C_D)         0.078     7.963    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.963    
                         arrival time                          16.095    
  -------------------------------------------------------------------
                         slack                                  8.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out5_ST_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.417ns)
  Data Path Delay:        4.691ns  (logic 0.653ns (13.919%)  route 4.038ns (86.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.059ns = ( 2.476 - 0.417 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.417     0.417 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.417 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     2.397    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287    -1.890 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     0.316    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     0.417 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           2.059     2.476    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.129 r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           4.038     7.167    ST_TEST_i/SDDR_ST_0/U0/T1[17]
    SLICE_X49Y104        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y104        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]/C
                         clock pessimism             -0.204     8.114    
                         clock uncertainty           -0.250     7.864    
    SLICE_X49Y104        FDSE (Setup_fdse_C_D)       -0.062     7.802    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]
  -------------------------------------------------------------------
                         required time                          7.802    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.417ns)
  Data Path Delay:        4.629ns  (logic 0.653ns (14.106%)  route 3.976ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 8.319 - 6.667 ) 
    Source Clock Delay      (SCD):    2.059ns = ( 2.476 - 0.417 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.417     0.417 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.417 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     2.397    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287    -1.890 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     0.316    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     0.417 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           2.059     2.476    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     3.129 r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           3.976     7.105    ST_TEST_i/SDDR_ST_0/U0/T1[5]
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.652     8.319    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/C
                         clock pessimism             -0.204     8.115    
                         clock uncertainty           -0.250     7.865    
    SLICE_X48Y102        FDSE (Setup_fdse_C_D)       -0.062     7.803    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.803    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.417ns)
  Data Path Delay:        4.524ns  (logic 0.653ns (14.434%)  route 3.871ns (85.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 8.319 - 6.667 ) 
    Source Clock Delay      (SCD):    2.059ns = ( 2.476 - 0.417 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.417     0.417 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.417 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     2.397    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287    -1.890 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     0.316    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     0.417 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           2.059     2.476    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     3.129 r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           3.871     7.000    ST_TEST_i/SDDR_ST_0/U0/T1[25]
    SLICE_X47Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.652     8.319    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]/C
                         clock pessimism             -0.204     8.115    
                         clock uncertainty           -0.250     7.865    
    SLICE_X47Y105        FDSE (Setup_fdse_C_D)       -0.092     7.773    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]
  -------------------------------------------------------------------
                         required time                          7.773    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.417ns)
  Data Path Delay:        4.401ns  (logic 0.653ns (14.837%)  route 3.748ns (85.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.059ns = ( 2.476 - 0.417 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.417     0.417 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.417 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     2.397    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287    -1.890 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     0.316    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     0.417 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           2.059     2.476    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.129 r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           3.748     6.877    ST_TEST_i/SDDR_ST_0/U0/T1[1]
    SLICE_X49Y104        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y104        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/C
                         clock pessimism             -0.204     8.114    
                         clock uncertainty           -0.250     7.864    
    SLICE_X49Y104        FDSE (Setup_fdse_C_D)       -0.095     7.769    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.769    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.417ns)
  Data Path Delay:        4.387ns  (logic 0.653ns (14.885%)  route 3.734ns (85.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.059ns = ( 2.476 - 0.417 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.417     0.417 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.417 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     2.397    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287    -1.890 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     0.316    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     0.417 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           2.059     2.476    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.129 r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           3.734     6.863    ST_TEST_i/SDDR_ST_0/U0/T1[13]
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/C
                         clock pessimism             -0.204     8.114    
                         clock uncertainty           -0.250     7.864    
    SLICE_X48Y105        FDSE (Setup_fdse_C_D)       -0.047     7.817    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.417ns)
  Data Path Delay:        4.219ns  (logic 0.653ns (15.478%)  route 3.566ns (84.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.059ns = ( 2.476 - 0.417 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.417     0.417 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.417 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     2.397    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287    -1.890 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     0.316    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     0.417 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           2.059     2.476    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.129 r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           3.566     6.695    ST_TEST_i/SDDR_ST_0/U0/T1[21]
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]/C
                         clock pessimism             -0.204     8.114    
                         clock uncertainty           -0.250     7.864    
    SLICE_X49Y106        FDSE (Setup_fdse_C_D)       -0.043     7.821    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.417ns)
  Data Path Delay:        3.847ns  (logic 0.653ns (16.975%)  route 3.194ns (83.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.059ns = ( 2.476 - 0.417 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.417     0.417 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.417 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     2.397    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287    -1.890 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     0.316    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     0.417 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           2.059     2.476    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     3.129 r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           3.194     6.323    ST_TEST_i/SDDR_ST_0/U0/T1[29]
    SLICE_X48Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]/C
                         clock pessimism             -0.204     8.114    
                         clock uncertainty           -0.250     7.864    
    SLICE_X48Y103        FDSE (Setup_fdse_C_D)       -0.040     7.824    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]
  -------------------------------------------------------------------
                         required time                          7.824    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.417ns)
  Data Path Delay:        3.667ns  (logic 0.653ns (17.807%)  route 3.014ns (82.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.059ns = ( 2.476 - 0.417 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.417     0.417 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.417 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.980     2.397    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287    -1.890 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     0.316    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     0.417 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           2.059     2.476    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.129 r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           3.014     6.143    ST_TEST_i/SDDR_ST_0/U0/T1[9]
    SLICE_X49Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/C
                         clock pessimism             -0.204     8.114    
                         clock uncertainty           -0.250     7.864    
    SLICE_X49Y105        FDSE (Setup_fdse_C_D)       -0.058     7.806    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.806    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  1.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.031ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.083ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@13.750ns)
  Data Path Delay:        1.517ns  (logic 0.177ns (11.666%)  route 1.340ns (88.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.721ns = ( 14.471 - 13.750 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.750    13.750 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.750 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672    14.422    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395    13.027 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    13.724    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    13.750 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.721    14.471    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177    14.648 r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           1.340    15.988    ST_TEST_i/SDDR_ST_0/U0/T1[9]
    SLICE_X49Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/C
                         clock pessimism              0.059     7.635    
                         clock uncertainty            0.250     7.885    
    SLICE_X49Y105        FDSE (Hold_fdse_C_D)         0.072     7.957    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]
  -------------------------------------------------------------------
                         required time                         -7.957    
                         arrival time                          15.988    
  -------------------------------------------------------------------
                         slack                                  8.031    

Slack (MET) :             8.087ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.083ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@13.750ns)
  Data Path Delay:        1.579ns  (logic 0.177ns (11.210%)  route 1.402ns (88.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.721ns = ( 14.471 - 13.750 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.750    13.750 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.750 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672    14.422    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395    13.027 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    13.724    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    13.750 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.721    14.471    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.177    14.648 r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           1.402    16.050    ST_TEST_i/SDDR_ST_0/U0/T1[29]
    SLICE_X48Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]/C
                         clock pessimism              0.059     7.635    
                         clock uncertainty            0.250     7.885    
    SLICE_X48Y103        FDSE (Hold_fdse_C_D)         0.078     7.963    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]
  -------------------------------------------------------------------
                         required time                         -7.963    
                         arrival time                          16.050    
  -------------------------------------------------------------------
                         slack                                  8.087    

Slack (MET) :             8.262ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.083ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@13.750ns)
  Data Path Delay:        1.752ns  (logic 0.177ns (10.103%)  route 1.575ns (89.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.721ns = ( 14.471 - 13.750 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.750    13.750 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.750 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672    14.422    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395    13.027 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    13.724    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    13.750 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.721    14.471    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.177    14.648 r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           1.575    16.223    ST_TEST_i/SDDR_ST_0/U0/T1[21]
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]/C
                         clock pessimism              0.059     7.635    
                         clock uncertainty            0.250     7.885    
    SLICE_X49Y106        FDSE (Hold_fdse_C_D)         0.076     7.961    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]
  -------------------------------------------------------------------
                         required time                         -7.961    
                         arrival time                          16.223    
  -------------------------------------------------------------------
                         slack                                  8.262    

Slack (MET) :             8.404ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.083ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@13.750ns)
  Data Path Delay:        1.893ns  (logic 0.177ns (9.350%)  route 1.716ns (90.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.721ns = ( 14.471 - 13.750 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.750    13.750 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.750 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672    14.422    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395    13.027 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    13.724    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    13.750 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.721    14.471    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.177    14.648 r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           1.716    16.364    ST_TEST_i/SDDR_ST_0/U0/T1[13]
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/C
                         clock pessimism              0.059     7.635    
                         clock uncertainty            0.250     7.885    
    SLICE_X48Y105        FDSE (Hold_fdse_C_D)         0.075     7.960    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.960    
                         arrival time                          16.364    
  -------------------------------------------------------------------
                         slack                                  8.404    

Slack (MET) :             8.446ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.083ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@13.750ns)
  Data Path Delay:        1.906ns  (logic 0.177ns (9.286%)  route 1.729ns (90.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.721ns = ( 14.471 - 13.750 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.750    13.750 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.750 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672    14.422    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395    13.027 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    13.724    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    13.750 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.721    14.471    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    14.648 r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.729    16.377    ST_TEST_i/SDDR_ST_0/U0/T1[1]
    SLICE_X49Y104        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y104        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/C
                         clock pessimism              0.059     7.635    
                         clock uncertainty            0.250     7.885    
    SLICE_X49Y104        FDSE (Hold_fdse_C_D)         0.046     7.931    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.931    
                         arrival time                          16.377    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.487ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.083ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@13.750ns)
  Data Path Delay:        1.948ns  (logic 0.177ns (9.087%)  route 1.771ns (90.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.721ns = ( 14.471 - 13.750 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.750    13.750 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.750 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672    14.422    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395    13.027 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    13.724    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    13.750 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.721    14.471    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    14.648 r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           1.771    16.419    ST_TEST_i/SDDR_ST_0/U0/T1[25]
    SLICE_X47Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]/C
                         clock pessimism              0.059     7.635    
                         clock uncertainty            0.250     7.885    
    SLICE_X47Y105        FDSE (Hold_fdse_C_D)         0.047     7.932    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]
  -------------------------------------------------------------------
                         required time                         -7.932    
                         arrival time                          16.419    
  -------------------------------------------------------------------
                         slack                                  8.487    

Slack (MET) :             8.493ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.083ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@13.750ns)
  Data Path Delay:        1.979ns  (logic 0.177ns (8.942%)  route 1.802ns (91.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 7.578 - 6.667 ) 
    Source Clock Delay      (SCD):    0.721ns = ( 14.471 - 13.750 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.750    13.750 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.750 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672    14.422    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395    13.027 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    13.724    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    13.750 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.721    14.471    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177    14.648 r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           1.802    16.450    ST_TEST_i/SDDR_ST_0/U0/T1[5]
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.911     7.578    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/C
                         clock pessimism              0.059     7.636    
                         clock uncertainty            0.250     7.886    
    SLICE_X48Y102        FDSE (Hold_fdse_C_D)         0.071     7.957    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.957    
                         arrival time                          16.450    
  -------------------------------------------------------------------
                         slack                                  8.493    

Slack (MET) :             8.532ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.417ns fall@7.083ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.083ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@13.750ns)
  Data Path Delay:        2.017ns  (logic 0.177ns (8.774%)  route 1.840ns (91.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.721ns = ( 14.471 - 13.750 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     13.750    13.750 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    13.750 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.672    14.422    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395    13.027 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    13.724    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    13.750 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.721    14.471    ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/clk_div_in
    ILOGIC_X1Y147        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177    14.648 r  ST_TEST_i/ST_TEST_selectio_wiz_1/U0/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.840    16.488    ST_TEST_i/SDDR_ST_0/U0/T1[17]
    SLICE_X49Y104        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y104        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]/C
                         clock pessimism              0.059     7.635    
                         clock uncertainty            0.250     7.885    
    SLICE_X49Y104        FDSE (Hold_fdse_C_D)         0.071     7.956    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]
  -------------------------------------------------------------------
                         required time                         -7.956    
                         arrival time                          16.488    
  -------------------------------------------------------------------
                         slack                                  8.532    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ST_TEST_clk_wiz_2_0
  To Clock:  clk_out5_ST_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.414ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_2_0 rise@0.833ns)
  Data Path Delay:        4.670ns  (logic 0.653ns (13.984%)  route 4.017ns (86.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 2.898 - 0.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.833 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.806     2.639    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.154 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.735    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.836 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           2.062     2.898    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     3.551 r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           4.017     7.568    ST_TEST_i/SDDR_ST_0/U0/T1[26]
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]/C
                         clock pessimism              0.000     8.318    
                         clock uncertainty           -0.606     7.711    
    SLICE_X48Y105        FDSE (Setup_fdse_C_D)       -0.043     7.668    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_2_0 rise@0.833ns)
  Data Path Delay:        4.634ns  (logic 0.653ns (14.092%)  route 3.981ns (85.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 8.319 - 6.667 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 2.898 - 0.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.833 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.806     2.639    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.154 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.735    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.836 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           2.062     2.898    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.551 r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           3.981     7.532    ST_TEST_i/SDDR_ST_0/U0/T1[10]
    SLICE_X47Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.652     8.319    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/C
                         clock pessimism              0.000     8.319    
                         clock uncertainty           -0.606     7.712    
    SLICE_X47Y103        FDSE (Setup_fdse_C_D)       -0.067     7.645    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.645    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_2_0 rise@0.833ns)
  Data Path Delay:        4.551ns  (logic 0.653ns (14.347%)  route 3.898ns (85.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 8.319 - 6.667 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 2.898 - 0.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.833 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.806     2.639    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.154 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.735    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.836 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           2.062     2.898    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.551 r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           3.898     7.450    ST_TEST_i/SDDR_ST_0/U0/T1[2]
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.652     8.319    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/C
                         clock pessimism              0.000     8.319    
                         clock uncertainty           -0.606     7.712    
    SLICE_X48Y102        FDSE (Setup_fdse_C_D)       -0.093     7.619    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_2_0 rise@0.833ns)
  Data Path Delay:        4.414ns  (logic 0.653ns (14.793%)  route 3.761ns (85.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 8.319 - 6.667 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 2.898 - 0.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.833 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.806     2.639    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.154 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.735    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.836 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           2.062     2.898    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.551 r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           3.761     7.313    ST_TEST_i/SDDR_ST_0/U0/T1[18]
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.652     8.319    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[18]/C
                         clock pessimism              0.000     8.319    
                         clock uncertainty           -0.606     7.712    
    SLICE_X48Y102        FDSE (Setup_fdse_C_D)       -0.095     7.617    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[18]
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_2_0 rise@0.833ns)
  Data Path Delay:        4.384ns  (logic 0.653ns (14.893%)  route 3.731ns (85.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 8.319 - 6.667 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 2.898 - 0.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.833 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.806     2.639    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.154 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.735    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.836 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           2.062     2.898    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     3.551 r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           3.731     7.283    ST_TEST_i/SDDR_ST_0/U0/T1[6]
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.652     8.319    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/C
                         clock pessimism              0.000     8.319    
                         clock uncertainty           -0.606     7.712    
    SLICE_X48Y102        FDSE (Setup_fdse_C_D)       -0.047     7.665    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_2_0 rise@0.833ns)
  Data Path Delay:        4.376ns  (logic 0.653ns (14.923%)  route 3.723ns (85.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 2.898 - 0.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.833 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.806     2.639    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.154 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.735    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.836 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           2.062     2.898    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.551 r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           3.723     7.274    ST_TEST_i/SDDR_ST_0/U0/T1[14]
    SLICE_X46Y107        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X46Y107        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/C
                         clock pessimism              0.000     8.318    
                         clock uncertainty           -0.606     7.711    
    SLICE_X46Y107        FDSE (Setup_fdse_C_D)       -0.016     7.695    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]
  -------------------------------------------------------------------
                         required time                          7.695    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_2_0 rise@0.833ns)
  Data Path Delay:        4.278ns  (logic 0.653ns (15.265%)  route 3.625ns (84.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 8.319 - 6.667 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 2.898 - 0.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.833 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.806     2.639    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.154 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.735    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.836 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           2.062     2.898    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.551 r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           3.625     7.176    ST_TEST_i/SDDR_ST_0/U0/T1[22]
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.652     8.319    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[22]/C
                         clock pessimism              0.000     8.319    
                         clock uncertainty           -0.606     7.712    
    SLICE_X48Y102        FDSE (Setup_fdse_C_D)       -0.043     7.669    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_2_0 rise@0.833ns)
  Data Path Delay:        4.100ns  (logic 0.653ns (15.926%)  route 3.447ns (84.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 2.898 - 0.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.833 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.806     2.639    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.154 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.735    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.836 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           2.062     2.898    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     3.551 r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           3.447     6.999    ST_TEST_i/SDDR_ST_0/U0/T1[30]
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[30]/C
                         clock pessimism              0.000     8.318    
                         clock uncertainty           -0.606     7.711    
    SLICE_X49Y106        FDSE (Setup_fdse_C_D)       -0.093     7.618    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[30]
  -------------------------------------------------------------------
                         required time                          7.618    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  0.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.414ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_2_0 rise@14.167ns)
  Data Path Delay:        1.752ns  (logic 0.177ns (10.101%)  route 1.575ns (89.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.725ns = ( 14.892 - 14.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                     14.167    14.167 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    14.167 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.597    14.763    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    13.614 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    14.143    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.169 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           0.723    14.892    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.177    15.069 r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           1.575    16.644    ST_TEST_i/SDDR_ST_0/U0/T1[30]
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[30]/C
                         clock pessimism              0.000     7.577    
                         clock uncertainty            0.606     8.183    
    SLICE_X49Y106        FDSE (Hold_fdse_C_D)         0.047     8.230    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[30]
  -------------------------------------------------------------------
                         required time                         -8.230    
                         arrival time                          16.644    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.423ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_2_0 rise@14.167ns)
  Data Path Delay:        1.791ns  (logic 0.177ns (9.884%)  route 1.614ns (90.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 7.578 - 6.667 ) 
    Source Clock Delay      (SCD):    0.725ns = ( 14.892 - 14.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                     14.167    14.167 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    14.167 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.597    14.763    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    13.614 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    14.143    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.169 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           0.723    14.892    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.177    15.069 r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           1.614    16.682    ST_TEST_i/SDDR_ST_0/U0/T1[22]
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.911     7.578    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[22]/C
                         clock pessimism              0.000     7.578    
                         clock uncertainty            0.606     8.184    
    SLICE_X48Y102        FDSE (Hold_fdse_C_D)         0.076     8.260    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[22]
  -------------------------------------------------------------------
                         required time                         -8.260    
                         arrival time                          16.682    
  -------------------------------------------------------------------
                         slack                                  8.423    

Slack (MET) :             8.530ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_2_0 rise@14.167ns)
  Data Path Delay:        1.880ns  (logic 0.177ns (9.416%)  route 1.703ns (90.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 7.576 - 6.667 ) 
    Source Clock Delay      (SCD):    0.725ns = ( 14.892 - 14.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                     14.167    14.167 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    14.167 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.597    14.763    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    13.614 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    14.143    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.169 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           0.723    14.892    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.177    15.069 r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           1.703    16.772    ST_TEST_i/SDDR_ST_0/U0/T1[14]
    SLICE_X46Y107        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.909     7.576    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X46Y107        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/C
                         clock pessimism              0.000     7.576    
                         clock uncertainty            0.606     8.182    
    SLICE_X46Y107        FDSE (Hold_fdse_C_D)         0.060     8.242    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]
  -------------------------------------------------------------------
                         required time                         -8.242    
                         arrival time                          16.772    
  -------------------------------------------------------------------
                         slack                                  8.530    

Slack (MET) :             8.537ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_2_0 rise@14.167ns)
  Data Path Delay:        1.904ns  (logic 0.177ns (9.294%)  route 1.727ns (90.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 7.578 - 6.667 ) 
    Source Clock Delay      (SCD):    0.725ns = ( 14.892 - 14.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                     14.167    14.167 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    14.167 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.597    14.763    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    13.614 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    14.143    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.169 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           0.723    14.892    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177    15.069 r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           1.727    16.796    ST_TEST_i/SDDR_ST_0/U0/T1[6]
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.911     7.578    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/C
                         clock pessimism              0.000     7.578    
                         clock uncertainty            0.606     8.184    
    SLICE_X48Y102        FDSE (Hold_fdse_C_D)         0.075     8.259    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.259    
                         arrival time                          16.796    
  -------------------------------------------------------------------
                         slack                                  8.537    

Slack (MET) :             8.580ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_2_0 rise@14.167ns)
  Data Path Delay:        1.918ns  (logic 0.177ns (9.227%)  route 1.741ns (90.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 7.578 - 6.667 ) 
    Source Clock Delay      (SCD):    0.725ns = ( 14.892 - 14.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                     14.167    14.167 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    14.167 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.597    14.763    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    13.614 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    14.143    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.169 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           0.723    14.892    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177    15.069 r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.741    16.810    ST_TEST_i/SDDR_ST_0/U0/T1[18]
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.911     7.578    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[18]/C
                         clock pessimism              0.000     7.578    
                         clock uncertainty            0.606     8.184    
    SLICE_X48Y102        FDSE (Hold_fdse_C_D)         0.046     8.230    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[18]
  -------------------------------------------------------------------
                         required time                         -8.230    
                         arrival time                          16.810    
  -------------------------------------------------------------------
                         slack                                  8.580    

Slack (MET) :             8.622ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_2_0 rise@14.167ns)
  Data Path Delay:        1.983ns  (logic 0.177ns (8.926%)  route 1.806ns (91.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.725ns = ( 14.892 - 14.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                     14.167    14.167 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    14.167 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.597    14.763    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    13.614 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    14.143    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.169 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           0.723    14.892    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177    15.069 r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           1.806    16.875    ST_TEST_i/SDDR_ST_0/U0/T1[10]
    SLICE_X47Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/C
                         clock pessimism              0.000     7.577    
                         clock uncertainty            0.606     8.183    
    SLICE_X47Y103        FDSE (Hold_fdse_C_D)         0.070     8.253    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]
  -------------------------------------------------------------------
                         required time                         -8.253    
                         arrival time                          16.875    
  -------------------------------------------------------------------
                         slack                                  8.622    

Slack (MET) :             8.623ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_2_0 rise@14.167ns)
  Data Path Delay:        1.962ns  (logic 0.177ns (9.019%)  route 1.785ns (90.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 7.578 - 6.667 ) 
    Source Clock Delay      (SCD):    0.725ns = ( 14.892 - 14.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                     14.167    14.167 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    14.167 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.597    14.763    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    13.614 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    14.143    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.169 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           0.723    14.892    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    15.069 r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.785    16.854    ST_TEST_i/SDDR_ST_0/U0/T1[2]
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.911     7.578    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y102        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/C
                         clock pessimism              0.000     7.578    
                         clock uncertainty            0.606     8.184    
    SLICE_X48Y102        FDSE (Hold_fdse_C_D)         0.047     8.231    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.231    
                         arrival time                          16.854    
  -------------------------------------------------------------------
                         slack                                  8.623    

Slack (MET) :             8.642ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out2_ST_TEST_clk_wiz_2_0 rise@14.167ns)
  Data Path Delay:        2.010ns  (logic 0.177ns (8.808%)  route 1.833ns (91.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.725ns = ( 14.892 - 14.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                     14.167    14.167 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    14.167 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.597    14.763    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    13.614 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    14.143    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.169 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           0.723    14.892    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    15.069 r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           1.833    16.901    ST_TEST_i/SDDR_ST_0/U0/T1[26]
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]/C
                         clock pessimism              0.000     7.577    
                         clock uncertainty            0.606     8.183    
    SLICE_X48Y105        FDSE (Hold_fdse_C_D)         0.076     8.259    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]
  -------------------------------------------------------------------
                         required time                         -8.259    
                         arrival time                          16.901    
  -------------------------------------------------------------------
                         slack                                  8.642    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_ST_TEST_clk_wiz_2_0
  To Clock:  clk_out5_ST_TEST_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.025ns,  Total Violation       -0.025ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.321ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.417ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_2_0 rise@1.250ns)
  Data Path Delay:        4.410ns  (logic 0.653ns (14.808%)  route 3.757ns (85.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.064ns = ( 3.314 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     1.250 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.806     3.056    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.737 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.152    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.253 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           2.061     3.314    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.967 r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           3.757     7.724    ST_TEST_i/SDDR_ST_0/U0/T1[23]
    SLICE_X46Y107        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X46Y107        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[23]/C
                         clock pessimism              0.000     8.318    
                         clock uncertainty           -0.606     7.711    
    SLICE_X46Y107        FDSE (Setup_fdse_C_D)       -0.013     7.698    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[23]
  -------------------------------------------------------------------
                         required time                          7.698    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.417ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_2_0 rise@1.250ns)
  Data Path Delay:        4.326ns  (logic 0.653ns (15.095%)  route 3.673ns (84.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.064ns = ( 3.314 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     1.250 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.806     3.056    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.737 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.152    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.253 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           2.061     3.314    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.967 r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           3.673     7.640    ST_TEST_i/SDDR_ST_0/U0/T1[15]
    SLICE_X48Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/C
                         clock pessimism              0.000     8.318    
                         clock uncertainty           -0.606     7.711    
    SLICE_X48Y103        FDSE (Setup_fdse_C_D)       -0.047     7.664    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.417ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_2_0 rise@1.250ns)
  Data Path Delay:        4.203ns  (logic 0.653ns (15.536%)  route 3.550ns (84.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.064ns = ( 3.314 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     1.250 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.806     3.056    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.737 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.152    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.253 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           2.061     3.314    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     3.967 r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           3.550     7.517    ST_TEST_i/SDDR_ST_0/U0/T1[31]
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[31]/C
                         clock pessimism              0.000     8.318    
                         clock uncertainty           -0.606     7.711    
    SLICE_X49Y106        FDSE (Setup_fdse_C_D)       -0.058     7.653    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[31]
  -------------------------------------------------------------------
                         required time                          7.653    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.417ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_2_0 rise@1.250ns)
  Data Path Delay:        3.981ns  (logic 0.653ns (16.403%)  route 3.328ns (83.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 8.319 - 6.667 ) 
    Source Clock Delay      (SCD):    2.064ns = ( 3.314 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     1.250 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.806     3.056    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.737 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.152    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.253 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           2.061     3.314    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.967 r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           3.328     7.295    ST_TEST_i/SDDR_ST_0/U0/T1[11]
    SLICE_X47Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.652     8.319    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/C
                         clock pessimism              0.000     8.319    
                         clock uncertainty           -0.606     7.712    
    SLICE_X47Y105        FDSE (Setup_fdse_C_D)       -0.043     7.669    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.417ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_2_0 rise@1.250ns)
  Data Path Delay:        3.820ns  (logic 0.653ns (17.092%)  route 3.167ns (82.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 8.319 - 6.667 ) 
    Source Clock Delay      (SCD):    2.064ns = ( 3.314 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     1.250 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.806     3.056    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.737 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.152    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.253 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           2.061     3.314    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     3.967 r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           3.167     7.134    ST_TEST_i/SDDR_ST_0/U0/T1[7]
    SLICE_X47Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.652     8.319    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
                         clock pessimism              0.000     8.319    
                         clock uncertainty           -0.606     7.712    
    SLICE_X47Y103        FDSE (Setup_fdse_C_D)       -0.040     7.672    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.417ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_2_0 rise@1.250ns)
  Data Path Delay:        3.540ns  (logic 0.653ns (18.447%)  route 2.887ns (81.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.064ns = ( 3.314 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     1.250 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.806     3.056    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.737 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.152    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.253 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           2.061     3.314    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     3.967 r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           2.887     6.854    ST_TEST_i/SDDR_ST_0/U0/T1[27]
    SLICE_X49Y104        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y104        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[27]/C
                         clock pessimism              0.000     8.318    
                         clock uncertainty           -0.606     7.711    
    SLICE_X49Y104        FDSE (Setup_fdse_C_D)       -0.047     7.664    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[27]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.417ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_2_0 rise@1.250ns)
  Data Path Delay:        3.488ns  (logic 0.653ns (18.723%)  route 2.835ns (81.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.064ns = ( 3.314 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     1.250 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.806     3.056    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.737 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.152    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.253 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           2.061     3.314    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.967 r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           2.835     6.802    ST_TEST_i/SDDR_ST_0/U0/T1[19]
    SLICE_X46Y107        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X46Y107        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[19]/C
                         clock pessimism              0.000     8.318    
                         clock uncertainty           -0.606     7.711    
    SLICE_X46Y107        FDSE (Setup_fdse_C_D)       -0.030     7.681    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[19]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.417ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_2_0 rise@1.250ns)
  Data Path Delay:        3.346ns  (logic 0.653ns (19.515%)  route 2.693ns (80.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 8.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.064ns = ( 3.314 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     1.250 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.806     3.056    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.737 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.152    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.253 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           2.061     3.314    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.967 r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           2.693     6.660    ST_TEST_i/SDDR_ST_0/U0/T1[3]
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770     8.437    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873     4.563 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012     6.576    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651     8.318    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
                         clock pessimism              0.000     8.318    
                         clock uncertainty           -0.606     7.711    
    SLICE_X48Y105        FDSE (Setup_fdse_C_D)       -0.040     7.671    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.671    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  1.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.321ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.917ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_2_0 rise@14.583ns)
  Data Path Delay:        1.274ns  (logic 0.177ns (13.891%)  route 1.097ns (86.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.724ns = ( 15.307 - 14.583 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                     14.583    14.583 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    14.583 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.597    15.180    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    14.030 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    14.559    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    14.585 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           0.722    15.307    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    15.484 r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.097    16.582    ST_TEST_i/SDDR_ST_0/U0/T1[3]
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
                         clock pessimism              0.000     7.577    
                         clock uncertainty            0.606     8.183    
    SLICE_X48Y105        FDSE (Hold_fdse_C_D)         0.078     8.261    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.261    
                         arrival time                          16.582    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.403ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.917ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_2_0 rise@14.583ns)
  Data Path Delay:        1.354ns  (logic 0.177ns (13.073%)  route 1.177ns (86.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.724ns = ( 15.307 - 14.583 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                     14.583    14.583 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    14.583 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.597    15.180    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    14.030 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    14.559    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    14.585 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           0.722    15.307    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    15.484 r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           1.177    16.661    ST_TEST_i/SDDR_ST_0/U0/T1[27]
    SLICE_X49Y104        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y104        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[27]/C
                         clock pessimism              0.000     7.577    
                         clock uncertainty            0.606     8.183    
    SLICE_X49Y104        FDSE (Hold_fdse_C_D)         0.075     8.258    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[27]
  -------------------------------------------------------------------
                         required time                         -8.258    
                         arrival time                          16.661    
  -------------------------------------------------------------------
                         slack                                  8.403    

Slack (MET) :             8.476ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.917ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_2_0 rise@14.583ns)
  Data Path Delay:        1.404ns  (logic 0.177ns (12.610%)  route 1.227ns (87.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 7.576 - 6.667 ) 
    Source Clock Delay      (SCD):    0.724ns = ( 15.307 - 14.583 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                     14.583    14.583 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    14.583 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.597    15.180    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    14.030 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    14.559    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    14.585 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           0.722    15.307    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177    15.484 r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.227    16.711    ST_TEST_i/SDDR_ST_0/U0/T1[19]
    SLICE_X46Y107        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.909     7.576    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X46Y107        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[19]/C
                         clock pessimism              0.000     7.576    
                         clock uncertainty            0.606     8.182    
    SLICE_X46Y107        FDSE (Hold_fdse_C_D)         0.053     8.235    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[19]
  -------------------------------------------------------------------
                         required time                         -8.235    
                         arrival time                          16.711    
  -------------------------------------------------------------------
                         slack                                  8.476    

Slack (MET) :             8.621ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.917ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_2_0 rise@14.583ns)
  Data Path Delay:        1.574ns  (logic 0.177ns (11.242%)  route 1.397ns (88.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.724ns = ( 15.307 - 14.583 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                     14.583    14.583 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    14.583 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.597    15.180    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    14.030 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    14.559    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    14.585 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           0.722    15.307    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177    15.484 r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           1.397    16.882    ST_TEST_i/SDDR_ST_0/U0/T1[7]
    SLICE_X47Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
                         clock pessimism              0.000     7.577    
                         clock uncertainty            0.606     8.183    
    SLICE_X47Y103        FDSE (Hold_fdse_C_D)         0.078     8.261    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]
  -------------------------------------------------------------------
                         required time                         -8.261    
                         arrival time                          16.882    
  -------------------------------------------------------------------
                         slack                                  8.621    

Slack (MET) :             8.745ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.917ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_2_0 rise@14.583ns)
  Data Path Delay:        1.697ns  (logic 0.177ns (10.431%)  route 1.520ns (89.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.724ns = ( 15.307 - 14.583 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                     14.583    14.583 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    14.583 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.597    15.180    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    14.030 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    14.559    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    14.585 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           0.722    15.307    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177    15.484 r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           1.520    17.004    ST_TEST_i/SDDR_ST_0/U0/T1[11]
    SLICE_X47Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X47Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/C
                         clock pessimism              0.000     7.577    
                         clock uncertainty            0.606     8.183    
    SLICE_X47Y105        FDSE (Hold_fdse_C_D)         0.076     8.259    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]
  -------------------------------------------------------------------
                         required time                         -8.259    
                         arrival time                          17.004    
  -------------------------------------------------------------------
                         slack                                  8.745    

Slack (MET) :             8.878ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.917ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_2_0 rise@14.583ns)
  Data Path Delay:        1.825ns  (logic 0.177ns (9.698%)  route 1.648ns (90.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.724ns = ( 15.307 - 14.583 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                     14.583    14.583 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    14.583 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.597    15.180    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    14.030 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    14.559    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    14.585 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           0.722    15.307    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.177    15.484 r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           1.648    17.132    ST_TEST_i/SDDR_ST_0/U0/T1[31]
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y106        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[31]/C
                         clock pessimism              0.000     7.577    
                         clock uncertainty            0.606     8.183    
    SLICE_X49Y106        FDSE (Hold_fdse_C_D)         0.072     8.255    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[31]
  -------------------------------------------------------------------
                         required time                         -8.255    
                         arrival time                          17.132    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             8.897ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.917ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_2_0 rise@14.583ns)
  Data Path Delay:        1.848ns  (logic 0.177ns (9.579%)  route 1.671ns (90.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 7.577 - 6.667 ) 
    Source Clock Delay      (SCD):    0.724ns = ( 15.307 - 14.583 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                     14.583    14.583 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    14.583 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.597    15.180    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    14.030 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    14.559    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    14.585 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           0.722    15.307    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.177    15.484 r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           1.671    17.155    ST_TEST_i/SDDR_ST_0/U0/T1[15]
    SLICE_X48Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910     7.577    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y103        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/C
                         clock pessimism              0.000     7.577    
                         clock uncertainty            0.606     8.183    
    SLICE_X48Y103        FDSE (Hold_fdse_C_D)         0.075     8.258    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]
  -------------------------------------------------------------------
                         required time                         -8.258    
                         arrival time                          17.155    
  -------------------------------------------------------------------
                         slack                                  8.897    

Slack (MET) :             8.966ns  (arrival time - required time)
  Source:                 ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.917ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@6.667ns - clk_out4_ST_TEST_clk_wiz_2_0 rise@14.583ns)
  Data Path Delay:        1.905ns  (logic 0.177ns (9.292%)  route 1.728ns (90.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 7.576 - 6.667 ) 
    Source Clock Delay      (SCD):    0.724ns = ( 15.307 - 14.583 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.606ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.353ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                     14.583    14.583 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    14.583 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.597    15.180    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    14.030 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    14.559    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    14.585 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           0.722    15.307    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.177    15.484 r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           1.728    17.212    ST_TEST_i/SDDR_ST_0/U0/T1[23]
    SLICE_X46Y107        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.667 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945     7.612    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726     5.886 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752     6.638    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.667 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.909     7.576    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X46Y107        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[23]/C
                         clock pessimism              0.000     7.576    
                         clock uncertainty            0.606     8.182    
    SLICE_X46Y107        FDSE (Hold_fdse_C_D)         0.064     8.246    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[23]
  -------------------------------------------------------------------
                         required time                         -8.246    
                         arrival time                          17.212    
  -------------------------------------------------------------------
                         slack                                  8.966    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out5_ST_TEST_clk_wiz_0_0

Setup :          276  Failing Endpoints,  Worst Slack       -1.146ns,  Total Violation     -185.368ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/iarmed_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.117ns  (logic 0.642ns (30.330%)  route 1.475ns (69.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 34.984 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.842    33.136    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.518    33.654 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.746    34.400    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X49Y105        LUT1 (Prop_lut1_I0_O)        0.124    34.524 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          0.729    35.253    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X48Y105        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/iarmed_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    33.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    35.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    31.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    33.242    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    33.333 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    34.984    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y105        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/iarmed_reg/C
                         clock pessimism              0.000    34.984    
                         clock uncertainty           -0.448    34.536    
    SLICE_X48Y105        FDRE (Setup_fdre_C_R)       -0.429    34.107    ST_TEST_i/SDDR_ST_0/U0/iarmed_reg
  -------------------------------------------------------------------
                         required time                         34.107    
                         arrival time                         -35.253    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/iwaiting_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.117ns  (logic 0.642ns (30.330%)  route 1.475ns (69.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 34.984 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.842    33.136    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.518    33.654 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.746    34.400    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X49Y105        LUT1 (Prop_lut1_I0_O)        0.124    34.524 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          0.729    35.253    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X48Y105        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/iwaiting_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    33.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    35.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    31.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    33.242    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    33.333 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    34.984    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y105        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/iwaiting_reg/C
                         clock pessimism              0.000    34.984    
                         clock uncertainty           -0.448    34.536    
    SLICE_X48Y105        FDRE (Setup_fdre_C_R)       -0.429    34.107    ST_TEST_i/SDDR_ST_0/U0/iwaiting_reg
  -------------------------------------------------------------------
                         required time                         34.107    
                         arrival time                         -35.253    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/lT1_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.117ns  (logic 0.642ns (30.330%)  route 1.475ns (69.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 34.984 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.842    33.136    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.518    33.654 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.746    34.400    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X49Y105        LUT1 (Prop_lut1_I0_O)        0.124    34.524 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          0.729    35.253    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/lT1_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    33.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    35.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    31.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    33.242    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    33.333 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    34.984    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/lT1_reg[21]/C
                         clock pessimism              0.000    34.984    
                         clock uncertainty           -0.448    34.536    
    SLICE_X48Y105        FDSE (Setup_fdse_C_S)       -0.429    34.107    ST_TEST_i/SDDR_ST_0/U0/lT1_reg[21]
  -------------------------------------------------------------------
                         required time                         34.107    
                         arrival time                         -35.253    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.117ns  (logic 0.642ns (30.330%)  route 1.475ns (69.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 34.984 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.842    33.136    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.518    33.654 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.746    34.400    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X49Y105        LUT1 (Prop_lut1_I0_O)        0.124    34.524 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          0.729    35.253    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    33.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    35.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    31.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    33.242    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    33.333 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    34.984    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/C
                         clock pessimism              0.000    34.984    
                         clock uncertainty           -0.448    34.536    
    SLICE_X48Y105        FDSE (Setup_fdse_C_S)       -0.429    34.107    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]
  -------------------------------------------------------------------
                         required time                         34.107    
                         arrival time                         -35.253    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.117ns  (logic 0.642ns (30.330%)  route 1.475ns (69.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 34.984 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.842    33.136    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.518    33.654 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.746    34.400    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X49Y105        LUT1 (Prop_lut1_I0_O)        0.124    34.524 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          0.729    35.253    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    33.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    35.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    31.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    33.242    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    33.333 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    34.984    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/C
                         clock pessimism              0.000    34.984    
                         clock uncertainty           -0.448    34.536    
    SLICE_X48Y105        FDSE (Setup_fdse_C_S)       -0.429    34.107    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]
  -------------------------------------------------------------------
                         required time                         34.107    
                         arrival time                         -35.253    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.117ns  (logic 0.642ns (30.330%)  route 1.475ns (69.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 34.984 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.842    33.136    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.518    33.654 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.746    34.400    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X49Y105        LUT1 (Prop_lut1_I0_O)        0.124    34.524 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          0.729    35.253    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    33.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    35.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    31.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    33.242    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    33.333 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    34.984    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]/C
                         clock pessimism              0.000    34.984    
                         clock uncertainty           -0.448    34.536    
    SLICE_X48Y105        FDSE (Setup_fdse_C_S)       -0.429    34.107    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]
  -------------------------------------------------------------------
                         required time                         34.107    
                         arrival time                         -35.253    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.117ns  (logic 0.642ns (30.330%)  route 1.475ns (69.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 34.984 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.842    33.136    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.518    33.654 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.746    34.400    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X49Y105        LUT1 (Prop_lut1_I0_O)        0.124    34.524 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          0.729    35.253    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    33.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    35.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    31.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    33.242    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    33.333 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    34.984    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]/C
                         clock pessimism              0.000    34.984    
                         clock uncertainty           -0.448    34.536    
    SLICE_X48Y105        FDSE (Setup_fdse_C_S)       -0.429    34.107    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]
  -------------------------------------------------------------------
                         required time                         34.107    
                         arrival time                         -35.253    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.117ns  (logic 0.642ns (30.330%)  route 1.475ns (69.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 34.984 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.842    33.136    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.518    33.654 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.746    34.400    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X49Y105        LUT1 (Prop_lut1_I0_O)        0.124    34.524 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          0.729    35.253    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    33.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    35.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    31.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    33.242    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    33.333 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    34.984    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X48Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
                         clock pessimism              0.000    34.984    
                         clock uncertainty           -0.448    34.536    
    SLICE_X48Y105        FDSE (Setup_fdse_C_S)       -0.429    34.107    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]
  -------------------------------------------------------------------
                         required time                         34.107    
                         arrival time                         -35.253    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -1.141ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/lT1_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.112ns  (logic 0.642ns (30.393%)  route 1.470ns (69.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 34.984 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.842    33.136    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.518    33.654 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.746    34.400    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X49Y105        LUT1 (Prop_lut1_I0_O)        0.124    34.524 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          0.725    35.248    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X49Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/lT1_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    33.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    35.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    31.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    33.242    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    33.333 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    34.984    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/lT1_reg[10]/C
                         clock pessimism              0.000    34.984    
                         clock uncertainty           -0.448    34.536    
    SLICE_X49Y105        FDSE (Setup_fdse_C_S)       -0.429    34.107    ST_TEST_i/SDDR_ST_0/U0/lT1_reg[10]
  -------------------------------------------------------------------
                         required time                         34.107    
                         arrival time                         -35.248    
  -------------------------------------------------------------------
                         slack                                 -1.141    

Slack (VIOLATED) :        -1.141ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/lT1_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.112ns  (logic 0.642ns (30.393%)  route 1.470ns (69.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 34.984 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.842    33.136    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.518    33.654 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.746    34.400    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X49Y105        LUT1 (Prop_lut1_I0_O)        0.124    34.524 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          0.725    35.248    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X49Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/lT1_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    33.333 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.770    35.103    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.873    31.230 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.012    33.242    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    33.333 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         1.651    34.984    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X49Y105        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/lT1_reg[18]/C
                         clock pessimism              0.000    34.984    
                         clock uncertainty           -0.448    34.536    
    SLICE_X49Y105        FDSE (Setup_fdse_C_S)       -0.429    34.107    ST_TEST_i/SDDR_ST_0/U0/lT1_reg[18]
  -------------------------------------------------------------------
                         required time                         34.107    
                         arrival time                         -35.248    
  -------------------------------------------------------------------
                         slack                                 -1.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.256%)  route 0.310ns (59.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 20.909 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 20.973 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.637    20.973    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.164    21.137 r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.176    21.313    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.045    21.358 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[31]_i_1/O
                         net (fo=64, routed)          0.135    21.492    ST_TEST_i/SDDR_ST_0/U0/DEBUG0[31]_i_1_n_0
    SLICE_X45Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    20.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726    19.219 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752    19.971    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.909    20.909    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[14]/C
                         clock pessimism              0.000    20.909    
                         clock uncertainty            0.448    21.357    
    SLICE_X45Y107        FDRE (Hold_fdre_C_CE)       -0.039    21.318    ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[14]
  -------------------------------------------------------------------
                         required time                        -21.318    
                         arrival time                          21.492    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.256%)  route 0.310ns (59.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 20.909 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 20.973 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.637    20.973    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.164    21.137 r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.176    21.313    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.045    21.358 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[31]_i_1/O
                         net (fo=64, routed)          0.135    21.492    ST_TEST_i/SDDR_ST_0/U0/DEBUG0[31]_i_1_n_0
    SLICE_X45Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    20.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726    19.219 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752    19.971    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.909    20.909    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[23]/C
                         clock pessimism              0.000    20.909    
                         clock uncertainty            0.448    21.357    
    SLICE_X45Y107        FDRE (Hold_fdre_C_CE)       -0.039    21.318    ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[23]
  -------------------------------------------------------------------
                         required time                        -21.318    
                         arrival time                          21.492    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.256%)  route 0.310ns (59.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 20.909 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 20.973 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.637    20.973    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.164    21.137 r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.176    21.313    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.045    21.358 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[31]_i_1/O
                         net (fo=64, routed)          0.135    21.492    ST_TEST_i/SDDR_ST_0/U0/DEBUG0[31]_i_1_n_0
    SLICE_X45Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    20.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726    19.219 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752    19.971    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.909    20.909    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[28]/C
                         clock pessimism              0.000    20.909    
                         clock uncertainty            0.448    21.357    
    SLICE_X45Y107        FDRE (Hold_fdre_C_CE)       -0.039    21.318    ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[28]
  -------------------------------------------------------------------
                         required time                        -21.318    
                         arrival time                          21.492    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.256%)  route 0.310ns (59.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 20.909 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 20.973 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.637    20.973    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.164    21.137 r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.176    21.313    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.045    21.358 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[31]_i_1/O
                         net (fo=64, routed)          0.135    21.492    ST_TEST_i/SDDR_ST_0/U0/DEBUG0[31]_i_1_n_0
    SLICE_X45Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    20.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726    19.219 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752    19.971    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.909    20.909    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[31]/C
                         clock pessimism              0.000    20.909    
                         clock uncertainty            0.448    21.357    
    SLICE_X45Y107        FDRE (Hold_fdre_C_CE)       -0.039    21.318    ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[31]
  -------------------------------------------------------------------
                         required time                        -21.318    
                         arrival time                          21.492    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.256%)  route 0.310ns (59.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 20.909 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 20.973 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.637    20.973    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.164    21.137 r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.176    21.313    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.045    21.358 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[31]_i_1/O
                         net (fo=64, routed)          0.135    21.492    ST_TEST_i/SDDR_ST_0/U0/DEBUG0[31]_i_1_n_0
    SLICE_X45Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    20.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726    19.219 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752    19.971    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.909    20.909    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[12]/C
                         clock pessimism              0.000    20.909    
                         clock uncertainty            0.448    21.357    
    SLICE_X45Y107        FDRE (Hold_fdre_C_CE)       -0.039    21.318    ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[12]
  -------------------------------------------------------------------
                         required time                        -21.318    
                         arrival time                          21.492    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.256%)  route 0.310ns (59.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 20.909 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 20.973 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.637    20.973    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.164    21.137 r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.176    21.313    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.045    21.358 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[31]_i_1/O
                         net (fo=64, routed)          0.135    21.492    ST_TEST_i/SDDR_ST_0/U0/DEBUG0[31]_i_1_n_0
    SLICE_X45Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    20.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726    19.219 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752    19.971    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.909    20.909    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[17]/C
                         clock pessimism              0.000    20.909    
                         clock uncertainty            0.448    21.357    
    SLICE_X45Y107        FDRE (Hold_fdre_C_CE)       -0.039    21.318    ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[17]
  -------------------------------------------------------------------
                         required time                        -21.318    
                         arrival time                          21.492    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.256%)  route 0.310ns (59.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 20.909 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 20.973 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.637    20.973    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.164    21.137 r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.176    21.313    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.045    21.358 r  ST_TEST_i/SDDR_ST_0/U0/DEBUG0[31]_i_1/O
                         net (fo=64, routed)          0.135    21.492    ST_TEST_i/SDDR_ST_0/U0/DEBUG0[31]_i_1_n_0
    SLICE_X45Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    20.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726    19.219 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752    19.971    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.909    20.909    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[2]/C
                         clock pessimism              0.000    20.909    
                         clock uncertainty            0.448    21.357    
    SLICE_X45Y107        FDRE (Hold_fdre_C_CE)       -0.039    21.318    ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[2]
  -------------------------------------------------------------------
                         required time                        -21.318    
                         arrival time                          21.492    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/ctr_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.667ns  (logic 0.209ns (31.316%)  route 0.458ns (68.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 20.910 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 20.973 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.637    20.973    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.164    21.137 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.458    21.595    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X43Y104        LUT6 (Prop_lut6_I1_O)        0.045    21.640 r  ST_TEST_i/SDDR_ST_0/U0/ctr_rst_i_1/O
                         net (fo=1, routed)           0.000    21.640    ST_TEST_i/SDDR_ST_0/U0/ctr_rst_i_1_n_0
    SLICE_X43Y104        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/ctr_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    20.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726    19.219 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752    19.971    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.910    20.910    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X43Y104        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/ctr_rst_reg/C
                         clock pessimism              0.000    20.910    
                         clock uncertainty            0.448    21.358    
    SLICE_X43Y104        FDRE (Hold_fdre_C_D)         0.091    21.449    ST_TEST_i/SDDR_ST_0/U0/ctr_rst_reg
  -------------------------------------------------------------------
                         required time                        -21.449    
                         arrival time                          21.640    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.464%)  route 0.349ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 20.909 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 20.973 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.637    20.973    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.164    21.137 r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.184    21.321    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X47Y108        LUT4 (Prop_lut4_I1_O)        0.045    21.366 r  ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_1/O
                         net (fo=38, routed)          0.165    21.531    ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_1_n_0
    SLICE_X44Y108        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    20.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726    19.219 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752    19.971    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.909    20.909    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X44Y108        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[13]/C
                         clock pessimism              0.000    20.909    
                         clock uncertainty            0.448    21.357    
    SLICE_X44Y108        FDRE (Hold_fdre_C_R)        -0.018    21.339    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[13]
  -------------------------------------------------------------------
                         required time                        -21.339    
                         arrival time                          21.531    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@6.667ns fall@13.333ns period=13.333ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.464%)  route 0.349ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 20.909 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 20.973 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.637    20.973    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.164    21.137 r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.184    21.321    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X47Y108        LUT4 (Prop_lut4_I1_O)        0.045    21.366 r  ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_1/O
                         net (fo=38, routed)          0.165    21.531    ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_1_n_0
    SLICE_X44Y108        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.945    20.945    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.726    19.219 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.752    19.971    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    20.000 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=270, routed)         0.909    20.909    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X44Y108        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[14]/C
                         clock pessimism              0.000    20.909    
                         clock uncertainty            0.448    21.357    
    SLICE_X44Y108        FDRE (Hold_fdre_C_R)        -0.018    21.339    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[14]
  -------------------------------------------------------------------
                         required time                        -21.339    
                         arrival time                          21.531    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_ST_TEST_clk_wiz_2_0

Setup :           10  Failing Endpoints,  Worst Slack       -3.107ns,  Total Violation      -22.635ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.107ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@0.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.580ns (38.910%)  route 0.911ns (61.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 2.701 - 0.833 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456     3.808 f  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.348     4.156    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/io_reset
    SLICE_X113Y148       LUT1 (Prop_lut1_I0_O)        0.124     4.280 r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master_i_2/O
                         net (fo=2, routed)           0.563     4.843    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master_i_2_n_0
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.833 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.446    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.836 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           1.865     2.701    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000     2.701    
                         clock uncertainty           -0.448     2.253    
    ILOGIC_X1Y148        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     1.736    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          1.736    
                         arrival time                          -4.843    
  -------------------------------------------------------------------
                         slack                                 -3.107    

Slack (VIOLATED) :        -2.364ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@0.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.456ns (39.024%)  route 0.712ns (60.976%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 2.701 - 0.833 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.712     4.520    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/in_delay_reset
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.833 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.446    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.836 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           1.865     2.701    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     2.701    
                         clock uncertainty           -0.448     2.253    
    IDELAY_X1Y148        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097     2.156    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          2.156    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                 -2.364    

Slack (VIOLATED) :        -2.313ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CE
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@0.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.456ns (45.126%)  route 0.555ns (54.874%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 2.701 - 0.833 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.555     4.363    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/in_delay_data_ce[0]
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.833 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.446    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.836 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           1.865     2.701    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     2.701    
                         clock uncertainty           -0.448     2.253    
    IDELAY_X1Y148        IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.203     2.050    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          2.050    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                 -2.313    

Slack (VIOLATED) :        -2.252ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/INC
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@0.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.456ns (45.560%)  route 0.545ns (54.440%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 2.701 - 0.833 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.545     4.353    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/in_delay_data_inc[0]
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/INC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.833 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.446    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.836 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           1.865     2.701    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     2.701    
                         clock uncertainty           -0.448     2.253    
    IDELAY_X1Y148        IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152     2.101    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          2.101    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                 -2.252    

Slack (VIOLATED) :        -2.173ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@0.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.456ns (46.912%)  route 0.516ns (53.088%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 2.701 - 0.833 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y148       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y148       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.516     4.324    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/in_delay_tap_in[3]
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.833 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.446    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.836 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           1.865     2.701    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     2.701    
                         clock uncertainty           -0.448     2.253    
    IDELAY_X1Y148        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102     2.151    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          2.151    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                 -2.173    

Slack (VIOLATED) :        -2.170ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@0.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.456ns (47.051%)  route 0.513ns (52.949%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 2.701 - 0.833 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y148       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y148       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.513     4.321    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/in_delay_tap_in[2]
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.833 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.446    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.836 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           1.865     2.701    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     2.701    
                         clock uncertainty           -0.448     2.253    
    IDELAY_X1Y148        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102     2.151    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          2.151    
                         arrival time                          -4.321    
  -------------------------------------------------------------------
                         slack                                 -2.170    

Slack (VIOLATED) :        -2.144ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@0.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.456ns (44.430%)  route 0.570ns (55.570%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 2.701 - 0.833 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.570     4.378    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/bitslip[0]
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.833 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.446    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.836 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           1.865     2.701    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000     2.701    
                         clock uncertainty           -0.448     2.253    
    ILOGIC_X1Y148        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.019     2.234    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          2.234    
                         arrival time                          -4.378    
  -------------------------------------------------------------------
                         slack                                 -2.144    

Slack (VIOLATED) :        -2.042ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@0.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.456ns (54.225%)  route 0.385ns (45.775%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 2.701 - 0.833 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y148       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y148       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.385     4.193    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/in_delay_tap_in[0]
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.833 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.446    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.836 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           1.865     2.701    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     2.701    
                         clock uncertainty           -0.448     2.253    
    IDELAY_X1Y148        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102     2.151    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          2.151    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                 -2.042    

Slack (VIOLATED) :        -2.037ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@0.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.456ns (54.550%)  route 0.380ns (45.450%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 2.701 - 0.833 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y148       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y148       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.380     4.188    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/in_delay_tap_in[1]
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.833 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.446    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.836 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           1.865     2.701    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     2.701    
                         clock uncertainty           -0.448     2.253    
    IDELAY_X1Y148        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102     2.151    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          2.151    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 -2.037    

Slack (VIOLATED) :        -2.033ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@0.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.456ns (54.825%)  route 0.376ns (45.175%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 2.701 - 0.833 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y148       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y148       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.376     4.184    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/in_delay_tap_in[4]
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.833 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.446    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.836 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           1.865     2.701    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     2.701    
                         clock uncertainty           -0.448     2.253    
    IDELAY_X1Y148        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102     2.151    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          2.151    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                 -2.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.378ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@27.500ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.376%)  route 0.192ns (57.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 28.501 - 27.500 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y148       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y148       FDRE (Prop_fdre_C_Q)         0.141    31.196 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.192    31.388    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/in_delay_tap_in[4]
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.500    27.500 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.500 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.364    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    26.897 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    27.473    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.502 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           0.999    28.501    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.501    
                         clock uncertainty            0.448    28.949    
    IDELAY_X1Y148        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060    29.009    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -29.009    
                         arrival time                          31.388    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.383ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@27.500ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.848%)  route 0.196ns (58.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 28.501 - 27.500 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y148       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y148       FDRE (Prop_fdre_C_Q)         0.141    31.196 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.196    31.392    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/in_delay_tap_in[0]
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.500    27.500 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.500 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.364    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    26.897 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    27.473    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.502 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           0.999    28.501    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.501    
                         clock uncertainty            0.448    28.949    
    IDELAY_X1Y148        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.060    29.009    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -29.009    
                         arrival time                          31.392    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.383ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@27.500ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.848%)  route 0.196ns (58.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 28.501 - 27.500 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y148       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y148       FDRE (Prop_fdre_C_Q)         0.141    31.196 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.196    31.392    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/in_delay_tap_in[1]
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.500    27.500 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.500 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.364    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    26.897 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    27.473    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.502 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           0.999    28.501    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.501    
                         clock uncertainty            0.448    28.949    
    IDELAY_X1Y148        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060    29.009    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -29.009    
                         arrival time                          31.392    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.428ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@27.500ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.896%)  route 0.241ns (63.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 28.501 - 27.500 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y148       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y148       FDRE (Prop_fdre_C_Q)         0.141    31.196 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.241    31.437    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/in_delay_tap_in[2]
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.500    27.500 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.500 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.364    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    26.897 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    27.473    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.502 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           0.999    28.501    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.501    
                         clock uncertainty            0.448    28.949    
    IDELAY_X1Y148        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060    29.009    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -29.009    
                         arrival time                          31.437    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.431ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@27.500ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.619%)  route 0.244ns (63.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 28.501 - 27.500 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y148       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y148       FDRE (Prop_fdre_C_Q)         0.141    31.196 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.244    31.440    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/in_delay_tap_in[3]
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.500    27.500 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.500 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.364    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    26.897 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    27.473    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.502 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           0.999    28.501    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.501    
                         clock uncertainty            0.448    28.949    
    IDELAY_X1Y148        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060    29.009    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -29.009    
                         arrival time                          31.440    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.474ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/INC
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@27.500ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.317%)  route 0.270ns (65.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 28.501 - 27.500 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141    31.196 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.270    31.466    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/in_delay_data_inc[0]
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/INC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.500    27.500 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.500 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.364    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    26.897 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    27.473    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.502 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           0.999    28.501    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.501    
                         clock uncertainty            0.448    28.949    
    IDELAY_X1Y148        IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042    28.991    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -28.991    
                         arrival time                          31.466    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.476ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CE
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@27.500ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.451%)  route 0.281ns (66.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 28.501 - 27.500 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141    31.196 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.281    31.477    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/in_delay_data_ce[0]
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.500    27.500 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.500 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.364    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    26.897 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    27.473    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.502 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           0.999    28.501    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.501    
                         clock uncertainty            0.448    28.949    
    IDELAY_X1Y148        IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051    29.000    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -29.000    
                         arrival time                          31.477    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.485ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@27.500ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.949%)  route 0.300ns (68.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 28.501 - 27.500 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141    31.196 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.300    31.496    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/bitslip[0]
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.500    27.500 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.500 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.364    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    26.897 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    27.473    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.502 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           0.999    28.501    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000    28.501    
                         clock uncertainty            0.448    28.949    
    ILOGIC_X1Y148        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.062    29.011    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                        -29.011    
                         arrival time                          31.496    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.567ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@27.500ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.399%)  route 0.355ns (71.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 28.501 - 27.500 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141    31.196 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.355    31.551    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/in_delay_reset
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.500    27.500 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.500 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.364    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    26.897 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    27.473    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.502 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           0.999    28.501    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    IDELAY_X1Y148        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.501    
                         clock uncertainty            0.448    28.949    
    IDELAY_X1Y148        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035    28.984    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -28.984    
                         arrival time                          31.551    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.808ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0  {rise@0.833ns fall@7.500ns period=13.333ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_ST_TEST_clk_wiz_2_0 rise@27.500ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.175%)  route 0.411ns (68.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 28.501 - 27.500 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141    31.196 f  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.162    31.358    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/io_reset
    SLICE_X113Y148       LUT1 (Prop_lut1_I0_O)        0.045    31.403 r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master_i_2/O
                         net (fo=2, routed)           0.249    31.652    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master_i_2_n_0
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.500    27.500 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.500 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.364    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    26.897 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    27.473    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.502 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=2, routed)           0.999    28.501    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/clk_div_in
    ILOGIC_X1Y148        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000    28.501    
                         clock uncertainty            0.448    28.949    
    ILOGIC_X1Y148        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106    28.843    ST_TEST_i/ST_TEST_selectio_wiz_2/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                        -28.843    
                         arrival time                          31.652    
  -------------------------------------------------------------------
                         slack                                  2.808    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out4_ST_TEST_clk_wiz_2_0

Setup :           10  Failing Endpoints,  Worst Slack       -2.695ns,  Total Violation      -19.127ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.965ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.695ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@1.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.580ns (38.801%)  route 0.915ns (61.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 3.117 - 1.250 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456     3.808 f  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.352     4.160    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/io_reset
    SLICE_X113Y145       LUT1 (Prop_lut1_I0_O)        0.124     4.284 r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master_i_2/O
                         net (fo=2, routed)           0.563     4.847    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master_i_2_n_0
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     1.250 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.862    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    -0.563 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     1.162    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.253 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           1.864     3.117    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000     3.117    
                         clock uncertainty           -0.448     2.669    
    ILOGIC_X1Y145        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     2.152    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          2.152    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                 -2.695    

Slack (VIOLATED) :        -2.078ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CE
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@1.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.456ns (38.274%)  route 0.735ns (61.726%))
  Logic Levels:           0  
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 3.117 - 1.250 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.735     4.543    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/in_delay_data_ce[0]
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     1.250 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.862    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    -0.563 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     1.162    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.253 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           1.864     3.117    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.117    
                         clock uncertainty           -0.448     2.669    
    IDELAY_X1Y145        IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.203     2.466    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          2.466    
                         arrival time                          -4.543    
  -------------------------------------------------------------------
                         slack                                 -2.078    

Slack (VIOLATED) :        -2.012ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/INC
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@1.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.456ns (38.761%)  route 0.720ns (61.239%))
  Logic Levels:           0  
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 3.117 - 1.250 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.720     4.528    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/in_delay_data_inc[0]
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/INC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     1.250 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.862    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    -0.563 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     1.162    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.253 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           1.864     3.117    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.117    
                         clock uncertainty           -0.448     2.669    
    IDELAY_X1Y145        IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152     2.517    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          2.517    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                 -2.012    

Slack (VIOLATED) :        -1.950ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@1.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.456ns (38.982%)  route 0.714ns (61.018%))
  Logic Levels:           0  
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 3.117 - 1.250 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.714     4.522    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/in_delay_reset
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     1.250 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.862    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    -0.563 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     1.162    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.253 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           1.864     3.117    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.117    
                         clock uncertainty           -0.448     2.669    
    IDELAY_X1Y145        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097     2.572    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          2.572    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                 -1.950    

Slack (VIOLATED) :        -1.889ns  (required time - arrival time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@1.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.456ns (38.438%)  route 0.730ns (61.562%))
  Logic Levels:           0  
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 3.117 - 1.250 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.058     3.352    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.730     4.538    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/bitslip[0]
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     1.250 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.862    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    -0.563 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     1.162    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.253 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           1.864     3.117    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000     3.117    
                         clock uncertainty           -0.448     2.669    
    ILOGIC_X1Y145        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.019     2.650    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          2.650    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                 -1.889    

Slack (VIOLATED) :        -1.853ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@1.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.518ns (48.456%)  route 0.551ns (51.544%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 3.117 - 1.250 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.057     3.351    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y145       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDRE (Prop_fdre_C_Q)         0.518     3.869 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.551     4.420    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/in_delay_tap_in[4]
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     1.250 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.862    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    -0.563 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     1.162    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.253 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           1.864     3.117    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.117    
                         clock uncertainty           -0.448     2.669    
    IDELAY_X1Y145        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102     2.567    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          2.567    
                         arrival time                          -4.420    
  -------------------------------------------------------------------
                         slack                                 -1.853    

Slack (VIOLATED) :        -1.782ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@1.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.719%)  route 0.541ns (54.281%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 3.117 - 1.250 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.057     3.351    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y145       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y145       FDRE (Prop_fdre_C_Q)         0.456     3.807 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.541     4.348    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/in_delay_tap_in[1]
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     1.250 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.862    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    -0.563 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     1.162    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.253 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           1.864     3.117    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.117    
                         clock uncertainty           -0.448     2.669    
    IDELAY_X1Y145        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102     2.567    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          2.567    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                 -1.782    

Slack (VIOLATED) :        -1.624ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@1.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.456ns (54.286%)  route 0.384ns (45.714%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 3.117 - 1.250 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.057     3.351    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y145       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y145       FDRE (Prop_fdre_C_Q)         0.456     3.807 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.384     4.191    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/in_delay_tap_in[0]
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     1.250 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.862    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    -0.563 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     1.162    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.253 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           1.864     3.117    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.117    
                         clock uncertainty           -0.448     2.669    
    IDELAY_X1Y145        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102     2.567    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          2.567    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -1.624    

Slack (VIOLATED) :        -1.624ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@1.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.456ns (54.286%)  route 0.384ns (45.714%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 3.117 - 1.250 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.057     3.351    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y145       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y145       FDRE (Prop_fdre_C_Q)         0.456     3.807 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.384     4.191    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/in_delay_tap_in[2]
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     1.250 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.862    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    -0.563 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     1.162    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.253 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           1.864     3.117    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.117    
                         clock uncertainty           -0.448     2.669    
    IDELAY_X1Y145        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102     2.567    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          2.567    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -1.624    

Slack (VIOLATED) :        -1.620ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@1.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.456ns (54.550%)  route 0.380ns (45.450%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 3.117 - 1.250 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        2.057     3.351    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y145       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y145       FDRE (Prop_fdre_C_Q)         0.456     3.807 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.380     4.187    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/in_delay_tap_in[3]
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     1.250 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.612     2.862    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    -0.563 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725     1.162    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.253 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           1.864     3.117    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.117    
                         clock uncertainty           -0.448     2.669    
    IDELAY_X1Y145        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102     2.567    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          2.567    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                 -1.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.965ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.083ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@27.917ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.965%)  route 0.195ns (58.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 28.917 - 27.917 ) 
    Source Clock Delay      (SCD):    1.054ns = ( 31.054 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.718    31.054    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y145       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y145       FDRE (Prop_fdre_C_Q)         0.141    31.195 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.195    31.390    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/in_delay_tap_in[0]
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.917    27.917 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.917 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.781    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    27.314 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    27.890    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    27.919 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           0.998    28.917    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.917    
                         clock uncertainty            0.448    29.365    
    IDELAY_X1Y145        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.060    29.425    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -29.425    
                         arrival time                          31.390    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.965ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.083ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@27.917ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.965%)  route 0.195ns (58.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 28.917 - 27.917 ) 
    Source Clock Delay      (SCD):    1.054ns = ( 31.054 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.718    31.054    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y145       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y145       FDRE (Prop_fdre_C_Q)         0.141    31.195 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.195    31.390    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/in_delay_tap_in[2]
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.917    27.917 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.917 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.781    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    27.314 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    27.890    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    27.919 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           0.998    28.917    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.917    
                         clock uncertainty            0.448    29.365    
    IDELAY_X1Y145        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060    29.425    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -29.425    
                         arrival time                          31.390    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.966ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.083ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@27.917ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.848%)  route 0.196ns (58.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 28.917 - 27.917 ) 
    Source Clock Delay      (SCD):    1.054ns = ( 31.054 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.718    31.054    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y145       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y145       FDRE (Prop_fdre_C_Q)         0.141    31.195 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.196    31.391    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/in_delay_tap_in[3]
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.917    27.917 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.917 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.781    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    27.314 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    27.890    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    27.919 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           0.998    28.917    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.917    
                         clock uncertainty            0.448    29.365    
    IDELAY_X1Y145        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060    29.425    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -29.425    
                         arrival time                          31.391    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             2.002ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.083ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@27.917ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.762%)  route 0.232ns (62.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 28.917 - 27.917 ) 
    Source Clock Delay      (SCD):    1.054ns = ( 31.054 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.718    31.054    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y145       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y145       FDRE (Prop_fdre_C_Q)         0.141    31.195 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.232    31.427    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/in_delay_tap_in[1]
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.917    27.917 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.917 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.781    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    27.314 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    27.890    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    27.919 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           0.998    28.917    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.917    
                         clock uncertainty            0.448    29.365    
    IDELAY_X1Y145        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060    29.425    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -29.425    
                         arrival time                          31.427    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.035ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.083ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@27.917ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.393%)  route 0.242ns (59.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 28.917 - 27.917 ) 
    Source Clock Delay      (SCD):    1.054ns = ( 31.054 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.718    31.054    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y145       FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDRE (Prop_fdre_C_Q)         0.164    31.218 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.242    31.460    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/in_delay_tap_in[4]
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.917    27.917 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.917 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.781    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    27.314 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    27.890    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    27.919 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           0.998    28.917    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.917    
                         clock uncertainty            0.448    29.365    
    IDELAY_X1Y145        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060    29.425    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -29.425    
                         arrival time                          31.460    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.104ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.083ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@27.917ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.602%)  route 0.335ns (70.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 28.917 - 27.917 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141    31.196 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.335    31.531    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/bitslip[0]
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.917    27.917 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.917 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.781    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    27.314 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    27.890    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    27.919 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           0.998    28.917    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000    28.917    
                         clock uncertainty            0.448    29.365    
    ILOGIC_X1Y145        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.062    29.427    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                        -29.427    
                         arrival time                          31.531    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.128ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/INC
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.083ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@27.917ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.347%)  route 0.339ns (70.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 28.917 - 27.917 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141    31.196 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.339    31.535    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/in_delay_data_inc[0]
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/INC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.917    27.917 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.917 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.781    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    27.314 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    27.890    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    27.919 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           0.998    28.917    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.917    
                         clock uncertainty            0.448    29.365    
    IDELAY_X1Y145        IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042    29.407    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -29.407    
                         arrival time                          31.535    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.153ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CE
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.083ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@27.917ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.410%)  route 0.373ns (72.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 28.917 - 27.917 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141    31.196 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.373    31.569    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/in_delay_data_ce[0]
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.917    27.917 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.917 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.781    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    27.314 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    27.890    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    27.919 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           0.998    28.917    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.917    
                         clock uncertainty            0.448    29.365    
    IDELAY_X1Y145        IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051    29.416    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -29.416    
                         arrival time                          31.569    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.156ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.083ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@27.917ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.156%)  route 0.360ns (71.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 28.917 - 27.917 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141    31.196 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.360    31.556    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/in_delay_reset
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.917    27.917 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.917 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.781    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    27.314 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    27.890    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    27.919 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           0.998    28.917    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    IDELAY_X1Y145        IDELAYE2                                     r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    28.917    
                         clock uncertainty            0.448    29.365    
    IDELAY_X1Y145        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035    29.400    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                        -29.400    
                         arrival time                          31.556    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.399ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0  {rise@1.250ns fall@7.917ns period=13.333ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.083ns  (clk_out4_ST_TEST_clk_wiz_2_0 rise@27.917ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.855%)  route 0.417ns (69.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 28.917 - 27.917 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 31.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.719    31.055    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141    31.196 f  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.168    31.364    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/io_reset
    SLICE_X113Y145       LUT1 (Prop_lut1_I0_O)        0.045    31.409 r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master_i_2/O
                         net (fo=2, routed)           0.249    31.658    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master_i_2_n_0
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0 rise edge)
                                                     27.917    27.917 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    27.917 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           0.864    28.781    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    27.314 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    27.890    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    27.919 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=2, routed)           0.998    28.917    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/clk_div_in
    ILOGIC_X1Y145        ISERDESE2                                    r  ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000    28.917    
                         clock uncertainty            0.448    29.365    
    ILOGIC_X1Y145        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106    29.259    ST_TEST_i/ST_TEST_selectio_wiz_3/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                        -29.259    
                         arrival time                          31.658    
  -------------------------------------------------------------------
                         slack                                  2.399    





