library ieee;
use ieee.std_logic_1164.all;

--Entity
entity Mux2a1en is
	port(
		A : in std_logic;
		B : in std_logic;
		sel : in std_logic;
		en: in std_logic;
		Q,NQ : out std_logic);
end Mux2a1en;

--Architecture
architecture solucion of Mux2a1en is
	signal X: std_logic;
	begin
		process(sel)
		begin
			case sel is
			when '0' => X  <=  A;
			when '1' => X  <=  B;
		end case;
		if (en = '1') then Q<= X;
		else Q <= '0';
		end if;
		if (en = '1') then NQ<= not(X);
		else NQ <= '0';
		end if;
	end process;
end solucion;
