(export (version D)
  (design
    (source /home/butiaev/project/experience/74XX/74xx.sch)
    (date "Wed 27 Apr 2022 15:14:32 EEST")
    (tool "Eeschema 5.1.12-84ad8e8a86~92~ubuntu18.04.1")
    (sheet (number 1) (name /) (tstamps /)
      (title_block
        (title)
        (company)
        (rev)
        (date)
        (source 74xx.sch)
        (comment (number 1) (value ""))
        (comment (number 2) (value ""))
        (comment (number 3) (value ""))
        (comment (number 4) (value "")))))
  (components
    (comp (ref U1)
      (value 74XX00)
      (datasheet https://www.ti.com/lit/ds/symlink/sn7400.pdf)
      (libsource (lib 74IEC) (part 74XX00) (description "4-ch, 2-input, NAND gates"))
      (sheetpath (names /) (tstamps /))
      (tstamp 62681015))
    (comp (ref U2)
      (value 74XX51)
      (libsource (lib 74IEC) (part 74XX51) (description ""))
      (sheetpath (names /) (tstamps /))
      (tstamp 626816F1))
    (comp (ref U3)
      (value 74XX368)
      (libsource (lib 74IEC) (part 74XX368) (description ""))
      (sheetpath (names /) (tstamps /))
      (tstamp 62686FF1))
    (comp (ref U4)
      (value 74AHC00)
      (datasheet https://www.ti.com/lit/ds/symlink/sn7400.pdf)
      (libsource (lib 74IEC) (part 74AHC00) (description "4-ch, 2-input, NAND gates"))
      (sheetpath (names /) (tstamps /))
      (tstamp 6267D21E))
    (comp (ref U5)
      (value 74HC00)
      (datasheet https://www.ti.com/lit/ds/symlink/sn7400.pdf)
      (libsource (lib 74IEC) (part 74HC00) (description "4-ch, 2-input, NAND gates"))
      (sheetpath (names /) (tstamps /))
      (tstamp 6267E1DC)))
  (libparts
    (libpart (lib 74IEC) (part 74XX00)
      (aliases
        (alias 7400)
        (alias 74AC00)
        (alias 74ACT00)
        (alias 74AHC00)
        (alias 74AHCT00)
        (alias 74AL00)
        (alias 74ALS00)
        (alias 74ALS1000)
        (alias 74ALVC00)
        (alias 74AS1000)
        (alias 74AUC00)
        (alias 74F00)
        (alias 74HC00)
        (alias 74HCT00)
        (alias 74L00)
        (alias 74LS00)
        (alias 74LV00)
        (alias 74LVC00))
      (description "4-ch, 2-input, NAND gates")
      (docs https://www.ti.com/lit/ug/scyd013b/scyd013b.pdf)
      (footprints
        (fp DIP14*W7.62mm*)
        (fp SO14*))
      (fields
        (field (name Reference) U)
        (field (name Value) 74XX00))
      (pins
        (pin (num 1) (name A) (type input))
        (pin (num 2) (name B) (type input))
        (pin (num 3) (name ~Y) (type output))
        (pin (num 4) (name A) (type input))
        (pin (num 5) (name B) (type input))
        (pin (num 6) (name ~Y) (type output))
        (pin (num 7) (name GND) (type power_in))
        (pin (num 8) (name ~Y) (type output))
        (pin (num 9) (name A) (type input))
        (pin (num 10) (name B) (type input))
        (pin (num 11) (name ~Y) (type output))
        (pin (num 12) (name A) (type input))
        (pin (num 13) (name B) (type input))
        (pin (num 14) (name VCC) (type power_in))))
    (libpart (lib 74IEC) (part 74XX368)
      (footprints
        (fp DIP16*W7.62mm*)
        (fp SO16*))
      (fields
        (field (name Reference) U)
        (field (name Value) 74XX368))
      (pins
        (pin (num 1) (name ~EZ) (type input))
        (pin (num 2) (name A) (type input))
        (pin (num 3) (name ~A) (type output))
        (pin (num 4) (name B) (type input))
        (pin (num 5) (name ~B) (type output))
        (pin (num 6) (name C) (type input))
        (pin (num 7) (name ~C) (type output))
        (pin (num 8) (name GND) (type power_in))
        (pin (num 9) (name ~D) (type output))
        (pin (num 10) (name D) (type input))
        (pin (num 11) (name ~A) (type output))
        (pin (num 12) (name A) (type input))
        (pin (num 13) (name ~B) (type output))
        (pin (num 14) (name B) (type input))
        (pin (num 15) (name ~EZ) (type input))
        (pin (num 16) (name VCC) (type power_in))))
    (libpart (lib 74IEC) (part 74XX51)
      (fields
        (field (name Reference) U)
        (field (name Value) 74XX51))
      (pins
        (pin (num 1) (name A) (type input))
        (pin (num 2) (name A) (type input))
        (pin (num 3) (name B) (type input))
        (pin (num 4) (name C) (type input))
        (pin (num 5) (name D) (type input))
        (pin (num 6) (name ~Y) (type output))
        (pin (num 7) (name GND) (type power_in))
        (pin (num 8) (name ~Y) (type output))
        (pin (num 9) (name F) (type input))
        (pin (num 10) (name E) (type input))
        (pin (num 11) (name D) (type input))
        (pin (num 12) (name B) (type input))
        (pin (num 13) (name C) (type input))
        (pin (num 14) (name VCC) (type power_in)))))
  (libraries
    (library (logical 74IEC)
      (uri /home/butiaev/project/experience/74XX/74IEC.lib)))
  (nets
    (net (code 1) (name "Net-(U3-Pad14)")
      (node (ref U3) (pin 14)))
    (net (code 2) (name "Net-(U3-Pad10)")
      (node (ref U3) (pin 10)))
    (net (code 3) (name "Net-(U3-Pad2)")
      (node (ref U3) (pin 2)))
    (net (code 4) (name "Net-(U3-Pad3)")
      (node (ref U3) (pin 3)))
    (net (code 5) (name "Net-(U3-Pad4)")
      (node (ref U3) (pin 4)))
    (net (code 6) (name "Net-(U3-Pad5)")
      (node (ref U3) (pin 5)))
    (net (code 7) (name "Net-(U3-Pad6)")
      (node (ref U3) (pin 6)))
    (net (code 8) (name "Net-(U3-Pad7)")
      (node (ref U3) (pin 7)))
    (net (code 9) (name "Net-(U3-Pad9)")
      (node (ref U3) (pin 9)))
    (net (code 10) (name VCC)
      (node (ref U4) (pin 14))
      (node (ref U2) (pin 14))
      (node (ref U1) (pin 14))
      (node (ref U5) (pin 14))
      (node (ref U2) (pin 14))
      (node (ref U3) (pin 16))
      (node (ref U3) (pin 16)))
    (net (code 11) (name GND)
      (node (ref U2) (pin 7))
      (node (ref U2) (pin 7))
      (node (ref U3) (pin 8))
      (node (ref U1) (pin 7))
      (node (ref U4) (pin 7))
      (node (ref U3) (pin 8))
      (node (ref U5) (pin 7)))
    (net (code 12) (name "Net-(U3-Pad11)")
      (node (ref U3) (pin 11)))
    (net (code 13) (name "Net-(U3-Pad12)")
      (node (ref U3) (pin 12)))
    (net (code 14) (name "Net-(U3-Pad13)")
      (node (ref U3) (pin 13)))
    (net (code 15) (name "Net-(U3-Pad1)")
      (node (ref U3) (pin 1)))
    (net (code 16) (name "Net-(U3-Pad15)")
      (node (ref U3) (pin 15)))
    (net (code 17) (name "Net-(U4-Pad1)")
      (node (ref U4) (pin 1)))
    (net (code 18) (name "Net-(U4-Pad2)")
      (node (ref U4) (pin 2)))
    (net (code 19) (name "Net-(U4-Pad3)")
      (node (ref U4) (pin 3)))
    (net (code 20) (name "Net-(U5-Pad1)")
      (node (ref U5) (pin 1)))
    (net (code 21) (name "Net-(U5-Pad2)")
      (node (ref U5) (pin 2)))
    (net (code 22) (name "Net-(U5-Pad3)")
      (node (ref U5) (pin 3)))
    (net (code 23) (name "Net-(U2-Pad8)")
      (node (ref U2) (pin 8)))
    (net (code 24) (name "Net-(U1-Pad1)")
      (node (ref U1) (pin 1)))
    (net (code 25) (name "Net-(U1-Pad2)")
      (node (ref U1) (pin 2)))
    (net (code 26) (name "Net-(U1-Pad3)")
      (node (ref U1) (pin 3)))
    (net (code 27) (name "Net-(U2-Pad1)")
      (node (ref U2) (pin 1)))
    (net (code 28) (name "Net-(U2-Pad10)")
      (node (ref U2) (pin 10)))
    (net (code 29) (name "Net-(U2-Pad11)")
      (node (ref U2) (pin 11)))
    (net (code 30) (name "Net-(U2-Pad12)")
      (node (ref U2) (pin 12)))
    (net (code 31) (name "Net-(U2-Pad13)")
      (node (ref U2) (pin 13)))
    (net (code 32) (name "Net-(U2-Pad9)")
      (node (ref U2) (pin 9)))
    (net (code 33) (name "Net-(U2-Pad2)")
      (node (ref U2) (pin 2)))
    (net (code 34) (name "Net-(U2-Pad3)")
      (node (ref U2) (pin 3)))
    (net (code 35) (name "Net-(U2-Pad4)")
      (node (ref U2) (pin 4)))
    (net (code 36) (name "Net-(U2-Pad5)")
      (node (ref U2) (pin 5)))
    (net (code 37) (name "Net-(U2-Pad6)")
      (node (ref U2) (pin 6)))))