--- |
  ; ModuleID = 'gcc.rtlanal.insn_dependent_p_1.ll'
  target datalayout = "e-m:e-p:32:32-i64:64-v128:64:128-a:0:32-n32-S64"
  target triple = "armv6t2-pc-linux-eabi"
  
  %struct.rtx_def.150 = type { i32, [1 x %union.rtunion_def.151] }
  %union.rtunion_def.151 = type { i32 }
  
  ; Function Attrs: nounwind
  declare i32 @reg_mentioned_p(%struct.rtx_def.150*, %struct.rtx_def.150*) #0
  
  ; Function Attrs: nounwind
  define hidden void @insn_dependent_p_1(%struct.rtx_def.150* %x, %struct.rtx_def.150* nocapture readnone %pat, i8* nocapture %data) #0 {
    %1 = bitcast i8* %data to %struct.rtx_def.150**
    %2 = load %struct.rtx_def.150*, %struct.rtx_def.150** %1, align 4
    %3 = icmp eq %struct.rtx_def.150* %2, null
    br i1 %3, label %9, label %4
  
  ; <label>:4                                       ; preds = %0
    %5 = tail call i32 @reg_mentioned_p(%struct.rtx_def.150* %x, %struct.rtx_def.150* nonnull %2)
    %6 = icmp eq i32 %5, 0
    br i1 %6, label %9, label %7
  
  ; <label>:7                                       ; preds = %4
    %8 = bitcast i8* %data to %struct.rtx_def.150**
    store %struct.rtx_def.150* null, %struct.rtx_def.150** %8, align 4
    br label %9
  
  ; <label>:9                                       ; preds = %7, %4, %0
    ret void
  }
  
  attributes #0 = { nounwind "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="arm1156t2f-s" "target-features"="+thumb-mode" "unsafe-fp-math"="false" "use-soft-float"="false" }
  
  !llvm.module.flags = !{!0, !1}
  !llvm.ident = !{!2}
  
  !0 = !{i32 1, !"wchar_size", i32 4}
  !1 = !{i32 1, !"min_enum_size", i32 4}
  !2 = !{!"clang version 3.8.0 (http://llvm.org/git/clang.git 2d49f0a0ae8366964a93e3b7b26e29679bee7160) (http://llvm.org/git/llvm.git 60bc66b44837125843b58ed3e0fd2e6bb948d839)"}

...
---
name:            insn_dependent_p_1
alignment:       1
exposesReturnsTwice: false
hasInlineAsm:    false
isSSA:           true
tracksRegLiveness: true
tracksSubRegLiveness: false
registers:       
  - { id: 0, class: gprnopc }
  - { id: 1, class: gpr }
  - { id: 2, class: gpr }
  - { id: 3, class: gpr }
  - { id: 4, class: gprnopc }
  - { id: 5, class: rgpr }
liveins:         
  - { reg: '%r0', virtual-reg: '%1' }
  - { reg: '%r2', virtual-reg: '%3' }
frameInfo:       
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    0
  adjustsStack:    false
  hasCalls:        true
  maxCallFrameSize: 0
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
body:             |
  bb.0 (%ir-block.0, freq 20):
    successors: %bb.3(37), %bb.1(62)
    liveins: %r0, %r2
  
    %3 = COPY %r2
    %1 = COPY %r0
    %0 = t2LDRi12 %3, 0, 14, _, <0x274f3a0> = !{!"unison-memory-partition", i32 0} :: (load 4 from %ir.1)
    t2CMPri %0, 0, 14, _, implicit-def %cpsr
    t2Bcc %bb.3, 0, %cpsr
    t2B %bb.1, 14, _
  
  bb.1 (%ir-block.4, freq 12):
    successors: %bb.3(37), %bb.2(62)
  
    ADJCALLSTACKDOWN 0, 14, _, implicit-def dead %sp, implicit %sp
    %r0 = COPY %1
    %r1 = COPY %0
    tBL 14, _, @reg_mentioned_p, csr_aapcs, implicit-def dead %lr, implicit %sp, implicit %r0, implicit %r1, implicit-def %sp, implicit-def %r0
    ADJCALLSTACKUP 0, 0, 14, _, implicit-def dead %sp, implicit %sp
    %4 = COPY %r0
    t2CMPri %4, 0, 14, _, implicit-def %cpsr
    t2Bcc %bb.3, 0, %cpsr
    t2B %bb.2, 14, _
  
  bb.2 (%ir-block.7, freq 8):
    successors: %bb.3(100)
  
    %5 = t2MOVi 0, 14, _, _
    t2STRi12 killed %5, %3, 0, 14, _, <0x274f3a0> = !{!"unison-memory-partition", i32 0} :: (store 4 into %ir.8)
  
  bb.3 (%ir-block.9, freq 20):
    liveouts:
  
    tBX_RET 14, _

...
---
unison-test-target: ARM
unison-test-goal: speed
unison-test-expected-cost: 38
unison-test-expected-proven: true
unison-test-expected-has-solution: true
...
