

================================================================
== Vivado HLS Report for 'canny_Mat2AXIvideo_8_1022_1022_0_s'
================================================================
* Date:           Fri Jul 06 13:00:22 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        cannyedge
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.44|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1047551|  1047551|  1047551|  1047551|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  1047550|  1047550|      1025|          -|          -|  1022|    no    |
        | + loop_width  |     1022|     1022|         2|          1|          1|  1022|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	5  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: tmp_user_V [1/1] 0.00ns
._crit_edge:0  %tmp_user_V = alloca i1

ST_1: stg_7 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_8 [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_9 [1/1] 1.57ns
._crit_edge:3  store i1 true, i1* %tmp_user_V

ST_1: stg_10 [1/1] 1.57ns
._crit_edge:4  br label %0


 <State 2>: 3.44ns
ST_2: p_s [1/1] 0.00ns
:0  %p_s = phi i10 [ 0, %._crit_edge ], [ %i_V, %3 ]

ST_2: exitcond1 [1/1] 2.07ns
:1  %exitcond1 = icmp eq i10 %p_s, -2

ST_2: stg_13 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1022, i64 1022, i64 1022)

ST_2: i_V [1/1] 1.84ns
:3  %i_V = add i10 %p_s, 1

ST_2: stg_15 [1/1] 0.00ns
:4  br i1 %exitcond1, label %4, label %1

ST_2: stg_16 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)

ST_2: stg_18 [1/1] 1.57ns
:2  br label %2

ST_2: stg_19 [1/1] 0.00ns
:0  ret void


 <State 3>: 3.44ns
ST_3: p_5 [1/1] 0.00ns
:0  %p_5 = phi i10 [ 0, %1 ], [ %j_V, %.critedge ]

ST_3: exitcond [1/1] 2.07ns
:1  %exitcond = icmp eq i10 %p_5, -2

ST_3: stg_22 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1022, i64 1022, i64 1022)

ST_3: j_V [1/1] 1.84ns
:3  %j_V = add i10 %p_5, 1

ST_3: stg_24 [1/1] 0.00ns
:4  br i1 %exitcond, label %3, label %.critedge

ST_3: axi_last_V [1/1] 2.07ns
.critedge:4  %axi_last_V = icmp eq i10 %p_5, -3


 <State 4>: 1.57ns
ST_4: tmp_user_V_load [1/1] 0.00ns
.critedge:0  %tmp_user_V_load = load i1* %tmp_user_V

ST_4: stg_27 [1/1] 0.00ns
.critedge:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind

ST_4: tmp_s [1/1] 0.00ns
.critedge:2  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)

ST_4: stg_29 [1/1] 0.00ns
.critedge:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_37 [1/1] 0.00ns
.critedge:5  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1822)

ST_4: stg_31 [1/1] 0.00ns
.critedge:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_47 [1/1] 1.00ns
.critedge:7  %tmp_47 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_V)

ST_4: empty [1/1] 0.00ns
.critedge:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1822, i32 %tmp_37)

ST_4: stg_34 [1/1] 0.00ns
.critedge:9  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1819) nounwind

ST_4: stg_35 [1/1] 0.00ns
.critedge:10  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i8 %tmp_47, i1 true, i1 undef, i1 %tmp_user_V_load, i1 %axi_last_V, i1 undef, i1 undef)

ST_4: empty_72 [1/1] 0.00ns
.critedge:11  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_s)

ST_4: stg_37 [1/1] 1.57ns
.critedge:12  store i1 false, i1* %tmp_user_V

ST_4: stg_38 [1/1] 0.00ns
.critedge:13  br label %2


 <State 5>: 0.00ns
ST_5: empty_73 [1/1] 0.00ns
:0  %empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp)

ST_5: stg_40 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
