# Mips_Processor_Piplined-Design_Verilog

![Screenshot 2022-09-07 174435](https://user-images.githubusercontent.com/82783247/188923480-68729011-5be7-4373-8fd3-61f0e020e9eb.png)
