module partsel_00741(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire [29:6] x4;
  wire [1:24] x5;
  wire [7:29] x6;
  wire [1:30] x7;
  wire [3:27] x8;
  wire [1:27] x9;
  wire [26:1] x10;
  wire signed [6:24] x11;
  wire signed [6:31] x12;
  wire [29:0] x13;
  wire [2:27] x14;
  wire [26:6] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [31:1] p0 = 928645751;
  localparam [3:28] p1 = 885169257;
  localparam signed [25:0] p2 = 619556336;
  localparam [1:25] p3 = 151904264;
  assign x4 = p1[9 +: 1];
  assign x5 = ((p0 - ((x0[21 -: 3] + p1) & {((p0[1 + s2 +: 7] | x4) + p3[20]), (x0[12 + s0 -: 6] ^ x3[20 -: 1])})) & (((!ctrl[1] || ctrl[1] || ctrl[0] ? p1[13 +: 3] : {p0[19 + s0 +: 8], x2}) | x4[27 + s0 -: 1]) & x2));
  assign x6 = x4;
  assign x7 = x3[14];
  assign x8 = p2;
  assign x9 = (!ctrl[3] || !ctrl[0] || ctrl[1] ? (x5[20 -: 4] ^ x3[27 + s3 +: 3]) : x8);
  assign x10 = {(!ctrl[0] && ctrl[1] && ctrl[1] ? x4[14 + s3 +: 4] : {2{({p3, x2[11 + s0 +: 4]} ^ x3[11 + s3 -: 1])}}), x1[22]};
  assign x11 = p3[13];
  assign x12 = x3;
  assign x13 = (p3[21] + (ctrl[1] && ctrl[1] && !ctrl[1] ? p3[15 +: 3] : ((((p0[21] ^ (x8[17] + (x6[4 + s0 +: 1] - x10[15]))) - x12) ^ ((p3 & x4[4 + s0 +: 3]) + x8)) & (!ctrl[1] || ctrl[1] && !ctrl[1] ? p2[11 + s0] : (x4 ^ p0)))));
  assign x14 = x9[27 + s3 +: 8];
  assign x15 = x13[14];
  assign y0 = x13[21 -: 2];
  assign y1 = p2[8 +: 3];
  assign y2 = p3[22 + s1 +: 3];
  assign y3 = ((!ctrl[1] && !ctrl[0] && !ctrl[3] ? (((x0[13 + s0] & x12) + p1) - (x13[21 + s0 +: 8] + (ctrl[3] || ctrl[0] && ctrl[2] ? (p1[14 + s2] & x0) : x1[13 -: 4]))) : {(!ctrl[0] && ctrl[3] && !ctrl[2] ? x12[18] : {2{x11[6 + s2]}}), {{2{(x14[23] | p0)}}, p3}}) + {{2{p1}}, x15[23 + s3 +: 8]});
endmodule
