// Seed: 2214425132
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin
    if (1) $display;
    else {id_3 && 1'h0, 1, id_3, 1} = id_2 - id_2;
    assert (1) id_2 = id_3;
  end
  always_ff {1'd0, 1'b0} <= id_2;
  wire id_5;
  module_0();
  wire id_6;
endmodule
