<html>
<body>
<pre>
<h1>Vision Build Log</h1>
<h2>Project:</h2>
E:\嵌入式\lab9\lab3\lab3\lab\lab3-2.uvproj
Project File Date:  11/29/2017

<h2>Output:</h2>
Rebuild target 'Target 1'
assembling Startup.s...
compiling main.c...
linking...
Program Size: Code=1196 RO-data=16 RW-data=0 ZI-data=352  
".\lab3-2.axf" - 0 Error(s), 0 Warning(s).
Load "E:\\嵌入式\\lab9\\lab3\\lab3\\lab\\lab3-2.axf" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
</pre>
</body>
</html>
b3\\lab3\\lab\\lab3-2.axf" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
