0.7
2020.2
May 22 2024
18:54:44
/home/lex/Documents/git/gru-hardware-implementation-and-optimization/gru.sv,1764818449,systemVerilog,,/home/lex/Documents/git/gru-hardware-implementation-and-optimization/mult.sv,,gru,,uvm,,,,,,
/home/lex/Documents/git/gru-hardware-implementation-and-optimization/gru_tb.sv,1764818449,systemVerilog,,,,gru_tb,,uvm,,,,,,
/home/lex/Documents/git/gru-hardware-implementation-and-optimization/mult.sv,1764816880,systemVerilog,,/home/lex/Documents/git/gru-hardware-implementation-and-optimization/sigmoid.sv,,mult,,uvm,,,,,,
/home/lex/Documents/git/gru-hardware-implementation-and-optimization/sigmoid.sv,1764816880,systemVerilog,,/home/lex/Documents/git/gru-hardware-implementation-and-optimization/tanh.sv,,sigmoid,,uvm,,,,,,
/home/lex/Documents/git/gru-hardware-implementation-and-optimization/tanh.sv,1764816880,systemVerilog,,/home/lex/Documents/git/gru-hardware-implementation-and-optimization/gru_tb.sv,,tanh,,uvm,,,,,,
/home/lex/Documents/git/gru-hardware-implementation-and-optimization/vivado_proj/gru_proj.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
