Release 14.5 Map P.58f (nt64)
Xilinx Mapping Report File for Design 'example_ibert'

Design Information
------------------
Command Line   : map -w -detail -o example_ibert.map.ncd example_ibert.ngd 
Target Device  : xc7k325t
Target Package : ffg900
Target Speed   : -2
Mapper Version : kintex7 -- $Revision: 1.55 $
Mapped Date    : Fri Apr 22 17:49:50 2016

Design Summary
--------------
Number of errors:      0
Number of warnings:   42
Slice Logic Utilization:
  Number of Slice Registers:                11,062 out of 407,600    2%
    Number used as Flip Flops:              11,062
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      7,880 out of 203,800    3%
    Number used as logic:                    6,251 out of 203,800    3%
      Number using O6 output only:           4,398
      Number using O5 output only:             611
      Number using O5 and O6:                1,242
      Number used as ROM:                        0
    Number used as Memory:                     315 out of  64,000    1%
      Number used as Dual Port RAM:             24
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 24
      Number used as Single Port RAM:            0
      Number used as Shift Register:           291
        Number using O6 output only:           291
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:  1,314
      Number with same-slice register load:    924
      Number with same-slice carry load:       390
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,821 out of  50,950    5%
  Number of LUT Flip Flop pairs used:       10,333
    Number with an unused Flip Flop:         1,115 out of  10,333   10%
    Number with an unused LUT:               2,453 out of  10,333   23%
    Number of fully used LUT-FF pairs:       6,765 out of  10,333   65%
    Number of unique control sets:             364
    Number of slice register sites lost
      to control set restrictions:             527 out of 407,600    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         2 out of     500    1%
    Number of LOCed IOBs:                        2 out of       2  100%
    Number of bonded IPADs:                     10
      Number of LOCed IPADs:                     2 out of      10   20%
    Number of bonded OPADs:                      8

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     445    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     500    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     500    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             8 out of     168    4%
  Number of BUFRs:                               0 out of      40    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     840    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      4 out of      16   25%
    Number of LOCed GTXE2_CHANNELs:              4 out of       4  100%
  Number of GTXE2_COMMONs:                       1 out of       4   25%
    Number of LOCed GTXE2_COMMONs:               1 out of       1  100%
  Number of IBUFDS_GTE2s:                        1 out of       8   12%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      10    0%
  Number of IN_FIFOs:                            0 out of      40    0%
  Number of MMCME2_ADVs:                         1 out of      10   10%
  Number of OUT_FIFOs:                           0 out of      40    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of      10    0%
  Number of PHY_CONTROLs:                        0 out of      10    0%
  Number of PLLE2_ADVs:                          0 out of      10    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.01

Peak Memory Usage:  1345 MB
Total REAL time to MAP completion:  4 mins 55 secs 
Total CPU time to MAP completion:   4 mins 31 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:701 - PAD symbol "IBERT_SYSCLOCK_P_IPAD" has an undefined
   IOSTANDARD.
WARNING:LIT:701 - PAD symbol "IBERT_SYSCLOCK_N_IPAD" has an undefined
   IOSTANDARD.
WARNING:LIT:701 - PAD symbol "X0Y12_RX_P_IPAD" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "X0Y12_RX_P_IPAD" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "X0Y12_RX_N_IPAD" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "X0Y12_RX_N_IPAD" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "X0Y13_RX_P_IPAD" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "X0Y13_RX_P_IPAD" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "X0Y13_RX_N_IPAD" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "X0Y13_RX_N_IPAD" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "X0Y14_RX_P_IPAD" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "X0Y14_RX_P_IPAD" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "X0Y14_RX_N_IPAD" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "X0Y14_RX_N_IPAD" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "X0Y15_RX_P_IPAD" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "X0Y15_RX_P_IPAD" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "X0Y15_RX_N_IPAD" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "X0Y15_RX_N_IPAD" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "Q3_CLK0_MGTREFCLK_P_IPAD" has an undefined
   IOSTANDARD.
WARNING:LIT:701 - PAD symbol "Q3_CLK0_MGTREFCLK_N_IPAD" has an undefined
   IOSTANDARD.
WARNING:LIT:701 - PAD symbol "X0Y12_TX_P_OPAD" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "X0Y12_TX_P_OPAD" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "X0Y12_TX_N_OPAD" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "X0Y12_TX_N_OPAD" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "X0Y13_TX_P_OPAD" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "X0Y13_TX_P_OPAD" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "X0Y13_TX_N_OPAD" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "X0Y13_TX_N_OPAD" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "X0Y14_TX_P_OPAD" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "X0Y14_TX_P_OPAD" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "X0Y14_TX_N_OPAD" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "X0Y14_TX_N_OPAD" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "X0Y15_TX_P_OPAD" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "X0Y15_TX_P_OPAD" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "X0Y15_TX_N_OPAD" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "X0Y15_TX_N_OPAD" is not constrained (LOC) to a
   specific location.
WARNING:Pack:2949 - The I/O component IBERT_SYSCLOCK_N_IPAD uses an DQS_BIAS
   attribute with I/O standard LVDS. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component IBERT_SYSCLOCK_P_IPAD uses an DQS_BIAS
   attribute with I/O standard LVDS. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:PhysDesignRules:367 - The signal
   <U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_
   INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_
   INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_
   INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_
   INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network control0<35> has no load.
INFO:LIT:243 - Logical network control0<34> has no load.
INFO:LIT:243 - Logical network control0<33> has no load.
INFO:LIT:243 - Logical network control0<32> has no load.
INFO:LIT:243 - Logical network control0<31> has no load.
INFO:LIT:243 - Logical network control0<30> has no load.
INFO:LIT:243 - Logical network control0<29> has no load.
INFO:LIT:243 - Logical network control0<28> has no load.
INFO:LIT:243 - Logical network control0<27> has no load.
INFO:LIT:243 - Logical network control0<26> has no load.
INFO:LIT:243 - Logical network control0<25> has no load.
INFO:LIT:243 - Logical network control0<24> has no load.
INFO:LIT:243 - Logical network control0<23> has no load.
INFO:LIT:243 - Logical network control0<22> has no load.
INFO:LIT:243 - Logical network control0<21> has no load.
INFO:LIT:243 - Logical network control0<20> has no load.
INFO:LIT:243 - Logical network control0<19> has no load.
INFO:LIT:243 - Logical network control0<18> has no load.
INFO:LIT:243 - Logical network control0<17> has no load.
INFO:LIT:243 - Logical network control0<16> has no load.
INFO:LIT:243 - Logical network control0<15> has no load.
INFO:LIT:243 - Logical network control0<14> has no load.
INFO:LIT:243 - Logical network control0<13> has no load.
INFO:LIT:243 - Logical network control0<12> has no load.
INFO:LIT:243 - Logical network U_IBERT/Q3_CLK1_MGTREFCLK_I has no load.
INFO:LIT:243 - Logical network
   U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_I
   NTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/OVERFLOW has no load.
INFO:LIT:243 - Logical network
   U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_I
   NTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/UNDERFLOW has no load.
INFO:LIT:243 - Logical network
   U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_I
   NTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34/SPO has no load.
INFO:LIT:243 - Logical network
   U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_I
   NTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33/SPO has no load.
INFO:LIT:243 - Logical network
   U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_I
   NTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32/SPO has no load.
INFO:LIT:243 - Logical network
   U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_I
   NTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31/SPO has no load.
INFO:LIT:243 - Logical network
   U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_I
   NTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i has no load.
INFO:LIT:243 - Logical network
   U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_I
   NTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/OVERFLOW has no load.
INFO:LIT:243 - Logical network
   U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_I
   NTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/UNDERFLOW has no load.
INFO:LIT:243 - Logical network
   U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_I
   NTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34/SPO has no load.
INFO:LIT:243 - Logical network
   U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_I
   NTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33/SPO has no load.
INFO:LIT:243 - Logical network
   U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_I
   NTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32/SPO has no load.
INFO:LIT:243 - Logical network
   U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_I
   NTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31/SPO has no load.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.970 Volts. (default - Range: 0.970 to
   1.030 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  56 block(s) removed
   9 block(s) optimized away
  42 signal(s) removed
1016 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT" (ROM)
removed.
Loadless block "U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
The signal "control0<35>" is sourceless and has been removed.
The signal "control0<34>" is sourceless and has been removed.
The signal "control0<33>" is sourceless and has been removed.
The signal "control0<32>" is sourceless and has been removed.
The signal "control0<31>" is sourceless and has been removed.
The signal "control0<30>" is sourceless and has been removed.
The signal "control0<29>" is sourceless and has been removed.
The signal "control0<28>" is sourceless and has been removed.
The signal "control0<27>" is sourceless and has been removed.
The signal "control0<26>" is sourceless and has been removed.
The signal "control0<25>" is sourceless and has been removed.
The signal "control0<24>" is sourceless and has been removed.
The signal "control0<23>" is sourceless and has been removed.
The signal "control0<22>" is sourceless and has been removed.
The signal "control0<21>" is sourceless and has been removed.
The signal "control0<20>" is sourceless and has been removed.
The signal "control0<19>" is sourceless and has been removed.
The signal "control0<18>" is sourceless and has been removed.
The signal "control0<17>" is sourceless and has been removed.
The signal "control0<16>" is sourceless and has been removed.
The signal "control0<15>" is sourceless and has been removed.
The signal "control0<14>" is sourceless and has been removed.
The signal "control0<13>" is sourceless and has been removed.
The signal "control0<12>" is sourceless and has been removed.
The signal
"U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INT
ERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwhf.whf/OVERFLOW" is sourceless and has been removed.
The signal
"U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INT
ERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/UNDERFLOW" is sourceless and has been removed.
The signal
"U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INT
ERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/underflow_i" is sourceless and has been removed.
 Sourceless block
"U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INT
ERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/UNDERFLOW" (FF) removed.
The signal
"U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INT
ERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" is sourceless and has been removed.
 Sourceless block
"U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INT
ERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwhf.whf/OVERFLOW" (FF) removed.
The signal
"U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INT
ERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INT
ERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwhf.whf/OVERFLOW" is sourceless and has been removed.
The signal
"U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INT
ERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/UNDERFLOW" is sourceless and has been removed.
The signal
"U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INT
ERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/underflow_i" is sourceless and has been removed.
 Sourceless block
"U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INT
ERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/UNDERFLOW" (FF) removed.
The signal
"U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INT
ERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" is sourceless and has been removed.
 Sourceless block
"U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INT
ERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwhf.whf/OVERFLOW" (FF) removed.
The signal "U_ICON/U0/U_ICON/iCOMMAND_SEL<15>" is sourceless and has been
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE" (ROM)
removed.
The signal "U_ICON/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and has been
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE" (ROM)
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE" (ROM)
removed.
The signal "U_ICON/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and has been
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE" (ROM)
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE" (ROM)
removed.
The signal "U_ICON/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless and has been
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE" (ROM)
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE" (ROM)
removed.
The signal "U_ICON/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless and has been
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE" (ROM)
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE" (ROM)
removed.
The signal "U_ICON/U0/U_ICON/iCOMMAND_SEL<10>" is sourceless and has been
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE" (ROM)
removed.
The signal "U_ICON/U0/U_ICON/iCOMMAND_SEL<9>" is sourceless and has been
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE" (ROM)
removed.
The signal "U_ICON/U0/U_ICON/iCOMMAND_SEL<8>" is sourceless and has been
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE" (ROM)
removed.
The signal "U_ICON/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>" is sourceless and
has been removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE" (ROM)
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE" (ROM)
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM)
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM)
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
Unused block
"U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INT
ERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/underflow_i1" (ROM) removed.
Unused block
"U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INT
ERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i1" (ROM) removed.
Unused block
"U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INT
ERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/underflow_i1" (ROM) removed.
Unused block
"U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INT
ERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INT
ERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i1" (ROM) removed.
Unused block "U_ICON/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Unused block "U_ICON/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Unused block "U_ICON/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Unused block "U_ICON/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Unused block "U_ICON/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Unused block "U_ICON/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[15].U_LUT" (ROM)
removed.
Unused block "U_ICON/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Unused block "U_ICON/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Unused block "U_ICON/U0/U_ICON/U_CTRL_OUT/U_CMDGRP1" (ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
GND
		U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_IN
TERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/XST_GND
GND
		U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_IN
TERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/XST_GND
LUT4
		U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_IN
TERFACE/U_STATIC_STATUS/G_STAT[6].U_ROM
   optimized to 0
LUT4
		U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_IN
TERFACE/U_STATIC_STATUS/G_STAT[7].U_ROM
   optimized to 0
GND 		U_IBERT/U0/U_IBERT_CORE/XST_GND
VCC 		U_IBERT/U0/U_IBERT_CORE/XST_VCC
GND 		U_ICON/XST_GND
VCC 		U_ICON/XST_VCC
GND 		XST_GND

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF 		U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
INV
		U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_IN
TERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11_cepot_INV_0
INV
		U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_IN
TERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11_cepot_INV_0
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<46>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<45>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<44>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<43>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<42>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<41>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<40>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<39>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<38>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<37>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<36>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<35>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<34>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<33>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<32>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<31>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<30>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<29>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<28>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<27>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<26>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<25>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<24>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<23>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<22>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<21>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<20>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<19>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<18>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<17>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<16>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<46>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<45>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<44>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<43>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<42>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<41>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<40>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<39>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<38>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<37>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<36>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<35>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<34>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<33>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<32>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<31>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<30>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<29>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<28>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<27>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<26>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<25>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<24>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<23>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<22>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<21>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<20>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<19>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<18>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<17>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<16>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<16>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<17>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<18>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<19>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<20>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<21>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<22>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<23>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<24>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<25>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<26>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<27>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<28>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<29>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<30>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<31>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<32>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<33>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<34>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<35>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<36>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<37>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<38>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<39>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<40>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<41>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<42>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<43>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<44>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<45>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<46>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<16>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<17>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<18>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<19>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<20>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<21>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<22>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<23>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<24>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<25>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<26>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<27>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<28>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<29>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<30>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<31>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<32>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<33>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<34>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<35>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<36>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<37>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<38>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<39>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<40>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<41>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<42>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<43>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<44>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<45>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<46>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<16>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<17>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<18>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<19>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<20>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<21>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<22>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<23>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<24>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<25>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<26>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<27>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<28>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<29>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<30>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<31>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<32>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<33>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<34>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<35>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<36>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<37>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<38>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<39>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<40>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<41>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<42>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<43>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<44>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<45>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<46>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<16>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<17>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<18>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<19>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<20>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<21>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<22>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<23>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<24>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<25>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<26>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<27>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<28>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<29>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<30>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<31>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<32>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<33>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<34>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<35>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<36>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<37>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<38>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<39>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<40>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<41>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<42>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<43>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<44>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<45>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<46>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<16>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<17>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<18>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<19>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<20>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<21>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<22>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<23>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<24>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<25>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<26>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<27>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<28>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<29>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<30>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<31>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<32>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<33>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<34>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<35>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<36>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<37>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<38>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<39>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<40>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<41>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<42>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<43>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<44>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<45>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_cy<46>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<1>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<2>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<3>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<5>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<6>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<7>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<8>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<9>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<10>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<11>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<12>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<13>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<14>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<16>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<17>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<18>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<19>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<20>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<21>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<22>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<23>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<24>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<25>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<26>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<27>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<28>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<29>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<30>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<31>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<32>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<33>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<34>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<35>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<36>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<37>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<38>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<39>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<40>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<41>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<42>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<43>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<44>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<45>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_cy<46>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<46>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<45>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<44>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<43>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<42>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<41>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<40>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<39>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<38>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<37>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<36>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<35>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<34>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<33>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<32>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<31>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<30>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<29>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<28>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<27>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<26>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<25>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<24>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<23>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<22>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<21>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<20>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<19>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<18>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<17>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<16>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<15>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<14>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<13>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<12>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<11>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<10>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<9>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<8>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<7>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<6>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<5>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<4>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Maccum_a_xor<47>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Maccum_a_xor<47>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_xor<47>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_xor<47>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_xor<47>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_xor<47>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/Mcount
_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/Mcount
_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_testclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/Mcoun
t_refclk_cnt_xor<15>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_co
unter/Madd_count_xor<47>_rt
LUT1
		U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_co
unter/Madd_count_xor<47>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_xor<47>_rt
LUT1 		U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/Mcount_timer_cy<0>_rt
INV
		U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_IN
TERFACE/U_STATIC_STATUS/ICN_CMD_EN_I_inv1_INV_0
INV 		U_ICON/U0/U_ICON/U_STAT/U_STATCMD_n
LUT1 		U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_LUT
LUT1 		U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_LUT
LUT1 		U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_LUT
LUT1 		U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_LUT
LUT1 		U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_LUT
LUT1 		U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_LUT

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IBERT_SYSCLOCK_N_IPAD              | IOB18            | INPUT     | LVDS                 | FALSE |          |      |              |          |          |
| IBERT_SYSCLOCK_P_IPAD              | IOB18            | INPUT     | LVDS                 | FALSE |          |      |              |          |          |
| Q3_CLK0_MGTREFCLK_N_IPAD           | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| Q3_CLK0_MGTREFCLK_P_IPAD           | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| X0Y12_RX_N_IPAD                    | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| X0Y12_RX_P_IPAD                    | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| X0Y12_TX_N_OPAD                    | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| X0Y12_TX_P_OPAD                    | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| X0Y13_RX_N_IPAD                    | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| X0Y13_RX_P_IPAD                    | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| X0Y13_TX_N_OPAD                    | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| X0Y13_TX_P_OPAD                    | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| X0Y14_RX_N_IPAD                    | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| X0Y14_RX_P_IPAD                    | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| X0Y14_TX_N_OPAD                    | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| X0Y14_TX_P_OPAD                    | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| X0Y15_RX_N_IPAD                    | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| X0Y15_RX_P_IPAD                    | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| X0Y15_TX_N_OPAD                    | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| X0Y15_TX_P_OPAD                    | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
MMCME2_ADV "U_IBERT/U0/U_IBERT_CORE/U_MA_DCLK_DIVIDER/mmcm_adv_inst":
BANDWIDTH:OPTIMIZED
CLKBURST_ENABLE:FALSE
CLKBURST_REPEAT:FALSE
CLKFBIN_EDGE:FALSE
CLKFBIN_NOCOUNT:TRUE
CLKFBOUT_EDGE:FALSE
CLKFBOUT_EN:TRUE
CLKFBOUT_FRAC_EN:FALSE
CLKFBOUT_FRAC_WF_FALL:FALSE
CLKFBOUT_FRAC_WF_RISE:FALSE
CLKFBOUT_NOCOUNT:TRUE
CLKFBOUT_USE_FINE_PS:FALSE
CLKOUT0_EDGE:FALSE
CLKOUT0_EN:FALSE
CLKOUT0_FRAC_EN:FALSE
CLKOUT0_FRAC_WF_FALL:FALSE
CLKOUT0_FRAC_WF_RISE:FALSE
CLKOUT0_NOCOUNT:TRUE
CLKOUT0_USE_FINE_PS:FALSE
CLKOUT1_EDGE:FALSE
CLKOUT1_EN:FALSE
CLKOUT1_NOCOUNT:TRUE
CLKOUT1_USE_FINE_PS:FALSE
CLKOUT2_EDGE:FALSE
CLKOUT2_EN:FALSE
CLKOUT2_NOCOUNT:TRUE
CLKOUT2_USE_FINE_PS:FALSE
CLKOUT3_EDGE:FALSE
CLKOUT3_EN:FALSE
CLKOUT3_NOCOUNT:TRUE
CLKOUT3_USE_FINE_PS:FALSE
CLKOUT4_CASCADE:FALSE
CLKOUT4_EDGE:FALSE
CLKOUT4_EN:FALSE
CLKOUT4_NOCOUNT:TRUE
CLKOUT4_USE_FINE_PS:FALSE
CLKOUT5_EDGE:FALSE
CLKOUT5_EN:FALSE
CLKOUT5_NOCOUNT:TRUE
CLKOUT5_USE_FINE_PS:FALSE
CLKOUT6_EDGE:FALSE
CLKOUT6_EN:FALSE
CLKOUT6_NOCOUNT:TRUE
CLKOUT6_USE_FINE_PS:FALSE
COMPENSATION:INTERNAL
DIRECT_PATH_CNTRL:FALSE
DIVCLK_EDGE:FALSE
DIVCLK_NOCOUNT:TRUE
EN_VCO_DIV1:FALSE
EN_VCO_DIV6:FALSE
GTS_WAIT:FALSE
HVLF_CNT_TEST_EN:FALSE
INTERP_TEST:FALSE
IN_DLY_EN:TRUE
LF_LOW_SEL:FALSE
MMCM_EN:TRUE
PERF0_USE_CLK:FALSE
PERF1_USE_CLK:FALSE
PERF2_USE_CLK:FALSE
PERF3_USE_CLK:FALSE
SEL_HV_NMOS:FALSE
SEL_LV_NMOS:FALSE
SEL_SLIPD:FALSE
SS_EN:FALSE
SS_MODE:CENTER_HIGH
STARTUP_WAIT:FALSE
SUP_SEL_AREG:FALSE
SUP_SEL_DREG:FALSE
TMUX_MUX_SEL:00
VLF_HIGH_DIS_B:TRUE
VLF_HIGH_PWDN_B:TRUE
CLKFBOUT_MULT_F = 5.75
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 5
CLKIN2_PERIOD = 0
CLKOUT0_DIVIDE_F = 23.0
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 1
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 1
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 1
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
CLKOUT6_DIVIDE = 1
CLKOUT6_DUTY_CYCLE = 0.5
CLKOUT6_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER1 = 0.01
REF_JITTER2 = 0.01
SS_MOD_PERIOD = 10000



Section 12 - Control Set Information
------------------------------------
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal                                         | Reset Signal                                                                                                                                                                                    | Set Signal | Enable Signal                                                                                                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/rx_userclk_int |                                                                                                                                                                                                 |            |                                                                                                                                                                                                          | 108              | 532            |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/rx_userclk_int |                                                                                                                                                                                                 |            | GLOBAL_LOGIC1                                                                                                                                                                                            | 19               | 72             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103                                                                                                     | 7                | 23             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern104                                                                                                     | 2                | 7              |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern105                                                                                                     | 8                | 31             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern106                                                                                                     | 4                | 15             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/init_r1                                                                                                             | 4                | 20             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_RESET_HANDLER/gtxrxreset_o                                                                                                            |            |                                                                                                                                                                                                          | 3                | 8              |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_RESET_HANDLER/rstd_dly2_rstd_dly3_AND_77_o                                                                                            |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_RESET_HANDLER/n0103_inv                                                                                                                        | 2                | 6              |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST/sync_ff<1>                                                                                                   |            |                                                                                                                                                                                                          | 12               | 49             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST/sync_ff<1>                                                                                                   |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/any_one_o                                                                                                      | 13               | 54             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                          |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                              | 4                | 16             |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/tx_userclk_int |                                                                                                                                                                                                 |            |                                                                                                                                                                                                          | 60               | 265            |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/tx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern103                                                                                                       | 5                | 23             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/tx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern104                                                                                                       | 3                | 7              |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/tx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern105                                                                                                       | 5                | 31             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/tx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106                                                                                                       | 4                | 15             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/tx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                          |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                              | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/tx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/tx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                          |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                              | 4                | 16             |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/rx_userclk_int |                                                                                                                                                                                                 |            |                                                                                                                                                                                                          | 110              | 532            |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/rx_userclk_int |                                                                                                                                                                                                 |            | GLOBAL_LOGIC1                                                                                                                                                                                            | 19               | 72             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103                                                                                                     | 6                | 23             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern104                                                                                                     | 3                | 7              |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern105                                                                                                     | 8                | 31             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern106                                                                                                     | 5                | 15             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/init_r1                                                                                                             | 6                | 20             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_RESET_HANDLER/gtxrxreset_o                                                                                                            |            |                                                                                                                                                                                                          | 3                | 8              |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_RESET_HANDLER/rstd_dly2_rstd_dly3_AND_77_o                                                                                            |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_RESET_HANDLER/n0103_inv                                                                                                                        | 2                | 6              |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST/sync_ff<1>                                                                                                   |            |                                                                                                                                                                                                          | 13               | 49             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST/sync_ff<1>                                                                                                   |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/any_one_o                                                                                                      | 14               | 54             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                          |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                              | 4                | 16             |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/tx_userclk_int |                                                                                                                                                                                                 |            |                                                                                                                                                                                                          | 58               | 265            |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/tx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern103                                                                                                       | 6                | 23             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/tx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern104                                                                                                       | 2                | 7              |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/tx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern105                                                                                                       | 5                | 31             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/tx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106                                                                                                       | 4                | 15             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/tx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                          |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                              | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/tx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/tx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                          |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                              | 4                | 16             |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/rx_userclk_int |                                                                                                                                                                                                 |            |                                                                                                                                                                                                          | 111              | 532            |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/rx_userclk_int |                                                                                                                                                                                                 |            | GLOBAL_LOGIC1                                                                                                                                                                                            | 19               | 72             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103                                                                                                     | 6                | 23             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern104                                                                                                     | 3                | 7              |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern105                                                                                                     | 8                | 31             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern106                                                                                                     | 4                | 15             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/init_r1                                                                                                             | 5                | 20             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_RESET_HANDLER/gtxrxreset_o                                                                                                            |            |                                                                                                                                                                                                          | 3                | 8              |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_RESET_HANDLER/rstd_dly2_rstd_dly3_AND_77_o                                                                                            |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_RESET_HANDLER/n0103_inv                                                                                                                        | 2                | 6              |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST/sync_ff<1>                                                                                                   |            |                                                                                                                                                                                                          | 12               | 49             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST/sync_ff<1>                                                                                                   |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/any_one_o                                                                                                      | 14               | 54             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                          |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                              | 4                | 16             |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/tx_userclk_int |                                                                                                                                                                                                 |            |                                                                                                                                                                                                          | 58               | 265            |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/tx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern103                                                                                                       | 6                | 23             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/tx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern104                                                                                                       | 2                | 7              |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/tx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern105                                                                                                       | 5                | 31             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/tx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106                                                                                                       | 4                | 15             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/tx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                          |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                              | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/tx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/tx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                          |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                              | 4                | 16             |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/rx_userclk_int |                                                                                                                                                                                                 |            |                                                                                                                                                                                                          | 108              | 532            |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/rx_userclk_int |                                                                                                                                                                                                 |            | GLOBAL_LOGIC1                                                                                                                                                                                            | 19               | 72             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103                                                                                                     | 6                | 23             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern104                                                                                                     | 3                | 7              |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern105                                                                                                     | 8                | 31             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern106                                                                                                     | 5                | 15             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/rx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/init_r1                                                                                                             | 4                | 20             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_RESET_HANDLER/gtxrxreset_o                                                                                                            |            |                                                                                                                                                                                                          | 3                | 8              |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_RESET_HANDLER/rstd_dly2_rstd_dly3_AND_77_o                                                                                            |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_RESET_HANDLER/n0103_inv                                                                                                                        | 2                | 6              |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST/sync_ff<1>                                                                                                   |            |                                                                                                                                                                                                          | 13               | 49             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST/sync_ff<1>                                                                                                   |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/any_one_o                                                                                                      | 13               | 54             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/rx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                          |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                              | 4                | 16             |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/tx_userclk_int |                                                                                                                                                                                                 |            |                                                                                                                                                                                                          | 50               | 265            |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/tx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern103                                                                                                       | 6                | 23             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/tx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern104                                                                                                       | 2                | 7              |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/tx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern105                                                                                                       | 5                | 31             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/tx_userclk_int |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106                                                                                                       | 4                | 15             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/tx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                          |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                              | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/tx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/tx_userclk_int | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/RST_I_tstclk_rst_dly2_OR_196_o                                                                                          |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_en_testclk_div4[3]_AND_98_o                                                                                              | 4                | 16             |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            |                                                                                                                                                                                                          | 175              | 476            |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | GLOBAL_LOGIC1                                                                                                                                                                                            | 3                | 3              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/portRangeDen                                                                                                 | 2                | 12             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_139_o                                                      | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                       | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00202/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_140_o                                                      | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                       | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/status_addr_range_dwe_AND_135_o                                                             | 2                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/logicRangeDen                                                                                                      | 53               | 228            |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/portRangeDen                                                                                                       | 21               | 120            |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020d/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_58_o                                                             | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 2                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00219/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021a/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021b/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021c/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021d/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00300/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00301/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030a/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030c/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030f/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00311/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00313/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00315/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00321/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/status_addr_range_dwe_AND_111_o                                                                   | 2                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                   | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                    | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                    | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                   | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                    | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/logicRangeDen                                                                                                      | 52               | 228            |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/portRangeDen                                                                                                       | 24               | 120            |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020d/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_58_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00219/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021a/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021b/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021c/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021d/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00300/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00301/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030a/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030c/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030f/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00311/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00313/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00315/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 2                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00321/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/status_addr_range_dwe_AND_111_o                                                                   | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                   | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                    | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                    | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                   | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                    | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/logicRangeDen                                                                                                      | 51               | 228            |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/portRangeDen                                                                                                       | 26               | 120            |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020d/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_58_o                                                             | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00219/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021a/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021b/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021c/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021d/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00300/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00301/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030a/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030c/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030f/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00311/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00313/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00315/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00321/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/status_addr_range_dwe_AND_111_o                                                                   | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                   | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                    | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                    | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                   | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                    | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/logicRangeDen                                                                                                      | 49               | 228            |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/portRangeDen                                                                                                       | 22               | 120            |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020d/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_58_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00219/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021a/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021b/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021c/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021d/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00300/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00301/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030a/I_EN_CTL_EQ1.U_CTL/_n0015_inv                                                                            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030c/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030f/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00311/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00313/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00315/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_68_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00321/I_EN_CTL_EQ1.U_CTL/S_DWE_I_REG_CE_I_AND_53_o                                                             | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/status_addr_range_dwe_AND_48_o                                                                    | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                   | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                    | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                    | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                   | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/PWR_151_o_state[3]_equal_26_o                                                                                                    | 3                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg_en[2]_ICN_CMD_EN_I_AND_1_o                                                                          | 2                | 6              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD2/stat_reg_ld<1>                                                                                              | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/stat_reg_ld<1>                                                                                              | 2                | 7              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                   | 3                | 24             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/_n0024_inv            | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i           | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld<1>                                                                                         | 1                | 3              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/timer_samp_en                                                                                                                                                                    | 11               | 48             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/S_DEN_I_0                                                                                                 |            |                                                                                                                                                                                                          | 2                | 2              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_RESET_HANDLER/mgt_reset_pulse_dly1_rstpot                                                                                             |            |                                                                                                                                                                                                          | 5                | 7              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST/sync_ff<1>                                                                                                   |            |                                                                                                                                                                                                          | 40               | 192            |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST/sync_ff<1>                                                                                                   |            | U_IBERT/U0/U_IBERT_CORE/timer_ssel<0>                                                                                                                                                                    | 23               | 96             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                         |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_en_inv                                                                                                         |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                          |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_en_inv                                                                                                          |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                          |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_en_inv                                                                                                          |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                         |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_en_inv                                                                                                         |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                          |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_en_inv                                                                                                          |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/S_DEN_I_0                                                                                                 |            |                                                                                                                                                                                                          | 1                | 2              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_RESET_HANDLER/mgt_reset_pulse_dly1_rstpot                                                                                             |            |                                                                                                                                                                                                          | 4                | 6              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST/sync_ff<1>                                                                                                   |            |                                                                                                                                                                                                          | 41               | 192            |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST/sync_ff<1>                                                                                                   |            | U_IBERT/U0/U_IBERT_CORE/timer_ssel<1>                                                                                                                                                                    | 22               | 96             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                         |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_en_inv                                                                                                         |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                          |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_en_inv                                                                                                          |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                          |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_en_inv                                                                                                          |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                         |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_en_inv                                                                                                         |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                          |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_en_inv                                                                                                          |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/S_DEN_I_0                                                                                                 |            |                                                                                                                                                                                                          | 2                | 2              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_RESET_HANDLER/mgt_reset_pulse_dly1_rstpot                                                                                             |            |                                                                                                                                                                                                          | 4                | 6              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST/sync_ff<1>                                                                                                   |            |                                                                                                                                                                                                          | 36               | 192            |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST/sync_ff<1>                                                                                                   |            | U_IBERT/U0/U_IBERT_CORE/timer_ssel<2>                                                                                                                                                                    | 20               | 96             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                         |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_en_inv                                                                                                         |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                          |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_en_inv                                                                                                          |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                          |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_en_inv                                                                                                          |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                         |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_en_inv                                                                                                         |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                          |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_en_inv                                                                                                          |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/S_DEN_I_0                                                                                                 |            |                                                                                                                                                                                                          | 2                | 2              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_RESET_HANDLER/mgt_reset_pulse_dly1_rstpot                                                                                             |            |                                                                                                                                                                                                          | 4                | 6              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST/sync_ff<1>                                                                                                   |            |                                                                                                                                                                                                          | 34               | 192            |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST/sync_ff<1>                                                                                                   |            | U_IBERT/U0/U_IBERT_CORE/timer_ssel<3>                                                                                                                                                                    | 20               | 96             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                         |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_en_inv                                                                                                         |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                          |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_en_inv                                                                                                          |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                          |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_en_inv                                                                                                          |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                         |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_en_inv                                                                                                         |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/state[0]_state[2]_OR_216_o_inv                                                                                          |            |                                                                                                                                                                                                          | 1                | 4              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_en_inv                                                                                                          |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg<0>                                                                                         |            |                                                                                                                                                                                                          | 13               | 19             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg<0>                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_en[2]_ICN_CMD_EN_I_AND_6_o                                                                          | 7                | 28             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg<0>                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_7_o                                                                          | 5                | 18             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg<0>                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/_n0024_inv                                                                                                | 5                | 17             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg<0>                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/_n0023_inv                                                                                           | 5                | 17             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg<0>                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/_n0538_inv1_cepot                                                                                             | 3                | 6              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg<0>                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/_n0657_inv1_cepot                                                                                             | 3                | 5              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg<0>                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/_n0713_inv                                                                                                    | 2                | 5              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg<0>                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/_n0763_inv                                                                                                    | 2                | 5              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg<0>                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/_n0803_inv1_cepot                                                                                             | 3                | 5              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg<0>                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/_n0841_inv1_cepot                                                                                             | 1                | 3              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0> |            |                                                                                                                                                                                                          | 5                | 18             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot | 1                | 1              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                   | 3                | 9              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                 |            |                                                                                                                                                                                                          | 1                | 2              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1> |            |                                                                                                                                                                                                          | 4                | 16             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            |                                                                                                                                                                                                          | 4                | 6              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i           | 2                | 6              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                 |            |                                                                                                                                                                                                          | 1                | 3              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst                                                                                                |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                      | 1                | 1              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst                                                                                                |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                      | 1                | 1              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                         |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/_n0010_inv                                                                                    | 1                | 1              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                           |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/_n0010_inv                                                                                      | 1                | 1              |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/sl_rst_r<0>                                                                                          |            |                                                                                                                                                                                                          | 6                | 10             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/sl_rst_r<1>                                                                                          |            |                                                                                                                                                                                                          | 6                | 14             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/sl_rst_r<2>                                                                                          |            |                                                                                                                                                                                                          | 5                | 14             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/sl_rst_r<3>                                                                                          |            |                                                                                                                                                                                                          | 7                | 14             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/sl_rst_r<4>                                                                                          |            |                                                                                                                                                                                                          | 7                | 14             |
| U_IBERT/U0/U_IBERT_CORE/ma_dclk                      | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                            |            |                                                                                                                                                                                                          | 2                | 7              |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| U_ICON/U0/iUPDATE_OUT                                | U_ICON/U0/U_ICON/iSEL_n                                                                                                                                                                         |            |                                                                                                                                                                                                          | 1                | 1              |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| control0<0>                                          |                                                                                                                                                                                                 |            |                                                                                                                                                                                                          | 8                | 11             |
| control0<0>                                          |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/_n0024_inv            | 3                | 16             |
| control0<0>                                          |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i           | 3                | 16             |
| control0<0>                                          |                                                                                                                                                                                                 |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                   | 3                | 24             |
| control0<0>                                          |                                                                                                                                                                                                 |            | control0<5>                                                                                                                                                                                              | 2                | 6              |
| control0<0>                                          |                                                                                                                                                                                                 |            | control0<6>                                                                                                                                                                                              | 1                | 4              |
| control0<0>                                          |                                                                                                                                                                                                 |            | control0<7>                                                                                                                                                                                              | 2                | 7              |
| control0<0>                                          |                                                                                                                                                                                                 |            | control0<11>                                                                                                                                                                                             | 1                | 3              |
| control0<0>                                          | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg<0>                                                                                         |            | control0<8>                                                                                                                                                                                              | 7                | 28             |
| control0<0>                                          | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg<0>                                                                                         |            | control0<9>                                                                                                                                                                                              | 4                | 18             |
| control0<0>                                          | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg<0>                                                                                         |            | control0<11>                                                                                                                                                                                             | 2                | 3              |
| control0<0>                                          | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/ICN_CMD_EN_I_inv                                                                                |            |                                                                                                                                                                                                          | 1                | 4              |
| control0<0>                                          | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1> |            |                                                                                                                                                                                                          | 4                | 16             |
| control0<0>                                          | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            |                                                                                                                                                                                                          | 4                | 7              |
| control0<0>                                          | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i           | 2                | 6              |
| control0<0>                                          | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                 |            |                                                                                                                                                                                                          | 1                | 3              |
| control0<0>                                          | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/ICN_CMD_EN_I_inv                                                                                |            |                                                                                                                                                                                                          | 1                | 4              |
| control0<0>                                          | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0> |            |                                                                                                                                                                                                          | 5                | 17             |
| control0<0>                                          | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot | 1                | 1              |
| control0<0>                                          | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                   | 3                | 9              |
| control0<0>                                          | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                 |            |                                                                                                                                                                                                          | 1                | 2              |
| control0<0>                                          | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_STATIC_STATUS/ICN_CMD_EN_I_inv                                                                          |            |                                                                                                                                                                                                          | 2                | 7              |
| control0<0>                                          | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst                                                                                                |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                      | 1                | 1              |
| control0<0>                                          | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst                                                                                                |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                      | 1                | 1              |
| control0<0>                                          | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst                                                                                                |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/datard_cmd_en                                                                                                      | 5                | 16             |
| control0<0>                                          | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst                                                                                                |            | U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/datawr_cmd_en                                                                                                      | 3                | 16             |
| control0<0>                                          | U_ICON/U0/U_ICON/U_CMD/iSEL_n                                                                                                                                                                   |            | U_ICON/U0/U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                        | 3                | 10             |
| control0<0>                                          | U_ICON/U0/U_ICON/U_STAT/iSTATCMD_CE_n                                                                                                                                                           |            |                                                                                                                                                                                                          | 2                | 6              |
| control0<0>                                          | U_ICON/U0/U_ICON/U_SYNC/iDATA_CMD_n                                                                                                                                                             |            |                                                                                                                                                                                                          | 2                | 7              |
| control0<0>                                          | U_ICON/U0/U_ICON/U_SYNC/iDATA_CMD_n                                                                                                                                                             |            | U_ICON/U0/U_ICON/U_SYNC/iGOT_SYNC                                                                                                                                                                        | 1                | 1              |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                                                  | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E1 | BUFG  | BUFIO | BUFR  | MMCME2_AD | Full Hierarchical Name                                                                                                                                                                                         |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| example_ibert/                                                          |           | 0/2821        | 0/11062       | 0/7880        | 0/315         | 0/0       | 0/0     | 0/2   | 0/0   | 0/0   | 0/1       | example_ibert                                                                                                                                                                                                  |
| +U_IBERT                                                                |           | 0/2799        | 0/11034       | 0/7847        | 0/315         | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/1       | example_ibert/U_IBERT                                                                                                                                                                                          |
| ++U0                                                                    |           | 0/2799        | 0/11034       | 0/7847        | 0/315         | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/1       | example_ibert/U_IBERT/U0                                                                                                                                                                                       |
| +++U_IBERT_CORE                                                         |           | 1/2799        | 0/11034       | 1/7847        | 0/315         | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/1       | example_ibert/U_IBERT/U0/U_IBERT_CORE                                                                                                                                                                          |
| ++++U_GTCCPX_QUAD3                                                      |           | 0/48          | 0/155         | 0/107         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3                                                                                                                                                           |
| +++++U_COMN_COMPLEX                                                     |           | 0/48          | 0/155         | 0/107         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX                                                                                                                                            |
| ++++++U_COMPLEX_REGS                                                    |           | 4/48          | 6/155         | 2/107         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS                                                                                                                             |
| +++++++U_PORTS_AND_LOGIC_REGS                                           |           | 18/30         | 21/97         | 41/61         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS                                                                                                      |
| ++++++++reg_00200                                                       |           | 0/3           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200                                                                                            |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 3/3           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200/I_EN_CTL_EQ1.U_CTL                                                                         |
| ++++++++reg_00201                                                       |           | 0/2           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201                                                                                            |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201/I_EN_CTL_EQ1.U_CTL                                                                         |
| ++++++++reg_00202                                                       |           | 0/2           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00202                                                                                            |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00202/I_EN_CTL_EQ1.U_CTL                                                                         |
| ++++++++reg_00203                                                       |           | 0/3           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203                                                                                            |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 3/3           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203/I_EN_CTL_EQ1.U_CTL                                                                         |
| ++++++++reg_00204                                                       |           | 0/2           | 0/12          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00204                                                                                            |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 12/12         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00204/I_EN_STAT_EQ1.U_STAT                                                                       |
| +++++++U_XSDB_SLAVE                                                     |           | 0/14          | 0/52          | 0/44          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE                                                                                                                |
| ++++++++U_VHD_CHIPSCOPE_XSDB_SLAVE                                      |           | 14/14         | 52/52         | 44/44         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_COMN_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE                                                                                     |
| +++++U_GTXE2_COMN_QUAD3                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_GTXE2_COMN_QUAD3                                                                                                                                        |
| ++++U_GTCPX_X0Y12                                                       |           | 0/731         | 0/2606        | 0/1902        | 0/72          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12                                                                                                                                                            |
| +++++U_COMPLEX                                                          |           | 3/721         | 0/2526        | 4/1867        | 0/72          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX                                                                                                                                                  |
| ++++++U_COMPLEX_REGS                                                    |           | 8/330         | 10/933        | 6/696         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS                                                                                                                                   |
| +++++++U_PORTS_AND_LOGIC_REGS                                           |           | 222/302       | 22/834        | 529/644       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS                                                                                                            |
| ++++++++reg_0020a                                                       |           | 0/2           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020b                                                       |           | 0/2           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020c                                                       |           | 0/2           | 0/16          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020d                                                       |           | 0/0           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020d                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020d/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020e                                                       |           | 0/1           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020f                                                       |           | 0/2           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00210                                                       |           | 0/0           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00211                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00212                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00213                                                       |           | 0/3           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 3/3           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00214                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00215                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00216                                                       |           | 0/2           | 0/16          | 0/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00217                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00218                                                       |           | 0/2           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00219                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00219                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00219/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021a                                                       |           | 0/1           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021a                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021a/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021b                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021b                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021b/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021c                                                       |           | 0/1           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021c                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021c/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021d                                                       |           | 0/0           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021d                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021d/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021e                                                       |           | 0/2           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021e                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021e/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_0021f                                                       |           | 0/3           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021f                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021f/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00220                                                       |           | 0/0           | 0/9           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00220                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 9/9           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00220/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00221                                                       |           | 0/3           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00222                                                       |           | 0/0           | 0/13          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00222                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 13/13         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00222/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00223                                                       |           | 0/1           | 0/15          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00223                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 15/15         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00223/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00224                                                       |           | 0/0           | 0/15          | 0/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00224                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 15/15         | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00224/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00225                                                       |           | 0/0           | 0/5           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00225                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00225/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00226                                                       |           | 0/0           | 0/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00226                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00226/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00227                                                       |           | 0/1           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00227                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00227/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00300                                                       |           | 0/2           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00300                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00300/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00301                                                       |           | 0/0           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00301                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00301/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00302                                                       |           | 0/1           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00302                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00302/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00303                                                       |           | 0/3           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00303                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00303/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00304                                                       |           | 0/4           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00304                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 4/4           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00304/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00305                                                       |           | 0/2           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00305                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00305/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00306                                                       |           | 0/3           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00306                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00306/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00307                                                       |           | 0/3           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00307                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00307/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00308                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00308                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00308/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00309                                                       |           | 0/2           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00309                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00309/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_0030a                                                       |           | 0/1           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030a                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030a/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0030c                                                       |           | 0/0           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030c                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030c/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0030e                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030e                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030e/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_0030f                                                       |           | 0/3           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030f                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 3/3           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030f/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00310                                                       |           | 0/3           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00310                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00310/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00311                                                       |           | 0/2           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00311                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00311/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00312                                                       |           | 0/3           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00312                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00312/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00313                                                       |           | 0/1           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00313                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00313/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00314                                                       |           | 0/3           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00314                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00314/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00315                                                       |           | 0/3           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00315                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 3/3           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00315/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00316                                                       |           | 0/3           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00316                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00316/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00317                                                       |           | 0/2           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00317                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00317/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00318                                                       |           | 0/2           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00318                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00318/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00321                                                       |           | 0/0           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00321                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00321/I_EN_CTL_EQ1.U_CTL                                                                               |
| +++++++U_XSDB_SLAVE                                                     |           | 0/20          | 0/89          | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE                                                                                                                      |
| ++++++++U_VHD_CHIPSCOPE_XSDB_SLAVE                                      |           | 20/20         | 89/89         | 46/46         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE                                                                                           |
| ++++++U_COMPLEX_RESET_HANDLER                                           |           | 10/10         | 42/42         | 31/31         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_COMPLEX_RESET_HANDLER                                                                                                                          |
| ++++++U_PATTERN_HANDLER_0                                               |           | 2/290         | 2/1251        | 2/886         | 0/72          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0                                                                                                                              |
| +++++++U_RX_COUNT_RST                                                   |           | 0/0           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST                                                                                                               |
| +++++++bit_err_counter                                                  |           | 43/43         | 198/198       | 72/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter                                                                                                              |
| +++++++genprbs.patgen                                                   |           | 24/57         | 45/281        | 84/230        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen                                                                                                               |
| ++++++++pattern_15bit                                                   |           | 0/7           | 0/55          | 0/35          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit                                                                                                 |
| +++++++++bit40.p15_40                                                   |           | 7/7           | 55/55         | 35/35         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit40.p15_40                                                                                    |
| ++++++++pattern_23bit                                                   |           | 0/11          | 0/63          | 0/42          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit                                                                                                 |
| +++++++++bit40.p23_40                                                   |           | 11/11         | 63/63         | 42/42         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit40.p23_40                                                                                    |
| ++++++++pattern_31bit                                                   |           | 0/9           | 0/71          | 0/41          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit                                                                                                 |
| +++++++++bit40.p31_40                                                   |           | 9/9           | 71/71         | 41/41         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit40.p31_40                                                                                    |
| ++++++++pattern_7bit                                                    |           | 0/6           | 0/47          | 0/28          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit                                                                                                  |
| +++++++++bit40.p7_40                                                    |           | 6/6           | 47/47         | 28/28         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit40.p7_40                                                                                      |
| +++++++patchk                                                           |           | 44/151        | 200/575       | 157/522       | 40/72         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk                                                                                                                       |
| ++++++++i_ones_counter                                                  |           | 13/13         | 33/33         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter                                                                                                        |
| ++++++++i_ones_counter_c0                                               |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c0                                                                                                     |
| ++++++++i_ones_counter_c1                                               |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c1                                                                                                     |
| ++++++++i_ones_counter_c2                                               |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c2                                                                                                     |
| ++++++++i_ones_counter_c3                                               |           | 0/0           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c3                                                                                                     |
| ++++++++i_ones_counter_c4                                               |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c4                                                                                                     |
| ++++++++i_ones_counter_c5                                               |           | 0/0           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c5                                                                                                     |
| ++++++++i_ones_counter_c6                                               |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c6                                                                                                     |
| ++++++++patgen_rx                                                       |           | 53/89         | 76/342        | 137/315       | 32/32         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx                                                                                                             |
| +++++++++pattern_15bit                                                  |           | 0/6           | 0/55          | 0/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit                                                                                               |
| ++++++++++bit40.p15_40                                                  |           | 6/6           | 55/55         | 36/36         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit40.p15_40                                                                                  |
| +++++++++pattern_23bit                                                  |           | 0/10          | 0/63          | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit                                                                                               |
| ++++++++++bit40.p23_40                                                  |           | 10/10         | 63/63         | 46/46         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit40.p23_40                                                                                  |
| +++++++++pattern_31bit                                                  |           | 0/12          | 0/71          | 0/53          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit                                                                                               |
| ++++++++++bit40.p31_40                                                  |           | 12/12         | 71/71         | 53/53         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit40.p31_40                                                                                  |
| +++++++++pattern_7bit                                                   |           | 0/5           | 0/47          | 0/30          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit                                                                                                |
| ++++++++++bit40.p7_40                                                   |           | 5/5           | 47/47         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit40.p7_40                                                                                    |
| +++++++++pattern_clk20                                                  |           | 3/3           | 30/30         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20                                                                                               |
| +++++++rx_word_counter                                                  |           | 37/37         | 193/193       | 60/60         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter                                                                                                              |
| ++++++U_RXUSRCLK2_FREQ_COUNTER                                          |           | 18/18         | 60/60         | 50/50         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER                                                                                                                         |
| ++++++U_RXUSRCLK_FREQ_COUNTER                                           |           | 15/15         | 60/60         | 49/49         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER                                                                                                                          |
| ++++++U_TXOUTCLK_FREQ_COUNTER                                           |           | 18/18         | 60/60         | 48/48         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER                                                                                                                          |
| ++++++U_TXUSRCLK2_FREQ_COUNTER                                          |           | 19/19         | 60/60         | 54/54         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER                                                                                                                         |
| ++++++U_TXUSRCLK_FREQ_COUNTER                                           |           | 18/18         | 60/60         | 49/49         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER                                                                                                                          |
| +++++U_GT_CHANNEL_X0Y12                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_GT_CHANNEL_X0Y12                                                                                                                                         |
| +++++U_PH_DATA                                                          |           | 10/10         | 80/80         | 35/35         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_PH_DATA                                                                                                                                                  |
| ++++U_GTCPX_X0Y13                                                       |           | 0/598         | 0/2558        | 0/1779        | 0/72          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13                                                                                                                                                            |
| +++++U_COMPLEX                                                          |           | 1/591         | 0/2478        | 2/1749        | 0/72          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX                                                                                                                                                  |
| ++++++U_COMPLEX_REGS                                                    |           | 3/224         | 10/896        | 2/595         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS                                                                                                                                   |
| +++++++U_PORTS_AND_LOGIC_REGS                                           |           | 145/213       | 22/834        | 453/557       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS                                                                                                            |
| ++++++++reg_0020a                                                       |           | 0/2           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020b                                                       |           | 0/1           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020c                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020d                                                       |           | 0/2           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020d                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020d/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020e                                                       |           | 0/1           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020f                                                       |           | 0/2           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00210                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00211                                                       |           | 0/2           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00212                                                       |           | 0/3           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 3/3           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00213                                                       |           | 0/2           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00214                                                       |           | 0/0           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00215                                                       |           | 0/3           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 3/3           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00216                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00217                                                       |           | 0/1           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00218                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00219                                                       |           | 0/1           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00219                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00219/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021a                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021a                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021a/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021b                                                       |           | 0/2           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021b                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021b/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021c                                                       |           | 0/1           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021c                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021c/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021d                                                       |           | 0/0           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021d                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021d/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021e                                                       |           | 0/2           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021e                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021e/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_0021f                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021f                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021f/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00220                                                       |           | 0/0           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00220                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00220/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00221                                                       |           | 0/2           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00222                                                       |           | 0/0           | 0/13          | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00222                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 13/13         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00222/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00223                                                       |           | 0/0           | 0/15          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00223                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 15/15         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00223/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00224                                                       |           | 0/2           | 0/15          | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00224                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 15/15         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00224/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00225                                                       |           | 0/1           | 0/5           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00225                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00225/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00226                                                       |           | 0/0           | 0/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00226                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00226/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00227                                                       |           | 0/1           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00227                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00227/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00300                                                       |           | 0/2           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00300                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00300/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00301                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00301                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00301/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00302                                                       |           | 0/0           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00302                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00302/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00303                                                       |           | 0/2           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00303                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00303/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00304                                                       |           | 0/3           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00304                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00304/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00305                                                       |           | 0/2           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00305                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00305/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00306                                                       |           | 0/3           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00306                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00306/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00307                                                       |           | 0/4           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00307                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 4/4           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00307/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00308                                                       |           | 0/3           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00308                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00308/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00309                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00309                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00309/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_0030a                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030a                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030a/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0030c                                                       |           | 0/0           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030c                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030c/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0030e                                                       |           | 0/2           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030e                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030e/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_0030f                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030f                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030f/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00310                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00310                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00310/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00311                                                       |           | 0/1           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00311                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00311/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00312                                                       |           | 0/3           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00312                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00312/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00313                                                       |           | 0/1           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00313                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00313/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00314                                                       |           | 0/2           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00314                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00314/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00315                                                       |           | 0/2           | 0/16          | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00315                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00315/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00316                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00316                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00316/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00317                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00317                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00317/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00318                                                       |           | 0/2           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00318                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00318/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00321                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00321                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00321/I_EN_CTL_EQ1.U_CTL                                                                               |
| +++++++U_XSDB_SLAVE                                                     |           | 0/8           | 0/52          | 0/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE                                                                                                                      |
| ++++++++U_VHD_CHIPSCOPE_XSDB_SLAVE                                      |           | 8/8           | 52/52         | 36/36         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE                                                                                           |
| ++++++U_COMPLEX_RESET_HANDLER                                           |           | 8/8           | 31/31         | 28/28         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_COMPLEX_RESET_HANDLER                                                                                                                          |
| ++++++U_PATTERN_HANDLER_0                                               |           | 2/276         | 2/1251        | 2/876         | 0/72          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0                                                                                                                              |
| +++++++U_RX_COUNT_RST                                                   |           | 0/0           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST                                                                                                               |
| +++++++bit_err_counter                                                  |           | 48/48         | 198/198       | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter                                                                                                              |
| +++++++genprbs.patgen                                                   |           | 23/59         | 45/281        | 84/236        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen                                                                                                               |
| ++++++++pattern_15bit                                                   |           | 0/8           | 0/55          | 0/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit                                                                                                 |
| +++++++++bit40.p15_40                                                   |           | 8/8           | 55/55         | 36/36         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit40.p15_40                                                                                    |
| ++++++++pattern_23bit                                                   |           | 0/11          | 0/63          | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit                                                                                                 |
| +++++++++bit40.p23_40                                                   |           | 11/11         | 63/63         | 46/46         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit40.p23_40                                                                                    |
| ++++++++pattern_31bit                                                   |           | 0/11          | 0/71          | 0/41          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit                                                                                                 |
| +++++++++bit40.p31_40                                                   |           | 11/11         | 71/71         | 41/41         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit40.p31_40                                                                                    |
| ++++++++pattern_7bit                                                    |           | 0/6           | 0/47          | 0/29          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit                                                                                                  |
| +++++++++bit40.p7_40                                                    |           | 6/6           | 47/47         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit40.p7_40                                                                                      |
| +++++++patchk                                                           |           | 41/134        | 200/575       | 145/506       | 40/72         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk                                                                                                                       |
| ++++++++i_ones_counter                                                  |           | 11/11         | 33/33         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter                                                                                                        |
| ++++++++i_ones_counter_c0                                               |           | 0/0           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c0                                                                                                     |
| ++++++++i_ones_counter_c1                                               |           | 0/0           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c1                                                                                                     |
| ++++++++i_ones_counter_c2                                               |           | 0/0           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c2                                                                                                     |
| ++++++++i_ones_counter_c3                                               |           | 0/0           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c3                                                                                                     |
| ++++++++i_ones_counter_c4                                               |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c4                                                                                                     |
| ++++++++i_ones_counter_c5                                               |           | 0/0           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c5                                                                                                     |
| ++++++++i_ones_counter_c6                                               |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c6                                                                                                     |
| ++++++++patgen_rx                                                       |           | 41/81         | 76/342        | 136/311       | 32/32         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx                                                                                                             |
| +++++++++pattern_15bit                                                  |           | 0/5           | 0/55          | 0/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit                                                                                               |
| ++++++++++bit40.p15_40                                                  |           | 5/5           | 55/55         | 36/36         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit40.p15_40                                                                                  |
| +++++++++pattern_23bit                                                  |           | 0/11          | 0/63          | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit                                                                                               |
| ++++++++++bit40.p23_40                                                  |           | 11/11         | 63/63         | 46/46         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit40.p23_40                                                                                  |
| +++++++++pattern_31bit                                                  |           | 0/14          | 0/71          | 0/53          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit                                                                                               |
| ++++++++++bit40.p31_40                                                  |           | 14/14         | 71/71         | 53/53         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit40.p31_40                                                                                  |
| +++++++++pattern_7bit                                                   |           | 0/7           | 0/47          | 0/30          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit                                                                                                |
| ++++++++++bit40.p7_40                                                   |           | 7/7           | 47/47         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit40.p7_40                                                                                    |
| +++++++++pattern_clk2                                                   |           | 0/0           | 3/3           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk2                                                                                                |
| +++++++++pattern_clk20                                                  |           | 3/3           | 27/27         | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20                                                                                               |
| +++++++rx_word_counter                                                  |           | 33/33         | 193/193       | 68/68         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter                                                                                                              |
| ++++++U_RXUSRCLK2_FREQ_COUNTER                                          |           | 16/16         | 60/60         | 48/48         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER                                                                                                                         |
| ++++++U_RXUSRCLK_FREQ_COUNTER                                           |           | 15/15         | 60/60         | 54/54         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER                                                                                                                          |
| ++++++U_TXOUTCLK_FREQ_COUNTER                                           |           | 15/15         | 60/60         | 49/49         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER                                                                                                                          |
| ++++++U_TXUSRCLK2_FREQ_COUNTER                                          |           | 19/19         | 60/60         | 48/48         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER                                                                                                                         |
| ++++++U_TXUSRCLK_FREQ_COUNTER                                           |           | 17/17         | 60/60         | 49/49         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER                                                                                                                          |
| +++++U_GT_CHANNEL_X0Y13                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_GT_CHANNEL_X0Y13                                                                                                                                         |
| +++++U_PH_DATA                                                          |           | 7/7           | 80/80         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_PH_DATA                                                                                                                                                  |
| ++++U_GTCPX_X0Y14                                                       |           | 0/654         | 0/2558        | 0/1803        | 0/72          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14                                                                                                                                                            |
| +++++U_COMPLEX                                                          |           | 2/641         | 0/2478        | 2/1776        | 0/72          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX                                                                                                                                                  |
| ++++++U_COMPLEX_REGS                                                    |           | 2/255         | 10/896        | 2/583         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS                                                                                                                                   |
| +++++++U_PORTS_AND_LOGIC_REGS                                           |           | 181/245       | 22/834        | 455/545       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS                                                                                                            |
| ++++++++reg_0020a                                                       |           | 0/3           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 3/3           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020b                                                       |           | 0/0           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020c                                                       |           | 0/1           | 0/16          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020d                                                       |           | 0/0           | 0/16          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020d                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020d/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020e                                                       |           | 0/1           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020f                                                       |           | 0/1           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00210                                                       |           | 0/4           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 4/4           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00211                                                       |           | 0/3           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 3/3           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00212                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00213                                                       |           | 0/1           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00214                                                       |           | 0/2           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00215                                                       |           | 0/2           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00216                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00217                                                       |           | 0/0           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00218                                                       |           | 0/1           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00219                                                       |           | 0/0           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00219                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00219/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021a                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021a                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021a/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021b                                                       |           | 0/2           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021b                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021b/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021c                                                       |           | 0/1           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021c                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021c/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021d                                                       |           | 0/1           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021d                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021d/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021e                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021e                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021e/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_0021f                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021f                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021f/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00220                                                       |           | 0/0           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00220                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00220/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00221                                                       |           | 0/0           | 0/16          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 16/16         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00222                                                       |           | 0/1           | 0/13          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00222                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 13/13         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00222/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00223                                                       |           | 0/0           | 0/15          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00223                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 15/15         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00223/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00224                                                       |           | 0/1           | 0/15          | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00224                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 15/15         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00224/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00225                                                       |           | 0/0           | 0/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00225                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00225/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00226                                                       |           | 0/0           | 0/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00226                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00226/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00227                                                       |           | 0/1           | 0/10          | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00227                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 10/10         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00227/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00300                                                       |           | 0/3           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00300                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 3/3           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00300/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00301                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00301                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00301/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00302                                                       |           | 0/0           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00302                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00302/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00303                                                       |           | 0/2           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00303                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00303/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00304                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00304                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00304/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00305                                                       |           | 0/3           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00305                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00305/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00306                                                       |           | 0/1           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00306                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00306/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00307                                                       |           | 0/2           | 0/16          | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00307                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00307/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00308                                                       |           | 0/3           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00308                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00308/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00309                                                       |           | 0/2           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00309                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00309/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_0030a                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030a                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030a/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0030c                                                       |           | 0/2           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030c                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030c/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0030e                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030e                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030e/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_0030f                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030f                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030f/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00310                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00310                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00310/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00311                                                       |           | 0/0           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00311                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00311/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00312                                                       |           | 0/2           | 0/16          | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00312                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00312/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00313                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00313                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00313/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00314                                                       |           | 0/1           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00314                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00314/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00315                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00315                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00315/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00316                                                       |           | 0/4           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00316                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 4/4           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00316/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00317                                                       |           | 0/2           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00317                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00317/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00318                                                       |           | 0/2           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00318                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00318/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00321                                                       |           | 0/3           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00321                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 3/3           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00321/I_EN_CTL_EQ1.U_CTL                                                                               |
| +++++++U_XSDB_SLAVE                                                     |           | 0/8           | 0/52          | 0/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE                                                                                                                      |
| ++++++++U_VHD_CHIPSCOPE_XSDB_SLAVE                                      |           | 8/8           | 52/52         | 36/36         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE                                                                                           |
| ++++++U_COMPLEX_RESET_HANDLER                                           |           | 6/6           | 31/31         | 25/25         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_COMPLEX_RESET_HANDLER                                                                                                                          |
| ++++++U_PATTERN_HANDLER_0                                               |           | 3/296         | 2/1251        | 2/920         | 0/72          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0                                                                                                                              |
| +++++++U_RX_COUNT_RST                                                   |           | 0/0           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST                                                                                                               |
| +++++++bit_err_counter                                                  |           | 43/43         | 198/198       | 88/88         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter                                                                                                              |
| +++++++genprbs.patgen                                                   |           | 26/63         | 45/281        | 85/237        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen                                                                                                               |
| ++++++++pattern_15bit                                                   |           | 0/9           | 0/55          | 0/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit                                                                                                 |
| +++++++++bit40.p15_40                                                   |           | 9/9           | 55/55         | 36/36         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit40.p15_40                                                                                    |
| ++++++++pattern_23bit                                                   |           | 0/11          | 0/63          | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit                                                                                                 |
| +++++++++bit40.p23_40                                                   |           | 11/11         | 63/63         | 46/46         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit40.p23_40                                                                                    |
| ++++++++pattern_31bit                                                   |           | 0/10          | 0/71          | 0/41          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit                                                                                                 |
| +++++++++bit40.p31_40                                                   |           | 10/10         | 71/71         | 41/41         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit40.p31_40                                                                                    |
| ++++++++pattern_7bit                                                    |           | 0/7           | 0/47          | 0/29          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit                                                                                                  |
| +++++++++bit40.p7_40                                                    |           | 7/7           | 47/47         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit40.p7_40                                                                                      |
| +++++++patchk                                                           |           | 45/156        | 200/575       | 156/521       | 40/72         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk                                                                                                                       |
| ++++++++i_ones_counter                                                  |           | 14/14         | 33/33         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter                                                                                                        |
| ++++++++i_ones_counter_c0                                               |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c0                                                                                                     |
| ++++++++i_ones_counter_c1                                               |           | 0/0           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c1                                                                                                     |
| ++++++++i_ones_counter_c2                                               |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c2                                                                                                     |
| ++++++++i_ones_counter_c3                                               |           | 0/0           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c3                                                                                                     |
| ++++++++i_ones_counter_c4                                               |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c4                                                                                                     |
| ++++++++i_ones_counter_c5                                               |           | 0/0           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c5                                                                                                     |
| ++++++++i_ones_counter_c6                                               |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c6                                                                                                     |
| ++++++++patgen_rx                                                       |           | 54/92         | 76/342        | 136/315       | 32/32         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx                                                                                                             |
| +++++++++pattern_15bit                                                  |           | 0/5           | 0/55          | 0/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit                                                                                               |
| ++++++++++bit40.p15_40                                                  |           | 5/5           | 55/55         | 36/36         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit40.p15_40                                                                                  |
| +++++++++pattern_23bit                                                  |           | 0/10          | 0/63          | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit                                                                                               |
| ++++++++++bit40.p23_40                                                  |           | 10/10         | 63/63         | 46/46         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit40.p23_40                                                                                  |
| +++++++++pattern_31bit                                                  |           | 0/13          | 0/71          | 0/53          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit                                                                                               |
| ++++++++++bit40.p31_40                                                  |           | 13/13         | 71/71         | 53/53         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit40.p31_40                                                                                  |
| +++++++++pattern_7bit                                                   |           | 0/7           | 0/47          | 0/30          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit                                                                                                |
| ++++++++++bit40.p7_40                                                   |           | 7/7           | 47/47         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit40.p7_40                                                                                    |
| +++++++++pattern_clk2                                                   |           | 0/0           | 3/3           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk2                                                                                                |
| +++++++++pattern_clk20                                                  |           | 3/3           | 27/27         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20                                                                                               |
| +++++++rx_word_counter                                                  |           | 31/31         | 193/193       | 72/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter                                                                                                              |
| ++++++U_RXUSRCLK2_FREQ_COUNTER                                          |           | 17/17         | 60/60         | 49/49         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER                                                                                                                         |
| ++++++U_RXUSRCLK_FREQ_COUNTER                                           |           | 15/15         | 60/60         | 50/50         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER                                                                                                                          |
| ++++++U_TXOUTCLK_FREQ_COUNTER                                           |           | 16/16         | 60/60         | 49/49         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER                                                                                                                          |
| ++++++U_TXUSRCLK2_FREQ_COUNTER                                          |           | 15/15         | 60/60         | 48/48         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER                                                                                                                         |
| ++++++U_TXUSRCLK_FREQ_COUNTER                                           |           | 19/19         | 60/60         | 50/50         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER                                                                                                                          |
| +++++U_GT_CHANNEL_X0Y14                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_GT_CHANNEL_X0Y14                                                                                                                                         |
| +++++U_PH_DATA                                                          |           | 13/13         | 80/80         | 27/27         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_PH_DATA                                                                                                                                                  |
| ++++U_GTCPX_X0Y15                                                       |           | 0/555         | 0/2558        | 0/1853        | 0/72          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15                                                                                                                                                            |
| +++++U_COMPLEX                                                          |           | 2/551         | 0/2478        | 2/1834        | 0/72          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX                                                                                                                                                  |
| ++++++U_COMPLEX_REGS                                                    |           | 5/226         | 10/896        | 3/621         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS                                                                                                                                   |
| +++++++U_PORTS_AND_LOGIC_REGS                                           |           | 156/210       | 22/834        | 448/578       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS                                                                                                            |
| ++++++++reg_0020a                                                       |           | 0/2           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020b                                                       |           | 0/1           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020c                                                       |           | 0/1           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020d                                                       |           | 0/2           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020d                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020d/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020e                                                       |           | 0/2           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0020f                                                       |           | 0/0           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00210                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00211                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00212                                                       |           | 0/3           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 3/3           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00213                                                       |           | 0/0           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00214                                                       |           | 0/0           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00215                                                       |           | 0/2           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00216                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00217                                                       |           | 0/1           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00218                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00219                                                       |           | 0/1           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00219                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00219/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021a                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021a                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021a/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021b                                                       |           | 0/1           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021b                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021b/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021c                                                       |           | 0/0           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021c                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021c/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021d                                                       |           | 0/0           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021d                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021d/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0021e                                                       |           | 0/3           | 0/16          | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021e                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021e/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_0021f                                                       |           | 0/3           | 0/16          | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021f                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0021f/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00220                                                       |           | 0/1           | 0/9           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00220                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 9/9           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00220/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00221                                                       |           | 0/1           | 0/16          | 0/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00222                                                       |           | 0/0           | 0/13          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00222                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 13/13         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00222/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00223                                                       |           | 0/0           | 0/15          | 0/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00223                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 15/15         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00223/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00224                                                       |           | 0/0           | 0/15          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00224                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00224/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00225                                                       |           | 0/0           | 0/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00225                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00225/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00226                                                       |           | 0/0           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00226                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 5/5           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00226/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00227                                                       |           | 0/0           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00227                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00227/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00300                                                       |           | 0/0           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00300                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00300/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00301                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00301                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00301/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00302                                                       |           | 0/1           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00302                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00302/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00303                                                       |           | 0/2           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00303                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00303/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00304                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00304                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00304/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00305                                                       |           | 0/2           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00305                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00305/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00306                                                       |           | 0/1           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00306                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00306/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00307                                                       |           | 0/1           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00307                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00307/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00308                                                       |           | 0/0           | 0/16          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00308                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 0/0           | 16/16         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00308/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00309                                                       |           | 0/1           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00309                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00309/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_0030a                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030a                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030a/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0030c                                                       |           | 0/3           | 0/16          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030c                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 3/3           | 16/16         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030c/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_0030e                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030e                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030e/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_0030f                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030f                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0030f/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00310                                                       |           | 0/2           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00310                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00310/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00311                                                       |           | 0/1           | 0/16          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00311                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00311/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00312                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00312                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00312/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00313                                                       |           | 0/0           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00313                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 0/0           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00313/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00314                                                       |           | 0/3           | 0/16          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00314                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00314/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00315                                                       |           | 0/2           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00315                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 2/2           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00315/I_EN_CTL_EQ1.U_CTL                                                                               |
| ++++++++reg_00316                                                       |           | 0/3           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00316                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 3/3           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00316/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00317                                                       |           | 0/2           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00317                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 2/2           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00317/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00318                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00318                                                                                                  |
| +++++++++I_EN_STAT_EQ1.U_STAT                                           |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00318/I_EN_STAT_EQ1.U_STAT                                                                             |
| ++++++++reg_00321                                                       |           | 0/1           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00321                                                                                                  |
| +++++++++I_EN_CTL_EQ1.U_CTL                                             |           | 1/1           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00321/I_EN_CTL_EQ1.U_CTL                                                                               |
| +++++++U_XSDB_SLAVE                                                     |           | 0/11          | 0/52          | 0/40          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE                                                                                                                      |
| ++++++++U_VHD_CHIPSCOPE_XSDB_SLAVE                                      |           | 11/11         | 52/52         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE                                                                                           |
| ++++++U_COMPLEX_RESET_HANDLER                                           |           | 5/5           | 31/31         | 25/25         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_COMPLEX_RESET_HANDLER                                                                                                                          |
| ++++++U_PATTERN_HANDLER_0                                               |           | 2/248         | 2/1251        | 4/926         | 0/72          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0                                                                                                                              |
| +++++++U_RX_COUNT_RST                                                   |           | 0/0           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST                                                                                                               |
| +++++++bit_err_counter                                                  |           | 35/35         | 198/198       | 99/99         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter                                                                                                              |
| +++++++genprbs.patgen                                                   |           | 23/57         | 45/281        | 85/237        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen                                                                                                               |
| ++++++++pattern_15bit                                                   |           | 0/8           | 0/55          | 0/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit                                                                                                 |
| +++++++++bit40.p15_40                                                   |           | 8/8           | 55/55         | 36/36         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit40.p15_40                                                                                    |
| ++++++++pattern_23bit                                                   |           | 0/11          | 0/63          | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit                                                                                                 |
| +++++++++bit40.p23_40                                                   |           | 11/11         | 63/63         | 46/46         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit40.p23_40                                                                                    |
| ++++++++pattern_31bit                                                   |           | 0/9           | 0/71          | 0/41          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit                                                                                                 |
| +++++++++bit40.p31_40                                                   |           | 9/9           | 71/71         | 41/41         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit40.p31_40                                                                                    |
| ++++++++pattern_7bit                                                    |           | 0/6           | 0/47          | 0/29          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit                                                                                                  |
| +++++++++bit40.p7_40                                                    |           | 6/6           | 47/47         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit40.p7_40                                                                                      |
| +++++++patchk                                                           |           | 41/126        | 200/575       | 156/518       | 40/72         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk                                                                                                                       |
| ++++++++i_ones_counter                                                  |           | 7/7           | 33/33         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter                                                                                                        |
| ++++++++i_ones_counter_c0                                               |           | 0/0           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c0                                                                                                     |
| ++++++++i_ones_counter_c1                                               |           | 0/0           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c1                                                                                                     |
| ++++++++i_ones_counter_c2                                               |           | 0/0           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c2                                                                                                     |
| ++++++++i_ones_counter_c3                                               |           | 0/0           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c3                                                                                                     |
| ++++++++i_ones_counter_c4                                               |           | 0/0           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c4                                                                                                     |
| ++++++++i_ones_counter_c5                                               |           | 0/0           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c5                                                                                                     |
| ++++++++i_ones_counter_c6                                               |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter_c6                                                                                                     |
| ++++++++patgen_rx                                                       |           | 41/78         | 76/342        | 136/312       | 32/32         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx                                                                                                             |
| +++++++++pattern_15bit                                                  |           | 0/5           | 0/55          | 0/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit                                                                                               |
| ++++++++++bit40.p15_40                                                  |           | 5/5           | 55/55         | 36/36         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit40.p15_40                                                                                  |
| +++++++++pattern_23bit                                                  |           | 0/10          | 0/63          | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit                                                                                               |
| ++++++++++bit40.p23_40                                                  |           | 10/10         | 63/63         | 46/46         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit40.p23_40                                                                                  |
| +++++++++pattern_31bit                                                  |           | 0/13          | 0/71          | 0/53          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit                                                                                               |
| ++++++++++bit40.p31_40                                                  |           | 13/13         | 71/71         | 53/53         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit40.p31_40                                                                                  |
| +++++++++pattern_7bit                                                   |           | 0/5           | 0/47          | 0/30          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit                                                                                                |
| ++++++++++bit40.p7_40                                                   |           | 5/5           | 47/47         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit40.p7_40                                                                                    |
| +++++++++pattern_clk2                                                   |           | 1/1           | 3/3           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk2                                                                                                |
| +++++++++pattern_clk20                                                  |           | 3/3           | 27/27         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20                                                                                               |
| +++++++rx_word_counter                                                  |           | 28/28         | 193/193       | 68/68         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter                                                                                                              |
| ++++++U_RXUSRCLK2_FREQ_COUNTER                                          |           | 12/12         | 60/60         | 52/52         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER                                                                                                                         |
| ++++++U_RXUSRCLK_FREQ_COUNTER                                           |           | 13/13         | 60/60         | 53/53         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER                                                                                                                          |
| ++++++U_TXOUTCLK_FREQ_COUNTER                                           |           | 12/12         | 60/60         | 48/48         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER                                                                                                                          |
| ++++++U_TXUSRCLK2_FREQ_COUNTER                                          |           | 18/18         | 60/60         | 53/53         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER                                                                                                                         |
| ++++++U_TXUSRCLK_FREQ_COUNTER                                           |           | 15/15         | 60/60         | 54/54         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER                                                                                                                          |
| +++++U_GT_CHANNEL_X0Y15                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_GT_CHANNEL_X0Y15                                                                                                                                         |
| +++++U_PH_DATA                                                          |           | 4/4           | 80/80         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_PH_DATA                                                                                                                                                  |
| ++++U_MA_DCLK_DIVIDER                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 1/1       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_MA_DCLK_DIVIDER                                                                                                                                                        |
| ++++U_SYSTEM_TIMER                                                      |           | 18/18         | 92/92         | 49/49         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER                                                                                                                                                           |
| ++++U_XSDB_MSTR                                                         |           | 0/194         | 0/507         | 0/353         | 0/27          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR                                                                                                                                                              |
| +++++U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR                                   |           | 0/194         | 0/507         | 0/353         | 0/27          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR                                                                                                                             |
| ++++++U_ICON_INTERFACE                                                  |           | 12/141        | 1/396         | 16/178        | 0/27          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE                                                                                                            |
| +++++++U_CMD1                                                           |           | 5/5           | 15/15         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1                                                                                                     |
| +++++++U_CMD2                                                           |           | 4/4           | 10/10         | 5/5           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD2                                                                                                     |
| +++++++U_CMD3                                                           |           | 6/6           | 16/16         | 8/8           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3                                                                                                     |
| +++++++U_CMD4                                                           |           | 16/16         | 59/59         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4                                                                                                     |
| +++++++U_CMD5                                                           |           | 10/10         | 39/39         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5                                                                                                     |
| +++++++U_CMD6_RD                                                        |           | 5/40          | 20/120        | 16/73         | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD                                                                                                  |
| ++++++++I_FAM_K7.U_RD_FIFO                                              |           | 0/35          | 0/100         | 0/57          | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO                                                                               |
| +++++++++U0                                                             |           | 0/35          | 0/100         | 0/57          | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0                                                                            |
| ++++++++++xst_fifo_generator                                            |           | 0/35          | 0/100         | 0/57          | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator                                                         |
| +++++++++++gconvfifo.rf                                                 |           | 0/35          | 0/100         | 0/57          | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf                                            |
| ++++++++++++grf.rf                                                      |           | 0/35          | 0/100         | 0/57          | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                     |
| +++++++++++++gntv_or_sync_fifo.gcx.clkx                                 |           | 7/7           | 32/32         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx          |
| +++++++++++++gntv_or_sync_fifo.gl0.rd                                   |           | 0/6           | 0/13          | 0/10          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd            |
| ++++++++++++++gr1.rfwft                                                 |           | 3/3           | 5/5           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft  |
| ++++++++++++++gras.rsts                                                 |           | 0/0           | 1/1           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts  |
| ++++++++++++++rpntr                                                     |           | 3/3           | 7/7           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr      |
| +++++++++++++gntv_or_sync_fifo.gl0.wr                                   |           | 2/7           | 0/12          | 3/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr            |
| ++++++++++++++gwas.wsts                                                 |           | 2/2           | 2/2           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts  |
| ++++++++++++++wpntr                                                     |           | 3/3           | 10/10         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr      |
| +++++++++++++gntv_or_sync_fifo.mem                                      |           | 2/8           | 16/32         | 4/24          | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem               |
| ++++++++++++++gdm.dm                                                    |           | 6/6           | 16/16         | 20/20         | 12/12         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm        |
| +++++++++++++rstblk                                                     |           | 7/7           | 11/11         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_K7.U_RD_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                              |
| +++++++U_CMD6_WR                                                        |           | 5/40          | 20/118        | 9/55          | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR                                                                                                  |
| ++++++++I_FAM_K7.U_WR_FIFO                                              |           | 0/35          | 0/98          | 0/46          | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO                                                                               |
| +++++++++U0                                                             |           | 0/35          | 0/98          | 0/46          | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0                                                                            |
| ++++++++++xst_fifo_generator                                            |           | 0/35          | 0/98          | 0/46          | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator                                                         |
| +++++++++++gconvfifo.rf                                                 |           | 0/35          | 0/98          | 0/46          | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf                                            |
| ++++++++++++grf.rf                                                      |           | 0/35          | 0/98          | 0/46          | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                     |
| +++++++++++++gntv_or_sync_fifo.gcx.clkx                                 |           | 8/8           | 32/32         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx          |
| +++++++++++++gntv_or_sync_fifo.gl0.rd                                   |           | 0/6           | 0/12          | 0/10          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd            |
| ++++++++++++++gr1.rfwft                                                 |           | 3/3           | 4/4           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft  |
| ++++++++++++++gras.rsts                                                 |           | 2/2           | 1/1           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts  |
| ++++++++++++++rpntr                                                     |           | 1/1           | 7/7           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr      |
| +++++++++++++gntv_or_sync_fifo.gl0.wr                                   |           | 2/6           | 0/11          | 3/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr            |
| ++++++++++++++gwas.wsts                                                 |           | 1/1           | 1/1           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts  |
| ++++++++++++++wpntr                                                     |           | 3/3           | 10/10         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr      |
| +++++++++++++gntv_or_sync_fifo.mem                                      |           | 2/9           | 16/32         | 1/17          | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem               |
| ++++++++++++++gdm.dm                                                    |           | 7/7           | 16/16         | 16/16         | 12/12         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm        |
| +++++++++++++rstblk                                                     |           | 6/6           | 11/11         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_K7.U_WR_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                              |
| +++++++U_CMD7_CTL                                                       |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_CTL                                                                                                 |
| +++++++U_CMD7_STAT                                                      |           | 4/4           | 8/8           | 4/4           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_STAT                                                                                                |
| +++++++U_STATIC_STATUS                                                  |           | 2/2           | 7/7           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_STATIC_STATUS                                                                                            |
| ++++++U_XSDB_ADDRESS_CONTROLLER                                         |           | 8/8           | 19/19         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER                                                                                                   |
| ++++++U_XSDB_BURST_WD_LEN_CONTROLLER                                    |           | 7/7           | 19/19         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                              |
| ++++++U_XSDB_BUS_CONTROLLER                                             |           | 29/30         | 46/56         | 92/100        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER                                                                                                       |
| +++++++U_RD_ABORT_FLAG                                                  |           | 0/0           | 1/1           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG                                                                                       |
| +++++++U_RD_REQ_FLAG                                                    |           | 1/1           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG                                                                                         |
| +++++++U_TIMER                                                          |           | 0/0           | 7/7           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_TIMER                                                                                               |
| ++++++U_XSDB_BUS_MSTR2SL_PORT_IFACE                                     |           | 8/8           | 17/17         | 1/33          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                               |
| +++++++U_RD_DIN_BUS_MUX                                                 |           | 0/0           | 0/0           | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX                                                                              |
| ++++++++I_NUM_BUS_GT1.G_BIT_MUX[0].U_CS_ASYNC_MUX                       |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/I_NUM_BUS_GT1.G_BIT_MUX[0].U_CS_ASYNC_MUX                                    |
| ++++++++I_NUM_BUS_GT1.G_BIT_MUX[10].U_CS_ASYNC_MUX                      |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/I_NUM_BUS_GT1.G_BIT_MUX[10].U_CS_ASYNC_MUX                                   |
| ++++++++I_NUM_BUS_GT1.G_BIT_MUX[11].U_CS_ASYNC_MUX                      |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/I_NUM_BUS_GT1.G_BIT_MUX[11].U_CS_ASYNC_MUX                                   |
| ++++++++I_NUM_BUS_GT1.G_BIT_MUX[12].U_CS_ASYNC_MUX                      |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/I_NUM_BUS_GT1.G_BIT_MUX[12].U_CS_ASYNC_MUX                                   |
| ++++++++I_NUM_BUS_GT1.G_BIT_MUX[13].U_CS_ASYNC_MUX                      |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/I_NUM_BUS_GT1.G_BIT_MUX[13].U_CS_ASYNC_MUX                                   |
| ++++++++I_NUM_BUS_GT1.G_BIT_MUX[14].U_CS_ASYNC_MUX                      |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/I_NUM_BUS_GT1.G_BIT_MUX[14].U_CS_ASYNC_MUX                                   |
| ++++++++I_NUM_BUS_GT1.G_BIT_MUX[15].U_CS_ASYNC_MUX                      |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/I_NUM_BUS_GT1.G_BIT_MUX[15].U_CS_ASYNC_MUX                                   |
| ++++++++I_NUM_BUS_GT1.G_BIT_MUX[1].U_CS_ASYNC_MUX                       |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/I_NUM_BUS_GT1.G_BIT_MUX[1].U_CS_ASYNC_MUX                                    |
| ++++++++I_NUM_BUS_GT1.G_BIT_MUX[2].U_CS_ASYNC_MUX                       |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/I_NUM_BUS_GT1.G_BIT_MUX[2].U_CS_ASYNC_MUX                                    |
| ++++++++I_NUM_BUS_GT1.G_BIT_MUX[3].U_CS_ASYNC_MUX                       |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/I_NUM_BUS_GT1.G_BIT_MUX[3].U_CS_ASYNC_MUX                                    |
| ++++++++I_NUM_BUS_GT1.G_BIT_MUX[4].U_CS_ASYNC_MUX                       |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/I_NUM_BUS_GT1.G_BIT_MUX[4].U_CS_ASYNC_MUX                                    |
| ++++++++I_NUM_BUS_GT1.G_BIT_MUX[5].U_CS_ASYNC_MUX                       |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/I_NUM_BUS_GT1.G_BIT_MUX[5].U_CS_ASYNC_MUX                                    |
| ++++++++I_NUM_BUS_GT1.G_BIT_MUX[6].U_CS_ASYNC_MUX                       |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/I_NUM_BUS_GT1.G_BIT_MUX[6].U_CS_ASYNC_MUX                                    |
| ++++++++I_NUM_BUS_GT1.G_BIT_MUX[7].U_CS_ASYNC_MUX                       |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/I_NUM_BUS_GT1.G_BIT_MUX[7].U_CS_ASYNC_MUX                                    |
| ++++++++I_NUM_BUS_GT1.G_BIT_MUX[8].U_CS_ASYNC_MUX                       |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/I_NUM_BUS_GT1.G_BIT_MUX[8].U_CS_ASYNC_MUX                                    |
| ++++++++I_NUM_BUS_GT1.G_BIT_MUX[9].U_CS_ASYNC_MUX                       |           | 0/0           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/I_NUM_BUS_GT1.G_BIT_MUX[9].U_CS_ASYNC_MUX                                    |
| +U_ICON                                                                 |           | 0/22          | 0/28          | 0/33          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0       | example_ibert/U_ICON                                                                                                                                                                                           |
| ++U0                                                                    |           | 0/22          | 0/28          | 0/33          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0       | example_ibert/U_ICON/U0                                                                                                                                                                                        |
| +++U_ICON                                                               |           | 3/22          | 3/28          | 2/33          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0       | example_ibert/U_ICON/U0/U_ICON                                                                                                                                                                                 |
| ++++I_YES_BSCAN.U_BS                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0       | example_ibert/U_ICON/U0/U_ICON/I_YES_BSCAN.U_BS                                                                                                                                                                |
| +++++I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0       | example_ibert/U_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG                                                                                             |
| ++++U_CMD                                                               |           | 5/10          | 10/10         | 2/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_ICON/U0/U_ICON/U_CMD                                                                                                                                                                           |
| +++++U_COMMAND_SEL                                                      |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_ICON/U0/U_ICON/U_CMD/U_COMMAND_SEL                                                                                                                                                             |
| +++++U_CORE_ID_SEL                                                      |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL                                                                                                                                                             |
| ++++U_CTRL_OUT                                                          |           | 2/2           | 0/0           | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_ICON/U0/U_ICON/U_CTRL_OUT                                                                                                                                                                      |
| ++++U_STAT                                                              |           | 1/3           | 1/7           | 2/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_ICON/U0/U_ICON/U_STAT                                                                                                                                                                          |
| +++++U_STAT_CNT                                                         |           | 2/2           | 6/6           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT                                                                                                                                                               |
| ++++U_SYNC                                                              |           | 4/4           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_ICON/U0/U_ICON/U_SYNC                                                                                                                                                                          |
| ++++U_TDO_MUX                                                           |           | 0/0           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_ICON/U0/U_ICON/U_TDO_MUX                                                                                                                                                                       |
| +++++U_CS_MUX                                                           |           | 0/0           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_ICON/U0/U_ICON/U_TDO_MUX/U_CS_MUX                                                                                                                                                              |
| ++++++I4.U_MUX16                                                        |           | 0/0           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | example_ibert/U_ICON/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16                                                                                                                                                   |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
