<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nv20_graph.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nv20_graph.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_drm.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * NV20</span>
<span class="cm"> * -----</span>
<span class="cm"> * There are 3 families :</span>
<span class="cm"> * NV20 is 0x10de:0x020*</span>
<span class="cm"> * NV25/28 is 0x10de:0x025* / 0x10de:0x028*</span>
<span class="cm"> * NV2A is 0x10de:0x02A0</span>
<span class="cm"> *</span>
<span class="cm"> * NV30</span>
<span class="cm"> * -----</span>
<span class="cm"> * There are 3 families :</span>
<span class="cm"> * NV30/31 is 0x10de:0x030* / 0x10de:0x031*</span>
<span class="cm"> * NV34 is 0x10de:0x032*</span>
<span class="cm"> * NV35/36 is 0x10de:0x033* / 0x10de:0x034*</span>
<span class="cm"> *</span>
<span class="cm"> * Not seen in the wild, no dumps (probably NV35) :</span>
<span class="cm"> * NV37 is 0x10de:0x00fc, 0x10de:0x00fd</span>
<span class="cm"> * NV38 is 0x10de:0x0333, 0x10de:0x00fe</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">nv20_graph_engine</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_exec_engine</span> <span class="n">base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">ctxtab</span><span class="p">;</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">grctx_init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">grctx_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">grctx_user</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define NV20_GRCTX_SIZE (3580*4)</span>
<span class="cp">#define NV25_GRCTX_SIZE (3529*4)</span>
<span class="cp">#define NV2A_GRCTX_SIZE (3500*4)</span>

<span class="cp">#define NV30_31_GRCTX_SIZE (24392)</span>
<span class="cp">#define NV34_GRCTX_SIZE    (18140)</span>
<span class="cp">#define NV35_36_GRCTX_SIZE (22396)</span>

<span class="kt">int</span>
<span class="nf">nv20_graph_unload_context</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">grctx</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">chan</span> <span class="o">=</span> <span class="n">nv10_graph_channel</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">grctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_GR</span><span class="p">];</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV20_PGRAPH_CHANNEL_CTX_POINTER</span><span class="p">,</span> <span class="n">grctx</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV20_PGRAPH_CHANNEL_CTX_XFER</span><span class="p">,</span>
		     <span class="n">NV20_PGRAPH_CHANNEL_CTX_XFER_SAVE</span><span class="p">);</span>

	<span class="n">nouveau_wait_for_idle</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_CONTROL</span><span class="p">,</span> <span class="mh">0x10000000</span><span class="p">);</span>
	<span class="n">tmp</span>  <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_USER</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00ffffff</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="mi">31</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">;</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_USER</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv20_graph_rdi</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">writecount</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">rdi_index</span> <span class="o">=</span> <span class="mh">0x2c80000</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0x20</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdi_index</span> <span class="o">=</span> <span class="mh">0x3d0000</span><span class="p">;</span>
		<span class="n">writecount</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_INDEX</span><span class="p">,</span> <span class="n">rdi_index</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">writecount</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_DATA</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">nouveau_wait_for_idle</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv20_graph_context_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x033c</span><span class="p">,</span> <span class="mh">0xffff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x03a0</span><span class="p">,</span> <span class="mh">0x0fff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x03a4</span><span class="p">,</span> <span class="mh">0x0fff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x047c</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0490</span><span class="p">,</span> <span class="mh">0x00000111</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x04a8</span><span class="p">,</span> <span class="mh">0x44400000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x04d4</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x04e0</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00030303</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x04f4</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x0500</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00080000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x050c</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x0518</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x01012000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x051c</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x0528</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x000105b8</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x052c</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x0538</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00080008</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x055c</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x0598</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x07ff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x05a4</span><span class="p">,</span> <span class="mh">0x4b7fffff</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x05fc</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0604</span><span class="p">,</span> <span class="mh">0x00004000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0610</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0618</span><span class="p">,</span> <span class="mh">0x00040000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x061c</span><span class="p">,</span> <span class="mh">0x00010000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x1c1c</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x248c</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">0</span><span class="p">),</span> <span class="mh">0x10700ff9</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">4</span><span class="p">),</span> <span class="mh">0x0436086c</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">8</span><span class="p">),</span> <span class="mh">0x000c001b</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x281c</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2830</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x285c</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2860</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2864</span><span class="p">,</span> <span class="mh">0x3f000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x286c</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2870</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2878</span><span class="p">,</span> <span class="mh">0xbf800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2880</span><span class="p">,</span> <span class="mh">0xbf800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x34a4</span><span class="p">,</span> <span class="mh">0x000fe000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3530</span><span class="p">,</span> <span class="mh">0x000003f8</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3540</span><span class="p">,</span> <span class="mh">0x002fe000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x355c</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x3578</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x001c527c</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv25_graph_context_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x035c</span><span class="p">,</span> <span class="mh">0xffff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x03c0</span><span class="p">,</span> <span class="mh">0x0fff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x03c4</span><span class="p">,</span> <span class="mh">0x0fff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x049c</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x04b0</span><span class="p">,</span> <span class="mh">0x00000111</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x04c8</span><span class="p">,</span> <span class="mh">0x00000080</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x04cc</span><span class="p">,</span> <span class="mh">0xffff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x04d0</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x04e4</span><span class="p">,</span> <span class="mh">0x44400000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x04fc</span><span class="p">,</span> <span class="mh">0x4b800000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0510</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x051c</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00030303</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0530</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x053c</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00080000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0548</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x0554</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x01012000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0558</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x0564</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x000105b8</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0568</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x0574</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00080008</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0598</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x05d4</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x07ff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x05e0</span><span class="p">,</span> <span class="mh">0x4b7fffff</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0620</span><span class="p">,</span> <span class="mh">0x00000080</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0624</span><span class="p">,</span> <span class="mh">0x30201000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0628</span><span class="p">,</span> <span class="mh">0x70605040</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x062c</span><span class="p">,</span> <span class="mh">0xb0a09080</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0630</span><span class="p">,</span> <span class="mh">0xf0e0d0c0</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0664</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x066c</span><span class="p">,</span> <span class="mh">0x00004000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0678</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0680</span><span class="p">,</span> <span class="mh">0x00040000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0684</span><span class="p">,</span> <span class="mh">0x00010000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x1b04</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x2374</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">0</span><span class="p">),</span> <span class="mh">0x10700ff9</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">4</span><span class="p">),</span> <span class="mh">0x0436086c</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">8</span><span class="p">),</span> <span class="mh">0x000c001b</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2704</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2718</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2744</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2748</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x274c</span><span class="p">,</span> <span class="mh">0x3f000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2754</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2758</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2760</span><span class="p">,</span> <span class="mh">0xbf800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2768</span><span class="p">,</span> <span class="mh">0xbf800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x308c</span><span class="p">,</span> <span class="mh">0x000fe000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3108</span><span class="p">,</span> <span class="mh">0x000003f8</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3468</span><span class="p">,</span> <span class="mh">0x002fe000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x3484</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x34a0</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x001c527c</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv2a_graph_context_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x033c</span><span class="p">,</span> <span class="mh">0xffff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x03a0</span><span class="p">,</span> <span class="mh">0x0fff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x03a4</span><span class="p">,</span> <span class="mh">0x0fff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x047c</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0490</span><span class="p">,</span> <span class="mh">0x00000111</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x04a8</span><span class="p">,</span> <span class="mh">0x44400000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x04d4</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x04e0</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00030303</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x04f4</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x0500</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00080000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x050c</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x0518</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x01012000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x051c</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x0528</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x000105b8</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x052c</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x0538</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00080008</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x055c</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x0598</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x07ff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x05a4</span><span class="p">,</span> <span class="mh">0x4b7fffff</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x05fc</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0604</span><span class="p">,</span> <span class="mh">0x00004000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0610</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0618</span><span class="p">,</span> <span class="mh">0x00040000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x061c</span><span class="p">,</span> <span class="mh">0x00010000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x1a9c</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x22fc</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/*XXX: check!! */</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">0</span><span class="p">),</span> <span class="mh">0x10700ff9</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">4</span><span class="p">),</span> <span class="mh">0x0436086c</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">8</span><span class="p">),</span> <span class="mh">0x000c001b</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x269c</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x26b0</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x26dc</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x26e0</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x26e4</span><span class="p">,</span> <span class="mh">0x3f000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x26ec</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x26f0</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x26f8</span><span class="p">,</span> <span class="mh">0xbf800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2700</span><span class="p">,</span> <span class="mh">0xbf800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3024</span><span class="p">,</span> <span class="mh">0x000fe000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x30a0</span><span class="p">,</span> <span class="mh">0x000003f8</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x33fc</span><span class="p">,</span> <span class="mh">0x002fe000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x341c</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x3438</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x001c527c</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv30_31_graph_context_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0410</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0424</span><span class="p">,</span> <span class="mh">0x00000111</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0428</span><span class="p">,</span> <span class="mh">0x00000060</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0444</span><span class="p">,</span> <span class="mh">0x00000080</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0448</span><span class="p">,</span> <span class="mh">0xffff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x044c</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0460</span><span class="p">,</span> <span class="mh">0x44400000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x048c</span><span class="p">,</span> <span class="mh">0xffff0000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x04e0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x04e8</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x0fff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x04ec</span><span class="p">,</span> <span class="mh">0x00011100</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0508</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0548</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x07ff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0550</span><span class="p">,</span> <span class="mh">0x4b7fffff</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x058c</span><span class="p">,</span> <span class="mh">0x00000080</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0590</span><span class="p">,</span> <span class="mh">0x30201000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0594</span><span class="p">,</span> <span class="mh">0x70605040</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0598</span><span class="p">,</span> <span class="mh">0xb8a89888</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x059c</span><span class="p">,</span> <span class="mh">0xf8e8d8c8</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x05b0</span><span class="p">,</span> <span class="mh">0xb0000000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0600</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0640</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00010588</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0640</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0680</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00030303</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x06c0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0700</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x0008aae4</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0700</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0740</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x01012000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0740</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0780</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00080008</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x085c</span><span class="p">,</span> <span class="mh">0x00040000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0860</span><span class="p">,</span> <span class="mh">0x00010000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0864</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0874</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00040004</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x1f18</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x3088</span> <span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10700ff9</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0436086c</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000c001b</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x30b8</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x30c8</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x0000ffff</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x344c</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3808</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x381c</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3848</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x384c</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3850</span><span class="p">,</span> <span class="mh">0x3f000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3858</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x385c</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3864</span><span class="p">,</span> <span class="mh">0xbf800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x386c</span><span class="p">,</span> <span class="mh">0xbf800000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv34_graph_context_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x040c</span><span class="p">,</span> <span class="mh">0x01000101</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0420</span><span class="p">,</span> <span class="mh">0x00000111</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0424</span><span class="p">,</span> <span class="mh">0x00000060</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0440</span><span class="p">,</span> <span class="mh">0x00000080</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0444</span><span class="p">,</span> <span class="mh">0xffff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0448</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x045c</span><span class="p">,</span> <span class="mh">0x44400000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0480</span><span class="p">,</span> <span class="mh">0xffff0000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x04d4</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x04dc</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x0fff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x04e0</span><span class="p">,</span> <span class="mh">0x00011100</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x04fc</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x053c</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x07ff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0544</span><span class="p">,</span> <span class="mh">0x4b7fffff</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x057c</span><span class="p">,</span> <span class="mh">0x00000080</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0580</span><span class="p">,</span> <span class="mh">0x30201000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0584</span><span class="p">,</span> <span class="mh">0x70605040</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0588</span><span class="p">,</span> <span class="mh">0xb8a89888</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x058c</span><span class="p">,</span> <span class="mh">0xf8e8d8c8</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x05a0</span><span class="p">,</span> <span class="mh">0xb0000000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x05f0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0630</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00010588</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0630</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0670</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00030303</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x06b0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x06f0</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x0008aae4</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x06f0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0730</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x01012000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0730</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0770</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00080008</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0850</span><span class="p">,</span> <span class="mh">0x00040000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0854</span><span class="p">,</span> <span class="mh">0x00010000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0858</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0868</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00040004</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x15ac</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x271c</span> <span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10700ff9</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0436086c</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000c001b</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x274c</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x275c</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x0000ffff</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2ae0</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2e9c</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2eb0</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2edc</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2ee0</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2ee4</span><span class="p">,</span> <span class="mh">0x3f000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2eec</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2ef0</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2ef8</span><span class="p">,</span> <span class="mh">0xbf800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x2f00</span><span class="p">,</span> <span class="mh">0xbf800000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv35_36_graph_context_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x040c</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0420</span><span class="p">,</span> <span class="mh">0x00000111</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0424</span><span class="p">,</span> <span class="mh">0x00000060</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0440</span><span class="p">,</span> <span class="mh">0x00000080</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0444</span><span class="p">,</span> <span class="mh">0xffff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0448</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x045c</span><span class="p">,</span> <span class="mh">0x44400000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0488</span><span class="p">,</span> <span class="mh">0xffff0000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x04dc</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x04e4</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x0fff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x04e8</span><span class="p">,</span> <span class="mh">0x00011100</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0504</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0544</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x07ff0000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x054c</span><span class="p">,</span> <span class="mh">0x4b7fffff</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0588</span><span class="p">,</span> <span class="mh">0x00000080</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x058c</span><span class="p">,</span> <span class="mh">0x30201000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0590</span><span class="p">,</span> <span class="mh">0x70605040</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0594</span><span class="p">,</span> <span class="mh">0xb8a89888</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0598</span><span class="p">,</span> <span class="mh">0xf8e8d8c8</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x05ac</span><span class="p">,</span> <span class="mh">0xb0000000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0604</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0644</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00010588</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0644</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0684</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00030303</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x06c4</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0704</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x0008aae4</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0704</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0744</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x01012000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0744</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0784</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00080008</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0860</span><span class="p">,</span> <span class="mh">0x00040000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x0864</span><span class="p">,</span> <span class="mh">0x00010000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x0868</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x0878</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00040004</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x1f1c</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x308c</span> <span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10700ff9</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0436086c</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">8</span><span class="p">,</span> <span class="mh">0x000c001b</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x30bc</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x30cc</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x0000ffff</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3450</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x380c</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3820</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x384c</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3850</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3854</span><span class="p">,</span> <span class="mh">0x3f000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x385c</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3860</span><span class="p">,</span> <span class="mh">0x3f800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3868</span><span class="p">,</span> <span class="mh">0xbf800000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3870</span><span class="p">,</span> <span class="mh">0xbf800000</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv20_graph_context_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv20_graph_engine</span> <span class="o">*</span><span class="n">pgraph</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">grctx</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_size</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span>
				 <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">grctx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* Initialise default context values */</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_init</span><span class="p">(</span><span class="n">grctx</span><span class="p">);</span>

	<span class="cm">/* nv20: nv_wo32(dev, chan-&gt;ramin_grctx-&gt;gpuobj, 10, chan-&gt;id&lt;&lt;24); */</span>
	<span class="cm">/* CTX_USER */</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grctx</span><span class="p">,</span> <span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_user</span><span class="p">,</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x1</span><span class="p">);</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">ctxtab</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">grctx</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">]</span> <span class="o">=</span> <span class="n">grctx</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv20_graph_context_del</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv20_graph_engine</span> <span class="o">*</span><span class="n">pgraph</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">grctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FIFO</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="cm">/* Unload the context if it&#39;s the currently active one */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nv10_graph_channel</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">==</span> <span class="n">chan</span><span class="p">)</span>
		<span class="n">nv20_graph_unload_context</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FIFO</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Free the context resources */</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">ctxtab</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">grctx</span><span class="p">);</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv20_graph_set_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_tile_reg</span> <span class="o">*</span><span class="n">tile</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">tile</span><span class="p">.</span><span class="n">reg</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV20_PGRAPH_TLIMIT</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">limit</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV20_PGRAPH_TSIZE</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">pitch</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV20_PGRAPH_TILE</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_INDEX</span><span class="p">,</span> <span class="mh">0x00EA0030</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_DATA</span><span class="p">,</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">limit</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_INDEX</span><span class="p">,</span> <span class="mh">0x00EA0050</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_DATA</span><span class="p">,</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">pitch</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_INDEX</span><span class="p">,</span> <span class="mh">0x00EA0010</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_DATA</span><span class="p">,</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">==</span> <span class="n">NV_20</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV20_PGRAPH_ZCOMP</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">zcomp</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_INDEX</span><span class="p">,</span> <span class="mh">0x00ea0090</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_DATA</span><span class="p">,</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">zcomp</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv20_graph_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv20_graph_engine</span> <span class="o">*</span><span class="n">pgraph</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">vramsz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">,</span>
		<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">NV_PMC_ENABLE_PGRAPH</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">,</span>
		<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">)</span> <span class="o">|</span>  <span class="n">NV_PMC_ENABLE_PGRAPH</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV20_PGRAPH_CHANNEL_CTX_TABLE</span><span class="p">,</span> <span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">ctxtab</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">nv20_graph_rdi</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR</span>   <span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR_EN</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_0</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_1</span><span class="p">,</span> <span class="mh">0x00118700</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_3</span><span class="p">,</span> <span class="mh">0xF3CE0475</span><span class="p">);</span> <span class="cm">/* 0x4 = auto ctx switch */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_DEBUG_4</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40009C</span>           <span class="p">,</span> <span class="mh">0x00000040</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&gt;=</span> <span class="mh">0x25</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400890</span><span class="p">,</span> <span class="mh">0x00a8cfff</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400610</span><span class="p">,</span> <span class="mh">0x304B1FB6</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400B80</span><span class="p">,</span> <span class="mh">0x1cbd3883</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400B84</span><span class="p">,</span> <span class="mh">0x44000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400098</span><span class="p">,</span> <span class="mh">0x40000080</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400B88</span><span class="p">,</span> <span class="mh">0x000000ff</span><span class="p">);</span>

	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400880</span><span class="p">,</span> <span class="mh">0x0008c7df</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400094</span><span class="p">,</span> <span class="mh">0x00000005</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400B80</span><span class="p">,</span> <span class="mh">0x45eae20e</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400B84</span><span class="p">,</span> <span class="mh">0x24000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400098</span><span class="p">,</span> <span class="mh">0x00000040</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_INDEX</span><span class="p">,</span> <span class="mh">0x00E00038</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_DATA</span> <span class="p">,</span> <span class="mh">0x00000030</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_INDEX</span><span class="p">,</span> <span class="mh">0x00E10038</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_DATA</span> <span class="p">,</span> <span class="mh">0x00000030</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Turn all the tiling regions off. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NV10_PFB_TILE__SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv20_graph_set_tile_region</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4009a0</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100324</span><span class="p">));</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_INDEX</span><span class="p">,</span> <span class="mh">0x00EA000C</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_DATA</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100324</span><span class="p">));</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_CONTROL</span><span class="p">,</span> <span class="mh">0x10000100</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_STATE</span>      <span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_SURFACE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0007ff00</span><span class="p">;</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_SURFACE</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_SURFACE</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00020100</span><span class="p">;</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_SURFACE</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* begin RAM config */</span>
	<span class="n">vramsz</span> <span class="o">=</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4009A4</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_CFG0</span><span class="p">));</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4009A8</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_CFG1</span><span class="p">));</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_INDEX</span><span class="p">,</span> <span class="mh">0x00EA0000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_DATA</span> <span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_CFG0</span><span class="p">));</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_INDEX</span><span class="p">,</span> <span class="mh">0x00EA0004</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_DATA</span> <span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_CFG1</span><span class="p">));</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400820</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400824</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400864</span><span class="p">,</span> <span class="n">vramsz</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400868</span><span class="p">,</span> <span class="n">vramsz</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* interesting.. the below overwrites some of the tile setup above.. */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400B20</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400B04</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_ABS_UCLIP_XMIN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_ABS_UCLIP_YMIN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_ABS_UCLIP_XMAX</span><span class="p">,</span> <span class="mh">0x7fff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_ABS_UCLIP_YMAX</span><span class="p">,</span> <span class="mh">0x7fff</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv30_graph_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv20_graph_engine</span> <span class="o">*</span><span class="n">pgraph</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">,</span>
		<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">NV_PMC_ENABLE_PGRAPH</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">,</span>
		<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">)</span> <span class="o">|</span>  <span class="n">NV_PMC_ENABLE_PGRAPH</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV20_PGRAPH_CHANNEL_CTX_TABLE</span><span class="p">,</span> <span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">ctxtab</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR</span>   <span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR_EN</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_0</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_1</span><span class="p">,</span> <span class="mh">0x401287c0</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400890</span><span class="p">,</span> <span class="mh">0x01b463ff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_3</span><span class="p">,</span> <span class="mh">0xf2de0475</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_DEBUG_4</span><span class="p">,</span> <span class="mh">0x00008000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_LIMIT_VIOL_PIX</span><span class="p">,</span> <span class="mh">0xf04bdff6</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400B80</span><span class="p">,</span> <span class="mh">0x1003d888</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400B84</span><span class="p">,</span> <span class="mh">0x0c000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400098</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40009C</span><span class="p">,</span> <span class="mh">0x0005ad00</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400B88</span><span class="p">,</span> <span class="mh">0x62ff00ff</span><span class="p">);</span> <span class="cm">/* suspiciously like PGRAPH_DEBUG_2 */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4000a0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4000a4</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4008a8</span><span class="p">,</span> <span class="mh">0xb784a400</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400ba0</span><span class="p">,</span> <span class="mh">0x002f8685</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400ba4</span><span class="p">,</span> <span class="mh">0x00231f3f</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4008a4</span><span class="p">,</span> <span class="mh">0x40000020</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0x34</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_INDEX</span><span class="p">,</span> <span class="mh">0x00EA0004</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_DATA</span> <span class="p">,</span> <span class="mh">0x00200201</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_INDEX</span><span class="p">,</span> <span class="mh">0x00EA0008</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_DATA</span> <span class="p">,</span> <span class="mh">0x00000008</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_INDEX</span><span class="p">,</span> <span class="mh">0x00EA0000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_DATA</span> <span class="p">,</span> <span class="mh">0x00000032</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_INDEX</span><span class="p">,</span> <span class="mh">0x00E00004</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_RDI_DATA</span> <span class="p">,</span> <span class="mh">0x00000002</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4000c0</span><span class="p">,</span> <span class="mh">0x00000016</span><span class="p">);</span>

	<span class="cm">/* Turn all the tiling regions off. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NV10_PFB_TILE__SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv20_graph_set_tile_region</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_CONTROL</span><span class="p">,</span> <span class="mh">0x10000100</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_STATE</span>      <span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0040075c</span>             <span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>

	<span class="cm">/* begin RAM config */</span>
	<span class="cm">/* vramsz = pci_resource_len(dev-&gt;pdev, 0) - 1; */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4009A4</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_CFG0</span><span class="p">));</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4009A8</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_CFG1</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">!=</span> <span class="mh">0x34</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400750</span><span class="p">,</span> <span class="mh">0x00EA0000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400754</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_CFG0</span><span class="p">));</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400750</span><span class="p">,</span> <span class="mh">0x00EA0004</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400754</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_CFG1</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv20_graph_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">,</span> <span class="n">bool</span> <span class="n">suspend</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FIFO</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_STATUS</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">suspend</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FIFO</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">nv20_graph_unload_context</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR_EN</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv20_graph_isr</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">stat</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">((</span><span class="n">stat</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">nsource</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_NSOURCE</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">nstatus</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_NSTATUS</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_TRAPPED_ADDR</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">chid</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x01f00000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">subc</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x00070000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">mthd</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x00001ffc</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_TRAPPED_DATA</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">class</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400160</span> <span class="o">+</span> <span class="n">subc</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xfff</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">show</span> <span class="o">=</span> <span class="n">stat</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">NV_PGRAPH_INTR_ERROR</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">nsource</span> <span class="o">&amp;</span> <span class="n">NV03_PGRAPH_NSOURCE_ILLEGAL_MTHD</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nouveau_gpuobj_mthd_call2</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chid</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">))</span>
					<span class="n">show</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">NV_PGRAPH_INTR_ERROR</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR</span><span class="p">,</span> <span class="n">stat</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FIFO</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">show</span> <span class="o">&amp;&amp;</span> <span class="n">nouveau_ratelimit</span><span class="p">())</span> <span class="p">{</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH -&quot;</span><span class="p">);</span>
			<span class="n">nouveau_bitfield_print</span><span class="p">(</span><span class="n">nv10_graph_intr</span><span class="p">,</span> <span class="n">show</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot; nsource:&quot;</span><span class="p">);</span>
			<span class="n">nouveau_bitfield_print</span><span class="p">(</span><span class="n">nv04_graph_nsource</span><span class="p">,</span> <span class="n">nsource</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot; nstatus:&quot;</span><span class="p">);</span>
			<span class="n">nouveau_bitfield_print</span><span class="p">(</span><span class="n">nv10_graph_nstatus</span><span class="p">,</span> <span class="n">nstatus</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - ch %d/%d class 0x%04x &quot;</span>
				     <span class="s">&quot;mthd 0x%04x data 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">chid</span><span class="p">,</span> <span class="n">subc</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv20_graph_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv20_graph_engine</span> <span class="o">*</span><span class="n">pgraph</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>

	<span class="n">nouveau_irq_unregister</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">ctxtab</span><span class="p">);</span>

	<span class="n">NVOBJ_ENGINE_DEL</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">pgraph</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv20_graph_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv20_graph_engine</span> <span class="o">*</span><span class="n">pgraph</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">pgraph</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pgraph</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pgraph</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">destroy</span> <span class="o">=</span> <span class="n">nv20_graph_destroy</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">fini</span> <span class="o">=</span> <span class="n">nv20_graph_fini</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">context_new</span> <span class="o">=</span> <span class="n">nv20_graph_context_new</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">context_del</span> <span class="o">=</span> <span class="n">nv20_graph_context_del</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">object_new</span> <span class="o">=</span> <span class="n">nv04_graph_object_new</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">set_tile_region</span> <span class="o">=</span> <span class="n">nv20_graph_set_tile_region</span><span class="p">;</span>

	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_user</span> <span class="o">=</span> <span class="mh">0x0028</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">==</span> <span class="n">NV_20</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">nv20_graph_init</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x20</span>:
			<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_init</span> <span class="o">=</span> <span class="n">nv20_graph_context_init</span><span class="p">;</span>
			<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_size</span> <span class="o">=</span> <span class="n">NV20_GRCTX_SIZE</span><span class="p">;</span>
			<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_user</span> <span class="o">=</span> <span class="mh">0x0000</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x25</span>:
		<span class="k">case</span> <span class="mh">0x28</span>:
			<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_init</span> <span class="o">=</span> <span class="n">nv25_graph_context_init</span><span class="p">;</span>
			<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_size</span> <span class="o">=</span> <span class="n">NV25_GRCTX_SIZE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x2a</span>:
			<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_init</span> <span class="o">=</span> <span class="n">nv2a_graph_context_init</span><span class="p">;</span>
			<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_size</span> <span class="o">=</span> <span class="n">NV2A_GRCTX_SIZE</span><span class="p">;</span>
			<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_user</span> <span class="o">=</span> <span class="mh">0x0000</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: unknown chipset</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">pgraph</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">nv30_graph_init</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x30</span>:
		<span class="k">case</span> <span class="mh">0x31</span>:
			<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_init</span> <span class="o">=</span> <span class="n">nv30_31_graph_context_init</span><span class="p">;</span>
			<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_size</span> <span class="o">=</span> <span class="n">NV30_31_GRCTX_SIZE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x34</span>:
			<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_init</span> <span class="o">=</span> <span class="n">nv34_graph_context_init</span><span class="p">;</span>
			<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_size</span> <span class="o">=</span> <span class="n">NV34_GRCTX_SIZE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x35</span>:
		<span class="k">case</span> <span class="mh">0x36</span>:
			<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_init</span> <span class="o">=</span> <span class="n">nv35_36_graph_context_init</span><span class="p">;</span>
			<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_size</span> <span class="o">=</span> <span class="n">NV35_36_GRCTX_SIZE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: unknown chipset</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">pgraph</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Create Context Pointer Table */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">32</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span><span class="p">,</span>
				 <span class="o">&amp;</span><span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">ctxtab</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">pgraph</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">NVOBJ_ENGINE_ADD</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">nouveau_irq_register</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="n">nv20_graph_isr</span><span class="p">);</span>

	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0030</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* null */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0039</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* m2mf */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004a</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* gdirect */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x009f</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* imageblit (nv12) */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x008a</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* ifc */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0089</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* sifm */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0062</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* surf2d */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0043</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* rop */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0012</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* beta1 */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0072</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* beta4 */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0019</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* cliprect */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0044</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* pattern */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">==</span> <span class="n">NV_20</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x009e</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* swzsurf */</span>
		<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0096</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* celcius */</span>

		<span class="cm">/* kelvin */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&lt;</span> <span class="mh">0x25</span><span class="p">)</span>
			<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0097</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0597</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x038a</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* ifc (nv30) */</span>
		<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0389</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* sifm (nv30) */</span>
		<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0362</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* surf2d (nv30) */</span>
		<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x039e</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* swzsurf */</span>

		<span class="cm">/* rankine */</span>
		<span class="k">if</span> <span class="p">(</span><span class="mh">0x00000003</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)))</span>
			<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0397</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
		<span class="k">else</span>
		<span class="k">if</span> <span class="p">(</span><span class="mh">0x00000010</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)))</span>
			<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0697</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
		<span class="k">else</span>
		<span class="k">if</span> <span class="p">(</span><span class="mh">0x000001e0</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)))</span>
			<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0497</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
