// Seed: 3181378380
module module_0 ();
endmodule
module module_1 #(
    parameter id_2 = 32'd53
) (
    output tri0 id_0,
    input tri1 id_1,
    output tri0 _id_2,
    input supply0 id_3
);
  wire id_5;
  logic [-1 : 1 'd0 ==  id_2] id_6 = -1;
  xor primCall (id_0, id_1, id_3, id_5, id_6);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  module_0 modCall_1 ();
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout reg id_2;
  output wire id_1;
  initial id_2 = id_13 > id_2;
endmodule
